
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014638  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c58  080147e8  080147e8  000247e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017440  08017440  0003007c  2**0
                  CONTENTS
  4 .ARM          00000008  08017440  08017440  00027440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017448  08017448  0003007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017448  08017448  00027448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801744c  0801744c  0002744c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08017450  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0003007c  2**0
                  CONTENTS
 10 .bss          00008f40  2000007c  2000007c  0003007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20008fbc  20008fbc  0003007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0003007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021d40  00000000  00000000  000300ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005669  00000000  00000000  00051dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001818  00000000  00000000  00057458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001790  00000000  00000000  00058c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002fdb9  00000000  00000000  0005a400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029658  00000000  00000000  0008a1b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ef09e  00000000  00000000  000b3811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001a28af  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006cfc  00000000  00000000  001a2900  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080147d0 	.word	0x080147d0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	080147d0 	.word	0x080147d0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <HAL_SPI_RxCpltCallback>:
static void MX_SPI4_Init(void);
static void MX_UART4_Init(void);
static void MX_USART6_UART_Init(void);
/* USER CODE BEGIN PFP */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
	flag1 = 1;
 800059c:	4b04      	ldr	r3, [pc, #16]	; (80005b0 <HAL_SPI_RxCpltCallback+0x1c>)
 800059e:	2201      	movs	r2, #1
 80005a0:	701a      	strb	r2, [r3, #0]
}
 80005a2:	bf00      	nop
 80005a4:	370c      	adds	r7, #12
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	20000502 	.word	0x20000502

080005b4 <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80005b4:	b480      	push	{r7}
 80005b6:	b083      	sub	sp, #12
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
	flag = 1;
 80005bc:	4b04      	ldr	r3, [pc, #16]	; (80005d0 <HAL_I2C_SlaveRxCpltCallback+0x1c>)
 80005be:	2201      	movs	r2, #1
 80005c0:	701a      	strb	r2, [r3, #0]
}
 80005c2:	bf00      	nop
 80005c4:	370c      	adds	r7, #12
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	20000501 	.word	0x20000501

080005d4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
	flag2 = 1;
 80005dc:	4b04      	ldr	r3, [pc, #16]	; (80005f0 <HAL_UART_RxCpltCallback+0x1c>)
 80005de:	2201      	movs	r2, #1
 80005e0:	701a      	strb	r2, [r3, #0]
}
 80005e2:	bf00      	nop
 80005e4:	370c      	adds	r7, #12
 80005e6:	46bd      	mov	sp, r7
 80005e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	20000503 	.word	0x20000503

080005f4 <udp_transmit>:
void udp_transmit(struct udp_pcb *upcb, int len, char mem[100])
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b088      	sub	sp, #32
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	60b9      	str	r1, [r7, #8]
 80005fe:	607a      	str	r2, [r7, #4]
//  prepare variables
	ip_addr_t addr = upcb->remote_ip;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	685b      	ldr	r3, [r3, #4]
 8000604:	617b      	str	r3, [r7, #20]
	u16_t port = upcb->remote_port;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	8a9b      	ldrh	r3, [r3, #20]
 800060a:	83fb      	strh	r3, [r7, #30]
//	prepare buffer
	struct pbuf *txBuf;
	txBuf = pbuf_alloc(PBUF_TRANSPORT,len, PBUF_RAM);
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	b29b      	uxth	r3, r3
 8000610:	f44f 7220 	mov.w	r2, #640	; 0x280
 8000614:	4619      	mov	r1, r3
 8000616:	2036      	movs	r0, #54	; 0x36
 8000618:	f009 fd7e 	bl	800a118 <pbuf_alloc>
 800061c:	61b8      	str	r0, [r7, #24]
	pbuf_take(txBuf, mem, len);
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	b29b      	uxth	r3, r3
 8000622:	461a      	mov	r2, r3
 8000624:	6879      	ldr	r1, [r7, #4]
 8000626:	69b8      	ldr	r0, [r7, #24]
 8000628:	f00a fac6 	bl	800abb8 <pbuf_take>
//	send data
	udp_connect(upcb, &addr, port);
 800062c:	8bfa      	ldrh	r2, [r7, #30]
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	4619      	mov	r1, r3
 8000634:	68f8      	ldr	r0, [r7, #12]
 8000636:	f010 fa5d 	bl	8010af4 <udp_connect>
	udp_send(upcb, txBuf);
 800063a:	69b9      	ldr	r1, [r7, #24]
 800063c:	68f8      	ldr	r0, [r7, #12]
 800063e:	f00f ffe7 	bl	8010610 <udp_send>
	udp_disconnect(upcb);
 8000642:	68f8      	ldr	r0, [r7, #12]
 8000644:	f010 fac4 	bl	8010bd0 <udp_disconnect>
//	release buffer
	pbuf_free(txBuf);
 8000648:	69b8      	ldr	r0, [r7, #24]
 800064a:	f00a f849 	bl	800a6e0 <pbuf_free>
}
 800064e:	bf00      	nop
 8000650:	3720      	adds	r7, #32
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}

08000656 <Timeout>:

char Timeout(char * flag)
{
 8000656:	b590      	push	{r4, r7, lr}
 8000658:	b085      	sub	sp, #20
 800065a:	af00      	add	r7, sp, #0
 800065c:	6078      	str	r0, [r7, #4]
	int Ctime = HAL_GetTick();
 800065e:	f001 fa37 	bl	8001ad0 <HAL_GetTick>
 8000662:	4603      	mov	r3, r0
 8000664:	60fb      	str	r3, [r7, #12]
	while(*flag == 0)
 8000666:	e009      	b.n	800067c <Timeout+0x26>
	{
		if(Ctime + 10 < HAL_GetTick())
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	330a      	adds	r3, #10
 800066c:	461c      	mov	r4, r3
 800066e:	f001 fa2f 	bl	8001ad0 <HAL_GetTick>
 8000672:	4603      	mov	r3, r0
 8000674:	429c      	cmp	r4, r3
 8000676:	d201      	bcs.n	800067c <Timeout+0x26>
		{
			return 1;
 8000678:	2301      	movs	r3, #1
 800067a:	e004      	b.n	8000686 <Timeout+0x30>
	while(*flag == 0)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d0f1      	beq.n	8000668 <Timeout+0x12>
		}
	}

	return 0;
 8000684:	2300      	movs	r3, #0
}
 8000686:	4618      	mov	r0, r3
 8000688:	3714      	adds	r7, #20
 800068a:	46bd      	mov	sp, r7
 800068c:	bd90      	pop	{r4, r7, pc}

0800068e <ReleaseDMA>:
void ReleaseDMA(DMA_HandleTypeDef *hdma1, DMA_HandleTypeDef *hdma2)
{
 800068e:	b580      	push	{r7, lr}
 8000690:	b082      	sub	sp, #8
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]
 8000696:	6039      	str	r1, [r7, #0]
	HAL_DMA_Abort(hdma1);
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f001 fc61 	bl	8001f60 <HAL_DMA_Abort>
	HAL_DMA_Abort(hdma2);
 800069e:	6838      	ldr	r0, [r7, #0]
 80006a0:	f001 fc5e 	bl	8001f60 <HAL_DMA_Abort>
}
 80006a4:	bf00      	nop
 80006a6:	3708      	adds	r7, #8
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}

080006ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b09a      	sub	sp, #104	; 0x68
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char send[100]= { 0 };
 80006b2:	2300      	movs	r3, #0
 80006b4:	607b      	str	r3, [r7, #4]
 80006b6:	f107 0308 	add.w	r3, r7, #8
 80006ba:	2260      	movs	r2, #96	; 0x60
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f012 fe7a 	bl	80133b8 <memset>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c4:	f001 f99e 	bl	8001a04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c8:	f000 f916 	bl	80008f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006cc:	f000 fb3a 	bl	8000d44 <MX_GPIO_Init>
  MX_DMA_Init();
 80006d0:	f000 fae2 	bl	8000c98 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80006d4:	f000 fa8c 	bl	8000bf0 <MX_USART3_UART_Init>
  MX_LWIP_Init();
 80006d8:	f008 f874 	bl	80087c4 <MX_LWIP_Init>
  MX_I2C1_Init();
 80006dc:	f000 f976 	bl	80009cc <MX_I2C1_Init>
  MX_I2C2_Init();
 80006e0:	f000 f9b4 	bl	8000a4c <MX_I2C2_Init>
  MX_SPI2_Init();
 80006e4:	f000 f9f2 	bl	8000acc <MX_SPI2_Init>
  MX_SPI4_Init();
 80006e8:	f000 fa22 	bl	8000b30 <MX_SPI4_Init>
  MX_UART4_Init();
 80006ec:	f000 fa56 	bl	8000b9c <MX_UART4_Init>
  MX_USART6_UART_Init();
 80006f0:	f000 faa8 	bl	8000c44 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  udpServer_init();
 80006f4:	f001 f904 	bl	8001900 <udpServer_init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ethernetif_input(&gnetif);
 80006f8:	4869      	ldr	r0, [pc, #420]	; (80008a0 <main+0x1f4>)
 80006fa:	f008 fc61 	bl	8008fc0 <ethernetif_input>
	  sys_check_timeouts();
 80006fe:	f00f fd83 	bl	8010208 <sys_check_timeouts>
	  if(received)
 8000702:	4b68      	ldr	r3, [pc, #416]	; (80008a4 <main+0x1f8>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	2b00      	cmp	r3, #0
 8000708:	f000 809f 	beq.w	800084a <main+0x19e>
	  {
		  protocol = mem[0];
 800070c:	4b66      	ldr	r3, [pc, #408]	; (80008a8 <main+0x1fc>)
 800070e:	781a      	ldrb	r2, [r3, #0]
 8000710:	4b66      	ldr	r3, [pc, #408]	; (80008ac <main+0x200>)
 8000712:	701a      	strb	r2, [r3, #0]

		  if(protocol == '1')
 8000714:	4b65      	ldr	r3, [pc, #404]	; (80008ac <main+0x200>)
 8000716:	781b      	ldrb	r3, [r3, #0]
 8000718:	2b31      	cmp	r3, #49	; 0x31
 800071a:	d12e      	bne.n	800077a <main+0xce>
		  {
			  //SPI send and receive
			  HAL_SPI_Receive_DMA(&hspi2, (uint8_t *)send, len);
 800071c:	4b64      	ldr	r3, [pc, #400]	; (80008b0 <main+0x204>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	b29a      	uxth	r2, r3
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	4619      	mov	r1, r3
 8000726:	4863      	ldr	r0, [pc, #396]	; (80008b4 <main+0x208>)
 8000728:	f006 f8e6 	bl	80068f8 <HAL_SPI_Receive_DMA>
			  HAL_SPI_Transmit_DMA(&hspi4, (uint8_t *)&mem[1], len);
 800072c:	4b60      	ldr	r3, [pc, #384]	; (80008b0 <main+0x204>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	b29b      	uxth	r3, r3
 8000732:	461a      	mov	r2, r3
 8000734:	4960      	ldr	r1, [pc, #384]	; (80008b8 <main+0x20c>)
 8000736:	4861      	ldr	r0, [pc, #388]	; (80008bc <main+0x210>)
 8000738:	f006 f828 	bl	800678c <HAL_SPI_Transmit_DMA>
			  //wait for the data to be received
			  if(Timeout(&flag1) == 0)
 800073c:	4860      	ldr	r0, [pc, #384]	; (80008c0 <main+0x214>)
 800073e:	f7ff ff8a 	bl	8000656 <Timeout>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d109      	bne.n	800075c <main+0xb0>
			  {
				  //add header to the data
				  UDPlen = sprintf(header, "SPI- %s\n\r", send);
 8000748:	1d3b      	adds	r3, r7, #4
 800074a:	461a      	mov	r2, r3
 800074c:	495d      	ldr	r1, [pc, #372]	; (80008c4 <main+0x218>)
 800074e:	485e      	ldr	r0, [pc, #376]	; (80008c8 <main+0x21c>)
 8000750:	f012 fe90 	bl	8013474 <siprintf>
 8000754:	4603      	mov	r3, r0
 8000756:	4a5d      	ldr	r2, [pc, #372]	; (80008cc <main+0x220>)
 8000758:	6013      	str	r3, [r2, #0]
 800075a:	e073      	b.n	8000844 <main+0x198>
			  }
			  //error handling
			  else
			  {

				  ReleaseDMA(&hspi2, &hspi4);
 800075c:	4957      	ldr	r1, [pc, #348]	; (80008bc <main+0x210>)
 800075e:	4855      	ldr	r0, [pc, #340]	; (80008b4 <main+0x208>)
 8000760:	f7ff ff95 	bl	800068e <ReleaseDMA>
				  UDPlen = sprintf(header, "Error");
 8000764:	495a      	ldr	r1, [pc, #360]	; (80008d0 <main+0x224>)
 8000766:	4858      	ldr	r0, [pc, #352]	; (80008c8 <main+0x21c>)
 8000768:	f012 fe84 	bl	8013474 <siprintf>
 800076c:	4603      	mov	r3, r0
 800076e:	4a57      	ldr	r2, [pc, #348]	; (80008cc <main+0x220>)
 8000770:	6013      	str	r3, [r2, #0]
				  flag1 = 1;
 8000772:	4b53      	ldr	r3, [pc, #332]	; (80008c0 <main+0x214>)
 8000774:	2201      	movs	r2, #1
 8000776:	701a      	strb	r2, [r3, #0]
 8000778:	e064      	b.n	8000844 <main+0x198>
			  }

		  }
		  else if(protocol == '2')
 800077a:	4b4c      	ldr	r3, [pc, #304]	; (80008ac <main+0x200>)
 800077c:	781b      	ldrb	r3, [r3, #0]
 800077e:	2b32      	cmp	r3, #50	; 0x32
 8000780:	d12e      	bne.n	80007e0 <main+0x134>
		  {
			  //I2C send and receive
			  HAL_I2C_Master_Transmit_DMA(&hi2c1, 20, (uint8_t *)&mem[1], len);
 8000782:	4b4b      	ldr	r3, [pc, #300]	; (80008b0 <main+0x204>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	b29b      	uxth	r3, r3
 8000788:	4a4b      	ldr	r2, [pc, #300]	; (80008b8 <main+0x20c>)
 800078a:	2114      	movs	r1, #20
 800078c:	4851      	ldr	r0, [pc, #324]	; (80008d4 <main+0x228>)
 800078e:	f003 fb9b 	bl	8003ec8 <HAL_I2C_Master_Transmit_DMA>
			  HAL_I2C_Slave_Receive_DMA(&hi2c2, (uint8_t *)send, len);
 8000792:	4b47      	ldr	r3, [pc, #284]	; (80008b0 <main+0x204>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	b29a      	uxth	r2, r3
 8000798:	1d3b      	adds	r3, r7, #4
 800079a:	4619      	mov	r1, r3
 800079c:	484e      	ldr	r0, [pc, #312]	; (80008d8 <main+0x22c>)
 800079e:	f003 fcc3 	bl	8004128 <HAL_I2C_Slave_Receive_DMA>
			  //wait for the data to be received
			  if(Timeout(&flag) == 0)
 80007a2:	484e      	ldr	r0, [pc, #312]	; (80008dc <main+0x230>)
 80007a4:	f7ff ff57 	bl	8000656 <Timeout>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d109      	bne.n	80007c2 <main+0x116>
			  {
				  //add a header to the data and prepare it to be sent back
				  UDPlen = sprintf(header, "I2C- %s\n\r", send);
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	461a      	mov	r2, r3
 80007b2:	494b      	ldr	r1, [pc, #300]	; (80008e0 <main+0x234>)
 80007b4:	4844      	ldr	r0, [pc, #272]	; (80008c8 <main+0x21c>)
 80007b6:	f012 fe5d 	bl	8013474 <siprintf>
 80007ba:	4603      	mov	r3, r0
 80007bc:	4a43      	ldr	r2, [pc, #268]	; (80008cc <main+0x220>)
 80007be:	6013      	str	r3, [r2, #0]
 80007c0:	e040      	b.n	8000844 <main+0x198>
			  }
			  //error handling
			  else
			  {
				  ReleaseDMA(&hi2c1, &hi2c2);
 80007c2:	4945      	ldr	r1, [pc, #276]	; (80008d8 <main+0x22c>)
 80007c4:	4843      	ldr	r0, [pc, #268]	; (80008d4 <main+0x228>)
 80007c6:	f7ff ff62 	bl	800068e <ReleaseDMA>
				  UDPlen = sprintf(header, "Error");
 80007ca:	4941      	ldr	r1, [pc, #260]	; (80008d0 <main+0x224>)
 80007cc:	483e      	ldr	r0, [pc, #248]	; (80008c8 <main+0x21c>)
 80007ce:	f012 fe51 	bl	8013474 <siprintf>
 80007d2:	4603      	mov	r3, r0
 80007d4:	4a3d      	ldr	r2, [pc, #244]	; (80008cc <main+0x220>)
 80007d6:	6013      	str	r3, [r2, #0]
				  flag = 1;
 80007d8:	4b40      	ldr	r3, [pc, #256]	; (80008dc <main+0x230>)
 80007da:	2201      	movs	r2, #1
 80007dc:	701a      	strb	r2, [r3, #0]
 80007de:	e031      	b.n	8000844 <main+0x198>
			  }
		  }
		  else if(protocol == '3')
 80007e0:	4b32      	ldr	r3, [pc, #200]	; (80008ac <main+0x200>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2b33      	cmp	r3, #51	; 0x33
 80007e6:	d12d      	bne.n	8000844 <main+0x198>
		  {
			  //UART send and receive
			  HAL_UART_Receive_DMA(&huart6, (uint8_t *)send, len);
 80007e8:	4b31      	ldr	r3, [pc, #196]	; (80008b0 <main+0x204>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	b29a      	uxth	r2, r3
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	4619      	mov	r1, r3
 80007f2:	483c      	ldr	r0, [pc, #240]	; (80008e4 <main+0x238>)
 80007f4:	f006 fed0 	bl	8007598 <HAL_UART_Receive_DMA>
			  HAL_UART_Transmit_DMA(&huart4, (uint8_t *)&mem[1], len);
 80007f8:	4b2d      	ldr	r3, [pc, #180]	; (80008b0 <main+0x204>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	b29b      	uxth	r3, r3
 80007fe:	461a      	mov	r2, r3
 8000800:	492d      	ldr	r1, [pc, #180]	; (80008b8 <main+0x20c>)
 8000802:	4839      	ldr	r0, [pc, #228]	; (80008e8 <main+0x23c>)
 8000804:	f006 fe4a 	bl	800749c <HAL_UART_Transmit_DMA>
			  //wait for the data to be received
			  if(Timeout(&flag2) == 0)
 8000808:	4838      	ldr	r0, [pc, #224]	; (80008ec <main+0x240>)
 800080a:	f7ff ff24 	bl	8000656 <Timeout>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d109      	bne.n	8000828 <main+0x17c>
			  {
				  //add a header to the data and prepare it to be sent back
				  UDPlen = sprintf(header, "UART - %s\n\r", send);
 8000814:	1d3b      	adds	r3, r7, #4
 8000816:	461a      	mov	r2, r3
 8000818:	4935      	ldr	r1, [pc, #212]	; (80008f0 <main+0x244>)
 800081a:	482b      	ldr	r0, [pc, #172]	; (80008c8 <main+0x21c>)
 800081c:	f012 fe2a 	bl	8013474 <siprintf>
 8000820:	4603      	mov	r3, r0
 8000822:	4a2a      	ldr	r2, [pc, #168]	; (80008cc <main+0x220>)
 8000824:	6013      	str	r3, [r2, #0]
 8000826:	e00d      	b.n	8000844 <main+0x198>
			  }
			  //error handling
			  else
			  {
				  ReleaseDMA(&hi2c1, &hi2c2);
 8000828:	492b      	ldr	r1, [pc, #172]	; (80008d8 <main+0x22c>)
 800082a:	482a      	ldr	r0, [pc, #168]	; (80008d4 <main+0x228>)
 800082c:	f7ff ff2f 	bl	800068e <ReleaseDMA>
				  UDPlen = sprintf(header, "Error");
 8000830:	4927      	ldr	r1, [pc, #156]	; (80008d0 <main+0x224>)
 8000832:	4825      	ldr	r0, [pc, #148]	; (80008c8 <main+0x21c>)
 8000834:	f012 fe1e 	bl	8013474 <siprintf>
 8000838:	4603      	mov	r3, r0
 800083a:	4a24      	ldr	r2, [pc, #144]	; (80008cc <main+0x220>)
 800083c:	6013      	str	r3, [r2, #0]
				  flag2 = 1;
 800083e:	4b2b      	ldr	r3, [pc, #172]	; (80008ec <main+0x240>)
 8000840:	2201      	movs	r2, #1
 8000842:	701a      	strb	r2, [r3, #0]
			  }
		  }
		  received = 0;
 8000844:	4b17      	ldr	r3, [pc, #92]	; (80008a4 <main+0x1f8>)
 8000846:	2200      	movs	r2, #0
 8000848:	701a      	strb	r2, [r3, #0]
	  }
	  /* USER CODE END WHILE */

	  /* USER CODE BEGIN 3 */
	  if(flag || flag1 ||flag2)
 800084a:	4b24      	ldr	r3, [pc, #144]	; (80008dc <main+0x230>)
 800084c:	781b      	ldrb	r3, [r3, #0]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d108      	bne.n	8000864 <main+0x1b8>
 8000852:	4b1b      	ldr	r3, [pc, #108]	; (80008c0 <main+0x214>)
 8000854:	781b      	ldrb	r3, [r3, #0]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d104      	bne.n	8000864 <main+0x1b8>
 800085a:	4b24      	ldr	r3, [pc, #144]	; (80008ec <main+0x240>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	2b00      	cmp	r3, #0
 8000860:	f43f af4a 	beq.w	80006f8 <main+0x4c>
	  {
//		  HAL_UART_Transmit(&huart3, send, 15, 20);
		  header[UDPlen + 1] = 0;
 8000864:	4b19      	ldr	r3, [pc, #100]	; (80008cc <main+0x220>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3301      	adds	r3, #1
 800086a:	4a17      	ldr	r2, [pc, #92]	; (80008c8 <main+0x21c>)
 800086c:	2100      	movs	r1, #0
 800086e:	54d1      	strb	r1, [r2, r3]
		  udp_transmit(udp_info, UDPlen, header);
 8000870:	4b20      	ldr	r3, [pc, #128]	; (80008f4 <main+0x248>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a15      	ldr	r2, [pc, #84]	; (80008cc <main+0x220>)
 8000876:	6811      	ldr	r1, [r2, #0]
 8000878:	4a13      	ldr	r2, [pc, #76]	; (80008c8 <main+0x21c>)
 800087a:	4618      	mov	r0, r3
 800087c:	f7ff feba 	bl	80005f4 <udp_transmit>
		  flag = 0;
 8000880:	4b16      	ldr	r3, [pc, #88]	; (80008dc <main+0x230>)
 8000882:	2200      	movs	r2, #0
 8000884:	701a      	strb	r2, [r3, #0]
		  flag1 = 0;
 8000886:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <main+0x214>)
 8000888:	2200      	movs	r2, #0
 800088a:	701a      	strb	r2, [r3, #0]
		  flag2 = 0;
 800088c:	4b17      	ldr	r3, [pc, #92]	; (80008ec <main+0x240>)
 800088e:	2200      	movs	r2, #0
 8000890:	701a      	strb	r2, [r3, #0]
//		  reset memory back to 0
		  memset(send, 0, 100);
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	2264      	movs	r2, #100	; 0x64
 8000896:	2100      	movs	r1, #0
 8000898:	4618      	mov	r0, r3
 800089a:	f012 fd8d 	bl	80133b8 <memset>
	  ethernetif_input(&gnetif);
 800089e:	e72b      	b.n	80006f8 <main+0x4c>
 80008a0:	200005ec 	.word	0x200005ec
 80008a4:	20000500 	.word	0x20000500
 80008a8:	20000504 	.word	0x20000504
 80008ac:	20000000 	.word	0x20000000
 80008b0:	200005dc 	.word	0x200005dc
 80008b4:	20000200 	.word	0x20000200
 80008b8:	20000505 	.word	0x20000505
 80008bc:	20000258 	.word	0x20000258
 80008c0:	20000502 	.word	0x20000502
 80008c4:	080147e8 	.word	0x080147e8
 80008c8:	2000056c 	.word	0x2000056c
 80008cc:	200005e0 	.word	0x200005e0
 80008d0:	080147f4 	.word	0x080147f4
 80008d4:	20000098 	.word	0x20000098
 80008d8:	200000ec 	.word	0x200000ec
 80008dc:	20000501 	.word	0x20000501
 80008e0:	080147fc 	.word	0x080147fc
 80008e4:	200003f8 	.word	0x200003f8
 80008e8:	20000370 	.word	0x20000370
 80008ec:	20000503 	.word	0x20000503
 80008f0:	08014808 	.word	0x08014808
 80008f4:	200004fc 	.word	0x200004fc

080008f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b094      	sub	sp, #80	; 0x50
 80008fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008fe:	f107 0320 	add.w	r3, r7, #32
 8000902:	2230      	movs	r2, #48	; 0x30
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f012 fd56 	bl	80133b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800090c:	f107 030c 	add.w	r3, r7, #12
 8000910:	2200      	movs	r2, #0
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	605a      	str	r2, [r3, #4]
 8000916:	609a      	str	r2, [r3, #8]
 8000918:	60da      	str	r2, [r3, #12]
 800091a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800091c:	2300      	movs	r3, #0
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	4b28      	ldr	r3, [pc, #160]	; (80009c4 <SystemClock_Config+0xcc>)
 8000922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000924:	4a27      	ldr	r2, [pc, #156]	; (80009c4 <SystemClock_Config+0xcc>)
 8000926:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800092a:	6413      	str	r3, [r2, #64]	; 0x40
 800092c:	4b25      	ldr	r3, [pc, #148]	; (80009c4 <SystemClock_Config+0xcc>)
 800092e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000930:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000934:	60bb      	str	r3, [r7, #8]
 8000936:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000938:	2300      	movs	r3, #0
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	4b22      	ldr	r3, [pc, #136]	; (80009c8 <SystemClock_Config+0xd0>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a21      	ldr	r2, [pc, #132]	; (80009c8 <SystemClock_Config+0xd0>)
 8000942:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000946:	6013      	str	r3, [r2, #0]
 8000948:	4b1f      	ldr	r3, [pc, #124]	; (80009c8 <SystemClock_Config+0xd0>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000950:	607b      	str	r3, [r7, #4]
 8000952:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000954:	2301      	movs	r3, #1
 8000956:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000958:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800095c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800095e:	2302      	movs	r3, #2
 8000960:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000962:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000966:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000968:	2304      	movs	r3, #4
 800096a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800096c:	23a8      	movs	r3, #168	; 0xa8
 800096e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000970:	2302      	movs	r3, #2
 8000972:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000974:	2307      	movs	r3, #7
 8000976:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000978:	f107 0320 	add.w	r3, r7, #32
 800097c:	4618      	mov	r0, r3
 800097e:	f005 f9e3 	bl	8005d48 <HAL_RCC_OscConfig>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000988:	f000 fab8 	bl	8000efc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800098c:	230f      	movs	r3, #15
 800098e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000990:	2302      	movs	r3, #2
 8000992:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000994:	2300      	movs	r3, #0
 8000996:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000998:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800099c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800099e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80009a4:	f107 030c 	add.w	r3, r7, #12
 80009a8:	2105      	movs	r1, #5
 80009aa:	4618      	mov	r0, r3
 80009ac:	f005 fc44 	bl	8006238 <HAL_RCC_ClockConfig>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80009b6:	f000 faa1 	bl	8000efc <Error_Handler>
  }
}
 80009ba:	bf00      	nop
 80009bc:	3750      	adds	r7, #80	; 0x50
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40023800 	.word	0x40023800
 80009c8:	40007000 	.word	0x40007000

080009cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009d0:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <MX_I2C1_Init+0x74>)
 80009d2:	4a1c      	ldr	r2, [pc, #112]	; (8000a44 <MX_I2C1_Init+0x78>)
 80009d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80009d6:	4b1a      	ldr	r3, [pc, #104]	; (8000a40 <MX_I2C1_Init+0x74>)
 80009d8:	4a1b      	ldr	r2, [pc, #108]	; (8000a48 <MX_I2C1_Init+0x7c>)
 80009da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009dc:	4b18      	ldr	r3, [pc, #96]	; (8000a40 <MX_I2C1_Init+0x74>)
 80009de:	2200      	movs	r2, #0
 80009e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009e2:	4b17      	ldr	r3, [pc, #92]	; (8000a40 <MX_I2C1_Init+0x74>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009e8:	4b15      	ldr	r3, [pc, #84]	; (8000a40 <MX_I2C1_Init+0x74>)
 80009ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009f0:	4b13      	ldr	r3, [pc, #76]	; (8000a40 <MX_I2C1_Init+0x74>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009f6:	4b12      	ldr	r3, [pc, #72]	; (8000a40 <MX_I2C1_Init+0x74>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009fc:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <MX_I2C1_Init+0x74>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a02:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <MX_I2C1_Init+0x74>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a08:	480d      	ldr	r0, [pc, #52]	; (8000a40 <MX_I2C1_Init+0x74>)
 8000a0a:	f003 f919 	bl	8003c40 <HAL_I2C_Init>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a14:	f000 fa72 	bl	8000efc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4809      	ldr	r0, [pc, #36]	; (8000a40 <MX_I2C1_Init+0x74>)
 8000a1c:	f005 f919 	bl	8005c52 <HAL_I2CEx_ConfigAnalogFilter>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000a26:	f000 fa69 	bl	8000efc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a2a:	2100      	movs	r1, #0
 8000a2c:	4804      	ldr	r0, [pc, #16]	; (8000a40 <MX_I2C1_Init+0x74>)
 8000a2e:	f005 f94c 	bl	8005cca <HAL_I2CEx_ConfigDigitalFilter>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000a38:	f000 fa60 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a3c:	bf00      	nop
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20000098 	.word	0x20000098
 8000a44:	40005400 	.word	0x40005400
 8000a48:	000186a0 	.word	0x000186a0

08000a4c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a50:	4b1b      	ldr	r3, [pc, #108]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000a52:	4a1c      	ldr	r2, [pc, #112]	; (8000ac4 <MX_I2C2_Init+0x78>)
 8000a54:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000a56:	4b1a      	ldr	r3, [pc, #104]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000a58:	4a1b      	ldr	r2, [pc, #108]	; (8000ac8 <MX_I2C2_Init+0x7c>)
 8000a5a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a5c:	4b18      	ldr	r3, [pc, #96]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 20;
 8000a62:	4b17      	ldr	r3, [pc, #92]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000a64:	2214      	movs	r2, #20
 8000a66:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a68:	4b15      	ldr	r3, [pc, #84]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000a6a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a6e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a70:	4b13      	ldr	r3, [pc, #76]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000a76:	4b12      	ldr	r3, [pc, #72]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a7c:	4b10      	ldr	r3, [pc, #64]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a82:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a88:	480d      	ldr	r0, [pc, #52]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000a8a:	f003 f8d9 	bl	8003c40 <HAL_I2C_Init>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000a94:	f000 fa32 	bl	8000efc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4809      	ldr	r0, [pc, #36]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000a9c:	f005 f8d9 	bl	8005c52 <HAL_I2CEx_ConfigAnalogFilter>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8000aa6:	f000 fa29 	bl	8000efc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000aaa:	2100      	movs	r1, #0
 8000aac:	4804      	ldr	r0, [pc, #16]	; (8000ac0 <MX_I2C2_Init+0x74>)
 8000aae:	f005 f90c 	bl	8005cca <HAL_I2CEx_ConfigDigitalFilter>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000ab8:	f000 fa20 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000abc:	bf00      	nop
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	200000ec 	.word	0x200000ec
 8000ac4:	40005800 	.word	0x40005800
 8000ac8:	000186a0 	.word	0x000186a0

08000acc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ad0:	4b15      	ldr	r3, [pc, #84]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000ad2:	4a16      	ldr	r2, [pc, #88]	; (8000b2c <MX_SPI2_Init+0x60>)
 8000ad4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000ad6:	4b14      	ldr	r3, [pc, #80]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000adc:	4b12      	ldr	r3, [pc, #72]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ae2:	4b11      	ldr	r3, [pc, #68]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ae8:	4b0f      	ldr	r3, [pc, #60]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000aee:	4b0e      	ldr	r3, [pc, #56]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8000af4:	4b0c      	ldr	r3, [pc, #48]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000afa:	4b0b      	ldr	r3, [pc, #44]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b00:	4b09      	ldr	r3, [pc, #36]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b06:	4b08      	ldr	r3, [pc, #32]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000b0c:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000b0e:	220a      	movs	r2, #10
 8000b10:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b12:	4805      	ldr	r0, [pc, #20]	; (8000b28 <MX_SPI2_Init+0x5c>)
 8000b14:	f005 fdb0 	bl	8006678 <HAL_SPI_Init>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 8000b1e:	f000 f9ed 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000200 	.word	0x20000200
 8000b2c:	40003800 	.word	0x40003800

08000b30 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000b34:	4b17      	ldr	r3, [pc, #92]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b36:	4a18      	ldr	r2, [pc, #96]	; (8000b98 <MX_SPI4_Init+0x68>)
 8000b38:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000b3a:	4b16      	ldr	r3, [pc, #88]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b3c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b40:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000b42:	4b14      	ldr	r3, [pc, #80]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b48:	4b12      	ldr	r3, [pc, #72]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b4e:	4b11      	ldr	r3, [pc, #68]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b54:	4b0f      	ldr	r3, [pc, #60]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000b5a:	4b0e      	ldr	r3, [pc, #56]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b5c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000b60:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b62:	4b0c      	ldr	r3, [pc, #48]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b68:	4b0a      	ldr	r3, [pc, #40]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b6e:	4b09      	ldr	r3, [pc, #36]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b74:	4b07      	ldr	r3, [pc, #28]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8000b7a:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b7c:	220a      	movs	r2, #10
 8000b7e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000b80:	4804      	ldr	r0, [pc, #16]	; (8000b94 <MX_SPI4_Init+0x64>)
 8000b82:	f005 fd79 	bl	8006678 <HAL_SPI_Init>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8000b8c:	f000 f9b6 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000b90:	bf00      	nop
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	20000258 	.word	0x20000258
 8000b98:	40013400 	.word	0x40013400

08000b9c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000ba0:	4b11      	ldr	r3, [pc, #68]	; (8000be8 <MX_UART4_Init+0x4c>)
 8000ba2:	4a12      	ldr	r2, [pc, #72]	; (8000bec <MX_UART4_Init+0x50>)
 8000ba4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000ba6:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <MX_UART4_Init+0x4c>)
 8000ba8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bac:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000bae:	4b0e      	ldr	r3, [pc, #56]	; (8000be8 <MX_UART4_Init+0x4c>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000bb4:	4b0c      	ldr	r3, [pc, #48]	; (8000be8 <MX_UART4_Init+0x4c>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000bba:	4b0b      	ldr	r3, [pc, #44]	; (8000be8 <MX_UART4_Init+0x4c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000bc0:	4b09      	ldr	r3, [pc, #36]	; (8000be8 <MX_UART4_Init+0x4c>)
 8000bc2:	220c      	movs	r2, #12
 8000bc4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc6:	4b08      	ldr	r3, [pc, #32]	; (8000be8 <MX_UART4_Init+0x4c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bcc:	4b06      	ldr	r3, [pc, #24]	; (8000be8 <MX_UART4_Init+0x4c>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000bd2:	4805      	ldr	r0, [pc, #20]	; (8000be8 <MX_UART4_Init+0x4c>)
 8000bd4:	f006 fc14 	bl	8007400 <HAL_UART_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000bde:	f000 f98d 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000370 	.word	0x20000370
 8000bec:	40004c00 	.word	0x40004c00

08000bf0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000bf4:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <MX_USART3_UART_Init+0x4c>)
 8000bf6:	4a12      	ldr	r2, [pc, #72]	; (8000c40 <MX_USART3_UART_Init+0x50>)
 8000bf8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000bfa:	4b10      	ldr	r3, [pc, #64]	; (8000c3c <MX_USART3_UART_Init+0x4c>)
 8000bfc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c00:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c02:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <MX_USART3_UART_Init+0x4c>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <MX_USART3_UART_Init+0x4c>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <MX_USART3_UART_Init+0x4c>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c14:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <MX_USART3_UART_Init+0x4c>)
 8000c16:	220c      	movs	r2, #12
 8000c18:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1a:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <MX_USART3_UART_Init+0x4c>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c20:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <MX_USART3_UART_Init+0x4c>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c26:	4805      	ldr	r0, [pc, #20]	; (8000c3c <MX_USART3_UART_Init+0x4c>)
 8000c28:	f006 fbea 	bl	8007400 <HAL_UART_Init>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000c32:	f000 f963 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	200003b4 	.word	0x200003b4
 8000c40:	40004800 	.word	0x40004800

08000c44 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000c48:	4b11      	ldr	r3, [pc, #68]	; (8000c90 <MX_USART6_UART_Init+0x4c>)
 8000c4a:	4a12      	ldr	r2, [pc, #72]	; (8000c94 <MX_USART6_UART_Init+0x50>)
 8000c4c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000c4e:	4b10      	ldr	r3, [pc, #64]	; (8000c90 <MX_USART6_UART_Init+0x4c>)
 8000c50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c54:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000c56:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <MX_USART6_UART_Init+0x4c>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	; (8000c90 <MX_USART6_UART_Init+0x4c>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000c62:	4b0b      	ldr	r3, [pc, #44]	; (8000c90 <MX_USART6_UART_Init+0x4c>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000c68:	4b09      	ldr	r3, [pc, #36]	; (8000c90 <MX_USART6_UART_Init+0x4c>)
 8000c6a:	220c      	movs	r2, #12
 8000c6c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c6e:	4b08      	ldr	r3, [pc, #32]	; (8000c90 <MX_USART6_UART_Init+0x4c>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <MX_USART6_UART_Init+0x4c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000c7a:	4805      	ldr	r0, [pc, #20]	; (8000c90 <MX_USART6_UART_Init+0x4c>)
 8000c7c:	f006 fbc0 	bl	8007400 <HAL_UART_Init>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000c86:	f000 f939 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	200003f8 	.word	0x200003f8
 8000c94:	40011400 	.word	0x40011400

08000c98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	607b      	str	r3, [r7, #4]
 8000ca2:	4b27      	ldr	r3, [pc, #156]	; (8000d40 <MX_DMA_Init+0xa8>)
 8000ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca6:	4a26      	ldr	r2, [pc, #152]	; (8000d40 <MX_DMA_Init+0xa8>)
 8000ca8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cac:	6313      	str	r3, [r2, #48]	; 0x30
 8000cae:	4b24      	ldr	r3, [pc, #144]	; (8000d40 <MX_DMA_Init+0xa8>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000cba:	2300      	movs	r3, #0
 8000cbc:	603b      	str	r3, [r7, #0]
 8000cbe:	4b20      	ldr	r3, [pc, #128]	; (8000d40 <MX_DMA_Init+0xa8>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	4a1f      	ldr	r2, [pc, #124]	; (8000d40 <MX_DMA_Init+0xa8>)
 8000cc4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cca:	4b1d      	ldr	r3, [pc, #116]	; (8000d40 <MX_DMA_Init+0xa8>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cd2:	603b      	str	r3, [r7, #0]
 8000cd4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2100      	movs	r1, #0
 8000cda:	200d      	movs	r0, #13
 8000cdc:	f001 f803 	bl	8001ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000ce0:	200d      	movs	r0, #13
 8000ce2:	f001 f81c 	bl	8001d1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	2100      	movs	r1, #0
 8000cea:	200e      	movs	r0, #14
 8000cec:	f000 fffb 	bl	8001ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000cf0:	200e      	movs	r0, #14
 8000cf2:	f001 f814 	bl	8001d1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	200f      	movs	r0, #15
 8000cfc:	f000 fff3 	bl	8001ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000d00:	200f      	movs	r0, #15
 8000d02:	f001 f80c 	bl	8001d1e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000d06:	2200      	movs	r2, #0
 8000d08:	2100      	movs	r1, #0
 8000d0a:	2011      	movs	r0, #17
 8000d0c:	f000 ffeb 	bl	8001ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000d10:	2011      	movs	r0, #17
 8000d12:	f001 f804 	bl	8001d1e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2100      	movs	r1, #0
 8000d1a:	2039      	movs	r0, #57	; 0x39
 8000d1c:	f000 ffe3 	bl	8001ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000d20:	2039      	movs	r0, #57	; 0x39
 8000d22:	f000 fffc 	bl	8001d1e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000d26:	2200      	movs	r2, #0
 8000d28:	2100      	movs	r1, #0
 8000d2a:	203a      	movs	r0, #58	; 0x3a
 8000d2c:	f000 ffdb 	bl	8001ce6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000d30:	203a      	movs	r0, #58	; 0x3a
 8000d32:	f000 fff4 	bl	8001d1e <HAL_NVIC_EnableIRQ>

}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	40023800 	.word	0x40023800

08000d44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b08c      	sub	sp, #48	; 0x30
 8000d48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4a:	f107 031c 	add.w	r3, r7, #28
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	60da      	str	r2, [r3, #12]
 8000d58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	61bb      	str	r3, [r7, #24]
 8000d5e:	4b62      	ldr	r3, [pc, #392]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d62:	4a61      	ldr	r2, [pc, #388]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000d64:	f043 0310 	orr.w	r3, r3, #16
 8000d68:	6313      	str	r3, [r2, #48]	; 0x30
 8000d6a:	4b5f      	ldr	r3, [pc, #380]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6e:	f003 0310 	and.w	r3, r3, #16
 8000d72:	61bb      	str	r3, [r7, #24]
 8000d74:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	617b      	str	r3, [r7, #20]
 8000d7a:	4b5b      	ldr	r3, [pc, #364]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	4a5a      	ldr	r2, [pc, #360]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000d80:	f043 0304 	orr.w	r3, r3, #4
 8000d84:	6313      	str	r3, [r2, #48]	; 0x30
 8000d86:	4b58      	ldr	r3, [pc, #352]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	f003 0304 	and.w	r3, r3, #4
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	613b      	str	r3, [r7, #16]
 8000d96:	4b54      	ldr	r3, [pc, #336]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d9a:	4a53      	ldr	r2, [pc, #332]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000d9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000da0:	6313      	str	r3, [r2, #48]	; 0x30
 8000da2:	4b51      	ldr	r3, [pc, #324]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000daa:	613b      	str	r3, [r7, #16]
 8000dac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dae:	2300      	movs	r3, #0
 8000db0:	60fb      	str	r3, [r7, #12]
 8000db2:	4b4d      	ldr	r3, [pc, #308]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db6:	4a4c      	ldr	r2, [pc, #304]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000db8:	f043 0301 	orr.w	r3, r3, #1
 8000dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000dbe:	4b4a      	ldr	r3, [pc, #296]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60bb      	str	r3, [r7, #8]
 8000dce:	4b46      	ldr	r3, [pc, #280]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd2:	4a45      	ldr	r2, [pc, #276]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000dd4:	f043 0302 	orr.w	r3, r3, #2
 8000dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dda:	4b43      	ldr	r3, [pc, #268]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dde:	f003 0302 	and.w	r3, r3, #2
 8000de2:	60bb      	str	r3, [r7, #8]
 8000de4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	607b      	str	r3, [r7, #4]
 8000dea:	4b3f      	ldr	r3, [pc, #252]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	4a3e      	ldr	r2, [pc, #248]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000df0:	f043 0308 	orr.w	r3, r3, #8
 8000df4:	6313      	str	r3, [r2, #48]	; 0x30
 8000df6:	4b3c      	ldr	r3, [pc, #240]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	f003 0308 	and.w	r3, r3, #8
 8000dfe:	607b      	str	r3, [r7, #4]
 8000e00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e02:	2300      	movs	r3, #0
 8000e04:	603b      	str	r3, [r7, #0]
 8000e06:	4b38      	ldr	r3, [pc, #224]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	4a37      	ldr	r2, [pc, #220]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000e0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e10:	6313      	str	r3, [r2, #48]	; 0x30
 8000e12:	4b35      	ldr	r3, [pc, #212]	; (8000ee8 <MX_GPIO_Init+0x1a4>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e1a:	603b      	str	r3, [r7, #0]
 8000e1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8000e24:	4831      	ldr	r0, [pc, #196]	; (8000eec <MX_GPIO_Init+0x1a8>)
 8000e26:	f002 fef1 	bl	8003c0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	2140      	movs	r1, #64	; 0x40
 8000e2e:	4830      	ldr	r0, [pc, #192]	; (8000ef0 <MX_GPIO_Init+0x1ac>)
 8000e30:	f002 feec 	bl	8003c0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000e34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e3a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000e3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000e44:	f107 031c 	add.w	r3, r7, #28
 8000e48:	4619      	mov	r1, r3
 8000e4a:	482a      	ldr	r0, [pc, #168]	; (8000ef4 <MX_GPIO_Init+0x1b0>)
 8000e4c:	f002 fd32 	bl	80038b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000e50:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8000e54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e56:	2301      	movs	r3, #1
 8000e58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e62:	f107 031c 	add.w	r3, r7, #28
 8000e66:	4619      	mov	r1, r3
 8000e68:	4820      	ldr	r0, [pc, #128]	; (8000eec <MX_GPIO_Init+0x1a8>)
 8000e6a:	f002 fd23 	bl	80038b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000e6e:	2340      	movs	r3, #64	; 0x40
 8000e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e72:	2301      	movs	r3, #1
 8000e74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000e7e:	f107 031c 	add.w	r3, r7, #28
 8000e82:	4619      	mov	r1, r3
 8000e84:	481a      	ldr	r0, [pc, #104]	; (8000ef0 <MX_GPIO_Init+0x1ac>)
 8000e86:	f002 fd15 	bl	80038b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000e8a:	2380      	movs	r3, #128	; 0x80
 8000e8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000e96:	f107 031c 	add.w	r3, r7, #28
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4814      	ldr	r0, [pc, #80]	; (8000ef0 <MX_GPIO_Init+0x1ac>)
 8000e9e:	f002 fd09 	bl	80038b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000ea2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000ea6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000eb4:	230a      	movs	r3, #10
 8000eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb8:	f107 031c 	add.w	r3, r7, #28
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	480e      	ldr	r0, [pc, #56]	; (8000ef8 <MX_GPIO_Init+0x1b4>)
 8000ec0:	f002 fcf8 	bl	80038b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000ec4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ec8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000ed2:	f107 031c 	add.w	r3, r7, #28
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4807      	ldr	r0, [pc, #28]	; (8000ef8 <MX_GPIO_Init+0x1b4>)
 8000eda:	f002 fceb 	bl	80038b4 <HAL_GPIO_Init>

}
 8000ede:	bf00      	nop
 8000ee0:	3730      	adds	r7, #48	; 0x30
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40023800 	.word	0x40023800
 8000eec:	40020400 	.word	0x40020400
 8000ef0:	40021800 	.word	0x40021800
 8000ef4:	40020800 	.word	0x40020800
 8000ef8:	40020000 	.word	0x40020000

08000efc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f00:	b672      	cpsid	i
}
 8000f02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f04:	e7fe      	b.n	8000f04 <Error_Handler+0x8>
	...

08000f08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	607b      	str	r3, [r7, #4]
 8000f12:	4b10      	ldr	r3, [pc, #64]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f16:	4a0f      	ldr	r2, [pc, #60]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f1c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f1e:	4b0d      	ldr	r3, [pc, #52]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f26:	607b      	str	r3, [r7, #4]
 8000f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	603b      	str	r3, [r7, #0]
 8000f2e:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	4a08      	ldr	r2, [pc, #32]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f38:	6413      	str	r3, [r2, #64]	; 0x40
 8000f3a:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <HAL_MspInit+0x4c>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f42:	603b      	str	r3, [r7, #0]
 8000f44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	40023800 	.word	0x40023800

08000f58 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08c      	sub	sp, #48	; 0x30
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f60:	f107 031c 	add.w	r3, r7, #28
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a69      	ldr	r2, [pc, #420]	; (800111c <HAL_I2C_MspInit+0x1c4>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d163      	bne.n	8001042 <HAL_I2C_MspInit+0xea>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61bb      	str	r3, [r7, #24]
 8000f7e:	4b68      	ldr	r3, [pc, #416]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f82:	4a67      	ldr	r2, [pc, #412]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 8000f84:	f043 0302 	orr.w	r3, r3, #2
 8000f88:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8a:	4b65      	ldr	r3, [pc, #404]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	61bb      	str	r3, [r7, #24]
 8000f94:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f96:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f9c:	2312      	movs	r3, #18
 8000f9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fa8:	2304      	movs	r3, #4
 8000faa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fac:	f107 031c 	add.w	r3, r7, #28
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	485c      	ldr	r0, [pc, #368]	; (8001124 <HAL_I2C_MspInit+0x1cc>)
 8000fb4:	f002 fc7e 	bl	80038b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fb8:	2300      	movs	r3, #0
 8000fba:	617b      	str	r3, [r7, #20]
 8000fbc:	4b58      	ldr	r3, [pc, #352]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc0:	4a57      	ldr	r2, [pc, #348]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 8000fc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fc6:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc8:	4b55      	ldr	r3, [pc, #340]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 8000fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fd0:	617b      	str	r3, [r7, #20]
 8000fd2:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8000fd4:	4b54      	ldr	r3, [pc, #336]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 8000fd6:	4a55      	ldr	r2, [pc, #340]	; (800112c <HAL_I2C_MspInit+0x1d4>)
 8000fd8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8000fda:	4b53      	ldr	r3, [pc, #332]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 8000fdc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000fe0:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fe2:	4b51      	ldr	r3, [pc, #324]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 8000fe4:	2240      	movs	r2, #64	; 0x40
 8000fe6:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fe8:	4b4f      	ldr	r3, [pc, #316]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fee:	4b4e      	ldr	r3, [pc, #312]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 8000ff0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ff4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ff6:	4b4c      	ldr	r3, [pc, #304]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ffc:	4b4a      	ldr	r3, [pc, #296]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001002:	4b49      	ldr	r3, [pc, #292]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 8001004:	2200      	movs	r2, #0
 8001006:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001008:	4b47      	ldr	r3, [pc, #284]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 800100a:	2200      	movs	r2, #0
 800100c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800100e:	4b46      	ldr	r3, [pc, #280]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 8001010:	2200      	movs	r2, #0
 8001012:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001014:	4844      	ldr	r0, [pc, #272]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 8001016:	f000 fe9d 	bl	8001d54 <HAL_DMA_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8001020:	f7ff ff6c 	bl	8000efc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a40      	ldr	r2, [pc, #256]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 8001028:	635a      	str	r2, [r3, #52]	; 0x34
 800102a:	4a3f      	ldr	r2, [pc, #252]	; (8001128 <HAL_I2C_MspInit+0x1d0>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001030:	2200      	movs	r2, #0
 8001032:	2100      	movs	r1, #0
 8001034:	201f      	movs	r0, #31
 8001036:	f000 fe56 	bl	8001ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800103a:	201f      	movs	r0, #31
 800103c:	f000 fe6f 	bl	8001d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001040:	e067      	b.n	8001112 <HAL_I2C_MspInit+0x1ba>
  else if(hi2c->Instance==I2C2)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a3a      	ldr	r2, [pc, #232]	; (8001130 <HAL_I2C_MspInit+0x1d8>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d162      	bne.n	8001112 <HAL_I2C_MspInit+0x1ba>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800104c:	2300      	movs	r3, #0
 800104e:	613b      	str	r3, [r7, #16]
 8001050:	4b33      	ldr	r3, [pc, #204]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 8001052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001054:	4a32      	ldr	r2, [pc, #200]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 8001056:	f043 0302 	orr.w	r3, r3, #2
 800105a:	6313      	str	r3, [r2, #48]	; 0x30
 800105c:	4b30      	ldr	r3, [pc, #192]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 800105e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001060:	f003 0302 	and.w	r3, r3, #2
 8001064:	613b      	str	r3, [r7, #16]
 8001066:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001068:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800106c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800106e:	2312      	movs	r3, #18
 8001070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001072:	2301      	movs	r3, #1
 8001074:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001076:	2303      	movs	r3, #3
 8001078:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800107a:	2304      	movs	r3, #4
 800107c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800107e:	f107 031c 	add.w	r3, r7, #28
 8001082:	4619      	mov	r1, r3
 8001084:	4827      	ldr	r0, [pc, #156]	; (8001124 <HAL_I2C_MspInit+0x1cc>)
 8001086:	f002 fc15 	bl	80038b4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	60fb      	str	r3, [r7, #12]
 800108e:	4b24      	ldr	r3, [pc, #144]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 8001090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001092:	4a23      	ldr	r2, [pc, #140]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 8001094:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001098:	6413      	str	r3, [r2, #64]	; 0x40
 800109a:	4b21      	ldr	r3, [pc, #132]	; (8001120 <HAL_I2C_MspInit+0x1c8>)
 800109c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 80010a6:	4b23      	ldr	r3, [pc, #140]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010a8:	4a23      	ldr	r2, [pc, #140]	; (8001138 <HAL_I2C_MspInit+0x1e0>)
 80010aa:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 80010ac:	4b21      	ldr	r3, [pc, #132]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010ae:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80010b2:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010b4:	4b1f      	ldr	r3, [pc, #124]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010ba:	4b1e      	ldr	r3, [pc, #120]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010bc:	2200      	movs	r2, #0
 80010be:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010c0:	4b1c      	ldr	r3, [pc, #112]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010c6:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010c8:	4b1a      	ldr	r3, [pc, #104]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010ce:	4b19      	ldr	r3, [pc, #100]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80010d4:	4b17      	ldr	r3, [pc, #92]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010da:	4b16      	ldr	r3, [pc, #88]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010dc:	2200      	movs	r2, #0
 80010de:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010e0:	4b14      	ldr	r3, [pc, #80]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80010e6:	4813      	ldr	r0, [pc, #76]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010e8:	f000 fe34 	bl	8001d54 <HAL_DMA_Init>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <HAL_I2C_MspInit+0x19e>
      Error_Handler();
 80010f2:	f7ff ff03 	bl	8000efc <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a0e      	ldr	r2, [pc, #56]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010fa:	639a      	str	r2, [r3, #56]	; 0x38
 80010fc:	4a0d      	ldr	r2, [pc, #52]	; (8001134 <HAL_I2C_MspInit+0x1dc>)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8001102:	2200      	movs	r2, #0
 8001104:	2100      	movs	r1, #0
 8001106:	2021      	movs	r0, #33	; 0x21
 8001108:	f000 fded 	bl	8001ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800110c:	2021      	movs	r0, #33	; 0x21
 800110e:	f000 fe06 	bl	8001d1e <HAL_NVIC_EnableIRQ>
}
 8001112:	bf00      	nop
 8001114:	3730      	adds	r7, #48	; 0x30
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40005400 	.word	0x40005400
 8001120:	40023800 	.word	0x40023800
 8001124:	40020400 	.word	0x40020400
 8001128:	20000140 	.word	0x20000140
 800112c:	400260a0 	.word	0x400260a0
 8001130:	40005800 	.word	0x40005800
 8001134:	200001a0 	.word	0x200001a0
 8001138:	40026040 	.word	0x40026040

0800113c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b08e      	sub	sp, #56	; 0x38
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001144:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a86      	ldr	r2, [pc, #536]	; (8001374 <HAL_SPI_MspInit+0x238>)
 800115a:	4293      	cmp	r3, r2
 800115c:	f040 809f 	bne.w	800129e <HAL_SPI_MspInit+0x162>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001160:	2300      	movs	r3, #0
 8001162:	623b      	str	r3, [r7, #32]
 8001164:	4b84      	ldr	r3, [pc, #528]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 8001166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001168:	4a83      	ldr	r2, [pc, #524]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 800116a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800116e:	6413      	str	r3, [r2, #64]	; 0x40
 8001170:	4b81      	ldr	r3, [pc, #516]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 8001172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001174:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001178:	623b      	str	r3, [r7, #32]
 800117a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800117c:	2300      	movs	r3, #0
 800117e:	61fb      	str	r3, [r7, #28]
 8001180:	4b7d      	ldr	r3, [pc, #500]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 8001182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001184:	4a7c      	ldr	r2, [pc, #496]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 8001186:	f043 0304 	orr.w	r3, r3, #4
 800118a:	6313      	str	r3, [r2, #48]	; 0x30
 800118c:	4b7a      	ldr	r3, [pc, #488]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 800118e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001190:	f003 0304 	and.w	r3, r3, #4
 8001194:	61fb      	str	r3, [r7, #28]
 8001196:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001198:	2300      	movs	r3, #0
 800119a:	61bb      	str	r3, [r7, #24]
 800119c:	4b76      	ldr	r3, [pc, #472]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 800119e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a0:	4a75      	ldr	r2, [pc, #468]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 80011a2:	f043 0302 	orr.w	r3, r3, #2
 80011a6:	6313      	str	r3, [r2, #48]	; 0x30
 80011a8:	4b73      	ldr	r3, [pc, #460]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 80011aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ac:	f003 0302 	and.w	r3, r3, #2
 80011b0:	61bb      	str	r3, [r7, #24]
 80011b2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011b4:	2300      	movs	r3, #0
 80011b6:	617b      	str	r3, [r7, #20]
 80011b8:	4b6f      	ldr	r3, [pc, #444]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 80011ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011bc:	4a6e      	ldr	r2, [pc, #440]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 80011be:	f043 0308 	orr.w	r3, r3, #8
 80011c2:	6313      	str	r3, [r2, #48]	; 0x30
 80011c4:	4b6c      	ldr	r3, [pc, #432]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 80011c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c8:	f003 0308 	and.w	r3, r3, #8
 80011cc:	617b      	str	r3, [r7, #20]
 80011ce:	697b      	ldr	r3, [r7, #20]
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB12     ------> SPI2_NSS
    PD3     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80011d0:	230c      	movs	r3, #12
 80011d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d4:	2302      	movs	r3, #2
 80011d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d8:	2300      	movs	r3, #0
 80011da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011dc:	2303      	movs	r3, #3
 80011de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011e0:	2305      	movs	r3, #5
 80011e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011e8:	4619      	mov	r1, r3
 80011ea:	4864      	ldr	r0, [pc, #400]	; (800137c <HAL_SPI_MspInit+0x240>)
 80011ec:	f002 fb62 	bl	80038b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80011f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f6:	2302      	movs	r3, #2
 80011f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fe:	2303      	movs	r3, #3
 8001200:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001202:	2305      	movs	r3, #5
 8001204:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001206:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800120a:	4619      	mov	r1, r3
 800120c:	485c      	ldr	r0, [pc, #368]	; (8001380 <HAL_SPI_MspInit+0x244>)
 800120e:	f002 fb51 	bl	80038b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001212:	2308      	movs	r3, #8
 8001214:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001216:	2302      	movs	r3, #2
 8001218:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121e:	2303      	movs	r3, #3
 8001220:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001222:	2305      	movs	r3, #5
 8001224:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001226:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800122a:	4619      	mov	r1, r3
 800122c:	4855      	ldr	r0, [pc, #340]	; (8001384 <HAL_SPI_MspInit+0x248>)
 800122e:	f002 fb41 	bl	80038b4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001232:	4b55      	ldr	r3, [pc, #340]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 8001234:	4a55      	ldr	r2, [pc, #340]	; (800138c <HAL_SPI_MspInit+0x250>)
 8001236:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001238:	4b53      	ldr	r3, [pc, #332]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 800123a:	2200      	movs	r2, #0
 800123c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800123e:	4b52      	ldr	r3, [pc, #328]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 8001240:	2200      	movs	r2, #0
 8001242:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001244:	4b50      	ldr	r3, [pc, #320]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800124a:	4b4f      	ldr	r3, [pc, #316]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 800124c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001250:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001252:	4b4d      	ldr	r3, [pc, #308]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 8001254:	2200      	movs	r2, #0
 8001256:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001258:	4b4b      	ldr	r3, [pc, #300]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 800125a:	2200      	movs	r2, #0
 800125c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800125e:	4b4a      	ldr	r3, [pc, #296]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 8001260:	2200      	movs	r2, #0
 8001262:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001264:	4b48      	ldr	r3, [pc, #288]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 8001266:	2200      	movs	r2, #0
 8001268:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800126a:	4b47      	ldr	r3, [pc, #284]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 800126c:	2200      	movs	r2, #0
 800126e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001270:	4845      	ldr	r0, [pc, #276]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 8001272:	f000 fd6f 	bl	8001d54 <HAL_DMA_Init>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <HAL_SPI_MspInit+0x144>
    {
      Error_Handler();
 800127c:	f7ff fe3e 	bl	8000efc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4a41      	ldr	r2, [pc, #260]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 8001284:	64da      	str	r2, [r3, #76]	; 0x4c
 8001286:	4a40      	ldr	r2, [pc, #256]	; (8001388 <HAL_SPI_MspInit+0x24c>)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800128c:	2200      	movs	r2, #0
 800128e:	2100      	movs	r1, #0
 8001290:	2024      	movs	r0, #36	; 0x24
 8001292:	f000 fd28 	bl	8001ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001296:	2024      	movs	r0, #36	; 0x24
 8001298:	f000 fd41 	bl	8001d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 800129c:	e066      	b.n	800136c <HAL_SPI_MspInit+0x230>
  else if(hspi->Instance==SPI4)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4a3b      	ldr	r2, [pc, #236]	; (8001390 <HAL_SPI_MspInit+0x254>)
 80012a4:	4293      	cmp	r3, r2
 80012a6:	d161      	bne.n	800136c <HAL_SPI_MspInit+0x230>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80012a8:	2300      	movs	r3, #0
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	4b32      	ldr	r3, [pc, #200]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 80012ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012b0:	4a31      	ldr	r2, [pc, #196]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 80012b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80012b6:	6453      	str	r3, [r2, #68]	; 0x44
 80012b8:	4b2f      	ldr	r3, [pc, #188]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 80012ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012c0:	613b      	str	r3, [r7, #16]
 80012c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80012c4:	2300      	movs	r3, #0
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	4b2b      	ldr	r3, [pc, #172]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 80012ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012cc:	4a2a      	ldr	r2, [pc, #168]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 80012ce:	f043 0310 	orr.w	r3, r3, #16
 80012d2:	6313      	str	r3, [r2, #48]	; 0x30
 80012d4:	4b28      	ldr	r3, [pc, #160]	; (8001378 <HAL_SPI_MspInit+0x23c>)
 80012d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d8:	f003 0310 	and.w	r3, r3, #16
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80012e0:	2374      	movs	r3, #116	; 0x74
 80012e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e4:	2302      	movs	r3, #2
 80012e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ec:	2303      	movs	r3, #3
 80012ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80012f0:	2305      	movs	r3, #5
 80012f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f8:	4619      	mov	r1, r3
 80012fa:	4826      	ldr	r0, [pc, #152]	; (8001394 <HAL_SPI_MspInit+0x258>)
 80012fc:	f002 fada 	bl	80038b4 <HAL_GPIO_Init>
    hdma_spi4_tx.Instance = DMA2_Stream1;
 8001300:	4b25      	ldr	r3, [pc, #148]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 8001302:	4a26      	ldr	r2, [pc, #152]	; (800139c <HAL_SPI_MspInit+0x260>)
 8001304:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Channel = DMA_CHANNEL_4;
 8001306:	4b24      	ldr	r3, [pc, #144]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 8001308:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800130c:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800130e:	4b22      	ldr	r3, [pc, #136]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 8001310:	2240      	movs	r2, #64	; 0x40
 8001312:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001314:	4b20      	ldr	r3, [pc, #128]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 8001316:	2200      	movs	r2, #0
 8001318:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800131a:	4b1f      	ldr	r3, [pc, #124]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 800131c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001320:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001322:	4b1d      	ldr	r3, [pc, #116]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 8001324:	2200      	movs	r2, #0
 8001326:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001328:	4b1b      	ldr	r3, [pc, #108]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 800132a:	2200      	movs	r2, #0
 800132c:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 800132e:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 8001330:	2200      	movs	r2, #0
 8001332:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001334:	4b18      	ldr	r3, [pc, #96]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 8001336:	2200      	movs	r2, #0
 8001338:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800133a:	4b17      	ldr	r3, [pc, #92]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 800133c:	2200      	movs	r2, #0
 800133e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 8001340:	4815      	ldr	r0, [pc, #84]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 8001342:	f000 fd07 	bl	8001d54 <HAL_DMA_Init>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <HAL_SPI_MspInit+0x214>
      Error_Handler();
 800134c:	f7ff fdd6 	bl	8000efc <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a11      	ldr	r2, [pc, #68]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 8001354:	649a      	str	r2, [r3, #72]	; 0x48
 8001356:	4a10      	ldr	r2, [pc, #64]	; (8001398 <HAL_SPI_MspInit+0x25c>)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 800135c:	2200      	movs	r2, #0
 800135e:	2100      	movs	r1, #0
 8001360:	2054      	movs	r0, #84	; 0x54
 8001362:	f000 fcc0 	bl	8001ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8001366:	2054      	movs	r0, #84	; 0x54
 8001368:	f000 fcd9 	bl	8001d1e <HAL_NVIC_EnableIRQ>
}
 800136c:	bf00      	nop
 800136e:	3738      	adds	r7, #56	; 0x38
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40003800 	.word	0x40003800
 8001378:	40023800 	.word	0x40023800
 800137c:	40020800 	.word	0x40020800
 8001380:	40020400 	.word	0x40020400
 8001384:	40020c00 	.word	0x40020c00
 8001388:	200002b0 	.word	0x200002b0
 800138c:	40026058 	.word	0x40026058
 8001390:	40013400 	.word	0x40013400
 8001394:	40021000 	.word	0x40021000
 8001398:	20000310 	.word	0x20000310
 800139c:	40026428 	.word	0x40026428

080013a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b08e      	sub	sp, #56	; 0x38
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	60da      	str	r2, [r3, #12]
 80013b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a82      	ldr	r2, [pc, #520]	; (80015c8 <HAL_UART_MspInit+0x228>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d163      	bne.n	800148a <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	623b      	str	r3, [r7, #32]
 80013c6:	4b81      	ldr	r3, [pc, #516]	; (80015cc <HAL_UART_MspInit+0x22c>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ca:	4a80      	ldr	r2, [pc, #512]	; (80015cc <HAL_UART_MspInit+0x22c>)
 80013cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80013d0:	6413      	str	r3, [r2, #64]	; 0x40
 80013d2:	4b7e      	ldr	r3, [pc, #504]	; (80015cc <HAL_UART_MspInit+0x22c>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80013da:	623b      	str	r3, [r7, #32]
 80013dc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
 80013e2:	4b7a      	ldr	r3, [pc, #488]	; (80015cc <HAL_UART_MspInit+0x22c>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e6:	4a79      	ldr	r2, [pc, #484]	; (80015cc <HAL_UART_MspInit+0x22c>)
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	6313      	str	r3, [r2, #48]	; 0x30
 80013ee:	4b77      	ldr	r3, [pc, #476]	; (80015cc <HAL_UART_MspInit+0x22c>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	f003 0304 	and.w	r3, r3, #4
 80013f6:	61fb      	str	r3, [r7, #28]
 80013f8:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80013fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001400:	2302      	movs	r3, #2
 8001402:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	2300      	movs	r3, #0
 8001406:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001408:	2303      	movs	r3, #3
 800140a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800140c:	2308      	movs	r3, #8
 800140e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001414:	4619      	mov	r1, r3
 8001416:	486e      	ldr	r0, [pc, #440]	; (80015d0 <HAL_UART_MspInit+0x230>)
 8001418:	f002 fa4c 	bl	80038b4 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 800141c:	4b6d      	ldr	r3, [pc, #436]	; (80015d4 <HAL_UART_MspInit+0x234>)
 800141e:	4a6e      	ldr	r2, [pc, #440]	; (80015d8 <HAL_UART_MspInit+0x238>)
 8001420:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8001422:	4b6c      	ldr	r3, [pc, #432]	; (80015d4 <HAL_UART_MspInit+0x234>)
 8001424:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001428:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800142a:	4b6a      	ldr	r3, [pc, #424]	; (80015d4 <HAL_UART_MspInit+0x234>)
 800142c:	2240      	movs	r2, #64	; 0x40
 800142e:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001430:	4b68      	ldr	r3, [pc, #416]	; (80015d4 <HAL_UART_MspInit+0x234>)
 8001432:	2200      	movs	r2, #0
 8001434:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001436:	4b67      	ldr	r3, [pc, #412]	; (80015d4 <HAL_UART_MspInit+0x234>)
 8001438:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800143c:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800143e:	4b65      	ldr	r3, [pc, #404]	; (80015d4 <HAL_UART_MspInit+0x234>)
 8001440:	2200      	movs	r2, #0
 8001442:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001444:	4b63      	ldr	r3, [pc, #396]	; (80015d4 <HAL_UART_MspInit+0x234>)
 8001446:	2200      	movs	r2, #0
 8001448:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800144a:	4b62      	ldr	r3, [pc, #392]	; (80015d4 <HAL_UART_MspInit+0x234>)
 800144c:	2200      	movs	r2, #0
 800144e:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001450:	4b60      	ldr	r3, [pc, #384]	; (80015d4 <HAL_UART_MspInit+0x234>)
 8001452:	2200      	movs	r2, #0
 8001454:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001456:	4b5f      	ldr	r3, [pc, #380]	; (80015d4 <HAL_UART_MspInit+0x234>)
 8001458:	2200      	movs	r2, #0
 800145a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800145c:	485d      	ldr	r0, [pc, #372]	; (80015d4 <HAL_UART_MspInit+0x234>)
 800145e:	f000 fc79 	bl	8001d54 <HAL_DMA_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001468:	f7ff fd48 	bl	8000efc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4a59      	ldr	r2, [pc, #356]	; (80015d4 <HAL_UART_MspInit+0x234>)
 8001470:	635a      	str	r2, [r3, #52]	; 0x34
 8001472:	4a58      	ldr	r2, [pc, #352]	; (80015d4 <HAL_UART_MspInit+0x234>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8001478:	2200      	movs	r2, #0
 800147a:	2100      	movs	r1, #0
 800147c:	2034      	movs	r0, #52	; 0x34
 800147e:	f000 fc32 	bl	8001ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001482:	2034      	movs	r0, #52	; 0x34
 8001484:	f000 fc4b 	bl	8001d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001488:	e099      	b.n	80015be <HAL_UART_MspInit+0x21e>
  else if(huart->Instance==USART3)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4a53      	ldr	r2, [pc, #332]	; (80015dc <HAL_UART_MspInit+0x23c>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d12d      	bne.n	80014f0 <HAL_UART_MspInit+0x150>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001494:	2300      	movs	r3, #0
 8001496:	61bb      	str	r3, [r7, #24]
 8001498:	4b4c      	ldr	r3, [pc, #304]	; (80015cc <HAL_UART_MspInit+0x22c>)
 800149a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149c:	4a4b      	ldr	r2, [pc, #300]	; (80015cc <HAL_UART_MspInit+0x22c>)
 800149e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014a2:	6413      	str	r3, [r2, #64]	; 0x40
 80014a4:	4b49      	ldr	r3, [pc, #292]	; (80015cc <HAL_UART_MspInit+0x22c>)
 80014a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80014ac:	61bb      	str	r3, [r7, #24]
 80014ae:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
 80014b4:	4b45      	ldr	r3, [pc, #276]	; (80015cc <HAL_UART_MspInit+0x22c>)
 80014b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b8:	4a44      	ldr	r2, [pc, #272]	; (80015cc <HAL_UART_MspInit+0x22c>)
 80014ba:	f043 0308 	orr.w	r3, r3, #8
 80014be:	6313      	str	r3, [r2, #48]	; 0x30
 80014c0:	4b42      	ldr	r3, [pc, #264]	; (80015cc <HAL_UART_MspInit+0x22c>)
 80014c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c4:	f003 0308 	and.w	r3, r3, #8
 80014c8:	617b      	str	r3, [r7, #20]
 80014ca:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80014cc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d2:	2302      	movs	r3, #2
 80014d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014da:	2303      	movs	r3, #3
 80014dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80014de:	2307      	movs	r3, #7
 80014e0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014e6:	4619      	mov	r1, r3
 80014e8:	483d      	ldr	r0, [pc, #244]	; (80015e0 <HAL_UART_MspInit+0x240>)
 80014ea:	f002 f9e3 	bl	80038b4 <HAL_GPIO_Init>
}
 80014ee:	e066      	b.n	80015be <HAL_UART_MspInit+0x21e>
  else if(huart->Instance==USART6)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a3b      	ldr	r2, [pc, #236]	; (80015e4 <HAL_UART_MspInit+0x244>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d161      	bne.n	80015be <HAL_UART_MspInit+0x21e>
    __HAL_RCC_USART6_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	613b      	str	r3, [r7, #16]
 80014fe:	4b33      	ldr	r3, [pc, #204]	; (80015cc <HAL_UART_MspInit+0x22c>)
 8001500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001502:	4a32      	ldr	r2, [pc, #200]	; (80015cc <HAL_UART_MspInit+0x22c>)
 8001504:	f043 0320 	orr.w	r3, r3, #32
 8001508:	6453      	str	r3, [r2, #68]	; 0x44
 800150a:	4b30      	ldr	r3, [pc, #192]	; (80015cc <HAL_UART_MspInit+0x22c>)
 800150c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150e:	f003 0320 	and.w	r3, r3, #32
 8001512:	613b      	str	r3, [r7, #16]
 8001514:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	4b2c      	ldr	r3, [pc, #176]	; (80015cc <HAL_UART_MspInit+0x22c>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	4a2b      	ldr	r2, [pc, #172]	; (80015cc <HAL_UART_MspInit+0x22c>)
 8001520:	f043 0304 	orr.w	r3, r3, #4
 8001524:	6313      	str	r3, [r2, #48]	; 0x30
 8001526:	4b29      	ldr	r3, [pc, #164]	; (80015cc <HAL_UART_MspInit+0x22c>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	f003 0304 	and.w	r3, r3, #4
 800152e:	60fb      	str	r3, [r7, #12]
 8001530:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001532:	23c0      	movs	r3, #192	; 0xc0
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001536:	2302      	movs	r3, #2
 8001538:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	2300      	movs	r3, #0
 800153c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800153e:	2303      	movs	r3, #3
 8001540:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001542:	2308      	movs	r3, #8
 8001544:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001546:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800154a:	4619      	mov	r1, r3
 800154c:	4820      	ldr	r0, [pc, #128]	; (80015d0 <HAL_UART_MspInit+0x230>)
 800154e:	f002 f9b1 	bl	80038b4 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream2;
 8001552:	4b25      	ldr	r3, [pc, #148]	; (80015e8 <HAL_UART_MspInit+0x248>)
 8001554:	4a25      	ldr	r2, [pc, #148]	; (80015ec <HAL_UART_MspInit+0x24c>)
 8001556:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001558:	4b23      	ldr	r3, [pc, #140]	; (80015e8 <HAL_UART_MspInit+0x248>)
 800155a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800155e:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001560:	4b21      	ldr	r3, [pc, #132]	; (80015e8 <HAL_UART_MspInit+0x248>)
 8001562:	2200      	movs	r2, #0
 8001564:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001566:	4b20      	ldr	r3, [pc, #128]	; (80015e8 <HAL_UART_MspInit+0x248>)
 8001568:	2200      	movs	r2, #0
 800156a:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800156c:	4b1e      	ldr	r3, [pc, #120]	; (80015e8 <HAL_UART_MspInit+0x248>)
 800156e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001572:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001574:	4b1c      	ldr	r3, [pc, #112]	; (80015e8 <HAL_UART_MspInit+0x248>)
 8001576:	2200      	movs	r2, #0
 8001578:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800157a:	4b1b      	ldr	r3, [pc, #108]	; (80015e8 <HAL_UART_MspInit+0x248>)
 800157c:	2200      	movs	r2, #0
 800157e:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8001580:	4b19      	ldr	r3, [pc, #100]	; (80015e8 <HAL_UART_MspInit+0x248>)
 8001582:	2200      	movs	r2, #0
 8001584:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001586:	4b18      	ldr	r3, [pc, #96]	; (80015e8 <HAL_UART_MspInit+0x248>)
 8001588:	2200      	movs	r2, #0
 800158a:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800158c:	4b16      	ldr	r3, [pc, #88]	; (80015e8 <HAL_UART_MspInit+0x248>)
 800158e:	2200      	movs	r2, #0
 8001590:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001592:	4815      	ldr	r0, [pc, #84]	; (80015e8 <HAL_UART_MspInit+0x248>)
 8001594:	f000 fbde 	bl	8001d54 <HAL_DMA_Init>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <HAL_UART_MspInit+0x202>
      Error_Handler();
 800159e:	f7ff fcad 	bl	8000efc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a10      	ldr	r2, [pc, #64]	; (80015e8 <HAL_UART_MspInit+0x248>)
 80015a6:	639a      	str	r2, [r3, #56]	; 0x38
 80015a8:	4a0f      	ldr	r2, [pc, #60]	; (80015e8 <HAL_UART_MspInit+0x248>)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80015ae:	2200      	movs	r2, #0
 80015b0:	2100      	movs	r1, #0
 80015b2:	2047      	movs	r0, #71	; 0x47
 80015b4:	f000 fb97 	bl	8001ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80015b8:	2047      	movs	r0, #71	; 0x47
 80015ba:	f000 fbb0 	bl	8001d1e <HAL_NVIC_EnableIRQ>
}
 80015be:	bf00      	nop
 80015c0:	3738      	adds	r7, #56	; 0x38
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40004c00 	.word	0x40004c00
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40020800 	.word	0x40020800
 80015d4:	2000043c 	.word	0x2000043c
 80015d8:	40026070 	.word	0x40026070
 80015dc:	40004800 	.word	0x40004800
 80015e0:	40020c00 	.word	0x40020c00
 80015e4:	40011400 	.word	0x40011400
 80015e8:	2000049c 	.word	0x2000049c
 80015ec:	40026440 	.word	0x40026440

080015f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015f4:	e7fe      	b.n	80015f4 <NMI_Handler+0x4>

080015f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015fa:	e7fe      	b.n	80015fa <HardFault_Handler+0x4>

080015fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001600:	e7fe      	b.n	8001600 <MemManage_Handler+0x4>

08001602 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001602:	b480      	push	{r7}
 8001604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001606:	e7fe      	b.n	8001606 <BusFault_Handler+0x4>

08001608 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800160c:	e7fe      	b.n	800160c <UsageFault_Handler+0x4>

0800160e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr

0800162a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800163c:	f000 fa34 	bl	8001aa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}

08001644 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8001648:	4802      	ldr	r0, [pc, #8]	; (8001654 <DMA1_Stream2_IRQHandler+0x10>)
 800164a:	f000 fd1b 	bl	8002084 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	200001a0 	.word	0x200001a0

08001658 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800165c:	4802      	ldr	r0, [pc, #8]	; (8001668 <DMA1_Stream3_IRQHandler+0x10>)
 800165e:	f000 fd11 	bl	8002084 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200002b0 	.word	0x200002b0

0800166c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001670:	4802      	ldr	r0, [pc, #8]	; (800167c <DMA1_Stream4_IRQHandler+0x10>)
 8001672:	f000 fd07 	bl	8002084 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	2000043c 	.word	0x2000043c

08001680 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001684:	4802      	ldr	r0, [pc, #8]	; (8001690 <DMA1_Stream6_IRQHandler+0x10>)
 8001686:	f000 fcfd 	bl	8002084 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	20000140 	.word	0x20000140

08001694 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001698:	4802      	ldr	r0, [pc, #8]	; (80016a4 <I2C1_EV_IRQHandler+0x10>)
 800169a:	f002 fe17 	bl	80042cc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000098 	.word	0x20000098

080016a8 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80016ac:	4802      	ldr	r0, [pc, #8]	; (80016b8 <I2C2_EV_IRQHandler+0x10>)
 80016ae:	f002 fe0d 	bl	80042cc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200000ec 	.word	0x200000ec

080016bc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80016c0:	4802      	ldr	r0, [pc, #8]	; (80016cc <SPI2_IRQHandler+0x10>)
 80016c2:	f005 fae3 	bl	8006c8c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000200 	.word	0x20000200

080016d0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80016d4:	4802      	ldr	r0, [pc, #8]	; (80016e0 <UART4_IRQHandler+0x10>)
 80016d6:	f005 ff8f 	bl	80075f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20000370 	.word	0x20000370

080016e4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 80016e8:	4802      	ldr	r0, [pc, #8]	; (80016f4 <DMA2_Stream1_IRQHandler+0x10>)
 80016ea:	f000 fccb 	bl	8002084 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000310 	.word	0x20000310

080016f8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80016fc:	4802      	ldr	r0, [pc, #8]	; (8001708 <DMA2_Stream2_IRQHandler+0x10>)
 80016fe:	f000 fcc1 	bl	8002084 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	2000049c 	.word	0x2000049c

0800170c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001710:	4802      	ldr	r0, [pc, #8]	; (800171c <ETH_IRQHandler+0x10>)
 8001712:	f001 fb17 	bl	8002d44 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200036d8 	.word	0x200036d8

08001720 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001724:	4802      	ldr	r0, [pc, #8]	; (8001730 <USART6_IRQHandler+0x10>)
 8001726:	f005 ff67 	bl	80075f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	200003f8 	.word	0x200003f8

08001734 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8001738:	4802      	ldr	r0, [pc, #8]	; (8001744 <SPI4_IRQHandler+0x10>)
 800173a:	f005 faa7 	bl	8006c8c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20000258 	.word	0x20000258

08001748 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
	return 1;
 800174c:	2301      	movs	r3, #1
}
 800174e:	4618      	mov	r0, r3
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <_kill>:

int _kill(int pid, int sig)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001762:	4b05      	ldr	r3, [pc, #20]	; (8001778 <_kill+0x20>)
 8001764:	2216      	movs	r2, #22
 8001766:	601a      	str	r2, [r3, #0]
	return -1;
 8001768:	f04f 33ff 	mov.w	r3, #4294967295
}
 800176c:	4618      	mov	r0, r3
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	20008fac 	.word	0x20008fac

0800177c <_exit>:

void _exit (int status)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001784:	f04f 31ff 	mov.w	r1, #4294967295
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f7ff ffe5 	bl	8001758 <_kill>
	while (1) {}		/* Make sure we hang here */
 800178e:	e7fe      	b.n	800178e <_exit+0x12>

08001790 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
 80017a0:	e00a      	b.n	80017b8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017a2:	f3af 8000 	nop.w
 80017a6:	4601      	mov	r1, r0
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	1c5a      	adds	r2, r3, #1
 80017ac:	60ba      	str	r2, [r7, #8]
 80017ae:	b2ca      	uxtb	r2, r1
 80017b0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	3301      	adds	r3, #1
 80017b6:	617b      	str	r3, [r7, #20]
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	429a      	cmp	r2, r3
 80017be:	dbf0      	blt.n	80017a2 <_read+0x12>
	}

return len;
 80017c0:	687b      	ldr	r3, [r7, #4]
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3718      	adds	r7, #24
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b086      	sub	sp, #24
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	60f8      	str	r0, [r7, #12]
 80017d2:	60b9      	str	r1, [r7, #8]
 80017d4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
 80017da:	e009      	b.n	80017f0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	1c5a      	adds	r2, r3, #1
 80017e0:	60ba      	str	r2, [r7, #8]
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	3301      	adds	r3, #1
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	dbf1      	blt.n	80017dc <_write+0x12>
	}
	return len;
 80017f8:	687b      	ldr	r3, [r7, #4]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3718      	adds	r7, #24
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <_close>:

int _close(int file)
{
 8001802:	b480      	push	{r7}
 8001804:	b083      	sub	sp, #12
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
	return -1;
 800180a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800180e:	4618      	mov	r0, r3
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800182a:	605a      	str	r2, [r3, #4]
	return 0;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <_isatty>:

int _isatty(int file)
{
 800183a:	b480      	push	{r7}
 800183c:	b083      	sub	sp, #12
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
	return 1;
 8001842:	2301      	movs	r3, #1
}
 8001844:	4618      	mov	r0, r3
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
	return 0;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3714      	adds	r7, #20
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
	...

0800186c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800186c:	b480      	push	{r7}
 800186e:	b087      	sub	sp, #28
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001874:	4a14      	ldr	r2, [pc, #80]	; (80018c8 <_sbrk+0x5c>)
 8001876:	4b15      	ldr	r3, [pc, #84]	; (80018cc <_sbrk+0x60>)
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001880:	4b13      	ldr	r3, [pc, #76]	; (80018d0 <_sbrk+0x64>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d102      	bne.n	800188e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001888:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <_sbrk+0x64>)
 800188a:	4a12      	ldr	r2, [pc, #72]	; (80018d4 <_sbrk+0x68>)
 800188c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800188e:	4b10      	ldr	r3, [pc, #64]	; (80018d0 <_sbrk+0x64>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4413      	add	r3, r2
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	429a      	cmp	r2, r3
 800189a:	d205      	bcs.n	80018a8 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 800189c:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <_sbrk+0x6c>)
 800189e:	220c      	movs	r2, #12
 80018a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018a2:	f04f 33ff 	mov.w	r3, #4294967295
 80018a6:	e009      	b.n	80018bc <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80018a8:	4b09      	ldr	r3, [pc, #36]	; (80018d0 <_sbrk+0x64>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ae:	4b08      	ldr	r3, [pc, #32]	; (80018d0 <_sbrk+0x64>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4413      	add	r3, r2
 80018b6:	4a06      	ldr	r2, [pc, #24]	; (80018d0 <_sbrk+0x64>)
 80018b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ba:	68fb      	ldr	r3, [r7, #12]
}
 80018bc:	4618      	mov	r0, r3
 80018be:	371c      	adds	r7, #28
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	20030000 	.word	0x20030000
 80018cc:	00000400 	.word	0x00000400
 80018d0:	200005e4 	.word	0x200005e4
 80018d4:	20008fc0 	.word	0x20008fc0
 80018d8:	20008fac 	.word	0x20008fac

080018dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018e0:	4b06      	ldr	r3, [pc, #24]	; (80018fc <SystemInit+0x20>)
 80018e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018e6:	4a05      	ldr	r2, [pc, #20]	; (80018fc <SystemInit+0x20>)
 80018e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018f0:	bf00      	nop
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	e000ed00 	.word	0xe000ed00

08001900 <udpServer_init>:
4. Process the datagram packet and send a reply to client.
5. Go back to Step 3.
*/

void udpServer_init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
	// UDP Control Block structure
   struct udp_pcb *upcb;
   err_t err;

   /* 1. Create a new UDP control block  */
   upcb = udp_new();
 8001906:	f00f f9ed 	bl	8010ce4 <udp_new>
 800190a:	60f8      	str	r0, [r7, #12]

   /* 2. Bind the upcb to the local port */
   ip_addr_t myIPADDR;
   IP_ADDR4(&myIPADDR, 192, 168, 0, 132);
 800190c:	4b0d      	ldr	r3, [pc, #52]	; (8001944 <udpServer_init+0x44>)
 800190e:	607b      	str	r3, [r7, #4]

   err = udp_bind(upcb, &myIPADDR, 50014);  // 7 is the server UDP port
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	f24c 325e 	movw	r2, #50014	; 0xc35e
 8001916:	4619      	mov	r1, r3
 8001918:	68f8      	ldr	r0, [r7, #12]
 800191a:	f00f f863 	bl	80109e4 <udp_bind>
 800191e:	4603      	mov	r3, r0
 8001920:	72fb      	strb	r3, [r7, #11]


   /* 3. Set a receive callback for the upcb */
   if(err == ERR_OK)
 8001922:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d105      	bne.n	8001936 <udpServer_init+0x36>
   {
	   udp_recv(upcb, udp_receive_callback, NULL);
 800192a:	2200      	movs	r2, #0
 800192c:	4906      	ldr	r1, [pc, #24]	; (8001948 <udpServer_init+0x48>)
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	f00f f976 	bl	8010c20 <udp_recv>
   }
   else
   {
	   udp_remove(upcb);
   }
}
 8001934:	e002      	b.n	800193c <udpServer_init+0x3c>
	   udp_remove(upcb);
 8001936:	68f8      	ldr	r0, [r7, #12]
 8001938:	f00f f992 	bl	8010c60 <udp_remove>
}
 800193c:	bf00      	nop
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	8400a8c0 	.word	0x8400a8c0
 8001948:	0800194d 	.word	0x0800194d

0800194c <udp_receive_callback>:

// udp_receive_callback will be called, when the client sends some data to the server
/* 4. Process the datagram packet and send a reply to client. */

void udp_receive_callback(void *arg, struct udp_pcb *upcb, struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
 8001958:	603b      	str	r3, [r7, #0]
	extern struct udp_pcb *udp_info;
	extern char mem[100];
	extern char received;
	extern int len;
	/* save data for later use */
	received = 1;
 800195a:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <udp_receive_callback+0x54>)
 800195c:	2201      	movs	r2, #1
 800195e:	701a      	strb	r2, [r3, #0]
	len = p->len - 1;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	895b      	ldrh	r3, [r3, #10]
 8001964:	3b01      	subs	r3, #1
 8001966:	4a0f      	ldr	r2, [pc, #60]	; (80019a4 <udp_receive_callback+0x58>)
 8001968:	6013      	str	r3, [r2, #0]
	udp_info = upcb;
 800196a:	4a0f      	ldr	r2, [pc, #60]	; (80019a8 <udp_receive_callback+0x5c>)
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	6013      	str	r3, [r2, #0]
	udp_info->remote_ip = *addr;
 8001970:	4b0d      	ldr	r3, [pc, #52]	; (80019a8 <udp_receive_callback+0x5c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	6812      	ldr	r2, [r2, #0]
 8001978:	605a      	str	r2, [r3, #4]
	udp_info->remote_port = port;
 800197a:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <udp_receive_callback+0x5c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	8b3a      	ldrh	r2, [r7, #24]
 8001980:	829a      	strh	r2, [r3, #20]
	memcpy(mem,(char*)p->payload,p->len);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6859      	ldr	r1, [r3, #4]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	895b      	ldrh	r3, [r3, #10]
 800198a:	461a      	mov	r2, r3
 800198c:	4807      	ldr	r0, [pc, #28]	; (80019ac <udp_receive_callback+0x60>)
 800198e:	f011 fceb 	bl	8013368 <memcpy>
	/* free p buffer */
	pbuf_free(p);
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f008 fea4 	bl	800a6e0 <pbuf_free>
}
 8001998:	bf00      	nop
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000500 	.word	0x20000500
 80019a4:	200005dc 	.word	0x200005dc
 80019a8:	200004fc 	.word	0x200004fc
 80019ac:	20000504 	.word	0x20000504

080019b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80019b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019e8 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019b4:	480d      	ldr	r0, [pc, #52]	; (80019ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80019b6:	490e      	ldr	r1, [pc, #56]	; (80019f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80019b8:	4a0e      	ldr	r2, [pc, #56]	; (80019f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019bc:	e002      	b.n	80019c4 <LoopCopyDataInit>

080019be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019c2:	3304      	adds	r3, #4

080019c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019c8:	d3f9      	bcc.n	80019be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ca:	4a0b      	ldr	r2, [pc, #44]	; (80019f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80019cc:	4c0b      	ldr	r4, [pc, #44]	; (80019fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80019ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019d0:	e001      	b.n	80019d6 <LoopFillZerobss>

080019d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019d4:	3204      	adds	r2, #4

080019d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019d8:	d3fb      	bcc.n	80019d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80019da:	f7ff ff7f 	bl	80018dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019de:	f011 fc8f 	bl	8013300 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019e2:	f7fe fe63 	bl	80006ac <main>
  bx  lr    
 80019e6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80019e8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80019ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019f0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80019f4:	08017450 	.word	0x08017450
  ldr r2, =_sbss
 80019f8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80019fc:	20008fbc 	.word	0x20008fbc

08001a00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a00:	e7fe      	b.n	8001a00 <ADC_IRQHandler>
	...

08001a04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a08:	4b0e      	ldr	r3, [pc, #56]	; (8001a44 <HAL_Init+0x40>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a0d      	ldr	r2, [pc, #52]	; (8001a44 <HAL_Init+0x40>)
 8001a0e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a12:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a14:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <HAL_Init+0x40>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a0a      	ldr	r2, [pc, #40]	; (8001a44 <HAL_Init+0x40>)
 8001a1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a1e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a20:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <HAL_Init+0x40>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a07      	ldr	r2, [pc, #28]	; (8001a44 <HAL_Init+0x40>)
 8001a26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a2a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a2c:	2003      	movs	r0, #3
 8001a2e:	f000 f94f 	bl	8001cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a32:	2000      	movs	r0, #0
 8001a34:	f000 f808 	bl	8001a48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a38:	f7ff fa66 	bl	8000f08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a3c:	2300      	movs	r3, #0
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40023c00 	.word	0x40023c00

08001a48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a50:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <HAL_InitTick+0x54>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	4b12      	ldr	r3, [pc, #72]	; (8001aa0 <HAL_InitTick+0x58>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a66:	4618      	mov	r0, r3
 8001a68:	f000 f967 	bl	8001d3a <HAL_SYSTICK_Config>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e00e      	b.n	8001a94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2b0f      	cmp	r3, #15
 8001a7a:	d80a      	bhi.n	8001a92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	f04f 30ff 	mov.w	r0, #4294967295
 8001a84:	f000 f92f 	bl	8001ce6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a88:	4a06      	ldr	r2, [pc, #24]	; (8001aa4 <HAL_InitTick+0x5c>)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	e000      	b.n	8001a94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000004 	.word	0x20000004
 8001aa0:	2000000c 	.word	0x2000000c
 8001aa4:	20000008 	.word	0x20000008

08001aa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001aac:	4b06      	ldr	r3, [pc, #24]	; (8001ac8 <HAL_IncTick+0x20>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4b06      	ldr	r3, [pc, #24]	; (8001acc <HAL_IncTick+0x24>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	4a04      	ldr	r2, [pc, #16]	; (8001acc <HAL_IncTick+0x24>)
 8001aba:	6013      	str	r3, [r2, #0]
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	2000000c 	.word	0x2000000c
 8001acc:	200005e8 	.word	0x200005e8

08001ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ad4:	4b03      	ldr	r3, [pc, #12]	; (8001ae4 <HAL_GetTick+0x14>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	200005e8 	.word	0x200005e8

08001ae8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001af0:	f7ff ffee 	bl	8001ad0 <HAL_GetTick>
 8001af4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b00:	d005      	beq.n	8001b0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b02:	4b0a      	ldr	r3, [pc, #40]	; (8001b2c <HAL_Delay+0x44>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	461a      	mov	r2, r3
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b0e:	bf00      	nop
 8001b10:	f7ff ffde 	bl	8001ad0 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d8f7      	bhi.n	8001b10 <HAL_Delay+0x28>
  {
  }
}
 8001b20:	bf00      	nop
 8001b22:	bf00      	nop
 8001b24:	3710      	adds	r7, #16
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	2000000c 	.word	0x2000000c

08001b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b40:	4b0c      	ldr	r3, [pc, #48]	; (8001b74 <__NVIC_SetPriorityGrouping+0x44>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b46:	68ba      	ldr	r2, [r7, #8]
 8001b48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b62:	4a04      	ldr	r2, [pc, #16]	; (8001b74 <__NVIC_SetPriorityGrouping+0x44>)
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	60d3      	str	r3, [r2, #12]
}
 8001b68:	bf00      	nop
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	e000ed00 	.word	0xe000ed00

08001b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b7c:	4b04      	ldr	r3, [pc, #16]	; (8001b90 <__NVIC_GetPriorityGrouping+0x18>)
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	0a1b      	lsrs	r3, r3, #8
 8001b82:	f003 0307 	and.w	r3, r3, #7
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	e000ed00 	.word	0xe000ed00

08001b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	db0b      	blt.n	8001bbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	f003 021f 	and.w	r2, r3, #31
 8001bac:	4907      	ldr	r1, [pc, #28]	; (8001bcc <__NVIC_EnableIRQ+0x38>)
 8001bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb2:	095b      	lsrs	r3, r3, #5
 8001bb4:	2001      	movs	r0, #1
 8001bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8001bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	e000e100 	.word	0xe000e100

08001bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	6039      	str	r1, [r7, #0]
 8001bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	db0a      	blt.n	8001bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	b2da      	uxtb	r2, r3
 8001be8:	490c      	ldr	r1, [pc, #48]	; (8001c1c <__NVIC_SetPriority+0x4c>)
 8001bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bee:	0112      	lsls	r2, r2, #4
 8001bf0:	b2d2      	uxtb	r2, r2
 8001bf2:	440b      	add	r3, r1
 8001bf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bf8:	e00a      	b.n	8001c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	b2da      	uxtb	r2, r3
 8001bfe:	4908      	ldr	r1, [pc, #32]	; (8001c20 <__NVIC_SetPriority+0x50>)
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	f003 030f 	and.w	r3, r3, #15
 8001c06:	3b04      	subs	r3, #4
 8001c08:	0112      	lsls	r2, r2, #4
 8001c0a:	b2d2      	uxtb	r2, r2
 8001c0c:	440b      	add	r3, r1
 8001c0e:	761a      	strb	r2, [r3, #24]
}
 8001c10:	bf00      	nop
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	e000e100 	.word	0xe000e100
 8001c20:	e000ed00 	.word	0xe000ed00

08001c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b089      	sub	sp, #36	; 0x24
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f1c3 0307 	rsb	r3, r3, #7
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	bf28      	it	cs
 8001c42:	2304      	movcs	r3, #4
 8001c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	3304      	adds	r3, #4
 8001c4a:	2b06      	cmp	r3, #6
 8001c4c:	d902      	bls.n	8001c54 <NVIC_EncodePriority+0x30>
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	3b03      	subs	r3, #3
 8001c52:	e000      	b.n	8001c56 <NVIC_EncodePriority+0x32>
 8001c54:	2300      	movs	r3, #0
 8001c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c58:	f04f 32ff 	mov.w	r2, #4294967295
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	43da      	mvns	r2, r3
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	401a      	ands	r2, r3
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	fa01 f303 	lsl.w	r3, r1, r3
 8001c76:	43d9      	mvns	r1, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c7c:	4313      	orrs	r3, r2
         );
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3724      	adds	r7, #36	; 0x24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
	...

08001c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3b01      	subs	r3, #1
 8001c98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c9c:	d301      	bcc.n	8001ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e00f      	b.n	8001cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ca2:	4a0a      	ldr	r2, [pc, #40]	; (8001ccc <SysTick_Config+0x40>)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001caa:	210f      	movs	r1, #15
 8001cac:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb0:	f7ff ff8e 	bl	8001bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cb4:	4b05      	ldr	r3, [pc, #20]	; (8001ccc <SysTick_Config+0x40>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cba:	4b04      	ldr	r3, [pc, #16]	; (8001ccc <SysTick_Config+0x40>)
 8001cbc:	2207      	movs	r2, #7
 8001cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	e000e010 	.word	0xe000e010

08001cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7ff ff29 	bl	8001b30 <__NVIC_SetPriorityGrouping>
}
 8001cde:	bf00      	nop
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b086      	sub	sp, #24
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	4603      	mov	r3, r0
 8001cee:	60b9      	str	r1, [r7, #8]
 8001cf0:	607a      	str	r2, [r7, #4]
 8001cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cf8:	f7ff ff3e 	bl	8001b78 <__NVIC_GetPriorityGrouping>
 8001cfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	68b9      	ldr	r1, [r7, #8]
 8001d02:	6978      	ldr	r0, [r7, #20]
 8001d04:	f7ff ff8e 	bl	8001c24 <NVIC_EncodePriority>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d0e:	4611      	mov	r1, r2
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff ff5d 	bl	8001bd0 <__NVIC_SetPriority>
}
 8001d16:	bf00      	nop
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b082      	sub	sp, #8
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	4603      	mov	r3, r0
 8001d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff ff31 	bl	8001b94 <__NVIC_EnableIRQ>
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff ffa2 	bl	8001c8c <SysTick_Config>
 8001d48:	4603      	mov	r3, r0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
	...

08001d54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001d60:	f7ff feb6 	bl	8001ad0 <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d101      	bne.n	8001d70 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e099      	b.n	8001ea4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2202      	movs	r2, #2
 8001d74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f022 0201 	bic.w	r2, r2, #1
 8001d8e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d90:	e00f      	b.n	8001db2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d92:	f7ff fe9d 	bl	8001ad0 <HAL_GetTick>
 8001d96:	4602      	mov	r2, r0
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b05      	cmp	r3, #5
 8001d9e:	d908      	bls.n	8001db2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2220      	movs	r2, #32
 8001da4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2203      	movs	r2, #3
 8001daa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e078      	b.n	8001ea4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d1e8      	bne.n	8001d92 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001dc8:	697a      	ldr	r2, [r7, #20]
 8001dca:	4b38      	ldr	r3, [pc, #224]	; (8001eac <HAL_DMA_Init+0x158>)
 8001dcc:	4013      	ands	r3, r2
 8001dce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685a      	ldr	r2, [r3, #4]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dde:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001df6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a1b      	ldr	r3, [r3, #32]
 8001dfc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dfe:	697a      	ldr	r2, [r7, #20]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e08:	2b04      	cmp	r3, #4
 8001e0a:	d107      	bne.n	8001e1c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e14:	4313      	orrs	r3, r2
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	697a      	ldr	r2, [r7, #20]
 8001e22:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	f023 0307 	bic.w	r3, r3, #7
 8001e32:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e38:	697a      	ldr	r2, [r7, #20]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e42:	2b04      	cmp	r3, #4
 8001e44:	d117      	bne.n	8001e76 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d00e      	beq.n	8001e76 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f000 fb1b 	bl	8002494 <DMA_CheckFifoParam>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d008      	beq.n	8001e76 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2240      	movs	r2, #64	; 0x40
 8001e68:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001e72:	2301      	movs	r3, #1
 8001e74:	e016      	b.n	8001ea4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f000 fad2 	bl	8002428 <DMA_CalcBaseAndBitshift>
 8001e84:	4603      	mov	r3, r0
 8001e86:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e8c:	223f      	movs	r2, #63	; 0x3f
 8001e8e:	409a      	lsls	r2, r3
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2200      	movs	r2, #0
 8001e98:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3718      	adds	r7, #24
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	f010803f 	.word	0xf010803f

08001eb0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
 8001ebc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d101      	bne.n	8001ed6 <HAL_DMA_Start_IT+0x26>
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	e040      	b.n	8001f58 <HAL_DMA_Start_IT+0xa8>
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d12f      	bne.n	8001f4a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2202      	movs	r2, #2
 8001eee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	68b9      	ldr	r1, [r7, #8]
 8001efe:	68f8      	ldr	r0, [r7, #12]
 8001f00:	f000 fa64 	bl	80023cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f08:	223f      	movs	r2, #63	; 0x3f
 8001f0a:	409a      	lsls	r2, r3
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f042 0216 	orr.w	r2, r2, #22
 8001f1e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d007      	beq.n	8001f38 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f042 0208 	orr.w	r2, r2, #8
 8001f36:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f042 0201 	orr.w	r2, r2, #1
 8001f46:	601a      	str	r2, [r3, #0]
 8001f48:	e005      	b.n	8001f56 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001f52:	2302      	movs	r3, #2
 8001f54:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001f56:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f6e:	f7ff fdaf 	bl	8001ad0 <HAL_GetTick>
 8001f72:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d008      	beq.n	8001f92 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2280      	movs	r2, #128	; 0x80
 8001f84:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e052      	b.n	8002038 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f022 0216 	bic.w	r2, r2, #22
 8001fa0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	695a      	ldr	r2, [r3, #20]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001fb0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d103      	bne.n	8001fc2 <HAL_DMA_Abort+0x62>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d007      	beq.n	8001fd2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f022 0208 	bic.w	r2, r2, #8
 8001fd0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f022 0201 	bic.w	r2, r2, #1
 8001fe0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fe2:	e013      	b.n	800200c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001fe4:	f7ff fd74 	bl	8001ad0 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	2b05      	cmp	r3, #5
 8001ff0:	d90c      	bls.n	800200c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2220      	movs	r2, #32
 8001ff6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2203      	movs	r2, #3
 8001ffc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e015      	b.n	8002038 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1e4      	bne.n	8001fe4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800201e:	223f      	movs	r2, #63	; 0x3f
 8002020:	409a      	lsls	r2, r3
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2201      	movs	r2, #1
 800202a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002036:	2300      	movs	r3, #0
}
 8002038:	4618      	mov	r0, r3
 800203a:	3710      	adds	r7, #16
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}

08002040 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800204e:	b2db      	uxtb	r3, r3
 8002050:	2b02      	cmp	r3, #2
 8002052:	d004      	beq.n	800205e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2280      	movs	r2, #128	; 0x80
 8002058:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e00c      	b.n	8002078 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2205      	movs	r2, #5
 8002062:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f022 0201 	bic.w	r2, r2, #1
 8002074:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002076:	2300      	movs	r3, #0
}
 8002078:	4618      	mov	r0, r3
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b086      	sub	sp, #24
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800208c:	2300      	movs	r3, #0
 800208e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002090:	4b8e      	ldr	r3, [pc, #568]	; (80022cc <HAL_DMA_IRQHandler+0x248>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a8e      	ldr	r2, [pc, #568]	; (80022d0 <HAL_DMA_IRQHandler+0x24c>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	0a9b      	lsrs	r3, r3, #10
 800209c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ae:	2208      	movs	r2, #8
 80020b0:	409a      	lsls	r2, r3
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	4013      	ands	r3, r2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d01a      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0304 	and.w	r3, r3, #4
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d013      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0204 	bic.w	r2, r2, #4
 80020d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020dc:	2208      	movs	r2, #8
 80020de:	409a      	lsls	r2, r3
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020e8:	f043 0201 	orr.w	r2, r3, #1
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f4:	2201      	movs	r2, #1
 80020f6:	409a      	lsls	r2, r3
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	4013      	ands	r3, r2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d012      	beq.n	8002126 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	695b      	ldr	r3, [r3, #20]
 8002106:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800210a:	2b00      	cmp	r3, #0
 800210c:	d00b      	beq.n	8002126 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002112:	2201      	movs	r2, #1
 8002114:	409a      	lsls	r2, r3
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800211e:	f043 0202 	orr.w	r2, r3, #2
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800212a:	2204      	movs	r2, #4
 800212c:	409a      	lsls	r2, r3
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	4013      	ands	r3, r2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d012      	beq.n	800215c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0302 	and.w	r3, r3, #2
 8002140:	2b00      	cmp	r3, #0
 8002142:	d00b      	beq.n	800215c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002148:	2204      	movs	r2, #4
 800214a:	409a      	lsls	r2, r3
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002154:	f043 0204 	orr.w	r2, r3, #4
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002160:	2210      	movs	r2, #16
 8002162:	409a      	lsls	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	4013      	ands	r3, r2
 8002168:	2b00      	cmp	r3, #0
 800216a:	d043      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0308 	and.w	r3, r3, #8
 8002176:	2b00      	cmp	r3, #0
 8002178:	d03c      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800217e:	2210      	movs	r2, #16
 8002180:	409a      	lsls	r2, r3
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d018      	beq.n	80021c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d108      	bne.n	80021b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d024      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	4798      	blx	r3
 80021b2:	e01f      	b.n	80021f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d01b      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	4798      	blx	r3
 80021c4:	e016      	b.n	80021f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d107      	bne.n	80021e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f022 0208 	bic.w	r2, r2, #8
 80021e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d003      	beq.n	80021f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021f8:	2220      	movs	r2, #32
 80021fa:	409a      	lsls	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4013      	ands	r3, r2
 8002200:	2b00      	cmp	r3, #0
 8002202:	f000 808f 	beq.w	8002324 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0310 	and.w	r3, r3, #16
 8002210:	2b00      	cmp	r3, #0
 8002212:	f000 8087 	beq.w	8002324 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800221a:	2220      	movs	r2, #32
 800221c:	409a      	lsls	r2, r3
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b05      	cmp	r3, #5
 800222c:	d136      	bne.n	800229c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f022 0216 	bic.w	r2, r2, #22
 800223c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	695a      	ldr	r2, [r3, #20]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800224c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	2b00      	cmp	r3, #0
 8002254:	d103      	bne.n	800225e <HAL_DMA_IRQHandler+0x1da>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800225a:	2b00      	cmp	r3, #0
 800225c:	d007      	beq.n	800226e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f022 0208 	bic.w	r2, r2, #8
 800226c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002272:	223f      	movs	r2, #63	; 0x3f
 8002274:	409a      	lsls	r2, r3
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2201      	movs	r2, #1
 800227e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800228e:	2b00      	cmp	r3, #0
 8002290:	d07e      	beq.n	8002390 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	4798      	blx	r3
        }
        return;
 800229a:	e079      	b.n	8002390 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d01d      	beq.n	80022e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d10d      	bne.n	80022d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d031      	beq.n	8002324 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	4798      	blx	r3
 80022c8:	e02c      	b.n	8002324 <HAL_DMA_IRQHandler+0x2a0>
 80022ca:	bf00      	nop
 80022cc:	20000004 	.word	0x20000004
 80022d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d023      	beq.n	8002324 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	4798      	blx	r3
 80022e4:	e01e      	b.n	8002324 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10f      	bne.n	8002314 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	681a      	ldr	r2, [r3, #0]
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f022 0210 	bic.w	r2, r2, #16
 8002302:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002318:	2b00      	cmp	r3, #0
 800231a:	d003      	beq.n	8002324 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002328:	2b00      	cmp	r3, #0
 800232a:	d032      	beq.n	8002392 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002330:	f003 0301 	and.w	r3, r3, #1
 8002334:	2b00      	cmp	r3, #0
 8002336:	d022      	beq.n	800237e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2205      	movs	r2, #5
 800233c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 0201 	bic.w	r2, r2, #1
 800234e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	3301      	adds	r3, #1
 8002354:	60bb      	str	r3, [r7, #8]
 8002356:	697a      	ldr	r2, [r7, #20]
 8002358:	429a      	cmp	r2, r3
 800235a:	d307      	bcc.n	800236c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f2      	bne.n	8002350 <HAL_DMA_IRQHandler+0x2cc>
 800236a:	e000      	b.n	800236e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800236c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2201      	movs	r2, #1
 8002372:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002382:	2b00      	cmp	r3, #0
 8002384:	d005      	beq.n	8002392 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	4798      	blx	r3
 800238e:	e000      	b.n	8002392 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002390:	bf00      	nop
    }
  }
}
 8002392:	3718      	adds	r7, #24
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023a6:	b2db      	uxtb	r3, r3
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
 80023d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80023e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	683a      	ldr	r2, [r7, #0]
 80023f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	2b40      	cmp	r3, #64	; 0x40
 80023f8:	d108      	bne.n	800240c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800240a:	e007      	b.n	800241c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	60da      	str	r2, [r3, #12]
}
 800241c:	bf00      	nop
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	b2db      	uxtb	r3, r3
 8002436:	3b10      	subs	r3, #16
 8002438:	4a14      	ldr	r2, [pc, #80]	; (800248c <DMA_CalcBaseAndBitshift+0x64>)
 800243a:	fba2 2303 	umull	r2, r3, r2, r3
 800243e:	091b      	lsrs	r3, r3, #4
 8002440:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002442:	4a13      	ldr	r2, [pc, #76]	; (8002490 <DMA_CalcBaseAndBitshift+0x68>)
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	4413      	add	r3, r2
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	461a      	mov	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2b03      	cmp	r3, #3
 8002454:	d909      	bls.n	800246a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800245e:	f023 0303 	bic.w	r3, r3, #3
 8002462:	1d1a      	adds	r2, r3, #4
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	659a      	str	r2, [r3, #88]	; 0x58
 8002468:	e007      	b.n	800247a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002472:	f023 0303 	bic.w	r3, r3, #3
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800247e:	4618      	mov	r0, r3
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	aaaaaaab 	.word	0xaaaaaaab
 8002490:	0801720c 	.word	0x0801720c

08002494 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800249c:	2300      	movs	r3, #0
 800249e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d11f      	bne.n	80024ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	2b03      	cmp	r3, #3
 80024b2:	d856      	bhi.n	8002562 <DMA_CheckFifoParam+0xce>
 80024b4:	a201      	add	r2, pc, #4	; (adr r2, 80024bc <DMA_CheckFifoParam+0x28>)
 80024b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ba:	bf00      	nop
 80024bc:	080024cd 	.word	0x080024cd
 80024c0:	080024df 	.word	0x080024df
 80024c4:	080024cd 	.word	0x080024cd
 80024c8:	08002563 	.word	0x08002563
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d046      	beq.n	8002566 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024dc:	e043      	b.n	8002566 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80024e6:	d140      	bne.n	800256a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024ec:	e03d      	b.n	800256a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024f6:	d121      	bne.n	800253c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	d837      	bhi.n	800256e <DMA_CheckFifoParam+0xda>
 80024fe:	a201      	add	r2, pc, #4	; (adr r2, 8002504 <DMA_CheckFifoParam+0x70>)
 8002500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002504:	08002515 	.word	0x08002515
 8002508:	0800251b 	.word	0x0800251b
 800250c:	08002515 	.word	0x08002515
 8002510:	0800252d 	.word	0x0800252d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	73fb      	strb	r3, [r7, #15]
      break;
 8002518:	e030      	b.n	800257c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800251e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d025      	beq.n	8002572 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800252a:	e022      	b.n	8002572 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002530:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002534:	d11f      	bne.n	8002576 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800253a:	e01c      	b.n	8002576 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	2b02      	cmp	r3, #2
 8002540:	d903      	bls.n	800254a <DMA_CheckFifoParam+0xb6>
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	2b03      	cmp	r3, #3
 8002546:	d003      	beq.n	8002550 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002548:	e018      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	73fb      	strb	r3, [r7, #15]
      break;
 800254e:	e015      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002554:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d00e      	beq.n	800257a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	73fb      	strb	r3, [r7, #15]
      break;
 8002560:	e00b      	b.n	800257a <DMA_CheckFifoParam+0xe6>
      break;
 8002562:	bf00      	nop
 8002564:	e00a      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;
 8002566:	bf00      	nop
 8002568:	e008      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;
 800256a:	bf00      	nop
 800256c:	e006      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;
 800256e:	bf00      	nop
 8002570:	e004      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;
 8002572:	bf00      	nop
 8002574:	e002      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;   
 8002576:	bf00      	nop
 8002578:	e000      	b.n	800257c <DMA_CheckFifoParam+0xe8>
      break;
 800257a:	bf00      	nop
    }
  } 
  
  return status; 
 800257c:	7bfb      	ldrb	r3, [r7, #15]
}
 800257e:	4618      	mov	r0, r3
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop

0800258c <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b088      	sub	sp, #32
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8002594:	2300      	movs	r3, #0
 8002596:	61fb      	str	r3, [r7, #28]
 8002598:	2300      	movs	r3, #0
 800259a:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 800259c:	4ba1      	ldr	r3, [pc, #644]	; (8002824 <HAL_ETH_Init+0x298>)
 800259e:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80025a4:	2300      	movs	r3, #0
 80025a6:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e182      	b.n	80028b8 <HAL_ETH_Init+0x32c>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d106      	bne.n	80025cc <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f006 fa2e 	bl	8008a28 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025cc:	2300      	movs	r3, #0
 80025ce:	60bb      	str	r3, [r7, #8]
 80025d0:	4b95      	ldr	r3, [pc, #596]	; (8002828 <HAL_ETH_Init+0x29c>)
 80025d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d4:	4a94      	ldr	r2, [pc, #592]	; (8002828 <HAL_ETH_Init+0x29c>)
 80025d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025da:	6453      	str	r3, [r2, #68]	; 0x44
 80025dc:	4b92      	ldr	r3, [pc, #584]	; (8002828 <HAL_ETH_Init+0x29c>)
 80025de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025e4:	60bb      	str	r3, [r7, #8]
 80025e6:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80025e8:	4b90      	ldr	r3, [pc, #576]	; (800282c <HAL_ETH_Init+0x2a0>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	4a8f      	ldr	r2, [pc, #572]	; (800282c <HAL_ETH_Init+0x2a0>)
 80025ee:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80025f2:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80025f4:	4b8d      	ldr	r3, [pc, #564]	; (800282c <HAL_ETH_Init+0x2a0>)
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	498b      	ldr	r1, [pc, #556]	; (800282c <HAL_ETH_Init+0x2a0>)
 80025fe:	4313      	orrs	r3, r2
 8002600:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	6812      	ldr	r2, [r2, #0]
 8002610:	f043 0301 	orr.w	r3, r3, #1
 8002614:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002618:	6013      	str	r3, [r2, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800261a:	f7ff fa59 	bl	8001ad0 <HAL_GetTick>
 800261e:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002620:	e011      	b.n	8002646 <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8002622:	f7ff fa55 	bl	8001ad0 <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002630:	d909      	bls.n	8002646 <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2203      	movs	r2, #3
 8002636:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e138      	b.n	80028b8 <HAL_ETH_Init+0x32c>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0301 	and.w	r3, r3, #1
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1e4      	bne.n	8002622 <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	f023 031c 	bic.w	r3, r3, #28
 8002666:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002668:	f003 ffd2 	bl	8006610 <HAL_RCC_GetHCLKFreq>
 800266c:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	4a6f      	ldr	r2, [pc, #444]	; (8002830 <HAL_ETH_Init+0x2a4>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d908      	bls.n	8002688 <HAL_ETH_Init+0xfc>
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	4a6e      	ldr	r2, [pc, #440]	; (8002834 <HAL_ETH_Init+0x2a8>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d804      	bhi.n	8002688 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	f043 0308 	orr.w	r3, r3, #8
 8002684:	61fb      	str	r3, [r7, #28]
 8002686:	e027      	b.n	80026d8 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	4a6a      	ldr	r2, [pc, #424]	; (8002834 <HAL_ETH_Init+0x2a8>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d908      	bls.n	80026a2 <HAL_ETH_Init+0x116>
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	4a64      	ldr	r2, [pc, #400]	; (8002824 <HAL_ETH_Init+0x298>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d204      	bcs.n	80026a2 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f043 030c 	orr.w	r3, r3, #12
 800269e:	61fb      	str	r3, [r7, #28]
 80026a0:	e01a      	b.n	80026d8 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	4a5f      	ldr	r2, [pc, #380]	; (8002824 <HAL_ETH_Init+0x298>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d303      	bcc.n	80026b2 <HAL_ETH_Init+0x126>
 80026aa:	69bb      	ldr	r3, [r7, #24]
 80026ac:	4a62      	ldr	r2, [pc, #392]	; (8002838 <HAL_ETH_Init+0x2ac>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d911      	bls.n	80026d6 <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	4a60      	ldr	r2, [pc, #384]	; (8002838 <HAL_ETH_Init+0x2ac>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d908      	bls.n	80026cc <HAL_ETH_Init+0x140>
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	4a5f      	ldr	r2, [pc, #380]	; (800283c <HAL_ETH_Init+0x2b0>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d804      	bhi.n	80026cc <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	f043 0304 	orr.w	r3, r3, #4
 80026c8:	61fb      	str	r3, [r7, #28]
 80026ca:	e005      	b.n	80026d8 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	f043 0310 	orr.w	r3, r3, #16
 80026d2:	61fb      	str	r3, [r7, #28]
 80026d4:	e000      	b.n	80026d8 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 80026d6:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	69fa      	ldr	r2, [r7, #28]
 80026de:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80026e0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80026e4:	2100      	movs	r1, #0
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f000 fc16 	bl	8002f18 <HAL_ETH_WritePHYRegister>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00b      	beq.n	800270a <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 80026f6:	6939      	ldr	r1, [r7, #16]
 80026f8:	6878      	ldr	r0, [r7, #4]
 80026fa:	f000 fdcb 	bl	8003294 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2201      	movs	r2, #1
 8002702:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e0d6      	b.n	80028b8 <HAL_ETH_Init+0x32c>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800270a:	20ff      	movs	r0, #255	; 0xff
 800270c:	f7ff f9ec 	bl	8001ae8 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 80a4 	beq.w	8002862 <HAL_ETH_Init+0x2d6>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800271a:	f7ff f9d9 	bl	8001ad0 <HAL_GetTick>
 800271e:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8002720:	f107 030c 	add.w	r3, r7, #12
 8002724:	461a      	mov	r2, r3
 8002726:	2101      	movs	r1, #1
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f000 fb8d 	bl	8002e48 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800272e:	f7ff f9cf 	bl	8001ad0 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	f241 3288 	movw	r2, #5000	; 0x1388
 800273c:	4293      	cmp	r3, r2
 800273e:	d90f      	bls.n	8002760 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8002744:	6939      	ldr	r1, [r7, #16]
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 fda4 	bl	8003294 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e0ab      	b.n	80028b8 <HAL_ETH_Init+0x32c>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f003 0304 	and.w	r3, r3, #4
 8002766:	2b00      	cmp	r3, #0
 8002768:	d0da      	beq.n	8002720 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800276a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800276e:	2100      	movs	r1, #0
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f000 fbd1 	bl	8002f18 <HAL_ETH_WritePHYRegister>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d00b      	beq.n	8002794 <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8002780:	6939      	ldr	r1, [r7, #16]
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 fd86 	bl	8003294 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8002790:	2301      	movs	r3, #1
 8002792:	e091      	b.n	80028b8 <HAL_ETH_Init+0x32c>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8002794:	f7ff f99c 	bl	8001ad0 <HAL_GetTick>
 8002798:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800279a:	f107 030c 	add.w	r3, r7, #12
 800279e:	461a      	mov	r2, r3
 80027a0:	2101      	movs	r1, #1
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 fb50 	bl	8002e48 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80027a8:	f7ff f992 	bl	8001ad0 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d90f      	bls.n	80027da <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80027be:	6939      	ldr	r1, [r7, #16]
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f000 fd67 	bl	8003294 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e06e      	b.n	80028b8 <HAL_ETH_Init+0x32c>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f003 0320 	and.w	r3, r3, #32
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d0da      	beq.n	800279a <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 80027e4:	f107 030c 	add.w	r3, r7, #12
 80027e8:	461a      	mov	r2, r3
 80027ea:	2110      	movs	r1, #16
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f000 fb2b 	bl	8002e48 <HAL_ETH_ReadPHYRegister>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00b      	beq.n	8002810 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80027fc:	6939      	ldr	r1, [r7, #16]
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f000 fd48 	bl	8003294 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800280c:	2301      	movs	r3, #1
 800280e:	e053      	b.n	80028b8 <HAL_ETH_Init+0x32c>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f003 0304 	and.w	r3, r3, #4
 8002816:	2b00      	cmp	r3, #0
 8002818:	d012      	beq.n	8002840 <HAL_ETH_Init+0x2b4>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002820:	60da      	str	r2, [r3, #12]
 8002822:	e010      	b.n	8002846 <HAL_ETH_Init+0x2ba>
 8002824:	03938700 	.word	0x03938700
 8002828:	40023800 	.word	0x40023800
 800282c:	40013800 	.word	0x40013800
 8002830:	01312cff 	.word	0x01312cff
 8002834:	02160ebf 	.word	0x02160ebf
 8002838:	05f5e0ff 	.word	0x05f5e0ff
 800283c:	08f0d17f 	.word	0x08f0d17f
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d003      	beq.n	8002858 <HAL_ETH_Init+0x2cc>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	609a      	str	r2, [r3, #8]
 8002856:	e026      	b.n	80028a6 <HAL_ETH_Init+0x31a>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	e021      	b.n	80028a6 <HAL_ETH_Init+0x31a>
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	08db      	lsrs	r3, r3, #3
 8002868:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	085b      	lsrs	r3, r3, #1
 8002870:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8002872:	4313      	orrs	r3, r2
 8002874:	b29b      	uxth	r3, r3
 8002876:	461a      	mov	r2, r3
 8002878:	2100      	movs	r1, #0
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 fb4c 	bl	8002f18 <HAL_ETH_WritePHYRegister>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d00b      	beq.n	800289e <HAL_ETH_Init+0x312>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800288a:	6939      	ldr	r1, [r7, #16]
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 fd01 	bl	8003294 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e00c      	b.n	80028b8 <HAL_ETH_Init+0x32c>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800289e:	f640 70ff 	movw	r0, #4095	; 0xfff
 80028a2:	f7ff f921 	bl	8001ae8 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80028a6:	6939      	ldr	r1, [r7, #16]
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f000 fcf3 	bl	8003294 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2201      	movs	r2, #1
 80028b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80028b6:	2300      	movs	r3, #0
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3720      	adds	r7, #32
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}

080028c0 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b087      	sub	sp, #28
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
 80028cc:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d101      	bne.n	80028e0 <HAL_ETH_DMATxDescListInit+0x20>
 80028dc:	2302      	movs	r3, #2
 80028de:	e051      	b.n	8002984 <HAL_ETH_DMATxDescListInit+0xc4>
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2202      	movs	r2, #2
 80028ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	68ba      	ldr	r2, [r7, #8]
 80028f4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 80028f6:	2300      	movs	r3, #0
 80028f8:	617b      	str	r3, [r7, #20]
 80028fa:	e030      	b.n	800295e <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	015b      	lsls	r3, r3, #5
 8002900:	68ba      	ldr	r2, [r7, #8]
 8002902:	4413      	add	r3, r2
 8002904:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800290c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002914:	fb02 f303 	mul.w	r3, r2, r3
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	4413      	add	r3, r2
 800291c:	461a      	mov	r2, r3
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	69db      	ldr	r3, [r3, #28]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d105      	bne.n	8002936 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	3b01      	subs	r3, #1
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	429a      	cmp	r2, r3
 800293e:	d208      	bcs.n	8002952 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	3301      	adds	r3, #1
 8002944:	015b      	lsls	r3, r3, #5
 8002946:	68ba      	ldr	r2, [r7, #8]
 8002948:	4413      	add	r3, r2
 800294a:	461a      	mov	r2, r3
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	60da      	str	r2, [r3, #12]
 8002950:	e002      	b.n	8002958 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8002952:	68ba      	ldr	r2, [r7, #8]
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	3301      	adds	r3, #1
 800295c:	617b      	str	r3, [r7, #20]
 800295e:	697a      	ldr	r2, [r7, #20]
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	429a      	cmp	r2, r3
 8002964:	d3ca      	bcc.n	80028fc <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002970:	6113      	str	r3, [r2, #16]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	371c      	adds	r7, #28
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8002990:	b480      	push	{r7}
 8002992:	b087      	sub	sp, #28
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
 800299c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800299e:	2300      	movs	r3, #0
 80029a0:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d101      	bne.n	80029b0 <HAL_ETH_DMARxDescListInit+0x20>
 80029ac:	2302      	movs	r3, #2
 80029ae:	e055      	b.n	8002a5c <HAL_ETH_DMARxDescListInit+0xcc>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2202      	movs	r2, #2
 80029bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	68ba      	ldr	r2, [r7, #8]
 80029c4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 80029c6:	2300      	movs	r3, #0
 80029c8:	617b      	str	r3, [r7, #20]
 80029ca:	e034      	b.n	8002a36 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	015b      	lsls	r3, r3, #5
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	4413      	add	r3, r2
 80029d4:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80029dc:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80029e4:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80029ec:	fb02 f303 	mul.w	r3, r2, r3
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	4413      	add	r3, r2
 80029f4:	461a      	mov	r2, r3
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	699b      	ldr	r3, [r3, #24]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d105      	bne.n	8002a0e <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	3b01      	subs	r3, #1
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d208      	bcs.n	8002a2a <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	3301      	adds	r3, #1
 8002a1c:	015b      	lsls	r3, r3, #5
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	4413      	add	r3, r2
 8002a22:	461a      	mov	r2, r3
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	60da      	str	r2, [r3, #12]
 8002a28:	e002      	b.n	8002a30 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	3301      	adds	r3, #1
 8002a34:	617b      	str	r3, [r7, #20]
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d3c6      	bcc.n	80029cc <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002a48:	60d3      	str	r3, [r2, #12]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	371c      	adds	r7, #28
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b087      	sub	sp, #28
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	617b      	str	r3, [r7, #20]
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d101      	bne.n	8002a8c <HAL_ETH_TransmitFrame+0x24>
 8002a88:	2302      	movs	r3, #2
 8002a8a:	e0cc      	b.n	8002c26 <HAL_ETH_TransmitFrame+0x1be>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2202      	movs	r2, #2
 8002a98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d109      	bne.n	8002ab6 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e0b7      	b.n	8002c26 <HAL_ETH_TransmitFrame+0x1be>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	da09      	bge.n	8002ad4 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2212      	movs	r2, #18
 8002ac4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e0a8      	b.n	8002c26 <HAL_ETH_TransmitFrame+0x1be>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d915      	bls.n	8002b0a <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	4a54      	ldr	r2, [pc, #336]	; (8002c34 <HAL_ETH_TransmitFrame+0x1cc>)
 8002ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae6:	0a9b      	lsrs	r3, r3, #10
 8002ae8:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	4b51      	ldr	r3, [pc, #324]	; (8002c34 <HAL_ETH_TransmitFrame+0x1cc>)
 8002aee:	fba3 1302 	umull	r1, r3, r3, r2
 8002af2:	0a9b      	lsrs	r3, r3, #10
 8002af4:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8002af8:	fb01 f303 	mul.w	r3, r1, r3
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d005      	beq.n	8002b0e <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	3301      	adds	r3, #1
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	e001      	b.n	8002b0e <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d11c      	bne.n	8002b4e <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b1e:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8002b22:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8002b2e:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002b3e:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	461a      	mov	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b4c:	e04b      	b.n	8002be6 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 8002b4e:	2300      	movs	r3, #0
 8002b50:	613b      	str	r3, [r7, #16]
 8002b52:	e044      	b.n	8002bde <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b5e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002b62:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d107      	bne.n	8002b7a <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b74:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002b78:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b7e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8002b82:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d116      	bne.n	8002bbc <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b98:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002b9c:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	4a25      	ldr	r2, [pc, #148]	; (8002c38 <HAL_ETH_TransmitFrame+0x1d0>)
 8002ba2:	fb03 f202 	mul.w	r2, r3, r2
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	4413      	add	r3, r2
 8002baa:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8002bae:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8002bba:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002bca:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	3301      	adds	r3, #1
 8002bdc:	613b      	str	r3, [r7, #16]
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d3b6      	bcc.n	8002b54 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	f003 0304 	and.w	r3, r3, #4
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d00d      	beq.n	8002c14 <HAL_ETH_TransmitFrame+0x1ac>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c00:	461a      	mov	r2, r3
 8002c02:	2304      	movs	r3, #4
 8002c04:	6153      	str	r3, [r2, #20]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002c0e:	461a      	mov	r2, r3
 8002c10:	2300      	movs	r3, #0
 8002c12:	6053      	str	r3, [r2, #4]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	371c      	adds	r7, #28
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	ac02b00b 	.word	0xac02b00b
 8002c38:	fffffa0c 	.word	0xfffffa0c

08002c3c <HAL_ETH_GetReceivedFrame>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame(ETH_HandleTypeDef *heth)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  uint32_t framelength = 0U;
 8002c44:	2300      	movs	r3, #0
 8002c46:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	d101      	bne.n	8002c56 <HAL_ETH_GetReceivedFrame+0x1a>
 8002c52:	2302      	movs	r3, #2
 8002c54:	e070      	b.n	8002d38 <HAL_ETH_GetReceivedFrame+0xfc>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2201      	movs	r2, #1
 8002c5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Check the ETH state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2202      	movs	r2, #2
 8002c62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check if segment is not owned by DMA */
  /* (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) */
  if(((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	db5a      	blt.n	8002d26 <HAL_ETH_GetReceivedFrame+0xea>
  {
    /* Check if last segment */
    if(((heth->RxDesc->Status & ETH_DMARXDESC_LS) != (uint32_t)RESET)) 
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d030      	beq.n	8002ce0 <HAL_ETH_GetReceivedFrame+0xa4>
    {
      /* increment segment count */
      (heth->RxFrameInfos).SegCount++;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c82:	1c5a      	adds	r2, r3, #1
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos).SegCount == 1U)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d103      	bne.n	8002c98 <HAL_ETH_GetReceivedFrame+0x5c>
      {
        (heth->RxFrameInfos).FSRxDesc =heth->RxDesc;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      framelength = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	0c1b      	lsrs	r3, r3, #16
 8002ca8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002cac:	3b04      	subs	r3, #4
 8002cae:	60fb      	str	r3, [r7, #12]
      heth->RxFrameInfos.length = framelength;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	68fa      	ldr	r2, [r7, #12]
 8002cb4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */
      heth->RxFrameInfos.buffer = ((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	641a      	str	r2, [r3, #64]	; 0x40
      /* point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) ((heth->RxDesc)->Buffer2NextDescAddr);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
      
      /* Return function status */
      return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	e02b      	b.n	8002d38 <HAL_ETH_GetReceivedFrame+0xfc>
    }
    /* Check if first segment */
    else if((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d010      	beq.n	8002d10 <HAL_ETH_GetReceivedFrame+0xd4>
    {
      (heth->RxFrameInfos).FSRxDesc = heth->RxDesc;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	631a      	str	r2, [r3, #48]	; 0x30
      (heth->RxFrameInfos).LSRxDesc = NULL;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	635a      	str	r2, [r3, #52]	; 0x34
      (heth->RxFrameInfos).SegCount = 1U;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	461a      	mov	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	629a      	str	r2, [r3, #40]	; 0x28
 8002d0e:	e00a      	b.n	8002d26 <HAL_ETH_GetReceivedFrame+0xea>
    }
    /* Check if intermediate segment */ 
    else
    {
      (heth->RxFrameInfos).SegCount++;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d14:	1c5a      	adds	r2, r3, #1
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	461a      	mov	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	629a      	str	r2, [r3, #40]	; 0x28
    } 
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3714      	adds	r7, #20
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d5a:	2b40      	cmp	r3, #64	; 0x40
 8002d5c:	d112      	bne.n	8002d84 <HAL_ETH_IRQHandler+0x40>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 f85e 	bl	8002e20 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	2340      	movs	r3, #64	; 0x40
 8002d70:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2201      	movs	r2, #1
 8002d76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d82:	e01a      	b.n	8002dba <HAL_ETH_IRQHandler+0x76>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	2b01      	cmp	r3, #1
 8002d94:	d111      	bne.n	8002dba <HAL_ETH_IRQHandler+0x76>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 f838 	bl	8002e0c <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002da4:	461a      	mov	r2, r3
 8002da6:	2301      	movs	r3, #1
 8002da8:	6153      	str	r3, [r2, #20]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002dc8:	6153      	str	r3, [r2, #20]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002dd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ddc:	d112      	bne.n	8002e04 <HAL_ETH_IRQHandler+0xc0>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 f828 	bl	8002e34 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002dec:	461a      	mov	r2, r3
 8002dee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002df2:	6153      	str	r3, [r2, #20]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8002e04:	bf00      	nop
 8002e06:	3708      	adds	r7, #8
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8002e14:	bf00      	nop
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8002e28:	bf00      	nop
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	460b      	mov	r3, r1
 8002e52:	607a      	str	r2, [r7, #4]
 8002e54:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b82      	cmp	r3, #130	; 0x82
 8002e68:	d101      	bne.n	8002e6e <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e050      	b.n	8002f10 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2282      	movs	r2, #130	; 0x82
 8002e72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	f003 031c 	and.w	r3, r3, #28
 8002e84:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	8a1b      	ldrh	r3, [r3, #16]
 8002e8a:	02db      	lsls	r3, r3, #11
 8002e8c:	b29b      	uxth	r3, r3
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8002e94:	897b      	ldrh	r3, [r7, #10]
 8002e96:	019b      	lsls	r3, r3, #6
 8002e98:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8002e9c:	697a      	ldr	r2, [r7, #20]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	f023 0302 	bic.w	r3, r3, #2
 8002ea8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	f043 0301 	orr.w	r3, r3, #1
 8002eb0:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002eba:	f7fe fe09 	bl	8001ad0 <HAL_GetTick>
 8002ebe:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002ec0:	e015      	b.n	8002eee <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 8002ec2:	f7fe fe05 	bl	8001ad0 <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ed0:	d309      	bcc.n	8002ee6 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e014      	b.n	8002f10 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1e4      	bne.n	8002ec2 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	b29b      	uxth	r3, r3
 8002f00:	461a      	mov	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3718      	adds	r7, #24
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b086      	sub	sp, #24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	460b      	mov	r3, r1
 8002f22:	607a      	str	r2, [r7, #4]
 8002f24:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b42      	cmp	r3, #66	; 0x42
 8002f38:	d101      	bne.n	8002f3e <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	e04e      	b.n	8002fdc <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2242      	movs	r2, #66	; 0x42
 8002f42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	f003 031c 	and.w	r3, r3, #28
 8002f54:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	8a1b      	ldrh	r3, [r3, #16]
 8002f5a:	02db      	lsls	r3, r3, #11
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 8002f64:	897b      	ldrh	r3, [r7, #10]
 8002f66:	019b      	lsls	r3, r3, #6
 8002f68:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8002f6c:	697a      	ldr	r2, [r7, #20]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f043 0302 	orr.w	r3, r3, #2
 8002f78:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	f043 0301 	orr.w	r3, r3, #1
 8002f80:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	697a      	ldr	r2, [r7, #20]
 8002f92:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8002f94:	f7fe fd9c 	bl	8001ad0 <HAL_GetTick>
 8002f98:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002f9a:	e015      	b.n	8002fc8 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8002f9c:	f7fe fd98 	bl	8001ad0 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002faa:	d309      	bcc.n	8002fc0 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e00d      	b.n	8002fdc <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1e4      	bne.n	8002f9c <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3718      	adds	r7, #24
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d101      	bne.n	8002ffa <HAL_ETH_Start+0x16>
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	e01f      	b.n	800303a <HAL_ETH_Start+0x56>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2202      	movs	r2, #2
 8003006:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f000 fb40 	bl	8003690 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 fb77 	bl	8003704 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 fc06 	bl	8003828 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f000 fbab 	bl	8003778 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 fbd4 	bl	80037d0 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3708      	adds	r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}

08003042 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 8003042:	b580      	push	{r7, lr}
 8003044:	b082      	sub	sp, #8
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003050:	2b01      	cmp	r3, #1
 8003052:	d101      	bne.n	8003058 <HAL_ETH_Stop+0x16>
 8003054:	2302      	movs	r3, #2
 8003056:	e01f      	b.n	8003098 <HAL_ETH_Stop+0x56>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2202      	movs	r2, #2
 8003064:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f000 fb9b 	bl	80037a4 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 fbc4 	bl	80037fc <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f000 fb62 	bl	800373e <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f000 fbd4 	bl	8003828 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	f000 fb22 	bl	80036ca <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 80030aa:	2300      	movs	r3, #0
 80030ac:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d101      	bne.n	80030bc <HAL_ETH_ConfigMAC+0x1c>
 80030b8:	2302      	movs	r3, #2
 80030ba:	e0e4      	b.n	8003286 <HAL_ETH_ConfigMAC+0x1e6>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2202      	movs	r2, #2
 80030c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f000 80b1 	beq.w	8003236 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	4b6c      	ldr	r3, [pc, #432]	; (8003290 <HAL_ETH_ConfigMAC+0x1f0>)
 80030e0:	4013      	ands	r3, r2
 80030e2:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80030ec:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 80030f2:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 80030f8:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 80030fe:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 8003104:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 800310a:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 8003110:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8003116:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 800311c:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 8003122:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8003128:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 800312e:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	4313      	orrs	r3, r2
 8003134:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003146:	2001      	movs	r0, #1
 8003148:	f7fe fcce 	bl	8001ae8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800315c:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8003162:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8003168:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 800316e:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8003174:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800317a:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8003186:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8003188:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8003192:	2001      	movs	r0, #1
 8003194:	f7fe fca8 	bl	8001ae8 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	683a      	ldr	r2, [r7, #0]
 80031a6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80031a8:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	683a      	ldr	r2, [r7, #0]
 80031b0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80031b2:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	f64f 7341 	movw	r3, #65345	; 0xff41
 80031c2:	4013      	ands	r3, r2
 80031c4:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ca:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80031d0:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 80031d6:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 80031dc:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 80031e2:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80031e8:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8003200:	2001      	movs	r0, #1
 8003202:	f7fe fc71 	bl	8001ae8 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	430a      	orrs	r2, r1
 800321c:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8003226:	2001      	movs	r0, #1
 8003228:	f7fe fc5e 	bl	8001ae8 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	61da      	str	r2, [r3, #28]
 8003234:	e01e      	b.n	8003274 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003244:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689a      	ldr	r2, [r3, #8]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	4313      	orrs	r3, r2
 8003250:	68fa      	ldr	r2, [r7, #12]
 8003252:	4313      	orrs	r3, r2
 8003254:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003266:	2001      	movs	r0, #1
 8003268:	f7fe fc3e 	bl	8001ae8 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68fa      	ldr	r2, [r7, #12]
 8003272:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3710      	adds	r7, #16
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	ff20810f 	.word	0xff20810f

08003294 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b0b0      	sub	sp, #192	; 0xc0
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
 800329c:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800329e:	2300      	movs	r3, #0
 80032a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d007      	beq.n	80032ba <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80032b0:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80032b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80032be:	2300      	movs	r3, #0
 80032c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80032c2:	2300      	movs	r3, #0
 80032c4:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80032c6:	2300      	movs	r3, #0
 80032c8:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80032ca:	2300      	movs	r3, #0
 80032cc:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80032ce:	2300      	movs	r3, #0
 80032d0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	69db      	ldr	r3, [r3, #28]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d103      	bne.n	80032e2 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80032da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80032de:	663b      	str	r3, [r7, #96]	; 0x60
 80032e0:	e001      	b.n	80032e6 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80032e2:	2300      	movs	r3, #0
 80032e4:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80032e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80032ea:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80032ec:	2300      	movs	r3, #0
 80032ee:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80032f0:	2300      	movs	r3, #0
 80032f2:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80032f4:	2300      	movs	r3, #0
 80032f6:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80032f8:	2300      	movs	r3, #0
 80032fa:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80032fc:	2300      	movs	r3, #0
 80032fe:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 8003300:	2340      	movs	r3, #64	; 0x40
 8003302:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 8003304:	2300      	movs	r3, #0
 8003306:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800330a:	2300      	movs	r3, #0
 800330c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8003310:	2300      	movs	r3, #0
 8003312:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8003316:	2300      	movs	r3, #0
 8003318:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 800331c:	2300      	movs	r3, #0
 800331e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8003322:	2300      	movs	r3, #0
 8003324:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8003328:	2300      	movs	r3, #0
 800332a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 800332e:	2300      	movs	r3, #0
 8003330:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8003334:	2380      	movs	r3, #128	; 0x80
 8003336:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800333a:	2300      	movs	r3, #0
 800333c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8003340:	2300      	movs	r3, #0
 8003342:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8003346:	2300      	movs	r3, #0
 8003348:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800334c:	2300      	movs	r3, #0
 800334e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8003352:	2300      	movs	r3, #0
 8003354:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8003358:	2300      	movs	r3, #0
 800335a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003368:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800336c:	4baa      	ldr	r3, [pc, #680]	; (8003618 <ETH_MACDMAConfig+0x384>)
 800336e:	4013      	ands	r3, r2
 8003370:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003374:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8003376:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8003378:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800337a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800337c:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800337e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8003380:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8003386:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8003388:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800338a:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800338c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800338e:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8003394:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8003396:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8003398:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800339a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800339c:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800339e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 80033a0:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 80033a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 80033a4:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 80033a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 80033a8:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 80033aa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80033ae:	4313      	orrs	r3, r2
 80033b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80033bc:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80033c8:	2001      	movs	r0, #1
 80033ca:	f7fe fb8d 	bl	8001ae8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80033d6:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80033d8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80033da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 80033dc:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80033de:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80033e0:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 80033e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80033e6:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80033e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 80033ec:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80033ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80033f2:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80033f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80033f8:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80033fc:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8003404:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8003406:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8003412:	2001      	movs	r0, #1
 8003414:	f7fe fb68 	bl	8001ae8 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003420:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800342a:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8003434:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	699b      	ldr	r3, [r3, #24]
 800343c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003440:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003444:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003448:	4013      	ands	r3, r2
 800344a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 800344e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003452:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8003454:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8003458:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800345a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800345e:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8003460:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8003464:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8003466:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800346a:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800346c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8003470:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8003472:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003476:	4313      	orrs	r3, r2
 8003478:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003484:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8003490:	2001      	movs	r0, #1
 8003492:	f7fe fb29 	bl	8001ae8 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800349e:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80034a0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 80034a4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	430a      	orrs	r2, r1
 80034ae:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80034ba:	2001      	movs	r0, #1
 80034bc:	f7fe fb14 	bl	8001ae8 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80034c8:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80034ca:	2300      	movs	r3, #0
 80034cc:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80034ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034d2:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80034d4:	2300      	movs	r3, #0
 80034d6:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 80034d8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80034dc:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80034de:	2300      	movs	r3, #0
 80034e0:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80034e2:	2300      	movs	r3, #0
 80034e4:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80034e6:	2300      	movs	r3, #0
 80034e8:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80034ea:	2300      	movs	r3, #0
 80034ec:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80034ee:	2304      	movs	r3, #4
 80034f0:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80034f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80034f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034fc:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80034fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003502:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8003504:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003508:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800350a:	2380      	movs	r3, #128	; 0x80
 800350c:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 800350e:	2300      	movs	r3, #0
 8003510:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8003512:	2300      	movs	r3, #0
 8003514:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003524:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003528:	4b3c      	ldr	r3, [pc, #240]	; (800361c <ETH_MACDMAConfig+0x388>)
 800352a:	4013      	ands	r3, r2
 800352c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8003530:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8003532:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8003534:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8003536:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8003538:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800353a:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800353c:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 800353e:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8003540:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8003542:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8003544:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8003546:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8003548:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800354c:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 800354e:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8003550:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8003552:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8003556:	4313      	orrs	r3, r2
 8003558:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003564:	461a      	mov	r2, r3
 8003566:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800356a:	6193      	str	r3, [r2, #24]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800357a:	2001      	movs	r0, #1
 800357c:	f7fe fab4 	bl	8001ae8 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003588:	461a      	mov	r2, r3
 800358a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800358e:	6193      	str	r3, [r2, #24]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8003590:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8003592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8003594:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8003596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8003598:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800359a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800359c:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800359e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 80035a0:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 80035a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035a4:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 80035a6:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 80035a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 80035aa:	4313      	orrs	r3, r2
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	6812      	ldr	r2, [r2, #0]
 80035b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80035b4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80035b8:	6013      	str	r3, [r2, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80035c8:	2001      	movs	r0, #1
 80035ca:	f7fe fa8d 	bl	8001ae8 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80035d6:	461a      	mov	r2, r3
 80035d8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80035dc:	6013      	str	r3, [r2, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d10d      	bne.n	8003602 <ETH_MACDMAConfig+0x36e>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80035ee:	69db      	ldr	r3, [r3, #28]
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	6812      	ldr	r2, [r2, #0]
 80035f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035fc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003600:	61d3      	str	r3, [r2, #28]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	461a      	mov	r2, r3
 8003608:	2100      	movs	r1, #0
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 f808 	bl	8003620 <ETH_MACAddressConfig>
}
 8003610:	bf00      	nop
 8003612:	37c0      	adds	r7, #192	; 0xc0
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	ff20810f 	.word	0xff20810f
 800361c:	f8de3f23 	.word	0xf8de3f23

08003620 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003620:	b480      	push	{r7}
 8003622:	b087      	sub	sp, #28
 8003624:	af00      	add	r7, sp, #0
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	60b9      	str	r1, [r7, #8]
 800362a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3305      	adds	r3, #5
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	021b      	lsls	r3, r3, #8
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	3204      	adds	r2, #4
 8003638:	7812      	ldrb	r2, [r2, #0]
 800363a:	4313      	orrs	r3, r2
 800363c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	4b11      	ldr	r3, [pc, #68]	; (8003688 <ETH_MACAddressConfig+0x68>)
 8003642:	4413      	add	r3, r2
 8003644:	461a      	mov	r2, r3
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3303      	adds	r3, #3
 800364e:	781b      	ldrb	r3, [r3, #0]
 8003650:	061a      	lsls	r2, r3, #24
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	3302      	adds	r3, #2
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	041b      	lsls	r3, r3, #16
 800365a:	431a      	orrs	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	3301      	adds	r3, #1
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	021b      	lsls	r3, r3, #8
 8003664:	4313      	orrs	r3, r2
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	7812      	ldrb	r2, [r2, #0]
 800366a:	4313      	orrs	r3, r2
 800366c:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800366e:	68ba      	ldr	r2, [r7, #8]
 8003670:	4b06      	ldr	r3, [pc, #24]	; (800368c <ETH_MACAddressConfig+0x6c>)
 8003672:	4413      	add	r3, r2
 8003674:	461a      	mov	r2, r3
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	6013      	str	r3, [r2, #0]
}
 800367a:	bf00      	nop
 800367c:	371c      	adds	r7, #28
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop
 8003688:	40028040 	.word	0x40028040
 800368c:	40028044 	.word	0x40028044

08003690 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003698:	2300      	movs	r3, #0
 800369a:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f042 0208 	orr.w	r2, r2, #8
 80036aa:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80036b4:	2001      	movs	r0, #1
 80036b6:	f000 f8dd 	bl	8003874 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	601a      	str	r2, [r3, #0]
}
 80036c2:	bf00      	nop
 80036c4:	3710      	adds	r7, #16
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b084      	sub	sp, #16
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 80036d2:	2300      	movs	r3, #0
 80036d4:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 0208 	bic.w	r2, r2, #8
 80036e4:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 80036ee:	2001      	movs	r0, #1
 80036f0:	f000 f8c0 	bl	8003874 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	601a      	str	r2, [r3, #0]
}
 80036fc:	bf00      	nop
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f042 0204 	orr.w	r2, r2, #4
 800371e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003728:	2001      	movs	r0, #1
 800372a:	f000 f8a3 	bl	8003874 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	601a      	str	r2, [r3, #0]
}
 8003736:	bf00      	nop
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800373e:	b580      	push	{r7, lr}
 8003740:	b084      	sub	sp, #16
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003746:	2300      	movs	r3, #0
 8003748:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f022 0204 	bic.w	r2, r2, #4
 8003758:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003762:	2001      	movs	r0, #1
 8003764:	f000 f886 	bl	8003874 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	601a      	str	r2, [r3, #0]
}
 8003770:	bf00      	nop
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	6812      	ldr	r2, [r2, #0]
 800378e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003792:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003796:	6193      	str	r3, [r2, #24]
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	6812      	ldr	r2, [r2, #0]
 80037ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037be:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80037c2:	6193      	str	r3, [r2, #24]
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	6812      	ldr	r2, [r2, #0]
 80037e6:	f043 0302 	orr.w	r3, r3, #2
 80037ea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80037ee:	6193      	str	r3, [r2, #24]
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	6812      	ldr	r2, [r2, #0]
 8003812:	f023 0302 	bic.w	r3, r3, #2
 8003816:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800381a:	6193      	str	r3, [r2, #24]
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003826:	4770      	bx	lr

08003828 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800383c:	699b      	ldr	r3, [r3, #24]
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	6812      	ldr	r2, [r2, #0]
 8003842:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003846:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800384a:	6193      	str	r3, [r2, #24]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8003858:	2001      	movs	r0, #1
 800385a:	f000 f80b 	bl	8003874 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003868:	6193      	str	r3, [r2, #24]
}
 800386a:	bf00      	nop
 800386c:	3710      	adds	r7, #16
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
	...

08003874 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800387c:	4b0b      	ldr	r3, [pc, #44]	; (80038ac <ETH_Delay+0x38>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a0b      	ldr	r2, [pc, #44]	; (80038b0 <ETH_Delay+0x3c>)
 8003882:	fba2 2303 	umull	r2, r3, r2, r3
 8003886:	0a5b      	lsrs	r3, r3, #9
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	fb02 f303 	mul.w	r3, r2, r3
 800388e:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8003890:	bf00      	nop
  } 
  while (Delay --);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	1e5a      	subs	r2, r3, #1
 8003896:	60fa      	str	r2, [r7, #12]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d1f9      	bne.n	8003890 <ETH_Delay+0x1c>
}
 800389c:	bf00      	nop
 800389e:	bf00      	nop
 80038a0:	3714      	adds	r7, #20
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	20000004 	.word	0x20000004
 80038b0:	10624dd3 	.word	0x10624dd3

080038b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b089      	sub	sp, #36	; 0x24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038be:	2300      	movs	r3, #0
 80038c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038c2:	2300      	movs	r3, #0
 80038c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ca:	2300      	movs	r3, #0
 80038cc:	61fb      	str	r3, [r7, #28]
 80038ce:	e177      	b.n	8003bc0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038d0:	2201      	movs	r2, #1
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	fa02 f303 	lsl.w	r3, r2, r3
 80038d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	697a      	ldr	r2, [r7, #20]
 80038e0:	4013      	ands	r3, r2
 80038e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80038e4:	693a      	ldr	r2, [r7, #16]
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	f040 8166 	bne.w	8003bba <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f003 0303 	and.w	r3, r3, #3
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d005      	beq.n	8003906 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003902:	2b02      	cmp	r3, #2
 8003904:	d130      	bne.n	8003968 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	2203      	movs	r2, #3
 8003912:	fa02 f303 	lsl.w	r3, r2, r3
 8003916:	43db      	mvns	r3, r3
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	4013      	ands	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	68da      	ldr	r2, [r3, #12]
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	4313      	orrs	r3, r2
 800392e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800393c:	2201      	movs	r2, #1
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	fa02 f303 	lsl.w	r3, r2, r3
 8003944:	43db      	mvns	r3, r3
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	4013      	ands	r3, r2
 800394a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	091b      	lsrs	r3, r3, #4
 8003952:	f003 0201 	and.w	r2, r3, #1
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	fa02 f303 	lsl.w	r3, r2, r3
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	4313      	orrs	r3, r2
 8003960:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f003 0303 	and.w	r3, r3, #3
 8003970:	2b03      	cmp	r3, #3
 8003972:	d017      	beq.n	80039a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	2203      	movs	r2, #3
 8003980:	fa02 f303 	lsl.w	r3, r2, r3
 8003984:	43db      	mvns	r3, r3
 8003986:	69ba      	ldr	r2, [r7, #24]
 8003988:	4013      	ands	r3, r2
 800398a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	005b      	lsls	r3, r3, #1
 8003994:	fa02 f303 	lsl.w	r3, r2, r3
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4313      	orrs	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f003 0303 	and.w	r3, r3, #3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d123      	bne.n	80039f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	08da      	lsrs	r2, r3, #3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	3208      	adds	r2, #8
 80039b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	f003 0307 	and.w	r3, r3, #7
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	220f      	movs	r2, #15
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	43db      	mvns	r3, r3
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	4013      	ands	r3, r2
 80039d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	691a      	ldr	r2, [r3, #16]
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	f003 0307 	and.w	r3, r3, #7
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	fa02 f303 	lsl.w	r3, r2, r3
 80039e4:	69ba      	ldr	r2, [r7, #24]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	08da      	lsrs	r2, r3, #3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	3208      	adds	r2, #8
 80039f2:	69b9      	ldr	r1, [r7, #24]
 80039f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	005b      	lsls	r3, r3, #1
 8003a02:	2203      	movs	r2, #3
 8003a04:	fa02 f303 	lsl.w	r3, r2, r3
 8003a08:	43db      	mvns	r3, r3
 8003a0a:	69ba      	ldr	r2, [r7, #24]
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f003 0203 	and.w	r2, r3, #3
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	005b      	lsls	r3, r3, #1
 8003a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	69ba      	ldr	r2, [r7, #24]
 8003a2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f000 80c0 	beq.w	8003bba <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60fb      	str	r3, [r7, #12]
 8003a3e:	4b66      	ldr	r3, [pc, #408]	; (8003bd8 <HAL_GPIO_Init+0x324>)
 8003a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a42:	4a65      	ldr	r2, [pc, #404]	; (8003bd8 <HAL_GPIO_Init+0x324>)
 8003a44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a48:	6453      	str	r3, [r2, #68]	; 0x44
 8003a4a:	4b63      	ldr	r3, [pc, #396]	; (8003bd8 <HAL_GPIO_Init+0x324>)
 8003a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a52:	60fb      	str	r3, [r7, #12]
 8003a54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a56:	4a61      	ldr	r2, [pc, #388]	; (8003bdc <HAL_GPIO_Init+0x328>)
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	089b      	lsrs	r3, r3, #2
 8003a5c:	3302      	adds	r3, #2
 8003a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	f003 0303 	and.w	r3, r3, #3
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	220f      	movs	r2, #15
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	43db      	mvns	r3, r3
 8003a74:	69ba      	ldr	r2, [r7, #24]
 8003a76:	4013      	ands	r3, r2
 8003a78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a58      	ldr	r2, [pc, #352]	; (8003be0 <HAL_GPIO_Init+0x32c>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d037      	beq.n	8003af2 <HAL_GPIO_Init+0x23e>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4a57      	ldr	r2, [pc, #348]	; (8003be4 <HAL_GPIO_Init+0x330>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d031      	beq.n	8003aee <HAL_GPIO_Init+0x23a>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a56      	ldr	r2, [pc, #344]	; (8003be8 <HAL_GPIO_Init+0x334>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d02b      	beq.n	8003aea <HAL_GPIO_Init+0x236>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a55      	ldr	r2, [pc, #340]	; (8003bec <HAL_GPIO_Init+0x338>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d025      	beq.n	8003ae6 <HAL_GPIO_Init+0x232>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a54      	ldr	r2, [pc, #336]	; (8003bf0 <HAL_GPIO_Init+0x33c>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d01f      	beq.n	8003ae2 <HAL_GPIO_Init+0x22e>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a53      	ldr	r2, [pc, #332]	; (8003bf4 <HAL_GPIO_Init+0x340>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d019      	beq.n	8003ade <HAL_GPIO_Init+0x22a>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a52      	ldr	r2, [pc, #328]	; (8003bf8 <HAL_GPIO_Init+0x344>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d013      	beq.n	8003ada <HAL_GPIO_Init+0x226>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a51      	ldr	r2, [pc, #324]	; (8003bfc <HAL_GPIO_Init+0x348>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d00d      	beq.n	8003ad6 <HAL_GPIO_Init+0x222>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a50      	ldr	r2, [pc, #320]	; (8003c00 <HAL_GPIO_Init+0x34c>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d007      	beq.n	8003ad2 <HAL_GPIO_Init+0x21e>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a4f      	ldr	r2, [pc, #316]	; (8003c04 <HAL_GPIO_Init+0x350>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d101      	bne.n	8003ace <HAL_GPIO_Init+0x21a>
 8003aca:	2309      	movs	r3, #9
 8003acc:	e012      	b.n	8003af4 <HAL_GPIO_Init+0x240>
 8003ace:	230a      	movs	r3, #10
 8003ad0:	e010      	b.n	8003af4 <HAL_GPIO_Init+0x240>
 8003ad2:	2308      	movs	r3, #8
 8003ad4:	e00e      	b.n	8003af4 <HAL_GPIO_Init+0x240>
 8003ad6:	2307      	movs	r3, #7
 8003ad8:	e00c      	b.n	8003af4 <HAL_GPIO_Init+0x240>
 8003ada:	2306      	movs	r3, #6
 8003adc:	e00a      	b.n	8003af4 <HAL_GPIO_Init+0x240>
 8003ade:	2305      	movs	r3, #5
 8003ae0:	e008      	b.n	8003af4 <HAL_GPIO_Init+0x240>
 8003ae2:	2304      	movs	r3, #4
 8003ae4:	e006      	b.n	8003af4 <HAL_GPIO_Init+0x240>
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e004      	b.n	8003af4 <HAL_GPIO_Init+0x240>
 8003aea:	2302      	movs	r3, #2
 8003aec:	e002      	b.n	8003af4 <HAL_GPIO_Init+0x240>
 8003aee:	2301      	movs	r3, #1
 8003af0:	e000      	b.n	8003af4 <HAL_GPIO_Init+0x240>
 8003af2:	2300      	movs	r3, #0
 8003af4:	69fa      	ldr	r2, [r7, #28]
 8003af6:	f002 0203 	and.w	r2, r2, #3
 8003afa:	0092      	lsls	r2, r2, #2
 8003afc:	4093      	lsls	r3, r2
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b04:	4935      	ldr	r1, [pc, #212]	; (8003bdc <HAL_GPIO_Init+0x328>)
 8003b06:	69fb      	ldr	r3, [r7, #28]
 8003b08:	089b      	lsrs	r3, r3, #2
 8003b0a:	3302      	adds	r3, #2
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b12:	4b3d      	ldr	r3, [pc, #244]	; (8003c08 <HAL_GPIO_Init+0x354>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	43db      	mvns	r3, r3
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b36:	4a34      	ldr	r2, [pc, #208]	; (8003c08 <HAL_GPIO_Init+0x354>)
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003b3c:	4b32      	ldr	r3, [pc, #200]	; (8003c08 <HAL_GPIO_Init+0x354>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	43db      	mvns	r3, r3
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b60:	4a29      	ldr	r2, [pc, #164]	; (8003c08 <HAL_GPIO_Init+0x354>)
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b66:	4b28      	ldr	r3, [pc, #160]	; (8003c08 <HAL_GPIO_Init+0x354>)
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	4013      	ands	r3, r2
 8003b74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b8a:	4a1f      	ldr	r2, [pc, #124]	; (8003c08 <HAL_GPIO_Init+0x354>)
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b90:	4b1d      	ldr	r3, [pc, #116]	; (8003c08 <HAL_GPIO_Init+0x354>)
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bb4:	4a14      	ldr	r2, [pc, #80]	; (8003c08 <HAL_GPIO_Init+0x354>)
 8003bb6:	69bb      	ldr	r3, [r7, #24]
 8003bb8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	61fb      	str	r3, [r7, #28]
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	2b0f      	cmp	r3, #15
 8003bc4:	f67f ae84 	bls.w	80038d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bc8:	bf00      	nop
 8003bca:	bf00      	nop
 8003bcc:	3724      	adds	r7, #36	; 0x24
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40023800 	.word	0x40023800
 8003bdc:	40013800 	.word	0x40013800
 8003be0:	40020000 	.word	0x40020000
 8003be4:	40020400 	.word	0x40020400
 8003be8:	40020800 	.word	0x40020800
 8003bec:	40020c00 	.word	0x40020c00
 8003bf0:	40021000 	.word	0x40021000
 8003bf4:	40021400 	.word	0x40021400
 8003bf8:	40021800 	.word	0x40021800
 8003bfc:	40021c00 	.word	0x40021c00
 8003c00:	40022000 	.word	0x40022000
 8003c04:	40022400 	.word	0x40022400
 8003c08:	40013c00 	.word	0x40013c00

08003c0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	460b      	mov	r3, r1
 8003c16:	807b      	strh	r3, [r7, #2]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c1c:	787b      	ldrb	r3, [r7, #1]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c22:	887a      	ldrh	r2, [r7, #2]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c28:	e003      	b.n	8003c32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c2a:	887b      	ldrh	r3, [r7, #2]
 8003c2c:	041a      	lsls	r2, r3, #16
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	619a      	str	r2, [r3, #24]
}
 8003c32:	bf00      	nop
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr
	...

08003c40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e12b      	b.n	8003eaa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d106      	bne.n	8003c6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f7fd f976 	bl	8000f58 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2224      	movs	r2, #36	; 0x24
 8003c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f022 0201 	bic.w	r2, r2, #1
 8003c82:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ca2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ca4:	f002 fcc0 	bl	8006628 <HAL_RCC_GetPCLK1Freq>
 8003ca8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	4a81      	ldr	r2, [pc, #516]	; (8003eb4 <HAL_I2C_Init+0x274>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d807      	bhi.n	8003cc4 <HAL_I2C_Init+0x84>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	4a80      	ldr	r2, [pc, #512]	; (8003eb8 <HAL_I2C_Init+0x278>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	bf94      	ite	ls
 8003cbc:	2301      	movls	r3, #1
 8003cbe:	2300      	movhi	r3, #0
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	e006      	b.n	8003cd2 <HAL_I2C_Init+0x92>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4a7d      	ldr	r2, [pc, #500]	; (8003ebc <HAL_I2C_Init+0x27c>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	bf94      	ite	ls
 8003ccc:	2301      	movls	r3, #1
 8003cce:	2300      	movhi	r3, #0
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e0e7      	b.n	8003eaa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	4a78      	ldr	r2, [pc, #480]	; (8003ec0 <HAL_I2C_Init+0x280>)
 8003cde:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce2:	0c9b      	lsrs	r3, r3, #18
 8003ce4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68ba      	ldr	r2, [r7, #8]
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	6a1b      	ldr	r3, [r3, #32]
 8003d00:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	4a6a      	ldr	r2, [pc, #424]	; (8003eb4 <HAL_I2C_Init+0x274>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d802      	bhi.n	8003d14 <HAL_I2C_Init+0xd4>
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	3301      	adds	r3, #1
 8003d12:	e009      	b.n	8003d28 <HAL_I2C_Init+0xe8>
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d1a:	fb02 f303 	mul.w	r3, r2, r3
 8003d1e:	4a69      	ldr	r2, [pc, #420]	; (8003ec4 <HAL_I2C_Init+0x284>)
 8003d20:	fba2 2303 	umull	r2, r3, r2, r3
 8003d24:	099b      	lsrs	r3, r3, #6
 8003d26:	3301      	adds	r3, #1
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	6812      	ldr	r2, [r2, #0]
 8003d2c:	430b      	orrs	r3, r1
 8003d2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	69db      	ldr	r3, [r3, #28]
 8003d36:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d3a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	495c      	ldr	r1, [pc, #368]	; (8003eb4 <HAL_I2C_Init+0x274>)
 8003d44:	428b      	cmp	r3, r1
 8003d46:	d819      	bhi.n	8003d7c <HAL_I2C_Init+0x13c>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	1e59      	subs	r1, r3, #1
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d56:	1c59      	adds	r1, r3, #1
 8003d58:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003d5c:	400b      	ands	r3, r1
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00a      	beq.n	8003d78 <HAL_I2C_Init+0x138>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	1e59      	subs	r1, r3, #1
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d70:	3301      	adds	r3, #1
 8003d72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d76:	e051      	b.n	8003e1c <HAL_I2C_Init+0x1dc>
 8003d78:	2304      	movs	r3, #4
 8003d7a:	e04f      	b.n	8003e1c <HAL_I2C_Init+0x1dc>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d111      	bne.n	8003da8 <HAL_I2C_Init+0x168>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	1e58      	subs	r0, r3, #1
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6859      	ldr	r1, [r3, #4]
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	440b      	add	r3, r1
 8003d92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d96:	3301      	adds	r3, #1
 8003d98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	bf0c      	ite	eq
 8003da0:	2301      	moveq	r3, #1
 8003da2:	2300      	movne	r3, #0
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	e012      	b.n	8003dce <HAL_I2C_Init+0x18e>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	1e58      	subs	r0, r3, #1
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6859      	ldr	r1, [r3, #4]
 8003db0:	460b      	mov	r3, r1
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	440b      	add	r3, r1
 8003db6:	0099      	lsls	r1, r3, #2
 8003db8:	440b      	add	r3, r1
 8003dba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	bf0c      	ite	eq
 8003dc8:	2301      	moveq	r3, #1
 8003dca:	2300      	movne	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <HAL_I2C_Init+0x196>
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e022      	b.n	8003e1c <HAL_I2C_Init+0x1dc>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d10e      	bne.n	8003dfc <HAL_I2C_Init+0x1bc>
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	1e58      	subs	r0, r3, #1
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6859      	ldr	r1, [r3, #4]
 8003de6:	460b      	mov	r3, r1
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	440b      	add	r3, r1
 8003dec:	fbb0 f3f3 	udiv	r3, r0, r3
 8003df0:	3301      	adds	r3, #1
 8003df2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003df6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003dfa:	e00f      	b.n	8003e1c <HAL_I2C_Init+0x1dc>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	1e58      	subs	r0, r3, #1
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6859      	ldr	r1, [r3, #4]
 8003e04:	460b      	mov	r3, r1
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	440b      	add	r3, r1
 8003e0a:	0099      	lsls	r1, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e12:	3301      	adds	r3, #1
 8003e14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e18:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e1c:	6879      	ldr	r1, [r7, #4]
 8003e1e:	6809      	ldr	r1, [r1, #0]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	69da      	ldr	r2, [r3, #28]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a1b      	ldr	r3, [r3, #32]
 8003e36:	431a      	orrs	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	430a      	orrs	r2, r1
 8003e3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e4a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6911      	ldr	r1, [r2, #16]
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	68d2      	ldr	r2, [r2, #12]
 8003e56:	4311      	orrs	r1, r2
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	6812      	ldr	r2, [r2, #0]
 8003e5c:	430b      	orrs	r3, r1
 8003e5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	695a      	ldr	r2, [r3, #20]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	431a      	orrs	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f042 0201 	orr.w	r2, r2, #1
 8003e8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2220      	movs	r2, #32
 8003e96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ea8:	2300      	movs	r3, #0
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	000186a0 	.word	0x000186a0
 8003eb8:	001e847f 	.word	0x001e847f
 8003ebc:	003d08ff 	.word	0x003d08ff
 8003ec0:	431bde83 	.word	0x431bde83
 8003ec4:	10624dd3 	.word	0x10624dd3

08003ec8 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b086      	sub	sp, #24
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	607a      	str	r2, [r7, #4]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	817b      	strh	r3, [r7, #10]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	2b20      	cmp	r3, #32
 8003eea:	f040 810d 	bne.w	8004108 <HAL_I2C_Master_Transmit_DMA+0x240>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003eee:	4b89      	ldr	r3, [pc, #548]	; (8004114 <HAL_I2C_Master_Transmit_DMA+0x24c>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	08db      	lsrs	r3, r3, #3
 8003ef4:	4a88      	ldr	r2, [pc, #544]	; (8004118 <HAL_I2C_Master_Transmit_DMA+0x250>)
 8003ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8003efa:	0a1a      	lsrs	r2, r3, #8
 8003efc:	4613      	mov	r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	4413      	add	r3, r2
 8003f02:	009a      	lsls	r2, r3, #2
 8003f04:	4413      	add	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d116      	bne.n	8003f42 <HAL_I2C_Master_Transmit_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2e:	f043 0220 	orr.w	r2, r3, #32
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e0e3      	b.n	800410a <HAL_I2C_Master_Transmit_DMA+0x242>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d0db      	beq.n	8003f08 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d101      	bne.n	8003f5e <HAL_I2C_Master_Transmit_DMA+0x96>
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	e0d5      	b.n	800410a <HAL_I2C_Master_Transmit_DMA+0x242>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0301 	and.w	r3, r3, #1
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d007      	beq.n	8003f84 <HAL_I2C_Master_Transmit_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f042 0201 	orr.w	r2, r2, #1
 8003f82:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f92:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2221      	movs	r2, #33	; 0x21
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2210      	movs	r2, #16
 8003fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	893a      	ldrh	r2, [r7, #8]
 8003fb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fba:	b29a      	uxth	r2, r3
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4a56      	ldr	r2, [pc, #344]	; (800411c <HAL_I2C_Master_Transmit_DMA+0x254>)
 8003fc4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003fc6:	897a      	ldrh	r2, [r7, #10]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d07b      	beq.n	80040cc <HAL_I2C_Master_Transmit_DMA+0x204>
    {
      if (hi2c->hdmatx != NULL)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d02a      	beq.n	8004032 <HAL_I2C_Master_Transmit_DMA+0x16a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe0:	4a4f      	ldr	r2, [pc, #316]	; (8004120 <HAL_I2C_Master_Transmit_DMA+0x258>)
 8003fe2:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe8:	4a4e      	ldr	r2, [pc, #312]	; (8004124 <HAL_I2C_Master_Transmit_DMA+0x25c>)
 8003fea:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004000:	2200      	movs	r2, #0
 8004002:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004008:	2200      	movs	r2, #0
 800400a:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004014:	4619      	mov	r1, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	3310      	adds	r3, #16
 800401c:	461a      	mov	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004022:	f7fd ff45 	bl	8001eb0 <HAL_DMA_Start_IT>
 8004026:	4603      	mov	r3, r0
 8004028:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800402a:	7dfb      	ldrb	r3, [r7, #23]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d139      	bne.n	80040a4 <HAL_I2C_Master_Transmit_DMA+0x1dc>
 8004030:	e013      	b.n	800405a <HAL_I2C_Master_Transmit_DMA+0x192>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2220      	movs	r2, #32
 8004036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e057      	b.n	800410a <HAL_I2C_Master_Transmit_DMA+0x242>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685a      	ldr	r2, [r3, #4]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004070:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004080:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004090:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	e02f      	b.n	8004104 <HAL_I2C_Master_Transmit_DMA+0x23c>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2220      	movs	r2, #32
 80040a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b8:	f043 0210 	orr.w	r2, r3, #16
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e01e      	b.n	800410a <HAL_I2C_Master_Transmit_DMA+0x242>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80040da:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040ea:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004102:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 8004104:	2300      	movs	r3, #0
 8004106:	e000      	b.n	800410a <HAL_I2C_Master_Transmit_DMA+0x242>
  }
  else
  {
    return HAL_BUSY;
 8004108:	2302      	movs	r3, #2
  }
}
 800410a:	4618      	mov	r0, r3
 800410c:	3718      	adds	r7, #24
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	20000004 	.word	0x20000004
 8004118:	14f8b589 	.word	0x14f8b589
 800411c:	ffff0000 	.word	0xffff0000
 8004120:	08005845 	.word	0x08005845
 8004124:	080059ef 	.word	0x080059ef

08004128 <HAL_I2C_Slave_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b086      	sub	sp, #24
 800412c:	af00      	add	r7, sp, #0
 800412e:	60f8      	str	r0, [r7, #12]
 8004130:	60b9      	str	r1, [r7, #8]
 8004132:	4613      	mov	r3, r2
 8004134:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b20      	cmp	r3, #32
 8004140:	f040 80b8 	bne.w	80042b4 <HAL_I2C_Slave_Receive_DMA+0x18c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <HAL_I2C_Slave_Receive_DMA+0x28>
 800414a:	88fb      	ldrh	r3, [r7, #6]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d101      	bne.n	8004154 <HAL_I2C_Slave_Receive_DMA+0x2c>
    {
      return  HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e0b0      	b.n	80042b6 <HAL_I2C_Slave_Receive_DMA+0x18e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800415a:	2b01      	cmp	r3, #1
 800415c:	d101      	bne.n	8004162 <HAL_I2C_Slave_Receive_DMA+0x3a>
 800415e:	2302      	movs	r3, #2
 8004160:	e0a9      	b.n	80042b6 <HAL_I2C_Slave_Receive_DMA+0x18e>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	2b01      	cmp	r3, #1
 8004176:	d007      	beq.n	8004188 <HAL_I2C_Slave_Receive_DMA+0x60>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681a      	ldr	r2, [r3, #0]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f042 0201 	orr.w	r2, r2, #1
 8004186:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004196:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2222      	movs	r2, #34	; 0x22
 800419c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	68ba      	ldr	r2, [r7, #8]
 80041b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	88fa      	ldrh	r2, [r7, #6]
 80041b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041be:	b29a      	uxth	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	4a3e      	ldr	r2, [pc, #248]	; (80042c0 <HAL_I2C_Slave_Receive_DMA+0x198>)
 80041c8:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->hdmarx != NULL)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d02a      	beq.n	8004228 <HAL_I2C_Slave_Receive_DMA+0x100>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d6:	4a3b      	ldr	r2, [pc, #236]	; (80042c4 <HAL_I2C_Slave_Receive_DMA+0x19c>)
 80041d8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041de:	4a3a      	ldr	r2, [pc, #232]	; (80042c8 <HAL_I2C_Slave_Receive_DMA+0x1a0>)
 80041e0:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e6:	2200      	movs	r2, #0
 80041e8:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ee:	2200      	movs	r2, #0
 80041f0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f6:	2200      	movs	r2, #0
 80041f8:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fe:	2200      	movs	r2, #0
 8004200:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	3310      	adds	r3, #16
 800420c:	4619      	mov	r1, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004212:	461a      	mov	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004218:	f7fd fe4a 	bl	8001eb0 <HAL_DMA_Start_IT>
 800421c:	4603      	mov	r3, r0
 800421e:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8004220:	7dfb      	ldrb	r3, [r7, #23]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d132      	bne.n	800428c <HAL_I2C_Slave_Receive_DMA+0x164>
 8004226:	e013      	b.n	8004250 <HAL_I2C_Slave_Receive_DMA+0x128>
      hi2c->State     = HAL_I2C_STATE_LISTEN;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2228      	movs	r2, #40	; 0x28
 800422c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	641a      	str	r2, [r3, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e032      	b.n	80042b6 <HAL_I2C_Slave_Receive_DMA+0x18e>
    {
      /* Enable Address Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800425e:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      /* Enable EVT and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	685a      	ldr	r2, [r3, #4]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004276:	605a      	str	r2, [r3, #4]

      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	685a      	ldr	r2, [r3, #4]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004286:	605a      	str	r2, [r3, #4]

      return HAL_OK;
 8004288:	2300      	movs	r3, #0
 800428a:	e014      	b.n	80042b6 <HAL_I2C_Slave_Receive_DMA+0x18e>
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2220      	movs	r2, #32
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a0:	f043 0210 	orr.w	r2, r3, #16
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e000      	b.n	80042b6 <HAL_I2C_Slave_Receive_DMA+0x18e>
    }
  }
  else
  {
    return HAL_BUSY;
 80042b4:	2302      	movs	r3, #2
  }
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3718      	adds	r7, #24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}
 80042be:	bf00      	nop
 80042c0:	ffff0000 	.word	0xffff0000
 80042c4:	08005845 	.word	0x08005845
 80042c8:	080059ef 	.word	0x080059ef

080042cc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b088      	sub	sp, #32
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80042d4:	2300      	movs	r3, #0
 80042d6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042ec:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042f4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80042f6:	7bfb      	ldrb	r3, [r7, #15]
 80042f8:	2b10      	cmp	r3, #16
 80042fa:	d003      	beq.n	8004304 <HAL_I2C_EV_IRQHandler+0x38>
 80042fc:	7bfb      	ldrb	r3, [r7, #15]
 80042fe:	2b40      	cmp	r3, #64	; 0x40
 8004300:	f040 80c1 	bne.w	8004486 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	695b      	ldr	r3, [r3, #20]
 8004312:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10d      	bne.n	800433a <HAL_I2C_EV_IRQHandler+0x6e>
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004324:	d003      	beq.n	800432e <HAL_I2C_EV_IRQHandler+0x62>
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800432c:	d101      	bne.n	8004332 <HAL_I2C_EV_IRQHandler+0x66>
 800432e:	2301      	movs	r3, #1
 8004330:	e000      	b.n	8004334 <HAL_I2C_EV_IRQHandler+0x68>
 8004332:	2300      	movs	r3, #0
 8004334:	2b01      	cmp	r3, #1
 8004336:	f000 8132 	beq.w	800459e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800433a:	69fb      	ldr	r3, [r7, #28]
 800433c:	f003 0301 	and.w	r3, r3, #1
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00c      	beq.n	800435e <HAL_I2C_EV_IRQHandler+0x92>
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	0a5b      	lsrs	r3, r3, #9
 8004348:	f003 0301 	and.w	r3, r3, #1
 800434c:	2b00      	cmp	r3, #0
 800434e:	d006      	beq.n	800435e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f001 fc63 	bl	8005c1c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 fcc8 	bl	8004cec <I2C_Master_SB>
 800435c:	e092      	b.n	8004484 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	08db      	lsrs	r3, r3, #3
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d009      	beq.n	800437e <HAL_I2C_EV_IRQHandler+0xb2>
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	0a5b      	lsrs	r3, r3, #9
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 fd3e 	bl	8004df8 <I2C_Master_ADD10>
 800437c:	e082      	b.n	8004484 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	085b      	lsrs	r3, r3, #1
 8004382:	f003 0301 	and.w	r3, r3, #1
 8004386:	2b00      	cmp	r3, #0
 8004388:	d009      	beq.n	800439e <HAL_I2C_EV_IRQHandler+0xd2>
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	0a5b      	lsrs	r3, r3, #9
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b00      	cmp	r3, #0
 8004394:	d003      	beq.n	800439e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 fd58 	bl	8004e4c <I2C_Master_ADDR>
 800439c:	e072      	b.n	8004484 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	089b      	lsrs	r3, r3, #2
 80043a2:	f003 0301 	and.w	r3, r3, #1
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d03b      	beq.n	8004422 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043b8:	f000 80f3 	beq.w	80045a2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	09db      	lsrs	r3, r3, #7
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d00f      	beq.n	80043e8 <HAL_I2C_EV_IRQHandler+0x11c>
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	0a9b      	lsrs	r3, r3, #10
 80043cc:	f003 0301 	and.w	r3, r3, #1
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d009      	beq.n	80043e8 <HAL_I2C_EV_IRQHandler+0x11c>
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	089b      	lsrs	r3, r3, #2
 80043d8:	f003 0301 	and.w	r3, r3, #1
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d103      	bne.n	80043e8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 f942 	bl	800466a <I2C_MasterTransmit_TXE>
 80043e6:	e04d      	b.n	8004484 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	089b      	lsrs	r3, r3, #2
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f000 80d6 	beq.w	80045a2 <HAL_I2C_EV_IRQHandler+0x2d6>
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	0a5b      	lsrs	r3, r3, #9
 80043fa:	f003 0301 	and.w	r3, r3, #1
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f000 80cf 	beq.w	80045a2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004404:	7bbb      	ldrb	r3, [r7, #14]
 8004406:	2b21      	cmp	r3, #33	; 0x21
 8004408:	d103      	bne.n	8004412 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 f9c9 	bl	80047a2 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004410:	e0c7      	b.n	80045a2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004412:	7bfb      	ldrb	r3, [r7, #15]
 8004414:	2b40      	cmp	r3, #64	; 0x40
 8004416:	f040 80c4 	bne.w	80045a2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 fa37 	bl	800488e <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004420:	e0bf      	b.n	80045a2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800442c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004430:	f000 80b7 	beq.w	80045a2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	099b      	lsrs	r3, r3, #6
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b00      	cmp	r3, #0
 800443e:	d00f      	beq.n	8004460 <HAL_I2C_EV_IRQHandler+0x194>
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	0a9b      	lsrs	r3, r3, #10
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b00      	cmp	r3, #0
 800444a:	d009      	beq.n	8004460 <HAL_I2C_EV_IRQHandler+0x194>
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	089b      	lsrs	r3, r3, #2
 8004450:	f003 0301 	and.w	r3, r3, #1
 8004454:	2b00      	cmp	r3, #0
 8004456:	d103      	bne.n	8004460 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 faac 	bl	80049b6 <I2C_MasterReceive_RXNE>
 800445e:	e011      	b.n	8004484 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	089b      	lsrs	r3, r3, #2
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	2b00      	cmp	r3, #0
 800446a:	f000 809a 	beq.w	80045a2 <HAL_I2C_EV_IRQHandler+0x2d6>
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	0a5b      	lsrs	r3, r3, #9
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b00      	cmp	r3, #0
 8004478:	f000 8093 	beq.w	80045a2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 fb4b 	bl	8004b18 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004482:	e08e      	b.n	80045a2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004484:	e08d      	b.n	80045a2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448a:	2b00      	cmp	r3, #0
 800448c:	d004      	beq.n	8004498 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	61fb      	str	r3, [r7, #28]
 8004496:	e007      	b.n	80044a8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	085b      	lsrs	r3, r3, #1
 80044ac:	f003 0301 	and.w	r3, r3, #1
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d012      	beq.n	80044da <HAL_I2C_EV_IRQHandler+0x20e>
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	0a5b      	lsrs	r3, r3, #9
 80044b8:	f003 0301 	and.w	r3, r3, #1
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00c      	beq.n	80044da <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d003      	beq.n	80044d0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80044d0:	69b9      	ldr	r1, [r7, #24]
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f000 ff09 	bl	80052ea <I2C_Slave_ADDR>
 80044d8:	e066      	b.n	80045a8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	091b      	lsrs	r3, r3, #4
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d009      	beq.n	80044fa <HAL_I2C_EV_IRQHandler+0x22e>
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	0a5b      	lsrs	r3, r3, #9
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 ff44 	bl	8005380 <I2C_Slave_STOPF>
 80044f8:	e056      	b.n	80045a8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80044fa:	7bbb      	ldrb	r3, [r7, #14]
 80044fc:	2b21      	cmp	r3, #33	; 0x21
 80044fe:	d002      	beq.n	8004506 <HAL_I2C_EV_IRQHandler+0x23a>
 8004500:	7bbb      	ldrb	r3, [r7, #14]
 8004502:	2b29      	cmp	r3, #41	; 0x29
 8004504:	d125      	bne.n	8004552 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	09db      	lsrs	r3, r3, #7
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00f      	beq.n	8004532 <HAL_I2C_EV_IRQHandler+0x266>
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	0a9b      	lsrs	r3, r3, #10
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b00      	cmp	r3, #0
 800451c:	d009      	beq.n	8004532 <HAL_I2C_EV_IRQHandler+0x266>
 800451e:	69fb      	ldr	r3, [r7, #28]
 8004520:	089b      	lsrs	r3, r3, #2
 8004522:	f003 0301 	and.w	r3, r3, #1
 8004526:	2b00      	cmp	r3, #0
 8004528:	d103      	bne.n	8004532 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 fe1f 	bl	800516e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004530:	e039      	b.n	80045a6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	089b      	lsrs	r3, r3, #2
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b00      	cmp	r3, #0
 800453c:	d033      	beq.n	80045a6 <HAL_I2C_EV_IRQHandler+0x2da>
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	0a5b      	lsrs	r3, r3, #9
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	2b00      	cmp	r3, #0
 8004548:	d02d      	beq.n	80045a6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 fe4c 	bl	80051e8 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004550:	e029      	b.n	80045a6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004552:	69fb      	ldr	r3, [r7, #28]
 8004554:	099b      	lsrs	r3, r3, #6
 8004556:	f003 0301 	and.w	r3, r3, #1
 800455a:	2b00      	cmp	r3, #0
 800455c:	d00f      	beq.n	800457e <HAL_I2C_EV_IRQHandler+0x2b2>
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	0a9b      	lsrs	r3, r3, #10
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	2b00      	cmp	r3, #0
 8004568:	d009      	beq.n	800457e <HAL_I2C_EV_IRQHandler+0x2b2>
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	089b      	lsrs	r3, r3, #2
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d103      	bne.n	800457e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 fe57 	bl	800522a <I2C_SlaveReceive_RXNE>
 800457c:	e014      	b.n	80045a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	089b      	lsrs	r3, r3, #2
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00e      	beq.n	80045a8 <HAL_I2C_EV_IRQHandler+0x2dc>
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	0a5b      	lsrs	r3, r3, #9
 800458e:	f003 0301 	and.w	r3, r3, #1
 8004592:	2b00      	cmp	r3, #0
 8004594:	d008      	beq.n	80045a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 fe85 	bl	80052a6 <I2C_SlaveReceive_BTF>
 800459c:	e004      	b.n	80045a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800459e:	bf00      	nop
 80045a0:	e002      	b.n	80045a8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80045a2:	bf00      	nop
 80045a4:	e000      	b.n	80045a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80045a6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80045a8:	3720      	adds	r7, #32
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}

080045ae <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80045ae:	b480      	push	{r7}
 80045b0:	b083      	sub	sp, #12
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80045b6:	bf00      	nop
 80045b8:	370c      	adds	r7, #12
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr

080045c2 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80045c2:	b480      	push	{r7}
 80045c4:	b083      	sub	sp, #12
 80045c6:	af00      	add	r7, sp, #0
 80045c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80045ca:	bf00      	nop
 80045cc:	370c      	adds	r7, #12
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr

080045d6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80045d6:	b480      	push	{r7}
 80045d8:	b083      	sub	sp, #12
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80045de:	bf00      	nop
 80045e0:	370c      	adds	r7, #12
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr

080045ea <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80045ea:	b480      	push	{r7}
 80045ec:	b083      	sub	sp, #12
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
 80045f2:	460b      	mov	r3, r1
 80045f4:	70fb      	strb	r3, [r7, #3]
 80045f6:	4613      	mov	r3, r2
 80045f8:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr

08004606 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004606:	b480      	push	{r7}
 8004608:	b083      	sub	sp, #12
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800460e:	bf00      	nop
 8004610:	370c      	adds	r7, #12
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr

0800461a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800461a:	b480      	push	{r7}
 800461c:	b083      	sub	sp, #12
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004622:	bf00      	nop
 8004624:	370c      	adds	r7, #12
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr

0800462e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800462e:	b480      	push	{r7}
 8004630:	b083      	sub	sp, #12
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004636:	bf00      	nop
 8004638:	370c      	adds	r7, #12
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr

08004642 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004642:	b480      	push	{r7}
 8004644:	b083      	sub	sp, #12
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800464a:	bf00      	nop
 800464c:	370c      	adds	r7, #12
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr

08004656 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004656:	b480      	push	{r7}
 8004658:	b083      	sub	sp, #12
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800465e:	bf00      	nop
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b084      	sub	sp, #16
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004678:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004680:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004686:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800468c:	2b00      	cmp	r3, #0
 800468e:	d150      	bne.n	8004732 <I2C_MasterTransmit_TXE+0xc8>
 8004690:	7bfb      	ldrb	r3, [r7, #15]
 8004692:	2b21      	cmp	r3, #33	; 0x21
 8004694:	d14d      	bne.n	8004732 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	2b08      	cmp	r3, #8
 800469a:	d01d      	beq.n	80046d8 <I2C_MasterTransmit_TXE+0x6e>
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	2b20      	cmp	r3, #32
 80046a0:	d01a      	beq.n	80046d8 <I2C_MasterTransmit_TXE+0x6e>
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80046a8:	d016      	beq.n	80046d8 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	685a      	ldr	r2, [r3, #4]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80046b8:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2211      	movs	r2, #17
 80046be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2220      	movs	r2, #32
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f7ff ff6c 	bl	80045ae <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80046d6:	e060      	b.n	800479a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685a      	ldr	r2, [r3, #4]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80046e6:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046f6:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2220      	movs	r2, #32
 8004702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800470c:	b2db      	uxtb	r3, r3
 800470e:	2b40      	cmp	r3, #64	; 0x40
 8004710:	d107      	bne.n	8004722 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f7ff ff7d 	bl	800461a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004720:	e03b      	b.n	800479a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7ff ff3f 	bl	80045ae <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004730:	e033      	b.n	800479a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004732:	7bfb      	ldrb	r3, [r7, #15]
 8004734:	2b21      	cmp	r3, #33	; 0x21
 8004736:	d005      	beq.n	8004744 <I2C_MasterTransmit_TXE+0xda>
 8004738:	7bbb      	ldrb	r3, [r7, #14]
 800473a:	2b40      	cmp	r3, #64	; 0x40
 800473c:	d12d      	bne.n	800479a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800473e:	7bfb      	ldrb	r3, [r7, #15]
 8004740:	2b22      	cmp	r3, #34	; 0x22
 8004742:	d12a      	bne.n	800479a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004748:	b29b      	uxth	r3, r3
 800474a:	2b00      	cmp	r3, #0
 800474c:	d108      	bne.n	8004760 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	685a      	ldr	r2, [r3, #4]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800475c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800475e:	e01c      	b.n	800479a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004766:	b2db      	uxtb	r3, r3
 8004768:	2b40      	cmp	r3, #64	; 0x40
 800476a:	d103      	bne.n	8004774 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 f88e 	bl	800488e <I2C_MemoryTransmit_TXE_BTF>
}
 8004772:	e012      	b.n	800479a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004778:	781a      	ldrb	r2, [r3, #0]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004784:	1c5a      	adds	r2, r3, #1
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800478e:	b29b      	uxth	r3, r3
 8004790:	3b01      	subs	r3, #1
 8004792:	b29a      	uxth	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004798:	e7ff      	b.n	800479a <I2C_MasterTransmit_TXE+0x130>
 800479a:	bf00      	nop
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b084      	sub	sp, #16
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ae:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b21      	cmp	r3, #33	; 0x21
 80047ba:	d164      	bne.n	8004886 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d012      	beq.n	80047ec <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ca:	781a      	ldrb	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d6:	1c5a      	adds	r2, r3, #1
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	3b01      	subs	r3, #1
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80047ea:	e04c      	b.n	8004886 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2b08      	cmp	r3, #8
 80047f0:	d01d      	beq.n	800482e <I2C_MasterTransmit_BTF+0x8c>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2b20      	cmp	r3, #32
 80047f6:	d01a      	beq.n	800482e <I2C_MasterTransmit_BTF+0x8c>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80047fe:	d016      	beq.n	800482e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800480e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2211      	movs	r2, #17
 8004814:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2220      	movs	r2, #32
 8004822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7ff fec1 	bl	80045ae <HAL_I2C_MasterTxCpltCallback>
}
 800482c:	e02b      	b.n	8004886 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	685a      	ldr	r2, [r3, #4]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800483c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800484c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2200      	movs	r2, #0
 8004852:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2220      	movs	r2, #32
 8004858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004862:	b2db      	uxtb	r3, r3
 8004864:	2b40      	cmp	r3, #64	; 0x40
 8004866:	d107      	bne.n	8004878 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f7ff fed2 	bl	800461a <HAL_I2C_MemTxCpltCallback>
}
 8004876:	e006      	b.n	8004886 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f7ff fe94 	bl	80045ae <HAL_I2C_MasterTxCpltCallback>
}
 8004886:	bf00      	nop
 8004888:	3710      	adds	r7, #16
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800488e:	b580      	push	{r7, lr}
 8004890:	b084      	sub	sp, #16
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800489c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d11d      	bne.n	80048e2 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048aa:	2b01      	cmp	r3, #1
 80048ac:	d10b      	bne.n	80048c6 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048be:	1c9a      	adds	r2, r3, #2
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80048c4:	e073      	b.n	80049ae <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	121b      	asrs	r3, r3, #8
 80048ce:	b2da      	uxtb	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048da:	1c5a      	adds	r2, r3, #1
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	651a      	str	r2, [r3, #80]	; 0x50
}
 80048e0:	e065      	b.n	80049ae <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048e6:	2b01      	cmp	r3, #1
 80048e8:	d10b      	bne.n	8004902 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048ee:	b2da      	uxtb	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048fa:	1c5a      	adds	r2, r3, #1
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004900:	e055      	b.n	80049ae <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004906:	2b02      	cmp	r3, #2
 8004908:	d151      	bne.n	80049ae <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800490a:	7bfb      	ldrb	r3, [r7, #15]
 800490c:	2b22      	cmp	r3, #34	; 0x22
 800490e:	d10d      	bne.n	800492c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800491e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004924:	1c5a      	adds	r2, r3, #1
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	651a      	str	r2, [r3, #80]	; 0x50
}
 800492a:	e040      	b.n	80049ae <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004930:	b29b      	uxth	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d015      	beq.n	8004962 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004936:	7bfb      	ldrb	r3, [r7, #15]
 8004938:	2b21      	cmp	r3, #33	; 0x21
 800493a:	d112      	bne.n	8004962 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004940:	781a      	ldrb	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800494c:	1c5a      	adds	r2, r3, #1
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004956:	b29b      	uxth	r3, r3
 8004958:	3b01      	subs	r3, #1
 800495a:	b29a      	uxth	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004960:	e025      	b.n	80049ae <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004966:	b29b      	uxth	r3, r3
 8004968:	2b00      	cmp	r3, #0
 800496a:	d120      	bne.n	80049ae <I2C_MemoryTransmit_TXE_BTF+0x120>
 800496c:	7bfb      	ldrb	r3, [r7, #15]
 800496e:	2b21      	cmp	r3, #33	; 0x21
 8004970:	d11d      	bne.n	80049ae <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004980:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004990:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2220      	movs	r2, #32
 800499c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80049a8:	6878      	ldr	r0, [r7, #4]
 80049aa:	f7ff fe36 	bl	800461a <HAL_I2C_MemTxCpltCallback>
}
 80049ae:	bf00      	nop
 80049b0:	3710      	adds	r7, #16
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}

080049b6 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80049b6:	b580      	push	{r7, lr}
 80049b8:	b084      	sub	sp, #16
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b22      	cmp	r3, #34	; 0x22
 80049c8:	f040 80a2 	bne.w	8004b10 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2b03      	cmp	r3, #3
 80049d8:	d921      	bls.n	8004a1e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	691a      	ldr	r2, [r3, #16]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e4:	b2d2      	uxtb	r2, r2
 80049e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ec:	1c5a      	adds	r2, r3, #1
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	2b03      	cmp	r3, #3
 8004a08:	f040 8082 	bne.w	8004b10 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	685a      	ldr	r2, [r3, #4]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a1a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8004a1c:	e078      	b.n	8004b10 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d074      	beq.n	8004b10 <I2C_MasterReceive_RXNE+0x15a>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d002      	beq.n	8004a32 <I2C_MasterReceive_RXNE+0x7c>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d16e      	bne.n	8004b10 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004a32:	6878      	ldr	r0, [r7, #4]
 8004a34:	f001 f8c0 	bl	8005bb8 <I2C_WaitOnSTOPRequestThroughIT>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d142      	bne.n	8004ac4 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a4c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685a      	ldr	r2, [r3, #4]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a5c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	691a      	ldr	r2, [r3, #16]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	b2d2      	uxtb	r2, r2
 8004a6a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a70:	1c5a      	adds	r2, r3, #1
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	b29a      	uxth	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2220      	movs	r2, #32
 8004a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	2b40      	cmp	r3, #64	; 0x40
 8004a96:	d10a      	bne.n	8004aae <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004aa6:	6878      	ldr	r0, [r7, #4]
 8004aa8:	f7ff fdc1 	bl	800462e <HAL_I2C_MemRxCpltCallback>
}
 8004aac:	e030      	b.n	8004b10 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2212      	movs	r2, #18
 8004aba:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f7ff fd80 	bl	80045c2 <HAL_I2C_MasterRxCpltCallback>
}
 8004ac2:	e025      	b.n	8004b10 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	685a      	ldr	r2, [r3, #4]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004ad2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	691a      	ldr	r2, [r3, #16]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ade:	b2d2      	uxtb	r2, r2
 8004ae0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae6:	1c5a      	adds	r2, r3, #1
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	3b01      	subs	r3, #1
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2220      	movs	r2, #32
 8004afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f7ff fd99 	bl	8004642 <HAL_I2C_ErrorCallback>
}
 8004b10:	bf00      	nop
 8004b12:	3710      	adds	r7, #16
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b24:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	2b04      	cmp	r3, #4
 8004b2e:	d11b      	bne.n	8004b68 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b3e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	691a      	ldr	r2, [r3, #16]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4a:	b2d2      	uxtb	r2, r2
 8004b4c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b52:	1c5a      	adds	r2, r3, #1
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004b66:	e0bd      	b.n	8004ce4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b6c:	b29b      	uxth	r3, r3
 8004b6e:	2b03      	cmp	r3, #3
 8004b70:	d129      	bne.n	8004bc6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	685a      	ldr	r2, [r3, #4]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b80:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2b04      	cmp	r3, #4
 8004b86:	d00a      	beq.n	8004b9e <I2C_MasterReceive_BTF+0x86>
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d007      	beq.n	8004b9e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b9c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	691a      	ldr	r2, [r3, #16]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba8:	b2d2      	uxtb	r2, r2
 8004baa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb0:	1c5a      	adds	r2, r3, #1
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	b29a      	uxth	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004bc4:	e08e      	b.n	8004ce4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d176      	bne.n	8004cbe <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d002      	beq.n	8004bdc <I2C_MasterReceive_BTF+0xc4>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2b10      	cmp	r3, #16
 8004bda:	d108      	bne.n	8004bee <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bea:	601a      	str	r2, [r3, #0]
 8004bec:	e019      	b.n	8004c22 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2b04      	cmp	r3, #4
 8004bf2:	d002      	beq.n	8004bfa <I2C_MasterReceive_BTF+0xe2>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d108      	bne.n	8004c0c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c08:	601a      	str	r2, [r3, #0]
 8004c0a:	e00a      	b.n	8004c22 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2b10      	cmp	r3, #16
 8004c10:	d007      	beq.n	8004c22 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c20:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	691a      	ldr	r2, [r3, #16]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2c:	b2d2      	uxtb	r2, r2
 8004c2e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c34:	1c5a      	adds	r2, r3, #1
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	3b01      	subs	r3, #1
 8004c42:	b29a      	uxth	r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	691a      	ldr	r2, [r3, #16]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c52:	b2d2      	uxtb	r2, r2
 8004c54:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5a:	1c5a      	adds	r2, r3, #1
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	3b01      	subs	r3, #1
 8004c68:	b29a      	uxth	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	685a      	ldr	r2, [r3, #4]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004c7c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2220      	movs	r2, #32
 8004c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b40      	cmp	r3, #64	; 0x40
 8004c90:	d10a      	bne.n	8004ca8 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f7ff fcc4 	bl	800462e <HAL_I2C_MemRxCpltCallback>
}
 8004ca6:	e01d      	b.n	8004ce4 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2212      	movs	r2, #18
 8004cb4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f7ff fc83 	bl	80045c2 <HAL_I2C_MasterRxCpltCallback>
}
 8004cbc:	e012      	b.n	8004ce4 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	691a      	ldr	r2, [r3, #16]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc8:	b2d2      	uxtb	r2, r2
 8004cca:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd0:	1c5a      	adds	r2, r3, #1
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004ce4:	bf00      	nop
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b083      	sub	sp, #12
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	2b40      	cmp	r3, #64	; 0x40
 8004cfe:	d117      	bne.n	8004d30 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d109      	bne.n	8004d1c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	461a      	mov	r2, r3
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d18:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004d1a:	e067      	b.n	8004dec <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	f043 0301 	orr.w	r3, r3, #1
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	611a      	str	r2, [r3, #16]
}
 8004d2e:	e05d      	b.n	8004dec <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d38:	d133      	bne.n	8004da2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	2b21      	cmp	r3, #33	; 0x21
 8004d44:	d109      	bne.n	8004d5a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d56:	611a      	str	r2, [r3, #16]
 8004d58:	e008      	b.n	8004d6c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	f043 0301 	orr.w	r3, r3, #1
 8004d64:	b2da      	uxtb	r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d004      	beq.n	8004d7e <I2C_Master_SB+0x92>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d108      	bne.n	8004d90 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d032      	beq.n	8004dec <I2C_Master_SB+0x100>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d02d      	beq.n	8004dec <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d9e:	605a      	str	r2, [r3, #4]
}
 8004da0:	e024      	b.n	8004dec <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10e      	bne.n	8004dc8 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	11db      	asrs	r3, r3, #7
 8004db2:	b2db      	uxtb	r3, r3
 8004db4:	f003 0306 	and.w	r3, r3, #6
 8004db8:	b2db      	uxtb	r3, r3
 8004dba:	f063 030f 	orn	r3, r3, #15
 8004dbe:	b2da      	uxtb	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	611a      	str	r2, [r3, #16]
}
 8004dc6:	e011      	b.n	8004dec <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d10d      	bne.n	8004dec <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	11db      	asrs	r3, r3, #7
 8004dd8:	b2db      	uxtb	r3, r3
 8004dda:	f003 0306 	and.w	r3, r3, #6
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	f063 030e 	orn	r3, r3, #14
 8004de4:	b2da      	uxtb	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	611a      	str	r2, [r3, #16]
}
 8004dec:	bf00      	nop
 8004dee:	370c      	adds	r7, #12
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr

08004df8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e04:	b2da      	uxtb	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d004      	beq.n	8004e1e <I2C_Master_ADD10+0x26>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d108      	bne.n	8004e30 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00c      	beq.n	8004e40 <I2C_Master_ADD10+0x48>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d007      	beq.n	8004e40 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685a      	ldr	r2, [r3, #4]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e3e:	605a      	str	r2, [r3, #4]
  }
}
 8004e40:	bf00      	nop
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b091      	sub	sp, #68	; 0x44
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e5a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e62:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e68:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b22      	cmp	r3, #34	; 0x22
 8004e74:	f040 8169 	bne.w	800514a <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d10f      	bne.n	8004ea0 <I2C_Master_ADDR+0x54>
 8004e80:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004e84:	2b40      	cmp	r3, #64	; 0x40
 8004e86:	d10b      	bne.n	8004ea0 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e88:	2300      	movs	r3, #0
 8004e8a:	633b      	str	r3, [r7, #48]	; 0x30
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	695b      	ldr	r3, [r3, #20]
 8004e92:	633b      	str	r3, [r7, #48]	; 0x30
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	633b      	str	r3, [r7, #48]	; 0x30
 8004e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e9e:	e160      	b.n	8005162 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d11d      	bne.n	8004ee4 <I2C_Master_ADDR+0x98>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004eb0:	d118      	bne.n	8004ee4 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	695b      	ldr	r3, [r3, #20]
 8004ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	699b      	ldr	r3, [r3, #24]
 8004ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ed6:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004edc:	1c5a      	adds	r2, r3, #1
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	651a      	str	r2, [r3, #80]	; 0x50
 8004ee2:	e13e      	b.n	8005162 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d113      	bne.n	8004f16 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eee:	2300      	movs	r3, #0
 8004ef0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	695b      	ldr	r3, [r3, #20]
 8004ef8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	699b      	ldr	r3, [r3, #24]
 8004f00:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f02:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f12:	601a      	str	r2, [r3, #0]
 8004f14:	e115      	b.n	8005142 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	f040 808a 	bne.w	8005036 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f24:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f28:	d137      	bne.n	8004f9a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f38:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f48:	d113      	bne.n	8004f72 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f58:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	627b      	str	r3, [r7, #36]	; 0x24
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	699b      	ldr	r3, [r3, #24]
 8004f6c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f70:	e0e7      	b.n	8005142 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f72:	2300      	movs	r3, #0
 8004f74:	623b      	str	r3, [r7, #32]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	695b      	ldr	r3, [r3, #20]
 8004f7c:	623b      	str	r3, [r7, #32]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	699b      	ldr	r3, [r3, #24]
 8004f84:	623b      	str	r3, [r7, #32]
 8004f86:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f96:	601a      	str	r2, [r3, #0]
 8004f98:	e0d3      	b.n	8005142 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f9c:	2b08      	cmp	r3, #8
 8004f9e:	d02e      	beq.n	8004ffe <I2C_Master_ADDR+0x1b2>
 8004fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fa2:	2b20      	cmp	r3, #32
 8004fa4:	d02b      	beq.n	8004ffe <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004fa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fa8:	2b12      	cmp	r3, #18
 8004faa:	d102      	bne.n	8004fb2 <I2C_Master_ADDR+0x166>
 8004fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d125      	bne.n	8004ffe <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fb4:	2b04      	cmp	r3, #4
 8004fb6:	d00e      	beq.n	8004fd6 <I2C_Master_ADDR+0x18a>
 8004fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fba:	2b02      	cmp	r3, #2
 8004fbc:	d00b      	beq.n	8004fd6 <I2C_Master_ADDR+0x18a>
 8004fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fc0:	2b10      	cmp	r3, #16
 8004fc2:	d008      	beq.n	8004fd6 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	e007      	b.n	8004fe6 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004fe4:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	61fb      	str	r3, [r7, #28]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	695b      	ldr	r3, [r3, #20]
 8004ff0:	61fb      	str	r3, [r7, #28]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	699b      	ldr	r3, [r3, #24]
 8004ff8:	61fb      	str	r3, [r7, #28]
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	e0a1      	b.n	8005142 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800500c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800500e:	2300      	movs	r3, #0
 8005010:	61bb      	str	r3, [r7, #24]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	61bb      	str	r3, [r7, #24]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	61bb      	str	r3, [r7, #24]
 8005022:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	e085      	b.n	8005142 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800503a:	b29b      	uxth	r3, r3
 800503c:	2b02      	cmp	r3, #2
 800503e:	d14d      	bne.n	80050dc <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005040:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005042:	2b04      	cmp	r3, #4
 8005044:	d016      	beq.n	8005074 <I2C_Master_ADDR+0x228>
 8005046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005048:	2b02      	cmp	r3, #2
 800504a:	d013      	beq.n	8005074 <I2C_Master_ADDR+0x228>
 800504c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800504e:	2b10      	cmp	r3, #16
 8005050:	d010      	beq.n	8005074 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005060:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005070:	601a      	str	r2, [r3, #0]
 8005072:	e007      	b.n	8005084 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005082:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800508e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005092:	d117      	bne.n	80050c4 <I2C_Master_ADDR+0x278>
 8005094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005096:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800509a:	d00b      	beq.n	80050b4 <I2C_Master_ADDR+0x268>
 800509c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d008      	beq.n	80050b4 <I2C_Master_ADDR+0x268>
 80050a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a4:	2b08      	cmp	r3, #8
 80050a6:	d005      	beq.n	80050b4 <I2C_Master_ADDR+0x268>
 80050a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050aa:	2b10      	cmp	r3, #16
 80050ac:	d002      	beq.n	80050b4 <I2C_Master_ADDR+0x268>
 80050ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b0:	2b20      	cmp	r3, #32
 80050b2:	d107      	bne.n	80050c4 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	685a      	ldr	r2, [r3, #4]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80050c2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050c4:	2300      	movs	r3, #0
 80050c6:	617b      	str	r3, [r7, #20]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	617b      	str	r3, [r7, #20]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	699b      	ldr	r3, [r3, #24]
 80050d6:	617b      	str	r3, [r7, #20]
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	e032      	b.n	8005142 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80050ea:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050fa:	d117      	bne.n	800512c <I2C_Master_ADDR+0x2e0>
 80050fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050fe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005102:	d00b      	beq.n	800511c <I2C_Master_ADDR+0x2d0>
 8005104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005106:	2b01      	cmp	r3, #1
 8005108:	d008      	beq.n	800511c <I2C_Master_ADDR+0x2d0>
 800510a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800510c:	2b08      	cmp	r3, #8
 800510e:	d005      	beq.n	800511c <I2C_Master_ADDR+0x2d0>
 8005110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005112:	2b10      	cmp	r3, #16
 8005114:	d002      	beq.n	800511c <I2C_Master_ADDR+0x2d0>
 8005116:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005118:	2b20      	cmp	r3, #32
 800511a:	d107      	bne.n	800512c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800512a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800512c:	2300      	movs	r3, #0
 800512e:	613b      	str	r3, [r7, #16]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	695b      	ldr	r3, [r3, #20]
 8005136:	613b      	str	r3, [r7, #16]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	699b      	ldr	r3, [r3, #24]
 800513e:	613b      	str	r3, [r7, #16]
 8005140:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005148:	e00b      	b.n	8005162 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800514a:	2300      	movs	r3, #0
 800514c:	60fb      	str	r3, [r7, #12]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	60fb      	str	r3, [r7, #12]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	60fb      	str	r3, [r7, #12]
 800515e:	68fb      	ldr	r3, [r7, #12]
}
 8005160:	e7ff      	b.n	8005162 <I2C_Master_ADDR+0x316>
 8005162:	bf00      	nop
 8005164:	3744      	adds	r7, #68	; 0x44
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr

0800516e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800516e:	b580      	push	{r7, lr}
 8005170:	b084      	sub	sp, #16
 8005172:	af00      	add	r7, sp, #0
 8005174:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800517c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005182:	b29b      	uxth	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	d02b      	beq.n	80051e0 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518c:	781a      	ldrb	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005198:	1c5a      	adds	r2, r3, #1
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	3b01      	subs	r3, #1
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d114      	bne.n	80051e0 <I2C_SlaveTransmit_TXE+0x72>
 80051b6:	7bfb      	ldrb	r3, [r7, #15]
 80051b8:	2b29      	cmp	r3, #41	; 0x29
 80051ba:	d111      	bne.n	80051e0 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	685a      	ldr	r2, [r3, #4]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051ca:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2221      	movs	r2, #33	; 0x21
 80051d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2228      	movs	r2, #40	; 0x28
 80051d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f7ff f9fb 	bl	80045d6 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80051e0:	bf00      	nop
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d011      	beq.n	800521e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fe:	781a      	ldrb	r2, [r3, #0]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520a:	1c5a      	adds	r2, r3, #1
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005214:	b29b      	uxth	r3, r3
 8005216:	3b01      	subs	r3, #1
 8005218:	b29a      	uxth	r2, r3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800521e:	bf00      	nop
 8005220:	370c      	adds	r7, #12
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr

0800522a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b084      	sub	sp, #16
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005238:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800523e:	b29b      	uxth	r3, r3
 8005240:	2b00      	cmp	r3, #0
 8005242:	d02c      	beq.n	800529e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	691a      	ldr	r2, [r3, #16]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524e:	b2d2      	uxtb	r2, r2
 8005250:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005256:	1c5a      	adds	r2, r3, #1
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005260:	b29b      	uxth	r3, r3
 8005262:	3b01      	subs	r3, #1
 8005264:	b29a      	uxth	r2, r3
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800526e:	b29b      	uxth	r3, r3
 8005270:	2b00      	cmp	r3, #0
 8005272:	d114      	bne.n	800529e <I2C_SlaveReceive_RXNE+0x74>
 8005274:	7bfb      	ldrb	r3, [r7, #15]
 8005276:	2b2a      	cmp	r3, #42	; 0x2a
 8005278:	d111      	bne.n	800529e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	685a      	ldr	r2, [r3, #4]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005288:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2222      	movs	r2, #34	; 0x22
 800528e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2228      	movs	r2, #40	; 0x28
 8005294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f7fb f98b 	bl	80005b4 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800529e:	bf00      	nop
 80052a0:	3710      	adds	r7, #16
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}

080052a6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80052a6:	b480      	push	{r7}
 80052a8:	b083      	sub	sp, #12
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052b2:	b29b      	uxth	r3, r3
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d012      	beq.n	80052de <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	691a      	ldr	r2, [r3, #16]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c2:	b2d2      	uxtb	r2, r2
 80052c4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	3b01      	subs	r3, #1
 80052d8:	b29a      	uxth	r2, r3
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80052de:	bf00      	nop
 80052e0:	370c      	adds	r7, #12
 80052e2:	46bd      	mov	sp, r7
 80052e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e8:	4770      	bx	lr

080052ea <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b084      	sub	sp, #16
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
 80052f2:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80052f4:	2300      	movs	r3, #0
 80052f6:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005304:	2b28      	cmp	r3, #40	; 0x28
 8005306:	d127      	bne.n	8005358 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	685a      	ldr	r2, [r3, #4]
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005316:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	089b      	lsrs	r3, r3, #2
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b00      	cmp	r3, #0
 8005322:	d101      	bne.n	8005328 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005324:	2301      	movs	r3, #1
 8005326:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	09db      	lsrs	r3, r3, #7
 800532c:	f003 0301 	and.w	r3, r3, #1
 8005330:	2b00      	cmp	r3, #0
 8005332:	d103      	bne.n	800533c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	81bb      	strh	r3, [r7, #12]
 800533a:	e002      	b.n	8005342 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800534a:	89ba      	ldrh	r2, [r7, #12]
 800534c:	7bfb      	ldrb	r3, [r7, #15]
 800534e:	4619      	mov	r1, r3
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f7ff f94a 	bl	80045ea <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005356:	e00e      	b.n	8005376 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005358:	2300      	movs	r3, #0
 800535a:	60bb      	str	r3, [r7, #8]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	60bb      	str	r3, [r7, #8]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	699b      	ldr	r3, [r3, #24]
 800536a:	60bb      	str	r3, [r7, #8]
 800536c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005376:	bf00      	nop
 8005378:	3710      	adds	r7, #16
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
	...

08005380 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800538e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685a      	ldr	r2, [r3, #4]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800539e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80053a0:	2300      	movs	r3, #0
 80053a2:	60bb      	str	r3, [r7, #8]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	60bb      	str	r3, [r7, #8]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f042 0201 	orr.w	r2, r2, #1
 80053ba:	601a      	str	r2, [r3, #0]
 80053bc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053cc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053dc:	d172      	bne.n	80054c4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80053de:	7bfb      	ldrb	r3, [r7, #15]
 80053e0:	2b22      	cmp	r3, #34	; 0x22
 80053e2:	d002      	beq.n	80053ea <I2C_Slave_STOPF+0x6a>
 80053e4:	7bfb      	ldrb	r3, [r7, #15]
 80053e6:	2b2a      	cmp	r3, #42	; 0x2a
 80053e8:	d135      	bne.n	8005456 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	b29a      	uxth	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d005      	beq.n	800540e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	f043 0204 	orr.w	r2, r3, #4
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	685a      	ldr	r2, [r3, #4]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800541c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005422:	4618      	mov	r0, r3
 8005424:	f7fc ffb8 	bl	8002398 <HAL_DMA_GetState>
 8005428:	4603      	mov	r3, r0
 800542a:	2b01      	cmp	r3, #1
 800542c:	d049      	beq.n	80054c2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005432:	4a69      	ldr	r2, [pc, #420]	; (80055d8 <I2C_Slave_STOPF+0x258>)
 8005434:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543a:	4618      	mov	r0, r3
 800543c:	f7fc fe00 	bl	8002040 <HAL_DMA_Abort_IT>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d03d      	beq.n	80054c2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800544a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005450:	4610      	mov	r0, r2
 8005452:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005454:	e035      	b.n	80054c2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	b29a      	uxth	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005468:	b29b      	uxth	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	d005      	beq.n	800547a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005472:	f043 0204 	orr.w	r2, r3, #4
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	685a      	ldr	r2, [r3, #4]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005488:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800548e:	4618      	mov	r0, r3
 8005490:	f7fc ff82 	bl	8002398 <HAL_DMA_GetState>
 8005494:	4603      	mov	r3, r0
 8005496:	2b01      	cmp	r3, #1
 8005498:	d014      	beq.n	80054c4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800549e:	4a4e      	ldr	r2, [pc, #312]	; (80055d8 <I2C_Slave_STOPF+0x258>)
 80054a0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054a6:	4618      	mov	r0, r3
 80054a8:	f7fc fdca 	bl	8002040 <HAL_DMA_Abort_IT>
 80054ac:	4603      	mov	r3, r0
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d008      	beq.n	80054c4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80054bc:	4610      	mov	r0, r2
 80054be:	4798      	blx	r3
 80054c0:	e000      	b.n	80054c4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80054c2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d03e      	beq.n	800554c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	f003 0304 	and.w	r3, r3, #4
 80054d8:	2b04      	cmp	r3, #4
 80054da:	d112      	bne.n	8005502 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	691a      	ldr	r2, [r3, #16]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e6:	b2d2      	uxtb	r2, r2
 80054e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ee:	1c5a      	adds	r2, r3, #1
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054f8:	b29b      	uxth	r3, r3
 80054fa:	3b01      	subs	r3, #1
 80054fc:	b29a      	uxth	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	695b      	ldr	r3, [r3, #20]
 8005508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800550c:	2b40      	cmp	r3, #64	; 0x40
 800550e:	d112      	bne.n	8005536 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	691a      	ldr	r2, [r3, #16]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551a:	b2d2      	uxtb	r2, r2
 800551c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005522:	1c5a      	adds	r2, r3, #1
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800552c:	b29b      	uxth	r3, r3
 800552e:	3b01      	subs	r3, #1
 8005530:	b29a      	uxth	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800553a:	b29b      	uxth	r3, r3
 800553c:	2b00      	cmp	r3, #0
 800553e:	d005      	beq.n	800554c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005544:	f043 0204 	orr.w	r2, r3, #4
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005550:	2b00      	cmp	r3, #0
 8005552:	d003      	beq.n	800555c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 f843 	bl	80055e0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800555a:	e039      	b.n	80055d0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800555c:	7bfb      	ldrb	r3, [r7, #15]
 800555e:	2b2a      	cmp	r3, #42	; 0x2a
 8005560:	d109      	bne.n	8005576 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2228      	movs	r2, #40	; 0x28
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f7fb f81f 	bl	80005b4 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800557c:	b2db      	uxtb	r3, r3
 800557e:	2b28      	cmp	r3, #40	; 0x28
 8005580:	d111      	bne.n	80055a6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a15      	ldr	r2, [pc, #84]	; (80055dc <I2C_Slave_STOPF+0x25c>)
 8005586:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2200      	movs	r2, #0
 800558c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2220      	movs	r2, #32
 8005592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f7ff f831 	bl	8004606 <HAL_I2C_ListenCpltCallback>
}
 80055a4:	e014      	b.n	80055d0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055aa:	2b22      	cmp	r3, #34	; 0x22
 80055ac:	d002      	beq.n	80055b4 <I2C_Slave_STOPF+0x234>
 80055ae:	7bfb      	ldrb	r3, [r7, #15]
 80055b0:	2b22      	cmp	r3, #34	; 0x22
 80055b2:	d10d      	bne.n	80055d0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2220      	movs	r2, #32
 80055be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f7fa fff2 	bl	80005b4 <HAL_I2C_SlaveRxCpltCallback>
}
 80055d0:	bf00      	nop
 80055d2:	3710      	adds	r7, #16
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	08005a69 	.word	0x08005a69
 80055dc:	ffff0000 	.word	0xffff0000

080055e0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ee:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055f6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80055f8:	7bbb      	ldrb	r3, [r7, #14]
 80055fa:	2b10      	cmp	r3, #16
 80055fc:	d002      	beq.n	8005604 <I2C_ITError+0x24>
 80055fe:	7bbb      	ldrb	r3, [r7, #14]
 8005600:	2b40      	cmp	r3, #64	; 0x40
 8005602:	d10a      	bne.n	800561a <I2C_ITError+0x3a>
 8005604:	7bfb      	ldrb	r3, [r7, #15]
 8005606:	2b22      	cmp	r3, #34	; 0x22
 8005608:	d107      	bne.n	800561a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005618:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800561a:	7bfb      	ldrb	r3, [r7, #15]
 800561c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005620:	2b28      	cmp	r3, #40	; 0x28
 8005622:	d107      	bne.n	8005634 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2200      	movs	r2, #0
 8005628:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2228      	movs	r2, #40	; 0x28
 800562e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005632:	e015      	b.n	8005660 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800563e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005642:	d00a      	beq.n	800565a <I2C_ITError+0x7a>
 8005644:	7bfb      	ldrb	r3, [r7, #15]
 8005646:	2b60      	cmp	r3, #96	; 0x60
 8005648:	d007      	beq.n	800565a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2220      	movs	r2, #32
 800564e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800566a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800566e:	d162      	bne.n	8005736 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	685a      	ldr	r2, [r3, #4]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800567e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005684:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005688:	b2db      	uxtb	r3, r3
 800568a:	2b01      	cmp	r3, #1
 800568c:	d020      	beq.n	80056d0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005692:	4a6a      	ldr	r2, [pc, #424]	; (800583c <I2C_ITError+0x25c>)
 8005694:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800569a:	4618      	mov	r0, r3
 800569c:	f7fc fcd0 	bl	8002040 <HAL_DMA_Abort_IT>
 80056a0:	4603      	mov	r3, r0
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	f000 8089 	beq.w	80057ba <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0201 	bic.w	r2, r2, #1
 80056b6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2220      	movs	r2, #32
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80056ca:	4610      	mov	r0, r2
 80056cc:	4798      	blx	r3
 80056ce:	e074      	b.n	80057ba <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d4:	4a59      	ldr	r2, [pc, #356]	; (800583c <I2C_ITError+0x25c>)
 80056d6:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056dc:	4618      	mov	r0, r3
 80056de:	f7fc fcaf 	bl	8002040 <HAL_DMA_Abort_IT>
 80056e2:	4603      	mov	r3, r0
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d068      	beq.n	80057ba <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	695b      	ldr	r3, [r3, #20]
 80056ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056f2:	2b40      	cmp	r3, #64	; 0x40
 80056f4:	d10b      	bne.n	800570e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	691a      	ldr	r2, [r3, #16]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005708:	1c5a      	adds	r2, r3, #1
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f022 0201 	bic.w	r2, r2, #1
 800571c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2220      	movs	r2, #32
 8005722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005730:	4610      	mov	r0, r2
 8005732:	4798      	blx	r3
 8005734:	e041      	b.n	80057ba <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800573c:	b2db      	uxtb	r3, r3
 800573e:	2b60      	cmp	r3, #96	; 0x60
 8005740:	d125      	bne.n	800578e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2220      	movs	r2, #32
 8005746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	695b      	ldr	r3, [r3, #20]
 8005756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800575a:	2b40      	cmp	r3, #64	; 0x40
 800575c:	d10b      	bne.n	8005776 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	691a      	ldr	r2, [r3, #16]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005768:	b2d2      	uxtb	r2, r2
 800576a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005770:	1c5a      	adds	r2, r3, #1
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f022 0201 	bic.w	r2, r2, #1
 8005784:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005786:	6878      	ldr	r0, [r7, #4]
 8005788:	f7fe ff65 	bl	8004656 <HAL_I2C_AbortCpltCallback>
 800578c:	e015      	b.n	80057ba <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	695b      	ldr	r3, [r3, #20]
 8005794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005798:	2b40      	cmp	r3, #64	; 0x40
 800579a:	d10b      	bne.n	80057b4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	691a      	ldr	r2, [r3, #16]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a6:	b2d2      	uxtb	r2, r2
 80057a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ae:	1c5a      	adds	r2, r3, #1
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f7fe ff44 	bl	8004642 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057be:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	f003 0301 	and.w	r3, r3, #1
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d10e      	bne.n	80057e8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d109      	bne.n	80057e8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d104      	bne.n	80057e8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d007      	beq.n	80057f8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	685a      	ldr	r2, [r3, #4]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80057f6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057fe:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005804:	f003 0304 	and.w	r3, r3, #4
 8005808:	2b04      	cmp	r3, #4
 800580a:	d113      	bne.n	8005834 <I2C_ITError+0x254>
 800580c:	7bfb      	ldrb	r3, [r7, #15]
 800580e:	2b28      	cmp	r3, #40	; 0x28
 8005810:	d110      	bne.n	8005834 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a0a      	ldr	r2, [pc, #40]	; (8005840 <I2C_ITError+0x260>)
 8005816:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2220      	movs	r2, #32
 8005822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f7fe fee9 	bl	8004606 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005834:	bf00      	nop
 8005836:	3710      	adds	r7, #16
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}
 800583c:	08005a69 	.word	0x08005a69
 8005840:	ffff0000 	.word	0xffff0000

08005844 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005850:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005858:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005860:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005866:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	685a      	ldr	r2, [r3, #4]
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005876:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800587c:	2b00      	cmp	r3, #0
 800587e:	d003      	beq.n	8005888 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005884:	2200      	movs	r2, #0
 8005886:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588c:	2b00      	cmp	r3, #0
 800588e:	d003      	beq.n	8005898 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005894:	2200      	movs	r2, #0
 8005896:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005898:	7cfb      	ldrb	r3, [r7, #19]
 800589a:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800589e:	2b21      	cmp	r3, #33	; 0x21
 80058a0:	d007      	beq.n	80058b2 <I2C_DMAXferCplt+0x6e>
 80058a2:	7cfb      	ldrb	r3, [r7, #19]
 80058a4:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80058a8:	2b22      	cmp	r3, #34	; 0x22
 80058aa:	d131      	bne.n	8005910 <I2C_DMAXferCplt+0xcc>
 80058ac:	7cbb      	ldrb	r3, [r7, #18]
 80058ae:	2b20      	cmp	r3, #32
 80058b0:	d12e      	bne.n	8005910 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	685a      	ldr	r2, [r3, #4]
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058c0:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	2200      	movs	r2, #0
 80058c6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80058c8:	7cfb      	ldrb	r3, [r7, #19]
 80058ca:	2b29      	cmp	r3, #41	; 0x29
 80058cc:	d10a      	bne.n	80058e4 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	2221      	movs	r2, #33	; 0x21
 80058d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	2228      	movs	r2, #40	; 0x28
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80058dc:	6978      	ldr	r0, [r7, #20]
 80058de:	f7fe fe7a 	bl	80045d6 <HAL_I2C_SlaveTxCpltCallback>
 80058e2:	e00c      	b.n	80058fe <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80058e4:	7cfb      	ldrb	r3, [r7, #19]
 80058e6:	2b2a      	cmp	r3, #42	; 0x2a
 80058e8:	d109      	bne.n	80058fe <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	2222      	movs	r2, #34	; 0x22
 80058ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	2228      	movs	r2, #40	; 0x28
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80058f8:	6978      	ldr	r0, [r7, #20]
 80058fa:	f7fa fe5b 	bl	80005b4 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800590c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800590e:	e06a      	b.n	80059e6 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005916:	b2db      	uxtb	r3, r3
 8005918:	2b00      	cmp	r3, #0
 800591a:	d064      	beq.n	80059e6 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005920:	b29b      	uxth	r3, r3
 8005922:	2b01      	cmp	r3, #1
 8005924:	d107      	bne.n	8005936 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005934:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	685a      	ldr	r2, [r3, #4]
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005944:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800594c:	d009      	beq.n	8005962 <I2C_DMAXferCplt+0x11e>
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2b08      	cmp	r3, #8
 8005952:	d006      	beq.n	8005962 <I2C_DMAXferCplt+0x11e>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800595a:	d002      	beq.n	8005962 <I2C_DMAXferCplt+0x11e>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2b20      	cmp	r3, #32
 8005960:	d107      	bne.n	8005972 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005970:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	685a      	ldr	r2, [r3, #4]
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005980:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	685a      	ldr	r2, [r3, #4]
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005990:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	2200      	movs	r2, #0
 8005996:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599c:	2b00      	cmp	r3, #0
 800599e:	d003      	beq.n	80059a8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80059a0:	6978      	ldr	r0, [r7, #20]
 80059a2:	f7fe fe4e 	bl	8004642 <HAL_I2C_ErrorCallback>
}
 80059a6:	e01e      	b.n	80059e6 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	2220      	movs	r2, #32
 80059ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80059b0:	697b      	ldr	r3, [r7, #20]
 80059b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	2b40      	cmp	r3, #64	; 0x40
 80059ba:	d10a      	bne.n	80059d2 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	2200      	movs	r2, #0
 80059c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	2200      	movs	r2, #0
 80059c8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80059ca:	6978      	ldr	r0, [r7, #20]
 80059cc:	f7fe fe2f 	bl	800462e <HAL_I2C_MemRxCpltCallback>
}
 80059d0:	e009      	b.n	80059e6 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	2212      	movs	r2, #18
 80059de:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80059e0:	6978      	ldr	r0, [r7, #20]
 80059e2:	f7fe fdee 	bl	80045c2 <HAL_I2C_MasterRxCpltCallback>
}
 80059e6:	bf00      	nop
 80059e8:	3718      	adds	r7, #24
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b084      	sub	sp, #16
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059fa:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d003      	beq.n	8005a0c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a08:	2200      	movs	r2, #0
 8005a0a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d003      	beq.n	8005a1c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a18:	2200      	movs	r2, #0
 8005a1a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f7fc fcc9 	bl	80023b4 <HAL_DMA_GetError>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d01b      	beq.n	8005a60 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a36:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2220      	movs	r2, #32
 8005a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a52:	f043 0210 	orr.w	r2, r3, #16
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005a5a:	68f8      	ldr	r0, [r7, #12]
 8005a5c:	f7fe fdf1 	bl	8004642 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005a60:	bf00      	nop
 8005a62:	3710      	adds	r7, #16
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b086      	sub	sp, #24
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a70:	2300      	movs	r3, #0
 8005a72:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a78:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a80:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005a82:	4b4b      	ldr	r3, [pc, #300]	; (8005bb0 <I2C_DMAAbort+0x148>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	08db      	lsrs	r3, r3, #3
 8005a88:	4a4a      	ldr	r2, [pc, #296]	; (8005bb4 <I2C_DMAAbort+0x14c>)
 8005a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a8e:	0a1a      	lsrs	r2, r3, #8
 8005a90:	4613      	mov	r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4413      	add	r3, r2
 8005a96:	00da      	lsls	r2, r3, #3
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d106      	bne.n	8005ab0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aa6:	f043 0220 	orr.w	r2, r3, #32
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8005aae:	e00a      	b.n	8005ac6 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	3b01      	subs	r3, #1
 8005ab4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ac0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ac4:	d0ea      	beq.n	8005a9c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d003      	beq.n	8005ad6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d003      	beq.n	8005ae6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ae6:	697b      	ldr	r3, [r7, #20]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005af4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	2200      	movs	r2, #0
 8005afa:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d003      	beq.n	8005b0c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b08:	2200      	movs	r2, #0
 8005b0a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b18:	2200      	movs	r2, #0
 8005b1a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 0201 	bic.w	r2, r2, #1
 8005b2a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	2b60      	cmp	r3, #96	; 0x60
 8005b36:	d10e      	bne.n	8005b56 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	2220      	movs	r2, #32
 8005b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005b4e:	6978      	ldr	r0, [r7, #20]
 8005b50:	f7fe fd81 	bl	8004656 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005b54:	e027      	b.n	8005ba6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b56:	7cfb      	ldrb	r3, [r7, #19]
 8005b58:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005b5c:	2b28      	cmp	r3, #40	; 0x28
 8005b5e:	d117      	bne.n	8005b90 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f042 0201 	orr.w	r2, r2, #1
 8005b6e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b7e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	2200      	movs	r2, #0
 8005b84:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005b86:	697b      	ldr	r3, [r7, #20]
 8005b88:	2228      	movs	r2, #40	; 0x28
 8005b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005b8e:	e007      	b.n	8005ba0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	2220      	movs	r2, #32
 8005b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005ba0:	6978      	ldr	r0, [r7, #20]
 8005ba2:	f7fe fd4e 	bl	8004642 <HAL_I2C_ErrorCallback>
}
 8005ba6:	bf00      	nop
 8005ba8:	3718      	adds	r7, #24
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	bf00      	nop
 8005bb0:	20000004 	.word	0x20000004
 8005bb4:	14f8b589 	.word	0x14f8b589

08005bb8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b085      	sub	sp, #20
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005bc4:	4b13      	ldr	r3, [pc, #76]	; (8005c14 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	08db      	lsrs	r3, r3, #3
 8005bca:	4a13      	ldr	r2, [pc, #76]	; (8005c18 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8005bd0:	0a1a      	lsrs	r2, r3, #8
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4413      	add	r3, r2
 8005bd8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d107      	bne.n	8005bf6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bea:	f043 0220 	orr.w	r2, r3, #32
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e008      	b.n	8005c08 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c04:	d0e9      	beq.n	8005bda <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3714      	adds	r7, #20
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	20000004 	.word	0x20000004
 8005c18:	14f8b589 	.word	0x14f8b589

08005c1c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c28:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005c2c:	d103      	bne.n	8005c36 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2201      	movs	r2, #1
 8005c32:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005c34:	e007      	b.n	8005c46 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c3a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005c3e:	d102      	bne.n	8005c46 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2208      	movs	r2, #8
 8005c44:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005c46:	bf00      	nop
 8005c48:	370c      	adds	r7, #12
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr

08005c52 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c52:	b480      	push	{r7}
 8005c54:	b083      	sub	sp, #12
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
 8005c5a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	2b20      	cmp	r3, #32
 8005c66:	d129      	bne.n	8005cbc <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2224      	movs	r2, #36	; 0x24
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 0201 	bic.w	r2, r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f022 0210 	bic.w	r2, r2, #16
 8005c8e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	683a      	ldr	r2, [r7, #0]
 8005c9c:	430a      	orrs	r2, r1
 8005c9e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f042 0201 	orr.w	r2, r2, #1
 8005cae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	e000      	b.n	8005cbe <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005cbc:	2302      	movs	r3, #2
  }
}
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	370c      	adds	r7, #12
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr

08005cca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	b085      	sub	sp, #20
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
 8005cd2:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	2b20      	cmp	r3, #32
 8005ce2:	d12a      	bne.n	8005d3a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2224      	movs	r2, #36	; 0x24
 8005ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	681a      	ldr	r2, [r3, #0]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f022 0201 	bic.w	r2, r2, #1
 8005cfa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d02:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005d04:	89fb      	ldrh	r3, [r7, #14]
 8005d06:	f023 030f 	bic.w	r3, r3, #15
 8005d0a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	b29a      	uxth	r2, r3
 8005d10:	89fb      	ldrh	r3, [r7, #14]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	89fa      	ldrh	r2, [r7, #14]
 8005d1c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f042 0201 	orr.w	r2, r2, #1
 8005d2c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2220      	movs	r2, #32
 8005d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005d36:	2300      	movs	r3, #0
 8005d38:	e000      	b.n	8005d3c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005d3a:	2302      	movs	r3, #2
  }
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3714      	adds	r7, #20
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d101      	bne.n	8005d5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e267      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 0301 	and.w	r3, r3, #1
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d075      	beq.n	8005e52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d66:	4b88      	ldr	r3, [pc, #544]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f003 030c 	and.w	r3, r3, #12
 8005d6e:	2b04      	cmp	r3, #4
 8005d70:	d00c      	beq.n	8005d8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d72:	4b85      	ldr	r3, [pc, #532]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d7a:	2b08      	cmp	r3, #8
 8005d7c:	d112      	bne.n	8005da4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d7e:	4b82      	ldr	r3, [pc, #520]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d8a:	d10b      	bne.n	8005da4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d8c:	4b7e      	ldr	r3, [pc, #504]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d05b      	beq.n	8005e50 <HAL_RCC_OscConfig+0x108>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d157      	bne.n	8005e50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e242      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dac:	d106      	bne.n	8005dbc <HAL_RCC_OscConfig+0x74>
 8005dae:	4b76      	ldr	r3, [pc, #472]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4a75      	ldr	r2, [pc, #468]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005db8:	6013      	str	r3, [r2, #0]
 8005dba:	e01d      	b.n	8005df8 <HAL_RCC_OscConfig+0xb0>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005dc4:	d10c      	bne.n	8005de0 <HAL_RCC_OscConfig+0x98>
 8005dc6:	4b70      	ldr	r3, [pc, #448]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a6f      	ldr	r2, [pc, #444]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005dcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005dd0:	6013      	str	r3, [r2, #0]
 8005dd2:	4b6d      	ldr	r3, [pc, #436]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a6c      	ldr	r2, [pc, #432]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ddc:	6013      	str	r3, [r2, #0]
 8005dde:	e00b      	b.n	8005df8 <HAL_RCC_OscConfig+0xb0>
 8005de0:	4b69      	ldr	r3, [pc, #420]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a68      	ldr	r2, [pc, #416]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dea:	6013      	str	r3, [r2, #0]
 8005dec:	4b66      	ldr	r3, [pc, #408]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a65      	ldr	r2, [pc, #404]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005df6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d013      	beq.n	8005e28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e00:	f7fb fe66 	bl	8001ad0 <HAL_GetTick>
 8005e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e06:	e008      	b.n	8005e1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e08:	f7fb fe62 	bl	8001ad0 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	2b64      	cmp	r3, #100	; 0x64
 8005e14:	d901      	bls.n	8005e1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e207      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e1a:	4b5b      	ldr	r3, [pc, #364]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d0f0      	beq.n	8005e08 <HAL_RCC_OscConfig+0xc0>
 8005e26:	e014      	b.n	8005e52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e28:	f7fb fe52 	bl	8001ad0 <HAL_GetTick>
 8005e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e2e:	e008      	b.n	8005e42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e30:	f7fb fe4e 	bl	8001ad0 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b64      	cmp	r3, #100	; 0x64
 8005e3c:	d901      	bls.n	8005e42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e1f3      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e42:	4b51      	ldr	r3, [pc, #324]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d1f0      	bne.n	8005e30 <HAL_RCC_OscConfig+0xe8>
 8005e4e:	e000      	b.n	8005e52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f003 0302 	and.w	r3, r3, #2
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d063      	beq.n	8005f26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e5e:	4b4a      	ldr	r3, [pc, #296]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f003 030c 	and.w	r3, r3, #12
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00b      	beq.n	8005e82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e6a:	4b47      	ldr	r3, [pc, #284]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e72:	2b08      	cmp	r3, #8
 8005e74:	d11c      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e76:	4b44      	ldr	r3, [pc, #272]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d116      	bne.n	8005eb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e82:	4b41      	ldr	r3, [pc, #260]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0302 	and.w	r3, r3, #2
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d005      	beq.n	8005e9a <HAL_RCC_OscConfig+0x152>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d001      	beq.n	8005e9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e1c7      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e9a:	4b3b      	ldr	r3, [pc, #236]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	691b      	ldr	r3, [r3, #16]
 8005ea6:	00db      	lsls	r3, r3, #3
 8005ea8:	4937      	ldr	r1, [pc, #220]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005eae:	e03a      	b.n	8005f26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d020      	beq.n	8005efa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005eb8:	4b34      	ldr	r3, [pc, #208]	; (8005f8c <HAL_RCC_OscConfig+0x244>)
 8005eba:	2201      	movs	r2, #1
 8005ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ebe:	f7fb fe07 	bl	8001ad0 <HAL_GetTick>
 8005ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ec4:	e008      	b.n	8005ed8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ec6:	f7fb fe03 	bl	8001ad0 <HAL_GetTick>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	1ad3      	subs	r3, r2, r3
 8005ed0:	2b02      	cmp	r3, #2
 8005ed2:	d901      	bls.n	8005ed8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	e1a8      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ed8:	4b2b      	ldr	r3, [pc, #172]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0302 	and.w	r3, r3, #2
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d0f0      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ee4:	4b28      	ldr	r3, [pc, #160]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	00db      	lsls	r3, r3, #3
 8005ef2:	4925      	ldr	r1, [pc, #148]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	600b      	str	r3, [r1, #0]
 8005ef8:	e015      	b.n	8005f26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005efa:	4b24      	ldr	r3, [pc, #144]	; (8005f8c <HAL_RCC_OscConfig+0x244>)
 8005efc:	2200      	movs	r2, #0
 8005efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f00:	f7fb fde6 	bl	8001ad0 <HAL_GetTick>
 8005f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f06:	e008      	b.n	8005f1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f08:	f7fb fde2 	bl	8001ad0 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d901      	bls.n	8005f1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e187      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f1a:	4b1b      	ldr	r3, [pc, #108]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d1f0      	bne.n	8005f08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0308 	and.w	r3, r3, #8
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d036      	beq.n	8005fa0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d016      	beq.n	8005f68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f3a:	4b15      	ldr	r3, [pc, #84]	; (8005f90 <HAL_RCC_OscConfig+0x248>)
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f40:	f7fb fdc6 	bl	8001ad0 <HAL_GetTick>
 8005f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f46:	e008      	b.n	8005f5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f48:	f7fb fdc2 	bl	8001ad0 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d901      	bls.n	8005f5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e167      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f5a:	4b0b      	ldr	r3, [pc, #44]	; (8005f88 <HAL_RCC_OscConfig+0x240>)
 8005f5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d0f0      	beq.n	8005f48 <HAL_RCC_OscConfig+0x200>
 8005f66:	e01b      	b.n	8005fa0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f68:	4b09      	ldr	r3, [pc, #36]	; (8005f90 <HAL_RCC_OscConfig+0x248>)
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f6e:	f7fb fdaf 	bl	8001ad0 <HAL_GetTick>
 8005f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f74:	e00e      	b.n	8005f94 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f76:	f7fb fdab 	bl	8001ad0 <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	2b02      	cmp	r3, #2
 8005f82:	d907      	bls.n	8005f94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e150      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
 8005f88:	40023800 	.word	0x40023800
 8005f8c:	42470000 	.word	0x42470000
 8005f90:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f94:	4b88      	ldr	r3, [pc, #544]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8005f96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f98:	f003 0302 	and.w	r3, r3, #2
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1ea      	bne.n	8005f76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0304 	and.w	r3, r3, #4
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f000 8097 	beq.w	80060dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fb2:	4b81      	ldr	r3, [pc, #516]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d10f      	bne.n	8005fde <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	60bb      	str	r3, [r7, #8]
 8005fc2:	4b7d      	ldr	r3, [pc, #500]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8005fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc6:	4a7c      	ldr	r2, [pc, #496]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8005fc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fcc:	6413      	str	r3, [r2, #64]	; 0x40
 8005fce:	4b7a      	ldr	r3, [pc, #488]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8005fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fd6:	60bb      	str	r3, [r7, #8]
 8005fd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fde:	4b77      	ldr	r3, [pc, #476]	; (80061bc <HAL_RCC_OscConfig+0x474>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d118      	bne.n	800601c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fea:	4b74      	ldr	r3, [pc, #464]	; (80061bc <HAL_RCC_OscConfig+0x474>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a73      	ldr	r2, [pc, #460]	; (80061bc <HAL_RCC_OscConfig+0x474>)
 8005ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ff4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ff6:	f7fb fd6b 	bl	8001ad0 <HAL_GetTick>
 8005ffa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ffc:	e008      	b.n	8006010 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ffe:	f7fb fd67 	bl	8001ad0 <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	2b02      	cmp	r3, #2
 800600a:	d901      	bls.n	8006010 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800600c:	2303      	movs	r3, #3
 800600e:	e10c      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006010:	4b6a      	ldr	r3, [pc, #424]	; (80061bc <HAL_RCC_OscConfig+0x474>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006018:	2b00      	cmp	r3, #0
 800601a:	d0f0      	beq.n	8005ffe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	2b01      	cmp	r3, #1
 8006022:	d106      	bne.n	8006032 <HAL_RCC_OscConfig+0x2ea>
 8006024:	4b64      	ldr	r3, [pc, #400]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006026:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006028:	4a63      	ldr	r2, [pc, #396]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800602a:	f043 0301 	orr.w	r3, r3, #1
 800602e:	6713      	str	r3, [r2, #112]	; 0x70
 8006030:	e01c      	b.n	800606c <HAL_RCC_OscConfig+0x324>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	2b05      	cmp	r3, #5
 8006038:	d10c      	bne.n	8006054 <HAL_RCC_OscConfig+0x30c>
 800603a:	4b5f      	ldr	r3, [pc, #380]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800603c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800603e:	4a5e      	ldr	r2, [pc, #376]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006040:	f043 0304 	orr.w	r3, r3, #4
 8006044:	6713      	str	r3, [r2, #112]	; 0x70
 8006046:	4b5c      	ldr	r3, [pc, #368]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800604a:	4a5b      	ldr	r2, [pc, #364]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800604c:	f043 0301 	orr.w	r3, r3, #1
 8006050:	6713      	str	r3, [r2, #112]	; 0x70
 8006052:	e00b      	b.n	800606c <HAL_RCC_OscConfig+0x324>
 8006054:	4b58      	ldr	r3, [pc, #352]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006058:	4a57      	ldr	r2, [pc, #348]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800605a:	f023 0301 	bic.w	r3, r3, #1
 800605e:	6713      	str	r3, [r2, #112]	; 0x70
 8006060:	4b55      	ldr	r3, [pc, #340]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006064:	4a54      	ldr	r2, [pc, #336]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006066:	f023 0304 	bic.w	r3, r3, #4
 800606a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d015      	beq.n	80060a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006074:	f7fb fd2c 	bl	8001ad0 <HAL_GetTick>
 8006078:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800607a:	e00a      	b.n	8006092 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800607c:	f7fb fd28 	bl	8001ad0 <HAL_GetTick>
 8006080:	4602      	mov	r2, r0
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	1ad3      	subs	r3, r2, r3
 8006086:	f241 3288 	movw	r2, #5000	; 0x1388
 800608a:	4293      	cmp	r3, r2
 800608c:	d901      	bls.n	8006092 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800608e:	2303      	movs	r3, #3
 8006090:	e0cb      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006092:	4b49      	ldr	r3, [pc, #292]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006096:	f003 0302 	and.w	r3, r3, #2
 800609a:	2b00      	cmp	r3, #0
 800609c:	d0ee      	beq.n	800607c <HAL_RCC_OscConfig+0x334>
 800609e:	e014      	b.n	80060ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060a0:	f7fb fd16 	bl	8001ad0 <HAL_GetTick>
 80060a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060a6:	e00a      	b.n	80060be <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060a8:	f7fb fd12 	bl	8001ad0 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d901      	bls.n	80060be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e0b5      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060be:	4b3e      	ldr	r3, [pc, #248]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 80060c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060c2:	f003 0302 	and.w	r3, r3, #2
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1ee      	bne.n	80060a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060ca:	7dfb      	ldrb	r3, [r7, #23]
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d105      	bne.n	80060dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060d0:	4b39      	ldr	r3, [pc, #228]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 80060d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d4:	4a38      	ldr	r2, [pc, #224]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 80060d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	699b      	ldr	r3, [r3, #24]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f000 80a1 	beq.w	8006228 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060e6:	4b34      	ldr	r3, [pc, #208]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	f003 030c 	and.w	r3, r3, #12
 80060ee:	2b08      	cmp	r3, #8
 80060f0:	d05c      	beq.n	80061ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	699b      	ldr	r3, [r3, #24]
 80060f6:	2b02      	cmp	r3, #2
 80060f8:	d141      	bne.n	800617e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060fa:	4b31      	ldr	r3, [pc, #196]	; (80061c0 <HAL_RCC_OscConfig+0x478>)
 80060fc:	2200      	movs	r2, #0
 80060fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006100:	f7fb fce6 	bl	8001ad0 <HAL_GetTick>
 8006104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006106:	e008      	b.n	800611a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006108:	f7fb fce2 	bl	8001ad0 <HAL_GetTick>
 800610c:	4602      	mov	r2, r0
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	1ad3      	subs	r3, r2, r3
 8006112:	2b02      	cmp	r3, #2
 8006114:	d901      	bls.n	800611a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006116:	2303      	movs	r3, #3
 8006118:	e087      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800611a:	4b27      	ldr	r3, [pc, #156]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1f0      	bne.n	8006108 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	69da      	ldr	r2, [r3, #28]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6a1b      	ldr	r3, [r3, #32]
 800612e:	431a      	orrs	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006134:	019b      	lsls	r3, r3, #6
 8006136:	431a      	orrs	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613c:	085b      	lsrs	r3, r3, #1
 800613e:	3b01      	subs	r3, #1
 8006140:	041b      	lsls	r3, r3, #16
 8006142:	431a      	orrs	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006148:	061b      	lsls	r3, r3, #24
 800614a:	491b      	ldr	r1, [pc, #108]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 800614c:	4313      	orrs	r3, r2
 800614e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006150:	4b1b      	ldr	r3, [pc, #108]	; (80061c0 <HAL_RCC_OscConfig+0x478>)
 8006152:	2201      	movs	r2, #1
 8006154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006156:	f7fb fcbb 	bl	8001ad0 <HAL_GetTick>
 800615a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800615c:	e008      	b.n	8006170 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800615e:	f7fb fcb7 	bl	8001ad0 <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	2b02      	cmp	r3, #2
 800616a:	d901      	bls.n	8006170 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e05c      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006170:	4b11      	ldr	r3, [pc, #68]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006178:	2b00      	cmp	r3, #0
 800617a:	d0f0      	beq.n	800615e <HAL_RCC_OscConfig+0x416>
 800617c:	e054      	b.n	8006228 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800617e:	4b10      	ldr	r3, [pc, #64]	; (80061c0 <HAL_RCC_OscConfig+0x478>)
 8006180:	2200      	movs	r2, #0
 8006182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006184:	f7fb fca4 	bl	8001ad0 <HAL_GetTick>
 8006188:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800618a:	e008      	b.n	800619e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800618c:	f7fb fca0 	bl	8001ad0 <HAL_GetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	2b02      	cmp	r3, #2
 8006198:	d901      	bls.n	800619e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800619a:	2303      	movs	r3, #3
 800619c:	e045      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800619e:	4b06      	ldr	r3, [pc, #24]	; (80061b8 <HAL_RCC_OscConfig+0x470>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d1f0      	bne.n	800618c <HAL_RCC_OscConfig+0x444>
 80061aa:	e03d      	b.n	8006228 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	699b      	ldr	r3, [r3, #24]
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d107      	bne.n	80061c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e038      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
 80061b8:	40023800 	.word	0x40023800
 80061bc:	40007000 	.word	0x40007000
 80061c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80061c4:	4b1b      	ldr	r3, [pc, #108]	; (8006234 <HAL_RCC_OscConfig+0x4ec>)
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	699b      	ldr	r3, [r3, #24]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d028      	beq.n	8006224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061dc:	429a      	cmp	r2, r3
 80061de:	d121      	bne.n	8006224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d11a      	bne.n	8006224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80061f4:	4013      	ands	r3, r2
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80061fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d111      	bne.n	8006224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800620a:	085b      	lsrs	r3, r3, #1
 800620c:	3b01      	subs	r3, #1
 800620e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006210:	429a      	cmp	r2, r3
 8006212:	d107      	bne.n	8006224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800621e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006220:	429a      	cmp	r2, r3
 8006222:	d001      	beq.n	8006228 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	e000      	b.n	800622a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3718      	adds	r7, #24
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	40023800 	.word	0x40023800

08006238 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d101      	bne.n	800624c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	e0cc      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800624c:	4b68      	ldr	r3, [pc, #416]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 030f 	and.w	r3, r3, #15
 8006254:	683a      	ldr	r2, [r7, #0]
 8006256:	429a      	cmp	r2, r3
 8006258:	d90c      	bls.n	8006274 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800625a:	4b65      	ldr	r3, [pc, #404]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 800625c:	683a      	ldr	r2, [r7, #0]
 800625e:	b2d2      	uxtb	r2, r2
 8006260:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006262:	4b63      	ldr	r3, [pc, #396]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 030f 	and.w	r3, r3, #15
 800626a:	683a      	ldr	r2, [r7, #0]
 800626c:	429a      	cmp	r2, r3
 800626e:	d001      	beq.n	8006274 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e0b8      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0302 	and.w	r3, r3, #2
 800627c:	2b00      	cmp	r3, #0
 800627e:	d020      	beq.n	80062c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 0304 	and.w	r3, r3, #4
 8006288:	2b00      	cmp	r3, #0
 800628a:	d005      	beq.n	8006298 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800628c:	4b59      	ldr	r3, [pc, #356]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 800628e:	689b      	ldr	r3, [r3, #8]
 8006290:	4a58      	ldr	r2, [pc, #352]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006292:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006296:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0308 	and.w	r3, r3, #8
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d005      	beq.n	80062b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062a4:	4b53      	ldr	r3, [pc, #332]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	4a52      	ldr	r2, [pc, #328]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80062ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062b0:	4b50      	ldr	r3, [pc, #320]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	494d      	ldr	r1, [pc, #308]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062be:	4313      	orrs	r3, r2
 80062c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0301 	and.w	r3, r3, #1
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d044      	beq.n	8006358 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	d107      	bne.n	80062e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062d6:	4b47      	ldr	r3, [pc, #284]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d119      	bne.n	8006316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e07f      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d003      	beq.n	80062f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80062f2:	2b03      	cmp	r3, #3
 80062f4:	d107      	bne.n	8006306 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062f6:	4b3f      	ldr	r3, [pc, #252]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d109      	bne.n	8006316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e06f      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006306:	4b3b      	ldr	r3, [pc, #236]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0302 	and.w	r3, r3, #2
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	e067      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006316:	4b37      	ldr	r3, [pc, #220]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f023 0203 	bic.w	r2, r3, #3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	4934      	ldr	r1, [pc, #208]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006324:	4313      	orrs	r3, r2
 8006326:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006328:	f7fb fbd2 	bl	8001ad0 <HAL_GetTick>
 800632c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800632e:	e00a      	b.n	8006346 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006330:	f7fb fbce 	bl	8001ad0 <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	f241 3288 	movw	r2, #5000	; 0x1388
 800633e:	4293      	cmp	r3, r2
 8006340:	d901      	bls.n	8006346 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e04f      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006346:	4b2b      	ldr	r3, [pc, #172]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	f003 020c 	and.w	r2, r3, #12
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	429a      	cmp	r2, r3
 8006356:	d1eb      	bne.n	8006330 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006358:	4b25      	ldr	r3, [pc, #148]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f003 030f 	and.w	r3, r3, #15
 8006360:	683a      	ldr	r2, [r7, #0]
 8006362:	429a      	cmp	r2, r3
 8006364:	d20c      	bcs.n	8006380 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006366:	4b22      	ldr	r3, [pc, #136]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006368:	683a      	ldr	r2, [r7, #0]
 800636a:	b2d2      	uxtb	r2, r2
 800636c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800636e:	4b20      	ldr	r3, [pc, #128]	; (80063f0 <HAL_RCC_ClockConfig+0x1b8>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 030f 	and.w	r3, r3, #15
 8006376:	683a      	ldr	r2, [r7, #0]
 8006378:	429a      	cmp	r2, r3
 800637a:	d001      	beq.n	8006380 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e032      	b.n	80063e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0304 	and.w	r3, r3, #4
 8006388:	2b00      	cmp	r3, #0
 800638a:	d008      	beq.n	800639e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800638c:	4b19      	ldr	r3, [pc, #100]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	4916      	ldr	r1, [pc, #88]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 800639a:	4313      	orrs	r3, r2
 800639c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f003 0308 	and.w	r3, r3, #8
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d009      	beq.n	80063be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063aa:	4b12      	ldr	r3, [pc, #72]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	691b      	ldr	r3, [r3, #16]
 80063b6:	00db      	lsls	r3, r3, #3
 80063b8:	490e      	ldr	r1, [pc, #56]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063be:	f000 f821 	bl	8006404 <HAL_RCC_GetSysClockFreq>
 80063c2:	4602      	mov	r2, r0
 80063c4:	4b0b      	ldr	r3, [pc, #44]	; (80063f4 <HAL_RCC_ClockConfig+0x1bc>)
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	091b      	lsrs	r3, r3, #4
 80063ca:	f003 030f 	and.w	r3, r3, #15
 80063ce:	490a      	ldr	r1, [pc, #40]	; (80063f8 <HAL_RCC_ClockConfig+0x1c0>)
 80063d0:	5ccb      	ldrb	r3, [r1, r3]
 80063d2:	fa22 f303 	lsr.w	r3, r2, r3
 80063d6:	4a09      	ldr	r2, [pc, #36]	; (80063fc <HAL_RCC_ClockConfig+0x1c4>)
 80063d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80063da:	4b09      	ldr	r3, [pc, #36]	; (8006400 <HAL_RCC_ClockConfig+0x1c8>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fb fb32 	bl	8001a48 <HAL_InitTick>

  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	40023c00 	.word	0x40023c00
 80063f4:	40023800 	.word	0x40023800
 80063f8:	080171f4 	.word	0x080171f4
 80063fc:	20000004 	.word	0x20000004
 8006400:	20000008 	.word	0x20000008

08006404 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006408:	b094      	sub	sp, #80	; 0x50
 800640a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800640c:	2300      	movs	r3, #0
 800640e:	647b      	str	r3, [r7, #68]	; 0x44
 8006410:	2300      	movs	r3, #0
 8006412:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006414:	2300      	movs	r3, #0
 8006416:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006418:	2300      	movs	r3, #0
 800641a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800641c:	4b79      	ldr	r3, [pc, #484]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	f003 030c 	and.w	r3, r3, #12
 8006424:	2b08      	cmp	r3, #8
 8006426:	d00d      	beq.n	8006444 <HAL_RCC_GetSysClockFreq+0x40>
 8006428:	2b08      	cmp	r3, #8
 800642a:	f200 80e1 	bhi.w	80065f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <HAL_RCC_GetSysClockFreq+0x34>
 8006432:	2b04      	cmp	r3, #4
 8006434:	d003      	beq.n	800643e <HAL_RCC_GetSysClockFreq+0x3a>
 8006436:	e0db      	b.n	80065f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006438:	4b73      	ldr	r3, [pc, #460]	; (8006608 <HAL_RCC_GetSysClockFreq+0x204>)
 800643a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800643c:	e0db      	b.n	80065f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800643e:	4b73      	ldr	r3, [pc, #460]	; (800660c <HAL_RCC_GetSysClockFreq+0x208>)
 8006440:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006442:	e0d8      	b.n	80065f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006444:	4b6f      	ldr	r3, [pc, #444]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800644c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800644e:	4b6d      	ldr	r3, [pc, #436]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d063      	beq.n	8006522 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800645a:	4b6a      	ldr	r3, [pc, #424]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	099b      	lsrs	r3, r3, #6
 8006460:	2200      	movs	r2, #0
 8006462:	63bb      	str	r3, [r7, #56]	; 0x38
 8006464:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006468:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800646c:	633b      	str	r3, [r7, #48]	; 0x30
 800646e:	2300      	movs	r3, #0
 8006470:	637b      	str	r3, [r7, #52]	; 0x34
 8006472:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006476:	4622      	mov	r2, r4
 8006478:	462b      	mov	r3, r5
 800647a:	f04f 0000 	mov.w	r0, #0
 800647e:	f04f 0100 	mov.w	r1, #0
 8006482:	0159      	lsls	r1, r3, #5
 8006484:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006488:	0150      	lsls	r0, r2, #5
 800648a:	4602      	mov	r2, r0
 800648c:	460b      	mov	r3, r1
 800648e:	4621      	mov	r1, r4
 8006490:	1a51      	subs	r1, r2, r1
 8006492:	6139      	str	r1, [r7, #16]
 8006494:	4629      	mov	r1, r5
 8006496:	eb63 0301 	sbc.w	r3, r3, r1
 800649a:	617b      	str	r3, [r7, #20]
 800649c:	f04f 0200 	mov.w	r2, #0
 80064a0:	f04f 0300 	mov.w	r3, #0
 80064a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064a8:	4659      	mov	r1, fp
 80064aa:	018b      	lsls	r3, r1, #6
 80064ac:	4651      	mov	r1, sl
 80064ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80064b2:	4651      	mov	r1, sl
 80064b4:	018a      	lsls	r2, r1, #6
 80064b6:	4651      	mov	r1, sl
 80064b8:	ebb2 0801 	subs.w	r8, r2, r1
 80064bc:	4659      	mov	r1, fp
 80064be:	eb63 0901 	sbc.w	r9, r3, r1
 80064c2:	f04f 0200 	mov.w	r2, #0
 80064c6:	f04f 0300 	mov.w	r3, #0
 80064ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80064ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80064d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80064d6:	4690      	mov	r8, r2
 80064d8:	4699      	mov	r9, r3
 80064da:	4623      	mov	r3, r4
 80064dc:	eb18 0303 	adds.w	r3, r8, r3
 80064e0:	60bb      	str	r3, [r7, #8]
 80064e2:	462b      	mov	r3, r5
 80064e4:	eb49 0303 	adc.w	r3, r9, r3
 80064e8:	60fb      	str	r3, [r7, #12]
 80064ea:	f04f 0200 	mov.w	r2, #0
 80064ee:	f04f 0300 	mov.w	r3, #0
 80064f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80064f6:	4629      	mov	r1, r5
 80064f8:	024b      	lsls	r3, r1, #9
 80064fa:	4621      	mov	r1, r4
 80064fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006500:	4621      	mov	r1, r4
 8006502:	024a      	lsls	r2, r1, #9
 8006504:	4610      	mov	r0, r2
 8006506:	4619      	mov	r1, r3
 8006508:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800650a:	2200      	movs	r2, #0
 800650c:	62bb      	str	r3, [r7, #40]	; 0x28
 800650e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006510:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006514:	f7f9 febc 	bl	8000290 <__aeabi_uldivmod>
 8006518:	4602      	mov	r2, r0
 800651a:	460b      	mov	r3, r1
 800651c:	4613      	mov	r3, r2
 800651e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006520:	e058      	b.n	80065d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006522:	4b38      	ldr	r3, [pc, #224]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	099b      	lsrs	r3, r3, #6
 8006528:	2200      	movs	r2, #0
 800652a:	4618      	mov	r0, r3
 800652c:	4611      	mov	r1, r2
 800652e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006532:	623b      	str	r3, [r7, #32]
 8006534:	2300      	movs	r3, #0
 8006536:	627b      	str	r3, [r7, #36]	; 0x24
 8006538:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800653c:	4642      	mov	r2, r8
 800653e:	464b      	mov	r3, r9
 8006540:	f04f 0000 	mov.w	r0, #0
 8006544:	f04f 0100 	mov.w	r1, #0
 8006548:	0159      	lsls	r1, r3, #5
 800654a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800654e:	0150      	lsls	r0, r2, #5
 8006550:	4602      	mov	r2, r0
 8006552:	460b      	mov	r3, r1
 8006554:	4641      	mov	r1, r8
 8006556:	ebb2 0a01 	subs.w	sl, r2, r1
 800655a:	4649      	mov	r1, r9
 800655c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006560:	f04f 0200 	mov.w	r2, #0
 8006564:	f04f 0300 	mov.w	r3, #0
 8006568:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800656c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006570:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006574:	ebb2 040a 	subs.w	r4, r2, sl
 8006578:	eb63 050b 	sbc.w	r5, r3, fp
 800657c:	f04f 0200 	mov.w	r2, #0
 8006580:	f04f 0300 	mov.w	r3, #0
 8006584:	00eb      	lsls	r3, r5, #3
 8006586:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800658a:	00e2      	lsls	r2, r4, #3
 800658c:	4614      	mov	r4, r2
 800658e:	461d      	mov	r5, r3
 8006590:	4643      	mov	r3, r8
 8006592:	18e3      	adds	r3, r4, r3
 8006594:	603b      	str	r3, [r7, #0]
 8006596:	464b      	mov	r3, r9
 8006598:	eb45 0303 	adc.w	r3, r5, r3
 800659c:	607b      	str	r3, [r7, #4]
 800659e:	f04f 0200 	mov.w	r2, #0
 80065a2:	f04f 0300 	mov.w	r3, #0
 80065a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80065aa:	4629      	mov	r1, r5
 80065ac:	028b      	lsls	r3, r1, #10
 80065ae:	4621      	mov	r1, r4
 80065b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80065b4:	4621      	mov	r1, r4
 80065b6:	028a      	lsls	r2, r1, #10
 80065b8:	4610      	mov	r0, r2
 80065ba:	4619      	mov	r1, r3
 80065bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065be:	2200      	movs	r2, #0
 80065c0:	61bb      	str	r3, [r7, #24]
 80065c2:	61fa      	str	r2, [r7, #28]
 80065c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065c8:	f7f9 fe62 	bl	8000290 <__aeabi_uldivmod>
 80065cc:	4602      	mov	r2, r0
 80065ce:	460b      	mov	r3, r1
 80065d0:	4613      	mov	r3, r2
 80065d2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80065d4:	4b0b      	ldr	r3, [pc, #44]	; (8006604 <HAL_RCC_GetSysClockFreq+0x200>)
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	0c1b      	lsrs	r3, r3, #16
 80065da:	f003 0303 	and.w	r3, r3, #3
 80065de:	3301      	adds	r3, #1
 80065e0:	005b      	lsls	r3, r3, #1
 80065e2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80065e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80065e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80065ec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80065ee:	e002      	b.n	80065f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80065f0:	4b05      	ldr	r3, [pc, #20]	; (8006608 <HAL_RCC_GetSysClockFreq+0x204>)
 80065f2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80065f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3750      	adds	r7, #80	; 0x50
 80065fc:	46bd      	mov	sp, r7
 80065fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006602:	bf00      	nop
 8006604:	40023800 	.word	0x40023800
 8006608:	00f42400 	.word	0x00f42400
 800660c:	007a1200 	.word	0x007a1200

08006610 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006610:	b480      	push	{r7}
 8006612:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006614:	4b03      	ldr	r3, [pc, #12]	; (8006624 <HAL_RCC_GetHCLKFreq+0x14>)
 8006616:	681b      	ldr	r3, [r3, #0]
}
 8006618:	4618      	mov	r0, r3
 800661a:	46bd      	mov	sp, r7
 800661c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006620:	4770      	bx	lr
 8006622:	bf00      	nop
 8006624:	20000004 	.word	0x20000004

08006628 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800662c:	f7ff fff0 	bl	8006610 <HAL_RCC_GetHCLKFreq>
 8006630:	4602      	mov	r2, r0
 8006632:	4b05      	ldr	r3, [pc, #20]	; (8006648 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	0a9b      	lsrs	r3, r3, #10
 8006638:	f003 0307 	and.w	r3, r3, #7
 800663c:	4903      	ldr	r1, [pc, #12]	; (800664c <HAL_RCC_GetPCLK1Freq+0x24>)
 800663e:	5ccb      	ldrb	r3, [r1, r3]
 8006640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006644:	4618      	mov	r0, r3
 8006646:	bd80      	pop	{r7, pc}
 8006648:	40023800 	.word	0x40023800
 800664c:	08017204 	.word	0x08017204

08006650 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006654:	f7ff ffdc 	bl	8006610 <HAL_RCC_GetHCLKFreq>
 8006658:	4602      	mov	r2, r0
 800665a:	4b05      	ldr	r3, [pc, #20]	; (8006670 <HAL_RCC_GetPCLK2Freq+0x20>)
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	0b5b      	lsrs	r3, r3, #13
 8006660:	f003 0307 	and.w	r3, r3, #7
 8006664:	4903      	ldr	r1, [pc, #12]	; (8006674 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006666:	5ccb      	ldrb	r3, [r1, r3]
 8006668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800666c:	4618      	mov	r0, r3
 800666e:	bd80      	pop	{r7, pc}
 8006670:	40023800 	.word	0x40023800
 8006674:	08017204 	.word	0x08017204

08006678 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b082      	sub	sp, #8
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d101      	bne.n	800668a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	e07b      	b.n	8006782 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668e:	2b00      	cmp	r3, #0
 8006690:	d108      	bne.n	80066a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800669a:	d009      	beq.n	80066b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	61da      	str	r2, [r3, #28]
 80066a2:	e005      	b.n	80066b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d106      	bne.n	80066d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f7fa fd36 	bl	800113c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2202      	movs	r2, #2
 80066d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80066f8:	431a      	orrs	r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	68db      	ldr	r3, [r3, #12]
 80066fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006702:	431a      	orrs	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	691b      	ldr	r3, [r3, #16]
 8006708:	f003 0302 	and.w	r3, r3, #2
 800670c:	431a      	orrs	r2, r3
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	695b      	ldr	r3, [r3, #20]
 8006712:	f003 0301 	and.w	r3, r3, #1
 8006716:	431a      	orrs	r2, r3
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006720:	431a      	orrs	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	69db      	ldr	r3, [r3, #28]
 8006726:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800672a:	431a      	orrs	r2, r3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6a1b      	ldr	r3, [r3, #32]
 8006730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006734:	ea42 0103 	orr.w	r1, r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800673c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	430a      	orrs	r2, r1
 8006746:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	699b      	ldr	r3, [r3, #24]
 800674c:	0c1b      	lsrs	r3, r3, #16
 800674e:	f003 0104 	and.w	r1, r3, #4
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006756:	f003 0210 	and.w	r2, r3, #16
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	430a      	orrs	r2, r1
 8006760:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	69da      	ldr	r2, [r3, #28]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006770:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3708      	adds	r7, #8
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
	...

0800678c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b086      	sub	sp, #24
 8006790:	af00      	add	r7, sp, #0
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	4613      	mov	r3, r2
 8006798:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800679a:	2300      	movs	r3, #0
 800679c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d101      	bne.n	80067ac <HAL_SPI_Transmit_DMA+0x20>
 80067a8:	2302      	movs	r3, #2
 80067aa:	e09b      	b.n	80068e4 <HAL_SPI_Transmit_DMA+0x158>
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	2b01      	cmp	r3, #1
 80067be:	d002      	beq.n	80067c6 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80067c0:	2302      	movs	r3, #2
 80067c2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80067c4:	e089      	b.n	80068da <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d002      	beq.n	80067d2 <HAL_SPI_Transmit_DMA+0x46>
 80067cc:	88fb      	ldrh	r3, [r7, #6]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d102      	bne.n	80067d8 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80067d2:	2301      	movs	r3, #1
 80067d4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80067d6:	e080      	b.n	80068da <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2203      	movs	r2, #3
 80067dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2200      	movs	r2, #0
 80067e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	88fa      	ldrh	r2, [r7, #6]
 80067f0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	88fa      	ldrh	r2, [r7, #6]
 80067f6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2200      	movs	r2, #0
 80067fc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2200      	movs	r2, #0
 8006802:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2200      	movs	r2, #0
 8006808:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2200      	movs	r2, #0
 800680e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2200      	movs	r2, #0
 8006814:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	689b      	ldr	r3, [r3, #8]
 800681a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800681e:	d10f      	bne.n	8006840 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800682e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800683e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006844:	4a29      	ldr	r2, [pc, #164]	; (80068ec <HAL_SPI_Transmit_DMA+0x160>)
 8006846:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800684c:	4a28      	ldr	r2, [pc, #160]	; (80068f0 <HAL_SPI_Transmit_DMA+0x164>)
 800684e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006854:	4a27      	ldr	r2, [pc, #156]	; (80068f4 <HAL_SPI_Transmit_DMA+0x168>)
 8006856:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800685c:	2200      	movs	r2, #0
 800685e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006868:	4619      	mov	r1, r3
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	330c      	adds	r3, #12
 8006870:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006876:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006878:	f7fb fb1a 	bl	8001eb0 <HAL_DMA_Start_IT>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00c      	beq.n	800689c <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006886:	f043 0210 	orr.w	r2, r3, #16
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2201      	movs	r2, #1
 8006896:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800689a:	e01e      	b.n	80068da <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068a6:	2b40      	cmp	r3, #64	; 0x40
 80068a8:	d007      	beq.n	80068ba <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	681a      	ldr	r2, [r3, #0]
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068b8:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	685a      	ldr	r2, [r3, #4]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f042 0220 	orr.w	r2, r2, #32
 80068c8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	685a      	ldr	r2, [r3, #4]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f042 0202 	orr.w	r2, r2, #2
 80068d8:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80068e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3718      	adds	r7, #24
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}
 80068ec:	080070e5 	.word	0x080070e5
 80068f0:	08006f05 	.word	0x08006f05
 80068f4:	08007139 	.word	0x08007139

080068f8 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b086      	sub	sp, #24
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	4613      	mov	r3, r2
 8006904:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006906:	2300      	movs	r3, #0
 8006908:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d110      	bne.n	8006934 <HAL_SPI_Receive_DMA+0x3c>
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800691a:	d10b      	bne.n	8006934 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2204      	movs	r2, #4
 8006920:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8006924:	88fb      	ldrh	r3, [r7, #6]
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	68b9      	ldr	r1, [r7, #8]
 800692a:	68f8      	ldr	r0, [r7, #12]
 800692c:	f000 f8ac 	bl	8006a88 <HAL_SPI_TransmitReceive_DMA>
 8006930:	4603      	mov	r3, r0
 8006932:	e09f      	b.n	8006a74 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800693a:	2b01      	cmp	r3, #1
 800693c:	d101      	bne.n	8006942 <HAL_SPI_Receive_DMA+0x4a>
 800693e:	2302      	movs	r3, #2
 8006940:	e098      	b.n	8006a74 <HAL_SPI_Receive_DMA+0x17c>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006950:	b2db      	uxtb	r3, r3
 8006952:	2b01      	cmp	r3, #1
 8006954:	d002      	beq.n	800695c <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 8006956:	2302      	movs	r3, #2
 8006958:	75fb      	strb	r3, [r7, #23]
    goto error;
 800695a:	e086      	b.n	8006a6a <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d002      	beq.n	8006968 <HAL_SPI_Receive_DMA+0x70>
 8006962:	88fb      	ldrh	r3, [r7, #6]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d102      	bne.n	800696e <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800696c:	e07d      	b.n	8006a6a <HAL_SPI_Receive_DMA+0x172>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2204      	movs	r2, #4
 8006972:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	68ba      	ldr	r2, [r7, #8]
 8006980:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	88fa      	ldrh	r2, [r7, #6]
 8006986:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	88fa      	ldrh	r2, [r7, #6]
 800698c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2200      	movs	r2, #0
 800699e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2200      	movs	r2, #0
 80069a4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069ae:	d10f      	bne.n	80069d0 <HAL_SPI_Receive_DMA+0xd8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681a      	ldr	r2, [r3, #0]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069be:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80069ce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069d4:	4a29      	ldr	r2, [pc, #164]	; (8006a7c <HAL_SPI_Receive_DMA+0x184>)
 80069d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069dc:	4a28      	ldr	r2, [pc, #160]	; (8006a80 <HAL_SPI_Receive_DMA+0x188>)
 80069de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069e4:	4a27      	ldr	r2, [pc, #156]	; (8006a84 <HAL_SPI_Receive_DMA+0x18c>)
 80069e6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069ec:	2200      	movs	r2, #0
 80069ee:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	330c      	adds	r3, #12
 80069fa:	4619      	mov	r1, r3
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a00:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a06:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006a08:	f7fb fa52 	bl	8001eb0 <HAL_DMA_Start_IT>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00c      	beq.n	8006a2c <HAL_SPI_Receive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a16:	f043 0210 	orr.w	r2, r3, #16
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2201      	movs	r2, #1
 8006a26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006a2a:	e01e      	b.n	8006a6a <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a36:	2b40      	cmp	r3, #64	; 0x40
 8006a38:	d007      	beq.n	8006a4a <HAL_SPI_Receive_DMA+0x152>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a48:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	685a      	ldr	r2, [r3, #4]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f042 0220 	orr.w	r2, r2, #32
 8006a58:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	685a      	ldr	r2, [r3, #4]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f042 0201 	orr.w	r2, r2, #1
 8006a68:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a72:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3718      	adds	r7, #24
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	08007101 	.word	0x08007101
 8006a80:	08006fad 	.word	0x08006fad
 8006a84:	08007139 	.word	0x08007139

08006a88 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b086      	sub	sp, #24
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]
 8006a94:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006a96:	2300      	movs	r3, #0
 8006a98:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d101      	bne.n	8006aa8 <HAL_SPI_TransmitReceive_DMA+0x20>
 8006aa4:	2302      	movs	r3, #2
 8006aa6:	e0e3      	b.n	8006c70 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2201      	movs	r2, #1
 8006aac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ab6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006abe:	7dbb      	ldrb	r3, [r7, #22]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d00d      	beq.n	8006ae0 <HAL_SPI_TransmitReceive_DMA+0x58>
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006aca:	d106      	bne.n	8006ada <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d102      	bne.n	8006ada <HAL_SPI_TransmitReceive_DMA+0x52>
 8006ad4:	7dbb      	ldrb	r3, [r7, #22]
 8006ad6:	2b04      	cmp	r3, #4
 8006ad8:	d002      	beq.n	8006ae0 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8006ada:	2302      	movs	r3, #2
 8006adc:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006ade:	e0c2      	b.n	8006c66 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d005      	beq.n	8006af2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d002      	beq.n	8006af2 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006aec:	887b      	ldrh	r3, [r7, #2]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d102      	bne.n	8006af8 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006af6:	e0b6      	b.n	8006c66 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	2b04      	cmp	r3, #4
 8006b02:	d003      	beq.n	8006b0c <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2205      	movs	r2, #5
 8006b08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	68ba      	ldr	r2, [r7, #8]
 8006b16:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	887a      	ldrh	r2, [r7, #2]
 8006b1c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	887a      	ldrh	r2, [r7, #2]
 8006b22:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	687a      	ldr	r2, [r7, #4]
 8006b28:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	887a      	ldrh	r2, [r7, #2]
 8006b2e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	887a      	ldrh	r2, [r7, #2]
 8006b34:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b04      	cmp	r3, #4
 8006b4c:	d108      	bne.n	8006b60 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b52:	4a49      	ldr	r2, [pc, #292]	; (8006c78 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8006b54:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b5a:	4a48      	ldr	r2, [pc, #288]	; (8006c7c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8006b5c:	63da      	str	r2, [r3, #60]	; 0x3c
 8006b5e:	e007      	b.n	8006b70 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b64:	4a46      	ldr	r2, [pc, #280]	; (8006c80 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8006b66:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b6c:	4a45      	ldr	r2, [pc, #276]	; (8006c84 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8006b6e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b74:	4a44      	ldr	r2, [pc, #272]	; (8006c88 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8006b76:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	330c      	adds	r3, #12
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b90:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b96:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006b98:	f7fb f98a 	bl	8001eb0 <HAL_DMA_Start_IT>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d00c      	beq.n	8006bbc <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ba6:	f043 0210 	orr.w	r2, r3, #16
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006bba:	e054      	b.n	8006c66 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	685a      	ldr	r2, [r3, #4]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f042 0201 	orr.w	r2, r2, #1
 8006bca:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bd8:	2200      	movs	r2, #0
 8006bda:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006be0:	2200      	movs	r2, #0
 8006be2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006be8:	2200      	movs	r2, #0
 8006bea:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf4:	4619      	mov	r1, r3
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	330c      	adds	r3, #12
 8006bfc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c02:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006c04:	f7fb f954 	bl	8001eb0 <HAL_DMA_Start_IT>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00c      	beq.n	8006c28 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c12:	f043 0210 	orr.w	r2, r3, #16
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	2201      	movs	r2, #1
 8006c22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006c26:	e01e      	b.n	8006c66 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c32:	2b40      	cmp	r3, #64	; 0x40
 8006c34:	d007      	beq.n	8006c46 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c44:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	685a      	ldr	r2, [r3, #4]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f042 0220 	orr.w	r2, r2, #32
 8006c54:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	685a      	ldr	r2, [r3, #4]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f042 0202 	orr.w	r2, r2, #2
 8006c64:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3718      	adds	r7, #24
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}
 8006c78:	08007101 	.word	0x08007101
 8006c7c:	08006fad 	.word	0x08006fad
 8006c80:	0800711d 	.word	0x0800711d
 8006c84:	08007055 	.word	0x08007055
 8006c88:	08007139 	.word	0x08007139

08006c8c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b088      	sub	sp, #32
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006ca4:	69bb      	ldr	r3, [r7, #24]
 8006ca6:	099b      	lsrs	r3, r3, #6
 8006ca8:	f003 0301 	and.w	r3, r3, #1
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d10f      	bne.n	8006cd0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d00a      	beq.n	8006cd0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006cba:	69fb      	ldr	r3, [r7, #28]
 8006cbc:	099b      	lsrs	r3, r3, #6
 8006cbe:	f003 0301 	and.w	r3, r3, #1
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d004      	beq.n	8006cd0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	4798      	blx	r3
    return;
 8006cce:	e0d7      	b.n	8006e80 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006cd0:	69bb      	ldr	r3, [r7, #24]
 8006cd2:	085b      	lsrs	r3, r3, #1
 8006cd4:	f003 0301 	and.w	r3, r3, #1
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d00a      	beq.n	8006cf2 <HAL_SPI_IRQHandler+0x66>
 8006cdc:	69fb      	ldr	r3, [r7, #28]
 8006cde:	09db      	lsrs	r3, r3, #7
 8006ce0:	f003 0301 	and.w	r3, r3, #1
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d004      	beq.n	8006cf2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	4798      	blx	r3
    return;
 8006cf0:	e0c6      	b.n	8006e80 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006cf2:	69bb      	ldr	r3, [r7, #24]
 8006cf4:	095b      	lsrs	r3, r3, #5
 8006cf6:	f003 0301 	and.w	r3, r3, #1
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d10c      	bne.n	8006d18 <HAL_SPI_IRQHandler+0x8c>
 8006cfe:	69bb      	ldr	r3, [r7, #24]
 8006d00:	099b      	lsrs	r3, r3, #6
 8006d02:	f003 0301 	and.w	r3, r3, #1
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d106      	bne.n	8006d18 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	0a1b      	lsrs	r3, r3, #8
 8006d0e:	f003 0301 	and.w	r3, r3, #1
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f000 80b4 	beq.w	8006e80 <HAL_SPI_IRQHandler+0x1f4>
 8006d18:	69fb      	ldr	r3, [r7, #28]
 8006d1a:	095b      	lsrs	r3, r3, #5
 8006d1c:	f003 0301 	and.w	r3, r3, #1
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 80ad 	beq.w	8006e80 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	099b      	lsrs	r3, r3, #6
 8006d2a:	f003 0301 	and.w	r3, r3, #1
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d023      	beq.n	8006d7a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b03      	cmp	r3, #3
 8006d3c:	d011      	beq.n	8006d62 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d42:	f043 0204 	orr.w	r2, r3, #4
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	617b      	str	r3, [r7, #20]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	68db      	ldr	r3, [r3, #12]
 8006d54:	617b      	str	r3, [r7, #20]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	617b      	str	r3, [r7, #20]
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	e00b      	b.n	8006d7a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d62:	2300      	movs	r3, #0
 8006d64:	613b      	str	r3, [r7, #16]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	613b      	str	r3, [r7, #16]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	613b      	str	r3, [r7, #16]
 8006d76:	693b      	ldr	r3, [r7, #16]
        return;
 8006d78:	e082      	b.n	8006e80 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	095b      	lsrs	r3, r3, #5
 8006d7e:	f003 0301 	and.w	r3, r3, #1
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d014      	beq.n	8006db0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d8a:	f043 0201 	orr.w	r2, r3, #1
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006d92:	2300      	movs	r3, #0
 8006d94:	60fb      	str	r3, [r7, #12]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	60fb      	str	r3, [r7, #12]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	681a      	ldr	r2, [r3, #0]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dac:	601a      	str	r2, [r3, #0]
 8006dae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006db0:	69bb      	ldr	r3, [r7, #24]
 8006db2:	0a1b      	lsrs	r3, r3, #8
 8006db4:	f003 0301 	and.w	r3, r3, #1
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d00c      	beq.n	8006dd6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dc0:	f043 0208 	orr.w	r2, r3, #8
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006dc8:	2300      	movs	r3, #0
 8006dca:	60bb      	str	r3, [r7, #8]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	60bb      	str	r3, [r7, #8]
 8006dd4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d04f      	beq.n	8006e7e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	685a      	ldr	r2, [r3, #4]
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006dec:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2201      	movs	r2, #1
 8006df2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006df6:	69fb      	ldr	r3, [r7, #28]
 8006df8:	f003 0302 	and.w	r3, r3, #2
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d104      	bne.n	8006e0a <HAL_SPI_IRQHandler+0x17e>
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	f003 0301 	and.w	r3, r3, #1
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d034      	beq.n	8006e74 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	685a      	ldr	r2, [r3, #4]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f022 0203 	bic.w	r2, r2, #3
 8006e18:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d011      	beq.n	8006e46 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e26:	4a18      	ldr	r2, [pc, #96]	; (8006e88 <HAL_SPI_IRQHandler+0x1fc>)
 8006e28:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7fb f906 	bl	8002040 <HAL_DMA_Abort_IT>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d005      	beq.n	8006e46 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d016      	beq.n	8006e7c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e52:	4a0d      	ldr	r2, [pc, #52]	; (8006e88 <HAL_SPI_IRQHandler+0x1fc>)
 8006e54:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f7fb f8f0 	bl	8002040 <HAL_DMA_Abort_IT>
 8006e60:	4603      	mov	r3, r0
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00a      	beq.n	8006e7c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e6a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006e72:	e003      	b.n	8006e7c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 f83b 	bl	8006ef0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006e7a:	e000      	b.n	8006e7e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006e7c:	bf00      	nop
    return;
 8006e7e:	bf00      	nop
  }
}
 8006e80:	3720      	adds	r7, #32
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	08007179 	.word	0x08007179

08006e8c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8006e94:	bf00      	nop
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006ea8:	bf00      	nop
 8006eaa:	370c      	adds	r7, #12
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006ebc:	bf00      	nop
 8006ebe:	370c      	adds	r7, #12
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006ed0:	bf00      	nop
 8006ed2:	370c      	adds	r7, #12
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr

08006edc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006ee4:	bf00      	nop
 8006ee6:	370c      	adds	r7, #12
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr

08006ef0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006ef8:	bf00      	nop
 8006efa:	370c      	adds	r7, #12
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b086      	sub	sp, #24
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f10:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f12:	f7fa fddd 	bl	8001ad0 <HAL_GetTick>
 8006f16:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f26:	d03b      	beq.n	8006fa0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	685a      	ldr	r2, [r3, #4]
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f022 0220 	bic.w	r2, r2, #32
 8006f36:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	685a      	ldr	r2, [r3, #4]
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f022 0202 	bic.w	r2, r2, #2
 8006f46:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006f48:	693a      	ldr	r2, [r7, #16]
 8006f4a:	2164      	movs	r1, #100	; 0x64
 8006f4c:	6978      	ldr	r0, [r7, #20]
 8006f4e:	f000 fa15 	bl	800737c <SPI_EndRxTxTransaction>
 8006f52:	4603      	mov	r3, r0
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d005      	beq.n	8006f64 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f5c:	f043 0220 	orr.w	r2, r3, #32
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d10a      	bne.n	8006f82 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	60fb      	str	r3, [r7, #12]
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	60fb      	str	r3, [r7, #12]
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	689b      	ldr	r3, [r3, #8]
 8006f7e:	60fb      	str	r3, [r7, #12]
 8006f80:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	2200      	movs	r2, #0
 8006f86:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d003      	beq.n	8006fa0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006f98:	6978      	ldr	r0, [r7, #20]
 8006f9a:	f7ff ffa9 	bl	8006ef0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006f9e:	e002      	b.n	8006fa6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006fa0:	6978      	ldr	r0, [r7, #20]
 8006fa2:	f7ff ff73 	bl	8006e8c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006fa6:	3718      	adds	r7, #24
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd80      	pop	{r7, pc}

08006fac <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b084      	sub	sp, #16
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006fba:	f7fa fd89 	bl	8001ad0 <HAL_GetTick>
 8006fbe:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fce:	d03b      	beq.n	8007048 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	685a      	ldr	r2, [r3, #4]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f022 0220 	bic.w	r2, r2, #32
 8006fde:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	689b      	ldr	r3, [r3, #8]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d10d      	bne.n	8007004 <SPI_DMAReceiveCplt+0x58>
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ff0:	d108      	bne.n	8007004 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	685a      	ldr	r2, [r3, #4]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f022 0203 	bic.w	r2, r2, #3
 8007000:	605a      	str	r2, [r3, #4]
 8007002:	e007      	b.n	8007014 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	685a      	ldr	r2, [r3, #4]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f022 0201 	bic.w	r2, r2, #1
 8007012:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007014:	68ba      	ldr	r2, [r7, #8]
 8007016:	2164      	movs	r1, #100	; 0x64
 8007018:	68f8      	ldr	r0, [r7, #12]
 800701a:	f000 f949 	bl	80072b0 <SPI_EndRxTransaction>
 800701e:	4603      	mov	r3, r0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d002      	beq.n	800702a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2220      	movs	r2, #32
 8007028:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	2200      	movs	r2, #0
 800702e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800703c:	2b00      	cmp	r3, #0
 800703e:	d003      	beq.n	8007048 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007040:	68f8      	ldr	r0, [r7, #12]
 8007042:	f7ff ff55 	bl	8006ef0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007046:	e002      	b.n	800704e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8007048:	68f8      	ldr	r0, [r7, #12]
 800704a:	f7f9 faa3 	bl	8000594 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007060:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007062:	f7fa fd35 	bl	8001ad0 <HAL_GetTick>
 8007066:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007072:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007076:	d02f      	beq.n	80070d8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	685a      	ldr	r2, [r3, #4]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f022 0220 	bic.w	r2, r2, #32
 8007086:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007088:	68ba      	ldr	r2, [r7, #8]
 800708a:	2164      	movs	r1, #100	; 0x64
 800708c:	68f8      	ldr	r0, [r7, #12]
 800708e:	f000 f975 	bl	800737c <SPI_EndRxTxTransaction>
 8007092:	4603      	mov	r3, r0
 8007094:	2b00      	cmp	r3, #0
 8007096:	d005      	beq.n	80070a4 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800709c:	f043 0220 	orr.w	r2, r3, #32
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	685a      	ldr	r2, [r3, #4]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f022 0203 	bic.w	r2, r2, #3
 80070b2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d003      	beq.n	80070d8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f7ff ff0d 	bl	8006ef0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80070d6:	e002      	b.n	80070de <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80070d8:	68f8      	ldr	r0, [r7, #12]
 80070da:	f7ff fee1 	bl	8006ea0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80070de:	3710      	adds	r7, #16
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80070f2:	68f8      	ldr	r0, [r7, #12]
 80070f4:	f7ff fede 	bl	8006eb4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80070f8:	bf00      	nop
 80070fa:	3710      	adds	r7, #16
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}

08007100 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b084      	sub	sp, #16
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800710c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f7ff feda 	bl	8006ec8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007114:	bf00      	nop
 8007116:	3710      	adds	r7, #16
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}

0800711c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007128:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800712a:	68f8      	ldr	r0, [r7, #12]
 800712c:	f7ff fed6 	bl	8006edc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007130:	bf00      	nop
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007144:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	685a      	ldr	r2, [r3, #4]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f022 0203 	bic.w	r2, r2, #3
 8007154:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800715a:	f043 0210 	orr.w	r2, r3, #16
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2201      	movs	r2, #1
 8007166:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800716a:	68f8      	ldr	r0, [r7, #12]
 800716c:	f7ff fec0 	bl	8006ef0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007170:	bf00      	nop
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}

08007178 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007184:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2200      	movs	r2, #0
 800718a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2200      	movs	r2, #0
 8007190:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007192:	68f8      	ldr	r0, [r7, #12]
 8007194:	f7ff feac 	bl	8006ef0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007198:	bf00      	nop
 800719a:	3710      	adds	r7, #16
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b088      	sub	sp, #32
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	603b      	str	r3, [r7, #0]
 80071ac:	4613      	mov	r3, r2
 80071ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80071b0:	f7fa fc8e 	bl	8001ad0 <HAL_GetTick>
 80071b4:	4602      	mov	r2, r0
 80071b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071b8:	1a9b      	subs	r3, r3, r2
 80071ba:	683a      	ldr	r2, [r7, #0]
 80071bc:	4413      	add	r3, r2
 80071be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80071c0:	f7fa fc86 	bl	8001ad0 <HAL_GetTick>
 80071c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80071c6:	4b39      	ldr	r3, [pc, #228]	; (80072ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	015b      	lsls	r3, r3, #5
 80071cc:	0d1b      	lsrs	r3, r3, #20
 80071ce:	69fa      	ldr	r2, [r7, #28]
 80071d0:	fb02 f303 	mul.w	r3, r2, r3
 80071d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80071d6:	e054      	b.n	8007282 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071de:	d050      	beq.n	8007282 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80071e0:	f7fa fc76 	bl	8001ad0 <HAL_GetTick>
 80071e4:	4602      	mov	r2, r0
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	1ad3      	subs	r3, r2, r3
 80071ea:	69fa      	ldr	r2, [r7, #28]
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d902      	bls.n	80071f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d13d      	bne.n	8007272 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	685a      	ldr	r2, [r3, #4]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007204:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	685b      	ldr	r3, [r3, #4]
 800720a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800720e:	d111      	bne.n	8007234 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007218:	d004      	beq.n	8007224 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007222:	d107      	bne.n	8007234 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681a      	ldr	r2, [r3, #0]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007232:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007238:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800723c:	d10f      	bne.n	800725e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800724c:	601a      	str	r2, [r3, #0]
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800725c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2201      	movs	r2, #1
 8007262:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2200      	movs	r2, #0
 800726a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800726e:	2303      	movs	r3, #3
 8007270:	e017      	b.n	80072a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d101      	bne.n	800727c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007278:	2300      	movs	r3, #0
 800727a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	3b01      	subs	r3, #1
 8007280:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	689a      	ldr	r2, [r3, #8]
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	4013      	ands	r3, r2
 800728c:	68ba      	ldr	r2, [r7, #8]
 800728e:	429a      	cmp	r2, r3
 8007290:	bf0c      	ite	eq
 8007292:	2301      	moveq	r3, #1
 8007294:	2300      	movne	r3, #0
 8007296:	b2db      	uxtb	r3, r3
 8007298:	461a      	mov	r2, r3
 800729a:	79fb      	ldrb	r3, [r7, #7]
 800729c:	429a      	cmp	r2, r3
 800729e:	d19b      	bne.n	80071d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80072a0:	2300      	movs	r3, #0
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3720      	adds	r7, #32
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
 80072aa:	bf00      	nop
 80072ac:	20000004 	.word	0x20000004

080072b0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b086      	sub	sp, #24
 80072b4:	af02      	add	r7, sp, #8
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	60b9      	str	r1, [r7, #8]
 80072ba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072c4:	d111      	bne.n	80072ea <SPI_EndRxTransaction+0x3a>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	689b      	ldr	r3, [r3, #8]
 80072ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072ce:	d004      	beq.n	80072da <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072d8:	d107      	bne.n	80072ea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072e8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072f2:	d12a      	bne.n	800734a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072fc:	d012      	beq.n	8007324 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	2200      	movs	r2, #0
 8007306:	2180      	movs	r1, #128	; 0x80
 8007308:	68f8      	ldr	r0, [r7, #12]
 800730a:	f7ff ff49 	bl	80071a0 <SPI_WaitFlagStateUntilTimeout>
 800730e:	4603      	mov	r3, r0
 8007310:	2b00      	cmp	r3, #0
 8007312:	d02d      	beq.n	8007370 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007318:	f043 0220 	orr.w	r2, r3, #32
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007320:	2303      	movs	r3, #3
 8007322:	e026      	b.n	8007372 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	9300      	str	r3, [sp, #0]
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	2200      	movs	r2, #0
 800732c:	2101      	movs	r1, #1
 800732e:	68f8      	ldr	r0, [r7, #12]
 8007330:	f7ff ff36 	bl	80071a0 <SPI_WaitFlagStateUntilTimeout>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d01a      	beq.n	8007370 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800733e:	f043 0220 	orr.w	r2, r3, #32
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007346:	2303      	movs	r3, #3
 8007348:	e013      	b.n	8007372 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	9300      	str	r3, [sp, #0]
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	2200      	movs	r2, #0
 8007352:	2101      	movs	r1, #1
 8007354:	68f8      	ldr	r0, [r7, #12]
 8007356:	f7ff ff23 	bl	80071a0 <SPI_WaitFlagStateUntilTimeout>
 800735a:	4603      	mov	r3, r0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d007      	beq.n	8007370 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007364:	f043 0220 	orr.w	r2, r3, #32
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800736c:	2303      	movs	r3, #3
 800736e:	e000      	b.n	8007372 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007370:	2300      	movs	r3, #0
}
 8007372:	4618      	mov	r0, r3
 8007374:	3710      	adds	r7, #16
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}
	...

0800737c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b088      	sub	sp, #32
 8007380:	af02      	add	r7, sp, #8
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007388:	4b1b      	ldr	r3, [pc, #108]	; (80073f8 <SPI_EndRxTxTransaction+0x7c>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a1b      	ldr	r2, [pc, #108]	; (80073fc <SPI_EndRxTxTransaction+0x80>)
 800738e:	fba2 2303 	umull	r2, r3, r2, r3
 8007392:	0d5b      	lsrs	r3, r3, #21
 8007394:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007398:	fb02 f303 	mul.w	r3, r2, r3
 800739c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073a6:	d112      	bne.n	80073ce <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	9300      	str	r3, [sp, #0]
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	2200      	movs	r2, #0
 80073b0:	2180      	movs	r1, #128	; 0x80
 80073b2:	68f8      	ldr	r0, [r7, #12]
 80073b4:	f7ff fef4 	bl	80071a0 <SPI_WaitFlagStateUntilTimeout>
 80073b8:	4603      	mov	r3, r0
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d016      	beq.n	80073ec <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073c2:	f043 0220 	orr.w	r2, r3, #32
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80073ca:	2303      	movs	r3, #3
 80073cc:	e00f      	b.n	80073ee <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d00a      	beq.n	80073ea <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	3b01      	subs	r3, #1
 80073d8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073e4:	2b80      	cmp	r3, #128	; 0x80
 80073e6:	d0f2      	beq.n	80073ce <SPI_EndRxTxTransaction+0x52>
 80073e8:	e000      	b.n	80073ec <SPI_EndRxTxTransaction+0x70>
        break;
 80073ea:	bf00      	nop
  }

  return HAL_OK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	3718      	adds	r7, #24
 80073f2:	46bd      	mov	sp, r7
 80073f4:	bd80      	pop	{r7, pc}
 80073f6:	bf00      	nop
 80073f8:	20000004 	.word	0x20000004
 80073fc:	165e9f81 	.word	0x165e9f81

08007400 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b082      	sub	sp, #8
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d101      	bne.n	8007412 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	e03f      	b.n	8007492 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007418:	b2db      	uxtb	r3, r3
 800741a:	2b00      	cmp	r3, #0
 800741c:	d106      	bne.n	800742c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f7f9 ffba 	bl	80013a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2224      	movs	r2, #36	; 0x24
 8007430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68da      	ldr	r2, [r3, #12]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007442:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 ff49 	bl	80082dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	691a      	ldr	r2, [r3, #16]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007458:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	695a      	ldr	r2, [r3, #20]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007468:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68da      	ldr	r2, [r3, #12]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007478:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2220      	movs	r2, #32
 8007484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2220      	movs	r2, #32
 800748c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007490:	2300      	movs	r3, #0
}
 8007492:	4618      	mov	r0, r3
 8007494:	3708      	adds	r7, #8
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}
	...

0800749c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b08c      	sub	sp, #48	; 0x30
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	60f8      	str	r0, [r7, #12]
 80074a4:	60b9      	str	r1, [r7, #8]
 80074a6:	4613      	mov	r3, r2
 80074a8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	2b20      	cmp	r3, #32
 80074b4:	d165      	bne.n	8007582 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d002      	beq.n	80074c2 <HAL_UART_Transmit_DMA+0x26>
 80074bc:	88fb      	ldrh	r3, [r7, #6]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e05e      	b.n	8007584 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d101      	bne.n	80074d4 <HAL_UART_Transmit_DMA+0x38>
 80074d0:	2302      	movs	r3, #2
 80074d2:	e057      	b.n	8007584 <HAL_UART_Transmit_DMA+0xe8>
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	2201      	movs	r2, #1
 80074d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	88fa      	ldrh	r2, [r7, #6]
 80074e6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	88fa      	ldrh	r2, [r7, #6]
 80074ec:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2200      	movs	r2, #0
 80074f2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2221      	movs	r2, #33	; 0x21
 80074f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007500:	4a22      	ldr	r2, [pc, #136]	; (800758c <HAL_UART_Transmit_DMA+0xf0>)
 8007502:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007508:	4a21      	ldr	r2, [pc, #132]	; (8007590 <HAL_UART_Transmit_DMA+0xf4>)
 800750a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007510:	4a20      	ldr	r2, [pc, #128]	; (8007594 <HAL_UART_Transmit_DMA+0xf8>)
 8007512:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007518:	2200      	movs	r2, #0
 800751a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800751c:	f107 0308 	add.w	r3, r7, #8
 8007520:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007528:	6819      	ldr	r1, [r3, #0]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	3304      	adds	r3, #4
 8007530:	461a      	mov	r2, r3
 8007532:	88fb      	ldrh	r3, [r7, #6]
 8007534:	f7fa fcbc 	bl	8001eb0 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007540:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2200      	movs	r2, #0
 8007546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	3314      	adds	r3, #20
 8007550:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	e853 3f00 	ldrex	r3, [r3]
 8007558:	617b      	str	r3, [r7, #20]
   return(result);
 800755a:	697b      	ldr	r3, [r7, #20]
 800755c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007560:	62bb      	str	r3, [r7, #40]	; 0x28
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	3314      	adds	r3, #20
 8007568:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800756a:	627a      	str	r2, [r7, #36]	; 0x24
 800756c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756e:	6a39      	ldr	r1, [r7, #32]
 8007570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007572:	e841 2300 	strex	r3, r2, [r1]
 8007576:	61fb      	str	r3, [r7, #28]
   return(result);
 8007578:	69fb      	ldr	r3, [r7, #28]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1e5      	bne.n	800754a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800757e:	2300      	movs	r3, #0
 8007580:	e000      	b.n	8007584 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8007582:	2302      	movs	r3, #2
  }
}
 8007584:	4618      	mov	r0, r3
 8007586:	3730      	adds	r7, #48	; 0x30
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}
 800758c:	08007b7d 	.word	0x08007b7d
 8007590:	08007c17 	.word	0x08007c17
 8007594:	08007d8f 	.word	0x08007d8f

08007598 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	4613      	mov	r3, r2
 80075a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	2b20      	cmp	r3, #32
 80075b0:	d11d      	bne.n	80075ee <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d002      	beq.n	80075be <HAL_UART_Receive_DMA+0x26>
 80075b8:	88fb      	ldrh	r3, [r7, #6]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d101      	bne.n	80075c2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	e016      	b.n	80075f0 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075c8:	2b01      	cmp	r3, #1
 80075ca:	d101      	bne.n	80075d0 <HAL_UART_Receive_DMA+0x38>
 80075cc:	2302      	movs	r3, #2
 80075ce:	e00f      	b.n	80075f0 <HAL_UART_Receive_DMA+0x58>
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	2200      	movs	r2, #0
 80075dc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80075de:	88fb      	ldrh	r3, [r7, #6]
 80075e0:	461a      	mov	r2, r3
 80075e2:	68b9      	ldr	r1, [r7, #8]
 80075e4:	68f8      	ldr	r0, [r7, #12]
 80075e6:	f000 fc1d 	bl	8007e24 <UART_Start_Receive_DMA>
 80075ea:	4603      	mov	r3, r0
 80075ec:	e000      	b.n	80075f0 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80075ee:	2302      	movs	r3, #2
  }
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3710      	adds	r7, #16
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bd80      	pop	{r7, pc}

080075f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b0ba      	sub	sp, #232	; 0xe8
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	695b      	ldr	r3, [r3, #20]
 800761a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800761e:	2300      	movs	r3, #0
 8007620:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007624:	2300      	movs	r3, #0
 8007626:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800762a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800762e:	f003 030f 	and.w	r3, r3, #15
 8007632:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007636:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800763a:	2b00      	cmp	r3, #0
 800763c:	d10f      	bne.n	800765e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800763e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007642:	f003 0320 	and.w	r3, r3, #32
 8007646:	2b00      	cmp	r3, #0
 8007648:	d009      	beq.n	800765e <HAL_UART_IRQHandler+0x66>
 800764a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800764e:	f003 0320 	and.w	r3, r3, #32
 8007652:	2b00      	cmp	r3, #0
 8007654:	d003      	beq.n	800765e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 fd85 	bl	8008166 <UART_Receive_IT>
      return;
 800765c:	e256      	b.n	8007b0c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800765e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007662:	2b00      	cmp	r3, #0
 8007664:	f000 80de 	beq.w	8007824 <HAL_UART_IRQHandler+0x22c>
 8007668:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800766c:	f003 0301 	and.w	r3, r3, #1
 8007670:	2b00      	cmp	r3, #0
 8007672:	d106      	bne.n	8007682 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007678:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800767c:	2b00      	cmp	r3, #0
 800767e:	f000 80d1 	beq.w	8007824 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007686:	f003 0301 	and.w	r3, r3, #1
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00b      	beq.n	80076a6 <HAL_UART_IRQHandler+0xae>
 800768e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007696:	2b00      	cmp	r3, #0
 8007698:	d005      	beq.n	80076a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800769e:	f043 0201 	orr.w	r2, r3, #1
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80076a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076aa:	f003 0304 	and.w	r3, r3, #4
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00b      	beq.n	80076ca <HAL_UART_IRQHandler+0xd2>
 80076b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076b6:	f003 0301 	and.w	r3, r3, #1
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d005      	beq.n	80076ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076c2:	f043 0202 	orr.w	r2, r3, #2
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80076ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076ce:	f003 0302 	and.w	r3, r3, #2
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d00b      	beq.n	80076ee <HAL_UART_IRQHandler+0xf6>
 80076d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d005      	beq.n	80076ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e6:	f043 0204 	orr.w	r2, r3, #4
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80076ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076f2:	f003 0308 	and.w	r3, r3, #8
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d011      	beq.n	800771e <HAL_UART_IRQHandler+0x126>
 80076fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076fe:	f003 0320 	and.w	r3, r3, #32
 8007702:	2b00      	cmp	r3, #0
 8007704:	d105      	bne.n	8007712 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007706:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800770a:	f003 0301 	and.w	r3, r3, #1
 800770e:	2b00      	cmp	r3, #0
 8007710:	d005      	beq.n	800771e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007716:	f043 0208 	orr.w	r2, r3, #8
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007722:	2b00      	cmp	r3, #0
 8007724:	f000 81ed 	beq.w	8007b02 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800772c:	f003 0320 	and.w	r3, r3, #32
 8007730:	2b00      	cmp	r3, #0
 8007732:	d008      	beq.n	8007746 <HAL_UART_IRQHandler+0x14e>
 8007734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007738:	f003 0320 	and.w	r3, r3, #32
 800773c:	2b00      	cmp	r3, #0
 800773e:	d002      	beq.n	8007746 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f000 fd10 	bl	8008166 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	695b      	ldr	r3, [r3, #20]
 800774c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007750:	2b40      	cmp	r3, #64	; 0x40
 8007752:	bf0c      	ite	eq
 8007754:	2301      	moveq	r3, #1
 8007756:	2300      	movne	r3, #0
 8007758:	b2db      	uxtb	r3, r3
 800775a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007762:	f003 0308 	and.w	r3, r3, #8
 8007766:	2b00      	cmp	r3, #0
 8007768:	d103      	bne.n	8007772 <HAL_UART_IRQHandler+0x17a>
 800776a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800776e:	2b00      	cmp	r3, #0
 8007770:	d04f      	beq.n	8007812 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f000 fc18 	bl	8007fa8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	695b      	ldr	r3, [r3, #20]
 800777e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007782:	2b40      	cmp	r3, #64	; 0x40
 8007784:	d141      	bne.n	800780a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	3314      	adds	r3, #20
 800778c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007790:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007794:	e853 3f00 	ldrex	r3, [r3]
 8007798:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800779c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80077a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	3314      	adds	r3, #20
 80077ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80077b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80077b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80077be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80077c2:	e841 2300 	strex	r3, r2, [r1]
 80077c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80077ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d1d9      	bne.n	8007786 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d013      	beq.n	8007802 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077de:	4a7d      	ldr	r2, [pc, #500]	; (80079d4 <HAL_UART_IRQHandler+0x3dc>)
 80077e0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077e6:	4618      	mov	r0, r3
 80077e8:	f7fa fc2a 	bl	8002040 <HAL_DMA_Abort_IT>
 80077ec:	4603      	mov	r3, r0
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d016      	beq.n	8007820 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077f8:	687a      	ldr	r2, [r7, #4]
 80077fa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80077fc:	4610      	mov	r0, r2
 80077fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007800:	e00e      	b.n	8007820 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f9a4 	bl	8007b50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007808:	e00a      	b.n	8007820 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 f9a0 	bl	8007b50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007810:	e006      	b.n	8007820 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f99c 	bl	8007b50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800781e:	e170      	b.n	8007b02 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007820:	bf00      	nop
    return;
 8007822:	e16e      	b.n	8007b02 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007828:	2b01      	cmp	r3, #1
 800782a:	f040 814a 	bne.w	8007ac2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800782e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007832:	f003 0310 	and.w	r3, r3, #16
 8007836:	2b00      	cmp	r3, #0
 8007838:	f000 8143 	beq.w	8007ac2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800783c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007840:	f003 0310 	and.w	r3, r3, #16
 8007844:	2b00      	cmp	r3, #0
 8007846:	f000 813c 	beq.w	8007ac2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800784a:	2300      	movs	r3, #0
 800784c:	60bb      	str	r3, [r7, #8]
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	60bb      	str	r3, [r7, #8]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	685b      	ldr	r3, [r3, #4]
 800785c:	60bb      	str	r3, [r7, #8]
 800785e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	695b      	ldr	r3, [r3, #20]
 8007866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800786a:	2b40      	cmp	r3, #64	; 0x40
 800786c:	f040 80b4 	bne.w	80079d8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800787c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007880:	2b00      	cmp	r3, #0
 8007882:	f000 8140 	beq.w	8007b06 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800788a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800788e:	429a      	cmp	r2, r3
 8007890:	f080 8139 	bcs.w	8007b06 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800789a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a0:	69db      	ldr	r3, [r3, #28]
 80078a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078a6:	f000 8088 	beq.w	80079ba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	330c      	adds	r3, #12
 80078b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80078b8:	e853 3f00 	ldrex	r3, [r3]
 80078bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80078c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80078c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	330c      	adds	r3, #12
 80078d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80078d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80078da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078de:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80078e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80078e6:	e841 2300 	strex	r3, r2, [r1]
 80078ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80078ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1d9      	bne.n	80078aa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	3314      	adds	r3, #20
 80078fc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007900:	e853 3f00 	ldrex	r3, [r3]
 8007904:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007906:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007908:	f023 0301 	bic.w	r3, r3, #1
 800790c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	3314      	adds	r3, #20
 8007916:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800791a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800791e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007920:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007922:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007926:	e841 2300 	strex	r3, r2, [r1]
 800792a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800792c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1e1      	bne.n	80078f6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	3314      	adds	r3, #20
 8007938:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800793a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800793c:	e853 3f00 	ldrex	r3, [r3]
 8007940:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007942:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007944:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007948:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	3314      	adds	r3, #20
 8007952:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007956:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007958:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800795a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800795c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800795e:	e841 2300 	strex	r3, r2, [r1]
 8007962:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007964:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007966:	2b00      	cmp	r3, #0
 8007968:	d1e3      	bne.n	8007932 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2220      	movs	r2, #32
 800796e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2200      	movs	r2, #0
 8007976:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	330c      	adds	r3, #12
 800797e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007980:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007982:	e853 3f00 	ldrex	r3, [r3]
 8007986:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007988:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800798a:	f023 0310 	bic.w	r3, r3, #16
 800798e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	330c      	adds	r3, #12
 8007998:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800799c:	65ba      	str	r2, [r7, #88]	; 0x58
 800799e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80079a2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80079a4:	e841 2300 	strex	r3, r2, [r1]
 80079a8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80079aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d1e3      	bne.n	8007978 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b4:	4618      	mov	r0, r3
 80079b6:	f7fa fad3 	bl	8001f60 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	1ad3      	subs	r3, r2, r3
 80079c6:	b29b      	uxth	r3, r3
 80079c8:	4619      	mov	r1, r3
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 f8ca 	bl	8007b64 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80079d0:	e099      	b.n	8007b06 <HAL_UART_IRQHandler+0x50e>
 80079d2:	bf00      	nop
 80079d4:	0800806f 	.word	0x0800806f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80079ec:	b29b      	uxth	r3, r3
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	f000 808b 	beq.w	8007b0a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80079f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	f000 8086 	beq.w	8007b0a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	330c      	adds	r3, #12
 8007a04:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a08:	e853 3f00 	ldrex	r3, [r3]
 8007a0c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007a0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a10:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a14:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	330c      	adds	r3, #12
 8007a1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007a22:	647a      	str	r2, [r7, #68]	; 0x44
 8007a24:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a26:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007a28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007a2a:	e841 2300 	strex	r3, r2, [r1]
 8007a2e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007a30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1e3      	bne.n	80079fe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	3314      	adds	r3, #20
 8007a3c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a40:	e853 3f00 	ldrex	r3, [r3]
 8007a44:	623b      	str	r3, [r7, #32]
   return(result);
 8007a46:	6a3b      	ldr	r3, [r7, #32]
 8007a48:	f023 0301 	bic.w	r3, r3, #1
 8007a4c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	3314      	adds	r3, #20
 8007a56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007a5a:	633a      	str	r2, [r7, #48]	; 0x30
 8007a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a62:	e841 2300 	strex	r3, r2, [r1]
 8007a66:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d1e3      	bne.n	8007a36 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2220      	movs	r2, #32
 8007a72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	330c      	adds	r3, #12
 8007a82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a84:	693b      	ldr	r3, [r7, #16]
 8007a86:	e853 3f00 	ldrex	r3, [r3]
 8007a8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f023 0310 	bic.w	r3, r3, #16
 8007a92:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	330c      	adds	r3, #12
 8007a9c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007aa0:	61fa      	str	r2, [r7, #28]
 8007aa2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aa4:	69b9      	ldr	r1, [r7, #24]
 8007aa6:	69fa      	ldr	r2, [r7, #28]
 8007aa8:	e841 2300 	strex	r3, r2, [r1]
 8007aac:	617b      	str	r3, [r7, #20]
   return(result);
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d1e3      	bne.n	8007a7c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ab4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007ab8:	4619      	mov	r1, r3
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f000 f852 	bl	8007b64 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007ac0:	e023      	b.n	8007b0a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007ac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d009      	beq.n	8007ae2 <HAL_UART_IRQHandler+0x4ea>
 8007ace:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d003      	beq.n	8007ae2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f000 fadb 	bl	8008096 <UART_Transmit_IT>
    return;
 8007ae0:	e014      	b.n	8007b0c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d00e      	beq.n	8007b0c <HAL_UART_IRQHandler+0x514>
 8007aee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d008      	beq.n	8007b0c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f000 fb1b 	bl	8008136 <UART_EndTransmit_IT>
    return;
 8007b00:	e004      	b.n	8007b0c <HAL_UART_IRQHandler+0x514>
    return;
 8007b02:	bf00      	nop
 8007b04:	e002      	b.n	8007b0c <HAL_UART_IRQHandler+0x514>
      return;
 8007b06:	bf00      	nop
 8007b08:	e000      	b.n	8007b0c <HAL_UART_IRQHandler+0x514>
      return;
 8007b0a:	bf00      	nop
  }
}
 8007b0c:	37e8      	adds	r7, #232	; 0xe8
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop

08007b14 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b083      	sub	sp, #12
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007b1c:	bf00      	nop
 8007b1e:	370c      	adds	r7, #12
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007b30:	bf00      	nop
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3a:	4770      	bx	lr

08007b3c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b083      	sub	sp, #12
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007b44:	bf00      	nop
 8007b46:	370c      	adds	r7, #12
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4e:	4770      	bx	lr

08007b50 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007b58:	bf00      	nop
 8007b5a:	370c      	adds	r7, #12
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr

08007b64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b083      	sub	sp, #12
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
 8007b6c:	460b      	mov	r3, r1
 8007b6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr

08007b7c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b090      	sub	sp, #64	; 0x40
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b88:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d137      	bne.n	8007c08 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007b98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007b9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	3314      	adds	r3, #20
 8007ba4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba8:	e853 3f00 	ldrex	r3, [r3]
 8007bac:	623b      	str	r3, [r7, #32]
   return(result);
 8007bae:	6a3b      	ldr	r3, [r7, #32]
 8007bb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bb4:	63bb      	str	r3, [r7, #56]	; 0x38
 8007bb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3314      	adds	r3, #20
 8007bbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007bbe:	633a      	str	r2, [r7, #48]	; 0x30
 8007bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007bc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bc6:	e841 2300 	strex	r3, r2, [r1]
 8007bca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1e5      	bne.n	8007b9e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007bd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	330c      	adds	r3, #12
 8007bd8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	e853 3f00 	ldrex	r3, [r3]
 8007be0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007be8:	637b      	str	r3, [r7, #52]	; 0x34
 8007bea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	330c      	adds	r3, #12
 8007bf0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007bf2:	61fa      	str	r2, [r7, #28]
 8007bf4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf6:	69b9      	ldr	r1, [r7, #24]
 8007bf8:	69fa      	ldr	r2, [r7, #28]
 8007bfa:	e841 2300 	strex	r3, r2, [r1]
 8007bfe:	617b      	str	r3, [r7, #20]
   return(result);
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d1e5      	bne.n	8007bd2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c06:	e002      	b.n	8007c0e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007c08:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007c0a:	f7ff ff83 	bl	8007b14 <HAL_UART_TxCpltCallback>
}
 8007c0e:	bf00      	nop
 8007c10:	3740      	adds	r7, #64	; 0x40
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}

08007c16 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007c16:	b580      	push	{r7, lr}
 8007c18:	b084      	sub	sp, #16
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c22:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007c24:	68f8      	ldr	r0, [r7, #12]
 8007c26:	f7ff ff7f 	bl	8007b28 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007c2a:	bf00      	nop
 8007c2c:	3710      	adds	r7, #16
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bd80      	pop	{r7, pc}

08007c32 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007c32:	b580      	push	{r7, lr}
 8007c34:	b09c      	sub	sp, #112	; 0x70
 8007c36:	af00      	add	r7, sp, #0
 8007c38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c3e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d172      	bne.n	8007d34 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007c4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c50:	2200      	movs	r2, #0
 8007c52:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	330c      	adds	r3, #12
 8007c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c5e:	e853 3f00 	ldrex	r3, [r3]
 8007c62:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007c64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c66:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c6a:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	330c      	adds	r3, #12
 8007c72:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007c74:	65ba      	str	r2, [r7, #88]	; 0x58
 8007c76:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c78:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007c7a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c7c:	e841 2300 	strex	r3, r2, [r1]
 8007c80:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007c82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d1e5      	bne.n	8007c54 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	3314      	adds	r3, #20
 8007c8e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c92:	e853 3f00 	ldrex	r3, [r3]
 8007c96:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c9a:	f023 0301 	bic.w	r3, r3, #1
 8007c9e:	667b      	str	r3, [r7, #100]	; 0x64
 8007ca0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	3314      	adds	r3, #20
 8007ca6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007ca8:	647a      	str	r2, [r7, #68]	; 0x44
 8007caa:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007cae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007cb0:	e841 2300 	strex	r3, r2, [r1]
 8007cb4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007cb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1e5      	bne.n	8007c88 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	3314      	adds	r3, #20
 8007cc2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cc6:	e853 3f00 	ldrex	r3, [r3]
 8007cca:	623b      	str	r3, [r7, #32]
   return(result);
 8007ccc:	6a3b      	ldr	r3, [r7, #32]
 8007cce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cd2:	663b      	str	r3, [r7, #96]	; 0x60
 8007cd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	3314      	adds	r3, #20
 8007cda:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007cdc:	633a      	str	r2, [r7, #48]	; 0x30
 8007cde:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ce2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ce4:	e841 2300 	strex	r3, r2, [r1]
 8007ce8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1e5      	bne.n	8007cbc <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007cf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cf2:	2220      	movs	r2, #32
 8007cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cf8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d119      	bne.n	8007d34 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	330c      	adds	r3, #12
 8007d06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	e853 3f00 	ldrex	r3, [r3]
 8007d0e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f023 0310 	bic.w	r3, r3, #16
 8007d16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007d18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	330c      	adds	r3, #12
 8007d1e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007d20:	61fa      	str	r2, [r7, #28]
 8007d22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d24:	69b9      	ldr	r1, [r7, #24]
 8007d26:	69fa      	ldr	r2, [r7, #28]
 8007d28:	e841 2300 	strex	r3, r2, [r1]
 8007d2c:	617b      	str	r3, [r7, #20]
   return(result);
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d1e5      	bne.n	8007d00 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d106      	bne.n	8007d4a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007d3e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d40:	4619      	mov	r1, r3
 8007d42:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007d44:	f7ff ff0e 	bl	8007b64 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007d48:	e002      	b.n	8007d50 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8007d4a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007d4c:	f7f8 fc42 	bl	80005d4 <HAL_UART_RxCpltCallback>
}
 8007d50:	bf00      	nop
 8007d52:	3770      	adds	r7, #112	; 0x70
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b084      	sub	sp, #16
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d64:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d108      	bne.n	8007d80 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d72:	085b      	lsrs	r3, r3, #1
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	4619      	mov	r1, r3
 8007d78:	68f8      	ldr	r0, [r7, #12]
 8007d7a:	f7ff fef3 	bl	8007b64 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007d7e:	e002      	b.n	8007d86 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007d80:	68f8      	ldr	r0, [r7, #12]
 8007d82:	f7ff fedb 	bl	8007b3c <HAL_UART_RxHalfCpltCallback>
}
 8007d86:	bf00      	nop
 8007d88:	3710      	adds	r7, #16
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}

08007d8e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d8e:	b580      	push	{r7, lr}
 8007d90:	b084      	sub	sp, #16
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007d96:	2300      	movs	r3, #0
 8007d98:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d9e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	695b      	ldr	r3, [r3, #20]
 8007da6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007daa:	2b80      	cmp	r3, #128	; 0x80
 8007dac:	bf0c      	ite	eq
 8007dae:	2301      	moveq	r3, #1
 8007db0:	2300      	movne	r3, #0
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	2b21      	cmp	r3, #33	; 0x21
 8007dc0:	d108      	bne.n	8007dd4 <UART_DMAError+0x46>
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d005      	beq.n	8007dd4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007dc8:	68bb      	ldr	r3, [r7, #8]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007dce:	68b8      	ldr	r0, [r7, #8]
 8007dd0:	f000 f8c2 	bl	8007f58 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dde:	2b40      	cmp	r3, #64	; 0x40
 8007de0:	bf0c      	ite	eq
 8007de2:	2301      	moveq	r3, #1
 8007de4:	2300      	movne	r3, #0
 8007de6:	b2db      	uxtb	r3, r3
 8007de8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007dea:	68bb      	ldr	r3, [r7, #8]
 8007dec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	2b22      	cmp	r3, #34	; 0x22
 8007df4:	d108      	bne.n	8007e08 <UART_DMAError+0x7a>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d005      	beq.n	8007e08 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007e02:	68b8      	ldr	r0, [r7, #8]
 8007e04:	f000 f8d0 	bl	8007fa8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e0c:	f043 0210 	orr.w	r2, r3, #16
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007e14:	68b8      	ldr	r0, [r7, #8]
 8007e16:	f7ff fe9b 	bl	8007b50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007e1a:	bf00      	nop
 8007e1c:	3710      	adds	r7, #16
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}
	...

08007e24 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b098      	sub	sp, #96	; 0x60
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	60f8      	str	r0, [r7, #12]
 8007e2c:	60b9      	str	r1, [r7, #8]
 8007e2e:	4613      	mov	r3, r2
 8007e30:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007e32:	68ba      	ldr	r2, [r7, #8]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	88fa      	ldrh	r2, [r7, #6]
 8007e3c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2200      	movs	r2, #0
 8007e42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2222      	movs	r2, #34	; 0x22
 8007e48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e50:	4a3e      	ldr	r2, [pc, #248]	; (8007f4c <UART_Start_Receive_DMA+0x128>)
 8007e52:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e58:	4a3d      	ldr	r2, [pc, #244]	; (8007f50 <UART_Start_Receive_DMA+0x12c>)
 8007e5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e60:	4a3c      	ldr	r2, [pc, #240]	; (8007f54 <UART_Start_Receive_DMA+0x130>)
 8007e62:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e68:	2200      	movs	r2, #0
 8007e6a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007e6c:	f107 0308 	add.w	r3, r7, #8
 8007e70:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	3304      	adds	r3, #4
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	88fb      	ldrh	r3, [r7, #6]
 8007e84:	f7fa f814 	bl	8001eb0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007e88:	2300      	movs	r3, #0
 8007e8a:	613b      	str	r3, [r7, #16]
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	613b      	str	r3, [r7, #16]
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	613b      	str	r3, [r7, #16]
 8007e9c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	330c      	adds	r3, #12
 8007eac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007eb0:	e853 3f00 	ldrex	r3, [r3]
 8007eb4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007eb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ebc:	65bb      	str	r3, [r7, #88]	; 0x58
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	330c      	adds	r3, #12
 8007ec4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ec6:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007ec8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eca:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007ecc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007ece:	e841 2300 	strex	r3, r2, [r1]
 8007ed2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007ed4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d1e5      	bne.n	8007ea6 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	3314      	adds	r3, #20
 8007ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee4:	e853 3f00 	ldrex	r3, [r3]
 8007ee8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007eec:	f043 0301 	orr.w	r3, r3, #1
 8007ef0:	657b      	str	r3, [r7, #84]	; 0x54
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	3314      	adds	r3, #20
 8007ef8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007efa:	63ba      	str	r2, [r7, #56]	; 0x38
 8007efc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007efe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007f00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f02:	e841 2300 	strex	r3, r2, [r1]
 8007f06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d1e5      	bne.n	8007eda <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	3314      	adds	r3, #20
 8007f14:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	e853 3f00 	ldrex	r3, [r3]
 8007f1c:	617b      	str	r3, [r7, #20]
   return(result);
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f24:	653b      	str	r3, [r7, #80]	; 0x50
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	3314      	adds	r3, #20
 8007f2c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007f2e:	627a      	str	r2, [r7, #36]	; 0x24
 8007f30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f32:	6a39      	ldr	r1, [r7, #32]
 8007f34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f36:	e841 2300 	strex	r3, r2, [r1]
 8007f3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f3c:	69fb      	ldr	r3, [r7, #28]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d1e5      	bne.n	8007f0e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007f42:	2300      	movs	r3, #0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3760      	adds	r7, #96	; 0x60
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}
 8007f4c:	08007c33 	.word	0x08007c33
 8007f50:	08007d59 	.word	0x08007d59
 8007f54:	08007d8f 	.word	0x08007d8f

08007f58 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b089      	sub	sp, #36	; 0x24
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	330c      	adds	r3, #12
 8007f66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	e853 3f00 	ldrex	r3, [r3]
 8007f6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007f76:	61fb      	str	r3, [r7, #28]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	330c      	adds	r3, #12
 8007f7e:	69fa      	ldr	r2, [r7, #28]
 8007f80:	61ba      	str	r2, [r7, #24]
 8007f82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f84:	6979      	ldr	r1, [r7, #20]
 8007f86:	69ba      	ldr	r2, [r7, #24]
 8007f88:	e841 2300 	strex	r3, r2, [r1]
 8007f8c:	613b      	str	r3, [r7, #16]
   return(result);
 8007f8e:	693b      	ldr	r3, [r7, #16]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d1e5      	bne.n	8007f60 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2220      	movs	r2, #32
 8007f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007f9c:	bf00      	nop
 8007f9e:	3724      	adds	r7, #36	; 0x24
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b095      	sub	sp, #84	; 0x54
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	330c      	adds	r3, #12
 8007fb6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fba:	e853 3f00 	ldrex	r3, [r3]
 8007fbe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	330c      	adds	r3, #12
 8007fce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007fd0:	643a      	str	r2, [r7, #64]	; 0x40
 8007fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fd4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007fd6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007fd8:	e841 2300 	strex	r3, r2, [r1]
 8007fdc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d1e5      	bne.n	8007fb0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	3314      	adds	r3, #20
 8007fea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fec:	6a3b      	ldr	r3, [r7, #32]
 8007fee:	e853 3f00 	ldrex	r3, [r3]
 8007ff2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	f023 0301 	bic.w	r3, r3, #1
 8007ffa:	64bb      	str	r3, [r7, #72]	; 0x48
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	3314      	adds	r3, #20
 8008002:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008004:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008006:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008008:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800800a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800800c:	e841 2300 	strex	r3, r2, [r1]
 8008010:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008014:	2b00      	cmp	r3, #0
 8008016:	d1e5      	bne.n	8007fe4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800801c:	2b01      	cmp	r3, #1
 800801e:	d119      	bne.n	8008054 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	330c      	adds	r3, #12
 8008026:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	e853 3f00 	ldrex	r3, [r3]
 800802e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	f023 0310 	bic.w	r3, r3, #16
 8008036:	647b      	str	r3, [r7, #68]	; 0x44
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	330c      	adds	r3, #12
 800803e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008040:	61ba      	str	r2, [r7, #24]
 8008042:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008044:	6979      	ldr	r1, [r7, #20]
 8008046:	69ba      	ldr	r2, [r7, #24]
 8008048:	e841 2300 	strex	r3, r2, [r1]
 800804c:	613b      	str	r3, [r7, #16]
   return(result);
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d1e5      	bne.n	8008020 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2220      	movs	r2, #32
 8008058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008062:	bf00      	nop
 8008064:	3754      	adds	r7, #84	; 0x54
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr

0800806e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800806e:	b580      	push	{r7, lr}
 8008070:	b084      	sub	sp, #16
 8008072:	af00      	add	r7, sp, #0
 8008074:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800807a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2200      	movs	r2, #0
 8008080:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2200      	movs	r2, #0
 8008086:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008088:	68f8      	ldr	r0, [r7, #12]
 800808a:	f7ff fd61 	bl	8007b50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800808e:	bf00      	nop
 8008090:	3710      	adds	r7, #16
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}

08008096 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008096:	b480      	push	{r7}
 8008098:	b085      	sub	sp, #20
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80080a4:	b2db      	uxtb	r3, r3
 80080a6:	2b21      	cmp	r3, #33	; 0x21
 80080a8:	d13e      	bne.n	8008128 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	689b      	ldr	r3, [r3, #8]
 80080ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080b2:	d114      	bne.n	80080de <UART_Transmit_IT+0x48>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	691b      	ldr	r3, [r3, #16]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d110      	bne.n	80080de <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6a1b      	ldr	r3, [r3, #32]
 80080c0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	881b      	ldrh	r3, [r3, #0]
 80080c6:	461a      	mov	r2, r3
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080d0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a1b      	ldr	r3, [r3, #32]
 80080d6:	1c9a      	adds	r2, r3, #2
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	621a      	str	r2, [r3, #32]
 80080dc:	e008      	b.n	80080f0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6a1b      	ldr	r3, [r3, #32]
 80080e2:	1c59      	adds	r1, r3, #1
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	6211      	str	r1, [r2, #32]
 80080e8:	781a      	ldrb	r2, [r3, #0]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	3b01      	subs	r3, #1
 80080f8:	b29b      	uxth	r3, r3
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	4619      	mov	r1, r3
 80080fe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008100:	2b00      	cmp	r3, #0
 8008102:	d10f      	bne.n	8008124 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	68da      	ldr	r2, [r3, #12]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008112:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	68da      	ldr	r2, [r3, #12]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008122:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008124:	2300      	movs	r3, #0
 8008126:	e000      	b.n	800812a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008128:	2302      	movs	r3, #2
  }
}
 800812a:	4618      	mov	r0, r3
 800812c:	3714      	adds	r7, #20
 800812e:	46bd      	mov	sp, r7
 8008130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008134:	4770      	bx	lr

08008136 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b082      	sub	sp, #8
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	68da      	ldr	r2, [r3, #12]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800814c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2220      	movs	r2, #32
 8008152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008156:	6878      	ldr	r0, [r7, #4]
 8008158:	f7ff fcdc 	bl	8007b14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3708      	adds	r7, #8
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b08c      	sub	sp, #48	; 0x30
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008174:	b2db      	uxtb	r3, r3
 8008176:	2b22      	cmp	r3, #34	; 0x22
 8008178:	f040 80ab 	bne.w	80082d2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008184:	d117      	bne.n	80081b6 <UART_Receive_IT+0x50>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d113      	bne.n	80081b6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800818e:	2300      	movs	r3, #0
 8008190:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008196:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	b29b      	uxth	r3, r3
 80081a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081a4:	b29a      	uxth	r2, r3
 80081a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ae:	1c9a      	adds	r2, r3, #2
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	629a      	str	r2, [r3, #40]	; 0x28
 80081b4:	e026      	b.n	8008204 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80081bc:	2300      	movs	r3, #0
 80081be:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081c8:	d007      	beq.n	80081da <UART_Receive_IT+0x74>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d10a      	bne.n	80081e8 <UART_Receive_IT+0x82>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	691b      	ldr	r3, [r3, #16]
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d106      	bne.n	80081e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	b2da      	uxtb	r2, r3
 80081e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081e4:	701a      	strb	r2, [r3, #0]
 80081e6:	e008      	b.n	80081fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	685b      	ldr	r3, [r3, #4]
 80081ee:	b2db      	uxtb	r3, r3
 80081f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081f4:	b2da      	uxtb	r2, r3
 80081f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081fe:	1c5a      	adds	r2, r3, #1
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008208:	b29b      	uxth	r3, r3
 800820a:	3b01      	subs	r3, #1
 800820c:	b29b      	uxth	r3, r3
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	4619      	mov	r1, r3
 8008212:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008214:	2b00      	cmp	r3, #0
 8008216:	d15a      	bne.n	80082ce <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68da      	ldr	r2, [r3, #12]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f022 0220 	bic.w	r2, r2, #32
 8008226:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	68da      	ldr	r2, [r3, #12]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008236:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	695a      	ldr	r2, [r3, #20]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f022 0201 	bic.w	r2, r2, #1
 8008246:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2220      	movs	r2, #32
 800824c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008254:	2b01      	cmp	r3, #1
 8008256:	d135      	bne.n	80082c4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	330c      	adds	r3, #12
 8008264:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	e853 3f00 	ldrex	r3, [r3]
 800826c:	613b      	str	r3, [r7, #16]
   return(result);
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	f023 0310 	bic.w	r3, r3, #16
 8008274:	627b      	str	r3, [r7, #36]	; 0x24
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	330c      	adds	r3, #12
 800827c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800827e:	623a      	str	r2, [r7, #32]
 8008280:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008282:	69f9      	ldr	r1, [r7, #28]
 8008284:	6a3a      	ldr	r2, [r7, #32]
 8008286:	e841 2300 	strex	r3, r2, [r1]
 800828a:	61bb      	str	r3, [r7, #24]
   return(result);
 800828c:	69bb      	ldr	r3, [r7, #24]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d1e5      	bne.n	800825e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f003 0310 	and.w	r3, r3, #16
 800829c:	2b10      	cmp	r3, #16
 800829e:	d10a      	bne.n	80082b6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082a0:	2300      	movs	r3, #0
 80082a2:	60fb      	str	r3, [r7, #12]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	60fb      	str	r3, [r7, #12]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	60fb      	str	r3, [r7, #12]
 80082b4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80082ba:	4619      	mov	r1, r3
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f7ff fc51 	bl	8007b64 <HAL_UARTEx_RxEventCallback>
 80082c2:	e002      	b.n	80082ca <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80082c4:	6878      	ldr	r0, [r7, #4]
 80082c6:	f7f8 f985 	bl	80005d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80082ca:	2300      	movs	r3, #0
 80082cc:	e002      	b.n	80082d4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80082ce:	2300      	movs	r3, #0
 80082d0:	e000      	b.n	80082d4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80082d2:	2302      	movs	r3, #2
  }
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3730      	adds	r7, #48	; 0x30
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}

080082dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082e0:	b0c0      	sub	sp, #256	; 0x100
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	691b      	ldr	r3, [r3, #16]
 80082f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80082f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082f8:	68d9      	ldr	r1, [r3, #12]
 80082fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082fe:	681a      	ldr	r2, [r3, #0]
 8008300:	ea40 0301 	orr.w	r3, r0, r1
 8008304:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800830a:	689a      	ldr	r2, [r3, #8]
 800830c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008310:	691b      	ldr	r3, [r3, #16]
 8008312:	431a      	orrs	r2, r3
 8008314:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008318:	695b      	ldr	r3, [r3, #20]
 800831a:	431a      	orrs	r2, r3
 800831c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008320:	69db      	ldr	r3, [r3, #28]
 8008322:	4313      	orrs	r3, r2
 8008324:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008334:	f021 010c 	bic.w	r1, r1, #12
 8008338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800833c:	681a      	ldr	r2, [r3, #0]
 800833e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008342:	430b      	orrs	r3, r1
 8008344:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	695b      	ldr	r3, [r3, #20]
 800834e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008356:	6999      	ldr	r1, [r3, #24]
 8008358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800835c:	681a      	ldr	r2, [r3, #0]
 800835e:	ea40 0301 	orr.w	r3, r0, r1
 8008362:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	4b8f      	ldr	r3, [pc, #572]	; (80085a8 <UART_SetConfig+0x2cc>)
 800836c:	429a      	cmp	r2, r3
 800836e:	d005      	beq.n	800837c <UART_SetConfig+0xa0>
 8008370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008374:	681a      	ldr	r2, [r3, #0]
 8008376:	4b8d      	ldr	r3, [pc, #564]	; (80085ac <UART_SetConfig+0x2d0>)
 8008378:	429a      	cmp	r2, r3
 800837a:	d104      	bne.n	8008386 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800837c:	f7fe f968 	bl	8006650 <HAL_RCC_GetPCLK2Freq>
 8008380:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008384:	e003      	b.n	800838e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008386:	f7fe f94f 	bl	8006628 <HAL_RCC_GetPCLK1Freq>
 800838a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800838e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008392:	69db      	ldr	r3, [r3, #28]
 8008394:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008398:	f040 810c 	bne.w	80085b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800839c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80083a0:	2200      	movs	r2, #0
 80083a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80083a6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80083aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80083ae:	4622      	mov	r2, r4
 80083b0:	462b      	mov	r3, r5
 80083b2:	1891      	adds	r1, r2, r2
 80083b4:	65b9      	str	r1, [r7, #88]	; 0x58
 80083b6:	415b      	adcs	r3, r3
 80083b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80083ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80083be:	4621      	mov	r1, r4
 80083c0:	eb12 0801 	adds.w	r8, r2, r1
 80083c4:	4629      	mov	r1, r5
 80083c6:	eb43 0901 	adc.w	r9, r3, r1
 80083ca:	f04f 0200 	mov.w	r2, #0
 80083ce:	f04f 0300 	mov.w	r3, #0
 80083d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80083d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80083da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80083de:	4690      	mov	r8, r2
 80083e0:	4699      	mov	r9, r3
 80083e2:	4623      	mov	r3, r4
 80083e4:	eb18 0303 	adds.w	r3, r8, r3
 80083e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80083ec:	462b      	mov	r3, r5
 80083ee:	eb49 0303 	adc.w	r3, r9, r3
 80083f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80083f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	2200      	movs	r2, #0
 80083fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008402:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008406:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800840a:	460b      	mov	r3, r1
 800840c:	18db      	adds	r3, r3, r3
 800840e:	653b      	str	r3, [r7, #80]	; 0x50
 8008410:	4613      	mov	r3, r2
 8008412:	eb42 0303 	adc.w	r3, r2, r3
 8008416:	657b      	str	r3, [r7, #84]	; 0x54
 8008418:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800841c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008420:	f7f7 ff36 	bl	8000290 <__aeabi_uldivmod>
 8008424:	4602      	mov	r2, r0
 8008426:	460b      	mov	r3, r1
 8008428:	4b61      	ldr	r3, [pc, #388]	; (80085b0 <UART_SetConfig+0x2d4>)
 800842a:	fba3 2302 	umull	r2, r3, r3, r2
 800842e:	095b      	lsrs	r3, r3, #5
 8008430:	011c      	lsls	r4, r3, #4
 8008432:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008436:	2200      	movs	r2, #0
 8008438:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800843c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008440:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008444:	4642      	mov	r2, r8
 8008446:	464b      	mov	r3, r9
 8008448:	1891      	adds	r1, r2, r2
 800844a:	64b9      	str	r1, [r7, #72]	; 0x48
 800844c:	415b      	adcs	r3, r3
 800844e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008450:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008454:	4641      	mov	r1, r8
 8008456:	eb12 0a01 	adds.w	sl, r2, r1
 800845a:	4649      	mov	r1, r9
 800845c:	eb43 0b01 	adc.w	fp, r3, r1
 8008460:	f04f 0200 	mov.w	r2, #0
 8008464:	f04f 0300 	mov.w	r3, #0
 8008468:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800846c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008470:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008474:	4692      	mov	sl, r2
 8008476:	469b      	mov	fp, r3
 8008478:	4643      	mov	r3, r8
 800847a:	eb1a 0303 	adds.w	r3, sl, r3
 800847e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008482:	464b      	mov	r3, r9
 8008484:	eb4b 0303 	adc.w	r3, fp, r3
 8008488:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800848c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	2200      	movs	r2, #0
 8008494:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008498:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800849c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80084a0:	460b      	mov	r3, r1
 80084a2:	18db      	adds	r3, r3, r3
 80084a4:	643b      	str	r3, [r7, #64]	; 0x40
 80084a6:	4613      	mov	r3, r2
 80084a8:	eb42 0303 	adc.w	r3, r2, r3
 80084ac:	647b      	str	r3, [r7, #68]	; 0x44
 80084ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80084b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80084b6:	f7f7 feeb 	bl	8000290 <__aeabi_uldivmod>
 80084ba:	4602      	mov	r2, r0
 80084bc:	460b      	mov	r3, r1
 80084be:	4611      	mov	r1, r2
 80084c0:	4b3b      	ldr	r3, [pc, #236]	; (80085b0 <UART_SetConfig+0x2d4>)
 80084c2:	fba3 2301 	umull	r2, r3, r3, r1
 80084c6:	095b      	lsrs	r3, r3, #5
 80084c8:	2264      	movs	r2, #100	; 0x64
 80084ca:	fb02 f303 	mul.w	r3, r2, r3
 80084ce:	1acb      	subs	r3, r1, r3
 80084d0:	00db      	lsls	r3, r3, #3
 80084d2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80084d6:	4b36      	ldr	r3, [pc, #216]	; (80085b0 <UART_SetConfig+0x2d4>)
 80084d8:	fba3 2302 	umull	r2, r3, r3, r2
 80084dc:	095b      	lsrs	r3, r3, #5
 80084de:	005b      	lsls	r3, r3, #1
 80084e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80084e4:	441c      	add	r4, r3
 80084e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084ea:	2200      	movs	r2, #0
 80084ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80084f0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80084f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80084f8:	4642      	mov	r2, r8
 80084fa:	464b      	mov	r3, r9
 80084fc:	1891      	adds	r1, r2, r2
 80084fe:	63b9      	str	r1, [r7, #56]	; 0x38
 8008500:	415b      	adcs	r3, r3
 8008502:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008504:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008508:	4641      	mov	r1, r8
 800850a:	1851      	adds	r1, r2, r1
 800850c:	6339      	str	r1, [r7, #48]	; 0x30
 800850e:	4649      	mov	r1, r9
 8008510:	414b      	adcs	r3, r1
 8008512:	637b      	str	r3, [r7, #52]	; 0x34
 8008514:	f04f 0200 	mov.w	r2, #0
 8008518:	f04f 0300 	mov.w	r3, #0
 800851c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008520:	4659      	mov	r1, fp
 8008522:	00cb      	lsls	r3, r1, #3
 8008524:	4651      	mov	r1, sl
 8008526:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800852a:	4651      	mov	r1, sl
 800852c:	00ca      	lsls	r2, r1, #3
 800852e:	4610      	mov	r0, r2
 8008530:	4619      	mov	r1, r3
 8008532:	4603      	mov	r3, r0
 8008534:	4642      	mov	r2, r8
 8008536:	189b      	adds	r3, r3, r2
 8008538:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800853c:	464b      	mov	r3, r9
 800853e:	460a      	mov	r2, r1
 8008540:	eb42 0303 	adc.w	r3, r2, r3
 8008544:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	2200      	movs	r2, #0
 8008550:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008554:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008558:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800855c:	460b      	mov	r3, r1
 800855e:	18db      	adds	r3, r3, r3
 8008560:	62bb      	str	r3, [r7, #40]	; 0x28
 8008562:	4613      	mov	r3, r2
 8008564:	eb42 0303 	adc.w	r3, r2, r3
 8008568:	62fb      	str	r3, [r7, #44]	; 0x2c
 800856a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800856e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008572:	f7f7 fe8d 	bl	8000290 <__aeabi_uldivmod>
 8008576:	4602      	mov	r2, r0
 8008578:	460b      	mov	r3, r1
 800857a:	4b0d      	ldr	r3, [pc, #52]	; (80085b0 <UART_SetConfig+0x2d4>)
 800857c:	fba3 1302 	umull	r1, r3, r3, r2
 8008580:	095b      	lsrs	r3, r3, #5
 8008582:	2164      	movs	r1, #100	; 0x64
 8008584:	fb01 f303 	mul.w	r3, r1, r3
 8008588:	1ad3      	subs	r3, r2, r3
 800858a:	00db      	lsls	r3, r3, #3
 800858c:	3332      	adds	r3, #50	; 0x32
 800858e:	4a08      	ldr	r2, [pc, #32]	; (80085b0 <UART_SetConfig+0x2d4>)
 8008590:	fba2 2303 	umull	r2, r3, r2, r3
 8008594:	095b      	lsrs	r3, r3, #5
 8008596:	f003 0207 	and.w	r2, r3, #7
 800859a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4422      	add	r2, r4
 80085a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80085a4:	e105      	b.n	80087b2 <UART_SetConfig+0x4d6>
 80085a6:	bf00      	nop
 80085a8:	40011000 	.word	0x40011000
 80085ac:	40011400 	.word	0x40011400
 80085b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80085b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80085b8:	2200      	movs	r2, #0
 80085ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80085be:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80085c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80085c6:	4642      	mov	r2, r8
 80085c8:	464b      	mov	r3, r9
 80085ca:	1891      	adds	r1, r2, r2
 80085cc:	6239      	str	r1, [r7, #32]
 80085ce:	415b      	adcs	r3, r3
 80085d0:	627b      	str	r3, [r7, #36]	; 0x24
 80085d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80085d6:	4641      	mov	r1, r8
 80085d8:	1854      	adds	r4, r2, r1
 80085da:	4649      	mov	r1, r9
 80085dc:	eb43 0501 	adc.w	r5, r3, r1
 80085e0:	f04f 0200 	mov.w	r2, #0
 80085e4:	f04f 0300 	mov.w	r3, #0
 80085e8:	00eb      	lsls	r3, r5, #3
 80085ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80085ee:	00e2      	lsls	r2, r4, #3
 80085f0:	4614      	mov	r4, r2
 80085f2:	461d      	mov	r5, r3
 80085f4:	4643      	mov	r3, r8
 80085f6:	18e3      	adds	r3, r4, r3
 80085f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80085fc:	464b      	mov	r3, r9
 80085fe:	eb45 0303 	adc.w	r3, r5, r3
 8008602:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	2200      	movs	r2, #0
 800860e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008612:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008616:	f04f 0200 	mov.w	r2, #0
 800861a:	f04f 0300 	mov.w	r3, #0
 800861e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008622:	4629      	mov	r1, r5
 8008624:	008b      	lsls	r3, r1, #2
 8008626:	4621      	mov	r1, r4
 8008628:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800862c:	4621      	mov	r1, r4
 800862e:	008a      	lsls	r2, r1, #2
 8008630:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008634:	f7f7 fe2c 	bl	8000290 <__aeabi_uldivmod>
 8008638:	4602      	mov	r2, r0
 800863a:	460b      	mov	r3, r1
 800863c:	4b60      	ldr	r3, [pc, #384]	; (80087c0 <UART_SetConfig+0x4e4>)
 800863e:	fba3 2302 	umull	r2, r3, r3, r2
 8008642:	095b      	lsrs	r3, r3, #5
 8008644:	011c      	lsls	r4, r3, #4
 8008646:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800864a:	2200      	movs	r2, #0
 800864c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008650:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008654:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008658:	4642      	mov	r2, r8
 800865a:	464b      	mov	r3, r9
 800865c:	1891      	adds	r1, r2, r2
 800865e:	61b9      	str	r1, [r7, #24]
 8008660:	415b      	adcs	r3, r3
 8008662:	61fb      	str	r3, [r7, #28]
 8008664:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008668:	4641      	mov	r1, r8
 800866a:	1851      	adds	r1, r2, r1
 800866c:	6139      	str	r1, [r7, #16]
 800866e:	4649      	mov	r1, r9
 8008670:	414b      	adcs	r3, r1
 8008672:	617b      	str	r3, [r7, #20]
 8008674:	f04f 0200 	mov.w	r2, #0
 8008678:	f04f 0300 	mov.w	r3, #0
 800867c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008680:	4659      	mov	r1, fp
 8008682:	00cb      	lsls	r3, r1, #3
 8008684:	4651      	mov	r1, sl
 8008686:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800868a:	4651      	mov	r1, sl
 800868c:	00ca      	lsls	r2, r1, #3
 800868e:	4610      	mov	r0, r2
 8008690:	4619      	mov	r1, r3
 8008692:	4603      	mov	r3, r0
 8008694:	4642      	mov	r2, r8
 8008696:	189b      	adds	r3, r3, r2
 8008698:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800869c:	464b      	mov	r3, r9
 800869e:	460a      	mov	r2, r1
 80086a0:	eb42 0303 	adc.w	r3, r2, r3
 80086a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80086a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	67bb      	str	r3, [r7, #120]	; 0x78
 80086b2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80086b4:	f04f 0200 	mov.w	r2, #0
 80086b8:	f04f 0300 	mov.w	r3, #0
 80086bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80086c0:	4649      	mov	r1, r9
 80086c2:	008b      	lsls	r3, r1, #2
 80086c4:	4641      	mov	r1, r8
 80086c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80086ca:	4641      	mov	r1, r8
 80086cc:	008a      	lsls	r2, r1, #2
 80086ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80086d2:	f7f7 fddd 	bl	8000290 <__aeabi_uldivmod>
 80086d6:	4602      	mov	r2, r0
 80086d8:	460b      	mov	r3, r1
 80086da:	4b39      	ldr	r3, [pc, #228]	; (80087c0 <UART_SetConfig+0x4e4>)
 80086dc:	fba3 1302 	umull	r1, r3, r3, r2
 80086e0:	095b      	lsrs	r3, r3, #5
 80086e2:	2164      	movs	r1, #100	; 0x64
 80086e4:	fb01 f303 	mul.w	r3, r1, r3
 80086e8:	1ad3      	subs	r3, r2, r3
 80086ea:	011b      	lsls	r3, r3, #4
 80086ec:	3332      	adds	r3, #50	; 0x32
 80086ee:	4a34      	ldr	r2, [pc, #208]	; (80087c0 <UART_SetConfig+0x4e4>)
 80086f0:	fba2 2303 	umull	r2, r3, r2, r3
 80086f4:	095b      	lsrs	r3, r3, #5
 80086f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80086fa:	441c      	add	r4, r3
 80086fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008700:	2200      	movs	r2, #0
 8008702:	673b      	str	r3, [r7, #112]	; 0x70
 8008704:	677a      	str	r2, [r7, #116]	; 0x74
 8008706:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800870a:	4642      	mov	r2, r8
 800870c:	464b      	mov	r3, r9
 800870e:	1891      	adds	r1, r2, r2
 8008710:	60b9      	str	r1, [r7, #8]
 8008712:	415b      	adcs	r3, r3
 8008714:	60fb      	str	r3, [r7, #12]
 8008716:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800871a:	4641      	mov	r1, r8
 800871c:	1851      	adds	r1, r2, r1
 800871e:	6039      	str	r1, [r7, #0]
 8008720:	4649      	mov	r1, r9
 8008722:	414b      	adcs	r3, r1
 8008724:	607b      	str	r3, [r7, #4]
 8008726:	f04f 0200 	mov.w	r2, #0
 800872a:	f04f 0300 	mov.w	r3, #0
 800872e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008732:	4659      	mov	r1, fp
 8008734:	00cb      	lsls	r3, r1, #3
 8008736:	4651      	mov	r1, sl
 8008738:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800873c:	4651      	mov	r1, sl
 800873e:	00ca      	lsls	r2, r1, #3
 8008740:	4610      	mov	r0, r2
 8008742:	4619      	mov	r1, r3
 8008744:	4603      	mov	r3, r0
 8008746:	4642      	mov	r2, r8
 8008748:	189b      	adds	r3, r3, r2
 800874a:	66bb      	str	r3, [r7, #104]	; 0x68
 800874c:	464b      	mov	r3, r9
 800874e:	460a      	mov	r2, r1
 8008750:	eb42 0303 	adc.w	r3, r2, r3
 8008754:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800875a:	685b      	ldr	r3, [r3, #4]
 800875c:	2200      	movs	r2, #0
 800875e:	663b      	str	r3, [r7, #96]	; 0x60
 8008760:	667a      	str	r2, [r7, #100]	; 0x64
 8008762:	f04f 0200 	mov.w	r2, #0
 8008766:	f04f 0300 	mov.w	r3, #0
 800876a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800876e:	4649      	mov	r1, r9
 8008770:	008b      	lsls	r3, r1, #2
 8008772:	4641      	mov	r1, r8
 8008774:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008778:	4641      	mov	r1, r8
 800877a:	008a      	lsls	r2, r1, #2
 800877c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008780:	f7f7 fd86 	bl	8000290 <__aeabi_uldivmod>
 8008784:	4602      	mov	r2, r0
 8008786:	460b      	mov	r3, r1
 8008788:	4b0d      	ldr	r3, [pc, #52]	; (80087c0 <UART_SetConfig+0x4e4>)
 800878a:	fba3 1302 	umull	r1, r3, r3, r2
 800878e:	095b      	lsrs	r3, r3, #5
 8008790:	2164      	movs	r1, #100	; 0x64
 8008792:	fb01 f303 	mul.w	r3, r1, r3
 8008796:	1ad3      	subs	r3, r2, r3
 8008798:	011b      	lsls	r3, r3, #4
 800879a:	3332      	adds	r3, #50	; 0x32
 800879c:	4a08      	ldr	r2, [pc, #32]	; (80087c0 <UART_SetConfig+0x4e4>)
 800879e:	fba2 2303 	umull	r2, r3, r2, r3
 80087a2:	095b      	lsrs	r3, r3, #5
 80087a4:	f003 020f 	and.w	r2, r3, #15
 80087a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4422      	add	r2, r4
 80087b0:	609a      	str	r2, [r3, #8]
}
 80087b2:	bf00      	nop
 80087b4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80087b8:	46bd      	mov	sp, r7
 80087ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80087be:	bf00      	nop
 80087c0:	51eb851f 	.word	0x51eb851f

080087c4 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b084      	sub	sp, #16
 80087c8:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 80087ca:	4b8d      	ldr	r3, [pc, #564]	; (8008a00 <MX_LWIP_Init+0x23c>)
 80087cc:	22c0      	movs	r2, #192	; 0xc0
 80087ce:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 80087d0:	4b8b      	ldr	r3, [pc, #556]	; (8008a00 <MX_LWIP_Init+0x23c>)
 80087d2:	22a8      	movs	r2, #168	; 0xa8
 80087d4:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 80087d6:	4b8a      	ldr	r3, [pc, #552]	; (8008a00 <MX_LWIP_Init+0x23c>)
 80087d8:	2200      	movs	r2, #0
 80087da:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 132;
 80087dc:	4b88      	ldr	r3, [pc, #544]	; (8008a00 <MX_LWIP_Init+0x23c>)
 80087de:	2284      	movs	r2, #132	; 0x84
 80087e0:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 80087e2:	4b88      	ldr	r3, [pc, #544]	; (8008a04 <MX_LWIP_Init+0x240>)
 80087e4:	22ff      	movs	r2, #255	; 0xff
 80087e6:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 80087e8:	4b86      	ldr	r3, [pc, #536]	; (8008a04 <MX_LWIP_Init+0x240>)
 80087ea:	22ff      	movs	r2, #255	; 0xff
 80087ec:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 80087ee:	4b85      	ldr	r3, [pc, #532]	; (8008a04 <MX_LWIP_Init+0x240>)
 80087f0:	22ff      	movs	r2, #255	; 0xff
 80087f2:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 80087f4:	4b83      	ldr	r3, [pc, #524]	; (8008a04 <MX_LWIP_Init+0x240>)
 80087f6:	2200      	movs	r2, #0
 80087f8:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 80087fa:	4b83      	ldr	r3, [pc, #524]	; (8008a08 <MX_LWIP_Init+0x244>)
 80087fc:	22c0      	movs	r2, #192	; 0xc0
 80087fe:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8008800:	4b81      	ldr	r3, [pc, #516]	; (8008a08 <MX_LWIP_Init+0x244>)
 8008802:	22a8      	movs	r2, #168	; 0xa8
 8008804:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 8008806:	4b80      	ldr	r3, [pc, #512]	; (8008a08 <MX_LWIP_Init+0x244>)
 8008808:	2200      	movs	r2, #0
 800880a:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800880c:	4b7e      	ldr	r3, [pc, #504]	; (8008a08 <MX_LWIP_Init+0x244>)
 800880e:	2201      	movs	r2, #1
 8008810:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 8008812:	f000 fcdf 	bl	80091d4 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8008816:	4b7a      	ldr	r3, [pc, #488]	; (8008a00 <MX_LWIP_Init+0x23c>)
 8008818:	781b      	ldrb	r3, [r3, #0]
 800881a:	061a      	lsls	r2, r3, #24
 800881c:	4b78      	ldr	r3, [pc, #480]	; (8008a00 <MX_LWIP_Init+0x23c>)
 800881e:	785b      	ldrb	r3, [r3, #1]
 8008820:	041b      	lsls	r3, r3, #16
 8008822:	431a      	orrs	r2, r3
 8008824:	4b76      	ldr	r3, [pc, #472]	; (8008a00 <MX_LWIP_Init+0x23c>)
 8008826:	789b      	ldrb	r3, [r3, #2]
 8008828:	021b      	lsls	r3, r3, #8
 800882a:	4313      	orrs	r3, r2
 800882c:	4a74      	ldr	r2, [pc, #464]	; (8008a00 <MX_LWIP_Init+0x23c>)
 800882e:	78d2      	ldrb	r2, [r2, #3]
 8008830:	4313      	orrs	r3, r2
 8008832:	061a      	lsls	r2, r3, #24
 8008834:	4b72      	ldr	r3, [pc, #456]	; (8008a00 <MX_LWIP_Init+0x23c>)
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	0619      	lsls	r1, r3, #24
 800883a:	4b71      	ldr	r3, [pc, #452]	; (8008a00 <MX_LWIP_Init+0x23c>)
 800883c:	785b      	ldrb	r3, [r3, #1]
 800883e:	041b      	lsls	r3, r3, #16
 8008840:	4319      	orrs	r1, r3
 8008842:	4b6f      	ldr	r3, [pc, #444]	; (8008a00 <MX_LWIP_Init+0x23c>)
 8008844:	789b      	ldrb	r3, [r3, #2]
 8008846:	021b      	lsls	r3, r3, #8
 8008848:	430b      	orrs	r3, r1
 800884a:	496d      	ldr	r1, [pc, #436]	; (8008a00 <MX_LWIP_Init+0x23c>)
 800884c:	78c9      	ldrb	r1, [r1, #3]
 800884e:	430b      	orrs	r3, r1
 8008850:	021b      	lsls	r3, r3, #8
 8008852:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008856:	431a      	orrs	r2, r3
 8008858:	4b69      	ldr	r3, [pc, #420]	; (8008a00 <MX_LWIP_Init+0x23c>)
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	0619      	lsls	r1, r3, #24
 800885e:	4b68      	ldr	r3, [pc, #416]	; (8008a00 <MX_LWIP_Init+0x23c>)
 8008860:	785b      	ldrb	r3, [r3, #1]
 8008862:	041b      	lsls	r3, r3, #16
 8008864:	4319      	orrs	r1, r3
 8008866:	4b66      	ldr	r3, [pc, #408]	; (8008a00 <MX_LWIP_Init+0x23c>)
 8008868:	789b      	ldrb	r3, [r3, #2]
 800886a:	021b      	lsls	r3, r3, #8
 800886c:	430b      	orrs	r3, r1
 800886e:	4964      	ldr	r1, [pc, #400]	; (8008a00 <MX_LWIP_Init+0x23c>)
 8008870:	78c9      	ldrb	r1, [r1, #3]
 8008872:	430b      	orrs	r3, r1
 8008874:	0a1b      	lsrs	r3, r3, #8
 8008876:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800887a:	431a      	orrs	r2, r3
 800887c:	4b60      	ldr	r3, [pc, #384]	; (8008a00 <MX_LWIP_Init+0x23c>)
 800887e:	781b      	ldrb	r3, [r3, #0]
 8008880:	0619      	lsls	r1, r3, #24
 8008882:	4b5f      	ldr	r3, [pc, #380]	; (8008a00 <MX_LWIP_Init+0x23c>)
 8008884:	785b      	ldrb	r3, [r3, #1]
 8008886:	041b      	lsls	r3, r3, #16
 8008888:	4319      	orrs	r1, r3
 800888a:	4b5d      	ldr	r3, [pc, #372]	; (8008a00 <MX_LWIP_Init+0x23c>)
 800888c:	789b      	ldrb	r3, [r3, #2]
 800888e:	021b      	lsls	r3, r3, #8
 8008890:	430b      	orrs	r3, r1
 8008892:	495b      	ldr	r1, [pc, #364]	; (8008a00 <MX_LWIP_Init+0x23c>)
 8008894:	78c9      	ldrb	r1, [r1, #3]
 8008896:	430b      	orrs	r3, r1
 8008898:	0e1b      	lsrs	r3, r3, #24
 800889a:	4313      	orrs	r3, r2
 800889c:	4a5b      	ldr	r2, [pc, #364]	; (8008a0c <MX_LWIP_Init+0x248>)
 800889e:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80088a0:	4b58      	ldr	r3, [pc, #352]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088a2:	781b      	ldrb	r3, [r3, #0]
 80088a4:	061a      	lsls	r2, r3, #24
 80088a6:	4b57      	ldr	r3, [pc, #348]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088a8:	785b      	ldrb	r3, [r3, #1]
 80088aa:	041b      	lsls	r3, r3, #16
 80088ac:	431a      	orrs	r2, r3
 80088ae:	4b55      	ldr	r3, [pc, #340]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088b0:	789b      	ldrb	r3, [r3, #2]
 80088b2:	021b      	lsls	r3, r3, #8
 80088b4:	4313      	orrs	r3, r2
 80088b6:	4a53      	ldr	r2, [pc, #332]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088b8:	78d2      	ldrb	r2, [r2, #3]
 80088ba:	4313      	orrs	r3, r2
 80088bc:	061a      	lsls	r2, r3, #24
 80088be:	4b51      	ldr	r3, [pc, #324]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088c0:	781b      	ldrb	r3, [r3, #0]
 80088c2:	0619      	lsls	r1, r3, #24
 80088c4:	4b4f      	ldr	r3, [pc, #316]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088c6:	785b      	ldrb	r3, [r3, #1]
 80088c8:	041b      	lsls	r3, r3, #16
 80088ca:	4319      	orrs	r1, r3
 80088cc:	4b4d      	ldr	r3, [pc, #308]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088ce:	789b      	ldrb	r3, [r3, #2]
 80088d0:	021b      	lsls	r3, r3, #8
 80088d2:	430b      	orrs	r3, r1
 80088d4:	494b      	ldr	r1, [pc, #300]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088d6:	78c9      	ldrb	r1, [r1, #3]
 80088d8:	430b      	orrs	r3, r1
 80088da:	021b      	lsls	r3, r3, #8
 80088dc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80088e0:	431a      	orrs	r2, r3
 80088e2:	4b48      	ldr	r3, [pc, #288]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	0619      	lsls	r1, r3, #24
 80088e8:	4b46      	ldr	r3, [pc, #280]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088ea:	785b      	ldrb	r3, [r3, #1]
 80088ec:	041b      	lsls	r3, r3, #16
 80088ee:	4319      	orrs	r1, r3
 80088f0:	4b44      	ldr	r3, [pc, #272]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088f2:	789b      	ldrb	r3, [r3, #2]
 80088f4:	021b      	lsls	r3, r3, #8
 80088f6:	430b      	orrs	r3, r1
 80088f8:	4942      	ldr	r1, [pc, #264]	; (8008a04 <MX_LWIP_Init+0x240>)
 80088fa:	78c9      	ldrb	r1, [r1, #3]
 80088fc:	430b      	orrs	r3, r1
 80088fe:	0a1b      	lsrs	r3, r3, #8
 8008900:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008904:	431a      	orrs	r2, r3
 8008906:	4b3f      	ldr	r3, [pc, #252]	; (8008a04 <MX_LWIP_Init+0x240>)
 8008908:	781b      	ldrb	r3, [r3, #0]
 800890a:	0619      	lsls	r1, r3, #24
 800890c:	4b3d      	ldr	r3, [pc, #244]	; (8008a04 <MX_LWIP_Init+0x240>)
 800890e:	785b      	ldrb	r3, [r3, #1]
 8008910:	041b      	lsls	r3, r3, #16
 8008912:	4319      	orrs	r1, r3
 8008914:	4b3b      	ldr	r3, [pc, #236]	; (8008a04 <MX_LWIP_Init+0x240>)
 8008916:	789b      	ldrb	r3, [r3, #2]
 8008918:	021b      	lsls	r3, r3, #8
 800891a:	430b      	orrs	r3, r1
 800891c:	4939      	ldr	r1, [pc, #228]	; (8008a04 <MX_LWIP_Init+0x240>)
 800891e:	78c9      	ldrb	r1, [r1, #3]
 8008920:	430b      	orrs	r3, r1
 8008922:	0e1b      	lsrs	r3, r3, #24
 8008924:	4313      	orrs	r3, r2
 8008926:	4a3a      	ldr	r2, [pc, #232]	; (8008a10 <MX_LWIP_Init+0x24c>)
 8008928:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800892a:	4b37      	ldr	r3, [pc, #220]	; (8008a08 <MX_LWIP_Init+0x244>)
 800892c:	781b      	ldrb	r3, [r3, #0]
 800892e:	061a      	lsls	r2, r3, #24
 8008930:	4b35      	ldr	r3, [pc, #212]	; (8008a08 <MX_LWIP_Init+0x244>)
 8008932:	785b      	ldrb	r3, [r3, #1]
 8008934:	041b      	lsls	r3, r3, #16
 8008936:	431a      	orrs	r2, r3
 8008938:	4b33      	ldr	r3, [pc, #204]	; (8008a08 <MX_LWIP_Init+0x244>)
 800893a:	789b      	ldrb	r3, [r3, #2]
 800893c:	021b      	lsls	r3, r3, #8
 800893e:	4313      	orrs	r3, r2
 8008940:	4a31      	ldr	r2, [pc, #196]	; (8008a08 <MX_LWIP_Init+0x244>)
 8008942:	78d2      	ldrb	r2, [r2, #3]
 8008944:	4313      	orrs	r3, r2
 8008946:	061a      	lsls	r2, r3, #24
 8008948:	4b2f      	ldr	r3, [pc, #188]	; (8008a08 <MX_LWIP_Init+0x244>)
 800894a:	781b      	ldrb	r3, [r3, #0]
 800894c:	0619      	lsls	r1, r3, #24
 800894e:	4b2e      	ldr	r3, [pc, #184]	; (8008a08 <MX_LWIP_Init+0x244>)
 8008950:	785b      	ldrb	r3, [r3, #1]
 8008952:	041b      	lsls	r3, r3, #16
 8008954:	4319      	orrs	r1, r3
 8008956:	4b2c      	ldr	r3, [pc, #176]	; (8008a08 <MX_LWIP_Init+0x244>)
 8008958:	789b      	ldrb	r3, [r3, #2]
 800895a:	021b      	lsls	r3, r3, #8
 800895c:	430b      	orrs	r3, r1
 800895e:	492a      	ldr	r1, [pc, #168]	; (8008a08 <MX_LWIP_Init+0x244>)
 8008960:	78c9      	ldrb	r1, [r1, #3]
 8008962:	430b      	orrs	r3, r1
 8008964:	021b      	lsls	r3, r3, #8
 8008966:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800896a:	431a      	orrs	r2, r3
 800896c:	4b26      	ldr	r3, [pc, #152]	; (8008a08 <MX_LWIP_Init+0x244>)
 800896e:	781b      	ldrb	r3, [r3, #0]
 8008970:	0619      	lsls	r1, r3, #24
 8008972:	4b25      	ldr	r3, [pc, #148]	; (8008a08 <MX_LWIP_Init+0x244>)
 8008974:	785b      	ldrb	r3, [r3, #1]
 8008976:	041b      	lsls	r3, r3, #16
 8008978:	4319      	orrs	r1, r3
 800897a:	4b23      	ldr	r3, [pc, #140]	; (8008a08 <MX_LWIP_Init+0x244>)
 800897c:	789b      	ldrb	r3, [r3, #2]
 800897e:	021b      	lsls	r3, r3, #8
 8008980:	430b      	orrs	r3, r1
 8008982:	4921      	ldr	r1, [pc, #132]	; (8008a08 <MX_LWIP_Init+0x244>)
 8008984:	78c9      	ldrb	r1, [r1, #3]
 8008986:	430b      	orrs	r3, r1
 8008988:	0a1b      	lsrs	r3, r3, #8
 800898a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800898e:	431a      	orrs	r2, r3
 8008990:	4b1d      	ldr	r3, [pc, #116]	; (8008a08 <MX_LWIP_Init+0x244>)
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	0619      	lsls	r1, r3, #24
 8008996:	4b1c      	ldr	r3, [pc, #112]	; (8008a08 <MX_LWIP_Init+0x244>)
 8008998:	785b      	ldrb	r3, [r3, #1]
 800899a:	041b      	lsls	r3, r3, #16
 800899c:	4319      	orrs	r1, r3
 800899e:	4b1a      	ldr	r3, [pc, #104]	; (8008a08 <MX_LWIP_Init+0x244>)
 80089a0:	789b      	ldrb	r3, [r3, #2]
 80089a2:	021b      	lsls	r3, r3, #8
 80089a4:	430b      	orrs	r3, r1
 80089a6:	4918      	ldr	r1, [pc, #96]	; (8008a08 <MX_LWIP_Init+0x244>)
 80089a8:	78c9      	ldrb	r1, [r1, #3]
 80089aa:	430b      	orrs	r3, r1
 80089ac:	0e1b      	lsrs	r3, r3, #24
 80089ae:	4313      	orrs	r3, r2
 80089b0:	4a18      	ldr	r2, [pc, #96]	; (8008a14 <MX_LWIP_Init+0x250>)
 80089b2:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 80089b4:	4b18      	ldr	r3, [pc, #96]	; (8008a18 <MX_LWIP_Init+0x254>)
 80089b6:	9302      	str	r3, [sp, #8]
 80089b8:	4b18      	ldr	r3, [pc, #96]	; (8008a1c <MX_LWIP_Init+0x258>)
 80089ba:	9301      	str	r3, [sp, #4]
 80089bc:	2300      	movs	r3, #0
 80089be:	9300      	str	r3, [sp, #0]
 80089c0:	4b14      	ldr	r3, [pc, #80]	; (8008a14 <MX_LWIP_Init+0x250>)
 80089c2:	4a13      	ldr	r2, [pc, #76]	; (8008a10 <MX_LWIP_Init+0x24c>)
 80089c4:	4911      	ldr	r1, [pc, #68]	; (8008a0c <MX_LWIP_Init+0x248>)
 80089c6:	4816      	ldr	r0, [pc, #88]	; (8008a20 <MX_LWIP_Init+0x25c>)
 80089c8:	f001 f8aa 	bl	8009b20 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 80089cc:	4814      	ldr	r0, [pc, #80]	; (8008a20 <MX_LWIP_Init+0x25c>)
 80089ce:	f001 fa59 	bl	8009e84 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 80089d2:	4b13      	ldr	r3, [pc, #76]	; (8008a20 <MX_LWIP_Init+0x25c>)
 80089d4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80089d8:	089b      	lsrs	r3, r3, #2
 80089da:	f003 0301 	and.w	r3, r3, #1
 80089de:	b2db      	uxtb	r3, r3
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d003      	beq.n	80089ec <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 80089e4:	480e      	ldr	r0, [pc, #56]	; (8008a20 <MX_LWIP_Init+0x25c>)
 80089e6:	f001 fa5d 	bl	8009ea4 <netif_set_up>
 80089ea:	e002      	b.n	80089f2 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 80089ec:	480c      	ldr	r0, [pc, #48]	; (8008a20 <MX_LWIP_Init+0x25c>)
 80089ee:	f001 fac5 	bl	8009f7c <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 80089f2:	490c      	ldr	r1, [pc, #48]	; (8008a24 <MX_LWIP_Init+0x260>)
 80089f4:	480a      	ldr	r0, [pc, #40]	; (8008a20 <MX_LWIP_Init+0x25c>)
 80089f6:	f001 faf3 	bl	8009fe0 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 80089fa:	bf00      	nop
 80089fc:	46bd      	mov	sp, r7
 80089fe:	bd80      	pop	{r7, pc}
 8008a00:	2000062c 	.word	0x2000062c
 8008a04:	20000630 	.word	0x20000630
 8008a08:	20000634 	.word	0x20000634
 8008a0c:	20000620 	.word	0x20000620
 8008a10:	20000624 	.word	0x20000624
 8008a14:	20000628 	.word	0x20000628
 8008a18:	08013155 	.word	0x08013155
 8008a1c:	08009001 	.word	0x08009001
 8008a20:	200005ec 	.word	0x200005ec
 8008a24:	0800906d 	.word	0x0800906d

08008a28 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b08e      	sub	sp, #56	; 0x38
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008a34:	2200      	movs	r2, #0
 8008a36:	601a      	str	r2, [r3, #0]
 8008a38:	605a      	str	r2, [r3, #4]
 8008a3a:	609a      	str	r2, [r3, #8]
 8008a3c:	60da      	str	r2, [r3, #12]
 8008a3e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a59      	ldr	r2, [pc, #356]	; (8008bac <HAL_ETH_MspInit+0x184>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	f040 80ac 	bne.w	8008ba4 <HAL_ETH_MspInit+0x17c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	623b      	str	r3, [r7, #32]
 8008a50:	4b57      	ldr	r3, [pc, #348]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a54:	4a56      	ldr	r2, [pc, #344]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008a56:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008a5a:	6313      	str	r3, [r2, #48]	; 0x30
 8008a5c:	4b54      	ldr	r3, [pc, #336]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a64:	623b      	str	r3, [r7, #32]
 8008a66:	6a3b      	ldr	r3, [r7, #32]
 8008a68:	2300      	movs	r3, #0
 8008a6a:	61fb      	str	r3, [r7, #28]
 8008a6c:	4b50      	ldr	r3, [pc, #320]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a70:	4a4f      	ldr	r2, [pc, #316]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008a72:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008a76:	6313      	str	r3, [r2, #48]	; 0x30
 8008a78:	4b4d      	ldr	r3, [pc, #308]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008a80:	61fb      	str	r3, [r7, #28]
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	2300      	movs	r3, #0
 8008a86:	61bb      	str	r3, [r7, #24]
 8008a88:	4b49      	ldr	r3, [pc, #292]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a8c:	4a48      	ldr	r2, [pc, #288]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008a8e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008a92:	6313      	str	r3, [r2, #48]	; 0x30
 8008a94:	4b46      	ldr	r3, [pc, #280]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008a9c:	61bb      	str	r3, [r7, #24]
 8008a9e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	617b      	str	r3, [r7, #20]
 8008aa4:	4b42      	ldr	r3, [pc, #264]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aa8:	4a41      	ldr	r2, [pc, #260]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008aaa:	f043 0304 	orr.w	r3, r3, #4
 8008aae:	6313      	str	r3, [r2, #48]	; 0x30
 8008ab0:	4b3f      	ldr	r3, [pc, #252]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ab4:	f003 0304 	and.w	r3, r3, #4
 8008ab8:	617b      	str	r3, [r7, #20]
 8008aba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008abc:	2300      	movs	r3, #0
 8008abe:	613b      	str	r3, [r7, #16]
 8008ac0:	4b3b      	ldr	r3, [pc, #236]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ac4:	4a3a      	ldr	r2, [pc, #232]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008ac6:	f043 0301 	orr.w	r3, r3, #1
 8008aca:	6313      	str	r3, [r2, #48]	; 0x30
 8008acc:	4b38      	ldr	r3, [pc, #224]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ad0:	f003 0301 	and.w	r3, r3, #1
 8008ad4:	613b      	str	r3, [r7, #16]
 8008ad6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008ad8:	2300      	movs	r3, #0
 8008ada:	60fb      	str	r3, [r7, #12]
 8008adc:	4b34      	ldr	r3, [pc, #208]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ae0:	4a33      	ldr	r2, [pc, #204]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008ae2:	f043 0302 	orr.w	r3, r3, #2
 8008ae6:	6313      	str	r3, [r2, #48]	; 0x30
 8008ae8:	4b31      	ldr	r3, [pc, #196]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aec:	f003 0302 	and.w	r3, r3, #2
 8008af0:	60fb      	str	r3, [r7, #12]
 8008af2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8008af4:	2300      	movs	r3, #0
 8008af6:	60bb      	str	r3, [r7, #8]
 8008af8:	4b2d      	ldr	r3, [pc, #180]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008afc:	4a2c      	ldr	r2, [pc, #176]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008afe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b02:	6313      	str	r3, [r2, #48]	; 0x30
 8008b04:	4b2a      	ldr	r3, [pc, #168]	; (8008bb0 <HAL_ETH_MspInit+0x188>)
 8008b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b0c:	60bb      	str	r3, [r7, #8]
 8008b0e:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> ETH_RXD2
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8008b10:	2332      	movs	r3, #50	; 0x32
 8008b12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b14:	2302      	movs	r3, #2
 8008b16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008b1c:	2303      	movs	r3, #3
 8008b1e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008b20:	230b      	movs	r3, #11
 8008b22:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008b24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b28:	4619      	mov	r1, r3
 8008b2a:	4822      	ldr	r0, [pc, #136]	; (8008bb4 <HAL_ETH_MspInit+0x18c>)
 8008b2c:	f7fa fec2 	bl	80038b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8008b30:	2386      	movs	r3, #134	; 0x86
 8008b32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b34:	2302      	movs	r3, #2
 8008b36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008b40:	230b      	movs	r3, #11
 8008b42:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008b44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b48:	4619      	mov	r1, r3
 8008b4a:	481b      	ldr	r0, [pc, #108]	; (8008bb8 <HAL_ETH_MspInit+0x190>)
 8008b4c:	f7fa feb2 	bl	80038b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|RMII_TXD1_Pin;
 8008b50:	f242 0301 	movw	r3, #8193	; 0x2001
 8008b54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b56:	2302      	movs	r3, #2
 8008b58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008b5e:	2303      	movs	r3, #3
 8008b60:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008b62:	230b      	movs	r3, #11
 8008b64:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008b66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b6a:	4619      	mov	r1, r3
 8008b6c:	4813      	ldr	r0, [pc, #76]	; (8008bbc <HAL_ETH_MspInit+0x194>)
 8008b6e:	f7fa fea1 	bl	80038b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8008b72:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8008b76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b78:	2302      	movs	r3, #2
 8008b7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008b80:	2303      	movs	r3, #3
 8008b82:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008b84:	230b      	movs	r3, #11
 8008b86:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008b88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b8c:	4619      	mov	r1, r3
 8008b8e:	480c      	ldr	r0, [pc, #48]	; (8008bc0 <HAL_ETH_MspInit+0x198>)
 8008b90:	f7fa fe90 	bl	80038b4 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 0, 0);
 8008b94:	2200      	movs	r2, #0
 8008b96:	2100      	movs	r1, #0
 8008b98:	203d      	movs	r0, #61	; 0x3d
 8008b9a:	f7f9 f8a4 	bl	8001ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8008b9e:	203d      	movs	r0, #61	; 0x3d
 8008ba0:	f7f9 f8bd 	bl	8001d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8008ba4:	bf00      	nop
 8008ba6:	3738      	adds	r7, #56	; 0x38
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}
 8008bac:	40028000 	.word	0x40028000
 8008bb0:	40023800 	.word	0x40023800
 8008bb4:	40020800 	.word	0x40020800
 8008bb8:	40020000 	.word	0x40020000
 8008bbc:	40020400 	.word	0x40020400
 8008bc0:	40021800 	.word	0x40021800

08008bc4 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b086      	sub	sp, #24
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8008bd0:	4b4d      	ldr	r3, [pc, #308]	; (8008d08 <low_level_init+0x144>)
 8008bd2:	4a4e      	ldr	r2, [pc, #312]	; (8008d0c <low_level_init+0x148>)
 8008bd4:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8008bd6:	4b4c      	ldr	r3, [pc, #304]	; (8008d08 <low_level_init+0x144>)
 8008bd8:	2201      	movs	r2, #1
 8008bda:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8008bdc:	4b4a      	ldr	r3, [pc, #296]	; (8008d08 <low_level_init+0x144>)
 8008bde:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008be2:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8008be4:	4b48      	ldr	r3, [pc, #288]	; (8008d08 <low_level_init+0x144>)
 8008be6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008bea:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8008bec:	4b46      	ldr	r3, [pc, #280]	; (8008d08 <low_level_init+0x144>)
 8008bee:	2200      	movs	r2, #0
 8008bf0:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8008bf6:	2380      	movs	r3, #128	; 0x80
 8008bf8:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8008bfa:	23e1      	movs	r3, #225	; 0xe1
 8008bfc:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8008c02:	2300      	movs	r3, #0
 8008c04:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8008c06:	2300      	movs	r3, #0
 8008c08:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8008c0a:	4a3f      	ldr	r2, [pc, #252]	; (8008d08 <low_level_init+0x144>)
 8008c0c:	f107 0308 	add.w	r3, r7, #8
 8008c10:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 8008c12:	4b3d      	ldr	r3, [pc, #244]	; (8008d08 <low_level_init+0x144>)
 8008c14:	2200      	movs	r2, #0
 8008c16:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8008c18:	4b3b      	ldr	r3, [pc, #236]	; (8008d08 <low_level_init+0x144>)
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8008c1e:	4b3a      	ldr	r3, [pc, #232]	; (8008d08 <low_level_init+0x144>)
 8008c20:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8008c24:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8008c26:	4838      	ldr	r0, [pc, #224]	; (8008d08 <low_level_init+0x144>)
 8008c28:	f7f9 fcb0 	bl	800258c <HAL_ETH_Init>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 8008c30:	7dfb      	ldrb	r3, [r7, #23]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d108      	bne.n	8008c48 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008c3c:	f043 0304 	orr.w	r3, r3, #4
 8008c40:	b2da      	uxtb	r2, r3
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8008c48:	2304      	movs	r3, #4
 8008c4a:	4a31      	ldr	r2, [pc, #196]	; (8008d10 <low_level_init+0x14c>)
 8008c4c:	4931      	ldr	r1, [pc, #196]	; (8008d14 <low_level_init+0x150>)
 8008c4e:	482e      	ldr	r0, [pc, #184]	; (8008d08 <low_level_init+0x144>)
 8008c50:	f7f9 fe36 	bl	80028c0 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8008c54:	2304      	movs	r3, #4
 8008c56:	4a30      	ldr	r2, [pc, #192]	; (8008d18 <low_level_init+0x154>)
 8008c58:	4930      	ldr	r1, [pc, #192]	; (8008d1c <low_level_init+0x158>)
 8008c5a:	482b      	ldr	r0, [pc, #172]	; (8008d08 <low_level_init+0x144>)
 8008c5c:	f7f9 fe98 	bl	8002990 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2206      	movs	r2, #6
 8008c64:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8008c68:	4b27      	ldr	r3, [pc, #156]	; (8008d08 <low_level_init+0x144>)
 8008c6a:	695b      	ldr	r3, [r3, #20]
 8008c6c:	781a      	ldrb	r2, [r3, #0]
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8008c74:	4b24      	ldr	r3, [pc, #144]	; (8008d08 <low_level_init+0x144>)
 8008c76:	695b      	ldr	r3, [r3, #20]
 8008c78:	785a      	ldrb	r2, [r3, #1]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8008c80:	4b21      	ldr	r3, [pc, #132]	; (8008d08 <low_level_init+0x144>)
 8008c82:	695b      	ldr	r3, [r3, #20]
 8008c84:	789a      	ldrb	r2, [r3, #2]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8008c8c:	4b1e      	ldr	r3, [pc, #120]	; (8008d08 <low_level_init+0x144>)
 8008c8e:	695b      	ldr	r3, [r3, #20]
 8008c90:	78da      	ldrb	r2, [r3, #3]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8008c98:	4b1b      	ldr	r3, [pc, #108]	; (8008d08 <low_level_init+0x144>)
 8008c9a:	695b      	ldr	r3, [r3, #20]
 8008c9c:	791a      	ldrb	r2, [r3, #4]
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8008ca4:	4b18      	ldr	r3, [pc, #96]	; (8008d08 <low_level_init+0x144>)
 8008ca6:	695b      	ldr	r3, [r3, #20]
 8008ca8:	795a      	ldrb	r2, [r3, #5]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8008cb6:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008cbe:	f043 030a 	orr.w	r3, r3, #10
 8008cc2:	b2da      	uxtb	r2, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 8008cca:	480f      	ldr	r0, [pc, #60]	; (8008d08 <low_level_init+0x144>)
 8008ccc:	f7fa f98a 	bl	8002fe4 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8008cd0:	f107 0310 	add.w	r3, r7, #16
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	211d      	movs	r1, #29
 8008cd8:	480b      	ldr	r0, [pc, #44]	; (8008d08 <low_level_init+0x144>)
 8008cda:	f7fa f8b5 	bl	8002e48 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	f043 030b 	orr.w	r3, r3, #11
 8008ce4:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	461a      	mov	r2, r3
 8008cea:	211d      	movs	r1, #29
 8008cec:	4806      	ldr	r0, [pc, #24]	; (8008d08 <low_level_init+0x144>)
 8008cee:	f7fa f913 	bl	8002f18 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8008cf2:	f107 0310 	add.w	r3, r7, #16
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	211d      	movs	r1, #29
 8008cfa:	4803      	ldr	r0, [pc, #12]	; (8008d08 <low_level_init+0x144>)
 8008cfc:	f7fa f8a4 	bl	8002e48 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8008d00:	bf00      	nop
 8008d02:	3718      	adds	r7, #24
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}
 8008d08:	200036d8 	.word	0x200036d8
 8008d0c:	40028000 	.word	0x40028000
 8008d10:	20001f08 	.word	0x20001f08
 8008d14:	200006b8 	.word	0x200006b8
 8008d18:	20000738 	.word	0x20000738
 8008d1c:	20000638 	.word	0x20000638

08008d20 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b08a      	sub	sp, #40	; 0x28
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 8008d2a:	4b4b      	ldr	r3, [pc, #300]	; (8008e58 <low_level_output+0x138>)
 8008d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 8008d32:	2300      	movs	r3, #0
 8008d34:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 8008d36:	2300      	movs	r3, #0
 8008d38:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 8008d42:	4b45      	ldr	r3, [pc, #276]	; (8008e58 <low_level_output+0x138>)
 8008d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d46:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	623b      	str	r3, [r7, #32]
 8008d50:	e05a      	b.n	8008e08 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8008d52:	69bb      	ldr	r3, [r7, #24]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	da03      	bge.n	8008d62 <low_level_output+0x42>
      {
        errval = ERR_USE;
 8008d5a:	23f8      	movs	r3, #248	; 0xf8
 8008d5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 8008d60:	e05c      	b.n	8008e1c <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 8008d62:	6a3b      	ldr	r3, [r7, #32]
 8008d64:	895b      	ldrh	r3, [r3, #10]
 8008d66:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8008d6c:	e02f      	b.n	8008dce <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 8008d6e:	69fa      	ldr	r2, [r7, #28]
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	18d0      	adds	r0, r2, r3
 8008d74:	6a3b      	ldr	r3, [r7, #32]
 8008d76:	685a      	ldr	r2, [r3, #4]
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	18d1      	adds	r1, r2, r3
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8008d82:	3304      	adds	r3, #4
 8008d84:	461a      	mov	r2, r3
 8008d86:	f00a faef 	bl	8013368 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8008d8a:	69bb      	ldr	r3, [r7, #24]
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8008d90:	69bb      	ldr	r3, [r7, #24]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	da03      	bge.n	8008da0 <low_level_output+0x80>
        {
          errval = ERR_USE;
 8008d98:	23f8      	movs	r3, #248	; 0xf8
 8008d9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 8008d9e:	e03d      	b.n	8008e1c <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8008da0:	69bb      	ldr	r3, [r7, #24]
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 8008da6:	693a      	ldr	r2, [r7, #16]
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	4413      	add	r3, r2
 8008dac:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8008db0:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8008db2:	68ba      	ldr	r2, [r7, #8]
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	1ad3      	subs	r3, r2, r3
 8008db8:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8008dbc:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8008dbe:	697a      	ldr	r2, [r7, #20]
 8008dc0:	693b      	ldr	r3, [r7, #16]
 8008dc2:	1ad3      	subs	r3, r2, r3
 8008dc4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8008dc8:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8008dce:	68fa      	ldr	r2, [r7, #12]
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	4413      	add	r3, r2
 8008dd4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d8c8      	bhi.n	8008d6e <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 8008ddc:	69fa      	ldr	r2, [r7, #28]
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	18d0      	adds	r0, r2, r3
 8008de2:	6a3b      	ldr	r3, [r7, #32]
 8008de4:	685a      	ldr	r2, [r3, #4]
 8008de6:	68bb      	ldr	r3, [r7, #8]
 8008de8:	4413      	add	r3, r2
 8008dea:	68fa      	ldr	r2, [r7, #12]
 8008dec:	4619      	mov	r1, r3
 8008dee:	f00a fabb 	bl	8013368 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8008df2:	693a      	ldr	r2, [r7, #16]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	4413      	add	r3, r2
 8008df8:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 8008dfa:	697a      	ldr	r2, [r7, #20]
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	4413      	add	r3, r2
 8008e00:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 8008e02:	6a3b      	ldr	r3, [r7, #32]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	623b      	str	r3, [r7, #32]
 8008e08:	6a3b      	ldr	r3, [r7, #32]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d1a1      	bne.n	8008d52 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 8008e0e:	6979      	ldr	r1, [r7, #20]
 8008e10:	4811      	ldr	r0, [pc, #68]	; (8008e58 <low_level_output+0x138>)
 8008e12:	f7f9 fe29 	bl	8002a68 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 8008e16:	2300      	movs	r3, #0
 8008e18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 8008e1c:	4b0e      	ldr	r3, [pc, #56]	; (8008e58 <low_level_output+0x138>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e24:	695b      	ldr	r3, [r3, #20]
 8008e26:	f003 0320 	and.w	r3, r3, #32
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d00d      	beq.n	8008e4a <low_level_output+0x12a>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 8008e2e:	4b0a      	ldr	r3, [pc, #40]	; (8008e58 <low_level_output+0x138>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e36:	461a      	mov	r2, r3
 8008e38:	2320      	movs	r3, #32
 8008e3a:	6153      	str	r3, [r2, #20]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 8008e3c:	4b06      	ldr	r3, [pc, #24]	; (8008e58 <low_level_output+0x138>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e44:	461a      	mov	r2, r3
 8008e46:	2300      	movs	r3, #0
 8008e48:	6053      	str	r3, [r2, #4]
  }
  return errval;
 8008e4a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3728      	adds	r7, #40	; 0x28
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
 8008e56:	bf00      	nop
 8008e58:	200036d8 	.word	0x200036d8

08008e5c <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b08c      	sub	sp, #48	; 0x30
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8008e64:	2300      	movs	r3, #0
 8008e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 8008e70:	2300      	movs	r3, #0
 8008e72:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 8008e74:	2300      	movs	r3, #0
 8008e76:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame(&heth) != HAL_OK)
 8008e80:	484e      	ldr	r0, [pc, #312]	; (8008fbc <low_level_input+0x160>)
 8008e82:	f7f9 fedb 	bl	8002c3c <HAL_ETH_GetReceivedFrame>
 8008e86:	4603      	mov	r3, r0
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d001      	beq.n	8008e90 <low_level_input+0x34>

    return NULL;
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	e091      	b.n	8008fb4 <low_level_input+0x158>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 8008e90:	4b4a      	ldr	r3, [pc, #296]	; (8008fbc <low_level_input+0x160>)
 8008e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e94:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 8008e96:	4b49      	ldr	r3, [pc, #292]	; (8008fbc <low_level_input+0x160>)
 8008e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e9a:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 8008e9c:	89fb      	ldrh	r3, [r7, #14]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d007      	beq.n	8008eb2 <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 8008ea2:	89fb      	ldrh	r3, [r7, #14]
 8008ea4:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8008ea8:	4619      	mov	r1, r3
 8008eaa:	2000      	movs	r0, #0
 8008eac:	f001 f934 	bl	800a118 <pbuf_alloc>
 8008eb0:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 8008eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d04b      	beq.n	8008f50 <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8008eb8:	4b40      	ldr	r3, [pc, #256]	; (8008fbc <low_level_input+0x160>)
 8008eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ebc:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8008ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ec4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ec6:	e040      	b.n	8008f4a <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 8008ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eca:	895b      	ldrh	r3, [r3, #10]
 8008ecc:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8008ed2:	e021      	b.n	8008f18 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8008ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ed6:	685a      	ldr	r2, [r3, #4]
 8008ed8:	69bb      	ldr	r3, [r7, #24]
 8008eda:	18d0      	adds	r0, r2, r3
 8008edc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ede:	69fb      	ldr	r3, [r7, #28]
 8008ee0:	18d1      	adds	r1, r2, r3
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 8008ee8:	3304      	adds	r3, #4
 8008eea:	461a      	mov	r2, r3
 8008eec:	f00a fa3c 	bl	8013368 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8008ef0:	6a3b      	ldr	r3, [r7, #32]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 8008ef6:	6a3b      	ldr	r3, [r7, #32]
 8008ef8:	689b      	ldr	r3, [r3, #8]
 8008efa:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8008efc:	69fa      	ldr	r2, [r7, #28]
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	4413      	add	r3, r2
 8008f02:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 8008f06:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8008f08:	69ba      	ldr	r2, [r7, #24]
 8008f0a:	69fb      	ldr	r3, [r7, #28]
 8008f0c:	1ad3      	subs	r3, r2, r3
 8008f0e:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8008f12:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 8008f14:	2300      	movs	r3, #0
 8008f16:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8008f18:	697a      	ldr	r2, [r7, #20]
 8008f1a:	69fb      	ldr	r3, [r7, #28]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d8d6      	bhi.n	8008ed4 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 8008f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f28:	685a      	ldr	r2, [r3, #4]
 8008f2a:	69bb      	ldr	r3, [r7, #24]
 8008f2c:	18d0      	adds	r0, r2, r3
 8008f2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f30:	69fb      	ldr	r3, [r7, #28]
 8008f32:	4413      	add	r3, r2
 8008f34:	697a      	ldr	r2, [r7, #20]
 8008f36:	4619      	mov	r1, r3
 8008f38:	f00a fa16 	bl	8013368 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 8008f3c:	69fa      	ldr	r2, [r7, #28]
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	4413      	add	r3, r2
 8008f42:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 8008f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d1bb      	bne.n	8008ec8 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8008f50:	4b1a      	ldr	r3, [pc, #104]	; (8008fbc <low_level_input+0x160>)
 8008f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f54:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8008f56:	2300      	movs	r3, #0
 8008f58:	613b      	str	r3, [r7, #16]
 8008f5a:	e00b      	b.n	8008f74 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8008f5c:	6a3b      	ldr	r3, [r7, #32]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008f64:	6a3b      	ldr	r3, [r7, #32]
 8008f66:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8008f68:	6a3b      	ldr	r3, [r7, #32]
 8008f6a:	68db      	ldr	r3, [r3, #12]
 8008f6c:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	3301      	adds	r3, #1
 8008f72:	613b      	str	r3, [r7, #16]
 8008f74:	4b11      	ldr	r3, [pc, #68]	; (8008fbc <low_level_input+0x160>)
 8008f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f78:	693a      	ldr	r2, [r7, #16]
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	d3ee      	bcc.n	8008f5c <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 8008f7e:	4b0f      	ldr	r3, [pc, #60]	; (8008fbc <low_level_input+0x160>)
 8008f80:	2200      	movs	r2, #0
 8008f82:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 8008f84:	4b0d      	ldr	r3, [pc, #52]	; (8008fbc <low_level_input+0x160>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f8c:	695b      	ldr	r3, [r3, #20]
 8008f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d00d      	beq.n	8008fb2 <low_level_input+0x156>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 8008f96:	4b09      	ldr	r3, [pc, #36]	; (8008fbc <low_level_input+0x160>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	2380      	movs	r3, #128	; 0x80
 8008fa2:	6153      	str	r3, [r2, #20]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 8008fa4:	4b05      	ldr	r3, [pc, #20]	; (8008fbc <low_level_input+0x160>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008fac:	461a      	mov	r2, r3
 8008fae:	2300      	movs	r3, #0
 8008fb0:	6093      	str	r3, [r2, #8]
  }
  return p;
 8008fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3730      	adds	r7, #48	; 0x30
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}
 8008fbc:	200036d8 	.word	0x200036d8

08008fc0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;

  /* move received packet into a new pbuf */
  p = low_level_input(netif);
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f7ff ff47 	bl	8008e5c <low_level_input>
 8008fce:	60f8      	str	r0, [r7, #12]

  /* no packet could be read, silently ignore this */
  if (p == NULL) return;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d010      	beq.n	8008ff8 <ethernetif_input+0x38>

  /* entry point to the LwIP stack */
  err = netif->input(p, netif);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	691b      	ldr	r3, [r3, #16]
 8008fda:	6879      	ldr	r1, [r7, #4]
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	4798      	blx	r3
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	72fb      	strb	r3, [r7, #11]

  if (err != ERR_OK)
 8008fe4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d006      	beq.n	8008ffa <ethernetif_input+0x3a>
  {
    LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
    pbuf_free(p);
 8008fec:	68f8      	ldr	r0, [r7, #12]
 8008fee:	f001 fb77 	bl	800a6e0 <pbuf_free>
    p = NULL;
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	60fb      	str	r3, [r7, #12]
 8008ff6:	e000      	b.n	8008ffa <ethernetif_input+0x3a>
  if (p == NULL) return;
 8008ff8:	bf00      	nop
  }
}
 8008ffa:	3710      	adds	r7, #16
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b082      	sub	sp, #8
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d106      	bne.n	800901c <ethernetif_init+0x1c>
 800900e:	4b0e      	ldr	r3, [pc, #56]	; (8009048 <ethernetif_init+0x48>)
 8009010:	f240 2219 	movw	r2, #537	; 0x219
 8009014:	490d      	ldr	r1, [pc, #52]	; (800904c <ethernetif_init+0x4c>)
 8009016:	480e      	ldr	r0, [pc, #56]	; (8009050 <ethernetif_init+0x50>)
 8009018:	f00a f9d6 	bl	80133c8 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2273      	movs	r2, #115	; 0x73
 8009020:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2274      	movs	r2, #116	; 0x74
 8009028:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	4a09      	ldr	r2, [pc, #36]	; (8009054 <ethernetif_init+0x54>)
 8009030:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	4a08      	ldr	r2, [pc, #32]	; (8009058 <ethernetif_init+0x58>)
 8009036:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f7ff fdc3 	bl	8008bc4 <low_level_init>

  return ERR_OK;
 800903e:	2300      	movs	r3, #0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3708      	adds	r7, #8
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}
 8009048:	08014814 	.word	0x08014814
 800904c:	08014830 	.word	0x08014830
 8009050:	08014840 	.word	0x08014840
 8009054:	0801160d 	.word	0x0801160d
 8009058:	08008d21 	.word	0x08008d21

0800905c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8009060:	f7f8 fd36 	bl	8001ad0 <HAL_GetTick>
 8009064:	4603      	mov	r3, r0
}
 8009066:	4618      	mov	r0, r3
 8009068:	bd80      	pop	{r7, pc}
	...

0800906c <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b084      	sub	sp, #16
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 8009074:	2300      	movs	r3, #0
 8009076:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 8009078:	2300      	movs	r3, #0
 800907a:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009082:	089b      	lsrs	r3, r3, #2
 8009084:	f003 0301 	and.w	r3, r3, #1
 8009088:	b2db      	uxtb	r3, r3
 800908a:	2b00      	cmp	r3, #0
 800908c:	d05d      	beq.n	800914a <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800908e:	4b34      	ldr	r3, [pc, #208]	; (8009160 <ethernetif_update_config+0xf4>)
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d03f      	beq.n	8009116 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8009096:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800909a:	2100      	movs	r1, #0
 800909c:	4830      	ldr	r0, [pc, #192]	; (8009160 <ethernetif_update_config+0xf4>)
 800909e:	f7f9 ff3b 	bl	8002f18 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 80090a2:	f7f8 fd15 	bl	8001ad0 <HAL_GetTick>
 80090a6:	4603      	mov	r3, r0
 80090a8:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 80090aa:	f107 0308 	add.w	r3, r7, #8
 80090ae:	461a      	mov	r2, r3
 80090b0:	2101      	movs	r1, #1
 80090b2:	482b      	ldr	r0, [pc, #172]	; (8009160 <ethernetif_update_config+0xf4>)
 80090b4:	f7f9 fec8 	bl	8002e48 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 80090b8:	f7f8 fd0a 	bl	8001ad0 <HAL_GetTick>
 80090bc:	4602      	mov	r2, r0
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	1ad3      	subs	r3, r2, r3
 80090c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80090c6:	d828      	bhi.n	800911a <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 80090c8:	68bb      	ldr	r3, [r7, #8]
 80090ca:	f003 0320 	and.w	r3, r3, #32
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d0eb      	beq.n	80090aa <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 80090d2:	f107 0308 	add.w	r3, r7, #8
 80090d6:	461a      	mov	r2, r3
 80090d8:	2110      	movs	r1, #16
 80090da:	4821      	ldr	r0, [pc, #132]	; (8009160 <ethernetif_update_config+0xf4>)
 80090dc:	f7f9 feb4 	bl	8002e48 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	f003 0304 	and.w	r3, r3, #4
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d004      	beq.n	80090f4 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 80090ea:	4b1d      	ldr	r3, [pc, #116]	; (8009160 <ethernetif_update_config+0xf4>)
 80090ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80090f0:	60da      	str	r2, [r3, #12]
 80090f2:	e002      	b.n	80090fa <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 80090f4:	4b1a      	ldr	r3, [pc, #104]	; (8009160 <ethernetif_update_config+0xf4>)
 80090f6:	2200      	movs	r2, #0
 80090f8:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	f003 0302 	and.w	r3, r3, #2
 8009100:	2b00      	cmp	r3, #0
 8009102:	d003      	beq.n	800910c <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 8009104:	4b16      	ldr	r3, [pc, #88]	; (8009160 <ethernetif_update_config+0xf4>)
 8009106:	2200      	movs	r2, #0
 8009108:	609a      	str	r2, [r3, #8]
 800910a:	e016      	b.n	800913a <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800910c:	4b14      	ldr	r3, [pc, #80]	; (8009160 <ethernetif_update_config+0xf4>)
 800910e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009112:	609a      	str	r2, [r3, #8]
 8009114:	e011      	b.n	800913a <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 8009116:	bf00      	nop
 8009118:	e000      	b.n	800911c <ethernetif_update_config+0xb0>
          goto error;
 800911a:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800911c:	4b10      	ldr	r3, [pc, #64]	; (8009160 <ethernetif_update_config+0xf4>)
 800911e:	68db      	ldr	r3, [r3, #12]
 8009120:	08db      	lsrs	r3, r3, #3
 8009122:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8009124:	4b0e      	ldr	r3, [pc, #56]	; (8009160 <ethernetif_update_config+0xf4>)
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	085b      	lsrs	r3, r3, #1
 800912a:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800912c:	4313      	orrs	r3, r2
 800912e:	b29b      	uxth	r3, r3
 8009130:	461a      	mov	r2, r3
 8009132:	2100      	movs	r1, #0
 8009134:	480a      	ldr	r0, [pc, #40]	; (8009160 <ethernetif_update_config+0xf4>)
 8009136:	f7f9 feef 	bl	8002f18 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800913a:	2100      	movs	r1, #0
 800913c:	4808      	ldr	r0, [pc, #32]	; (8009160 <ethernetif_update_config+0xf4>)
 800913e:	f7f9 ffaf 	bl	80030a0 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 8009142:	4807      	ldr	r0, [pc, #28]	; (8009160 <ethernetif_update_config+0xf4>)
 8009144:	f7f9 ff4e 	bl	8002fe4 <HAL_ETH_Start>
 8009148:	e002      	b.n	8009150 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800914a:	4805      	ldr	r0, [pc, #20]	; (8009160 <ethernetif_update_config+0xf4>)
 800914c:	f7f9 ff79 	bl	8003042 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f000 f807 	bl	8009164 <ethernetif_notify_conn_changed>
}
 8009156:	bf00      	nop
 8009158:	3710      	adds	r7, #16
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
 800915e:	bf00      	nop
 8009160:	200036d8 	.word	0x200036d8

08009164 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 8009164:	b480      	push	{r7}
 8009166:	b083      	sub	sp, #12
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800916c:	bf00      	nop
 800916e:	370c      	adds	r7, #12
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	4603      	mov	r3, r0
 8009180:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8009182:	88fb      	ldrh	r3, [r7, #6]
 8009184:	021b      	lsls	r3, r3, #8
 8009186:	b21a      	sxth	r2, r3
 8009188:	88fb      	ldrh	r3, [r7, #6]
 800918a:	0a1b      	lsrs	r3, r3, #8
 800918c:	b29b      	uxth	r3, r3
 800918e:	b21b      	sxth	r3, r3
 8009190:	4313      	orrs	r3, r2
 8009192:	b21b      	sxth	r3, r3
 8009194:	b29b      	uxth	r3, r3
}
 8009196:	4618      	mov	r0, r3
 8009198:	370c      	adds	r7, #12
 800919a:	46bd      	mov	sp, r7
 800919c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a0:	4770      	bx	lr

080091a2 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80091a2:	b480      	push	{r7}
 80091a4:	b083      	sub	sp, #12
 80091a6:	af00      	add	r7, sp, #0
 80091a8:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	061a      	lsls	r2, r3, #24
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	021b      	lsls	r3, r3, #8
 80091b2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80091b6:	431a      	orrs	r2, r3
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	0a1b      	lsrs	r3, r3, #8
 80091bc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80091c0:	431a      	orrs	r2, r3
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	0e1b      	lsrs	r3, r3, #24
 80091c6:	4313      	orrs	r3, r2
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	370c      	adds	r7, #12
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr

080091d4 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b082      	sub	sp, #8
 80091d8:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80091da:	2300      	movs	r3, #0
 80091dc:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 80091de:	f000 f8d5 	bl	800938c <mem_init>
  memp_init();
 80091e2:	f000 fbdb 	bl	800999c <memp_init>
  pbuf_init();
  netif_init();
 80091e6:	f000 fc93 	bl	8009b10 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80091ea:	f007 f84f 	bl	801028c <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80091ee:	f001 fda7 	bl	800ad40 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 80091f2:	f006 ffc1 	bl	8010178 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80091f6:	bf00      	nop
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
	...

08009200 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8009200:	b480      	push	{r7}
 8009202:	b083      	sub	sp, #12
 8009204:	af00      	add	r7, sp, #0
 8009206:	4603      	mov	r3, r0
 8009208:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800920a:	4b05      	ldr	r3, [pc, #20]	; (8009220 <ptr_to_mem+0x20>)
 800920c:	681a      	ldr	r2, [r3, #0]
 800920e:	88fb      	ldrh	r3, [r7, #6]
 8009210:	4413      	add	r3, r2
}
 8009212:	4618      	mov	r0, r3
 8009214:	370c      	adds	r7, #12
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr
 800921e:	bf00      	nop
 8009220:	20005f4c 	.word	0x20005f4c

08009224 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8009224:	b480      	push	{r7}
 8009226:	b083      	sub	sp, #12
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800922c:	4b05      	ldr	r3, [pc, #20]	; (8009244 <mem_to_ptr+0x20>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	687a      	ldr	r2, [r7, #4]
 8009232:	1ad3      	subs	r3, r2, r3
 8009234:	b29b      	uxth	r3, r3
}
 8009236:	4618      	mov	r0, r3
 8009238:	370c      	adds	r7, #12
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	20005f4c 	.word	0x20005f4c

08009248 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8009248:	b590      	push	{r4, r7, lr}
 800924a:	b085      	sub	sp, #20
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8009250:	4b45      	ldr	r3, [pc, #276]	; (8009368 <plug_holes+0x120>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	429a      	cmp	r2, r3
 8009258:	d206      	bcs.n	8009268 <plug_holes+0x20>
 800925a:	4b44      	ldr	r3, [pc, #272]	; (800936c <plug_holes+0x124>)
 800925c:	f240 12df 	movw	r2, #479	; 0x1df
 8009260:	4943      	ldr	r1, [pc, #268]	; (8009370 <plug_holes+0x128>)
 8009262:	4844      	ldr	r0, [pc, #272]	; (8009374 <plug_holes+0x12c>)
 8009264:	f00a f8b0 	bl	80133c8 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8009268:	4b43      	ldr	r3, [pc, #268]	; (8009378 <plug_holes+0x130>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	429a      	cmp	r2, r3
 8009270:	d306      	bcc.n	8009280 <plug_holes+0x38>
 8009272:	4b3e      	ldr	r3, [pc, #248]	; (800936c <plug_holes+0x124>)
 8009274:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8009278:	4940      	ldr	r1, [pc, #256]	; (800937c <plug_holes+0x134>)
 800927a:	483e      	ldr	r0, [pc, #248]	; (8009374 <plug_holes+0x12c>)
 800927c:	f00a f8a4 	bl	80133c8 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	791b      	ldrb	r3, [r3, #4]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d006      	beq.n	8009296 <plug_holes+0x4e>
 8009288:	4b38      	ldr	r3, [pc, #224]	; (800936c <plug_holes+0x124>)
 800928a:	f240 12e1 	movw	r2, #481	; 0x1e1
 800928e:	493c      	ldr	r1, [pc, #240]	; (8009380 <plug_holes+0x138>)
 8009290:	4838      	ldr	r0, [pc, #224]	; (8009374 <plug_holes+0x12c>)
 8009292:	f00a f899 	bl	80133c8 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	881b      	ldrh	r3, [r3, #0]
 800929a:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800929e:	d906      	bls.n	80092ae <plug_holes+0x66>
 80092a0:	4b32      	ldr	r3, [pc, #200]	; (800936c <plug_holes+0x124>)
 80092a2:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 80092a6:	4937      	ldr	r1, [pc, #220]	; (8009384 <plug_holes+0x13c>)
 80092a8:	4832      	ldr	r0, [pc, #200]	; (8009374 <plug_holes+0x12c>)
 80092aa:	f00a f88d 	bl	80133c8 <iprintf>

  nmem = ptr_to_mem(mem->next);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	881b      	ldrh	r3, [r3, #0]
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7ff ffa4 	bl	8009200 <ptr_to_mem>
 80092b8:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80092ba:	687a      	ldr	r2, [r7, #4]
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	429a      	cmp	r2, r3
 80092c0:	d024      	beq.n	800930c <plug_holes+0xc4>
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	791b      	ldrb	r3, [r3, #4]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d120      	bne.n	800930c <plug_holes+0xc4>
 80092ca:	4b2b      	ldr	r3, [pc, #172]	; (8009378 <plug_holes+0x130>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	68fa      	ldr	r2, [r7, #12]
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d01b      	beq.n	800930c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80092d4:	4b2c      	ldr	r3, [pc, #176]	; (8009388 <plug_holes+0x140>)
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	68fa      	ldr	r2, [r7, #12]
 80092da:	429a      	cmp	r2, r3
 80092dc:	d102      	bne.n	80092e4 <plug_holes+0x9c>
      lfree = mem;
 80092de:	4a2a      	ldr	r2, [pc, #168]	; (8009388 <plug_holes+0x140>)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	881a      	ldrh	r2, [r3, #0]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	881b      	ldrh	r3, [r3, #0]
 80092f0:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 80092f4:	d00a      	beq.n	800930c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	881b      	ldrh	r3, [r3, #0]
 80092fa:	4618      	mov	r0, r3
 80092fc:	f7ff ff80 	bl	8009200 <ptr_to_mem>
 8009300:	4604      	mov	r4, r0
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f7ff ff8e 	bl	8009224 <mem_to_ptr>
 8009308:	4603      	mov	r3, r0
 800930a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	885b      	ldrh	r3, [r3, #2]
 8009310:	4618      	mov	r0, r3
 8009312:	f7ff ff75 	bl	8009200 <ptr_to_mem>
 8009316:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8009318:	68ba      	ldr	r2, [r7, #8]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	429a      	cmp	r2, r3
 800931e:	d01f      	beq.n	8009360 <plug_holes+0x118>
 8009320:	68bb      	ldr	r3, [r7, #8]
 8009322:	791b      	ldrb	r3, [r3, #4]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d11b      	bne.n	8009360 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8009328:	4b17      	ldr	r3, [pc, #92]	; (8009388 <plug_holes+0x140>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	687a      	ldr	r2, [r7, #4]
 800932e:	429a      	cmp	r2, r3
 8009330:	d102      	bne.n	8009338 <plug_holes+0xf0>
      lfree = pmem;
 8009332:	4a15      	ldr	r2, [pc, #84]	; (8009388 <plug_holes+0x140>)
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	881a      	ldrh	r2, [r3, #0]
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	881b      	ldrh	r3, [r3, #0]
 8009344:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8009348:	d00a      	beq.n	8009360 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	881b      	ldrh	r3, [r3, #0]
 800934e:	4618      	mov	r0, r3
 8009350:	f7ff ff56 	bl	8009200 <ptr_to_mem>
 8009354:	4604      	mov	r4, r0
 8009356:	68b8      	ldr	r0, [r7, #8]
 8009358:	f7ff ff64 	bl	8009224 <mem_to_ptr>
 800935c:	4603      	mov	r3, r0
 800935e:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8009360:	bf00      	nop
 8009362:	3714      	adds	r7, #20
 8009364:	46bd      	mov	sp, r7
 8009366:	bd90      	pop	{r4, r7, pc}
 8009368:	20005f4c 	.word	0x20005f4c
 800936c:	08014868 	.word	0x08014868
 8009370:	08014898 	.word	0x08014898
 8009374:	080148b0 	.word	0x080148b0
 8009378:	20005f50 	.word	0x20005f50
 800937c:	080148d8 	.word	0x080148d8
 8009380:	080148f4 	.word	0x080148f4
 8009384:	08014910 	.word	0x08014910
 8009388:	20005f54 	.word	0x20005f54

0800938c <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	b082      	sub	sp, #8
 8009390:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8009392:	4b18      	ldr	r3, [pc, #96]	; (80093f4 <mem_init+0x68>)
 8009394:	3303      	adds	r3, #3
 8009396:	f023 0303 	bic.w	r3, r3, #3
 800939a:	461a      	mov	r2, r3
 800939c:	4b16      	ldr	r3, [pc, #88]	; (80093f8 <mem_init+0x6c>)
 800939e:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80093a0:	4b15      	ldr	r3, [pc, #84]	; (80093f8 <mem_init+0x6c>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80093ac:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2200      	movs	r2, #0
 80093b2:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80093ba:	f44f 5020 	mov.w	r0, #10240	; 0x2800
 80093be:	f7ff ff1f 	bl	8009200 <ptr_to_mem>
 80093c2:	4603      	mov	r3, r0
 80093c4:	4a0d      	ldr	r2, [pc, #52]	; (80093fc <mem_init+0x70>)
 80093c6:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 80093c8:	4b0c      	ldr	r3, [pc, #48]	; (80093fc <mem_init+0x70>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	2201      	movs	r2, #1
 80093ce:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80093d0:	4b0a      	ldr	r3, [pc, #40]	; (80093fc <mem_init+0x70>)
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80093d8:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80093da:	4b08      	ldr	r3, [pc, #32]	; (80093fc <mem_init+0x70>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 80093e2:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 80093e4:	4b04      	ldr	r3, [pc, #16]	; (80093f8 <mem_init+0x6c>)
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a05      	ldr	r2, [pc, #20]	; (8009400 <mem_init+0x74>)
 80093ea:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 80093ec:	bf00      	nop
 80093ee:	3708      	adds	r7, #8
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}
 80093f4:	20003738 	.word	0x20003738
 80093f8:	20005f4c 	.word	0x20005f4c
 80093fc:	20005f50 	.word	0x20005f50
 8009400:	20005f54 	.word	0x20005f54

08009404 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b086      	sub	sp, #24
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f7ff ff09 	bl	8009224 <mem_to_ptr>
 8009412:	4603      	mov	r3, r0
 8009414:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	881b      	ldrh	r3, [r3, #0]
 800941a:	4618      	mov	r0, r3
 800941c:	f7ff fef0 	bl	8009200 <ptr_to_mem>
 8009420:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	885b      	ldrh	r3, [r3, #2]
 8009426:	4618      	mov	r0, r3
 8009428:	f7ff feea 	bl	8009200 <ptr_to_mem>
 800942c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	881b      	ldrh	r3, [r3, #0]
 8009432:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8009436:	d818      	bhi.n	800946a <mem_link_valid+0x66>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	885b      	ldrh	r3, [r3, #2]
 800943c:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8009440:	d813      	bhi.n	800946a <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8009446:	8afa      	ldrh	r2, [r7, #22]
 8009448:	429a      	cmp	r2, r3
 800944a:	d004      	beq.n	8009456 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	881b      	ldrh	r3, [r3, #0]
 8009450:	8afa      	ldrh	r2, [r7, #22]
 8009452:	429a      	cmp	r2, r3
 8009454:	d109      	bne.n	800946a <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8009456:	4b08      	ldr	r3, [pc, #32]	; (8009478 <mem_link_valid+0x74>)
 8009458:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800945a:	693a      	ldr	r2, [r7, #16]
 800945c:	429a      	cmp	r2, r3
 800945e:	d006      	beq.n	800946e <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	885b      	ldrh	r3, [r3, #2]
 8009464:	8afa      	ldrh	r2, [r7, #22]
 8009466:	429a      	cmp	r2, r3
 8009468:	d001      	beq.n	800946e <mem_link_valid+0x6a>
    return 0;
 800946a:	2300      	movs	r3, #0
 800946c:	e000      	b.n	8009470 <mem_link_valid+0x6c>
  }
  return 1;
 800946e:	2301      	movs	r3, #1
}
 8009470:	4618      	mov	r0, r3
 8009472:	3718      	adds	r7, #24
 8009474:	46bd      	mov	sp, r7
 8009476:	bd80      	pop	{r7, pc}
 8009478:	20005f50 	.word	0x20005f50

0800947c <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b084      	sub	sp, #16
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d04c      	beq.n	8009524 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f003 0303 	and.w	r3, r3, #3
 8009490:	2b00      	cmp	r3, #0
 8009492:	d007      	beq.n	80094a4 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8009494:	4b25      	ldr	r3, [pc, #148]	; (800952c <mem_free+0xb0>)
 8009496:	f240 2273 	movw	r2, #627	; 0x273
 800949a:	4925      	ldr	r1, [pc, #148]	; (8009530 <mem_free+0xb4>)
 800949c:	4825      	ldr	r0, [pc, #148]	; (8009534 <mem_free+0xb8>)
 800949e:	f009 ff93 	bl	80133c8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80094a2:	e040      	b.n	8009526 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	3b08      	subs	r3, #8
 80094a8:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80094aa:	4b23      	ldr	r3, [pc, #140]	; (8009538 <mem_free+0xbc>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	68fa      	ldr	r2, [r7, #12]
 80094b0:	429a      	cmp	r2, r3
 80094b2:	d306      	bcc.n	80094c2 <mem_free+0x46>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f103 020c 	add.w	r2, r3, #12
 80094ba:	4b20      	ldr	r3, [pc, #128]	; (800953c <mem_free+0xc0>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	429a      	cmp	r2, r3
 80094c0:	d907      	bls.n	80094d2 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 80094c2:	4b1a      	ldr	r3, [pc, #104]	; (800952c <mem_free+0xb0>)
 80094c4:	f240 227f 	movw	r2, #639	; 0x27f
 80094c8:	491d      	ldr	r1, [pc, #116]	; (8009540 <mem_free+0xc4>)
 80094ca:	481a      	ldr	r0, [pc, #104]	; (8009534 <mem_free+0xb8>)
 80094cc:	f009 ff7c 	bl	80133c8 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80094d0:	e029      	b.n	8009526 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	791b      	ldrb	r3, [r3, #4]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d107      	bne.n	80094ea <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80094da:	4b14      	ldr	r3, [pc, #80]	; (800952c <mem_free+0xb0>)
 80094dc:	f44f 7223 	mov.w	r2, #652	; 0x28c
 80094e0:	4918      	ldr	r1, [pc, #96]	; (8009544 <mem_free+0xc8>)
 80094e2:	4814      	ldr	r0, [pc, #80]	; (8009534 <mem_free+0xb8>)
 80094e4:	f009 ff70 	bl	80133c8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80094e8:	e01d      	b.n	8009526 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 80094ea:	68f8      	ldr	r0, [r7, #12]
 80094ec:	f7ff ff8a 	bl	8009404 <mem_link_valid>
 80094f0:	4603      	mov	r3, r0
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d107      	bne.n	8009506 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80094f6:	4b0d      	ldr	r3, [pc, #52]	; (800952c <mem_free+0xb0>)
 80094f8:	f240 2295 	movw	r2, #661	; 0x295
 80094fc:	4912      	ldr	r1, [pc, #72]	; (8009548 <mem_free+0xcc>)
 80094fe:	480d      	ldr	r0, [pc, #52]	; (8009534 <mem_free+0xb8>)
 8009500:	f009 ff62 	bl	80133c8 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8009504:	e00f      	b.n	8009526 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	2200      	movs	r2, #0
 800950a:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800950c:	4b0f      	ldr	r3, [pc, #60]	; (800954c <mem_free+0xd0>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	68fa      	ldr	r2, [r7, #12]
 8009512:	429a      	cmp	r2, r3
 8009514:	d202      	bcs.n	800951c <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8009516:	4a0d      	ldr	r2, [pc, #52]	; (800954c <mem_free+0xd0>)
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800951c:	68f8      	ldr	r0, [r7, #12]
 800951e:	f7ff fe93 	bl	8009248 <plug_holes>
 8009522:	e000      	b.n	8009526 <mem_free+0xaa>
    return;
 8009524:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 8009526:	3710      	adds	r7, #16
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}
 800952c:	08014868 	.word	0x08014868
 8009530:	0801493c 	.word	0x0801493c
 8009534:	080148b0 	.word	0x080148b0
 8009538:	20005f4c 	.word	0x20005f4c
 800953c:	20005f50 	.word	0x20005f50
 8009540:	08014960 	.word	0x08014960
 8009544:	0801497c 	.word	0x0801497c
 8009548:	080149a4 	.word	0x080149a4
 800954c:	20005f54 	.word	0x20005f54

08009550 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b088      	sub	sp, #32
 8009554:	af00      	add	r7, sp, #0
 8009556:	6078      	str	r0, [r7, #4]
 8009558:	460b      	mov	r3, r1
 800955a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800955c:	887b      	ldrh	r3, [r7, #2]
 800955e:	3303      	adds	r3, #3
 8009560:	b29b      	uxth	r3, r3
 8009562:	f023 0303 	bic.w	r3, r3, #3
 8009566:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8009568:	8bfb      	ldrh	r3, [r7, #30]
 800956a:	2b0b      	cmp	r3, #11
 800956c:	d801      	bhi.n	8009572 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800956e:	230c      	movs	r3, #12
 8009570:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8009572:	8bfb      	ldrh	r3, [r7, #30]
 8009574:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8009578:	d803      	bhi.n	8009582 <mem_trim+0x32>
 800957a:	8bfa      	ldrh	r2, [r7, #30]
 800957c:	887b      	ldrh	r3, [r7, #2]
 800957e:	429a      	cmp	r2, r3
 8009580:	d201      	bcs.n	8009586 <mem_trim+0x36>
    return NULL;
 8009582:	2300      	movs	r3, #0
 8009584:	e0cc      	b.n	8009720 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8009586:	4b68      	ldr	r3, [pc, #416]	; (8009728 <mem_trim+0x1d8>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	429a      	cmp	r2, r3
 800958e:	d304      	bcc.n	800959a <mem_trim+0x4a>
 8009590:	4b66      	ldr	r3, [pc, #408]	; (800972c <mem_trim+0x1dc>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	687a      	ldr	r2, [r7, #4]
 8009596:	429a      	cmp	r2, r3
 8009598:	d306      	bcc.n	80095a8 <mem_trim+0x58>
 800959a:	4b65      	ldr	r3, [pc, #404]	; (8009730 <mem_trim+0x1e0>)
 800959c:	f240 22d1 	movw	r2, #721	; 0x2d1
 80095a0:	4964      	ldr	r1, [pc, #400]	; (8009734 <mem_trim+0x1e4>)
 80095a2:	4865      	ldr	r0, [pc, #404]	; (8009738 <mem_trim+0x1e8>)
 80095a4:	f009 ff10 	bl	80133c8 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80095a8:	4b5f      	ldr	r3, [pc, #380]	; (8009728 <mem_trim+0x1d8>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	687a      	ldr	r2, [r7, #4]
 80095ae:	429a      	cmp	r2, r3
 80095b0:	d304      	bcc.n	80095bc <mem_trim+0x6c>
 80095b2:	4b5e      	ldr	r3, [pc, #376]	; (800972c <mem_trim+0x1dc>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	429a      	cmp	r2, r3
 80095ba:	d301      	bcc.n	80095c0 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	e0af      	b.n	8009720 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	3b08      	subs	r3, #8
 80095c4:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80095c6:	69b8      	ldr	r0, [r7, #24]
 80095c8:	f7ff fe2c 	bl	8009224 <mem_to_ptr>
 80095cc:	4603      	mov	r3, r0
 80095ce:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80095d0:	69bb      	ldr	r3, [r7, #24]
 80095d2:	881a      	ldrh	r2, [r3, #0]
 80095d4:	8afb      	ldrh	r3, [r7, #22]
 80095d6:	1ad3      	subs	r3, r2, r3
 80095d8:	b29b      	uxth	r3, r3
 80095da:	3b08      	subs	r3, #8
 80095dc:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80095de:	8bfa      	ldrh	r2, [r7, #30]
 80095e0:	8abb      	ldrh	r3, [r7, #20]
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d906      	bls.n	80095f4 <mem_trim+0xa4>
 80095e6:	4b52      	ldr	r3, [pc, #328]	; (8009730 <mem_trim+0x1e0>)
 80095e8:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 80095ec:	4953      	ldr	r1, [pc, #332]	; (800973c <mem_trim+0x1ec>)
 80095ee:	4852      	ldr	r0, [pc, #328]	; (8009738 <mem_trim+0x1e8>)
 80095f0:	f009 feea 	bl	80133c8 <iprintf>
  if (newsize > size) {
 80095f4:	8bfa      	ldrh	r2, [r7, #30]
 80095f6:	8abb      	ldrh	r3, [r7, #20]
 80095f8:	429a      	cmp	r2, r3
 80095fa:	d901      	bls.n	8009600 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 80095fc:	2300      	movs	r3, #0
 80095fe:	e08f      	b.n	8009720 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 8009600:	8bfa      	ldrh	r2, [r7, #30]
 8009602:	8abb      	ldrh	r3, [r7, #20]
 8009604:	429a      	cmp	r2, r3
 8009606:	d101      	bne.n	800960c <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	e089      	b.n	8009720 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800960c:	69bb      	ldr	r3, [r7, #24]
 800960e:	881b      	ldrh	r3, [r3, #0]
 8009610:	4618      	mov	r0, r3
 8009612:	f7ff fdf5 	bl	8009200 <ptr_to_mem>
 8009616:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	791b      	ldrb	r3, [r3, #4]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d13f      	bne.n	80096a0 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8009620:	69bb      	ldr	r3, [r7, #24]
 8009622:	881b      	ldrh	r3, [r3, #0]
 8009624:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8009628:	d106      	bne.n	8009638 <mem_trim+0xe8>
 800962a:	4b41      	ldr	r3, [pc, #260]	; (8009730 <mem_trim+0x1e0>)
 800962c:	f240 22f5 	movw	r2, #757	; 0x2f5
 8009630:	4943      	ldr	r1, [pc, #268]	; (8009740 <mem_trim+0x1f0>)
 8009632:	4841      	ldr	r0, [pc, #260]	; (8009738 <mem_trim+0x1e8>)
 8009634:	f009 fec8 	bl	80133c8 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	881b      	ldrh	r3, [r3, #0]
 800963c:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800963e:	8afa      	ldrh	r2, [r7, #22]
 8009640:	8bfb      	ldrh	r3, [r7, #30]
 8009642:	4413      	add	r3, r2
 8009644:	b29b      	uxth	r3, r3
 8009646:	3308      	adds	r3, #8
 8009648:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800964a:	4b3e      	ldr	r3, [pc, #248]	; (8009744 <mem_trim+0x1f4>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	693a      	ldr	r2, [r7, #16]
 8009650:	429a      	cmp	r2, r3
 8009652:	d106      	bne.n	8009662 <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 8009654:	89fb      	ldrh	r3, [r7, #14]
 8009656:	4618      	mov	r0, r3
 8009658:	f7ff fdd2 	bl	8009200 <ptr_to_mem>
 800965c:	4603      	mov	r3, r0
 800965e:	4a39      	ldr	r2, [pc, #228]	; (8009744 <mem_trim+0x1f4>)
 8009660:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8009662:	89fb      	ldrh	r3, [r7, #14]
 8009664:	4618      	mov	r0, r3
 8009666:	f7ff fdcb 	bl	8009200 <ptr_to_mem>
 800966a:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	2200      	movs	r2, #0
 8009670:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	89ba      	ldrh	r2, [r7, #12]
 8009676:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	8afa      	ldrh	r2, [r7, #22]
 800967c:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	89fa      	ldrh	r2, [r7, #14]
 8009682:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8009684:	693b      	ldr	r3, [r7, #16]
 8009686:	881b      	ldrh	r3, [r3, #0]
 8009688:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800968c:	d047      	beq.n	800971e <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	881b      	ldrh	r3, [r3, #0]
 8009692:	4618      	mov	r0, r3
 8009694:	f7ff fdb4 	bl	8009200 <ptr_to_mem>
 8009698:	4602      	mov	r2, r0
 800969a:	89fb      	ldrh	r3, [r7, #14]
 800969c:	8053      	strh	r3, [r2, #2]
 800969e:	e03e      	b.n	800971e <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80096a0:	8bfb      	ldrh	r3, [r7, #30]
 80096a2:	f103 0214 	add.w	r2, r3, #20
 80096a6:	8abb      	ldrh	r3, [r7, #20]
 80096a8:	429a      	cmp	r2, r3
 80096aa:	d838      	bhi.n	800971e <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80096ac:	8afa      	ldrh	r2, [r7, #22]
 80096ae:	8bfb      	ldrh	r3, [r7, #30]
 80096b0:	4413      	add	r3, r2
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	3308      	adds	r3, #8
 80096b6:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80096b8:	69bb      	ldr	r3, [r7, #24]
 80096ba:	881b      	ldrh	r3, [r3, #0]
 80096bc:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 80096c0:	d106      	bne.n	80096d0 <mem_trim+0x180>
 80096c2:	4b1b      	ldr	r3, [pc, #108]	; (8009730 <mem_trim+0x1e0>)
 80096c4:	f240 3216 	movw	r2, #790	; 0x316
 80096c8:	491d      	ldr	r1, [pc, #116]	; (8009740 <mem_trim+0x1f0>)
 80096ca:	481b      	ldr	r0, [pc, #108]	; (8009738 <mem_trim+0x1e8>)
 80096cc:	f009 fe7c 	bl	80133c8 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80096d0:	89fb      	ldrh	r3, [r7, #14]
 80096d2:	4618      	mov	r0, r3
 80096d4:	f7ff fd94 	bl	8009200 <ptr_to_mem>
 80096d8:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80096da:	4b1a      	ldr	r3, [pc, #104]	; (8009744 <mem_trim+0x1f4>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	693a      	ldr	r2, [r7, #16]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d202      	bcs.n	80096ea <mem_trim+0x19a>
      lfree = mem2;
 80096e4:	4a17      	ldr	r2, [pc, #92]	; (8009744 <mem_trim+0x1f4>)
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80096ea:	693b      	ldr	r3, [r7, #16]
 80096ec:	2200      	movs	r2, #0
 80096ee:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80096f0:	69bb      	ldr	r3, [r7, #24]
 80096f2:	881a      	ldrh	r2, [r3, #0]
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	8afa      	ldrh	r2, [r7, #22]
 80096fc:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80096fe:	69bb      	ldr	r3, [r7, #24]
 8009700:	89fa      	ldrh	r2, [r7, #14]
 8009702:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	881b      	ldrh	r3, [r3, #0]
 8009708:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800970c:	d007      	beq.n	800971e <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	881b      	ldrh	r3, [r3, #0]
 8009712:	4618      	mov	r0, r3
 8009714:	f7ff fd74 	bl	8009200 <ptr_to_mem>
 8009718:	4602      	mov	r2, r0
 800971a:	89fb      	ldrh	r3, [r7, #14]
 800971c:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800971e:	687b      	ldr	r3, [r7, #4]
}
 8009720:	4618      	mov	r0, r3
 8009722:	3720      	adds	r7, #32
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}
 8009728:	20005f4c 	.word	0x20005f4c
 800972c:	20005f50 	.word	0x20005f50
 8009730:	08014868 	.word	0x08014868
 8009734:	080149d8 	.word	0x080149d8
 8009738:	080148b0 	.word	0x080148b0
 800973c:	080149f0 	.word	0x080149f0
 8009740:	08014a10 	.word	0x08014a10
 8009744:	20005f54 	.word	0x20005f54

08009748 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b088      	sub	sp, #32
 800974c:	af00      	add	r7, sp, #0
 800974e:	4603      	mov	r3, r0
 8009750:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8009752:	88fb      	ldrh	r3, [r7, #6]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d101      	bne.n	800975c <mem_malloc+0x14>
    return NULL;
 8009758:	2300      	movs	r3, #0
 800975a:	e0d9      	b.n	8009910 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800975c:	88fb      	ldrh	r3, [r7, #6]
 800975e:	3303      	adds	r3, #3
 8009760:	b29b      	uxth	r3, r3
 8009762:	f023 0303 	bic.w	r3, r3, #3
 8009766:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8009768:	8bbb      	ldrh	r3, [r7, #28]
 800976a:	2b0b      	cmp	r3, #11
 800976c:	d801      	bhi.n	8009772 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800976e:	230c      	movs	r3, #12
 8009770:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8009772:	8bbb      	ldrh	r3, [r7, #28]
 8009774:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 8009778:	d803      	bhi.n	8009782 <mem_malloc+0x3a>
 800977a:	8bba      	ldrh	r2, [r7, #28]
 800977c:	88fb      	ldrh	r3, [r7, #6]
 800977e:	429a      	cmp	r2, r3
 8009780:	d201      	bcs.n	8009786 <mem_malloc+0x3e>
    return NULL;
 8009782:	2300      	movs	r3, #0
 8009784:	e0c4      	b.n	8009910 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8009786:	4b64      	ldr	r3, [pc, #400]	; (8009918 <mem_malloc+0x1d0>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	4618      	mov	r0, r3
 800978c:	f7ff fd4a 	bl	8009224 <mem_to_ptr>
 8009790:	4603      	mov	r3, r0
 8009792:	83fb      	strh	r3, [r7, #30]
 8009794:	e0b4      	b.n	8009900 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8009796:	8bfb      	ldrh	r3, [r7, #30]
 8009798:	4618      	mov	r0, r3
 800979a:	f7ff fd31 	bl	8009200 <ptr_to_mem>
 800979e:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80097a0:	697b      	ldr	r3, [r7, #20]
 80097a2:	791b      	ldrb	r3, [r3, #4]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	f040 80a4 	bne.w	80098f2 <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	881b      	ldrh	r3, [r3, #0]
 80097ae:	461a      	mov	r2, r3
 80097b0:	8bfb      	ldrh	r3, [r7, #30]
 80097b2:	1ad3      	subs	r3, r2, r3
 80097b4:	f1a3 0208 	sub.w	r2, r3, #8
 80097b8:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80097ba:	429a      	cmp	r2, r3
 80097bc:	f0c0 8099 	bcc.w	80098f2 <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	881b      	ldrh	r3, [r3, #0]
 80097c4:	461a      	mov	r2, r3
 80097c6:	8bfb      	ldrh	r3, [r7, #30]
 80097c8:	1ad3      	subs	r3, r2, r3
 80097ca:	f1a3 0208 	sub.w	r2, r3, #8
 80097ce:	8bbb      	ldrh	r3, [r7, #28]
 80097d0:	3314      	adds	r3, #20
 80097d2:	429a      	cmp	r2, r3
 80097d4:	d333      	bcc.n	800983e <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80097d6:	8bfa      	ldrh	r2, [r7, #30]
 80097d8:	8bbb      	ldrh	r3, [r7, #28]
 80097da:	4413      	add	r3, r2
 80097dc:	b29b      	uxth	r3, r3
 80097de:	3308      	adds	r3, #8
 80097e0:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80097e2:	8a7b      	ldrh	r3, [r7, #18]
 80097e4:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 80097e8:	d106      	bne.n	80097f8 <mem_malloc+0xb0>
 80097ea:	4b4c      	ldr	r3, [pc, #304]	; (800991c <mem_malloc+0x1d4>)
 80097ec:	f240 3287 	movw	r2, #903	; 0x387
 80097f0:	494b      	ldr	r1, [pc, #300]	; (8009920 <mem_malloc+0x1d8>)
 80097f2:	484c      	ldr	r0, [pc, #304]	; (8009924 <mem_malloc+0x1dc>)
 80097f4:	f009 fde8 	bl	80133c8 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80097f8:	8a7b      	ldrh	r3, [r7, #18]
 80097fa:	4618      	mov	r0, r3
 80097fc:	f7ff fd00 	bl	8009200 <ptr_to_mem>
 8009800:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	2200      	movs	r2, #0
 8009806:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	881a      	ldrh	r2, [r3, #0]
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	8bfa      	ldrh	r2, [r7, #30]
 8009814:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	8a7a      	ldrh	r2, [r7, #18]
 800981a:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800981c:	697b      	ldr	r3, [r7, #20]
 800981e:	2201      	movs	r2, #1
 8009820:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	881b      	ldrh	r3, [r3, #0]
 8009826:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800982a:	d00b      	beq.n	8009844 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	881b      	ldrh	r3, [r3, #0]
 8009830:	4618      	mov	r0, r3
 8009832:	f7ff fce5 	bl	8009200 <ptr_to_mem>
 8009836:	4602      	mov	r2, r0
 8009838:	8a7b      	ldrh	r3, [r7, #18]
 800983a:	8053      	strh	r3, [r2, #2]
 800983c:	e002      	b.n	8009844 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	2201      	movs	r2, #1
 8009842:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8009844:	4b34      	ldr	r3, [pc, #208]	; (8009918 <mem_malloc+0x1d0>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	697a      	ldr	r2, [r7, #20]
 800984a:	429a      	cmp	r2, r3
 800984c:	d127      	bne.n	800989e <mem_malloc+0x156>
          struct mem *cur = lfree;
 800984e:	4b32      	ldr	r3, [pc, #200]	; (8009918 <mem_malloc+0x1d0>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8009854:	e005      	b.n	8009862 <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8009856:	69bb      	ldr	r3, [r7, #24]
 8009858:	881b      	ldrh	r3, [r3, #0]
 800985a:	4618      	mov	r0, r3
 800985c:	f7ff fcd0 	bl	8009200 <ptr_to_mem>
 8009860:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8009862:	69bb      	ldr	r3, [r7, #24]
 8009864:	791b      	ldrb	r3, [r3, #4]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d004      	beq.n	8009874 <mem_malloc+0x12c>
 800986a:	4b2f      	ldr	r3, [pc, #188]	; (8009928 <mem_malloc+0x1e0>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	69ba      	ldr	r2, [r7, #24]
 8009870:	429a      	cmp	r2, r3
 8009872:	d1f0      	bne.n	8009856 <mem_malloc+0x10e>
          }
          lfree = cur;
 8009874:	4a28      	ldr	r2, [pc, #160]	; (8009918 <mem_malloc+0x1d0>)
 8009876:	69bb      	ldr	r3, [r7, #24]
 8009878:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800987a:	4b27      	ldr	r3, [pc, #156]	; (8009918 <mem_malloc+0x1d0>)
 800987c:	681a      	ldr	r2, [r3, #0]
 800987e:	4b2a      	ldr	r3, [pc, #168]	; (8009928 <mem_malloc+0x1e0>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	429a      	cmp	r2, r3
 8009884:	d00b      	beq.n	800989e <mem_malloc+0x156>
 8009886:	4b24      	ldr	r3, [pc, #144]	; (8009918 <mem_malloc+0x1d0>)
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	791b      	ldrb	r3, [r3, #4]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d006      	beq.n	800989e <mem_malloc+0x156>
 8009890:	4b22      	ldr	r3, [pc, #136]	; (800991c <mem_malloc+0x1d4>)
 8009892:	f240 32b5 	movw	r2, #949	; 0x3b5
 8009896:	4925      	ldr	r1, [pc, #148]	; (800992c <mem_malloc+0x1e4>)
 8009898:	4822      	ldr	r0, [pc, #136]	; (8009924 <mem_malloc+0x1dc>)
 800989a:	f009 fd95 	bl	80133c8 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800989e:	8bba      	ldrh	r2, [r7, #28]
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	4413      	add	r3, r2
 80098a4:	3308      	adds	r3, #8
 80098a6:	4a20      	ldr	r2, [pc, #128]	; (8009928 <mem_malloc+0x1e0>)
 80098a8:	6812      	ldr	r2, [r2, #0]
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d906      	bls.n	80098bc <mem_malloc+0x174>
 80098ae:	4b1b      	ldr	r3, [pc, #108]	; (800991c <mem_malloc+0x1d4>)
 80098b0:	f240 32b9 	movw	r2, #953	; 0x3b9
 80098b4:	491e      	ldr	r1, [pc, #120]	; (8009930 <mem_malloc+0x1e8>)
 80098b6:	481b      	ldr	r0, [pc, #108]	; (8009924 <mem_malloc+0x1dc>)
 80098b8:	f009 fd86 	bl	80133c8 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	f003 0303 	and.w	r3, r3, #3
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d006      	beq.n	80098d4 <mem_malloc+0x18c>
 80098c6:	4b15      	ldr	r3, [pc, #84]	; (800991c <mem_malloc+0x1d4>)
 80098c8:	f240 32bb 	movw	r2, #955	; 0x3bb
 80098cc:	4919      	ldr	r1, [pc, #100]	; (8009934 <mem_malloc+0x1ec>)
 80098ce:	4815      	ldr	r0, [pc, #84]	; (8009924 <mem_malloc+0x1dc>)
 80098d0:	f009 fd7a 	bl	80133c8 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	f003 0303 	and.w	r3, r3, #3
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d006      	beq.n	80098ec <mem_malloc+0x1a4>
 80098de:	4b0f      	ldr	r3, [pc, #60]	; (800991c <mem_malloc+0x1d4>)
 80098e0:	f240 32bd 	movw	r2, #957	; 0x3bd
 80098e4:	4914      	ldr	r1, [pc, #80]	; (8009938 <mem_malloc+0x1f0>)
 80098e6:	480f      	ldr	r0, [pc, #60]	; (8009924 <mem_malloc+0x1dc>)
 80098e8:	f009 fd6e 	bl	80133c8 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80098ec:	697b      	ldr	r3, [r7, #20]
 80098ee:	3308      	adds	r3, #8
 80098f0:	e00e      	b.n	8009910 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 80098f2:	8bfb      	ldrh	r3, [r7, #30]
 80098f4:	4618      	mov	r0, r3
 80098f6:	f7ff fc83 	bl	8009200 <ptr_to_mem>
 80098fa:	4603      	mov	r3, r0
 80098fc:	881b      	ldrh	r3, [r3, #0]
 80098fe:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8009900:	8bfa      	ldrh	r2, [r7, #30]
 8009902:	8bbb      	ldrh	r3, [r7, #28]
 8009904:	f5c3 5320 	rsb	r3, r3, #10240	; 0x2800
 8009908:	429a      	cmp	r2, r3
 800990a:	f4ff af44 	bcc.w	8009796 <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800990e:	2300      	movs	r3, #0
}
 8009910:	4618      	mov	r0, r3
 8009912:	3720      	adds	r7, #32
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}
 8009918:	20005f54 	.word	0x20005f54
 800991c:	08014868 	.word	0x08014868
 8009920:	08014a10 	.word	0x08014a10
 8009924:	080148b0 	.word	0x080148b0
 8009928:	20005f50 	.word	0x20005f50
 800992c:	08014a24 	.word	0x08014a24
 8009930:	08014a40 	.word	0x08014a40
 8009934:	08014a70 	.word	0x08014a70
 8009938:	08014aa0 	.word	0x08014aa0

0800993c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800993c:	b480      	push	{r7}
 800993e:	b085      	sub	sp, #20
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	2200      	movs	r2, #0
 800994a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	3303      	adds	r3, #3
 8009952:	f023 0303 	bic.w	r3, r3, #3
 8009956:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8009958:	2300      	movs	r3, #0
 800995a:	60fb      	str	r3, [r7, #12]
 800995c:	e011      	b.n	8009982 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	689b      	ldr	r3, [r3, #8]
 8009962:	681a      	ldr	r2, [r3, #0]
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	68ba      	ldr	r2, [r7, #8]
 800996e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	881b      	ldrh	r3, [r3, #0]
 8009974:	461a      	mov	r2, r3
 8009976:	68bb      	ldr	r3, [r7, #8]
 8009978:	4413      	add	r3, r2
 800997a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	3301      	adds	r3, #1
 8009980:	60fb      	str	r3, [r7, #12]
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	885b      	ldrh	r3, [r3, #2]
 8009986:	461a      	mov	r2, r3
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	4293      	cmp	r3, r2
 800998c:	dbe7      	blt.n	800995e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800998e:	bf00      	nop
 8009990:	bf00      	nop
 8009992:	3714      	adds	r7, #20
 8009994:	46bd      	mov	sp, r7
 8009996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999a:	4770      	bx	lr

0800999c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b082      	sub	sp, #8
 80099a0:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80099a2:	2300      	movs	r3, #0
 80099a4:	80fb      	strh	r3, [r7, #6]
 80099a6:	e009      	b.n	80099bc <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80099a8:	88fb      	ldrh	r3, [r7, #6]
 80099aa:	4a08      	ldr	r2, [pc, #32]	; (80099cc <memp_init+0x30>)
 80099ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099b0:	4618      	mov	r0, r3
 80099b2:	f7ff ffc3 	bl	800993c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80099b6:	88fb      	ldrh	r3, [r7, #6]
 80099b8:	3301      	adds	r3, #1
 80099ba:	80fb      	strh	r3, [r7, #6]
 80099bc:	88fb      	ldrh	r3, [r7, #6]
 80099be:	2b08      	cmp	r3, #8
 80099c0:	d9f2      	bls.n	80099a8 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80099c2:	bf00      	nop
 80099c4:	bf00      	nop
 80099c6:	3708      	adds	r7, #8
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}
 80099cc:	08017280 	.word	0x08017280

080099d0 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b084      	sub	sp, #16
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	689b      	ldr	r3, [r3, #8]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d012      	beq.n	8009a0c <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	689b      	ldr	r3, [r3, #8]
 80099ea:	68fa      	ldr	r2, [r7, #12]
 80099ec:	6812      	ldr	r2, [r2, #0]
 80099ee:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	f003 0303 	and.w	r3, r3, #3
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d006      	beq.n	8009a08 <do_memp_malloc_pool+0x38>
 80099fa:	4b07      	ldr	r3, [pc, #28]	; (8009a18 <do_memp_malloc_pool+0x48>)
 80099fc:	f44f 728c 	mov.w	r2, #280	; 0x118
 8009a00:	4906      	ldr	r1, [pc, #24]	; (8009a1c <do_memp_malloc_pool+0x4c>)
 8009a02:	4807      	ldr	r0, [pc, #28]	; (8009a20 <do_memp_malloc_pool+0x50>)
 8009a04:	f009 fce0 	bl	80133c8 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	e000      	b.n	8009a0e <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8009a0c:	2300      	movs	r3, #0
}
 8009a0e:	4618      	mov	r0, r3
 8009a10:	3710      	adds	r7, #16
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}
 8009a16:	bf00      	nop
 8009a18:	08014ac4 	.word	0x08014ac4
 8009a1c:	08014af4 	.word	0x08014af4
 8009a20:	08014b18 	.word	0x08014b18

08009a24 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b084      	sub	sp, #16
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	4603      	mov	r3, r0
 8009a2c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8009a2e:	79fb      	ldrb	r3, [r7, #7]
 8009a30:	2b08      	cmp	r3, #8
 8009a32:	d908      	bls.n	8009a46 <memp_malloc+0x22>
 8009a34:	4b0a      	ldr	r3, [pc, #40]	; (8009a60 <memp_malloc+0x3c>)
 8009a36:	f240 1257 	movw	r2, #343	; 0x157
 8009a3a:	490a      	ldr	r1, [pc, #40]	; (8009a64 <memp_malloc+0x40>)
 8009a3c:	480a      	ldr	r0, [pc, #40]	; (8009a68 <memp_malloc+0x44>)
 8009a3e:	f009 fcc3 	bl	80133c8 <iprintf>
 8009a42:	2300      	movs	r3, #0
 8009a44:	e008      	b.n	8009a58 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8009a46:	79fb      	ldrb	r3, [r7, #7]
 8009a48:	4a08      	ldr	r2, [pc, #32]	; (8009a6c <memp_malloc+0x48>)
 8009a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f7ff ffbe 	bl	80099d0 <do_memp_malloc_pool>
 8009a54:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8009a56:	68fb      	ldr	r3, [r7, #12]
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3710      	adds	r7, #16
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}
 8009a60:	08014ac4 	.word	0x08014ac4
 8009a64:	08014b54 	.word	0x08014b54
 8009a68:	08014b18 	.word	0x08014b18
 8009a6c:	08017280 	.word	0x08017280

08009a70 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b084      	sub	sp, #16
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
 8009a78:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	f003 0303 	and.w	r3, r3, #3
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d006      	beq.n	8009a92 <do_memp_free_pool+0x22>
 8009a84:	4b0a      	ldr	r3, [pc, #40]	; (8009ab0 <do_memp_free_pool+0x40>)
 8009a86:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8009a8a:	490a      	ldr	r1, [pc, #40]	; (8009ab4 <do_memp_free_pool+0x44>)
 8009a8c:	480a      	ldr	r0, [pc, #40]	; (8009ab8 <do_memp_free_pool+0x48>)
 8009a8e:	f009 fc9b 	bl	80133c8 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	689b      	ldr	r3, [r3, #8]
 8009a9a:	681a      	ldr	r2, [r3, #0]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	68fa      	ldr	r2, [r7, #12]
 8009aa6:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8009aa8:	bf00      	nop
 8009aaa:	3710      	adds	r7, #16
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}
 8009ab0:	08014ac4 	.word	0x08014ac4
 8009ab4:	08014b74 	.word	0x08014b74
 8009ab8:	08014b18 	.word	0x08014b18

08009abc <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b082      	sub	sp, #8
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	6039      	str	r1, [r7, #0]
 8009ac6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8009ac8:	79fb      	ldrb	r3, [r7, #7]
 8009aca:	2b08      	cmp	r3, #8
 8009acc:	d907      	bls.n	8009ade <memp_free+0x22>
 8009ace:	4b0c      	ldr	r3, [pc, #48]	; (8009b00 <memp_free+0x44>)
 8009ad0:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8009ad4:	490b      	ldr	r1, [pc, #44]	; (8009b04 <memp_free+0x48>)
 8009ad6:	480c      	ldr	r0, [pc, #48]	; (8009b08 <memp_free+0x4c>)
 8009ad8:	f009 fc76 	bl	80133c8 <iprintf>
 8009adc:	e00c      	b.n	8009af8 <memp_free+0x3c>

  if (mem == NULL) {
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d008      	beq.n	8009af6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8009ae4:	79fb      	ldrb	r3, [r7, #7]
 8009ae6:	4a09      	ldr	r2, [pc, #36]	; (8009b0c <memp_free+0x50>)
 8009ae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009aec:	6839      	ldr	r1, [r7, #0]
 8009aee:	4618      	mov	r0, r3
 8009af0:	f7ff ffbe 	bl	8009a70 <do_memp_free_pool>
 8009af4:	e000      	b.n	8009af8 <memp_free+0x3c>
    return;
 8009af6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8009af8:	3708      	adds	r7, #8
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}
 8009afe:	bf00      	nop
 8009b00:	08014ac4 	.word	0x08014ac4
 8009b04:	08014b94 	.word	0x08014b94
 8009b08:	08014b18 	.word	0x08014b18
 8009b0c:	08017280 	.word	0x08017280

08009b10 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8009b10:	b480      	push	{r7}
 8009b12:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8009b14:	bf00      	nop
 8009b16:	46bd      	mov	sp, r7
 8009b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1c:	4770      	bx	lr
	...

08009b20 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b086      	sub	sp, #24
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	60f8      	str	r0, [r7, #12]
 8009b28:	60b9      	str	r1, [r7, #8]
 8009b2a:	607a      	str	r2, [r7, #4]
 8009b2c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d108      	bne.n	8009b46 <netif_add+0x26>
 8009b34:	4b57      	ldr	r3, [pc, #348]	; (8009c94 <netif_add+0x174>)
 8009b36:	f240 1227 	movw	r2, #295	; 0x127
 8009b3a:	4957      	ldr	r1, [pc, #348]	; (8009c98 <netif_add+0x178>)
 8009b3c:	4857      	ldr	r0, [pc, #348]	; (8009c9c <netif_add+0x17c>)
 8009b3e:	f009 fc43 	bl	80133c8 <iprintf>
 8009b42:	2300      	movs	r3, #0
 8009b44:	e0a2      	b.n	8009c8c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8009b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d108      	bne.n	8009b5e <netif_add+0x3e>
 8009b4c:	4b51      	ldr	r3, [pc, #324]	; (8009c94 <netif_add+0x174>)
 8009b4e:	f44f 7294 	mov.w	r2, #296	; 0x128
 8009b52:	4953      	ldr	r1, [pc, #332]	; (8009ca0 <netif_add+0x180>)
 8009b54:	4851      	ldr	r0, [pc, #324]	; (8009c9c <netif_add+0x17c>)
 8009b56:	f009 fc37 	bl	80133c8 <iprintf>
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	e096      	b.n	8009c8c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d101      	bne.n	8009b68 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8009b64:	4b4f      	ldr	r3, [pc, #316]	; (8009ca4 <netif_add+0x184>)
 8009b66:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d101      	bne.n	8009b72 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8009b6e:	4b4d      	ldr	r3, [pc, #308]	; (8009ca4 <netif_add+0x184>)
 8009b70:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d101      	bne.n	8009b7c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8009b78:	4b4a      	ldr	r3, [pc, #296]	; (8009ca4 <netif_add+0x184>)
 8009b7a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2200      	movs	r2, #0
 8009b86:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	4a45      	ldr	r2, [pc, #276]	; (8009ca8 <netif_add+0x188>)
 8009b92:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	2200      	movs	r2, #0
 8009b98:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	2200      	movs	r2, #0
 8009ba6:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	6a3a      	ldr	r2, [r7, #32]
 8009bac:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8009bae:	4b3f      	ldr	r3, [pc, #252]	; (8009cac <netif_add+0x18c>)
 8009bb0:	781a      	ldrb	r2, [r3, #0]
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009bbc:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	687a      	ldr	r2, [r7, #4]
 8009bc2:	68b9      	ldr	r1, [r7, #8]
 8009bc4:	68f8      	ldr	r0, [r7, #12]
 8009bc6:	f000 f913 	bl	8009df0 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8009bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bcc:	68f8      	ldr	r0, [r7, #12]
 8009bce:	4798      	blx	r3
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d001      	beq.n	8009bda <netif_add+0xba>
    return NULL;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	e058      	b.n	8009c8c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009be0:	2bff      	cmp	r3, #255	; 0xff
 8009be2:	d103      	bne.n	8009bec <netif_add+0xcc>
        netif->num = 0;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	2200      	movs	r2, #0
 8009be8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8009bec:	2300      	movs	r3, #0
 8009bee:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8009bf0:	4b2f      	ldr	r3, [pc, #188]	; (8009cb0 <netif_add+0x190>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	617b      	str	r3, [r7, #20]
 8009bf6:	e02b      	b.n	8009c50 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8009bf8:	697a      	ldr	r2, [r7, #20]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	d106      	bne.n	8009c0e <netif_add+0xee>
 8009c00:	4b24      	ldr	r3, [pc, #144]	; (8009c94 <netif_add+0x174>)
 8009c02:	f240 128b 	movw	r2, #395	; 0x18b
 8009c06:	492b      	ldr	r1, [pc, #172]	; (8009cb4 <netif_add+0x194>)
 8009c08:	4824      	ldr	r0, [pc, #144]	; (8009c9c <netif_add+0x17c>)
 8009c0a:	f009 fbdd 	bl	80133c8 <iprintf>
        num_netifs++;
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	3301      	adds	r3, #1
 8009c12:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	2bff      	cmp	r3, #255	; 0xff
 8009c18:	dd06      	ble.n	8009c28 <netif_add+0x108>
 8009c1a:	4b1e      	ldr	r3, [pc, #120]	; (8009c94 <netif_add+0x174>)
 8009c1c:	f240 128d 	movw	r2, #397	; 0x18d
 8009c20:	4925      	ldr	r1, [pc, #148]	; (8009cb8 <netif_add+0x198>)
 8009c22:	481e      	ldr	r0, [pc, #120]	; (8009c9c <netif_add+0x17c>)
 8009c24:	f009 fbd0 	bl	80133c8 <iprintf>
        if (netif2->num == netif->num) {
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009c34:	429a      	cmp	r2, r3
 8009c36:	d108      	bne.n	8009c4a <netif_add+0x12a>
          netif->num++;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009c3e:	3301      	adds	r3, #1
 8009c40:	b2da      	uxtb	r2, r3
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8009c48:	e005      	b.n	8009c56 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8009c4a:	697b      	ldr	r3, [r7, #20]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	617b      	str	r3, [r7, #20]
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d1d0      	bne.n	8009bf8 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d1be      	bne.n	8009bda <netif_add+0xba>
  }
  if (netif->num == 254) {
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009c62:	2bfe      	cmp	r3, #254	; 0xfe
 8009c64:	d103      	bne.n	8009c6e <netif_add+0x14e>
    netif_num = 0;
 8009c66:	4b11      	ldr	r3, [pc, #68]	; (8009cac <netif_add+0x18c>)
 8009c68:	2200      	movs	r2, #0
 8009c6a:	701a      	strb	r2, [r3, #0]
 8009c6c:	e006      	b.n	8009c7c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009c74:	3301      	adds	r3, #1
 8009c76:	b2da      	uxtb	r2, r3
 8009c78:	4b0c      	ldr	r3, [pc, #48]	; (8009cac <netif_add+0x18c>)
 8009c7a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8009c7c:	4b0c      	ldr	r3, [pc, #48]	; (8009cb0 <netif_add+0x190>)
 8009c7e:	681a      	ldr	r2, [r3, #0]
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8009c84:	4a0a      	ldr	r2, [pc, #40]	; (8009cb0 <netif_add+0x190>)
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3718      	adds	r7, #24
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}
 8009c94:	08014bb0 	.word	0x08014bb0
 8009c98:	08014c44 	.word	0x08014c44
 8009c9c:	08014c00 	.word	0x08014c00
 8009ca0:	08014c60 	.word	0x08014c60
 8009ca4:	080172e4 	.word	0x080172e4
 8009ca8:	0800a003 	.word	0x0800a003
 8009cac:	20008e4c 	.word	0x20008e4c
 8009cb0:	20008e44 	.word	0x20008e44
 8009cb4:	08014c84 	.word	0x08014c84
 8009cb8:	08014c98 	.word	0x08014c98

08009cbc <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b082      	sub	sp, #8
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
 8009cc4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8009cc6:	6839      	ldr	r1, [r7, #0]
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f002 fb81 	bl	800c3d0 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8009cce:	6839      	ldr	r1, [r7, #0]
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f007 f81f 	bl	8010d14 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8009cd6:	bf00      	nop
 8009cd8:	3708      	adds	r7, #8
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
	...

08009ce0 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b086      	sub	sp, #24
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	60f8      	str	r0, [r7, #12]
 8009ce8:	60b9      	str	r1, [r7, #8]
 8009cea:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d106      	bne.n	8009d00 <netif_do_set_ipaddr+0x20>
 8009cf2:	4b1d      	ldr	r3, [pc, #116]	; (8009d68 <netif_do_set_ipaddr+0x88>)
 8009cf4:	f240 12cb 	movw	r2, #459	; 0x1cb
 8009cf8:	491c      	ldr	r1, [pc, #112]	; (8009d6c <netif_do_set_ipaddr+0x8c>)
 8009cfa:	481d      	ldr	r0, [pc, #116]	; (8009d70 <netif_do_set_ipaddr+0x90>)
 8009cfc:	f009 fb64 	bl	80133c8 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d106      	bne.n	8009d14 <netif_do_set_ipaddr+0x34>
 8009d06:	4b18      	ldr	r3, [pc, #96]	; (8009d68 <netif_do_set_ipaddr+0x88>)
 8009d08:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8009d0c:	4917      	ldr	r1, [pc, #92]	; (8009d6c <netif_do_set_ipaddr+0x8c>)
 8009d0e:	4818      	ldr	r0, [pc, #96]	; (8009d70 <netif_do_set_ipaddr+0x90>)
 8009d10:	f009 fb5a 	bl	80133c8 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	681a      	ldr	r2, [r3, #0]
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	3304      	adds	r3, #4
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d01c      	beq.n	8009d5c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	3304      	adds	r3, #4
 8009d2c:	681a      	ldr	r2, [r3, #0]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8009d32:	f107 0314 	add.w	r3, r7, #20
 8009d36:	4619      	mov	r1, r3
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f7ff ffbf 	bl	8009cbc <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d002      	beq.n	8009d4a <netif_do_set_ipaddr+0x6a>
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	e000      	b.n	8009d4c <netif_do_set_ipaddr+0x6c>
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	68fa      	ldr	r2, [r7, #12]
 8009d4e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8009d50:	2101      	movs	r1, #1
 8009d52:	68f8      	ldr	r0, [r7, #12]
 8009d54:	f000 f8d2 	bl	8009efc <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8009d58:	2301      	movs	r3, #1
 8009d5a:	e000      	b.n	8009d5e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8009d5c:	2300      	movs	r3, #0
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	3718      	adds	r7, #24
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd80      	pop	{r7, pc}
 8009d66:	bf00      	nop
 8009d68:	08014bb0 	.word	0x08014bb0
 8009d6c:	08014cc8 	.word	0x08014cc8
 8009d70:	08014c00 	.word	0x08014c00

08009d74 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b085      	sub	sp, #20
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8009d80:	68bb      	ldr	r3, [r7, #8]
 8009d82:	681a      	ldr	r2, [r3, #0]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	3308      	adds	r3, #8
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	d00a      	beq.n	8009da4 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8009d8e:	68bb      	ldr	r3, [r7, #8]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d002      	beq.n	8009d9a <netif_do_set_netmask+0x26>
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	e000      	b.n	8009d9c <netif_do_set_netmask+0x28>
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	68fa      	ldr	r2, [r7, #12]
 8009d9e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8009da0:	2301      	movs	r3, #1
 8009da2:	e000      	b.n	8009da6 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8009da4:	2300      	movs	r3, #0
}
 8009da6:	4618      	mov	r0, r3
 8009da8:	3714      	adds	r7, #20
 8009daa:	46bd      	mov	sp, r7
 8009dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db0:	4770      	bx	lr

08009db2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8009db2:	b480      	push	{r7}
 8009db4:	b085      	sub	sp, #20
 8009db6:	af00      	add	r7, sp, #0
 8009db8:	60f8      	str	r0, [r7, #12]
 8009dba:	60b9      	str	r1, [r7, #8]
 8009dbc:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	681a      	ldr	r2, [r3, #0]
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	330c      	adds	r3, #12
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d00a      	beq.n	8009de2 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d002      	beq.n	8009dd8 <netif_do_set_gw+0x26>
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	e000      	b.n	8009dda <netif_do_set_gw+0x28>
 8009dd8:	2300      	movs	r3, #0
 8009dda:	68fa      	ldr	r2, [r7, #12]
 8009ddc:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8009dde:	2301      	movs	r3, #1
 8009de0:	e000      	b.n	8009de4 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8009de2:	2300      	movs	r3, #0
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3714      	adds	r7, #20
 8009de8:	46bd      	mov	sp, r7
 8009dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dee:	4770      	bx	lr

08009df0 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b088      	sub	sp, #32
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	60f8      	str	r0, [r7, #12]
 8009df8:	60b9      	str	r1, [r7, #8]
 8009dfa:	607a      	str	r2, [r7, #4]
 8009dfc:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8009e02:	2300      	movs	r3, #0
 8009e04:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d101      	bne.n	8009e10 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8009e0c:	4b1c      	ldr	r3, [pc, #112]	; (8009e80 <netif_set_addr+0x90>)
 8009e0e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d101      	bne.n	8009e1a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8009e16:	4b1a      	ldr	r3, [pc, #104]	; (8009e80 <netif_set_addr+0x90>)
 8009e18:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d101      	bne.n	8009e24 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8009e20:	4b17      	ldr	r3, [pc, #92]	; (8009e80 <netif_set_addr+0x90>)
 8009e22:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d003      	beq.n	8009e32 <netif_set_addr+0x42>
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d101      	bne.n	8009e36 <netif_set_addr+0x46>
 8009e32:	2301      	movs	r3, #1
 8009e34:	e000      	b.n	8009e38 <netif_set_addr+0x48>
 8009e36:	2300      	movs	r3, #0
 8009e38:	617b      	str	r3, [r7, #20]
  if (remove) {
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d006      	beq.n	8009e4e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8009e40:	f107 0310 	add.w	r3, r7, #16
 8009e44:	461a      	mov	r2, r3
 8009e46:	68b9      	ldr	r1, [r7, #8]
 8009e48:	68f8      	ldr	r0, [r7, #12]
 8009e4a:	f7ff ff49 	bl	8009ce0 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8009e4e:	69fa      	ldr	r2, [r7, #28]
 8009e50:	6879      	ldr	r1, [r7, #4]
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f7ff ff8e 	bl	8009d74 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8009e58:	69ba      	ldr	r2, [r7, #24]
 8009e5a:	6839      	ldr	r1, [r7, #0]
 8009e5c:	68f8      	ldr	r0, [r7, #12]
 8009e5e:	f7ff ffa8 	bl	8009db2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d106      	bne.n	8009e76 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8009e68:	f107 0310 	add.w	r3, r7, #16
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	68b9      	ldr	r1, [r7, #8]
 8009e70:	68f8      	ldr	r0, [r7, #12]
 8009e72:	f7ff ff35 	bl	8009ce0 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8009e76:	bf00      	nop
 8009e78:	3720      	adds	r7, #32
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
 8009e7e:	bf00      	nop
 8009e80:	080172e4 	.word	0x080172e4

08009e84 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8009e84:	b480      	push	{r7}
 8009e86:	b083      	sub	sp, #12
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8009e8c:	4a04      	ldr	r2, [pc, #16]	; (8009ea0 <netif_set_default+0x1c>)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8009e92:	bf00      	nop
 8009e94:	370c      	adds	r7, #12
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr
 8009e9e:	bf00      	nop
 8009ea0:	20008e48 	.word	0x20008e48

08009ea4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b082      	sub	sp, #8
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d107      	bne.n	8009ec2 <netif_set_up+0x1e>
 8009eb2:	4b0f      	ldr	r3, [pc, #60]	; (8009ef0 <netif_set_up+0x4c>)
 8009eb4:	f44f 7254 	mov.w	r2, #848	; 0x350
 8009eb8:	490e      	ldr	r1, [pc, #56]	; (8009ef4 <netif_set_up+0x50>)
 8009eba:	480f      	ldr	r0, [pc, #60]	; (8009ef8 <netif_set_up+0x54>)
 8009ebc:	f009 fa84 	bl	80133c8 <iprintf>
 8009ec0:	e013      	b.n	8009eea <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009ec8:	f003 0301 	and.w	r3, r3, #1
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d10c      	bne.n	8009eea <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009ed6:	f043 0301 	orr.w	r3, r3, #1
 8009eda:	b2da      	uxtb	r2, r3
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8009ee2:	2103      	movs	r1, #3
 8009ee4:	6878      	ldr	r0, [r7, #4]
 8009ee6:	f000 f809 	bl	8009efc <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8009eea:	3708      	adds	r7, #8
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}
 8009ef0:	08014bb0 	.word	0x08014bb0
 8009ef4:	08014d38 	.word	0x08014d38
 8009ef8:	08014c00 	.word	0x08014c00

08009efc <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b082      	sub	sp, #8
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
 8009f04:	460b      	mov	r3, r1
 8009f06:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d106      	bne.n	8009f1c <netif_issue_reports+0x20>
 8009f0e:	4b18      	ldr	r3, [pc, #96]	; (8009f70 <netif_issue_reports+0x74>)
 8009f10:	f240 326d 	movw	r2, #877	; 0x36d
 8009f14:	4917      	ldr	r1, [pc, #92]	; (8009f74 <netif_issue_reports+0x78>)
 8009f16:	4818      	ldr	r0, [pc, #96]	; (8009f78 <netif_issue_reports+0x7c>)
 8009f18:	f009 fa56 	bl	80133c8 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009f22:	f003 0304 	and.w	r3, r3, #4
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d01e      	beq.n	8009f68 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009f30:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d017      	beq.n	8009f68 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8009f38:	78fb      	ldrb	r3, [r7, #3]
 8009f3a:	f003 0301 	and.w	r3, r3, #1
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d013      	beq.n	8009f6a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	3304      	adds	r3, #4
 8009f46:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d00e      	beq.n	8009f6a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009f52:	f003 0308 	and.w	r3, r3, #8
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d007      	beq.n	8009f6a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	3304      	adds	r3, #4
 8009f5e:	4619      	mov	r1, r3
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f007 fe41 	bl	8011be8 <etharp_request>
 8009f66:	e000      	b.n	8009f6a <netif_issue_reports+0x6e>
    return;
 8009f68:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8009f6a:	3708      	adds	r7, #8
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bd80      	pop	{r7, pc}
 8009f70:	08014bb0 	.word	0x08014bb0
 8009f74:	08014d54 	.word	0x08014d54
 8009f78:	08014c00 	.word	0x08014c00

08009f7c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b082      	sub	sp, #8
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d107      	bne.n	8009f9a <netif_set_down+0x1e>
 8009f8a:	4b12      	ldr	r3, [pc, #72]	; (8009fd4 <netif_set_down+0x58>)
 8009f8c:	f240 329b 	movw	r2, #923	; 0x39b
 8009f90:	4911      	ldr	r1, [pc, #68]	; (8009fd8 <netif_set_down+0x5c>)
 8009f92:	4812      	ldr	r0, [pc, #72]	; (8009fdc <netif_set_down+0x60>)
 8009f94:	f009 fa18 	bl	80133c8 <iprintf>
 8009f98:	e019      	b.n	8009fce <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009fa0:	f003 0301 	and.w	r3, r3, #1
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d012      	beq.n	8009fce <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009fae:	f023 0301 	bic.w	r3, r3, #1
 8009fb2:	b2da      	uxtb	r2, r3
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8009fc0:	f003 0308 	and.w	r3, r3, #8
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d002      	beq.n	8009fce <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8009fc8:	6878      	ldr	r0, [r7, #4]
 8009fca:	f007 f9cb 	bl	8011364 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8009fce:	3708      	adds	r7, #8
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	bd80      	pop	{r7, pc}
 8009fd4:	08014bb0 	.word	0x08014bb0
 8009fd8:	08014d78 	.word	0x08014d78
 8009fdc:	08014c00 	.word	0x08014c00

08009fe0 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b083      	sub	sp, #12
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
 8009fe8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d002      	beq.n	8009ff6 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	683a      	ldr	r2, [r7, #0]
 8009ff4:	61da      	str	r2, [r3, #28]
  }
}
 8009ff6:	bf00      	nop
 8009ff8:	370c      	adds	r7, #12
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a000:	4770      	bx	lr

0800a002 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800a002:	b480      	push	{r7}
 800a004:	b085      	sub	sp, #20
 800a006:	af00      	add	r7, sp, #0
 800a008:	60f8      	str	r0, [r7, #12]
 800a00a:	60b9      	str	r1, [r7, #8]
 800a00c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800a00e:	f06f 030b 	mvn.w	r3, #11
}
 800a012:	4618      	mov	r0, r3
 800a014:	3714      	adds	r7, #20
 800a016:	46bd      	mov	sp, r7
 800a018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01c:	4770      	bx	lr
	...

0800a020 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800a020:	b480      	push	{r7}
 800a022:	b085      	sub	sp, #20
 800a024:	af00      	add	r7, sp, #0
 800a026:	4603      	mov	r3, r0
 800a028:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800a02a:	79fb      	ldrb	r3, [r7, #7]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d013      	beq.n	800a058 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800a030:	4b0d      	ldr	r3, [pc, #52]	; (800a068 <netif_get_by_index+0x48>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	60fb      	str	r3, [r7, #12]
 800a036:	e00c      	b.n	800a052 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a03e:	3301      	adds	r3, #1
 800a040:	b2db      	uxtb	r3, r3
 800a042:	79fa      	ldrb	r2, [r7, #7]
 800a044:	429a      	cmp	r2, r3
 800a046:	d101      	bne.n	800a04c <netif_get_by_index+0x2c>
        return netif; /* found! */
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	e006      	b.n	800a05a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	60fb      	str	r3, [r7, #12]
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d1ef      	bne.n	800a038 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800a058:	2300      	movs	r3, #0
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3714      	adds	r7, #20
 800a05e:	46bd      	mov	sp, r7
 800a060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a064:	4770      	bx	lr
 800a066:	bf00      	nop
 800a068:	20008e44 	.word	0x20008e44

0800a06c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b082      	sub	sp, #8
 800a070:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800a072:	4b0c      	ldr	r3, [pc, #48]	; (800a0a4 <pbuf_free_ooseq+0x38>)
 800a074:	2200      	movs	r2, #0
 800a076:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800a078:	4b0b      	ldr	r3, [pc, #44]	; (800a0a8 <pbuf_free_ooseq+0x3c>)
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	607b      	str	r3, [r7, #4]
 800a07e:	e00a      	b.n	800a096 <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a084:	2b00      	cmp	r3, #0
 800a086:	d003      	beq.n	800a090 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f002 f9df 	bl	800c44c <tcp_free_ooseq>
      return;
 800a08e:	e005      	b.n	800a09c <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	68db      	ldr	r3, [r3, #12]
 800a094:	607b      	str	r3, [r7, #4]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d1f1      	bne.n	800a080 <pbuf_free_ooseq+0x14>
    }
  }
}
 800a09c:	3708      	adds	r7, #8
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}
 800a0a2:	bf00      	nop
 800a0a4:	20008e4d 	.word	0x20008e4d
 800a0a8:	20008e5c 	.word	0x20008e5c

0800a0ac <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800a0b0:	4b03      	ldr	r3, [pc, #12]	; (800a0c0 <pbuf_pool_is_empty+0x14>)
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800a0b6:	bf00      	nop
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0be:	4770      	bx	lr
 800a0c0:	20008e4d 	.word	0x20008e4d

0800a0c4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	b085      	sub	sp, #20
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	60f8      	str	r0, [r7, #12]
 800a0cc:	60b9      	str	r1, [r7, #8]
 800a0ce:	4611      	mov	r1, r2
 800a0d0:	461a      	mov	r2, r3
 800a0d2:	460b      	mov	r3, r1
 800a0d4:	80fb      	strh	r3, [r7, #6]
 800a0d6:	4613      	mov	r3, r2
 800a0d8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	2200      	movs	r2, #0
 800a0de:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	68ba      	ldr	r2, [r7, #8]
 800a0e4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	88fa      	ldrh	r2, [r7, #6]
 800a0ea:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	88ba      	ldrh	r2, [r7, #4]
 800a0f0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800a0f2:	8b3b      	ldrh	r3, [r7, #24]
 800a0f4:	b2da      	uxtb	r2, r3
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	7f3a      	ldrb	r2, [r7, #28]
 800a0fe:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	2201      	movs	r2, #1
 800a104:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2200      	movs	r2, #0
 800a10a:	73da      	strb	r2, [r3, #15]
}
 800a10c:	bf00      	nop
 800a10e:	3714      	adds	r7, #20
 800a110:	46bd      	mov	sp, r7
 800a112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a116:	4770      	bx	lr

0800a118 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b08c      	sub	sp, #48	; 0x30
 800a11c:	af02      	add	r7, sp, #8
 800a11e:	4603      	mov	r3, r0
 800a120:	71fb      	strb	r3, [r7, #7]
 800a122:	460b      	mov	r3, r1
 800a124:	80bb      	strh	r3, [r7, #4]
 800a126:	4613      	mov	r3, r2
 800a128:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800a12a:	79fb      	ldrb	r3, [r7, #7]
 800a12c:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800a12e:	887b      	ldrh	r3, [r7, #2]
 800a130:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800a134:	d07f      	beq.n	800a236 <pbuf_alloc+0x11e>
 800a136:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 800a13a:	f300 80c8 	bgt.w	800a2ce <pbuf_alloc+0x1b6>
 800a13e:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800a142:	d010      	beq.n	800a166 <pbuf_alloc+0x4e>
 800a144:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 800a148:	f300 80c1 	bgt.w	800a2ce <pbuf_alloc+0x1b6>
 800a14c:	2b01      	cmp	r3, #1
 800a14e:	d002      	beq.n	800a156 <pbuf_alloc+0x3e>
 800a150:	2b41      	cmp	r3, #65	; 0x41
 800a152:	f040 80bc 	bne.w	800a2ce <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800a156:	887a      	ldrh	r2, [r7, #2]
 800a158:	88bb      	ldrh	r3, [r7, #4]
 800a15a:	4619      	mov	r1, r3
 800a15c:	2000      	movs	r0, #0
 800a15e:	f000 f8d1 	bl	800a304 <pbuf_alloc_reference>
 800a162:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 800a164:	e0bd      	b.n	800a2e2 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800a166:	2300      	movs	r3, #0
 800a168:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 800a16a:	2300      	movs	r3, #0
 800a16c:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800a16e:	88bb      	ldrh	r3, [r7, #4]
 800a170:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800a172:	2008      	movs	r0, #8
 800a174:	f7ff fc56 	bl	8009a24 <memp_malloc>
 800a178:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800a17a:	693b      	ldr	r3, [r7, #16]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d109      	bne.n	800a194 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800a180:	f7ff ff94 	bl	800a0ac <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800a184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a186:	2b00      	cmp	r3, #0
 800a188:	d002      	beq.n	800a190 <pbuf_alloc+0x78>
            pbuf_free(p);
 800a18a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a18c:	f000 faa8 	bl	800a6e0 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800a190:	2300      	movs	r3, #0
 800a192:	e0a7      	b.n	800a2e4 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800a194:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a196:	3303      	adds	r3, #3
 800a198:	b29b      	uxth	r3, r3
 800a19a:	f023 0303 	bic.w	r3, r3, #3
 800a19e:	b29b      	uxth	r3, r3
 800a1a0:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 800a1a4:	b29b      	uxth	r3, r3
 800a1a6:	8b7a      	ldrh	r2, [r7, #26]
 800a1a8:	4293      	cmp	r3, r2
 800a1aa:	bf28      	it	cs
 800a1ac:	4613      	movcs	r3, r2
 800a1ae:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800a1b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a1b2:	3310      	adds	r3, #16
 800a1b4:	693a      	ldr	r2, [r7, #16]
 800a1b6:	4413      	add	r3, r2
 800a1b8:	3303      	adds	r3, #3
 800a1ba:	f023 0303 	bic.w	r3, r3, #3
 800a1be:	4618      	mov	r0, r3
 800a1c0:	89f9      	ldrh	r1, [r7, #14]
 800a1c2:	8b7a      	ldrh	r2, [r7, #26]
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	9301      	str	r3, [sp, #4]
 800a1c8:	887b      	ldrh	r3, [r7, #2]
 800a1ca:	9300      	str	r3, [sp, #0]
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	4601      	mov	r1, r0
 800a1d0:	6938      	ldr	r0, [r7, #16]
 800a1d2:	f7ff ff77 	bl	800a0c4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800a1d6:	693b      	ldr	r3, [r7, #16]
 800a1d8:	685b      	ldr	r3, [r3, #4]
 800a1da:	f003 0303 	and.w	r3, r3, #3
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d006      	beq.n	800a1f0 <pbuf_alloc+0xd8>
 800a1e2:	4b42      	ldr	r3, [pc, #264]	; (800a2ec <pbuf_alloc+0x1d4>)
 800a1e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a1e8:	4941      	ldr	r1, [pc, #260]	; (800a2f0 <pbuf_alloc+0x1d8>)
 800a1ea:	4842      	ldr	r0, [pc, #264]	; (800a2f4 <pbuf_alloc+0x1dc>)
 800a1ec:	f009 f8ec 	bl	80133c8 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800a1f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a1f2:	3303      	adds	r3, #3
 800a1f4:	f023 0303 	bic.w	r3, r3, #3
 800a1f8:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800a1fc:	d106      	bne.n	800a20c <pbuf_alloc+0xf4>
 800a1fe:	4b3b      	ldr	r3, [pc, #236]	; (800a2ec <pbuf_alloc+0x1d4>)
 800a200:	f44f 7281 	mov.w	r2, #258	; 0x102
 800a204:	493c      	ldr	r1, [pc, #240]	; (800a2f8 <pbuf_alloc+0x1e0>)
 800a206:	483b      	ldr	r0, [pc, #236]	; (800a2f4 <pbuf_alloc+0x1dc>)
 800a208:	f009 f8de 	bl	80133c8 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800a20c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d102      	bne.n	800a218 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	627b      	str	r3, [r7, #36]	; 0x24
 800a216:	e002      	b.n	800a21e <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800a218:	69fb      	ldr	r3, [r7, #28]
 800a21a:	693a      	ldr	r2, [r7, #16]
 800a21c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800a222:	8b7a      	ldrh	r2, [r7, #26]
 800a224:	89fb      	ldrh	r3, [r7, #14]
 800a226:	1ad3      	subs	r3, r2, r3
 800a228:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800a22a:	2300      	movs	r3, #0
 800a22c:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 800a22e:	8b7b      	ldrh	r3, [r7, #26]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d19e      	bne.n	800a172 <pbuf_alloc+0x5a>
      break;
 800a234:	e055      	b.n	800a2e2 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800a236:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a238:	3303      	adds	r3, #3
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	f023 0303 	bic.w	r3, r3, #3
 800a240:	b29a      	uxth	r2, r3
 800a242:	88bb      	ldrh	r3, [r7, #4]
 800a244:	3303      	adds	r3, #3
 800a246:	b29b      	uxth	r3, r3
 800a248:	f023 0303 	bic.w	r3, r3, #3
 800a24c:	b29b      	uxth	r3, r3
 800a24e:	4413      	add	r3, r2
 800a250:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800a252:	8b3b      	ldrh	r3, [r7, #24]
 800a254:	3310      	adds	r3, #16
 800a256:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800a258:	8b3a      	ldrh	r2, [r7, #24]
 800a25a:	88bb      	ldrh	r3, [r7, #4]
 800a25c:	3303      	adds	r3, #3
 800a25e:	f023 0303 	bic.w	r3, r3, #3
 800a262:	429a      	cmp	r2, r3
 800a264:	d306      	bcc.n	800a274 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800a266:	8afa      	ldrh	r2, [r7, #22]
 800a268:	88bb      	ldrh	r3, [r7, #4]
 800a26a:	3303      	adds	r3, #3
 800a26c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800a270:	429a      	cmp	r2, r3
 800a272:	d201      	bcs.n	800a278 <pbuf_alloc+0x160>
        return NULL;
 800a274:	2300      	movs	r3, #0
 800a276:	e035      	b.n	800a2e4 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800a278:	8afb      	ldrh	r3, [r7, #22]
 800a27a:	4618      	mov	r0, r3
 800a27c:	f7ff fa64 	bl	8009748 <mem_malloc>
 800a280:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 800a282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a284:	2b00      	cmp	r3, #0
 800a286:	d101      	bne.n	800a28c <pbuf_alloc+0x174>
        return NULL;
 800a288:	2300      	movs	r3, #0
 800a28a:	e02b      	b.n	800a2e4 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800a28c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800a28e:	3310      	adds	r3, #16
 800a290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a292:	4413      	add	r3, r2
 800a294:	3303      	adds	r3, #3
 800a296:	f023 0303 	bic.w	r3, r3, #3
 800a29a:	4618      	mov	r0, r3
 800a29c:	88b9      	ldrh	r1, [r7, #4]
 800a29e:	88ba      	ldrh	r2, [r7, #4]
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	9301      	str	r3, [sp, #4]
 800a2a4:	887b      	ldrh	r3, [r7, #2]
 800a2a6:	9300      	str	r3, [sp, #0]
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	4601      	mov	r1, r0
 800a2ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a2ae:	f7ff ff09 	bl	800a0c4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800a2b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	f003 0303 	and.w	r3, r3, #3
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d010      	beq.n	800a2e0 <pbuf_alloc+0x1c8>
 800a2be:	4b0b      	ldr	r3, [pc, #44]	; (800a2ec <pbuf_alloc+0x1d4>)
 800a2c0:	f44f 7291 	mov.w	r2, #290	; 0x122
 800a2c4:	490d      	ldr	r1, [pc, #52]	; (800a2fc <pbuf_alloc+0x1e4>)
 800a2c6:	480b      	ldr	r0, [pc, #44]	; (800a2f4 <pbuf_alloc+0x1dc>)
 800a2c8:	f009 f87e 	bl	80133c8 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800a2cc:	e008      	b.n	800a2e0 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800a2ce:	4b07      	ldr	r3, [pc, #28]	; (800a2ec <pbuf_alloc+0x1d4>)
 800a2d0:	f240 1227 	movw	r2, #295	; 0x127
 800a2d4:	490a      	ldr	r1, [pc, #40]	; (800a300 <pbuf_alloc+0x1e8>)
 800a2d6:	4807      	ldr	r0, [pc, #28]	; (800a2f4 <pbuf_alloc+0x1dc>)
 800a2d8:	f009 f876 	bl	80133c8 <iprintf>
      return NULL;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	e001      	b.n	800a2e4 <pbuf_alloc+0x1cc>
      break;
 800a2e0:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800a2e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	3728      	adds	r7, #40	; 0x28
 800a2e8:	46bd      	mov	sp, r7
 800a2ea:	bd80      	pop	{r7, pc}
 800a2ec:	08014de0 	.word	0x08014de0
 800a2f0:	08014e10 	.word	0x08014e10
 800a2f4:	08014e40 	.word	0x08014e40
 800a2f8:	08014e68 	.word	0x08014e68
 800a2fc:	08014e9c 	.word	0x08014e9c
 800a300:	08014ec8 	.word	0x08014ec8

0800a304 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b086      	sub	sp, #24
 800a308:	af02      	add	r7, sp, #8
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	460b      	mov	r3, r1
 800a30e:	807b      	strh	r3, [r7, #2]
 800a310:	4613      	mov	r3, r2
 800a312:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800a314:	883b      	ldrh	r3, [r7, #0]
 800a316:	2b41      	cmp	r3, #65	; 0x41
 800a318:	d009      	beq.n	800a32e <pbuf_alloc_reference+0x2a>
 800a31a:	883b      	ldrh	r3, [r7, #0]
 800a31c:	2b01      	cmp	r3, #1
 800a31e:	d006      	beq.n	800a32e <pbuf_alloc_reference+0x2a>
 800a320:	4b0f      	ldr	r3, [pc, #60]	; (800a360 <pbuf_alloc_reference+0x5c>)
 800a322:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800a326:	490f      	ldr	r1, [pc, #60]	; (800a364 <pbuf_alloc_reference+0x60>)
 800a328:	480f      	ldr	r0, [pc, #60]	; (800a368 <pbuf_alloc_reference+0x64>)
 800a32a:	f009 f84d 	bl	80133c8 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800a32e:	2007      	movs	r0, #7
 800a330:	f7ff fb78 	bl	8009a24 <memp_malloc>
 800a334:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d101      	bne.n	800a340 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800a33c:	2300      	movs	r3, #0
 800a33e:	e00b      	b.n	800a358 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800a340:	8879      	ldrh	r1, [r7, #2]
 800a342:	887a      	ldrh	r2, [r7, #2]
 800a344:	2300      	movs	r3, #0
 800a346:	9301      	str	r3, [sp, #4]
 800a348:	883b      	ldrh	r3, [r7, #0]
 800a34a:	9300      	str	r3, [sp, #0]
 800a34c:	460b      	mov	r3, r1
 800a34e:	6879      	ldr	r1, [r7, #4]
 800a350:	68f8      	ldr	r0, [r7, #12]
 800a352:	f7ff feb7 	bl	800a0c4 <pbuf_init_alloced_pbuf>
  return p;
 800a356:	68fb      	ldr	r3, [r7, #12]
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3710      	adds	r7, #16
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	08014de0 	.word	0x08014de0
 800a364:	08014ee4 	.word	0x08014ee4
 800a368:	08014e40 	.word	0x08014e40

0800a36c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b088      	sub	sp, #32
 800a370:	af02      	add	r7, sp, #8
 800a372:	607b      	str	r3, [r7, #4]
 800a374:	4603      	mov	r3, r0
 800a376:	73fb      	strb	r3, [r7, #15]
 800a378:	460b      	mov	r3, r1
 800a37a:	81bb      	strh	r3, [r7, #12]
 800a37c:	4613      	mov	r3, r2
 800a37e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800a380:	7bfb      	ldrb	r3, [r7, #15]
 800a382:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800a384:	8a7b      	ldrh	r3, [r7, #18]
 800a386:	3303      	adds	r3, #3
 800a388:	f023 0203 	bic.w	r2, r3, #3
 800a38c:	89bb      	ldrh	r3, [r7, #12]
 800a38e:	441a      	add	r2, r3
 800a390:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a392:	429a      	cmp	r2, r3
 800a394:	d901      	bls.n	800a39a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800a396:	2300      	movs	r3, #0
 800a398:	e018      	b.n	800a3cc <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800a39a:	6a3b      	ldr	r3, [r7, #32]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d007      	beq.n	800a3b0 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800a3a0:	8a7b      	ldrh	r3, [r7, #18]
 800a3a2:	3303      	adds	r3, #3
 800a3a4:	f023 0303 	bic.w	r3, r3, #3
 800a3a8:	6a3a      	ldr	r2, [r7, #32]
 800a3aa:	4413      	add	r3, r2
 800a3ac:	617b      	str	r3, [r7, #20]
 800a3ae:	e001      	b.n	800a3b4 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800a3b4:	6878      	ldr	r0, [r7, #4]
 800a3b6:	89b9      	ldrh	r1, [r7, #12]
 800a3b8:	89ba      	ldrh	r2, [r7, #12]
 800a3ba:	2302      	movs	r3, #2
 800a3bc:	9301      	str	r3, [sp, #4]
 800a3be:	897b      	ldrh	r3, [r7, #10]
 800a3c0:	9300      	str	r3, [sp, #0]
 800a3c2:	460b      	mov	r3, r1
 800a3c4:	6979      	ldr	r1, [r7, #20]
 800a3c6:	f7ff fe7d 	bl	800a0c4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800a3ca:	687b      	ldr	r3, [r7, #4]
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3718      	adds	r7, #24
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd80      	pop	{r7, pc}

0800a3d4 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b084      	sub	sp, #16
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	460b      	mov	r3, r1
 800a3de:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d106      	bne.n	800a3f4 <pbuf_realloc+0x20>
 800a3e6:	4b3a      	ldr	r3, [pc, #232]	; (800a4d0 <pbuf_realloc+0xfc>)
 800a3e8:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800a3ec:	4939      	ldr	r1, [pc, #228]	; (800a4d4 <pbuf_realloc+0x100>)
 800a3ee:	483a      	ldr	r0, [pc, #232]	; (800a4d8 <pbuf_realloc+0x104>)
 800a3f0:	f008 ffea 	bl	80133c8 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	891b      	ldrh	r3, [r3, #8]
 800a3f8:	887a      	ldrh	r2, [r7, #2]
 800a3fa:	429a      	cmp	r2, r3
 800a3fc:	d263      	bcs.n	800a4c6 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	891a      	ldrh	r2, [r3, #8]
 800a402:	887b      	ldrh	r3, [r7, #2]
 800a404:	1ad3      	subs	r3, r2, r3
 800a406:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800a408:	887b      	ldrh	r3, [r7, #2]
 800a40a:	817b      	strh	r3, [r7, #10]
  q = p;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800a410:	e018      	b.n	800a444 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	895b      	ldrh	r3, [r3, #10]
 800a416:	897a      	ldrh	r2, [r7, #10]
 800a418:	1ad3      	subs	r3, r2, r3
 800a41a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	891a      	ldrh	r2, [r3, #8]
 800a420:	893b      	ldrh	r3, [r7, #8]
 800a422:	1ad3      	subs	r3, r2, r3
 800a424:	b29a      	uxth	r2, r3
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d106      	bne.n	800a444 <pbuf_realloc+0x70>
 800a436:	4b26      	ldr	r3, [pc, #152]	; (800a4d0 <pbuf_realloc+0xfc>)
 800a438:	f240 12af 	movw	r2, #431	; 0x1af
 800a43c:	4927      	ldr	r1, [pc, #156]	; (800a4dc <pbuf_realloc+0x108>)
 800a43e:	4826      	ldr	r0, [pc, #152]	; (800a4d8 <pbuf_realloc+0x104>)
 800a440:	f008 ffc2 	bl	80133c8 <iprintf>
  while (rem_len > q->len) {
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	895b      	ldrh	r3, [r3, #10]
 800a448:	897a      	ldrh	r2, [r7, #10]
 800a44a:	429a      	cmp	r2, r3
 800a44c:	d8e1      	bhi.n	800a412 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	7b1b      	ldrb	r3, [r3, #12]
 800a452:	f003 030f 	and.w	r3, r3, #15
 800a456:	2b00      	cmp	r3, #0
 800a458:	d121      	bne.n	800a49e <pbuf_realloc+0xca>
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	895b      	ldrh	r3, [r3, #10]
 800a45e:	897a      	ldrh	r2, [r7, #10]
 800a460:	429a      	cmp	r2, r3
 800a462:	d01c      	beq.n	800a49e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	7b5b      	ldrb	r3, [r3, #13]
 800a468:	f003 0302 	and.w	r3, r3, #2
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d116      	bne.n	800a49e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	685a      	ldr	r2, [r3, #4]
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	1ad3      	subs	r3, r2, r3
 800a478:	b29a      	uxth	r2, r3
 800a47a:	897b      	ldrh	r3, [r7, #10]
 800a47c:	4413      	add	r3, r2
 800a47e:	b29b      	uxth	r3, r3
 800a480:	4619      	mov	r1, r3
 800a482:	68f8      	ldr	r0, [r7, #12]
 800a484:	f7ff f864 	bl	8009550 <mem_trim>
 800a488:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d106      	bne.n	800a49e <pbuf_realloc+0xca>
 800a490:	4b0f      	ldr	r3, [pc, #60]	; (800a4d0 <pbuf_realloc+0xfc>)
 800a492:	f240 12bd 	movw	r2, #445	; 0x1bd
 800a496:	4912      	ldr	r1, [pc, #72]	; (800a4e0 <pbuf_realloc+0x10c>)
 800a498:	480f      	ldr	r0, [pc, #60]	; (800a4d8 <pbuf_realloc+0x104>)
 800a49a:	f008 ff95 	bl	80133c8 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	897a      	ldrh	r2, [r7, #10]
 800a4a2:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	895a      	ldrh	r2, [r3, #10]
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d004      	beq.n	800a4be <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f000 f911 	bl	800a6e0 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	601a      	str	r2, [r3, #0]
 800a4c4:	e000      	b.n	800a4c8 <pbuf_realloc+0xf4>
    return;
 800a4c6:	bf00      	nop

}
 800a4c8:	3710      	adds	r7, #16
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}
 800a4ce:	bf00      	nop
 800a4d0:	08014de0 	.word	0x08014de0
 800a4d4:	08014ef8 	.word	0x08014ef8
 800a4d8:	08014e40 	.word	0x08014e40
 800a4dc:	08014f10 	.word	0x08014f10
 800a4e0:	08014f28 	.word	0x08014f28

0800a4e4 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b086      	sub	sp, #24
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	60f8      	str	r0, [r7, #12]
 800a4ec:	60b9      	str	r1, [r7, #8]
 800a4ee:	4613      	mov	r3, r2
 800a4f0:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d106      	bne.n	800a506 <pbuf_add_header_impl+0x22>
 800a4f8:	4b2b      	ldr	r3, [pc, #172]	; (800a5a8 <pbuf_add_header_impl+0xc4>)
 800a4fa:	f240 12df 	movw	r2, #479	; 0x1df
 800a4fe:	492b      	ldr	r1, [pc, #172]	; (800a5ac <pbuf_add_header_impl+0xc8>)
 800a500:	482b      	ldr	r0, [pc, #172]	; (800a5b0 <pbuf_add_header_impl+0xcc>)
 800a502:	f008 ff61 	bl	80133c8 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d003      	beq.n	800a514 <pbuf_add_header_impl+0x30>
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a512:	d301      	bcc.n	800a518 <pbuf_add_header_impl+0x34>
    return 1;
 800a514:	2301      	movs	r3, #1
 800a516:	e043      	b.n	800a5a0 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d101      	bne.n	800a522 <pbuf_add_header_impl+0x3e>
    return 0;
 800a51e:	2300      	movs	r3, #0
 800a520:	e03e      	b.n	800a5a0 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800a522:	68bb      	ldr	r3, [r7, #8]
 800a524:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	891a      	ldrh	r2, [r3, #8]
 800a52a:	8a7b      	ldrh	r3, [r7, #18]
 800a52c:	4413      	add	r3, r2
 800a52e:	b29b      	uxth	r3, r3
 800a530:	8a7a      	ldrh	r2, [r7, #18]
 800a532:	429a      	cmp	r2, r3
 800a534:	d901      	bls.n	800a53a <pbuf_add_header_impl+0x56>
    return 1;
 800a536:	2301      	movs	r3, #1
 800a538:	e032      	b.n	800a5a0 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	7b1b      	ldrb	r3, [r3, #12]
 800a53e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800a540:	8a3b      	ldrh	r3, [r7, #16]
 800a542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a546:	2b00      	cmp	r3, #0
 800a548:	d00c      	beq.n	800a564 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	685a      	ldr	r2, [r3, #4]
 800a54e:	68bb      	ldr	r3, [r7, #8]
 800a550:	425b      	negs	r3, r3
 800a552:	4413      	add	r3, r2
 800a554:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	3310      	adds	r3, #16
 800a55a:	697a      	ldr	r2, [r7, #20]
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d20d      	bcs.n	800a57c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800a560:	2301      	movs	r3, #1
 800a562:	e01d      	b.n	800a5a0 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800a564:	79fb      	ldrb	r3, [r7, #7]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d006      	beq.n	800a578 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	685a      	ldr	r2, [r3, #4]
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	425b      	negs	r3, r3
 800a572:	4413      	add	r3, r2
 800a574:	617b      	str	r3, [r7, #20]
 800a576:	e001      	b.n	800a57c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800a578:	2301      	movs	r3, #1
 800a57a:	e011      	b.n	800a5a0 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	697a      	ldr	r2, [r7, #20]
 800a580:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	895a      	ldrh	r2, [r3, #10]
 800a586:	8a7b      	ldrh	r3, [r7, #18]
 800a588:	4413      	add	r3, r2
 800a58a:	b29a      	uxth	r2, r3
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	891a      	ldrh	r2, [r3, #8]
 800a594:	8a7b      	ldrh	r3, [r7, #18]
 800a596:	4413      	add	r3, r2
 800a598:	b29a      	uxth	r2, r3
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	811a      	strh	r2, [r3, #8]


  return 0;
 800a59e:	2300      	movs	r3, #0
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3718      	adds	r7, #24
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}
 800a5a8:	08014de0 	.word	0x08014de0
 800a5ac:	08014f44 	.word	0x08014f44
 800a5b0:	08014e40 	.word	0x08014e40

0800a5b4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b082      	sub	sp, #8
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
 800a5bc:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800a5be:	2200      	movs	r2, #0
 800a5c0:	6839      	ldr	r1, [r7, #0]
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f7ff ff8e 	bl	800a4e4 <pbuf_add_header_impl>
 800a5c8:	4603      	mov	r3, r0
}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	3708      	adds	r7, #8
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	bd80      	pop	{r7, pc}
	...

0800a5d4 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b084      	sub	sp, #16
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d106      	bne.n	800a5f2 <pbuf_remove_header+0x1e>
 800a5e4:	4b20      	ldr	r3, [pc, #128]	; (800a668 <pbuf_remove_header+0x94>)
 800a5e6:	f240 224b 	movw	r2, #587	; 0x24b
 800a5ea:	4920      	ldr	r1, [pc, #128]	; (800a66c <pbuf_remove_header+0x98>)
 800a5ec:	4820      	ldr	r0, [pc, #128]	; (800a670 <pbuf_remove_header+0x9c>)
 800a5ee:	f008 feeb 	bl	80133c8 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d003      	beq.n	800a600 <pbuf_remove_header+0x2c>
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5fe:	d301      	bcc.n	800a604 <pbuf_remove_header+0x30>
    return 1;
 800a600:	2301      	movs	r3, #1
 800a602:	e02c      	b.n	800a65e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d101      	bne.n	800a60e <pbuf_remove_header+0x3a>
    return 0;
 800a60a:	2300      	movs	r3, #0
 800a60c:	e027      	b.n	800a65e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	895b      	ldrh	r3, [r3, #10]
 800a616:	89fa      	ldrh	r2, [r7, #14]
 800a618:	429a      	cmp	r2, r3
 800a61a:	d908      	bls.n	800a62e <pbuf_remove_header+0x5a>
 800a61c:	4b12      	ldr	r3, [pc, #72]	; (800a668 <pbuf_remove_header+0x94>)
 800a61e:	f240 2255 	movw	r2, #597	; 0x255
 800a622:	4914      	ldr	r1, [pc, #80]	; (800a674 <pbuf_remove_header+0xa0>)
 800a624:	4812      	ldr	r0, [pc, #72]	; (800a670 <pbuf_remove_header+0x9c>)
 800a626:	f008 fecf 	bl	80133c8 <iprintf>
 800a62a:	2301      	movs	r3, #1
 800a62c:	e017      	b.n	800a65e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	685b      	ldr	r3, [r3, #4]
 800a632:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	685a      	ldr	r2, [r3, #4]
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	441a      	add	r2, r3
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	895a      	ldrh	r2, [r3, #10]
 800a644:	89fb      	ldrh	r3, [r7, #14]
 800a646:	1ad3      	subs	r3, r2, r3
 800a648:	b29a      	uxth	r2, r3
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	891a      	ldrh	r2, [r3, #8]
 800a652:	89fb      	ldrh	r3, [r7, #14]
 800a654:	1ad3      	subs	r3, r2, r3
 800a656:	b29a      	uxth	r2, r3
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800a65c:	2300      	movs	r3, #0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3710      	adds	r7, #16
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}
 800a666:	bf00      	nop
 800a668:	08014de0 	.word	0x08014de0
 800a66c:	08014f44 	.word	0x08014f44
 800a670:	08014e40 	.word	0x08014e40
 800a674:	08014f50 	.word	0x08014f50

0800a678 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
 800a680:	460b      	mov	r3, r1
 800a682:	807b      	strh	r3, [r7, #2]
 800a684:	4613      	mov	r3, r2
 800a686:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800a688:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	da08      	bge.n	800a6a2 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800a690:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a694:	425b      	negs	r3, r3
 800a696:	4619      	mov	r1, r3
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f7ff ff9b 	bl	800a5d4 <pbuf_remove_header>
 800a69e:	4603      	mov	r3, r0
 800a6a0:	e007      	b.n	800a6b2 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800a6a2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a6a6:	787a      	ldrb	r2, [r7, #1]
 800a6a8:	4619      	mov	r1, r3
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f7ff ff1a 	bl	800a4e4 <pbuf_add_header_impl>
 800a6b0:	4603      	mov	r3, r0
  }
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	3708      	adds	r7, #8
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	bd80      	pop	{r7, pc}

0800a6ba <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800a6ba:	b580      	push	{r7, lr}
 800a6bc:	b082      	sub	sp, #8
 800a6be:	af00      	add	r7, sp, #0
 800a6c0:	6078      	str	r0, [r7, #4]
 800a6c2:	460b      	mov	r3, r1
 800a6c4:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800a6c6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a6ca:	2201      	movs	r2, #1
 800a6cc:	4619      	mov	r1, r3
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f7ff ffd2 	bl	800a678 <pbuf_header_impl>
 800a6d4:	4603      	mov	r3, r0
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	3708      	adds	r7, #8
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bd80      	pop	{r7, pc}
	...

0800a6e0 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b086      	sub	sp, #24
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d10b      	bne.n	800a706 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d106      	bne.n	800a702 <pbuf_free+0x22>
 800a6f4:	4b38      	ldr	r3, [pc, #224]	; (800a7d8 <pbuf_free+0xf8>)
 800a6f6:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800a6fa:	4938      	ldr	r1, [pc, #224]	; (800a7dc <pbuf_free+0xfc>)
 800a6fc:	4838      	ldr	r0, [pc, #224]	; (800a7e0 <pbuf_free+0x100>)
 800a6fe:	f008 fe63 	bl	80133c8 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800a702:	2300      	movs	r3, #0
 800a704:	e063      	b.n	800a7ce <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800a706:	2300      	movs	r3, #0
 800a708:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800a70a:	e05c      	b.n	800a7c6 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	7b9b      	ldrb	r3, [r3, #14]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d106      	bne.n	800a722 <pbuf_free+0x42>
 800a714:	4b30      	ldr	r3, [pc, #192]	; (800a7d8 <pbuf_free+0xf8>)
 800a716:	f240 22f1 	movw	r2, #753	; 0x2f1
 800a71a:	4932      	ldr	r1, [pc, #200]	; (800a7e4 <pbuf_free+0x104>)
 800a71c:	4830      	ldr	r0, [pc, #192]	; (800a7e0 <pbuf_free+0x100>)
 800a71e:	f008 fe53 	bl	80133c8 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	7b9b      	ldrb	r3, [r3, #14]
 800a726:	3b01      	subs	r3, #1
 800a728:	b2da      	uxtb	r2, r3
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	739a      	strb	r2, [r3, #14]
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	7b9b      	ldrb	r3, [r3, #14]
 800a732:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800a734:	7dbb      	ldrb	r3, [r7, #22]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d143      	bne.n	800a7c2 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	7b1b      	ldrb	r3, [r3, #12]
 800a744:	f003 030f 	and.w	r3, r3, #15
 800a748:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	7b5b      	ldrb	r3, [r3, #13]
 800a74e:	f003 0302 	and.w	r3, r3, #2
 800a752:	2b00      	cmp	r3, #0
 800a754:	d011      	beq.n	800a77a <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	691b      	ldr	r3, [r3, #16]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d106      	bne.n	800a770 <pbuf_free+0x90>
 800a762:	4b1d      	ldr	r3, [pc, #116]	; (800a7d8 <pbuf_free+0xf8>)
 800a764:	f240 22ff 	movw	r2, #767	; 0x2ff
 800a768:	491f      	ldr	r1, [pc, #124]	; (800a7e8 <pbuf_free+0x108>)
 800a76a:	481d      	ldr	r0, [pc, #116]	; (800a7e0 <pbuf_free+0x100>)
 800a76c:	f008 fe2c 	bl	80133c8 <iprintf>
        pc->custom_free_function(p);
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	691b      	ldr	r3, [r3, #16]
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	4798      	blx	r3
 800a778:	e01d      	b.n	800a7b6 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800a77a:	7bfb      	ldrb	r3, [r7, #15]
 800a77c:	2b02      	cmp	r3, #2
 800a77e:	d104      	bne.n	800a78a <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800a780:	6879      	ldr	r1, [r7, #4]
 800a782:	2008      	movs	r0, #8
 800a784:	f7ff f99a 	bl	8009abc <memp_free>
 800a788:	e015      	b.n	800a7b6 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800a78a:	7bfb      	ldrb	r3, [r7, #15]
 800a78c:	2b01      	cmp	r3, #1
 800a78e:	d104      	bne.n	800a79a <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800a790:	6879      	ldr	r1, [r7, #4]
 800a792:	2007      	movs	r0, #7
 800a794:	f7ff f992 	bl	8009abc <memp_free>
 800a798:	e00d      	b.n	800a7b6 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800a79a:	7bfb      	ldrb	r3, [r7, #15]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d103      	bne.n	800a7a8 <pbuf_free+0xc8>
          mem_free(p);
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f7fe fe6b 	bl	800947c <mem_free>
 800a7a6:	e006      	b.n	800a7b6 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800a7a8:	4b0b      	ldr	r3, [pc, #44]	; (800a7d8 <pbuf_free+0xf8>)
 800a7aa:	f240 320f 	movw	r2, #783	; 0x30f
 800a7ae:	490f      	ldr	r1, [pc, #60]	; (800a7ec <pbuf_free+0x10c>)
 800a7b0:	480b      	ldr	r0, [pc, #44]	; (800a7e0 <pbuf_free+0x100>)
 800a7b2:	f008 fe09 	bl	80133c8 <iprintf>
        }
      }
      count++;
 800a7b6:	7dfb      	ldrb	r3, [r7, #23]
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800a7bc:	693b      	ldr	r3, [r7, #16]
 800a7be:	607b      	str	r3, [r7, #4]
 800a7c0:	e001      	b.n	800a7c6 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d19f      	bne.n	800a70c <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800a7cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	3718      	adds	r7, #24
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop
 800a7d8:	08014de0 	.word	0x08014de0
 800a7dc:	08014f44 	.word	0x08014f44
 800a7e0:	08014e40 	.word	0x08014e40
 800a7e4:	08014f70 	.word	0x08014f70
 800a7e8:	08014f88 	.word	0x08014f88
 800a7ec:	08014fac 	.word	0x08014fac

0800a7f0 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b085      	sub	sp, #20
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800a7fc:	e005      	b.n	800a80a <pbuf_clen+0x1a>
    ++len;
 800a7fe:	89fb      	ldrh	r3, [r7, #14]
 800a800:	3301      	adds	r3, #1
 800a802:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d1f6      	bne.n	800a7fe <pbuf_clen+0xe>
  }
  return len;
 800a810:	89fb      	ldrh	r3, [r7, #14]
}
 800a812:	4618      	mov	r0, r3
 800a814:	3714      	adds	r7, #20
 800a816:	46bd      	mov	sp, r7
 800a818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81c:	4770      	bx	lr
	...

0800a820 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b082      	sub	sp, #8
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d010      	beq.n	800a850 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	7b9b      	ldrb	r3, [r3, #14]
 800a832:	3301      	adds	r3, #1
 800a834:	b2da      	uxtb	r2, r3
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	7b9b      	ldrb	r3, [r3, #14]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d106      	bne.n	800a850 <pbuf_ref+0x30>
 800a842:	4b05      	ldr	r3, [pc, #20]	; (800a858 <pbuf_ref+0x38>)
 800a844:	f240 3242 	movw	r2, #834	; 0x342
 800a848:	4904      	ldr	r1, [pc, #16]	; (800a85c <pbuf_ref+0x3c>)
 800a84a:	4805      	ldr	r0, [pc, #20]	; (800a860 <pbuf_ref+0x40>)
 800a84c:	f008 fdbc 	bl	80133c8 <iprintf>
  }
}
 800a850:	bf00      	nop
 800a852:	3708      	adds	r7, #8
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}
 800a858:	08014de0 	.word	0x08014de0
 800a85c:	08014fc0 	.word	0x08014fc0
 800a860:	08014e40 	.word	0x08014e40

0800a864 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b084      	sub	sp, #16
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d002      	beq.n	800a87a <pbuf_cat+0x16>
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d107      	bne.n	800a88a <pbuf_cat+0x26>
 800a87a:	4b20      	ldr	r3, [pc, #128]	; (800a8fc <pbuf_cat+0x98>)
 800a87c:	f240 3259 	movw	r2, #857	; 0x359
 800a880:	491f      	ldr	r1, [pc, #124]	; (800a900 <pbuf_cat+0x9c>)
 800a882:	4820      	ldr	r0, [pc, #128]	; (800a904 <pbuf_cat+0xa0>)
 800a884:	f008 fda0 	bl	80133c8 <iprintf>
 800a888:	e034      	b.n	800a8f4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	60fb      	str	r3, [r7, #12]
 800a88e:	e00a      	b.n	800a8a6 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	891a      	ldrh	r2, [r3, #8]
 800a894:	683b      	ldr	r3, [r7, #0]
 800a896:	891b      	ldrh	r3, [r3, #8]
 800a898:	4413      	add	r3, r2
 800a89a:	b29a      	uxth	r2, r3
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	60fb      	str	r3, [r7, #12]
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d1f0      	bne.n	800a890 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	891a      	ldrh	r2, [r3, #8]
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	895b      	ldrh	r3, [r3, #10]
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	d006      	beq.n	800a8c8 <pbuf_cat+0x64>
 800a8ba:	4b10      	ldr	r3, [pc, #64]	; (800a8fc <pbuf_cat+0x98>)
 800a8bc:	f240 3262 	movw	r2, #866	; 0x362
 800a8c0:	4911      	ldr	r1, [pc, #68]	; (800a908 <pbuf_cat+0xa4>)
 800a8c2:	4810      	ldr	r0, [pc, #64]	; (800a904 <pbuf_cat+0xa0>)
 800a8c4:	f008 fd80 	bl	80133c8 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d006      	beq.n	800a8de <pbuf_cat+0x7a>
 800a8d0:	4b0a      	ldr	r3, [pc, #40]	; (800a8fc <pbuf_cat+0x98>)
 800a8d2:	f240 3263 	movw	r2, #867	; 0x363
 800a8d6:	490d      	ldr	r1, [pc, #52]	; (800a90c <pbuf_cat+0xa8>)
 800a8d8:	480a      	ldr	r0, [pc, #40]	; (800a904 <pbuf_cat+0xa0>)
 800a8da:	f008 fd75 	bl	80133c8 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	891a      	ldrh	r2, [r3, #8]
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	891b      	ldrh	r3, [r3, #8]
 800a8e6:	4413      	add	r3, r2
 800a8e8:	b29a      	uxth	r2, r3
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	683a      	ldr	r2, [r7, #0]
 800a8f2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800a8f4:	3710      	adds	r7, #16
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
 800a8fa:	bf00      	nop
 800a8fc:	08014de0 	.word	0x08014de0
 800a900:	08014fd4 	.word	0x08014fd4
 800a904:	08014e40 	.word	0x08014e40
 800a908:	0801500c 	.word	0x0801500c
 800a90c:	0801503c 	.word	0x0801503c

0800a910 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b082      	sub	sp, #8
 800a914:	af00      	add	r7, sp, #0
 800a916:	6078      	str	r0, [r7, #4]
 800a918:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 800a91a:	6839      	ldr	r1, [r7, #0]
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f7ff ffa1 	bl	800a864 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 800a922:	6838      	ldr	r0, [r7, #0]
 800a924:	f7ff ff7c 	bl	800a820 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 800a928:	bf00      	nop
 800a92a:	3708      	adds	r7, #8
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}

0800a930 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b086      	sub	sp, #24
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
 800a938:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800a93a:	2300      	movs	r3, #0
 800a93c:	617b      	str	r3, [r7, #20]
 800a93e:	2300      	movs	r3, #0
 800a940:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	2b00      	cmp	r3, #0
 800a946:	d008      	beq.n	800a95a <pbuf_copy+0x2a>
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d005      	beq.n	800a95a <pbuf_copy+0x2a>
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	891a      	ldrh	r2, [r3, #8]
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	891b      	ldrh	r3, [r3, #8]
 800a956:	429a      	cmp	r2, r3
 800a958:	d209      	bcs.n	800a96e <pbuf_copy+0x3e>
 800a95a:	4b57      	ldr	r3, [pc, #348]	; (800aab8 <pbuf_copy+0x188>)
 800a95c:	f240 32c9 	movw	r2, #969	; 0x3c9
 800a960:	4956      	ldr	r1, [pc, #344]	; (800aabc <pbuf_copy+0x18c>)
 800a962:	4857      	ldr	r0, [pc, #348]	; (800aac0 <pbuf_copy+0x190>)
 800a964:	f008 fd30 	bl	80133c8 <iprintf>
 800a968:	f06f 030f 	mvn.w	r3, #15
 800a96c:	e09f      	b.n	800aaae <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	895b      	ldrh	r3, [r3, #10]
 800a972:	461a      	mov	r2, r3
 800a974:	697b      	ldr	r3, [r7, #20]
 800a976:	1ad2      	subs	r2, r2, r3
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	895b      	ldrh	r3, [r3, #10]
 800a97c:	4619      	mov	r1, r3
 800a97e:	693b      	ldr	r3, [r7, #16]
 800a980:	1acb      	subs	r3, r1, r3
 800a982:	429a      	cmp	r2, r3
 800a984:	d306      	bcc.n	800a994 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	895b      	ldrh	r3, [r3, #10]
 800a98a:	461a      	mov	r2, r3
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	1ad3      	subs	r3, r2, r3
 800a990:	60fb      	str	r3, [r7, #12]
 800a992:	e005      	b.n	800a9a0 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	895b      	ldrh	r3, [r3, #10]
 800a998:	461a      	mov	r2, r3
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	1ad3      	subs	r3, r2, r3
 800a99e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	685a      	ldr	r2, [r3, #4]
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	18d0      	adds	r0, r2, r3
 800a9a8:	683b      	ldr	r3, [r7, #0]
 800a9aa:	685a      	ldr	r2, [r3, #4]
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	4413      	add	r3, r2
 800a9b0:	68fa      	ldr	r2, [r7, #12]
 800a9b2:	4619      	mov	r1, r3
 800a9b4:	f008 fcd8 	bl	8013368 <memcpy>
    offset_to += len;
 800a9b8:	697a      	ldr	r2, [r7, #20]
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	4413      	add	r3, r2
 800a9be:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800a9c0:	693a      	ldr	r2, [r7, #16]
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	895b      	ldrh	r3, [r3, #10]
 800a9cc:	461a      	mov	r2, r3
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	4293      	cmp	r3, r2
 800a9d2:	d906      	bls.n	800a9e2 <pbuf_copy+0xb2>
 800a9d4:	4b38      	ldr	r3, [pc, #224]	; (800aab8 <pbuf_copy+0x188>)
 800a9d6:	f240 32d9 	movw	r2, #985	; 0x3d9
 800a9da:	493a      	ldr	r1, [pc, #232]	; (800aac4 <pbuf_copy+0x194>)
 800a9dc:	4838      	ldr	r0, [pc, #224]	; (800aac0 <pbuf_copy+0x190>)
 800a9de:	f008 fcf3 	bl	80133c8 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	895b      	ldrh	r3, [r3, #10]
 800a9e6:	461a      	mov	r2, r3
 800a9e8:	693b      	ldr	r3, [r7, #16]
 800a9ea:	4293      	cmp	r3, r2
 800a9ec:	d906      	bls.n	800a9fc <pbuf_copy+0xcc>
 800a9ee:	4b32      	ldr	r3, [pc, #200]	; (800aab8 <pbuf_copy+0x188>)
 800a9f0:	f240 32da 	movw	r2, #986	; 0x3da
 800a9f4:	4934      	ldr	r1, [pc, #208]	; (800aac8 <pbuf_copy+0x198>)
 800a9f6:	4832      	ldr	r0, [pc, #200]	; (800aac0 <pbuf_copy+0x190>)
 800a9f8:	f008 fce6 	bl	80133c8 <iprintf>
    if (offset_from >= p_from->len) {
 800a9fc:	683b      	ldr	r3, [r7, #0]
 800a9fe:	895b      	ldrh	r3, [r3, #10]
 800aa00:	461a      	mov	r2, r3
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d304      	bcc.n	800aa12 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800aa08:	2300      	movs	r3, #0
 800aa0a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	895b      	ldrh	r3, [r3, #10]
 800aa16:	461a      	mov	r2, r3
 800aa18:	697b      	ldr	r3, [r7, #20]
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d114      	bne.n	800aa48 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d10c      	bne.n	800aa48 <pbuf_copy+0x118>
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d009      	beq.n	800aa48 <pbuf_copy+0x118>
 800aa34:	4b20      	ldr	r3, [pc, #128]	; (800aab8 <pbuf_copy+0x188>)
 800aa36:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800aa3a:	4924      	ldr	r1, [pc, #144]	; (800aacc <pbuf_copy+0x19c>)
 800aa3c:	4820      	ldr	r0, [pc, #128]	; (800aac0 <pbuf_copy+0x190>)
 800aa3e:	f008 fcc3 	bl	80133c8 <iprintf>
 800aa42:	f06f 030f 	mvn.w	r3, #15
 800aa46:	e032      	b.n	800aaae <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d013      	beq.n	800aa76 <pbuf_copy+0x146>
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	895a      	ldrh	r2, [r3, #10]
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	891b      	ldrh	r3, [r3, #8]
 800aa56:	429a      	cmp	r2, r3
 800aa58:	d10d      	bne.n	800aa76 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d009      	beq.n	800aa76 <pbuf_copy+0x146>
 800aa62:	4b15      	ldr	r3, [pc, #84]	; (800aab8 <pbuf_copy+0x188>)
 800aa64:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800aa68:	4919      	ldr	r1, [pc, #100]	; (800aad0 <pbuf_copy+0x1a0>)
 800aa6a:	4815      	ldr	r0, [pc, #84]	; (800aac0 <pbuf_copy+0x190>)
 800aa6c:	f008 fcac 	bl	80133c8 <iprintf>
 800aa70:	f06f 0305 	mvn.w	r3, #5
 800aa74:	e01b      	b.n	800aaae <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d013      	beq.n	800aaa4 <pbuf_copy+0x174>
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	895a      	ldrh	r2, [r3, #10]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	891b      	ldrh	r3, [r3, #8]
 800aa84:	429a      	cmp	r2, r3
 800aa86:	d10d      	bne.n	800aaa4 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d009      	beq.n	800aaa4 <pbuf_copy+0x174>
 800aa90:	4b09      	ldr	r3, [pc, #36]	; (800aab8 <pbuf_copy+0x188>)
 800aa92:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800aa96:	490e      	ldr	r1, [pc, #56]	; (800aad0 <pbuf_copy+0x1a0>)
 800aa98:	4809      	ldr	r0, [pc, #36]	; (800aac0 <pbuf_copy+0x190>)
 800aa9a:	f008 fc95 	bl	80133c8 <iprintf>
 800aa9e:	f06f 0305 	mvn.w	r3, #5
 800aaa2:	e004      	b.n	800aaae <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	f47f af61 	bne.w	800a96e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800aaac:	2300      	movs	r3, #0
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3718      	adds	r7, #24
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}
 800aab6:	bf00      	nop
 800aab8:	08014de0 	.word	0x08014de0
 800aabc:	08015088 	.word	0x08015088
 800aac0:	08014e40 	.word	0x08014e40
 800aac4:	080150b8 	.word	0x080150b8
 800aac8:	080150d0 	.word	0x080150d0
 800aacc:	080150ec 	.word	0x080150ec
 800aad0:	080150fc 	.word	0x080150fc

0800aad4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800aad4:	b580      	push	{r7, lr}
 800aad6:	b088      	sub	sp, #32
 800aad8:	af00      	add	r7, sp, #0
 800aada:	60f8      	str	r0, [r7, #12]
 800aadc:	60b9      	str	r1, [r7, #8]
 800aade:	4611      	mov	r1, r2
 800aae0:	461a      	mov	r2, r3
 800aae2:	460b      	mov	r3, r1
 800aae4:	80fb      	strh	r3, [r7, #6]
 800aae6:	4613      	mov	r3, r2
 800aae8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800aaea:	2300      	movs	r3, #0
 800aaec:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d108      	bne.n	800ab0a <pbuf_copy_partial+0x36>
 800aaf8:	4b2b      	ldr	r3, [pc, #172]	; (800aba8 <pbuf_copy_partial+0xd4>)
 800aafa:	f240 420a 	movw	r2, #1034	; 0x40a
 800aafe:	492b      	ldr	r1, [pc, #172]	; (800abac <pbuf_copy_partial+0xd8>)
 800ab00:	482b      	ldr	r0, [pc, #172]	; (800abb0 <pbuf_copy_partial+0xdc>)
 800ab02:	f008 fc61 	bl	80133c8 <iprintf>
 800ab06:	2300      	movs	r3, #0
 800ab08:	e04a      	b.n	800aba0 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800ab0a:	68bb      	ldr	r3, [r7, #8]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d108      	bne.n	800ab22 <pbuf_copy_partial+0x4e>
 800ab10:	4b25      	ldr	r3, [pc, #148]	; (800aba8 <pbuf_copy_partial+0xd4>)
 800ab12:	f240 420b 	movw	r2, #1035	; 0x40b
 800ab16:	4927      	ldr	r1, [pc, #156]	; (800abb4 <pbuf_copy_partial+0xe0>)
 800ab18:	4825      	ldr	r0, [pc, #148]	; (800abb0 <pbuf_copy_partial+0xdc>)
 800ab1a:	f008 fc55 	bl	80133c8 <iprintf>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	e03e      	b.n	800aba0 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	61fb      	str	r3, [r7, #28]
 800ab26:	e034      	b.n	800ab92 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800ab28:	88bb      	ldrh	r3, [r7, #4]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d00a      	beq.n	800ab44 <pbuf_copy_partial+0x70>
 800ab2e:	69fb      	ldr	r3, [r7, #28]
 800ab30:	895b      	ldrh	r3, [r3, #10]
 800ab32:	88ba      	ldrh	r2, [r7, #4]
 800ab34:	429a      	cmp	r2, r3
 800ab36:	d305      	bcc.n	800ab44 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800ab38:	69fb      	ldr	r3, [r7, #28]
 800ab3a:	895b      	ldrh	r3, [r3, #10]
 800ab3c:	88ba      	ldrh	r2, [r7, #4]
 800ab3e:	1ad3      	subs	r3, r2, r3
 800ab40:	80bb      	strh	r3, [r7, #4]
 800ab42:	e023      	b.n	800ab8c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800ab44:	69fb      	ldr	r3, [r7, #28]
 800ab46:	895a      	ldrh	r2, [r3, #10]
 800ab48:	88bb      	ldrh	r3, [r7, #4]
 800ab4a:	1ad3      	subs	r3, r2, r3
 800ab4c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800ab4e:	8b3a      	ldrh	r2, [r7, #24]
 800ab50:	88fb      	ldrh	r3, [r7, #6]
 800ab52:	429a      	cmp	r2, r3
 800ab54:	d901      	bls.n	800ab5a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800ab56:	88fb      	ldrh	r3, [r7, #6]
 800ab58:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800ab5a:	8b7b      	ldrh	r3, [r7, #26]
 800ab5c:	68ba      	ldr	r2, [r7, #8]
 800ab5e:	18d0      	adds	r0, r2, r3
 800ab60:	69fb      	ldr	r3, [r7, #28]
 800ab62:	685a      	ldr	r2, [r3, #4]
 800ab64:	88bb      	ldrh	r3, [r7, #4]
 800ab66:	4413      	add	r3, r2
 800ab68:	8b3a      	ldrh	r2, [r7, #24]
 800ab6a:	4619      	mov	r1, r3
 800ab6c:	f008 fbfc 	bl	8013368 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800ab70:	8afa      	ldrh	r2, [r7, #22]
 800ab72:	8b3b      	ldrh	r3, [r7, #24]
 800ab74:	4413      	add	r3, r2
 800ab76:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800ab78:	8b7a      	ldrh	r2, [r7, #26]
 800ab7a:	8b3b      	ldrh	r3, [r7, #24]
 800ab7c:	4413      	add	r3, r2
 800ab7e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800ab80:	88fa      	ldrh	r2, [r7, #6]
 800ab82:	8b3b      	ldrh	r3, [r7, #24]
 800ab84:	1ad3      	subs	r3, r2, r3
 800ab86:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800ab8c:	69fb      	ldr	r3, [r7, #28]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	61fb      	str	r3, [r7, #28]
 800ab92:	88fb      	ldrh	r3, [r7, #6]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d002      	beq.n	800ab9e <pbuf_copy_partial+0xca>
 800ab98:	69fb      	ldr	r3, [r7, #28]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d1c4      	bne.n	800ab28 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800ab9e:	8afb      	ldrh	r3, [r7, #22]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3720      	adds	r7, #32
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}
 800aba8:	08014de0 	.word	0x08014de0
 800abac:	08015128 	.word	0x08015128
 800abb0:	08014e40 	.word	0x08014e40
 800abb4:	08015148 	.word	0x08015148

0800abb8 <pbuf_take>:
 *
 * @return ERR_OK if successful, ERR_MEM if the pbuf is not big enough
 */
err_t
pbuf_take(struct pbuf *buf, const void *dataptr, u16_t len)
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b088      	sub	sp, #32
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	60f8      	str	r0, [r7, #12]
 800abc0:	60b9      	str	r1, [r7, #8]
 800abc2:	4613      	mov	r3, r2
 800abc4:	80fb      	strh	r3, [r7, #6]
  struct pbuf *p;
  size_t buf_copy_len;
  size_t total_copy_len = len;
 800abc6:	88fb      	ldrh	r3, [r7, #6]
 800abc8:	617b      	str	r3, [r7, #20]
  size_t copied_total = 0;
 800abca:	2300      	movs	r3, #0
 800abcc:	613b      	str	r3, [r7, #16]

  LWIP_ERROR("pbuf_take: invalid buf", (buf != NULL), return ERR_ARG;);
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d109      	bne.n	800abe8 <pbuf_take+0x30>
 800abd4:	4b3a      	ldr	r3, [pc, #232]	; (800acc0 <pbuf_take+0x108>)
 800abd6:	f240 42b3 	movw	r2, #1203	; 0x4b3
 800abda:	493a      	ldr	r1, [pc, #232]	; (800acc4 <pbuf_take+0x10c>)
 800abdc:	483a      	ldr	r0, [pc, #232]	; (800acc8 <pbuf_take+0x110>)
 800abde:	f008 fbf3 	bl	80133c8 <iprintf>
 800abe2:	f06f 030f 	mvn.w	r3, #15
 800abe6:	e067      	b.n	800acb8 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d109      	bne.n	800ac02 <pbuf_take+0x4a>
 800abee:	4b34      	ldr	r3, [pc, #208]	; (800acc0 <pbuf_take+0x108>)
 800abf0:	f240 42b4 	movw	r2, #1204	; 0x4b4
 800abf4:	4935      	ldr	r1, [pc, #212]	; (800accc <pbuf_take+0x114>)
 800abf6:	4834      	ldr	r0, [pc, #208]	; (800acc8 <pbuf_take+0x110>)
 800abf8:	f008 fbe6 	bl	80133c8 <iprintf>
 800abfc:	f06f 030f 	mvn.w	r3, #15
 800ac00:	e05a      	b.n	800acb8 <pbuf_take+0x100>
  LWIP_ERROR("pbuf_take: buf not large enough", (buf->tot_len >= len), return ERR_MEM;);
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	891b      	ldrh	r3, [r3, #8]
 800ac06:	88fa      	ldrh	r2, [r7, #6]
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d909      	bls.n	800ac20 <pbuf_take+0x68>
 800ac0c:	4b2c      	ldr	r3, [pc, #176]	; (800acc0 <pbuf_take+0x108>)
 800ac0e:	f240 42b5 	movw	r2, #1205	; 0x4b5
 800ac12:	492f      	ldr	r1, [pc, #188]	; (800acd0 <pbuf_take+0x118>)
 800ac14:	482c      	ldr	r0, [pc, #176]	; (800acc8 <pbuf_take+0x110>)
 800ac16:	f008 fbd7 	bl	80133c8 <iprintf>
 800ac1a:	f04f 33ff 	mov.w	r3, #4294967295
 800ac1e:	e04b      	b.n	800acb8 <pbuf_take+0x100>

  if ((buf == NULL) || (dataptr == NULL) || (buf->tot_len < len)) {
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d007      	beq.n	800ac36 <pbuf_take+0x7e>
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d004      	beq.n	800ac36 <pbuf_take+0x7e>
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	891b      	ldrh	r3, [r3, #8]
 800ac30:	88fa      	ldrh	r2, [r7, #6]
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d902      	bls.n	800ac3c <pbuf_take+0x84>
    return ERR_ARG;
 800ac36:	f06f 030f 	mvn.w	r3, #15
 800ac3a:	e03d      	b.n	800acb8 <pbuf_take+0x100>
  }

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; total_copy_len != 0; p = p->next) {
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	61fb      	str	r3, [r7, #28]
 800ac40:	e028      	b.n	800ac94 <pbuf_take+0xdc>
    LWIP_ASSERT("pbuf_take: invalid pbuf", p != NULL);
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d106      	bne.n	800ac56 <pbuf_take+0x9e>
 800ac48:	4b1d      	ldr	r3, [pc, #116]	; (800acc0 <pbuf_take+0x108>)
 800ac4a:	f240 42bd 	movw	r2, #1213	; 0x4bd
 800ac4e:	4921      	ldr	r1, [pc, #132]	; (800acd4 <pbuf_take+0x11c>)
 800ac50:	481d      	ldr	r0, [pc, #116]	; (800acc8 <pbuf_take+0x110>)
 800ac52:	f008 fbb9 	bl	80133c8 <iprintf>
    buf_copy_len = total_copy_len;
 800ac56:	697b      	ldr	r3, [r7, #20]
 800ac58:	61bb      	str	r3, [r7, #24]
    if (buf_copy_len > p->len) {
 800ac5a:	69fb      	ldr	r3, [r7, #28]
 800ac5c:	895b      	ldrh	r3, [r3, #10]
 800ac5e:	461a      	mov	r2, r3
 800ac60:	69bb      	ldr	r3, [r7, #24]
 800ac62:	4293      	cmp	r3, r2
 800ac64:	d902      	bls.n	800ac6c <pbuf_take+0xb4>
      /* this pbuf cannot hold all remaining data */
      buf_copy_len = p->len;
 800ac66:	69fb      	ldr	r3, [r7, #28]
 800ac68:	895b      	ldrh	r3, [r3, #10]
 800ac6a:	61bb      	str	r3, [r7, #24]
    }
    /* copy the necessary parts of the buffer */
    MEMCPY(p->payload, &((const char *)dataptr)[copied_total], buf_copy_len);
 800ac6c:	69fb      	ldr	r3, [r7, #28]
 800ac6e:	6858      	ldr	r0, [r3, #4]
 800ac70:	68ba      	ldr	r2, [r7, #8]
 800ac72:	693b      	ldr	r3, [r7, #16]
 800ac74:	4413      	add	r3, r2
 800ac76:	69ba      	ldr	r2, [r7, #24]
 800ac78:	4619      	mov	r1, r3
 800ac7a:	f008 fb75 	bl	8013368 <memcpy>
    total_copy_len -= buf_copy_len;
 800ac7e:	697a      	ldr	r2, [r7, #20]
 800ac80:	69bb      	ldr	r3, [r7, #24]
 800ac82:	1ad3      	subs	r3, r2, r3
 800ac84:	617b      	str	r3, [r7, #20]
    copied_total += buf_copy_len;
 800ac86:	693a      	ldr	r2, [r7, #16]
 800ac88:	69bb      	ldr	r3, [r7, #24]
 800ac8a:	4413      	add	r3, r2
 800ac8c:	613b      	str	r3, [r7, #16]
  for (p = buf; total_copy_len != 0; p = p->next) {
 800ac8e:	69fb      	ldr	r3, [r7, #28]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	61fb      	str	r3, [r7, #28]
 800ac94:	697b      	ldr	r3, [r7, #20]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d1d3      	bne.n	800ac42 <pbuf_take+0x8a>
  }
  LWIP_ASSERT("did not copy all data", total_copy_len == 0 && copied_total == len);
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d103      	bne.n	800aca8 <pbuf_take+0xf0>
 800aca0:	88fb      	ldrh	r3, [r7, #6]
 800aca2:	693a      	ldr	r2, [r7, #16]
 800aca4:	429a      	cmp	r2, r3
 800aca6:	d006      	beq.n	800acb6 <pbuf_take+0xfe>
 800aca8:	4b05      	ldr	r3, [pc, #20]	; (800acc0 <pbuf_take+0x108>)
 800acaa:	f44f 6299 	mov.w	r2, #1224	; 0x4c8
 800acae:	490a      	ldr	r1, [pc, #40]	; (800acd8 <pbuf_take+0x120>)
 800acb0:	4805      	ldr	r0, [pc, #20]	; (800acc8 <pbuf_take+0x110>)
 800acb2:	f008 fb89 	bl	80133c8 <iprintf>
  return ERR_OK;
 800acb6:	2300      	movs	r3, #0
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3720      	adds	r7, #32
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}
 800acc0:	08014de0 	.word	0x08014de0
 800acc4:	080151b8 	.word	0x080151b8
 800acc8:	08014e40 	.word	0x08014e40
 800accc:	080151d0 	.word	0x080151d0
 800acd0:	080151ec 	.word	0x080151ec
 800acd4:	0801520c 	.word	0x0801520c
 800acd8:	08015224 	.word	0x08015224

0800acdc <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	4603      	mov	r3, r0
 800ace4:	603a      	str	r2, [r7, #0]
 800ace6:	71fb      	strb	r3, [r7, #7]
 800ace8:	460b      	mov	r3, r1
 800acea:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	8919      	ldrh	r1, [r3, #8]
 800acf0:	88ba      	ldrh	r2, [r7, #4]
 800acf2:	79fb      	ldrb	r3, [r7, #7]
 800acf4:	4618      	mov	r0, r3
 800acf6:	f7ff fa0f 	bl	800a118 <pbuf_alloc>
 800acfa:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d101      	bne.n	800ad06 <pbuf_clone+0x2a>
    return NULL;
 800ad02:	2300      	movs	r3, #0
 800ad04:	e011      	b.n	800ad2a <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800ad06:	6839      	ldr	r1, [r7, #0]
 800ad08:	68f8      	ldr	r0, [r7, #12]
 800ad0a:	f7ff fe11 	bl	800a930 <pbuf_copy>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800ad12:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d006      	beq.n	800ad28 <pbuf_clone+0x4c>
 800ad1a:	4b06      	ldr	r3, [pc, #24]	; (800ad34 <pbuf_clone+0x58>)
 800ad1c:	f240 5224 	movw	r2, #1316	; 0x524
 800ad20:	4905      	ldr	r1, [pc, #20]	; (800ad38 <pbuf_clone+0x5c>)
 800ad22:	4806      	ldr	r0, [pc, #24]	; (800ad3c <pbuf_clone+0x60>)
 800ad24:	f008 fb50 	bl	80133c8 <iprintf>
  return q;
 800ad28:	68fb      	ldr	r3, [r7, #12]
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	3710      	adds	r7, #16
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	bd80      	pop	{r7, pc}
 800ad32:	bf00      	nop
 800ad34:	08014de0 	.word	0x08014de0
 800ad38:	08015254 	.word	0x08015254
 800ad3c:	08014e40 	.word	0x08014e40

0800ad40 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800ad44:	f008 fb58 	bl	80133f8 <rand>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	b29b      	uxth	r3, r3
 800ad4c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800ad50:	b29b      	uxth	r3, r3
 800ad52:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800ad56:	b29a      	uxth	r2, r3
 800ad58:	4b01      	ldr	r3, [pc, #4]	; (800ad60 <tcp_init+0x20>)
 800ad5a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800ad5c:	bf00      	nop
 800ad5e:	bd80      	pop	{r7, pc}
 800ad60:	2000000e 	.word	0x2000000e

0800ad64 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b082      	sub	sp, #8
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	7d1b      	ldrb	r3, [r3, #20]
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	d105      	bne.n	800ad80 <tcp_free+0x1c>
 800ad74:	4b06      	ldr	r3, [pc, #24]	; (800ad90 <tcp_free+0x2c>)
 800ad76:	22d4      	movs	r2, #212	; 0xd4
 800ad78:	4906      	ldr	r1, [pc, #24]	; (800ad94 <tcp_free+0x30>)
 800ad7a:	4807      	ldr	r0, [pc, #28]	; (800ad98 <tcp_free+0x34>)
 800ad7c:	f008 fb24 	bl	80133c8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800ad80:	6879      	ldr	r1, [r7, #4]
 800ad82:	2001      	movs	r0, #1
 800ad84:	f7fe fe9a 	bl	8009abc <memp_free>
}
 800ad88:	bf00      	nop
 800ad8a:	3708      	adds	r7, #8
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}
 800ad90:	080152e0 	.word	0x080152e0
 800ad94:	08015310 	.word	0x08015310
 800ad98:	08015324 	.word	0x08015324

0800ad9c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b082      	sub	sp, #8
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	7d1b      	ldrb	r3, [r3, #20]
 800ada8:	2b01      	cmp	r3, #1
 800adaa:	d105      	bne.n	800adb8 <tcp_free_listen+0x1c>
 800adac:	4b06      	ldr	r3, [pc, #24]	; (800adc8 <tcp_free_listen+0x2c>)
 800adae:	22df      	movs	r2, #223	; 0xdf
 800adb0:	4906      	ldr	r1, [pc, #24]	; (800adcc <tcp_free_listen+0x30>)
 800adb2:	4807      	ldr	r0, [pc, #28]	; (800add0 <tcp_free_listen+0x34>)
 800adb4:	f008 fb08 	bl	80133c8 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800adb8:	6879      	ldr	r1, [r7, #4]
 800adba:	2002      	movs	r0, #2
 800adbc:	f7fe fe7e 	bl	8009abc <memp_free>
}
 800adc0:	bf00      	nop
 800adc2:	3708      	adds	r7, #8
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bd80      	pop	{r7, pc}
 800adc8:	080152e0 	.word	0x080152e0
 800adcc:	0801534c 	.word	0x0801534c
 800add0:	08015324 	.word	0x08015324

0800add4 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800add8:	f000 fea2 	bl	800bb20 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800addc:	4b07      	ldr	r3, [pc, #28]	; (800adfc <tcp_tmr+0x28>)
 800adde:	781b      	ldrb	r3, [r3, #0]
 800ade0:	3301      	adds	r3, #1
 800ade2:	b2da      	uxtb	r2, r3
 800ade4:	4b05      	ldr	r3, [pc, #20]	; (800adfc <tcp_tmr+0x28>)
 800ade6:	701a      	strb	r2, [r3, #0]
 800ade8:	4b04      	ldr	r3, [pc, #16]	; (800adfc <tcp_tmr+0x28>)
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	f003 0301 	and.w	r3, r3, #1
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d001      	beq.n	800adf8 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800adf4:	f000 fb54 	bl	800b4a0 <tcp_slowtmr>
  }
}
 800adf8:	bf00      	nop
 800adfa:	bd80      	pop	{r7, pc}
 800adfc:	20008e65 	.word	0x20008e65

0800ae00 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b084      	sub	sp, #16
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
 800ae08:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d105      	bne.n	800ae1c <tcp_remove_listener+0x1c>
 800ae10:	4b0d      	ldr	r3, [pc, #52]	; (800ae48 <tcp_remove_listener+0x48>)
 800ae12:	22ff      	movs	r2, #255	; 0xff
 800ae14:	490d      	ldr	r1, [pc, #52]	; (800ae4c <tcp_remove_listener+0x4c>)
 800ae16:	480e      	ldr	r0, [pc, #56]	; (800ae50 <tcp_remove_listener+0x50>)
 800ae18:	f008 fad6 	bl	80133c8 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	60fb      	str	r3, [r7, #12]
 800ae20:	e00a      	b.n	800ae38 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae26:	683a      	ldr	r2, [r7, #0]
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	d102      	bne.n	800ae32 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	2200      	movs	r2, #0
 800ae30:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	68db      	ldr	r3, [r3, #12]
 800ae36:	60fb      	str	r3, [r7, #12]
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d1f1      	bne.n	800ae22 <tcp_remove_listener+0x22>
    }
  }
}
 800ae3e:	bf00      	nop
 800ae40:	bf00      	nop
 800ae42:	3710      	adds	r7, #16
 800ae44:	46bd      	mov	sp, r7
 800ae46:	bd80      	pop	{r7, pc}
 800ae48:	080152e0 	.word	0x080152e0
 800ae4c:	08015368 	.word	0x08015368
 800ae50:	08015324 	.word	0x08015324

0800ae54 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800ae54:	b580      	push	{r7, lr}
 800ae56:	b084      	sub	sp, #16
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d106      	bne.n	800ae70 <tcp_listen_closed+0x1c>
 800ae62:	4b14      	ldr	r3, [pc, #80]	; (800aeb4 <tcp_listen_closed+0x60>)
 800ae64:	f240 1211 	movw	r2, #273	; 0x111
 800ae68:	4913      	ldr	r1, [pc, #76]	; (800aeb8 <tcp_listen_closed+0x64>)
 800ae6a:	4814      	ldr	r0, [pc, #80]	; (800aebc <tcp_listen_closed+0x68>)
 800ae6c:	f008 faac 	bl	80133c8 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	7d1b      	ldrb	r3, [r3, #20]
 800ae74:	2b01      	cmp	r3, #1
 800ae76:	d006      	beq.n	800ae86 <tcp_listen_closed+0x32>
 800ae78:	4b0e      	ldr	r3, [pc, #56]	; (800aeb4 <tcp_listen_closed+0x60>)
 800ae7a:	f44f 7289 	mov.w	r2, #274	; 0x112
 800ae7e:	4910      	ldr	r1, [pc, #64]	; (800aec0 <tcp_listen_closed+0x6c>)
 800ae80:	480e      	ldr	r0, [pc, #56]	; (800aebc <tcp_listen_closed+0x68>)
 800ae82:	f008 faa1 	bl	80133c8 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ae86:	2301      	movs	r3, #1
 800ae88:	60fb      	str	r3, [r7, #12]
 800ae8a:	e00b      	b.n	800aea4 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800ae8c:	4a0d      	ldr	r2, [pc, #52]	; (800aec4 <tcp_listen_closed+0x70>)
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	6879      	ldr	r1, [r7, #4]
 800ae98:	4618      	mov	r0, r3
 800ae9a:	f7ff ffb1 	bl	800ae00 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	3301      	adds	r3, #1
 800aea2:	60fb      	str	r3, [r7, #12]
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	2b03      	cmp	r3, #3
 800aea8:	d9f0      	bls.n	800ae8c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800aeaa:	bf00      	nop
 800aeac:	bf00      	nop
 800aeae:	3710      	adds	r7, #16
 800aeb0:	46bd      	mov	sp, r7
 800aeb2:	bd80      	pop	{r7, pc}
 800aeb4:	080152e0 	.word	0x080152e0
 800aeb8:	08015390 	.word	0x08015390
 800aebc:	08015324 	.word	0x08015324
 800aec0:	0801539c 	.word	0x0801539c
 800aec4:	080172bc 	.word	0x080172bc

0800aec8 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800aec8:	b5b0      	push	{r4, r5, r7, lr}
 800aeca:	b088      	sub	sp, #32
 800aecc:	af04      	add	r7, sp, #16
 800aece:	6078      	str	r0, [r7, #4]
 800aed0:	460b      	mov	r3, r1
 800aed2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d106      	bne.n	800aee8 <tcp_close_shutdown+0x20>
 800aeda:	4b63      	ldr	r3, [pc, #396]	; (800b068 <tcp_close_shutdown+0x1a0>)
 800aedc:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800aee0:	4962      	ldr	r1, [pc, #392]	; (800b06c <tcp_close_shutdown+0x1a4>)
 800aee2:	4863      	ldr	r0, [pc, #396]	; (800b070 <tcp_close_shutdown+0x1a8>)
 800aee4:	f008 fa70 	bl	80133c8 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800aee8:	78fb      	ldrb	r3, [r7, #3]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d066      	beq.n	800afbc <tcp_close_shutdown+0xf4>
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	7d1b      	ldrb	r3, [r3, #20]
 800aef2:	2b04      	cmp	r3, #4
 800aef4:	d003      	beq.n	800aefe <tcp_close_shutdown+0x36>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	7d1b      	ldrb	r3, [r3, #20]
 800aefa:	2b07      	cmp	r3, #7
 800aefc:	d15e      	bne.n	800afbc <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800af02:	2b00      	cmp	r3, #0
 800af04:	d104      	bne.n	800af10 <tcp_close_shutdown+0x48>
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800af0a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800af0e:	d055      	beq.n	800afbc <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	8b5b      	ldrh	r3, [r3, #26]
 800af14:	f003 0310 	and.w	r3, r3, #16
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d106      	bne.n	800af2a <tcp_close_shutdown+0x62>
 800af1c:	4b52      	ldr	r3, [pc, #328]	; (800b068 <tcp_close_shutdown+0x1a0>)
 800af1e:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800af22:	4954      	ldr	r1, [pc, #336]	; (800b074 <tcp_close_shutdown+0x1ac>)
 800af24:	4852      	ldr	r0, [pc, #328]	; (800b070 <tcp_close_shutdown+0x1a8>)
 800af26:	f008 fa4f 	bl	80133c8 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800af32:	687d      	ldr	r5, [r7, #4]
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	3304      	adds	r3, #4
 800af38:	687a      	ldr	r2, [r7, #4]
 800af3a:	8ad2      	ldrh	r2, [r2, #22]
 800af3c:	6879      	ldr	r1, [r7, #4]
 800af3e:	8b09      	ldrh	r1, [r1, #24]
 800af40:	9102      	str	r1, [sp, #8]
 800af42:	9201      	str	r2, [sp, #4]
 800af44:	9300      	str	r3, [sp, #0]
 800af46:	462b      	mov	r3, r5
 800af48:	4622      	mov	r2, r4
 800af4a:	4601      	mov	r1, r0
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	f004 fe91 	bl	800fc74 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f001 f8c6 	bl	800c0e4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800af58:	4b47      	ldr	r3, [pc, #284]	; (800b078 <tcp_close_shutdown+0x1b0>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	687a      	ldr	r2, [r7, #4]
 800af5e:	429a      	cmp	r2, r3
 800af60:	d105      	bne.n	800af6e <tcp_close_shutdown+0xa6>
 800af62:	4b45      	ldr	r3, [pc, #276]	; (800b078 <tcp_close_shutdown+0x1b0>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	68db      	ldr	r3, [r3, #12]
 800af68:	4a43      	ldr	r2, [pc, #268]	; (800b078 <tcp_close_shutdown+0x1b0>)
 800af6a:	6013      	str	r3, [r2, #0]
 800af6c:	e013      	b.n	800af96 <tcp_close_shutdown+0xce>
 800af6e:	4b42      	ldr	r3, [pc, #264]	; (800b078 <tcp_close_shutdown+0x1b0>)
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	60fb      	str	r3, [r7, #12]
 800af74:	e00c      	b.n	800af90 <tcp_close_shutdown+0xc8>
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	68db      	ldr	r3, [r3, #12]
 800af7a:	687a      	ldr	r2, [r7, #4]
 800af7c:	429a      	cmp	r2, r3
 800af7e:	d104      	bne.n	800af8a <tcp_close_shutdown+0xc2>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	68da      	ldr	r2, [r3, #12]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	60da      	str	r2, [r3, #12]
 800af88:	e005      	b.n	800af96 <tcp_close_shutdown+0xce>
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	68db      	ldr	r3, [r3, #12]
 800af8e:	60fb      	str	r3, [r7, #12]
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d1ef      	bne.n	800af76 <tcp_close_shutdown+0xae>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2200      	movs	r2, #0
 800af9a:	60da      	str	r2, [r3, #12]
 800af9c:	4b37      	ldr	r3, [pc, #220]	; (800b07c <tcp_close_shutdown+0x1b4>)
 800af9e:	2201      	movs	r2, #1
 800afa0:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800afa2:	4b37      	ldr	r3, [pc, #220]	; (800b080 <tcp_close_shutdown+0x1b8>)
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	687a      	ldr	r2, [r7, #4]
 800afa8:	429a      	cmp	r2, r3
 800afaa:	d102      	bne.n	800afb2 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800afac:	f003 fd5e 	bl	800ea6c <tcp_trigger_input_pcb_close>
 800afb0:	e002      	b.n	800afb8 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f7ff fed6 	bl	800ad64 <tcp_free>
      }
      return ERR_OK;
 800afb8:	2300      	movs	r3, #0
 800afba:	e050      	b.n	800b05e <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	7d1b      	ldrb	r3, [r3, #20]
 800afc0:	2b02      	cmp	r3, #2
 800afc2:	d03b      	beq.n	800b03c <tcp_close_shutdown+0x174>
 800afc4:	2b02      	cmp	r3, #2
 800afc6:	dc44      	bgt.n	800b052 <tcp_close_shutdown+0x18a>
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d002      	beq.n	800afd2 <tcp_close_shutdown+0x10a>
 800afcc:	2b01      	cmp	r3, #1
 800afce:	d02a      	beq.n	800b026 <tcp_close_shutdown+0x15e>
 800afd0:	e03f      	b.n	800b052 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	8adb      	ldrh	r3, [r3, #22]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d021      	beq.n	800b01e <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800afda:	4b2a      	ldr	r3, [pc, #168]	; (800b084 <tcp_close_shutdown+0x1bc>)
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	687a      	ldr	r2, [r7, #4]
 800afe0:	429a      	cmp	r2, r3
 800afe2:	d105      	bne.n	800aff0 <tcp_close_shutdown+0x128>
 800afe4:	4b27      	ldr	r3, [pc, #156]	; (800b084 <tcp_close_shutdown+0x1bc>)
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	68db      	ldr	r3, [r3, #12]
 800afea:	4a26      	ldr	r2, [pc, #152]	; (800b084 <tcp_close_shutdown+0x1bc>)
 800afec:	6013      	str	r3, [r2, #0]
 800afee:	e013      	b.n	800b018 <tcp_close_shutdown+0x150>
 800aff0:	4b24      	ldr	r3, [pc, #144]	; (800b084 <tcp_close_shutdown+0x1bc>)
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	60bb      	str	r3, [r7, #8]
 800aff6:	e00c      	b.n	800b012 <tcp_close_shutdown+0x14a>
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	68db      	ldr	r3, [r3, #12]
 800affc:	687a      	ldr	r2, [r7, #4]
 800affe:	429a      	cmp	r2, r3
 800b000:	d104      	bne.n	800b00c <tcp_close_shutdown+0x144>
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	68da      	ldr	r2, [r3, #12]
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	60da      	str	r2, [r3, #12]
 800b00a:	e005      	b.n	800b018 <tcp_close_shutdown+0x150>
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	68db      	ldr	r3, [r3, #12]
 800b010:	60bb      	str	r3, [r7, #8]
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d1ef      	bne.n	800aff8 <tcp_close_shutdown+0x130>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2200      	movs	r2, #0
 800b01c:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f7ff fea0 	bl	800ad64 <tcp_free>
      break;
 800b024:	e01a      	b.n	800b05c <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f7ff ff14 	bl	800ae54 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800b02c:	6879      	ldr	r1, [r7, #4]
 800b02e:	4816      	ldr	r0, [pc, #88]	; (800b088 <tcp_close_shutdown+0x1c0>)
 800b030:	f001 f8a8 	bl	800c184 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800b034:	6878      	ldr	r0, [r7, #4]
 800b036:	f7ff feb1 	bl	800ad9c <tcp_free_listen>
      break;
 800b03a:	e00f      	b.n	800b05c <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800b03c:	6879      	ldr	r1, [r7, #4]
 800b03e:	480e      	ldr	r0, [pc, #56]	; (800b078 <tcp_close_shutdown+0x1b0>)
 800b040:	f001 f8a0 	bl	800c184 <tcp_pcb_remove>
 800b044:	4b0d      	ldr	r3, [pc, #52]	; (800b07c <tcp_close_shutdown+0x1b4>)
 800b046:	2201      	movs	r2, #1
 800b048:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f7ff fe8a 	bl	800ad64 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800b050:	e004      	b.n	800b05c <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 f81a 	bl	800b08c <tcp_close_shutdown_fin>
 800b058:	4603      	mov	r3, r0
 800b05a:	e000      	b.n	800b05e <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800b05c:	2300      	movs	r3, #0
}
 800b05e:	4618      	mov	r0, r3
 800b060:	3710      	adds	r7, #16
 800b062:	46bd      	mov	sp, r7
 800b064:	bdb0      	pop	{r4, r5, r7, pc}
 800b066:	bf00      	nop
 800b068:	080152e0 	.word	0x080152e0
 800b06c:	080153b4 	.word	0x080153b4
 800b070:	08015324 	.word	0x08015324
 800b074:	080153d4 	.word	0x080153d4
 800b078:	20008e5c 	.word	0x20008e5c
 800b07c:	20008e64 	.word	0x20008e64
 800b080:	20008e9c 	.word	0x20008e9c
 800b084:	20008e54 	.word	0x20008e54
 800b088:	20008e58 	.word	0x20008e58

0800b08c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b084      	sub	sp, #16
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d106      	bne.n	800b0a8 <tcp_close_shutdown_fin+0x1c>
 800b09a:	4b2e      	ldr	r3, [pc, #184]	; (800b154 <tcp_close_shutdown_fin+0xc8>)
 800b09c:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800b0a0:	492d      	ldr	r1, [pc, #180]	; (800b158 <tcp_close_shutdown_fin+0xcc>)
 800b0a2:	482e      	ldr	r0, [pc, #184]	; (800b15c <tcp_close_shutdown_fin+0xd0>)
 800b0a4:	f008 f990 	bl	80133c8 <iprintf>

  switch (pcb->state) {
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	7d1b      	ldrb	r3, [r3, #20]
 800b0ac:	2b07      	cmp	r3, #7
 800b0ae:	d020      	beq.n	800b0f2 <tcp_close_shutdown_fin+0x66>
 800b0b0:	2b07      	cmp	r3, #7
 800b0b2:	dc2b      	bgt.n	800b10c <tcp_close_shutdown_fin+0x80>
 800b0b4:	2b03      	cmp	r3, #3
 800b0b6:	d002      	beq.n	800b0be <tcp_close_shutdown_fin+0x32>
 800b0b8:	2b04      	cmp	r3, #4
 800b0ba:	d00d      	beq.n	800b0d8 <tcp_close_shutdown_fin+0x4c>
 800b0bc:	e026      	b.n	800b10c <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800b0be:	6878      	ldr	r0, [r7, #4]
 800b0c0:	f003 fee6 	bl	800ee90 <tcp_send_fin>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800b0c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d11f      	bne.n	800b110 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2205      	movs	r2, #5
 800b0d4:	751a      	strb	r2, [r3, #20]
      }
      break;
 800b0d6:	e01b      	b.n	800b110 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f003 fed9 	bl	800ee90 <tcp_send_fin>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800b0e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d114      	bne.n	800b114 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2205      	movs	r2, #5
 800b0ee:	751a      	strb	r2, [r3, #20]
      }
      break;
 800b0f0:	e010      	b.n	800b114 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f003 fecc 	bl	800ee90 <tcp_send_fin>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800b0fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d109      	bne.n	800b118 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	2209      	movs	r2, #9
 800b108:	751a      	strb	r2, [r3, #20]
      }
      break;
 800b10a:	e005      	b.n	800b118 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800b10c:	2300      	movs	r3, #0
 800b10e:	e01c      	b.n	800b14a <tcp_close_shutdown_fin+0xbe>
      break;
 800b110:	bf00      	nop
 800b112:	e002      	b.n	800b11a <tcp_close_shutdown_fin+0x8e>
      break;
 800b114:	bf00      	nop
 800b116:	e000      	b.n	800b11a <tcp_close_shutdown_fin+0x8e>
      break;
 800b118:	bf00      	nop
  }

  if (err == ERR_OK) {
 800b11a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d103      	bne.n	800b12a <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f003 fff2 	bl	800f10c <tcp_output>
 800b128:	e00d      	b.n	800b146 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800b12a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b12e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b132:	d108      	bne.n	800b146 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	8b5b      	ldrh	r3, [r3, #26]
 800b138:	f043 0308 	orr.w	r3, r3, #8
 800b13c:	b29a      	uxth	r2, r3
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800b142:	2300      	movs	r3, #0
 800b144:	e001      	b.n	800b14a <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800b146:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	3710      	adds	r7, #16
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}
 800b152:	bf00      	nop
 800b154:	080152e0 	.word	0x080152e0
 800b158:	08015390 	.word	0x08015390
 800b15c:	08015324 	.word	0x08015324

0800b160 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b082      	sub	sp, #8
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d109      	bne.n	800b182 <tcp_close+0x22>
 800b16e:	4b0f      	ldr	r3, [pc, #60]	; (800b1ac <tcp_close+0x4c>)
 800b170:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800b174:	490e      	ldr	r1, [pc, #56]	; (800b1b0 <tcp_close+0x50>)
 800b176:	480f      	ldr	r0, [pc, #60]	; (800b1b4 <tcp_close+0x54>)
 800b178:	f008 f926 	bl	80133c8 <iprintf>
 800b17c:	f06f 030f 	mvn.w	r3, #15
 800b180:	e00f      	b.n	800b1a2 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	7d1b      	ldrb	r3, [r3, #20]
 800b186:	2b01      	cmp	r3, #1
 800b188:	d006      	beq.n	800b198 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	8b5b      	ldrh	r3, [r3, #26]
 800b18e:	f043 0310 	orr.w	r3, r3, #16
 800b192:	b29a      	uxth	r2, r3
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800b198:	2101      	movs	r1, #1
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f7ff fe94 	bl	800aec8 <tcp_close_shutdown>
 800b1a0:	4603      	mov	r3, r0
}
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	3708      	adds	r7, #8
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bd80      	pop	{r7, pc}
 800b1aa:	bf00      	nop
 800b1ac:	080152e0 	.word	0x080152e0
 800b1b0:	080153f0 	.word	0x080153f0
 800b1b4:	08015324 	.word	0x08015324

0800b1b8 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b08e      	sub	sp, #56	; 0x38
 800b1bc:	af04      	add	r7, sp, #16
 800b1be:	6078      	str	r0, [r7, #4]
 800b1c0:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d107      	bne.n	800b1d8 <tcp_abandon+0x20>
 800b1c8:	4b52      	ldr	r3, [pc, #328]	; (800b314 <tcp_abandon+0x15c>)
 800b1ca:	f240 223d 	movw	r2, #573	; 0x23d
 800b1ce:	4952      	ldr	r1, [pc, #328]	; (800b318 <tcp_abandon+0x160>)
 800b1d0:	4852      	ldr	r0, [pc, #328]	; (800b31c <tcp_abandon+0x164>)
 800b1d2:	f008 f8f9 	bl	80133c8 <iprintf>
 800b1d6:	e099      	b.n	800b30c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	7d1b      	ldrb	r3, [r3, #20]
 800b1dc:	2b01      	cmp	r3, #1
 800b1de:	d106      	bne.n	800b1ee <tcp_abandon+0x36>
 800b1e0:	4b4c      	ldr	r3, [pc, #304]	; (800b314 <tcp_abandon+0x15c>)
 800b1e2:	f44f 7210 	mov.w	r2, #576	; 0x240
 800b1e6:	494e      	ldr	r1, [pc, #312]	; (800b320 <tcp_abandon+0x168>)
 800b1e8:	484c      	ldr	r0, [pc, #304]	; (800b31c <tcp_abandon+0x164>)
 800b1ea:	f008 f8ed 	bl	80133c8 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	7d1b      	ldrb	r3, [r3, #20]
 800b1f2:	2b0a      	cmp	r3, #10
 800b1f4:	d107      	bne.n	800b206 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800b1f6:	6879      	ldr	r1, [r7, #4]
 800b1f8:	484a      	ldr	r0, [pc, #296]	; (800b324 <tcp_abandon+0x16c>)
 800b1fa:	f000 ffc3 	bl	800c184 <tcp_pcb_remove>
    tcp_free(pcb);
 800b1fe:	6878      	ldr	r0, [r7, #4]
 800b200:	f7ff fdb0 	bl	800ad64 <tcp_free>
 800b204:	e082      	b.n	800b30c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800b206:	2300      	movs	r3, #0
 800b208:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 800b20a:	2300      	movs	r3, #0
 800b20c:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b212:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b218:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b220:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	691b      	ldr	r3, [r3, #16]
 800b226:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	7d1b      	ldrb	r3, [r3, #20]
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d126      	bne.n	800b27e <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	8adb      	ldrh	r3, [r3, #22]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d02e      	beq.n	800b296 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800b238:	4b3b      	ldr	r3, [pc, #236]	; (800b328 <tcp_abandon+0x170>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	687a      	ldr	r2, [r7, #4]
 800b23e:	429a      	cmp	r2, r3
 800b240:	d105      	bne.n	800b24e <tcp_abandon+0x96>
 800b242:	4b39      	ldr	r3, [pc, #228]	; (800b328 <tcp_abandon+0x170>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	68db      	ldr	r3, [r3, #12]
 800b248:	4a37      	ldr	r2, [pc, #220]	; (800b328 <tcp_abandon+0x170>)
 800b24a:	6013      	str	r3, [r2, #0]
 800b24c:	e013      	b.n	800b276 <tcp_abandon+0xbe>
 800b24e:	4b36      	ldr	r3, [pc, #216]	; (800b328 <tcp_abandon+0x170>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	61fb      	str	r3, [r7, #28]
 800b254:	e00c      	b.n	800b270 <tcp_abandon+0xb8>
 800b256:	69fb      	ldr	r3, [r7, #28]
 800b258:	68db      	ldr	r3, [r3, #12]
 800b25a:	687a      	ldr	r2, [r7, #4]
 800b25c:	429a      	cmp	r2, r3
 800b25e:	d104      	bne.n	800b26a <tcp_abandon+0xb2>
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	68da      	ldr	r2, [r3, #12]
 800b264:	69fb      	ldr	r3, [r7, #28]
 800b266:	60da      	str	r2, [r3, #12]
 800b268:	e005      	b.n	800b276 <tcp_abandon+0xbe>
 800b26a:	69fb      	ldr	r3, [r7, #28]
 800b26c:	68db      	ldr	r3, [r3, #12]
 800b26e:	61fb      	str	r3, [r7, #28]
 800b270:	69fb      	ldr	r3, [r7, #28]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d1ef      	bne.n	800b256 <tcp_abandon+0x9e>
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2200      	movs	r2, #0
 800b27a:	60da      	str	r2, [r3, #12]
 800b27c:	e00b      	b.n	800b296 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	8adb      	ldrh	r3, [r3, #22]
 800b286:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800b288:	6879      	ldr	r1, [r7, #4]
 800b28a:	4828      	ldr	r0, [pc, #160]	; (800b32c <tcp_abandon+0x174>)
 800b28c:	f000 ff7a 	bl	800c184 <tcp_pcb_remove>
 800b290:	4b27      	ldr	r3, [pc, #156]	; (800b330 <tcp_abandon+0x178>)
 800b292:	2201      	movs	r2, #1
 800b294:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d004      	beq.n	800b2a8 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	f000 fd1c 	bl	800bce0 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d004      	beq.n	800b2ba <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f000 fd13 	bl	800bce0 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d004      	beq.n	800b2cc <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f000 fd0a 	bl	800bce0 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800b2cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d00e      	beq.n	800b2f0 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800b2d2:	6879      	ldr	r1, [r7, #4]
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	3304      	adds	r3, #4
 800b2d8:	687a      	ldr	r2, [r7, #4]
 800b2da:	8b12      	ldrh	r2, [r2, #24]
 800b2dc:	9202      	str	r2, [sp, #8]
 800b2de:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800b2e0:	9201      	str	r2, [sp, #4]
 800b2e2:	9300      	str	r3, [sp, #0]
 800b2e4:	460b      	mov	r3, r1
 800b2e6:	697a      	ldr	r2, [r7, #20]
 800b2e8:	69b9      	ldr	r1, [r7, #24]
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f004 fcc2 	bl	800fc74 <tcp_rst>
    }
    last_state = pcb->state;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	7d1b      	ldrb	r3, [r3, #20]
 800b2f4:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800b2f6:	6878      	ldr	r0, [r7, #4]
 800b2f8:	f7ff fd34 	bl	800ad64 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d004      	beq.n	800b30c <tcp_abandon+0x154>
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	f06f 010c 	mvn.w	r1, #12
 800b308:	68f8      	ldr	r0, [r7, #12]
 800b30a:	4798      	blx	r3
  }
}
 800b30c:	3728      	adds	r7, #40	; 0x28
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}
 800b312:	bf00      	nop
 800b314:	080152e0 	.word	0x080152e0
 800b318:	08015424 	.word	0x08015424
 800b31c:	08015324 	.word	0x08015324
 800b320:	08015440 	.word	0x08015440
 800b324:	20008e60 	.word	0x20008e60
 800b328:	20008e54 	.word	0x20008e54
 800b32c:	20008e5c 	.word	0x20008e5c
 800b330:	20008e64 	.word	0x20008e64

0800b334 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b082      	sub	sp, #8
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800b33c:	2101      	movs	r1, #1
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	f7ff ff3a 	bl	800b1b8 <tcp_abandon>
}
 800b344:	bf00      	nop
 800b346:	3708      	adds	r7, #8
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}

0800b34c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b084      	sub	sp, #16
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d106      	bne.n	800b368 <tcp_update_rcv_ann_wnd+0x1c>
 800b35a:	4b25      	ldr	r3, [pc, #148]	; (800b3f0 <tcp_update_rcv_ann_wnd+0xa4>)
 800b35c:	f240 32a6 	movw	r2, #934	; 0x3a6
 800b360:	4924      	ldr	r1, [pc, #144]	; (800b3f4 <tcp_update_rcv_ann_wnd+0xa8>)
 800b362:	4825      	ldr	r0, [pc, #148]	; (800b3f8 <tcp_update_rcv_ann_wnd+0xac>)
 800b364:	f008 f830 	bl	80133c8 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b36c:	687a      	ldr	r2, [r7, #4]
 800b36e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800b370:	4413      	add	r3, r2
 800b372:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800b37c:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800b380:	bf28      	it	cs
 800b382:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 800b386:	b292      	uxth	r2, r2
 800b388:	4413      	add	r3, r2
 800b38a:	68fa      	ldr	r2, [r7, #12]
 800b38c:	1ad3      	subs	r3, r2, r3
 800b38e:	2b00      	cmp	r3, #0
 800b390:	db08      	blt.n	800b3a4 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b39e:	68fa      	ldr	r2, [r7, #12]
 800b3a0:	1ad3      	subs	r3, r2, r3
 800b3a2:	e020      	b.n	800b3e6 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3ac:	1ad3      	subs	r3, r2, r3
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	dd03      	ble.n	800b3ba <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 800b3b8:	e014      	b.n	800b3e4 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3c2:	1ad3      	subs	r3, r2, r3
 800b3c4:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800b3c6:	68bb      	ldr	r3, [r7, #8]
 800b3c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b3cc:	d306      	bcc.n	800b3dc <tcp_update_rcv_ann_wnd+0x90>
 800b3ce:	4b08      	ldr	r3, [pc, #32]	; (800b3f0 <tcp_update_rcv_ann_wnd+0xa4>)
 800b3d0:	f240 32b6 	movw	r2, #950	; 0x3b6
 800b3d4:	4909      	ldr	r1, [pc, #36]	; (800b3fc <tcp_update_rcv_ann_wnd+0xb0>)
 800b3d6:	4808      	ldr	r0, [pc, #32]	; (800b3f8 <tcp_update_rcv_ann_wnd+0xac>)
 800b3d8:	f007 fff6 	bl	80133c8 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	b29a      	uxth	r2, r3
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 800b3e4:	2300      	movs	r3, #0
  }
}
 800b3e6:	4618      	mov	r0, r3
 800b3e8:	3710      	adds	r7, #16
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
 800b3ee:	bf00      	nop
 800b3f0:	080152e0 	.word	0x080152e0
 800b3f4:	0801553c 	.word	0x0801553c
 800b3f8:	08015324 	.word	0x08015324
 800b3fc:	08015560 	.word	0x08015560

0800b400 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b084      	sub	sp, #16
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
 800b408:	460b      	mov	r3, r1
 800b40a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d107      	bne.n	800b422 <tcp_recved+0x22>
 800b412:	4b1f      	ldr	r3, [pc, #124]	; (800b490 <tcp_recved+0x90>)
 800b414:	f240 32cf 	movw	r2, #975	; 0x3cf
 800b418:	491e      	ldr	r1, [pc, #120]	; (800b494 <tcp_recved+0x94>)
 800b41a:	481f      	ldr	r0, [pc, #124]	; (800b498 <tcp_recved+0x98>)
 800b41c:	f007 ffd4 	bl	80133c8 <iprintf>
 800b420:	e032      	b.n	800b488 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	7d1b      	ldrb	r3, [r3, #20]
 800b426:	2b01      	cmp	r3, #1
 800b428:	d106      	bne.n	800b438 <tcp_recved+0x38>
 800b42a:	4b19      	ldr	r3, [pc, #100]	; (800b490 <tcp_recved+0x90>)
 800b42c:	f240 32d2 	movw	r2, #978	; 0x3d2
 800b430:	491a      	ldr	r1, [pc, #104]	; (800b49c <tcp_recved+0x9c>)
 800b432:	4819      	ldr	r0, [pc, #100]	; (800b498 <tcp_recved+0x98>)
 800b434:	f007 ffc8 	bl	80133c8 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800b43c:	887b      	ldrh	r3, [r7, #2]
 800b43e:	4413      	add	r3, r2
 800b440:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800b442:	89fb      	ldrh	r3, [r7, #14]
 800b444:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800b448:	d804      	bhi.n	800b454 <tcp_recved+0x54>
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b44e:	89fa      	ldrh	r2, [r7, #14]
 800b450:	429a      	cmp	r2, r3
 800b452:	d204      	bcs.n	800b45e <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800b45a:	851a      	strh	r2, [r3, #40]	; 0x28
 800b45c:	e002      	b.n	800b464 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	89fa      	ldrh	r2, [r7, #14]
 800b462:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800b464:	6878      	ldr	r0, [r7, #4]
 800b466:	f7ff ff71 	bl	800b34c <tcp_update_rcv_ann_wnd>
 800b46a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800b46c:	68bb      	ldr	r3, [r7, #8]
 800b46e:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800b472:	d309      	bcc.n	800b488 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	8b5b      	ldrh	r3, [r3, #26]
 800b478:	f043 0302 	orr.w	r3, r3, #2
 800b47c:	b29a      	uxth	r2, r3
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800b482:	6878      	ldr	r0, [r7, #4]
 800b484:	f003 fe42 	bl	800f10c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800b488:	3710      	adds	r7, #16
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}
 800b48e:	bf00      	nop
 800b490:	080152e0 	.word	0x080152e0
 800b494:	0801557c 	.word	0x0801557c
 800b498:	08015324 	.word	0x08015324
 800b49c:	08015594 	.word	0x08015594

0800b4a0 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800b4a0:	b5b0      	push	{r4, r5, r7, lr}
 800b4a2:	b090      	sub	sp, #64	; 0x40
 800b4a4:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 800b4ac:	4b94      	ldr	r3, [pc, #592]	; (800b700 <tcp_slowtmr+0x260>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	3301      	adds	r3, #1
 800b4b2:	4a93      	ldr	r2, [pc, #588]	; (800b700 <tcp_slowtmr+0x260>)
 800b4b4:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800b4b6:	4b93      	ldr	r3, [pc, #588]	; (800b704 <tcp_slowtmr+0x264>)
 800b4b8:	781b      	ldrb	r3, [r3, #0]
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	b2da      	uxtb	r2, r3
 800b4be:	4b91      	ldr	r3, [pc, #580]	; (800b704 <tcp_slowtmr+0x264>)
 800b4c0:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 800b4c6:	4b90      	ldr	r3, [pc, #576]	; (800b708 <tcp_slowtmr+0x268>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 800b4cc:	e29f      	b.n	800ba0e <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800b4ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4d0:	7d1b      	ldrb	r3, [r3, #20]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d106      	bne.n	800b4e4 <tcp_slowtmr+0x44>
 800b4d6:	4b8d      	ldr	r3, [pc, #564]	; (800b70c <tcp_slowtmr+0x26c>)
 800b4d8:	f240 42be 	movw	r2, #1214	; 0x4be
 800b4dc:	498c      	ldr	r1, [pc, #560]	; (800b710 <tcp_slowtmr+0x270>)
 800b4de:	488d      	ldr	r0, [pc, #564]	; (800b714 <tcp_slowtmr+0x274>)
 800b4e0:	f007 ff72 	bl	80133c8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800b4e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4e6:	7d1b      	ldrb	r3, [r3, #20]
 800b4e8:	2b01      	cmp	r3, #1
 800b4ea:	d106      	bne.n	800b4fa <tcp_slowtmr+0x5a>
 800b4ec:	4b87      	ldr	r3, [pc, #540]	; (800b70c <tcp_slowtmr+0x26c>)
 800b4ee:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800b4f2:	4989      	ldr	r1, [pc, #548]	; (800b718 <tcp_slowtmr+0x278>)
 800b4f4:	4887      	ldr	r0, [pc, #540]	; (800b714 <tcp_slowtmr+0x274>)
 800b4f6:	f007 ff67 	bl	80133c8 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800b4fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4fc:	7d1b      	ldrb	r3, [r3, #20]
 800b4fe:	2b0a      	cmp	r3, #10
 800b500:	d106      	bne.n	800b510 <tcp_slowtmr+0x70>
 800b502:	4b82      	ldr	r3, [pc, #520]	; (800b70c <tcp_slowtmr+0x26c>)
 800b504:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800b508:	4984      	ldr	r1, [pc, #528]	; (800b71c <tcp_slowtmr+0x27c>)
 800b50a:	4882      	ldr	r0, [pc, #520]	; (800b714 <tcp_slowtmr+0x274>)
 800b50c:	f007 ff5c 	bl	80133c8 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800b510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b512:	7f9a      	ldrb	r2, [r3, #30]
 800b514:	4b7b      	ldr	r3, [pc, #492]	; (800b704 <tcp_slowtmr+0x264>)
 800b516:	781b      	ldrb	r3, [r3, #0]
 800b518:	429a      	cmp	r2, r3
 800b51a:	d105      	bne.n	800b528 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 800b51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b51e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800b520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b522:	68db      	ldr	r3, [r3, #12]
 800b524:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 800b526:	e272      	b.n	800ba0e <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 800b528:	4b76      	ldr	r3, [pc, #472]	; (800b704 <tcp_slowtmr+0x264>)
 800b52a:	781a      	ldrb	r2, [r3, #0]
 800b52c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b52e:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 800b530:	2300      	movs	r3, #0
 800b532:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 800b536:	2300      	movs	r3, #0
 800b538:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800b53c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b53e:	7d1b      	ldrb	r3, [r3, #20]
 800b540:	2b02      	cmp	r3, #2
 800b542:	d10a      	bne.n	800b55a <tcp_slowtmr+0xba>
 800b544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b546:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b54a:	2b05      	cmp	r3, #5
 800b54c:	d905      	bls.n	800b55a <tcp_slowtmr+0xba>
      ++pcb_remove;
 800b54e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b552:	3301      	adds	r3, #1
 800b554:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b558:	e11e      	b.n	800b798 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800b55a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b55c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b560:	2b0b      	cmp	r3, #11
 800b562:	d905      	bls.n	800b570 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 800b564:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b568:	3301      	adds	r3, #1
 800b56a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b56e:	e113      	b.n	800b798 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 800b570:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b572:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b576:	2b00      	cmp	r3, #0
 800b578:	d075      	beq.n	800b666 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800b57a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b57c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d006      	beq.n	800b590 <tcp_slowtmr+0xf0>
 800b582:	4b62      	ldr	r3, [pc, #392]	; (800b70c <tcp_slowtmr+0x26c>)
 800b584:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800b588:	4965      	ldr	r1, [pc, #404]	; (800b720 <tcp_slowtmr+0x280>)
 800b58a:	4862      	ldr	r0, [pc, #392]	; (800b714 <tcp_slowtmr+0x274>)
 800b58c:	f007 ff1c 	bl	80133c8 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800b590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b592:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b594:	2b00      	cmp	r3, #0
 800b596:	d106      	bne.n	800b5a6 <tcp_slowtmr+0x106>
 800b598:	4b5c      	ldr	r3, [pc, #368]	; (800b70c <tcp_slowtmr+0x26c>)
 800b59a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800b59e:	4961      	ldr	r1, [pc, #388]	; (800b724 <tcp_slowtmr+0x284>)
 800b5a0:	485c      	ldr	r0, [pc, #368]	; (800b714 <tcp_slowtmr+0x274>)
 800b5a2:	f007 ff11 	bl	80133c8 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800b5a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5a8:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800b5ac:	2b0b      	cmp	r3, #11
 800b5ae:	d905      	bls.n	800b5bc <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 800b5b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b5b4:	3301      	adds	r3, #1
 800b5b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b5ba:	e0ed      	b.n	800b798 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800b5bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5be:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b5c2:	3b01      	subs	r3, #1
 800b5c4:	4a58      	ldr	r2, [pc, #352]	; (800b728 <tcp_slowtmr+0x288>)
 800b5c6:	5cd3      	ldrb	r3, [r2, r3]
 800b5c8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800b5ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5cc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800b5d0:	7c7a      	ldrb	r2, [r7, #17]
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d907      	bls.n	800b5e6 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 800b5d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5d8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800b5dc:	3301      	adds	r3, #1
 800b5de:	b2da      	uxtb	r2, r3
 800b5e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5e2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 800b5e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5e8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 800b5ec:	7c7a      	ldrb	r2, [r7, #17]
 800b5ee:	429a      	cmp	r2, r3
 800b5f0:	f200 80d2 	bhi.w	800b798 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 800b5f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d108      	bne.n	800b614 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800b602:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b604:	f004 fc2a 	bl	800fe5c <tcp_zero_window_probe>
 800b608:	4603      	mov	r3, r0
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d014      	beq.n	800b638 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 800b60e:	2300      	movs	r3, #0
 800b610:	623b      	str	r3, [r7, #32]
 800b612:	e011      	b.n	800b638 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800b614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b616:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800b61a:	4619      	mov	r1, r3
 800b61c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b61e:	f003 faef 	bl	800ec00 <tcp_split_unsent_seg>
 800b622:	4603      	mov	r3, r0
 800b624:	2b00      	cmp	r3, #0
 800b626:	d107      	bne.n	800b638 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 800b628:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b62a:	f003 fd6f 	bl	800f10c <tcp_output>
 800b62e:	4603      	mov	r3, r0
 800b630:	2b00      	cmp	r3, #0
 800b632:	d101      	bne.n	800b638 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 800b634:	2300      	movs	r3, #0
 800b636:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 800b638:	6a3b      	ldr	r3, [r7, #32]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	f000 80ac 	beq.w	800b798 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 800b640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b642:	2200      	movs	r2, #0
 800b644:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800b648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b64a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b64e:	2b06      	cmp	r3, #6
 800b650:	f200 80a2 	bhi.w	800b798 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 800b654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b656:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800b65a:	3301      	adds	r3, #1
 800b65c:	b2da      	uxtb	r2, r3
 800b65e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b660:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 800b664:	e098      	b.n	800b798 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800b666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b668:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	db0f      	blt.n	800b690 <tcp_slowtmr+0x1f0>
 800b670:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b672:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800b676:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800b67a:	4293      	cmp	r3, r2
 800b67c:	d008      	beq.n	800b690 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 800b67e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b680:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800b684:	b29b      	uxth	r3, r3
 800b686:	3301      	adds	r3, #1
 800b688:	b29b      	uxth	r3, r3
 800b68a:	b21a      	sxth	r2, r3
 800b68c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b68e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 800b690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b692:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 800b696:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b698:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800b69c:	429a      	cmp	r2, r3
 800b69e:	db7b      	blt.n	800b798 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800b6a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b6a2:	f004 f825 	bl	800f6f0 <tcp_rexmit_rto_prepare>
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d007      	beq.n	800b6bc <tcp_slowtmr+0x21c>
 800b6ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d171      	bne.n	800b798 <tcp_slowtmr+0x2f8>
 800b6b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d06d      	beq.n	800b798 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 800b6bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6be:	7d1b      	ldrb	r3, [r3, #20]
 800b6c0:	2b02      	cmp	r3, #2
 800b6c2:	d03a      	beq.n	800b73a <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800b6c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800b6ca:	2b0c      	cmp	r3, #12
 800b6cc:	bf28      	it	cs
 800b6ce:	230c      	movcs	r3, #12
 800b6d0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800b6d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6d4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800b6d8:	10db      	asrs	r3, r3, #3
 800b6da:	b21b      	sxth	r3, r3
 800b6dc:	461a      	mov	r2, r3
 800b6de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6e0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800b6e4:	4413      	add	r3, r2
 800b6e6:	7efa      	ldrb	r2, [r7, #27]
 800b6e8:	4910      	ldr	r1, [pc, #64]	; (800b72c <tcp_slowtmr+0x28c>)
 800b6ea:	5c8a      	ldrb	r2, [r1, r2]
 800b6ec:	4093      	lsls	r3, r2
 800b6ee:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800b6f0:	697b      	ldr	r3, [r7, #20]
 800b6f2:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	dc1a      	bgt.n	800b730 <tcp_slowtmr+0x290>
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	b21a      	sxth	r2, r3
 800b6fe:	e019      	b.n	800b734 <tcp_slowtmr+0x294>
 800b700:	20008e50 	.word	0x20008e50
 800b704:	20008e66 	.word	0x20008e66
 800b708:	20008e5c 	.word	0x20008e5c
 800b70c:	080152e0 	.word	0x080152e0
 800b710:	08015624 	.word	0x08015624
 800b714:	08015324 	.word	0x08015324
 800b718:	08015650 	.word	0x08015650
 800b71c:	0801567c 	.word	0x0801567c
 800b720:	080156ac 	.word	0x080156ac
 800b724:	080156e0 	.word	0x080156e0
 800b728:	080172b4 	.word	0x080172b4
 800b72c:	080172a4 	.word	0x080172a4
 800b730:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800b734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b736:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 800b73a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b73c:	2200      	movs	r2, #0
 800b73e:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800b740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b742:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800b746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b748:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800b74c:	4293      	cmp	r3, r2
 800b74e:	bf28      	it	cs
 800b750:	4613      	movcs	r3, r2
 800b752:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800b754:	8a7b      	ldrh	r3, [r7, #18]
 800b756:	085b      	lsrs	r3, r3, #1
 800b758:	b29a      	uxth	r2, r3
 800b75a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b75c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800b760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b762:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800b766:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b768:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b76a:	005b      	lsls	r3, r3, #1
 800b76c:	b29b      	uxth	r3, r3
 800b76e:	429a      	cmp	r2, r3
 800b770:	d206      	bcs.n	800b780 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800b772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b774:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b776:	005b      	lsls	r3, r3, #1
 800b778:	b29a      	uxth	r2, r3
 800b77a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b77c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 800b780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b782:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 800b784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b786:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 800b78a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b78c:	2200      	movs	r2, #0
 800b78e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 800b792:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b794:	f004 f81c 	bl	800f7d0 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 800b798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b79a:	7d1b      	ldrb	r3, [r3, #20]
 800b79c:	2b06      	cmp	r3, #6
 800b79e:	d111      	bne.n	800b7c4 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 800b7a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7a2:	8b5b      	ldrh	r3, [r3, #26]
 800b7a4:	f003 0310 	and.w	r3, r3, #16
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d00b      	beq.n	800b7c4 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b7ac:	4b9d      	ldr	r3, [pc, #628]	; (800ba24 <tcp_slowtmr+0x584>)
 800b7ae:	681a      	ldr	r2, [r3, #0]
 800b7b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7b2:	6a1b      	ldr	r3, [r3, #32]
 800b7b4:	1ad3      	subs	r3, r2, r3
 800b7b6:	2b28      	cmp	r3, #40	; 0x28
 800b7b8:	d904      	bls.n	800b7c4 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 800b7ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b7be:	3301      	adds	r3, #1
 800b7c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800b7c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7c6:	7a5b      	ldrb	r3, [r3, #9]
 800b7c8:	f003 0308 	and.w	r3, r3, #8
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d04c      	beq.n	800b86a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800b7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7d2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800b7d4:	2b04      	cmp	r3, #4
 800b7d6:	d003      	beq.n	800b7e0 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 800b7d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7da:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800b7dc:	2b07      	cmp	r3, #7
 800b7de:	d144      	bne.n	800b86a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b7e0:	4b90      	ldr	r3, [pc, #576]	; (800ba24 <tcp_slowtmr+0x584>)
 800b7e2:	681a      	ldr	r2, [r3, #0]
 800b7e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7e6:	6a1b      	ldr	r3, [r3, #32]
 800b7e8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800b7ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b7f0:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 800b7f4:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 800b7f8:	498b      	ldr	r1, [pc, #556]	; (800ba28 <tcp_slowtmr+0x588>)
 800b7fa:	fba1 1303 	umull	r1, r3, r1, r3
 800b7fe:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b800:	429a      	cmp	r2, r3
 800b802:	d90a      	bls.n	800b81a <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 800b804:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b808:	3301      	adds	r3, #1
 800b80a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 800b80e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b812:	3301      	adds	r3, #1
 800b814:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b818:	e027      	b.n	800b86a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b81a:	4b82      	ldr	r3, [pc, #520]	; (800ba24 <tcp_slowtmr+0x584>)
 800b81c:	681a      	ldr	r2, [r3, #0]
 800b81e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b820:	6a1b      	ldr	r3, [r3, #32]
 800b822:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800b824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b826:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 800b82a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b82c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800b830:	4618      	mov	r0, r3
 800b832:	4b7e      	ldr	r3, [pc, #504]	; (800ba2c <tcp_slowtmr+0x58c>)
 800b834:	fb00 f303 	mul.w	r3, r0, r3
 800b838:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800b83a:	497b      	ldr	r1, [pc, #492]	; (800ba28 <tcp_slowtmr+0x588>)
 800b83c:	fba1 1303 	umull	r1, r3, r1, r3
 800b840:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b842:	429a      	cmp	r2, r3
 800b844:	d911      	bls.n	800b86a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800b846:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b848:	f004 fac8 	bl	800fddc <tcp_keepalive>
 800b84c:	4603      	mov	r3, r0
 800b84e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 800b852:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800b856:	2b00      	cmp	r3, #0
 800b858:	d107      	bne.n	800b86a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800b85a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b85c:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 800b860:	3301      	adds	r3, #1
 800b862:	b2da      	uxtb	r2, r3
 800b864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b866:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 800b86a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b86c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d011      	beq.n	800b896 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800b872:	4b6c      	ldr	r3, [pc, #432]	; (800ba24 <tcp_slowtmr+0x584>)
 800b874:	681a      	ldr	r2, [r3, #0]
 800b876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b878:	6a1b      	ldr	r3, [r3, #32]
 800b87a:	1ad2      	subs	r2, r2, r3
 800b87c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b87e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 800b882:	4619      	mov	r1, r3
 800b884:	460b      	mov	r3, r1
 800b886:	005b      	lsls	r3, r3, #1
 800b888:	440b      	add	r3, r1
 800b88a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800b88c:	429a      	cmp	r2, r3
 800b88e:	d302      	bcc.n	800b896 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 800b890:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b892:	f000 fddb 	bl	800c44c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 800b896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b898:	7d1b      	ldrb	r3, [r3, #20]
 800b89a:	2b03      	cmp	r3, #3
 800b89c:	d10b      	bne.n	800b8b6 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800b89e:	4b61      	ldr	r3, [pc, #388]	; (800ba24 <tcp_slowtmr+0x584>)
 800b8a0:	681a      	ldr	r2, [r3, #0]
 800b8a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8a4:	6a1b      	ldr	r3, [r3, #32]
 800b8a6:	1ad3      	subs	r3, r2, r3
 800b8a8:	2b28      	cmp	r3, #40	; 0x28
 800b8aa:	d904      	bls.n	800b8b6 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 800b8ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8b0:	3301      	adds	r3, #1
 800b8b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 800b8b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8b8:	7d1b      	ldrb	r3, [r3, #20]
 800b8ba:	2b09      	cmp	r3, #9
 800b8bc:	d10b      	bne.n	800b8d6 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800b8be:	4b59      	ldr	r3, [pc, #356]	; (800ba24 <tcp_slowtmr+0x584>)
 800b8c0:	681a      	ldr	r2, [r3, #0]
 800b8c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8c4:	6a1b      	ldr	r3, [r3, #32]
 800b8c6:	1ad3      	subs	r3, r2, r3
 800b8c8:	2bf0      	cmp	r3, #240	; 0xf0
 800b8ca:	d904      	bls.n	800b8d6 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800b8cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8d0:	3301      	adds	r3, #1
 800b8d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800b8d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d060      	beq.n	800b9a0 <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 800b8de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b8e4:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 800b8e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b8e8:	f000 fbfc 	bl	800c0e4 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 800b8ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d010      	beq.n	800b914 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800b8f2:	4b4f      	ldr	r3, [pc, #316]	; (800ba30 <tcp_slowtmr+0x590>)
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b8f8:	429a      	cmp	r2, r3
 800b8fa:	d106      	bne.n	800b90a <tcp_slowtmr+0x46a>
 800b8fc:	4b4d      	ldr	r3, [pc, #308]	; (800ba34 <tcp_slowtmr+0x594>)
 800b8fe:	f240 526d 	movw	r2, #1389	; 0x56d
 800b902:	494d      	ldr	r1, [pc, #308]	; (800ba38 <tcp_slowtmr+0x598>)
 800b904:	484d      	ldr	r0, [pc, #308]	; (800ba3c <tcp_slowtmr+0x59c>)
 800b906:	f007 fd5f 	bl	80133c8 <iprintf>
        prev->next = pcb->next;
 800b90a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b90c:	68da      	ldr	r2, [r3, #12]
 800b90e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b910:	60da      	str	r2, [r3, #12]
 800b912:	e00f      	b.n	800b934 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800b914:	4b46      	ldr	r3, [pc, #280]	; (800ba30 <tcp_slowtmr+0x590>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b91a:	429a      	cmp	r2, r3
 800b91c:	d006      	beq.n	800b92c <tcp_slowtmr+0x48c>
 800b91e:	4b45      	ldr	r3, [pc, #276]	; (800ba34 <tcp_slowtmr+0x594>)
 800b920:	f240 5271 	movw	r2, #1393	; 0x571
 800b924:	4946      	ldr	r1, [pc, #280]	; (800ba40 <tcp_slowtmr+0x5a0>)
 800b926:	4845      	ldr	r0, [pc, #276]	; (800ba3c <tcp_slowtmr+0x59c>)
 800b928:	f007 fd4e 	bl	80133c8 <iprintf>
        tcp_active_pcbs = pcb->next;
 800b92c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b92e:	68db      	ldr	r3, [r3, #12]
 800b930:	4a3f      	ldr	r2, [pc, #252]	; (800ba30 <tcp_slowtmr+0x590>)
 800b932:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 800b934:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d013      	beq.n	800b964 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800b93c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b93e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800b940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b942:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800b944:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 800b946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b948:	3304      	adds	r3, #4
 800b94a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b94c:	8ad2      	ldrh	r2, [r2, #22]
 800b94e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b950:	8b09      	ldrh	r1, [r1, #24]
 800b952:	9102      	str	r1, [sp, #8]
 800b954:	9201      	str	r2, [sp, #4]
 800b956:	9300      	str	r3, [sp, #0]
 800b958:	462b      	mov	r3, r5
 800b95a:	4622      	mov	r2, r4
 800b95c:	4601      	mov	r1, r0
 800b95e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b960:	f004 f988 	bl	800fc74 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 800b964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b966:	691b      	ldr	r3, [r3, #16]
 800b968:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800b96a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b96c:	7d1b      	ldrb	r3, [r3, #20]
 800b96e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800b970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b972:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800b974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b976:	68db      	ldr	r3, [r3, #12]
 800b978:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800b97a:	6838      	ldr	r0, [r7, #0]
 800b97c:	f7ff f9f2 	bl	800ad64 <tcp_free>

      tcp_active_pcbs_changed = 0;
 800b980:	4b30      	ldr	r3, [pc, #192]	; (800ba44 <tcp_slowtmr+0x5a4>)
 800b982:	2200      	movs	r2, #0
 800b984:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d004      	beq.n	800b996 <tcp_slowtmr+0x4f6>
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	f06f 010c 	mvn.w	r1, #12
 800b992:	68b8      	ldr	r0, [r7, #8]
 800b994:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800b996:	4b2b      	ldr	r3, [pc, #172]	; (800ba44 <tcp_slowtmr+0x5a4>)
 800b998:	781b      	ldrb	r3, [r3, #0]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d037      	beq.n	800ba0e <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800b99e:	e590      	b.n	800b4c2 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 800b9a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9a2:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800b9a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9a6:	68db      	ldr	r3, [r3, #12]
 800b9a8:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 800b9aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9ac:	7f1b      	ldrb	r3, [r3, #28]
 800b9ae:	3301      	adds	r3, #1
 800b9b0:	b2da      	uxtb	r2, r3
 800b9b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9b4:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800b9b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9b8:	7f1a      	ldrb	r2, [r3, #28]
 800b9ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9bc:	7f5b      	ldrb	r3, [r3, #29]
 800b9be:	429a      	cmp	r2, r3
 800b9c0:	d325      	bcc.n	800ba0e <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800b9c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 800b9c8:	4b1e      	ldr	r3, [pc, #120]	; (800ba44 <tcp_slowtmr+0x5a4>)
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800b9ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d00b      	beq.n	800b9f0 <tcp_slowtmr+0x550>
 800b9d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b9de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b9e0:	6912      	ldr	r2, [r2, #16]
 800b9e2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b9e4:	4610      	mov	r0, r2
 800b9e6:	4798      	blx	r3
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800b9ee:	e002      	b.n	800b9f6 <tcp_slowtmr+0x556>
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 800b9f6:	4b13      	ldr	r3, [pc, #76]	; (800ba44 <tcp_slowtmr+0x5a4>)
 800b9f8:	781b      	ldrb	r3, [r3, #0]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d000      	beq.n	800ba00 <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 800b9fe:	e560      	b.n	800b4c2 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800ba00:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d102      	bne.n	800ba0e <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800ba08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba0a:	f003 fb7f 	bl	800f10c <tcp_output>
  while (pcb != NULL) {
 800ba0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	f47f ad5c 	bne.w	800b4ce <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800ba16:	2300      	movs	r3, #0
 800ba18:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 800ba1a:	4b0b      	ldr	r3, [pc, #44]	; (800ba48 <tcp_slowtmr+0x5a8>)
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800ba20:	e067      	b.n	800baf2 <tcp_slowtmr+0x652>
 800ba22:	bf00      	nop
 800ba24:	20008e50 	.word	0x20008e50
 800ba28:	10624dd3 	.word	0x10624dd3
 800ba2c:	000124f8 	.word	0x000124f8
 800ba30:	20008e5c 	.word	0x20008e5c
 800ba34:	080152e0 	.word	0x080152e0
 800ba38:	08015718 	.word	0x08015718
 800ba3c:	08015324 	.word	0x08015324
 800ba40:	08015744 	.word	0x08015744
 800ba44:	20008e64 	.word	0x20008e64
 800ba48:	20008e60 	.word	0x20008e60
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800ba4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba4e:	7d1b      	ldrb	r3, [r3, #20]
 800ba50:	2b0a      	cmp	r3, #10
 800ba52:	d006      	beq.n	800ba62 <tcp_slowtmr+0x5c2>
 800ba54:	4b2b      	ldr	r3, [pc, #172]	; (800bb04 <tcp_slowtmr+0x664>)
 800ba56:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800ba5a:	492b      	ldr	r1, [pc, #172]	; (800bb08 <tcp_slowtmr+0x668>)
 800ba5c:	482b      	ldr	r0, [pc, #172]	; (800bb0c <tcp_slowtmr+0x66c>)
 800ba5e:	f007 fcb3 	bl	80133c8 <iprintf>
    pcb_remove = 0;
 800ba62:	2300      	movs	r3, #0
 800ba64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800ba68:	4b29      	ldr	r3, [pc, #164]	; (800bb10 <tcp_slowtmr+0x670>)
 800ba6a:	681a      	ldr	r2, [r3, #0]
 800ba6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba6e:	6a1b      	ldr	r3, [r3, #32]
 800ba70:	1ad3      	subs	r3, r2, r3
 800ba72:	2bf0      	cmp	r3, #240	; 0xf0
 800ba74:	d904      	bls.n	800ba80 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 800ba76:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba7a:	3301      	adds	r3, #1
 800ba7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800ba80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d02f      	beq.n	800bae8 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800ba88:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ba8a:	f000 fb2b 	bl	800c0e4 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800ba8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d010      	beq.n	800bab6 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800ba94:	4b1f      	ldr	r3, [pc, #124]	; (800bb14 <tcp_slowtmr+0x674>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ba9a:	429a      	cmp	r2, r3
 800ba9c:	d106      	bne.n	800baac <tcp_slowtmr+0x60c>
 800ba9e:	4b19      	ldr	r3, [pc, #100]	; (800bb04 <tcp_slowtmr+0x664>)
 800baa0:	f240 52af 	movw	r2, #1455	; 0x5af
 800baa4:	491c      	ldr	r1, [pc, #112]	; (800bb18 <tcp_slowtmr+0x678>)
 800baa6:	4819      	ldr	r0, [pc, #100]	; (800bb0c <tcp_slowtmr+0x66c>)
 800baa8:	f007 fc8e 	bl	80133c8 <iprintf>
        prev->next = pcb->next;
 800baac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baae:	68da      	ldr	r2, [r3, #12]
 800bab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bab2:	60da      	str	r2, [r3, #12]
 800bab4:	e00f      	b.n	800bad6 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800bab6:	4b17      	ldr	r3, [pc, #92]	; (800bb14 <tcp_slowtmr+0x674>)
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800babc:	429a      	cmp	r2, r3
 800babe:	d006      	beq.n	800bace <tcp_slowtmr+0x62e>
 800bac0:	4b10      	ldr	r3, [pc, #64]	; (800bb04 <tcp_slowtmr+0x664>)
 800bac2:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800bac6:	4915      	ldr	r1, [pc, #84]	; (800bb1c <tcp_slowtmr+0x67c>)
 800bac8:	4810      	ldr	r0, [pc, #64]	; (800bb0c <tcp_slowtmr+0x66c>)
 800baca:	f007 fc7d 	bl	80133c8 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800bace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bad0:	68db      	ldr	r3, [r3, #12]
 800bad2:	4a10      	ldr	r2, [pc, #64]	; (800bb14 <tcp_slowtmr+0x674>)
 800bad4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800bad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bad8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800bada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800badc:	68db      	ldr	r3, [r3, #12]
 800bade:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 800bae0:	69f8      	ldr	r0, [r7, #28]
 800bae2:	f7ff f93f 	bl	800ad64 <tcp_free>
 800bae6:	e004      	b.n	800baf2 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 800bae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baea:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 800baec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baee:	68db      	ldr	r3, [r3, #12]
 800baf0:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 800baf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d1a9      	bne.n	800ba4c <tcp_slowtmr+0x5ac>
    }
  }
}
 800baf8:	bf00      	nop
 800bafa:	bf00      	nop
 800bafc:	3730      	adds	r7, #48	; 0x30
 800bafe:	46bd      	mov	sp, r7
 800bb00:	bdb0      	pop	{r4, r5, r7, pc}
 800bb02:	bf00      	nop
 800bb04:	080152e0 	.word	0x080152e0
 800bb08:	08015770 	.word	0x08015770
 800bb0c:	08015324 	.word	0x08015324
 800bb10:	20008e50 	.word	0x20008e50
 800bb14:	20008e60 	.word	0x20008e60
 800bb18:	080157a0 	.word	0x080157a0
 800bb1c:	080157c8 	.word	0x080157c8

0800bb20 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b082      	sub	sp, #8
 800bb24:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800bb26:	4b2d      	ldr	r3, [pc, #180]	; (800bbdc <tcp_fasttmr+0xbc>)
 800bb28:	781b      	ldrb	r3, [r3, #0]
 800bb2a:	3301      	adds	r3, #1
 800bb2c:	b2da      	uxtb	r2, r3
 800bb2e:	4b2b      	ldr	r3, [pc, #172]	; (800bbdc <tcp_fasttmr+0xbc>)
 800bb30:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800bb32:	4b2b      	ldr	r3, [pc, #172]	; (800bbe0 <tcp_fasttmr+0xc0>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800bb38:	e048      	b.n	800bbcc <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	7f9a      	ldrb	r2, [r3, #30]
 800bb3e:	4b27      	ldr	r3, [pc, #156]	; (800bbdc <tcp_fasttmr+0xbc>)
 800bb40:	781b      	ldrb	r3, [r3, #0]
 800bb42:	429a      	cmp	r2, r3
 800bb44:	d03f      	beq.n	800bbc6 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800bb46:	4b25      	ldr	r3, [pc, #148]	; (800bbdc <tcp_fasttmr+0xbc>)
 800bb48:	781a      	ldrb	r2, [r3, #0]
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	8b5b      	ldrh	r3, [r3, #26]
 800bb52:	f003 0301 	and.w	r3, r3, #1
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d010      	beq.n	800bb7c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	8b5b      	ldrh	r3, [r3, #26]
 800bb5e:	f043 0302 	orr.w	r3, r3, #2
 800bb62:	b29a      	uxth	r2, r3
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800bb68:	6878      	ldr	r0, [r7, #4]
 800bb6a:	f003 facf 	bl	800f10c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	8b5b      	ldrh	r3, [r3, #26]
 800bb72:	f023 0303 	bic.w	r3, r3, #3
 800bb76:	b29a      	uxth	r2, r3
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	8b5b      	ldrh	r3, [r3, #26]
 800bb80:	f003 0308 	and.w	r3, r3, #8
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d009      	beq.n	800bb9c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	8b5b      	ldrh	r3, [r3, #26]
 800bb8c:	f023 0308 	bic.w	r3, r3, #8
 800bb90:	b29a      	uxth	r2, r3
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f7ff fa78 	bl	800b08c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	68db      	ldr	r3, [r3, #12]
 800bba0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d00a      	beq.n	800bbc0 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800bbaa:	4b0e      	ldr	r3, [pc, #56]	; (800bbe4 <tcp_fasttmr+0xc4>)
 800bbac:	2200      	movs	r2, #0
 800bbae:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f000 f819 	bl	800bbe8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800bbb6:	4b0b      	ldr	r3, [pc, #44]	; (800bbe4 <tcp_fasttmr+0xc4>)
 800bbb8:	781b      	ldrb	r3, [r3, #0]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d000      	beq.n	800bbc0 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800bbbe:	e7b8      	b.n	800bb32 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	607b      	str	r3, [r7, #4]
 800bbc4:	e002      	b.n	800bbcc <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	68db      	ldr	r3, [r3, #12]
 800bbca:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d1b3      	bne.n	800bb3a <tcp_fasttmr+0x1a>
    }
  }
}
 800bbd2:	bf00      	nop
 800bbd4:	bf00      	nop
 800bbd6:	3708      	adds	r7, #8
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	bd80      	pop	{r7, pc}
 800bbdc:	20008e66 	.word	0x20008e66
 800bbe0:	20008e5c 	.word	0x20008e5c
 800bbe4:	20008e64 	.word	0x20008e64

0800bbe8 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800bbe8:	b590      	push	{r4, r7, lr}
 800bbea:	b085      	sub	sp, #20
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d109      	bne.n	800bc0a <tcp_process_refused_data+0x22>
 800bbf6:	4b37      	ldr	r3, [pc, #220]	; (800bcd4 <tcp_process_refused_data+0xec>)
 800bbf8:	f240 6209 	movw	r2, #1545	; 0x609
 800bbfc:	4936      	ldr	r1, [pc, #216]	; (800bcd8 <tcp_process_refused_data+0xf0>)
 800bbfe:	4837      	ldr	r0, [pc, #220]	; (800bcdc <tcp_process_refused_data+0xf4>)
 800bc00:	f007 fbe2 	bl	80133c8 <iprintf>
 800bc04:	f06f 030f 	mvn.w	r3, #15
 800bc08:	e060      	b.n	800bccc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc0e:	7b5b      	ldrb	r3, [r3, #13]
 800bc10:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc16:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d00b      	beq.n	800bc40 <tcp_process_refused_data+0x58>
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6918      	ldr	r0, [r3, #16]
 800bc32:	2300      	movs	r3, #0
 800bc34:	68ba      	ldr	r2, [r7, #8]
 800bc36:	6879      	ldr	r1, [r7, #4]
 800bc38:	47a0      	blx	r4
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	73fb      	strb	r3, [r7, #15]
 800bc3e:	e007      	b.n	800bc50 <tcp_process_refused_data+0x68>
 800bc40:	2300      	movs	r3, #0
 800bc42:	68ba      	ldr	r2, [r7, #8]
 800bc44:	6879      	ldr	r1, [r7, #4]
 800bc46:	2000      	movs	r0, #0
 800bc48:	f000 f8a4 	bl	800bd94 <tcp_recv_null>
 800bc4c:	4603      	mov	r3, r0
 800bc4e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800bc50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d12a      	bne.n	800bcae <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800bc58:	7bbb      	ldrb	r3, [r7, #14]
 800bc5a:	f003 0320 	and.w	r3, r3, #32
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d033      	beq.n	800bcca <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc66:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800bc6a:	d005      	beq.n	800bc78 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc70:	3301      	adds	r3, #1
 800bc72:	b29a      	uxth	r2, r3
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d00b      	beq.n	800bc9a <tcp_process_refused_data+0xb2>
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6918      	ldr	r0, [r3, #16]
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	2200      	movs	r2, #0
 800bc90:	6879      	ldr	r1, [r7, #4]
 800bc92:	47a0      	blx	r4
 800bc94:	4603      	mov	r3, r0
 800bc96:	73fb      	strb	r3, [r7, #15]
 800bc98:	e001      	b.n	800bc9e <tcp_process_refused_data+0xb6>
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800bc9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bca2:	f113 0f0d 	cmn.w	r3, #13
 800bca6:	d110      	bne.n	800bcca <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800bca8:	f06f 030c 	mvn.w	r3, #12
 800bcac:	e00e      	b.n	800bccc <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800bcae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bcb2:	f113 0f0d 	cmn.w	r3, #13
 800bcb6:	d102      	bne.n	800bcbe <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800bcb8:	f06f 030c 	mvn.w	r3, #12
 800bcbc:	e006      	b.n	800bccc <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	68ba      	ldr	r2, [r7, #8]
 800bcc2:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 800bcc4:	f06f 0304 	mvn.w	r3, #4
 800bcc8:	e000      	b.n	800bccc <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800bcca:	2300      	movs	r3, #0
}
 800bccc:	4618      	mov	r0, r3
 800bcce:	3714      	adds	r7, #20
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bd90      	pop	{r4, r7, pc}
 800bcd4:	080152e0 	.word	0x080152e0
 800bcd8:	080157f0 	.word	0x080157f0
 800bcdc:	08015324 	.word	0x08015324

0800bce0 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b084      	sub	sp, #16
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800bce8:	e007      	b.n	800bcfa <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	f000 f80a 	bl	800bd0a <tcp_seg_free>
    seg = next;
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d1f4      	bne.n	800bcea <tcp_segs_free+0xa>
  }
}
 800bd00:	bf00      	nop
 800bd02:	bf00      	nop
 800bd04:	3710      	adds	r7, #16
 800bd06:	46bd      	mov	sp, r7
 800bd08:	bd80      	pop	{r7, pc}

0800bd0a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800bd0a:	b580      	push	{r7, lr}
 800bd0c:	b082      	sub	sp, #8
 800bd0e:	af00      	add	r7, sp, #0
 800bd10:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d00c      	beq.n	800bd32 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	685b      	ldr	r3, [r3, #4]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d004      	beq.n	800bd2a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	685b      	ldr	r3, [r3, #4]
 800bd24:	4618      	mov	r0, r3
 800bd26:	f7fe fcdb 	bl	800a6e0 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800bd2a:	6879      	ldr	r1, [r7, #4]
 800bd2c:	2003      	movs	r0, #3
 800bd2e:	f7fd fec5 	bl	8009abc <memp_free>
  }
}
 800bd32:	bf00      	nop
 800bd34:	3708      	adds	r7, #8
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}
	...

0800bd3c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d106      	bne.n	800bd58 <tcp_seg_copy+0x1c>
 800bd4a:	4b0f      	ldr	r3, [pc, #60]	; (800bd88 <tcp_seg_copy+0x4c>)
 800bd4c:	f240 6282 	movw	r2, #1666	; 0x682
 800bd50:	490e      	ldr	r1, [pc, #56]	; (800bd8c <tcp_seg_copy+0x50>)
 800bd52:	480f      	ldr	r0, [pc, #60]	; (800bd90 <tcp_seg_copy+0x54>)
 800bd54:	f007 fb38 	bl	80133c8 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800bd58:	2003      	movs	r0, #3
 800bd5a:	f7fd fe63 	bl	8009a24 <memp_malloc>
 800bd5e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d101      	bne.n	800bd6a <tcp_seg_copy+0x2e>
    return NULL;
 800bd66:	2300      	movs	r3, #0
 800bd68:	e00a      	b.n	800bd80 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800bd6a:	2210      	movs	r2, #16
 800bd6c:	6879      	ldr	r1, [r7, #4]
 800bd6e:	68f8      	ldr	r0, [r7, #12]
 800bd70:	f007 fafa 	bl	8013368 <memcpy>
  pbuf_ref(cseg->p);
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	685b      	ldr	r3, [r3, #4]
 800bd78:	4618      	mov	r0, r3
 800bd7a:	f7fe fd51 	bl	800a820 <pbuf_ref>
  return cseg;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
}
 800bd80:	4618      	mov	r0, r3
 800bd82:	3710      	adds	r7, #16
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}
 800bd88:	080152e0 	.word	0x080152e0
 800bd8c:	08015834 	.word	0x08015834
 800bd90:	08015324 	.word	0x08015324

0800bd94 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b084      	sub	sp, #16
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	60f8      	str	r0, [r7, #12]
 800bd9c:	60b9      	str	r1, [r7, #8]
 800bd9e:	607a      	str	r2, [r7, #4]
 800bda0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d109      	bne.n	800bdbc <tcp_recv_null+0x28>
 800bda8:	4b12      	ldr	r3, [pc, #72]	; (800bdf4 <tcp_recv_null+0x60>)
 800bdaa:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800bdae:	4912      	ldr	r1, [pc, #72]	; (800bdf8 <tcp_recv_null+0x64>)
 800bdb0:	4812      	ldr	r0, [pc, #72]	; (800bdfc <tcp_recv_null+0x68>)
 800bdb2:	f007 fb09 	bl	80133c8 <iprintf>
 800bdb6:	f06f 030f 	mvn.w	r3, #15
 800bdba:	e016      	b.n	800bdea <tcp_recv_null+0x56>

  if (p != NULL) {
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d009      	beq.n	800bdd6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	891b      	ldrh	r3, [r3, #8]
 800bdc6:	4619      	mov	r1, r3
 800bdc8:	68b8      	ldr	r0, [r7, #8]
 800bdca:	f7ff fb19 	bl	800b400 <tcp_recved>
    pbuf_free(p);
 800bdce:	6878      	ldr	r0, [r7, #4]
 800bdd0:	f7fe fc86 	bl	800a6e0 <pbuf_free>
 800bdd4:	e008      	b.n	800bde8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800bdd6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d104      	bne.n	800bde8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800bdde:	68b8      	ldr	r0, [r7, #8]
 800bde0:	f7ff f9be 	bl	800b160 <tcp_close>
 800bde4:	4603      	mov	r3, r0
 800bde6:	e000      	b.n	800bdea <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800bde8:	2300      	movs	r3, #0
}
 800bdea:	4618      	mov	r0, r3
 800bdec:	3710      	adds	r7, #16
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	bd80      	pop	{r7, pc}
 800bdf2:	bf00      	nop
 800bdf4:	080152e0 	.word	0x080152e0
 800bdf8:	08015850 	.word	0x08015850
 800bdfc:	08015324 	.word	0x08015324

0800be00 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b086      	sub	sp, #24
 800be04:	af00      	add	r7, sp, #0
 800be06:	4603      	mov	r3, r0
 800be08:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800be0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	db01      	blt.n	800be16 <tcp_kill_prio+0x16>
 800be12:	79fb      	ldrb	r3, [r7, #7]
 800be14:	e000      	b.n	800be18 <tcp_kill_prio+0x18>
 800be16:	237f      	movs	r3, #127	; 0x7f
 800be18:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800be1a:	7afb      	ldrb	r3, [r7, #11]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d034      	beq.n	800be8a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800be20:	7afb      	ldrb	r3, [r7, #11]
 800be22:	3b01      	subs	r3, #1
 800be24:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800be26:	2300      	movs	r3, #0
 800be28:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800be2a:	2300      	movs	r3, #0
 800be2c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800be2e:	4b19      	ldr	r3, [pc, #100]	; (800be94 <tcp_kill_prio+0x94>)
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	617b      	str	r3, [r7, #20]
 800be34:	e01f      	b.n	800be76 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	7d5b      	ldrb	r3, [r3, #21]
 800be3a:	7afa      	ldrb	r2, [r7, #11]
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d80c      	bhi.n	800be5a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800be40:	697b      	ldr	r3, [r7, #20]
 800be42:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800be44:	7afa      	ldrb	r2, [r7, #11]
 800be46:	429a      	cmp	r2, r3
 800be48:	d112      	bne.n	800be70 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800be4a:	4b13      	ldr	r3, [pc, #76]	; (800be98 <tcp_kill_prio+0x98>)
 800be4c:	681a      	ldr	r2, [r3, #0]
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	6a1b      	ldr	r3, [r3, #32]
 800be52:	1ad3      	subs	r3, r2, r3
 800be54:	68fa      	ldr	r2, [r7, #12]
 800be56:	429a      	cmp	r2, r3
 800be58:	d80a      	bhi.n	800be70 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800be5a:	4b0f      	ldr	r3, [pc, #60]	; (800be98 <tcp_kill_prio+0x98>)
 800be5c:	681a      	ldr	r2, [r3, #0]
 800be5e:	697b      	ldr	r3, [r7, #20]
 800be60:	6a1b      	ldr	r3, [r3, #32]
 800be62:	1ad3      	subs	r3, r2, r3
 800be64:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800be66:	697b      	ldr	r3, [r7, #20]
 800be68:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800be6a:	697b      	ldr	r3, [r7, #20]
 800be6c:	7d5b      	ldrb	r3, [r3, #21]
 800be6e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800be70:	697b      	ldr	r3, [r7, #20]
 800be72:	68db      	ldr	r3, [r3, #12]
 800be74:	617b      	str	r3, [r7, #20]
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d1dc      	bne.n	800be36 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800be7c:	693b      	ldr	r3, [r7, #16]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d004      	beq.n	800be8c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800be82:	6938      	ldr	r0, [r7, #16]
 800be84:	f7ff fa56 	bl	800b334 <tcp_abort>
 800be88:	e000      	b.n	800be8c <tcp_kill_prio+0x8c>
    return;
 800be8a:	bf00      	nop
  }
}
 800be8c:	3718      	adds	r7, #24
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}
 800be92:	bf00      	nop
 800be94:	20008e5c 	.word	0x20008e5c
 800be98:	20008e50 	.word	0x20008e50

0800be9c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b086      	sub	sp, #24
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	4603      	mov	r3, r0
 800bea4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800bea6:	79fb      	ldrb	r3, [r7, #7]
 800bea8:	2b08      	cmp	r3, #8
 800beaa:	d009      	beq.n	800bec0 <tcp_kill_state+0x24>
 800beac:	79fb      	ldrb	r3, [r7, #7]
 800beae:	2b09      	cmp	r3, #9
 800beb0:	d006      	beq.n	800bec0 <tcp_kill_state+0x24>
 800beb2:	4b1a      	ldr	r3, [pc, #104]	; (800bf1c <tcp_kill_state+0x80>)
 800beb4:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800beb8:	4919      	ldr	r1, [pc, #100]	; (800bf20 <tcp_kill_state+0x84>)
 800beba:	481a      	ldr	r0, [pc, #104]	; (800bf24 <tcp_kill_state+0x88>)
 800bebc:	f007 fa84 	bl	80133c8 <iprintf>

  inactivity = 0;
 800bec0:	2300      	movs	r3, #0
 800bec2:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800bec4:	2300      	movs	r3, #0
 800bec6:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800bec8:	4b17      	ldr	r3, [pc, #92]	; (800bf28 <tcp_kill_state+0x8c>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	617b      	str	r3, [r7, #20]
 800bece:	e017      	b.n	800bf00 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800bed0:	697b      	ldr	r3, [r7, #20]
 800bed2:	7d1b      	ldrb	r3, [r3, #20]
 800bed4:	79fa      	ldrb	r2, [r7, #7]
 800bed6:	429a      	cmp	r2, r3
 800bed8:	d10f      	bne.n	800befa <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800beda:	4b14      	ldr	r3, [pc, #80]	; (800bf2c <tcp_kill_state+0x90>)
 800bedc:	681a      	ldr	r2, [r3, #0]
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	6a1b      	ldr	r3, [r3, #32]
 800bee2:	1ad3      	subs	r3, r2, r3
 800bee4:	68fa      	ldr	r2, [r7, #12]
 800bee6:	429a      	cmp	r2, r3
 800bee8:	d807      	bhi.n	800befa <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800beea:	4b10      	ldr	r3, [pc, #64]	; (800bf2c <tcp_kill_state+0x90>)
 800beec:	681a      	ldr	r2, [r3, #0]
 800beee:	697b      	ldr	r3, [r7, #20]
 800bef0:	6a1b      	ldr	r3, [r3, #32]
 800bef2:	1ad3      	subs	r3, r2, r3
 800bef4:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800bef6:	697b      	ldr	r3, [r7, #20]
 800bef8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800befa:	697b      	ldr	r3, [r7, #20]
 800befc:	68db      	ldr	r3, [r3, #12]
 800befe:	617b      	str	r3, [r7, #20]
 800bf00:	697b      	ldr	r3, [r7, #20]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d1e4      	bne.n	800bed0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800bf06:	693b      	ldr	r3, [r7, #16]
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d003      	beq.n	800bf14 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800bf0c:	2100      	movs	r1, #0
 800bf0e:	6938      	ldr	r0, [r7, #16]
 800bf10:	f7ff f952 	bl	800b1b8 <tcp_abandon>
  }
}
 800bf14:	bf00      	nop
 800bf16:	3718      	adds	r7, #24
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}
 800bf1c:	080152e0 	.word	0x080152e0
 800bf20:	0801586c 	.word	0x0801586c
 800bf24:	08015324 	.word	0x08015324
 800bf28:	20008e5c 	.word	0x20008e5c
 800bf2c:	20008e50 	.word	0x20008e50

0800bf30 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b084      	sub	sp, #16
 800bf34:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800bf36:	2300      	movs	r3, #0
 800bf38:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800bf3e:	4b12      	ldr	r3, [pc, #72]	; (800bf88 <tcp_kill_timewait+0x58>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	60fb      	str	r3, [r7, #12]
 800bf44:	e012      	b.n	800bf6c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800bf46:	4b11      	ldr	r3, [pc, #68]	; (800bf8c <tcp_kill_timewait+0x5c>)
 800bf48:	681a      	ldr	r2, [r3, #0]
 800bf4a:	68fb      	ldr	r3, [r7, #12]
 800bf4c:	6a1b      	ldr	r3, [r3, #32]
 800bf4e:	1ad3      	subs	r3, r2, r3
 800bf50:	687a      	ldr	r2, [r7, #4]
 800bf52:	429a      	cmp	r2, r3
 800bf54:	d807      	bhi.n	800bf66 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800bf56:	4b0d      	ldr	r3, [pc, #52]	; (800bf8c <tcp_kill_timewait+0x5c>)
 800bf58:	681a      	ldr	r2, [r3, #0]
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	6a1b      	ldr	r3, [r3, #32]
 800bf5e:	1ad3      	subs	r3, r2, r3
 800bf60:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	68db      	ldr	r3, [r3, #12]
 800bf6a:	60fb      	str	r3, [r7, #12]
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d1e9      	bne.n	800bf46 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800bf72:	68bb      	ldr	r3, [r7, #8]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d002      	beq.n	800bf7e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800bf78:	68b8      	ldr	r0, [r7, #8]
 800bf7a:	f7ff f9db 	bl	800b334 <tcp_abort>
  }
}
 800bf7e:	bf00      	nop
 800bf80:	3710      	adds	r7, #16
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bd80      	pop	{r7, pc}
 800bf86:	bf00      	nop
 800bf88:	20008e60 	.word	0x20008e60
 800bf8c:	20008e50 	.word	0x20008e50

0800bf90 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b082      	sub	sp, #8
 800bf94:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800bf96:	4b10      	ldr	r3, [pc, #64]	; (800bfd8 <tcp_handle_closepend+0x48>)
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800bf9c:	e014      	b.n	800bfc8 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	68db      	ldr	r3, [r3, #12]
 800bfa2:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	8b5b      	ldrh	r3, [r3, #26]
 800bfa8:	f003 0308 	and.w	r3, r3, #8
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d009      	beq.n	800bfc4 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	8b5b      	ldrh	r3, [r3, #26]
 800bfb4:	f023 0308 	bic.w	r3, r3, #8
 800bfb8:	b29a      	uxth	r2, r3
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	f7ff f864 	bl	800b08c <tcp_close_shutdown_fin>
    }
    pcb = next;
 800bfc4:	683b      	ldr	r3, [r7, #0]
 800bfc6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d1e7      	bne.n	800bf9e <tcp_handle_closepend+0xe>
  }
}
 800bfce:	bf00      	nop
 800bfd0:	bf00      	nop
 800bfd2:	3708      	adds	r7, #8
 800bfd4:	46bd      	mov	sp, r7
 800bfd6:	bd80      	pop	{r7, pc}
 800bfd8:	20008e5c 	.word	0x20008e5c

0800bfdc <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b084      	sub	sp, #16
 800bfe0:	af00      	add	r7, sp, #0
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800bfe6:	2001      	movs	r0, #1
 800bfe8:	f7fd fd1c 	bl	8009a24 <memp_malloc>
 800bfec:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d126      	bne.n	800c042 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800bff4:	f7ff ffcc 	bl	800bf90 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800bff8:	f7ff ff9a 	bl	800bf30 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800bffc:	2001      	movs	r0, #1
 800bffe:	f7fd fd11 	bl	8009a24 <memp_malloc>
 800c002:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d11b      	bne.n	800c042 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800c00a:	2009      	movs	r0, #9
 800c00c:	f7ff ff46 	bl	800be9c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c010:	2001      	movs	r0, #1
 800c012:	f7fd fd07 	bl	8009a24 <memp_malloc>
 800c016:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d111      	bne.n	800c042 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800c01e:	2008      	movs	r0, #8
 800c020:	f7ff ff3c 	bl	800be9c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c024:	2001      	movs	r0, #1
 800c026:	f7fd fcfd 	bl	8009a24 <memp_malloc>
 800c02a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d107      	bne.n	800c042 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800c032:	79fb      	ldrb	r3, [r7, #7]
 800c034:	4618      	mov	r0, r3
 800c036:	f7ff fee3 	bl	800be00 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800c03a:	2001      	movs	r0, #1
 800c03c:	f7fd fcf2 	bl	8009a24 <memp_malloc>
 800c040:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d03f      	beq.n	800c0c8 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800c048:	229c      	movs	r2, #156	; 0x9c
 800c04a:	2100      	movs	r1, #0
 800c04c:	68f8      	ldr	r0, [r7, #12]
 800c04e:	f007 f9b3 	bl	80133b8 <memset>
    pcb->prio = prio;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	79fa      	ldrb	r2, [r7, #7]
 800c056:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800c05e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800c068:	855a      	strh	r2, [r3, #42]	; 0x2a
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800c06e:	68fb      	ldr	r3, [r7, #12]
 800c070:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	22ff      	movs	r2, #255	; 0xff
 800c076:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	f44f 7206 	mov.w	r2, #536	; 0x218
 800c07e:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	2206      	movs	r2, #6
 800c084:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	2206      	movs	r2, #6
 800c08c:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c094:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	2201      	movs	r2, #1
 800c09a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800c09e:	4b0d      	ldr	r3, [pc, #52]	; (800c0d4 <tcp_alloc+0xf8>)
 800c0a0:	681a      	ldr	r2, [r3, #0]
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800c0a6:	4b0c      	ldr	r3, [pc, #48]	; (800c0d8 <tcp_alloc+0xfc>)
 800c0a8:	781a      	ldrb	r2, [r3, #0]
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800c0b4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	4a08      	ldr	r2, [pc, #32]	; (800c0dc <tcp_alloc+0x100>)
 800c0bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	4a07      	ldr	r2, [pc, #28]	; (800c0e0 <tcp_alloc+0x104>)
 800c0c4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	3710      	adds	r7, #16
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	bd80      	pop	{r7, pc}
 800c0d2:	bf00      	nop
 800c0d4:	20008e50 	.word	0x20008e50
 800c0d8:	20008e66 	.word	0x20008e66
 800c0dc:	0800bd95 	.word	0x0800bd95
 800c0e0:	006ddd00 	.word	0x006ddd00

0800c0e4 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800c0e4:	b580      	push	{r7, lr}
 800c0e6:	b082      	sub	sp, #8
 800c0e8:	af00      	add	r7, sp, #0
 800c0ea:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d107      	bne.n	800c102 <tcp_pcb_purge+0x1e>
 800c0f2:	4b21      	ldr	r3, [pc, #132]	; (800c178 <tcp_pcb_purge+0x94>)
 800c0f4:	f640 0251 	movw	r2, #2129	; 0x851
 800c0f8:	4920      	ldr	r1, [pc, #128]	; (800c17c <tcp_pcb_purge+0x98>)
 800c0fa:	4821      	ldr	r0, [pc, #132]	; (800c180 <tcp_pcb_purge+0x9c>)
 800c0fc:	f007 f964 	bl	80133c8 <iprintf>
 800c100:	e037      	b.n	800c172 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	7d1b      	ldrb	r3, [r3, #20]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d033      	beq.n	800c172 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800c10e:	2b0a      	cmp	r3, #10
 800c110:	d02f      	beq.n	800c172 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800c116:	2b01      	cmp	r3, #1
 800c118:	d02b      	beq.n	800c172 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d007      	beq.n	800c132 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c126:	4618      	mov	r0, r3
 800c128:	f7fe fada 	bl	800a6e0 <pbuf_free>
      pcb->refused_data = NULL;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	2200      	movs	r2, #0
 800c130:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c136:	2b00      	cmp	r3, #0
 800c138:	d002      	beq.n	800c140 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800c13a:	6878      	ldr	r0, [r7, #4]
 800c13c:	f000 f986 	bl	800c44c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c146:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c14c:	4618      	mov	r0, r3
 800c14e:	f7ff fdc7 	bl	800bce0 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c156:	4618      	mov	r0, r3
 800c158:	f7ff fdc2 	bl	800bce0 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	2200      	movs	r2, #0
 800c160:	66da      	str	r2, [r3, #108]	; 0x6c
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	2200      	movs	r2, #0
 800c16e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800c172:	3708      	adds	r7, #8
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}
 800c178:	080152e0 	.word	0x080152e0
 800c17c:	0801592c 	.word	0x0801592c
 800c180:	08015324 	.word	0x08015324

0800c184 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800c184:	b580      	push	{r7, lr}
 800c186:	b084      	sub	sp, #16
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
 800c18c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d106      	bne.n	800c1a2 <tcp_pcb_remove+0x1e>
 800c194:	4b3e      	ldr	r3, [pc, #248]	; (800c290 <tcp_pcb_remove+0x10c>)
 800c196:	f640 0283 	movw	r2, #2179	; 0x883
 800c19a:	493e      	ldr	r1, [pc, #248]	; (800c294 <tcp_pcb_remove+0x110>)
 800c19c:	483e      	ldr	r0, [pc, #248]	; (800c298 <tcp_pcb_remove+0x114>)
 800c19e:	f007 f913 	bl	80133c8 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d106      	bne.n	800c1b6 <tcp_pcb_remove+0x32>
 800c1a8:	4b39      	ldr	r3, [pc, #228]	; (800c290 <tcp_pcb_remove+0x10c>)
 800c1aa:	f640 0284 	movw	r2, #2180	; 0x884
 800c1ae:	493b      	ldr	r1, [pc, #236]	; (800c29c <tcp_pcb_remove+0x118>)
 800c1b0:	4839      	ldr	r0, [pc, #228]	; (800c298 <tcp_pcb_remove+0x114>)
 800c1b2:	f007 f909 	bl	80133c8 <iprintf>

  TCP_RMV(pcblist, pcb);
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	683a      	ldr	r2, [r7, #0]
 800c1bc:	429a      	cmp	r2, r3
 800c1be:	d105      	bne.n	800c1cc <tcp_pcb_remove+0x48>
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	68da      	ldr	r2, [r3, #12]
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	601a      	str	r2, [r3, #0]
 800c1ca:	e013      	b.n	800c1f4 <tcp_pcb_remove+0x70>
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	60fb      	str	r3, [r7, #12]
 800c1d2:	e00c      	b.n	800c1ee <tcp_pcb_remove+0x6a>
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	68db      	ldr	r3, [r3, #12]
 800c1d8:	683a      	ldr	r2, [r7, #0]
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d104      	bne.n	800c1e8 <tcp_pcb_remove+0x64>
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	68da      	ldr	r2, [r3, #12]
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	60da      	str	r2, [r3, #12]
 800c1e6:	e005      	b.n	800c1f4 <tcp_pcb_remove+0x70>
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	68db      	ldr	r3, [r3, #12]
 800c1ec:	60fb      	str	r3, [r7, #12]
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d1ef      	bne.n	800c1d4 <tcp_pcb_remove+0x50>
 800c1f4:	683b      	ldr	r3, [r7, #0]
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800c1fa:	6838      	ldr	r0, [r7, #0]
 800c1fc:	f7ff ff72 	bl	800c0e4 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	7d1b      	ldrb	r3, [r3, #20]
 800c204:	2b0a      	cmp	r3, #10
 800c206:	d013      	beq.n	800c230 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800c208:	683b      	ldr	r3, [r7, #0]
 800c20a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800c20c:	2b01      	cmp	r3, #1
 800c20e:	d00f      	beq.n	800c230 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	8b5b      	ldrh	r3, [r3, #26]
 800c214:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d009      	beq.n	800c230 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	8b5b      	ldrh	r3, [r3, #26]
 800c220:	f043 0302 	orr.w	r3, r3, #2
 800c224:	b29a      	uxth	r2, r3
 800c226:	683b      	ldr	r3, [r7, #0]
 800c228:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800c22a:	6838      	ldr	r0, [r7, #0]
 800c22c:	f002 ff6e 	bl	800f10c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800c230:	683b      	ldr	r3, [r7, #0]
 800c232:	7d1b      	ldrb	r3, [r3, #20]
 800c234:	2b01      	cmp	r3, #1
 800c236:	d020      	beq.n	800c27a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d006      	beq.n	800c24e <tcp_pcb_remove+0xca>
 800c240:	4b13      	ldr	r3, [pc, #76]	; (800c290 <tcp_pcb_remove+0x10c>)
 800c242:	f640 0293 	movw	r2, #2195	; 0x893
 800c246:	4916      	ldr	r1, [pc, #88]	; (800c2a0 <tcp_pcb_remove+0x11c>)
 800c248:	4813      	ldr	r0, [pc, #76]	; (800c298 <tcp_pcb_remove+0x114>)
 800c24a:	f007 f8bd 	bl	80133c8 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800c24e:	683b      	ldr	r3, [r7, #0]
 800c250:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c252:	2b00      	cmp	r3, #0
 800c254:	d006      	beq.n	800c264 <tcp_pcb_remove+0xe0>
 800c256:	4b0e      	ldr	r3, [pc, #56]	; (800c290 <tcp_pcb_remove+0x10c>)
 800c258:	f640 0294 	movw	r2, #2196	; 0x894
 800c25c:	4911      	ldr	r1, [pc, #68]	; (800c2a4 <tcp_pcb_remove+0x120>)
 800c25e:	480e      	ldr	r0, [pc, #56]	; (800c298 <tcp_pcb_remove+0x114>)
 800c260:	f007 f8b2 	bl	80133c8 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d006      	beq.n	800c27a <tcp_pcb_remove+0xf6>
 800c26c:	4b08      	ldr	r3, [pc, #32]	; (800c290 <tcp_pcb_remove+0x10c>)
 800c26e:	f640 0296 	movw	r2, #2198	; 0x896
 800c272:	490d      	ldr	r1, [pc, #52]	; (800c2a8 <tcp_pcb_remove+0x124>)
 800c274:	4808      	ldr	r0, [pc, #32]	; (800c298 <tcp_pcb_remove+0x114>)
 800c276:	f007 f8a7 	bl	80133c8 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	2200      	movs	r2, #0
 800c27e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800c280:	683b      	ldr	r3, [r7, #0]
 800c282:	2200      	movs	r2, #0
 800c284:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800c286:	bf00      	nop
 800c288:	3710      	adds	r7, #16
 800c28a:	46bd      	mov	sp, r7
 800c28c:	bd80      	pop	{r7, pc}
 800c28e:	bf00      	nop
 800c290:	080152e0 	.word	0x080152e0
 800c294:	08015948 	.word	0x08015948
 800c298:	08015324 	.word	0x08015324
 800c29c:	08015964 	.word	0x08015964
 800c2a0:	08015984 	.word	0x08015984
 800c2a4:	0801599c 	.word	0x0801599c
 800c2a8:	080159b8 	.word	0x080159b8

0800c2ac <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b082      	sub	sp, #8
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d106      	bne.n	800c2c8 <tcp_next_iss+0x1c>
 800c2ba:	4b0a      	ldr	r3, [pc, #40]	; (800c2e4 <tcp_next_iss+0x38>)
 800c2bc:	f640 02af 	movw	r2, #2223	; 0x8af
 800c2c0:	4909      	ldr	r1, [pc, #36]	; (800c2e8 <tcp_next_iss+0x3c>)
 800c2c2:	480a      	ldr	r0, [pc, #40]	; (800c2ec <tcp_next_iss+0x40>)
 800c2c4:	f007 f880 	bl	80133c8 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800c2c8:	4b09      	ldr	r3, [pc, #36]	; (800c2f0 <tcp_next_iss+0x44>)
 800c2ca:	681a      	ldr	r2, [r3, #0]
 800c2cc:	4b09      	ldr	r3, [pc, #36]	; (800c2f4 <tcp_next_iss+0x48>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	4413      	add	r3, r2
 800c2d2:	4a07      	ldr	r2, [pc, #28]	; (800c2f0 <tcp_next_iss+0x44>)
 800c2d4:	6013      	str	r3, [r2, #0]
  return iss;
 800c2d6:	4b06      	ldr	r3, [pc, #24]	; (800c2f0 <tcp_next_iss+0x44>)
 800c2d8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800c2da:	4618      	mov	r0, r3
 800c2dc:	3708      	adds	r7, #8
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}
 800c2e2:	bf00      	nop
 800c2e4:	080152e0 	.word	0x080152e0
 800c2e8:	080159d0 	.word	0x080159d0
 800c2ec:	08015324 	.word	0x08015324
 800c2f0:	20000010 	.word	0x20000010
 800c2f4:	20008e50 	.word	0x20008e50

0800c2f8 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800c2f8:	b580      	push	{r7, lr}
 800c2fa:	b086      	sub	sp, #24
 800c2fc:	af00      	add	r7, sp, #0
 800c2fe:	4603      	mov	r3, r0
 800c300:	60b9      	str	r1, [r7, #8]
 800c302:	607a      	str	r2, [r7, #4]
 800c304:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d106      	bne.n	800c31a <tcp_eff_send_mss_netif+0x22>
 800c30c:	4b14      	ldr	r3, [pc, #80]	; (800c360 <tcp_eff_send_mss_netif+0x68>)
 800c30e:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800c312:	4914      	ldr	r1, [pc, #80]	; (800c364 <tcp_eff_send_mss_netif+0x6c>)
 800c314:	4814      	ldr	r0, [pc, #80]	; (800c368 <tcp_eff_send_mss_netif+0x70>)
 800c316:	f007 f857 	bl	80133c8 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800c31a:	68bb      	ldr	r3, [r7, #8]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d101      	bne.n	800c324 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800c320:	89fb      	ldrh	r3, [r7, #14]
 800c322:	e019      	b.n	800c358 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800c324:	68bb      	ldr	r3, [r7, #8]
 800c326:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800c328:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800c32a:	8afb      	ldrh	r3, [r7, #22]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d012      	beq.n	800c356 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800c330:	2328      	movs	r3, #40	; 0x28
 800c332:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800c334:	8afa      	ldrh	r2, [r7, #22]
 800c336:	8abb      	ldrh	r3, [r7, #20]
 800c338:	429a      	cmp	r2, r3
 800c33a:	d904      	bls.n	800c346 <tcp_eff_send_mss_netif+0x4e>
 800c33c:	8afa      	ldrh	r2, [r7, #22]
 800c33e:	8abb      	ldrh	r3, [r7, #20]
 800c340:	1ad3      	subs	r3, r2, r3
 800c342:	b29b      	uxth	r3, r3
 800c344:	e000      	b.n	800c348 <tcp_eff_send_mss_netif+0x50>
 800c346:	2300      	movs	r3, #0
 800c348:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800c34a:	8a7a      	ldrh	r2, [r7, #18]
 800c34c:	89fb      	ldrh	r3, [r7, #14]
 800c34e:	4293      	cmp	r3, r2
 800c350:	bf28      	it	cs
 800c352:	4613      	movcs	r3, r2
 800c354:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800c356:	89fb      	ldrh	r3, [r7, #14]
}
 800c358:	4618      	mov	r0, r3
 800c35a:	3718      	adds	r7, #24
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}
 800c360:	080152e0 	.word	0x080152e0
 800c364:	080159ec 	.word	0x080159ec
 800c368:	08015324 	.word	0x08015324

0800c36c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b084      	sub	sp, #16
 800c370:	af00      	add	r7, sp, #0
 800c372:	6078      	str	r0, [r7, #4]
 800c374:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d119      	bne.n	800c3b4 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800c380:	4b10      	ldr	r3, [pc, #64]	; (800c3c4 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800c382:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800c386:	4910      	ldr	r1, [pc, #64]	; (800c3c8 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800c388:	4810      	ldr	r0, [pc, #64]	; (800c3cc <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800c38a:	f007 f81d 	bl	80133c8 <iprintf>

  while (pcb != NULL) {
 800c38e:	e011      	b.n	800c3b4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681a      	ldr	r2, [r3, #0]
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	429a      	cmp	r2, r3
 800c39a:	d108      	bne.n	800c3ae <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	68db      	ldr	r3, [r3, #12]
 800c3a0:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800c3a2:	68f8      	ldr	r0, [r7, #12]
 800c3a4:	f7fe ffc6 	bl	800b334 <tcp_abort>
      pcb = next;
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	60fb      	str	r3, [r7, #12]
 800c3ac:	e002      	b.n	800c3b4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	68db      	ldr	r3, [r3, #12]
 800c3b2:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d1ea      	bne.n	800c390 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800c3ba:	bf00      	nop
 800c3bc:	bf00      	nop
 800c3be:	3710      	adds	r7, #16
 800c3c0:	46bd      	mov	sp, r7
 800c3c2:	bd80      	pop	{r7, pc}
 800c3c4:	080152e0 	.word	0x080152e0
 800c3c8:	08015a14 	.word	0x08015a14
 800c3cc:	08015324 	.word	0x08015324

0800c3d0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b084      	sub	sp, #16
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	6078      	str	r0, [r7, #4]
 800c3d8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d02a      	beq.n	800c436 <tcp_netif_ip_addr_changed+0x66>
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d026      	beq.n	800c436 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800c3e8:	4b15      	ldr	r3, [pc, #84]	; (800c440 <tcp_netif_ip_addr_changed+0x70>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	4619      	mov	r1, r3
 800c3ee:	6878      	ldr	r0, [r7, #4]
 800c3f0:	f7ff ffbc 	bl	800c36c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800c3f4:	4b13      	ldr	r3, [pc, #76]	; (800c444 <tcp_netif_ip_addr_changed+0x74>)
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	4619      	mov	r1, r3
 800c3fa:	6878      	ldr	r0, [r7, #4]
 800c3fc:	f7ff ffb6 	bl	800c36c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800c400:	683b      	ldr	r3, [r7, #0]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d017      	beq.n	800c436 <tcp_netif_ip_addr_changed+0x66>
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d013      	beq.n	800c436 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c40e:	4b0e      	ldr	r3, [pc, #56]	; (800c448 <tcp_netif_ip_addr_changed+0x78>)
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	60fb      	str	r3, [r7, #12]
 800c414:	e00c      	b.n	800c430 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	681a      	ldr	r2, [r3, #0]
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	429a      	cmp	r2, r3
 800c420:	d103      	bne.n	800c42a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	681a      	ldr	r2, [r3, #0]
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	68db      	ldr	r3, [r3, #12]
 800c42e:	60fb      	str	r3, [r7, #12]
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d1ef      	bne.n	800c416 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800c436:	bf00      	nop
 800c438:	3710      	adds	r7, #16
 800c43a:	46bd      	mov	sp, r7
 800c43c:	bd80      	pop	{r7, pc}
 800c43e:	bf00      	nop
 800c440:	20008e5c 	.word	0x20008e5c
 800c444:	20008e54 	.word	0x20008e54
 800c448:	20008e58 	.word	0x20008e58

0800c44c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b082      	sub	sp, #8
 800c450:	af00      	add	r7, sp, #0
 800c452:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d007      	beq.n	800c46c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c460:	4618      	mov	r0, r3
 800c462:	f7ff fc3d 	bl	800bce0 <tcp_segs_free>
    pcb->ooseq = NULL;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	2200      	movs	r2, #0
 800c46a:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800c46c:	bf00      	nop
 800c46e:	3708      	adds	r7, #8
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}

0800c474 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800c474:	b590      	push	{r4, r7, lr}
 800c476:	b08d      	sub	sp, #52	; 0x34
 800c478:	af04      	add	r7, sp, #16
 800c47a:	6078      	str	r0, [r7, #4]
 800c47c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d105      	bne.n	800c490 <tcp_input+0x1c>
 800c484:	4b9b      	ldr	r3, [pc, #620]	; (800c6f4 <tcp_input+0x280>)
 800c486:	2283      	movs	r2, #131	; 0x83
 800c488:	499b      	ldr	r1, [pc, #620]	; (800c6f8 <tcp_input+0x284>)
 800c48a:	489c      	ldr	r0, [pc, #624]	; (800c6fc <tcp_input+0x288>)
 800c48c:	f006 ff9c 	bl	80133c8 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	685b      	ldr	r3, [r3, #4]
 800c494:	4a9a      	ldr	r2, [pc, #616]	; (800c700 <tcp_input+0x28c>)
 800c496:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	895b      	ldrh	r3, [r3, #10]
 800c49c:	2b13      	cmp	r3, #19
 800c49e:	f240 83d1 	bls.w	800cc44 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800c4a2:	4b98      	ldr	r3, [pc, #608]	; (800c704 <tcp_input+0x290>)
 800c4a4:	695b      	ldr	r3, [r3, #20]
 800c4a6:	4a97      	ldr	r2, [pc, #604]	; (800c704 <tcp_input+0x290>)
 800c4a8:	6812      	ldr	r2, [r2, #0]
 800c4aa:	4611      	mov	r1, r2
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	f005 ffd1 	bl	8012454 <ip4_addr_isbroadcast_u32>
 800c4b2:	4603      	mov	r3, r0
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	f040 83c7 	bne.w	800cc48 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800c4ba:	4b92      	ldr	r3, [pc, #584]	; (800c704 <tcp_input+0x290>)
 800c4bc:	695b      	ldr	r3, [r3, #20]
 800c4be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800c4c2:	2be0      	cmp	r3, #224	; 0xe0
 800c4c4:	f000 83c0 	beq.w	800cc48 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800c4c8:	4b8d      	ldr	r3, [pc, #564]	; (800c700 <tcp_input+0x28c>)
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	899b      	ldrh	r3, [r3, #12]
 800c4ce:	b29b      	uxth	r3, r3
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	f7fc fe51 	bl	8009178 <lwip_htons>
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	0b1b      	lsrs	r3, r3, #12
 800c4da:	b29b      	uxth	r3, r3
 800c4dc:	b2db      	uxtb	r3, r3
 800c4de:	009b      	lsls	r3, r3, #2
 800c4e0:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800c4e2:	7cbb      	ldrb	r3, [r7, #18]
 800c4e4:	2b13      	cmp	r3, #19
 800c4e6:	f240 83b1 	bls.w	800cc4c <tcp_input+0x7d8>
 800c4ea:	7cbb      	ldrb	r3, [r7, #18]
 800c4ec:	b29a      	uxth	r2, r3
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	891b      	ldrh	r3, [r3, #8]
 800c4f2:	429a      	cmp	r2, r3
 800c4f4:	f200 83aa 	bhi.w	800cc4c <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800c4f8:	7cbb      	ldrb	r3, [r7, #18]
 800c4fa:	b29b      	uxth	r3, r3
 800c4fc:	3b14      	subs	r3, #20
 800c4fe:	b29a      	uxth	r2, r3
 800c500:	4b81      	ldr	r3, [pc, #516]	; (800c708 <tcp_input+0x294>)
 800c502:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800c504:	4b81      	ldr	r3, [pc, #516]	; (800c70c <tcp_input+0x298>)
 800c506:	2200      	movs	r2, #0
 800c508:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	895a      	ldrh	r2, [r3, #10]
 800c50e:	7cbb      	ldrb	r3, [r7, #18]
 800c510:	b29b      	uxth	r3, r3
 800c512:	429a      	cmp	r2, r3
 800c514:	d309      	bcc.n	800c52a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800c516:	4b7c      	ldr	r3, [pc, #496]	; (800c708 <tcp_input+0x294>)
 800c518:	881a      	ldrh	r2, [r3, #0]
 800c51a:	4b7d      	ldr	r3, [pc, #500]	; (800c710 <tcp_input+0x29c>)
 800c51c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800c51e:	7cbb      	ldrb	r3, [r7, #18]
 800c520:	4619      	mov	r1, r3
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f7fe f856 	bl	800a5d4 <pbuf_remove_header>
 800c528:	e04e      	b.n	800c5c8 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d105      	bne.n	800c53e <tcp_input+0xca>
 800c532:	4b70      	ldr	r3, [pc, #448]	; (800c6f4 <tcp_input+0x280>)
 800c534:	22c2      	movs	r2, #194	; 0xc2
 800c536:	4977      	ldr	r1, [pc, #476]	; (800c714 <tcp_input+0x2a0>)
 800c538:	4870      	ldr	r0, [pc, #448]	; (800c6fc <tcp_input+0x288>)
 800c53a:	f006 ff45 	bl	80133c8 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800c53e:	2114      	movs	r1, #20
 800c540:	6878      	ldr	r0, [r7, #4]
 800c542:	f7fe f847 	bl	800a5d4 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	895a      	ldrh	r2, [r3, #10]
 800c54a:	4b71      	ldr	r3, [pc, #452]	; (800c710 <tcp_input+0x29c>)
 800c54c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800c54e:	4b6e      	ldr	r3, [pc, #440]	; (800c708 <tcp_input+0x294>)
 800c550:	881a      	ldrh	r2, [r3, #0]
 800c552:	4b6f      	ldr	r3, [pc, #444]	; (800c710 <tcp_input+0x29c>)
 800c554:	881b      	ldrh	r3, [r3, #0]
 800c556:	1ad3      	subs	r3, r2, r3
 800c558:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800c55a:	4b6d      	ldr	r3, [pc, #436]	; (800c710 <tcp_input+0x29c>)
 800c55c:	881b      	ldrh	r3, [r3, #0]
 800c55e:	4619      	mov	r1, r3
 800c560:	6878      	ldr	r0, [r7, #4]
 800c562:	f7fe f837 	bl	800a5d4 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	895b      	ldrh	r3, [r3, #10]
 800c56c:	8a3a      	ldrh	r2, [r7, #16]
 800c56e:	429a      	cmp	r2, r3
 800c570:	f200 836e 	bhi.w	800cc50 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	685b      	ldr	r3, [r3, #4]
 800c57a:	4a64      	ldr	r2, [pc, #400]	; (800c70c <tcp_input+0x298>)
 800c57c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	8a3a      	ldrh	r2, [r7, #16]
 800c584:	4611      	mov	r1, r2
 800c586:	4618      	mov	r0, r3
 800c588:	f7fe f824 	bl	800a5d4 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	891a      	ldrh	r2, [r3, #8]
 800c590:	8a3b      	ldrh	r3, [r7, #16]
 800c592:	1ad3      	subs	r3, r2, r3
 800c594:	b29a      	uxth	r2, r3
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	895b      	ldrh	r3, [r3, #10]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d005      	beq.n	800c5ae <tcp_input+0x13a>
 800c5a2:	4b54      	ldr	r3, [pc, #336]	; (800c6f4 <tcp_input+0x280>)
 800c5a4:	22df      	movs	r2, #223	; 0xdf
 800c5a6:	495c      	ldr	r1, [pc, #368]	; (800c718 <tcp_input+0x2a4>)
 800c5a8:	4854      	ldr	r0, [pc, #336]	; (800c6fc <tcp_input+0x288>)
 800c5aa:	f006 ff0d 	bl	80133c8 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	891a      	ldrh	r2, [r3, #8]
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	891b      	ldrh	r3, [r3, #8]
 800c5b8:	429a      	cmp	r2, r3
 800c5ba:	d005      	beq.n	800c5c8 <tcp_input+0x154>
 800c5bc:	4b4d      	ldr	r3, [pc, #308]	; (800c6f4 <tcp_input+0x280>)
 800c5be:	22e0      	movs	r2, #224	; 0xe0
 800c5c0:	4956      	ldr	r1, [pc, #344]	; (800c71c <tcp_input+0x2a8>)
 800c5c2:	484e      	ldr	r0, [pc, #312]	; (800c6fc <tcp_input+0x288>)
 800c5c4:	f006 ff00 	bl	80133c8 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800c5c8:	4b4d      	ldr	r3, [pc, #308]	; (800c700 <tcp_input+0x28c>)
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	881b      	ldrh	r3, [r3, #0]
 800c5ce:	b29b      	uxth	r3, r3
 800c5d0:	4a4b      	ldr	r2, [pc, #300]	; (800c700 <tcp_input+0x28c>)
 800c5d2:	6814      	ldr	r4, [r2, #0]
 800c5d4:	4618      	mov	r0, r3
 800c5d6:	f7fc fdcf 	bl	8009178 <lwip_htons>
 800c5da:	4603      	mov	r3, r0
 800c5dc:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800c5de:	4b48      	ldr	r3, [pc, #288]	; (800c700 <tcp_input+0x28c>)
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	885b      	ldrh	r3, [r3, #2]
 800c5e4:	b29b      	uxth	r3, r3
 800c5e6:	4a46      	ldr	r2, [pc, #280]	; (800c700 <tcp_input+0x28c>)
 800c5e8:	6814      	ldr	r4, [r2, #0]
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f7fc fdc4 	bl	8009178 <lwip_htons>
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800c5f4:	4b42      	ldr	r3, [pc, #264]	; (800c700 <tcp_input+0x28c>)
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	685b      	ldr	r3, [r3, #4]
 800c5fa:	4a41      	ldr	r2, [pc, #260]	; (800c700 <tcp_input+0x28c>)
 800c5fc:	6814      	ldr	r4, [r2, #0]
 800c5fe:	4618      	mov	r0, r3
 800c600:	f7fc fdcf 	bl	80091a2 <lwip_htonl>
 800c604:	4603      	mov	r3, r0
 800c606:	6063      	str	r3, [r4, #4]
 800c608:	6863      	ldr	r3, [r4, #4]
 800c60a:	4a45      	ldr	r2, [pc, #276]	; (800c720 <tcp_input+0x2ac>)
 800c60c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800c60e:	4b3c      	ldr	r3, [pc, #240]	; (800c700 <tcp_input+0x28c>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	689b      	ldr	r3, [r3, #8]
 800c614:	4a3a      	ldr	r2, [pc, #232]	; (800c700 <tcp_input+0x28c>)
 800c616:	6814      	ldr	r4, [r2, #0]
 800c618:	4618      	mov	r0, r3
 800c61a:	f7fc fdc2 	bl	80091a2 <lwip_htonl>
 800c61e:	4603      	mov	r3, r0
 800c620:	60a3      	str	r3, [r4, #8]
 800c622:	68a3      	ldr	r3, [r4, #8]
 800c624:	4a3f      	ldr	r2, [pc, #252]	; (800c724 <tcp_input+0x2b0>)
 800c626:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800c628:	4b35      	ldr	r3, [pc, #212]	; (800c700 <tcp_input+0x28c>)
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	89db      	ldrh	r3, [r3, #14]
 800c62e:	b29b      	uxth	r3, r3
 800c630:	4a33      	ldr	r2, [pc, #204]	; (800c700 <tcp_input+0x28c>)
 800c632:	6814      	ldr	r4, [r2, #0]
 800c634:	4618      	mov	r0, r3
 800c636:	f7fc fd9f 	bl	8009178 <lwip_htons>
 800c63a:	4603      	mov	r3, r0
 800c63c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800c63e:	4b30      	ldr	r3, [pc, #192]	; (800c700 <tcp_input+0x28c>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	899b      	ldrh	r3, [r3, #12]
 800c644:	b29b      	uxth	r3, r3
 800c646:	4618      	mov	r0, r3
 800c648:	f7fc fd96 	bl	8009178 <lwip_htons>
 800c64c:	4603      	mov	r3, r0
 800c64e:	b2db      	uxtb	r3, r3
 800c650:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c654:	b2da      	uxtb	r2, r3
 800c656:	4b34      	ldr	r3, [pc, #208]	; (800c728 <tcp_input+0x2b4>)
 800c658:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	891a      	ldrh	r2, [r3, #8]
 800c65e:	4b33      	ldr	r3, [pc, #204]	; (800c72c <tcp_input+0x2b8>)
 800c660:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800c662:	4b31      	ldr	r3, [pc, #196]	; (800c728 <tcp_input+0x2b4>)
 800c664:	781b      	ldrb	r3, [r3, #0]
 800c666:	f003 0303 	and.w	r3, r3, #3
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d00c      	beq.n	800c688 <tcp_input+0x214>
    tcplen++;
 800c66e:	4b2f      	ldr	r3, [pc, #188]	; (800c72c <tcp_input+0x2b8>)
 800c670:	881b      	ldrh	r3, [r3, #0]
 800c672:	3301      	adds	r3, #1
 800c674:	b29a      	uxth	r2, r3
 800c676:	4b2d      	ldr	r3, [pc, #180]	; (800c72c <tcp_input+0x2b8>)
 800c678:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	891a      	ldrh	r2, [r3, #8]
 800c67e:	4b2b      	ldr	r3, [pc, #172]	; (800c72c <tcp_input+0x2b8>)
 800c680:	881b      	ldrh	r3, [r3, #0]
 800c682:	429a      	cmp	r2, r3
 800c684:	f200 82e6 	bhi.w	800cc54 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800c688:	2300      	movs	r3, #0
 800c68a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c68c:	4b28      	ldr	r3, [pc, #160]	; (800c730 <tcp_input+0x2bc>)
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	61fb      	str	r3, [r7, #28]
 800c692:	e09d      	b.n	800c7d0 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800c694:	69fb      	ldr	r3, [r7, #28]
 800c696:	7d1b      	ldrb	r3, [r3, #20]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d105      	bne.n	800c6a8 <tcp_input+0x234>
 800c69c:	4b15      	ldr	r3, [pc, #84]	; (800c6f4 <tcp_input+0x280>)
 800c69e:	22fb      	movs	r2, #251	; 0xfb
 800c6a0:	4924      	ldr	r1, [pc, #144]	; (800c734 <tcp_input+0x2c0>)
 800c6a2:	4816      	ldr	r0, [pc, #88]	; (800c6fc <tcp_input+0x288>)
 800c6a4:	f006 fe90 	bl	80133c8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800c6a8:	69fb      	ldr	r3, [r7, #28]
 800c6aa:	7d1b      	ldrb	r3, [r3, #20]
 800c6ac:	2b0a      	cmp	r3, #10
 800c6ae:	d105      	bne.n	800c6bc <tcp_input+0x248>
 800c6b0:	4b10      	ldr	r3, [pc, #64]	; (800c6f4 <tcp_input+0x280>)
 800c6b2:	22fc      	movs	r2, #252	; 0xfc
 800c6b4:	4920      	ldr	r1, [pc, #128]	; (800c738 <tcp_input+0x2c4>)
 800c6b6:	4811      	ldr	r0, [pc, #68]	; (800c6fc <tcp_input+0x288>)
 800c6b8:	f006 fe86 	bl	80133c8 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800c6bc:	69fb      	ldr	r3, [r7, #28]
 800c6be:	7d1b      	ldrb	r3, [r3, #20]
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	d105      	bne.n	800c6d0 <tcp_input+0x25c>
 800c6c4:	4b0b      	ldr	r3, [pc, #44]	; (800c6f4 <tcp_input+0x280>)
 800c6c6:	22fd      	movs	r2, #253	; 0xfd
 800c6c8:	491c      	ldr	r1, [pc, #112]	; (800c73c <tcp_input+0x2c8>)
 800c6ca:	480c      	ldr	r0, [pc, #48]	; (800c6fc <tcp_input+0x288>)
 800c6cc:	f006 fe7c 	bl	80133c8 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c6d0:	69fb      	ldr	r3, [r7, #28]
 800c6d2:	7a1b      	ldrb	r3, [r3, #8]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d033      	beq.n	800c740 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c6d8:	69fb      	ldr	r3, [r7, #28]
 800c6da:	7a1a      	ldrb	r2, [r3, #8]
 800c6dc:	4b09      	ldr	r3, [pc, #36]	; (800c704 <tcp_input+0x290>)
 800c6de:	685b      	ldr	r3, [r3, #4]
 800c6e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c6e4:	3301      	adds	r3, #1
 800c6e6:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c6e8:	429a      	cmp	r2, r3
 800c6ea:	d029      	beq.n	800c740 <tcp_input+0x2cc>
      prev = pcb;
 800c6ec:	69fb      	ldr	r3, [r7, #28]
 800c6ee:	61bb      	str	r3, [r7, #24]
      continue;
 800c6f0:	e06b      	b.n	800c7ca <tcp_input+0x356>
 800c6f2:	bf00      	nop
 800c6f4:	08015a48 	.word	0x08015a48
 800c6f8:	08015a7c 	.word	0x08015a7c
 800c6fc:	08015a94 	.word	0x08015a94
 800c700:	20008e78 	.word	0x20008e78
 800c704:	20003720 	.word	0x20003720
 800c708:	20008e7c 	.word	0x20008e7c
 800c70c:	20008e80 	.word	0x20008e80
 800c710:	20008e7e 	.word	0x20008e7e
 800c714:	08015abc 	.word	0x08015abc
 800c718:	08015acc 	.word	0x08015acc
 800c71c:	08015ad8 	.word	0x08015ad8
 800c720:	20008e88 	.word	0x20008e88
 800c724:	20008e8c 	.word	0x20008e8c
 800c728:	20008e94 	.word	0x20008e94
 800c72c:	20008e92 	.word	0x20008e92
 800c730:	20008e5c 	.word	0x20008e5c
 800c734:	08015af8 	.word	0x08015af8
 800c738:	08015b20 	.word	0x08015b20
 800c73c:	08015b4c 	.word	0x08015b4c
    }

    if (pcb->remote_port == tcphdr->src &&
 800c740:	69fb      	ldr	r3, [r7, #28]
 800c742:	8b1a      	ldrh	r2, [r3, #24]
 800c744:	4b72      	ldr	r3, [pc, #456]	; (800c910 <tcp_input+0x49c>)
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	881b      	ldrh	r3, [r3, #0]
 800c74a:	b29b      	uxth	r3, r3
 800c74c:	429a      	cmp	r2, r3
 800c74e:	d13a      	bne.n	800c7c6 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800c750:	69fb      	ldr	r3, [r7, #28]
 800c752:	8ada      	ldrh	r2, [r3, #22]
 800c754:	4b6e      	ldr	r3, [pc, #440]	; (800c910 <tcp_input+0x49c>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	885b      	ldrh	r3, [r3, #2]
 800c75a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800c75c:	429a      	cmp	r2, r3
 800c75e:	d132      	bne.n	800c7c6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c760:	69fb      	ldr	r3, [r7, #28]
 800c762:	685a      	ldr	r2, [r3, #4]
 800c764:	4b6b      	ldr	r3, [pc, #428]	; (800c914 <tcp_input+0x4a0>)
 800c766:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800c768:	429a      	cmp	r2, r3
 800c76a:	d12c      	bne.n	800c7c6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800c76c:	69fb      	ldr	r3, [r7, #28]
 800c76e:	681a      	ldr	r2, [r3, #0]
 800c770:	4b68      	ldr	r3, [pc, #416]	; (800c914 <tcp_input+0x4a0>)
 800c772:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c774:	429a      	cmp	r2, r3
 800c776:	d126      	bne.n	800c7c6 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800c778:	69fb      	ldr	r3, [r7, #28]
 800c77a:	68db      	ldr	r3, [r3, #12]
 800c77c:	69fa      	ldr	r2, [r7, #28]
 800c77e:	429a      	cmp	r2, r3
 800c780:	d106      	bne.n	800c790 <tcp_input+0x31c>
 800c782:	4b65      	ldr	r3, [pc, #404]	; (800c918 <tcp_input+0x4a4>)
 800c784:	f240 120d 	movw	r2, #269	; 0x10d
 800c788:	4964      	ldr	r1, [pc, #400]	; (800c91c <tcp_input+0x4a8>)
 800c78a:	4865      	ldr	r0, [pc, #404]	; (800c920 <tcp_input+0x4ac>)
 800c78c:	f006 fe1c 	bl	80133c8 <iprintf>
      if (prev != NULL) {
 800c790:	69bb      	ldr	r3, [r7, #24]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d00a      	beq.n	800c7ac <tcp_input+0x338>
        prev->next = pcb->next;
 800c796:	69fb      	ldr	r3, [r7, #28]
 800c798:	68da      	ldr	r2, [r3, #12]
 800c79a:	69bb      	ldr	r3, [r7, #24]
 800c79c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800c79e:	4b61      	ldr	r3, [pc, #388]	; (800c924 <tcp_input+0x4b0>)
 800c7a0:	681a      	ldr	r2, [r3, #0]
 800c7a2:	69fb      	ldr	r3, [r7, #28]
 800c7a4:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800c7a6:	4a5f      	ldr	r2, [pc, #380]	; (800c924 <tcp_input+0x4b0>)
 800c7a8:	69fb      	ldr	r3, [r7, #28]
 800c7aa:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800c7ac:	69fb      	ldr	r3, [r7, #28]
 800c7ae:	68db      	ldr	r3, [r3, #12]
 800c7b0:	69fa      	ldr	r2, [r7, #28]
 800c7b2:	429a      	cmp	r2, r3
 800c7b4:	d111      	bne.n	800c7da <tcp_input+0x366>
 800c7b6:	4b58      	ldr	r3, [pc, #352]	; (800c918 <tcp_input+0x4a4>)
 800c7b8:	f240 1215 	movw	r2, #277	; 0x115
 800c7bc:	495a      	ldr	r1, [pc, #360]	; (800c928 <tcp_input+0x4b4>)
 800c7be:	4858      	ldr	r0, [pc, #352]	; (800c920 <tcp_input+0x4ac>)
 800c7c0:	f006 fe02 	bl	80133c8 <iprintf>
      break;
 800c7c4:	e009      	b.n	800c7da <tcp_input+0x366>
    }
    prev = pcb;
 800c7c6:	69fb      	ldr	r3, [r7, #28]
 800c7c8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800c7ca:	69fb      	ldr	r3, [r7, #28]
 800c7cc:	68db      	ldr	r3, [r3, #12]
 800c7ce:	61fb      	str	r3, [r7, #28]
 800c7d0:	69fb      	ldr	r3, [r7, #28]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	f47f af5e 	bne.w	800c694 <tcp_input+0x220>
 800c7d8:	e000      	b.n	800c7dc <tcp_input+0x368>
      break;
 800c7da:	bf00      	nop
  }

  if (pcb == NULL) {
 800c7dc:	69fb      	ldr	r3, [r7, #28]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	f040 80aa 	bne.w	800c938 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c7e4:	4b51      	ldr	r3, [pc, #324]	; (800c92c <tcp_input+0x4b8>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	61fb      	str	r3, [r7, #28]
 800c7ea:	e03f      	b.n	800c86c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800c7ec:	69fb      	ldr	r3, [r7, #28]
 800c7ee:	7d1b      	ldrb	r3, [r3, #20]
 800c7f0:	2b0a      	cmp	r3, #10
 800c7f2:	d006      	beq.n	800c802 <tcp_input+0x38e>
 800c7f4:	4b48      	ldr	r3, [pc, #288]	; (800c918 <tcp_input+0x4a4>)
 800c7f6:	f240 121f 	movw	r2, #287	; 0x11f
 800c7fa:	494d      	ldr	r1, [pc, #308]	; (800c930 <tcp_input+0x4bc>)
 800c7fc:	4848      	ldr	r0, [pc, #288]	; (800c920 <tcp_input+0x4ac>)
 800c7fe:	f006 fde3 	bl	80133c8 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c802:	69fb      	ldr	r3, [r7, #28]
 800c804:	7a1b      	ldrb	r3, [r3, #8]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d009      	beq.n	800c81e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c80a:	69fb      	ldr	r3, [r7, #28]
 800c80c:	7a1a      	ldrb	r2, [r3, #8]
 800c80e:	4b41      	ldr	r3, [pc, #260]	; (800c914 <tcp_input+0x4a0>)
 800c810:	685b      	ldr	r3, [r3, #4]
 800c812:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c816:	3301      	adds	r3, #1
 800c818:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800c81a:	429a      	cmp	r2, r3
 800c81c:	d122      	bne.n	800c864 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800c81e:	69fb      	ldr	r3, [r7, #28]
 800c820:	8b1a      	ldrh	r2, [r3, #24]
 800c822:	4b3b      	ldr	r3, [pc, #236]	; (800c910 <tcp_input+0x49c>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	881b      	ldrh	r3, [r3, #0]
 800c828:	b29b      	uxth	r3, r3
 800c82a:	429a      	cmp	r2, r3
 800c82c:	d11b      	bne.n	800c866 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800c82e:	69fb      	ldr	r3, [r7, #28]
 800c830:	8ada      	ldrh	r2, [r3, #22]
 800c832:	4b37      	ldr	r3, [pc, #220]	; (800c910 <tcp_input+0x49c>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	885b      	ldrh	r3, [r3, #2]
 800c838:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800c83a:	429a      	cmp	r2, r3
 800c83c:	d113      	bne.n	800c866 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c83e:	69fb      	ldr	r3, [r7, #28]
 800c840:	685a      	ldr	r2, [r3, #4]
 800c842:	4b34      	ldr	r3, [pc, #208]	; (800c914 <tcp_input+0x4a0>)
 800c844:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800c846:	429a      	cmp	r2, r3
 800c848:	d10d      	bne.n	800c866 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800c84a:	69fb      	ldr	r3, [r7, #28]
 800c84c:	681a      	ldr	r2, [r3, #0]
 800c84e:	4b31      	ldr	r3, [pc, #196]	; (800c914 <tcp_input+0x4a0>)
 800c850:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800c852:	429a      	cmp	r2, r3
 800c854:	d107      	bne.n	800c866 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800c856:	69f8      	ldr	r0, [r7, #28]
 800c858:	f000 fb56 	bl	800cf08 <tcp_timewait_input>
        }
        pbuf_free(p);
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f7fd ff3f 	bl	800a6e0 <pbuf_free>
        return;
 800c862:	e1fd      	b.n	800cc60 <tcp_input+0x7ec>
        continue;
 800c864:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800c866:	69fb      	ldr	r3, [r7, #28]
 800c868:	68db      	ldr	r3, [r3, #12]
 800c86a:	61fb      	str	r3, [r7, #28]
 800c86c:	69fb      	ldr	r3, [r7, #28]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d1bc      	bne.n	800c7ec <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800c872:	2300      	movs	r3, #0
 800c874:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c876:	4b2f      	ldr	r3, [pc, #188]	; (800c934 <tcp_input+0x4c0>)
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	617b      	str	r3, [r7, #20]
 800c87c:	e02a      	b.n	800c8d4 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800c87e:	697b      	ldr	r3, [r7, #20]
 800c880:	7a1b      	ldrb	r3, [r3, #8]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d00c      	beq.n	800c8a0 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800c886:	697b      	ldr	r3, [r7, #20]
 800c888:	7a1a      	ldrb	r2, [r3, #8]
 800c88a:	4b22      	ldr	r3, [pc, #136]	; (800c914 <tcp_input+0x4a0>)
 800c88c:	685b      	ldr	r3, [r3, #4]
 800c88e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c892:	3301      	adds	r3, #1
 800c894:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800c896:	429a      	cmp	r2, r3
 800c898:	d002      	beq.n	800c8a0 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800c89a:	697b      	ldr	r3, [r7, #20]
 800c89c:	61bb      	str	r3, [r7, #24]
        continue;
 800c89e:	e016      	b.n	800c8ce <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800c8a0:	697b      	ldr	r3, [r7, #20]
 800c8a2:	8ada      	ldrh	r2, [r3, #22]
 800c8a4:	4b1a      	ldr	r3, [pc, #104]	; (800c910 <tcp_input+0x49c>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	885b      	ldrh	r3, [r3, #2]
 800c8aa:	b29b      	uxth	r3, r3
 800c8ac:	429a      	cmp	r2, r3
 800c8ae:	d10c      	bne.n	800c8ca <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800c8b0:	697b      	ldr	r3, [r7, #20]
 800c8b2:	681a      	ldr	r2, [r3, #0]
 800c8b4:	4b17      	ldr	r3, [pc, #92]	; (800c914 <tcp_input+0x4a0>)
 800c8b6:	695b      	ldr	r3, [r3, #20]
 800c8b8:	429a      	cmp	r2, r3
 800c8ba:	d00f      	beq.n	800c8dc <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800c8bc:	697b      	ldr	r3, [r7, #20]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d00d      	beq.n	800c8de <tcp_input+0x46a>
 800c8c2:	697b      	ldr	r3, [r7, #20]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d009      	beq.n	800c8de <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800c8ca:	697b      	ldr	r3, [r7, #20]
 800c8cc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800c8ce:	697b      	ldr	r3, [r7, #20]
 800c8d0:	68db      	ldr	r3, [r3, #12]
 800c8d2:	617b      	str	r3, [r7, #20]
 800c8d4:	697b      	ldr	r3, [r7, #20]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d1d1      	bne.n	800c87e <tcp_input+0x40a>
 800c8da:	e000      	b.n	800c8de <tcp_input+0x46a>
            break;
 800c8dc:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800c8de:	697b      	ldr	r3, [r7, #20]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d029      	beq.n	800c938 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800c8e4:	69bb      	ldr	r3, [r7, #24]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d00a      	beq.n	800c900 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800c8ea:	697b      	ldr	r3, [r7, #20]
 800c8ec:	68da      	ldr	r2, [r3, #12]
 800c8ee:	69bb      	ldr	r3, [r7, #24]
 800c8f0:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800c8f2:	4b10      	ldr	r3, [pc, #64]	; (800c934 <tcp_input+0x4c0>)
 800c8f4:	681a      	ldr	r2, [r3, #0]
 800c8f6:	697b      	ldr	r3, [r7, #20]
 800c8f8:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800c8fa:	4a0e      	ldr	r2, [pc, #56]	; (800c934 <tcp_input+0x4c0>)
 800c8fc:	697b      	ldr	r3, [r7, #20]
 800c8fe:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800c900:	6978      	ldr	r0, [r7, #20]
 800c902:	f000 fa03 	bl	800cd0c <tcp_listen_input>
      }
      pbuf_free(p);
 800c906:	6878      	ldr	r0, [r7, #4]
 800c908:	f7fd feea 	bl	800a6e0 <pbuf_free>
      return;
 800c90c:	e1a8      	b.n	800cc60 <tcp_input+0x7ec>
 800c90e:	bf00      	nop
 800c910:	20008e78 	.word	0x20008e78
 800c914:	20003720 	.word	0x20003720
 800c918:	08015a48 	.word	0x08015a48
 800c91c:	08015b74 	.word	0x08015b74
 800c920:	08015a94 	.word	0x08015a94
 800c924:	20008e5c 	.word	0x20008e5c
 800c928:	08015ba0 	.word	0x08015ba0
 800c92c:	20008e60 	.word	0x20008e60
 800c930:	08015bcc 	.word	0x08015bcc
 800c934:	20008e58 	.word	0x20008e58
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800c938:	69fb      	ldr	r3, [r7, #28]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	f000 8158 	beq.w	800cbf0 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800c940:	4b95      	ldr	r3, [pc, #596]	; (800cb98 <tcp_input+0x724>)
 800c942:	2200      	movs	r2, #0
 800c944:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	891a      	ldrh	r2, [r3, #8]
 800c94a:	4b93      	ldr	r3, [pc, #588]	; (800cb98 <tcp_input+0x724>)
 800c94c:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800c94e:	4a92      	ldr	r2, [pc, #584]	; (800cb98 <tcp_input+0x724>)
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800c954:	4b91      	ldr	r3, [pc, #580]	; (800cb9c <tcp_input+0x728>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	4a8f      	ldr	r2, [pc, #572]	; (800cb98 <tcp_input+0x724>)
 800c95a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800c95c:	4b90      	ldr	r3, [pc, #576]	; (800cba0 <tcp_input+0x72c>)
 800c95e:	2200      	movs	r2, #0
 800c960:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800c962:	4b90      	ldr	r3, [pc, #576]	; (800cba4 <tcp_input+0x730>)
 800c964:	2200      	movs	r2, #0
 800c966:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800c968:	4b8f      	ldr	r3, [pc, #572]	; (800cba8 <tcp_input+0x734>)
 800c96a:	2200      	movs	r2, #0
 800c96c:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800c96e:	4b8f      	ldr	r3, [pc, #572]	; (800cbac <tcp_input+0x738>)
 800c970:	781b      	ldrb	r3, [r3, #0]
 800c972:	f003 0308 	and.w	r3, r3, #8
 800c976:	2b00      	cmp	r3, #0
 800c978:	d006      	beq.n	800c988 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	7b5b      	ldrb	r3, [r3, #13]
 800c97e:	f043 0301 	orr.w	r3, r3, #1
 800c982:	b2da      	uxtb	r2, r3
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800c988:	69fb      	ldr	r3, [r7, #28]
 800c98a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d017      	beq.n	800c9c0 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800c990:	69f8      	ldr	r0, [r7, #28]
 800c992:	f7ff f929 	bl	800bbe8 <tcp_process_refused_data>
 800c996:	4603      	mov	r3, r0
 800c998:	f113 0f0d 	cmn.w	r3, #13
 800c99c:	d007      	beq.n	800c9ae <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800c99e:	69fb      	ldr	r3, [r7, #28]
 800c9a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d00c      	beq.n	800c9c0 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800c9a6:	4b82      	ldr	r3, [pc, #520]	; (800cbb0 <tcp_input+0x73c>)
 800c9a8:	881b      	ldrh	r3, [r3, #0]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d008      	beq.n	800c9c0 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800c9ae:	69fb      	ldr	r3, [r7, #28]
 800c9b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	f040 80e3 	bne.w	800cb7e <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800c9b8:	69f8      	ldr	r0, [r7, #28]
 800c9ba:	f003 f9ad 	bl	800fd18 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800c9be:	e0de      	b.n	800cb7e <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 800c9c0:	4a7c      	ldr	r2, [pc, #496]	; (800cbb4 <tcp_input+0x740>)
 800c9c2:	69fb      	ldr	r3, [r7, #28]
 800c9c4:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800c9c6:	69f8      	ldr	r0, [r7, #28]
 800c9c8:	f000 fb18 	bl	800cffc <tcp_process>
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800c9d0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c9d4:	f113 0f0d 	cmn.w	r3, #13
 800c9d8:	f000 80d3 	beq.w	800cb82 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 800c9dc:	4b71      	ldr	r3, [pc, #452]	; (800cba4 <tcp_input+0x730>)
 800c9de:	781b      	ldrb	r3, [r3, #0]
 800c9e0:	f003 0308 	and.w	r3, r3, #8
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d015      	beq.n	800ca14 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800c9e8:	69fb      	ldr	r3, [r7, #28]
 800c9ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d008      	beq.n	800ca04 <tcp_input+0x590>
 800c9f2:	69fb      	ldr	r3, [r7, #28]
 800c9f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c9f8:	69fa      	ldr	r2, [r7, #28]
 800c9fa:	6912      	ldr	r2, [r2, #16]
 800c9fc:	f06f 010d 	mvn.w	r1, #13
 800ca00:	4610      	mov	r0, r2
 800ca02:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ca04:	69f9      	ldr	r1, [r7, #28]
 800ca06:	486c      	ldr	r0, [pc, #432]	; (800cbb8 <tcp_input+0x744>)
 800ca08:	f7ff fbbc 	bl	800c184 <tcp_pcb_remove>
        tcp_free(pcb);
 800ca0c:	69f8      	ldr	r0, [r7, #28]
 800ca0e:	f7fe f9a9 	bl	800ad64 <tcp_free>
 800ca12:	e0da      	b.n	800cbca <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800ca14:	2300      	movs	r3, #0
 800ca16:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800ca18:	4b63      	ldr	r3, [pc, #396]	; (800cba8 <tcp_input+0x734>)
 800ca1a:	881b      	ldrh	r3, [r3, #0]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d01d      	beq.n	800ca5c <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800ca20:	4b61      	ldr	r3, [pc, #388]	; (800cba8 <tcp_input+0x734>)
 800ca22:	881b      	ldrh	r3, [r3, #0]
 800ca24:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800ca26:	69fb      	ldr	r3, [r7, #28]
 800ca28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d00a      	beq.n	800ca46 <tcp_input+0x5d2>
 800ca30:	69fb      	ldr	r3, [r7, #28]
 800ca32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ca36:	69fa      	ldr	r2, [r7, #28]
 800ca38:	6910      	ldr	r0, [r2, #16]
 800ca3a:	89fa      	ldrh	r2, [r7, #14]
 800ca3c:	69f9      	ldr	r1, [r7, #28]
 800ca3e:	4798      	blx	r3
 800ca40:	4603      	mov	r3, r0
 800ca42:	74fb      	strb	r3, [r7, #19]
 800ca44:	e001      	b.n	800ca4a <tcp_input+0x5d6>
 800ca46:	2300      	movs	r3, #0
 800ca48:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800ca4a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ca4e:	f113 0f0d 	cmn.w	r3, #13
 800ca52:	f000 8098 	beq.w	800cb86 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 800ca56:	4b54      	ldr	r3, [pc, #336]	; (800cba8 <tcp_input+0x734>)
 800ca58:	2200      	movs	r2, #0
 800ca5a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800ca5c:	69f8      	ldr	r0, [r7, #28]
 800ca5e:	f000 f915 	bl	800cc8c <tcp_input_delayed_close>
 800ca62:	4603      	mov	r3, r0
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	f040 8090 	bne.w	800cb8a <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800ca6a:	4b4d      	ldr	r3, [pc, #308]	; (800cba0 <tcp_input+0x72c>)
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d041      	beq.n	800caf6 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800ca72:	69fb      	ldr	r3, [r7, #28]
 800ca74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d006      	beq.n	800ca88 <tcp_input+0x614>
 800ca7a:	4b50      	ldr	r3, [pc, #320]	; (800cbbc <tcp_input+0x748>)
 800ca7c:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800ca80:	494f      	ldr	r1, [pc, #316]	; (800cbc0 <tcp_input+0x74c>)
 800ca82:	4850      	ldr	r0, [pc, #320]	; (800cbc4 <tcp_input+0x750>)
 800ca84:	f006 fca0 	bl	80133c8 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800ca88:	69fb      	ldr	r3, [r7, #28]
 800ca8a:	8b5b      	ldrh	r3, [r3, #26]
 800ca8c:	f003 0310 	and.w	r3, r3, #16
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d008      	beq.n	800caa6 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800ca94:	4b42      	ldr	r3, [pc, #264]	; (800cba0 <tcp_input+0x72c>)
 800ca96:	681b      	ldr	r3, [r3, #0]
 800ca98:	4618      	mov	r0, r3
 800ca9a:	f7fd fe21 	bl	800a6e0 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800ca9e:	69f8      	ldr	r0, [r7, #28]
 800caa0:	f7fe fc48 	bl	800b334 <tcp_abort>
            goto aborted;
 800caa4:	e091      	b.n	800cbca <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800caa6:	69fb      	ldr	r3, [r7, #28]
 800caa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800caac:	2b00      	cmp	r3, #0
 800caae:	d00c      	beq.n	800caca <tcp_input+0x656>
 800cab0:	69fb      	ldr	r3, [r7, #28]
 800cab2:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800cab6:	69fb      	ldr	r3, [r7, #28]
 800cab8:	6918      	ldr	r0, [r3, #16]
 800caba:	4b39      	ldr	r3, [pc, #228]	; (800cba0 <tcp_input+0x72c>)
 800cabc:	681a      	ldr	r2, [r3, #0]
 800cabe:	2300      	movs	r3, #0
 800cac0:	69f9      	ldr	r1, [r7, #28]
 800cac2:	47a0      	blx	r4
 800cac4:	4603      	mov	r3, r0
 800cac6:	74fb      	strb	r3, [r7, #19]
 800cac8:	e008      	b.n	800cadc <tcp_input+0x668>
 800caca:	4b35      	ldr	r3, [pc, #212]	; (800cba0 <tcp_input+0x72c>)
 800cacc:	681a      	ldr	r2, [r3, #0]
 800cace:	2300      	movs	r3, #0
 800cad0:	69f9      	ldr	r1, [r7, #28]
 800cad2:	2000      	movs	r0, #0
 800cad4:	f7ff f95e 	bl	800bd94 <tcp_recv_null>
 800cad8:	4603      	mov	r3, r0
 800cada:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800cadc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cae0:	f113 0f0d 	cmn.w	r3, #13
 800cae4:	d053      	beq.n	800cb8e <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800cae6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800caea:	2b00      	cmp	r3, #0
 800caec:	d003      	beq.n	800caf6 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800caee:	4b2c      	ldr	r3, [pc, #176]	; (800cba0 <tcp_input+0x72c>)
 800caf0:	681a      	ldr	r2, [r3, #0]
 800caf2:	69fb      	ldr	r3, [r7, #28]
 800caf4:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800caf6:	4b2b      	ldr	r3, [pc, #172]	; (800cba4 <tcp_input+0x730>)
 800caf8:	781b      	ldrb	r3, [r3, #0]
 800cafa:	f003 0320 	and.w	r3, r3, #32
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d030      	beq.n	800cb64 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 800cb02:	69fb      	ldr	r3, [r7, #28]
 800cb04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d009      	beq.n	800cb1e <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800cb0a:	69fb      	ldr	r3, [r7, #28]
 800cb0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cb0e:	7b5a      	ldrb	r2, [r3, #13]
 800cb10:	69fb      	ldr	r3, [r7, #28]
 800cb12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cb14:	f042 0220 	orr.w	r2, r2, #32
 800cb18:	b2d2      	uxtb	r2, r2
 800cb1a:	735a      	strb	r2, [r3, #13]
 800cb1c:	e022      	b.n	800cb64 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800cb1e:	69fb      	ldr	r3, [r7, #28]
 800cb20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cb22:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800cb26:	d005      	beq.n	800cb34 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 800cb28:	69fb      	ldr	r3, [r7, #28]
 800cb2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cb2c:	3301      	adds	r3, #1
 800cb2e:	b29a      	uxth	r2, r3
 800cb30:	69fb      	ldr	r3, [r7, #28]
 800cb32:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800cb34:	69fb      	ldr	r3, [r7, #28]
 800cb36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d00b      	beq.n	800cb56 <tcp_input+0x6e2>
 800cb3e:	69fb      	ldr	r3, [r7, #28]
 800cb40:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 800cb44:	69fb      	ldr	r3, [r7, #28]
 800cb46:	6918      	ldr	r0, [r3, #16]
 800cb48:	2300      	movs	r3, #0
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	69f9      	ldr	r1, [r7, #28]
 800cb4e:	47a0      	blx	r4
 800cb50:	4603      	mov	r3, r0
 800cb52:	74fb      	strb	r3, [r7, #19]
 800cb54:	e001      	b.n	800cb5a <tcp_input+0x6e6>
 800cb56:	2300      	movs	r3, #0
 800cb58:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800cb5a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800cb5e:	f113 0f0d 	cmn.w	r3, #13
 800cb62:	d016      	beq.n	800cb92 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800cb64:	4b13      	ldr	r3, [pc, #76]	; (800cbb4 <tcp_input+0x740>)
 800cb66:	2200      	movs	r2, #0
 800cb68:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800cb6a:	69f8      	ldr	r0, [r7, #28]
 800cb6c:	f000 f88e 	bl	800cc8c <tcp_input_delayed_close>
 800cb70:	4603      	mov	r3, r0
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d128      	bne.n	800cbc8 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800cb76:	69f8      	ldr	r0, [r7, #28]
 800cb78:	f002 fac8 	bl	800f10c <tcp_output>
 800cb7c:	e025      	b.n	800cbca <tcp_input+0x756>
        goto aborted;
 800cb7e:	bf00      	nop
 800cb80:	e023      	b.n	800cbca <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800cb82:	bf00      	nop
 800cb84:	e021      	b.n	800cbca <tcp_input+0x756>
              goto aborted;
 800cb86:	bf00      	nop
 800cb88:	e01f      	b.n	800cbca <tcp_input+0x756>
          goto aborted;
 800cb8a:	bf00      	nop
 800cb8c:	e01d      	b.n	800cbca <tcp_input+0x756>
            goto aborted;
 800cb8e:	bf00      	nop
 800cb90:	e01b      	b.n	800cbca <tcp_input+0x756>
              goto aborted;
 800cb92:	bf00      	nop
 800cb94:	e019      	b.n	800cbca <tcp_input+0x756>
 800cb96:	bf00      	nop
 800cb98:	20008e68 	.word	0x20008e68
 800cb9c:	20008e78 	.word	0x20008e78
 800cba0:	20008e98 	.word	0x20008e98
 800cba4:	20008e95 	.word	0x20008e95
 800cba8:	20008e90 	.word	0x20008e90
 800cbac:	20008e94 	.word	0x20008e94
 800cbb0:	20008e92 	.word	0x20008e92
 800cbb4:	20008e9c 	.word	0x20008e9c
 800cbb8:	20008e5c 	.word	0x20008e5c
 800cbbc:	08015a48 	.word	0x08015a48
 800cbc0:	08015bfc 	.word	0x08015bfc
 800cbc4:	08015a94 	.word	0x08015a94
          goto aborted;
 800cbc8:	bf00      	nop
    tcp_input_pcb = NULL;
 800cbca:	4b27      	ldr	r3, [pc, #156]	; (800cc68 <tcp_input+0x7f4>)
 800cbcc:	2200      	movs	r2, #0
 800cbce:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800cbd0:	4b26      	ldr	r3, [pc, #152]	; (800cc6c <tcp_input+0x7f8>)
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800cbd6:	4b26      	ldr	r3, [pc, #152]	; (800cc70 <tcp_input+0x7fc>)
 800cbd8:	685b      	ldr	r3, [r3, #4]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d03f      	beq.n	800cc5e <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800cbde:	4b24      	ldr	r3, [pc, #144]	; (800cc70 <tcp_input+0x7fc>)
 800cbe0:	685b      	ldr	r3, [r3, #4]
 800cbe2:	4618      	mov	r0, r3
 800cbe4:	f7fd fd7c 	bl	800a6e0 <pbuf_free>
      inseg.p = NULL;
 800cbe8:	4b21      	ldr	r3, [pc, #132]	; (800cc70 <tcp_input+0x7fc>)
 800cbea:	2200      	movs	r2, #0
 800cbec:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800cbee:	e036      	b.n	800cc5e <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800cbf0:	4b20      	ldr	r3, [pc, #128]	; (800cc74 <tcp_input+0x800>)
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	899b      	ldrh	r3, [r3, #12]
 800cbf6:	b29b      	uxth	r3, r3
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	f7fc fabd 	bl	8009178 <lwip_htons>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	b2db      	uxtb	r3, r3
 800cc02:	f003 0304 	and.w	r3, r3, #4
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d118      	bne.n	800cc3c <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cc0a:	4b1b      	ldr	r3, [pc, #108]	; (800cc78 <tcp_input+0x804>)
 800cc0c:	6819      	ldr	r1, [r3, #0]
 800cc0e:	4b1b      	ldr	r3, [pc, #108]	; (800cc7c <tcp_input+0x808>)
 800cc10:	881b      	ldrh	r3, [r3, #0]
 800cc12:	461a      	mov	r2, r3
 800cc14:	4b1a      	ldr	r3, [pc, #104]	; (800cc80 <tcp_input+0x80c>)
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cc1a:	4b16      	ldr	r3, [pc, #88]	; (800cc74 <tcp_input+0x800>)
 800cc1c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cc1e:	885b      	ldrh	r3, [r3, #2]
 800cc20:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cc22:	4a14      	ldr	r2, [pc, #80]	; (800cc74 <tcp_input+0x800>)
 800cc24:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cc26:	8812      	ldrh	r2, [r2, #0]
 800cc28:	b292      	uxth	r2, r2
 800cc2a:	9202      	str	r2, [sp, #8]
 800cc2c:	9301      	str	r3, [sp, #4]
 800cc2e:	4b15      	ldr	r3, [pc, #84]	; (800cc84 <tcp_input+0x810>)
 800cc30:	9300      	str	r3, [sp, #0]
 800cc32:	4b15      	ldr	r3, [pc, #84]	; (800cc88 <tcp_input+0x814>)
 800cc34:	4602      	mov	r2, r0
 800cc36:	2000      	movs	r0, #0
 800cc38:	f003 f81c 	bl	800fc74 <tcp_rst>
    pbuf_free(p);
 800cc3c:	6878      	ldr	r0, [r7, #4]
 800cc3e:	f7fd fd4f 	bl	800a6e0 <pbuf_free>
  return;
 800cc42:	e00c      	b.n	800cc5e <tcp_input+0x7ea>
    goto dropped;
 800cc44:	bf00      	nop
 800cc46:	e006      	b.n	800cc56 <tcp_input+0x7e2>
    goto dropped;
 800cc48:	bf00      	nop
 800cc4a:	e004      	b.n	800cc56 <tcp_input+0x7e2>
    goto dropped;
 800cc4c:	bf00      	nop
 800cc4e:	e002      	b.n	800cc56 <tcp_input+0x7e2>
      goto dropped;
 800cc50:	bf00      	nop
 800cc52:	e000      	b.n	800cc56 <tcp_input+0x7e2>
      goto dropped;
 800cc54:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800cc56:	6878      	ldr	r0, [r7, #4]
 800cc58:	f7fd fd42 	bl	800a6e0 <pbuf_free>
 800cc5c:	e000      	b.n	800cc60 <tcp_input+0x7ec>
  return;
 800cc5e:	bf00      	nop
}
 800cc60:	3724      	adds	r7, #36	; 0x24
 800cc62:	46bd      	mov	sp, r7
 800cc64:	bd90      	pop	{r4, r7, pc}
 800cc66:	bf00      	nop
 800cc68:	20008e9c 	.word	0x20008e9c
 800cc6c:	20008e98 	.word	0x20008e98
 800cc70:	20008e68 	.word	0x20008e68
 800cc74:	20008e78 	.word	0x20008e78
 800cc78:	20008e8c 	.word	0x20008e8c
 800cc7c:	20008e92 	.word	0x20008e92
 800cc80:	20008e88 	.word	0x20008e88
 800cc84:	20003730 	.word	0x20003730
 800cc88:	20003734 	.word	0x20003734

0800cc8c <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b082      	sub	sp, #8
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d106      	bne.n	800cca8 <tcp_input_delayed_close+0x1c>
 800cc9a:	4b17      	ldr	r3, [pc, #92]	; (800ccf8 <tcp_input_delayed_close+0x6c>)
 800cc9c:	f240 225a 	movw	r2, #602	; 0x25a
 800cca0:	4916      	ldr	r1, [pc, #88]	; (800ccfc <tcp_input_delayed_close+0x70>)
 800cca2:	4817      	ldr	r0, [pc, #92]	; (800cd00 <tcp_input_delayed_close+0x74>)
 800cca4:	f006 fb90 	bl	80133c8 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800cca8:	4b16      	ldr	r3, [pc, #88]	; (800cd04 <tcp_input_delayed_close+0x78>)
 800ccaa:	781b      	ldrb	r3, [r3, #0]
 800ccac:	f003 0310 	and.w	r3, r3, #16
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d01c      	beq.n	800ccee <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	8b5b      	ldrh	r3, [r3, #26]
 800ccb8:	f003 0310 	and.w	r3, r3, #16
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d10d      	bne.n	800ccdc <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d008      	beq.n	800ccdc <tcp_input_delayed_close+0x50>
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ccd0:	687a      	ldr	r2, [r7, #4]
 800ccd2:	6912      	ldr	r2, [r2, #16]
 800ccd4:	f06f 010e 	mvn.w	r1, #14
 800ccd8:	4610      	mov	r0, r2
 800ccda:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ccdc:	6879      	ldr	r1, [r7, #4]
 800ccde:	480a      	ldr	r0, [pc, #40]	; (800cd08 <tcp_input_delayed_close+0x7c>)
 800cce0:	f7ff fa50 	bl	800c184 <tcp_pcb_remove>
    tcp_free(pcb);
 800cce4:	6878      	ldr	r0, [r7, #4]
 800cce6:	f7fe f83d 	bl	800ad64 <tcp_free>
    return 1;
 800ccea:	2301      	movs	r3, #1
 800ccec:	e000      	b.n	800ccf0 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800ccee:	2300      	movs	r3, #0
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	3708      	adds	r7, #8
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	bd80      	pop	{r7, pc}
 800ccf8:	08015a48 	.word	0x08015a48
 800ccfc:	08015c18 	.word	0x08015c18
 800cd00:	08015a94 	.word	0x08015a94
 800cd04:	20008e95 	.word	0x20008e95
 800cd08:	20008e5c 	.word	0x20008e5c

0800cd0c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800cd0c:	b590      	push	{r4, r7, lr}
 800cd0e:	b08b      	sub	sp, #44	; 0x2c
 800cd10:	af04      	add	r7, sp, #16
 800cd12:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800cd14:	4b6f      	ldr	r3, [pc, #444]	; (800ced4 <tcp_listen_input+0x1c8>)
 800cd16:	781b      	ldrb	r3, [r3, #0]
 800cd18:	f003 0304 	and.w	r3, r3, #4
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	f040 80d2 	bne.w	800cec6 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d106      	bne.n	800cd36 <tcp_listen_input+0x2a>
 800cd28:	4b6b      	ldr	r3, [pc, #428]	; (800ced8 <tcp_listen_input+0x1cc>)
 800cd2a:	f240 2281 	movw	r2, #641	; 0x281
 800cd2e:	496b      	ldr	r1, [pc, #428]	; (800cedc <tcp_listen_input+0x1d0>)
 800cd30:	486b      	ldr	r0, [pc, #428]	; (800cee0 <tcp_listen_input+0x1d4>)
 800cd32:	f006 fb49 	bl	80133c8 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800cd36:	4b67      	ldr	r3, [pc, #412]	; (800ced4 <tcp_listen_input+0x1c8>)
 800cd38:	781b      	ldrb	r3, [r3, #0]
 800cd3a:	f003 0310 	and.w	r3, r3, #16
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d019      	beq.n	800cd76 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cd42:	4b68      	ldr	r3, [pc, #416]	; (800cee4 <tcp_listen_input+0x1d8>)
 800cd44:	6819      	ldr	r1, [r3, #0]
 800cd46:	4b68      	ldr	r3, [pc, #416]	; (800cee8 <tcp_listen_input+0x1dc>)
 800cd48:	881b      	ldrh	r3, [r3, #0]
 800cd4a:	461a      	mov	r2, r3
 800cd4c:	4b67      	ldr	r3, [pc, #412]	; (800ceec <tcp_listen_input+0x1e0>)
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cd52:	4b67      	ldr	r3, [pc, #412]	; (800cef0 <tcp_listen_input+0x1e4>)
 800cd54:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cd56:	885b      	ldrh	r3, [r3, #2]
 800cd58:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cd5a:	4a65      	ldr	r2, [pc, #404]	; (800cef0 <tcp_listen_input+0x1e4>)
 800cd5c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cd5e:	8812      	ldrh	r2, [r2, #0]
 800cd60:	b292      	uxth	r2, r2
 800cd62:	9202      	str	r2, [sp, #8]
 800cd64:	9301      	str	r3, [sp, #4]
 800cd66:	4b63      	ldr	r3, [pc, #396]	; (800cef4 <tcp_listen_input+0x1e8>)
 800cd68:	9300      	str	r3, [sp, #0]
 800cd6a:	4b63      	ldr	r3, [pc, #396]	; (800cef8 <tcp_listen_input+0x1ec>)
 800cd6c:	4602      	mov	r2, r0
 800cd6e:	6878      	ldr	r0, [r7, #4]
 800cd70:	f002 ff80 	bl	800fc74 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800cd74:	e0a9      	b.n	800ceca <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800cd76:	4b57      	ldr	r3, [pc, #348]	; (800ced4 <tcp_listen_input+0x1c8>)
 800cd78:	781b      	ldrb	r3, [r3, #0]
 800cd7a:	f003 0302 	and.w	r3, r3, #2
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	f000 80a3 	beq.w	800ceca <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	7d5b      	ldrb	r3, [r3, #21]
 800cd88:	4618      	mov	r0, r3
 800cd8a:	f7ff f927 	bl	800bfdc <tcp_alloc>
 800cd8e:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800cd90:	697b      	ldr	r3, [r7, #20]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	d111      	bne.n	800cdba <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	699b      	ldr	r3, [r3, #24]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d00a      	beq.n	800cdb4 <tcp_listen_input+0xa8>
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	699b      	ldr	r3, [r3, #24]
 800cda2:	687a      	ldr	r2, [r7, #4]
 800cda4:	6910      	ldr	r0, [r2, #16]
 800cda6:	f04f 32ff 	mov.w	r2, #4294967295
 800cdaa:	2100      	movs	r1, #0
 800cdac:	4798      	blx	r3
 800cdae:	4603      	mov	r3, r0
 800cdb0:	73bb      	strb	r3, [r7, #14]
      return;
 800cdb2:	e08b      	b.n	800cecc <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800cdb4:	23f0      	movs	r3, #240	; 0xf0
 800cdb6:	73bb      	strb	r3, [r7, #14]
      return;
 800cdb8:	e088      	b.n	800cecc <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800cdba:	4b50      	ldr	r3, [pc, #320]	; (800cefc <tcp_listen_input+0x1f0>)
 800cdbc:	695a      	ldr	r2, [r3, #20]
 800cdbe:	697b      	ldr	r3, [r7, #20]
 800cdc0:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800cdc2:	4b4e      	ldr	r3, [pc, #312]	; (800cefc <tcp_listen_input+0x1f0>)
 800cdc4:	691a      	ldr	r2, [r3, #16]
 800cdc6:	697b      	ldr	r3, [r7, #20]
 800cdc8:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	8ada      	ldrh	r2, [r3, #22]
 800cdce:	697b      	ldr	r3, [r7, #20]
 800cdd0:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800cdd2:	4b47      	ldr	r3, [pc, #284]	; (800cef0 <tcp_listen_input+0x1e4>)
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	881b      	ldrh	r3, [r3, #0]
 800cdd8:	b29a      	uxth	r2, r3
 800cdda:	697b      	ldr	r3, [r7, #20]
 800cddc:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800cdde:	697b      	ldr	r3, [r7, #20]
 800cde0:	2203      	movs	r2, #3
 800cde2:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800cde4:	4b41      	ldr	r3, [pc, #260]	; (800ceec <tcp_listen_input+0x1e0>)
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	1c5a      	adds	r2, r3, #1
 800cdea:	697b      	ldr	r3, [r7, #20]
 800cdec:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800cdee:	697b      	ldr	r3, [r7, #20]
 800cdf0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800cdf2:	697b      	ldr	r3, [r7, #20]
 800cdf4:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800cdf6:	6978      	ldr	r0, [r7, #20]
 800cdf8:	f7ff fa58 	bl	800c2ac <tcp_next_iss>
 800cdfc:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800cdfe:	697b      	ldr	r3, [r7, #20]
 800ce00:	693a      	ldr	r2, [r7, #16]
 800ce02:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 800ce04:	697b      	ldr	r3, [r7, #20]
 800ce06:	693a      	ldr	r2, [r7, #16]
 800ce08:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 800ce0a:	697b      	ldr	r3, [r7, #20]
 800ce0c:	693a      	ldr	r2, [r7, #16]
 800ce0e:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 800ce10:	697b      	ldr	r3, [r7, #20]
 800ce12:	693a      	ldr	r2, [r7, #16]
 800ce14:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800ce16:	4b35      	ldr	r3, [pc, #212]	; (800ceec <tcp_listen_input+0x1e0>)
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	1e5a      	subs	r2, r3, #1
 800ce1c:	697b      	ldr	r3, [r7, #20]
 800ce1e:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	691a      	ldr	r2, [r3, #16]
 800ce24:	697b      	ldr	r3, [r7, #20]
 800ce26:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800ce28:	697b      	ldr	r3, [r7, #20]
 800ce2a:	687a      	ldr	r2, [r7, #4]
 800ce2c:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	7a5b      	ldrb	r3, [r3, #9]
 800ce32:	f003 030c 	and.w	r3, r3, #12
 800ce36:	b2da      	uxtb	r2, r3
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	7a1a      	ldrb	r2, [r3, #8]
 800ce40:	697b      	ldr	r3, [r7, #20]
 800ce42:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800ce44:	4b2e      	ldr	r3, [pc, #184]	; (800cf00 <tcp_listen_input+0x1f4>)
 800ce46:	681a      	ldr	r2, [r3, #0]
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	60da      	str	r2, [r3, #12]
 800ce4c:	4a2c      	ldr	r2, [pc, #176]	; (800cf00 <tcp_listen_input+0x1f4>)
 800ce4e:	697b      	ldr	r3, [r7, #20]
 800ce50:	6013      	str	r3, [r2, #0]
 800ce52:	f003 f8d1 	bl	800fff8 <tcp_timer_needed>
 800ce56:	4b2b      	ldr	r3, [pc, #172]	; (800cf04 <tcp_listen_input+0x1f8>)
 800ce58:	2201      	movs	r2, #1
 800ce5a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800ce5c:	6978      	ldr	r0, [r7, #20]
 800ce5e:	f001 fd8f 	bl	800e980 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800ce62:	4b23      	ldr	r3, [pc, #140]	; (800cef0 <tcp_listen_input+0x1e4>)
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	89db      	ldrh	r3, [r3, #14]
 800ce68:	b29a      	uxth	r2, r3
 800ce6a:	697b      	ldr	r3, [r7, #20]
 800ce6c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800ce70:	697b      	ldr	r3, [r7, #20]
 800ce72:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800ce76:	697b      	ldr	r3, [r7, #20]
 800ce78:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800ce7c:	697b      	ldr	r3, [r7, #20]
 800ce7e:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800ce80:	697b      	ldr	r3, [r7, #20]
 800ce82:	3304      	adds	r3, #4
 800ce84:	4618      	mov	r0, r3
 800ce86:	f005 f84f 	bl	8011f28 <ip4_route>
 800ce8a:	4601      	mov	r1, r0
 800ce8c:	697b      	ldr	r3, [r7, #20]
 800ce8e:	3304      	adds	r3, #4
 800ce90:	461a      	mov	r2, r3
 800ce92:	4620      	mov	r0, r4
 800ce94:	f7ff fa30 	bl	800c2f8 <tcp_eff_send_mss_netif>
 800ce98:	4603      	mov	r3, r0
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	697b      	ldr	r3, [r7, #20]
 800ce9e:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800cea0:	2112      	movs	r1, #18
 800cea2:	6978      	ldr	r0, [r7, #20]
 800cea4:	f002 f844 	bl	800ef30 <tcp_enqueue_flags>
 800cea8:	4603      	mov	r3, r0
 800ceaa:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800ceac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d004      	beq.n	800cebe <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800ceb4:	2100      	movs	r1, #0
 800ceb6:	6978      	ldr	r0, [r7, #20]
 800ceb8:	f7fe f97e 	bl	800b1b8 <tcp_abandon>
      return;
 800cebc:	e006      	b.n	800cecc <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800cebe:	6978      	ldr	r0, [r7, #20]
 800cec0:	f002 f924 	bl	800f10c <tcp_output>
  return;
 800cec4:	e001      	b.n	800ceca <tcp_listen_input+0x1be>
    return;
 800cec6:	bf00      	nop
 800cec8:	e000      	b.n	800cecc <tcp_listen_input+0x1c0>
  return;
 800ceca:	bf00      	nop
}
 800cecc:	371c      	adds	r7, #28
 800cece:	46bd      	mov	sp, r7
 800ced0:	bd90      	pop	{r4, r7, pc}
 800ced2:	bf00      	nop
 800ced4:	20008e94 	.word	0x20008e94
 800ced8:	08015a48 	.word	0x08015a48
 800cedc:	08015c40 	.word	0x08015c40
 800cee0:	08015a94 	.word	0x08015a94
 800cee4:	20008e8c 	.word	0x20008e8c
 800cee8:	20008e92 	.word	0x20008e92
 800ceec:	20008e88 	.word	0x20008e88
 800cef0:	20008e78 	.word	0x20008e78
 800cef4:	20003730 	.word	0x20003730
 800cef8:	20003734 	.word	0x20003734
 800cefc:	20003720 	.word	0x20003720
 800cf00:	20008e5c 	.word	0x20008e5c
 800cf04:	20008e64 	.word	0x20008e64

0800cf08 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b086      	sub	sp, #24
 800cf0c:	af04      	add	r7, sp, #16
 800cf0e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800cf10:	4b2f      	ldr	r3, [pc, #188]	; (800cfd0 <tcp_timewait_input+0xc8>)
 800cf12:	781b      	ldrb	r3, [r3, #0]
 800cf14:	f003 0304 	and.w	r3, r3, #4
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d153      	bne.n	800cfc4 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d106      	bne.n	800cf30 <tcp_timewait_input+0x28>
 800cf22:	4b2c      	ldr	r3, [pc, #176]	; (800cfd4 <tcp_timewait_input+0xcc>)
 800cf24:	f240 22ee 	movw	r2, #750	; 0x2ee
 800cf28:	492b      	ldr	r1, [pc, #172]	; (800cfd8 <tcp_timewait_input+0xd0>)
 800cf2a:	482c      	ldr	r0, [pc, #176]	; (800cfdc <tcp_timewait_input+0xd4>)
 800cf2c:	f006 fa4c 	bl	80133c8 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800cf30:	4b27      	ldr	r3, [pc, #156]	; (800cfd0 <tcp_timewait_input+0xc8>)
 800cf32:	781b      	ldrb	r3, [r3, #0]
 800cf34:	f003 0302 	and.w	r3, r3, #2
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d02a      	beq.n	800cf92 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800cf3c:	4b28      	ldr	r3, [pc, #160]	; (800cfe0 <tcp_timewait_input+0xd8>)
 800cf3e:	681a      	ldr	r2, [r3, #0]
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf44:	1ad3      	subs	r3, r2, r3
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	db2d      	blt.n	800cfa6 <tcp_timewait_input+0x9e>
 800cf4a:	4b25      	ldr	r3, [pc, #148]	; (800cfe0 <tcp_timewait_input+0xd8>)
 800cf4c:	681a      	ldr	r2, [r3, #0]
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf52:	6879      	ldr	r1, [r7, #4]
 800cf54:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800cf56:	440b      	add	r3, r1
 800cf58:	1ad3      	subs	r3, r2, r3
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	dc23      	bgt.n	800cfa6 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cf5e:	4b21      	ldr	r3, [pc, #132]	; (800cfe4 <tcp_timewait_input+0xdc>)
 800cf60:	6819      	ldr	r1, [r3, #0]
 800cf62:	4b21      	ldr	r3, [pc, #132]	; (800cfe8 <tcp_timewait_input+0xe0>)
 800cf64:	881b      	ldrh	r3, [r3, #0]
 800cf66:	461a      	mov	r2, r3
 800cf68:	4b1d      	ldr	r3, [pc, #116]	; (800cfe0 <tcp_timewait_input+0xd8>)
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cf6e:	4b1f      	ldr	r3, [pc, #124]	; (800cfec <tcp_timewait_input+0xe4>)
 800cf70:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cf72:	885b      	ldrh	r3, [r3, #2]
 800cf74:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800cf76:	4a1d      	ldr	r2, [pc, #116]	; (800cfec <tcp_timewait_input+0xe4>)
 800cf78:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800cf7a:	8812      	ldrh	r2, [r2, #0]
 800cf7c:	b292      	uxth	r2, r2
 800cf7e:	9202      	str	r2, [sp, #8]
 800cf80:	9301      	str	r3, [sp, #4]
 800cf82:	4b1b      	ldr	r3, [pc, #108]	; (800cff0 <tcp_timewait_input+0xe8>)
 800cf84:	9300      	str	r3, [sp, #0]
 800cf86:	4b1b      	ldr	r3, [pc, #108]	; (800cff4 <tcp_timewait_input+0xec>)
 800cf88:	4602      	mov	r2, r0
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f002 fe72 	bl	800fc74 <tcp_rst>
      return;
 800cf90:	e01b      	b.n	800cfca <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800cf92:	4b0f      	ldr	r3, [pc, #60]	; (800cfd0 <tcp_timewait_input+0xc8>)
 800cf94:	781b      	ldrb	r3, [r3, #0]
 800cf96:	f003 0301 	and.w	r3, r3, #1
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d003      	beq.n	800cfa6 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800cf9e:	4b16      	ldr	r3, [pc, #88]	; (800cff8 <tcp_timewait_input+0xf0>)
 800cfa0:	681a      	ldr	r2, [r3, #0]
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800cfa6:	4b10      	ldr	r3, [pc, #64]	; (800cfe8 <tcp_timewait_input+0xe0>)
 800cfa8:	881b      	ldrh	r3, [r3, #0]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d00c      	beq.n	800cfc8 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	8b5b      	ldrh	r3, [r3, #26]
 800cfb2:	f043 0302 	orr.w	r3, r3, #2
 800cfb6:	b29a      	uxth	r2, r3
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800cfbc:	6878      	ldr	r0, [r7, #4]
 800cfbe:	f002 f8a5 	bl	800f10c <tcp_output>
  }
  return;
 800cfc2:	e001      	b.n	800cfc8 <tcp_timewait_input+0xc0>
    return;
 800cfc4:	bf00      	nop
 800cfc6:	e000      	b.n	800cfca <tcp_timewait_input+0xc2>
  return;
 800cfc8:	bf00      	nop
}
 800cfca:	3708      	adds	r7, #8
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	bd80      	pop	{r7, pc}
 800cfd0:	20008e94 	.word	0x20008e94
 800cfd4:	08015a48 	.word	0x08015a48
 800cfd8:	08015c60 	.word	0x08015c60
 800cfdc:	08015a94 	.word	0x08015a94
 800cfe0:	20008e88 	.word	0x20008e88
 800cfe4:	20008e8c 	.word	0x20008e8c
 800cfe8:	20008e92 	.word	0x20008e92
 800cfec:	20008e78 	.word	0x20008e78
 800cff0:	20003730 	.word	0x20003730
 800cff4:	20003734 	.word	0x20003734
 800cff8:	20008e50 	.word	0x20008e50

0800cffc <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800cffc:	b590      	push	{r4, r7, lr}
 800cffe:	b08d      	sub	sp, #52	; 0x34
 800d000:	af04      	add	r7, sp, #16
 800d002:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800d004:	2300      	movs	r3, #0
 800d006:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800d008:	2300      	movs	r3, #0
 800d00a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d106      	bne.n	800d020 <tcp_process+0x24>
 800d012:	4b9d      	ldr	r3, [pc, #628]	; (800d288 <tcp_process+0x28c>)
 800d014:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800d018:	499c      	ldr	r1, [pc, #624]	; (800d28c <tcp_process+0x290>)
 800d01a:	489d      	ldr	r0, [pc, #628]	; (800d290 <tcp_process+0x294>)
 800d01c:	f006 f9d4 	bl	80133c8 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800d020:	4b9c      	ldr	r3, [pc, #624]	; (800d294 <tcp_process+0x298>)
 800d022:	781b      	ldrb	r3, [r3, #0]
 800d024:	f003 0304 	and.w	r3, r3, #4
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d04e      	beq.n	800d0ca <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	7d1b      	ldrb	r3, [r3, #20]
 800d030:	2b02      	cmp	r3, #2
 800d032:	d108      	bne.n	800d046 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d038:	4b97      	ldr	r3, [pc, #604]	; (800d298 <tcp_process+0x29c>)
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	429a      	cmp	r2, r3
 800d03e:	d123      	bne.n	800d088 <tcp_process+0x8c>
        acceptable = 1;
 800d040:	2301      	movs	r3, #1
 800d042:	76fb      	strb	r3, [r7, #27]
 800d044:	e020      	b.n	800d088 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d04a:	4b94      	ldr	r3, [pc, #592]	; (800d29c <tcp_process+0x2a0>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	429a      	cmp	r2, r3
 800d050:	d102      	bne.n	800d058 <tcp_process+0x5c>
        acceptable = 1;
 800d052:	2301      	movs	r3, #1
 800d054:	76fb      	strb	r3, [r7, #27]
 800d056:	e017      	b.n	800d088 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800d058:	4b90      	ldr	r3, [pc, #576]	; (800d29c <tcp_process+0x2a0>)
 800d05a:	681a      	ldr	r2, [r3, #0]
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d060:	1ad3      	subs	r3, r2, r3
 800d062:	2b00      	cmp	r3, #0
 800d064:	db10      	blt.n	800d088 <tcp_process+0x8c>
 800d066:	4b8d      	ldr	r3, [pc, #564]	; (800d29c <tcp_process+0x2a0>)
 800d068:	681a      	ldr	r2, [r3, #0]
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d06e:	6879      	ldr	r1, [r7, #4]
 800d070:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800d072:	440b      	add	r3, r1
 800d074:	1ad3      	subs	r3, r2, r3
 800d076:	2b00      	cmp	r3, #0
 800d078:	dc06      	bgt.n	800d088 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	8b5b      	ldrh	r3, [r3, #26]
 800d07e:	f043 0302 	orr.w	r3, r3, #2
 800d082:	b29a      	uxth	r2, r3
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800d088:	7efb      	ldrb	r3, [r7, #27]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d01b      	beq.n	800d0c6 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	7d1b      	ldrb	r3, [r3, #20]
 800d092:	2b00      	cmp	r3, #0
 800d094:	d106      	bne.n	800d0a4 <tcp_process+0xa8>
 800d096:	4b7c      	ldr	r3, [pc, #496]	; (800d288 <tcp_process+0x28c>)
 800d098:	f44f 724e 	mov.w	r2, #824	; 0x338
 800d09c:	4980      	ldr	r1, [pc, #512]	; (800d2a0 <tcp_process+0x2a4>)
 800d09e:	487c      	ldr	r0, [pc, #496]	; (800d290 <tcp_process+0x294>)
 800d0a0:	f006 f992 	bl	80133c8 <iprintf>
      recv_flags |= TF_RESET;
 800d0a4:	4b7f      	ldr	r3, [pc, #508]	; (800d2a4 <tcp_process+0x2a8>)
 800d0a6:	781b      	ldrb	r3, [r3, #0]
 800d0a8:	f043 0308 	orr.w	r3, r3, #8
 800d0ac:	b2da      	uxtb	r2, r3
 800d0ae:	4b7d      	ldr	r3, [pc, #500]	; (800d2a4 <tcp_process+0x2a8>)
 800d0b0:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	8b5b      	ldrh	r3, [r3, #26]
 800d0b6:	f023 0301 	bic.w	r3, r3, #1
 800d0ba:	b29a      	uxth	r2, r3
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800d0c0:	f06f 030d 	mvn.w	r3, #13
 800d0c4:	e37a      	b.n	800d7bc <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	e378      	b.n	800d7bc <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800d0ca:	4b72      	ldr	r3, [pc, #456]	; (800d294 <tcp_process+0x298>)
 800d0cc:	781b      	ldrb	r3, [r3, #0]
 800d0ce:	f003 0302 	and.w	r3, r3, #2
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d010      	beq.n	800d0f8 <tcp_process+0xfc>
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	7d1b      	ldrb	r3, [r3, #20]
 800d0da:	2b02      	cmp	r3, #2
 800d0dc:	d00c      	beq.n	800d0f8 <tcp_process+0xfc>
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	7d1b      	ldrb	r3, [r3, #20]
 800d0e2:	2b03      	cmp	r3, #3
 800d0e4:	d008      	beq.n	800d0f8 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	8b5b      	ldrh	r3, [r3, #26]
 800d0ea:	f043 0302 	orr.w	r3, r3, #2
 800d0ee:	b29a      	uxth	r2, r3
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	e361      	b.n	800d7bc <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	8b5b      	ldrh	r3, [r3, #26]
 800d0fc:	f003 0310 	and.w	r3, r3, #16
 800d100:	2b00      	cmp	r3, #0
 800d102:	d103      	bne.n	800d10c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800d104:	4b68      	ldr	r3, [pc, #416]	; (800d2a8 <tcp_process+0x2ac>)
 800d106:	681a      	ldr	r2, [r3, #0]
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2200      	movs	r2, #0
 800d110:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	2200      	movs	r2, #0
 800d118:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 800d11c:	6878      	ldr	r0, [r7, #4]
 800d11e:	f001 fc2f 	bl	800e980 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	7d1b      	ldrb	r3, [r3, #20]
 800d126:	3b02      	subs	r3, #2
 800d128:	2b07      	cmp	r3, #7
 800d12a:	f200 8337 	bhi.w	800d79c <tcp_process+0x7a0>
 800d12e:	a201      	add	r2, pc, #4	; (adr r2, 800d134 <tcp_process+0x138>)
 800d130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d134:	0800d155 	.word	0x0800d155
 800d138:	0800d385 	.word	0x0800d385
 800d13c:	0800d4fd 	.word	0x0800d4fd
 800d140:	0800d527 	.word	0x0800d527
 800d144:	0800d64b 	.word	0x0800d64b
 800d148:	0800d4fd 	.word	0x0800d4fd
 800d14c:	0800d6d7 	.word	0x0800d6d7
 800d150:	0800d767 	.word	0x0800d767
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800d154:	4b4f      	ldr	r3, [pc, #316]	; (800d294 <tcp_process+0x298>)
 800d156:	781b      	ldrb	r3, [r3, #0]
 800d158:	f003 0310 	and.w	r3, r3, #16
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	f000 80e4 	beq.w	800d32a <tcp_process+0x32e>
 800d162:	4b4c      	ldr	r3, [pc, #304]	; (800d294 <tcp_process+0x298>)
 800d164:	781b      	ldrb	r3, [r3, #0]
 800d166:	f003 0302 	and.w	r3, r3, #2
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	f000 80dd 	beq.w	800d32a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d174:	1c5a      	adds	r2, r3, #1
 800d176:	4b48      	ldr	r3, [pc, #288]	; (800d298 <tcp_process+0x29c>)
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	429a      	cmp	r2, r3
 800d17c:	f040 80d5 	bne.w	800d32a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800d180:	4b46      	ldr	r3, [pc, #280]	; (800d29c <tcp_process+0x2a0>)
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	1c5a      	adds	r2, r3, #1
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 800d192:	4b41      	ldr	r3, [pc, #260]	; (800d298 <tcp_process+0x29c>)
 800d194:	681a      	ldr	r2, [r3, #0]
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800d19a:	4b44      	ldr	r3, [pc, #272]	; (800d2ac <tcp_process+0x2b0>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	89db      	ldrh	r3, [r3, #14]
 800d1a0:	b29a      	uxth	r2, r3
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800d1b4:	4b39      	ldr	r3, [pc, #228]	; (800d29c <tcp_process+0x2a0>)
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	1e5a      	subs	r2, r3, #1
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	2204      	movs	r2, #4
 800d1c2:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	3304      	adds	r3, #4
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	f004 feab 	bl	8011f28 <ip4_route>
 800d1d2:	4601      	mov	r1, r0
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	3304      	adds	r3, #4
 800d1d8:	461a      	mov	r2, r3
 800d1da:	4620      	mov	r0, r4
 800d1dc:	f7ff f88c 	bl	800c2f8 <tcp_eff_send_mss_netif>
 800d1e0:	4603      	mov	r3, r0
 800d1e2:	461a      	mov	r2, r3
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d1ec:	009a      	lsls	r2, r3, #2
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d1f2:	005b      	lsls	r3, r3, #1
 800d1f4:	f241 111c 	movw	r1, #4380	; 0x111c
 800d1f8:	428b      	cmp	r3, r1
 800d1fa:	bf38      	it	cc
 800d1fc:	460b      	movcc	r3, r1
 800d1fe:	429a      	cmp	r2, r3
 800d200:	d204      	bcs.n	800d20c <tcp_process+0x210>
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d206:	009b      	lsls	r3, r3, #2
 800d208:	b29b      	uxth	r3, r3
 800d20a:	e00d      	b.n	800d228 <tcp_process+0x22c>
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d210:	005b      	lsls	r3, r3, #1
 800d212:	f241 121c 	movw	r2, #4380	; 0x111c
 800d216:	4293      	cmp	r3, r2
 800d218:	d904      	bls.n	800d224 <tcp_process+0x228>
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d21e:	005b      	lsls	r3, r3, #1
 800d220:	b29b      	uxth	r3, r3
 800d222:	e001      	b.n	800d228 <tcp_process+0x22c>
 800d224:	f241 131c 	movw	r3, #4380	; 0x111c
 800d228:	687a      	ldr	r2, [r7, #4]
 800d22a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800d234:	2b00      	cmp	r3, #0
 800d236:	d106      	bne.n	800d246 <tcp_process+0x24a>
 800d238:	4b13      	ldr	r3, [pc, #76]	; (800d288 <tcp_process+0x28c>)
 800d23a:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800d23e:	491c      	ldr	r1, [pc, #112]	; (800d2b0 <tcp_process+0x2b4>)
 800d240:	4813      	ldr	r0, [pc, #76]	; (800d290 <tcp_process+0x294>)
 800d242:	f006 f8c1 	bl	80133c8 <iprintf>
        --pcb->snd_queuelen;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800d24c:	3b01      	subs	r3, #1
 800d24e:	b29a      	uxth	r2, r3
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d25a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800d25c:	69fb      	ldr	r3, [r7, #28]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d12a      	bne.n	800d2b8 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d266:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800d268:	69fb      	ldr	r3, [r7, #28]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d106      	bne.n	800d27c <tcp_process+0x280>
 800d26e:	4b06      	ldr	r3, [pc, #24]	; (800d288 <tcp_process+0x28c>)
 800d270:	f44f 725d 	mov.w	r2, #884	; 0x374
 800d274:	490f      	ldr	r1, [pc, #60]	; (800d2b4 <tcp_process+0x2b8>)
 800d276:	4806      	ldr	r0, [pc, #24]	; (800d290 <tcp_process+0x294>)
 800d278:	f006 f8a6 	bl	80133c8 <iprintf>
          pcb->unsent = rseg->next;
 800d27c:	69fb      	ldr	r3, [r7, #28]
 800d27e:	681a      	ldr	r2, [r3, #0]
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	66da      	str	r2, [r3, #108]	; 0x6c
 800d284:	e01c      	b.n	800d2c0 <tcp_process+0x2c4>
 800d286:	bf00      	nop
 800d288:	08015a48 	.word	0x08015a48
 800d28c:	08015c80 	.word	0x08015c80
 800d290:	08015a94 	.word	0x08015a94
 800d294:	20008e94 	.word	0x20008e94
 800d298:	20008e8c 	.word	0x20008e8c
 800d29c:	20008e88 	.word	0x20008e88
 800d2a0:	08015c9c 	.word	0x08015c9c
 800d2a4:	20008e95 	.word	0x20008e95
 800d2a8:	20008e50 	.word	0x20008e50
 800d2ac:	20008e78 	.word	0x20008e78
 800d2b0:	08015cbc 	.word	0x08015cbc
 800d2b4:	08015cd4 	.word	0x08015cd4
        } else {
          pcb->unacked = rseg->next;
 800d2b8:	69fb      	ldr	r3, [r7, #28]
 800d2ba:	681a      	ldr	r2, [r3, #0]
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 800d2c0:	69f8      	ldr	r0, [r7, #28]
 800d2c2:	f7fe fd22 	bl	800bd0a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d104      	bne.n	800d2d8 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d2d4:	861a      	strh	r2, [r3, #48]	; 0x30
 800d2d6:	e006      	b.n	800d2e6 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	2200      	movs	r2, #0
 800d2dc:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d00a      	beq.n	800d306 <tcp_process+0x30a>
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d2f6:	687a      	ldr	r2, [r7, #4]
 800d2f8:	6910      	ldr	r0, [r2, #16]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	6879      	ldr	r1, [r7, #4]
 800d2fe:	4798      	blx	r3
 800d300:	4603      	mov	r3, r0
 800d302:	76bb      	strb	r3, [r7, #26]
 800d304:	e001      	b.n	800d30a <tcp_process+0x30e>
 800d306:	2300      	movs	r3, #0
 800d308:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800d30a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800d30e:	f113 0f0d 	cmn.w	r3, #13
 800d312:	d102      	bne.n	800d31a <tcp_process+0x31e>
          return ERR_ABRT;
 800d314:	f06f 030c 	mvn.w	r3, #12
 800d318:	e250      	b.n	800d7bc <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	8b5b      	ldrh	r3, [r3, #26]
 800d31e:	f043 0302 	orr.w	r3, r3, #2
 800d322:	b29a      	uxth	r2, r3
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800d328:	e23a      	b.n	800d7a0 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800d32a:	4b98      	ldr	r3, [pc, #608]	; (800d58c <tcp_process+0x590>)
 800d32c:	781b      	ldrb	r3, [r3, #0]
 800d32e:	f003 0310 	and.w	r3, r3, #16
 800d332:	2b00      	cmp	r3, #0
 800d334:	f000 8234 	beq.w	800d7a0 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d338:	4b95      	ldr	r3, [pc, #596]	; (800d590 <tcp_process+0x594>)
 800d33a:	6819      	ldr	r1, [r3, #0]
 800d33c:	4b95      	ldr	r3, [pc, #596]	; (800d594 <tcp_process+0x598>)
 800d33e:	881b      	ldrh	r3, [r3, #0]
 800d340:	461a      	mov	r2, r3
 800d342:	4b95      	ldr	r3, [pc, #596]	; (800d598 <tcp_process+0x59c>)
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d348:	4b94      	ldr	r3, [pc, #592]	; (800d59c <tcp_process+0x5a0>)
 800d34a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d34c:	885b      	ldrh	r3, [r3, #2]
 800d34e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d350:	4a92      	ldr	r2, [pc, #584]	; (800d59c <tcp_process+0x5a0>)
 800d352:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d354:	8812      	ldrh	r2, [r2, #0]
 800d356:	b292      	uxth	r2, r2
 800d358:	9202      	str	r2, [sp, #8]
 800d35a:	9301      	str	r3, [sp, #4]
 800d35c:	4b90      	ldr	r3, [pc, #576]	; (800d5a0 <tcp_process+0x5a4>)
 800d35e:	9300      	str	r3, [sp, #0]
 800d360:	4b90      	ldr	r3, [pc, #576]	; (800d5a4 <tcp_process+0x5a8>)
 800d362:	4602      	mov	r2, r0
 800d364:	6878      	ldr	r0, [r7, #4]
 800d366:	f002 fc85 	bl	800fc74 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800d370:	2b05      	cmp	r3, #5
 800d372:	f200 8215 	bhi.w	800d7a0 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	2200      	movs	r2, #0
 800d37a:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 800d37c:	6878      	ldr	r0, [r7, #4]
 800d37e:	f002 fa4f 	bl	800f820 <tcp_rexmit_rto>
      break;
 800d382:	e20d      	b.n	800d7a0 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800d384:	4b81      	ldr	r3, [pc, #516]	; (800d58c <tcp_process+0x590>)
 800d386:	781b      	ldrb	r3, [r3, #0]
 800d388:	f003 0310 	and.w	r3, r3, #16
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	f000 80a1 	beq.w	800d4d4 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800d392:	4b7f      	ldr	r3, [pc, #508]	; (800d590 <tcp_process+0x594>)
 800d394:	681a      	ldr	r2, [r3, #0]
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d39a:	1ad3      	subs	r3, r2, r3
 800d39c:	3b01      	subs	r3, #1
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	db7e      	blt.n	800d4a0 <tcp_process+0x4a4>
 800d3a2:	4b7b      	ldr	r3, [pc, #492]	; (800d590 <tcp_process+0x594>)
 800d3a4:	681a      	ldr	r2, [r3, #0]
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d3aa:	1ad3      	subs	r3, r2, r3
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	dc77      	bgt.n	800d4a0 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	2204      	movs	r2, #4
 800d3b4:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d102      	bne.n	800d3c4 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800d3be:	23fa      	movs	r3, #250	; 0xfa
 800d3c0:	76bb      	strb	r3, [r7, #26]
 800d3c2:	e01d      	b.n	800d400 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d3c8:	699b      	ldr	r3, [r3, #24]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d106      	bne.n	800d3dc <tcp_process+0x3e0>
 800d3ce:	4b76      	ldr	r3, [pc, #472]	; (800d5a8 <tcp_process+0x5ac>)
 800d3d0:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 800d3d4:	4975      	ldr	r1, [pc, #468]	; (800d5ac <tcp_process+0x5b0>)
 800d3d6:	4876      	ldr	r0, [pc, #472]	; (800d5b0 <tcp_process+0x5b4>)
 800d3d8:	f005 fff6 	bl	80133c8 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d3e0:	699b      	ldr	r3, [r3, #24]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d00a      	beq.n	800d3fc <tcp_process+0x400>
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d3ea:	699b      	ldr	r3, [r3, #24]
 800d3ec:	687a      	ldr	r2, [r7, #4]
 800d3ee:	6910      	ldr	r0, [r2, #16]
 800d3f0:	2200      	movs	r2, #0
 800d3f2:	6879      	ldr	r1, [r7, #4]
 800d3f4:	4798      	blx	r3
 800d3f6:	4603      	mov	r3, r0
 800d3f8:	76bb      	strb	r3, [r7, #26]
 800d3fa:	e001      	b.n	800d400 <tcp_process+0x404>
 800d3fc:	23f0      	movs	r3, #240	; 0xf0
 800d3fe:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800d400:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d00a      	beq.n	800d41e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800d408:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800d40c:	f113 0f0d 	cmn.w	r3, #13
 800d410:	d002      	beq.n	800d418 <tcp_process+0x41c>
              tcp_abort(pcb);
 800d412:	6878      	ldr	r0, [r7, #4]
 800d414:	f7fd ff8e 	bl	800b334 <tcp_abort>
            }
            return ERR_ABRT;
 800d418:	f06f 030c 	mvn.w	r3, #12
 800d41c:	e1ce      	b.n	800d7bc <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800d41e:	6878      	ldr	r0, [r7, #4]
 800d420:	f000 fae0 	bl	800d9e4 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800d424:	4b63      	ldr	r3, [pc, #396]	; (800d5b4 <tcp_process+0x5b8>)
 800d426:	881b      	ldrh	r3, [r3, #0]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d005      	beq.n	800d438 <tcp_process+0x43c>
            recv_acked--;
 800d42c:	4b61      	ldr	r3, [pc, #388]	; (800d5b4 <tcp_process+0x5b8>)
 800d42e:	881b      	ldrh	r3, [r3, #0]
 800d430:	3b01      	subs	r3, #1
 800d432:	b29a      	uxth	r2, r3
 800d434:	4b5f      	ldr	r3, [pc, #380]	; (800d5b4 <tcp_process+0x5b8>)
 800d436:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d43c:	009a      	lsls	r2, r3, #2
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d442:	005b      	lsls	r3, r3, #1
 800d444:	f241 111c 	movw	r1, #4380	; 0x111c
 800d448:	428b      	cmp	r3, r1
 800d44a:	bf38      	it	cc
 800d44c:	460b      	movcc	r3, r1
 800d44e:	429a      	cmp	r2, r3
 800d450:	d204      	bcs.n	800d45c <tcp_process+0x460>
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d456:	009b      	lsls	r3, r3, #2
 800d458:	b29b      	uxth	r3, r3
 800d45a:	e00d      	b.n	800d478 <tcp_process+0x47c>
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d460:	005b      	lsls	r3, r3, #1
 800d462:	f241 121c 	movw	r2, #4380	; 0x111c
 800d466:	4293      	cmp	r3, r2
 800d468:	d904      	bls.n	800d474 <tcp_process+0x478>
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800d46e:	005b      	lsls	r3, r3, #1
 800d470:	b29b      	uxth	r3, r3
 800d472:	e001      	b.n	800d478 <tcp_process+0x47c>
 800d474:	f241 131c 	movw	r3, #4380	; 0x111c
 800d478:	687a      	ldr	r2, [r7, #4]
 800d47a:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800d47e:	4b4e      	ldr	r3, [pc, #312]	; (800d5b8 <tcp_process+0x5bc>)
 800d480:	781b      	ldrb	r3, [r3, #0]
 800d482:	f003 0320 	and.w	r3, r3, #32
 800d486:	2b00      	cmp	r3, #0
 800d488:	d037      	beq.n	800d4fa <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	8b5b      	ldrh	r3, [r3, #26]
 800d48e:	f043 0302 	orr.w	r3, r3, #2
 800d492:	b29a      	uxth	r2, r3
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	2207      	movs	r2, #7
 800d49c:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800d49e:	e02c      	b.n	800d4fa <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d4a0:	4b3b      	ldr	r3, [pc, #236]	; (800d590 <tcp_process+0x594>)
 800d4a2:	6819      	ldr	r1, [r3, #0]
 800d4a4:	4b3b      	ldr	r3, [pc, #236]	; (800d594 <tcp_process+0x598>)
 800d4a6:	881b      	ldrh	r3, [r3, #0]
 800d4a8:	461a      	mov	r2, r3
 800d4aa:	4b3b      	ldr	r3, [pc, #236]	; (800d598 <tcp_process+0x59c>)
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d4b0:	4b3a      	ldr	r3, [pc, #232]	; (800d59c <tcp_process+0x5a0>)
 800d4b2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d4b4:	885b      	ldrh	r3, [r3, #2]
 800d4b6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800d4b8:	4a38      	ldr	r2, [pc, #224]	; (800d59c <tcp_process+0x5a0>)
 800d4ba:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800d4bc:	8812      	ldrh	r2, [r2, #0]
 800d4be:	b292      	uxth	r2, r2
 800d4c0:	9202      	str	r2, [sp, #8]
 800d4c2:	9301      	str	r3, [sp, #4]
 800d4c4:	4b36      	ldr	r3, [pc, #216]	; (800d5a0 <tcp_process+0x5a4>)
 800d4c6:	9300      	str	r3, [sp, #0]
 800d4c8:	4b36      	ldr	r3, [pc, #216]	; (800d5a4 <tcp_process+0x5a8>)
 800d4ca:	4602      	mov	r2, r0
 800d4cc:	6878      	ldr	r0, [r7, #4]
 800d4ce:	f002 fbd1 	bl	800fc74 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800d4d2:	e167      	b.n	800d7a4 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800d4d4:	4b2d      	ldr	r3, [pc, #180]	; (800d58c <tcp_process+0x590>)
 800d4d6:	781b      	ldrb	r3, [r3, #0]
 800d4d8:	f003 0302 	and.w	r3, r3, #2
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	f000 8161 	beq.w	800d7a4 <tcp_process+0x7a8>
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d4e6:	1e5a      	subs	r2, r3, #1
 800d4e8:	4b2b      	ldr	r3, [pc, #172]	; (800d598 <tcp_process+0x59c>)
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	429a      	cmp	r2, r3
 800d4ee:	f040 8159 	bne.w	800d7a4 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800d4f2:	6878      	ldr	r0, [r7, #4]
 800d4f4:	f002 f9b6 	bl	800f864 <tcp_rexmit>
      break;
 800d4f8:	e154      	b.n	800d7a4 <tcp_process+0x7a8>
 800d4fa:	e153      	b.n	800d7a4 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800d4fc:	6878      	ldr	r0, [r7, #4]
 800d4fe:	f000 fa71 	bl	800d9e4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800d502:	4b2d      	ldr	r3, [pc, #180]	; (800d5b8 <tcp_process+0x5bc>)
 800d504:	781b      	ldrb	r3, [r3, #0]
 800d506:	f003 0320 	and.w	r3, r3, #32
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	f000 814c 	beq.w	800d7a8 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	8b5b      	ldrh	r3, [r3, #26]
 800d514:	f043 0302 	orr.w	r3, r3, #2
 800d518:	b29a      	uxth	r2, r3
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	2207      	movs	r2, #7
 800d522:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d524:	e140      	b.n	800d7a8 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800d526:	6878      	ldr	r0, [r7, #4]
 800d528:	f000 fa5c 	bl	800d9e4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800d52c:	4b22      	ldr	r3, [pc, #136]	; (800d5b8 <tcp_process+0x5bc>)
 800d52e:	781b      	ldrb	r3, [r3, #0]
 800d530:	f003 0320 	and.w	r3, r3, #32
 800d534:	2b00      	cmp	r3, #0
 800d536:	d071      	beq.n	800d61c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d538:	4b14      	ldr	r3, [pc, #80]	; (800d58c <tcp_process+0x590>)
 800d53a:	781b      	ldrb	r3, [r3, #0]
 800d53c:	f003 0310 	and.w	r3, r3, #16
 800d540:	2b00      	cmp	r3, #0
 800d542:	d060      	beq.n	800d606 <tcp_process+0x60a>
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d548:	4b11      	ldr	r3, [pc, #68]	; (800d590 <tcp_process+0x594>)
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	429a      	cmp	r2, r3
 800d54e:	d15a      	bne.n	800d606 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d554:	2b00      	cmp	r3, #0
 800d556:	d156      	bne.n	800d606 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	8b5b      	ldrh	r3, [r3, #26]
 800d55c:	f043 0302 	orr.w	r3, r3, #2
 800d560:	b29a      	uxth	r2, r3
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800d566:	6878      	ldr	r0, [r7, #4]
 800d568:	f7fe fdbc 	bl	800c0e4 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800d56c:	4b13      	ldr	r3, [pc, #76]	; (800d5bc <tcp_process+0x5c0>)
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	687a      	ldr	r2, [r7, #4]
 800d572:	429a      	cmp	r2, r3
 800d574:	d105      	bne.n	800d582 <tcp_process+0x586>
 800d576:	4b11      	ldr	r3, [pc, #68]	; (800d5bc <tcp_process+0x5c0>)
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	68db      	ldr	r3, [r3, #12]
 800d57c:	4a0f      	ldr	r2, [pc, #60]	; (800d5bc <tcp_process+0x5c0>)
 800d57e:	6013      	str	r3, [r2, #0]
 800d580:	e02e      	b.n	800d5e0 <tcp_process+0x5e4>
 800d582:	4b0e      	ldr	r3, [pc, #56]	; (800d5bc <tcp_process+0x5c0>)
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	617b      	str	r3, [r7, #20]
 800d588:	e027      	b.n	800d5da <tcp_process+0x5de>
 800d58a:	bf00      	nop
 800d58c:	20008e94 	.word	0x20008e94
 800d590:	20008e8c 	.word	0x20008e8c
 800d594:	20008e92 	.word	0x20008e92
 800d598:	20008e88 	.word	0x20008e88
 800d59c:	20008e78 	.word	0x20008e78
 800d5a0:	20003730 	.word	0x20003730
 800d5a4:	20003734 	.word	0x20003734
 800d5a8:	08015a48 	.word	0x08015a48
 800d5ac:	08015ce8 	.word	0x08015ce8
 800d5b0:	08015a94 	.word	0x08015a94
 800d5b4:	20008e90 	.word	0x20008e90
 800d5b8:	20008e95 	.word	0x20008e95
 800d5bc:	20008e5c 	.word	0x20008e5c
 800d5c0:	697b      	ldr	r3, [r7, #20]
 800d5c2:	68db      	ldr	r3, [r3, #12]
 800d5c4:	687a      	ldr	r2, [r7, #4]
 800d5c6:	429a      	cmp	r2, r3
 800d5c8:	d104      	bne.n	800d5d4 <tcp_process+0x5d8>
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	68da      	ldr	r2, [r3, #12]
 800d5ce:	697b      	ldr	r3, [r7, #20]
 800d5d0:	60da      	str	r2, [r3, #12]
 800d5d2:	e005      	b.n	800d5e0 <tcp_process+0x5e4>
 800d5d4:	697b      	ldr	r3, [r7, #20]
 800d5d6:	68db      	ldr	r3, [r3, #12]
 800d5d8:	617b      	str	r3, [r7, #20]
 800d5da:	697b      	ldr	r3, [r7, #20]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	d1ef      	bne.n	800d5c0 <tcp_process+0x5c4>
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	60da      	str	r2, [r3, #12]
 800d5e6:	4b77      	ldr	r3, [pc, #476]	; (800d7c4 <tcp_process+0x7c8>)
 800d5e8:	2201      	movs	r2, #1
 800d5ea:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	220a      	movs	r2, #10
 800d5f0:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800d5f2:	4b75      	ldr	r3, [pc, #468]	; (800d7c8 <tcp_process+0x7cc>)
 800d5f4:	681a      	ldr	r2, [r3, #0]
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	60da      	str	r2, [r3, #12]
 800d5fa:	4a73      	ldr	r2, [pc, #460]	; (800d7c8 <tcp_process+0x7cc>)
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	6013      	str	r3, [r2, #0]
 800d600:	f002 fcfa 	bl	800fff8 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800d604:	e0d2      	b.n	800d7ac <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	8b5b      	ldrh	r3, [r3, #26]
 800d60a:	f043 0302 	orr.w	r3, r3, #2
 800d60e:	b29a      	uxth	r2, r3
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	2208      	movs	r2, #8
 800d618:	751a      	strb	r2, [r3, #20]
      break;
 800d61a:	e0c7      	b.n	800d7ac <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d61c:	4b6b      	ldr	r3, [pc, #428]	; (800d7cc <tcp_process+0x7d0>)
 800d61e:	781b      	ldrb	r3, [r3, #0]
 800d620:	f003 0310 	and.w	r3, r3, #16
 800d624:	2b00      	cmp	r3, #0
 800d626:	f000 80c1 	beq.w	800d7ac <tcp_process+0x7b0>
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d62e:	4b68      	ldr	r3, [pc, #416]	; (800d7d0 <tcp_process+0x7d4>)
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	429a      	cmp	r2, r3
 800d634:	f040 80ba 	bne.w	800d7ac <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	f040 80b5 	bne.w	800d7ac <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2206      	movs	r2, #6
 800d646:	751a      	strb	r2, [r3, #20]
      break;
 800d648:	e0b0      	b.n	800d7ac <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800d64a:	6878      	ldr	r0, [r7, #4]
 800d64c:	f000 f9ca 	bl	800d9e4 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800d650:	4b60      	ldr	r3, [pc, #384]	; (800d7d4 <tcp_process+0x7d8>)
 800d652:	781b      	ldrb	r3, [r3, #0]
 800d654:	f003 0320 	and.w	r3, r3, #32
 800d658:	2b00      	cmp	r3, #0
 800d65a:	f000 80a9 	beq.w	800d7b0 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	8b5b      	ldrh	r3, [r3, #26]
 800d662:	f043 0302 	orr.w	r3, r3, #2
 800d666:	b29a      	uxth	r2, r3
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800d66c:	6878      	ldr	r0, [r7, #4]
 800d66e:	f7fe fd39 	bl	800c0e4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800d672:	4b59      	ldr	r3, [pc, #356]	; (800d7d8 <tcp_process+0x7dc>)
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	687a      	ldr	r2, [r7, #4]
 800d678:	429a      	cmp	r2, r3
 800d67a:	d105      	bne.n	800d688 <tcp_process+0x68c>
 800d67c:	4b56      	ldr	r3, [pc, #344]	; (800d7d8 <tcp_process+0x7dc>)
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	68db      	ldr	r3, [r3, #12]
 800d682:	4a55      	ldr	r2, [pc, #340]	; (800d7d8 <tcp_process+0x7dc>)
 800d684:	6013      	str	r3, [r2, #0]
 800d686:	e013      	b.n	800d6b0 <tcp_process+0x6b4>
 800d688:	4b53      	ldr	r3, [pc, #332]	; (800d7d8 <tcp_process+0x7dc>)
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	613b      	str	r3, [r7, #16]
 800d68e:	e00c      	b.n	800d6aa <tcp_process+0x6ae>
 800d690:	693b      	ldr	r3, [r7, #16]
 800d692:	68db      	ldr	r3, [r3, #12]
 800d694:	687a      	ldr	r2, [r7, #4]
 800d696:	429a      	cmp	r2, r3
 800d698:	d104      	bne.n	800d6a4 <tcp_process+0x6a8>
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	68da      	ldr	r2, [r3, #12]
 800d69e:	693b      	ldr	r3, [r7, #16]
 800d6a0:	60da      	str	r2, [r3, #12]
 800d6a2:	e005      	b.n	800d6b0 <tcp_process+0x6b4>
 800d6a4:	693b      	ldr	r3, [r7, #16]
 800d6a6:	68db      	ldr	r3, [r3, #12]
 800d6a8:	613b      	str	r3, [r7, #16]
 800d6aa:	693b      	ldr	r3, [r7, #16]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d1ef      	bne.n	800d690 <tcp_process+0x694>
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	60da      	str	r2, [r3, #12]
 800d6b6:	4b43      	ldr	r3, [pc, #268]	; (800d7c4 <tcp_process+0x7c8>)
 800d6b8:	2201      	movs	r2, #1
 800d6ba:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	220a      	movs	r2, #10
 800d6c0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800d6c2:	4b41      	ldr	r3, [pc, #260]	; (800d7c8 <tcp_process+0x7cc>)
 800d6c4:	681a      	ldr	r2, [r3, #0]
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	60da      	str	r2, [r3, #12]
 800d6ca:	4a3f      	ldr	r2, [pc, #252]	; (800d7c8 <tcp_process+0x7cc>)
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	6013      	str	r3, [r2, #0]
 800d6d0:	f002 fc92 	bl	800fff8 <tcp_timer_needed>
      }
      break;
 800d6d4:	e06c      	b.n	800d7b0 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800d6d6:	6878      	ldr	r0, [r7, #4]
 800d6d8:	f000 f984 	bl	800d9e4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800d6dc:	4b3b      	ldr	r3, [pc, #236]	; (800d7cc <tcp_process+0x7d0>)
 800d6de:	781b      	ldrb	r3, [r3, #0]
 800d6e0:	f003 0310 	and.w	r3, r3, #16
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d065      	beq.n	800d7b4 <tcp_process+0x7b8>
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d6ec:	4b38      	ldr	r3, [pc, #224]	; (800d7d0 <tcp_process+0x7d4>)
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	429a      	cmp	r2, r3
 800d6f2:	d15f      	bne.n	800d7b4 <tcp_process+0x7b8>
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d15b      	bne.n	800d7b4 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800d6fc:	6878      	ldr	r0, [r7, #4]
 800d6fe:	f7fe fcf1 	bl	800c0e4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800d702:	4b35      	ldr	r3, [pc, #212]	; (800d7d8 <tcp_process+0x7dc>)
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	687a      	ldr	r2, [r7, #4]
 800d708:	429a      	cmp	r2, r3
 800d70a:	d105      	bne.n	800d718 <tcp_process+0x71c>
 800d70c:	4b32      	ldr	r3, [pc, #200]	; (800d7d8 <tcp_process+0x7dc>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	68db      	ldr	r3, [r3, #12]
 800d712:	4a31      	ldr	r2, [pc, #196]	; (800d7d8 <tcp_process+0x7dc>)
 800d714:	6013      	str	r3, [r2, #0]
 800d716:	e013      	b.n	800d740 <tcp_process+0x744>
 800d718:	4b2f      	ldr	r3, [pc, #188]	; (800d7d8 <tcp_process+0x7dc>)
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	60fb      	str	r3, [r7, #12]
 800d71e:	e00c      	b.n	800d73a <tcp_process+0x73e>
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	68db      	ldr	r3, [r3, #12]
 800d724:	687a      	ldr	r2, [r7, #4]
 800d726:	429a      	cmp	r2, r3
 800d728:	d104      	bne.n	800d734 <tcp_process+0x738>
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	68da      	ldr	r2, [r3, #12]
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	60da      	str	r2, [r3, #12]
 800d732:	e005      	b.n	800d740 <tcp_process+0x744>
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	68db      	ldr	r3, [r3, #12]
 800d738:	60fb      	str	r3, [r7, #12]
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d1ef      	bne.n	800d720 <tcp_process+0x724>
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2200      	movs	r2, #0
 800d744:	60da      	str	r2, [r3, #12]
 800d746:	4b1f      	ldr	r3, [pc, #124]	; (800d7c4 <tcp_process+0x7c8>)
 800d748:	2201      	movs	r2, #1
 800d74a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	220a      	movs	r2, #10
 800d750:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800d752:	4b1d      	ldr	r3, [pc, #116]	; (800d7c8 <tcp_process+0x7cc>)
 800d754:	681a      	ldr	r2, [r3, #0]
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	60da      	str	r2, [r3, #12]
 800d75a:	4a1b      	ldr	r2, [pc, #108]	; (800d7c8 <tcp_process+0x7cc>)
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	6013      	str	r3, [r2, #0]
 800d760:	f002 fc4a 	bl	800fff8 <tcp_timer_needed>
      }
      break;
 800d764:	e026      	b.n	800d7b4 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800d766:	6878      	ldr	r0, [r7, #4]
 800d768:	f000 f93c 	bl	800d9e4 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800d76c:	4b17      	ldr	r3, [pc, #92]	; (800d7cc <tcp_process+0x7d0>)
 800d76e:	781b      	ldrb	r3, [r3, #0]
 800d770:	f003 0310 	and.w	r3, r3, #16
 800d774:	2b00      	cmp	r3, #0
 800d776:	d01f      	beq.n	800d7b8 <tcp_process+0x7bc>
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d77c:	4b14      	ldr	r3, [pc, #80]	; (800d7d0 <tcp_process+0x7d4>)
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	429a      	cmp	r2, r3
 800d782:	d119      	bne.n	800d7b8 <tcp_process+0x7bc>
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d115      	bne.n	800d7b8 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800d78c:	4b11      	ldr	r3, [pc, #68]	; (800d7d4 <tcp_process+0x7d8>)
 800d78e:	781b      	ldrb	r3, [r3, #0]
 800d790:	f043 0310 	orr.w	r3, r3, #16
 800d794:	b2da      	uxtb	r2, r3
 800d796:	4b0f      	ldr	r3, [pc, #60]	; (800d7d4 <tcp_process+0x7d8>)
 800d798:	701a      	strb	r2, [r3, #0]
      }
      break;
 800d79a:	e00d      	b.n	800d7b8 <tcp_process+0x7bc>
    default:
      break;
 800d79c:	bf00      	nop
 800d79e:	e00c      	b.n	800d7ba <tcp_process+0x7be>
      break;
 800d7a0:	bf00      	nop
 800d7a2:	e00a      	b.n	800d7ba <tcp_process+0x7be>
      break;
 800d7a4:	bf00      	nop
 800d7a6:	e008      	b.n	800d7ba <tcp_process+0x7be>
      break;
 800d7a8:	bf00      	nop
 800d7aa:	e006      	b.n	800d7ba <tcp_process+0x7be>
      break;
 800d7ac:	bf00      	nop
 800d7ae:	e004      	b.n	800d7ba <tcp_process+0x7be>
      break;
 800d7b0:	bf00      	nop
 800d7b2:	e002      	b.n	800d7ba <tcp_process+0x7be>
      break;
 800d7b4:	bf00      	nop
 800d7b6:	e000      	b.n	800d7ba <tcp_process+0x7be>
      break;
 800d7b8:	bf00      	nop
  }
  return ERR_OK;
 800d7ba:	2300      	movs	r3, #0
}
 800d7bc:	4618      	mov	r0, r3
 800d7be:	3724      	adds	r7, #36	; 0x24
 800d7c0:	46bd      	mov	sp, r7
 800d7c2:	bd90      	pop	{r4, r7, pc}
 800d7c4:	20008e64 	.word	0x20008e64
 800d7c8:	20008e60 	.word	0x20008e60
 800d7cc:	20008e94 	.word	0x20008e94
 800d7d0:	20008e8c 	.word	0x20008e8c
 800d7d4:	20008e95 	.word	0x20008e95
 800d7d8:	20008e5c 	.word	0x20008e5c

0800d7dc <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800d7dc:	b590      	push	{r4, r7, lr}
 800d7de:	b085      	sub	sp, #20
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
 800d7e4:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d106      	bne.n	800d7fa <tcp_oos_insert_segment+0x1e>
 800d7ec:	4b3b      	ldr	r3, [pc, #236]	; (800d8dc <tcp_oos_insert_segment+0x100>)
 800d7ee:	f240 421f 	movw	r2, #1055	; 0x41f
 800d7f2:	493b      	ldr	r1, [pc, #236]	; (800d8e0 <tcp_oos_insert_segment+0x104>)
 800d7f4:	483b      	ldr	r0, [pc, #236]	; (800d8e4 <tcp_oos_insert_segment+0x108>)
 800d7f6:	f005 fde7 	bl	80133c8 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	68db      	ldr	r3, [r3, #12]
 800d7fe:	899b      	ldrh	r3, [r3, #12]
 800d800:	b29b      	uxth	r3, r3
 800d802:	4618      	mov	r0, r3
 800d804:	f7fb fcb8 	bl	8009178 <lwip_htons>
 800d808:	4603      	mov	r3, r0
 800d80a:	b2db      	uxtb	r3, r3
 800d80c:	f003 0301 	and.w	r3, r3, #1
 800d810:	2b00      	cmp	r3, #0
 800d812:	d028      	beq.n	800d866 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800d814:	6838      	ldr	r0, [r7, #0]
 800d816:	f7fe fa63 	bl	800bce0 <tcp_segs_free>
    next = NULL;
 800d81a:	2300      	movs	r3, #0
 800d81c:	603b      	str	r3, [r7, #0]
 800d81e:	e056      	b.n	800d8ce <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800d820:	683b      	ldr	r3, [r7, #0]
 800d822:	68db      	ldr	r3, [r3, #12]
 800d824:	899b      	ldrh	r3, [r3, #12]
 800d826:	b29b      	uxth	r3, r3
 800d828:	4618      	mov	r0, r3
 800d82a:	f7fb fca5 	bl	8009178 <lwip_htons>
 800d82e:	4603      	mov	r3, r0
 800d830:	b2db      	uxtb	r3, r3
 800d832:	f003 0301 	and.w	r3, r3, #1
 800d836:	2b00      	cmp	r3, #0
 800d838:	d00d      	beq.n	800d856 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	68db      	ldr	r3, [r3, #12]
 800d83e:	899b      	ldrh	r3, [r3, #12]
 800d840:	b29c      	uxth	r4, r3
 800d842:	2001      	movs	r0, #1
 800d844:	f7fb fc98 	bl	8009178 <lwip_htons>
 800d848:	4603      	mov	r3, r0
 800d84a:	461a      	mov	r2, r3
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	68db      	ldr	r3, [r3, #12]
 800d850:	4322      	orrs	r2, r4
 800d852:	b292      	uxth	r2, r2
 800d854:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800d856:	683b      	ldr	r3, [r7, #0]
 800d858:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800d860:	68f8      	ldr	r0, [r7, #12]
 800d862:	f7fe fa52 	bl	800bd0a <tcp_seg_free>
    while (next &&
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d00e      	beq.n	800d88a <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	891b      	ldrh	r3, [r3, #8]
 800d870:	461a      	mov	r2, r3
 800d872:	4b1d      	ldr	r3, [pc, #116]	; (800d8e8 <tcp_oos_insert_segment+0x10c>)
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	441a      	add	r2, r3
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	68db      	ldr	r3, [r3, #12]
 800d87c:	685b      	ldr	r3, [r3, #4]
 800d87e:	6839      	ldr	r1, [r7, #0]
 800d880:	8909      	ldrh	r1, [r1, #8]
 800d882:	440b      	add	r3, r1
 800d884:	1ad3      	subs	r3, r2, r3
    while (next &&
 800d886:	2b00      	cmp	r3, #0
 800d888:	daca      	bge.n	800d820 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d01e      	beq.n	800d8ce <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	891b      	ldrh	r3, [r3, #8]
 800d894:	461a      	mov	r2, r3
 800d896:	4b14      	ldr	r3, [pc, #80]	; (800d8e8 <tcp_oos_insert_segment+0x10c>)
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	441a      	add	r2, r3
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	68db      	ldr	r3, [r3, #12]
 800d8a0:	685b      	ldr	r3, [r3, #4]
 800d8a2:	1ad3      	subs	r3, r2, r3
    if (next &&
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	dd12      	ble.n	800d8ce <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	68db      	ldr	r3, [r3, #12]
 800d8ac:	685b      	ldr	r3, [r3, #4]
 800d8ae:	b29a      	uxth	r2, r3
 800d8b0:	4b0d      	ldr	r3, [pc, #52]	; (800d8e8 <tcp_oos_insert_segment+0x10c>)
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	b29b      	uxth	r3, r3
 800d8b6:	1ad3      	subs	r3, r2, r3
 800d8b8:	b29a      	uxth	r2, r3
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	685a      	ldr	r2, [r3, #4]
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	891b      	ldrh	r3, [r3, #8]
 800d8c6:	4619      	mov	r1, r3
 800d8c8:	4610      	mov	r0, r2
 800d8ca:	f7fc fd83 	bl	800a3d4 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	683a      	ldr	r2, [r7, #0]
 800d8d2:	601a      	str	r2, [r3, #0]
}
 800d8d4:	bf00      	nop
 800d8d6:	3714      	adds	r7, #20
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	bd90      	pop	{r4, r7, pc}
 800d8dc:	08015a48 	.word	0x08015a48
 800d8e0:	08015d08 	.word	0x08015d08
 800d8e4:	08015a94 	.word	0x08015a94
 800d8e8:	20008e88 	.word	0x20008e88

0800d8ec <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800d8ec:	b5b0      	push	{r4, r5, r7, lr}
 800d8ee:	b086      	sub	sp, #24
 800d8f0:	af00      	add	r7, sp, #0
 800d8f2:	60f8      	str	r0, [r7, #12]
 800d8f4:	60b9      	str	r1, [r7, #8]
 800d8f6:	607a      	str	r2, [r7, #4]
 800d8f8:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800d8fa:	e03e      	b.n	800d97a <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800d8fc:	68bb      	ldr	r3, [r7, #8]
 800d8fe:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800d900:	68bb      	ldr	r3, [r7, #8]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800d906:	697b      	ldr	r3, [r7, #20]
 800d908:	685b      	ldr	r3, [r3, #4]
 800d90a:	4618      	mov	r0, r3
 800d90c:	f7fc ff70 	bl	800a7f0 <pbuf_clen>
 800d910:	4603      	mov	r3, r0
 800d912:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800d91a:	8a7a      	ldrh	r2, [r7, #18]
 800d91c:	429a      	cmp	r2, r3
 800d91e:	d906      	bls.n	800d92e <tcp_free_acked_segments+0x42>
 800d920:	4b2a      	ldr	r3, [pc, #168]	; (800d9cc <tcp_free_acked_segments+0xe0>)
 800d922:	f240 4257 	movw	r2, #1111	; 0x457
 800d926:	492a      	ldr	r1, [pc, #168]	; (800d9d0 <tcp_free_acked_segments+0xe4>)
 800d928:	482a      	ldr	r0, [pc, #168]	; (800d9d4 <tcp_free_acked_segments+0xe8>)
 800d92a:	f005 fd4d 	bl	80133c8 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 800d934:	8a7b      	ldrh	r3, [r7, #18]
 800d936:	1ad3      	subs	r3, r2, r3
 800d938:	b29a      	uxth	r2, r3
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d940:	697b      	ldr	r3, [r7, #20]
 800d942:	891a      	ldrh	r2, [r3, #8]
 800d944:	4b24      	ldr	r3, [pc, #144]	; (800d9d8 <tcp_free_acked_segments+0xec>)
 800d946:	881b      	ldrh	r3, [r3, #0]
 800d948:	4413      	add	r3, r2
 800d94a:	b29a      	uxth	r2, r3
 800d94c:	4b22      	ldr	r3, [pc, #136]	; (800d9d8 <tcp_free_acked_segments+0xec>)
 800d94e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800d950:	6978      	ldr	r0, [r7, #20]
 800d952:	f7fe f9da 	bl	800bd0a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800d95c:	2b00      	cmp	r3, #0
 800d95e:	d00c      	beq.n	800d97a <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800d960:	68bb      	ldr	r3, [r7, #8]
 800d962:	2b00      	cmp	r3, #0
 800d964:	d109      	bne.n	800d97a <tcp_free_acked_segments+0x8e>
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	d106      	bne.n	800d97a <tcp_free_acked_segments+0x8e>
 800d96c:	4b17      	ldr	r3, [pc, #92]	; (800d9cc <tcp_free_acked_segments+0xe0>)
 800d96e:	f240 4261 	movw	r2, #1121	; 0x461
 800d972:	491a      	ldr	r1, [pc, #104]	; (800d9dc <tcp_free_acked_segments+0xf0>)
 800d974:	4817      	ldr	r0, [pc, #92]	; (800d9d4 <tcp_free_acked_segments+0xe8>)
 800d976:	f005 fd27 	bl	80133c8 <iprintf>
  while (seg_list != NULL &&
 800d97a:	68bb      	ldr	r3, [r7, #8]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d020      	beq.n	800d9c2 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800d980:	68bb      	ldr	r3, [r7, #8]
 800d982:	68db      	ldr	r3, [r3, #12]
 800d984:	685b      	ldr	r3, [r3, #4]
 800d986:	4618      	mov	r0, r3
 800d988:	f7fb fc0b 	bl	80091a2 <lwip_htonl>
 800d98c:	4604      	mov	r4, r0
 800d98e:	68bb      	ldr	r3, [r7, #8]
 800d990:	891b      	ldrh	r3, [r3, #8]
 800d992:	461d      	mov	r5, r3
 800d994:	68bb      	ldr	r3, [r7, #8]
 800d996:	68db      	ldr	r3, [r3, #12]
 800d998:	899b      	ldrh	r3, [r3, #12]
 800d99a:	b29b      	uxth	r3, r3
 800d99c:	4618      	mov	r0, r3
 800d99e:	f7fb fbeb 	bl	8009178 <lwip_htons>
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	b2db      	uxtb	r3, r3
 800d9a6:	f003 0303 	and.w	r3, r3, #3
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d001      	beq.n	800d9b2 <tcp_free_acked_segments+0xc6>
 800d9ae:	2301      	movs	r3, #1
 800d9b0:	e000      	b.n	800d9b4 <tcp_free_acked_segments+0xc8>
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	442b      	add	r3, r5
 800d9b6:	18e2      	adds	r2, r4, r3
 800d9b8:	4b09      	ldr	r3, [pc, #36]	; (800d9e0 <tcp_free_acked_segments+0xf4>)
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	dd9c      	ble.n	800d8fc <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800d9c2:	68bb      	ldr	r3, [r7, #8]
}
 800d9c4:	4618      	mov	r0, r3
 800d9c6:	3718      	adds	r7, #24
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	bdb0      	pop	{r4, r5, r7, pc}
 800d9cc:	08015a48 	.word	0x08015a48
 800d9d0:	08015d30 	.word	0x08015d30
 800d9d4:	08015a94 	.word	0x08015a94
 800d9d8:	20008e90 	.word	0x20008e90
 800d9dc:	08015d58 	.word	0x08015d58
 800d9e0:	20008e8c 	.word	0x20008e8c

0800d9e4 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800d9e4:	b5b0      	push	{r4, r5, r7, lr}
 800d9e6:	b094      	sub	sp, #80	; 0x50
 800d9e8:	af00      	add	r7, sp, #0
 800d9ea:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d106      	bne.n	800da04 <tcp_receive+0x20>
 800d9f6:	4b91      	ldr	r3, [pc, #580]	; (800dc3c <tcp_receive+0x258>)
 800d9f8:	f240 427b 	movw	r2, #1147	; 0x47b
 800d9fc:	4990      	ldr	r1, [pc, #576]	; (800dc40 <tcp_receive+0x25c>)
 800d9fe:	4891      	ldr	r0, [pc, #580]	; (800dc44 <tcp_receive+0x260>)
 800da00:	f005 fce2 	bl	80133c8 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	7d1b      	ldrb	r3, [r3, #20]
 800da08:	2b03      	cmp	r3, #3
 800da0a:	d806      	bhi.n	800da1a <tcp_receive+0x36>
 800da0c:	4b8b      	ldr	r3, [pc, #556]	; (800dc3c <tcp_receive+0x258>)
 800da0e:	f240 427c 	movw	r2, #1148	; 0x47c
 800da12:	498d      	ldr	r1, [pc, #564]	; (800dc48 <tcp_receive+0x264>)
 800da14:	488b      	ldr	r0, [pc, #556]	; (800dc44 <tcp_receive+0x260>)
 800da16:	f005 fcd7 	bl	80133c8 <iprintf>

  if (flags & TCP_ACK) {
 800da1a:	4b8c      	ldr	r3, [pc, #560]	; (800dc4c <tcp_receive+0x268>)
 800da1c:	781b      	ldrb	r3, [r3, #0]
 800da1e:	f003 0310 	and.w	r3, r3, #16
 800da22:	2b00      	cmp	r3, #0
 800da24:	f000 8264 	beq.w	800def0 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800da2e:	461a      	mov	r2, r3
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800da34:	4413      	add	r3, r2
 800da36:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800da3c:	4b84      	ldr	r3, [pc, #528]	; (800dc50 <tcp_receive+0x26c>)
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	1ad3      	subs	r3, r2, r3
 800da42:	2b00      	cmp	r3, #0
 800da44:	db1b      	blt.n	800da7e <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800da4a:	4b81      	ldr	r3, [pc, #516]	; (800dc50 <tcp_receive+0x26c>)
 800da4c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800da4e:	429a      	cmp	r2, r3
 800da50:	d106      	bne.n	800da60 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800da56:	4b7f      	ldr	r3, [pc, #508]	; (800dc54 <tcp_receive+0x270>)
 800da58:	681b      	ldr	r3, [r3, #0]
 800da5a:	1ad3      	subs	r3, r2, r3
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	db0e      	blt.n	800da7e <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800da64:	4b7b      	ldr	r3, [pc, #492]	; (800dc54 <tcp_receive+0x270>)
 800da66:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800da68:	429a      	cmp	r2, r3
 800da6a:	d125      	bne.n	800dab8 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800da6c:	4b7a      	ldr	r3, [pc, #488]	; (800dc58 <tcp_receive+0x274>)
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	89db      	ldrh	r3, [r3, #14]
 800da72:	b29a      	uxth	r2, r3
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800da7a:	429a      	cmp	r2, r3
 800da7c:	d91c      	bls.n	800dab8 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800da7e:	4b76      	ldr	r3, [pc, #472]	; (800dc58 <tcp_receive+0x274>)
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	89db      	ldrh	r3, [r3, #14]
 800da84:	b29a      	uxth	r2, r3
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800da98:	429a      	cmp	r2, r3
 800da9a:	d205      	bcs.n	800daa8 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 800daa8:	4b69      	ldr	r3, [pc, #420]	; (800dc50 <tcp_receive+0x26c>)
 800daaa:	681a      	ldr	r2, [r3, #0]
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 800dab0:	4b68      	ldr	r3, [pc, #416]	; (800dc54 <tcp_receive+0x270>)
 800dab2:	681a      	ldr	r2, [r3, #0]
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800dab8:	4b66      	ldr	r3, [pc, #408]	; (800dc54 <tcp_receive+0x270>)
 800daba:	681a      	ldr	r2, [r3, #0]
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dac0:	1ad3      	subs	r3, r2, r3
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	dc58      	bgt.n	800db78 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800dac6:	4b65      	ldr	r3, [pc, #404]	; (800dc5c <tcp_receive+0x278>)
 800dac8:	881b      	ldrh	r3, [r3, #0]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d14b      	bne.n	800db66 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dad2:	687a      	ldr	r2, [r7, #4]
 800dad4:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 800dad8:	4413      	add	r3, r2
 800dada:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dadc:	429a      	cmp	r2, r3
 800dade:	d142      	bne.n	800db66 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	db3d      	blt.n	800db66 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800daee:	4b59      	ldr	r3, [pc, #356]	; (800dc54 <tcp_receive+0x270>)
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	429a      	cmp	r2, r3
 800daf4:	d137      	bne.n	800db66 <tcp_receive+0x182>
              found_dupack = 1;
 800daf6:	2301      	movs	r3, #1
 800daf8:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800db00:	2bff      	cmp	r3, #255	; 0xff
 800db02:	d007      	beq.n	800db14 <tcp_receive+0x130>
                ++pcb->dupacks;
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800db0a:	3301      	adds	r3, #1
 800db0c:	b2da      	uxtb	r2, r3
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800db1a:	2b03      	cmp	r3, #3
 800db1c:	d91b      	bls.n	800db56 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800db28:	4413      	add	r3, r2
 800db2a:	b29a      	uxth	r2, r3
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800db32:	429a      	cmp	r2, r3
 800db34:	d30a      	bcc.n	800db4c <tcp_receive+0x168>
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800db40:	4413      	add	r3, r2
 800db42:	b29a      	uxth	r2, r3
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800db4a:	e004      	b.n	800db56 <tcp_receive+0x172>
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800db52:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800db5c:	2b02      	cmp	r3, #2
 800db5e:	d902      	bls.n	800db66 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800db60:	6878      	ldr	r0, [r7, #4]
 800db62:	f001 feeb 	bl	800f93c <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800db66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800db68:	2b00      	cmp	r3, #0
 800db6a:	f040 8161 	bne.w	800de30 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	2200      	movs	r2, #0
 800db72:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800db76:	e15b      	b.n	800de30 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800db78:	4b36      	ldr	r3, [pc, #216]	; (800dc54 <tcp_receive+0x270>)
 800db7a:	681a      	ldr	r2, [r3, #0]
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db80:	1ad3      	subs	r3, r2, r3
 800db82:	3b01      	subs	r3, #1
 800db84:	2b00      	cmp	r3, #0
 800db86:	f2c0 814e 	blt.w	800de26 <tcp_receive+0x442>
 800db8a:	4b32      	ldr	r3, [pc, #200]	; (800dc54 <tcp_receive+0x270>)
 800db8c:	681a      	ldr	r2, [r3, #0]
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db92:	1ad3      	subs	r3, r2, r3
 800db94:	2b00      	cmp	r3, #0
 800db96:	f300 8146 	bgt.w	800de26 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	8b5b      	ldrh	r3, [r3, #26]
 800db9e:	f003 0304 	and.w	r3, r3, #4
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d010      	beq.n	800dbc8 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	8b5b      	ldrh	r3, [r3, #26]
 800dbaa:	f023 0304 	bic.w	r3, r3, #4
 800dbae:	b29a      	uxth	r2, r3
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	2200      	movs	r2, #0
 800dbcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800dbd6:	10db      	asrs	r3, r3, #3
 800dbd8:	b21b      	sxth	r3, r3
 800dbda:	b29a      	uxth	r2, r3
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800dbe2:	b29b      	uxth	r3, r3
 800dbe4:	4413      	add	r3, r2
 800dbe6:	b29b      	uxth	r3, r3
 800dbe8:	b21a      	sxth	r2, r3
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800dbf0:	4b18      	ldr	r3, [pc, #96]	; (800dc54 <tcp_receive+0x270>)
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	b29a      	uxth	r2, r3
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dbfa:	b29b      	uxth	r3, r3
 800dbfc:	1ad3      	subs	r3, r2, r3
 800dbfe:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	2200      	movs	r2, #0
 800dc04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 800dc08:	4b12      	ldr	r3, [pc, #72]	; (800dc54 <tcp_receive+0x270>)
 800dc0a:	681a      	ldr	r2, [r3, #0]
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	7d1b      	ldrb	r3, [r3, #20]
 800dc14:	2b03      	cmp	r3, #3
 800dc16:	f240 8097 	bls.w	800dd48 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800dc26:	429a      	cmp	r2, r3
 800dc28:	d245      	bcs.n	800dcb6 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	8b5b      	ldrh	r3, [r3, #26]
 800dc2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d014      	beq.n	800dc60 <tcp_receive+0x27c>
 800dc36:	2301      	movs	r3, #1
 800dc38:	e013      	b.n	800dc62 <tcp_receive+0x27e>
 800dc3a:	bf00      	nop
 800dc3c:	08015a48 	.word	0x08015a48
 800dc40:	08015d78 	.word	0x08015d78
 800dc44:	08015a94 	.word	0x08015a94
 800dc48:	08015d94 	.word	0x08015d94
 800dc4c:	20008e94 	.word	0x20008e94
 800dc50:	20008e88 	.word	0x20008e88
 800dc54:	20008e8c 	.word	0x20008e8c
 800dc58:	20008e78 	.word	0x20008e78
 800dc5c:	20008e92 	.word	0x20008e92
 800dc60:	2302      	movs	r3, #2
 800dc62:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800dc66:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800dc6a:	b29a      	uxth	r2, r3
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800dc70:	fb12 f303 	smulbb	r3, r2, r3
 800dc74:	b29b      	uxth	r3, r3
 800dc76:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800dc78:	4293      	cmp	r3, r2
 800dc7a:	bf28      	it	cs
 800dc7c:	4613      	movcs	r3, r2
 800dc7e:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800dc86:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800dc88:	4413      	add	r3, r2
 800dc8a:	b29a      	uxth	r2, r3
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800dc92:	429a      	cmp	r2, r3
 800dc94:	d309      	bcc.n	800dcaa <tcp_receive+0x2c6>
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800dc9c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800dc9e:	4413      	add	r3, r2
 800dca0:	b29a      	uxth	r2, r3
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800dca8:	e04e      	b.n	800dd48 <tcp_receive+0x364>
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dcb0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800dcb4:	e048      	b.n	800dd48 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800dcbc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dcbe:	4413      	add	r3, r2
 800dcc0:	b29a      	uxth	r2, r3
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dcc8:	429a      	cmp	r2, r3
 800dcca:	d309      	bcc.n	800dce0 <tcp_receive+0x2fc>
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800dcd2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dcd4:	4413      	add	r3, r2
 800dcd6:	b29a      	uxth	r2, r3
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800dcde:	e004      	b.n	800dcea <tcp_receive+0x306>
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dce6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800dcf6:	429a      	cmp	r2, r3
 800dcf8:	d326      	bcc.n	800dd48 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800dd06:	1ad3      	subs	r3, r2, r3
 800dd08:	b29a      	uxth	r2, r3
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800dd1a:	4413      	add	r3, r2
 800dd1c:	b29a      	uxth	r2, r3
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800dd24:	429a      	cmp	r2, r3
 800dd26:	d30a      	bcc.n	800dd3e <tcp_receive+0x35a>
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800dd32:	4413      	add	r3, r2
 800dd34:	b29a      	uxth	r2, r3
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 800dd3c:	e004      	b.n	800dd48 <tcp_receive+0x364>
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dd44:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dd50:	4a98      	ldr	r2, [pc, #608]	; (800dfb4 <tcp_receive+0x5d0>)
 800dd52:	6878      	ldr	r0, [r7, #4]
 800dd54:	f7ff fdca 	bl	800d8ec <tcp_free_acked_segments>
 800dd58:	4602      	mov	r2, r0
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd66:	4a94      	ldr	r2, [pc, #592]	; (800dfb8 <tcp_receive+0x5d4>)
 800dd68:	6878      	ldr	r0, [r7, #4]
 800dd6a:	f7ff fdbf 	bl	800d8ec <tcp_free_acked_segments>
 800dd6e:	4602      	mov	r2, r0
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d104      	bne.n	800dd86 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dd82:	861a      	strh	r2, [r3, #48]	; 0x30
 800dd84:	e002      	b.n	800dd8c <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	2200      	movs	r2, #0
 800dd8a:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	2200      	movs	r2, #0
 800dd90:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d103      	bne.n	800dda2 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	2200      	movs	r2, #0
 800dd9e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800dda8:	4b84      	ldr	r3, [pc, #528]	; (800dfbc <tcp_receive+0x5d8>)
 800ddaa:	881b      	ldrh	r3, [r3, #0]
 800ddac:	4413      	add	r3, r2
 800ddae:	b29a      	uxth	r2, r3
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	8b5b      	ldrh	r3, [r3, #26]
 800ddba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d035      	beq.n	800de2e <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d118      	bne.n	800ddfc <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d00c      	beq.n	800ddec <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ddda:	68db      	ldr	r3, [r3, #12]
 800dddc:	685b      	ldr	r3, [r3, #4]
 800ddde:	4618      	mov	r0, r3
 800dde0:	f7fb f9df 	bl	80091a2 <lwip_htonl>
 800dde4:	4603      	mov	r3, r0
 800dde6:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	dc20      	bgt.n	800de2e <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	8b5b      	ldrh	r3, [r3, #26]
 800ddf0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ddf4:	b29a      	uxth	r2, r3
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800ddfa:	e018      	b.n	800de2e <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800de04:	68db      	ldr	r3, [r3, #12]
 800de06:	685b      	ldr	r3, [r3, #4]
 800de08:	4618      	mov	r0, r3
 800de0a:	f7fb f9ca 	bl	80091a2 <lwip_htonl>
 800de0e:	4603      	mov	r3, r0
 800de10:	1ae3      	subs	r3, r4, r3
 800de12:	2b00      	cmp	r3, #0
 800de14:	dc0b      	bgt.n	800de2e <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	8b5b      	ldrh	r3, [r3, #26]
 800de1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800de1e:	b29a      	uxth	r2, r3
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800de24:	e003      	b.n	800de2e <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800de26:	6878      	ldr	r0, [r7, #4]
 800de28:	f001 ff76 	bl	800fd18 <tcp_send_empty_ack>
 800de2c:	e000      	b.n	800de30 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800de2e:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de34:	2b00      	cmp	r3, #0
 800de36:	d05b      	beq.n	800def0 <tcp_receive+0x50c>
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800de3c:	4b60      	ldr	r3, [pc, #384]	; (800dfc0 <tcp_receive+0x5dc>)
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	1ad3      	subs	r3, r2, r3
 800de42:	2b00      	cmp	r3, #0
 800de44:	da54      	bge.n	800def0 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800de46:	4b5f      	ldr	r3, [pc, #380]	; (800dfc4 <tcp_receive+0x5e0>)
 800de48:	681b      	ldr	r3, [r3, #0]
 800de4a:	b29a      	uxth	r2, r3
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de50:	b29b      	uxth	r3, r3
 800de52:	1ad3      	subs	r3, r2, r3
 800de54:	b29b      	uxth	r3, r3
 800de56:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800de5a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800de64:	10db      	asrs	r3, r3, #3
 800de66:	b21b      	sxth	r3, r3
 800de68:	b29b      	uxth	r3, r3
 800de6a:	1ad3      	subs	r3, r2, r3
 800de6c:	b29b      	uxth	r3, r3
 800de6e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800de78:	b29a      	uxth	r2, r3
 800de7a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800de7e:	4413      	add	r3, r2
 800de80:	b29b      	uxth	r3, r3
 800de82:	b21a      	sxth	r2, r3
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 800de88:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	da05      	bge.n	800de9c <tcp_receive+0x4b8>
        m = (s16_t) - m;
 800de90:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800de94:	425b      	negs	r3, r3
 800de96:	b29b      	uxth	r3, r3
 800de98:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800de9c:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800dea6:	109b      	asrs	r3, r3, #2
 800dea8:	b21b      	sxth	r3, r3
 800deaa:	b29b      	uxth	r3, r3
 800deac:	1ad3      	subs	r3, r2, r3
 800deae:	b29b      	uxth	r3, r3
 800deb0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800deba:	b29a      	uxth	r2, r3
 800debc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800dec0:	4413      	add	r3, r2
 800dec2:	b29b      	uxth	r3, r3
 800dec4:	b21a      	sxth	r2, r3
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 800ded0:	10db      	asrs	r3, r3, #3
 800ded2:	b21b      	sxth	r3, r3
 800ded4:	b29a      	uxth	r2, r3
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 800dedc:	b29b      	uxth	r3, r3
 800dede:	4413      	add	r3, r2
 800dee0:	b29b      	uxth	r3, r3
 800dee2:	b21a      	sxth	r2, r3
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	2200      	movs	r2, #0
 800deee:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800def0:	4b35      	ldr	r3, [pc, #212]	; (800dfc8 <tcp_receive+0x5e4>)
 800def2:	881b      	ldrh	r3, [r3, #0]
 800def4:	2b00      	cmp	r3, #0
 800def6:	f000 84e2 	beq.w	800e8be <tcp_receive+0xeda>
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	7d1b      	ldrb	r3, [r3, #20]
 800defe:	2b06      	cmp	r3, #6
 800df00:	f200 84dd 	bhi.w	800e8be <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800df08:	4b30      	ldr	r3, [pc, #192]	; (800dfcc <tcp_receive+0x5e8>)
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	1ad3      	subs	r3, r2, r3
 800df0e:	3b01      	subs	r3, #1
 800df10:	2b00      	cmp	r3, #0
 800df12:	f2c0 808f 	blt.w	800e034 <tcp_receive+0x650>
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800df1a:	4b2b      	ldr	r3, [pc, #172]	; (800dfc8 <tcp_receive+0x5e4>)
 800df1c:	881b      	ldrh	r3, [r3, #0]
 800df1e:	4619      	mov	r1, r3
 800df20:	4b2a      	ldr	r3, [pc, #168]	; (800dfcc <tcp_receive+0x5e8>)
 800df22:	681b      	ldr	r3, [r3, #0]
 800df24:	440b      	add	r3, r1
 800df26:	1ad3      	subs	r3, r2, r3
 800df28:	3301      	adds	r3, #1
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	f300 8082 	bgt.w	800e034 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800df30:	4b27      	ldr	r3, [pc, #156]	; (800dfd0 <tcp_receive+0x5ec>)
 800df32:	685b      	ldr	r3, [r3, #4]
 800df34:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800df3a:	4b24      	ldr	r3, [pc, #144]	; (800dfcc <tcp_receive+0x5e8>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	1ad3      	subs	r3, r2, r3
 800df40:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800df42:	4b23      	ldr	r3, [pc, #140]	; (800dfd0 <tcp_receive+0x5ec>)
 800df44:	685b      	ldr	r3, [r3, #4]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d106      	bne.n	800df58 <tcp_receive+0x574>
 800df4a:	4b22      	ldr	r3, [pc, #136]	; (800dfd4 <tcp_receive+0x5f0>)
 800df4c:	f240 5294 	movw	r2, #1428	; 0x594
 800df50:	4921      	ldr	r1, [pc, #132]	; (800dfd8 <tcp_receive+0x5f4>)
 800df52:	4822      	ldr	r0, [pc, #136]	; (800dfdc <tcp_receive+0x5f8>)
 800df54:	f005 fa38 	bl	80133c8 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800df58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df5a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800df5e:	4293      	cmp	r3, r2
 800df60:	d906      	bls.n	800df70 <tcp_receive+0x58c>
 800df62:	4b1c      	ldr	r3, [pc, #112]	; (800dfd4 <tcp_receive+0x5f0>)
 800df64:	f240 5295 	movw	r2, #1429	; 0x595
 800df68:	491d      	ldr	r1, [pc, #116]	; (800dfe0 <tcp_receive+0x5fc>)
 800df6a:	481c      	ldr	r0, [pc, #112]	; (800dfdc <tcp_receive+0x5f8>)
 800df6c:	f005 fa2c 	bl	80133c8 <iprintf>
      off = (u16_t)off32;
 800df70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df72:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800df76:	4b16      	ldr	r3, [pc, #88]	; (800dfd0 <tcp_receive+0x5ec>)
 800df78:	685b      	ldr	r3, [r3, #4]
 800df7a:	891b      	ldrh	r3, [r3, #8]
 800df7c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800df80:	429a      	cmp	r2, r3
 800df82:	d906      	bls.n	800df92 <tcp_receive+0x5ae>
 800df84:	4b13      	ldr	r3, [pc, #76]	; (800dfd4 <tcp_receive+0x5f0>)
 800df86:	f240 5297 	movw	r2, #1431	; 0x597
 800df8a:	4916      	ldr	r1, [pc, #88]	; (800dfe4 <tcp_receive+0x600>)
 800df8c:	4813      	ldr	r0, [pc, #76]	; (800dfdc <tcp_receive+0x5f8>)
 800df8e:	f005 fa1b 	bl	80133c8 <iprintf>
      inseg.len -= off;
 800df92:	4b0f      	ldr	r3, [pc, #60]	; (800dfd0 <tcp_receive+0x5ec>)
 800df94:	891a      	ldrh	r2, [r3, #8]
 800df96:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800df9a:	1ad3      	subs	r3, r2, r3
 800df9c:	b29a      	uxth	r2, r3
 800df9e:	4b0c      	ldr	r3, [pc, #48]	; (800dfd0 <tcp_receive+0x5ec>)
 800dfa0:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800dfa2:	4b0b      	ldr	r3, [pc, #44]	; (800dfd0 <tcp_receive+0x5ec>)
 800dfa4:	685b      	ldr	r3, [r3, #4]
 800dfa6:	891a      	ldrh	r2, [r3, #8]
 800dfa8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800dfac:	1ad3      	subs	r3, r2, r3
 800dfae:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 800dfb0:	e02a      	b.n	800e008 <tcp_receive+0x624>
 800dfb2:	bf00      	nop
 800dfb4:	08015db0 	.word	0x08015db0
 800dfb8:	08015db8 	.word	0x08015db8
 800dfbc:	20008e90 	.word	0x20008e90
 800dfc0:	20008e8c 	.word	0x20008e8c
 800dfc4:	20008e50 	.word	0x20008e50
 800dfc8:	20008e92 	.word	0x20008e92
 800dfcc:	20008e88 	.word	0x20008e88
 800dfd0:	20008e68 	.word	0x20008e68
 800dfd4:	08015a48 	.word	0x08015a48
 800dfd8:	08015dc0 	.word	0x08015dc0
 800dfdc:	08015a94 	.word	0x08015a94
 800dfe0:	08015dd0 	.word	0x08015dd0
 800dfe4:	08015de0 	.word	0x08015de0
        off -= p->len;
 800dfe8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dfea:	895b      	ldrh	r3, [r3, #10]
 800dfec:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800dff0:	1ad3      	subs	r3, r2, r3
 800dff2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800dff6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dff8:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800dffa:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800dffc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800dffe:	2200      	movs	r2, #0
 800e000:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800e002:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 800e008:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e00a:	895b      	ldrh	r3, [r3, #10]
 800e00c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 800e010:	429a      	cmp	r2, r3
 800e012:	d8e9      	bhi.n	800dfe8 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800e014:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800e018:	4619      	mov	r1, r3
 800e01a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800e01c:	f7fc fada 	bl	800a5d4 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e024:	4a91      	ldr	r2, [pc, #580]	; (800e26c <tcp_receive+0x888>)
 800e026:	6013      	str	r3, [r2, #0]
 800e028:	4b91      	ldr	r3, [pc, #580]	; (800e270 <tcp_receive+0x88c>)
 800e02a:	68db      	ldr	r3, [r3, #12]
 800e02c:	4a8f      	ldr	r2, [pc, #572]	; (800e26c <tcp_receive+0x888>)
 800e02e:	6812      	ldr	r2, [r2, #0]
 800e030:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800e032:	e00d      	b.n	800e050 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800e034:	4b8d      	ldr	r3, [pc, #564]	; (800e26c <tcp_receive+0x888>)
 800e036:	681a      	ldr	r2, [r3, #0]
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e03c:	1ad3      	subs	r3, r2, r3
 800e03e:	2b00      	cmp	r3, #0
 800e040:	da06      	bge.n	800e050 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	8b5b      	ldrh	r3, [r3, #26]
 800e046:	f043 0302 	orr.w	r3, r3, #2
 800e04a:	b29a      	uxth	r2, r3
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e050:	4b86      	ldr	r3, [pc, #536]	; (800e26c <tcp_receive+0x888>)
 800e052:	681a      	ldr	r2, [r3, #0]
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e058:	1ad3      	subs	r3, r2, r3
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	f2c0 842a 	blt.w	800e8b4 <tcp_receive+0xed0>
 800e060:	4b82      	ldr	r3, [pc, #520]	; (800e26c <tcp_receive+0x888>)
 800e062:	681a      	ldr	r2, [r3, #0]
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e068:	6879      	ldr	r1, [r7, #4]
 800e06a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e06c:	440b      	add	r3, r1
 800e06e:	1ad3      	subs	r3, r2, r3
 800e070:	3301      	adds	r3, #1
 800e072:	2b00      	cmp	r3, #0
 800e074:	f300 841e 	bgt.w	800e8b4 <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e07c:	4b7b      	ldr	r3, [pc, #492]	; (800e26c <tcp_receive+0x888>)
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	429a      	cmp	r2, r3
 800e082:	f040 829a 	bne.w	800e5ba <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800e086:	4b7a      	ldr	r3, [pc, #488]	; (800e270 <tcp_receive+0x88c>)
 800e088:	891c      	ldrh	r4, [r3, #8]
 800e08a:	4b79      	ldr	r3, [pc, #484]	; (800e270 <tcp_receive+0x88c>)
 800e08c:	68db      	ldr	r3, [r3, #12]
 800e08e:	899b      	ldrh	r3, [r3, #12]
 800e090:	b29b      	uxth	r3, r3
 800e092:	4618      	mov	r0, r3
 800e094:	f7fb f870 	bl	8009178 <lwip_htons>
 800e098:	4603      	mov	r3, r0
 800e09a:	b2db      	uxtb	r3, r3
 800e09c:	f003 0303 	and.w	r3, r3, #3
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d001      	beq.n	800e0a8 <tcp_receive+0x6c4>
 800e0a4:	2301      	movs	r3, #1
 800e0a6:	e000      	b.n	800e0aa <tcp_receive+0x6c6>
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	4423      	add	r3, r4
 800e0ac:	b29a      	uxth	r2, r3
 800e0ae:	4b71      	ldr	r3, [pc, #452]	; (800e274 <tcp_receive+0x890>)
 800e0b0:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e0b6:	4b6f      	ldr	r3, [pc, #444]	; (800e274 <tcp_receive+0x890>)
 800e0b8:	881b      	ldrh	r3, [r3, #0]
 800e0ba:	429a      	cmp	r2, r3
 800e0bc:	d275      	bcs.n	800e1aa <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800e0be:	4b6c      	ldr	r3, [pc, #432]	; (800e270 <tcp_receive+0x88c>)
 800e0c0:	68db      	ldr	r3, [r3, #12]
 800e0c2:	899b      	ldrh	r3, [r3, #12]
 800e0c4:	b29b      	uxth	r3, r3
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f7fb f856 	bl	8009178 <lwip_htons>
 800e0cc:	4603      	mov	r3, r0
 800e0ce:	b2db      	uxtb	r3, r3
 800e0d0:	f003 0301 	and.w	r3, r3, #1
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d01f      	beq.n	800e118 <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800e0d8:	4b65      	ldr	r3, [pc, #404]	; (800e270 <tcp_receive+0x88c>)
 800e0da:	68db      	ldr	r3, [r3, #12]
 800e0dc:	899b      	ldrh	r3, [r3, #12]
 800e0de:	b29b      	uxth	r3, r3
 800e0e0:	b21b      	sxth	r3, r3
 800e0e2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800e0e6:	b21c      	sxth	r4, r3
 800e0e8:	4b61      	ldr	r3, [pc, #388]	; (800e270 <tcp_receive+0x88c>)
 800e0ea:	68db      	ldr	r3, [r3, #12]
 800e0ec:	899b      	ldrh	r3, [r3, #12]
 800e0ee:	b29b      	uxth	r3, r3
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	f7fb f841 	bl	8009178 <lwip_htons>
 800e0f6:	4603      	mov	r3, r0
 800e0f8:	b2db      	uxtb	r3, r3
 800e0fa:	b29b      	uxth	r3, r3
 800e0fc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800e100:	b29b      	uxth	r3, r3
 800e102:	4618      	mov	r0, r3
 800e104:	f7fb f838 	bl	8009178 <lwip_htons>
 800e108:	4603      	mov	r3, r0
 800e10a:	b21b      	sxth	r3, r3
 800e10c:	4323      	orrs	r3, r4
 800e10e:	b21a      	sxth	r2, r3
 800e110:	4b57      	ldr	r3, [pc, #348]	; (800e270 <tcp_receive+0x88c>)
 800e112:	68db      	ldr	r3, [r3, #12]
 800e114:	b292      	uxth	r2, r2
 800e116:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e11c:	4b54      	ldr	r3, [pc, #336]	; (800e270 <tcp_receive+0x88c>)
 800e11e:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800e120:	4b53      	ldr	r3, [pc, #332]	; (800e270 <tcp_receive+0x88c>)
 800e122:	68db      	ldr	r3, [r3, #12]
 800e124:	899b      	ldrh	r3, [r3, #12]
 800e126:	b29b      	uxth	r3, r3
 800e128:	4618      	mov	r0, r3
 800e12a:	f7fb f825 	bl	8009178 <lwip_htons>
 800e12e:	4603      	mov	r3, r0
 800e130:	b2db      	uxtb	r3, r3
 800e132:	f003 0302 	and.w	r3, r3, #2
 800e136:	2b00      	cmp	r3, #0
 800e138:	d005      	beq.n	800e146 <tcp_receive+0x762>
            inseg.len -= 1;
 800e13a:	4b4d      	ldr	r3, [pc, #308]	; (800e270 <tcp_receive+0x88c>)
 800e13c:	891b      	ldrh	r3, [r3, #8]
 800e13e:	3b01      	subs	r3, #1
 800e140:	b29a      	uxth	r2, r3
 800e142:	4b4b      	ldr	r3, [pc, #300]	; (800e270 <tcp_receive+0x88c>)
 800e144:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800e146:	4b4a      	ldr	r3, [pc, #296]	; (800e270 <tcp_receive+0x88c>)
 800e148:	685b      	ldr	r3, [r3, #4]
 800e14a:	4a49      	ldr	r2, [pc, #292]	; (800e270 <tcp_receive+0x88c>)
 800e14c:	8912      	ldrh	r2, [r2, #8]
 800e14e:	4611      	mov	r1, r2
 800e150:	4618      	mov	r0, r3
 800e152:	f7fc f93f 	bl	800a3d4 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800e156:	4b46      	ldr	r3, [pc, #280]	; (800e270 <tcp_receive+0x88c>)
 800e158:	891c      	ldrh	r4, [r3, #8]
 800e15a:	4b45      	ldr	r3, [pc, #276]	; (800e270 <tcp_receive+0x88c>)
 800e15c:	68db      	ldr	r3, [r3, #12]
 800e15e:	899b      	ldrh	r3, [r3, #12]
 800e160:	b29b      	uxth	r3, r3
 800e162:	4618      	mov	r0, r3
 800e164:	f7fb f808 	bl	8009178 <lwip_htons>
 800e168:	4603      	mov	r3, r0
 800e16a:	b2db      	uxtb	r3, r3
 800e16c:	f003 0303 	and.w	r3, r3, #3
 800e170:	2b00      	cmp	r3, #0
 800e172:	d001      	beq.n	800e178 <tcp_receive+0x794>
 800e174:	2301      	movs	r3, #1
 800e176:	e000      	b.n	800e17a <tcp_receive+0x796>
 800e178:	2300      	movs	r3, #0
 800e17a:	4423      	add	r3, r4
 800e17c:	b29a      	uxth	r2, r3
 800e17e:	4b3d      	ldr	r3, [pc, #244]	; (800e274 <tcp_receive+0x890>)
 800e180:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800e182:	4b3c      	ldr	r3, [pc, #240]	; (800e274 <tcp_receive+0x890>)
 800e184:	881b      	ldrh	r3, [r3, #0]
 800e186:	461a      	mov	r2, r3
 800e188:	4b38      	ldr	r3, [pc, #224]	; (800e26c <tcp_receive+0x888>)
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	441a      	add	r2, r3
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e192:	6879      	ldr	r1, [r7, #4]
 800e194:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e196:	440b      	add	r3, r1
 800e198:	429a      	cmp	r2, r3
 800e19a:	d006      	beq.n	800e1aa <tcp_receive+0x7c6>
 800e19c:	4b36      	ldr	r3, [pc, #216]	; (800e278 <tcp_receive+0x894>)
 800e19e:	f240 52cb 	movw	r2, #1483	; 0x5cb
 800e1a2:	4936      	ldr	r1, [pc, #216]	; (800e27c <tcp_receive+0x898>)
 800e1a4:	4836      	ldr	r0, [pc, #216]	; (800e280 <tcp_receive+0x89c>)
 800e1a6:	f005 f90f 	bl	80133c8 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	f000 80e7 	beq.w	800e382 <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800e1b4:	4b2e      	ldr	r3, [pc, #184]	; (800e270 <tcp_receive+0x88c>)
 800e1b6:	68db      	ldr	r3, [r3, #12]
 800e1b8:	899b      	ldrh	r3, [r3, #12]
 800e1ba:	b29b      	uxth	r3, r3
 800e1bc:	4618      	mov	r0, r3
 800e1be:	f7fa ffdb 	bl	8009178 <lwip_htons>
 800e1c2:	4603      	mov	r3, r0
 800e1c4:	b2db      	uxtb	r3, r3
 800e1c6:	f003 0301 	and.w	r3, r3, #1
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d010      	beq.n	800e1f0 <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800e1ce:	e00a      	b.n	800e1e6 <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e1d4:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e1da:	681a      	ldr	r2, [r3, #0]
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 800e1e0:	68f8      	ldr	r0, [r7, #12]
 800e1e2:	f7fd fd92 	bl	800bd0a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d1f0      	bne.n	800e1d0 <tcp_receive+0x7ec>
 800e1ee:	e0c8      	b.n	800e382 <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e1f4:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800e1f6:	e052      	b.n	800e29e <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800e1f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e1fa:	68db      	ldr	r3, [r3, #12]
 800e1fc:	899b      	ldrh	r3, [r3, #12]
 800e1fe:	b29b      	uxth	r3, r3
 800e200:	4618      	mov	r0, r3
 800e202:	f7fa ffb9 	bl	8009178 <lwip_htons>
 800e206:	4603      	mov	r3, r0
 800e208:	b2db      	uxtb	r3, r3
 800e20a:	f003 0301 	and.w	r3, r3, #1
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d03d      	beq.n	800e28e <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800e212:	4b17      	ldr	r3, [pc, #92]	; (800e270 <tcp_receive+0x88c>)
 800e214:	68db      	ldr	r3, [r3, #12]
 800e216:	899b      	ldrh	r3, [r3, #12]
 800e218:	b29b      	uxth	r3, r3
 800e21a:	4618      	mov	r0, r3
 800e21c:	f7fa ffac 	bl	8009178 <lwip_htons>
 800e220:	4603      	mov	r3, r0
 800e222:	b2db      	uxtb	r3, r3
 800e224:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d130      	bne.n	800e28e <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800e22c:	4b10      	ldr	r3, [pc, #64]	; (800e270 <tcp_receive+0x88c>)
 800e22e:	68db      	ldr	r3, [r3, #12]
 800e230:	899b      	ldrh	r3, [r3, #12]
 800e232:	b29c      	uxth	r4, r3
 800e234:	2001      	movs	r0, #1
 800e236:	f7fa ff9f 	bl	8009178 <lwip_htons>
 800e23a:	4603      	mov	r3, r0
 800e23c:	461a      	mov	r2, r3
 800e23e:	4b0c      	ldr	r3, [pc, #48]	; (800e270 <tcp_receive+0x88c>)
 800e240:	68db      	ldr	r3, [r3, #12]
 800e242:	4322      	orrs	r2, r4
 800e244:	b292      	uxth	r2, r2
 800e246:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800e248:	4b09      	ldr	r3, [pc, #36]	; (800e270 <tcp_receive+0x88c>)
 800e24a:	891c      	ldrh	r4, [r3, #8]
 800e24c:	4b08      	ldr	r3, [pc, #32]	; (800e270 <tcp_receive+0x88c>)
 800e24e:	68db      	ldr	r3, [r3, #12]
 800e250:	899b      	ldrh	r3, [r3, #12]
 800e252:	b29b      	uxth	r3, r3
 800e254:	4618      	mov	r0, r3
 800e256:	f7fa ff8f 	bl	8009178 <lwip_htons>
 800e25a:	4603      	mov	r3, r0
 800e25c:	b2db      	uxtb	r3, r3
 800e25e:	f003 0303 	and.w	r3, r3, #3
 800e262:	2b00      	cmp	r3, #0
 800e264:	d00e      	beq.n	800e284 <tcp_receive+0x8a0>
 800e266:	2301      	movs	r3, #1
 800e268:	e00d      	b.n	800e286 <tcp_receive+0x8a2>
 800e26a:	bf00      	nop
 800e26c:	20008e88 	.word	0x20008e88
 800e270:	20008e68 	.word	0x20008e68
 800e274:	20008e92 	.word	0x20008e92
 800e278:	08015a48 	.word	0x08015a48
 800e27c:	08015df0 	.word	0x08015df0
 800e280:	08015a94 	.word	0x08015a94
 800e284:	2300      	movs	r3, #0
 800e286:	4423      	add	r3, r4
 800e288:	b29a      	uxth	r2, r3
 800e28a:	4b98      	ldr	r3, [pc, #608]	; (800e4ec <tcp_receive+0xb08>)
 800e28c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 800e28e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e290:	613b      	str	r3, [r7, #16]
              next = next->next;
 800e292:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 800e298:	6938      	ldr	r0, [r7, #16]
 800e29a:	f7fd fd36 	bl	800bd0a <tcp_seg_free>
            while (next &&
 800e29e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d00e      	beq.n	800e2c2 <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800e2a4:	4b91      	ldr	r3, [pc, #580]	; (800e4ec <tcp_receive+0xb08>)
 800e2a6:	881b      	ldrh	r3, [r3, #0]
 800e2a8:	461a      	mov	r2, r3
 800e2aa:	4b91      	ldr	r3, [pc, #580]	; (800e4f0 <tcp_receive+0xb0c>)
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	441a      	add	r2, r3
 800e2b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e2b2:	68db      	ldr	r3, [r3, #12]
 800e2b4:	685b      	ldr	r3, [r3, #4]
 800e2b6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e2b8:	8909      	ldrh	r1, [r1, #8]
 800e2ba:	440b      	add	r3, r1
 800e2bc:	1ad3      	subs	r3, r2, r3
            while (next &&
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	da9a      	bge.n	800e1f8 <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800e2c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d059      	beq.n	800e37c <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 800e2c8:	4b88      	ldr	r3, [pc, #544]	; (800e4ec <tcp_receive+0xb08>)
 800e2ca:	881b      	ldrh	r3, [r3, #0]
 800e2cc:	461a      	mov	r2, r3
 800e2ce:	4b88      	ldr	r3, [pc, #544]	; (800e4f0 <tcp_receive+0xb0c>)
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	441a      	add	r2, r3
 800e2d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e2d6:	68db      	ldr	r3, [r3, #12]
 800e2d8:	685b      	ldr	r3, [r3, #4]
 800e2da:	1ad3      	subs	r3, r2, r3
            if (next &&
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	dd4d      	ble.n	800e37c <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800e2e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e2e2:	68db      	ldr	r3, [r3, #12]
 800e2e4:	685b      	ldr	r3, [r3, #4]
 800e2e6:	b29a      	uxth	r2, r3
 800e2e8:	4b81      	ldr	r3, [pc, #516]	; (800e4f0 <tcp_receive+0xb0c>)
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	b29b      	uxth	r3, r3
 800e2ee:	1ad3      	subs	r3, r2, r3
 800e2f0:	b29a      	uxth	r2, r3
 800e2f2:	4b80      	ldr	r3, [pc, #512]	; (800e4f4 <tcp_receive+0xb10>)
 800e2f4:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800e2f6:	4b7f      	ldr	r3, [pc, #508]	; (800e4f4 <tcp_receive+0xb10>)
 800e2f8:	68db      	ldr	r3, [r3, #12]
 800e2fa:	899b      	ldrh	r3, [r3, #12]
 800e2fc:	b29b      	uxth	r3, r3
 800e2fe:	4618      	mov	r0, r3
 800e300:	f7fa ff3a 	bl	8009178 <lwip_htons>
 800e304:	4603      	mov	r3, r0
 800e306:	b2db      	uxtb	r3, r3
 800e308:	f003 0302 	and.w	r3, r3, #2
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d005      	beq.n	800e31c <tcp_receive+0x938>
                inseg.len -= 1;
 800e310:	4b78      	ldr	r3, [pc, #480]	; (800e4f4 <tcp_receive+0xb10>)
 800e312:	891b      	ldrh	r3, [r3, #8]
 800e314:	3b01      	subs	r3, #1
 800e316:	b29a      	uxth	r2, r3
 800e318:	4b76      	ldr	r3, [pc, #472]	; (800e4f4 <tcp_receive+0xb10>)
 800e31a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800e31c:	4b75      	ldr	r3, [pc, #468]	; (800e4f4 <tcp_receive+0xb10>)
 800e31e:	685b      	ldr	r3, [r3, #4]
 800e320:	4a74      	ldr	r2, [pc, #464]	; (800e4f4 <tcp_receive+0xb10>)
 800e322:	8912      	ldrh	r2, [r2, #8]
 800e324:	4611      	mov	r1, r2
 800e326:	4618      	mov	r0, r3
 800e328:	f7fc f854 	bl	800a3d4 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800e32c:	4b71      	ldr	r3, [pc, #452]	; (800e4f4 <tcp_receive+0xb10>)
 800e32e:	891c      	ldrh	r4, [r3, #8]
 800e330:	4b70      	ldr	r3, [pc, #448]	; (800e4f4 <tcp_receive+0xb10>)
 800e332:	68db      	ldr	r3, [r3, #12]
 800e334:	899b      	ldrh	r3, [r3, #12]
 800e336:	b29b      	uxth	r3, r3
 800e338:	4618      	mov	r0, r3
 800e33a:	f7fa ff1d 	bl	8009178 <lwip_htons>
 800e33e:	4603      	mov	r3, r0
 800e340:	b2db      	uxtb	r3, r3
 800e342:	f003 0303 	and.w	r3, r3, #3
 800e346:	2b00      	cmp	r3, #0
 800e348:	d001      	beq.n	800e34e <tcp_receive+0x96a>
 800e34a:	2301      	movs	r3, #1
 800e34c:	e000      	b.n	800e350 <tcp_receive+0x96c>
 800e34e:	2300      	movs	r3, #0
 800e350:	4423      	add	r3, r4
 800e352:	b29a      	uxth	r2, r3
 800e354:	4b65      	ldr	r3, [pc, #404]	; (800e4ec <tcp_receive+0xb08>)
 800e356:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800e358:	4b64      	ldr	r3, [pc, #400]	; (800e4ec <tcp_receive+0xb08>)
 800e35a:	881b      	ldrh	r3, [r3, #0]
 800e35c:	461a      	mov	r2, r3
 800e35e:	4b64      	ldr	r3, [pc, #400]	; (800e4f0 <tcp_receive+0xb0c>)
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	441a      	add	r2, r3
 800e364:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e366:	68db      	ldr	r3, [r3, #12]
 800e368:	685b      	ldr	r3, [r3, #4]
 800e36a:	429a      	cmp	r2, r3
 800e36c:	d006      	beq.n	800e37c <tcp_receive+0x998>
 800e36e:	4b62      	ldr	r3, [pc, #392]	; (800e4f8 <tcp_receive+0xb14>)
 800e370:	f240 52fc 	movw	r2, #1532	; 0x5fc
 800e374:	4961      	ldr	r1, [pc, #388]	; (800e4fc <tcp_receive+0xb18>)
 800e376:	4862      	ldr	r0, [pc, #392]	; (800e500 <tcp_receive+0xb1c>)
 800e378:	f005 f826 	bl	80133c8 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e380:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800e382:	4b5a      	ldr	r3, [pc, #360]	; (800e4ec <tcp_receive+0xb08>)
 800e384:	881b      	ldrh	r3, [r3, #0]
 800e386:	461a      	mov	r2, r3
 800e388:	4b59      	ldr	r3, [pc, #356]	; (800e4f0 <tcp_receive+0xb0c>)
 800e38a:	681b      	ldr	r3, [r3, #0]
 800e38c:	441a      	add	r2, r3
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e396:	4b55      	ldr	r3, [pc, #340]	; (800e4ec <tcp_receive+0xb08>)
 800e398:	881b      	ldrh	r3, [r3, #0]
 800e39a:	429a      	cmp	r2, r3
 800e39c:	d206      	bcs.n	800e3ac <tcp_receive+0x9c8>
 800e39e:	4b56      	ldr	r3, [pc, #344]	; (800e4f8 <tcp_receive+0xb14>)
 800e3a0:	f240 6207 	movw	r2, #1543	; 0x607
 800e3a4:	4957      	ldr	r1, [pc, #348]	; (800e504 <tcp_receive+0xb20>)
 800e3a6:	4856      	ldr	r0, [pc, #344]	; (800e500 <tcp_receive+0xb1c>)
 800e3a8:	f005 f80e 	bl	80133c8 <iprintf>
        pcb->rcv_wnd -= tcplen;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e3b0:	4b4e      	ldr	r3, [pc, #312]	; (800e4ec <tcp_receive+0xb08>)
 800e3b2:	881b      	ldrh	r3, [r3, #0]
 800e3b4:	1ad3      	subs	r3, r2, r3
 800e3b6:	b29a      	uxth	r2, r3
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800e3bc:	6878      	ldr	r0, [r7, #4]
 800e3be:	f7fc ffc5 	bl	800b34c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800e3c2:	4b4c      	ldr	r3, [pc, #304]	; (800e4f4 <tcp_receive+0xb10>)
 800e3c4:	685b      	ldr	r3, [r3, #4]
 800e3c6:	891b      	ldrh	r3, [r3, #8]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d006      	beq.n	800e3da <tcp_receive+0x9f6>
          recv_data = inseg.p;
 800e3cc:	4b49      	ldr	r3, [pc, #292]	; (800e4f4 <tcp_receive+0xb10>)
 800e3ce:	685b      	ldr	r3, [r3, #4]
 800e3d0:	4a4d      	ldr	r2, [pc, #308]	; (800e508 <tcp_receive+0xb24>)
 800e3d2:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800e3d4:	4b47      	ldr	r3, [pc, #284]	; (800e4f4 <tcp_receive+0xb10>)
 800e3d6:	2200      	movs	r2, #0
 800e3d8:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800e3da:	4b46      	ldr	r3, [pc, #280]	; (800e4f4 <tcp_receive+0xb10>)
 800e3dc:	68db      	ldr	r3, [r3, #12]
 800e3de:	899b      	ldrh	r3, [r3, #12]
 800e3e0:	b29b      	uxth	r3, r3
 800e3e2:	4618      	mov	r0, r3
 800e3e4:	f7fa fec8 	bl	8009178 <lwip_htons>
 800e3e8:	4603      	mov	r3, r0
 800e3ea:	b2db      	uxtb	r3, r3
 800e3ec:	f003 0301 	and.w	r3, r3, #1
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	f000 80b8 	beq.w	800e566 <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800e3f6:	4b45      	ldr	r3, [pc, #276]	; (800e50c <tcp_receive+0xb28>)
 800e3f8:	781b      	ldrb	r3, [r3, #0]
 800e3fa:	f043 0320 	orr.w	r3, r3, #32
 800e3fe:	b2da      	uxtb	r2, r3
 800e400:	4b42      	ldr	r3, [pc, #264]	; (800e50c <tcp_receive+0xb28>)
 800e402:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800e404:	e0af      	b.n	800e566 <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e40a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e410:	68db      	ldr	r3, [r3, #12]
 800e412:	685b      	ldr	r3, [r3, #4]
 800e414:	4a36      	ldr	r2, [pc, #216]	; (800e4f0 <tcp_receive+0xb0c>)
 800e416:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800e418:	68bb      	ldr	r3, [r7, #8]
 800e41a:	891b      	ldrh	r3, [r3, #8]
 800e41c:	461c      	mov	r4, r3
 800e41e:	68bb      	ldr	r3, [r7, #8]
 800e420:	68db      	ldr	r3, [r3, #12]
 800e422:	899b      	ldrh	r3, [r3, #12]
 800e424:	b29b      	uxth	r3, r3
 800e426:	4618      	mov	r0, r3
 800e428:	f7fa fea6 	bl	8009178 <lwip_htons>
 800e42c:	4603      	mov	r3, r0
 800e42e:	b2db      	uxtb	r3, r3
 800e430:	f003 0303 	and.w	r3, r3, #3
 800e434:	2b00      	cmp	r3, #0
 800e436:	d001      	beq.n	800e43c <tcp_receive+0xa58>
 800e438:	2301      	movs	r3, #1
 800e43a:	e000      	b.n	800e43e <tcp_receive+0xa5a>
 800e43c:	2300      	movs	r3, #0
 800e43e:	191a      	adds	r2, r3, r4
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e444:	441a      	add	r2, r3
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e44e:	461c      	mov	r4, r3
 800e450:	68bb      	ldr	r3, [r7, #8]
 800e452:	891b      	ldrh	r3, [r3, #8]
 800e454:	461d      	mov	r5, r3
 800e456:	68bb      	ldr	r3, [r7, #8]
 800e458:	68db      	ldr	r3, [r3, #12]
 800e45a:	899b      	ldrh	r3, [r3, #12]
 800e45c:	b29b      	uxth	r3, r3
 800e45e:	4618      	mov	r0, r3
 800e460:	f7fa fe8a 	bl	8009178 <lwip_htons>
 800e464:	4603      	mov	r3, r0
 800e466:	b2db      	uxtb	r3, r3
 800e468:	f003 0303 	and.w	r3, r3, #3
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d001      	beq.n	800e474 <tcp_receive+0xa90>
 800e470:	2301      	movs	r3, #1
 800e472:	e000      	b.n	800e476 <tcp_receive+0xa92>
 800e474:	2300      	movs	r3, #0
 800e476:	442b      	add	r3, r5
 800e478:	429c      	cmp	r4, r3
 800e47a:	d206      	bcs.n	800e48a <tcp_receive+0xaa6>
 800e47c:	4b1e      	ldr	r3, [pc, #120]	; (800e4f8 <tcp_receive+0xb14>)
 800e47e:	f240 622b 	movw	r2, #1579	; 0x62b
 800e482:	4923      	ldr	r1, [pc, #140]	; (800e510 <tcp_receive+0xb2c>)
 800e484:	481e      	ldr	r0, [pc, #120]	; (800e500 <tcp_receive+0xb1c>)
 800e486:	f004 ff9f 	bl	80133c8 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800e48a:	68bb      	ldr	r3, [r7, #8]
 800e48c:	891b      	ldrh	r3, [r3, #8]
 800e48e:	461c      	mov	r4, r3
 800e490:	68bb      	ldr	r3, [r7, #8]
 800e492:	68db      	ldr	r3, [r3, #12]
 800e494:	899b      	ldrh	r3, [r3, #12]
 800e496:	b29b      	uxth	r3, r3
 800e498:	4618      	mov	r0, r3
 800e49a:	f7fa fe6d 	bl	8009178 <lwip_htons>
 800e49e:	4603      	mov	r3, r0
 800e4a0:	b2db      	uxtb	r3, r3
 800e4a2:	f003 0303 	and.w	r3, r3, #3
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d001      	beq.n	800e4ae <tcp_receive+0xaca>
 800e4aa:	2301      	movs	r3, #1
 800e4ac:	e000      	b.n	800e4b0 <tcp_receive+0xacc>
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	1919      	adds	r1, r3, r4
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800e4b6:	b28b      	uxth	r3, r1
 800e4b8:	1ad3      	subs	r3, r2, r3
 800e4ba:	b29a      	uxth	r2, r3
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800e4c0:	6878      	ldr	r0, [r7, #4]
 800e4c2:	f7fc ff43 	bl	800b34c <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800e4c6:	68bb      	ldr	r3, [r7, #8]
 800e4c8:	685b      	ldr	r3, [r3, #4]
 800e4ca:	891b      	ldrh	r3, [r3, #8]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d028      	beq.n	800e522 <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800e4d0:	4b0d      	ldr	r3, [pc, #52]	; (800e508 <tcp_receive+0xb24>)
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d01d      	beq.n	800e514 <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 800e4d8:	4b0b      	ldr	r3, [pc, #44]	; (800e508 <tcp_receive+0xb24>)
 800e4da:	681a      	ldr	r2, [r3, #0]
 800e4dc:	68bb      	ldr	r3, [r7, #8]
 800e4de:	685b      	ldr	r3, [r3, #4]
 800e4e0:	4619      	mov	r1, r3
 800e4e2:	4610      	mov	r0, r2
 800e4e4:	f7fc f9be 	bl	800a864 <pbuf_cat>
 800e4e8:	e018      	b.n	800e51c <tcp_receive+0xb38>
 800e4ea:	bf00      	nop
 800e4ec:	20008e92 	.word	0x20008e92
 800e4f0:	20008e88 	.word	0x20008e88
 800e4f4:	20008e68 	.word	0x20008e68
 800e4f8:	08015a48 	.word	0x08015a48
 800e4fc:	08015e28 	.word	0x08015e28
 800e500:	08015a94 	.word	0x08015a94
 800e504:	08015e64 	.word	0x08015e64
 800e508:	20008e98 	.word	0x20008e98
 800e50c:	20008e95 	.word	0x20008e95
 800e510:	08015e84 	.word	0x08015e84
            } else {
              recv_data = cseg->p;
 800e514:	68bb      	ldr	r3, [r7, #8]
 800e516:	685b      	ldr	r3, [r3, #4]
 800e518:	4a70      	ldr	r2, [pc, #448]	; (800e6dc <tcp_receive+0xcf8>)
 800e51a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800e51c:	68bb      	ldr	r3, [r7, #8]
 800e51e:	2200      	movs	r2, #0
 800e520:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800e522:	68bb      	ldr	r3, [r7, #8]
 800e524:	68db      	ldr	r3, [r3, #12]
 800e526:	899b      	ldrh	r3, [r3, #12]
 800e528:	b29b      	uxth	r3, r3
 800e52a:	4618      	mov	r0, r3
 800e52c:	f7fa fe24 	bl	8009178 <lwip_htons>
 800e530:	4603      	mov	r3, r0
 800e532:	b2db      	uxtb	r3, r3
 800e534:	f003 0301 	and.w	r3, r3, #1
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d00d      	beq.n	800e558 <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800e53c:	4b68      	ldr	r3, [pc, #416]	; (800e6e0 <tcp_receive+0xcfc>)
 800e53e:	781b      	ldrb	r3, [r3, #0]
 800e540:	f043 0320 	orr.w	r3, r3, #32
 800e544:	b2da      	uxtb	r2, r3
 800e546:	4b66      	ldr	r3, [pc, #408]	; (800e6e0 <tcp_receive+0xcfc>)
 800e548:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	7d1b      	ldrb	r3, [r3, #20]
 800e54e:	2b04      	cmp	r3, #4
 800e550:	d102      	bne.n	800e558 <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	2207      	movs	r2, #7
 800e556:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800e558:	68bb      	ldr	r3, [r7, #8]
 800e55a:	681a      	ldr	r2, [r3, #0]
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 800e560:	68b8      	ldr	r0, [r7, #8]
 800e562:	f7fd fbd2 	bl	800bd0a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d008      	beq.n	800e580 <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e572:	68db      	ldr	r3, [r3, #12]
 800e574:	685a      	ldr	r2, [r3, #4]
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 800e57a:	429a      	cmp	r2, r3
 800e57c:	f43f af43 	beq.w	800e406 <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	8b5b      	ldrh	r3, [r3, #26]
 800e584:	f003 0301 	and.w	r3, r3, #1
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d00e      	beq.n	800e5aa <tcp_receive+0xbc6>
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	8b5b      	ldrh	r3, [r3, #26]
 800e590:	f023 0301 	bic.w	r3, r3, #1
 800e594:	b29a      	uxth	r2, r3
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	835a      	strh	r2, [r3, #26]
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	8b5b      	ldrh	r3, [r3, #26]
 800e59e:	f043 0302 	orr.w	r3, r3, #2
 800e5a2:	b29a      	uxth	r2, r3
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800e5a8:	e188      	b.n	800e8bc <tcp_receive+0xed8>
        tcp_ack(pcb);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	8b5b      	ldrh	r3, [r3, #26]
 800e5ae:	f043 0301 	orr.w	r3, r3, #1
 800e5b2:	b29a      	uxth	r2, r3
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800e5b8:	e180      	b.n	800e8bc <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d106      	bne.n	800e5d0 <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800e5c2:	4848      	ldr	r0, [pc, #288]	; (800e6e4 <tcp_receive+0xd00>)
 800e5c4:	f7fd fbba 	bl	800bd3c <tcp_seg_copy>
 800e5c8:	4602      	mov	r2, r0
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	675a      	str	r2, [r3, #116]	; 0x74
 800e5ce:	e16d      	b.n	800e8ac <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e5d8:	63bb      	str	r3, [r7, #56]	; 0x38
 800e5da:	e157      	b.n	800e88c <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 800e5dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5de:	68db      	ldr	r3, [r3, #12]
 800e5e0:	685a      	ldr	r2, [r3, #4]
 800e5e2:	4b41      	ldr	r3, [pc, #260]	; (800e6e8 <tcp_receive+0xd04>)
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	429a      	cmp	r2, r3
 800e5e8:	d11d      	bne.n	800e626 <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800e5ea:	4b3e      	ldr	r3, [pc, #248]	; (800e6e4 <tcp_receive+0xd00>)
 800e5ec:	891a      	ldrh	r2, [r3, #8]
 800e5ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5f0:	891b      	ldrh	r3, [r3, #8]
 800e5f2:	429a      	cmp	r2, r3
 800e5f4:	f240 814f 	bls.w	800e896 <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e5f8:	483a      	ldr	r0, [pc, #232]	; (800e6e4 <tcp_receive+0xd00>)
 800e5fa:	f7fd fb9f 	bl	800bd3c <tcp_seg_copy>
 800e5fe:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 800e600:	697b      	ldr	r3, [r7, #20]
 800e602:	2b00      	cmp	r3, #0
 800e604:	f000 8149 	beq.w	800e89a <tcp_receive+0xeb6>
                  if (prev != NULL) {
 800e608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d003      	beq.n	800e616 <tcp_receive+0xc32>
                    prev->next = cseg;
 800e60e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e610:	697a      	ldr	r2, [r7, #20]
 800e612:	601a      	str	r2, [r3, #0]
 800e614:	e002      	b.n	800e61c <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	697a      	ldr	r2, [r7, #20]
 800e61a:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 800e61c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e61e:	6978      	ldr	r0, [r7, #20]
 800e620:	f7ff f8dc 	bl	800d7dc <tcp_oos_insert_segment>
                }
                break;
 800e624:	e139      	b.n	800e89a <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800e626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d117      	bne.n	800e65c <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800e62c:	4b2e      	ldr	r3, [pc, #184]	; (800e6e8 <tcp_receive+0xd04>)
 800e62e:	681a      	ldr	r2, [r3, #0]
 800e630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e632:	68db      	ldr	r3, [r3, #12]
 800e634:	685b      	ldr	r3, [r3, #4]
 800e636:	1ad3      	subs	r3, r2, r3
 800e638:	2b00      	cmp	r3, #0
 800e63a:	da57      	bge.n	800e6ec <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e63c:	4829      	ldr	r0, [pc, #164]	; (800e6e4 <tcp_receive+0xd00>)
 800e63e:	f7fd fb7d 	bl	800bd3c <tcp_seg_copy>
 800e642:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 800e644:	69bb      	ldr	r3, [r7, #24]
 800e646:	2b00      	cmp	r3, #0
 800e648:	f000 8129 	beq.w	800e89e <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	69ba      	ldr	r2, [r7, #24]
 800e650:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 800e652:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e654:	69b8      	ldr	r0, [r7, #24]
 800e656:	f7ff f8c1 	bl	800d7dc <tcp_oos_insert_segment>
                  }
                  break;
 800e65a:	e120      	b.n	800e89e <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800e65c:	4b22      	ldr	r3, [pc, #136]	; (800e6e8 <tcp_receive+0xd04>)
 800e65e:	681a      	ldr	r2, [r3, #0]
 800e660:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e662:	68db      	ldr	r3, [r3, #12]
 800e664:	685b      	ldr	r3, [r3, #4]
 800e666:	1ad3      	subs	r3, r2, r3
 800e668:	3b01      	subs	r3, #1
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	db3e      	blt.n	800e6ec <tcp_receive+0xd08>
 800e66e:	4b1e      	ldr	r3, [pc, #120]	; (800e6e8 <tcp_receive+0xd04>)
 800e670:	681a      	ldr	r2, [r3, #0]
 800e672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e674:	68db      	ldr	r3, [r3, #12]
 800e676:	685b      	ldr	r3, [r3, #4]
 800e678:	1ad3      	subs	r3, r2, r3
 800e67a:	3301      	adds	r3, #1
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	dc35      	bgt.n	800e6ec <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e680:	4818      	ldr	r0, [pc, #96]	; (800e6e4 <tcp_receive+0xd00>)
 800e682:	f7fd fb5b 	bl	800bd3c <tcp_seg_copy>
 800e686:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 800e688:	69fb      	ldr	r3, [r7, #28]
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	f000 8109 	beq.w	800e8a2 <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800e690:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e692:	68db      	ldr	r3, [r3, #12]
 800e694:	685b      	ldr	r3, [r3, #4]
 800e696:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e698:	8912      	ldrh	r2, [r2, #8]
 800e69a:	441a      	add	r2, r3
 800e69c:	4b12      	ldr	r3, [pc, #72]	; (800e6e8 <tcp_receive+0xd04>)
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	1ad3      	subs	r3, r2, r3
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	dd12      	ble.n	800e6cc <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800e6a6:	4b10      	ldr	r3, [pc, #64]	; (800e6e8 <tcp_receive+0xd04>)
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	b29a      	uxth	r2, r3
 800e6ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e6ae:	68db      	ldr	r3, [r3, #12]
 800e6b0:	685b      	ldr	r3, [r3, #4]
 800e6b2:	b29b      	uxth	r3, r3
 800e6b4:	1ad3      	subs	r3, r2, r3
 800e6b6:	b29a      	uxth	r2, r3
 800e6b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e6ba:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800e6bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e6be:	685a      	ldr	r2, [r3, #4]
 800e6c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e6c2:	891b      	ldrh	r3, [r3, #8]
 800e6c4:	4619      	mov	r1, r3
 800e6c6:	4610      	mov	r0, r2
 800e6c8:	f7fb fe84 	bl	800a3d4 <pbuf_realloc>
                    }
                    prev->next = cseg;
 800e6cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e6ce:	69fa      	ldr	r2, [r7, #28]
 800e6d0:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800e6d2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800e6d4:	69f8      	ldr	r0, [r7, #28]
 800e6d6:	f7ff f881 	bl	800d7dc <tcp_oos_insert_segment>
                  }
                  break;
 800e6da:	e0e2      	b.n	800e8a2 <tcp_receive+0xebe>
 800e6dc:	20008e98 	.word	0x20008e98
 800e6e0:	20008e95 	.word	0x20008e95
 800e6e4:	20008e68 	.word	0x20008e68
 800e6e8:	20008e88 	.word	0x20008e88
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 800e6ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6ee:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800e6f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	f040 80c6 	bne.w	800e886 <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800e6fa:	4b80      	ldr	r3, [pc, #512]	; (800e8fc <tcp_receive+0xf18>)
 800e6fc:	681a      	ldr	r2, [r3, #0]
 800e6fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e700:	68db      	ldr	r3, [r3, #12]
 800e702:	685b      	ldr	r3, [r3, #4]
 800e704:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800e706:	2b00      	cmp	r3, #0
 800e708:	f340 80bd 	ble.w	800e886 <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800e70c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e70e:	68db      	ldr	r3, [r3, #12]
 800e710:	899b      	ldrh	r3, [r3, #12]
 800e712:	b29b      	uxth	r3, r3
 800e714:	4618      	mov	r0, r3
 800e716:	f7fa fd2f 	bl	8009178 <lwip_htons>
 800e71a:	4603      	mov	r3, r0
 800e71c:	b2db      	uxtb	r3, r3
 800e71e:	f003 0301 	and.w	r3, r3, #1
 800e722:	2b00      	cmp	r3, #0
 800e724:	f040 80bf 	bne.w	800e8a6 <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800e728:	4875      	ldr	r0, [pc, #468]	; (800e900 <tcp_receive+0xf1c>)
 800e72a:	f7fd fb07 	bl	800bd3c <tcp_seg_copy>
 800e72e:	4602      	mov	r2, r0
 800e730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e732:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800e734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	2b00      	cmp	r3, #0
 800e73a:	f000 80b6 	beq.w	800e8aa <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800e73e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e740:	68db      	ldr	r3, [r3, #12]
 800e742:	685b      	ldr	r3, [r3, #4]
 800e744:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e746:	8912      	ldrh	r2, [r2, #8]
 800e748:	441a      	add	r2, r3
 800e74a:	4b6c      	ldr	r3, [pc, #432]	; (800e8fc <tcp_receive+0xf18>)
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	1ad3      	subs	r3, r2, r3
 800e750:	2b00      	cmp	r3, #0
 800e752:	dd12      	ble.n	800e77a <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800e754:	4b69      	ldr	r3, [pc, #420]	; (800e8fc <tcp_receive+0xf18>)
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	b29a      	uxth	r2, r3
 800e75a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e75c:	68db      	ldr	r3, [r3, #12]
 800e75e:	685b      	ldr	r3, [r3, #4]
 800e760:	b29b      	uxth	r3, r3
 800e762:	1ad3      	subs	r3, r2, r3
 800e764:	b29a      	uxth	r2, r3
 800e766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e768:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800e76a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e76c:	685a      	ldr	r2, [r3, #4]
 800e76e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e770:	891b      	ldrh	r3, [r3, #8]
 800e772:	4619      	mov	r1, r3
 800e774:	4610      	mov	r0, r2
 800e776:	f7fb fe2d 	bl	800a3d4 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800e77a:	4b62      	ldr	r3, [pc, #392]	; (800e904 <tcp_receive+0xf20>)
 800e77c:	881b      	ldrh	r3, [r3, #0]
 800e77e:	461a      	mov	r2, r3
 800e780:	4b5e      	ldr	r3, [pc, #376]	; (800e8fc <tcp_receive+0xf18>)
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	441a      	add	r2, r3
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e78a:	6879      	ldr	r1, [r7, #4]
 800e78c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e78e:	440b      	add	r3, r1
 800e790:	1ad3      	subs	r3, r2, r3
 800e792:	2b00      	cmp	r3, #0
 800e794:	f340 8089 	ble.w	800e8aa <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800e798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	68db      	ldr	r3, [r3, #12]
 800e79e:	899b      	ldrh	r3, [r3, #12]
 800e7a0:	b29b      	uxth	r3, r3
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	f7fa fce8 	bl	8009178 <lwip_htons>
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	b2db      	uxtb	r3, r3
 800e7ac:	f003 0301 	and.w	r3, r3, #1
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d022      	beq.n	800e7fa <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800e7b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	68db      	ldr	r3, [r3, #12]
 800e7ba:	899b      	ldrh	r3, [r3, #12]
 800e7bc:	b29b      	uxth	r3, r3
 800e7be:	b21b      	sxth	r3, r3
 800e7c0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800e7c4:	b21c      	sxth	r4, r3
 800e7c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	68db      	ldr	r3, [r3, #12]
 800e7cc:	899b      	ldrh	r3, [r3, #12]
 800e7ce:	b29b      	uxth	r3, r3
 800e7d0:	4618      	mov	r0, r3
 800e7d2:	f7fa fcd1 	bl	8009178 <lwip_htons>
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	b2db      	uxtb	r3, r3
 800e7da:	b29b      	uxth	r3, r3
 800e7dc:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800e7e0:	b29b      	uxth	r3, r3
 800e7e2:	4618      	mov	r0, r3
 800e7e4:	f7fa fcc8 	bl	8009178 <lwip_htons>
 800e7e8:	4603      	mov	r3, r0
 800e7ea:	b21b      	sxth	r3, r3
 800e7ec:	4323      	orrs	r3, r4
 800e7ee:	b21a      	sxth	r2, r3
 800e7f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	68db      	ldr	r3, [r3, #12]
 800e7f6:	b292      	uxth	r2, r2
 800e7f8:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7fe:	b29a      	uxth	r2, r3
 800e800:	687b      	ldr	r3, [r7, #4]
 800e802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800e804:	4413      	add	r3, r2
 800e806:	b299      	uxth	r1, r3
 800e808:	4b3c      	ldr	r3, [pc, #240]	; (800e8fc <tcp_receive+0xf18>)
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	b29a      	uxth	r2, r3
 800e80e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	1a8a      	subs	r2, r1, r2
 800e814:	b292      	uxth	r2, r2
 800e816:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800e818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	685a      	ldr	r2, [r3, #4]
 800e81e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	891b      	ldrh	r3, [r3, #8]
 800e824:	4619      	mov	r1, r3
 800e826:	4610      	mov	r0, r2
 800e828:	f7fb fdd4 	bl	800a3d4 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800e82c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	891c      	ldrh	r4, [r3, #8]
 800e832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	68db      	ldr	r3, [r3, #12]
 800e838:	899b      	ldrh	r3, [r3, #12]
 800e83a:	b29b      	uxth	r3, r3
 800e83c:	4618      	mov	r0, r3
 800e83e:	f7fa fc9b 	bl	8009178 <lwip_htons>
 800e842:	4603      	mov	r3, r0
 800e844:	b2db      	uxtb	r3, r3
 800e846:	f003 0303 	and.w	r3, r3, #3
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d001      	beq.n	800e852 <tcp_receive+0xe6e>
 800e84e:	2301      	movs	r3, #1
 800e850:	e000      	b.n	800e854 <tcp_receive+0xe70>
 800e852:	2300      	movs	r3, #0
 800e854:	4423      	add	r3, r4
 800e856:	b29a      	uxth	r2, r3
 800e858:	4b2a      	ldr	r3, [pc, #168]	; (800e904 <tcp_receive+0xf20>)
 800e85a:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800e85c:	4b29      	ldr	r3, [pc, #164]	; (800e904 <tcp_receive+0xf20>)
 800e85e:	881b      	ldrh	r3, [r3, #0]
 800e860:	461a      	mov	r2, r3
 800e862:	4b26      	ldr	r3, [pc, #152]	; (800e8fc <tcp_receive+0xf18>)
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	441a      	add	r2, r3
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e86c:	6879      	ldr	r1, [r7, #4]
 800e86e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e870:	440b      	add	r3, r1
 800e872:	429a      	cmp	r2, r3
 800e874:	d019      	beq.n	800e8aa <tcp_receive+0xec6>
 800e876:	4b24      	ldr	r3, [pc, #144]	; (800e908 <tcp_receive+0xf24>)
 800e878:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 800e87c:	4923      	ldr	r1, [pc, #140]	; (800e90c <tcp_receive+0xf28>)
 800e87e:	4824      	ldr	r0, [pc, #144]	; (800e910 <tcp_receive+0xf2c>)
 800e880:	f004 fda2 	bl	80133c8 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 800e884:	e011      	b.n	800e8aa <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800e886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	63bb      	str	r3, [r7, #56]	; 0x38
 800e88c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e88e:	2b00      	cmp	r3, #0
 800e890:	f47f aea4 	bne.w	800e5dc <tcp_receive+0xbf8>
 800e894:	e00a      	b.n	800e8ac <tcp_receive+0xec8>
                break;
 800e896:	bf00      	nop
 800e898:	e008      	b.n	800e8ac <tcp_receive+0xec8>
                break;
 800e89a:	bf00      	nop
 800e89c:	e006      	b.n	800e8ac <tcp_receive+0xec8>
                  break;
 800e89e:	bf00      	nop
 800e8a0:	e004      	b.n	800e8ac <tcp_receive+0xec8>
                  break;
 800e8a2:	bf00      	nop
 800e8a4:	e002      	b.n	800e8ac <tcp_receive+0xec8>
                  break;
 800e8a6:	bf00      	nop
 800e8a8:	e000      	b.n	800e8ac <tcp_receive+0xec8>
                break;
 800e8aa:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 800e8ac:	6878      	ldr	r0, [r7, #4]
 800e8ae:	f001 fa33 	bl	800fd18 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 800e8b2:	e003      	b.n	800e8bc <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 800e8b4:	6878      	ldr	r0, [r7, #4]
 800e8b6:	f001 fa2f 	bl	800fd18 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e8ba:	e01a      	b.n	800e8f2 <tcp_receive+0xf0e>
 800e8bc:	e019      	b.n	800e8f2 <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800e8be:	4b0f      	ldr	r3, [pc, #60]	; (800e8fc <tcp_receive+0xf18>)
 800e8c0:	681a      	ldr	r2, [r3, #0]
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8c6:	1ad3      	subs	r3, r2, r3
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	db0a      	blt.n	800e8e2 <tcp_receive+0xefe>
 800e8cc:	4b0b      	ldr	r3, [pc, #44]	; (800e8fc <tcp_receive+0xf18>)
 800e8ce:	681a      	ldr	r2, [r3, #0]
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8d4:	6879      	ldr	r1, [r7, #4]
 800e8d6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 800e8d8:	440b      	add	r3, r1
 800e8da:	1ad3      	subs	r3, r2, r3
 800e8dc:	3301      	adds	r3, #1
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	dd07      	ble.n	800e8f2 <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	8b5b      	ldrh	r3, [r3, #26]
 800e8e6:	f043 0302 	orr.w	r3, r3, #2
 800e8ea:	b29a      	uxth	r2, r3
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	835a      	strh	r2, [r3, #26]
    }
  }
}
 800e8f0:	e7ff      	b.n	800e8f2 <tcp_receive+0xf0e>
 800e8f2:	bf00      	nop
 800e8f4:	3750      	adds	r7, #80	; 0x50
 800e8f6:	46bd      	mov	sp, r7
 800e8f8:	bdb0      	pop	{r4, r5, r7, pc}
 800e8fa:	bf00      	nop
 800e8fc:	20008e88 	.word	0x20008e88
 800e900:	20008e68 	.word	0x20008e68
 800e904:	20008e92 	.word	0x20008e92
 800e908:	08015a48 	.word	0x08015a48
 800e90c:	08015df0 	.word	0x08015df0
 800e910:	08015a94 	.word	0x08015a94

0800e914 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 800e914:	b480      	push	{r7}
 800e916:	b083      	sub	sp, #12
 800e918:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 800e91a:	4b15      	ldr	r3, [pc, #84]	; (800e970 <tcp_get_next_optbyte+0x5c>)
 800e91c:	881b      	ldrh	r3, [r3, #0]
 800e91e:	1c5a      	adds	r2, r3, #1
 800e920:	b291      	uxth	r1, r2
 800e922:	4a13      	ldr	r2, [pc, #76]	; (800e970 <tcp_get_next_optbyte+0x5c>)
 800e924:	8011      	strh	r1, [r2, #0]
 800e926:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800e928:	4b12      	ldr	r3, [pc, #72]	; (800e974 <tcp_get_next_optbyte+0x60>)
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d004      	beq.n	800e93a <tcp_get_next_optbyte+0x26>
 800e930:	4b11      	ldr	r3, [pc, #68]	; (800e978 <tcp_get_next_optbyte+0x64>)
 800e932:	881b      	ldrh	r3, [r3, #0]
 800e934:	88fa      	ldrh	r2, [r7, #6]
 800e936:	429a      	cmp	r2, r3
 800e938:	d208      	bcs.n	800e94c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800e93a:	4b10      	ldr	r3, [pc, #64]	; (800e97c <tcp_get_next_optbyte+0x68>)
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	3314      	adds	r3, #20
 800e940:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 800e942:	88fb      	ldrh	r3, [r7, #6]
 800e944:	683a      	ldr	r2, [r7, #0]
 800e946:	4413      	add	r3, r2
 800e948:	781b      	ldrb	r3, [r3, #0]
 800e94a:	e00b      	b.n	800e964 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800e94c:	88fb      	ldrh	r3, [r7, #6]
 800e94e:	b2da      	uxtb	r2, r3
 800e950:	4b09      	ldr	r3, [pc, #36]	; (800e978 <tcp_get_next_optbyte+0x64>)
 800e952:	881b      	ldrh	r3, [r3, #0]
 800e954:	b2db      	uxtb	r3, r3
 800e956:	1ad3      	subs	r3, r2, r3
 800e958:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 800e95a:	4b06      	ldr	r3, [pc, #24]	; (800e974 <tcp_get_next_optbyte+0x60>)
 800e95c:	681a      	ldr	r2, [r3, #0]
 800e95e:	797b      	ldrb	r3, [r7, #5]
 800e960:	4413      	add	r3, r2
 800e962:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e964:	4618      	mov	r0, r3
 800e966:	370c      	adds	r7, #12
 800e968:	46bd      	mov	sp, r7
 800e96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96e:	4770      	bx	lr
 800e970:	20008e84 	.word	0x20008e84
 800e974:	20008e80 	.word	0x20008e80
 800e978:	20008e7e 	.word	0x20008e7e
 800e97c:	20008e78 	.word	0x20008e78

0800e980 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800e980:	b580      	push	{r7, lr}
 800e982:	b084      	sub	sp, #16
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d106      	bne.n	800e99c <tcp_parseopt+0x1c>
 800e98e:	4b32      	ldr	r3, [pc, #200]	; (800ea58 <tcp_parseopt+0xd8>)
 800e990:	f240 727d 	movw	r2, #1917	; 0x77d
 800e994:	4931      	ldr	r1, [pc, #196]	; (800ea5c <tcp_parseopt+0xdc>)
 800e996:	4832      	ldr	r0, [pc, #200]	; (800ea60 <tcp_parseopt+0xe0>)
 800e998:	f004 fd16 	bl	80133c8 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800e99c:	4b31      	ldr	r3, [pc, #196]	; (800ea64 <tcp_parseopt+0xe4>)
 800e99e:	881b      	ldrh	r3, [r3, #0]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d055      	beq.n	800ea50 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800e9a4:	4b30      	ldr	r3, [pc, #192]	; (800ea68 <tcp_parseopt+0xe8>)
 800e9a6:	2200      	movs	r2, #0
 800e9a8:	801a      	strh	r2, [r3, #0]
 800e9aa:	e045      	b.n	800ea38 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 800e9ac:	f7ff ffb2 	bl	800e914 <tcp_get_next_optbyte>
 800e9b0:	4603      	mov	r3, r0
 800e9b2:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 800e9b4:	7bfb      	ldrb	r3, [r7, #15]
 800e9b6:	2b02      	cmp	r3, #2
 800e9b8:	d006      	beq.n	800e9c8 <tcp_parseopt+0x48>
 800e9ba:	2b02      	cmp	r3, #2
 800e9bc:	dc2b      	bgt.n	800ea16 <tcp_parseopt+0x96>
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d041      	beq.n	800ea46 <tcp_parseopt+0xc6>
 800e9c2:	2b01      	cmp	r3, #1
 800e9c4:	d127      	bne.n	800ea16 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 800e9c6:	e037      	b.n	800ea38 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800e9c8:	f7ff ffa4 	bl	800e914 <tcp_get_next_optbyte>
 800e9cc:	4603      	mov	r3, r0
 800e9ce:	2b04      	cmp	r3, #4
 800e9d0:	d13b      	bne.n	800ea4a <tcp_parseopt+0xca>
 800e9d2:	4b25      	ldr	r3, [pc, #148]	; (800ea68 <tcp_parseopt+0xe8>)
 800e9d4:	881b      	ldrh	r3, [r3, #0]
 800e9d6:	3301      	adds	r3, #1
 800e9d8:	4a22      	ldr	r2, [pc, #136]	; (800ea64 <tcp_parseopt+0xe4>)
 800e9da:	8812      	ldrh	r2, [r2, #0]
 800e9dc:	4293      	cmp	r3, r2
 800e9de:	da34      	bge.n	800ea4a <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800e9e0:	f7ff ff98 	bl	800e914 <tcp_get_next_optbyte>
 800e9e4:	4603      	mov	r3, r0
 800e9e6:	b29b      	uxth	r3, r3
 800e9e8:	021b      	lsls	r3, r3, #8
 800e9ea:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 800e9ec:	f7ff ff92 	bl	800e914 <tcp_get_next_optbyte>
 800e9f0:	4603      	mov	r3, r0
 800e9f2:	b29a      	uxth	r2, r3
 800e9f4:	89bb      	ldrh	r3, [r7, #12]
 800e9f6:	4313      	orrs	r3, r2
 800e9f8:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800e9fa:	89bb      	ldrh	r3, [r7, #12]
 800e9fc:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800ea00:	d804      	bhi.n	800ea0c <tcp_parseopt+0x8c>
 800ea02:	89bb      	ldrh	r3, [r7, #12]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d001      	beq.n	800ea0c <tcp_parseopt+0x8c>
 800ea08:	89ba      	ldrh	r2, [r7, #12]
 800ea0a:	e001      	b.n	800ea10 <tcp_parseopt+0x90>
 800ea0c:	f44f 7206 	mov.w	r2, #536	; 0x218
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 800ea14:	e010      	b.n	800ea38 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 800ea16:	f7ff ff7d 	bl	800e914 <tcp_get_next_optbyte>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 800ea1e:	7afb      	ldrb	r3, [r7, #11]
 800ea20:	2b01      	cmp	r3, #1
 800ea22:	d914      	bls.n	800ea4e <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 800ea24:	7afb      	ldrb	r3, [r7, #11]
 800ea26:	b29a      	uxth	r2, r3
 800ea28:	4b0f      	ldr	r3, [pc, #60]	; (800ea68 <tcp_parseopt+0xe8>)
 800ea2a:	881b      	ldrh	r3, [r3, #0]
 800ea2c:	4413      	add	r3, r2
 800ea2e:	b29b      	uxth	r3, r3
 800ea30:	3b02      	subs	r3, #2
 800ea32:	b29a      	uxth	r2, r3
 800ea34:	4b0c      	ldr	r3, [pc, #48]	; (800ea68 <tcp_parseopt+0xe8>)
 800ea36:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800ea38:	4b0b      	ldr	r3, [pc, #44]	; (800ea68 <tcp_parseopt+0xe8>)
 800ea3a:	881a      	ldrh	r2, [r3, #0]
 800ea3c:	4b09      	ldr	r3, [pc, #36]	; (800ea64 <tcp_parseopt+0xe4>)
 800ea3e:	881b      	ldrh	r3, [r3, #0]
 800ea40:	429a      	cmp	r2, r3
 800ea42:	d3b3      	bcc.n	800e9ac <tcp_parseopt+0x2c>
 800ea44:	e004      	b.n	800ea50 <tcp_parseopt+0xd0>
          return;
 800ea46:	bf00      	nop
 800ea48:	e002      	b.n	800ea50 <tcp_parseopt+0xd0>
            return;
 800ea4a:	bf00      	nop
 800ea4c:	e000      	b.n	800ea50 <tcp_parseopt+0xd0>
            return;
 800ea4e:	bf00      	nop
      }
    }
  }
}
 800ea50:	3710      	adds	r7, #16
 800ea52:	46bd      	mov	sp, r7
 800ea54:	bd80      	pop	{r7, pc}
 800ea56:	bf00      	nop
 800ea58:	08015a48 	.word	0x08015a48
 800ea5c:	08015eac 	.word	0x08015eac
 800ea60:	08015a94 	.word	0x08015a94
 800ea64:	20008e7c 	.word	0x20008e7c
 800ea68:	20008e84 	.word	0x20008e84

0800ea6c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 800ea6c:	b480      	push	{r7}
 800ea6e:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 800ea70:	4b05      	ldr	r3, [pc, #20]	; (800ea88 <tcp_trigger_input_pcb_close+0x1c>)
 800ea72:	781b      	ldrb	r3, [r3, #0]
 800ea74:	f043 0310 	orr.w	r3, r3, #16
 800ea78:	b2da      	uxtb	r2, r3
 800ea7a:	4b03      	ldr	r3, [pc, #12]	; (800ea88 <tcp_trigger_input_pcb_close+0x1c>)
 800ea7c:	701a      	strb	r2, [r3, #0]
}
 800ea7e:	bf00      	nop
 800ea80:	46bd      	mov	sp, r7
 800ea82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea86:	4770      	bx	lr
 800ea88:	20008e95 	.word	0x20008e95

0800ea8c <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b084      	sub	sp, #16
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	60f8      	str	r0, [r7, #12]
 800ea94:	60b9      	str	r1, [r7, #8]
 800ea96:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d00a      	beq.n	800eab4 <tcp_route+0x28>
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	7a1b      	ldrb	r3, [r3, #8]
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d006      	beq.n	800eab4 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	7a1b      	ldrb	r3, [r3, #8]
 800eaaa:	4618      	mov	r0, r3
 800eaac:	f7fb fab8 	bl	800a020 <netif_get_by_index>
 800eab0:	4603      	mov	r3, r0
 800eab2:	e003      	b.n	800eabc <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 800eab4:	6878      	ldr	r0, [r7, #4]
 800eab6:	f003 fa37 	bl	8011f28 <ip4_route>
 800eaba:	4603      	mov	r3, r0
  }
}
 800eabc:	4618      	mov	r0, r3
 800eabe:	3710      	adds	r7, #16
 800eac0:	46bd      	mov	sp, r7
 800eac2:	bd80      	pop	{r7, pc}

0800eac4 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 800eac4:	b590      	push	{r4, r7, lr}
 800eac6:	b087      	sub	sp, #28
 800eac8:	af00      	add	r7, sp, #0
 800eaca:	60f8      	str	r0, [r7, #12]
 800eacc:	60b9      	str	r1, [r7, #8]
 800eace:	603b      	str	r3, [r7, #0]
 800ead0:	4613      	mov	r3, r2
 800ead2:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800ead4:	68fb      	ldr	r3, [r7, #12]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d105      	bne.n	800eae6 <tcp_create_segment+0x22>
 800eada:	4b44      	ldr	r3, [pc, #272]	; (800ebec <tcp_create_segment+0x128>)
 800eadc:	22a3      	movs	r2, #163	; 0xa3
 800eade:	4944      	ldr	r1, [pc, #272]	; (800ebf0 <tcp_create_segment+0x12c>)
 800eae0:	4844      	ldr	r0, [pc, #272]	; (800ebf4 <tcp_create_segment+0x130>)
 800eae2:	f004 fc71 	bl	80133c8 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800eae6:	68bb      	ldr	r3, [r7, #8]
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d105      	bne.n	800eaf8 <tcp_create_segment+0x34>
 800eaec:	4b3f      	ldr	r3, [pc, #252]	; (800ebec <tcp_create_segment+0x128>)
 800eaee:	22a4      	movs	r2, #164	; 0xa4
 800eaf0:	4941      	ldr	r1, [pc, #260]	; (800ebf8 <tcp_create_segment+0x134>)
 800eaf2:	4840      	ldr	r0, [pc, #256]	; (800ebf4 <tcp_create_segment+0x130>)
 800eaf4:	f004 fc68 	bl	80133c8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800eaf8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800eafc:	009b      	lsls	r3, r3, #2
 800eafe:	b2db      	uxtb	r3, r3
 800eb00:	f003 0304 	and.w	r3, r3, #4
 800eb04:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800eb06:	2003      	movs	r0, #3
 800eb08:	f7fa ff8c 	bl	8009a24 <memp_malloc>
 800eb0c:	6138      	str	r0, [r7, #16]
 800eb0e:	693b      	ldr	r3, [r7, #16]
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d104      	bne.n	800eb1e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 800eb14:	68b8      	ldr	r0, [r7, #8]
 800eb16:	f7fb fde3 	bl	800a6e0 <pbuf_free>
    return NULL;
 800eb1a:	2300      	movs	r3, #0
 800eb1c:	e061      	b.n	800ebe2 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 800eb1e:	693b      	ldr	r3, [r7, #16]
 800eb20:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800eb24:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 800eb26:	693b      	ldr	r3, [r7, #16]
 800eb28:	2200      	movs	r2, #0
 800eb2a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 800eb2c:	693b      	ldr	r3, [r7, #16]
 800eb2e:	68ba      	ldr	r2, [r7, #8]
 800eb30:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800eb32:	68bb      	ldr	r3, [r7, #8]
 800eb34:	891a      	ldrh	r2, [r3, #8]
 800eb36:	7dfb      	ldrb	r3, [r7, #23]
 800eb38:	b29b      	uxth	r3, r3
 800eb3a:	429a      	cmp	r2, r3
 800eb3c:	d205      	bcs.n	800eb4a <tcp_create_segment+0x86>
 800eb3e:	4b2b      	ldr	r3, [pc, #172]	; (800ebec <tcp_create_segment+0x128>)
 800eb40:	22b0      	movs	r2, #176	; 0xb0
 800eb42:	492e      	ldr	r1, [pc, #184]	; (800ebfc <tcp_create_segment+0x138>)
 800eb44:	482b      	ldr	r0, [pc, #172]	; (800ebf4 <tcp_create_segment+0x130>)
 800eb46:	f004 fc3f 	bl	80133c8 <iprintf>
  seg->len = p->tot_len - optlen;
 800eb4a:	68bb      	ldr	r3, [r7, #8]
 800eb4c:	891a      	ldrh	r2, [r3, #8]
 800eb4e:	7dfb      	ldrb	r3, [r7, #23]
 800eb50:	b29b      	uxth	r3, r3
 800eb52:	1ad3      	subs	r3, r2, r3
 800eb54:	b29a      	uxth	r2, r3
 800eb56:	693b      	ldr	r3, [r7, #16]
 800eb58:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 800eb5a:	2114      	movs	r1, #20
 800eb5c:	68b8      	ldr	r0, [r7, #8]
 800eb5e:	f7fb fd29 	bl	800a5b4 <pbuf_add_header>
 800eb62:	4603      	mov	r3, r0
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d004      	beq.n	800eb72 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 800eb68:	6938      	ldr	r0, [r7, #16]
 800eb6a:	f7fd f8ce 	bl	800bd0a <tcp_seg_free>
    return NULL;
 800eb6e:	2300      	movs	r3, #0
 800eb70:	e037      	b.n	800ebe2 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800eb72:	693b      	ldr	r3, [r7, #16]
 800eb74:	685b      	ldr	r3, [r3, #4]
 800eb76:	685a      	ldr	r2, [r3, #4]
 800eb78:	693b      	ldr	r3, [r7, #16]
 800eb7a:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	8ada      	ldrh	r2, [r3, #22]
 800eb80:	693b      	ldr	r3, [r7, #16]
 800eb82:	68dc      	ldr	r4, [r3, #12]
 800eb84:	4610      	mov	r0, r2
 800eb86:	f7fa faf7 	bl	8009178 <lwip_htons>
 800eb8a:	4603      	mov	r3, r0
 800eb8c:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	8b1a      	ldrh	r2, [r3, #24]
 800eb92:	693b      	ldr	r3, [r7, #16]
 800eb94:	68dc      	ldr	r4, [r3, #12]
 800eb96:	4610      	mov	r0, r2
 800eb98:	f7fa faee 	bl	8009178 <lwip_htons>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800eba0:	693b      	ldr	r3, [r7, #16]
 800eba2:	68dc      	ldr	r4, [r3, #12]
 800eba4:	6838      	ldr	r0, [r7, #0]
 800eba6:	f7fa fafc 	bl	80091a2 <lwip_htonl>
 800ebaa:	4603      	mov	r3, r0
 800ebac:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800ebae:	7dfb      	ldrb	r3, [r7, #23]
 800ebb0:	089b      	lsrs	r3, r3, #2
 800ebb2:	b2db      	uxtb	r3, r3
 800ebb4:	b29b      	uxth	r3, r3
 800ebb6:	3305      	adds	r3, #5
 800ebb8:	b29b      	uxth	r3, r3
 800ebba:	031b      	lsls	r3, r3, #12
 800ebbc:	b29a      	uxth	r2, r3
 800ebbe:	79fb      	ldrb	r3, [r7, #7]
 800ebc0:	b29b      	uxth	r3, r3
 800ebc2:	4313      	orrs	r3, r2
 800ebc4:	b29a      	uxth	r2, r3
 800ebc6:	693b      	ldr	r3, [r7, #16]
 800ebc8:	68dc      	ldr	r4, [r3, #12]
 800ebca:	4610      	mov	r0, r2
 800ebcc:	f7fa fad4 	bl	8009178 <lwip_htons>
 800ebd0:	4603      	mov	r3, r0
 800ebd2:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 800ebd4:	693b      	ldr	r3, [r7, #16]
 800ebd6:	68db      	ldr	r3, [r3, #12]
 800ebd8:	2200      	movs	r2, #0
 800ebda:	749a      	strb	r2, [r3, #18]
 800ebdc:	2200      	movs	r2, #0
 800ebde:	74da      	strb	r2, [r3, #19]
  return seg;
 800ebe0:	693b      	ldr	r3, [r7, #16]
}
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	371c      	adds	r7, #28
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	bd90      	pop	{r4, r7, pc}
 800ebea:	bf00      	nop
 800ebec:	08015ec8 	.word	0x08015ec8
 800ebf0:	08015efc 	.word	0x08015efc
 800ebf4:	08015f1c 	.word	0x08015f1c
 800ebf8:	08015f44 	.word	0x08015f44
 800ebfc:	08015f68 	.word	0x08015f68

0800ec00 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 800ec00:	b590      	push	{r4, r7, lr}
 800ec02:	b08b      	sub	sp, #44	; 0x2c
 800ec04:	af02      	add	r7, sp, #8
 800ec06:	6078      	str	r0, [r7, #4]
 800ec08:	460b      	mov	r3, r1
 800ec0a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	61fb      	str	r3, [r7, #28]
 800ec10:	2300      	movs	r3, #0
 800ec12:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800ec14:	2300      	movs	r3, #0
 800ec16:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	d106      	bne.n	800ec2c <tcp_split_unsent_seg+0x2c>
 800ec1e:	4b95      	ldr	r3, [pc, #596]	; (800ee74 <tcp_split_unsent_seg+0x274>)
 800ec20:	f240 324b 	movw	r2, #843	; 0x34b
 800ec24:	4994      	ldr	r1, [pc, #592]	; (800ee78 <tcp_split_unsent_seg+0x278>)
 800ec26:	4895      	ldr	r0, [pc, #596]	; (800ee7c <tcp_split_unsent_seg+0x27c>)
 800ec28:	f004 fbce 	bl	80133c8 <iprintf>

  useg = pcb->unsent;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ec30:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 800ec32:	697b      	ldr	r3, [r7, #20]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d102      	bne.n	800ec3e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 800ec38:	f04f 33ff 	mov.w	r3, #4294967295
 800ec3c:	e116      	b.n	800ee6c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 800ec3e:	887b      	ldrh	r3, [r7, #2]
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d109      	bne.n	800ec58 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 800ec44:	4b8b      	ldr	r3, [pc, #556]	; (800ee74 <tcp_split_unsent_seg+0x274>)
 800ec46:	f240 3253 	movw	r2, #851	; 0x353
 800ec4a:	498d      	ldr	r1, [pc, #564]	; (800ee80 <tcp_split_unsent_seg+0x280>)
 800ec4c:	488b      	ldr	r0, [pc, #556]	; (800ee7c <tcp_split_unsent_seg+0x27c>)
 800ec4e:	f004 fbbb 	bl	80133c8 <iprintf>
    return ERR_VAL;
 800ec52:	f06f 0305 	mvn.w	r3, #5
 800ec56:	e109      	b.n	800ee6c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 800ec58:	697b      	ldr	r3, [r7, #20]
 800ec5a:	891b      	ldrh	r3, [r3, #8]
 800ec5c:	887a      	ldrh	r2, [r7, #2]
 800ec5e:	429a      	cmp	r2, r3
 800ec60:	d301      	bcc.n	800ec66 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 800ec62:	2300      	movs	r3, #0
 800ec64:	e102      	b.n	800ee6c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ec6a:	887a      	ldrh	r2, [r7, #2]
 800ec6c:	429a      	cmp	r2, r3
 800ec6e:	d906      	bls.n	800ec7e <tcp_split_unsent_seg+0x7e>
 800ec70:	4b80      	ldr	r3, [pc, #512]	; (800ee74 <tcp_split_unsent_seg+0x274>)
 800ec72:	f240 325b 	movw	r2, #859	; 0x35b
 800ec76:	4983      	ldr	r1, [pc, #524]	; (800ee84 <tcp_split_unsent_seg+0x284>)
 800ec78:	4880      	ldr	r0, [pc, #512]	; (800ee7c <tcp_split_unsent_seg+0x27c>)
 800ec7a:	f004 fba5 	bl	80133c8 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 800ec7e:	697b      	ldr	r3, [r7, #20]
 800ec80:	891b      	ldrh	r3, [r3, #8]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d106      	bne.n	800ec94 <tcp_split_unsent_seg+0x94>
 800ec86:	4b7b      	ldr	r3, [pc, #492]	; (800ee74 <tcp_split_unsent_seg+0x274>)
 800ec88:	f44f 7257 	mov.w	r2, #860	; 0x35c
 800ec8c:	497e      	ldr	r1, [pc, #504]	; (800ee88 <tcp_split_unsent_seg+0x288>)
 800ec8e:	487b      	ldr	r0, [pc, #492]	; (800ee7c <tcp_split_unsent_seg+0x27c>)
 800ec90:	f004 fb9a 	bl	80133c8 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 800ec94:	697b      	ldr	r3, [r7, #20]
 800ec96:	7a9b      	ldrb	r3, [r3, #10]
 800ec98:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800ec9a:	7bfb      	ldrb	r3, [r7, #15]
 800ec9c:	009b      	lsls	r3, r3, #2
 800ec9e:	b2db      	uxtb	r3, r3
 800eca0:	f003 0304 	and.w	r3, r3, #4
 800eca4:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 800eca6:	697b      	ldr	r3, [r7, #20]
 800eca8:	891a      	ldrh	r2, [r3, #8]
 800ecaa:	887b      	ldrh	r3, [r7, #2]
 800ecac:	1ad3      	subs	r3, r2, r3
 800ecae:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800ecb0:	7bbb      	ldrb	r3, [r7, #14]
 800ecb2:	b29a      	uxth	r2, r3
 800ecb4:	89bb      	ldrh	r3, [r7, #12]
 800ecb6:	4413      	add	r3, r2
 800ecb8:	b29b      	uxth	r3, r3
 800ecba:	f44f 7220 	mov.w	r2, #640	; 0x280
 800ecbe:	4619      	mov	r1, r3
 800ecc0:	2036      	movs	r0, #54	; 0x36
 800ecc2:	f7fb fa29 	bl	800a118 <pbuf_alloc>
 800ecc6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800ecc8:	693b      	ldr	r3, [r7, #16]
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	f000 80b7 	beq.w	800ee3e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	685b      	ldr	r3, [r3, #4]
 800ecd4:	891a      	ldrh	r2, [r3, #8]
 800ecd6:	697b      	ldr	r3, [r7, #20]
 800ecd8:	891b      	ldrh	r3, [r3, #8]
 800ecda:	1ad3      	subs	r3, r2, r3
 800ecdc:	b29a      	uxth	r2, r3
 800ecde:	887b      	ldrh	r3, [r7, #2]
 800ece0:	4413      	add	r3, r2
 800ece2:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800ece4:	697b      	ldr	r3, [r7, #20]
 800ece6:	6858      	ldr	r0, [r3, #4]
 800ece8:	693b      	ldr	r3, [r7, #16]
 800ecea:	685a      	ldr	r2, [r3, #4]
 800ecec:	7bbb      	ldrb	r3, [r7, #14]
 800ecee:	18d1      	adds	r1, r2, r3
 800ecf0:	897b      	ldrh	r3, [r7, #10]
 800ecf2:	89ba      	ldrh	r2, [r7, #12]
 800ecf4:	f7fb feee 	bl	800aad4 <pbuf_copy_partial>
 800ecf8:	4603      	mov	r3, r0
 800ecfa:	461a      	mov	r2, r3
 800ecfc:	89bb      	ldrh	r3, [r7, #12]
 800ecfe:	4293      	cmp	r3, r2
 800ed00:	f040 809f 	bne.w	800ee42 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800ed04:	697b      	ldr	r3, [r7, #20]
 800ed06:	68db      	ldr	r3, [r3, #12]
 800ed08:	899b      	ldrh	r3, [r3, #12]
 800ed0a:	b29b      	uxth	r3, r3
 800ed0c:	4618      	mov	r0, r3
 800ed0e:	f7fa fa33 	bl	8009178 <lwip_htons>
 800ed12:	4603      	mov	r3, r0
 800ed14:	b2db      	uxtb	r3, r3
 800ed16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ed1a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 800ed20:	7efb      	ldrb	r3, [r7, #27]
 800ed22:	f003 0308 	and.w	r3, r3, #8
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d007      	beq.n	800ed3a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 800ed2a:	7efb      	ldrb	r3, [r7, #27]
 800ed2c:	f023 0308 	bic.w	r3, r3, #8
 800ed30:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 800ed32:	7ebb      	ldrb	r3, [r7, #26]
 800ed34:	f043 0308 	orr.w	r3, r3, #8
 800ed38:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 800ed3a:	7efb      	ldrb	r3, [r7, #27]
 800ed3c:	f003 0301 	and.w	r3, r3, #1
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d007      	beq.n	800ed54 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 800ed44:	7efb      	ldrb	r3, [r7, #27]
 800ed46:	f023 0301 	bic.w	r3, r3, #1
 800ed4a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 800ed4c:	7ebb      	ldrb	r3, [r7, #26]
 800ed4e:	f043 0301 	orr.w	r3, r3, #1
 800ed52:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 800ed54:	697b      	ldr	r3, [r7, #20]
 800ed56:	68db      	ldr	r3, [r3, #12]
 800ed58:	685b      	ldr	r3, [r3, #4]
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	f7fa fa21 	bl	80091a2 <lwip_htonl>
 800ed60:	4602      	mov	r2, r0
 800ed62:	887b      	ldrh	r3, [r7, #2]
 800ed64:	18d1      	adds	r1, r2, r3
 800ed66:	7eba      	ldrb	r2, [r7, #26]
 800ed68:	7bfb      	ldrb	r3, [r7, #15]
 800ed6a:	9300      	str	r3, [sp, #0]
 800ed6c:	460b      	mov	r3, r1
 800ed6e:	6939      	ldr	r1, [r7, #16]
 800ed70:	6878      	ldr	r0, [r7, #4]
 800ed72:	f7ff fea7 	bl	800eac4 <tcp_create_segment>
 800ed76:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 800ed78:	69fb      	ldr	r3, [r7, #28]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d063      	beq.n	800ee46 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800ed7e:	697b      	ldr	r3, [r7, #20]
 800ed80:	685b      	ldr	r3, [r3, #4]
 800ed82:	4618      	mov	r0, r3
 800ed84:	f7fb fd34 	bl	800a7f0 <pbuf_clen>
 800ed88:	4603      	mov	r3, r0
 800ed8a:	461a      	mov	r2, r3
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800ed92:	1a9b      	subs	r3, r3, r2
 800ed94:	b29a      	uxth	r2, r3
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800ed9c:	697b      	ldr	r3, [r7, #20]
 800ed9e:	6858      	ldr	r0, [r3, #4]
 800eda0:	697b      	ldr	r3, [r7, #20]
 800eda2:	685b      	ldr	r3, [r3, #4]
 800eda4:	891a      	ldrh	r2, [r3, #8]
 800eda6:	89bb      	ldrh	r3, [r7, #12]
 800eda8:	1ad3      	subs	r3, r2, r3
 800edaa:	b29b      	uxth	r3, r3
 800edac:	4619      	mov	r1, r3
 800edae:	f7fb fb11 	bl	800a3d4 <pbuf_realloc>
  useg->len -= remainder;
 800edb2:	697b      	ldr	r3, [r7, #20]
 800edb4:	891a      	ldrh	r2, [r3, #8]
 800edb6:	89bb      	ldrh	r3, [r7, #12]
 800edb8:	1ad3      	subs	r3, r2, r3
 800edba:	b29a      	uxth	r2, r3
 800edbc:	697b      	ldr	r3, [r7, #20]
 800edbe:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800edc0:	697b      	ldr	r3, [r7, #20]
 800edc2:	68db      	ldr	r3, [r3, #12]
 800edc4:	899b      	ldrh	r3, [r3, #12]
 800edc6:	b29c      	uxth	r4, r3
 800edc8:	7efb      	ldrb	r3, [r7, #27]
 800edca:	b29b      	uxth	r3, r3
 800edcc:	4618      	mov	r0, r3
 800edce:	f7fa f9d3 	bl	8009178 <lwip_htons>
 800edd2:	4603      	mov	r3, r0
 800edd4:	461a      	mov	r2, r3
 800edd6:	697b      	ldr	r3, [r7, #20]
 800edd8:	68db      	ldr	r3, [r3, #12]
 800edda:	4322      	orrs	r2, r4
 800eddc:	b292      	uxth	r2, r2
 800edde:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800ede0:	697b      	ldr	r3, [r7, #20]
 800ede2:	685b      	ldr	r3, [r3, #4]
 800ede4:	4618      	mov	r0, r3
 800ede6:	f7fb fd03 	bl	800a7f0 <pbuf_clen>
 800edea:	4603      	mov	r3, r0
 800edec:	461a      	mov	r2, r3
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800edf4:	4413      	add	r3, r2
 800edf6:	b29a      	uxth	r2, r3
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800edfe:	69fb      	ldr	r3, [r7, #28]
 800ee00:	685b      	ldr	r3, [r3, #4]
 800ee02:	4618      	mov	r0, r3
 800ee04:	f7fb fcf4 	bl	800a7f0 <pbuf_clen>
 800ee08:	4603      	mov	r3, r0
 800ee0a:	461a      	mov	r2, r3
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800ee12:	4413      	add	r3, r2
 800ee14:	b29a      	uxth	r2, r3
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 800ee1c:	697b      	ldr	r3, [r7, #20]
 800ee1e:	681a      	ldr	r2, [r3, #0]
 800ee20:	69fb      	ldr	r3, [r7, #28]
 800ee22:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 800ee24:	697b      	ldr	r3, [r7, #20]
 800ee26:	69fa      	ldr	r2, [r7, #28]
 800ee28:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 800ee2a:	69fb      	ldr	r3, [r7, #28]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d103      	bne.n	800ee3a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	2200      	movs	r2, #0
 800ee36:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	e016      	b.n	800ee6c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 800ee3e:	bf00      	nop
 800ee40:	e002      	b.n	800ee48 <tcp_split_unsent_seg+0x248>
    goto memerr;
 800ee42:	bf00      	nop
 800ee44:	e000      	b.n	800ee48 <tcp_split_unsent_seg+0x248>
    goto memerr;
 800ee46:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 800ee48:	69fb      	ldr	r3, [r7, #28]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d006      	beq.n	800ee5c <tcp_split_unsent_seg+0x25c>
 800ee4e:	4b09      	ldr	r3, [pc, #36]	; (800ee74 <tcp_split_unsent_seg+0x274>)
 800ee50:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 800ee54:	490d      	ldr	r1, [pc, #52]	; (800ee8c <tcp_split_unsent_seg+0x28c>)
 800ee56:	4809      	ldr	r0, [pc, #36]	; (800ee7c <tcp_split_unsent_seg+0x27c>)
 800ee58:	f004 fab6 	bl	80133c8 <iprintf>
  if (p != NULL) {
 800ee5c:	693b      	ldr	r3, [r7, #16]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d002      	beq.n	800ee68 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 800ee62:	6938      	ldr	r0, [r7, #16]
 800ee64:	f7fb fc3c 	bl	800a6e0 <pbuf_free>
  }

  return ERR_MEM;
 800ee68:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	3724      	adds	r7, #36	; 0x24
 800ee70:	46bd      	mov	sp, r7
 800ee72:	bd90      	pop	{r4, r7, pc}
 800ee74:	08015ec8 	.word	0x08015ec8
 800ee78:	0801625c 	.word	0x0801625c
 800ee7c:	08015f1c 	.word	0x08015f1c
 800ee80:	08016280 	.word	0x08016280
 800ee84:	080162a4 	.word	0x080162a4
 800ee88:	080162b4 	.word	0x080162b4
 800ee8c:	080162c4 	.word	0x080162c4

0800ee90 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 800ee90:	b590      	push	{r4, r7, lr}
 800ee92:	b085      	sub	sp, #20
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d106      	bne.n	800eeac <tcp_send_fin+0x1c>
 800ee9e:	4b21      	ldr	r3, [pc, #132]	; (800ef24 <tcp_send_fin+0x94>)
 800eea0:	f240 32eb 	movw	r2, #1003	; 0x3eb
 800eea4:	4920      	ldr	r1, [pc, #128]	; (800ef28 <tcp_send_fin+0x98>)
 800eea6:	4821      	ldr	r0, [pc, #132]	; (800ef2c <tcp_send_fin+0x9c>)
 800eea8:	f004 fa8e 	bl	80133c8 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d02e      	beq.n	800ef12 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800eeb8:	60fb      	str	r3, [r7, #12]
 800eeba:	e002      	b.n	800eec2 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 800eebc:	68fb      	ldr	r3, [r7, #12]
 800eebe:	681b      	ldr	r3, [r3, #0]
 800eec0:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800eec2:	68fb      	ldr	r3, [r7, #12]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d1f8      	bne.n	800eebc <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800eeca:	68fb      	ldr	r3, [r7, #12]
 800eecc:	68db      	ldr	r3, [r3, #12]
 800eece:	899b      	ldrh	r3, [r3, #12]
 800eed0:	b29b      	uxth	r3, r3
 800eed2:	4618      	mov	r0, r3
 800eed4:	f7fa f950 	bl	8009178 <lwip_htons>
 800eed8:	4603      	mov	r3, r0
 800eeda:	b2db      	uxtb	r3, r3
 800eedc:	f003 0307 	and.w	r3, r3, #7
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d116      	bne.n	800ef12 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	68db      	ldr	r3, [r3, #12]
 800eee8:	899b      	ldrh	r3, [r3, #12]
 800eeea:	b29c      	uxth	r4, r3
 800eeec:	2001      	movs	r0, #1
 800eeee:	f7fa f943 	bl	8009178 <lwip_htons>
 800eef2:	4603      	mov	r3, r0
 800eef4:	461a      	mov	r2, r3
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	68db      	ldr	r3, [r3, #12]
 800eefa:	4322      	orrs	r2, r4
 800eefc:	b292      	uxth	r2, r2
 800eefe:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	8b5b      	ldrh	r3, [r3, #26]
 800ef04:	f043 0320 	orr.w	r3, r3, #32
 800ef08:	b29a      	uxth	r2, r3
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 800ef0e:	2300      	movs	r3, #0
 800ef10:	e004      	b.n	800ef1c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800ef12:	2101      	movs	r1, #1
 800ef14:	6878      	ldr	r0, [r7, #4]
 800ef16:	f000 f80b 	bl	800ef30 <tcp_enqueue_flags>
 800ef1a:	4603      	mov	r3, r0
}
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	3714      	adds	r7, #20
 800ef20:	46bd      	mov	sp, r7
 800ef22:	bd90      	pop	{r4, r7, pc}
 800ef24:	08015ec8 	.word	0x08015ec8
 800ef28:	080162d0 	.word	0x080162d0
 800ef2c:	08015f1c 	.word	0x08015f1c

0800ef30 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b08a      	sub	sp, #40	; 0x28
 800ef34:	af02      	add	r7, sp, #8
 800ef36:	6078      	str	r0, [r7, #4]
 800ef38:	460b      	mov	r3, r1
 800ef3a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 800ef3c:	2300      	movs	r3, #0
 800ef3e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 800ef40:	2300      	movs	r3, #0
 800ef42:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800ef44:	78fb      	ldrb	r3, [r7, #3]
 800ef46:	f003 0303 	and.w	r3, r3, #3
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d106      	bne.n	800ef5c <tcp_enqueue_flags+0x2c>
 800ef4e:	4b67      	ldr	r3, [pc, #412]	; (800f0ec <tcp_enqueue_flags+0x1bc>)
 800ef50:	f240 4211 	movw	r2, #1041	; 0x411
 800ef54:	4966      	ldr	r1, [pc, #408]	; (800f0f0 <tcp_enqueue_flags+0x1c0>)
 800ef56:	4867      	ldr	r0, [pc, #412]	; (800f0f4 <tcp_enqueue_flags+0x1c4>)
 800ef58:	f004 fa36 	bl	80133c8 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d106      	bne.n	800ef70 <tcp_enqueue_flags+0x40>
 800ef62:	4b62      	ldr	r3, [pc, #392]	; (800f0ec <tcp_enqueue_flags+0x1bc>)
 800ef64:	f240 4213 	movw	r2, #1043	; 0x413
 800ef68:	4963      	ldr	r1, [pc, #396]	; (800f0f8 <tcp_enqueue_flags+0x1c8>)
 800ef6a:	4862      	ldr	r0, [pc, #392]	; (800f0f4 <tcp_enqueue_flags+0x1c4>)
 800ef6c:	f004 fa2c 	bl	80133c8 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 800ef70:	78fb      	ldrb	r3, [r7, #3]
 800ef72:	f003 0302 	and.w	r3, r3, #2
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d001      	beq.n	800ef7e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 800ef7a:	2301      	movs	r3, #1
 800ef7c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800ef7e:	7ffb      	ldrb	r3, [r7, #31]
 800ef80:	009b      	lsls	r3, r3, #2
 800ef82:	b2db      	uxtb	r3, r3
 800ef84:	f003 0304 	and.w	r3, r3, #4
 800ef88:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800ef8a:	7dfb      	ldrb	r3, [r7, #23]
 800ef8c:	b29b      	uxth	r3, r3
 800ef8e:	f44f 7220 	mov.w	r2, #640	; 0x280
 800ef92:	4619      	mov	r1, r3
 800ef94:	2036      	movs	r0, #54	; 0x36
 800ef96:	f7fb f8bf 	bl	800a118 <pbuf_alloc>
 800ef9a:	6138      	str	r0, [r7, #16]
 800ef9c:	693b      	ldr	r3, [r7, #16]
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d109      	bne.n	800efb6 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	8b5b      	ldrh	r3, [r3, #26]
 800efa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800efaa:	b29a      	uxth	r2, r3
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800efb0:	f04f 33ff 	mov.w	r3, #4294967295
 800efb4:	e095      	b.n	800f0e2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800efb6:	693b      	ldr	r3, [r7, #16]
 800efb8:	895a      	ldrh	r2, [r3, #10]
 800efba:	7dfb      	ldrb	r3, [r7, #23]
 800efbc:	b29b      	uxth	r3, r3
 800efbe:	429a      	cmp	r2, r3
 800efc0:	d206      	bcs.n	800efd0 <tcp_enqueue_flags+0xa0>
 800efc2:	4b4a      	ldr	r3, [pc, #296]	; (800f0ec <tcp_enqueue_flags+0x1bc>)
 800efc4:	f240 4239 	movw	r2, #1081	; 0x439
 800efc8:	494c      	ldr	r1, [pc, #304]	; (800f0fc <tcp_enqueue_flags+0x1cc>)
 800efca:	484a      	ldr	r0, [pc, #296]	; (800f0f4 <tcp_enqueue_flags+0x1c4>)
 800efcc:	f004 f9fc 	bl	80133c8 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800efd4:	78fa      	ldrb	r2, [r7, #3]
 800efd6:	7ffb      	ldrb	r3, [r7, #31]
 800efd8:	9300      	str	r3, [sp, #0]
 800efda:	460b      	mov	r3, r1
 800efdc:	6939      	ldr	r1, [r7, #16]
 800efde:	6878      	ldr	r0, [r7, #4]
 800efe0:	f7ff fd70 	bl	800eac4 <tcp_create_segment>
 800efe4:	60f8      	str	r0, [r7, #12]
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d109      	bne.n	800f000 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	8b5b      	ldrh	r3, [r3, #26]
 800eff0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eff4:	b29a      	uxth	r2, r3
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800effa:	f04f 33ff 	mov.w	r3, #4294967295
 800effe:	e070      	b.n	800f0e2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	68db      	ldr	r3, [r3, #12]
 800f004:	f003 0303 	and.w	r3, r3, #3
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d006      	beq.n	800f01a <tcp_enqueue_flags+0xea>
 800f00c:	4b37      	ldr	r3, [pc, #220]	; (800f0ec <tcp_enqueue_flags+0x1bc>)
 800f00e:	f240 4242 	movw	r2, #1090	; 0x442
 800f012:	493b      	ldr	r1, [pc, #236]	; (800f100 <tcp_enqueue_flags+0x1d0>)
 800f014:	4837      	ldr	r0, [pc, #220]	; (800f0f4 <tcp_enqueue_flags+0x1c4>)
 800f016:	f004 f9d7 	bl	80133c8 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	891b      	ldrh	r3, [r3, #8]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d006      	beq.n	800f030 <tcp_enqueue_flags+0x100>
 800f022:	4b32      	ldr	r3, [pc, #200]	; (800f0ec <tcp_enqueue_flags+0x1bc>)
 800f024:	f240 4243 	movw	r2, #1091	; 0x443
 800f028:	4936      	ldr	r1, [pc, #216]	; (800f104 <tcp_enqueue_flags+0x1d4>)
 800f02a:	4832      	ldr	r0, [pc, #200]	; (800f0f4 <tcp_enqueue_flags+0x1c4>)
 800f02c:	f004 f9cc 	bl	80133c8 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f034:	2b00      	cmp	r3, #0
 800f036:	d103      	bne.n	800f040 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	68fa      	ldr	r2, [r7, #12]
 800f03c:	66da      	str	r2, [r3, #108]	; 0x6c
 800f03e:	e00d      	b.n	800f05c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f044:	61bb      	str	r3, [r7, #24]
 800f046:	e002      	b.n	800f04e <tcp_enqueue_flags+0x11e>
 800f048:	69bb      	ldr	r3, [r7, #24]
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	61bb      	str	r3, [r7, #24]
 800f04e:	69bb      	ldr	r3, [r7, #24]
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d1f8      	bne.n	800f048 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 800f056:	69bb      	ldr	r3, [r7, #24]
 800f058:	68fa      	ldr	r2, [r7, #12]
 800f05a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	2200      	movs	r2, #0
 800f060:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800f064:	78fb      	ldrb	r3, [r7, #3]
 800f066:	f003 0302 	and.w	r3, r3, #2
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d104      	bne.n	800f078 <tcp_enqueue_flags+0x148>
 800f06e:	78fb      	ldrb	r3, [r7, #3]
 800f070:	f003 0301 	and.w	r3, r3, #1
 800f074:	2b00      	cmp	r3, #0
 800f076:	d004      	beq.n	800f082 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f07c:	1c5a      	adds	r2, r3, #1
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 800f082:	78fb      	ldrb	r3, [r7, #3]
 800f084:	f003 0301 	and.w	r3, r3, #1
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d006      	beq.n	800f09a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	8b5b      	ldrh	r3, [r3, #26]
 800f090:	f043 0320 	orr.w	r3, r3, #32
 800f094:	b29a      	uxth	r2, r3
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	685b      	ldr	r3, [r3, #4]
 800f09e:	4618      	mov	r0, r3
 800f0a0:	f7fb fba6 	bl	800a7f0 <pbuf_clen>
 800f0a4:	4603      	mov	r3, r0
 800f0a6:	461a      	mov	r2, r3
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f0ae:	4413      	add	r3, r2
 800f0b0:	b29a      	uxth	r2, r3
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d00e      	beq.n	800f0e0 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d10a      	bne.n	800f0e0 <tcp_enqueue_flags+0x1b0>
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d106      	bne.n	800f0e0 <tcp_enqueue_flags+0x1b0>
 800f0d2:	4b06      	ldr	r3, [pc, #24]	; (800f0ec <tcp_enqueue_flags+0x1bc>)
 800f0d4:	f240 4265 	movw	r2, #1125	; 0x465
 800f0d8:	490b      	ldr	r1, [pc, #44]	; (800f108 <tcp_enqueue_flags+0x1d8>)
 800f0da:	4806      	ldr	r0, [pc, #24]	; (800f0f4 <tcp_enqueue_flags+0x1c4>)
 800f0dc:	f004 f974 	bl	80133c8 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 800f0e0:	2300      	movs	r3, #0
}
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	3720      	adds	r7, #32
 800f0e6:	46bd      	mov	sp, r7
 800f0e8:	bd80      	pop	{r7, pc}
 800f0ea:	bf00      	nop
 800f0ec:	08015ec8 	.word	0x08015ec8
 800f0f0:	080162ec 	.word	0x080162ec
 800f0f4:	08015f1c 	.word	0x08015f1c
 800f0f8:	08016344 	.word	0x08016344
 800f0fc:	08016364 	.word	0x08016364
 800f100:	080163a0 	.word	0x080163a0
 800f104:	080163b8 	.word	0x080163b8
 800f108:	080163e4 	.word	0x080163e4

0800f10c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 800f10c:	b5b0      	push	{r4, r5, r7, lr}
 800f10e:	b08a      	sub	sp, #40	; 0x28
 800f110:	af00      	add	r7, sp, #0
 800f112:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d106      	bne.n	800f128 <tcp_output+0x1c>
 800f11a:	4b8a      	ldr	r3, [pc, #552]	; (800f344 <tcp_output+0x238>)
 800f11c:	f240 42e1 	movw	r2, #1249	; 0x4e1
 800f120:	4989      	ldr	r1, [pc, #548]	; (800f348 <tcp_output+0x23c>)
 800f122:	488a      	ldr	r0, [pc, #552]	; (800f34c <tcp_output+0x240>)
 800f124:	f004 f950 	bl	80133c8 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	7d1b      	ldrb	r3, [r3, #20]
 800f12c:	2b01      	cmp	r3, #1
 800f12e:	d106      	bne.n	800f13e <tcp_output+0x32>
 800f130:	4b84      	ldr	r3, [pc, #528]	; (800f344 <tcp_output+0x238>)
 800f132:	f240 42e3 	movw	r2, #1251	; 0x4e3
 800f136:	4986      	ldr	r1, [pc, #536]	; (800f350 <tcp_output+0x244>)
 800f138:	4884      	ldr	r0, [pc, #528]	; (800f34c <tcp_output+0x240>)
 800f13a:	f004 f945 	bl	80133c8 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 800f13e:	4b85      	ldr	r3, [pc, #532]	; (800f354 <tcp_output+0x248>)
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	687a      	ldr	r2, [r7, #4]
 800f144:	429a      	cmp	r2, r3
 800f146:	d101      	bne.n	800f14c <tcp_output+0x40>
    return ERR_OK;
 800f148:	2300      	movs	r3, #0
 800f14a:	e1ce      	b.n	800f4ea <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f158:	4293      	cmp	r3, r2
 800f15a:	bf28      	it	cs
 800f15c:	4613      	movcs	r3, r2
 800f15e:	b29b      	uxth	r3, r3
 800f160:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f166:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 800f168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d10b      	bne.n	800f186 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	8b5b      	ldrh	r3, [r3, #26]
 800f172:	f003 0302 	and.w	r3, r3, #2
 800f176:	2b00      	cmp	r3, #0
 800f178:	f000 81aa 	beq.w	800f4d0 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 800f17c:	6878      	ldr	r0, [r7, #4]
 800f17e:	f000 fdcb 	bl	800fd18 <tcp_send_empty_ack>
 800f182:	4603      	mov	r3, r0
 800f184:	e1b1      	b.n	800f4ea <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 800f186:	6879      	ldr	r1, [r7, #4]
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	3304      	adds	r3, #4
 800f18c:	461a      	mov	r2, r3
 800f18e:	6878      	ldr	r0, [r7, #4]
 800f190:	f7ff fc7c 	bl	800ea8c <tcp_route>
 800f194:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 800f196:	697b      	ldr	r3, [r7, #20]
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d102      	bne.n	800f1a2 <tcp_output+0x96>
    return ERR_RTE;
 800f19c:	f06f 0303 	mvn.w	r3, #3
 800f1a0:	e1a3      	b.n	800f4ea <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d003      	beq.n	800f1b0 <tcp_output+0xa4>
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d111      	bne.n	800f1d4 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 800f1b0:	697b      	ldr	r3, [r7, #20]
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d002      	beq.n	800f1bc <tcp_output+0xb0>
 800f1b6:	697b      	ldr	r3, [r7, #20]
 800f1b8:	3304      	adds	r3, #4
 800f1ba:	e000      	b.n	800f1be <tcp_output+0xb2>
 800f1bc:	2300      	movs	r3, #0
 800f1be:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 800f1c0:	693b      	ldr	r3, [r7, #16]
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d102      	bne.n	800f1cc <tcp_output+0xc0>
      return ERR_RTE;
 800f1c6:	f06f 0303 	mvn.w	r3, #3
 800f1ca:	e18e      	b.n	800f4ea <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800f1cc:	693b      	ldr	r3, [r7, #16]
 800f1ce:	681a      	ldr	r2, [r3, #0]
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800f1d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1d6:	68db      	ldr	r3, [r3, #12]
 800f1d8:	685b      	ldr	r3, [r3, #4]
 800f1da:	4618      	mov	r0, r3
 800f1dc:	f7f9 ffe1 	bl	80091a2 <lwip_htonl>
 800f1e0:	4602      	mov	r2, r0
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f1e6:	1ad3      	subs	r3, r2, r3
 800f1e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f1ea:	8912      	ldrh	r2, [r2, #8]
 800f1ec:	4413      	add	r3, r2
 800f1ee:	69ba      	ldr	r2, [r7, #24]
 800f1f0:	429a      	cmp	r2, r3
 800f1f2:	d227      	bcs.n	800f244 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800f1fa:	461a      	mov	r2, r3
 800f1fc:	69bb      	ldr	r3, [r7, #24]
 800f1fe:	4293      	cmp	r3, r2
 800f200:	d114      	bne.n	800f22c <tcp_output+0x120>
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f206:	2b00      	cmp	r3, #0
 800f208:	d110      	bne.n	800f22c <tcp_output+0x120>
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 800f210:	2b00      	cmp	r3, #0
 800f212:	d10b      	bne.n	800f22c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	2200      	movs	r2, #0
 800f218:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	2201      	movs	r2, #1
 800f220:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	2200      	movs	r2, #0
 800f228:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	8b5b      	ldrh	r3, [r3, #26]
 800f230:	f003 0302 	and.w	r3, r3, #2
 800f234:	2b00      	cmp	r3, #0
 800f236:	f000 814d 	beq.w	800f4d4 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 800f23a:	6878      	ldr	r0, [r7, #4]
 800f23c:	f000 fd6c 	bl	800fd18 <tcp_send_empty_ack>
 800f240:	4603      	mov	r3, r0
 800f242:	e152      	b.n	800f4ea <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	2200      	movs	r2, #0
 800f248:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f250:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 800f252:	6a3b      	ldr	r3, [r7, #32]
 800f254:	2b00      	cmp	r3, #0
 800f256:	f000 811c 	beq.w	800f492 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 800f25a:	e002      	b.n	800f262 <tcp_output+0x156>
 800f25c:	6a3b      	ldr	r3, [r7, #32]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	623b      	str	r3, [r7, #32]
 800f262:	6a3b      	ldr	r3, [r7, #32]
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d1f8      	bne.n	800f25c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 800f26a:	e112      	b.n	800f492 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 800f26c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f26e:	68db      	ldr	r3, [r3, #12]
 800f270:	899b      	ldrh	r3, [r3, #12]
 800f272:	b29b      	uxth	r3, r3
 800f274:	4618      	mov	r0, r3
 800f276:	f7f9 ff7f 	bl	8009178 <lwip_htons>
 800f27a:	4603      	mov	r3, r0
 800f27c:	b2db      	uxtb	r3, r3
 800f27e:	f003 0304 	and.w	r3, r3, #4
 800f282:	2b00      	cmp	r3, #0
 800f284:	d006      	beq.n	800f294 <tcp_output+0x188>
 800f286:	4b2f      	ldr	r3, [pc, #188]	; (800f344 <tcp_output+0x238>)
 800f288:	f240 5236 	movw	r2, #1334	; 0x536
 800f28c:	4932      	ldr	r1, [pc, #200]	; (800f358 <tcp_output+0x24c>)
 800f28e:	482f      	ldr	r0, [pc, #188]	; (800f34c <tcp_output+0x240>)
 800f290:	f004 f89a 	bl	80133c8 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d01f      	beq.n	800f2dc <tcp_output+0x1d0>
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	8b5b      	ldrh	r3, [r3, #26]
 800f2a0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d119      	bne.n	800f2dc <tcp_output+0x1d0>
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d00b      	beq.n	800f2c8 <tcp_output+0x1bc>
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d110      	bne.n	800f2dc <tcp_output+0x1d0>
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f2be:	891a      	ldrh	r2, [r3, #8]
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f2c4:	429a      	cmp	r2, r3
 800f2c6:	d209      	bcs.n	800f2dc <tcp_output+0x1d0>
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d004      	beq.n	800f2dc <tcp_output+0x1d0>
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800f2d8:	2b08      	cmp	r3, #8
 800f2da:	d901      	bls.n	800f2e0 <tcp_output+0x1d4>
 800f2dc:	2301      	movs	r3, #1
 800f2de:	e000      	b.n	800f2e2 <tcp_output+0x1d6>
 800f2e0:	2300      	movs	r3, #0
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d106      	bne.n	800f2f4 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	8b5b      	ldrh	r3, [r3, #26]
 800f2ea:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	f000 80e4 	beq.w	800f4bc <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	7d1b      	ldrb	r3, [r3, #20]
 800f2f8:	2b02      	cmp	r3, #2
 800f2fa:	d00d      	beq.n	800f318 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800f2fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2fe:	68db      	ldr	r3, [r3, #12]
 800f300:	899b      	ldrh	r3, [r3, #12]
 800f302:	b29c      	uxth	r4, r3
 800f304:	2010      	movs	r0, #16
 800f306:	f7f9 ff37 	bl	8009178 <lwip_htons>
 800f30a:	4603      	mov	r3, r0
 800f30c:	461a      	mov	r2, r3
 800f30e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f310:	68db      	ldr	r3, [r3, #12]
 800f312:	4322      	orrs	r2, r4
 800f314:	b292      	uxth	r2, r2
 800f316:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 800f318:	697a      	ldr	r2, [r7, #20]
 800f31a:	6879      	ldr	r1, [r7, #4]
 800f31c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f31e:	f000 f909 	bl	800f534 <tcp_output_segment>
 800f322:	4603      	mov	r3, r0
 800f324:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 800f326:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d016      	beq.n	800f35c <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	8b5b      	ldrh	r3, [r3, #26]
 800f332:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f336:	b29a      	uxth	r2, r3
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	835a      	strh	r2, [r3, #26]
      return err;
 800f33c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f340:	e0d3      	b.n	800f4ea <tcp_output+0x3de>
 800f342:	bf00      	nop
 800f344:	08015ec8 	.word	0x08015ec8
 800f348:	0801640c 	.word	0x0801640c
 800f34c:	08015f1c 	.word	0x08015f1c
 800f350:	08016424 	.word	0x08016424
 800f354:	20008e9c 	.word	0x20008e9c
 800f358:	0801644c 	.word	0x0801644c
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 800f35c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f35e:	681a      	ldr	r2, [r3, #0]
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	7d1b      	ldrb	r3, [r3, #20]
 800f368:	2b02      	cmp	r3, #2
 800f36a:	d006      	beq.n	800f37a <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	8b5b      	ldrh	r3, [r3, #26]
 800f370:	f023 0303 	bic.w	r3, r3, #3
 800f374:	b29a      	uxth	r2, r3
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f37a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f37c:	68db      	ldr	r3, [r3, #12]
 800f37e:	685b      	ldr	r3, [r3, #4]
 800f380:	4618      	mov	r0, r3
 800f382:	f7f9 ff0e 	bl	80091a2 <lwip_htonl>
 800f386:	4604      	mov	r4, r0
 800f388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f38a:	891b      	ldrh	r3, [r3, #8]
 800f38c:	461d      	mov	r5, r3
 800f38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f390:	68db      	ldr	r3, [r3, #12]
 800f392:	899b      	ldrh	r3, [r3, #12]
 800f394:	b29b      	uxth	r3, r3
 800f396:	4618      	mov	r0, r3
 800f398:	f7f9 feee 	bl	8009178 <lwip_htons>
 800f39c:	4603      	mov	r3, r0
 800f39e:	b2db      	uxtb	r3, r3
 800f3a0:	f003 0303 	and.w	r3, r3, #3
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d001      	beq.n	800f3ac <tcp_output+0x2a0>
 800f3a8:	2301      	movs	r3, #1
 800f3aa:	e000      	b.n	800f3ae <tcp_output+0x2a2>
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	442b      	add	r3, r5
 800f3b0:	4423      	add	r3, r4
 800f3b2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800f3b8:	68bb      	ldr	r3, [r7, #8]
 800f3ba:	1ad3      	subs	r3, r2, r3
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	da02      	bge.n	800f3c6 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	68ba      	ldr	r2, [r7, #8]
 800f3c4:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 800f3c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3c8:	891b      	ldrh	r3, [r3, #8]
 800f3ca:	461c      	mov	r4, r3
 800f3cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3ce:	68db      	ldr	r3, [r3, #12]
 800f3d0:	899b      	ldrh	r3, [r3, #12]
 800f3d2:	b29b      	uxth	r3, r3
 800f3d4:	4618      	mov	r0, r3
 800f3d6:	f7f9 fecf 	bl	8009178 <lwip_htons>
 800f3da:	4603      	mov	r3, r0
 800f3dc:	b2db      	uxtb	r3, r3
 800f3de:	f003 0303 	and.w	r3, r3, #3
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d001      	beq.n	800f3ea <tcp_output+0x2de>
 800f3e6:	2301      	movs	r3, #1
 800f3e8:	e000      	b.n	800f3ec <tcp_output+0x2e0>
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	4423      	add	r3, r4
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d049      	beq.n	800f486 <tcp_output+0x37a>
      seg->next = NULL;
 800f3f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3f4:	2200      	movs	r2, #0
 800f3f6:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f3fc:	2b00      	cmp	r3, #0
 800f3fe:	d105      	bne.n	800f40c <tcp_output+0x300>
        pcb->unacked = seg;
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f404:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 800f406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f408:	623b      	str	r3, [r7, #32]
 800f40a:	e03f      	b.n	800f48c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800f40c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f40e:	68db      	ldr	r3, [r3, #12]
 800f410:	685b      	ldr	r3, [r3, #4]
 800f412:	4618      	mov	r0, r3
 800f414:	f7f9 fec5 	bl	80091a2 <lwip_htonl>
 800f418:	4604      	mov	r4, r0
 800f41a:	6a3b      	ldr	r3, [r7, #32]
 800f41c:	68db      	ldr	r3, [r3, #12]
 800f41e:	685b      	ldr	r3, [r3, #4]
 800f420:	4618      	mov	r0, r3
 800f422:	f7f9 febe 	bl	80091a2 <lwip_htonl>
 800f426:	4603      	mov	r3, r0
 800f428:	1ae3      	subs	r3, r4, r3
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	da24      	bge.n	800f478 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	3370      	adds	r3, #112	; 0x70
 800f432:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800f434:	e002      	b.n	800f43c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 800f436:	69fb      	ldr	r3, [r7, #28]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800f43c:	69fb      	ldr	r3, [r7, #28]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d011      	beq.n	800f468 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800f444:	69fb      	ldr	r3, [r7, #28]
 800f446:	681b      	ldr	r3, [r3, #0]
 800f448:	68db      	ldr	r3, [r3, #12]
 800f44a:	685b      	ldr	r3, [r3, #4]
 800f44c:	4618      	mov	r0, r3
 800f44e:	f7f9 fea8 	bl	80091a2 <lwip_htonl>
 800f452:	4604      	mov	r4, r0
 800f454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f456:	68db      	ldr	r3, [r3, #12]
 800f458:	685b      	ldr	r3, [r3, #4]
 800f45a:	4618      	mov	r0, r3
 800f45c:	f7f9 fea1 	bl	80091a2 <lwip_htonl>
 800f460:	4603      	mov	r3, r0
 800f462:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 800f464:	2b00      	cmp	r3, #0
 800f466:	dbe6      	blt.n	800f436 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 800f468:	69fb      	ldr	r3, [r7, #28]
 800f46a:	681a      	ldr	r2, [r3, #0]
 800f46c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f46e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 800f470:	69fb      	ldr	r3, [r7, #28]
 800f472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f474:	601a      	str	r2, [r3, #0]
 800f476:	e009      	b.n	800f48c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 800f478:	6a3b      	ldr	r3, [r7, #32]
 800f47a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f47c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 800f47e:	6a3b      	ldr	r3, [r7, #32]
 800f480:	681b      	ldr	r3, [r3, #0]
 800f482:	623b      	str	r3, [r7, #32]
 800f484:	e002      	b.n	800f48c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 800f486:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f488:	f7fc fc3f 	bl	800bd0a <tcp_seg_free>
    }
    seg = pcb->unsent;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f490:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 800f492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f494:	2b00      	cmp	r3, #0
 800f496:	d012      	beq.n	800f4be <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800f498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f49a:	68db      	ldr	r3, [r3, #12]
 800f49c:	685b      	ldr	r3, [r3, #4]
 800f49e:	4618      	mov	r0, r3
 800f4a0:	f7f9 fe7f 	bl	80091a2 <lwip_htonl>
 800f4a4:	4602      	mov	r2, r0
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f4aa:	1ad3      	subs	r3, r2, r3
 800f4ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f4ae:	8912      	ldrh	r2, [r2, #8]
 800f4b0:	4413      	add	r3, r2
  while (seg != NULL &&
 800f4b2:	69ba      	ldr	r2, [r7, #24]
 800f4b4:	429a      	cmp	r2, r3
 800f4b6:	f4bf aed9 	bcs.w	800f26c <tcp_output+0x160>
 800f4ba:	e000      	b.n	800f4be <tcp_output+0x3b2>
      break;
 800f4bc:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d108      	bne.n	800f4d8 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	2200      	movs	r2, #0
 800f4ca:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 800f4ce:	e004      	b.n	800f4da <tcp_output+0x3ce>
    goto output_done;
 800f4d0:	bf00      	nop
 800f4d2:	e002      	b.n	800f4da <tcp_output+0x3ce>
    goto output_done;
 800f4d4:	bf00      	nop
 800f4d6:	e000      	b.n	800f4da <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 800f4d8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	8b5b      	ldrh	r3, [r3, #26]
 800f4de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f4e2:	b29a      	uxth	r2, r3
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 800f4e8:	2300      	movs	r3, #0
}
 800f4ea:	4618      	mov	r0, r3
 800f4ec:	3728      	adds	r7, #40	; 0x28
 800f4ee:	46bd      	mov	sp, r7
 800f4f0:	bdb0      	pop	{r4, r5, r7, pc}
 800f4f2:	bf00      	nop

0800f4f4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b082      	sub	sp, #8
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d106      	bne.n	800f510 <tcp_output_segment_busy+0x1c>
 800f502:	4b09      	ldr	r3, [pc, #36]	; (800f528 <tcp_output_segment_busy+0x34>)
 800f504:	f240 529a 	movw	r2, #1434	; 0x59a
 800f508:	4908      	ldr	r1, [pc, #32]	; (800f52c <tcp_output_segment_busy+0x38>)
 800f50a:	4809      	ldr	r0, [pc, #36]	; (800f530 <tcp_output_segment_busy+0x3c>)
 800f50c:	f003 ff5c 	bl	80133c8 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	685b      	ldr	r3, [r3, #4]
 800f514:	7b9b      	ldrb	r3, [r3, #14]
 800f516:	2b01      	cmp	r3, #1
 800f518:	d001      	beq.n	800f51e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 800f51a:	2301      	movs	r3, #1
 800f51c:	e000      	b.n	800f520 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 800f51e:	2300      	movs	r3, #0
}
 800f520:	4618      	mov	r0, r3
 800f522:	3708      	adds	r7, #8
 800f524:	46bd      	mov	sp, r7
 800f526:	bd80      	pop	{r7, pc}
 800f528:	08015ec8 	.word	0x08015ec8
 800f52c:	08016464 	.word	0x08016464
 800f530:	08015f1c 	.word	0x08015f1c

0800f534 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 800f534:	b5b0      	push	{r4, r5, r7, lr}
 800f536:	b08c      	sub	sp, #48	; 0x30
 800f538:	af04      	add	r7, sp, #16
 800f53a:	60f8      	str	r0, [r7, #12]
 800f53c:	60b9      	str	r1, [r7, #8]
 800f53e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	2b00      	cmp	r3, #0
 800f544:	d106      	bne.n	800f554 <tcp_output_segment+0x20>
 800f546:	4b63      	ldr	r3, [pc, #396]	; (800f6d4 <tcp_output_segment+0x1a0>)
 800f548:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 800f54c:	4962      	ldr	r1, [pc, #392]	; (800f6d8 <tcp_output_segment+0x1a4>)
 800f54e:	4863      	ldr	r0, [pc, #396]	; (800f6dc <tcp_output_segment+0x1a8>)
 800f550:	f003 ff3a 	bl	80133c8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 800f554:	68bb      	ldr	r3, [r7, #8]
 800f556:	2b00      	cmp	r3, #0
 800f558:	d106      	bne.n	800f568 <tcp_output_segment+0x34>
 800f55a:	4b5e      	ldr	r3, [pc, #376]	; (800f6d4 <tcp_output_segment+0x1a0>)
 800f55c:	f240 52b9 	movw	r2, #1465	; 0x5b9
 800f560:	495f      	ldr	r1, [pc, #380]	; (800f6e0 <tcp_output_segment+0x1ac>)
 800f562:	485e      	ldr	r0, [pc, #376]	; (800f6dc <tcp_output_segment+0x1a8>)
 800f564:	f003 ff30 	bl	80133c8 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	2b00      	cmp	r3, #0
 800f56c:	d106      	bne.n	800f57c <tcp_output_segment+0x48>
 800f56e:	4b59      	ldr	r3, [pc, #356]	; (800f6d4 <tcp_output_segment+0x1a0>)
 800f570:	f240 52ba 	movw	r2, #1466	; 0x5ba
 800f574:	495b      	ldr	r1, [pc, #364]	; (800f6e4 <tcp_output_segment+0x1b0>)
 800f576:	4859      	ldr	r0, [pc, #356]	; (800f6dc <tcp_output_segment+0x1a8>)
 800f578:	f003 ff26 	bl	80133c8 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 800f57c:	68f8      	ldr	r0, [r7, #12]
 800f57e:	f7ff ffb9 	bl	800f4f4 <tcp_output_segment_busy>
 800f582:	4603      	mov	r3, r0
 800f584:	2b00      	cmp	r3, #0
 800f586:	d001      	beq.n	800f58c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 800f588:	2300      	movs	r3, #0
 800f58a:	e09f      	b.n	800f6cc <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800f58c:	68bb      	ldr	r3, [r7, #8]
 800f58e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	68dc      	ldr	r4, [r3, #12]
 800f594:	4610      	mov	r0, r2
 800f596:	f7f9 fe04 	bl	80091a2 <lwip_htonl>
 800f59a:	4603      	mov	r3, r0
 800f59c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800f59e:	68bb      	ldr	r3, [r7, #8]
 800f5a0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	68dc      	ldr	r4, [r3, #12]
 800f5a6:	4610      	mov	r0, r2
 800f5a8:	f7f9 fde6 	bl	8009178 <lwip_htons>
 800f5ac:	4603      	mov	r3, r0
 800f5ae:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f5b0:	68bb      	ldr	r3, [r7, #8]
 800f5b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f5b4:	68ba      	ldr	r2, [r7, #8]
 800f5b6:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 800f5b8:	441a      	add	r2, r3
 800f5ba:	68bb      	ldr	r3, [r7, #8]
 800f5bc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	68db      	ldr	r3, [r3, #12]
 800f5c2:	3314      	adds	r3, #20
 800f5c4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	7a9b      	ldrb	r3, [r3, #10]
 800f5ca:	f003 0301 	and.w	r3, r3, #1
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d015      	beq.n	800f5fe <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 800f5d2:	68bb      	ldr	r3, [r7, #8]
 800f5d4:	3304      	adds	r3, #4
 800f5d6:	461a      	mov	r2, r3
 800f5d8:	6879      	ldr	r1, [r7, #4]
 800f5da:	f44f 7006 	mov.w	r0, #536	; 0x218
 800f5de:	f7fc fe8b 	bl	800c2f8 <tcp_eff_send_mss_netif>
 800f5e2:	4603      	mov	r3, r0
 800f5e4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800f5e6:	8b7b      	ldrh	r3, [r7, #26]
 800f5e8:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 800f5ec:	4618      	mov	r0, r3
 800f5ee:	f7f9 fdd8 	bl	80091a2 <lwip_htonl>
 800f5f2:	4602      	mov	r2, r0
 800f5f4:	69fb      	ldr	r3, [r7, #28]
 800f5f6:	601a      	str	r2, [r3, #0]
    opts += 1;
 800f5f8:	69fb      	ldr	r3, [r7, #28]
 800f5fa:	3304      	adds	r3, #4
 800f5fc:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 800f5fe:	68bb      	ldr	r3, [r7, #8]
 800f600:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800f604:	2b00      	cmp	r3, #0
 800f606:	da02      	bge.n	800f60e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 800f608:	68bb      	ldr	r3, [r7, #8]
 800f60a:	2200      	movs	r2, #0
 800f60c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 800f60e:	68bb      	ldr	r3, [r7, #8]
 800f610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f612:	2b00      	cmp	r3, #0
 800f614:	d10c      	bne.n	800f630 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 800f616:	4b34      	ldr	r3, [pc, #208]	; (800f6e8 <tcp_output_segment+0x1b4>)
 800f618:	681a      	ldr	r2, [r3, #0]
 800f61a:	68bb      	ldr	r3, [r7, #8]
 800f61c:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	68db      	ldr	r3, [r3, #12]
 800f622:	685b      	ldr	r3, [r3, #4]
 800f624:	4618      	mov	r0, r3
 800f626:	f7f9 fdbc 	bl	80091a2 <lwip_htonl>
 800f62a:	4602      	mov	r2, r0
 800f62c:	68bb      	ldr	r3, [r7, #8]
 800f62e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800f630:	68fb      	ldr	r3, [r7, #12]
 800f632:	68da      	ldr	r2, [r3, #12]
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	685b      	ldr	r3, [r3, #4]
 800f638:	685b      	ldr	r3, [r3, #4]
 800f63a:	1ad3      	subs	r3, r2, r3
 800f63c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	685b      	ldr	r3, [r3, #4]
 800f642:	8959      	ldrh	r1, [r3, #10]
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	685b      	ldr	r3, [r3, #4]
 800f648:	8b3a      	ldrh	r2, [r7, #24]
 800f64a:	1a8a      	subs	r2, r1, r2
 800f64c:	b292      	uxth	r2, r2
 800f64e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	685b      	ldr	r3, [r3, #4]
 800f654:	8919      	ldrh	r1, [r3, #8]
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	685b      	ldr	r3, [r3, #4]
 800f65a:	8b3a      	ldrh	r2, [r7, #24]
 800f65c:	1a8a      	subs	r2, r1, r2
 800f65e:	b292      	uxth	r2, r2
 800f660:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	685b      	ldr	r3, [r3, #4]
 800f666:	68fa      	ldr	r2, [r7, #12]
 800f668:	68d2      	ldr	r2, [r2, #12]
 800f66a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	68db      	ldr	r3, [r3, #12]
 800f670:	2200      	movs	r2, #0
 800f672:	741a      	strb	r2, [r3, #16]
 800f674:	2200      	movs	r2, #0
 800f676:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	68db      	ldr	r3, [r3, #12]
 800f67c:	f103 0214 	add.w	r2, r3, #20
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	7a9b      	ldrb	r3, [r3, #10]
 800f684:	009b      	lsls	r3, r3, #2
 800f686:	f003 0304 	and.w	r3, r3, #4
 800f68a:	4413      	add	r3, r2
 800f68c:	69fa      	ldr	r2, [r7, #28]
 800f68e:	429a      	cmp	r2, r3
 800f690:	d006      	beq.n	800f6a0 <tcp_output_segment+0x16c>
 800f692:	4b10      	ldr	r3, [pc, #64]	; (800f6d4 <tcp_output_segment+0x1a0>)
 800f694:	f240 621c 	movw	r2, #1564	; 0x61c
 800f698:	4914      	ldr	r1, [pc, #80]	; (800f6ec <tcp_output_segment+0x1b8>)
 800f69a:	4810      	ldr	r0, [pc, #64]	; (800f6dc <tcp_output_segment+0x1a8>)
 800f69c:	f003 fe94 	bl	80133c8 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	6858      	ldr	r0, [r3, #4]
 800f6a4:	68b9      	ldr	r1, [r7, #8]
 800f6a6:	68bb      	ldr	r3, [r7, #8]
 800f6a8:	1d1c      	adds	r4, r3, #4
 800f6aa:	68bb      	ldr	r3, [r7, #8]
 800f6ac:	7add      	ldrb	r5, [r3, #11]
 800f6ae:	68bb      	ldr	r3, [r7, #8]
 800f6b0:	7a9b      	ldrb	r3, [r3, #10]
 800f6b2:	687a      	ldr	r2, [r7, #4]
 800f6b4:	9202      	str	r2, [sp, #8]
 800f6b6:	2206      	movs	r2, #6
 800f6b8:	9201      	str	r2, [sp, #4]
 800f6ba:	9300      	str	r3, [sp, #0]
 800f6bc:	462b      	mov	r3, r5
 800f6be:	4622      	mov	r2, r4
 800f6c0:	f002 fdf0 	bl	80122a4 <ip4_output_if>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 800f6c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f6cc:	4618      	mov	r0, r3
 800f6ce:	3720      	adds	r7, #32
 800f6d0:	46bd      	mov	sp, r7
 800f6d2:	bdb0      	pop	{r4, r5, r7, pc}
 800f6d4:	08015ec8 	.word	0x08015ec8
 800f6d8:	0801648c 	.word	0x0801648c
 800f6dc:	08015f1c 	.word	0x08015f1c
 800f6e0:	080164ac 	.word	0x080164ac
 800f6e4:	080164cc 	.word	0x080164cc
 800f6e8:	20008e50 	.word	0x20008e50
 800f6ec:	080164f0 	.word	0x080164f0

0800f6f0 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 800f6f0:	b5b0      	push	{r4, r5, r7, lr}
 800f6f2:	b084      	sub	sp, #16
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d106      	bne.n	800f70c <tcp_rexmit_rto_prepare+0x1c>
 800f6fe:	4b31      	ldr	r3, [pc, #196]	; (800f7c4 <tcp_rexmit_rto_prepare+0xd4>)
 800f700:	f240 6263 	movw	r2, #1635	; 0x663
 800f704:	4930      	ldr	r1, [pc, #192]	; (800f7c8 <tcp_rexmit_rto_prepare+0xd8>)
 800f706:	4831      	ldr	r0, [pc, #196]	; (800f7cc <tcp_rexmit_rto_prepare+0xdc>)
 800f708:	f003 fe5e 	bl	80133c8 <iprintf>

  if (pcb->unacked == NULL) {
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f710:	2b00      	cmp	r3, #0
 800f712:	d102      	bne.n	800f71a <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 800f714:	f06f 0305 	mvn.w	r3, #5
 800f718:	e050      	b.n	800f7bc <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f71e:	60fb      	str	r3, [r7, #12]
 800f720:	e00b      	b.n	800f73a <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 800f722:	68f8      	ldr	r0, [r7, #12]
 800f724:	f7ff fee6 	bl	800f4f4 <tcp_output_segment_busy>
 800f728:	4603      	mov	r3, r0
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d002      	beq.n	800f734 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 800f72e:	f06f 0305 	mvn.w	r3, #5
 800f732:	e043      	b.n	800f7bc <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	60fb      	str	r3, [r7, #12]
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	2b00      	cmp	r3, #0
 800f740:	d1ef      	bne.n	800f722 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 800f742:	68f8      	ldr	r0, [r7, #12]
 800f744:	f7ff fed6 	bl	800f4f4 <tcp_output_segment_busy>
 800f748:	4603      	mov	r3, r0
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d002      	beq.n	800f754 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 800f74e:	f06f 0305 	mvn.w	r3, #5
 800f752:	e033      	b.n	800f7bc <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	2200      	movs	r2, #0
 800f768:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	8b5b      	ldrh	r3, [r3, #26]
 800f76e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800f772:	b29a      	uxth	r2, r3
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	68db      	ldr	r3, [r3, #12]
 800f77c:	685b      	ldr	r3, [r3, #4]
 800f77e:	4618      	mov	r0, r3
 800f780:	f7f9 fd0f 	bl	80091a2 <lwip_htonl>
 800f784:	4604      	mov	r4, r0
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	891b      	ldrh	r3, [r3, #8]
 800f78a:	461d      	mov	r5, r3
 800f78c:	68fb      	ldr	r3, [r7, #12]
 800f78e:	68db      	ldr	r3, [r3, #12]
 800f790:	899b      	ldrh	r3, [r3, #12]
 800f792:	b29b      	uxth	r3, r3
 800f794:	4618      	mov	r0, r3
 800f796:	f7f9 fcef 	bl	8009178 <lwip_htons>
 800f79a:	4603      	mov	r3, r0
 800f79c:	b2db      	uxtb	r3, r3
 800f79e:	f003 0303 	and.w	r3, r3, #3
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d001      	beq.n	800f7aa <tcp_rexmit_rto_prepare+0xba>
 800f7a6:	2301      	movs	r3, #1
 800f7a8:	e000      	b.n	800f7ac <tcp_rexmit_rto_prepare+0xbc>
 800f7aa:	2300      	movs	r3, #0
 800f7ac:	442b      	add	r3, r5
 800f7ae:	18e2      	adds	r2, r4, r3
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	2200      	movs	r2, #0
 800f7b8:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 800f7ba:	2300      	movs	r3, #0
}
 800f7bc:	4618      	mov	r0, r3
 800f7be:	3710      	adds	r7, #16
 800f7c0:	46bd      	mov	sp, r7
 800f7c2:	bdb0      	pop	{r4, r5, r7, pc}
 800f7c4:	08015ec8 	.word	0x08015ec8
 800f7c8:	08016504 	.word	0x08016504
 800f7cc:	08015f1c 	.word	0x08015f1c

0800f7d0 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	b082      	sub	sp, #8
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d106      	bne.n	800f7ec <tcp_rexmit_rto_commit+0x1c>
 800f7de:	4b0d      	ldr	r3, [pc, #52]	; (800f814 <tcp_rexmit_rto_commit+0x44>)
 800f7e0:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800f7e4:	490c      	ldr	r1, [pc, #48]	; (800f818 <tcp_rexmit_rto_commit+0x48>)
 800f7e6:	480d      	ldr	r0, [pc, #52]	; (800f81c <tcp_rexmit_rto_commit+0x4c>)
 800f7e8:	f003 fdee 	bl	80133c8 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f7f2:	2bff      	cmp	r3, #255	; 0xff
 800f7f4:	d007      	beq.n	800f806 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f7fc:	3301      	adds	r3, #1
 800f7fe:	b2da      	uxtb	r2, r3
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 800f806:	6878      	ldr	r0, [r7, #4]
 800f808:	f7ff fc80 	bl	800f10c <tcp_output>
}
 800f80c:	bf00      	nop
 800f80e:	3708      	adds	r7, #8
 800f810:	46bd      	mov	sp, r7
 800f812:	bd80      	pop	{r7, pc}
 800f814:	08015ec8 	.word	0x08015ec8
 800f818:	08016528 	.word	0x08016528
 800f81c:	08015f1c 	.word	0x08015f1c

0800f820 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 800f820:	b580      	push	{r7, lr}
 800f822:	b082      	sub	sp, #8
 800f824:	af00      	add	r7, sp, #0
 800f826:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d106      	bne.n	800f83c <tcp_rexmit_rto+0x1c>
 800f82e:	4b0a      	ldr	r3, [pc, #40]	; (800f858 <tcp_rexmit_rto+0x38>)
 800f830:	f240 62ad 	movw	r2, #1709	; 0x6ad
 800f834:	4909      	ldr	r1, [pc, #36]	; (800f85c <tcp_rexmit_rto+0x3c>)
 800f836:	480a      	ldr	r0, [pc, #40]	; (800f860 <tcp_rexmit_rto+0x40>)
 800f838:	f003 fdc6 	bl	80133c8 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 800f83c:	6878      	ldr	r0, [r7, #4]
 800f83e:	f7ff ff57 	bl	800f6f0 <tcp_rexmit_rto_prepare>
 800f842:	4603      	mov	r3, r0
 800f844:	2b00      	cmp	r3, #0
 800f846:	d102      	bne.n	800f84e <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 800f848:	6878      	ldr	r0, [r7, #4]
 800f84a:	f7ff ffc1 	bl	800f7d0 <tcp_rexmit_rto_commit>
  }
}
 800f84e:	bf00      	nop
 800f850:	3708      	adds	r7, #8
 800f852:	46bd      	mov	sp, r7
 800f854:	bd80      	pop	{r7, pc}
 800f856:	bf00      	nop
 800f858:	08015ec8 	.word	0x08015ec8
 800f85c:	0801654c 	.word	0x0801654c
 800f860:	08015f1c 	.word	0x08015f1c

0800f864 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 800f864:	b590      	push	{r4, r7, lr}
 800f866:	b085      	sub	sp, #20
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d106      	bne.n	800f880 <tcp_rexmit+0x1c>
 800f872:	4b2f      	ldr	r3, [pc, #188]	; (800f930 <tcp_rexmit+0xcc>)
 800f874:	f240 62c1 	movw	r2, #1729	; 0x6c1
 800f878:	492e      	ldr	r1, [pc, #184]	; (800f934 <tcp_rexmit+0xd0>)
 800f87a:	482f      	ldr	r0, [pc, #188]	; (800f938 <tcp_rexmit+0xd4>)
 800f87c:	f003 fda4 	bl	80133c8 <iprintf>

  if (pcb->unacked == NULL) {
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f884:	2b00      	cmp	r3, #0
 800f886:	d102      	bne.n	800f88e <tcp_rexmit+0x2a>
    return ERR_VAL;
 800f888:	f06f 0305 	mvn.w	r3, #5
 800f88c:	e04c      	b.n	800f928 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f892:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 800f894:	68b8      	ldr	r0, [r7, #8]
 800f896:	f7ff fe2d 	bl	800f4f4 <tcp_output_segment_busy>
 800f89a:	4603      	mov	r3, r0
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d002      	beq.n	800f8a6 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 800f8a0:	f06f 0305 	mvn.w	r3, #5
 800f8a4:	e040      	b.n	800f928 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 800f8a6:	68bb      	ldr	r3, [r7, #8]
 800f8a8:	681a      	ldr	r2, [r3, #0]
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	336c      	adds	r3, #108	; 0x6c
 800f8b2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800f8b4:	e002      	b.n	800f8bc <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d011      	beq.n	800f8e8 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	68db      	ldr	r3, [r3, #12]
 800f8ca:	685b      	ldr	r3, [r3, #4]
 800f8cc:	4618      	mov	r0, r3
 800f8ce:	f7f9 fc68 	bl	80091a2 <lwip_htonl>
 800f8d2:	4604      	mov	r4, r0
 800f8d4:	68bb      	ldr	r3, [r7, #8]
 800f8d6:	68db      	ldr	r3, [r3, #12]
 800f8d8:	685b      	ldr	r3, [r3, #4]
 800f8da:	4618      	mov	r0, r3
 800f8dc:	f7f9 fc61 	bl	80091a2 <lwip_htonl>
 800f8e0:	4603      	mov	r3, r0
 800f8e2:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	dbe6      	blt.n	800f8b6 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	681a      	ldr	r2, [r3, #0]
 800f8ec:	68bb      	ldr	r3, [r7, #8]
 800f8ee:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	68ba      	ldr	r2, [r7, #8]
 800f8f4:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 800f8f6:	68bb      	ldr	r3, [r7, #8]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d103      	bne.n	800f906 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	2200      	movs	r2, #0
 800f902:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f90c:	2bff      	cmp	r3, #255	; 0xff
 800f90e:	d007      	beq.n	800f920 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f916:	3301      	adds	r3, #1
 800f918:	b2da      	uxtb	r2, r3
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	2200      	movs	r2, #0
 800f924:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 800f926:	2300      	movs	r3, #0
}
 800f928:	4618      	mov	r0, r3
 800f92a:	3714      	adds	r7, #20
 800f92c:	46bd      	mov	sp, r7
 800f92e:	bd90      	pop	{r4, r7, pc}
 800f930:	08015ec8 	.word	0x08015ec8
 800f934:	08016568 	.word	0x08016568
 800f938:	08015f1c 	.word	0x08015f1c

0800f93c <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 800f93c:	b580      	push	{r7, lr}
 800f93e:	b082      	sub	sp, #8
 800f940:	af00      	add	r7, sp, #0
 800f942:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d106      	bne.n	800f958 <tcp_rexmit_fast+0x1c>
 800f94a:	4b2a      	ldr	r3, [pc, #168]	; (800f9f4 <tcp_rexmit_fast+0xb8>)
 800f94c:	f240 62f9 	movw	r2, #1785	; 0x6f9
 800f950:	4929      	ldr	r1, [pc, #164]	; (800f9f8 <tcp_rexmit_fast+0xbc>)
 800f952:	482a      	ldr	r0, [pc, #168]	; (800f9fc <tcp_rexmit_fast+0xc0>)
 800f954:	f003 fd38 	bl	80133c8 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d044      	beq.n	800f9ea <tcp_rexmit_fast+0xae>
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	8b5b      	ldrh	r3, [r3, #26]
 800f964:	f003 0304 	and.w	r3, r3, #4
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d13e      	bne.n	800f9ea <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 800f96c:	6878      	ldr	r0, [r7, #4]
 800f96e:	f7ff ff79 	bl	800f864 <tcp_rexmit>
 800f972:	4603      	mov	r3, r0
 800f974:	2b00      	cmp	r3, #0
 800f976:	d138      	bne.n	800f9ea <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 800f984:	4293      	cmp	r3, r2
 800f986:	bf28      	it	cs
 800f988:	4613      	movcs	r3, r2
 800f98a:	b29b      	uxth	r3, r3
 800f98c:	0fda      	lsrs	r2, r3, #31
 800f98e:	4413      	add	r3, r2
 800f990:	105b      	asrs	r3, r3, #1
 800f992:	b29a      	uxth	r2, r3
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 800f9a0:	461a      	mov	r2, r3
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f9a6:	005b      	lsls	r3, r3, #1
 800f9a8:	429a      	cmp	r2, r3
 800f9aa:	d206      	bcs.n	800f9ba <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f9b0:	005b      	lsls	r3, r3, #1
 800f9b2:	b29a      	uxth	r2, r3
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800f9c4:	4619      	mov	r1, r3
 800f9c6:	0049      	lsls	r1, r1, #1
 800f9c8:	440b      	add	r3, r1
 800f9ca:	b29b      	uxth	r3, r3
 800f9cc:	4413      	add	r3, r2
 800f9ce:	b29a      	uxth	r2, r3
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	8b5b      	ldrh	r3, [r3, #26]
 800f9da:	f043 0304 	orr.w	r3, r3, #4
 800f9de:	b29a      	uxth	r2, r3
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	2200      	movs	r2, #0
 800f9e8:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 800f9ea:	bf00      	nop
 800f9ec:	3708      	adds	r7, #8
 800f9ee:	46bd      	mov	sp, r7
 800f9f0:	bd80      	pop	{r7, pc}
 800f9f2:	bf00      	nop
 800f9f4:	08015ec8 	.word	0x08015ec8
 800f9f8:	08016580 	.word	0x08016580
 800f9fc:	08015f1c 	.word	0x08015f1c

0800fa00 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 800fa00:	b580      	push	{r7, lr}
 800fa02:	b086      	sub	sp, #24
 800fa04:	af00      	add	r7, sp, #0
 800fa06:	60f8      	str	r0, [r7, #12]
 800fa08:	607b      	str	r3, [r7, #4]
 800fa0a:	460b      	mov	r3, r1
 800fa0c:	817b      	strh	r3, [r7, #10]
 800fa0e:	4613      	mov	r3, r2
 800fa10:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800fa12:	897a      	ldrh	r2, [r7, #10]
 800fa14:	893b      	ldrh	r3, [r7, #8]
 800fa16:	4413      	add	r3, r2
 800fa18:	b29b      	uxth	r3, r3
 800fa1a:	3314      	adds	r3, #20
 800fa1c:	b29b      	uxth	r3, r3
 800fa1e:	f44f 7220 	mov.w	r2, #640	; 0x280
 800fa22:	4619      	mov	r1, r3
 800fa24:	2022      	movs	r0, #34	; 0x22
 800fa26:	f7fa fb77 	bl	800a118 <pbuf_alloc>
 800fa2a:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 800fa2c:	697b      	ldr	r3, [r7, #20]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d04d      	beq.n	800face <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800fa32:	897b      	ldrh	r3, [r7, #10]
 800fa34:	3313      	adds	r3, #19
 800fa36:	697a      	ldr	r2, [r7, #20]
 800fa38:	8952      	ldrh	r2, [r2, #10]
 800fa3a:	4293      	cmp	r3, r2
 800fa3c:	db06      	blt.n	800fa4c <tcp_output_alloc_header_common+0x4c>
 800fa3e:	4b26      	ldr	r3, [pc, #152]	; (800fad8 <tcp_output_alloc_header_common+0xd8>)
 800fa40:	f240 7223 	movw	r2, #1827	; 0x723
 800fa44:	4925      	ldr	r1, [pc, #148]	; (800fadc <tcp_output_alloc_header_common+0xdc>)
 800fa46:	4826      	ldr	r0, [pc, #152]	; (800fae0 <tcp_output_alloc_header_common+0xe0>)
 800fa48:	f003 fcbe 	bl	80133c8 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 800fa4c:	697b      	ldr	r3, [r7, #20]
 800fa4e:	685b      	ldr	r3, [r3, #4]
 800fa50:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 800fa52:	8c3b      	ldrh	r3, [r7, #32]
 800fa54:	4618      	mov	r0, r3
 800fa56:	f7f9 fb8f 	bl	8009178 <lwip_htons>
 800fa5a:	4603      	mov	r3, r0
 800fa5c:	461a      	mov	r2, r3
 800fa5e:	693b      	ldr	r3, [r7, #16]
 800fa60:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 800fa62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800fa64:	4618      	mov	r0, r3
 800fa66:	f7f9 fb87 	bl	8009178 <lwip_htons>
 800fa6a:	4603      	mov	r3, r0
 800fa6c:	461a      	mov	r2, r3
 800fa6e:	693b      	ldr	r3, [r7, #16]
 800fa70:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 800fa72:	693b      	ldr	r3, [r7, #16]
 800fa74:	687a      	ldr	r2, [r7, #4]
 800fa76:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 800fa78:	68f8      	ldr	r0, [r7, #12]
 800fa7a:	f7f9 fb92 	bl	80091a2 <lwip_htonl>
 800fa7e:	4602      	mov	r2, r0
 800fa80:	693b      	ldr	r3, [r7, #16]
 800fa82:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800fa84:	897b      	ldrh	r3, [r7, #10]
 800fa86:	089b      	lsrs	r3, r3, #2
 800fa88:	b29b      	uxth	r3, r3
 800fa8a:	3305      	adds	r3, #5
 800fa8c:	b29b      	uxth	r3, r3
 800fa8e:	031b      	lsls	r3, r3, #12
 800fa90:	b29a      	uxth	r2, r3
 800fa92:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800fa96:	b29b      	uxth	r3, r3
 800fa98:	4313      	orrs	r3, r2
 800fa9a:	b29b      	uxth	r3, r3
 800fa9c:	4618      	mov	r0, r3
 800fa9e:	f7f9 fb6b 	bl	8009178 <lwip_htons>
 800faa2:	4603      	mov	r3, r0
 800faa4:	461a      	mov	r2, r3
 800faa6:	693b      	ldr	r3, [r7, #16]
 800faa8:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 800faaa:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800faac:	4618      	mov	r0, r3
 800faae:	f7f9 fb63 	bl	8009178 <lwip_htons>
 800fab2:	4603      	mov	r3, r0
 800fab4:	461a      	mov	r2, r3
 800fab6:	693b      	ldr	r3, [r7, #16]
 800fab8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 800faba:	693b      	ldr	r3, [r7, #16]
 800fabc:	2200      	movs	r2, #0
 800fabe:	741a      	strb	r2, [r3, #16]
 800fac0:	2200      	movs	r2, #0
 800fac2:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 800fac4:	693b      	ldr	r3, [r7, #16]
 800fac6:	2200      	movs	r2, #0
 800fac8:	749a      	strb	r2, [r3, #18]
 800faca:	2200      	movs	r2, #0
 800facc:	74da      	strb	r2, [r3, #19]
  }
  return p;
 800face:	697b      	ldr	r3, [r7, #20]
}
 800fad0:	4618      	mov	r0, r3
 800fad2:	3718      	adds	r7, #24
 800fad4:	46bd      	mov	sp, r7
 800fad6:	bd80      	pop	{r7, pc}
 800fad8:	08015ec8 	.word	0x08015ec8
 800fadc:	080165a0 	.word	0x080165a0
 800fae0:	08015f1c 	.word	0x08015f1c

0800fae4 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 800fae4:	b5b0      	push	{r4, r5, r7, lr}
 800fae6:	b08a      	sub	sp, #40	; 0x28
 800fae8:	af04      	add	r7, sp, #16
 800faea:	60f8      	str	r0, [r7, #12]
 800faec:	607b      	str	r3, [r7, #4]
 800faee:	460b      	mov	r3, r1
 800faf0:	817b      	strh	r3, [r7, #10]
 800faf2:	4613      	mov	r3, r2
 800faf4:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d106      	bne.n	800fb0a <tcp_output_alloc_header+0x26>
 800fafc:	4b15      	ldr	r3, [pc, #84]	; (800fb54 <tcp_output_alloc_header+0x70>)
 800fafe:	f240 7242 	movw	r2, #1858	; 0x742
 800fb02:	4915      	ldr	r1, [pc, #84]	; (800fb58 <tcp_output_alloc_header+0x74>)
 800fb04:	4815      	ldr	r0, [pc, #84]	; (800fb5c <tcp_output_alloc_header+0x78>)
 800fb06:	f003 fc5f 	bl	80133c8 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	8adb      	ldrh	r3, [r3, #22]
 800fb12:	68fa      	ldr	r2, [r7, #12]
 800fb14:	8b12      	ldrh	r2, [r2, #24]
 800fb16:	68f9      	ldr	r1, [r7, #12]
 800fb18:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 800fb1a:	893d      	ldrh	r5, [r7, #8]
 800fb1c:	897c      	ldrh	r4, [r7, #10]
 800fb1e:	9103      	str	r1, [sp, #12]
 800fb20:	2110      	movs	r1, #16
 800fb22:	9102      	str	r1, [sp, #8]
 800fb24:	9201      	str	r2, [sp, #4]
 800fb26:	9300      	str	r3, [sp, #0]
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	462a      	mov	r2, r5
 800fb2c:	4621      	mov	r1, r4
 800fb2e:	f7ff ff67 	bl	800fa00 <tcp_output_alloc_header_common>
 800fb32:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 800fb34:	697b      	ldr	r3, [r7, #20]
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d006      	beq.n	800fb48 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb3e:	68fa      	ldr	r2, [r7, #12]
 800fb40:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 800fb42:	441a      	add	r2, r3
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 800fb48:	697b      	ldr	r3, [r7, #20]
}
 800fb4a:	4618      	mov	r0, r3
 800fb4c:	3718      	adds	r7, #24
 800fb4e:	46bd      	mov	sp, r7
 800fb50:	bdb0      	pop	{r4, r5, r7, pc}
 800fb52:	bf00      	nop
 800fb54:	08015ec8 	.word	0x08015ec8
 800fb58:	080165d0 	.word	0x080165d0
 800fb5c:	08015f1c 	.word	0x08015f1c

0800fb60 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 800fb60:	b580      	push	{r7, lr}
 800fb62:	b088      	sub	sp, #32
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	60f8      	str	r0, [r7, #12]
 800fb68:	60b9      	str	r1, [r7, #8]
 800fb6a:	4611      	mov	r1, r2
 800fb6c:	461a      	mov	r2, r3
 800fb6e:	460b      	mov	r3, r1
 800fb70:	71fb      	strb	r3, [r7, #7]
 800fb72:	4613      	mov	r3, r2
 800fb74:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 800fb76:	2300      	movs	r3, #0
 800fb78:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 800fb7a:	68bb      	ldr	r3, [r7, #8]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d106      	bne.n	800fb8e <tcp_output_fill_options+0x2e>
 800fb80:	4b13      	ldr	r3, [pc, #76]	; (800fbd0 <tcp_output_fill_options+0x70>)
 800fb82:	f240 7256 	movw	r2, #1878	; 0x756
 800fb86:	4913      	ldr	r1, [pc, #76]	; (800fbd4 <tcp_output_fill_options+0x74>)
 800fb88:	4813      	ldr	r0, [pc, #76]	; (800fbd8 <tcp_output_fill_options+0x78>)
 800fb8a:	f003 fc1d 	bl	80133c8 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 800fb8e:	68bb      	ldr	r3, [r7, #8]
 800fb90:	685b      	ldr	r3, [r3, #4]
 800fb92:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 800fb94:	69bb      	ldr	r3, [r7, #24]
 800fb96:	3314      	adds	r3, #20
 800fb98:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 800fb9a:	69bb      	ldr	r3, [r7, #24]
 800fb9c:	f103 0214 	add.w	r2, r3, #20
 800fba0:	8bfb      	ldrh	r3, [r7, #30]
 800fba2:	009b      	lsls	r3, r3, #2
 800fba4:	4619      	mov	r1, r3
 800fba6:	79fb      	ldrb	r3, [r7, #7]
 800fba8:	009b      	lsls	r3, r3, #2
 800fbaa:	f003 0304 	and.w	r3, r3, #4
 800fbae:	440b      	add	r3, r1
 800fbb0:	4413      	add	r3, r2
 800fbb2:	697a      	ldr	r2, [r7, #20]
 800fbb4:	429a      	cmp	r2, r3
 800fbb6:	d006      	beq.n	800fbc6 <tcp_output_fill_options+0x66>
 800fbb8:	4b05      	ldr	r3, [pc, #20]	; (800fbd0 <tcp_output_fill_options+0x70>)
 800fbba:	f240 7275 	movw	r2, #1909	; 0x775
 800fbbe:	4907      	ldr	r1, [pc, #28]	; (800fbdc <tcp_output_fill_options+0x7c>)
 800fbc0:	4805      	ldr	r0, [pc, #20]	; (800fbd8 <tcp_output_fill_options+0x78>)
 800fbc2:	f003 fc01 	bl	80133c8 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 800fbc6:	bf00      	nop
 800fbc8:	3720      	adds	r7, #32
 800fbca:	46bd      	mov	sp, r7
 800fbcc:	bd80      	pop	{r7, pc}
 800fbce:	bf00      	nop
 800fbd0:	08015ec8 	.word	0x08015ec8
 800fbd4:	080165f8 	.word	0x080165f8
 800fbd8:	08015f1c 	.word	0x08015f1c
 800fbdc:	080164f0 	.word	0x080164f0

0800fbe0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 800fbe0:	b580      	push	{r7, lr}
 800fbe2:	b08a      	sub	sp, #40	; 0x28
 800fbe4:	af04      	add	r7, sp, #16
 800fbe6:	60f8      	str	r0, [r7, #12]
 800fbe8:	60b9      	str	r1, [r7, #8]
 800fbea:	607a      	str	r2, [r7, #4]
 800fbec:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800fbee:	68bb      	ldr	r3, [r7, #8]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d106      	bne.n	800fc02 <tcp_output_control_segment+0x22>
 800fbf4:	4b1c      	ldr	r3, [pc, #112]	; (800fc68 <tcp_output_control_segment+0x88>)
 800fbf6:	f240 7287 	movw	r2, #1927	; 0x787
 800fbfa:	491c      	ldr	r1, [pc, #112]	; (800fc6c <tcp_output_control_segment+0x8c>)
 800fbfc:	481c      	ldr	r0, [pc, #112]	; (800fc70 <tcp_output_control_segment+0x90>)
 800fbfe:	f003 fbe3 	bl	80133c8 <iprintf>

  netif = tcp_route(pcb, src, dst);
 800fc02:	683a      	ldr	r2, [r7, #0]
 800fc04:	6879      	ldr	r1, [r7, #4]
 800fc06:	68f8      	ldr	r0, [r7, #12]
 800fc08:	f7fe ff40 	bl	800ea8c <tcp_route>
 800fc0c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 800fc0e:	693b      	ldr	r3, [r7, #16]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d102      	bne.n	800fc1a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 800fc14:	23fc      	movs	r3, #252	; 0xfc
 800fc16:	75fb      	strb	r3, [r7, #23]
 800fc18:	e01c      	b.n	800fc54 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d006      	beq.n	800fc2e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	7adb      	ldrb	r3, [r3, #11]
 800fc24:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	7a9b      	ldrb	r3, [r3, #10]
 800fc2a:	757b      	strb	r3, [r7, #21]
 800fc2c:	e003      	b.n	800fc36 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 800fc2e:	23ff      	movs	r3, #255	; 0xff
 800fc30:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 800fc32:	2300      	movs	r3, #0
 800fc34:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 800fc36:	7dba      	ldrb	r2, [r7, #22]
 800fc38:	693b      	ldr	r3, [r7, #16]
 800fc3a:	9302      	str	r3, [sp, #8]
 800fc3c:	2306      	movs	r3, #6
 800fc3e:	9301      	str	r3, [sp, #4]
 800fc40:	7d7b      	ldrb	r3, [r7, #21]
 800fc42:	9300      	str	r3, [sp, #0]
 800fc44:	4613      	mov	r3, r2
 800fc46:	683a      	ldr	r2, [r7, #0]
 800fc48:	6879      	ldr	r1, [r7, #4]
 800fc4a:	68b8      	ldr	r0, [r7, #8]
 800fc4c:	f002 fb2a 	bl	80122a4 <ip4_output_if>
 800fc50:	4603      	mov	r3, r0
 800fc52:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 800fc54:	68b8      	ldr	r0, [r7, #8]
 800fc56:	f7fa fd43 	bl	800a6e0 <pbuf_free>
  return err;
 800fc5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fc5e:	4618      	mov	r0, r3
 800fc60:	3718      	adds	r7, #24
 800fc62:	46bd      	mov	sp, r7
 800fc64:	bd80      	pop	{r7, pc}
 800fc66:	bf00      	nop
 800fc68:	08015ec8 	.word	0x08015ec8
 800fc6c:	08016620 	.word	0x08016620
 800fc70:	08015f1c 	.word	0x08015f1c

0800fc74 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 800fc74:	b590      	push	{r4, r7, lr}
 800fc76:	b08b      	sub	sp, #44	; 0x2c
 800fc78:	af04      	add	r7, sp, #16
 800fc7a:	60f8      	str	r0, [r7, #12]
 800fc7c:	60b9      	str	r1, [r7, #8]
 800fc7e:	607a      	str	r2, [r7, #4]
 800fc80:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800fc82:	683b      	ldr	r3, [r7, #0]
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d106      	bne.n	800fc96 <tcp_rst+0x22>
 800fc88:	4b1f      	ldr	r3, [pc, #124]	; (800fd08 <tcp_rst+0x94>)
 800fc8a:	f240 72c4 	movw	r2, #1988	; 0x7c4
 800fc8e:	491f      	ldr	r1, [pc, #124]	; (800fd0c <tcp_rst+0x98>)
 800fc90:	481f      	ldr	r0, [pc, #124]	; (800fd10 <tcp_rst+0x9c>)
 800fc92:	f003 fb99 	bl	80133c8 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800fc96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d106      	bne.n	800fcaa <tcp_rst+0x36>
 800fc9c:	4b1a      	ldr	r3, [pc, #104]	; (800fd08 <tcp_rst+0x94>)
 800fc9e:	f240 72c5 	movw	r2, #1989	; 0x7c5
 800fca2:	491c      	ldr	r1, [pc, #112]	; (800fd14 <tcp_rst+0xa0>)
 800fca4:	481a      	ldr	r0, [pc, #104]	; (800fd10 <tcp_rst+0x9c>)
 800fca6:	f003 fb8f 	bl	80133c8 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800fcaa:	2300      	movs	r3, #0
 800fcac:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 800fcae:	f246 0308 	movw	r3, #24584	; 0x6008
 800fcb2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 800fcb4:	7dfb      	ldrb	r3, [r7, #23]
 800fcb6:	b29c      	uxth	r4, r3
 800fcb8:	68b8      	ldr	r0, [r7, #8]
 800fcba:	f7f9 fa72 	bl	80091a2 <lwip_htonl>
 800fcbe:	4602      	mov	r2, r0
 800fcc0:	8abb      	ldrh	r3, [r7, #20]
 800fcc2:	9303      	str	r3, [sp, #12]
 800fcc4:	2314      	movs	r3, #20
 800fcc6:	9302      	str	r3, [sp, #8]
 800fcc8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800fcca:	9301      	str	r3, [sp, #4]
 800fccc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800fcce:	9300      	str	r3, [sp, #0]
 800fcd0:	4613      	mov	r3, r2
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	4621      	mov	r1, r4
 800fcd6:	6878      	ldr	r0, [r7, #4]
 800fcd8:	f7ff fe92 	bl	800fa00 <tcp_output_alloc_header_common>
 800fcdc:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 800fcde:	693b      	ldr	r3, [r7, #16]
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	d00c      	beq.n	800fcfe <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800fce4:	7dfb      	ldrb	r3, [r7, #23]
 800fce6:	2200      	movs	r2, #0
 800fce8:	6939      	ldr	r1, [r7, #16]
 800fcea:	68f8      	ldr	r0, [r7, #12]
 800fcec:	f7ff ff38 	bl	800fb60 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 800fcf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fcf2:	683a      	ldr	r2, [r7, #0]
 800fcf4:	6939      	ldr	r1, [r7, #16]
 800fcf6:	68f8      	ldr	r0, [r7, #12]
 800fcf8:	f7ff ff72 	bl	800fbe0 <tcp_output_control_segment>
 800fcfc:	e000      	b.n	800fd00 <tcp_rst+0x8c>
    return;
 800fcfe:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800fd00:	371c      	adds	r7, #28
 800fd02:	46bd      	mov	sp, r7
 800fd04:	bd90      	pop	{r4, r7, pc}
 800fd06:	bf00      	nop
 800fd08:	08015ec8 	.word	0x08015ec8
 800fd0c:	0801664c 	.word	0x0801664c
 800fd10:	08015f1c 	.word	0x08015f1c
 800fd14:	08016668 	.word	0x08016668

0800fd18 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800fd18:	b590      	push	{r4, r7, lr}
 800fd1a:	b087      	sub	sp, #28
 800fd1c:	af00      	add	r7, sp, #0
 800fd1e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 800fd20:	2300      	movs	r3, #0
 800fd22:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 800fd24:	2300      	movs	r3, #0
 800fd26:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d106      	bne.n	800fd3c <tcp_send_empty_ack+0x24>
 800fd2e:	4b28      	ldr	r3, [pc, #160]	; (800fdd0 <tcp_send_empty_ack+0xb8>)
 800fd30:	f240 72ea 	movw	r2, #2026	; 0x7ea
 800fd34:	4927      	ldr	r1, [pc, #156]	; (800fdd4 <tcp_send_empty_ack+0xbc>)
 800fd36:	4828      	ldr	r0, [pc, #160]	; (800fdd8 <tcp_send_empty_ack+0xc0>)
 800fd38:	f003 fb46 	bl	80133c8 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800fd3c:	7dfb      	ldrb	r3, [r7, #23]
 800fd3e:	009b      	lsls	r3, r3, #2
 800fd40:	b2db      	uxtb	r3, r3
 800fd42:	f003 0304 	and.w	r3, r3, #4
 800fd46:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800fd48:	7d7b      	ldrb	r3, [r7, #21]
 800fd4a:	b29c      	uxth	r4, r3
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fd50:	4618      	mov	r0, r3
 800fd52:	f7f9 fa26 	bl	80091a2 <lwip_htonl>
 800fd56:	4603      	mov	r3, r0
 800fd58:	2200      	movs	r2, #0
 800fd5a:	4621      	mov	r1, r4
 800fd5c:	6878      	ldr	r0, [r7, #4]
 800fd5e:	f7ff fec1 	bl	800fae4 <tcp_output_alloc_header>
 800fd62:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800fd64:	693b      	ldr	r3, [r7, #16]
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d109      	bne.n	800fd7e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	8b5b      	ldrh	r3, [r3, #26]
 800fd6e:	f043 0303 	orr.w	r3, r3, #3
 800fd72:	b29a      	uxth	r2, r3
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 800fd78:	f06f 0301 	mvn.w	r3, #1
 800fd7c:	e023      	b.n	800fdc6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 800fd7e:	7dbb      	ldrb	r3, [r7, #22]
 800fd80:	7dfa      	ldrb	r2, [r7, #23]
 800fd82:	6939      	ldr	r1, [r7, #16]
 800fd84:	6878      	ldr	r0, [r7, #4]
 800fd86:	f7ff feeb 	bl	800fb60 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fd8a:	687a      	ldr	r2, [r7, #4]
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	3304      	adds	r3, #4
 800fd90:	6939      	ldr	r1, [r7, #16]
 800fd92:	6878      	ldr	r0, [r7, #4]
 800fd94:	f7ff ff24 	bl	800fbe0 <tcp_output_control_segment>
 800fd98:	4603      	mov	r3, r0
 800fd9a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 800fd9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d007      	beq.n	800fdb4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	8b5b      	ldrh	r3, [r3, #26]
 800fda8:	f043 0303 	orr.w	r3, r3, #3
 800fdac:	b29a      	uxth	r2, r3
 800fdae:	687b      	ldr	r3, [r7, #4]
 800fdb0:	835a      	strh	r2, [r3, #26]
 800fdb2:	e006      	b.n	800fdc2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	8b5b      	ldrh	r3, [r3, #26]
 800fdb8:	f023 0303 	bic.w	r3, r3, #3
 800fdbc:	b29a      	uxth	r2, r3
 800fdbe:	687b      	ldr	r3, [r7, #4]
 800fdc0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 800fdc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fdc6:	4618      	mov	r0, r3
 800fdc8:	371c      	adds	r7, #28
 800fdca:	46bd      	mov	sp, r7
 800fdcc:	bd90      	pop	{r4, r7, pc}
 800fdce:	bf00      	nop
 800fdd0:	08015ec8 	.word	0x08015ec8
 800fdd4:	08016684 	.word	0x08016684
 800fdd8:	08015f1c 	.word	0x08015f1c

0800fddc <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800fddc:	b590      	push	{r4, r7, lr}
 800fdde:	b087      	sub	sp, #28
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800fde4:	2300      	movs	r3, #0
 800fde6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d106      	bne.n	800fdfc <tcp_keepalive+0x20>
 800fdee:	4b18      	ldr	r3, [pc, #96]	; (800fe50 <tcp_keepalive+0x74>)
 800fdf0:	f640 0224 	movw	r2, #2084	; 0x824
 800fdf4:	4917      	ldr	r1, [pc, #92]	; (800fe54 <tcp_keepalive+0x78>)
 800fdf6:	4818      	ldr	r0, [pc, #96]	; (800fe58 <tcp_keepalive+0x7c>)
 800fdf8:	f003 fae6 	bl	80133c8 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 800fdfc:	7dfb      	ldrb	r3, [r7, #23]
 800fdfe:	b29c      	uxth	r4, r3
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800fe04:	3b01      	subs	r3, #1
 800fe06:	4618      	mov	r0, r3
 800fe08:	f7f9 f9cb 	bl	80091a2 <lwip_htonl>
 800fe0c:	4603      	mov	r3, r0
 800fe0e:	2200      	movs	r2, #0
 800fe10:	4621      	mov	r1, r4
 800fe12:	6878      	ldr	r0, [r7, #4]
 800fe14:	f7ff fe66 	bl	800fae4 <tcp_output_alloc_header>
 800fe18:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800fe1a:	693b      	ldr	r3, [r7, #16]
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d102      	bne.n	800fe26 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 800fe20:	f04f 33ff 	mov.w	r3, #4294967295
 800fe24:	e010      	b.n	800fe48 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800fe26:	7dfb      	ldrb	r3, [r7, #23]
 800fe28:	2200      	movs	r2, #0
 800fe2a:	6939      	ldr	r1, [r7, #16]
 800fe2c:	6878      	ldr	r0, [r7, #4]
 800fe2e:	f7ff fe97 	bl	800fb60 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800fe32:	687a      	ldr	r2, [r7, #4]
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	3304      	adds	r3, #4
 800fe38:	6939      	ldr	r1, [r7, #16]
 800fe3a:	6878      	ldr	r0, [r7, #4]
 800fe3c:	f7ff fed0 	bl	800fbe0 <tcp_output_control_segment>
 800fe40:	4603      	mov	r3, r0
 800fe42:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800fe44:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fe48:	4618      	mov	r0, r3
 800fe4a:	371c      	adds	r7, #28
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	bd90      	pop	{r4, r7, pc}
 800fe50:	08015ec8 	.word	0x08015ec8
 800fe54:	080166a4 	.word	0x080166a4
 800fe58:	08015f1c 	.word	0x08015f1c

0800fe5c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800fe5c:	b590      	push	{r4, r7, lr}
 800fe5e:	b08b      	sub	sp, #44	; 0x2c
 800fe60:	af00      	add	r7, sp, #0
 800fe62:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800fe64:	2300      	movs	r3, #0
 800fe66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d106      	bne.n	800fe7e <tcp_zero_window_probe+0x22>
 800fe70:	4b4c      	ldr	r3, [pc, #304]	; (800ffa4 <tcp_zero_window_probe+0x148>)
 800fe72:	f640 024f 	movw	r2, #2127	; 0x84f
 800fe76:	494c      	ldr	r1, [pc, #304]	; (800ffa8 <tcp_zero_window_probe+0x14c>)
 800fe78:	484c      	ldr	r0, [pc, #304]	; (800ffac <tcp_zero_window_probe+0x150>)
 800fe7a:	f003 faa5 	bl	80133c8 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe82:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 800fe84:	6a3b      	ldr	r3, [r7, #32]
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d101      	bne.n	800fe8e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	e086      	b.n	800ff9c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800fe94:	2bff      	cmp	r3, #255	; 0xff
 800fe96:	d007      	beq.n	800fea8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 800fe9e:	3301      	adds	r3, #1
 800fea0:	b2da      	uxtb	r2, r3
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800fea8:	6a3b      	ldr	r3, [r7, #32]
 800feaa:	68db      	ldr	r3, [r3, #12]
 800feac:	899b      	ldrh	r3, [r3, #12]
 800feae:	b29b      	uxth	r3, r3
 800feb0:	4618      	mov	r0, r3
 800feb2:	f7f9 f961 	bl	8009178 <lwip_htons>
 800feb6:	4603      	mov	r3, r0
 800feb8:	b2db      	uxtb	r3, r3
 800feba:	f003 0301 	and.w	r3, r3, #1
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d005      	beq.n	800fece <tcp_zero_window_probe+0x72>
 800fec2:	6a3b      	ldr	r3, [r7, #32]
 800fec4:	891b      	ldrh	r3, [r3, #8]
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d101      	bne.n	800fece <tcp_zero_window_probe+0x72>
 800feca:	2301      	movs	r3, #1
 800fecc:	e000      	b.n	800fed0 <tcp_zero_window_probe+0x74>
 800fece:	2300      	movs	r3, #0
 800fed0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 800fed2:	7ffb      	ldrb	r3, [r7, #31]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	bf0c      	ite	eq
 800fed8:	2301      	moveq	r3, #1
 800feda:	2300      	movne	r3, #0
 800fedc:	b2db      	uxtb	r3, r3
 800fede:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 800fee0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fee4:	b299      	uxth	r1, r3
 800fee6:	6a3b      	ldr	r3, [r7, #32]
 800fee8:	68db      	ldr	r3, [r3, #12]
 800feea:	685b      	ldr	r3, [r3, #4]
 800feec:	8bba      	ldrh	r2, [r7, #28]
 800feee:	6878      	ldr	r0, [r7, #4]
 800fef0:	f7ff fdf8 	bl	800fae4 <tcp_output_alloc_header>
 800fef4:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 800fef6:	69bb      	ldr	r3, [r7, #24]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d102      	bne.n	800ff02 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 800fefc:	f04f 33ff 	mov.w	r3, #4294967295
 800ff00:	e04c      	b.n	800ff9c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800ff02:	69bb      	ldr	r3, [r7, #24]
 800ff04:	685b      	ldr	r3, [r3, #4]
 800ff06:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 800ff08:	7ffb      	ldrb	r3, [r7, #31]
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	d011      	beq.n	800ff32 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800ff0e:	697b      	ldr	r3, [r7, #20]
 800ff10:	899b      	ldrh	r3, [r3, #12]
 800ff12:	b29b      	uxth	r3, r3
 800ff14:	b21b      	sxth	r3, r3
 800ff16:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800ff1a:	b21c      	sxth	r4, r3
 800ff1c:	2011      	movs	r0, #17
 800ff1e:	f7f9 f92b 	bl	8009178 <lwip_htons>
 800ff22:	4603      	mov	r3, r0
 800ff24:	b21b      	sxth	r3, r3
 800ff26:	4323      	orrs	r3, r4
 800ff28:	b21b      	sxth	r3, r3
 800ff2a:	b29a      	uxth	r2, r3
 800ff2c:	697b      	ldr	r3, [r7, #20]
 800ff2e:	819a      	strh	r2, [r3, #12]
 800ff30:	e010      	b.n	800ff54 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 800ff32:	69bb      	ldr	r3, [r7, #24]
 800ff34:	685b      	ldr	r3, [r3, #4]
 800ff36:	3314      	adds	r3, #20
 800ff38:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800ff3a:	6a3b      	ldr	r3, [r7, #32]
 800ff3c:	6858      	ldr	r0, [r3, #4]
 800ff3e:	6a3b      	ldr	r3, [r7, #32]
 800ff40:	685b      	ldr	r3, [r3, #4]
 800ff42:	891a      	ldrh	r2, [r3, #8]
 800ff44:	6a3b      	ldr	r3, [r7, #32]
 800ff46:	891b      	ldrh	r3, [r3, #8]
 800ff48:	1ad3      	subs	r3, r2, r3
 800ff4a:	b29b      	uxth	r3, r3
 800ff4c:	2201      	movs	r2, #1
 800ff4e:	6939      	ldr	r1, [r7, #16]
 800ff50:	f7fa fdc0 	bl	800aad4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800ff54:	6a3b      	ldr	r3, [r7, #32]
 800ff56:	68db      	ldr	r3, [r3, #12]
 800ff58:	685b      	ldr	r3, [r3, #4]
 800ff5a:	4618      	mov	r0, r3
 800ff5c:	f7f9 f921 	bl	80091a2 <lwip_htonl>
 800ff60:	4603      	mov	r3, r0
 800ff62:	3301      	adds	r3, #1
 800ff64:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	1ad3      	subs	r3, r2, r3
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	da02      	bge.n	800ff78 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 800ff72:	687b      	ldr	r3, [r7, #4]
 800ff74:	68fa      	ldr	r2, [r7, #12]
 800ff76:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800ff78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ff7c:	2200      	movs	r2, #0
 800ff7e:	69b9      	ldr	r1, [r7, #24]
 800ff80:	6878      	ldr	r0, [r7, #4]
 800ff82:	f7ff fded 	bl	800fb60 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800ff86:	687a      	ldr	r2, [r7, #4]
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	3304      	adds	r3, #4
 800ff8c:	69b9      	ldr	r1, [r7, #24]
 800ff8e:	6878      	ldr	r0, [r7, #4]
 800ff90:	f7ff fe26 	bl	800fbe0 <tcp_output_control_segment>
 800ff94:	4603      	mov	r3, r0
 800ff96:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800ff98:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800ff9c:	4618      	mov	r0, r3
 800ff9e:	372c      	adds	r7, #44	; 0x2c
 800ffa0:	46bd      	mov	sp, r7
 800ffa2:	bd90      	pop	{r4, r7, pc}
 800ffa4:	08015ec8 	.word	0x08015ec8
 800ffa8:	080166c0 	.word	0x080166c0
 800ffac:	08015f1c 	.word	0x08015f1c

0800ffb0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 800ffb0:	b580      	push	{r7, lr}
 800ffb2:	b082      	sub	sp, #8
 800ffb4:	af00      	add	r7, sp, #0
 800ffb6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 800ffb8:	f7fa ff0c 	bl	800add4 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800ffbc:	4b0a      	ldr	r3, [pc, #40]	; (800ffe8 <tcpip_tcp_timer+0x38>)
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d103      	bne.n	800ffcc <tcpip_tcp_timer+0x1c>
 800ffc4:	4b09      	ldr	r3, [pc, #36]	; (800ffec <tcpip_tcp_timer+0x3c>)
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d005      	beq.n	800ffd8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800ffcc:	2200      	movs	r2, #0
 800ffce:	4908      	ldr	r1, [pc, #32]	; (800fff0 <tcpip_tcp_timer+0x40>)
 800ffd0:	20fa      	movs	r0, #250	; 0xfa
 800ffd2:	f000 f8f3 	bl	80101bc <sys_timeout>
 800ffd6:	e003      	b.n	800ffe0 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 800ffd8:	4b06      	ldr	r3, [pc, #24]	; (800fff4 <tcpip_tcp_timer+0x44>)
 800ffda:	2200      	movs	r2, #0
 800ffdc:	601a      	str	r2, [r3, #0]
  }
}
 800ffde:	bf00      	nop
 800ffe0:	bf00      	nop
 800ffe2:	3708      	adds	r7, #8
 800ffe4:	46bd      	mov	sp, r7
 800ffe6:	bd80      	pop	{r7, pc}
 800ffe8:	20008e5c 	.word	0x20008e5c
 800ffec:	20008e60 	.word	0x20008e60
 800fff0:	0800ffb1 	.word	0x0800ffb1
 800fff4:	20008ea8 	.word	0x20008ea8

0800fff8 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 800fff8:	b580      	push	{r7, lr}
 800fffa:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800fffc:	4b0a      	ldr	r3, [pc, #40]	; (8010028 <tcp_timer_needed+0x30>)
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	2b00      	cmp	r3, #0
 8010002:	d10f      	bne.n	8010024 <tcp_timer_needed+0x2c>
 8010004:	4b09      	ldr	r3, [pc, #36]	; (801002c <tcp_timer_needed+0x34>)
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	2b00      	cmp	r3, #0
 801000a:	d103      	bne.n	8010014 <tcp_timer_needed+0x1c>
 801000c:	4b08      	ldr	r3, [pc, #32]	; (8010030 <tcp_timer_needed+0x38>)
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	2b00      	cmp	r3, #0
 8010012:	d007      	beq.n	8010024 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8010014:	4b04      	ldr	r3, [pc, #16]	; (8010028 <tcp_timer_needed+0x30>)
 8010016:	2201      	movs	r2, #1
 8010018:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801001a:	2200      	movs	r2, #0
 801001c:	4905      	ldr	r1, [pc, #20]	; (8010034 <tcp_timer_needed+0x3c>)
 801001e:	20fa      	movs	r0, #250	; 0xfa
 8010020:	f000 f8cc 	bl	80101bc <sys_timeout>
  }
}
 8010024:	bf00      	nop
 8010026:	bd80      	pop	{r7, pc}
 8010028:	20008ea8 	.word	0x20008ea8
 801002c:	20008e5c 	.word	0x20008e5c
 8010030:	20008e60 	.word	0x20008e60
 8010034:	0800ffb1 	.word	0x0800ffb1

08010038 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8010038:	b580      	push	{r7, lr}
 801003a:	b086      	sub	sp, #24
 801003c:	af00      	add	r7, sp, #0
 801003e:	60f8      	str	r0, [r7, #12]
 8010040:	60b9      	str	r1, [r7, #8]
 8010042:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8010044:	2006      	movs	r0, #6
 8010046:	f7f9 fced 	bl	8009a24 <memp_malloc>
 801004a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801004c:	693b      	ldr	r3, [r7, #16]
 801004e:	2b00      	cmp	r3, #0
 8010050:	d109      	bne.n	8010066 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8010052:	693b      	ldr	r3, [r7, #16]
 8010054:	2b00      	cmp	r3, #0
 8010056:	d151      	bne.n	80100fc <sys_timeout_abs+0xc4>
 8010058:	4b2a      	ldr	r3, [pc, #168]	; (8010104 <sys_timeout_abs+0xcc>)
 801005a:	22be      	movs	r2, #190	; 0xbe
 801005c:	492a      	ldr	r1, [pc, #168]	; (8010108 <sys_timeout_abs+0xd0>)
 801005e:	482b      	ldr	r0, [pc, #172]	; (801010c <sys_timeout_abs+0xd4>)
 8010060:	f003 f9b2 	bl	80133c8 <iprintf>
    return;
 8010064:	e04a      	b.n	80100fc <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8010066:	693b      	ldr	r3, [r7, #16]
 8010068:	2200      	movs	r2, #0
 801006a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801006c:	693b      	ldr	r3, [r7, #16]
 801006e:	68ba      	ldr	r2, [r7, #8]
 8010070:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8010072:	693b      	ldr	r3, [r7, #16]
 8010074:	687a      	ldr	r2, [r7, #4]
 8010076:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8010078:	693b      	ldr	r3, [r7, #16]
 801007a:	68fa      	ldr	r2, [r7, #12]
 801007c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801007e:	4b24      	ldr	r3, [pc, #144]	; (8010110 <sys_timeout_abs+0xd8>)
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	2b00      	cmp	r3, #0
 8010084:	d103      	bne.n	801008e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8010086:	4a22      	ldr	r2, [pc, #136]	; (8010110 <sys_timeout_abs+0xd8>)
 8010088:	693b      	ldr	r3, [r7, #16]
 801008a:	6013      	str	r3, [r2, #0]
    return;
 801008c:	e037      	b.n	80100fe <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801008e:	693b      	ldr	r3, [r7, #16]
 8010090:	685a      	ldr	r2, [r3, #4]
 8010092:	4b1f      	ldr	r3, [pc, #124]	; (8010110 <sys_timeout_abs+0xd8>)
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	685b      	ldr	r3, [r3, #4]
 8010098:	1ad3      	subs	r3, r2, r3
 801009a:	0fdb      	lsrs	r3, r3, #31
 801009c:	f003 0301 	and.w	r3, r3, #1
 80100a0:	b2db      	uxtb	r3, r3
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d007      	beq.n	80100b6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80100a6:	4b1a      	ldr	r3, [pc, #104]	; (8010110 <sys_timeout_abs+0xd8>)
 80100a8:	681a      	ldr	r2, [r3, #0]
 80100aa:	693b      	ldr	r3, [r7, #16]
 80100ac:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80100ae:	4a18      	ldr	r2, [pc, #96]	; (8010110 <sys_timeout_abs+0xd8>)
 80100b0:	693b      	ldr	r3, [r7, #16]
 80100b2:	6013      	str	r3, [r2, #0]
 80100b4:	e023      	b.n	80100fe <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80100b6:	4b16      	ldr	r3, [pc, #88]	; (8010110 <sys_timeout_abs+0xd8>)
 80100b8:	681b      	ldr	r3, [r3, #0]
 80100ba:	617b      	str	r3, [r7, #20]
 80100bc:	e01a      	b.n	80100f4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80100be:	697b      	ldr	r3, [r7, #20]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d00b      	beq.n	80100de <sys_timeout_abs+0xa6>
 80100c6:	693b      	ldr	r3, [r7, #16]
 80100c8:	685a      	ldr	r2, [r3, #4]
 80100ca:	697b      	ldr	r3, [r7, #20]
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	685b      	ldr	r3, [r3, #4]
 80100d0:	1ad3      	subs	r3, r2, r3
 80100d2:	0fdb      	lsrs	r3, r3, #31
 80100d4:	f003 0301 	and.w	r3, r3, #1
 80100d8:	b2db      	uxtb	r3, r3
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d007      	beq.n	80100ee <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80100de:	697b      	ldr	r3, [r7, #20]
 80100e0:	681a      	ldr	r2, [r3, #0]
 80100e2:	693b      	ldr	r3, [r7, #16]
 80100e4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80100e6:	697b      	ldr	r3, [r7, #20]
 80100e8:	693a      	ldr	r2, [r7, #16]
 80100ea:	601a      	str	r2, [r3, #0]
        break;
 80100ec:	e007      	b.n	80100fe <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80100ee:	697b      	ldr	r3, [r7, #20]
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	617b      	str	r3, [r7, #20]
 80100f4:	697b      	ldr	r3, [r7, #20]
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d1e1      	bne.n	80100be <sys_timeout_abs+0x86>
 80100fa:	e000      	b.n	80100fe <sys_timeout_abs+0xc6>
    return;
 80100fc:	bf00      	nop
      }
    }
  }
}
 80100fe:	3718      	adds	r7, #24
 8010100:	46bd      	mov	sp, r7
 8010102:	bd80      	pop	{r7, pc}
 8010104:	080166e4 	.word	0x080166e4
 8010108:	08016718 	.word	0x08016718
 801010c:	08016758 	.word	0x08016758
 8010110:	20008ea0 	.word	0x20008ea0

08010114 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8010114:	b580      	push	{r7, lr}
 8010116:	b086      	sub	sp, #24
 8010118:	af00      	add	r7, sp, #0
 801011a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8010120:	697b      	ldr	r3, [r7, #20]
 8010122:	685b      	ldr	r3, [r3, #4]
 8010124:	4798      	blx	r3

  now = sys_now();
 8010126:	f7f8 ff99 	bl	800905c <sys_now>
 801012a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801012c:	697b      	ldr	r3, [r7, #20]
 801012e:	681a      	ldr	r2, [r3, #0]
 8010130:	4b0f      	ldr	r3, [pc, #60]	; (8010170 <lwip_cyclic_timer+0x5c>)
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	4413      	add	r3, r2
 8010136:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8010138:	68fa      	ldr	r2, [r7, #12]
 801013a:	693b      	ldr	r3, [r7, #16]
 801013c:	1ad3      	subs	r3, r2, r3
 801013e:	0fdb      	lsrs	r3, r3, #31
 8010140:	f003 0301 	and.w	r3, r3, #1
 8010144:	b2db      	uxtb	r3, r3
 8010146:	2b00      	cmp	r3, #0
 8010148:	d009      	beq.n	801015e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801014a:	697b      	ldr	r3, [r7, #20]
 801014c:	681a      	ldr	r2, [r3, #0]
 801014e:	693b      	ldr	r3, [r7, #16]
 8010150:	4413      	add	r3, r2
 8010152:	687a      	ldr	r2, [r7, #4]
 8010154:	4907      	ldr	r1, [pc, #28]	; (8010174 <lwip_cyclic_timer+0x60>)
 8010156:	4618      	mov	r0, r3
 8010158:	f7ff ff6e 	bl	8010038 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801015c:	e004      	b.n	8010168 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801015e:	687a      	ldr	r2, [r7, #4]
 8010160:	4904      	ldr	r1, [pc, #16]	; (8010174 <lwip_cyclic_timer+0x60>)
 8010162:	68f8      	ldr	r0, [r7, #12]
 8010164:	f7ff ff68 	bl	8010038 <sys_timeout_abs>
}
 8010168:	bf00      	nop
 801016a:	3718      	adds	r7, #24
 801016c:	46bd      	mov	sp, r7
 801016e:	bd80      	pop	{r7, pc}
 8010170:	20008ea4 	.word	0x20008ea4
 8010174:	08010115 	.word	0x08010115

08010178 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8010178:	b580      	push	{r7, lr}
 801017a:	b082      	sub	sp, #8
 801017c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801017e:	2301      	movs	r3, #1
 8010180:	607b      	str	r3, [r7, #4]
 8010182:	e00e      	b.n	80101a2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8010184:	4a0b      	ldr	r2, [pc, #44]	; (80101b4 <sys_timeouts_init+0x3c>)
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	00db      	lsls	r3, r3, #3
 8010190:	4a08      	ldr	r2, [pc, #32]	; (80101b4 <sys_timeouts_init+0x3c>)
 8010192:	4413      	add	r3, r2
 8010194:	461a      	mov	r2, r3
 8010196:	4908      	ldr	r1, [pc, #32]	; (80101b8 <sys_timeouts_init+0x40>)
 8010198:	f000 f810 	bl	80101bc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	3301      	adds	r3, #1
 80101a0:	607b      	str	r3, [r7, #4]
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	2b02      	cmp	r3, #2
 80101a6:	d9ed      	bls.n	8010184 <sys_timeouts_init+0xc>
  }
}
 80101a8:	bf00      	nop
 80101aa:	bf00      	nop
 80101ac:	3708      	adds	r7, #8
 80101ae:	46bd      	mov	sp, r7
 80101b0:	bd80      	pop	{r7, pc}
 80101b2:	bf00      	nop
 80101b4:	080172cc 	.word	0x080172cc
 80101b8:	08010115 	.word	0x08010115

080101bc <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80101bc:	b580      	push	{r7, lr}
 80101be:	b086      	sub	sp, #24
 80101c0:	af00      	add	r7, sp, #0
 80101c2:	60f8      	str	r0, [r7, #12]
 80101c4:	60b9      	str	r1, [r7, #8]
 80101c6:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80101ce:	d306      	bcc.n	80101de <sys_timeout+0x22>
 80101d0:	4b0a      	ldr	r3, [pc, #40]	; (80101fc <sys_timeout+0x40>)
 80101d2:	f240 1229 	movw	r2, #297	; 0x129
 80101d6:	490a      	ldr	r1, [pc, #40]	; (8010200 <sys_timeout+0x44>)
 80101d8:	480a      	ldr	r0, [pc, #40]	; (8010204 <sys_timeout+0x48>)
 80101da:	f003 f8f5 	bl	80133c8 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80101de:	f7f8 ff3d 	bl	800905c <sys_now>
 80101e2:	4602      	mov	r2, r0
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	4413      	add	r3, r2
 80101e8:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80101ea:	687a      	ldr	r2, [r7, #4]
 80101ec:	68b9      	ldr	r1, [r7, #8]
 80101ee:	6978      	ldr	r0, [r7, #20]
 80101f0:	f7ff ff22 	bl	8010038 <sys_timeout_abs>
#endif
}
 80101f4:	bf00      	nop
 80101f6:	3718      	adds	r7, #24
 80101f8:	46bd      	mov	sp, r7
 80101fa:	bd80      	pop	{r7, pc}
 80101fc:	080166e4 	.word	0x080166e4
 8010200:	08016780 	.word	0x08016780
 8010204:	08016758 	.word	0x08016758

08010208 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8010208:	b580      	push	{r7, lr}
 801020a:	b084      	sub	sp, #16
 801020c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801020e:	f7f8 ff25 	bl	800905c <sys_now>
 8010212:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8010214:	4b1a      	ldr	r3, [pc, #104]	; (8010280 <sys_check_timeouts+0x78>)
 8010216:	781b      	ldrb	r3, [r3, #0]
 8010218:	b2db      	uxtb	r3, r3
 801021a:	2b00      	cmp	r3, #0
 801021c:	d001      	beq.n	8010222 <sys_check_timeouts+0x1a>
 801021e:	f7f9 ff25 	bl	800a06c <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8010222:	4b18      	ldr	r3, [pc, #96]	; (8010284 <sys_check_timeouts+0x7c>)
 8010224:	681b      	ldr	r3, [r3, #0]
 8010226:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8010228:	68bb      	ldr	r3, [r7, #8]
 801022a:	2b00      	cmp	r3, #0
 801022c:	d022      	beq.n	8010274 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801022e:	68bb      	ldr	r3, [r7, #8]
 8010230:	685b      	ldr	r3, [r3, #4]
 8010232:	68fa      	ldr	r2, [r7, #12]
 8010234:	1ad3      	subs	r3, r2, r3
 8010236:	0fdb      	lsrs	r3, r3, #31
 8010238:	f003 0301 	and.w	r3, r3, #1
 801023c:	b2db      	uxtb	r3, r3
 801023e:	2b00      	cmp	r3, #0
 8010240:	d11a      	bne.n	8010278 <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8010242:	68bb      	ldr	r3, [r7, #8]
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	4a0f      	ldr	r2, [pc, #60]	; (8010284 <sys_check_timeouts+0x7c>)
 8010248:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801024a:	68bb      	ldr	r3, [r7, #8]
 801024c:	689b      	ldr	r3, [r3, #8]
 801024e:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8010250:	68bb      	ldr	r3, [r7, #8]
 8010252:	68db      	ldr	r3, [r3, #12]
 8010254:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8010256:	68bb      	ldr	r3, [r7, #8]
 8010258:	685b      	ldr	r3, [r3, #4]
 801025a:	4a0b      	ldr	r2, [pc, #44]	; (8010288 <sys_check_timeouts+0x80>)
 801025c:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801025e:	68b9      	ldr	r1, [r7, #8]
 8010260:	2006      	movs	r0, #6
 8010262:	f7f9 fc2b 	bl	8009abc <memp_free>
    if (handler != NULL) {
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	2b00      	cmp	r3, #0
 801026a:	d0d3      	beq.n	8010214 <sys_check_timeouts+0xc>
      handler(arg);
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	6838      	ldr	r0, [r7, #0]
 8010270:	4798      	blx	r3
  do {
 8010272:	e7cf      	b.n	8010214 <sys_check_timeouts+0xc>
      return;
 8010274:	bf00      	nop
 8010276:	e000      	b.n	801027a <sys_check_timeouts+0x72>
      return;
 8010278:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801027a:	3710      	adds	r7, #16
 801027c:	46bd      	mov	sp, r7
 801027e:	bd80      	pop	{r7, pc}
 8010280:	20008e4d 	.word	0x20008e4d
 8010284:	20008ea0 	.word	0x20008ea0
 8010288:	20008ea4 	.word	0x20008ea4

0801028c <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801028c:	b580      	push	{r7, lr}
 801028e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010290:	f003 f8b2 	bl	80133f8 <rand>
 8010294:	4603      	mov	r3, r0
 8010296:	b29b      	uxth	r3, r3
 8010298:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801029c:	b29b      	uxth	r3, r3
 801029e:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80102a2:	b29a      	uxth	r2, r3
 80102a4:	4b01      	ldr	r3, [pc, #4]	; (80102ac <udp_init+0x20>)
 80102a6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80102a8:	bf00      	nop
 80102aa:	bd80      	pop	{r7, pc}
 80102ac:	20000014 	.word	0x20000014

080102b0 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 80102b0:	b480      	push	{r7}
 80102b2:	b083      	sub	sp, #12
 80102b4:	af00      	add	r7, sp, #0
  u16_t n = 0;
 80102b6:	2300      	movs	r3, #0
 80102b8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80102ba:	4b17      	ldr	r3, [pc, #92]	; (8010318 <udp_new_port+0x68>)
 80102bc:	881b      	ldrh	r3, [r3, #0]
 80102be:	1c5a      	adds	r2, r3, #1
 80102c0:	b291      	uxth	r1, r2
 80102c2:	4a15      	ldr	r2, [pc, #84]	; (8010318 <udp_new_port+0x68>)
 80102c4:	8011      	strh	r1, [r2, #0]
 80102c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80102ca:	4293      	cmp	r3, r2
 80102cc:	d103      	bne.n	80102d6 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80102ce:	4b12      	ldr	r3, [pc, #72]	; (8010318 <udp_new_port+0x68>)
 80102d0:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80102d4:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80102d6:	4b11      	ldr	r3, [pc, #68]	; (801031c <udp_new_port+0x6c>)
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	603b      	str	r3, [r7, #0]
 80102dc:	e011      	b.n	8010302 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 80102de:	683b      	ldr	r3, [r7, #0]
 80102e0:	8a5a      	ldrh	r2, [r3, #18]
 80102e2:	4b0d      	ldr	r3, [pc, #52]	; (8010318 <udp_new_port+0x68>)
 80102e4:	881b      	ldrh	r3, [r3, #0]
 80102e6:	429a      	cmp	r2, r3
 80102e8:	d108      	bne.n	80102fc <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 80102ea:	88fb      	ldrh	r3, [r7, #6]
 80102ec:	3301      	adds	r3, #1
 80102ee:	80fb      	strh	r3, [r7, #6]
 80102f0:	88fb      	ldrh	r3, [r7, #6]
 80102f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80102f6:	d3e0      	bcc.n	80102ba <udp_new_port+0xa>
        return 0;
 80102f8:	2300      	movs	r3, #0
 80102fa:	e007      	b.n	801030c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80102fc:	683b      	ldr	r3, [r7, #0]
 80102fe:	68db      	ldr	r3, [r3, #12]
 8010300:	603b      	str	r3, [r7, #0]
 8010302:	683b      	ldr	r3, [r7, #0]
 8010304:	2b00      	cmp	r3, #0
 8010306:	d1ea      	bne.n	80102de <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8010308:	4b03      	ldr	r3, [pc, #12]	; (8010318 <udp_new_port+0x68>)
 801030a:	881b      	ldrh	r3, [r3, #0]
}
 801030c:	4618      	mov	r0, r3
 801030e:	370c      	adds	r7, #12
 8010310:	46bd      	mov	sp, r7
 8010312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010316:	4770      	bx	lr
 8010318:	20000014 	.word	0x20000014
 801031c:	20008eac 	.word	0x20008eac

08010320 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8010320:	b580      	push	{r7, lr}
 8010322:	b084      	sub	sp, #16
 8010324:	af00      	add	r7, sp, #0
 8010326:	60f8      	str	r0, [r7, #12]
 8010328:	60b9      	str	r1, [r7, #8]
 801032a:	4613      	mov	r3, r2
 801032c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	2b00      	cmp	r3, #0
 8010332:	d105      	bne.n	8010340 <udp_input_local_match+0x20>
 8010334:	4b27      	ldr	r3, [pc, #156]	; (80103d4 <udp_input_local_match+0xb4>)
 8010336:	2287      	movs	r2, #135	; 0x87
 8010338:	4927      	ldr	r1, [pc, #156]	; (80103d8 <udp_input_local_match+0xb8>)
 801033a:	4828      	ldr	r0, [pc, #160]	; (80103dc <udp_input_local_match+0xbc>)
 801033c:	f003 f844 	bl	80133c8 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8010340:	68bb      	ldr	r3, [r7, #8]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d105      	bne.n	8010352 <udp_input_local_match+0x32>
 8010346:	4b23      	ldr	r3, [pc, #140]	; (80103d4 <udp_input_local_match+0xb4>)
 8010348:	2288      	movs	r2, #136	; 0x88
 801034a:	4925      	ldr	r1, [pc, #148]	; (80103e0 <udp_input_local_match+0xc0>)
 801034c:	4823      	ldr	r0, [pc, #140]	; (80103dc <udp_input_local_match+0xbc>)
 801034e:	f003 f83b 	bl	80133c8 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	7a1b      	ldrb	r3, [r3, #8]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d00b      	beq.n	8010372 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	7a1a      	ldrb	r2, [r3, #8]
 801035e:	4b21      	ldr	r3, [pc, #132]	; (80103e4 <udp_input_local_match+0xc4>)
 8010360:	685b      	ldr	r3, [r3, #4]
 8010362:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010366:	3301      	adds	r3, #1
 8010368:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801036a:	429a      	cmp	r2, r3
 801036c:	d001      	beq.n	8010372 <udp_input_local_match+0x52>
    return 0;
 801036e:	2300      	movs	r3, #0
 8010370:	e02b      	b.n	80103ca <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8010372:	79fb      	ldrb	r3, [r7, #7]
 8010374:	2b00      	cmp	r3, #0
 8010376:	d018      	beq.n	80103aa <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	2b00      	cmp	r3, #0
 801037c:	d013      	beq.n	80103a6 <udp_input_local_match+0x86>
 801037e:	68fb      	ldr	r3, [r7, #12]
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d00f      	beq.n	80103a6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8010386:	4b17      	ldr	r3, [pc, #92]	; (80103e4 <udp_input_local_match+0xc4>)
 8010388:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801038a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801038e:	d00a      	beq.n	80103a6 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	681a      	ldr	r2, [r3, #0]
 8010394:	4b13      	ldr	r3, [pc, #76]	; (80103e4 <udp_input_local_match+0xc4>)
 8010396:	695b      	ldr	r3, [r3, #20]
 8010398:	405a      	eors	r2, r3
 801039a:	68bb      	ldr	r3, [r7, #8]
 801039c:	3308      	adds	r3, #8
 801039e:	681b      	ldr	r3, [r3, #0]
 80103a0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d110      	bne.n	80103c8 <udp_input_local_match+0xa8>
          return 1;
 80103a6:	2301      	movs	r3, #1
 80103a8:	e00f      	b.n	80103ca <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d009      	beq.n	80103c4 <udp_input_local_match+0xa4>
 80103b0:	68fb      	ldr	r3, [r7, #12]
 80103b2:	681b      	ldr	r3, [r3, #0]
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d005      	beq.n	80103c4 <udp_input_local_match+0xa4>
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	681a      	ldr	r2, [r3, #0]
 80103bc:	4b09      	ldr	r3, [pc, #36]	; (80103e4 <udp_input_local_match+0xc4>)
 80103be:	695b      	ldr	r3, [r3, #20]
 80103c0:	429a      	cmp	r2, r3
 80103c2:	d101      	bne.n	80103c8 <udp_input_local_match+0xa8>
        return 1;
 80103c4:	2301      	movs	r3, #1
 80103c6:	e000      	b.n	80103ca <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80103c8:	2300      	movs	r3, #0
}
 80103ca:	4618      	mov	r0, r3
 80103cc:	3710      	adds	r7, #16
 80103ce:	46bd      	mov	sp, r7
 80103d0:	bd80      	pop	{r7, pc}
 80103d2:	bf00      	nop
 80103d4:	080167cc 	.word	0x080167cc
 80103d8:	080167fc 	.word	0x080167fc
 80103dc:	08016820 	.word	0x08016820
 80103e0:	08016848 	.word	0x08016848
 80103e4:	20003720 	.word	0x20003720

080103e8 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80103e8:	b590      	push	{r4, r7, lr}
 80103ea:	b08d      	sub	sp, #52	; 0x34
 80103ec:	af02      	add	r7, sp, #8
 80103ee:	6078      	str	r0, [r7, #4]
 80103f0:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 80103f2:	2300      	movs	r3, #0
 80103f4:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d105      	bne.n	8010408 <udp_input+0x20>
 80103fc:	4b7c      	ldr	r3, [pc, #496]	; (80105f0 <udp_input+0x208>)
 80103fe:	22cf      	movs	r2, #207	; 0xcf
 8010400:	497c      	ldr	r1, [pc, #496]	; (80105f4 <udp_input+0x20c>)
 8010402:	487d      	ldr	r0, [pc, #500]	; (80105f8 <udp_input+0x210>)
 8010404:	f002 ffe0 	bl	80133c8 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8010408:	683b      	ldr	r3, [r7, #0]
 801040a:	2b00      	cmp	r3, #0
 801040c:	d105      	bne.n	801041a <udp_input+0x32>
 801040e:	4b78      	ldr	r3, [pc, #480]	; (80105f0 <udp_input+0x208>)
 8010410:	22d0      	movs	r2, #208	; 0xd0
 8010412:	497a      	ldr	r1, [pc, #488]	; (80105fc <udp_input+0x214>)
 8010414:	4878      	ldr	r0, [pc, #480]	; (80105f8 <udp_input+0x210>)
 8010416:	f002 ffd7 	bl	80133c8 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	895b      	ldrh	r3, [r3, #10]
 801041e:	2b07      	cmp	r3, #7
 8010420:	d803      	bhi.n	801042a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8010422:	6878      	ldr	r0, [r7, #4]
 8010424:	f7fa f95c 	bl	800a6e0 <pbuf_free>
    goto end;
 8010428:	e0de      	b.n	80105e8 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	685b      	ldr	r3, [r3, #4]
 801042e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8010430:	4b73      	ldr	r3, [pc, #460]	; (8010600 <udp_input+0x218>)
 8010432:	695b      	ldr	r3, [r3, #20]
 8010434:	4a72      	ldr	r2, [pc, #456]	; (8010600 <udp_input+0x218>)
 8010436:	6812      	ldr	r2, [r2, #0]
 8010438:	4611      	mov	r1, r2
 801043a:	4618      	mov	r0, r3
 801043c:	f002 f80a 	bl	8012454 <ip4_addr_isbroadcast_u32>
 8010440:	4603      	mov	r3, r0
 8010442:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8010444:	697b      	ldr	r3, [r7, #20]
 8010446:	881b      	ldrh	r3, [r3, #0]
 8010448:	b29b      	uxth	r3, r3
 801044a:	4618      	mov	r0, r3
 801044c:	f7f8 fe94 	bl	8009178 <lwip_htons>
 8010450:	4603      	mov	r3, r0
 8010452:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8010454:	697b      	ldr	r3, [r7, #20]
 8010456:	885b      	ldrh	r3, [r3, #2]
 8010458:	b29b      	uxth	r3, r3
 801045a:	4618      	mov	r0, r3
 801045c:	f7f8 fe8c 	bl	8009178 <lwip_htons>
 8010460:	4603      	mov	r3, r0
 8010462:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8010464:	2300      	movs	r3, #0
 8010466:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8010468:	2300      	movs	r3, #0
 801046a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801046c:	2300      	movs	r3, #0
 801046e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8010470:	4b64      	ldr	r3, [pc, #400]	; (8010604 <udp_input+0x21c>)
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	627b      	str	r3, [r7, #36]	; 0x24
 8010476:	e054      	b.n	8010522 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8010478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801047a:	8a5b      	ldrh	r3, [r3, #18]
 801047c:	89fa      	ldrh	r2, [r7, #14]
 801047e:	429a      	cmp	r2, r3
 8010480:	d14a      	bne.n	8010518 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 8010482:	7cfb      	ldrb	r3, [r7, #19]
 8010484:	461a      	mov	r2, r3
 8010486:	6839      	ldr	r1, [r7, #0]
 8010488:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801048a:	f7ff ff49 	bl	8010320 <udp_input_local_match>
 801048e:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8010490:	2b00      	cmp	r3, #0
 8010492:	d041      	beq.n	8010518 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8010494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010496:	7c1b      	ldrb	r3, [r3, #16]
 8010498:	f003 0304 	and.w	r3, r3, #4
 801049c:	2b00      	cmp	r3, #0
 801049e:	d11d      	bne.n	80104dc <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80104a0:	69fb      	ldr	r3, [r7, #28]
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d102      	bne.n	80104ac <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80104a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104a8:	61fb      	str	r3, [r7, #28]
 80104aa:	e017      	b.n	80104dc <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80104ac:	7cfb      	ldrb	r3, [r7, #19]
 80104ae:	2b00      	cmp	r3, #0
 80104b0:	d014      	beq.n	80104dc <udp_input+0xf4>
 80104b2:	4b53      	ldr	r3, [pc, #332]	; (8010600 <udp_input+0x218>)
 80104b4:	695b      	ldr	r3, [r3, #20]
 80104b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104ba:	d10f      	bne.n	80104dc <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80104bc:	69fb      	ldr	r3, [r7, #28]
 80104be:	681a      	ldr	r2, [r3, #0]
 80104c0:	683b      	ldr	r3, [r7, #0]
 80104c2:	3304      	adds	r3, #4
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	429a      	cmp	r2, r3
 80104c8:	d008      	beq.n	80104dc <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80104ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104cc:	681a      	ldr	r2, [r3, #0]
 80104ce:	683b      	ldr	r3, [r7, #0]
 80104d0:	3304      	adds	r3, #4
 80104d2:	681b      	ldr	r3, [r3, #0]
 80104d4:	429a      	cmp	r2, r3
 80104d6:	d101      	bne.n	80104dc <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80104d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104da:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80104dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104de:	8a9b      	ldrh	r3, [r3, #20]
 80104e0:	8a3a      	ldrh	r2, [r7, #16]
 80104e2:	429a      	cmp	r2, r3
 80104e4:	d118      	bne.n	8010518 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80104e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104e8:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d005      	beq.n	80104fa <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80104ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104f0:	685a      	ldr	r2, [r3, #4]
 80104f2:	4b43      	ldr	r3, [pc, #268]	; (8010600 <udp_input+0x218>)
 80104f4:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80104f6:	429a      	cmp	r2, r3
 80104f8:	d10e      	bne.n	8010518 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80104fa:	6a3b      	ldr	r3, [r7, #32]
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d014      	beq.n	801052a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8010500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010502:	68da      	ldr	r2, [r3, #12]
 8010504:	6a3b      	ldr	r3, [r7, #32]
 8010506:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8010508:	4b3e      	ldr	r3, [pc, #248]	; (8010604 <udp_input+0x21c>)
 801050a:	681a      	ldr	r2, [r3, #0]
 801050c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801050e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8010510:	4a3c      	ldr	r2, [pc, #240]	; (8010604 <udp_input+0x21c>)
 8010512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010514:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8010516:	e008      	b.n	801052a <udp_input+0x142>
      }
    }

    prev = pcb;
 8010518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801051a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801051c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801051e:	68db      	ldr	r3, [r3, #12]
 8010520:	627b      	str	r3, [r7, #36]	; 0x24
 8010522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010524:	2b00      	cmp	r3, #0
 8010526:	d1a7      	bne.n	8010478 <udp_input+0x90>
 8010528:	e000      	b.n	801052c <udp_input+0x144>
        break;
 801052a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801052c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801052e:	2b00      	cmp	r3, #0
 8010530:	d101      	bne.n	8010536 <udp_input+0x14e>
    pcb = uncon_pcb;
 8010532:	69fb      	ldr	r3, [r7, #28]
 8010534:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8010536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010538:	2b00      	cmp	r3, #0
 801053a:	d002      	beq.n	8010542 <udp_input+0x15a>
    for_us = 1;
 801053c:	2301      	movs	r3, #1
 801053e:	76fb      	strb	r3, [r7, #27]
 8010540:	e00a      	b.n	8010558 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8010542:	683b      	ldr	r3, [r7, #0]
 8010544:	3304      	adds	r3, #4
 8010546:	681a      	ldr	r2, [r3, #0]
 8010548:	4b2d      	ldr	r3, [pc, #180]	; (8010600 <udp_input+0x218>)
 801054a:	695b      	ldr	r3, [r3, #20]
 801054c:	429a      	cmp	r2, r3
 801054e:	bf0c      	ite	eq
 8010550:	2301      	moveq	r3, #1
 8010552:	2300      	movne	r3, #0
 8010554:	b2db      	uxtb	r3, r3
 8010556:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8010558:	7efb      	ldrb	r3, [r7, #27]
 801055a:	2b00      	cmp	r3, #0
 801055c:	d041      	beq.n	80105e2 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801055e:	2108      	movs	r1, #8
 8010560:	6878      	ldr	r0, [r7, #4]
 8010562:	f7fa f837 	bl	800a5d4 <pbuf_remove_header>
 8010566:	4603      	mov	r3, r0
 8010568:	2b00      	cmp	r3, #0
 801056a:	d00a      	beq.n	8010582 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801056c:	4b20      	ldr	r3, [pc, #128]	; (80105f0 <udp_input+0x208>)
 801056e:	f44f 72b8 	mov.w	r2, #368	; 0x170
 8010572:	4925      	ldr	r1, [pc, #148]	; (8010608 <udp_input+0x220>)
 8010574:	4820      	ldr	r0, [pc, #128]	; (80105f8 <udp_input+0x210>)
 8010576:	f002 ff27 	bl	80133c8 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801057a:	6878      	ldr	r0, [r7, #4]
 801057c:	f7fa f8b0 	bl	800a6e0 <pbuf_free>
      goto end;
 8010580:	e032      	b.n	80105e8 <udp_input+0x200>
    }

    if (pcb != NULL) {
 8010582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010584:	2b00      	cmp	r3, #0
 8010586:	d012      	beq.n	80105ae <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8010588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801058a:	699b      	ldr	r3, [r3, #24]
 801058c:	2b00      	cmp	r3, #0
 801058e:	d00a      	beq.n	80105a6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8010590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010592:	699c      	ldr	r4, [r3, #24]
 8010594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010596:	69d8      	ldr	r0, [r3, #28]
 8010598:	8a3b      	ldrh	r3, [r7, #16]
 801059a:	9300      	str	r3, [sp, #0]
 801059c:	4b1b      	ldr	r3, [pc, #108]	; (801060c <udp_input+0x224>)
 801059e:	687a      	ldr	r2, [r7, #4]
 80105a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80105a2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80105a4:	e021      	b.n	80105ea <udp_input+0x202>
        pbuf_free(p);
 80105a6:	6878      	ldr	r0, [r7, #4]
 80105a8:	f7fa f89a 	bl	800a6e0 <pbuf_free>
        goto end;
 80105ac:	e01c      	b.n	80105e8 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80105ae:	7cfb      	ldrb	r3, [r7, #19]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d112      	bne.n	80105da <udp_input+0x1f2>
 80105b4:	4b12      	ldr	r3, [pc, #72]	; (8010600 <udp_input+0x218>)
 80105b6:	695b      	ldr	r3, [r3, #20]
 80105b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80105bc:	2be0      	cmp	r3, #224	; 0xe0
 80105be:	d00c      	beq.n	80105da <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80105c0:	4b0f      	ldr	r3, [pc, #60]	; (8010600 <udp_input+0x218>)
 80105c2:	899b      	ldrh	r3, [r3, #12]
 80105c4:	3308      	adds	r3, #8
 80105c6:	b29b      	uxth	r3, r3
 80105c8:	b21b      	sxth	r3, r3
 80105ca:	4619      	mov	r1, r3
 80105cc:	6878      	ldr	r0, [r7, #4]
 80105ce:	f7fa f874 	bl	800a6ba <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80105d2:	2103      	movs	r1, #3
 80105d4:	6878      	ldr	r0, [r7, #4]
 80105d6:	f001 fc1d 	bl	8011e14 <icmp_dest_unreach>
      pbuf_free(p);
 80105da:	6878      	ldr	r0, [r7, #4]
 80105dc:	f7fa f880 	bl	800a6e0 <pbuf_free>
  return;
 80105e0:	e003      	b.n	80105ea <udp_input+0x202>
    pbuf_free(p);
 80105e2:	6878      	ldr	r0, [r7, #4]
 80105e4:	f7fa f87c 	bl	800a6e0 <pbuf_free>
  return;
 80105e8:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80105ea:	372c      	adds	r7, #44	; 0x2c
 80105ec:	46bd      	mov	sp, r7
 80105ee:	bd90      	pop	{r4, r7, pc}
 80105f0:	080167cc 	.word	0x080167cc
 80105f4:	08016870 	.word	0x08016870
 80105f8:	08016820 	.word	0x08016820
 80105fc:	08016888 	.word	0x08016888
 8010600:	20003720 	.word	0x20003720
 8010604:	20008eac 	.word	0x20008eac
 8010608:	080168a4 	.word	0x080168a4
 801060c:	20003730 	.word	0x20003730

08010610 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8010610:	b580      	push	{r7, lr}
 8010612:	b082      	sub	sp, #8
 8010614:	af00      	add	r7, sp, #0
 8010616:	6078      	str	r0, [r7, #4]
 8010618:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d109      	bne.n	8010634 <udp_send+0x24>
 8010620:	4b11      	ldr	r3, [pc, #68]	; (8010668 <udp_send+0x58>)
 8010622:	f240 12d5 	movw	r2, #469	; 0x1d5
 8010626:	4911      	ldr	r1, [pc, #68]	; (801066c <udp_send+0x5c>)
 8010628:	4811      	ldr	r0, [pc, #68]	; (8010670 <udp_send+0x60>)
 801062a:	f002 fecd 	bl	80133c8 <iprintf>
 801062e:	f06f 030f 	mvn.w	r3, #15
 8010632:	e015      	b.n	8010660 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8010634:	683b      	ldr	r3, [r7, #0]
 8010636:	2b00      	cmp	r3, #0
 8010638:	d109      	bne.n	801064e <udp_send+0x3e>
 801063a:	4b0b      	ldr	r3, [pc, #44]	; (8010668 <udp_send+0x58>)
 801063c:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 8010640:	490c      	ldr	r1, [pc, #48]	; (8010674 <udp_send+0x64>)
 8010642:	480b      	ldr	r0, [pc, #44]	; (8010670 <udp_send+0x60>)
 8010644:	f002 fec0 	bl	80133c8 <iprintf>
 8010648:	f06f 030f 	mvn.w	r3, #15
 801064c:	e008      	b.n	8010660 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	1d1a      	adds	r2, r3, #4
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	8a9b      	ldrh	r3, [r3, #20]
 8010656:	6839      	ldr	r1, [r7, #0]
 8010658:	6878      	ldr	r0, [r7, #4]
 801065a:	f000 f80d 	bl	8010678 <udp_sendto>
 801065e:	4603      	mov	r3, r0
}
 8010660:	4618      	mov	r0, r3
 8010662:	3708      	adds	r7, #8
 8010664:	46bd      	mov	sp, r7
 8010666:	bd80      	pop	{r7, pc}
 8010668:	080167cc 	.word	0x080167cc
 801066c:	080168c0 	.word	0x080168c0
 8010670:	08016820 	.word	0x08016820
 8010674:	080168d8 	.word	0x080168d8

08010678 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8010678:	b580      	push	{r7, lr}
 801067a:	b088      	sub	sp, #32
 801067c:	af02      	add	r7, sp, #8
 801067e:	60f8      	str	r0, [r7, #12]
 8010680:	60b9      	str	r1, [r7, #8]
 8010682:	607a      	str	r2, [r7, #4]
 8010684:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	2b00      	cmp	r3, #0
 801068a:	d109      	bne.n	80106a0 <udp_sendto+0x28>
 801068c:	4b23      	ldr	r3, [pc, #140]	; (801071c <udp_sendto+0xa4>)
 801068e:	f44f 7206 	mov.w	r2, #536	; 0x218
 8010692:	4923      	ldr	r1, [pc, #140]	; (8010720 <udp_sendto+0xa8>)
 8010694:	4823      	ldr	r0, [pc, #140]	; (8010724 <udp_sendto+0xac>)
 8010696:	f002 fe97 	bl	80133c8 <iprintf>
 801069a:	f06f 030f 	mvn.w	r3, #15
 801069e:	e038      	b.n	8010712 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 80106a0:	68bb      	ldr	r3, [r7, #8]
 80106a2:	2b00      	cmp	r3, #0
 80106a4:	d109      	bne.n	80106ba <udp_sendto+0x42>
 80106a6:	4b1d      	ldr	r3, [pc, #116]	; (801071c <udp_sendto+0xa4>)
 80106a8:	f240 2219 	movw	r2, #537	; 0x219
 80106ac:	491e      	ldr	r1, [pc, #120]	; (8010728 <udp_sendto+0xb0>)
 80106ae:	481d      	ldr	r0, [pc, #116]	; (8010724 <udp_sendto+0xac>)
 80106b0:	f002 fe8a 	bl	80133c8 <iprintf>
 80106b4:	f06f 030f 	mvn.w	r3, #15
 80106b8:	e02b      	b.n	8010712 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	2b00      	cmp	r3, #0
 80106be:	d109      	bne.n	80106d4 <udp_sendto+0x5c>
 80106c0:	4b16      	ldr	r3, [pc, #88]	; (801071c <udp_sendto+0xa4>)
 80106c2:	f240 221a 	movw	r2, #538	; 0x21a
 80106c6:	4919      	ldr	r1, [pc, #100]	; (801072c <udp_sendto+0xb4>)
 80106c8:	4816      	ldr	r0, [pc, #88]	; (8010724 <udp_sendto+0xac>)
 80106ca:	f002 fe7d 	bl	80133c8 <iprintf>
 80106ce:	f06f 030f 	mvn.w	r3, #15
 80106d2:	e01e      	b.n	8010712 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 80106d4:	68fb      	ldr	r3, [r7, #12]
 80106d6:	7a1b      	ldrb	r3, [r3, #8]
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d006      	beq.n	80106ea <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	7a1b      	ldrb	r3, [r3, #8]
 80106e0:	4618      	mov	r0, r3
 80106e2:	f7f9 fc9d 	bl	800a020 <netif_get_by_index>
 80106e6:	6178      	str	r0, [r7, #20]
 80106e8:	e003      	b.n	80106f2 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 80106ea:	6878      	ldr	r0, [r7, #4]
 80106ec:	f001 fc1c 	bl	8011f28 <ip4_route>
 80106f0:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 80106f2:	697b      	ldr	r3, [r7, #20]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d102      	bne.n	80106fe <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 80106f8:	f06f 0303 	mvn.w	r3, #3
 80106fc:	e009      	b.n	8010712 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 80106fe:	887a      	ldrh	r2, [r7, #2]
 8010700:	697b      	ldr	r3, [r7, #20]
 8010702:	9300      	str	r3, [sp, #0]
 8010704:	4613      	mov	r3, r2
 8010706:	687a      	ldr	r2, [r7, #4]
 8010708:	68b9      	ldr	r1, [r7, #8]
 801070a:	68f8      	ldr	r0, [r7, #12]
 801070c:	f000 f810 	bl	8010730 <udp_sendto_if>
 8010710:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8010712:	4618      	mov	r0, r3
 8010714:	3718      	adds	r7, #24
 8010716:	46bd      	mov	sp, r7
 8010718:	bd80      	pop	{r7, pc}
 801071a:	bf00      	nop
 801071c:	080167cc 	.word	0x080167cc
 8010720:	080168f0 	.word	0x080168f0
 8010724:	08016820 	.word	0x08016820
 8010728:	08016908 	.word	0x08016908
 801072c:	08016924 	.word	0x08016924

08010730 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8010730:	b580      	push	{r7, lr}
 8010732:	b088      	sub	sp, #32
 8010734:	af02      	add	r7, sp, #8
 8010736:	60f8      	str	r0, [r7, #12]
 8010738:	60b9      	str	r1, [r7, #8]
 801073a:	607a      	str	r2, [r7, #4]
 801073c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801073e:	68fb      	ldr	r3, [r7, #12]
 8010740:	2b00      	cmp	r3, #0
 8010742:	d109      	bne.n	8010758 <udp_sendto_if+0x28>
 8010744:	4b2e      	ldr	r3, [pc, #184]	; (8010800 <udp_sendto_if+0xd0>)
 8010746:	f44f 7220 	mov.w	r2, #640	; 0x280
 801074a:	492e      	ldr	r1, [pc, #184]	; (8010804 <udp_sendto_if+0xd4>)
 801074c:	482e      	ldr	r0, [pc, #184]	; (8010808 <udp_sendto_if+0xd8>)
 801074e:	f002 fe3b 	bl	80133c8 <iprintf>
 8010752:	f06f 030f 	mvn.w	r3, #15
 8010756:	e04f      	b.n	80107f8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8010758:	68bb      	ldr	r3, [r7, #8]
 801075a:	2b00      	cmp	r3, #0
 801075c:	d109      	bne.n	8010772 <udp_sendto_if+0x42>
 801075e:	4b28      	ldr	r3, [pc, #160]	; (8010800 <udp_sendto_if+0xd0>)
 8010760:	f240 2281 	movw	r2, #641	; 0x281
 8010764:	4929      	ldr	r1, [pc, #164]	; (801080c <udp_sendto_if+0xdc>)
 8010766:	4828      	ldr	r0, [pc, #160]	; (8010808 <udp_sendto_if+0xd8>)
 8010768:	f002 fe2e 	bl	80133c8 <iprintf>
 801076c:	f06f 030f 	mvn.w	r3, #15
 8010770:	e042      	b.n	80107f8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	2b00      	cmp	r3, #0
 8010776:	d109      	bne.n	801078c <udp_sendto_if+0x5c>
 8010778:	4b21      	ldr	r3, [pc, #132]	; (8010800 <udp_sendto_if+0xd0>)
 801077a:	f240 2282 	movw	r2, #642	; 0x282
 801077e:	4924      	ldr	r1, [pc, #144]	; (8010810 <udp_sendto_if+0xe0>)
 8010780:	4821      	ldr	r0, [pc, #132]	; (8010808 <udp_sendto_if+0xd8>)
 8010782:	f002 fe21 	bl	80133c8 <iprintf>
 8010786:	f06f 030f 	mvn.w	r3, #15
 801078a:	e035      	b.n	80107f8 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 801078c:	6a3b      	ldr	r3, [r7, #32]
 801078e:	2b00      	cmp	r3, #0
 8010790:	d109      	bne.n	80107a6 <udp_sendto_if+0x76>
 8010792:	4b1b      	ldr	r3, [pc, #108]	; (8010800 <udp_sendto_if+0xd0>)
 8010794:	f240 2283 	movw	r2, #643	; 0x283
 8010798:	491e      	ldr	r1, [pc, #120]	; (8010814 <udp_sendto_if+0xe4>)
 801079a:	481b      	ldr	r0, [pc, #108]	; (8010808 <udp_sendto_if+0xd8>)
 801079c:	f002 fe14 	bl	80133c8 <iprintf>
 80107a0:	f06f 030f 	mvn.w	r3, #15
 80107a4:	e028      	b.n	80107f8 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80107a6:	68fb      	ldr	r3, [r7, #12]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d009      	beq.n	80107c0 <udp_sendto_if+0x90>
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d005      	beq.n	80107c0 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80107bc:	2be0      	cmp	r3, #224	; 0xe0
 80107be:	d103      	bne.n	80107c8 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 80107c0:	6a3b      	ldr	r3, [r7, #32]
 80107c2:	3304      	adds	r3, #4
 80107c4:	617b      	str	r3, [r7, #20]
 80107c6:	e00b      	b.n	80107e0 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 80107c8:	68fb      	ldr	r3, [r7, #12]
 80107ca:	681a      	ldr	r2, [r3, #0]
 80107cc:	6a3b      	ldr	r3, [r7, #32]
 80107ce:	3304      	adds	r3, #4
 80107d0:	681b      	ldr	r3, [r3, #0]
 80107d2:	429a      	cmp	r2, r3
 80107d4:	d002      	beq.n	80107dc <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 80107d6:	f06f 0303 	mvn.w	r3, #3
 80107da:	e00d      	b.n	80107f8 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 80107e0:	887a      	ldrh	r2, [r7, #2]
 80107e2:	697b      	ldr	r3, [r7, #20]
 80107e4:	9301      	str	r3, [sp, #4]
 80107e6:	6a3b      	ldr	r3, [r7, #32]
 80107e8:	9300      	str	r3, [sp, #0]
 80107ea:	4613      	mov	r3, r2
 80107ec:	687a      	ldr	r2, [r7, #4]
 80107ee:	68b9      	ldr	r1, [r7, #8]
 80107f0:	68f8      	ldr	r0, [r7, #12]
 80107f2:	f000 f811 	bl	8010818 <udp_sendto_if_src>
 80107f6:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 80107f8:	4618      	mov	r0, r3
 80107fa:	3718      	adds	r7, #24
 80107fc:	46bd      	mov	sp, r7
 80107fe:	bd80      	pop	{r7, pc}
 8010800:	080167cc 	.word	0x080167cc
 8010804:	08016940 	.word	0x08016940
 8010808:	08016820 	.word	0x08016820
 801080c:	0801695c 	.word	0x0801695c
 8010810:	08016978 	.word	0x08016978
 8010814:	08016998 	.word	0x08016998

08010818 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8010818:	b580      	push	{r7, lr}
 801081a:	b08c      	sub	sp, #48	; 0x30
 801081c:	af04      	add	r7, sp, #16
 801081e:	60f8      	str	r0, [r7, #12]
 8010820:	60b9      	str	r1, [r7, #8]
 8010822:	607a      	str	r2, [r7, #4]
 8010824:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	2b00      	cmp	r3, #0
 801082a:	d109      	bne.n	8010840 <udp_sendto_if_src+0x28>
 801082c:	4b65      	ldr	r3, [pc, #404]	; (80109c4 <udp_sendto_if_src+0x1ac>)
 801082e:	f240 22d1 	movw	r2, #721	; 0x2d1
 8010832:	4965      	ldr	r1, [pc, #404]	; (80109c8 <udp_sendto_if_src+0x1b0>)
 8010834:	4865      	ldr	r0, [pc, #404]	; (80109cc <udp_sendto_if_src+0x1b4>)
 8010836:	f002 fdc7 	bl	80133c8 <iprintf>
 801083a:	f06f 030f 	mvn.w	r3, #15
 801083e:	e0bc      	b.n	80109ba <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8010840:	68bb      	ldr	r3, [r7, #8]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d109      	bne.n	801085a <udp_sendto_if_src+0x42>
 8010846:	4b5f      	ldr	r3, [pc, #380]	; (80109c4 <udp_sendto_if_src+0x1ac>)
 8010848:	f240 22d2 	movw	r2, #722	; 0x2d2
 801084c:	4960      	ldr	r1, [pc, #384]	; (80109d0 <udp_sendto_if_src+0x1b8>)
 801084e:	485f      	ldr	r0, [pc, #380]	; (80109cc <udp_sendto_if_src+0x1b4>)
 8010850:	f002 fdba 	bl	80133c8 <iprintf>
 8010854:	f06f 030f 	mvn.w	r3, #15
 8010858:	e0af      	b.n	80109ba <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	2b00      	cmp	r3, #0
 801085e:	d109      	bne.n	8010874 <udp_sendto_if_src+0x5c>
 8010860:	4b58      	ldr	r3, [pc, #352]	; (80109c4 <udp_sendto_if_src+0x1ac>)
 8010862:	f240 22d3 	movw	r2, #723	; 0x2d3
 8010866:	495b      	ldr	r1, [pc, #364]	; (80109d4 <udp_sendto_if_src+0x1bc>)
 8010868:	4858      	ldr	r0, [pc, #352]	; (80109cc <udp_sendto_if_src+0x1b4>)
 801086a:	f002 fdad 	bl	80133c8 <iprintf>
 801086e:	f06f 030f 	mvn.w	r3, #15
 8010872:	e0a2      	b.n	80109ba <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8010874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010876:	2b00      	cmp	r3, #0
 8010878:	d109      	bne.n	801088e <udp_sendto_if_src+0x76>
 801087a:	4b52      	ldr	r3, [pc, #328]	; (80109c4 <udp_sendto_if_src+0x1ac>)
 801087c:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 8010880:	4955      	ldr	r1, [pc, #340]	; (80109d8 <udp_sendto_if_src+0x1c0>)
 8010882:	4852      	ldr	r0, [pc, #328]	; (80109cc <udp_sendto_if_src+0x1b4>)
 8010884:	f002 fda0 	bl	80133c8 <iprintf>
 8010888:	f06f 030f 	mvn.w	r3, #15
 801088c:	e095      	b.n	80109ba <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 801088e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010890:	2b00      	cmp	r3, #0
 8010892:	d109      	bne.n	80108a8 <udp_sendto_if_src+0x90>
 8010894:	4b4b      	ldr	r3, [pc, #300]	; (80109c4 <udp_sendto_if_src+0x1ac>)
 8010896:	f240 22d5 	movw	r2, #725	; 0x2d5
 801089a:	4950      	ldr	r1, [pc, #320]	; (80109dc <udp_sendto_if_src+0x1c4>)
 801089c:	484b      	ldr	r0, [pc, #300]	; (80109cc <udp_sendto_if_src+0x1b4>)
 801089e:	f002 fd93 	bl	80133c8 <iprintf>
 80108a2:	f06f 030f 	mvn.w	r3, #15
 80108a6:	e088      	b.n	80109ba <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	8a5b      	ldrh	r3, [r3, #18]
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d10f      	bne.n	80108d0 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80108b0:	68f9      	ldr	r1, [r7, #12]
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	8a5b      	ldrh	r3, [r3, #18]
 80108b6:	461a      	mov	r2, r3
 80108b8:	68f8      	ldr	r0, [r7, #12]
 80108ba:	f000 f893 	bl	80109e4 <udp_bind>
 80108be:	4603      	mov	r3, r0
 80108c0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 80108c2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	d002      	beq.n	80108d0 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 80108ca:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80108ce:	e074      	b.n	80109ba <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 80108d0:	68bb      	ldr	r3, [r7, #8]
 80108d2:	891b      	ldrh	r3, [r3, #8]
 80108d4:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 80108d8:	4293      	cmp	r3, r2
 80108da:	d902      	bls.n	80108e2 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 80108dc:	f04f 33ff 	mov.w	r3, #4294967295
 80108e0:	e06b      	b.n	80109ba <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 80108e2:	2108      	movs	r1, #8
 80108e4:	68b8      	ldr	r0, [r7, #8]
 80108e6:	f7f9 fe65 	bl	800a5b4 <pbuf_add_header>
 80108ea:	4603      	mov	r3, r0
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	d015      	beq.n	801091c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 80108f0:	f44f 7220 	mov.w	r2, #640	; 0x280
 80108f4:	2108      	movs	r1, #8
 80108f6:	2022      	movs	r0, #34	; 0x22
 80108f8:	f7f9 fc0e 	bl	800a118 <pbuf_alloc>
 80108fc:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 80108fe:	69fb      	ldr	r3, [r7, #28]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d102      	bne.n	801090a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8010904:	f04f 33ff 	mov.w	r3, #4294967295
 8010908:	e057      	b.n	80109ba <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801090a:	68bb      	ldr	r3, [r7, #8]
 801090c:	891b      	ldrh	r3, [r3, #8]
 801090e:	2b00      	cmp	r3, #0
 8010910:	d006      	beq.n	8010920 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8010912:	68b9      	ldr	r1, [r7, #8]
 8010914:	69f8      	ldr	r0, [r7, #28]
 8010916:	f7f9 fffb 	bl	800a910 <pbuf_chain>
 801091a:	e001      	b.n	8010920 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801091c:	68bb      	ldr	r3, [r7, #8]
 801091e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8010920:	69fb      	ldr	r3, [r7, #28]
 8010922:	895b      	ldrh	r3, [r3, #10]
 8010924:	2b07      	cmp	r3, #7
 8010926:	d806      	bhi.n	8010936 <udp_sendto_if_src+0x11e>
 8010928:	4b26      	ldr	r3, [pc, #152]	; (80109c4 <udp_sendto_if_src+0x1ac>)
 801092a:	f240 320d 	movw	r2, #781	; 0x30d
 801092e:	492c      	ldr	r1, [pc, #176]	; (80109e0 <udp_sendto_if_src+0x1c8>)
 8010930:	4826      	ldr	r0, [pc, #152]	; (80109cc <udp_sendto_if_src+0x1b4>)
 8010932:	f002 fd49 	bl	80133c8 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8010936:	69fb      	ldr	r3, [r7, #28]
 8010938:	685b      	ldr	r3, [r3, #4]
 801093a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	8a5b      	ldrh	r3, [r3, #18]
 8010940:	4618      	mov	r0, r3
 8010942:	f7f8 fc19 	bl	8009178 <lwip_htons>
 8010946:	4603      	mov	r3, r0
 8010948:	461a      	mov	r2, r3
 801094a:	697b      	ldr	r3, [r7, #20]
 801094c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801094e:	887b      	ldrh	r3, [r7, #2]
 8010950:	4618      	mov	r0, r3
 8010952:	f7f8 fc11 	bl	8009178 <lwip_htons>
 8010956:	4603      	mov	r3, r0
 8010958:	461a      	mov	r2, r3
 801095a:	697b      	ldr	r3, [r7, #20]
 801095c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801095e:	697b      	ldr	r3, [r7, #20]
 8010960:	2200      	movs	r2, #0
 8010962:	719a      	strb	r2, [r3, #6]
 8010964:	2200      	movs	r2, #0
 8010966:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8010968:	69fb      	ldr	r3, [r7, #28]
 801096a:	891b      	ldrh	r3, [r3, #8]
 801096c:	4618      	mov	r0, r3
 801096e:	f7f8 fc03 	bl	8009178 <lwip_htons>
 8010972:	4603      	mov	r3, r0
 8010974:	461a      	mov	r2, r3
 8010976:	697b      	ldr	r3, [r7, #20]
 8010978:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801097a:	2311      	movs	r3, #17
 801097c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801097e:	68fb      	ldr	r3, [r7, #12]
 8010980:	7adb      	ldrb	r3, [r3, #11]
 8010982:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 8010984:	68fb      	ldr	r3, [r7, #12]
 8010986:	7a9b      	ldrb	r3, [r3, #10]
 8010988:	7cb9      	ldrb	r1, [r7, #18]
 801098a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801098c:	9202      	str	r2, [sp, #8]
 801098e:	7cfa      	ldrb	r2, [r7, #19]
 8010990:	9201      	str	r2, [sp, #4]
 8010992:	9300      	str	r3, [sp, #0]
 8010994:	460b      	mov	r3, r1
 8010996:	687a      	ldr	r2, [r7, #4]
 8010998:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801099a:	69f8      	ldr	r0, [r7, #28]
 801099c:	f001 fcac 	bl	80122f8 <ip4_output_if_src>
 80109a0:	4603      	mov	r3, r0
 80109a2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 80109a4:	69fa      	ldr	r2, [r7, #28]
 80109a6:	68bb      	ldr	r3, [r7, #8]
 80109a8:	429a      	cmp	r2, r3
 80109aa:	d004      	beq.n	80109b6 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 80109ac:	69f8      	ldr	r0, [r7, #28]
 80109ae:	f7f9 fe97 	bl	800a6e0 <pbuf_free>
    q = NULL;
 80109b2:	2300      	movs	r3, #0
 80109b4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 80109b6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 80109ba:	4618      	mov	r0, r3
 80109bc:	3720      	adds	r7, #32
 80109be:	46bd      	mov	sp, r7
 80109c0:	bd80      	pop	{r7, pc}
 80109c2:	bf00      	nop
 80109c4:	080167cc 	.word	0x080167cc
 80109c8:	080169b8 	.word	0x080169b8
 80109cc:	08016820 	.word	0x08016820
 80109d0:	080169d8 	.word	0x080169d8
 80109d4:	080169f8 	.word	0x080169f8
 80109d8:	08016a1c 	.word	0x08016a1c
 80109dc:	08016a40 	.word	0x08016a40
 80109e0:	08016a64 	.word	0x08016a64

080109e4 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80109e4:	b580      	push	{r7, lr}
 80109e6:	b086      	sub	sp, #24
 80109e8:	af00      	add	r7, sp, #0
 80109ea:	60f8      	str	r0, [r7, #12]
 80109ec:	60b9      	str	r1, [r7, #8]
 80109ee:	4613      	mov	r3, r2
 80109f0:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80109f2:	68bb      	ldr	r3, [r7, #8]
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d101      	bne.n	80109fc <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80109f8:	4b39      	ldr	r3, [pc, #228]	; (8010ae0 <udp_bind+0xfc>)
 80109fa:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80109fc:	68fb      	ldr	r3, [r7, #12]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d109      	bne.n	8010a16 <udp_bind+0x32>
 8010a02:	4b38      	ldr	r3, [pc, #224]	; (8010ae4 <udp_bind+0x100>)
 8010a04:	f240 32b7 	movw	r2, #951	; 0x3b7
 8010a08:	4937      	ldr	r1, [pc, #220]	; (8010ae8 <udp_bind+0x104>)
 8010a0a:	4838      	ldr	r0, [pc, #224]	; (8010aec <udp_bind+0x108>)
 8010a0c:	f002 fcdc 	bl	80133c8 <iprintf>
 8010a10:	f06f 030f 	mvn.w	r3, #15
 8010a14:	e060      	b.n	8010ad8 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8010a16:	2300      	movs	r3, #0
 8010a18:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8010a1a:	4b35      	ldr	r3, [pc, #212]	; (8010af0 <udp_bind+0x10c>)
 8010a1c:	681b      	ldr	r3, [r3, #0]
 8010a1e:	617b      	str	r3, [r7, #20]
 8010a20:	e009      	b.n	8010a36 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8010a22:	68fa      	ldr	r2, [r7, #12]
 8010a24:	697b      	ldr	r3, [r7, #20]
 8010a26:	429a      	cmp	r2, r3
 8010a28:	d102      	bne.n	8010a30 <udp_bind+0x4c>
      rebind = 1;
 8010a2a:	2301      	movs	r3, #1
 8010a2c:	74fb      	strb	r3, [r7, #19]
      break;
 8010a2e:	e005      	b.n	8010a3c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8010a30:	697b      	ldr	r3, [r7, #20]
 8010a32:	68db      	ldr	r3, [r3, #12]
 8010a34:	617b      	str	r3, [r7, #20]
 8010a36:	697b      	ldr	r3, [r7, #20]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d1f2      	bne.n	8010a22 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8010a3c:	88fb      	ldrh	r3, [r7, #6]
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d109      	bne.n	8010a56 <udp_bind+0x72>
    port = udp_new_port();
 8010a42:	f7ff fc35 	bl	80102b0 <udp_new_port>
 8010a46:	4603      	mov	r3, r0
 8010a48:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8010a4a:	88fb      	ldrh	r3, [r7, #6]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d12c      	bne.n	8010aaa <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8010a50:	f06f 0307 	mvn.w	r3, #7
 8010a54:	e040      	b.n	8010ad8 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8010a56:	4b26      	ldr	r3, [pc, #152]	; (8010af0 <udp_bind+0x10c>)
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	617b      	str	r3, [r7, #20]
 8010a5c:	e022      	b.n	8010aa4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8010a5e:	68fa      	ldr	r2, [r7, #12]
 8010a60:	697b      	ldr	r3, [r7, #20]
 8010a62:	429a      	cmp	r2, r3
 8010a64:	d01b      	beq.n	8010a9e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8010a66:	697b      	ldr	r3, [r7, #20]
 8010a68:	8a5b      	ldrh	r3, [r3, #18]
 8010a6a:	88fa      	ldrh	r2, [r7, #6]
 8010a6c:	429a      	cmp	r2, r3
 8010a6e:	d116      	bne.n	8010a9e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8010a70:	697b      	ldr	r3, [r7, #20]
 8010a72:	681a      	ldr	r2, [r3, #0]
 8010a74:	68bb      	ldr	r3, [r7, #8]
 8010a76:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8010a78:	429a      	cmp	r2, r3
 8010a7a:	d00d      	beq.n	8010a98 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8010a7c:	68bb      	ldr	r3, [r7, #8]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d00a      	beq.n	8010a98 <udp_bind+0xb4>
 8010a82:	68bb      	ldr	r3, [r7, #8]
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d006      	beq.n	8010a98 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8010a8a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d003      	beq.n	8010a98 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8010a90:	697b      	ldr	r3, [r7, #20]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d102      	bne.n	8010a9e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8010a98:	f06f 0307 	mvn.w	r3, #7
 8010a9c:	e01c      	b.n	8010ad8 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8010a9e:	697b      	ldr	r3, [r7, #20]
 8010aa0:	68db      	ldr	r3, [r3, #12]
 8010aa2:	617b      	str	r3, [r7, #20]
 8010aa4:	697b      	ldr	r3, [r7, #20]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d1d9      	bne.n	8010a5e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8010aaa:	68bb      	ldr	r3, [r7, #8]
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d002      	beq.n	8010ab6 <udp_bind+0xd2>
 8010ab0:	68bb      	ldr	r3, [r7, #8]
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	e000      	b.n	8010ab8 <udp_bind+0xd4>
 8010ab6:	2300      	movs	r3, #0
 8010ab8:	68fa      	ldr	r2, [r7, #12]
 8010aba:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	88fa      	ldrh	r2, [r7, #6]
 8010ac0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8010ac2:	7cfb      	ldrb	r3, [r7, #19]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d106      	bne.n	8010ad6 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8010ac8:	4b09      	ldr	r3, [pc, #36]	; (8010af0 <udp_bind+0x10c>)
 8010aca:	681a      	ldr	r2, [r3, #0]
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8010ad0:	4a07      	ldr	r2, [pc, #28]	; (8010af0 <udp_bind+0x10c>)
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8010ad6:	2300      	movs	r3, #0
}
 8010ad8:	4618      	mov	r0, r3
 8010ada:	3718      	adds	r7, #24
 8010adc:	46bd      	mov	sp, r7
 8010ade:	bd80      	pop	{r7, pc}
 8010ae0:	080172e4 	.word	0x080172e4
 8010ae4:	080167cc 	.word	0x080167cc
 8010ae8:	08016a94 	.word	0x08016a94
 8010aec:	08016820 	.word	0x08016820
 8010af0:	20008eac 	.word	0x20008eac

08010af4 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8010af4:	b580      	push	{r7, lr}
 8010af6:	b086      	sub	sp, #24
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	60f8      	str	r0, [r7, #12]
 8010afc:	60b9      	str	r1, [r7, #8]
 8010afe:	4613      	mov	r3, r2
 8010b00:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8010b02:	68fb      	ldr	r3, [r7, #12]
 8010b04:	2b00      	cmp	r3, #0
 8010b06:	d109      	bne.n	8010b1c <udp_connect+0x28>
 8010b08:	4b2c      	ldr	r3, [pc, #176]	; (8010bbc <udp_connect+0xc8>)
 8010b0a:	f240 4235 	movw	r2, #1077	; 0x435
 8010b0e:	492c      	ldr	r1, [pc, #176]	; (8010bc0 <udp_connect+0xcc>)
 8010b10:	482c      	ldr	r0, [pc, #176]	; (8010bc4 <udp_connect+0xd0>)
 8010b12:	f002 fc59 	bl	80133c8 <iprintf>
 8010b16:	f06f 030f 	mvn.w	r3, #15
 8010b1a:	e04b      	b.n	8010bb4 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 8010b1c:	68bb      	ldr	r3, [r7, #8]
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d109      	bne.n	8010b36 <udp_connect+0x42>
 8010b22:	4b26      	ldr	r3, [pc, #152]	; (8010bbc <udp_connect+0xc8>)
 8010b24:	f240 4236 	movw	r2, #1078	; 0x436
 8010b28:	4927      	ldr	r1, [pc, #156]	; (8010bc8 <udp_connect+0xd4>)
 8010b2a:	4826      	ldr	r0, [pc, #152]	; (8010bc4 <udp_connect+0xd0>)
 8010b2c:	f002 fc4c 	bl	80133c8 <iprintf>
 8010b30:	f06f 030f 	mvn.w	r3, #15
 8010b34:	e03e      	b.n	8010bb4 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	8a5b      	ldrh	r3, [r3, #18]
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d10f      	bne.n	8010b5e <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8010b3e:	68f9      	ldr	r1, [r7, #12]
 8010b40:	68fb      	ldr	r3, [r7, #12]
 8010b42:	8a5b      	ldrh	r3, [r3, #18]
 8010b44:	461a      	mov	r2, r3
 8010b46:	68f8      	ldr	r0, [r7, #12]
 8010b48:	f7ff ff4c 	bl	80109e4 <udp_bind>
 8010b4c:	4603      	mov	r3, r0
 8010b4e:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8010b50:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d002      	beq.n	8010b5e <udp_connect+0x6a>
      return err;
 8010b58:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8010b5c:	e02a      	b.n	8010bb4 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 8010b5e:	68bb      	ldr	r3, [r7, #8]
 8010b60:	2b00      	cmp	r3, #0
 8010b62:	d002      	beq.n	8010b6a <udp_connect+0x76>
 8010b64:	68bb      	ldr	r3, [r7, #8]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	e000      	b.n	8010b6c <udp_connect+0x78>
 8010b6a:	2300      	movs	r3, #0
 8010b6c:	68fa      	ldr	r2, [r7, #12]
 8010b6e:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8010b70:	68fb      	ldr	r3, [r7, #12]
 8010b72:	88fa      	ldrh	r2, [r7, #6]
 8010b74:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	7c1b      	ldrb	r3, [r3, #16]
 8010b7a:	f043 0304 	orr.w	r3, r3, #4
 8010b7e:	b2da      	uxtb	r2, r3
 8010b80:	68fb      	ldr	r3, [r7, #12]
 8010b82:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8010b84:	4b11      	ldr	r3, [pc, #68]	; (8010bcc <udp_connect+0xd8>)
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	617b      	str	r3, [r7, #20]
 8010b8a:	e008      	b.n	8010b9e <udp_connect+0xaa>
    if (pcb == ipcb) {
 8010b8c:	68fa      	ldr	r2, [r7, #12]
 8010b8e:	697b      	ldr	r3, [r7, #20]
 8010b90:	429a      	cmp	r2, r3
 8010b92:	d101      	bne.n	8010b98 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 8010b94:	2300      	movs	r3, #0
 8010b96:	e00d      	b.n	8010bb4 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8010b98:	697b      	ldr	r3, [r7, #20]
 8010b9a:	68db      	ldr	r3, [r3, #12]
 8010b9c:	617b      	str	r3, [r7, #20]
 8010b9e:	697b      	ldr	r3, [r7, #20]
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d1f3      	bne.n	8010b8c <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 8010ba4:	4b09      	ldr	r3, [pc, #36]	; (8010bcc <udp_connect+0xd8>)
 8010ba6:	681a      	ldr	r2, [r3, #0]
 8010ba8:	68fb      	ldr	r3, [r7, #12]
 8010baa:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 8010bac:	4a07      	ldr	r2, [pc, #28]	; (8010bcc <udp_connect+0xd8>)
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 8010bb2:	2300      	movs	r3, #0
}
 8010bb4:	4618      	mov	r0, r3
 8010bb6:	3718      	adds	r7, #24
 8010bb8:	46bd      	mov	sp, r7
 8010bba:	bd80      	pop	{r7, pc}
 8010bbc:	080167cc 	.word	0x080167cc
 8010bc0:	08016aac 	.word	0x08016aac
 8010bc4:	08016820 	.word	0x08016820
 8010bc8:	08016ac8 	.word	0x08016ac8
 8010bcc:	20008eac 	.word	0x20008eac

08010bd0 <udp_disconnect>:
 *
 * @param pcb the udp pcb to disconnect.
 */
void
udp_disconnect(struct udp_pcb *pcb)
{
 8010bd0:	b580      	push	{r7, lr}
 8010bd2:	b082      	sub	sp, #8
 8010bd4:	af00      	add	r7, sp, #0
 8010bd6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_disconnect: invalid pcb", pcb != NULL, return);
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d107      	bne.n	8010bee <udp_disconnect+0x1e>
 8010bde:	4b0d      	ldr	r3, [pc, #52]	; (8010c14 <udp_disconnect+0x44>)
 8010be0:	f240 426a 	movw	r2, #1130	; 0x46a
 8010be4:	490c      	ldr	r1, [pc, #48]	; (8010c18 <udp_disconnect+0x48>)
 8010be6:	480d      	ldr	r0, [pc, #52]	; (8010c1c <udp_disconnect+0x4c>)
 8010be8:	f002 fbee 	bl	80133c8 <iprintf>
 8010bec:	e00f      	b.n	8010c0e <udp_disconnect+0x3e>
#if LWIP_IPV4 && LWIP_IPV6
  if (IP_IS_ANY_TYPE_VAL(pcb->local_ip)) {
    ip_addr_copy(pcb->remote_ip, *IP_ANY_TYPE);
  } else {
#endif
    ip_addr_set_any(IP_IS_V6_VAL(pcb->remote_ip), &pcb->remote_ip);
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	2200      	movs	r2, #0
 8010bf2:	605a      	str	r2, [r3, #4]
#if LWIP_IPV4 && LWIP_IPV6
  }
#endif
  pcb->remote_port = 0;
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	2200      	movs	r2, #0
 8010bf8:	829a      	strh	r2, [r3, #20]
  pcb->netif_idx = NETIF_NO_INDEX;
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	2200      	movs	r2, #0
 8010bfe:	721a      	strb	r2, [r3, #8]
  /* mark PCB as unconnected */
  udp_clear_flags(pcb, UDP_FLAGS_CONNECTED);
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	7c1b      	ldrb	r3, [r3, #16]
 8010c04:	f023 0304 	bic.w	r3, r3, #4
 8010c08:	b2da      	uxtb	r2, r3
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	741a      	strb	r2, [r3, #16]
}
 8010c0e:	3708      	adds	r7, #8
 8010c10:	46bd      	mov	sp, r7
 8010c12:	bd80      	pop	{r7, pc}
 8010c14:	080167cc 	.word	0x080167cc
 8010c18:	08016ae4 	.word	0x08016ae4
 8010c1c:	08016820 	.word	0x08016820

08010c20 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8010c20:	b580      	push	{r7, lr}
 8010c22:	b084      	sub	sp, #16
 8010c24:	af00      	add	r7, sp, #0
 8010c26:	60f8      	str	r0, [r7, #12]
 8010c28:	60b9      	str	r1, [r7, #8]
 8010c2a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d107      	bne.n	8010c42 <udp_recv+0x22>
 8010c32:	4b08      	ldr	r3, [pc, #32]	; (8010c54 <udp_recv+0x34>)
 8010c34:	f240 428a 	movw	r2, #1162	; 0x48a
 8010c38:	4907      	ldr	r1, [pc, #28]	; (8010c58 <udp_recv+0x38>)
 8010c3a:	4808      	ldr	r0, [pc, #32]	; (8010c5c <udp_recv+0x3c>)
 8010c3c:	f002 fbc4 	bl	80133c8 <iprintf>
 8010c40:	e005      	b.n	8010c4e <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	68ba      	ldr	r2, [r7, #8]
 8010c46:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8010c48:	68fb      	ldr	r3, [r7, #12]
 8010c4a:	687a      	ldr	r2, [r7, #4]
 8010c4c:	61da      	str	r2, [r3, #28]
}
 8010c4e:	3710      	adds	r7, #16
 8010c50:	46bd      	mov	sp, r7
 8010c52:	bd80      	pop	{r7, pc}
 8010c54:	080167cc 	.word	0x080167cc
 8010c58:	08016b00 	.word	0x08016b00
 8010c5c:	08016820 	.word	0x08016820

08010c60 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8010c60:	b580      	push	{r7, lr}
 8010c62:	b084      	sub	sp, #16
 8010c64:	af00      	add	r7, sp, #0
 8010c66:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d107      	bne.n	8010c7e <udp_remove+0x1e>
 8010c6e:	4b19      	ldr	r3, [pc, #100]	; (8010cd4 <udp_remove+0x74>)
 8010c70:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8010c74:	4918      	ldr	r1, [pc, #96]	; (8010cd8 <udp_remove+0x78>)
 8010c76:	4819      	ldr	r0, [pc, #100]	; (8010cdc <udp_remove+0x7c>)
 8010c78:	f002 fba6 	bl	80133c8 <iprintf>
 8010c7c:	e026      	b.n	8010ccc <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8010c7e:	4b18      	ldr	r3, [pc, #96]	; (8010ce0 <udp_remove+0x80>)
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	687a      	ldr	r2, [r7, #4]
 8010c84:	429a      	cmp	r2, r3
 8010c86:	d105      	bne.n	8010c94 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8010c88:	4b15      	ldr	r3, [pc, #84]	; (8010ce0 <udp_remove+0x80>)
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	68db      	ldr	r3, [r3, #12]
 8010c8e:	4a14      	ldr	r2, [pc, #80]	; (8010ce0 <udp_remove+0x80>)
 8010c90:	6013      	str	r3, [r2, #0]
 8010c92:	e017      	b.n	8010cc4 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8010c94:	4b12      	ldr	r3, [pc, #72]	; (8010ce0 <udp_remove+0x80>)
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	60fb      	str	r3, [r7, #12]
 8010c9a:	e010      	b.n	8010cbe <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	68db      	ldr	r3, [r3, #12]
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d009      	beq.n	8010cb8 <udp_remove+0x58>
 8010ca4:	68fb      	ldr	r3, [r7, #12]
 8010ca6:	68db      	ldr	r3, [r3, #12]
 8010ca8:	687a      	ldr	r2, [r7, #4]
 8010caa:	429a      	cmp	r2, r3
 8010cac:	d104      	bne.n	8010cb8 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	68da      	ldr	r2, [r3, #12]
 8010cb2:	68fb      	ldr	r3, [r7, #12]
 8010cb4:	60da      	str	r2, [r3, #12]
        break;
 8010cb6:	e005      	b.n	8010cc4 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	68db      	ldr	r3, [r3, #12]
 8010cbc:	60fb      	str	r3, [r7, #12]
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	d1eb      	bne.n	8010c9c <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8010cc4:	6879      	ldr	r1, [r7, #4]
 8010cc6:	2000      	movs	r0, #0
 8010cc8:	f7f8 fef8 	bl	8009abc <memp_free>
}
 8010ccc:	3710      	adds	r7, #16
 8010cce:	46bd      	mov	sp, r7
 8010cd0:	bd80      	pop	{r7, pc}
 8010cd2:	bf00      	nop
 8010cd4:	080167cc 	.word	0x080167cc
 8010cd8:	08016b18 	.word	0x08016b18
 8010cdc:	08016820 	.word	0x08016820
 8010ce0:	20008eac 	.word	0x20008eac

08010ce4 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8010ce4:	b580      	push	{r7, lr}
 8010ce6:	b082      	sub	sp, #8
 8010ce8:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8010cea:	2000      	movs	r0, #0
 8010cec:	f7f8 fe9a 	bl	8009a24 <memp_malloc>
 8010cf0:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d007      	beq.n	8010d08 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8010cf8:	2220      	movs	r2, #32
 8010cfa:	2100      	movs	r1, #0
 8010cfc:	6878      	ldr	r0, [r7, #4]
 8010cfe:	f002 fb5b 	bl	80133b8 <memset>
    pcb->ttl = UDP_TTL;
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	22ff      	movs	r2, #255	; 0xff
 8010d06:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8010d08:	687b      	ldr	r3, [r7, #4]
}
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	3708      	adds	r7, #8
 8010d0e:	46bd      	mov	sp, r7
 8010d10:	bd80      	pop	{r7, pc}
	...

08010d14 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8010d14:	b480      	push	{r7}
 8010d16:	b085      	sub	sp, #20
 8010d18:	af00      	add	r7, sp, #0
 8010d1a:	6078      	str	r0, [r7, #4]
 8010d1c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d01e      	beq.n	8010d62 <udp_netif_ip_addr_changed+0x4e>
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d01a      	beq.n	8010d62 <udp_netif_ip_addr_changed+0x4e>
 8010d2c:	683b      	ldr	r3, [r7, #0]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d017      	beq.n	8010d62 <udp_netif_ip_addr_changed+0x4e>
 8010d32:	683b      	ldr	r3, [r7, #0]
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d013      	beq.n	8010d62 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8010d3a:	4b0d      	ldr	r3, [pc, #52]	; (8010d70 <udp_netif_ip_addr_changed+0x5c>)
 8010d3c:	681b      	ldr	r3, [r3, #0]
 8010d3e:	60fb      	str	r3, [r7, #12]
 8010d40:	e00c      	b.n	8010d5c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8010d42:	68fb      	ldr	r3, [r7, #12]
 8010d44:	681a      	ldr	r2, [r3, #0]
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	681b      	ldr	r3, [r3, #0]
 8010d4a:	429a      	cmp	r2, r3
 8010d4c:	d103      	bne.n	8010d56 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8010d4e:	683b      	ldr	r3, [r7, #0]
 8010d50:	681a      	ldr	r2, [r3, #0]
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	68db      	ldr	r3, [r3, #12]
 8010d5a:	60fb      	str	r3, [r7, #12]
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d1ef      	bne.n	8010d42 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8010d62:	bf00      	nop
 8010d64:	3714      	adds	r7, #20
 8010d66:	46bd      	mov	sp, r7
 8010d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d6c:	4770      	bx	lr
 8010d6e:	bf00      	nop
 8010d70:	20008eac 	.word	0x20008eac

08010d74 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8010d74:	b580      	push	{r7, lr}
 8010d76:	b082      	sub	sp, #8
 8010d78:	af00      	add	r7, sp, #0
 8010d7a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8010d7c:	4915      	ldr	r1, [pc, #84]	; (8010dd4 <etharp_free_entry+0x60>)
 8010d7e:	687a      	ldr	r2, [r7, #4]
 8010d80:	4613      	mov	r3, r2
 8010d82:	005b      	lsls	r3, r3, #1
 8010d84:	4413      	add	r3, r2
 8010d86:	00db      	lsls	r3, r3, #3
 8010d88:	440b      	add	r3, r1
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d013      	beq.n	8010db8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8010d90:	4910      	ldr	r1, [pc, #64]	; (8010dd4 <etharp_free_entry+0x60>)
 8010d92:	687a      	ldr	r2, [r7, #4]
 8010d94:	4613      	mov	r3, r2
 8010d96:	005b      	lsls	r3, r3, #1
 8010d98:	4413      	add	r3, r2
 8010d9a:	00db      	lsls	r3, r3, #3
 8010d9c:	440b      	add	r3, r1
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	4618      	mov	r0, r3
 8010da2:	f7f9 fc9d 	bl	800a6e0 <pbuf_free>
    arp_table[i].q = NULL;
 8010da6:	490b      	ldr	r1, [pc, #44]	; (8010dd4 <etharp_free_entry+0x60>)
 8010da8:	687a      	ldr	r2, [r7, #4]
 8010daa:	4613      	mov	r3, r2
 8010dac:	005b      	lsls	r3, r3, #1
 8010dae:	4413      	add	r3, r2
 8010db0:	00db      	lsls	r3, r3, #3
 8010db2:	440b      	add	r3, r1
 8010db4:	2200      	movs	r2, #0
 8010db6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8010db8:	4906      	ldr	r1, [pc, #24]	; (8010dd4 <etharp_free_entry+0x60>)
 8010dba:	687a      	ldr	r2, [r7, #4]
 8010dbc:	4613      	mov	r3, r2
 8010dbe:	005b      	lsls	r3, r3, #1
 8010dc0:	4413      	add	r3, r2
 8010dc2:	00db      	lsls	r3, r3, #3
 8010dc4:	440b      	add	r3, r1
 8010dc6:	3314      	adds	r3, #20
 8010dc8:	2200      	movs	r2, #0
 8010dca:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8010dcc:	bf00      	nop
 8010dce:	3708      	adds	r7, #8
 8010dd0:	46bd      	mov	sp, r7
 8010dd2:	bd80      	pop	{r7, pc}
 8010dd4:	20008eb0 	.word	0x20008eb0

08010dd8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8010dd8:	b580      	push	{r7, lr}
 8010dda:	b082      	sub	sp, #8
 8010ddc:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010dde:	2300      	movs	r3, #0
 8010de0:	607b      	str	r3, [r7, #4]
 8010de2:	e096      	b.n	8010f12 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8010de4:	494f      	ldr	r1, [pc, #316]	; (8010f24 <etharp_tmr+0x14c>)
 8010de6:	687a      	ldr	r2, [r7, #4]
 8010de8:	4613      	mov	r3, r2
 8010dea:	005b      	lsls	r3, r3, #1
 8010dec:	4413      	add	r3, r2
 8010dee:	00db      	lsls	r3, r3, #3
 8010df0:	440b      	add	r3, r1
 8010df2:	3314      	adds	r3, #20
 8010df4:	781b      	ldrb	r3, [r3, #0]
 8010df6:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8010df8:	78fb      	ldrb	r3, [r7, #3]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	f000 8086 	beq.w	8010f0c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8010e00:	4948      	ldr	r1, [pc, #288]	; (8010f24 <etharp_tmr+0x14c>)
 8010e02:	687a      	ldr	r2, [r7, #4]
 8010e04:	4613      	mov	r3, r2
 8010e06:	005b      	lsls	r3, r3, #1
 8010e08:	4413      	add	r3, r2
 8010e0a:	00db      	lsls	r3, r3, #3
 8010e0c:	440b      	add	r3, r1
 8010e0e:	3312      	adds	r3, #18
 8010e10:	881b      	ldrh	r3, [r3, #0]
 8010e12:	3301      	adds	r3, #1
 8010e14:	b298      	uxth	r0, r3
 8010e16:	4943      	ldr	r1, [pc, #268]	; (8010f24 <etharp_tmr+0x14c>)
 8010e18:	687a      	ldr	r2, [r7, #4]
 8010e1a:	4613      	mov	r3, r2
 8010e1c:	005b      	lsls	r3, r3, #1
 8010e1e:	4413      	add	r3, r2
 8010e20:	00db      	lsls	r3, r3, #3
 8010e22:	440b      	add	r3, r1
 8010e24:	3312      	adds	r3, #18
 8010e26:	4602      	mov	r2, r0
 8010e28:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010e2a:	493e      	ldr	r1, [pc, #248]	; (8010f24 <etharp_tmr+0x14c>)
 8010e2c:	687a      	ldr	r2, [r7, #4]
 8010e2e:	4613      	mov	r3, r2
 8010e30:	005b      	lsls	r3, r3, #1
 8010e32:	4413      	add	r3, r2
 8010e34:	00db      	lsls	r3, r3, #3
 8010e36:	440b      	add	r3, r1
 8010e38:	3312      	adds	r3, #18
 8010e3a:	881b      	ldrh	r3, [r3, #0]
 8010e3c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8010e40:	d215      	bcs.n	8010e6e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8010e42:	4938      	ldr	r1, [pc, #224]	; (8010f24 <etharp_tmr+0x14c>)
 8010e44:	687a      	ldr	r2, [r7, #4]
 8010e46:	4613      	mov	r3, r2
 8010e48:	005b      	lsls	r3, r3, #1
 8010e4a:	4413      	add	r3, r2
 8010e4c:	00db      	lsls	r3, r3, #3
 8010e4e:	440b      	add	r3, r1
 8010e50:	3314      	adds	r3, #20
 8010e52:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010e54:	2b01      	cmp	r3, #1
 8010e56:	d10e      	bne.n	8010e76 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8010e58:	4932      	ldr	r1, [pc, #200]	; (8010f24 <etharp_tmr+0x14c>)
 8010e5a:	687a      	ldr	r2, [r7, #4]
 8010e5c:	4613      	mov	r3, r2
 8010e5e:	005b      	lsls	r3, r3, #1
 8010e60:	4413      	add	r3, r2
 8010e62:	00db      	lsls	r3, r3, #3
 8010e64:	440b      	add	r3, r1
 8010e66:	3312      	adds	r3, #18
 8010e68:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8010e6a:	2b04      	cmp	r3, #4
 8010e6c:	d903      	bls.n	8010e76 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8010e6e:	6878      	ldr	r0, [r7, #4]
 8010e70:	f7ff ff80 	bl	8010d74 <etharp_free_entry>
 8010e74:	e04a      	b.n	8010f0c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8010e76:	492b      	ldr	r1, [pc, #172]	; (8010f24 <etharp_tmr+0x14c>)
 8010e78:	687a      	ldr	r2, [r7, #4]
 8010e7a:	4613      	mov	r3, r2
 8010e7c:	005b      	lsls	r3, r3, #1
 8010e7e:	4413      	add	r3, r2
 8010e80:	00db      	lsls	r3, r3, #3
 8010e82:	440b      	add	r3, r1
 8010e84:	3314      	adds	r3, #20
 8010e86:	781b      	ldrb	r3, [r3, #0]
 8010e88:	2b03      	cmp	r3, #3
 8010e8a:	d10a      	bne.n	8010ea2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8010e8c:	4925      	ldr	r1, [pc, #148]	; (8010f24 <etharp_tmr+0x14c>)
 8010e8e:	687a      	ldr	r2, [r7, #4]
 8010e90:	4613      	mov	r3, r2
 8010e92:	005b      	lsls	r3, r3, #1
 8010e94:	4413      	add	r3, r2
 8010e96:	00db      	lsls	r3, r3, #3
 8010e98:	440b      	add	r3, r1
 8010e9a:	3314      	adds	r3, #20
 8010e9c:	2204      	movs	r2, #4
 8010e9e:	701a      	strb	r2, [r3, #0]
 8010ea0:	e034      	b.n	8010f0c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8010ea2:	4920      	ldr	r1, [pc, #128]	; (8010f24 <etharp_tmr+0x14c>)
 8010ea4:	687a      	ldr	r2, [r7, #4]
 8010ea6:	4613      	mov	r3, r2
 8010ea8:	005b      	lsls	r3, r3, #1
 8010eaa:	4413      	add	r3, r2
 8010eac:	00db      	lsls	r3, r3, #3
 8010eae:	440b      	add	r3, r1
 8010eb0:	3314      	adds	r3, #20
 8010eb2:	781b      	ldrb	r3, [r3, #0]
 8010eb4:	2b04      	cmp	r3, #4
 8010eb6:	d10a      	bne.n	8010ece <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8010eb8:	491a      	ldr	r1, [pc, #104]	; (8010f24 <etharp_tmr+0x14c>)
 8010eba:	687a      	ldr	r2, [r7, #4]
 8010ebc:	4613      	mov	r3, r2
 8010ebe:	005b      	lsls	r3, r3, #1
 8010ec0:	4413      	add	r3, r2
 8010ec2:	00db      	lsls	r3, r3, #3
 8010ec4:	440b      	add	r3, r1
 8010ec6:	3314      	adds	r3, #20
 8010ec8:	2202      	movs	r2, #2
 8010eca:	701a      	strb	r2, [r3, #0]
 8010ecc:	e01e      	b.n	8010f0c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8010ece:	4915      	ldr	r1, [pc, #84]	; (8010f24 <etharp_tmr+0x14c>)
 8010ed0:	687a      	ldr	r2, [r7, #4]
 8010ed2:	4613      	mov	r3, r2
 8010ed4:	005b      	lsls	r3, r3, #1
 8010ed6:	4413      	add	r3, r2
 8010ed8:	00db      	lsls	r3, r3, #3
 8010eda:	440b      	add	r3, r1
 8010edc:	3314      	adds	r3, #20
 8010ede:	781b      	ldrb	r3, [r3, #0]
 8010ee0:	2b01      	cmp	r3, #1
 8010ee2:	d113      	bne.n	8010f0c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8010ee4:	490f      	ldr	r1, [pc, #60]	; (8010f24 <etharp_tmr+0x14c>)
 8010ee6:	687a      	ldr	r2, [r7, #4]
 8010ee8:	4613      	mov	r3, r2
 8010eea:	005b      	lsls	r3, r3, #1
 8010eec:	4413      	add	r3, r2
 8010eee:	00db      	lsls	r3, r3, #3
 8010ef0:	440b      	add	r3, r1
 8010ef2:	3308      	adds	r3, #8
 8010ef4:	6818      	ldr	r0, [r3, #0]
 8010ef6:	687a      	ldr	r2, [r7, #4]
 8010ef8:	4613      	mov	r3, r2
 8010efa:	005b      	lsls	r3, r3, #1
 8010efc:	4413      	add	r3, r2
 8010efe:	00db      	lsls	r3, r3, #3
 8010f00:	4a08      	ldr	r2, [pc, #32]	; (8010f24 <etharp_tmr+0x14c>)
 8010f02:	4413      	add	r3, r2
 8010f04:	3304      	adds	r3, #4
 8010f06:	4619      	mov	r1, r3
 8010f08:	f000 fe6e 	bl	8011be8 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	3301      	adds	r3, #1
 8010f10:	607b      	str	r3, [r7, #4]
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	2b09      	cmp	r3, #9
 8010f16:	f77f af65 	ble.w	8010de4 <etharp_tmr+0xc>
      }
    }
  }
}
 8010f1a:	bf00      	nop
 8010f1c:	bf00      	nop
 8010f1e:	3708      	adds	r7, #8
 8010f20:	46bd      	mov	sp, r7
 8010f22:	bd80      	pop	{r7, pc}
 8010f24:	20008eb0 	.word	0x20008eb0

08010f28 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8010f28:	b580      	push	{r7, lr}
 8010f2a:	b08a      	sub	sp, #40	; 0x28
 8010f2c:	af00      	add	r7, sp, #0
 8010f2e:	60f8      	str	r0, [r7, #12]
 8010f30:	460b      	mov	r3, r1
 8010f32:	607a      	str	r2, [r7, #4]
 8010f34:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8010f36:	230a      	movs	r3, #10
 8010f38:	84fb      	strh	r3, [r7, #38]	; 0x26
 8010f3a:	230a      	movs	r3, #10
 8010f3c:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8010f3e:	230a      	movs	r3, #10
 8010f40:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8010f42:	2300      	movs	r3, #0
 8010f44:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8010f46:	230a      	movs	r3, #10
 8010f48:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8010f4a:	2300      	movs	r3, #0
 8010f4c:	83bb      	strh	r3, [r7, #28]
 8010f4e:	2300      	movs	r3, #0
 8010f50:	837b      	strh	r3, [r7, #26]
 8010f52:	2300      	movs	r3, #0
 8010f54:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010f56:	2300      	movs	r3, #0
 8010f58:	843b      	strh	r3, [r7, #32]
 8010f5a:	e0ae      	b.n	80110ba <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8010f5c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010f60:	49a6      	ldr	r1, [pc, #664]	; (80111fc <etharp_find_entry+0x2d4>)
 8010f62:	4613      	mov	r3, r2
 8010f64:	005b      	lsls	r3, r3, #1
 8010f66:	4413      	add	r3, r2
 8010f68:	00db      	lsls	r3, r3, #3
 8010f6a:	440b      	add	r3, r1
 8010f6c:	3314      	adds	r3, #20
 8010f6e:	781b      	ldrb	r3, [r3, #0]
 8010f70:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8010f72:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8010f76:	2b0a      	cmp	r3, #10
 8010f78:	d105      	bne.n	8010f86 <etharp_find_entry+0x5e>
 8010f7a:	7dfb      	ldrb	r3, [r7, #23]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d102      	bne.n	8010f86 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8010f80:	8c3b      	ldrh	r3, [r7, #32]
 8010f82:	847b      	strh	r3, [r7, #34]	; 0x22
 8010f84:	e095      	b.n	80110b2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8010f86:	7dfb      	ldrb	r3, [r7, #23]
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	f000 8092 	beq.w	80110b2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8010f8e:	7dfb      	ldrb	r3, [r7, #23]
 8010f90:	2b01      	cmp	r3, #1
 8010f92:	d009      	beq.n	8010fa8 <etharp_find_entry+0x80>
 8010f94:	7dfb      	ldrb	r3, [r7, #23]
 8010f96:	2b01      	cmp	r3, #1
 8010f98:	d806      	bhi.n	8010fa8 <etharp_find_entry+0x80>
 8010f9a:	4b99      	ldr	r3, [pc, #612]	; (8011200 <etharp_find_entry+0x2d8>)
 8010f9c:	f240 1223 	movw	r2, #291	; 0x123
 8010fa0:	4998      	ldr	r1, [pc, #608]	; (8011204 <etharp_find_entry+0x2dc>)
 8010fa2:	4899      	ldr	r0, [pc, #612]	; (8011208 <etharp_find_entry+0x2e0>)
 8010fa4:	f002 fa10 	bl	80133c8 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d020      	beq.n	8010ff0 <etharp_find_entry+0xc8>
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	6819      	ldr	r1, [r3, #0]
 8010fb2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010fb6:	4891      	ldr	r0, [pc, #580]	; (80111fc <etharp_find_entry+0x2d4>)
 8010fb8:	4613      	mov	r3, r2
 8010fba:	005b      	lsls	r3, r3, #1
 8010fbc:	4413      	add	r3, r2
 8010fbe:	00db      	lsls	r3, r3, #3
 8010fc0:	4403      	add	r3, r0
 8010fc2:	3304      	adds	r3, #4
 8010fc4:	681b      	ldr	r3, [r3, #0]
 8010fc6:	4299      	cmp	r1, r3
 8010fc8:	d112      	bne.n	8010ff0 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d00c      	beq.n	8010fea <etharp_find_entry+0xc2>
 8010fd0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010fd4:	4989      	ldr	r1, [pc, #548]	; (80111fc <etharp_find_entry+0x2d4>)
 8010fd6:	4613      	mov	r3, r2
 8010fd8:	005b      	lsls	r3, r3, #1
 8010fda:	4413      	add	r3, r2
 8010fdc:	00db      	lsls	r3, r3, #3
 8010fde:	440b      	add	r3, r1
 8010fe0:	3308      	adds	r3, #8
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	687a      	ldr	r2, [r7, #4]
 8010fe6:	429a      	cmp	r2, r3
 8010fe8:	d102      	bne.n	8010ff0 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8010fea:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8010fee:	e100      	b.n	80111f2 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8010ff0:	7dfb      	ldrb	r3, [r7, #23]
 8010ff2:	2b01      	cmp	r3, #1
 8010ff4:	d140      	bne.n	8011078 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8010ff6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8010ffa:	4980      	ldr	r1, [pc, #512]	; (80111fc <etharp_find_entry+0x2d4>)
 8010ffc:	4613      	mov	r3, r2
 8010ffe:	005b      	lsls	r3, r3, #1
 8011000:	4413      	add	r3, r2
 8011002:	00db      	lsls	r3, r3, #3
 8011004:	440b      	add	r3, r1
 8011006:	681b      	ldr	r3, [r3, #0]
 8011008:	2b00      	cmp	r3, #0
 801100a:	d01a      	beq.n	8011042 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801100c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011010:	497a      	ldr	r1, [pc, #488]	; (80111fc <etharp_find_entry+0x2d4>)
 8011012:	4613      	mov	r3, r2
 8011014:	005b      	lsls	r3, r3, #1
 8011016:	4413      	add	r3, r2
 8011018:	00db      	lsls	r3, r3, #3
 801101a:	440b      	add	r3, r1
 801101c:	3312      	adds	r3, #18
 801101e:	881b      	ldrh	r3, [r3, #0]
 8011020:	8bba      	ldrh	r2, [r7, #28]
 8011022:	429a      	cmp	r2, r3
 8011024:	d845      	bhi.n	80110b2 <etharp_find_entry+0x18a>
            old_queue = i;
 8011026:	8c3b      	ldrh	r3, [r7, #32]
 8011028:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801102a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801102e:	4973      	ldr	r1, [pc, #460]	; (80111fc <etharp_find_entry+0x2d4>)
 8011030:	4613      	mov	r3, r2
 8011032:	005b      	lsls	r3, r3, #1
 8011034:	4413      	add	r3, r2
 8011036:	00db      	lsls	r3, r3, #3
 8011038:	440b      	add	r3, r1
 801103a:	3312      	adds	r3, #18
 801103c:	881b      	ldrh	r3, [r3, #0]
 801103e:	83bb      	strh	r3, [r7, #28]
 8011040:	e037      	b.n	80110b2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8011042:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011046:	496d      	ldr	r1, [pc, #436]	; (80111fc <etharp_find_entry+0x2d4>)
 8011048:	4613      	mov	r3, r2
 801104a:	005b      	lsls	r3, r3, #1
 801104c:	4413      	add	r3, r2
 801104e:	00db      	lsls	r3, r3, #3
 8011050:	440b      	add	r3, r1
 8011052:	3312      	adds	r3, #18
 8011054:	881b      	ldrh	r3, [r3, #0]
 8011056:	8b7a      	ldrh	r2, [r7, #26]
 8011058:	429a      	cmp	r2, r3
 801105a:	d82a      	bhi.n	80110b2 <etharp_find_entry+0x18a>
            old_pending = i;
 801105c:	8c3b      	ldrh	r3, [r7, #32]
 801105e:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8011060:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011064:	4965      	ldr	r1, [pc, #404]	; (80111fc <etharp_find_entry+0x2d4>)
 8011066:	4613      	mov	r3, r2
 8011068:	005b      	lsls	r3, r3, #1
 801106a:	4413      	add	r3, r2
 801106c:	00db      	lsls	r3, r3, #3
 801106e:	440b      	add	r3, r1
 8011070:	3312      	adds	r3, #18
 8011072:	881b      	ldrh	r3, [r3, #0]
 8011074:	837b      	strh	r3, [r7, #26]
 8011076:	e01c      	b.n	80110b2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8011078:	7dfb      	ldrb	r3, [r7, #23]
 801107a:	2b01      	cmp	r3, #1
 801107c:	d919      	bls.n	80110b2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801107e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011082:	495e      	ldr	r1, [pc, #376]	; (80111fc <etharp_find_entry+0x2d4>)
 8011084:	4613      	mov	r3, r2
 8011086:	005b      	lsls	r3, r3, #1
 8011088:	4413      	add	r3, r2
 801108a:	00db      	lsls	r3, r3, #3
 801108c:	440b      	add	r3, r1
 801108e:	3312      	adds	r3, #18
 8011090:	881b      	ldrh	r3, [r3, #0]
 8011092:	8b3a      	ldrh	r2, [r7, #24]
 8011094:	429a      	cmp	r2, r3
 8011096:	d80c      	bhi.n	80110b2 <etharp_find_entry+0x18a>
            old_stable = i;
 8011098:	8c3b      	ldrh	r3, [r7, #32]
 801109a:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801109c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80110a0:	4956      	ldr	r1, [pc, #344]	; (80111fc <etharp_find_entry+0x2d4>)
 80110a2:	4613      	mov	r3, r2
 80110a4:	005b      	lsls	r3, r3, #1
 80110a6:	4413      	add	r3, r2
 80110a8:	00db      	lsls	r3, r3, #3
 80110aa:	440b      	add	r3, r1
 80110ac:	3312      	adds	r3, #18
 80110ae:	881b      	ldrh	r3, [r3, #0]
 80110b0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80110b2:	8c3b      	ldrh	r3, [r7, #32]
 80110b4:	3301      	adds	r3, #1
 80110b6:	b29b      	uxth	r3, r3
 80110b8:	843b      	strh	r3, [r7, #32]
 80110ba:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80110be:	2b09      	cmp	r3, #9
 80110c0:	f77f af4c 	ble.w	8010f5c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80110c4:	7afb      	ldrb	r3, [r7, #11]
 80110c6:	f003 0302 	and.w	r3, r3, #2
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d108      	bne.n	80110e0 <etharp_find_entry+0x1b8>
 80110ce:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80110d2:	2b0a      	cmp	r3, #10
 80110d4:	d107      	bne.n	80110e6 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80110d6:	7afb      	ldrb	r3, [r7, #11]
 80110d8:	f003 0301 	and.w	r3, r3, #1
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d102      	bne.n	80110e6 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 80110e0:	f04f 33ff 	mov.w	r3, #4294967295
 80110e4:	e085      	b.n	80111f2 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 80110e6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80110ea:	2b09      	cmp	r3, #9
 80110ec:	dc02      	bgt.n	80110f4 <etharp_find_entry+0x1cc>
    i = empty;
 80110ee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80110f0:	843b      	strh	r3, [r7, #32]
 80110f2:	e039      	b.n	8011168 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 80110f4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80110f8:	2b09      	cmp	r3, #9
 80110fa:	dc14      	bgt.n	8011126 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 80110fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80110fe:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8011100:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011104:	493d      	ldr	r1, [pc, #244]	; (80111fc <etharp_find_entry+0x2d4>)
 8011106:	4613      	mov	r3, r2
 8011108:	005b      	lsls	r3, r3, #1
 801110a:	4413      	add	r3, r2
 801110c:	00db      	lsls	r3, r3, #3
 801110e:	440b      	add	r3, r1
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	2b00      	cmp	r3, #0
 8011114:	d018      	beq.n	8011148 <etharp_find_entry+0x220>
 8011116:	4b3a      	ldr	r3, [pc, #232]	; (8011200 <etharp_find_entry+0x2d8>)
 8011118:	f240 126d 	movw	r2, #365	; 0x16d
 801111c:	493b      	ldr	r1, [pc, #236]	; (801120c <etharp_find_entry+0x2e4>)
 801111e:	483a      	ldr	r0, [pc, #232]	; (8011208 <etharp_find_entry+0x2e0>)
 8011120:	f002 f952 	bl	80133c8 <iprintf>
 8011124:	e010      	b.n	8011148 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8011126:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801112a:	2b09      	cmp	r3, #9
 801112c:	dc02      	bgt.n	8011134 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801112e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011130:	843b      	strh	r3, [r7, #32]
 8011132:	e009      	b.n	8011148 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8011134:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8011138:	2b09      	cmp	r3, #9
 801113a:	dc02      	bgt.n	8011142 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801113c:	8bfb      	ldrh	r3, [r7, #30]
 801113e:	843b      	strh	r3, [r7, #32]
 8011140:	e002      	b.n	8011148 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8011142:	f04f 33ff 	mov.w	r3, #4294967295
 8011146:	e054      	b.n	80111f2 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8011148:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801114c:	2b09      	cmp	r3, #9
 801114e:	dd06      	ble.n	801115e <etharp_find_entry+0x236>
 8011150:	4b2b      	ldr	r3, [pc, #172]	; (8011200 <etharp_find_entry+0x2d8>)
 8011152:	f240 127f 	movw	r2, #383	; 0x17f
 8011156:	492e      	ldr	r1, [pc, #184]	; (8011210 <etharp_find_entry+0x2e8>)
 8011158:	482b      	ldr	r0, [pc, #172]	; (8011208 <etharp_find_entry+0x2e0>)
 801115a:	f002 f935 	bl	80133c8 <iprintf>
    etharp_free_entry(i);
 801115e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8011162:	4618      	mov	r0, r3
 8011164:	f7ff fe06 	bl	8010d74 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8011168:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801116c:	2b09      	cmp	r3, #9
 801116e:	dd06      	ble.n	801117e <etharp_find_entry+0x256>
 8011170:	4b23      	ldr	r3, [pc, #140]	; (8011200 <etharp_find_entry+0x2d8>)
 8011172:	f240 1283 	movw	r2, #387	; 0x183
 8011176:	4926      	ldr	r1, [pc, #152]	; (8011210 <etharp_find_entry+0x2e8>)
 8011178:	4823      	ldr	r0, [pc, #140]	; (8011208 <etharp_find_entry+0x2e0>)
 801117a:	f002 f925 	bl	80133c8 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801117e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8011182:	491e      	ldr	r1, [pc, #120]	; (80111fc <etharp_find_entry+0x2d4>)
 8011184:	4613      	mov	r3, r2
 8011186:	005b      	lsls	r3, r3, #1
 8011188:	4413      	add	r3, r2
 801118a:	00db      	lsls	r3, r3, #3
 801118c:	440b      	add	r3, r1
 801118e:	3314      	adds	r3, #20
 8011190:	781b      	ldrb	r3, [r3, #0]
 8011192:	2b00      	cmp	r3, #0
 8011194:	d006      	beq.n	80111a4 <etharp_find_entry+0x27c>
 8011196:	4b1a      	ldr	r3, [pc, #104]	; (8011200 <etharp_find_entry+0x2d8>)
 8011198:	f44f 72c2 	mov.w	r2, #388	; 0x184
 801119c:	491d      	ldr	r1, [pc, #116]	; (8011214 <etharp_find_entry+0x2ec>)
 801119e:	481a      	ldr	r0, [pc, #104]	; (8011208 <etharp_find_entry+0x2e0>)
 80111a0:	f002 f912 	bl	80133c8 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d00b      	beq.n	80111c2 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80111aa:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	6819      	ldr	r1, [r3, #0]
 80111b2:	4812      	ldr	r0, [pc, #72]	; (80111fc <etharp_find_entry+0x2d4>)
 80111b4:	4613      	mov	r3, r2
 80111b6:	005b      	lsls	r3, r3, #1
 80111b8:	4413      	add	r3, r2
 80111ba:	00db      	lsls	r3, r3, #3
 80111bc:	4403      	add	r3, r0
 80111be:	3304      	adds	r3, #4
 80111c0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80111c2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80111c6:	490d      	ldr	r1, [pc, #52]	; (80111fc <etharp_find_entry+0x2d4>)
 80111c8:	4613      	mov	r3, r2
 80111ca:	005b      	lsls	r3, r3, #1
 80111cc:	4413      	add	r3, r2
 80111ce:	00db      	lsls	r3, r3, #3
 80111d0:	440b      	add	r3, r1
 80111d2:	3312      	adds	r3, #18
 80111d4:	2200      	movs	r2, #0
 80111d6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80111d8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80111dc:	4907      	ldr	r1, [pc, #28]	; (80111fc <etharp_find_entry+0x2d4>)
 80111de:	4613      	mov	r3, r2
 80111e0:	005b      	lsls	r3, r3, #1
 80111e2:	4413      	add	r3, r2
 80111e4:	00db      	lsls	r3, r3, #3
 80111e6:	440b      	add	r3, r1
 80111e8:	3308      	adds	r3, #8
 80111ea:	687a      	ldr	r2, [r7, #4]
 80111ec:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 80111ee:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 80111f2:	4618      	mov	r0, r3
 80111f4:	3728      	adds	r7, #40	; 0x28
 80111f6:	46bd      	mov	sp, r7
 80111f8:	bd80      	pop	{r7, pc}
 80111fa:	bf00      	nop
 80111fc:	20008eb0 	.word	0x20008eb0
 8011200:	08016b30 	.word	0x08016b30
 8011204:	08016b68 	.word	0x08016b68
 8011208:	08016ba8 	.word	0x08016ba8
 801120c:	08016bd0 	.word	0x08016bd0
 8011210:	08016be8 	.word	0x08016be8
 8011214:	08016bfc 	.word	0x08016bfc

08011218 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8011218:	b580      	push	{r7, lr}
 801121a:	b088      	sub	sp, #32
 801121c:	af02      	add	r7, sp, #8
 801121e:	60f8      	str	r0, [r7, #12]
 8011220:	60b9      	str	r1, [r7, #8]
 8011222:	607a      	str	r2, [r7, #4]
 8011224:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801122c:	2b06      	cmp	r3, #6
 801122e:	d006      	beq.n	801123e <etharp_update_arp_entry+0x26>
 8011230:	4b48      	ldr	r3, [pc, #288]	; (8011354 <etharp_update_arp_entry+0x13c>)
 8011232:	f240 12a9 	movw	r2, #425	; 0x1a9
 8011236:	4948      	ldr	r1, [pc, #288]	; (8011358 <etharp_update_arp_entry+0x140>)
 8011238:	4848      	ldr	r0, [pc, #288]	; (801135c <etharp_update_arp_entry+0x144>)
 801123a:	f002 f8c5 	bl	80133c8 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801123e:	68bb      	ldr	r3, [r7, #8]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d012      	beq.n	801126a <etharp_update_arp_entry+0x52>
 8011244:	68bb      	ldr	r3, [r7, #8]
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	2b00      	cmp	r3, #0
 801124a:	d00e      	beq.n	801126a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801124c:	68bb      	ldr	r3, [r7, #8]
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	68f9      	ldr	r1, [r7, #12]
 8011252:	4618      	mov	r0, r3
 8011254:	f001 f8fe 	bl	8012454 <ip4_addr_isbroadcast_u32>
 8011258:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801125a:	2b00      	cmp	r3, #0
 801125c:	d105      	bne.n	801126a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801125e:	68bb      	ldr	r3, [r7, #8]
 8011260:	681b      	ldr	r3, [r3, #0]
 8011262:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8011266:	2be0      	cmp	r3, #224	; 0xe0
 8011268:	d102      	bne.n	8011270 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801126a:	f06f 030f 	mvn.w	r3, #15
 801126e:	e06c      	b.n	801134a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8011270:	78fb      	ldrb	r3, [r7, #3]
 8011272:	68fa      	ldr	r2, [r7, #12]
 8011274:	4619      	mov	r1, r3
 8011276:	68b8      	ldr	r0, [r7, #8]
 8011278:	f7ff fe56 	bl	8010f28 <etharp_find_entry>
 801127c:	4603      	mov	r3, r0
 801127e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8011280:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8011284:	2b00      	cmp	r3, #0
 8011286:	da02      	bge.n	801128e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8011288:	8afb      	ldrh	r3, [r7, #22]
 801128a:	b25b      	sxtb	r3, r3
 801128c:	e05d      	b.n	801134a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801128e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8011292:	4933      	ldr	r1, [pc, #204]	; (8011360 <etharp_update_arp_entry+0x148>)
 8011294:	4613      	mov	r3, r2
 8011296:	005b      	lsls	r3, r3, #1
 8011298:	4413      	add	r3, r2
 801129a:	00db      	lsls	r3, r3, #3
 801129c:	440b      	add	r3, r1
 801129e:	3314      	adds	r3, #20
 80112a0:	2202      	movs	r2, #2
 80112a2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80112a4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80112a8:	492d      	ldr	r1, [pc, #180]	; (8011360 <etharp_update_arp_entry+0x148>)
 80112aa:	4613      	mov	r3, r2
 80112ac:	005b      	lsls	r3, r3, #1
 80112ae:	4413      	add	r3, r2
 80112b0:	00db      	lsls	r3, r3, #3
 80112b2:	440b      	add	r3, r1
 80112b4:	3308      	adds	r3, #8
 80112b6:	68fa      	ldr	r2, [r7, #12]
 80112b8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80112ba:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80112be:	4613      	mov	r3, r2
 80112c0:	005b      	lsls	r3, r3, #1
 80112c2:	4413      	add	r3, r2
 80112c4:	00db      	lsls	r3, r3, #3
 80112c6:	3308      	adds	r3, #8
 80112c8:	4a25      	ldr	r2, [pc, #148]	; (8011360 <etharp_update_arp_entry+0x148>)
 80112ca:	4413      	add	r3, r2
 80112cc:	3304      	adds	r3, #4
 80112ce:	2206      	movs	r2, #6
 80112d0:	6879      	ldr	r1, [r7, #4]
 80112d2:	4618      	mov	r0, r3
 80112d4:	f002 f848 	bl	8013368 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80112d8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80112dc:	4920      	ldr	r1, [pc, #128]	; (8011360 <etharp_update_arp_entry+0x148>)
 80112de:	4613      	mov	r3, r2
 80112e0:	005b      	lsls	r3, r3, #1
 80112e2:	4413      	add	r3, r2
 80112e4:	00db      	lsls	r3, r3, #3
 80112e6:	440b      	add	r3, r1
 80112e8:	3312      	adds	r3, #18
 80112ea:	2200      	movs	r2, #0
 80112ec:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 80112ee:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80112f2:	491b      	ldr	r1, [pc, #108]	; (8011360 <etharp_update_arp_entry+0x148>)
 80112f4:	4613      	mov	r3, r2
 80112f6:	005b      	lsls	r3, r3, #1
 80112f8:	4413      	add	r3, r2
 80112fa:	00db      	lsls	r3, r3, #3
 80112fc:	440b      	add	r3, r1
 80112fe:	681b      	ldr	r3, [r3, #0]
 8011300:	2b00      	cmp	r3, #0
 8011302:	d021      	beq.n	8011348 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8011304:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8011308:	4915      	ldr	r1, [pc, #84]	; (8011360 <etharp_update_arp_entry+0x148>)
 801130a:	4613      	mov	r3, r2
 801130c:	005b      	lsls	r3, r3, #1
 801130e:	4413      	add	r3, r2
 8011310:	00db      	lsls	r3, r3, #3
 8011312:	440b      	add	r3, r1
 8011314:	681b      	ldr	r3, [r3, #0]
 8011316:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8011318:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801131c:	4910      	ldr	r1, [pc, #64]	; (8011360 <etharp_update_arp_entry+0x148>)
 801131e:	4613      	mov	r3, r2
 8011320:	005b      	lsls	r3, r3, #1
 8011322:	4413      	add	r3, r2
 8011324:	00db      	lsls	r3, r3, #3
 8011326:	440b      	add	r3, r1
 8011328:	2200      	movs	r2, #0
 801132a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801132c:	68fb      	ldr	r3, [r7, #12]
 801132e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8011332:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011336:	9300      	str	r3, [sp, #0]
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	6939      	ldr	r1, [r7, #16]
 801133c:	68f8      	ldr	r0, [r7, #12]
 801133e:	f001 ff97 	bl	8013270 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8011342:	6938      	ldr	r0, [r7, #16]
 8011344:	f7f9 f9cc 	bl	800a6e0 <pbuf_free>
  }
  return ERR_OK;
 8011348:	2300      	movs	r3, #0
}
 801134a:	4618      	mov	r0, r3
 801134c:	3718      	adds	r7, #24
 801134e:	46bd      	mov	sp, r7
 8011350:	bd80      	pop	{r7, pc}
 8011352:	bf00      	nop
 8011354:	08016b30 	.word	0x08016b30
 8011358:	08016c28 	.word	0x08016c28
 801135c:	08016ba8 	.word	0x08016ba8
 8011360:	20008eb0 	.word	0x20008eb0

08011364 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8011364:	b580      	push	{r7, lr}
 8011366:	b084      	sub	sp, #16
 8011368:	af00      	add	r7, sp, #0
 801136a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801136c:	2300      	movs	r3, #0
 801136e:	60fb      	str	r3, [r7, #12]
 8011370:	e01e      	b.n	80113b0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8011372:	4913      	ldr	r1, [pc, #76]	; (80113c0 <etharp_cleanup_netif+0x5c>)
 8011374:	68fa      	ldr	r2, [r7, #12]
 8011376:	4613      	mov	r3, r2
 8011378:	005b      	lsls	r3, r3, #1
 801137a:	4413      	add	r3, r2
 801137c:	00db      	lsls	r3, r3, #3
 801137e:	440b      	add	r3, r1
 8011380:	3314      	adds	r3, #20
 8011382:	781b      	ldrb	r3, [r3, #0]
 8011384:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8011386:	7afb      	ldrb	r3, [r7, #11]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d00e      	beq.n	80113aa <etharp_cleanup_netif+0x46>
 801138c:	490c      	ldr	r1, [pc, #48]	; (80113c0 <etharp_cleanup_netif+0x5c>)
 801138e:	68fa      	ldr	r2, [r7, #12]
 8011390:	4613      	mov	r3, r2
 8011392:	005b      	lsls	r3, r3, #1
 8011394:	4413      	add	r3, r2
 8011396:	00db      	lsls	r3, r3, #3
 8011398:	440b      	add	r3, r1
 801139a:	3308      	adds	r3, #8
 801139c:	681b      	ldr	r3, [r3, #0]
 801139e:	687a      	ldr	r2, [r7, #4]
 80113a0:	429a      	cmp	r2, r3
 80113a2:	d102      	bne.n	80113aa <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80113a4:	68f8      	ldr	r0, [r7, #12]
 80113a6:	f7ff fce5 	bl	8010d74 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80113aa:	68fb      	ldr	r3, [r7, #12]
 80113ac:	3301      	adds	r3, #1
 80113ae:	60fb      	str	r3, [r7, #12]
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	2b09      	cmp	r3, #9
 80113b4:	dddd      	ble.n	8011372 <etharp_cleanup_netif+0xe>
    }
  }
}
 80113b6:	bf00      	nop
 80113b8:	bf00      	nop
 80113ba:	3710      	adds	r7, #16
 80113bc:	46bd      	mov	sp, r7
 80113be:	bd80      	pop	{r7, pc}
 80113c0:	20008eb0 	.word	0x20008eb0

080113c4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 80113c4:	b5b0      	push	{r4, r5, r7, lr}
 80113c6:	b08a      	sub	sp, #40	; 0x28
 80113c8:	af04      	add	r7, sp, #16
 80113ca:	6078      	str	r0, [r7, #4]
 80113cc:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 80113ce:	683b      	ldr	r3, [r7, #0]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d107      	bne.n	80113e4 <etharp_input+0x20>
 80113d4:	4b3d      	ldr	r3, [pc, #244]	; (80114cc <etharp_input+0x108>)
 80113d6:	f240 228a 	movw	r2, #650	; 0x28a
 80113da:	493d      	ldr	r1, [pc, #244]	; (80114d0 <etharp_input+0x10c>)
 80113dc:	483d      	ldr	r0, [pc, #244]	; (80114d4 <etharp_input+0x110>)
 80113de:	f001 fff3 	bl	80133c8 <iprintf>
 80113e2:	e06f      	b.n	80114c4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	685b      	ldr	r3, [r3, #4]
 80113e8:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80113ea:	693b      	ldr	r3, [r7, #16]
 80113ec:	881b      	ldrh	r3, [r3, #0]
 80113ee:	b29b      	uxth	r3, r3
 80113f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80113f4:	d10c      	bne.n	8011410 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80113f6:	693b      	ldr	r3, [r7, #16]
 80113f8:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80113fa:	2b06      	cmp	r3, #6
 80113fc:	d108      	bne.n	8011410 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80113fe:	693b      	ldr	r3, [r7, #16]
 8011400:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8011402:	2b04      	cmp	r3, #4
 8011404:	d104      	bne.n	8011410 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8011406:	693b      	ldr	r3, [r7, #16]
 8011408:	885b      	ldrh	r3, [r3, #2]
 801140a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801140c:	2b08      	cmp	r3, #8
 801140e:	d003      	beq.n	8011418 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8011410:	6878      	ldr	r0, [r7, #4]
 8011412:	f7f9 f965 	bl	800a6e0 <pbuf_free>
    return;
 8011416:	e055      	b.n	80114c4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8011418:	693b      	ldr	r3, [r7, #16]
 801141a:	330e      	adds	r3, #14
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8011420:	693b      	ldr	r3, [r7, #16]
 8011422:	3318      	adds	r3, #24
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011428:	683b      	ldr	r3, [r7, #0]
 801142a:	3304      	adds	r3, #4
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	2b00      	cmp	r3, #0
 8011430:	d102      	bne.n	8011438 <etharp_input+0x74>
    for_us = 0;
 8011432:	2300      	movs	r3, #0
 8011434:	75fb      	strb	r3, [r7, #23]
 8011436:	e009      	b.n	801144c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8011438:	68ba      	ldr	r2, [r7, #8]
 801143a:	683b      	ldr	r3, [r7, #0]
 801143c:	3304      	adds	r3, #4
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	429a      	cmp	r2, r3
 8011442:	bf0c      	ite	eq
 8011444:	2301      	moveq	r3, #1
 8011446:	2300      	movne	r3, #0
 8011448:	b2db      	uxtb	r3, r3
 801144a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801144c:	693b      	ldr	r3, [r7, #16]
 801144e:	f103 0208 	add.w	r2, r3, #8
 8011452:	7dfb      	ldrb	r3, [r7, #23]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d001      	beq.n	801145c <etharp_input+0x98>
 8011458:	2301      	movs	r3, #1
 801145a:	e000      	b.n	801145e <etharp_input+0x9a>
 801145c:	2302      	movs	r3, #2
 801145e:	f107 010c 	add.w	r1, r7, #12
 8011462:	6838      	ldr	r0, [r7, #0]
 8011464:	f7ff fed8 	bl	8011218 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8011468:	693b      	ldr	r3, [r7, #16]
 801146a:	88db      	ldrh	r3, [r3, #6]
 801146c:	b29b      	uxth	r3, r3
 801146e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011472:	d003      	beq.n	801147c <etharp_input+0xb8>
 8011474:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011478:	d01e      	beq.n	80114b8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801147a:	e020      	b.n	80114be <etharp_input+0xfa>
      if (for_us) {
 801147c:	7dfb      	ldrb	r3, [r7, #23]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d01c      	beq.n	80114bc <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8011482:	683b      	ldr	r3, [r7, #0]
 8011484:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8011488:	693b      	ldr	r3, [r7, #16]
 801148a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801148e:	683b      	ldr	r3, [r7, #0]
 8011490:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8011494:	683b      	ldr	r3, [r7, #0]
 8011496:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8011498:	693a      	ldr	r2, [r7, #16]
 801149a:	3208      	adds	r2, #8
        etharp_raw(netif,
 801149c:	2102      	movs	r1, #2
 801149e:	9103      	str	r1, [sp, #12]
 80114a0:	f107 010c 	add.w	r1, r7, #12
 80114a4:	9102      	str	r1, [sp, #8]
 80114a6:	9201      	str	r2, [sp, #4]
 80114a8:	9300      	str	r3, [sp, #0]
 80114aa:	462b      	mov	r3, r5
 80114ac:	4622      	mov	r2, r4
 80114ae:	4601      	mov	r1, r0
 80114b0:	6838      	ldr	r0, [r7, #0]
 80114b2:	f000 faeb 	bl	8011a8c <etharp_raw>
      break;
 80114b6:	e001      	b.n	80114bc <etharp_input+0xf8>
      break;
 80114b8:	bf00      	nop
 80114ba:	e000      	b.n	80114be <etharp_input+0xfa>
      break;
 80114bc:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80114be:	6878      	ldr	r0, [r7, #4]
 80114c0:	f7f9 f90e 	bl	800a6e0 <pbuf_free>
}
 80114c4:	3718      	adds	r7, #24
 80114c6:	46bd      	mov	sp, r7
 80114c8:	bdb0      	pop	{r4, r5, r7, pc}
 80114ca:	bf00      	nop
 80114cc:	08016b30 	.word	0x08016b30
 80114d0:	08016c80 	.word	0x08016c80
 80114d4:	08016ba8 	.word	0x08016ba8

080114d8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 80114d8:	b580      	push	{r7, lr}
 80114da:	b086      	sub	sp, #24
 80114dc:	af02      	add	r7, sp, #8
 80114de:	60f8      	str	r0, [r7, #12]
 80114e0:	60b9      	str	r1, [r7, #8]
 80114e2:	4613      	mov	r3, r2
 80114e4:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80114e6:	79fa      	ldrb	r2, [r7, #7]
 80114e8:	4944      	ldr	r1, [pc, #272]	; (80115fc <etharp_output_to_arp_index+0x124>)
 80114ea:	4613      	mov	r3, r2
 80114ec:	005b      	lsls	r3, r3, #1
 80114ee:	4413      	add	r3, r2
 80114f0:	00db      	lsls	r3, r3, #3
 80114f2:	440b      	add	r3, r1
 80114f4:	3314      	adds	r3, #20
 80114f6:	781b      	ldrb	r3, [r3, #0]
 80114f8:	2b01      	cmp	r3, #1
 80114fa:	d806      	bhi.n	801150a <etharp_output_to_arp_index+0x32>
 80114fc:	4b40      	ldr	r3, [pc, #256]	; (8011600 <etharp_output_to_arp_index+0x128>)
 80114fe:	f240 22ee 	movw	r2, #750	; 0x2ee
 8011502:	4940      	ldr	r1, [pc, #256]	; (8011604 <etharp_output_to_arp_index+0x12c>)
 8011504:	4840      	ldr	r0, [pc, #256]	; (8011608 <etharp_output_to_arp_index+0x130>)
 8011506:	f001 ff5f 	bl	80133c8 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801150a:	79fa      	ldrb	r2, [r7, #7]
 801150c:	493b      	ldr	r1, [pc, #236]	; (80115fc <etharp_output_to_arp_index+0x124>)
 801150e:	4613      	mov	r3, r2
 8011510:	005b      	lsls	r3, r3, #1
 8011512:	4413      	add	r3, r2
 8011514:	00db      	lsls	r3, r3, #3
 8011516:	440b      	add	r3, r1
 8011518:	3314      	adds	r3, #20
 801151a:	781b      	ldrb	r3, [r3, #0]
 801151c:	2b02      	cmp	r3, #2
 801151e:	d153      	bne.n	80115c8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8011520:	79fa      	ldrb	r2, [r7, #7]
 8011522:	4936      	ldr	r1, [pc, #216]	; (80115fc <etharp_output_to_arp_index+0x124>)
 8011524:	4613      	mov	r3, r2
 8011526:	005b      	lsls	r3, r3, #1
 8011528:	4413      	add	r3, r2
 801152a:	00db      	lsls	r3, r3, #3
 801152c:	440b      	add	r3, r1
 801152e:	3312      	adds	r3, #18
 8011530:	881b      	ldrh	r3, [r3, #0]
 8011532:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8011536:	d919      	bls.n	801156c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8011538:	79fa      	ldrb	r2, [r7, #7]
 801153a:	4613      	mov	r3, r2
 801153c:	005b      	lsls	r3, r3, #1
 801153e:	4413      	add	r3, r2
 8011540:	00db      	lsls	r3, r3, #3
 8011542:	4a2e      	ldr	r2, [pc, #184]	; (80115fc <etharp_output_to_arp_index+0x124>)
 8011544:	4413      	add	r3, r2
 8011546:	3304      	adds	r3, #4
 8011548:	4619      	mov	r1, r3
 801154a:	68f8      	ldr	r0, [r7, #12]
 801154c:	f000 fb4c 	bl	8011be8 <etharp_request>
 8011550:	4603      	mov	r3, r0
 8011552:	2b00      	cmp	r3, #0
 8011554:	d138      	bne.n	80115c8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8011556:	79fa      	ldrb	r2, [r7, #7]
 8011558:	4928      	ldr	r1, [pc, #160]	; (80115fc <etharp_output_to_arp_index+0x124>)
 801155a:	4613      	mov	r3, r2
 801155c:	005b      	lsls	r3, r3, #1
 801155e:	4413      	add	r3, r2
 8011560:	00db      	lsls	r3, r3, #3
 8011562:	440b      	add	r3, r1
 8011564:	3314      	adds	r3, #20
 8011566:	2203      	movs	r2, #3
 8011568:	701a      	strb	r2, [r3, #0]
 801156a:	e02d      	b.n	80115c8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801156c:	79fa      	ldrb	r2, [r7, #7]
 801156e:	4923      	ldr	r1, [pc, #140]	; (80115fc <etharp_output_to_arp_index+0x124>)
 8011570:	4613      	mov	r3, r2
 8011572:	005b      	lsls	r3, r3, #1
 8011574:	4413      	add	r3, r2
 8011576:	00db      	lsls	r3, r3, #3
 8011578:	440b      	add	r3, r1
 801157a:	3312      	adds	r3, #18
 801157c:	881b      	ldrh	r3, [r3, #0]
 801157e:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8011582:	d321      	bcc.n	80115c8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8011584:	79fa      	ldrb	r2, [r7, #7]
 8011586:	4613      	mov	r3, r2
 8011588:	005b      	lsls	r3, r3, #1
 801158a:	4413      	add	r3, r2
 801158c:	00db      	lsls	r3, r3, #3
 801158e:	4a1b      	ldr	r2, [pc, #108]	; (80115fc <etharp_output_to_arp_index+0x124>)
 8011590:	4413      	add	r3, r2
 8011592:	1d19      	adds	r1, r3, #4
 8011594:	79fa      	ldrb	r2, [r7, #7]
 8011596:	4613      	mov	r3, r2
 8011598:	005b      	lsls	r3, r3, #1
 801159a:	4413      	add	r3, r2
 801159c:	00db      	lsls	r3, r3, #3
 801159e:	3308      	adds	r3, #8
 80115a0:	4a16      	ldr	r2, [pc, #88]	; (80115fc <etharp_output_to_arp_index+0x124>)
 80115a2:	4413      	add	r3, r2
 80115a4:	3304      	adds	r3, #4
 80115a6:	461a      	mov	r2, r3
 80115a8:	68f8      	ldr	r0, [r7, #12]
 80115aa:	f000 fafb 	bl	8011ba4 <etharp_request_dst>
 80115ae:	4603      	mov	r3, r0
 80115b0:	2b00      	cmp	r3, #0
 80115b2:	d109      	bne.n	80115c8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80115b4:	79fa      	ldrb	r2, [r7, #7]
 80115b6:	4911      	ldr	r1, [pc, #68]	; (80115fc <etharp_output_to_arp_index+0x124>)
 80115b8:	4613      	mov	r3, r2
 80115ba:	005b      	lsls	r3, r3, #1
 80115bc:	4413      	add	r3, r2
 80115be:	00db      	lsls	r3, r3, #3
 80115c0:	440b      	add	r3, r1
 80115c2:	3314      	adds	r3, #20
 80115c4:	2203      	movs	r2, #3
 80115c6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	f103 0126 	add.w	r1, r3, #38	; 0x26
 80115ce:	79fa      	ldrb	r2, [r7, #7]
 80115d0:	4613      	mov	r3, r2
 80115d2:	005b      	lsls	r3, r3, #1
 80115d4:	4413      	add	r3, r2
 80115d6:	00db      	lsls	r3, r3, #3
 80115d8:	3308      	adds	r3, #8
 80115da:	4a08      	ldr	r2, [pc, #32]	; (80115fc <etharp_output_to_arp_index+0x124>)
 80115dc:	4413      	add	r3, r2
 80115de:	3304      	adds	r3, #4
 80115e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80115e4:	9200      	str	r2, [sp, #0]
 80115e6:	460a      	mov	r2, r1
 80115e8:	68b9      	ldr	r1, [r7, #8]
 80115ea:	68f8      	ldr	r0, [r7, #12]
 80115ec:	f001 fe40 	bl	8013270 <ethernet_output>
 80115f0:	4603      	mov	r3, r0
}
 80115f2:	4618      	mov	r0, r3
 80115f4:	3710      	adds	r7, #16
 80115f6:	46bd      	mov	sp, r7
 80115f8:	bd80      	pop	{r7, pc}
 80115fa:	bf00      	nop
 80115fc:	20008eb0 	.word	0x20008eb0
 8011600:	08016b30 	.word	0x08016b30
 8011604:	08016ca0 	.word	0x08016ca0
 8011608:	08016ba8 	.word	0x08016ba8

0801160c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801160c:	b580      	push	{r7, lr}
 801160e:	b08a      	sub	sp, #40	; 0x28
 8011610:	af02      	add	r7, sp, #8
 8011612:	60f8      	str	r0, [r7, #12]
 8011614:	60b9      	str	r1, [r7, #8]
 8011616:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801161c:	68fb      	ldr	r3, [r7, #12]
 801161e:	2b00      	cmp	r3, #0
 8011620:	d106      	bne.n	8011630 <etharp_output+0x24>
 8011622:	4b73      	ldr	r3, [pc, #460]	; (80117f0 <etharp_output+0x1e4>)
 8011624:	f240 321e 	movw	r2, #798	; 0x31e
 8011628:	4972      	ldr	r1, [pc, #456]	; (80117f4 <etharp_output+0x1e8>)
 801162a:	4873      	ldr	r0, [pc, #460]	; (80117f8 <etharp_output+0x1ec>)
 801162c:	f001 fecc 	bl	80133c8 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8011630:	68bb      	ldr	r3, [r7, #8]
 8011632:	2b00      	cmp	r3, #0
 8011634:	d106      	bne.n	8011644 <etharp_output+0x38>
 8011636:	4b6e      	ldr	r3, [pc, #440]	; (80117f0 <etharp_output+0x1e4>)
 8011638:	f240 321f 	movw	r2, #799	; 0x31f
 801163c:	496f      	ldr	r1, [pc, #444]	; (80117fc <etharp_output+0x1f0>)
 801163e:	486e      	ldr	r0, [pc, #440]	; (80117f8 <etharp_output+0x1ec>)
 8011640:	f001 fec2 	bl	80133c8 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	2b00      	cmp	r3, #0
 8011648:	d106      	bne.n	8011658 <etharp_output+0x4c>
 801164a:	4b69      	ldr	r3, [pc, #420]	; (80117f0 <etharp_output+0x1e4>)
 801164c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8011650:	496b      	ldr	r1, [pc, #428]	; (8011800 <etharp_output+0x1f4>)
 8011652:	4869      	ldr	r0, [pc, #420]	; (80117f8 <etharp_output+0x1ec>)
 8011654:	f001 feb8 	bl	80133c8 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	681b      	ldr	r3, [r3, #0]
 801165c:	68f9      	ldr	r1, [r7, #12]
 801165e:	4618      	mov	r0, r3
 8011660:	f000 fef8 	bl	8012454 <ip4_addr_isbroadcast_u32>
 8011664:	4603      	mov	r3, r0
 8011666:	2b00      	cmp	r3, #0
 8011668:	d002      	beq.n	8011670 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801166a:	4b66      	ldr	r3, [pc, #408]	; (8011804 <etharp_output+0x1f8>)
 801166c:	61fb      	str	r3, [r7, #28]
 801166e:	e0af      	b.n	80117d0 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8011670:	687b      	ldr	r3, [r7, #4]
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011678:	2be0      	cmp	r3, #224	; 0xe0
 801167a:	d118      	bne.n	80116ae <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801167c:	2301      	movs	r3, #1
 801167e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8011680:	2300      	movs	r3, #0
 8011682:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8011684:	235e      	movs	r3, #94	; 0x5e
 8011686:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	3301      	adds	r3, #1
 801168c:	781b      	ldrb	r3, [r3, #0]
 801168e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011692:	b2db      	uxtb	r3, r3
 8011694:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	3302      	adds	r3, #2
 801169a:	781b      	ldrb	r3, [r3, #0]
 801169c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	3303      	adds	r3, #3
 80116a2:	781b      	ldrb	r3, [r3, #0]
 80116a4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80116a6:	f107 0310 	add.w	r3, r7, #16
 80116aa:	61fb      	str	r3, [r7, #28]
 80116ac:	e090      	b.n	80117d0 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	681a      	ldr	r2, [r3, #0]
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	3304      	adds	r3, #4
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	405a      	eors	r2, r3
 80116ba:	68fb      	ldr	r3, [r7, #12]
 80116bc:	3308      	adds	r3, #8
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	4013      	ands	r3, r2
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d012      	beq.n	80116ec <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80116cc:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 80116d0:	4293      	cmp	r3, r2
 80116d2:	d00b      	beq.n	80116ec <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	330c      	adds	r3, #12
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d003      	beq.n	80116e6 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80116de:	68fb      	ldr	r3, [r7, #12]
 80116e0:	330c      	adds	r3, #12
 80116e2:	61bb      	str	r3, [r7, #24]
 80116e4:	e002      	b.n	80116ec <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80116e6:	f06f 0303 	mvn.w	r3, #3
 80116ea:	e07d      	b.n	80117e8 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80116ec:	4b46      	ldr	r3, [pc, #280]	; (8011808 <etharp_output+0x1fc>)
 80116ee:	781b      	ldrb	r3, [r3, #0]
 80116f0:	4619      	mov	r1, r3
 80116f2:	4a46      	ldr	r2, [pc, #280]	; (801180c <etharp_output+0x200>)
 80116f4:	460b      	mov	r3, r1
 80116f6:	005b      	lsls	r3, r3, #1
 80116f8:	440b      	add	r3, r1
 80116fa:	00db      	lsls	r3, r3, #3
 80116fc:	4413      	add	r3, r2
 80116fe:	3314      	adds	r3, #20
 8011700:	781b      	ldrb	r3, [r3, #0]
 8011702:	2b01      	cmp	r3, #1
 8011704:	d925      	bls.n	8011752 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8011706:	4b40      	ldr	r3, [pc, #256]	; (8011808 <etharp_output+0x1fc>)
 8011708:	781b      	ldrb	r3, [r3, #0]
 801170a:	4619      	mov	r1, r3
 801170c:	4a3f      	ldr	r2, [pc, #252]	; (801180c <etharp_output+0x200>)
 801170e:	460b      	mov	r3, r1
 8011710:	005b      	lsls	r3, r3, #1
 8011712:	440b      	add	r3, r1
 8011714:	00db      	lsls	r3, r3, #3
 8011716:	4413      	add	r3, r2
 8011718:	3308      	adds	r3, #8
 801171a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801171c:	68fa      	ldr	r2, [r7, #12]
 801171e:	429a      	cmp	r2, r3
 8011720:	d117      	bne.n	8011752 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8011722:	69bb      	ldr	r3, [r7, #24]
 8011724:	681a      	ldr	r2, [r3, #0]
 8011726:	4b38      	ldr	r3, [pc, #224]	; (8011808 <etharp_output+0x1fc>)
 8011728:	781b      	ldrb	r3, [r3, #0]
 801172a:	4618      	mov	r0, r3
 801172c:	4937      	ldr	r1, [pc, #220]	; (801180c <etharp_output+0x200>)
 801172e:	4603      	mov	r3, r0
 8011730:	005b      	lsls	r3, r3, #1
 8011732:	4403      	add	r3, r0
 8011734:	00db      	lsls	r3, r3, #3
 8011736:	440b      	add	r3, r1
 8011738:	3304      	adds	r3, #4
 801173a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801173c:	429a      	cmp	r2, r3
 801173e:	d108      	bne.n	8011752 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8011740:	4b31      	ldr	r3, [pc, #196]	; (8011808 <etharp_output+0x1fc>)
 8011742:	781b      	ldrb	r3, [r3, #0]
 8011744:	461a      	mov	r2, r3
 8011746:	68b9      	ldr	r1, [r7, #8]
 8011748:	68f8      	ldr	r0, [r7, #12]
 801174a:	f7ff fec5 	bl	80114d8 <etharp_output_to_arp_index>
 801174e:	4603      	mov	r3, r0
 8011750:	e04a      	b.n	80117e8 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8011752:	2300      	movs	r3, #0
 8011754:	75fb      	strb	r3, [r7, #23]
 8011756:	e031      	b.n	80117bc <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011758:	7dfa      	ldrb	r2, [r7, #23]
 801175a:	492c      	ldr	r1, [pc, #176]	; (801180c <etharp_output+0x200>)
 801175c:	4613      	mov	r3, r2
 801175e:	005b      	lsls	r3, r3, #1
 8011760:	4413      	add	r3, r2
 8011762:	00db      	lsls	r3, r3, #3
 8011764:	440b      	add	r3, r1
 8011766:	3314      	adds	r3, #20
 8011768:	781b      	ldrb	r3, [r3, #0]
 801176a:	2b01      	cmp	r3, #1
 801176c:	d923      	bls.n	80117b6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801176e:	7dfa      	ldrb	r2, [r7, #23]
 8011770:	4926      	ldr	r1, [pc, #152]	; (801180c <etharp_output+0x200>)
 8011772:	4613      	mov	r3, r2
 8011774:	005b      	lsls	r3, r3, #1
 8011776:	4413      	add	r3, r2
 8011778:	00db      	lsls	r3, r3, #3
 801177a:	440b      	add	r3, r1
 801177c:	3308      	adds	r3, #8
 801177e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011780:	68fa      	ldr	r2, [r7, #12]
 8011782:	429a      	cmp	r2, r3
 8011784:	d117      	bne.n	80117b6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8011786:	69bb      	ldr	r3, [r7, #24]
 8011788:	6819      	ldr	r1, [r3, #0]
 801178a:	7dfa      	ldrb	r2, [r7, #23]
 801178c:	481f      	ldr	r0, [pc, #124]	; (801180c <etharp_output+0x200>)
 801178e:	4613      	mov	r3, r2
 8011790:	005b      	lsls	r3, r3, #1
 8011792:	4413      	add	r3, r2
 8011794:	00db      	lsls	r3, r3, #3
 8011796:	4403      	add	r3, r0
 8011798:	3304      	adds	r3, #4
 801179a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801179c:	4299      	cmp	r1, r3
 801179e:	d10a      	bne.n	80117b6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80117a0:	4a19      	ldr	r2, [pc, #100]	; (8011808 <etharp_output+0x1fc>)
 80117a2:	7dfb      	ldrb	r3, [r7, #23]
 80117a4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80117a6:	7dfb      	ldrb	r3, [r7, #23]
 80117a8:	461a      	mov	r2, r3
 80117aa:	68b9      	ldr	r1, [r7, #8]
 80117ac:	68f8      	ldr	r0, [r7, #12]
 80117ae:	f7ff fe93 	bl	80114d8 <etharp_output_to_arp_index>
 80117b2:	4603      	mov	r3, r0
 80117b4:	e018      	b.n	80117e8 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80117b6:	7dfb      	ldrb	r3, [r7, #23]
 80117b8:	3301      	adds	r3, #1
 80117ba:	75fb      	strb	r3, [r7, #23]
 80117bc:	7dfb      	ldrb	r3, [r7, #23]
 80117be:	2b09      	cmp	r3, #9
 80117c0:	d9ca      	bls.n	8011758 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80117c2:	68ba      	ldr	r2, [r7, #8]
 80117c4:	69b9      	ldr	r1, [r7, #24]
 80117c6:	68f8      	ldr	r0, [r7, #12]
 80117c8:	f000 f822 	bl	8011810 <etharp_query>
 80117cc:	4603      	mov	r3, r0
 80117ce:	e00b      	b.n	80117e8 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80117d0:	68fb      	ldr	r3, [r7, #12]
 80117d2:	f103 0226 	add.w	r2, r3, #38	; 0x26
 80117d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80117da:	9300      	str	r3, [sp, #0]
 80117dc:	69fb      	ldr	r3, [r7, #28]
 80117de:	68b9      	ldr	r1, [r7, #8]
 80117e0:	68f8      	ldr	r0, [r7, #12]
 80117e2:	f001 fd45 	bl	8013270 <ethernet_output>
 80117e6:	4603      	mov	r3, r0
}
 80117e8:	4618      	mov	r0, r3
 80117ea:	3720      	adds	r7, #32
 80117ec:	46bd      	mov	sp, r7
 80117ee:	bd80      	pop	{r7, pc}
 80117f0:	08016b30 	.word	0x08016b30
 80117f4:	08016c80 	.word	0x08016c80
 80117f8:	08016ba8 	.word	0x08016ba8
 80117fc:	08016cd0 	.word	0x08016cd0
 8011800:	08016c70 	.word	0x08016c70
 8011804:	080172e8 	.word	0x080172e8
 8011808:	20008fa0 	.word	0x20008fa0
 801180c:	20008eb0 	.word	0x20008eb0

08011810 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8011810:	b580      	push	{r7, lr}
 8011812:	b08c      	sub	sp, #48	; 0x30
 8011814:	af02      	add	r7, sp, #8
 8011816:	60f8      	str	r0, [r7, #12]
 8011818:	60b9      	str	r1, [r7, #8]
 801181a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	3326      	adds	r3, #38	; 0x26
 8011820:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8011822:	23ff      	movs	r3, #255	; 0xff
 8011824:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8011828:	2300      	movs	r3, #0
 801182a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801182c:	68bb      	ldr	r3, [r7, #8]
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	68f9      	ldr	r1, [r7, #12]
 8011832:	4618      	mov	r0, r3
 8011834:	f000 fe0e 	bl	8012454 <ip4_addr_isbroadcast_u32>
 8011838:	4603      	mov	r3, r0
 801183a:	2b00      	cmp	r3, #0
 801183c:	d10c      	bne.n	8011858 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801183e:	68bb      	ldr	r3, [r7, #8]
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8011846:	2be0      	cmp	r3, #224	; 0xe0
 8011848:	d006      	beq.n	8011858 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801184a:	68bb      	ldr	r3, [r7, #8]
 801184c:	2b00      	cmp	r3, #0
 801184e:	d003      	beq.n	8011858 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8011850:	68bb      	ldr	r3, [r7, #8]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	2b00      	cmp	r3, #0
 8011856:	d102      	bne.n	801185e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8011858:	f06f 030f 	mvn.w	r3, #15
 801185c:	e101      	b.n	8011a62 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801185e:	68fa      	ldr	r2, [r7, #12]
 8011860:	2101      	movs	r1, #1
 8011862:	68b8      	ldr	r0, [r7, #8]
 8011864:	f7ff fb60 	bl	8010f28 <etharp_find_entry>
 8011868:	4603      	mov	r3, r0
 801186a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801186c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011870:	2b00      	cmp	r3, #0
 8011872:	da02      	bge.n	801187a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8011874:	8a7b      	ldrh	r3, [r7, #18]
 8011876:	b25b      	sxtb	r3, r3
 8011878:	e0f3      	b.n	8011a62 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801187a:	8a7b      	ldrh	r3, [r7, #18]
 801187c:	2b7e      	cmp	r3, #126	; 0x7e
 801187e:	d906      	bls.n	801188e <etharp_query+0x7e>
 8011880:	4b7a      	ldr	r3, [pc, #488]	; (8011a6c <etharp_query+0x25c>)
 8011882:	f240 32c1 	movw	r2, #961	; 0x3c1
 8011886:	497a      	ldr	r1, [pc, #488]	; (8011a70 <etharp_query+0x260>)
 8011888:	487a      	ldr	r0, [pc, #488]	; (8011a74 <etharp_query+0x264>)
 801188a:	f001 fd9d 	bl	80133c8 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801188e:	8a7b      	ldrh	r3, [r7, #18]
 8011890:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8011892:	7c7a      	ldrb	r2, [r7, #17]
 8011894:	4978      	ldr	r1, [pc, #480]	; (8011a78 <etharp_query+0x268>)
 8011896:	4613      	mov	r3, r2
 8011898:	005b      	lsls	r3, r3, #1
 801189a:	4413      	add	r3, r2
 801189c:	00db      	lsls	r3, r3, #3
 801189e:	440b      	add	r3, r1
 80118a0:	3314      	adds	r3, #20
 80118a2:	781b      	ldrb	r3, [r3, #0]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d115      	bne.n	80118d4 <etharp_query+0xc4>
    is_new_entry = 1;
 80118a8:	2301      	movs	r3, #1
 80118aa:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80118ac:	7c7a      	ldrb	r2, [r7, #17]
 80118ae:	4972      	ldr	r1, [pc, #456]	; (8011a78 <etharp_query+0x268>)
 80118b0:	4613      	mov	r3, r2
 80118b2:	005b      	lsls	r3, r3, #1
 80118b4:	4413      	add	r3, r2
 80118b6:	00db      	lsls	r3, r3, #3
 80118b8:	440b      	add	r3, r1
 80118ba:	3314      	adds	r3, #20
 80118bc:	2201      	movs	r2, #1
 80118be:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80118c0:	7c7a      	ldrb	r2, [r7, #17]
 80118c2:	496d      	ldr	r1, [pc, #436]	; (8011a78 <etharp_query+0x268>)
 80118c4:	4613      	mov	r3, r2
 80118c6:	005b      	lsls	r3, r3, #1
 80118c8:	4413      	add	r3, r2
 80118ca:	00db      	lsls	r3, r3, #3
 80118cc:	440b      	add	r3, r1
 80118ce:	3308      	adds	r3, #8
 80118d0:	68fa      	ldr	r2, [r7, #12]
 80118d2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80118d4:	7c7a      	ldrb	r2, [r7, #17]
 80118d6:	4968      	ldr	r1, [pc, #416]	; (8011a78 <etharp_query+0x268>)
 80118d8:	4613      	mov	r3, r2
 80118da:	005b      	lsls	r3, r3, #1
 80118dc:	4413      	add	r3, r2
 80118de:	00db      	lsls	r3, r3, #3
 80118e0:	440b      	add	r3, r1
 80118e2:	3314      	adds	r3, #20
 80118e4:	781b      	ldrb	r3, [r3, #0]
 80118e6:	2b01      	cmp	r3, #1
 80118e8:	d011      	beq.n	801190e <etharp_query+0xfe>
 80118ea:	7c7a      	ldrb	r2, [r7, #17]
 80118ec:	4962      	ldr	r1, [pc, #392]	; (8011a78 <etharp_query+0x268>)
 80118ee:	4613      	mov	r3, r2
 80118f0:	005b      	lsls	r3, r3, #1
 80118f2:	4413      	add	r3, r2
 80118f4:	00db      	lsls	r3, r3, #3
 80118f6:	440b      	add	r3, r1
 80118f8:	3314      	adds	r3, #20
 80118fa:	781b      	ldrb	r3, [r3, #0]
 80118fc:	2b01      	cmp	r3, #1
 80118fe:	d806      	bhi.n	801190e <etharp_query+0xfe>
 8011900:	4b5a      	ldr	r3, [pc, #360]	; (8011a6c <etharp_query+0x25c>)
 8011902:	f240 32cd 	movw	r2, #973	; 0x3cd
 8011906:	495d      	ldr	r1, [pc, #372]	; (8011a7c <etharp_query+0x26c>)
 8011908:	485a      	ldr	r0, [pc, #360]	; (8011a74 <etharp_query+0x264>)
 801190a:	f001 fd5d 	bl	80133c8 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801190e:	6a3b      	ldr	r3, [r7, #32]
 8011910:	2b00      	cmp	r3, #0
 8011912:	d102      	bne.n	801191a <etharp_query+0x10a>
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	2b00      	cmp	r3, #0
 8011918:	d10c      	bne.n	8011934 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801191a:	68b9      	ldr	r1, [r7, #8]
 801191c:	68f8      	ldr	r0, [r7, #12]
 801191e:	f000 f963 	bl	8011be8 <etharp_request>
 8011922:	4603      	mov	r3, r0
 8011924:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	2b00      	cmp	r3, #0
 801192c:	d102      	bne.n	8011934 <etharp_query+0x124>
      return result;
 801192e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011932:	e096      	b.n	8011a62 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	2b00      	cmp	r3, #0
 8011938:	d106      	bne.n	8011948 <etharp_query+0x138>
 801193a:	4b4c      	ldr	r3, [pc, #304]	; (8011a6c <etharp_query+0x25c>)
 801193c:	f240 32e1 	movw	r2, #993	; 0x3e1
 8011940:	494f      	ldr	r1, [pc, #316]	; (8011a80 <etharp_query+0x270>)
 8011942:	484c      	ldr	r0, [pc, #304]	; (8011a74 <etharp_query+0x264>)
 8011944:	f001 fd40 	bl	80133c8 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8011948:	7c7a      	ldrb	r2, [r7, #17]
 801194a:	494b      	ldr	r1, [pc, #300]	; (8011a78 <etharp_query+0x268>)
 801194c:	4613      	mov	r3, r2
 801194e:	005b      	lsls	r3, r3, #1
 8011950:	4413      	add	r3, r2
 8011952:	00db      	lsls	r3, r3, #3
 8011954:	440b      	add	r3, r1
 8011956:	3314      	adds	r3, #20
 8011958:	781b      	ldrb	r3, [r3, #0]
 801195a:	2b01      	cmp	r3, #1
 801195c:	d917      	bls.n	801198e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801195e:	4a49      	ldr	r2, [pc, #292]	; (8011a84 <etharp_query+0x274>)
 8011960:	7c7b      	ldrb	r3, [r7, #17]
 8011962:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8011964:	7c7a      	ldrb	r2, [r7, #17]
 8011966:	4613      	mov	r3, r2
 8011968:	005b      	lsls	r3, r3, #1
 801196a:	4413      	add	r3, r2
 801196c:	00db      	lsls	r3, r3, #3
 801196e:	3308      	adds	r3, #8
 8011970:	4a41      	ldr	r2, [pc, #260]	; (8011a78 <etharp_query+0x268>)
 8011972:	4413      	add	r3, r2
 8011974:	3304      	adds	r3, #4
 8011976:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801197a:	9200      	str	r2, [sp, #0]
 801197c:	697a      	ldr	r2, [r7, #20]
 801197e:	6879      	ldr	r1, [r7, #4]
 8011980:	68f8      	ldr	r0, [r7, #12]
 8011982:	f001 fc75 	bl	8013270 <ethernet_output>
 8011986:	4603      	mov	r3, r0
 8011988:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801198c:	e067      	b.n	8011a5e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801198e:	7c7a      	ldrb	r2, [r7, #17]
 8011990:	4939      	ldr	r1, [pc, #228]	; (8011a78 <etharp_query+0x268>)
 8011992:	4613      	mov	r3, r2
 8011994:	005b      	lsls	r3, r3, #1
 8011996:	4413      	add	r3, r2
 8011998:	00db      	lsls	r3, r3, #3
 801199a:	440b      	add	r3, r1
 801199c:	3314      	adds	r3, #20
 801199e:	781b      	ldrb	r3, [r3, #0]
 80119a0:	2b01      	cmp	r3, #1
 80119a2:	d15c      	bne.n	8011a5e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80119a4:	2300      	movs	r3, #0
 80119a6:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	61fb      	str	r3, [r7, #28]
    while (p) {
 80119ac:	e01c      	b.n	80119e8 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80119ae:	69fb      	ldr	r3, [r7, #28]
 80119b0:	895a      	ldrh	r2, [r3, #10]
 80119b2:	69fb      	ldr	r3, [r7, #28]
 80119b4:	891b      	ldrh	r3, [r3, #8]
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d10a      	bne.n	80119d0 <etharp_query+0x1c0>
 80119ba:	69fb      	ldr	r3, [r7, #28]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d006      	beq.n	80119d0 <etharp_query+0x1c0>
 80119c2:	4b2a      	ldr	r3, [pc, #168]	; (8011a6c <etharp_query+0x25c>)
 80119c4:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80119c8:	492f      	ldr	r1, [pc, #188]	; (8011a88 <etharp_query+0x278>)
 80119ca:	482a      	ldr	r0, [pc, #168]	; (8011a74 <etharp_query+0x264>)
 80119cc:	f001 fcfc 	bl	80133c8 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80119d0:	69fb      	ldr	r3, [r7, #28]
 80119d2:	7b1b      	ldrb	r3, [r3, #12]
 80119d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d002      	beq.n	80119e2 <etharp_query+0x1d2>
        copy_needed = 1;
 80119dc:	2301      	movs	r3, #1
 80119de:	61bb      	str	r3, [r7, #24]
        break;
 80119e0:	e005      	b.n	80119ee <etharp_query+0x1de>
      }
      p = p->next;
 80119e2:	69fb      	ldr	r3, [r7, #28]
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	61fb      	str	r3, [r7, #28]
    while (p) {
 80119e8:	69fb      	ldr	r3, [r7, #28]
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d1df      	bne.n	80119ae <etharp_query+0x19e>
    }
    if (copy_needed) {
 80119ee:	69bb      	ldr	r3, [r7, #24]
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d007      	beq.n	8011a04 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80119f4:	687a      	ldr	r2, [r7, #4]
 80119f6:	f44f 7120 	mov.w	r1, #640	; 0x280
 80119fa:	200e      	movs	r0, #14
 80119fc:	f7f9 f96e 	bl	800acdc <pbuf_clone>
 8011a00:	61f8      	str	r0, [r7, #28]
 8011a02:	e004      	b.n	8011a0e <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8011a08:	69f8      	ldr	r0, [r7, #28]
 8011a0a:	f7f8 ff09 	bl	800a820 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8011a0e:	69fb      	ldr	r3, [r7, #28]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d021      	beq.n	8011a58 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8011a14:	7c7a      	ldrb	r2, [r7, #17]
 8011a16:	4918      	ldr	r1, [pc, #96]	; (8011a78 <etharp_query+0x268>)
 8011a18:	4613      	mov	r3, r2
 8011a1a:	005b      	lsls	r3, r3, #1
 8011a1c:	4413      	add	r3, r2
 8011a1e:	00db      	lsls	r3, r3, #3
 8011a20:	440b      	add	r3, r1
 8011a22:	681b      	ldr	r3, [r3, #0]
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d00a      	beq.n	8011a3e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8011a28:	7c7a      	ldrb	r2, [r7, #17]
 8011a2a:	4913      	ldr	r1, [pc, #76]	; (8011a78 <etharp_query+0x268>)
 8011a2c:	4613      	mov	r3, r2
 8011a2e:	005b      	lsls	r3, r3, #1
 8011a30:	4413      	add	r3, r2
 8011a32:	00db      	lsls	r3, r3, #3
 8011a34:	440b      	add	r3, r1
 8011a36:	681b      	ldr	r3, [r3, #0]
 8011a38:	4618      	mov	r0, r3
 8011a3a:	f7f8 fe51 	bl	800a6e0 <pbuf_free>
      }
      arp_table[i].q = p;
 8011a3e:	7c7a      	ldrb	r2, [r7, #17]
 8011a40:	490d      	ldr	r1, [pc, #52]	; (8011a78 <etharp_query+0x268>)
 8011a42:	4613      	mov	r3, r2
 8011a44:	005b      	lsls	r3, r3, #1
 8011a46:	4413      	add	r3, r2
 8011a48:	00db      	lsls	r3, r3, #3
 8011a4a:	440b      	add	r3, r1
 8011a4c:	69fa      	ldr	r2, [r7, #28]
 8011a4e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8011a50:	2300      	movs	r3, #0
 8011a52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011a56:	e002      	b.n	8011a5e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8011a58:	23ff      	movs	r3, #255	; 0xff
 8011a5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 8011a5e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8011a62:	4618      	mov	r0, r3
 8011a64:	3728      	adds	r7, #40	; 0x28
 8011a66:	46bd      	mov	sp, r7
 8011a68:	bd80      	pop	{r7, pc}
 8011a6a:	bf00      	nop
 8011a6c:	08016b30 	.word	0x08016b30
 8011a70:	08016cdc 	.word	0x08016cdc
 8011a74:	08016ba8 	.word	0x08016ba8
 8011a78:	20008eb0 	.word	0x20008eb0
 8011a7c:	08016cec 	.word	0x08016cec
 8011a80:	08016cd0 	.word	0x08016cd0
 8011a84:	20008fa0 	.word	0x20008fa0
 8011a88:	08016d14 	.word	0x08016d14

08011a8c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b08a      	sub	sp, #40	; 0x28
 8011a90:	af02      	add	r7, sp, #8
 8011a92:	60f8      	str	r0, [r7, #12]
 8011a94:	60b9      	str	r1, [r7, #8]
 8011a96:	607a      	str	r2, [r7, #4]
 8011a98:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d106      	bne.n	8011ab2 <etharp_raw+0x26>
 8011aa4:	4b3a      	ldr	r3, [pc, #232]	; (8011b90 <etharp_raw+0x104>)
 8011aa6:	f240 4257 	movw	r2, #1111	; 0x457
 8011aaa:	493a      	ldr	r1, [pc, #232]	; (8011b94 <etharp_raw+0x108>)
 8011aac:	483a      	ldr	r0, [pc, #232]	; (8011b98 <etharp_raw+0x10c>)
 8011aae:	f001 fc8b 	bl	80133c8 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8011ab2:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011ab6:	211c      	movs	r1, #28
 8011ab8:	200e      	movs	r0, #14
 8011aba:	f7f8 fb2d 	bl	800a118 <pbuf_alloc>
 8011abe:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8011ac0:	69bb      	ldr	r3, [r7, #24]
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d102      	bne.n	8011acc <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8011ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8011aca:	e05d      	b.n	8011b88 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8011acc:	69bb      	ldr	r3, [r7, #24]
 8011ace:	895b      	ldrh	r3, [r3, #10]
 8011ad0:	2b1b      	cmp	r3, #27
 8011ad2:	d806      	bhi.n	8011ae2 <etharp_raw+0x56>
 8011ad4:	4b2e      	ldr	r3, [pc, #184]	; (8011b90 <etharp_raw+0x104>)
 8011ad6:	f240 4262 	movw	r2, #1122	; 0x462
 8011ada:	4930      	ldr	r1, [pc, #192]	; (8011b9c <etharp_raw+0x110>)
 8011adc:	482e      	ldr	r0, [pc, #184]	; (8011b98 <etharp_raw+0x10c>)
 8011ade:	f001 fc73 	bl	80133c8 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8011ae2:	69bb      	ldr	r3, [r7, #24]
 8011ae4:	685b      	ldr	r3, [r3, #4]
 8011ae6:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8011ae8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011aea:	4618      	mov	r0, r3
 8011aec:	f7f7 fb44 	bl	8009178 <lwip_htons>
 8011af0:	4603      	mov	r3, r0
 8011af2:	461a      	mov	r2, r3
 8011af4:	697b      	ldr	r3, [r7, #20]
 8011af6:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8011af8:	68fb      	ldr	r3, [r7, #12]
 8011afa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8011afe:	2b06      	cmp	r3, #6
 8011b00:	d006      	beq.n	8011b10 <etharp_raw+0x84>
 8011b02:	4b23      	ldr	r3, [pc, #140]	; (8011b90 <etharp_raw+0x104>)
 8011b04:	f240 4269 	movw	r2, #1129	; 0x469
 8011b08:	4925      	ldr	r1, [pc, #148]	; (8011ba0 <etharp_raw+0x114>)
 8011b0a:	4823      	ldr	r0, [pc, #140]	; (8011b98 <etharp_raw+0x10c>)
 8011b0c:	f001 fc5c 	bl	80133c8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8011b10:	697b      	ldr	r3, [r7, #20]
 8011b12:	3308      	adds	r3, #8
 8011b14:	2206      	movs	r2, #6
 8011b16:	6839      	ldr	r1, [r7, #0]
 8011b18:	4618      	mov	r0, r3
 8011b1a:	f001 fc25 	bl	8013368 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8011b1e:	697b      	ldr	r3, [r7, #20]
 8011b20:	3312      	adds	r3, #18
 8011b22:	2206      	movs	r2, #6
 8011b24:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011b26:	4618      	mov	r0, r3
 8011b28:	f001 fc1e 	bl	8013368 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8011b2c:	697b      	ldr	r3, [r7, #20]
 8011b2e:	330e      	adds	r3, #14
 8011b30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011b32:	6812      	ldr	r2, [r2, #0]
 8011b34:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8011b36:	697b      	ldr	r3, [r7, #20]
 8011b38:	3318      	adds	r3, #24
 8011b3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011b3c:	6812      	ldr	r2, [r2, #0]
 8011b3e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8011b40:	697b      	ldr	r3, [r7, #20]
 8011b42:	2200      	movs	r2, #0
 8011b44:	701a      	strb	r2, [r3, #0]
 8011b46:	2200      	movs	r2, #0
 8011b48:	f042 0201 	orr.w	r2, r2, #1
 8011b4c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8011b4e:	697b      	ldr	r3, [r7, #20]
 8011b50:	2200      	movs	r2, #0
 8011b52:	f042 0208 	orr.w	r2, r2, #8
 8011b56:	709a      	strb	r2, [r3, #2]
 8011b58:	2200      	movs	r2, #0
 8011b5a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8011b5c:	697b      	ldr	r3, [r7, #20]
 8011b5e:	2206      	movs	r2, #6
 8011b60:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8011b62:	697b      	ldr	r3, [r7, #20]
 8011b64:	2204      	movs	r2, #4
 8011b66:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8011b68:	f640 0306 	movw	r3, #2054	; 0x806
 8011b6c:	9300      	str	r3, [sp, #0]
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	68ba      	ldr	r2, [r7, #8]
 8011b72:	69b9      	ldr	r1, [r7, #24]
 8011b74:	68f8      	ldr	r0, [r7, #12]
 8011b76:	f001 fb7b 	bl	8013270 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8011b7a:	69b8      	ldr	r0, [r7, #24]
 8011b7c:	f7f8 fdb0 	bl	800a6e0 <pbuf_free>
  p = NULL;
 8011b80:	2300      	movs	r3, #0
 8011b82:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8011b84:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8011b88:	4618      	mov	r0, r3
 8011b8a:	3720      	adds	r7, #32
 8011b8c:	46bd      	mov	sp, r7
 8011b8e:	bd80      	pop	{r7, pc}
 8011b90:	08016b30 	.word	0x08016b30
 8011b94:	08016c80 	.word	0x08016c80
 8011b98:	08016ba8 	.word	0x08016ba8
 8011b9c:	08016d30 	.word	0x08016d30
 8011ba0:	08016d64 	.word	0x08016d64

08011ba4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8011ba4:	b580      	push	{r7, lr}
 8011ba6:	b088      	sub	sp, #32
 8011ba8:	af04      	add	r7, sp, #16
 8011baa:	60f8      	str	r0, [r7, #12]
 8011bac:	60b9      	str	r1, [r7, #8]
 8011bae:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011bb0:	68fb      	ldr	r3, [r7, #12]
 8011bb2:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8011bc0:	2201      	movs	r2, #1
 8011bc2:	9203      	str	r2, [sp, #12]
 8011bc4:	68ba      	ldr	r2, [r7, #8]
 8011bc6:	9202      	str	r2, [sp, #8]
 8011bc8:	4a06      	ldr	r2, [pc, #24]	; (8011be4 <etharp_request_dst+0x40>)
 8011bca:	9201      	str	r2, [sp, #4]
 8011bcc:	9300      	str	r3, [sp, #0]
 8011bce:	4603      	mov	r3, r0
 8011bd0:	687a      	ldr	r2, [r7, #4]
 8011bd2:	68f8      	ldr	r0, [r7, #12]
 8011bd4:	f7ff ff5a 	bl	8011a8c <etharp_raw>
 8011bd8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8011bda:	4618      	mov	r0, r3
 8011bdc:	3710      	adds	r7, #16
 8011bde:	46bd      	mov	sp, r7
 8011be0:	bd80      	pop	{r7, pc}
 8011be2:	bf00      	nop
 8011be4:	080172f0 	.word	0x080172f0

08011be8 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8011be8:	b580      	push	{r7, lr}
 8011bea:	b082      	sub	sp, #8
 8011bec:	af00      	add	r7, sp, #0
 8011bee:	6078      	str	r0, [r7, #4]
 8011bf0:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8011bf2:	4a05      	ldr	r2, [pc, #20]	; (8011c08 <etharp_request+0x20>)
 8011bf4:	6839      	ldr	r1, [r7, #0]
 8011bf6:	6878      	ldr	r0, [r7, #4]
 8011bf8:	f7ff ffd4 	bl	8011ba4 <etharp_request_dst>
 8011bfc:	4603      	mov	r3, r0
}
 8011bfe:	4618      	mov	r0, r3
 8011c00:	3708      	adds	r7, #8
 8011c02:	46bd      	mov	sp, r7
 8011c04:	bd80      	pop	{r7, pc}
 8011c06:	bf00      	nop
 8011c08:	080172e8 	.word	0x080172e8

08011c0c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8011c0c:	b580      	push	{r7, lr}
 8011c0e:	b08e      	sub	sp, #56	; 0x38
 8011c10:	af04      	add	r7, sp, #16
 8011c12:	6078      	str	r0, [r7, #4]
 8011c14:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8011c16:	4b79      	ldr	r3, [pc, #484]	; (8011dfc <icmp_input+0x1f0>)
 8011c18:	689b      	ldr	r3, [r3, #8]
 8011c1a:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8011c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c1e:	781b      	ldrb	r3, [r3, #0]
 8011c20:	f003 030f 	and.w	r3, r3, #15
 8011c24:	b2db      	uxtb	r3, r3
 8011c26:	009b      	lsls	r3, r3, #2
 8011c28:	b2db      	uxtb	r3, r3
 8011c2a:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8011c2c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011c2e:	2b13      	cmp	r3, #19
 8011c30:	f240 80cd 	bls.w	8011dce <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	895b      	ldrh	r3, [r3, #10]
 8011c38:	2b03      	cmp	r3, #3
 8011c3a:	f240 80ca 	bls.w	8011dd2 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	685b      	ldr	r3, [r3, #4]
 8011c42:	781b      	ldrb	r3, [r3, #0]
 8011c44:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8011c48:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	f000 80b7 	beq.w	8011dc0 <icmp_input+0x1b4>
 8011c52:	2b08      	cmp	r3, #8
 8011c54:	f040 80b7 	bne.w	8011dc6 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8011c58:	4b69      	ldr	r3, [pc, #420]	; (8011e00 <icmp_input+0x1f4>)
 8011c5a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011c5c:	4b67      	ldr	r3, [pc, #412]	; (8011dfc <icmp_input+0x1f0>)
 8011c5e:	695b      	ldr	r3, [r3, #20]
 8011c60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011c64:	2be0      	cmp	r3, #224	; 0xe0
 8011c66:	f000 80bb 	beq.w	8011de0 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8011c6a:	4b64      	ldr	r3, [pc, #400]	; (8011dfc <icmp_input+0x1f0>)
 8011c6c:	695b      	ldr	r3, [r3, #20]
 8011c6e:	4a63      	ldr	r2, [pc, #396]	; (8011dfc <icmp_input+0x1f0>)
 8011c70:	6812      	ldr	r2, [r2, #0]
 8011c72:	4611      	mov	r1, r2
 8011c74:	4618      	mov	r0, r3
 8011c76:	f000 fbed 	bl	8012454 <ip4_addr_isbroadcast_u32>
 8011c7a:	4603      	mov	r3, r0
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	f040 80b1 	bne.w	8011de4 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	891b      	ldrh	r3, [r3, #8]
 8011c86:	2b07      	cmp	r3, #7
 8011c88:	f240 80a5 	bls.w	8011dd6 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8011c8c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011c8e:	330e      	adds	r3, #14
 8011c90:	4619      	mov	r1, r3
 8011c92:	6878      	ldr	r0, [r7, #4]
 8011c94:	f7f8 fc8e 	bl	800a5b4 <pbuf_add_header>
 8011c98:	4603      	mov	r3, r0
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d04b      	beq.n	8011d36 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	891a      	ldrh	r2, [r3, #8]
 8011ca2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011ca4:	4413      	add	r3, r2
 8011ca6:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8011ca8:	687b      	ldr	r3, [r7, #4]
 8011caa:	891b      	ldrh	r3, [r3, #8]
 8011cac:	8b7a      	ldrh	r2, [r7, #26]
 8011cae:	429a      	cmp	r2, r3
 8011cb0:	f0c0 809a 	bcc.w	8011de8 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8011cb4:	8b7b      	ldrh	r3, [r7, #26]
 8011cb6:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011cba:	4619      	mov	r1, r3
 8011cbc:	200e      	movs	r0, #14
 8011cbe:	f7f8 fa2b 	bl	800a118 <pbuf_alloc>
 8011cc2:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8011cc4:	697b      	ldr	r3, [r7, #20]
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	f000 8090 	beq.w	8011dec <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8011ccc:	697b      	ldr	r3, [r7, #20]
 8011cce:	895b      	ldrh	r3, [r3, #10]
 8011cd0:	461a      	mov	r2, r3
 8011cd2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011cd4:	3308      	adds	r3, #8
 8011cd6:	429a      	cmp	r2, r3
 8011cd8:	d203      	bcs.n	8011ce2 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8011cda:	6978      	ldr	r0, [r7, #20]
 8011cdc:	f7f8 fd00 	bl	800a6e0 <pbuf_free>
          goto icmperr;
 8011ce0:	e085      	b.n	8011dee <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8011ce2:	697b      	ldr	r3, [r7, #20]
 8011ce4:	685b      	ldr	r3, [r3, #4]
 8011ce6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8011ce8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011cea:	4618      	mov	r0, r3
 8011cec:	f001 fb3c 	bl	8013368 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8011cf0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011cf2:	4619      	mov	r1, r3
 8011cf4:	6978      	ldr	r0, [r7, #20]
 8011cf6:	f7f8 fc6d 	bl	800a5d4 <pbuf_remove_header>
 8011cfa:	4603      	mov	r3, r0
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d009      	beq.n	8011d14 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8011d00:	4b40      	ldr	r3, [pc, #256]	; (8011e04 <icmp_input+0x1f8>)
 8011d02:	22b6      	movs	r2, #182	; 0xb6
 8011d04:	4940      	ldr	r1, [pc, #256]	; (8011e08 <icmp_input+0x1fc>)
 8011d06:	4841      	ldr	r0, [pc, #260]	; (8011e0c <icmp_input+0x200>)
 8011d08:	f001 fb5e 	bl	80133c8 <iprintf>
          pbuf_free(r);
 8011d0c:	6978      	ldr	r0, [r7, #20]
 8011d0e:	f7f8 fce7 	bl	800a6e0 <pbuf_free>
          goto icmperr;
 8011d12:	e06c      	b.n	8011dee <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8011d14:	6879      	ldr	r1, [r7, #4]
 8011d16:	6978      	ldr	r0, [r7, #20]
 8011d18:	f7f8 fe0a 	bl	800a930 <pbuf_copy>
 8011d1c:	4603      	mov	r3, r0
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d003      	beq.n	8011d2a <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8011d22:	6978      	ldr	r0, [r7, #20]
 8011d24:	f7f8 fcdc 	bl	800a6e0 <pbuf_free>
          goto icmperr;
 8011d28:	e061      	b.n	8011dee <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8011d2a:	6878      	ldr	r0, [r7, #4]
 8011d2c:	f7f8 fcd8 	bl	800a6e0 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8011d30:	697b      	ldr	r3, [r7, #20]
 8011d32:	607b      	str	r3, [r7, #4]
 8011d34:	e00f      	b.n	8011d56 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8011d36:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011d38:	330e      	adds	r3, #14
 8011d3a:	4619      	mov	r1, r3
 8011d3c:	6878      	ldr	r0, [r7, #4]
 8011d3e:	f7f8 fc49 	bl	800a5d4 <pbuf_remove_header>
 8011d42:	4603      	mov	r3, r0
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	d006      	beq.n	8011d56 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8011d48:	4b2e      	ldr	r3, [pc, #184]	; (8011e04 <icmp_input+0x1f8>)
 8011d4a:	22c7      	movs	r2, #199	; 0xc7
 8011d4c:	4930      	ldr	r1, [pc, #192]	; (8011e10 <icmp_input+0x204>)
 8011d4e:	482f      	ldr	r0, [pc, #188]	; (8011e0c <icmp_input+0x200>)
 8011d50:	f001 fb3a 	bl	80133c8 <iprintf>
          goto icmperr;
 8011d54:	e04b      	b.n	8011dee <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	685b      	ldr	r3, [r3, #4]
 8011d5a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8011d5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011d5e:	4619      	mov	r1, r3
 8011d60:	6878      	ldr	r0, [r7, #4]
 8011d62:	f7f8 fc27 	bl	800a5b4 <pbuf_add_header>
 8011d66:	4603      	mov	r3, r0
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d12b      	bne.n	8011dc4 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	685b      	ldr	r3, [r3, #4]
 8011d70:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8011d72:	69fb      	ldr	r3, [r7, #28]
 8011d74:	681a      	ldr	r2, [r3, #0]
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8011d7a:	4b20      	ldr	r3, [pc, #128]	; (8011dfc <icmp_input+0x1f0>)
 8011d7c:	691a      	ldr	r2, [r3, #16]
 8011d7e:	68fb      	ldr	r3, [r7, #12]
 8011d80:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8011d82:	693b      	ldr	r3, [r7, #16]
 8011d84:	2200      	movs	r2, #0
 8011d86:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8011d88:	693b      	ldr	r3, [r7, #16]
 8011d8a:	2200      	movs	r2, #0
 8011d8c:	709a      	strb	r2, [r3, #2]
 8011d8e:	2200      	movs	r2, #0
 8011d90:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8011d92:	68fb      	ldr	r3, [r7, #12]
 8011d94:	22ff      	movs	r2, #255	; 0xff
 8011d96:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	2200      	movs	r2, #0
 8011d9c:	729a      	strb	r2, [r3, #10]
 8011d9e:	2200      	movs	r2, #0
 8011da0:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8011da2:	683b      	ldr	r3, [r7, #0]
 8011da4:	9302      	str	r3, [sp, #8]
 8011da6:	2301      	movs	r3, #1
 8011da8:	9301      	str	r3, [sp, #4]
 8011daa:	2300      	movs	r3, #0
 8011dac:	9300      	str	r3, [sp, #0]
 8011dae:	23ff      	movs	r3, #255	; 0xff
 8011db0:	2200      	movs	r2, #0
 8011db2:	69f9      	ldr	r1, [r7, #28]
 8011db4:	6878      	ldr	r0, [r7, #4]
 8011db6:	f000 fa75 	bl	80122a4 <ip4_output_if>
 8011dba:	4603      	mov	r3, r0
 8011dbc:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8011dbe:	e001      	b.n	8011dc4 <icmp_input+0x1b8>
      break;
 8011dc0:	bf00      	nop
 8011dc2:	e000      	b.n	8011dc6 <icmp_input+0x1ba>
      break;
 8011dc4:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8011dc6:	6878      	ldr	r0, [r7, #4]
 8011dc8:	f7f8 fc8a 	bl	800a6e0 <pbuf_free>
  return;
 8011dcc:	e013      	b.n	8011df6 <icmp_input+0x1ea>
    goto lenerr;
 8011dce:	bf00      	nop
 8011dd0:	e002      	b.n	8011dd8 <icmp_input+0x1cc>
    goto lenerr;
 8011dd2:	bf00      	nop
 8011dd4:	e000      	b.n	8011dd8 <icmp_input+0x1cc>
        goto lenerr;
 8011dd6:	bf00      	nop
lenerr:
  pbuf_free(p);
 8011dd8:	6878      	ldr	r0, [r7, #4]
 8011dda:	f7f8 fc81 	bl	800a6e0 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8011dde:	e00a      	b.n	8011df6 <icmp_input+0x1ea>
        goto icmperr;
 8011de0:	bf00      	nop
 8011de2:	e004      	b.n	8011dee <icmp_input+0x1e2>
        goto icmperr;
 8011de4:	bf00      	nop
 8011de6:	e002      	b.n	8011dee <icmp_input+0x1e2>
          goto icmperr;
 8011de8:	bf00      	nop
 8011dea:	e000      	b.n	8011dee <icmp_input+0x1e2>
          goto icmperr;
 8011dec:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8011dee:	6878      	ldr	r0, [r7, #4]
 8011df0:	f7f8 fc76 	bl	800a6e0 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8011df4:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8011df6:	3728      	adds	r7, #40	; 0x28
 8011df8:	46bd      	mov	sp, r7
 8011dfa:	bd80      	pop	{r7, pc}
 8011dfc:	20003720 	.word	0x20003720
 8011e00:	20003734 	.word	0x20003734
 8011e04:	08016da8 	.word	0x08016da8
 8011e08:	08016de0 	.word	0x08016de0
 8011e0c:	08016e18 	.word	0x08016e18
 8011e10:	08016e40 	.word	0x08016e40

08011e14 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8011e14:	b580      	push	{r7, lr}
 8011e16:	b082      	sub	sp, #8
 8011e18:	af00      	add	r7, sp, #0
 8011e1a:	6078      	str	r0, [r7, #4]
 8011e1c:	460b      	mov	r3, r1
 8011e1e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8011e20:	78fb      	ldrb	r3, [r7, #3]
 8011e22:	461a      	mov	r2, r3
 8011e24:	2103      	movs	r1, #3
 8011e26:	6878      	ldr	r0, [r7, #4]
 8011e28:	f000 f814 	bl	8011e54 <icmp_send_response>
}
 8011e2c:	bf00      	nop
 8011e2e:	3708      	adds	r7, #8
 8011e30:	46bd      	mov	sp, r7
 8011e32:	bd80      	pop	{r7, pc}

08011e34 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8011e34:	b580      	push	{r7, lr}
 8011e36:	b082      	sub	sp, #8
 8011e38:	af00      	add	r7, sp, #0
 8011e3a:	6078      	str	r0, [r7, #4]
 8011e3c:	460b      	mov	r3, r1
 8011e3e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8011e40:	78fb      	ldrb	r3, [r7, #3]
 8011e42:	461a      	mov	r2, r3
 8011e44:	210b      	movs	r1, #11
 8011e46:	6878      	ldr	r0, [r7, #4]
 8011e48:	f000 f804 	bl	8011e54 <icmp_send_response>
}
 8011e4c:	bf00      	nop
 8011e4e:	3708      	adds	r7, #8
 8011e50:	46bd      	mov	sp, r7
 8011e52:	bd80      	pop	{r7, pc}

08011e54 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8011e54:	b580      	push	{r7, lr}
 8011e56:	b08c      	sub	sp, #48	; 0x30
 8011e58:	af04      	add	r7, sp, #16
 8011e5a:	6078      	str	r0, [r7, #4]
 8011e5c:	460b      	mov	r3, r1
 8011e5e:	70fb      	strb	r3, [r7, #3]
 8011e60:	4613      	mov	r3, r2
 8011e62:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8011e64:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011e68:	2124      	movs	r1, #36	; 0x24
 8011e6a:	2022      	movs	r0, #34	; 0x22
 8011e6c:	f7f8 f954 	bl	800a118 <pbuf_alloc>
 8011e70:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8011e72:	69fb      	ldr	r3, [r7, #28]
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	d04c      	beq.n	8011f12 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8011e78:	69fb      	ldr	r3, [r7, #28]
 8011e7a:	895b      	ldrh	r3, [r3, #10]
 8011e7c:	2b23      	cmp	r3, #35	; 0x23
 8011e7e:	d806      	bhi.n	8011e8e <icmp_send_response+0x3a>
 8011e80:	4b26      	ldr	r3, [pc, #152]	; (8011f1c <icmp_send_response+0xc8>)
 8011e82:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8011e86:	4926      	ldr	r1, [pc, #152]	; (8011f20 <icmp_send_response+0xcc>)
 8011e88:	4826      	ldr	r0, [pc, #152]	; (8011f24 <icmp_send_response+0xd0>)
 8011e8a:	f001 fa9d 	bl	80133c8 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	685b      	ldr	r3, [r3, #4]
 8011e92:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8011e94:	69fb      	ldr	r3, [r7, #28]
 8011e96:	685b      	ldr	r3, [r3, #4]
 8011e98:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8011e9a:	697b      	ldr	r3, [r7, #20]
 8011e9c:	78fa      	ldrb	r2, [r7, #3]
 8011e9e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8011ea0:	697b      	ldr	r3, [r7, #20]
 8011ea2:	78ba      	ldrb	r2, [r7, #2]
 8011ea4:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8011ea6:	697b      	ldr	r3, [r7, #20]
 8011ea8:	2200      	movs	r2, #0
 8011eaa:	711a      	strb	r2, [r3, #4]
 8011eac:	2200      	movs	r2, #0
 8011eae:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8011eb0:	697b      	ldr	r3, [r7, #20]
 8011eb2:	2200      	movs	r2, #0
 8011eb4:	719a      	strb	r2, [r3, #6]
 8011eb6:	2200      	movs	r2, #0
 8011eb8:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8011eba:	69fb      	ldr	r3, [r7, #28]
 8011ebc:	685b      	ldr	r3, [r3, #4]
 8011ebe:	f103 0008 	add.w	r0, r3, #8
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	685b      	ldr	r3, [r3, #4]
 8011ec6:	221c      	movs	r2, #28
 8011ec8:	4619      	mov	r1, r3
 8011eca:	f001 fa4d 	bl	8013368 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8011ece:	69bb      	ldr	r3, [r7, #24]
 8011ed0:	68db      	ldr	r3, [r3, #12]
 8011ed2:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8011ed4:	f107 030c 	add.w	r3, r7, #12
 8011ed8:	4618      	mov	r0, r3
 8011eda:	f000 f825 	bl	8011f28 <ip4_route>
 8011ede:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8011ee0:	693b      	ldr	r3, [r7, #16]
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d011      	beq.n	8011f0a <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8011ee6:	697b      	ldr	r3, [r7, #20]
 8011ee8:	2200      	movs	r2, #0
 8011eea:	709a      	strb	r2, [r3, #2]
 8011eec:	2200      	movs	r2, #0
 8011eee:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8011ef0:	f107 020c 	add.w	r2, r7, #12
 8011ef4:	693b      	ldr	r3, [r7, #16]
 8011ef6:	9302      	str	r3, [sp, #8]
 8011ef8:	2301      	movs	r3, #1
 8011efa:	9301      	str	r3, [sp, #4]
 8011efc:	2300      	movs	r3, #0
 8011efe:	9300      	str	r3, [sp, #0]
 8011f00:	23ff      	movs	r3, #255	; 0xff
 8011f02:	2100      	movs	r1, #0
 8011f04:	69f8      	ldr	r0, [r7, #28]
 8011f06:	f000 f9cd 	bl	80122a4 <ip4_output_if>
  }
  pbuf_free(q);
 8011f0a:	69f8      	ldr	r0, [r7, #28]
 8011f0c:	f7f8 fbe8 	bl	800a6e0 <pbuf_free>
 8011f10:	e000      	b.n	8011f14 <icmp_send_response+0xc0>
    return;
 8011f12:	bf00      	nop
}
 8011f14:	3720      	adds	r7, #32
 8011f16:	46bd      	mov	sp, r7
 8011f18:	bd80      	pop	{r7, pc}
 8011f1a:	bf00      	nop
 8011f1c:	08016da8 	.word	0x08016da8
 8011f20:	08016e74 	.word	0x08016e74
 8011f24:	08016e18 	.word	0x08016e18

08011f28 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8011f28:	b480      	push	{r7}
 8011f2a:	b085      	sub	sp, #20
 8011f2c:	af00      	add	r7, sp, #0
 8011f2e:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8011f30:	4b33      	ldr	r3, [pc, #204]	; (8012000 <ip4_route+0xd8>)
 8011f32:	681b      	ldr	r3, [r3, #0]
 8011f34:	60fb      	str	r3, [r7, #12]
 8011f36:	e036      	b.n	8011fa6 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011f38:	68fb      	ldr	r3, [r7, #12]
 8011f3a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011f3e:	f003 0301 	and.w	r3, r3, #1
 8011f42:	b2db      	uxtb	r3, r3
 8011f44:	2b00      	cmp	r3, #0
 8011f46:	d02b      	beq.n	8011fa0 <ip4_route+0x78>
 8011f48:	68fb      	ldr	r3, [r7, #12]
 8011f4a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011f4e:	089b      	lsrs	r3, r3, #2
 8011f50:	f003 0301 	and.w	r3, r3, #1
 8011f54:	b2db      	uxtb	r3, r3
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d022      	beq.n	8011fa0 <ip4_route+0x78>
 8011f5a:	68fb      	ldr	r3, [r7, #12]
 8011f5c:	3304      	adds	r3, #4
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d01d      	beq.n	8011fa0 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	681a      	ldr	r2, [r3, #0]
 8011f68:	68fb      	ldr	r3, [r7, #12]
 8011f6a:	3304      	adds	r3, #4
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	405a      	eors	r2, r3
 8011f70:	68fb      	ldr	r3, [r7, #12]
 8011f72:	3308      	adds	r3, #8
 8011f74:	681b      	ldr	r3, [r3, #0]
 8011f76:	4013      	ands	r3, r2
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d101      	bne.n	8011f80 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8011f7c:	68fb      	ldr	r3, [r7, #12]
 8011f7e:	e038      	b.n	8011ff2 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011f86:	f003 0302 	and.w	r3, r3, #2
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d108      	bne.n	8011fa0 <ip4_route+0x78>
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	681a      	ldr	r2, [r3, #0]
 8011f92:	68fb      	ldr	r3, [r7, #12]
 8011f94:	330c      	adds	r3, #12
 8011f96:	681b      	ldr	r3, [r3, #0]
 8011f98:	429a      	cmp	r2, r3
 8011f9a:	d101      	bne.n	8011fa0 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8011f9c:	68fb      	ldr	r3, [r7, #12]
 8011f9e:	e028      	b.n	8011ff2 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8011fa0:	68fb      	ldr	r3, [r7, #12]
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	60fb      	str	r3, [r7, #12]
 8011fa6:	68fb      	ldr	r3, [r7, #12]
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	d1c5      	bne.n	8011f38 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8011fac:	4b15      	ldr	r3, [pc, #84]	; (8012004 <ip4_route+0xdc>)
 8011fae:	681b      	ldr	r3, [r3, #0]
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d01a      	beq.n	8011fea <ip4_route+0xc2>
 8011fb4:	4b13      	ldr	r3, [pc, #76]	; (8012004 <ip4_route+0xdc>)
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011fbc:	f003 0301 	and.w	r3, r3, #1
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d012      	beq.n	8011fea <ip4_route+0xc2>
 8011fc4:	4b0f      	ldr	r3, [pc, #60]	; (8012004 <ip4_route+0xdc>)
 8011fc6:	681b      	ldr	r3, [r3, #0]
 8011fc8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011fcc:	f003 0304 	and.w	r3, r3, #4
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d00a      	beq.n	8011fea <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8011fd4:	4b0b      	ldr	r3, [pc, #44]	; (8012004 <ip4_route+0xdc>)
 8011fd6:	681b      	ldr	r3, [r3, #0]
 8011fd8:	3304      	adds	r3, #4
 8011fda:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d004      	beq.n	8011fea <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	b2db      	uxtb	r3, r3
 8011fe6:	2b7f      	cmp	r3, #127	; 0x7f
 8011fe8:	d101      	bne.n	8011fee <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8011fea:	2300      	movs	r3, #0
 8011fec:	e001      	b.n	8011ff2 <ip4_route+0xca>
  }

  return netif_default;
 8011fee:	4b05      	ldr	r3, [pc, #20]	; (8012004 <ip4_route+0xdc>)
 8011ff0:	681b      	ldr	r3, [r3, #0]
}
 8011ff2:	4618      	mov	r0, r3
 8011ff4:	3714      	adds	r7, #20
 8011ff6:	46bd      	mov	sp, r7
 8011ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ffc:	4770      	bx	lr
 8011ffe:	bf00      	nop
 8012000:	20008e44 	.word	0x20008e44
 8012004:	20008e48 	.word	0x20008e48

08012008 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8012008:	b580      	push	{r7, lr}
 801200a:	b082      	sub	sp, #8
 801200c:	af00      	add	r7, sp, #0
 801200e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012016:	f003 0301 	and.w	r3, r3, #1
 801201a:	b2db      	uxtb	r3, r3
 801201c:	2b00      	cmp	r3, #0
 801201e:	d016      	beq.n	801204e <ip4_input_accept+0x46>
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	3304      	adds	r3, #4
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	2b00      	cmp	r3, #0
 8012028:	d011      	beq.n	801204e <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801202a:	4b0b      	ldr	r3, [pc, #44]	; (8012058 <ip4_input_accept+0x50>)
 801202c:	695a      	ldr	r2, [r3, #20]
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	3304      	adds	r3, #4
 8012032:	681b      	ldr	r3, [r3, #0]
 8012034:	429a      	cmp	r2, r3
 8012036:	d008      	beq.n	801204a <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8012038:	4b07      	ldr	r3, [pc, #28]	; (8012058 <ip4_input_accept+0x50>)
 801203a:	695b      	ldr	r3, [r3, #20]
 801203c:	6879      	ldr	r1, [r7, #4]
 801203e:	4618      	mov	r0, r3
 8012040:	f000 fa08 	bl	8012454 <ip4_addr_isbroadcast_u32>
 8012044:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8012046:	2b00      	cmp	r3, #0
 8012048:	d001      	beq.n	801204e <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801204a:	2301      	movs	r3, #1
 801204c:	e000      	b.n	8012050 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801204e:	2300      	movs	r3, #0
}
 8012050:	4618      	mov	r0, r3
 8012052:	3708      	adds	r7, #8
 8012054:	46bd      	mov	sp, r7
 8012056:	bd80      	pop	{r7, pc}
 8012058:	20003720 	.word	0x20003720

0801205c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801205c:	b580      	push	{r7, lr}
 801205e:	b086      	sub	sp, #24
 8012060:	af00      	add	r7, sp, #0
 8012062:	6078      	str	r0, [r7, #4]
 8012064:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	685b      	ldr	r3, [r3, #4]
 801206a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801206c:	697b      	ldr	r3, [r7, #20]
 801206e:	781b      	ldrb	r3, [r3, #0]
 8012070:	091b      	lsrs	r3, r3, #4
 8012072:	b2db      	uxtb	r3, r3
 8012074:	2b04      	cmp	r3, #4
 8012076:	d004      	beq.n	8012082 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8012078:	6878      	ldr	r0, [r7, #4]
 801207a:	f7f8 fb31 	bl	800a6e0 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801207e:	2300      	movs	r3, #0
 8012080:	e107      	b.n	8012292 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8012082:	697b      	ldr	r3, [r7, #20]
 8012084:	781b      	ldrb	r3, [r3, #0]
 8012086:	f003 030f 	and.w	r3, r3, #15
 801208a:	b2db      	uxtb	r3, r3
 801208c:	009b      	lsls	r3, r3, #2
 801208e:	b2db      	uxtb	r3, r3
 8012090:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8012092:	697b      	ldr	r3, [r7, #20]
 8012094:	885b      	ldrh	r3, [r3, #2]
 8012096:	b29b      	uxth	r3, r3
 8012098:	4618      	mov	r0, r3
 801209a:	f7f7 f86d 	bl	8009178 <lwip_htons>
 801209e:	4603      	mov	r3, r0
 80120a0:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	891b      	ldrh	r3, [r3, #8]
 80120a6:	89ba      	ldrh	r2, [r7, #12]
 80120a8:	429a      	cmp	r2, r3
 80120aa:	d204      	bcs.n	80120b6 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 80120ac:	89bb      	ldrh	r3, [r7, #12]
 80120ae:	4619      	mov	r1, r3
 80120b0:	6878      	ldr	r0, [r7, #4]
 80120b2:	f7f8 f98f 	bl	800a3d4 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 80120b6:	687b      	ldr	r3, [r7, #4]
 80120b8:	895b      	ldrh	r3, [r3, #10]
 80120ba:	89fa      	ldrh	r2, [r7, #14]
 80120bc:	429a      	cmp	r2, r3
 80120be:	d807      	bhi.n	80120d0 <ip4_input+0x74>
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	891b      	ldrh	r3, [r3, #8]
 80120c4:	89ba      	ldrh	r2, [r7, #12]
 80120c6:	429a      	cmp	r2, r3
 80120c8:	d802      	bhi.n	80120d0 <ip4_input+0x74>
 80120ca:	89fb      	ldrh	r3, [r7, #14]
 80120cc:	2b13      	cmp	r3, #19
 80120ce:	d804      	bhi.n	80120da <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 80120d0:	6878      	ldr	r0, [r7, #4]
 80120d2:	f7f8 fb05 	bl	800a6e0 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 80120d6:	2300      	movs	r3, #0
 80120d8:	e0db      	b.n	8012292 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80120da:	697b      	ldr	r3, [r7, #20]
 80120dc:	691b      	ldr	r3, [r3, #16]
 80120de:	4a6f      	ldr	r2, [pc, #444]	; (801229c <ip4_input+0x240>)
 80120e0:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80120e2:	697b      	ldr	r3, [r7, #20]
 80120e4:	68db      	ldr	r3, [r3, #12]
 80120e6:	4a6d      	ldr	r2, [pc, #436]	; (801229c <ip4_input+0x240>)
 80120e8:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80120ea:	4b6c      	ldr	r3, [pc, #432]	; (801229c <ip4_input+0x240>)
 80120ec:	695b      	ldr	r3, [r3, #20]
 80120ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80120f2:	2be0      	cmp	r3, #224	; 0xe0
 80120f4:	d112      	bne.n	801211c <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80120f6:	683b      	ldr	r3, [r7, #0]
 80120f8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80120fc:	f003 0301 	and.w	r3, r3, #1
 8012100:	b2db      	uxtb	r3, r3
 8012102:	2b00      	cmp	r3, #0
 8012104:	d007      	beq.n	8012116 <ip4_input+0xba>
 8012106:	683b      	ldr	r3, [r7, #0]
 8012108:	3304      	adds	r3, #4
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	2b00      	cmp	r3, #0
 801210e:	d002      	beq.n	8012116 <ip4_input+0xba>
      netif = inp;
 8012110:	683b      	ldr	r3, [r7, #0]
 8012112:	613b      	str	r3, [r7, #16]
 8012114:	e02a      	b.n	801216c <ip4_input+0x110>
    } else {
      netif = NULL;
 8012116:	2300      	movs	r3, #0
 8012118:	613b      	str	r3, [r7, #16]
 801211a:	e027      	b.n	801216c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801211c:	6838      	ldr	r0, [r7, #0]
 801211e:	f7ff ff73 	bl	8012008 <ip4_input_accept>
 8012122:	4603      	mov	r3, r0
 8012124:	2b00      	cmp	r3, #0
 8012126:	d002      	beq.n	801212e <ip4_input+0xd2>
      netif = inp;
 8012128:	683b      	ldr	r3, [r7, #0]
 801212a:	613b      	str	r3, [r7, #16]
 801212c:	e01e      	b.n	801216c <ip4_input+0x110>
    } else {
      netif = NULL;
 801212e:	2300      	movs	r3, #0
 8012130:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8012132:	4b5a      	ldr	r3, [pc, #360]	; (801229c <ip4_input+0x240>)
 8012134:	695b      	ldr	r3, [r3, #20]
 8012136:	b2db      	uxtb	r3, r3
 8012138:	2b7f      	cmp	r3, #127	; 0x7f
 801213a:	d017      	beq.n	801216c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801213c:	4b58      	ldr	r3, [pc, #352]	; (80122a0 <ip4_input+0x244>)
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	613b      	str	r3, [r7, #16]
 8012142:	e00e      	b.n	8012162 <ip4_input+0x106>
          if (netif == inp) {
 8012144:	693a      	ldr	r2, [r7, #16]
 8012146:	683b      	ldr	r3, [r7, #0]
 8012148:	429a      	cmp	r2, r3
 801214a:	d006      	beq.n	801215a <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801214c:	6938      	ldr	r0, [r7, #16]
 801214e:	f7ff ff5b 	bl	8012008 <ip4_input_accept>
 8012152:	4603      	mov	r3, r0
 8012154:	2b00      	cmp	r3, #0
 8012156:	d108      	bne.n	801216a <ip4_input+0x10e>
 8012158:	e000      	b.n	801215c <ip4_input+0x100>
            continue;
 801215a:	bf00      	nop
        NETIF_FOREACH(netif) {
 801215c:	693b      	ldr	r3, [r7, #16]
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	613b      	str	r3, [r7, #16]
 8012162:	693b      	ldr	r3, [r7, #16]
 8012164:	2b00      	cmp	r3, #0
 8012166:	d1ed      	bne.n	8012144 <ip4_input+0xe8>
 8012168:	e000      	b.n	801216c <ip4_input+0x110>
            break;
 801216a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801216c:	4b4b      	ldr	r3, [pc, #300]	; (801229c <ip4_input+0x240>)
 801216e:	691b      	ldr	r3, [r3, #16]
 8012170:	6839      	ldr	r1, [r7, #0]
 8012172:	4618      	mov	r0, r3
 8012174:	f000 f96e 	bl	8012454 <ip4_addr_isbroadcast_u32>
 8012178:	4603      	mov	r3, r0
 801217a:	2b00      	cmp	r3, #0
 801217c:	d105      	bne.n	801218a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801217e:	4b47      	ldr	r3, [pc, #284]	; (801229c <ip4_input+0x240>)
 8012180:	691b      	ldr	r3, [r3, #16]
 8012182:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8012186:	2be0      	cmp	r3, #224	; 0xe0
 8012188:	d104      	bne.n	8012194 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801218a:	6878      	ldr	r0, [r7, #4]
 801218c:	f7f8 faa8 	bl	800a6e0 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8012190:	2300      	movs	r3, #0
 8012192:	e07e      	b.n	8012292 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8012194:	693b      	ldr	r3, [r7, #16]
 8012196:	2b00      	cmp	r3, #0
 8012198:	d104      	bne.n	80121a4 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801219a:	6878      	ldr	r0, [r7, #4]
 801219c:	f7f8 faa0 	bl	800a6e0 <pbuf_free>
    return ERR_OK;
 80121a0:	2300      	movs	r3, #0
 80121a2:	e076      	b.n	8012292 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80121a4:	697b      	ldr	r3, [r7, #20]
 80121a6:	88db      	ldrh	r3, [r3, #6]
 80121a8:	b29b      	uxth	r3, r3
 80121aa:	461a      	mov	r2, r3
 80121ac:	f64f 733f 	movw	r3, #65343	; 0xff3f
 80121b0:	4013      	ands	r3, r2
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d00b      	beq.n	80121ce <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 80121b6:	6878      	ldr	r0, [r7, #4]
 80121b8:	f000 fc92 	bl	8012ae0 <ip4_reass>
 80121bc:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d101      	bne.n	80121c8 <ip4_input+0x16c>
      return ERR_OK;
 80121c4:	2300      	movs	r3, #0
 80121c6:	e064      	b.n	8012292 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	685b      	ldr	r3, [r3, #4]
 80121cc:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 80121ce:	4a33      	ldr	r2, [pc, #204]	; (801229c <ip4_input+0x240>)
 80121d0:	693b      	ldr	r3, [r7, #16]
 80121d2:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 80121d4:	4a31      	ldr	r2, [pc, #196]	; (801229c <ip4_input+0x240>)
 80121d6:	683b      	ldr	r3, [r7, #0]
 80121d8:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 80121da:	4a30      	ldr	r2, [pc, #192]	; (801229c <ip4_input+0x240>)
 80121dc:	697b      	ldr	r3, [r7, #20]
 80121de:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 80121e0:	697b      	ldr	r3, [r7, #20]
 80121e2:	781b      	ldrb	r3, [r3, #0]
 80121e4:	f003 030f 	and.w	r3, r3, #15
 80121e8:	b2db      	uxtb	r3, r3
 80121ea:	009b      	lsls	r3, r3, #2
 80121ec:	b2db      	uxtb	r3, r3
 80121ee:	b29a      	uxth	r2, r3
 80121f0:	4b2a      	ldr	r3, [pc, #168]	; (801229c <ip4_input+0x240>)
 80121f2:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 80121f4:	89fb      	ldrh	r3, [r7, #14]
 80121f6:	4619      	mov	r1, r3
 80121f8:	6878      	ldr	r0, [r7, #4]
 80121fa:	f7f8 f9eb 	bl	800a5d4 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 80121fe:	697b      	ldr	r3, [r7, #20]
 8012200:	7a5b      	ldrb	r3, [r3, #9]
 8012202:	2b11      	cmp	r3, #17
 8012204:	d006      	beq.n	8012214 <ip4_input+0x1b8>
 8012206:	2b11      	cmp	r3, #17
 8012208:	dc13      	bgt.n	8012232 <ip4_input+0x1d6>
 801220a:	2b01      	cmp	r3, #1
 801220c:	d00c      	beq.n	8012228 <ip4_input+0x1cc>
 801220e:	2b06      	cmp	r3, #6
 8012210:	d005      	beq.n	801221e <ip4_input+0x1c2>
 8012212:	e00e      	b.n	8012232 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8012214:	6839      	ldr	r1, [r7, #0]
 8012216:	6878      	ldr	r0, [r7, #4]
 8012218:	f7fe f8e6 	bl	80103e8 <udp_input>
        break;
 801221c:	e026      	b.n	801226c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801221e:	6839      	ldr	r1, [r7, #0]
 8012220:	6878      	ldr	r0, [r7, #4]
 8012222:	f7fa f927 	bl	800c474 <tcp_input>
        break;
 8012226:	e021      	b.n	801226c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8012228:	6839      	ldr	r1, [r7, #0]
 801222a:	6878      	ldr	r0, [r7, #4]
 801222c:	f7ff fcee 	bl	8011c0c <icmp_input>
        break;
 8012230:	e01c      	b.n	801226c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8012232:	4b1a      	ldr	r3, [pc, #104]	; (801229c <ip4_input+0x240>)
 8012234:	695b      	ldr	r3, [r3, #20]
 8012236:	6939      	ldr	r1, [r7, #16]
 8012238:	4618      	mov	r0, r3
 801223a:	f000 f90b 	bl	8012454 <ip4_addr_isbroadcast_u32>
 801223e:	4603      	mov	r3, r0
 8012240:	2b00      	cmp	r3, #0
 8012242:	d10f      	bne.n	8012264 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8012244:	4b15      	ldr	r3, [pc, #84]	; (801229c <ip4_input+0x240>)
 8012246:	695b      	ldr	r3, [r3, #20]
 8012248:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801224c:	2be0      	cmp	r3, #224	; 0xe0
 801224e:	d009      	beq.n	8012264 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8012250:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8012254:	4619      	mov	r1, r3
 8012256:	6878      	ldr	r0, [r7, #4]
 8012258:	f7f8 fa2f 	bl	800a6ba <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801225c:	2102      	movs	r1, #2
 801225e:	6878      	ldr	r0, [r7, #4]
 8012260:	f7ff fdd8 	bl	8011e14 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8012264:	6878      	ldr	r0, [r7, #4]
 8012266:	f7f8 fa3b 	bl	800a6e0 <pbuf_free>
        break;
 801226a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801226c:	4b0b      	ldr	r3, [pc, #44]	; (801229c <ip4_input+0x240>)
 801226e:	2200      	movs	r2, #0
 8012270:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8012272:	4b0a      	ldr	r3, [pc, #40]	; (801229c <ip4_input+0x240>)
 8012274:	2200      	movs	r2, #0
 8012276:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8012278:	4b08      	ldr	r3, [pc, #32]	; (801229c <ip4_input+0x240>)
 801227a:	2200      	movs	r2, #0
 801227c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801227e:	4b07      	ldr	r3, [pc, #28]	; (801229c <ip4_input+0x240>)
 8012280:	2200      	movs	r2, #0
 8012282:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8012284:	4b05      	ldr	r3, [pc, #20]	; (801229c <ip4_input+0x240>)
 8012286:	2200      	movs	r2, #0
 8012288:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801228a:	4b04      	ldr	r3, [pc, #16]	; (801229c <ip4_input+0x240>)
 801228c:	2200      	movs	r2, #0
 801228e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8012290:	2300      	movs	r3, #0
}
 8012292:	4618      	mov	r0, r3
 8012294:	3718      	adds	r7, #24
 8012296:	46bd      	mov	sp, r7
 8012298:	bd80      	pop	{r7, pc}
 801229a:	bf00      	nop
 801229c:	20003720 	.word	0x20003720
 80122a0:	20008e44 	.word	0x20008e44

080122a4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 80122a4:	b580      	push	{r7, lr}
 80122a6:	b08a      	sub	sp, #40	; 0x28
 80122a8:	af04      	add	r7, sp, #16
 80122aa:	60f8      	str	r0, [r7, #12]
 80122ac:	60b9      	str	r1, [r7, #8]
 80122ae:	607a      	str	r2, [r7, #4]
 80122b0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 80122b2:	68bb      	ldr	r3, [r7, #8]
 80122b4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d009      	beq.n	80122d0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 80122bc:	68bb      	ldr	r3, [r7, #8]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d003      	beq.n	80122ca <ip4_output_if+0x26>
 80122c2:	68bb      	ldr	r3, [r7, #8]
 80122c4:	681b      	ldr	r3, [r3, #0]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d102      	bne.n	80122d0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 80122ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122cc:	3304      	adds	r3, #4
 80122ce:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 80122d0:	78fa      	ldrb	r2, [r7, #3]
 80122d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80122d4:	9302      	str	r3, [sp, #8]
 80122d6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80122da:	9301      	str	r3, [sp, #4]
 80122dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80122e0:	9300      	str	r3, [sp, #0]
 80122e2:	4613      	mov	r3, r2
 80122e4:	687a      	ldr	r2, [r7, #4]
 80122e6:	6979      	ldr	r1, [r7, #20]
 80122e8:	68f8      	ldr	r0, [r7, #12]
 80122ea:	f000 f805 	bl	80122f8 <ip4_output_if_src>
 80122ee:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 80122f0:	4618      	mov	r0, r3
 80122f2:	3718      	adds	r7, #24
 80122f4:	46bd      	mov	sp, r7
 80122f6:	bd80      	pop	{r7, pc}

080122f8 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b088      	sub	sp, #32
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	60f8      	str	r0, [r7, #12]
 8012300:	60b9      	str	r1, [r7, #8]
 8012302:	607a      	str	r2, [r7, #4]
 8012304:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8012306:	68fb      	ldr	r3, [r7, #12]
 8012308:	7b9b      	ldrb	r3, [r3, #14]
 801230a:	2b01      	cmp	r3, #1
 801230c:	d006      	beq.n	801231c <ip4_output_if_src+0x24>
 801230e:	4b4b      	ldr	r3, [pc, #300]	; (801243c <ip4_output_if_src+0x144>)
 8012310:	f44f 7255 	mov.w	r2, #852	; 0x354
 8012314:	494a      	ldr	r1, [pc, #296]	; (8012440 <ip4_output_if_src+0x148>)
 8012316:	484b      	ldr	r0, [pc, #300]	; (8012444 <ip4_output_if_src+0x14c>)
 8012318:	f001 f856 	bl	80133c8 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	2b00      	cmp	r3, #0
 8012320:	d060      	beq.n	80123e4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8012322:	2314      	movs	r3, #20
 8012324:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8012326:	2114      	movs	r1, #20
 8012328:	68f8      	ldr	r0, [r7, #12]
 801232a:	f7f8 f943 	bl	800a5b4 <pbuf_add_header>
 801232e:	4603      	mov	r3, r0
 8012330:	2b00      	cmp	r3, #0
 8012332:	d002      	beq.n	801233a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8012334:	f06f 0301 	mvn.w	r3, #1
 8012338:	e07c      	b.n	8012434 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801233a:	68fb      	ldr	r3, [r7, #12]
 801233c:	685b      	ldr	r3, [r3, #4]
 801233e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8012340:	68fb      	ldr	r3, [r7, #12]
 8012342:	895b      	ldrh	r3, [r3, #10]
 8012344:	2b13      	cmp	r3, #19
 8012346:	d806      	bhi.n	8012356 <ip4_output_if_src+0x5e>
 8012348:	4b3c      	ldr	r3, [pc, #240]	; (801243c <ip4_output_if_src+0x144>)
 801234a:	f44f 7262 	mov.w	r2, #904	; 0x388
 801234e:	493e      	ldr	r1, [pc, #248]	; (8012448 <ip4_output_if_src+0x150>)
 8012350:	483c      	ldr	r0, [pc, #240]	; (8012444 <ip4_output_if_src+0x14c>)
 8012352:	f001 f839 	bl	80133c8 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8012356:	69fb      	ldr	r3, [r7, #28]
 8012358:	78fa      	ldrb	r2, [r7, #3]
 801235a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801235c:	69fb      	ldr	r3, [r7, #28]
 801235e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8012362:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8012364:	687b      	ldr	r3, [r7, #4]
 8012366:	681a      	ldr	r2, [r3, #0]
 8012368:	69fb      	ldr	r3, [r7, #28]
 801236a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801236c:	8b7b      	ldrh	r3, [r7, #26]
 801236e:	089b      	lsrs	r3, r3, #2
 8012370:	b29b      	uxth	r3, r3
 8012372:	b2db      	uxtb	r3, r3
 8012374:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012378:	b2da      	uxtb	r2, r3
 801237a:	69fb      	ldr	r3, [r7, #28]
 801237c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801237e:	69fb      	ldr	r3, [r7, #28]
 8012380:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8012384:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	891b      	ldrh	r3, [r3, #8]
 801238a:	4618      	mov	r0, r3
 801238c:	f7f6 fef4 	bl	8009178 <lwip_htons>
 8012390:	4603      	mov	r3, r0
 8012392:	461a      	mov	r2, r3
 8012394:	69fb      	ldr	r3, [r7, #28]
 8012396:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8012398:	69fb      	ldr	r3, [r7, #28]
 801239a:	2200      	movs	r2, #0
 801239c:	719a      	strb	r2, [r3, #6]
 801239e:	2200      	movs	r2, #0
 80123a0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80123a2:	4b2a      	ldr	r3, [pc, #168]	; (801244c <ip4_output_if_src+0x154>)
 80123a4:	881b      	ldrh	r3, [r3, #0]
 80123a6:	4618      	mov	r0, r3
 80123a8:	f7f6 fee6 	bl	8009178 <lwip_htons>
 80123ac:	4603      	mov	r3, r0
 80123ae:	461a      	mov	r2, r3
 80123b0:	69fb      	ldr	r3, [r7, #28]
 80123b2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 80123b4:	4b25      	ldr	r3, [pc, #148]	; (801244c <ip4_output_if_src+0x154>)
 80123b6:	881b      	ldrh	r3, [r3, #0]
 80123b8:	3301      	adds	r3, #1
 80123ba:	b29a      	uxth	r2, r3
 80123bc:	4b23      	ldr	r3, [pc, #140]	; (801244c <ip4_output_if_src+0x154>)
 80123be:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 80123c0:	68bb      	ldr	r3, [r7, #8]
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d104      	bne.n	80123d0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80123c6:	4b22      	ldr	r3, [pc, #136]	; (8012450 <ip4_output_if_src+0x158>)
 80123c8:	681a      	ldr	r2, [r3, #0]
 80123ca:	69fb      	ldr	r3, [r7, #28]
 80123cc:	60da      	str	r2, [r3, #12]
 80123ce:	e003      	b.n	80123d8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 80123d0:	68bb      	ldr	r3, [r7, #8]
 80123d2:	681a      	ldr	r2, [r3, #0]
 80123d4:	69fb      	ldr	r3, [r7, #28]
 80123d6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 80123d8:	69fb      	ldr	r3, [r7, #28]
 80123da:	2200      	movs	r2, #0
 80123dc:	729a      	strb	r2, [r3, #10]
 80123de:	2200      	movs	r2, #0
 80123e0:	72da      	strb	r2, [r3, #11]
 80123e2:	e00f      	b.n	8012404 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	895b      	ldrh	r3, [r3, #10]
 80123e8:	2b13      	cmp	r3, #19
 80123ea:	d802      	bhi.n	80123f2 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 80123ec:	f06f 0301 	mvn.w	r3, #1
 80123f0:	e020      	b.n	8012434 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 80123f2:	68fb      	ldr	r3, [r7, #12]
 80123f4:	685b      	ldr	r3, [r3, #4]
 80123f6:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 80123f8:	69fb      	ldr	r3, [r7, #28]
 80123fa:	691b      	ldr	r3, [r3, #16]
 80123fc:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 80123fe:	f107 0314 	add.w	r3, r7, #20
 8012402:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8012404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012406:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012408:	2b00      	cmp	r3, #0
 801240a:	d00c      	beq.n	8012426 <ip4_output_if_src+0x12e>
 801240c:	68fb      	ldr	r3, [r7, #12]
 801240e:	891a      	ldrh	r2, [r3, #8]
 8012410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012412:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012414:	429a      	cmp	r2, r3
 8012416:	d906      	bls.n	8012426 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8012418:	687a      	ldr	r2, [r7, #4]
 801241a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801241c:	68f8      	ldr	r0, [r7, #12]
 801241e:	f000 fd53 	bl	8012ec8 <ip4_frag>
 8012422:	4603      	mov	r3, r0
 8012424:	e006      	b.n	8012434 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8012426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012428:	695b      	ldr	r3, [r3, #20]
 801242a:	687a      	ldr	r2, [r7, #4]
 801242c:	68f9      	ldr	r1, [r7, #12]
 801242e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012430:	4798      	blx	r3
 8012432:	4603      	mov	r3, r0
}
 8012434:	4618      	mov	r0, r3
 8012436:	3720      	adds	r7, #32
 8012438:	46bd      	mov	sp, r7
 801243a:	bd80      	pop	{r7, pc}
 801243c:	08016ea0 	.word	0x08016ea0
 8012440:	08016ed4 	.word	0x08016ed4
 8012444:	08016ee0 	.word	0x08016ee0
 8012448:	08016f08 	.word	0x08016f08
 801244c:	20008fa2 	.word	0x20008fa2
 8012450:	080172e4 	.word	0x080172e4

08012454 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8012454:	b480      	push	{r7}
 8012456:	b085      	sub	sp, #20
 8012458:	af00      	add	r7, sp, #0
 801245a:	6078      	str	r0, [r7, #4]
 801245c:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012468:	d002      	beq.n	8012470 <ip4_addr_isbroadcast_u32+0x1c>
 801246a:	687b      	ldr	r3, [r7, #4]
 801246c:	2b00      	cmp	r3, #0
 801246e:	d101      	bne.n	8012474 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8012470:	2301      	movs	r3, #1
 8012472:	e02a      	b.n	80124ca <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8012474:	683b      	ldr	r3, [r7, #0]
 8012476:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801247a:	f003 0302 	and.w	r3, r3, #2
 801247e:	2b00      	cmp	r3, #0
 8012480:	d101      	bne.n	8012486 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8012482:	2300      	movs	r3, #0
 8012484:	e021      	b.n	80124ca <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8012486:	683b      	ldr	r3, [r7, #0]
 8012488:	3304      	adds	r3, #4
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	687a      	ldr	r2, [r7, #4]
 801248e:	429a      	cmp	r2, r3
 8012490:	d101      	bne.n	8012496 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8012492:	2300      	movs	r3, #0
 8012494:	e019      	b.n	80124ca <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8012496:	68fa      	ldr	r2, [r7, #12]
 8012498:	683b      	ldr	r3, [r7, #0]
 801249a:	3304      	adds	r3, #4
 801249c:	681b      	ldr	r3, [r3, #0]
 801249e:	405a      	eors	r2, r3
 80124a0:	683b      	ldr	r3, [r7, #0]
 80124a2:	3308      	adds	r3, #8
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	4013      	ands	r3, r2
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d10d      	bne.n	80124c8 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80124ac:	683b      	ldr	r3, [r7, #0]
 80124ae:	3308      	adds	r3, #8
 80124b0:	681b      	ldr	r3, [r3, #0]
 80124b2:	43da      	mvns	r2, r3
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 80124b8:	683b      	ldr	r3, [r7, #0]
 80124ba:	3308      	adds	r3, #8
 80124bc:	681b      	ldr	r3, [r3, #0]
 80124be:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 80124c0:	429a      	cmp	r2, r3
 80124c2:	d101      	bne.n	80124c8 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 80124c4:	2301      	movs	r3, #1
 80124c6:	e000      	b.n	80124ca <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 80124c8:	2300      	movs	r3, #0
  }
}
 80124ca:	4618      	mov	r0, r3
 80124cc:	3714      	adds	r7, #20
 80124ce:	46bd      	mov	sp, r7
 80124d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124d4:	4770      	bx	lr
	...

080124d8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 80124d8:	b580      	push	{r7, lr}
 80124da:	b084      	sub	sp, #16
 80124dc:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 80124de:	2300      	movs	r3, #0
 80124e0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 80124e2:	4b12      	ldr	r3, [pc, #72]	; (801252c <ip_reass_tmr+0x54>)
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 80124e8:	e018      	b.n	801251c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	7fdb      	ldrb	r3, [r3, #31]
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d00b      	beq.n	801250a <ip_reass_tmr+0x32>
      r->timer--;
 80124f2:	68fb      	ldr	r3, [r7, #12]
 80124f4:	7fdb      	ldrb	r3, [r3, #31]
 80124f6:	3b01      	subs	r3, #1
 80124f8:	b2da      	uxtb	r2, r3
 80124fa:	68fb      	ldr	r3, [r7, #12]
 80124fc:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 80124fe:	68fb      	ldr	r3, [r7, #12]
 8012500:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8012502:	68fb      	ldr	r3, [r7, #12]
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	60fb      	str	r3, [r7, #12]
 8012508:	e008      	b.n	801251c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801250a:	68fb      	ldr	r3, [r7, #12]
 801250c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801250e:	68fb      	ldr	r3, [r7, #12]
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8012514:	68b9      	ldr	r1, [r7, #8]
 8012516:	6878      	ldr	r0, [r7, #4]
 8012518:	f000 f80a 	bl	8012530 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801251c:	68fb      	ldr	r3, [r7, #12]
 801251e:	2b00      	cmp	r3, #0
 8012520:	d1e3      	bne.n	80124ea <ip_reass_tmr+0x12>
    }
  }
}
 8012522:	bf00      	nop
 8012524:	bf00      	nop
 8012526:	3710      	adds	r7, #16
 8012528:	46bd      	mov	sp, r7
 801252a:	bd80      	pop	{r7, pc}
 801252c:	20008fa4 	.word	0x20008fa4

08012530 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8012530:	b580      	push	{r7, lr}
 8012532:	b088      	sub	sp, #32
 8012534:	af00      	add	r7, sp, #0
 8012536:	6078      	str	r0, [r7, #4]
 8012538:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801253a:	2300      	movs	r3, #0
 801253c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801253e:	683a      	ldr	r2, [r7, #0]
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	429a      	cmp	r2, r3
 8012544:	d105      	bne.n	8012552 <ip_reass_free_complete_datagram+0x22>
 8012546:	4b45      	ldr	r3, [pc, #276]	; (801265c <ip_reass_free_complete_datagram+0x12c>)
 8012548:	22ab      	movs	r2, #171	; 0xab
 801254a:	4945      	ldr	r1, [pc, #276]	; (8012660 <ip_reass_free_complete_datagram+0x130>)
 801254c:	4845      	ldr	r0, [pc, #276]	; (8012664 <ip_reass_free_complete_datagram+0x134>)
 801254e:	f000 ff3b 	bl	80133c8 <iprintf>
  if (prev != NULL) {
 8012552:	683b      	ldr	r3, [r7, #0]
 8012554:	2b00      	cmp	r3, #0
 8012556:	d00a      	beq.n	801256e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8012558:	683b      	ldr	r3, [r7, #0]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	687a      	ldr	r2, [r7, #4]
 801255e:	429a      	cmp	r2, r3
 8012560:	d005      	beq.n	801256e <ip_reass_free_complete_datagram+0x3e>
 8012562:	4b3e      	ldr	r3, [pc, #248]	; (801265c <ip_reass_free_complete_datagram+0x12c>)
 8012564:	22ad      	movs	r2, #173	; 0xad
 8012566:	4940      	ldr	r1, [pc, #256]	; (8012668 <ip_reass_free_complete_datagram+0x138>)
 8012568:	483e      	ldr	r0, [pc, #248]	; (8012664 <ip_reass_free_complete_datagram+0x134>)
 801256a:	f000 ff2d 	bl	80133c8 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	685b      	ldr	r3, [r3, #4]
 8012572:	685b      	ldr	r3, [r3, #4]
 8012574:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8012576:	697b      	ldr	r3, [r7, #20]
 8012578:	889b      	ldrh	r3, [r3, #4]
 801257a:	b29b      	uxth	r3, r3
 801257c:	2b00      	cmp	r3, #0
 801257e:	d12a      	bne.n	80125d6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	685b      	ldr	r3, [r3, #4]
 8012584:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8012586:	697b      	ldr	r3, [r7, #20]
 8012588:	681a      	ldr	r2, [r3, #0]
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801258e:	69bb      	ldr	r3, [r7, #24]
 8012590:	6858      	ldr	r0, [r3, #4]
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	3308      	adds	r3, #8
 8012596:	2214      	movs	r2, #20
 8012598:	4619      	mov	r1, r3
 801259a:	f000 fee5 	bl	8013368 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801259e:	2101      	movs	r1, #1
 80125a0:	69b8      	ldr	r0, [r7, #24]
 80125a2:	f7ff fc47 	bl	8011e34 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80125a6:	69b8      	ldr	r0, [r7, #24]
 80125a8:	f7f8 f922 	bl	800a7f0 <pbuf_clen>
 80125ac:	4603      	mov	r3, r0
 80125ae:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80125b0:	8bfa      	ldrh	r2, [r7, #30]
 80125b2:	8a7b      	ldrh	r3, [r7, #18]
 80125b4:	4413      	add	r3, r2
 80125b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80125ba:	db05      	blt.n	80125c8 <ip_reass_free_complete_datagram+0x98>
 80125bc:	4b27      	ldr	r3, [pc, #156]	; (801265c <ip_reass_free_complete_datagram+0x12c>)
 80125be:	22bc      	movs	r2, #188	; 0xbc
 80125c0:	492a      	ldr	r1, [pc, #168]	; (801266c <ip_reass_free_complete_datagram+0x13c>)
 80125c2:	4828      	ldr	r0, [pc, #160]	; (8012664 <ip_reass_free_complete_datagram+0x134>)
 80125c4:	f000 ff00 	bl	80133c8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80125c8:	8bfa      	ldrh	r2, [r7, #30]
 80125ca:	8a7b      	ldrh	r3, [r7, #18]
 80125cc:	4413      	add	r3, r2
 80125ce:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80125d0:	69b8      	ldr	r0, [r7, #24]
 80125d2:	f7f8 f885 	bl	800a6e0 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	685b      	ldr	r3, [r3, #4]
 80125da:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80125dc:	e01f      	b.n	801261e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80125de:	69bb      	ldr	r3, [r7, #24]
 80125e0:	685b      	ldr	r3, [r3, #4]
 80125e2:	617b      	str	r3, [r7, #20]
    pcur = p;
 80125e4:	69bb      	ldr	r3, [r7, #24]
 80125e6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80125e8:	697b      	ldr	r3, [r7, #20]
 80125ea:	681b      	ldr	r3, [r3, #0]
 80125ec:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80125ee:	68f8      	ldr	r0, [r7, #12]
 80125f0:	f7f8 f8fe 	bl	800a7f0 <pbuf_clen>
 80125f4:	4603      	mov	r3, r0
 80125f6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80125f8:	8bfa      	ldrh	r2, [r7, #30]
 80125fa:	8a7b      	ldrh	r3, [r7, #18]
 80125fc:	4413      	add	r3, r2
 80125fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012602:	db05      	blt.n	8012610 <ip_reass_free_complete_datagram+0xe0>
 8012604:	4b15      	ldr	r3, [pc, #84]	; (801265c <ip_reass_free_complete_datagram+0x12c>)
 8012606:	22cc      	movs	r2, #204	; 0xcc
 8012608:	4918      	ldr	r1, [pc, #96]	; (801266c <ip_reass_free_complete_datagram+0x13c>)
 801260a:	4816      	ldr	r0, [pc, #88]	; (8012664 <ip_reass_free_complete_datagram+0x134>)
 801260c:	f000 fedc 	bl	80133c8 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8012610:	8bfa      	ldrh	r2, [r7, #30]
 8012612:	8a7b      	ldrh	r3, [r7, #18]
 8012614:	4413      	add	r3, r2
 8012616:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8012618:	68f8      	ldr	r0, [r7, #12]
 801261a:	f7f8 f861 	bl	800a6e0 <pbuf_free>
  while (p != NULL) {
 801261e:	69bb      	ldr	r3, [r7, #24]
 8012620:	2b00      	cmp	r3, #0
 8012622:	d1dc      	bne.n	80125de <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8012624:	6839      	ldr	r1, [r7, #0]
 8012626:	6878      	ldr	r0, [r7, #4]
 8012628:	f000 f8c2 	bl	80127b0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801262c:	4b10      	ldr	r3, [pc, #64]	; (8012670 <ip_reass_free_complete_datagram+0x140>)
 801262e:	881b      	ldrh	r3, [r3, #0]
 8012630:	8bfa      	ldrh	r2, [r7, #30]
 8012632:	429a      	cmp	r2, r3
 8012634:	d905      	bls.n	8012642 <ip_reass_free_complete_datagram+0x112>
 8012636:	4b09      	ldr	r3, [pc, #36]	; (801265c <ip_reass_free_complete_datagram+0x12c>)
 8012638:	22d2      	movs	r2, #210	; 0xd2
 801263a:	490e      	ldr	r1, [pc, #56]	; (8012674 <ip_reass_free_complete_datagram+0x144>)
 801263c:	4809      	ldr	r0, [pc, #36]	; (8012664 <ip_reass_free_complete_datagram+0x134>)
 801263e:	f000 fec3 	bl	80133c8 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8012642:	4b0b      	ldr	r3, [pc, #44]	; (8012670 <ip_reass_free_complete_datagram+0x140>)
 8012644:	881a      	ldrh	r2, [r3, #0]
 8012646:	8bfb      	ldrh	r3, [r7, #30]
 8012648:	1ad3      	subs	r3, r2, r3
 801264a:	b29a      	uxth	r2, r3
 801264c:	4b08      	ldr	r3, [pc, #32]	; (8012670 <ip_reass_free_complete_datagram+0x140>)
 801264e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8012650:	8bfb      	ldrh	r3, [r7, #30]
}
 8012652:	4618      	mov	r0, r3
 8012654:	3720      	adds	r7, #32
 8012656:	46bd      	mov	sp, r7
 8012658:	bd80      	pop	{r7, pc}
 801265a:	bf00      	nop
 801265c:	08016f38 	.word	0x08016f38
 8012660:	08016f74 	.word	0x08016f74
 8012664:	08016f80 	.word	0x08016f80
 8012668:	08016fa8 	.word	0x08016fa8
 801266c:	08016fbc 	.word	0x08016fbc
 8012670:	20008fa8 	.word	0x20008fa8
 8012674:	08016fdc 	.word	0x08016fdc

08012678 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8012678:	b580      	push	{r7, lr}
 801267a:	b08a      	sub	sp, #40	; 0x28
 801267c:	af00      	add	r7, sp, #0
 801267e:	6078      	str	r0, [r7, #4]
 8012680:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8012682:	2300      	movs	r3, #0
 8012684:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8012686:	2300      	movs	r3, #0
 8012688:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801268a:	2300      	movs	r3, #0
 801268c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801268e:	2300      	movs	r3, #0
 8012690:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8012692:	2300      	movs	r3, #0
 8012694:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8012696:	4b28      	ldr	r3, [pc, #160]	; (8012738 <ip_reass_remove_oldest_datagram+0xc0>)
 8012698:	681b      	ldr	r3, [r3, #0]
 801269a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801269c:	e030      	b.n	8012700 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801269e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126a0:	695a      	ldr	r2, [r3, #20]
 80126a2:	687b      	ldr	r3, [r7, #4]
 80126a4:	68db      	ldr	r3, [r3, #12]
 80126a6:	429a      	cmp	r2, r3
 80126a8:	d10c      	bne.n	80126c4 <ip_reass_remove_oldest_datagram+0x4c>
 80126aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126ac:	699a      	ldr	r2, [r3, #24]
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	691b      	ldr	r3, [r3, #16]
 80126b2:	429a      	cmp	r2, r3
 80126b4:	d106      	bne.n	80126c4 <ip_reass_remove_oldest_datagram+0x4c>
 80126b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126b8:	899a      	ldrh	r2, [r3, #12]
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	889b      	ldrh	r3, [r3, #4]
 80126be:	b29b      	uxth	r3, r3
 80126c0:	429a      	cmp	r2, r3
 80126c2:	d014      	beq.n	80126ee <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80126c4:	693b      	ldr	r3, [r7, #16]
 80126c6:	3301      	adds	r3, #1
 80126c8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80126ca:	6a3b      	ldr	r3, [r7, #32]
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	d104      	bne.n	80126da <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80126d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126d2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80126d4:	69fb      	ldr	r3, [r7, #28]
 80126d6:	61bb      	str	r3, [r7, #24]
 80126d8:	e009      	b.n	80126ee <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80126da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126dc:	7fda      	ldrb	r2, [r3, #31]
 80126de:	6a3b      	ldr	r3, [r7, #32]
 80126e0:	7fdb      	ldrb	r3, [r3, #31]
 80126e2:	429a      	cmp	r2, r3
 80126e4:	d803      	bhi.n	80126ee <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80126e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126e8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80126ea:	69fb      	ldr	r3, [r7, #28]
 80126ec:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80126ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126f0:	681b      	ldr	r3, [r3, #0]
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d001      	beq.n	80126fa <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80126f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126f8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80126fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8012700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012702:	2b00      	cmp	r3, #0
 8012704:	d1cb      	bne.n	801269e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8012706:	6a3b      	ldr	r3, [r7, #32]
 8012708:	2b00      	cmp	r3, #0
 801270a:	d008      	beq.n	801271e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801270c:	69b9      	ldr	r1, [r7, #24]
 801270e:	6a38      	ldr	r0, [r7, #32]
 8012710:	f7ff ff0e 	bl	8012530 <ip_reass_free_complete_datagram>
 8012714:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8012716:	697a      	ldr	r2, [r7, #20]
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	4413      	add	r3, r2
 801271c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801271e:	697a      	ldr	r2, [r7, #20]
 8012720:	683b      	ldr	r3, [r7, #0]
 8012722:	429a      	cmp	r2, r3
 8012724:	da02      	bge.n	801272c <ip_reass_remove_oldest_datagram+0xb4>
 8012726:	693b      	ldr	r3, [r7, #16]
 8012728:	2b01      	cmp	r3, #1
 801272a:	dcac      	bgt.n	8012686 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801272c:	697b      	ldr	r3, [r7, #20]
}
 801272e:	4618      	mov	r0, r3
 8012730:	3728      	adds	r7, #40	; 0x28
 8012732:	46bd      	mov	sp, r7
 8012734:	bd80      	pop	{r7, pc}
 8012736:	bf00      	nop
 8012738:	20008fa4 	.word	0x20008fa4

0801273c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801273c:	b580      	push	{r7, lr}
 801273e:	b084      	sub	sp, #16
 8012740:	af00      	add	r7, sp, #0
 8012742:	6078      	str	r0, [r7, #4]
 8012744:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8012746:	2004      	movs	r0, #4
 8012748:	f7f7 f96c 	bl	8009a24 <memp_malloc>
 801274c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	2b00      	cmp	r3, #0
 8012752:	d110      	bne.n	8012776 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8012754:	6839      	ldr	r1, [r7, #0]
 8012756:	6878      	ldr	r0, [r7, #4]
 8012758:	f7ff ff8e 	bl	8012678 <ip_reass_remove_oldest_datagram>
 801275c:	4602      	mov	r2, r0
 801275e:	683b      	ldr	r3, [r7, #0]
 8012760:	4293      	cmp	r3, r2
 8012762:	dc03      	bgt.n	801276c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8012764:	2004      	movs	r0, #4
 8012766:	f7f7 f95d 	bl	8009a24 <memp_malloc>
 801276a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801276c:	68fb      	ldr	r3, [r7, #12]
 801276e:	2b00      	cmp	r3, #0
 8012770:	d101      	bne.n	8012776 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8012772:	2300      	movs	r3, #0
 8012774:	e016      	b.n	80127a4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8012776:	2220      	movs	r2, #32
 8012778:	2100      	movs	r1, #0
 801277a:	68f8      	ldr	r0, [r7, #12]
 801277c:	f000 fe1c 	bl	80133b8 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8012780:	68fb      	ldr	r3, [r7, #12]
 8012782:	220f      	movs	r2, #15
 8012784:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8012786:	4b09      	ldr	r3, [pc, #36]	; (80127ac <ip_reass_enqueue_new_datagram+0x70>)
 8012788:	681a      	ldr	r2, [r3, #0]
 801278a:	68fb      	ldr	r3, [r7, #12]
 801278c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801278e:	4a07      	ldr	r2, [pc, #28]	; (80127ac <ip_reass_enqueue_new_datagram+0x70>)
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8012794:	68fb      	ldr	r3, [r7, #12]
 8012796:	3308      	adds	r3, #8
 8012798:	2214      	movs	r2, #20
 801279a:	6879      	ldr	r1, [r7, #4]
 801279c:	4618      	mov	r0, r3
 801279e:	f000 fde3 	bl	8013368 <memcpy>
  return ipr;
 80127a2:	68fb      	ldr	r3, [r7, #12]
}
 80127a4:	4618      	mov	r0, r3
 80127a6:	3710      	adds	r7, #16
 80127a8:	46bd      	mov	sp, r7
 80127aa:	bd80      	pop	{r7, pc}
 80127ac:	20008fa4 	.word	0x20008fa4

080127b0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80127b0:	b580      	push	{r7, lr}
 80127b2:	b082      	sub	sp, #8
 80127b4:	af00      	add	r7, sp, #0
 80127b6:	6078      	str	r0, [r7, #4]
 80127b8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80127ba:	4b10      	ldr	r3, [pc, #64]	; (80127fc <ip_reass_dequeue_datagram+0x4c>)
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	687a      	ldr	r2, [r7, #4]
 80127c0:	429a      	cmp	r2, r3
 80127c2:	d104      	bne.n	80127ce <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	681b      	ldr	r3, [r3, #0]
 80127c8:	4a0c      	ldr	r2, [pc, #48]	; (80127fc <ip_reass_dequeue_datagram+0x4c>)
 80127ca:	6013      	str	r3, [r2, #0]
 80127cc:	e00d      	b.n	80127ea <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80127ce:	683b      	ldr	r3, [r7, #0]
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d106      	bne.n	80127e2 <ip_reass_dequeue_datagram+0x32>
 80127d4:	4b0a      	ldr	r3, [pc, #40]	; (8012800 <ip_reass_dequeue_datagram+0x50>)
 80127d6:	f240 1245 	movw	r2, #325	; 0x145
 80127da:	490a      	ldr	r1, [pc, #40]	; (8012804 <ip_reass_dequeue_datagram+0x54>)
 80127dc:	480a      	ldr	r0, [pc, #40]	; (8012808 <ip_reass_dequeue_datagram+0x58>)
 80127de:	f000 fdf3 	bl	80133c8 <iprintf>
    prev->next = ipr->next;
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	681a      	ldr	r2, [r3, #0]
 80127e6:	683b      	ldr	r3, [r7, #0]
 80127e8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80127ea:	6879      	ldr	r1, [r7, #4]
 80127ec:	2004      	movs	r0, #4
 80127ee:	f7f7 f965 	bl	8009abc <memp_free>
}
 80127f2:	bf00      	nop
 80127f4:	3708      	adds	r7, #8
 80127f6:	46bd      	mov	sp, r7
 80127f8:	bd80      	pop	{r7, pc}
 80127fa:	bf00      	nop
 80127fc:	20008fa4 	.word	0x20008fa4
 8012800:	08016f38 	.word	0x08016f38
 8012804:	08017000 	.word	0x08017000
 8012808:	08016f80 	.word	0x08016f80

0801280c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801280c:	b580      	push	{r7, lr}
 801280e:	b08c      	sub	sp, #48	; 0x30
 8012810:	af00      	add	r7, sp, #0
 8012812:	60f8      	str	r0, [r7, #12]
 8012814:	60b9      	str	r1, [r7, #8]
 8012816:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8012818:	2300      	movs	r3, #0
 801281a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801281c:	2301      	movs	r3, #1
 801281e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8012820:	68bb      	ldr	r3, [r7, #8]
 8012822:	685b      	ldr	r3, [r3, #4]
 8012824:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8012826:	69fb      	ldr	r3, [r7, #28]
 8012828:	885b      	ldrh	r3, [r3, #2]
 801282a:	b29b      	uxth	r3, r3
 801282c:	4618      	mov	r0, r3
 801282e:	f7f6 fca3 	bl	8009178 <lwip_htons>
 8012832:	4603      	mov	r3, r0
 8012834:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8012836:	69fb      	ldr	r3, [r7, #28]
 8012838:	781b      	ldrb	r3, [r3, #0]
 801283a:	f003 030f 	and.w	r3, r3, #15
 801283e:	b2db      	uxtb	r3, r3
 8012840:	009b      	lsls	r3, r3, #2
 8012842:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8012844:	7e7b      	ldrb	r3, [r7, #25]
 8012846:	b29b      	uxth	r3, r3
 8012848:	8b7a      	ldrh	r2, [r7, #26]
 801284a:	429a      	cmp	r2, r3
 801284c:	d202      	bcs.n	8012854 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801284e:	f04f 33ff 	mov.w	r3, #4294967295
 8012852:	e135      	b.n	8012ac0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8012854:	7e7b      	ldrb	r3, [r7, #25]
 8012856:	b29b      	uxth	r3, r3
 8012858:	8b7a      	ldrh	r2, [r7, #26]
 801285a:	1ad3      	subs	r3, r2, r3
 801285c:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801285e:	69fb      	ldr	r3, [r7, #28]
 8012860:	88db      	ldrh	r3, [r3, #6]
 8012862:	b29b      	uxth	r3, r3
 8012864:	4618      	mov	r0, r3
 8012866:	f7f6 fc87 	bl	8009178 <lwip_htons>
 801286a:	4603      	mov	r3, r0
 801286c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012870:	b29b      	uxth	r3, r3
 8012872:	00db      	lsls	r3, r3, #3
 8012874:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8012876:	68bb      	ldr	r3, [r7, #8]
 8012878:	685b      	ldr	r3, [r3, #4]
 801287a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801287c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801287e:	2200      	movs	r2, #0
 8012880:	701a      	strb	r2, [r3, #0]
 8012882:	2200      	movs	r2, #0
 8012884:	705a      	strb	r2, [r3, #1]
 8012886:	2200      	movs	r2, #0
 8012888:	709a      	strb	r2, [r3, #2]
 801288a:	2200      	movs	r2, #0
 801288c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801288e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012890:	8afa      	ldrh	r2, [r7, #22]
 8012892:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8012894:	8afa      	ldrh	r2, [r7, #22]
 8012896:	8b7b      	ldrh	r3, [r7, #26]
 8012898:	4413      	add	r3, r2
 801289a:	b29a      	uxth	r2, r3
 801289c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801289e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80128a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128a2:	88db      	ldrh	r3, [r3, #6]
 80128a4:	b29b      	uxth	r3, r3
 80128a6:	8afa      	ldrh	r2, [r7, #22]
 80128a8:	429a      	cmp	r2, r3
 80128aa:	d902      	bls.n	80128b2 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80128ac:	f04f 33ff 	mov.w	r3, #4294967295
 80128b0:	e106      	b.n	8012ac0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 80128b2:	68fb      	ldr	r3, [r7, #12]
 80128b4:	685b      	ldr	r3, [r3, #4]
 80128b6:	627b      	str	r3, [r7, #36]	; 0x24
 80128b8:	e068      	b.n	801298c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 80128ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128bc:	685b      	ldr	r3, [r3, #4]
 80128be:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 80128c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128c2:	889b      	ldrh	r3, [r3, #4]
 80128c4:	b29a      	uxth	r2, r3
 80128c6:	693b      	ldr	r3, [r7, #16]
 80128c8:	889b      	ldrh	r3, [r3, #4]
 80128ca:	b29b      	uxth	r3, r3
 80128cc:	429a      	cmp	r2, r3
 80128ce:	d235      	bcs.n	801293c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80128d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80128d4:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80128d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d020      	beq.n	801291e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80128dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128de:	889b      	ldrh	r3, [r3, #4]
 80128e0:	b29a      	uxth	r2, r3
 80128e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80128e4:	88db      	ldrh	r3, [r3, #6]
 80128e6:	b29b      	uxth	r3, r3
 80128e8:	429a      	cmp	r2, r3
 80128ea:	d307      	bcc.n	80128fc <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 80128ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128ee:	88db      	ldrh	r3, [r3, #6]
 80128f0:	b29a      	uxth	r2, r3
 80128f2:	693b      	ldr	r3, [r7, #16]
 80128f4:	889b      	ldrh	r3, [r3, #4]
 80128f6:	b29b      	uxth	r3, r3
 80128f8:	429a      	cmp	r2, r3
 80128fa:	d902      	bls.n	8012902 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80128fc:	f04f 33ff 	mov.w	r3, #4294967295
 8012900:	e0de      	b.n	8012ac0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8012902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012904:	68ba      	ldr	r2, [r7, #8]
 8012906:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8012908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801290a:	88db      	ldrh	r3, [r3, #6]
 801290c:	b29a      	uxth	r2, r3
 801290e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012910:	889b      	ldrh	r3, [r3, #4]
 8012912:	b29b      	uxth	r3, r3
 8012914:	429a      	cmp	r2, r3
 8012916:	d03d      	beq.n	8012994 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8012918:	2300      	movs	r3, #0
 801291a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801291c:	e03a      	b.n	8012994 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801291e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012920:	88db      	ldrh	r3, [r3, #6]
 8012922:	b29a      	uxth	r2, r3
 8012924:	693b      	ldr	r3, [r7, #16]
 8012926:	889b      	ldrh	r3, [r3, #4]
 8012928:	b29b      	uxth	r3, r3
 801292a:	429a      	cmp	r2, r3
 801292c:	d902      	bls.n	8012934 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801292e:	f04f 33ff 	mov.w	r3, #4294967295
 8012932:	e0c5      	b.n	8012ac0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8012934:	68fb      	ldr	r3, [r7, #12]
 8012936:	68ba      	ldr	r2, [r7, #8]
 8012938:	605a      	str	r2, [r3, #4]
      break;
 801293a:	e02b      	b.n	8012994 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801293c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801293e:	889b      	ldrh	r3, [r3, #4]
 8012940:	b29a      	uxth	r2, r3
 8012942:	693b      	ldr	r3, [r7, #16]
 8012944:	889b      	ldrh	r3, [r3, #4]
 8012946:	b29b      	uxth	r3, r3
 8012948:	429a      	cmp	r2, r3
 801294a:	d102      	bne.n	8012952 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801294c:	f04f 33ff 	mov.w	r3, #4294967295
 8012950:	e0b6      	b.n	8012ac0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8012952:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012954:	889b      	ldrh	r3, [r3, #4]
 8012956:	b29a      	uxth	r2, r3
 8012958:	693b      	ldr	r3, [r7, #16]
 801295a:	88db      	ldrh	r3, [r3, #6]
 801295c:	b29b      	uxth	r3, r3
 801295e:	429a      	cmp	r2, r3
 8012960:	d202      	bcs.n	8012968 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8012962:	f04f 33ff 	mov.w	r3, #4294967295
 8012966:	e0ab      	b.n	8012ac0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8012968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801296a:	2b00      	cmp	r3, #0
 801296c:	d009      	beq.n	8012982 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801296e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012970:	88db      	ldrh	r3, [r3, #6]
 8012972:	b29a      	uxth	r2, r3
 8012974:	693b      	ldr	r3, [r7, #16]
 8012976:	889b      	ldrh	r3, [r3, #4]
 8012978:	b29b      	uxth	r3, r3
 801297a:	429a      	cmp	r2, r3
 801297c:	d001      	beq.n	8012982 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801297e:	2300      	movs	r3, #0
 8012980:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8012982:	693b      	ldr	r3, [r7, #16]
 8012984:	681b      	ldr	r3, [r3, #0]
 8012986:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8012988:	693b      	ldr	r3, [r7, #16]
 801298a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801298c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801298e:	2b00      	cmp	r3, #0
 8012990:	d193      	bne.n	80128ba <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8012992:	e000      	b.n	8012996 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8012994:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8012996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012998:	2b00      	cmp	r3, #0
 801299a:	d12d      	bne.n	80129f8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801299c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d01c      	beq.n	80129dc <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80129a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129a4:	88db      	ldrh	r3, [r3, #6]
 80129a6:	b29a      	uxth	r2, r3
 80129a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129aa:	889b      	ldrh	r3, [r3, #4]
 80129ac:	b29b      	uxth	r3, r3
 80129ae:	429a      	cmp	r2, r3
 80129b0:	d906      	bls.n	80129c0 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 80129b2:	4b45      	ldr	r3, [pc, #276]	; (8012ac8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80129b4:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 80129b8:	4944      	ldr	r1, [pc, #272]	; (8012acc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80129ba:	4845      	ldr	r0, [pc, #276]	; (8012ad0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80129bc:	f000 fd04 	bl	80133c8 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 80129c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129c2:	68ba      	ldr	r2, [r7, #8]
 80129c4:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 80129c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129c8:	88db      	ldrh	r3, [r3, #6]
 80129ca:	b29a      	uxth	r2, r3
 80129cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80129ce:	889b      	ldrh	r3, [r3, #4]
 80129d0:	b29b      	uxth	r3, r3
 80129d2:	429a      	cmp	r2, r3
 80129d4:	d010      	beq.n	80129f8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80129d6:	2300      	movs	r3, #0
 80129d8:	623b      	str	r3, [r7, #32]
 80129da:	e00d      	b.n	80129f8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	685b      	ldr	r3, [r3, #4]
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	d006      	beq.n	80129f2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80129e4:	4b38      	ldr	r3, [pc, #224]	; (8012ac8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80129e6:	f44f 72df 	mov.w	r2, #446	; 0x1be
 80129ea:	493a      	ldr	r1, [pc, #232]	; (8012ad4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 80129ec:	4838      	ldr	r0, [pc, #224]	; (8012ad0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80129ee:	f000 fceb 	bl	80133c8 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80129f2:	68fb      	ldr	r3, [r7, #12]
 80129f4:	68ba      	ldr	r2, [r7, #8]
 80129f6:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d105      	bne.n	8012a0a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	7f9b      	ldrb	r3, [r3, #30]
 8012a02:	f003 0301 	and.w	r3, r3, #1
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d059      	beq.n	8012abe <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8012a0a:	6a3b      	ldr	r3, [r7, #32]
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	d04f      	beq.n	8012ab0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8012a10:	68fb      	ldr	r3, [r7, #12]
 8012a12:	685b      	ldr	r3, [r3, #4]
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d006      	beq.n	8012a26 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8012a18:	68fb      	ldr	r3, [r7, #12]
 8012a1a:	685b      	ldr	r3, [r3, #4]
 8012a1c:	685b      	ldr	r3, [r3, #4]
 8012a1e:	889b      	ldrh	r3, [r3, #4]
 8012a20:	b29b      	uxth	r3, r3
 8012a22:	2b00      	cmp	r3, #0
 8012a24:	d002      	beq.n	8012a2c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8012a26:	2300      	movs	r3, #0
 8012a28:	623b      	str	r3, [r7, #32]
 8012a2a:	e041      	b.n	8012ab0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8012a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a2e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 8012a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a32:	681b      	ldr	r3, [r3, #0]
 8012a34:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8012a36:	e012      	b.n	8012a5e <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8012a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a3a:	685b      	ldr	r3, [r3, #4]
 8012a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 8012a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a40:	88db      	ldrh	r3, [r3, #6]
 8012a42:	b29a      	uxth	r2, r3
 8012a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a46:	889b      	ldrh	r3, [r3, #4]
 8012a48:	b29b      	uxth	r3, r3
 8012a4a:	429a      	cmp	r2, r3
 8012a4c:	d002      	beq.n	8012a54 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8012a4e:	2300      	movs	r3, #0
 8012a50:	623b      	str	r3, [r7, #32]
            break;
 8012a52:	e007      	b.n	8012a64 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8012a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a56:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8012a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a5a:	681b      	ldr	r3, [r3, #0]
 8012a5c:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8012a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	d1e9      	bne.n	8012a38 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8012a64:	6a3b      	ldr	r3, [r7, #32]
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d022      	beq.n	8012ab0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8012a6a:	68fb      	ldr	r3, [r7, #12]
 8012a6c:	685b      	ldr	r3, [r3, #4]
 8012a6e:	2b00      	cmp	r3, #0
 8012a70:	d106      	bne.n	8012a80 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8012a72:	4b15      	ldr	r3, [pc, #84]	; (8012ac8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012a74:	f240 12df 	movw	r2, #479	; 0x1df
 8012a78:	4917      	ldr	r1, [pc, #92]	; (8012ad8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8012a7a:	4815      	ldr	r0, [pc, #84]	; (8012ad0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8012a7c:	f000 fca4 	bl	80133c8 <iprintf>
          LWIP_ASSERT("sanity check",
 8012a80:	68fb      	ldr	r3, [r7, #12]
 8012a82:	685b      	ldr	r3, [r3, #4]
 8012a84:	685b      	ldr	r3, [r3, #4]
 8012a86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012a88:	429a      	cmp	r2, r3
 8012a8a:	d106      	bne.n	8012a9a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8012a8c:	4b0e      	ldr	r3, [pc, #56]	; (8012ac8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012a8e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8012a92:	4911      	ldr	r1, [pc, #68]	; (8012ad8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8012a94:	480e      	ldr	r0, [pc, #56]	; (8012ad0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8012a96:	f000 fc97 	bl	80133c8 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8012a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	2b00      	cmp	r3, #0
 8012aa0:	d006      	beq.n	8012ab0 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8012aa2:	4b09      	ldr	r3, [pc, #36]	; (8012ac8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012aa4:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8012aa8:	490c      	ldr	r1, [pc, #48]	; (8012adc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8012aaa:	4809      	ldr	r0, [pc, #36]	; (8012ad0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8012aac:	f000 fc8c 	bl	80133c8 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8012ab0:	6a3b      	ldr	r3, [r7, #32]
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	bf14      	ite	ne
 8012ab6:	2301      	movne	r3, #1
 8012ab8:	2300      	moveq	r3, #0
 8012aba:	b2db      	uxtb	r3, r3
 8012abc:	e000      	b.n	8012ac0 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8012abe:	2300      	movs	r3, #0
}
 8012ac0:	4618      	mov	r0, r3
 8012ac2:	3730      	adds	r7, #48	; 0x30
 8012ac4:	46bd      	mov	sp, r7
 8012ac6:	bd80      	pop	{r7, pc}
 8012ac8:	08016f38 	.word	0x08016f38
 8012acc:	0801701c 	.word	0x0801701c
 8012ad0:	08016f80 	.word	0x08016f80
 8012ad4:	0801703c 	.word	0x0801703c
 8012ad8:	08017074 	.word	0x08017074
 8012adc:	08017084 	.word	0x08017084

08012ae0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8012ae0:	b580      	push	{r7, lr}
 8012ae2:	b08e      	sub	sp, #56	; 0x38
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	685b      	ldr	r3, [r3, #4]
 8012aec:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8012aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012af0:	781b      	ldrb	r3, [r3, #0]
 8012af2:	f003 030f 	and.w	r3, r3, #15
 8012af6:	b2db      	uxtb	r3, r3
 8012af8:	009b      	lsls	r3, r3, #2
 8012afa:	b2db      	uxtb	r3, r3
 8012afc:	2b14      	cmp	r3, #20
 8012afe:	f040 8171 	bne.w	8012de4 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8012b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b04:	88db      	ldrh	r3, [r3, #6]
 8012b06:	b29b      	uxth	r3, r3
 8012b08:	4618      	mov	r0, r3
 8012b0a:	f7f6 fb35 	bl	8009178 <lwip_htons>
 8012b0e:	4603      	mov	r3, r0
 8012b10:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012b14:	b29b      	uxth	r3, r3
 8012b16:	00db      	lsls	r3, r3, #3
 8012b18:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8012b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b1c:	885b      	ldrh	r3, [r3, #2]
 8012b1e:	b29b      	uxth	r3, r3
 8012b20:	4618      	mov	r0, r3
 8012b22:	f7f6 fb29 	bl	8009178 <lwip_htons>
 8012b26:	4603      	mov	r3, r0
 8012b28:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8012b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b2c:	781b      	ldrb	r3, [r3, #0]
 8012b2e:	f003 030f 	and.w	r3, r3, #15
 8012b32:	b2db      	uxtb	r3, r3
 8012b34:	009b      	lsls	r3, r3, #2
 8012b36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 8012b3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012b3e:	b29b      	uxth	r3, r3
 8012b40:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012b42:	429a      	cmp	r2, r3
 8012b44:	f0c0 8150 	bcc.w	8012de8 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8012b48:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012b4c:	b29b      	uxth	r3, r3
 8012b4e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012b50:	1ad3      	subs	r3, r2, r3
 8012b52:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8012b54:	6878      	ldr	r0, [r7, #4]
 8012b56:	f7f7 fe4b 	bl	800a7f0 <pbuf_clen>
 8012b5a:	4603      	mov	r3, r0
 8012b5c:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8012b5e:	4b8c      	ldr	r3, [pc, #560]	; (8012d90 <ip4_reass+0x2b0>)
 8012b60:	881b      	ldrh	r3, [r3, #0]
 8012b62:	461a      	mov	r2, r3
 8012b64:	8c3b      	ldrh	r3, [r7, #32]
 8012b66:	4413      	add	r3, r2
 8012b68:	2b0a      	cmp	r3, #10
 8012b6a:	dd10      	ble.n	8012b8e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012b6c:	8c3b      	ldrh	r3, [r7, #32]
 8012b6e:	4619      	mov	r1, r3
 8012b70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012b72:	f7ff fd81 	bl	8012678 <ip_reass_remove_oldest_datagram>
 8012b76:	4603      	mov	r3, r0
 8012b78:	2b00      	cmp	r3, #0
 8012b7a:	f000 8137 	beq.w	8012dec <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8012b7e:	4b84      	ldr	r3, [pc, #528]	; (8012d90 <ip4_reass+0x2b0>)
 8012b80:	881b      	ldrh	r3, [r3, #0]
 8012b82:	461a      	mov	r2, r3
 8012b84:	8c3b      	ldrh	r3, [r7, #32]
 8012b86:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012b88:	2b0a      	cmp	r3, #10
 8012b8a:	f300 812f 	bgt.w	8012dec <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8012b8e:	4b81      	ldr	r3, [pc, #516]	; (8012d94 <ip4_reass+0x2b4>)
 8012b90:	681b      	ldr	r3, [r3, #0]
 8012b92:	633b      	str	r3, [r7, #48]	; 0x30
 8012b94:	e015      	b.n	8012bc2 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8012b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012b98:	695a      	ldr	r2, [r3, #20]
 8012b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b9c:	68db      	ldr	r3, [r3, #12]
 8012b9e:	429a      	cmp	r2, r3
 8012ba0:	d10c      	bne.n	8012bbc <ip4_reass+0xdc>
 8012ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ba4:	699a      	ldr	r2, [r3, #24]
 8012ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ba8:	691b      	ldr	r3, [r3, #16]
 8012baa:	429a      	cmp	r2, r3
 8012bac:	d106      	bne.n	8012bbc <ip4_reass+0xdc>
 8012bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bb0:	899a      	ldrh	r2, [r3, #12]
 8012bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012bb4:	889b      	ldrh	r3, [r3, #4]
 8012bb6:	b29b      	uxth	r3, r3
 8012bb8:	429a      	cmp	r2, r3
 8012bba:	d006      	beq.n	8012bca <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8012bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	633b      	str	r3, [r7, #48]	; 0x30
 8012bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bc4:	2b00      	cmp	r3, #0
 8012bc6:	d1e6      	bne.n	8012b96 <ip4_reass+0xb6>
 8012bc8:	e000      	b.n	8012bcc <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8012bca:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8012bcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bce:	2b00      	cmp	r3, #0
 8012bd0:	d109      	bne.n	8012be6 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8012bd2:	8c3b      	ldrh	r3, [r7, #32]
 8012bd4:	4619      	mov	r1, r3
 8012bd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012bd8:	f7ff fdb0 	bl	801273c <ip_reass_enqueue_new_datagram>
 8012bdc:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8012bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012be0:	2b00      	cmp	r3, #0
 8012be2:	d11c      	bne.n	8012c1e <ip4_reass+0x13e>
      goto nullreturn;
 8012be4:	e105      	b.n	8012df2 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8012be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012be8:	88db      	ldrh	r3, [r3, #6]
 8012bea:	b29b      	uxth	r3, r3
 8012bec:	4618      	mov	r0, r3
 8012bee:	f7f6 fac3 	bl	8009178 <lwip_htons>
 8012bf2:	4603      	mov	r3, r0
 8012bf4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012bf8:	2b00      	cmp	r3, #0
 8012bfa:	d110      	bne.n	8012c1e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8012bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012bfe:	89db      	ldrh	r3, [r3, #14]
 8012c00:	4618      	mov	r0, r3
 8012c02:	f7f6 fab9 	bl	8009178 <lwip_htons>
 8012c06:	4603      	mov	r3, r0
 8012c08:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8012c0c:	2b00      	cmp	r3, #0
 8012c0e:	d006      	beq.n	8012c1e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8012c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c12:	3308      	adds	r3, #8
 8012c14:	2214      	movs	r2, #20
 8012c16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012c18:	4618      	mov	r0, r3
 8012c1a:	f000 fba5 	bl	8013368 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8012c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012c20:	88db      	ldrh	r3, [r3, #6]
 8012c22:	b29b      	uxth	r3, r3
 8012c24:	f003 0320 	and.w	r3, r3, #32
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	bf0c      	ite	eq
 8012c2c:	2301      	moveq	r3, #1
 8012c2e:	2300      	movne	r3, #0
 8012c30:	b2db      	uxtb	r3, r3
 8012c32:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8012c34:	69fb      	ldr	r3, [r7, #28]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d00e      	beq.n	8012c58 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8012c3a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8012c3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012c3e:	4413      	add	r3, r2
 8012c40:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8012c42:	8b7a      	ldrh	r2, [r7, #26]
 8012c44:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012c46:	429a      	cmp	r2, r3
 8012c48:	f0c0 80a0 	bcc.w	8012d8c <ip4_reass+0x2ac>
 8012c4c:	8b7b      	ldrh	r3, [r7, #26]
 8012c4e:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8012c52:	4293      	cmp	r3, r2
 8012c54:	f200 809a 	bhi.w	8012d8c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8012c58:	69fa      	ldr	r2, [r7, #28]
 8012c5a:	6879      	ldr	r1, [r7, #4]
 8012c5c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012c5e:	f7ff fdd5 	bl	801280c <ip_reass_chain_frag_into_datagram_and_validate>
 8012c62:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8012c64:	697b      	ldr	r3, [r7, #20]
 8012c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c6a:	f000 809b 	beq.w	8012da4 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8012c6e:	4b48      	ldr	r3, [pc, #288]	; (8012d90 <ip4_reass+0x2b0>)
 8012c70:	881a      	ldrh	r2, [r3, #0]
 8012c72:	8c3b      	ldrh	r3, [r7, #32]
 8012c74:	4413      	add	r3, r2
 8012c76:	b29a      	uxth	r2, r3
 8012c78:	4b45      	ldr	r3, [pc, #276]	; (8012d90 <ip4_reass+0x2b0>)
 8012c7a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8012c7c:	69fb      	ldr	r3, [r7, #28]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d00d      	beq.n	8012c9e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8012c82:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8012c84:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012c86:	4413      	add	r3, r2
 8012c88:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8012c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c8c:	8a7a      	ldrh	r2, [r7, #18]
 8012c8e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8012c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c92:	7f9b      	ldrb	r3, [r3, #30]
 8012c94:	f043 0301 	orr.w	r3, r3, #1
 8012c98:	b2da      	uxtb	r2, r3
 8012c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012c9c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8012c9e:	697b      	ldr	r3, [r7, #20]
 8012ca0:	2b01      	cmp	r3, #1
 8012ca2:	d171      	bne.n	8012d88 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8012ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ca6:	8b9b      	ldrh	r3, [r3, #28]
 8012ca8:	3314      	adds	r3, #20
 8012caa:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8012cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cae:	685b      	ldr	r3, [r3, #4]
 8012cb0:	685b      	ldr	r3, [r3, #4]
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8012cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cb8:	685b      	ldr	r3, [r3, #4]
 8012cba:	685b      	ldr	r3, [r3, #4]
 8012cbc:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8012cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cc0:	3308      	adds	r3, #8
 8012cc2:	2214      	movs	r2, #20
 8012cc4:	4619      	mov	r1, r3
 8012cc6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012cc8:	f000 fb4e 	bl	8013368 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8012ccc:	8a3b      	ldrh	r3, [r7, #16]
 8012cce:	4618      	mov	r0, r3
 8012cd0:	f7f6 fa52 	bl	8009178 <lwip_htons>
 8012cd4:	4603      	mov	r3, r0
 8012cd6:	461a      	mov	r2, r3
 8012cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cda:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8012cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cde:	2200      	movs	r2, #0
 8012ce0:	719a      	strb	r2, [r3, #6]
 8012ce2:	2200      	movs	r2, #0
 8012ce4:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8012ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ce8:	2200      	movs	r2, #0
 8012cea:	729a      	strb	r2, [r3, #10]
 8012cec:	2200      	movs	r2, #0
 8012cee:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8012cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012cf2:	685b      	ldr	r3, [r3, #4]
 8012cf4:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8012cf6:	e00d      	b.n	8012d14 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8012cf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012cfa:	685b      	ldr	r3, [r3, #4]
 8012cfc:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8012cfe:	2114      	movs	r1, #20
 8012d00:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8012d02:	f7f7 fc67 	bl	800a5d4 <pbuf_remove_header>
      pbuf_cat(p, r);
 8012d06:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8012d08:	6878      	ldr	r0, [r7, #4]
 8012d0a:	f7f7 fdab 	bl	800a864 <pbuf_cat>
      r = iprh->next_pbuf;
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	681b      	ldr	r3, [r3, #0]
 8012d12:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8012d14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012d16:	2b00      	cmp	r3, #0
 8012d18:	d1ee      	bne.n	8012cf8 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8012d1a:	4b1e      	ldr	r3, [pc, #120]	; (8012d94 <ip4_reass+0x2b4>)
 8012d1c:	681b      	ldr	r3, [r3, #0]
 8012d1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012d20:	429a      	cmp	r2, r3
 8012d22:	d102      	bne.n	8012d2a <ip4_reass+0x24a>
      ipr_prev = NULL;
 8012d24:	2300      	movs	r3, #0
 8012d26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012d28:	e010      	b.n	8012d4c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8012d2a:	4b1a      	ldr	r3, [pc, #104]	; (8012d94 <ip4_reass+0x2b4>)
 8012d2c:	681b      	ldr	r3, [r3, #0]
 8012d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012d30:	e007      	b.n	8012d42 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8012d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d34:	681b      	ldr	r3, [r3, #0]
 8012d36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012d38:	429a      	cmp	r2, r3
 8012d3a:	d006      	beq.n	8012d4a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8012d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d1f4      	bne.n	8012d32 <ip4_reass+0x252>
 8012d48:	e000      	b.n	8012d4c <ip4_reass+0x26c>
          break;
 8012d4a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8012d4c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012d4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012d50:	f7ff fd2e 	bl	80127b0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8012d54:	6878      	ldr	r0, [r7, #4]
 8012d56:	f7f7 fd4b 	bl	800a7f0 <pbuf_clen>
 8012d5a:	4603      	mov	r3, r0
 8012d5c:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8012d5e:	4b0c      	ldr	r3, [pc, #48]	; (8012d90 <ip4_reass+0x2b0>)
 8012d60:	881b      	ldrh	r3, [r3, #0]
 8012d62:	8c3a      	ldrh	r2, [r7, #32]
 8012d64:	429a      	cmp	r2, r3
 8012d66:	d906      	bls.n	8012d76 <ip4_reass+0x296>
 8012d68:	4b0b      	ldr	r3, [pc, #44]	; (8012d98 <ip4_reass+0x2b8>)
 8012d6a:	f240 229b 	movw	r2, #667	; 0x29b
 8012d6e:	490b      	ldr	r1, [pc, #44]	; (8012d9c <ip4_reass+0x2bc>)
 8012d70:	480b      	ldr	r0, [pc, #44]	; (8012da0 <ip4_reass+0x2c0>)
 8012d72:	f000 fb29 	bl	80133c8 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8012d76:	4b06      	ldr	r3, [pc, #24]	; (8012d90 <ip4_reass+0x2b0>)
 8012d78:	881a      	ldrh	r2, [r3, #0]
 8012d7a:	8c3b      	ldrh	r3, [r7, #32]
 8012d7c:	1ad3      	subs	r3, r2, r3
 8012d7e:	b29a      	uxth	r2, r3
 8012d80:	4b03      	ldr	r3, [pc, #12]	; (8012d90 <ip4_reass+0x2b0>)
 8012d82:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8012d84:	687b      	ldr	r3, [r7, #4]
 8012d86:	e038      	b.n	8012dfa <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8012d88:	2300      	movs	r3, #0
 8012d8a:	e036      	b.n	8012dfa <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8012d8c:	bf00      	nop
 8012d8e:	e00a      	b.n	8012da6 <ip4_reass+0x2c6>
 8012d90:	20008fa8 	.word	0x20008fa8
 8012d94:	20008fa4 	.word	0x20008fa4
 8012d98:	08016f38 	.word	0x08016f38
 8012d9c:	080170a8 	.word	0x080170a8
 8012da0:	08016f80 	.word	0x08016f80
    goto nullreturn_ipr;
 8012da4:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8012da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d106      	bne.n	8012dba <ip4_reass+0x2da>
 8012dac:	4b15      	ldr	r3, [pc, #84]	; (8012e04 <ip4_reass+0x324>)
 8012dae:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8012db2:	4915      	ldr	r1, [pc, #84]	; (8012e08 <ip4_reass+0x328>)
 8012db4:	4815      	ldr	r0, [pc, #84]	; (8012e0c <ip4_reass+0x32c>)
 8012db6:	f000 fb07 	bl	80133c8 <iprintf>
  if (ipr->p == NULL) {
 8012dba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012dbc:	685b      	ldr	r3, [r3, #4]
 8012dbe:	2b00      	cmp	r3, #0
 8012dc0:	d116      	bne.n	8012df0 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8012dc2:	4b13      	ldr	r3, [pc, #76]	; (8012e10 <ip4_reass+0x330>)
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012dc8:	429a      	cmp	r2, r3
 8012dca:	d006      	beq.n	8012dda <ip4_reass+0x2fa>
 8012dcc:	4b0d      	ldr	r3, [pc, #52]	; (8012e04 <ip4_reass+0x324>)
 8012dce:	f240 22ab 	movw	r2, #683	; 0x2ab
 8012dd2:	4910      	ldr	r1, [pc, #64]	; (8012e14 <ip4_reass+0x334>)
 8012dd4:	480d      	ldr	r0, [pc, #52]	; (8012e0c <ip4_reass+0x32c>)
 8012dd6:	f000 faf7 	bl	80133c8 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8012dda:	2100      	movs	r1, #0
 8012ddc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012dde:	f7ff fce7 	bl	80127b0 <ip_reass_dequeue_datagram>
 8012de2:	e006      	b.n	8012df2 <ip4_reass+0x312>
    goto nullreturn;
 8012de4:	bf00      	nop
 8012de6:	e004      	b.n	8012df2 <ip4_reass+0x312>
    goto nullreturn;
 8012de8:	bf00      	nop
 8012dea:	e002      	b.n	8012df2 <ip4_reass+0x312>
      goto nullreturn;
 8012dec:	bf00      	nop
 8012dee:	e000      	b.n	8012df2 <ip4_reass+0x312>
  }

nullreturn:
 8012df0:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8012df2:	6878      	ldr	r0, [r7, #4]
 8012df4:	f7f7 fc74 	bl	800a6e0 <pbuf_free>
  return NULL;
 8012df8:	2300      	movs	r3, #0
}
 8012dfa:	4618      	mov	r0, r3
 8012dfc:	3738      	adds	r7, #56	; 0x38
 8012dfe:	46bd      	mov	sp, r7
 8012e00:	bd80      	pop	{r7, pc}
 8012e02:	bf00      	nop
 8012e04:	08016f38 	.word	0x08016f38
 8012e08:	080170c4 	.word	0x080170c4
 8012e0c:	08016f80 	.word	0x08016f80
 8012e10:	20008fa4 	.word	0x20008fa4
 8012e14:	080170d0 	.word	0x080170d0

08012e18 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8012e18:	b580      	push	{r7, lr}
 8012e1a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8012e1c:	2005      	movs	r0, #5
 8012e1e:	f7f6 fe01 	bl	8009a24 <memp_malloc>
 8012e22:	4603      	mov	r3, r0
}
 8012e24:	4618      	mov	r0, r3
 8012e26:	bd80      	pop	{r7, pc}

08012e28 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8012e28:	b580      	push	{r7, lr}
 8012e2a:	b082      	sub	sp, #8
 8012e2c:	af00      	add	r7, sp, #0
 8012e2e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8012e30:	687b      	ldr	r3, [r7, #4]
 8012e32:	2b00      	cmp	r3, #0
 8012e34:	d106      	bne.n	8012e44 <ip_frag_free_pbuf_custom_ref+0x1c>
 8012e36:	4b07      	ldr	r3, [pc, #28]	; (8012e54 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8012e38:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8012e3c:	4906      	ldr	r1, [pc, #24]	; (8012e58 <ip_frag_free_pbuf_custom_ref+0x30>)
 8012e3e:	4807      	ldr	r0, [pc, #28]	; (8012e5c <ip_frag_free_pbuf_custom_ref+0x34>)
 8012e40:	f000 fac2 	bl	80133c8 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8012e44:	6879      	ldr	r1, [r7, #4]
 8012e46:	2005      	movs	r0, #5
 8012e48:	f7f6 fe38 	bl	8009abc <memp_free>
}
 8012e4c:	bf00      	nop
 8012e4e:	3708      	adds	r7, #8
 8012e50:	46bd      	mov	sp, r7
 8012e52:	bd80      	pop	{r7, pc}
 8012e54:	08016f38 	.word	0x08016f38
 8012e58:	080170f0 	.word	0x080170f0
 8012e5c:	08016f80 	.word	0x08016f80

08012e60 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8012e60:	b580      	push	{r7, lr}
 8012e62:	b084      	sub	sp, #16
 8012e64:	af00      	add	r7, sp, #0
 8012e66:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8012e6c:	68fb      	ldr	r3, [r7, #12]
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d106      	bne.n	8012e80 <ipfrag_free_pbuf_custom+0x20>
 8012e72:	4b11      	ldr	r3, [pc, #68]	; (8012eb8 <ipfrag_free_pbuf_custom+0x58>)
 8012e74:	f240 22ce 	movw	r2, #718	; 0x2ce
 8012e78:	4910      	ldr	r1, [pc, #64]	; (8012ebc <ipfrag_free_pbuf_custom+0x5c>)
 8012e7a:	4811      	ldr	r0, [pc, #68]	; (8012ec0 <ipfrag_free_pbuf_custom+0x60>)
 8012e7c:	f000 faa4 	bl	80133c8 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8012e80:	68fa      	ldr	r2, [r7, #12]
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	429a      	cmp	r2, r3
 8012e86:	d006      	beq.n	8012e96 <ipfrag_free_pbuf_custom+0x36>
 8012e88:	4b0b      	ldr	r3, [pc, #44]	; (8012eb8 <ipfrag_free_pbuf_custom+0x58>)
 8012e8a:	f240 22cf 	movw	r2, #719	; 0x2cf
 8012e8e:	490d      	ldr	r1, [pc, #52]	; (8012ec4 <ipfrag_free_pbuf_custom+0x64>)
 8012e90:	480b      	ldr	r0, [pc, #44]	; (8012ec0 <ipfrag_free_pbuf_custom+0x60>)
 8012e92:	f000 fa99 	bl	80133c8 <iprintf>
  if (pcr->original != NULL) {
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	695b      	ldr	r3, [r3, #20]
 8012e9a:	2b00      	cmp	r3, #0
 8012e9c:	d004      	beq.n	8012ea8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8012e9e:	68fb      	ldr	r3, [r7, #12]
 8012ea0:	695b      	ldr	r3, [r3, #20]
 8012ea2:	4618      	mov	r0, r3
 8012ea4:	f7f7 fc1c 	bl	800a6e0 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8012ea8:	68f8      	ldr	r0, [r7, #12]
 8012eaa:	f7ff ffbd 	bl	8012e28 <ip_frag_free_pbuf_custom_ref>
}
 8012eae:	bf00      	nop
 8012eb0:	3710      	adds	r7, #16
 8012eb2:	46bd      	mov	sp, r7
 8012eb4:	bd80      	pop	{r7, pc}
 8012eb6:	bf00      	nop
 8012eb8:	08016f38 	.word	0x08016f38
 8012ebc:	080170fc 	.word	0x080170fc
 8012ec0:	08016f80 	.word	0x08016f80
 8012ec4:	08017108 	.word	0x08017108

08012ec8 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8012ec8:	b580      	push	{r7, lr}
 8012eca:	b094      	sub	sp, #80	; 0x50
 8012ecc:	af02      	add	r7, sp, #8
 8012ece:	60f8      	str	r0, [r7, #12]
 8012ed0:	60b9      	str	r1, [r7, #8]
 8012ed2:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8012ed4:	2300      	movs	r3, #0
 8012ed6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8012eda:	68bb      	ldr	r3, [r7, #8]
 8012edc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012ede:	3b14      	subs	r3, #20
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	da00      	bge.n	8012ee6 <ip4_frag+0x1e>
 8012ee4:	3307      	adds	r3, #7
 8012ee6:	10db      	asrs	r3, r3, #3
 8012ee8:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8012eea:	2314      	movs	r3, #20
 8012eec:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8012eee:	68fb      	ldr	r3, [r7, #12]
 8012ef0:	685b      	ldr	r3, [r3, #4]
 8012ef2:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8012ef4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012ef6:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8012ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012efa:	781b      	ldrb	r3, [r3, #0]
 8012efc:	f003 030f 	and.w	r3, r3, #15
 8012f00:	b2db      	uxtb	r3, r3
 8012f02:	009b      	lsls	r3, r3, #2
 8012f04:	b2db      	uxtb	r3, r3
 8012f06:	2b14      	cmp	r3, #20
 8012f08:	d002      	beq.n	8012f10 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8012f0a:	f06f 0305 	mvn.w	r3, #5
 8012f0e:	e110      	b.n	8013132 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8012f10:	68fb      	ldr	r3, [r7, #12]
 8012f12:	895b      	ldrh	r3, [r3, #10]
 8012f14:	2b13      	cmp	r3, #19
 8012f16:	d809      	bhi.n	8012f2c <ip4_frag+0x64>
 8012f18:	4b88      	ldr	r3, [pc, #544]	; (801313c <ip4_frag+0x274>)
 8012f1a:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8012f1e:	4988      	ldr	r1, [pc, #544]	; (8013140 <ip4_frag+0x278>)
 8012f20:	4888      	ldr	r0, [pc, #544]	; (8013144 <ip4_frag+0x27c>)
 8012f22:	f000 fa51 	bl	80133c8 <iprintf>
 8012f26:	f06f 0305 	mvn.w	r3, #5
 8012f2a:	e102      	b.n	8013132 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8012f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012f2e:	88db      	ldrh	r3, [r3, #6]
 8012f30:	b29b      	uxth	r3, r3
 8012f32:	4618      	mov	r0, r3
 8012f34:	f7f6 f920 	bl	8009178 <lwip_htons>
 8012f38:	4603      	mov	r3, r0
 8012f3a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8012f3c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012f3e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012f42:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8012f46:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012f48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012f4c:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8012f4e:	68fb      	ldr	r3, [r7, #12]
 8012f50:	891b      	ldrh	r3, [r3, #8]
 8012f52:	3b14      	subs	r3, #20
 8012f54:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8012f58:	e0e1      	b.n	801311e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8012f5a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8012f5c:	00db      	lsls	r3, r3, #3
 8012f5e:	b29b      	uxth	r3, r3
 8012f60:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8012f64:	4293      	cmp	r3, r2
 8012f66:	bf28      	it	cs
 8012f68:	4613      	movcs	r3, r2
 8012f6a:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8012f6c:	f44f 7220 	mov.w	r2, #640	; 0x280
 8012f70:	2114      	movs	r1, #20
 8012f72:	200e      	movs	r0, #14
 8012f74:	f7f7 f8d0 	bl	800a118 <pbuf_alloc>
 8012f78:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8012f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	f000 80d5 	beq.w	801312c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8012f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f84:	895b      	ldrh	r3, [r3, #10]
 8012f86:	2b13      	cmp	r3, #19
 8012f88:	d806      	bhi.n	8012f98 <ip4_frag+0xd0>
 8012f8a:	4b6c      	ldr	r3, [pc, #432]	; (801313c <ip4_frag+0x274>)
 8012f8c:	f44f 7249 	mov.w	r2, #804	; 0x324
 8012f90:	496d      	ldr	r1, [pc, #436]	; (8013148 <ip4_frag+0x280>)
 8012f92:	486c      	ldr	r0, [pc, #432]	; (8013144 <ip4_frag+0x27c>)
 8012f94:	f000 fa18 	bl	80133c8 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8012f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f9a:	685b      	ldr	r3, [r3, #4]
 8012f9c:	2214      	movs	r2, #20
 8012f9e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8012fa0:	4618      	mov	r0, r3
 8012fa2:	f000 f9e1 	bl	8013368 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8012fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012fa8:	685b      	ldr	r3, [r3, #4]
 8012faa:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8012fac:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8012fae:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8012fb2:	e064      	b.n	801307e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	895a      	ldrh	r2, [r3, #10]
 8012fb8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012fba:	1ad3      	subs	r3, r2, r3
 8012fbc:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8012fbe:	68fb      	ldr	r3, [r7, #12]
 8012fc0:	895b      	ldrh	r3, [r3, #10]
 8012fc2:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8012fc4:	429a      	cmp	r2, r3
 8012fc6:	d906      	bls.n	8012fd6 <ip4_frag+0x10e>
 8012fc8:	4b5c      	ldr	r3, [pc, #368]	; (801313c <ip4_frag+0x274>)
 8012fca:	f240 322d 	movw	r2, #813	; 0x32d
 8012fce:	495f      	ldr	r1, [pc, #380]	; (801314c <ip4_frag+0x284>)
 8012fd0:	485c      	ldr	r0, [pc, #368]	; (8013144 <ip4_frag+0x27c>)
 8012fd2:	f000 f9f9 	bl	80133c8 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8012fd6:	8bfa      	ldrh	r2, [r7, #30]
 8012fd8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8012fdc:	4293      	cmp	r3, r2
 8012fde:	bf28      	it	cs
 8012fe0:	4613      	movcs	r3, r2
 8012fe2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8012fe6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d105      	bne.n	8012ffa <ip4_frag+0x132>
        poff = 0;
 8012fee:	2300      	movs	r3, #0
 8012ff0:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8012ff2:	68fb      	ldr	r3, [r7, #12]
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	60fb      	str	r3, [r7, #12]
        continue;
 8012ff8:	e041      	b.n	801307e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8012ffa:	f7ff ff0d 	bl	8012e18 <ip_frag_alloc_pbuf_custom_ref>
 8012ffe:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8013000:	69bb      	ldr	r3, [r7, #24]
 8013002:	2b00      	cmp	r3, #0
 8013004:	d103      	bne.n	801300e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8013006:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013008:	f7f7 fb6a 	bl	800a6e0 <pbuf_free>
        goto memerr;
 801300c:	e08f      	b.n	801312e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801300e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8013010:	68fb      	ldr	r3, [r7, #12]
 8013012:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8013014:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8013016:	4413      	add	r3, r2
 8013018:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801301c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8013020:	9201      	str	r2, [sp, #4]
 8013022:	9300      	str	r3, [sp, #0]
 8013024:	4603      	mov	r3, r0
 8013026:	2241      	movs	r2, #65	; 0x41
 8013028:	2000      	movs	r0, #0
 801302a:	f7f7 f99f 	bl	800a36c <pbuf_alloced_custom>
 801302e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8013030:	697b      	ldr	r3, [r7, #20]
 8013032:	2b00      	cmp	r3, #0
 8013034:	d106      	bne.n	8013044 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8013036:	69b8      	ldr	r0, [r7, #24]
 8013038:	f7ff fef6 	bl	8012e28 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801303c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801303e:	f7f7 fb4f 	bl	800a6e0 <pbuf_free>
        goto memerr;
 8013042:	e074      	b.n	801312e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8013044:	68f8      	ldr	r0, [r7, #12]
 8013046:	f7f7 fbeb 	bl	800a820 <pbuf_ref>
      pcr->original = p;
 801304a:	69bb      	ldr	r3, [r7, #24]
 801304c:	68fa      	ldr	r2, [r7, #12]
 801304e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8013050:	69bb      	ldr	r3, [r7, #24]
 8013052:	4a3f      	ldr	r2, [pc, #252]	; (8013150 <ip4_frag+0x288>)
 8013054:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8013056:	6979      	ldr	r1, [r7, #20]
 8013058:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801305a:	f7f7 fc03 	bl	800a864 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801305e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8013062:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8013066:	1ad3      	subs	r3, r2, r3
 8013068:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801306c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8013070:	2b00      	cmp	r3, #0
 8013072:	d004      	beq.n	801307e <ip4_frag+0x1b6>
        poff = 0;
 8013074:	2300      	movs	r3, #0
 8013076:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8013078:	68fb      	ldr	r3, [r7, #12]
 801307a:	681b      	ldr	r3, [r3, #0]
 801307c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801307e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8013082:	2b00      	cmp	r3, #0
 8013084:	d196      	bne.n	8012fb4 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8013086:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8013088:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801308c:	4413      	add	r3, r2
 801308e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8013090:	68bb      	ldr	r3, [r7, #8]
 8013092:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8013094:	f1a3 0213 	sub.w	r2, r3, #19
 8013098:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801309c:	429a      	cmp	r2, r3
 801309e:	bfcc      	ite	gt
 80130a0:	2301      	movgt	r3, #1
 80130a2:	2300      	movle	r3, #0
 80130a4:	b2db      	uxtb	r3, r3
 80130a6:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 80130a8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80130ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80130b0:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 80130b2:	6a3b      	ldr	r3, [r7, #32]
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d002      	beq.n	80130be <ip4_frag+0x1f6>
 80130b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130ba:	2b00      	cmp	r3, #0
 80130bc:	d003      	beq.n	80130c6 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 80130be:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80130c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80130c4:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 80130c6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80130c8:	4618      	mov	r0, r3
 80130ca:	f7f6 f855 	bl	8009178 <lwip_htons>
 80130ce:	4603      	mov	r3, r0
 80130d0:	461a      	mov	r2, r3
 80130d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130d4:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 80130d6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80130d8:	3314      	adds	r3, #20
 80130da:	b29b      	uxth	r3, r3
 80130dc:	4618      	mov	r0, r3
 80130de:	f7f6 f84b 	bl	8009178 <lwip_htons>
 80130e2:	4603      	mov	r3, r0
 80130e4:	461a      	mov	r2, r3
 80130e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130e8:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80130ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130ec:	2200      	movs	r2, #0
 80130ee:	729a      	strb	r2, [r3, #10]
 80130f0:	2200      	movs	r2, #0
 80130f2:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80130f4:	68bb      	ldr	r3, [r7, #8]
 80130f6:	695b      	ldr	r3, [r3, #20]
 80130f8:	687a      	ldr	r2, [r7, #4]
 80130fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80130fc:	68b8      	ldr	r0, [r7, #8]
 80130fe:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8013100:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013102:	f7f7 faed 	bl	800a6e0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8013106:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801310a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801310c:	1ad3      	subs	r3, r2, r3
 801310e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8013112:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8013116:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8013118:	4413      	add	r3, r2
 801311a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801311e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8013122:	2b00      	cmp	r3, #0
 8013124:	f47f af19 	bne.w	8012f5a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8013128:	2300      	movs	r3, #0
 801312a:	e002      	b.n	8013132 <ip4_frag+0x26a>
      goto memerr;
 801312c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801312e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013132:	4618      	mov	r0, r3
 8013134:	3748      	adds	r7, #72	; 0x48
 8013136:	46bd      	mov	sp, r7
 8013138:	bd80      	pop	{r7, pc}
 801313a:	bf00      	nop
 801313c:	08016f38 	.word	0x08016f38
 8013140:	08017114 	.word	0x08017114
 8013144:	08016f80 	.word	0x08016f80
 8013148:	08017130 	.word	0x08017130
 801314c:	08017150 	.word	0x08017150
 8013150:	08012e61 	.word	0x08012e61

08013154 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8013154:	b580      	push	{r7, lr}
 8013156:	b086      	sub	sp, #24
 8013158:	af00      	add	r7, sp, #0
 801315a:	6078      	str	r0, [r7, #4]
 801315c:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801315e:	230e      	movs	r3, #14
 8013160:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8013162:	687b      	ldr	r3, [r7, #4]
 8013164:	895b      	ldrh	r3, [r3, #10]
 8013166:	2b0e      	cmp	r3, #14
 8013168:	d96e      	bls.n	8013248 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	7bdb      	ldrb	r3, [r3, #15]
 801316e:	2b00      	cmp	r3, #0
 8013170:	d106      	bne.n	8013180 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8013172:	683b      	ldr	r3, [r7, #0]
 8013174:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013178:	3301      	adds	r3, #1
 801317a:	b2da      	uxtb	r2, r3
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	685b      	ldr	r3, [r3, #4]
 8013184:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8013186:	693b      	ldr	r3, [r7, #16]
 8013188:	7b1a      	ldrb	r2, [r3, #12]
 801318a:	7b5b      	ldrb	r3, [r3, #13]
 801318c:	021b      	lsls	r3, r3, #8
 801318e:	4313      	orrs	r3, r2
 8013190:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8013192:	693b      	ldr	r3, [r7, #16]
 8013194:	781b      	ldrb	r3, [r3, #0]
 8013196:	f003 0301 	and.w	r3, r3, #1
 801319a:	2b00      	cmp	r3, #0
 801319c:	d023      	beq.n	80131e6 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801319e:	693b      	ldr	r3, [r7, #16]
 80131a0:	781b      	ldrb	r3, [r3, #0]
 80131a2:	2b01      	cmp	r3, #1
 80131a4:	d10f      	bne.n	80131c6 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80131a6:	693b      	ldr	r3, [r7, #16]
 80131a8:	785b      	ldrb	r3, [r3, #1]
 80131aa:	2b00      	cmp	r3, #0
 80131ac:	d11b      	bne.n	80131e6 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 80131ae:	693b      	ldr	r3, [r7, #16]
 80131b0:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 80131b2:	2b5e      	cmp	r3, #94	; 0x5e
 80131b4:	d117      	bne.n	80131e6 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	7b5b      	ldrb	r3, [r3, #13]
 80131ba:	f043 0310 	orr.w	r3, r3, #16
 80131be:	b2da      	uxtb	r2, r3
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	735a      	strb	r2, [r3, #13]
 80131c4:	e00f      	b.n	80131e6 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 80131c6:	693b      	ldr	r3, [r7, #16]
 80131c8:	2206      	movs	r2, #6
 80131ca:	4928      	ldr	r1, [pc, #160]	; (801326c <ethernet_input+0x118>)
 80131cc:	4618      	mov	r0, r3
 80131ce:	f000 f8bb 	bl	8013348 <memcmp>
 80131d2:	4603      	mov	r3, r0
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	d106      	bne.n	80131e6 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	7b5b      	ldrb	r3, [r3, #13]
 80131dc:	f043 0308 	orr.w	r3, r3, #8
 80131e0:	b2da      	uxtb	r2, r3
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 80131e6:	89fb      	ldrh	r3, [r7, #14]
 80131e8:	2b08      	cmp	r3, #8
 80131ea:	d003      	beq.n	80131f4 <ethernet_input+0xa0>
 80131ec:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 80131f0:	d014      	beq.n	801321c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 80131f2:	e032      	b.n	801325a <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80131f4:	683b      	ldr	r3, [r7, #0]
 80131f6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80131fa:	f003 0308 	and.w	r3, r3, #8
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d024      	beq.n	801324c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8013202:	8afb      	ldrh	r3, [r7, #22]
 8013204:	4619      	mov	r1, r3
 8013206:	6878      	ldr	r0, [r7, #4]
 8013208:	f7f7 f9e4 	bl	800a5d4 <pbuf_remove_header>
 801320c:	4603      	mov	r3, r0
 801320e:	2b00      	cmp	r3, #0
 8013210:	d11e      	bne.n	8013250 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8013212:	6839      	ldr	r1, [r7, #0]
 8013214:	6878      	ldr	r0, [r7, #4]
 8013216:	f7fe ff21 	bl	801205c <ip4_input>
      break;
 801321a:	e013      	b.n	8013244 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801321c:	683b      	ldr	r3, [r7, #0]
 801321e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013222:	f003 0308 	and.w	r3, r3, #8
 8013226:	2b00      	cmp	r3, #0
 8013228:	d014      	beq.n	8013254 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801322a:	8afb      	ldrh	r3, [r7, #22]
 801322c:	4619      	mov	r1, r3
 801322e:	6878      	ldr	r0, [r7, #4]
 8013230:	f7f7 f9d0 	bl	800a5d4 <pbuf_remove_header>
 8013234:	4603      	mov	r3, r0
 8013236:	2b00      	cmp	r3, #0
 8013238:	d10e      	bne.n	8013258 <ethernet_input+0x104>
        etharp_input(p, netif);
 801323a:	6839      	ldr	r1, [r7, #0]
 801323c:	6878      	ldr	r0, [r7, #4]
 801323e:	f7fe f8c1 	bl	80113c4 <etharp_input>
      break;
 8013242:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8013244:	2300      	movs	r3, #0
 8013246:	e00c      	b.n	8013262 <ethernet_input+0x10e>
    goto free_and_return;
 8013248:	bf00      	nop
 801324a:	e006      	b.n	801325a <ethernet_input+0x106>
        goto free_and_return;
 801324c:	bf00      	nop
 801324e:	e004      	b.n	801325a <ethernet_input+0x106>
        goto free_and_return;
 8013250:	bf00      	nop
 8013252:	e002      	b.n	801325a <ethernet_input+0x106>
        goto free_and_return;
 8013254:	bf00      	nop
 8013256:	e000      	b.n	801325a <ethernet_input+0x106>
        goto free_and_return;
 8013258:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801325a:	6878      	ldr	r0, [r7, #4]
 801325c:	f7f7 fa40 	bl	800a6e0 <pbuf_free>
  return ERR_OK;
 8013260:	2300      	movs	r3, #0
}
 8013262:	4618      	mov	r0, r3
 8013264:	3718      	adds	r7, #24
 8013266:	46bd      	mov	sp, r7
 8013268:	bd80      	pop	{r7, pc}
 801326a:	bf00      	nop
 801326c:	080172e8 	.word	0x080172e8

08013270 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8013270:	b580      	push	{r7, lr}
 8013272:	b086      	sub	sp, #24
 8013274:	af00      	add	r7, sp, #0
 8013276:	60f8      	str	r0, [r7, #12]
 8013278:	60b9      	str	r1, [r7, #8]
 801327a:	607a      	str	r2, [r7, #4]
 801327c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801327e:	8c3b      	ldrh	r3, [r7, #32]
 8013280:	4618      	mov	r0, r3
 8013282:	f7f5 ff79 	bl	8009178 <lwip_htons>
 8013286:	4603      	mov	r3, r0
 8013288:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801328a:	210e      	movs	r1, #14
 801328c:	68b8      	ldr	r0, [r7, #8]
 801328e:	f7f7 f991 	bl	800a5b4 <pbuf_add_header>
 8013292:	4603      	mov	r3, r0
 8013294:	2b00      	cmp	r3, #0
 8013296:	d125      	bne.n	80132e4 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8013298:	68bb      	ldr	r3, [r7, #8]
 801329a:	685b      	ldr	r3, [r3, #4]
 801329c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801329e:	693b      	ldr	r3, [r7, #16]
 80132a0:	8afa      	ldrh	r2, [r7, #22]
 80132a2:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 80132a4:	693b      	ldr	r3, [r7, #16]
 80132a6:	2206      	movs	r2, #6
 80132a8:	6839      	ldr	r1, [r7, #0]
 80132aa:	4618      	mov	r0, r3
 80132ac:	f000 f85c 	bl	8013368 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 80132b0:	693b      	ldr	r3, [r7, #16]
 80132b2:	3306      	adds	r3, #6
 80132b4:	2206      	movs	r2, #6
 80132b6:	6879      	ldr	r1, [r7, #4]
 80132b8:	4618      	mov	r0, r3
 80132ba:	f000 f855 	bl	8013368 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 80132be:	68fb      	ldr	r3, [r7, #12]
 80132c0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80132c4:	2b06      	cmp	r3, #6
 80132c6:	d006      	beq.n	80132d6 <ethernet_output+0x66>
 80132c8:	4b0a      	ldr	r3, [pc, #40]	; (80132f4 <ethernet_output+0x84>)
 80132ca:	f44f 7299 	mov.w	r2, #306	; 0x132
 80132ce:	490a      	ldr	r1, [pc, #40]	; (80132f8 <ethernet_output+0x88>)
 80132d0:	480a      	ldr	r0, [pc, #40]	; (80132fc <ethernet_output+0x8c>)
 80132d2:	f000 f879 	bl	80133c8 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 80132d6:	68fb      	ldr	r3, [r7, #12]
 80132d8:	699b      	ldr	r3, [r3, #24]
 80132da:	68b9      	ldr	r1, [r7, #8]
 80132dc:	68f8      	ldr	r0, [r7, #12]
 80132de:	4798      	blx	r3
 80132e0:	4603      	mov	r3, r0
 80132e2:	e002      	b.n	80132ea <ethernet_output+0x7a>
      goto pbuf_header_failed;
 80132e4:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 80132e6:	f06f 0301 	mvn.w	r3, #1
}
 80132ea:	4618      	mov	r0, r3
 80132ec:	3718      	adds	r7, #24
 80132ee:	46bd      	mov	sp, r7
 80132f0:	bd80      	pop	{r7, pc}
 80132f2:	bf00      	nop
 80132f4:	08017160 	.word	0x08017160
 80132f8:	08017198 	.word	0x08017198
 80132fc:	080171cc 	.word	0x080171cc

08013300 <__libc_init_array>:
 8013300:	b570      	push	{r4, r5, r6, lr}
 8013302:	4d0d      	ldr	r5, [pc, #52]	; (8013338 <__libc_init_array+0x38>)
 8013304:	4c0d      	ldr	r4, [pc, #52]	; (801333c <__libc_init_array+0x3c>)
 8013306:	1b64      	subs	r4, r4, r5
 8013308:	10a4      	asrs	r4, r4, #2
 801330a:	2600      	movs	r6, #0
 801330c:	42a6      	cmp	r6, r4
 801330e:	d109      	bne.n	8013324 <__libc_init_array+0x24>
 8013310:	4d0b      	ldr	r5, [pc, #44]	; (8013340 <__libc_init_array+0x40>)
 8013312:	4c0c      	ldr	r4, [pc, #48]	; (8013344 <__libc_init_array+0x44>)
 8013314:	f001 fa5c 	bl	80147d0 <_init>
 8013318:	1b64      	subs	r4, r4, r5
 801331a:	10a4      	asrs	r4, r4, #2
 801331c:	2600      	movs	r6, #0
 801331e:	42a6      	cmp	r6, r4
 8013320:	d105      	bne.n	801332e <__libc_init_array+0x2e>
 8013322:	bd70      	pop	{r4, r5, r6, pc}
 8013324:	f855 3b04 	ldr.w	r3, [r5], #4
 8013328:	4798      	blx	r3
 801332a:	3601      	adds	r6, #1
 801332c:	e7ee      	b.n	801330c <__libc_init_array+0xc>
 801332e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013332:	4798      	blx	r3
 8013334:	3601      	adds	r6, #1
 8013336:	e7f2      	b.n	801331e <__libc_init_array+0x1e>
 8013338:	08017448 	.word	0x08017448
 801333c:	08017448 	.word	0x08017448
 8013340:	08017448 	.word	0x08017448
 8013344:	0801744c 	.word	0x0801744c

08013348 <memcmp>:
 8013348:	b510      	push	{r4, lr}
 801334a:	3901      	subs	r1, #1
 801334c:	4402      	add	r2, r0
 801334e:	4290      	cmp	r0, r2
 8013350:	d101      	bne.n	8013356 <memcmp+0xe>
 8013352:	2000      	movs	r0, #0
 8013354:	e005      	b.n	8013362 <memcmp+0x1a>
 8013356:	7803      	ldrb	r3, [r0, #0]
 8013358:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801335c:	42a3      	cmp	r3, r4
 801335e:	d001      	beq.n	8013364 <memcmp+0x1c>
 8013360:	1b18      	subs	r0, r3, r4
 8013362:	bd10      	pop	{r4, pc}
 8013364:	3001      	adds	r0, #1
 8013366:	e7f2      	b.n	801334e <memcmp+0x6>

08013368 <memcpy>:
 8013368:	440a      	add	r2, r1
 801336a:	4291      	cmp	r1, r2
 801336c:	f100 33ff 	add.w	r3, r0, #4294967295
 8013370:	d100      	bne.n	8013374 <memcpy+0xc>
 8013372:	4770      	bx	lr
 8013374:	b510      	push	{r4, lr}
 8013376:	f811 4b01 	ldrb.w	r4, [r1], #1
 801337a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801337e:	4291      	cmp	r1, r2
 8013380:	d1f9      	bne.n	8013376 <memcpy+0xe>
 8013382:	bd10      	pop	{r4, pc}

08013384 <memmove>:
 8013384:	4288      	cmp	r0, r1
 8013386:	b510      	push	{r4, lr}
 8013388:	eb01 0402 	add.w	r4, r1, r2
 801338c:	d902      	bls.n	8013394 <memmove+0x10>
 801338e:	4284      	cmp	r4, r0
 8013390:	4623      	mov	r3, r4
 8013392:	d807      	bhi.n	80133a4 <memmove+0x20>
 8013394:	1e43      	subs	r3, r0, #1
 8013396:	42a1      	cmp	r1, r4
 8013398:	d008      	beq.n	80133ac <memmove+0x28>
 801339a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801339e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80133a2:	e7f8      	b.n	8013396 <memmove+0x12>
 80133a4:	4402      	add	r2, r0
 80133a6:	4601      	mov	r1, r0
 80133a8:	428a      	cmp	r2, r1
 80133aa:	d100      	bne.n	80133ae <memmove+0x2a>
 80133ac:	bd10      	pop	{r4, pc}
 80133ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80133b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80133b6:	e7f7      	b.n	80133a8 <memmove+0x24>

080133b8 <memset>:
 80133b8:	4402      	add	r2, r0
 80133ba:	4603      	mov	r3, r0
 80133bc:	4293      	cmp	r3, r2
 80133be:	d100      	bne.n	80133c2 <memset+0xa>
 80133c0:	4770      	bx	lr
 80133c2:	f803 1b01 	strb.w	r1, [r3], #1
 80133c6:	e7f9      	b.n	80133bc <memset+0x4>

080133c8 <iprintf>:
 80133c8:	b40f      	push	{r0, r1, r2, r3}
 80133ca:	4b0a      	ldr	r3, [pc, #40]	; (80133f4 <iprintf+0x2c>)
 80133cc:	b513      	push	{r0, r1, r4, lr}
 80133ce:	681c      	ldr	r4, [r3, #0]
 80133d0:	b124      	cbz	r4, 80133dc <iprintf+0x14>
 80133d2:	69a3      	ldr	r3, [r4, #24]
 80133d4:	b913      	cbnz	r3, 80133dc <iprintf+0x14>
 80133d6:	4620      	mov	r0, r4
 80133d8:	f000 f8e2 	bl	80135a0 <__sinit>
 80133dc:	ab05      	add	r3, sp, #20
 80133de:	9a04      	ldr	r2, [sp, #16]
 80133e0:	68a1      	ldr	r1, [r4, #8]
 80133e2:	9301      	str	r3, [sp, #4]
 80133e4:	4620      	mov	r0, r4
 80133e6:	f000 fbfb 	bl	8013be0 <_vfiprintf_r>
 80133ea:	b002      	add	sp, #8
 80133ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80133f0:	b004      	add	sp, #16
 80133f2:	4770      	bx	lr
 80133f4:	20000018 	.word	0x20000018

080133f8 <rand>:
 80133f8:	4b16      	ldr	r3, [pc, #88]	; (8013454 <rand+0x5c>)
 80133fa:	b510      	push	{r4, lr}
 80133fc:	681c      	ldr	r4, [r3, #0]
 80133fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8013400:	b9b3      	cbnz	r3, 8013430 <rand+0x38>
 8013402:	2018      	movs	r0, #24
 8013404:	f000 f97e 	bl	8013704 <malloc>
 8013408:	63a0      	str	r0, [r4, #56]	; 0x38
 801340a:	b928      	cbnz	r0, 8013418 <rand+0x20>
 801340c:	4602      	mov	r2, r0
 801340e:	4b12      	ldr	r3, [pc, #72]	; (8013458 <rand+0x60>)
 8013410:	4812      	ldr	r0, [pc, #72]	; (801345c <rand+0x64>)
 8013412:	214e      	movs	r1, #78	; 0x4e
 8013414:	f000 f84e 	bl	80134b4 <__assert_func>
 8013418:	4a11      	ldr	r2, [pc, #68]	; (8013460 <rand+0x68>)
 801341a:	4b12      	ldr	r3, [pc, #72]	; (8013464 <rand+0x6c>)
 801341c:	e9c0 2300 	strd	r2, r3, [r0]
 8013420:	4b11      	ldr	r3, [pc, #68]	; (8013468 <rand+0x70>)
 8013422:	6083      	str	r3, [r0, #8]
 8013424:	230b      	movs	r3, #11
 8013426:	8183      	strh	r3, [r0, #12]
 8013428:	2201      	movs	r2, #1
 801342a:	2300      	movs	r3, #0
 801342c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8013430:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8013432:	4a0e      	ldr	r2, [pc, #56]	; (801346c <rand+0x74>)
 8013434:	6920      	ldr	r0, [r4, #16]
 8013436:	6963      	ldr	r3, [r4, #20]
 8013438:	490d      	ldr	r1, [pc, #52]	; (8013470 <rand+0x78>)
 801343a:	4342      	muls	r2, r0
 801343c:	fb01 2203 	mla	r2, r1, r3, r2
 8013440:	fba0 0101 	umull	r0, r1, r0, r1
 8013444:	1c43      	adds	r3, r0, #1
 8013446:	eb42 0001 	adc.w	r0, r2, r1
 801344a:	e9c4 3004 	strd	r3, r0, [r4, #16]
 801344e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8013452:	bd10      	pop	{r4, pc}
 8013454:	20000018 	.word	0x20000018
 8013458:	080172fc 	.word	0x080172fc
 801345c:	08017313 	.word	0x08017313
 8013460:	abcd330e 	.word	0xabcd330e
 8013464:	e66d1234 	.word	0xe66d1234
 8013468:	0005deec 	.word	0x0005deec
 801346c:	5851f42d 	.word	0x5851f42d
 8013470:	4c957f2d 	.word	0x4c957f2d

08013474 <siprintf>:
 8013474:	b40e      	push	{r1, r2, r3}
 8013476:	b500      	push	{lr}
 8013478:	b09c      	sub	sp, #112	; 0x70
 801347a:	ab1d      	add	r3, sp, #116	; 0x74
 801347c:	9002      	str	r0, [sp, #8]
 801347e:	9006      	str	r0, [sp, #24]
 8013480:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8013484:	4809      	ldr	r0, [pc, #36]	; (80134ac <siprintf+0x38>)
 8013486:	9107      	str	r1, [sp, #28]
 8013488:	9104      	str	r1, [sp, #16]
 801348a:	4909      	ldr	r1, [pc, #36]	; (80134b0 <siprintf+0x3c>)
 801348c:	f853 2b04 	ldr.w	r2, [r3], #4
 8013490:	9105      	str	r1, [sp, #20]
 8013492:	6800      	ldr	r0, [r0, #0]
 8013494:	9301      	str	r3, [sp, #4]
 8013496:	a902      	add	r1, sp, #8
 8013498:	f000 fa78 	bl	801398c <_svfiprintf_r>
 801349c:	9b02      	ldr	r3, [sp, #8]
 801349e:	2200      	movs	r2, #0
 80134a0:	701a      	strb	r2, [r3, #0]
 80134a2:	b01c      	add	sp, #112	; 0x70
 80134a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80134a8:	b003      	add	sp, #12
 80134aa:	4770      	bx	lr
 80134ac:	20000018 	.word	0x20000018
 80134b0:	ffff0208 	.word	0xffff0208

080134b4 <__assert_func>:
 80134b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80134b6:	4614      	mov	r4, r2
 80134b8:	461a      	mov	r2, r3
 80134ba:	4b09      	ldr	r3, [pc, #36]	; (80134e0 <__assert_func+0x2c>)
 80134bc:	681b      	ldr	r3, [r3, #0]
 80134be:	4605      	mov	r5, r0
 80134c0:	68d8      	ldr	r0, [r3, #12]
 80134c2:	b14c      	cbz	r4, 80134d8 <__assert_func+0x24>
 80134c4:	4b07      	ldr	r3, [pc, #28]	; (80134e4 <__assert_func+0x30>)
 80134c6:	9100      	str	r1, [sp, #0]
 80134c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80134cc:	4906      	ldr	r1, [pc, #24]	; (80134e8 <__assert_func+0x34>)
 80134ce:	462b      	mov	r3, r5
 80134d0:	f000 f8e4 	bl	801369c <fiprintf>
 80134d4:	f000 ff6e 	bl	80143b4 <abort>
 80134d8:	4b04      	ldr	r3, [pc, #16]	; (80134ec <__assert_func+0x38>)
 80134da:	461c      	mov	r4, r3
 80134dc:	e7f3      	b.n	80134c6 <__assert_func+0x12>
 80134de:	bf00      	nop
 80134e0:	20000018 	.word	0x20000018
 80134e4:	0801736e 	.word	0x0801736e
 80134e8:	0801737b 	.word	0x0801737b
 80134ec:	080173a9 	.word	0x080173a9

080134f0 <std>:
 80134f0:	2300      	movs	r3, #0
 80134f2:	b510      	push	{r4, lr}
 80134f4:	4604      	mov	r4, r0
 80134f6:	e9c0 3300 	strd	r3, r3, [r0]
 80134fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80134fe:	6083      	str	r3, [r0, #8]
 8013500:	8181      	strh	r1, [r0, #12]
 8013502:	6643      	str	r3, [r0, #100]	; 0x64
 8013504:	81c2      	strh	r2, [r0, #14]
 8013506:	6183      	str	r3, [r0, #24]
 8013508:	4619      	mov	r1, r3
 801350a:	2208      	movs	r2, #8
 801350c:	305c      	adds	r0, #92	; 0x5c
 801350e:	f7ff ff53 	bl	80133b8 <memset>
 8013512:	4b05      	ldr	r3, [pc, #20]	; (8013528 <std+0x38>)
 8013514:	6263      	str	r3, [r4, #36]	; 0x24
 8013516:	4b05      	ldr	r3, [pc, #20]	; (801352c <std+0x3c>)
 8013518:	62a3      	str	r3, [r4, #40]	; 0x28
 801351a:	4b05      	ldr	r3, [pc, #20]	; (8013530 <std+0x40>)
 801351c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801351e:	4b05      	ldr	r3, [pc, #20]	; (8013534 <std+0x44>)
 8013520:	6224      	str	r4, [r4, #32]
 8013522:	6323      	str	r3, [r4, #48]	; 0x30
 8013524:	bd10      	pop	{r4, pc}
 8013526:	bf00      	nop
 8013528:	08014189 	.word	0x08014189
 801352c:	080141ab 	.word	0x080141ab
 8013530:	080141e3 	.word	0x080141e3
 8013534:	08014207 	.word	0x08014207

08013538 <_cleanup_r>:
 8013538:	4901      	ldr	r1, [pc, #4]	; (8013540 <_cleanup_r+0x8>)
 801353a:	f000 b8c1 	b.w	80136c0 <_fwalk_reent>
 801353e:	bf00      	nop
 8013540:	080144f1 	.word	0x080144f1

08013544 <__sfmoreglue>:
 8013544:	b570      	push	{r4, r5, r6, lr}
 8013546:	2268      	movs	r2, #104	; 0x68
 8013548:	1e4d      	subs	r5, r1, #1
 801354a:	4355      	muls	r5, r2
 801354c:	460e      	mov	r6, r1
 801354e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013552:	f000 f94b 	bl	80137ec <_malloc_r>
 8013556:	4604      	mov	r4, r0
 8013558:	b140      	cbz	r0, 801356c <__sfmoreglue+0x28>
 801355a:	2100      	movs	r1, #0
 801355c:	e9c0 1600 	strd	r1, r6, [r0]
 8013560:	300c      	adds	r0, #12
 8013562:	60a0      	str	r0, [r4, #8]
 8013564:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013568:	f7ff ff26 	bl	80133b8 <memset>
 801356c:	4620      	mov	r0, r4
 801356e:	bd70      	pop	{r4, r5, r6, pc}

08013570 <__sfp_lock_acquire>:
 8013570:	4801      	ldr	r0, [pc, #4]	; (8013578 <__sfp_lock_acquire+0x8>)
 8013572:	f000 b8c5 	b.w	8013700 <__retarget_lock_acquire_recursive>
 8013576:	bf00      	nop
 8013578:	20008fb1 	.word	0x20008fb1

0801357c <__sfp_lock_release>:
 801357c:	4801      	ldr	r0, [pc, #4]	; (8013584 <__sfp_lock_release+0x8>)
 801357e:	f000 b8c0 	b.w	8013702 <__retarget_lock_release_recursive>
 8013582:	bf00      	nop
 8013584:	20008fb1 	.word	0x20008fb1

08013588 <__sinit_lock_acquire>:
 8013588:	4801      	ldr	r0, [pc, #4]	; (8013590 <__sinit_lock_acquire+0x8>)
 801358a:	f000 b8b9 	b.w	8013700 <__retarget_lock_acquire_recursive>
 801358e:	bf00      	nop
 8013590:	20008fb2 	.word	0x20008fb2

08013594 <__sinit_lock_release>:
 8013594:	4801      	ldr	r0, [pc, #4]	; (801359c <__sinit_lock_release+0x8>)
 8013596:	f000 b8b4 	b.w	8013702 <__retarget_lock_release_recursive>
 801359a:	bf00      	nop
 801359c:	20008fb2 	.word	0x20008fb2

080135a0 <__sinit>:
 80135a0:	b510      	push	{r4, lr}
 80135a2:	4604      	mov	r4, r0
 80135a4:	f7ff fff0 	bl	8013588 <__sinit_lock_acquire>
 80135a8:	69a3      	ldr	r3, [r4, #24]
 80135aa:	b11b      	cbz	r3, 80135b4 <__sinit+0x14>
 80135ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80135b0:	f7ff bff0 	b.w	8013594 <__sinit_lock_release>
 80135b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80135b8:	6523      	str	r3, [r4, #80]	; 0x50
 80135ba:	4b13      	ldr	r3, [pc, #76]	; (8013608 <__sinit+0x68>)
 80135bc:	4a13      	ldr	r2, [pc, #76]	; (801360c <__sinit+0x6c>)
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80135c2:	42a3      	cmp	r3, r4
 80135c4:	bf04      	itt	eq
 80135c6:	2301      	moveq	r3, #1
 80135c8:	61a3      	streq	r3, [r4, #24]
 80135ca:	4620      	mov	r0, r4
 80135cc:	f000 f820 	bl	8013610 <__sfp>
 80135d0:	6060      	str	r0, [r4, #4]
 80135d2:	4620      	mov	r0, r4
 80135d4:	f000 f81c 	bl	8013610 <__sfp>
 80135d8:	60a0      	str	r0, [r4, #8]
 80135da:	4620      	mov	r0, r4
 80135dc:	f000 f818 	bl	8013610 <__sfp>
 80135e0:	2200      	movs	r2, #0
 80135e2:	60e0      	str	r0, [r4, #12]
 80135e4:	2104      	movs	r1, #4
 80135e6:	6860      	ldr	r0, [r4, #4]
 80135e8:	f7ff ff82 	bl	80134f0 <std>
 80135ec:	68a0      	ldr	r0, [r4, #8]
 80135ee:	2201      	movs	r2, #1
 80135f0:	2109      	movs	r1, #9
 80135f2:	f7ff ff7d 	bl	80134f0 <std>
 80135f6:	68e0      	ldr	r0, [r4, #12]
 80135f8:	2202      	movs	r2, #2
 80135fa:	2112      	movs	r1, #18
 80135fc:	f7ff ff78 	bl	80134f0 <std>
 8013600:	2301      	movs	r3, #1
 8013602:	61a3      	str	r3, [r4, #24]
 8013604:	e7d2      	b.n	80135ac <__sinit+0xc>
 8013606:	bf00      	nop
 8013608:	080172f8 	.word	0x080172f8
 801360c:	08013539 	.word	0x08013539

08013610 <__sfp>:
 8013610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013612:	4607      	mov	r7, r0
 8013614:	f7ff ffac 	bl	8013570 <__sfp_lock_acquire>
 8013618:	4b1e      	ldr	r3, [pc, #120]	; (8013694 <__sfp+0x84>)
 801361a:	681e      	ldr	r6, [r3, #0]
 801361c:	69b3      	ldr	r3, [r6, #24]
 801361e:	b913      	cbnz	r3, 8013626 <__sfp+0x16>
 8013620:	4630      	mov	r0, r6
 8013622:	f7ff ffbd 	bl	80135a0 <__sinit>
 8013626:	3648      	adds	r6, #72	; 0x48
 8013628:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801362c:	3b01      	subs	r3, #1
 801362e:	d503      	bpl.n	8013638 <__sfp+0x28>
 8013630:	6833      	ldr	r3, [r6, #0]
 8013632:	b30b      	cbz	r3, 8013678 <__sfp+0x68>
 8013634:	6836      	ldr	r6, [r6, #0]
 8013636:	e7f7      	b.n	8013628 <__sfp+0x18>
 8013638:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801363c:	b9d5      	cbnz	r5, 8013674 <__sfp+0x64>
 801363e:	4b16      	ldr	r3, [pc, #88]	; (8013698 <__sfp+0x88>)
 8013640:	60e3      	str	r3, [r4, #12]
 8013642:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013646:	6665      	str	r5, [r4, #100]	; 0x64
 8013648:	f000 f859 	bl	80136fe <__retarget_lock_init_recursive>
 801364c:	f7ff ff96 	bl	801357c <__sfp_lock_release>
 8013650:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013654:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013658:	6025      	str	r5, [r4, #0]
 801365a:	61a5      	str	r5, [r4, #24]
 801365c:	2208      	movs	r2, #8
 801365e:	4629      	mov	r1, r5
 8013660:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013664:	f7ff fea8 	bl	80133b8 <memset>
 8013668:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801366c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013670:	4620      	mov	r0, r4
 8013672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013674:	3468      	adds	r4, #104	; 0x68
 8013676:	e7d9      	b.n	801362c <__sfp+0x1c>
 8013678:	2104      	movs	r1, #4
 801367a:	4638      	mov	r0, r7
 801367c:	f7ff ff62 	bl	8013544 <__sfmoreglue>
 8013680:	4604      	mov	r4, r0
 8013682:	6030      	str	r0, [r6, #0]
 8013684:	2800      	cmp	r0, #0
 8013686:	d1d5      	bne.n	8013634 <__sfp+0x24>
 8013688:	f7ff ff78 	bl	801357c <__sfp_lock_release>
 801368c:	230c      	movs	r3, #12
 801368e:	603b      	str	r3, [r7, #0]
 8013690:	e7ee      	b.n	8013670 <__sfp+0x60>
 8013692:	bf00      	nop
 8013694:	080172f8 	.word	0x080172f8
 8013698:	ffff0001 	.word	0xffff0001

0801369c <fiprintf>:
 801369c:	b40e      	push	{r1, r2, r3}
 801369e:	b503      	push	{r0, r1, lr}
 80136a0:	4601      	mov	r1, r0
 80136a2:	ab03      	add	r3, sp, #12
 80136a4:	4805      	ldr	r0, [pc, #20]	; (80136bc <fiprintf+0x20>)
 80136a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80136aa:	6800      	ldr	r0, [r0, #0]
 80136ac:	9301      	str	r3, [sp, #4]
 80136ae:	f000 fa97 	bl	8013be0 <_vfiprintf_r>
 80136b2:	b002      	add	sp, #8
 80136b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80136b8:	b003      	add	sp, #12
 80136ba:	4770      	bx	lr
 80136bc:	20000018 	.word	0x20000018

080136c0 <_fwalk_reent>:
 80136c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80136c4:	4606      	mov	r6, r0
 80136c6:	4688      	mov	r8, r1
 80136c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80136cc:	2700      	movs	r7, #0
 80136ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80136d2:	f1b9 0901 	subs.w	r9, r9, #1
 80136d6:	d505      	bpl.n	80136e4 <_fwalk_reent+0x24>
 80136d8:	6824      	ldr	r4, [r4, #0]
 80136da:	2c00      	cmp	r4, #0
 80136dc:	d1f7      	bne.n	80136ce <_fwalk_reent+0xe>
 80136de:	4638      	mov	r0, r7
 80136e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80136e4:	89ab      	ldrh	r3, [r5, #12]
 80136e6:	2b01      	cmp	r3, #1
 80136e8:	d907      	bls.n	80136fa <_fwalk_reent+0x3a>
 80136ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80136ee:	3301      	adds	r3, #1
 80136f0:	d003      	beq.n	80136fa <_fwalk_reent+0x3a>
 80136f2:	4629      	mov	r1, r5
 80136f4:	4630      	mov	r0, r6
 80136f6:	47c0      	blx	r8
 80136f8:	4307      	orrs	r7, r0
 80136fa:	3568      	adds	r5, #104	; 0x68
 80136fc:	e7e9      	b.n	80136d2 <_fwalk_reent+0x12>

080136fe <__retarget_lock_init_recursive>:
 80136fe:	4770      	bx	lr

08013700 <__retarget_lock_acquire_recursive>:
 8013700:	4770      	bx	lr

08013702 <__retarget_lock_release_recursive>:
 8013702:	4770      	bx	lr

08013704 <malloc>:
 8013704:	4b02      	ldr	r3, [pc, #8]	; (8013710 <malloc+0xc>)
 8013706:	4601      	mov	r1, r0
 8013708:	6818      	ldr	r0, [r3, #0]
 801370a:	f000 b86f 	b.w	80137ec <_malloc_r>
 801370e:	bf00      	nop
 8013710:	20000018 	.word	0x20000018

08013714 <_free_r>:
 8013714:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013716:	2900      	cmp	r1, #0
 8013718:	d044      	beq.n	80137a4 <_free_r+0x90>
 801371a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801371e:	9001      	str	r0, [sp, #4]
 8013720:	2b00      	cmp	r3, #0
 8013722:	f1a1 0404 	sub.w	r4, r1, #4
 8013726:	bfb8      	it	lt
 8013728:	18e4      	addlt	r4, r4, r3
 801372a:	f000 ff95 	bl	8014658 <__malloc_lock>
 801372e:	4a1e      	ldr	r2, [pc, #120]	; (80137a8 <_free_r+0x94>)
 8013730:	9801      	ldr	r0, [sp, #4]
 8013732:	6813      	ldr	r3, [r2, #0]
 8013734:	b933      	cbnz	r3, 8013744 <_free_r+0x30>
 8013736:	6063      	str	r3, [r4, #4]
 8013738:	6014      	str	r4, [r2, #0]
 801373a:	b003      	add	sp, #12
 801373c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013740:	f000 bf90 	b.w	8014664 <__malloc_unlock>
 8013744:	42a3      	cmp	r3, r4
 8013746:	d908      	bls.n	801375a <_free_r+0x46>
 8013748:	6825      	ldr	r5, [r4, #0]
 801374a:	1961      	adds	r1, r4, r5
 801374c:	428b      	cmp	r3, r1
 801374e:	bf01      	itttt	eq
 8013750:	6819      	ldreq	r1, [r3, #0]
 8013752:	685b      	ldreq	r3, [r3, #4]
 8013754:	1949      	addeq	r1, r1, r5
 8013756:	6021      	streq	r1, [r4, #0]
 8013758:	e7ed      	b.n	8013736 <_free_r+0x22>
 801375a:	461a      	mov	r2, r3
 801375c:	685b      	ldr	r3, [r3, #4]
 801375e:	b10b      	cbz	r3, 8013764 <_free_r+0x50>
 8013760:	42a3      	cmp	r3, r4
 8013762:	d9fa      	bls.n	801375a <_free_r+0x46>
 8013764:	6811      	ldr	r1, [r2, #0]
 8013766:	1855      	adds	r5, r2, r1
 8013768:	42a5      	cmp	r5, r4
 801376a:	d10b      	bne.n	8013784 <_free_r+0x70>
 801376c:	6824      	ldr	r4, [r4, #0]
 801376e:	4421      	add	r1, r4
 8013770:	1854      	adds	r4, r2, r1
 8013772:	42a3      	cmp	r3, r4
 8013774:	6011      	str	r1, [r2, #0]
 8013776:	d1e0      	bne.n	801373a <_free_r+0x26>
 8013778:	681c      	ldr	r4, [r3, #0]
 801377a:	685b      	ldr	r3, [r3, #4]
 801377c:	6053      	str	r3, [r2, #4]
 801377e:	4421      	add	r1, r4
 8013780:	6011      	str	r1, [r2, #0]
 8013782:	e7da      	b.n	801373a <_free_r+0x26>
 8013784:	d902      	bls.n	801378c <_free_r+0x78>
 8013786:	230c      	movs	r3, #12
 8013788:	6003      	str	r3, [r0, #0]
 801378a:	e7d6      	b.n	801373a <_free_r+0x26>
 801378c:	6825      	ldr	r5, [r4, #0]
 801378e:	1961      	adds	r1, r4, r5
 8013790:	428b      	cmp	r3, r1
 8013792:	bf04      	itt	eq
 8013794:	6819      	ldreq	r1, [r3, #0]
 8013796:	685b      	ldreq	r3, [r3, #4]
 8013798:	6063      	str	r3, [r4, #4]
 801379a:	bf04      	itt	eq
 801379c:	1949      	addeq	r1, r1, r5
 801379e:	6021      	streq	r1, [r4, #0]
 80137a0:	6054      	str	r4, [r2, #4]
 80137a2:	e7ca      	b.n	801373a <_free_r+0x26>
 80137a4:	b003      	add	sp, #12
 80137a6:	bd30      	pop	{r4, r5, pc}
 80137a8:	20008fb4 	.word	0x20008fb4

080137ac <sbrk_aligned>:
 80137ac:	b570      	push	{r4, r5, r6, lr}
 80137ae:	4e0e      	ldr	r6, [pc, #56]	; (80137e8 <sbrk_aligned+0x3c>)
 80137b0:	460c      	mov	r4, r1
 80137b2:	6831      	ldr	r1, [r6, #0]
 80137b4:	4605      	mov	r5, r0
 80137b6:	b911      	cbnz	r1, 80137be <sbrk_aligned+0x12>
 80137b8:	f000 fcd6 	bl	8014168 <_sbrk_r>
 80137bc:	6030      	str	r0, [r6, #0]
 80137be:	4621      	mov	r1, r4
 80137c0:	4628      	mov	r0, r5
 80137c2:	f000 fcd1 	bl	8014168 <_sbrk_r>
 80137c6:	1c43      	adds	r3, r0, #1
 80137c8:	d00a      	beq.n	80137e0 <sbrk_aligned+0x34>
 80137ca:	1cc4      	adds	r4, r0, #3
 80137cc:	f024 0403 	bic.w	r4, r4, #3
 80137d0:	42a0      	cmp	r0, r4
 80137d2:	d007      	beq.n	80137e4 <sbrk_aligned+0x38>
 80137d4:	1a21      	subs	r1, r4, r0
 80137d6:	4628      	mov	r0, r5
 80137d8:	f000 fcc6 	bl	8014168 <_sbrk_r>
 80137dc:	3001      	adds	r0, #1
 80137de:	d101      	bne.n	80137e4 <sbrk_aligned+0x38>
 80137e0:	f04f 34ff 	mov.w	r4, #4294967295
 80137e4:	4620      	mov	r0, r4
 80137e6:	bd70      	pop	{r4, r5, r6, pc}
 80137e8:	20008fb8 	.word	0x20008fb8

080137ec <_malloc_r>:
 80137ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137f0:	1ccd      	adds	r5, r1, #3
 80137f2:	f025 0503 	bic.w	r5, r5, #3
 80137f6:	3508      	adds	r5, #8
 80137f8:	2d0c      	cmp	r5, #12
 80137fa:	bf38      	it	cc
 80137fc:	250c      	movcc	r5, #12
 80137fe:	2d00      	cmp	r5, #0
 8013800:	4607      	mov	r7, r0
 8013802:	db01      	blt.n	8013808 <_malloc_r+0x1c>
 8013804:	42a9      	cmp	r1, r5
 8013806:	d905      	bls.n	8013814 <_malloc_r+0x28>
 8013808:	230c      	movs	r3, #12
 801380a:	603b      	str	r3, [r7, #0]
 801380c:	2600      	movs	r6, #0
 801380e:	4630      	mov	r0, r6
 8013810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013814:	4e2e      	ldr	r6, [pc, #184]	; (80138d0 <_malloc_r+0xe4>)
 8013816:	f000 ff1f 	bl	8014658 <__malloc_lock>
 801381a:	6833      	ldr	r3, [r6, #0]
 801381c:	461c      	mov	r4, r3
 801381e:	bb34      	cbnz	r4, 801386e <_malloc_r+0x82>
 8013820:	4629      	mov	r1, r5
 8013822:	4638      	mov	r0, r7
 8013824:	f7ff ffc2 	bl	80137ac <sbrk_aligned>
 8013828:	1c43      	adds	r3, r0, #1
 801382a:	4604      	mov	r4, r0
 801382c:	d14d      	bne.n	80138ca <_malloc_r+0xde>
 801382e:	6834      	ldr	r4, [r6, #0]
 8013830:	4626      	mov	r6, r4
 8013832:	2e00      	cmp	r6, #0
 8013834:	d140      	bne.n	80138b8 <_malloc_r+0xcc>
 8013836:	6823      	ldr	r3, [r4, #0]
 8013838:	4631      	mov	r1, r6
 801383a:	4638      	mov	r0, r7
 801383c:	eb04 0803 	add.w	r8, r4, r3
 8013840:	f000 fc92 	bl	8014168 <_sbrk_r>
 8013844:	4580      	cmp	r8, r0
 8013846:	d13a      	bne.n	80138be <_malloc_r+0xd2>
 8013848:	6821      	ldr	r1, [r4, #0]
 801384a:	3503      	adds	r5, #3
 801384c:	1a6d      	subs	r5, r5, r1
 801384e:	f025 0503 	bic.w	r5, r5, #3
 8013852:	3508      	adds	r5, #8
 8013854:	2d0c      	cmp	r5, #12
 8013856:	bf38      	it	cc
 8013858:	250c      	movcc	r5, #12
 801385a:	4629      	mov	r1, r5
 801385c:	4638      	mov	r0, r7
 801385e:	f7ff ffa5 	bl	80137ac <sbrk_aligned>
 8013862:	3001      	adds	r0, #1
 8013864:	d02b      	beq.n	80138be <_malloc_r+0xd2>
 8013866:	6823      	ldr	r3, [r4, #0]
 8013868:	442b      	add	r3, r5
 801386a:	6023      	str	r3, [r4, #0]
 801386c:	e00e      	b.n	801388c <_malloc_r+0xa0>
 801386e:	6822      	ldr	r2, [r4, #0]
 8013870:	1b52      	subs	r2, r2, r5
 8013872:	d41e      	bmi.n	80138b2 <_malloc_r+0xc6>
 8013874:	2a0b      	cmp	r2, #11
 8013876:	d916      	bls.n	80138a6 <_malloc_r+0xba>
 8013878:	1961      	adds	r1, r4, r5
 801387a:	42a3      	cmp	r3, r4
 801387c:	6025      	str	r5, [r4, #0]
 801387e:	bf18      	it	ne
 8013880:	6059      	strne	r1, [r3, #4]
 8013882:	6863      	ldr	r3, [r4, #4]
 8013884:	bf08      	it	eq
 8013886:	6031      	streq	r1, [r6, #0]
 8013888:	5162      	str	r2, [r4, r5]
 801388a:	604b      	str	r3, [r1, #4]
 801388c:	4638      	mov	r0, r7
 801388e:	f104 060b 	add.w	r6, r4, #11
 8013892:	f000 fee7 	bl	8014664 <__malloc_unlock>
 8013896:	f026 0607 	bic.w	r6, r6, #7
 801389a:	1d23      	adds	r3, r4, #4
 801389c:	1af2      	subs	r2, r6, r3
 801389e:	d0b6      	beq.n	801380e <_malloc_r+0x22>
 80138a0:	1b9b      	subs	r3, r3, r6
 80138a2:	50a3      	str	r3, [r4, r2]
 80138a4:	e7b3      	b.n	801380e <_malloc_r+0x22>
 80138a6:	6862      	ldr	r2, [r4, #4]
 80138a8:	42a3      	cmp	r3, r4
 80138aa:	bf0c      	ite	eq
 80138ac:	6032      	streq	r2, [r6, #0]
 80138ae:	605a      	strne	r2, [r3, #4]
 80138b0:	e7ec      	b.n	801388c <_malloc_r+0xa0>
 80138b2:	4623      	mov	r3, r4
 80138b4:	6864      	ldr	r4, [r4, #4]
 80138b6:	e7b2      	b.n	801381e <_malloc_r+0x32>
 80138b8:	4634      	mov	r4, r6
 80138ba:	6876      	ldr	r6, [r6, #4]
 80138bc:	e7b9      	b.n	8013832 <_malloc_r+0x46>
 80138be:	230c      	movs	r3, #12
 80138c0:	603b      	str	r3, [r7, #0]
 80138c2:	4638      	mov	r0, r7
 80138c4:	f000 fece 	bl	8014664 <__malloc_unlock>
 80138c8:	e7a1      	b.n	801380e <_malloc_r+0x22>
 80138ca:	6025      	str	r5, [r4, #0]
 80138cc:	e7de      	b.n	801388c <_malloc_r+0xa0>
 80138ce:	bf00      	nop
 80138d0:	20008fb4 	.word	0x20008fb4

080138d4 <__ssputs_r>:
 80138d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80138d8:	688e      	ldr	r6, [r1, #8]
 80138da:	429e      	cmp	r6, r3
 80138dc:	4682      	mov	sl, r0
 80138de:	460c      	mov	r4, r1
 80138e0:	4690      	mov	r8, r2
 80138e2:	461f      	mov	r7, r3
 80138e4:	d838      	bhi.n	8013958 <__ssputs_r+0x84>
 80138e6:	898a      	ldrh	r2, [r1, #12]
 80138e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80138ec:	d032      	beq.n	8013954 <__ssputs_r+0x80>
 80138ee:	6825      	ldr	r5, [r4, #0]
 80138f0:	6909      	ldr	r1, [r1, #16]
 80138f2:	eba5 0901 	sub.w	r9, r5, r1
 80138f6:	6965      	ldr	r5, [r4, #20]
 80138f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80138fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013900:	3301      	adds	r3, #1
 8013902:	444b      	add	r3, r9
 8013904:	106d      	asrs	r5, r5, #1
 8013906:	429d      	cmp	r5, r3
 8013908:	bf38      	it	cc
 801390a:	461d      	movcc	r5, r3
 801390c:	0553      	lsls	r3, r2, #21
 801390e:	d531      	bpl.n	8013974 <__ssputs_r+0xa0>
 8013910:	4629      	mov	r1, r5
 8013912:	f7ff ff6b 	bl	80137ec <_malloc_r>
 8013916:	4606      	mov	r6, r0
 8013918:	b950      	cbnz	r0, 8013930 <__ssputs_r+0x5c>
 801391a:	230c      	movs	r3, #12
 801391c:	f8ca 3000 	str.w	r3, [sl]
 8013920:	89a3      	ldrh	r3, [r4, #12]
 8013922:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013926:	81a3      	strh	r3, [r4, #12]
 8013928:	f04f 30ff 	mov.w	r0, #4294967295
 801392c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013930:	6921      	ldr	r1, [r4, #16]
 8013932:	464a      	mov	r2, r9
 8013934:	f7ff fd18 	bl	8013368 <memcpy>
 8013938:	89a3      	ldrh	r3, [r4, #12]
 801393a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801393e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013942:	81a3      	strh	r3, [r4, #12]
 8013944:	6126      	str	r6, [r4, #16]
 8013946:	6165      	str	r5, [r4, #20]
 8013948:	444e      	add	r6, r9
 801394a:	eba5 0509 	sub.w	r5, r5, r9
 801394e:	6026      	str	r6, [r4, #0]
 8013950:	60a5      	str	r5, [r4, #8]
 8013952:	463e      	mov	r6, r7
 8013954:	42be      	cmp	r6, r7
 8013956:	d900      	bls.n	801395a <__ssputs_r+0x86>
 8013958:	463e      	mov	r6, r7
 801395a:	6820      	ldr	r0, [r4, #0]
 801395c:	4632      	mov	r2, r6
 801395e:	4641      	mov	r1, r8
 8013960:	f7ff fd10 	bl	8013384 <memmove>
 8013964:	68a3      	ldr	r3, [r4, #8]
 8013966:	1b9b      	subs	r3, r3, r6
 8013968:	60a3      	str	r3, [r4, #8]
 801396a:	6823      	ldr	r3, [r4, #0]
 801396c:	4433      	add	r3, r6
 801396e:	6023      	str	r3, [r4, #0]
 8013970:	2000      	movs	r0, #0
 8013972:	e7db      	b.n	801392c <__ssputs_r+0x58>
 8013974:	462a      	mov	r2, r5
 8013976:	f000 fe7b 	bl	8014670 <_realloc_r>
 801397a:	4606      	mov	r6, r0
 801397c:	2800      	cmp	r0, #0
 801397e:	d1e1      	bne.n	8013944 <__ssputs_r+0x70>
 8013980:	6921      	ldr	r1, [r4, #16]
 8013982:	4650      	mov	r0, sl
 8013984:	f7ff fec6 	bl	8013714 <_free_r>
 8013988:	e7c7      	b.n	801391a <__ssputs_r+0x46>
	...

0801398c <_svfiprintf_r>:
 801398c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013990:	4698      	mov	r8, r3
 8013992:	898b      	ldrh	r3, [r1, #12]
 8013994:	061b      	lsls	r3, r3, #24
 8013996:	b09d      	sub	sp, #116	; 0x74
 8013998:	4607      	mov	r7, r0
 801399a:	460d      	mov	r5, r1
 801399c:	4614      	mov	r4, r2
 801399e:	d50e      	bpl.n	80139be <_svfiprintf_r+0x32>
 80139a0:	690b      	ldr	r3, [r1, #16]
 80139a2:	b963      	cbnz	r3, 80139be <_svfiprintf_r+0x32>
 80139a4:	2140      	movs	r1, #64	; 0x40
 80139a6:	f7ff ff21 	bl	80137ec <_malloc_r>
 80139aa:	6028      	str	r0, [r5, #0]
 80139ac:	6128      	str	r0, [r5, #16]
 80139ae:	b920      	cbnz	r0, 80139ba <_svfiprintf_r+0x2e>
 80139b0:	230c      	movs	r3, #12
 80139b2:	603b      	str	r3, [r7, #0]
 80139b4:	f04f 30ff 	mov.w	r0, #4294967295
 80139b8:	e0d1      	b.n	8013b5e <_svfiprintf_r+0x1d2>
 80139ba:	2340      	movs	r3, #64	; 0x40
 80139bc:	616b      	str	r3, [r5, #20]
 80139be:	2300      	movs	r3, #0
 80139c0:	9309      	str	r3, [sp, #36]	; 0x24
 80139c2:	2320      	movs	r3, #32
 80139c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80139c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80139cc:	2330      	movs	r3, #48	; 0x30
 80139ce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8013b78 <_svfiprintf_r+0x1ec>
 80139d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80139d6:	f04f 0901 	mov.w	r9, #1
 80139da:	4623      	mov	r3, r4
 80139dc:	469a      	mov	sl, r3
 80139de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80139e2:	b10a      	cbz	r2, 80139e8 <_svfiprintf_r+0x5c>
 80139e4:	2a25      	cmp	r2, #37	; 0x25
 80139e6:	d1f9      	bne.n	80139dc <_svfiprintf_r+0x50>
 80139e8:	ebba 0b04 	subs.w	fp, sl, r4
 80139ec:	d00b      	beq.n	8013a06 <_svfiprintf_r+0x7a>
 80139ee:	465b      	mov	r3, fp
 80139f0:	4622      	mov	r2, r4
 80139f2:	4629      	mov	r1, r5
 80139f4:	4638      	mov	r0, r7
 80139f6:	f7ff ff6d 	bl	80138d4 <__ssputs_r>
 80139fa:	3001      	adds	r0, #1
 80139fc:	f000 80aa 	beq.w	8013b54 <_svfiprintf_r+0x1c8>
 8013a00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013a02:	445a      	add	r2, fp
 8013a04:	9209      	str	r2, [sp, #36]	; 0x24
 8013a06:	f89a 3000 	ldrb.w	r3, [sl]
 8013a0a:	2b00      	cmp	r3, #0
 8013a0c:	f000 80a2 	beq.w	8013b54 <_svfiprintf_r+0x1c8>
 8013a10:	2300      	movs	r3, #0
 8013a12:	f04f 32ff 	mov.w	r2, #4294967295
 8013a16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013a1a:	f10a 0a01 	add.w	sl, sl, #1
 8013a1e:	9304      	str	r3, [sp, #16]
 8013a20:	9307      	str	r3, [sp, #28]
 8013a22:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013a26:	931a      	str	r3, [sp, #104]	; 0x68
 8013a28:	4654      	mov	r4, sl
 8013a2a:	2205      	movs	r2, #5
 8013a2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a30:	4851      	ldr	r0, [pc, #324]	; (8013b78 <_svfiprintf_r+0x1ec>)
 8013a32:	f7ec fbdd 	bl	80001f0 <memchr>
 8013a36:	9a04      	ldr	r2, [sp, #16]
 8013a38:	b9d8      	cbnz	r0, 8013a72 <_svfiprintf_r+0xe6>
 8013a3a:	06d0      	lsls	r0, r2, #27
 8013a3c:	bf44      	itt	mi
 8013a3e:	2320      	movmi	r3, #32
 8013a40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013a44:	0711      	lsls	r1, r2, #28
 8013a46:	bf44      	itt	mi
 8013a48:	232b      	movmi	r3, #43	; 0x2b
 8013a4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013a4e:	f89a 3000 	ldrb.w	r3, [sl]
 8013a52:	2b2a      	cmp	r3, #42	; 0x2a
 8013a54:	d015      	beq.n	8013a82 <_svfiprintf_r+0xf6>
 8013a56:	9a07      	ldr	r2, [sp, #28]
 8013a58:	4654      	mov	r4, sl
 8013a5a:	2000      	movs	r0, #0
 8013a5c:	f04f 0c0a 	mov.w	ip, #10
 8013a60:	4621      	mov	r1, r4
 8013a62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013a66:	3b30      	subs	r3, #48	; 0x30
 8013a68:	2b09      	cmp	r3, #9
 8013a6a:	d94e      	bls.n	8013b0a <_svfiprintf_r+0x17e>
 8013a6c:	b1b0      	cbz	r0, 8013a9c <_svfiprintf_r+0x110>
 8013a6e:	9207      	str	r2, [sp, #28]
 8013a70:	e014      	b.n	8013a9c <_svfiprintf_r+0x110>
 8013a72:	eba0 0308 	sub.w	r3, r0, r8
 8013a76:	fa09 f303 	lsl.w	r3, r9, r3
 8013a7a:	4313      	orrs	r3, r2
 8013a7c:	9304      	str	r3, [sp, #16]
 8013a7e:	46a2      	mov	sl, r4
 8013a80:	e7d2      	b.n	8013a28 <_svfiprintf_r+0x9c>
 8013a82:	9b03      	ldr	r3, [sp, #12]
 8013a84:	1d19      	adds	r1, r3, #4
 8013a86:	681b      	ldr	r3, [r3, #0]
 8013a88:	9103      	str	r1, [sp, #12]
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	bfbb      	ittet	lt
 8013a8e:	425b      	neglt	r3, r3
 8013a90:	f042 0202 	orrlt.w	r2, r2, #2
 8013a94:	9307      	strge	r3, [sp, #28]
 8013a96:	9307      	strlt	r3, [sp, #28]
 8013a98:	bfb8      	it	lt
 8013a9a:	9204      	strlt	r2, [sp, #16]
 8013a9c:	7823      	ldrb	r3, [r4, #0]
 8013a9e:	2b2e      	cmp	r3, #46	; 0x2e
 8013aa0:	d10c      	bne.n	8013abc <_svfiprintf_r+0x130>
 8013aa2:	7863      	ldrb	r3, [r4, #1]
 8013aa4:	2b2a      	cmp	r3, #42	; 0x2a
 8013aa6:	d135      	bne.n	8013b14 <_svfiprintf_r+0x188>
 8013aa8:	9b03      	ldr	r3, [sp, #12]
 8013aaa:	1d1a      	adds	r2, r3, #4
 8013aac:	681b      	ldr	r3, [r3, #0]
 8013aae:	9203      	str	r2, [sp, #12]
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	bfb8      	it	lt
 8013ab4:	f04f 33ff 	movlt.w	r3, #4294967295
 8013ab8:	3402      	adds	r4, #2
 8013aba:	9305      	str	r3, [sp, #20]
 8013abc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013b88 <_svfiprintf_r+0x1fc>
 8013ac0:	7821      	ldrb	r1, [r4, #0]
 8013ac2:	2203      	movs	r2, #3
 8013ac4:	4650      	mov	r0, sl
 8013ac6:	f7ec fb93 	bl	80001f0 <memchr>
 8013aca:	b140      	cbz	r0, 8013ade <_svfiprintf_r+0x152>
 8013acc:	2340      	movs	r3, #64	; 0x40
 8013ace:	eba0 000a 	sub.w	r0, r0, sl
 8013ad2:	fa03 f000 	lsl.w	r0, r3, r0
 8013ad6:	9b04      	ldr	r3, [sp, #16]
 8013ad8:	4303      	orrs	r3, r0
 8013ada:	3401      	adds	r4, #1
 8013adc:	9304      	str	r3, [sp, #16]
 8013ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013ae2:	4826      	ldr	r0, [pc, #152]	; (8013b7c <_svfiprintf_r+0x1f0>)
 8013ae4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013ae8:	2206      	movs	r2, #6
 8013aea:	f7ec fb81 	bl	80001f0 <memchr>
 8013aee:	2800      	cmp	r0, #0
 8013af0:	d038      	beq.n	8013b64 <_svfiprintf_r+0x1d8>
 8013af2:	4b23      	ldr	r3, [pc, #140]	; (8013b80 <_svfiprintf_r+0x1f4>)
 8013af4:	bb1b      	cbnz	r3, 8013b3e <_svfiprintf_r+0x1b2>
 8013af6:	9b03      	ldr	r3, [sp, #12]
 8013af8:	3307      	adds	r3, #7
 8013afa:	f023 0307 	bic.w	r3, r3, #7
 8013afe:	3308      	adds	r3, #8
 8013b00:	9303      	str	r3, [sp, #12]
 8013b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013b04:	4433      	add	r3, r6
 8013b06:	9309      	str	r3, [sp, #36]	; 0x24
 8013b08:	e767      	b.n	80139da <_svfiprintf_r+0x4e>
 8013b0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8013b0e:	460c      	mov	r4, r1
 8013b10:	2001      	movs	r0, #1
 8013b12:	e7a5      	b.n	8013a60 <_svfiprintf_r+0xd4>
 8013b14:	2300      	movs	r3, #0
 8013b16:	3401      	adds	r4, #1
 8013b18:	9305      	str	r3, [sp, #20]
 8013b1a:	4619      	mov	r1, r3
 8013b1c:	f04f 0c0a 	mov.w	ip, #10
 8013b20:	4620      	mov	r0, r4
 8013b22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013b26:	3a30      	subs	r2, #48	; 0x30
 8013b28:	2a09      	cmp	r2, #9
 8013b2a:	d903      	bls.n	8013b34 <_svfiprintf_r+0x1a8>
 8013b2c:	2b00      	cmp	r3, #0
 8013b2e:	d0c5      	beq.n	8013abc <_svfiprintf_r+0x130>
 8013b30:	9105      	str	r1, [sp, #20]
 8013b32:	e7c3      	b.n	8013abc <_svfiprintf_r+0x130>
 8013b34:	fb0c 2101 	mla	r1, ip, r1, r2
 8013b38:	4604      	mov	r4, r0
 8013b3a:	2301      	movs	r3, #1
 8013b3c:	e7f0      	b.n	8013b20 <_svfiprintf_r+0x194>
 8013b3e:	ab03      	add	r3, sp, #12
 8013b40:	9300      	str	r3, [sp, #0]
 8013b42:	462a      	mov	r2, r5
 8013b44:	4b0f      	ldr	r3, [pc, #60]	; (8013b84 <_svfiprintf_r+0x1f8>)
 8013b46:	a904      	add	r1, sp, #16
 8013b48:	4638      	mov	r0, r7
 8013b4a:	f3af 8000 	nop.w
 8013b4e:	1c42      	adds	r2, r0, #1
 8013b50:	4606      	mov	r6, r0
 8013b52:	d1d6      	bne.n	8013b02 <_svfiprintf_r+0x176>
 8013b54:	89ab      	ldrh	r3, [r5, #12]
 8013b56:	065b      	lsls	r3, r3, #25
 8013b58:	f53f af2c 	bmi.w	80139b4 <_svfiprintf_r+0x28>
 8013b5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013b5e:	b01d      	add	sp, #116	; 0x74
 8013b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b64:	ab03      	add	r3, sp, #12
 8013b66:	9300      	str	r3, [sp, #0]
 8013b68:	462a      	mov	r2, r5
 8013b6a:	4b06      	ldr	r3, [pc, #24]	; (8013b84 <_svfiprintf_r+0x1f8>)
 8013b6c:	a904      	add	r1, sp, #16
 8013b6e:	4638      	mov	r0, r7
 8013b70:	f000 f9d4 	bl	8013f1c <_printf_i>
 8013b74:	e7eb      	b.n	8013b4e <_svfiprintf_r+0x1c2>
 8013b76:	bf00      	nop
 8013b78:	0801740c 	.word	0x0801740c
 8013b7c:	08017416 	.word	0x08017416
 8013b80:	00000000 	.word	0x00000000
 8013b84:	080138d5 	.word	0x080138d5
 8013b88:	08017412 	.word	0x08017412

08013b8c <__sfputc_r>:
 8013b8c:	6893      	ldr	r3, [r2, #8]
 8013b8e:	3b01      	subs	r3, #1
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	b410      	push	{r4}
 8013b94:	6093      	str	r3, [r2, #8]
 8013b96:	da08      	bge.n	8013baa <__sfputc_r+0x1e>
 8013b98:	6994      	ldr	r4, [r2, #24]
 8013b9a:	42a3      	cmp	r3, r4
 8013b9c:	db01      	blt.n	8013ba2 <__sfputc_r+0x16>
 8013b9e:	290a      	cmp	r1, #10
 8013ba0:	d103      	bne.n	8013baa <__sfputc_r+0x1e>
 8013ba2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013ba6:	f000 bb33 	b.w	8014210 <__swbuf_r>
 8013baa:	6813      	ldr	r3, [r2, #0]
 8013bac:	1c58      	adds	r0, r3, #1
 8013bae:	6010      	str	r0, [r2, #0]
 8013bb0:	7019      	strb	r1, [r3, #0]
 8013bb2:	4608      	mov	r0, r1
 8013bb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013bb8:	4770      	bx	lr

08013bba <__sfputs_r>:
 8013bba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013bbc:	4606      	mov	r6, r0
 8013bbe:	460f      	mov	r7, r1
 8013bc0:	4614      	mov	r4, r2
 8013bc2:	18d5      	adds	r5, r2, r3
 8013bc4:	42ac      	cmp	r4, r5
 8013bc6:	d101      	bne.n	8013bcc <__sfputs_r+0x12>
 8013bc8:	2000      	movs	r0, #0
 8013bca:	e007      	b.n	8013bdc <__sfputs_r+0x22>
 8013bcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013bd0:	463a      	mov	r2, r7
 8013bd2:	4630      	mov	r0, r6
 8013bd4:	f7ff ffda 	bl	8013b8c <__sfputc_r>
 8013bd8:	1c43      	adds	r3, r0, #1
 8013bda:	d1f3      	bne.n	8013bc4 <__sfputs_r+0xa>
 8013bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013be0 <_vfiprintf_r>:
 8013be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013be4:	460d      	mov	r5, r1
 8013be6:	b09d      	sub	sp, #116	; 0x74
 8013be8:	4614      	mov	r4, r2
 8013bea:	4698      	mov	r8, r3
 8013bec:	4606      	mov	r6, r0
 8013bee:	b118      	cbz	r0, 8013bf8 <_vfiprintf_r+0x18>
 8013bf0:	6983      	ldr	r3, [r0, #24]
 8013bf2:	b90b      	cbnz	r3, 8013bf8 <_vfiprintf_r+0x18>
 8013bf4:	f7ff fcd4 	bl	80135a0 <__sinit>
 8013bf8:	4b89      	ldr	r3, [pc, #548]	; (8013e20 <_vfiprintf_r+0x240>)
 8013bfa:	429d      	cmp	r5, r3
 8013bfc:	d11b      	bne.n	8013c36 <_vfiprintf_r+0x56>
 8013bfe:	6875      	ldr	r5, [r6, #4]
 8013c00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013c02:	07d9      	lsls	r1, r3, #31
 8013c04:	d405      	bmi.n	8013c12 <_vfiprintf_r+0x32>
 8013c06:	89ab      	ldrh	r3, [r5, #12]
 8013c08:	059a      	lsls	r2, r3, #22
 8013c0a:	d402      	bmi.n	8013c12 <_vfiprintf_r+0x32>
 8013c0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013c0e:	f7ff fd77 	bl	8013700 <__retarget_lock_acquire_recursive>
 8013c12:	89ab      	ldrh	r3, [r5, #12]
 8013c14:	071b      	lsls	r3, r3, #28
 8013c16:	d501      	bpl.n	8013c1c <_vfiprintf_r+0x3c>
 8013c18:	692b      	ldr	r3, [r5, #16]
 8013c1a:	b9eb      	cbnz	r3, 8013c58 <_vfiprintf_r+0x78>
 8013c1c:	4629      	mov	r1, r5
 8013c1e:	4630      	mov	r0, r6
 8013c20:	f000 fb5a 	bl	80142d8 <__swsetup_r>
 8013c24:	b1c0      	cbz	r0, 8013c58 <_vfiprintf_r+0x78>
 8013c26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013c28:	07dc      	lsls	r4, r3, #31
 8013c2a:	d50e      	bpl.n	8013c4a <_vfiprintf_r+0x6a>
 8013c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8013c30:	b01d      	add	sp, #116	; 0x74
 8013c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c36:	4b7b      	ldr	r3, [pc, #492]	; (8013e24 <_vfiprintf_r+0x244>)
 8013c38:	429d      	cmp	r5, r3
 8013c3a:	d101      	bne.n	8013c40 <_vfiprintf_r+0x60>
 8013c3c:	68b5      	ldr	r5, [r6, #8]
 8013c3e:	e7df      	b.n	8013c00 <_vfiprintf_r+0x20>
 8013c40:	4b79      	ldr	r3, [pc, #484]	; (8013e28 <_vfiprintf_r+0x248>)
 8013c42:	429d      	cmp	r5, r3
 8013c44:	bf08      	it	eq
 8013c46:	68f5      	ldreq	r5, [r6, #12]
 8013c48:	e7da      	b.n	8013c00 <_vfiprintf_r+0x20>
 8013c4a:	89ab      	ldrh	r3, [r5, #12]
 8013c4c:	0598      	lsls	r0, r3, #22
 8013c4e:	d4ed      	bmi.n	8013c2c <_vfiprintf_r+0x4c>
 8013c50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013c52:	f7ff fd56 	bl	8013702 <__retarget_lock_release_recursive>
 8013c56:	e7e9      	b.n	8013c2c <_vfiprintf_r+0x4c>
 8013c58:	2300      	movs	r3, #0
 8013c5a:	9309      	str	r3, [sp, #36]	; 0x24
 8013c5c:	2320      	movs	r3, #32
 8013c5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013c62:	f8cd 800c 	str.w	r8, [sp, #12]
 8013c66:	2330      	movs	r3, #48	; 0x30
 8013c68:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013e2c <_vfiprintf_r+0x24c>
 8013c6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013c70:	f04f 0901 	mov.w	r9, #1
 8013c74:	4623      	mov	r3, r4
 8013c76:	469a      	mov	sl, r3
 8013c78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013c7c:	b10a      	cbz	r2, 8013c82 <_vfiprintf_r+0xa2>
 8013c7e:	2a25      	cmp	r2, #37	; 0x25
 8013c80:	d1f9      	bne.n	8013c76 <_vfiprintf_r+0x96>
 8013c82:	ebba 0b04 	subs.w	fp, sl, r4
 8013c86:	d00b      	beq.n	8013ca0 <_vfiprintf_r+0xc0>
 8013c88:	465b      	mov	r3, fp
 8013c8a:	4622      	mov	r2, r4
 8013c8c:	4629      	mov	r1, r5
 8013c8e:	4630      	mov	r0, r6
 8013c90:	f7ff ff93 	bl	8013bba <__sfputs_r>
 8013c94:	3001      	adds	r0, #1
 8013c96:	f000 80aa 	beq.w	8013dee <_vfiprintf_r+0x20e>
 8013c9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013c9c:	445a      	add	r2, fp
 8013c9e:	9209      	str	r2, [sp, #36]	; 0x24
 8013ca0:	f89a 3000 	ldrb.w	r3, [sl]
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	f000 80a2 	beq.w	8013dee <_vfiprintf_r+0x20e>
 8013caa:	2300      	movs	r3, #0
 8013cac:	f04f 32ff 	mov.w	r2, #4294967295
 8013cb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013cb4:	f10a 0a01 	add.w	sl, sl, #1
 8013cb8:	9304      	str	r3, [sp, #16]
 8013cba:	9307      	str	r3, [sp, #28]
 8013cbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013cc0:	931a      	str	r3, [sp, #104]	; 0x68
 8013cc2:	4654      	mov	r4, sl
 8013cc4:	2205      	movs	r2, #5
 8013cc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013cca:	4858      	ldr	r0, [pc, #352]	; (8013e2c <_vfiprintf_r+0x24c>)
 8013ccc:	f7ec fa90 	bl	80001f0 <memchr>
 8013cd0:	9a04      	ldr	r2, [sp, #16]
 8013cd2:	b9d8      	cbnz	r0, 8013d0c <_vfiprintf_r+0x12c>
 8013cd4:	06d1      	lsls	r1, r2, #27
 8013cd6:	bf44      	itt	mi
 8013cd8:	2320      	movmi	r3, #32
 8013cda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013cde:	0713      	lsls	r3, r2, #28
 8013ce0:	bf44      	itt	mi
 8013ce2:	232b      	movmi	r3, #43	; 0x2b
 8013ce4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013ce8:	f89a 3000 	ldrb.w	r3, [sl]
 8013cec:	2b2a      	cmp	r3, #42	; 0x2a
 8013cee:	d015      	beq.n	8013d1c <_vfiprintf_r+0x13c>
 8013cf0:	9a07      	ldr	r2, [sp, #28]
 8013cf2:	4654      	mov	r4, sl
 8013cf4:	2000      	movs	r0, #0
 8013cf6:	f04f 0c0a 	mov.w	ip, #10
 8013cfa:	4621      	mov	r1, r4
 8013cfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013d00:	3b30      	subs	r3, #48	; 0x30
 8013d02:	2b09      	cmp	r3, #9
 8013d04:	d94e      	bls.n	8013da4 <_vfiprintf_r+0x1c4>
 8013d06:	b1b0      	cbz	r0, 8013d36 <_vfiprintf_r+0x156>
 8013d08:	9207      	str	r2, [sp, #28]
 8013d0a:	e014      	b.n	8013d36 <_vfiprintf_r+0x156>
 8013d0c:	eba0 0308 	sub.w	r3, r0, r8
 8013d10:	fa09 f303 	lsl.w	r3, r9, r3
 8013d14:	4313      	orrs	r3, r2
 8013d16:	9304      	str	r3, [sp, #16]
 8013d18:	46a2      	mov	sl, r4
 8013d1a:	e7d2      	b.n	8013cc2 <_vfiprintf_r+0xe2>
 8013d1c:	9b03      	ldr	r3, [sp, #12]
 8013d1e:	1d19      	adds	r1, r3, #4
 8013d20:	681b      	ldr	r3, [r3, #0]
 8013d22:	9103      	str	r1, [sp, #12]
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	bfbb      	ittet	lt
 8013d28:	425b      	neglt	r3, r3
 8013d2a:	f042 0202 	orrlt.w	r2, r2, #2
 8013d2e:	9307      	strge	r3, [sp, #28]
 8013d30:	9307      	strlt	r3, [sp, #28]
 8013d32:	bfb8      	it	lt
 8013d34:	9204      	strlt	r2, [sp, #16]
 8013d36:	7823      	ldrb	r3, [r4, #0]
 8013d38:	2b2e      	cmp	r3, #46	; 0x2e
 8013d3a:	d10c      	bne.n	8013d56 <_vfiprintf_r+0x176>
 8013d3c:	7863      	ldrb	r3, [r4, #1]
 8013d3e:	2b2a      	cmp	r3, #42	; 0x2a
 8013d40:	d135      	bne.n	8013dae <_vfiprintf_r+0x1ce>
 8013d42:	9b03      	ldr	r3, [sp, #12]
 8013d44:	1d1a      	adds	r2, r3, #4
 8013d46:	681b      	ldr	r3, [r3, #0]
 8013d48:	9203      	str	r2, [sp, #12]
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	bfb8      	it	lt
 8013d4e:	f04f 33ff 	movlt.w	r3, #4294967295
 8013d52:	3402      	adds	r4, #2
 8013d54:	9305      	str	r3, [sp, #20]
 8013d56:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013e3c <_vfiprintf_r+0x25c>
 8013d5a:	7821      	ldrb	r1, [r4, #0]
 8013d5c:	2203      	movs	r2, #3
 8013d5e:	4650      	mov	r0, sl
 8013d60:	f7ec fa46 	bl	80001f0 <memchr>
 8013d64:	b140      	cbz	r0, 8013d78 <_vfiprintf_r+0x198>
 8013d66:	2340      	movs	r3, #64	; 0x40
 8013d68:	eba0 000a 	sub.w	r0, r0, sl
 8013d6c:	fa03 f000 	lsl.w	r0, r3, r0
 8013d70:	9b04      	ldr	r3, [sp, #16]
 8013d72:	4303      	orrs	r3, r0
 8013d74:	3401      	adds	r4, #1
 8013d76:	9304      	str	r3, [sp, #16]
 8013d78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013d7c:	482c      	ldr	r0, [pc, #176]	; (8013e30 <_vfiprintf_r+0x250>)
 8013d7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013d82:	2206      	movs	r2, #6
 8013d84:	f7ec fa34 	bl	80001f0 <memchr>
 8013d88:	2800      	cmp	r0, #0
 8013d8a:	d03f      	beq.n	8013e0c <_vfiprintf_r+0x22c>
 8013d8c:	4b29      	ldr	r3, [pc, #164]	; (8013e34 <_vfiprintf_r+0x254>)
 8013d8e:	bb1b      	cbnz	r3, 8013dd8 <_vfiprintf_r+0x1f8>
 8013d90:	9b03      	ldr	r3, [sp, #12]
 8013d92:	3307      	adds	r3, #7
 8013d94:	f023 0307 	bic.w	r3, r3, #7
 8013d98:	3308      	adds	r3, #8
 8013d9a:	9303      	str	r3, [sp, #12]
 8013d9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d9e:	443b      	add	r3, r7
 8013da0:	9309      	str	r3, [sp, #36]	; 0x24
 8013da2:	e767      	b.n	8013c74 <_vfiprintf_r+0x94>
 8013da4:	fb0c 3202 	mla	r2, ip, r2, r3
 8013da8:	460c      	mov	r4, r1
 8013daa:	2001      	movs	r0, #1
 8013dac:	e7a5      	b.n	8013cfa <_vfiprintf_r+0x11a>
 8013dae:	2300      	movs	r3, #0
 8013db0:	3401      	adds	r4, #1
 8013db2:	9305      	str	r3, [sp, #20]
 8013db4:	4619      	mov	r1, r3
 8013db6:	f04f 0c0a 	mov.w	ip, #10
 8013dba:	4620      	mov	r0, r4
 8013dbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013dc0:	3a30      	subs	r2, #48	; 0x30
 8013dc2:	2a09      	cmp	r2, #9
 8013dc4:	d903      	bls.n	8013dce <_vfiprintf_r+0x1ee>
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	d0c5      	beq.n	8013d56 <_vfiprintf_r+0x176>
 8013dca:	9105      	str	r1, [sp, #20]
 8013dcc:	e7c3      	b.n	8013d56 <_vfiprintf_r+0x176>
 8013dce:	fb0c 2101 	mla	r1, ip, r1, r2
 8013dd2:	4604      	mov	r4, r0
 8013dd4:	2301      	movs	r3, #1
 8013dd6:	e7f0      	b.n	8013dba <_vfiprintf_r+0x1da>
 8013dd8:	ab03      	add	r3, sp, #12
 8013dda:	9300      	str	r3, [sp, #0]
 8013ddc:	462a      	mov	r2, r5
 8013dde:	4b16      	ldr	r3, [pc, #88]	; (8013e38 <_vfiprintf_r+0x258>)
 8013de0:	a904      	add	r1, sp, #16
 8013de2:	4630      	mov	r0, r6
 8013de4:	f3af 8000 	nop.w
 8013de8:	4607      	mov	r7, r0
 8013dea:	1c78      	adds	r0, r7, #1
 8013dec:	d1d6      	bne.n	8013d9c <_vfiprintf_r+0x1bc>
 8013dee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013df0:	07d9      	lsls	r1, r3, #31
 8013df2:	d405      	bmi.n	8013e00 <_vfiprintf_r+0x220>
 8013df4:	89ab      	ldrh	r3, [r5, #12]
 8013df6:	059a      	lsls	r2, r3, #22
 8013df8:	d402      	bmi.n	8013e00 <_vfiprintf_r+0x220>
 8013dfa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013dfc:	f7ff fc81 	bl	8013702 <__retarget_lock_release_recursive>
 8013e00:	89ab      	ldrh	r3, [r5, #12]
 8013e02:	065b      	lsls	r3, r3, #25
 8013e04:	f53f af12 	bmi.w	8013c2c <_vfiprintf_r+0x4c>
 8013e08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013e0a:	e711      	b.n	8013c30 <_vfiprintf_r+0x50>
 8013e0c:	ab03      	add	r3, sp, #12
 8013e0e:	9300      	str	r3, [sp, #0]
 8013e10:	462a      	mov	r2, r5
 8013e12:	4b09      	ldr	r3, [pc, #36]	; (8013e38 <_vfiprintf_r+0x258>)
 8013e14:	a904      	add	r1, sp, #16
 8013e16:	4630      	mov	r0, r6
 8013e18:	f000 f880 	bl	8013f1c <_printf_i>
 8013e1c:	e7e4      	b.n	8013de8 <_vfiprintf_r+0x208>
 8013e1e:	bf00      	nop
 8013e20:	080173cc 	.word	0x080173cc
 8013e24:	080173ec 	.word	0x080173ec
 8013e28:	080173ac 	.word	0x080173ac
 8013e2c:	0801740c 	.word	0x0801740c
 8013e30:	08017416 	.word	0x08017416
 8013e34:	00000000 	.word	0x00000000
 8013e38:	08013bbb 	.word	0x08013bbb
 8013e3c:	08017412 	.word	0x08017412

08013e40 <_printf_common>:
 8013e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e44:	4616      	mov	r6, r2
 8013e46:	4699      	mov	r9, r3
 8013e48:	688a      	ldr	r2, [r1, #8]
 8013e4a:	690b      	ldr	r3, [r1, #16]
 8013e4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013e50:	4293      	cmp	r3, r2
 8013e52:	bfb8      	it	lt
 8013e54:	4613      	movlt	r3, r2
 8013e56:	6033      	str	r3, [r6, #0]
 8013e58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013e5c:	4607      	mov	r7, r0
 8013e5e:	460c      	mov	r4, r1
 8013e60:	b10a      	cbz	r2, 8013e66 <_printf_common+0x26>
 8013e62:	3301      	adds	r3, #1
 8013e64:	6033      	str	r3, [r6, #0]
 8013e66:	6823      	ldr	r3, [r4, #0]
 8013e68:	0699      	lsls	r1, r3, #26
 8013e6a:	bf42      	ittt	mi
 8013e6c:	6833      	ldrmi	r3, [r6, #0]
 8013e6e:	3302      	addmi	r3, #2
 8013e70:	6033      	strmi	r3, [r6, #0]
 8013e72:	6825      	ldr	r5, [r4, #0]
 8013e74:	f015 0506 	ands.w	r5, r5, #6
 8013e78:	d106      	bne.n	8013e88 <_printf_common+0x48>
 8013e7a:	f104 0a19 	add.w	sl, r4, #25
 8013e7e:	68e3      	ldr	r3, [r4, #12]
 8013e80:	6832      	ldr	r2, [r6, #0]
 8013e82:	1a9b      	subs	r3, r3, r2
 8013e84:	42ab      	cmp	r3, r5
 8013e86:	dc26      	bgt.n	8013ed6 <_printf_common+0x96>
 8013e88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8013e8c:	1e13      	subs	r3, r2, #0
 8013e8e:	6822      	ldr	r2, [r4, #0]
 8013e90:	bf18      	it	ne
 8013e92:	2301      	movne	r3, #1
 8013e94:	0692      	lsls	r2, r2, #26
 8013e96:	d42b      	bmi.n	8013ef0 <_printf_common+0xb0>
 8013e98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013e9c:	4649      	mov	r1, r9
 8013e9e:	4638      	mov	r0, r7
 8013ea0:	47c0      	blx	r8
 8013ea2:	3001      	adds	r0, #1
 8013ea4:	d01e      	beq.n	8013ee4 <_printf_common+0xa4>
 8013ea6:	6823      	ldr	r3, [r4, #0]
 8013ea8:	68e5      	ldr	r5, [r4, #12]
 8013eaa:	6832      	ldr	r2, [r6, #0]
 8013eac:	f003 0306 	and.w	r3, r3, #6
 8013eb0:	2b04      	cmp	r3, #4
 8013eb2:	bf08      	it	eq
 8013eb4:	1aad      	subeq	r5, r5, r2
 8013eb6:	68a3      	ldr	r3, [r4, #8]
 8013eb8:	6922      	ldr	r2, [r4, #16]
 8013eba:	bf0c      	ite	eq
 8013ebc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013ec0:	2500      	movne	r5, #0
 8013ec2:	4293      	cmp	r3, r2
 8013ec4:	bfc4      	itt	gt
 8013ec6:	1a9b      	subgt	r3, r3, r2
 8013ec8:	18ed      	addgt	r5, r5, r3
 8013eca:	2600      	movs	r6, #0
 8013ecc:	341a      	adds	r4, #26
 8013ece:	42b5      	cmp	r5, r6
 8013ed0:	d11a      	bne.n	8013f08 <_printf_common+0xc8>
 8013ed2:	2000      	movs	r0, #0
 8013ed4:	e008      	b.n	8013ee8 <_printf_common+0xa8>
 8013ed6:	2301      	movs	r3, #1
 8013ed8:	4652      	mov	r2, sl
 8013eda:	4649      	mov	r1, r9
 8013edc:	4638      	mov	r0, r7
 8013ede:	47c0      	blx	r8
 8013ee0:	3001      	adds	r0, #1
 8013ee2:	d103      	bne.n	8013eec <_printf_common+0xac>
 8013ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8013ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013eec:	3501      	adds	r5, #1
 8013eee:	e7c6      	b.n	8013e7e <_printf_common+0x3e>
 8013ef0:	18e1      	adds	r1, r4, r3
 8013ef2:	1c5a      	adds	r2, r3, #1
 8013ef4:	2030      	movs	r0, #48	; 0x30
 8013ef6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013efa:	4422      	add	r2, r4
 8013efc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013f00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013f04:	3302      	adds	r3, #2
 8013f06:	e7c7      	b.n	8013e98 <_printf_common+0x58>
 8013f08:	2301      	movs	r3, #1
 8013f0a:	4622      	mov	r2, r4
 8013f0c:	4649      	mov	r1, r9
 8013f0e:	4638      	mov	r0, r7
 8013f10:	47c0      	blx	r8
 8013f12:	3001      	adds	r0, #1
 8013f14:	d0e6      	beq.n	8013ee4 <_printf_common+0xa4>
 8013f16:	3601      	adds	r6, #1
 8013f18:	e7d9      	b.n	8013ece <_printf_common+0x8e>
	...

08013f1c <_printf_i>:
 8013f1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013f20:	7e0f      	ldrb	r7, [r1, #24]
 8013f22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013f24:	2f78      	cmp	r7, #120	; 0x78
 8013f26:	4691      	mov	r9, r2
 8013f28:	4680      	mov	r8, r0
 8013f2a:	460c      	mov	r4, r1
 8013f2c:	469a      	mov	sl, r3
 8013f2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8013f32:	d807      	bhi.n	8013f44 <_printf_i+0x28>
 8013f34:	2f62      	cmp	r7, #98	; 0x62
 8013f36:	d80a      	bhi.n	8013f4e <_printf_i+0x32>
 8013f38:	2f00      	cmp	r7, #0
 8013f3a:	f000 80d8 	beq.w	80140ee <_printf_i+0x1d2>
 8013f3e:	2f58      	cmp	r7, #88	; 0x58
 8013f40:	f000 80a3 	beq.w	801408a <_printf_i+0x16e>
 8013f44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013f48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8013f4c:	e03a      	b.n	8013fc4 <_printf_i+0xa8>
 8013f4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8013f52:	2b15      	cmp	r3, #21
 8013f54:	d8f6      	bhi.n	8013f44 <_printf_i+0x28>
 8013f56:	a101      	add	r1, pc, #4	; (adr r1, 8013f5c <_printf_i+0x40>)
 8013f58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013f5c:	08013fb5 	.word	0x08013fb5
 8013f60:	08013fc9 	.word	0x08013fc9
 8013f64:	08013f45 	.word	0x08013f45
 8013f68:	08013f45 	.word	0x08013f45
 8013f6c:	08013f45 	.word	0x08013f45
 8013f70:	08013f45 	.word	0x08013f45
 8013f74:	08013fc9 	.word	0x08013fc9
 8013f78:	08013f45 	.word	0x08013f45
 8013f7c:	08013f45 	.word	0x08013f45
 8013f80:	08013f45 	.word	0x08013f45
 8013f84:	08013f45 	.word	0x08013f45
 8013f88:	080140d5 	.word	0x080140d5
 8013f8c:	08013ff9 	.word	0x08013ff9
 8013f90:	080140b7 	.word	0x080140b7
 8013f94:	08013f45 	.word	0x08013f45
 8013f98:	08013f45 	.word	0x08013f45
 8013f9c:	080140f7 	.word	0x080140f7
 8013fa0:	08013f45 	.word	0x08013f45
 8013fa4:	08013ff9 	.word	0x08013ff9
 8013fa8:	08013f45 	.word	0x08013f45
 8013fac:	08013f45 	.word	0x08013f45
 8013fb0:	080140bf 	.word	0x080140bf
 8013fb4:	682b      	ldr	r3, [r5, #0]
 8013fb6:	1d1a      	adds	r2, r3, #4
 8013fb8:	681b      	ldr	r3, [r3, #0]
 8013fba:	602a      	str	r2, [r5, #0]
 8013fbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013fc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013fc4:	2301      	movs	r3, #1
 8013fc6:	e0a3      	b.n	8014110 <_printf_i+0x1f4>
 8013fc8:	6820      	ldr	r0, [r4, #0]
 8013fca:	6829      	ldr	r1, [r5, #0]
 8013fcc:	0606      	lsls	r6, r0, #24
 8013fce:	f101 0304 	add.w	r3, r1, #4
 8013fd2:	d50a      	bpl.n	8013fea <_printf_i+0xce>
 8013fd4:	680e      	ldr	r6, [r1, #0]
 8013fd6:	602b      	str	r3, [r5, #0]
 8013fd8:	2e00      	cmp	r6, #0
 8013fda:	da03      	bge.n	8013fe4 <_printf_i+0xc8>
 8013fdc:	232d      	movs	r3, #45	; 0x2d
 8013fde:	4276      	negs	r6, r6
 8013fe0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013fe4:	485e      	ldr	r0, [pc, #376]	; (8014160 <_printf_i+0x244>)
 8013fe6:	230a      	movs	r3, #10
 8013fe8:	e019      	b.n	801401e <_printf_i+0x102>
 8013fea:	680e      	ldr	r6, [r1, #0]
 8013fec:	602b      	str	r3, [r5, #0]
 8013fee:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013ff2:	bf18      	it	ne
 8013ff4:	b236      	sxthne	r6, r6
 8013ff6:	e7ef      	b.n	8013fd8 <_printf_i+0xbc>
 8013ff8:	682b      	ldr	r3, [r5, #0]
 8013ffa:	6820      	ldr	r0, [r4, #0]
 8013ffc:	1d19      	adds	r1, r3, #4
 8013ffe:	6029      	str	r1, [r5, #0]
 8014000:	0601      	lsls	r1, r0, #24
 8014002:	d501      	bpl.n	8014008 <_printf_i+0xec>
 8014004:	681e      	ldr	r6, [r3, #0]
 8014006:	e002      	b.n	801400e <_printf_i+0xf2>
 8014008:	0646      	lsls	r6, r0, #25
 801400a:	d5fb      	bpl.n	8014004 <_printf_i+0xe8>
 801400c:	881e      	ldrh	r6, [r3, #0]
 801400e:	4854      	ldr	r0, [pc, #336]	; (8014160 <_printf_i+0x244>)
 8014010:	2f6f      	cmp	r7, #111	; 0x6f
 8014012:	bf0c      	ite	eq
 8014014:	2308      	moveq	r3, #8
 8014016:	230a      	movne	r3, #10
 8014018:	2100      	movs	r1, #0
 801401a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801401e:	6865      	ldr	r5, [r4, #4]
 8014020:	60a5      	str	r5, [r4, #8]
 8014022:	2d00      	cmp	r5, #0
 8014024:	bfa2      	ittt	ge
 8014026:	6821      	ldrge	r1, [r4, #0]
 8014028:	f021 0104 	bicge.w	r1, r1, #4
 801402c:	6021      	strge	r1, [r4, #0]
 801402e:	b90e      	cbnz	r6, 8014034 <_printf_i+0x118>
 8014030:	2d00      	cmp	r5, #0
 8014032:	d04d      	beq.n	80140d0 <_printf_i+0x1b4>
 8014034:	4615      	mov	r5, r2
 8014036:	fbb6 f1f3 	udiv	r1, r6, r3
 801403a:	fb03 6711 	mls	r7, r3, r1, r6
 801403e:	5dc7      	ldrb	r7, [r0, r7]
 8014040:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8014044:	4637      	mov	r7, r6
 8014046:	42bb      	cmp	r3, r7
 8014048:	460e      	mov	r6, r1
 801404a:	d9f4      	bls.n	8014036 <_printf_i+0x11a>
 801404c:	2b08      	cmp	r3, #8
 801404e:	d10b      	bne.n	8014068 <_printf_i+0x14c>
 8014050:	6823      	ldr	r3, [r4, #0]
 8014052:	07de      	lsls	r6, r3, #31
 8014054:	d508      	bpl.n	8014068 <_printf_i+0x14c>
 8014056:	6923      	ldr	r3, [r4, #16]
 8014058:	6861      	ldr	r1, [r4, #4]
 801405a:	4299      	cmp	r1, r3
 801405c:	bfde      	ittt	le
 801405e:	2330      	movle	r3, #48	; 0x30
 8014060:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014064:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014068:	1b52      	subs	r2, r2, r5
 801406a:	6122      	str	r2, [r4, #16]
 801406c:	f8cd a000 	str.w	sl, [sp]
 8014070:	464b      	mov	r3, r9
 8014072:	aa03      	add	r2, sp, #12
 8014074:	4621      	mov	r1, r4
 8014076:	4640      	mov	r0, r8
 8014078:	f7ff fee2 	bl	8013e40 <_printf_common>
 801407c:	3001      	adds	r0, #1
 801407e:	d14c      	bne.n	801411a <_printf_i+0x1fe>
 8014080:	f04f 30ff 	mov.w	r0, #4294967295
 8014084:	b004      	add	sp, #16
 8014086:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801408a:	4835      	ldr	r0, [pc, #212]	; (8014160 <_printf_i+0x244>)
 801408c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8014090:	6829      	ldr	r1, [r5, #0]
 8014092:	6823      	ldr	r3, [r4, #0]
 8014094:	f851 6b04 	ldr.w	r6, [r1], #4
 8014098:	6029      	str	r1, [r5, #0]
 801409a:	061d      	lsls	r5, r3, #24
 801409c:	d514      	bpl.n	80140c8 <_printf_i+0x1ac>
 801409e:	07df      	lsls	r7, r3, #31
 80140a0:	bf44      	itt	mi
 80140a2:	f043 0320 	orrmi.w	r3, r3, #32
 80140a6:	6023      	strmi	r3, [r4, #0]
 80140a8:	b91e      	cbnz	r6, 80140b2 <_printf_i+0x196>
 80140aa:	6823      	ldr	r3, [r4, #0]
 80140ac:	f023 0320 	bic.w	r3, r3, #32
 80140b0:	6023      	str	r3, [r4, #0]
 80140b2:	2310      	movs	r3, #16
 80140b4:	e7b0      	b.n	8014018 <_printf_i+0xfc>
 80140b6:	6823      	ldr	r3, [r4, #0]
 80140b8:	f043 0320 	orr.w	r3, r3, #32
 80140bc:	6023      	str	r3, [r4, #0]
 80140be:	2378      	movs	r3, #120	; 0x78
 80140c0:	4828      	ldr	r0, [pc, #160]	; (8014164 <_printf_i+0x248>)
 80140c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80140c6:	e7e3      	b.n	8014090 <_printf_i+0x174>
 80140c8:	0659      	lsls	r1, r3, #25
 80140ca:	bf48      	it	mi
 80140cc:	b2b6      	uxthmi	r6, r6
 80140ce:	e7e6      	b.n	801409e <_printf_i+0x182>
 80140d0:	4615      	mov	r5, r2
 80140d2:	e7bb      	b.n	801404c <_printf_i+0x130>
 80140d4:	682b      	ldr	r3, [r5, #0]
 80140d6:	6826      	ldr	r6, [r4, #0]
 80140d8:	6961      	ldr	r1, [r4, #20]
 80140da:	1d18      	adds	r0, r3, #4
 80140dc:	6028      	str	r0, [r5, #0]
 80140de:	0635      	lsls	r5, r6, #24
 80140e0:	681b      	ldr	r3, [r3, #0]
 80140e2:	d501      	bpl.n	80140e8 <_printf_i+0x1cc>
 80140e4:	6019      	str	r1, [r3, #0]
 80140e6:	e002      	b.n	80140ee <_printf_i+0x1d2>
 80140e8:	0670      	lsls	r0, r6, #25
 80140ea:	d5fb      	bpl.n	80140e4 <_printf_i+0x1c8>
 80140ec:	8019      	strh	r1, [r3, #0]
 80140ee:	2300      	movs	r3, #0
 80140f0:	6123      	str	r3, [r4, #16]
 80140f2:	4615      	mov	r5, r2
 80140f4:	e7ba      	b.n	801406c <_printf_i+0x150>
 80140f6:	682b      	ldr	r3, [r5, #0]
 80140f8:	1d1a      	adds	r2, r3, #4
 80140fa:	602a      	str	r2, [r5, #0]
 80140fc:	681d      	ldr	r5, [r3, #0]
 80140fe:	6862      	ldr	r2, [r4, #4]
 8014100:	2100      	movs	r1, #0
 8014102:	4628      	mov	r0, r5
 8014104:	f7ec f874 	bl	80001f0 <memchr>
 8014108:	b108      	cbz	r0, 801410e <_printf_i+0x1f2>
 801410a:	1b40      	subs	r0, r0, r5
 801410c:	6060      	str	r0, [r4, #4]
 801410e:	6863      	ldr	r3, [r4, #4]
 8014110:	6123      	str	r3, [r4, #16]
 8014112:	2300      	movs	r3, #0
 8014114:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014118:	e7a8      	b.n	801406c <_printf_i+0x150>
 801411a:	6923      	ldr	r3, [r4, #16]
 801411c:	462a      	mov	r2, r5
 801411e:	4649      	mov	r1, r9
 8014120:	4640      	mov	r0, r8
 8014122:	47d0      	blx	sl
 8014124:	3001      	adds	r0, #1
 8014126:	d0ab      	beq.n	8014080 <_printf_i+0x164>
 8014128:	6823      	ldr	r3, [r4, #0]
 801412a:	079b      	lsls	r3, r3, #30
 801412c:	d413      	bmi.n	8014156 <_printf_i+0x23a>
 801412e:	68e0      	ldr	r0, [r4, #12]
 8014130:	9b03      	ldr	r3, [sp, #12]
 8014132:	4298      	cmp	r0, r3
 8014134:	bfb8      	it	lt
 8014136:	4618      	movlt	r0, r3
 8014138:	e7a4      	b.n	8014084 <_printf_i+0x168>
 801413a:	2301      	movs	r3, #1
 801413c:	4632      	mov	r2, r6
 801413e:	4649      	mov	r1, r9
 8014140:	4640      	mov	r0, r8
 8014142:	47d0      	blx	sl
 8014144:	3001      	adds	r0, #1
 8014146:	d09b      	beq.n	8014080 <_printf_i+0x164>
 8014148:	3501      	adds	r5, #1
 801414a:	68e3      	ldr	r3, [r4, #12]
 801414c:	9903      	ldr	r1, [sp, #12]
 801414e:	1a5b      	subs	r3, r3, r1
 8014150:	42ab      	cmp	r3, r5
 8014152:	dcf2      	bgt.n	801413a <_printf_i+0x21e>
 8014154:	e7eb      	b.n	801412e <_printf_i+0x212>
 8014156:	2500      	movs	r5, #0
 8014158:	f104 0619 	add.w	r6, r4, #25
 801415c:	e7f5      	b.n	801414a <_printf_i+0x22e>
 801415e:	bf00      	nop
 8014160:	0801741d 	.word	0x0801741d
 8014164:	0801742e 	.word	0x0801742e

08014168 <_sbrk_r>:
 8014168:	b538      	push	{r3, r4, r5, lr}
 801416a:	4d06      	ldr	r5, [pc, #24]	; (8014184 <_sbrk_r+0x1c>)
 801416c:	2300      	movs	r3, #0
 801416e:	4604      	mov	r4, r0
 8014170:	4608      	mov	r0, r1
 8014172:	602b      	str	r3, [r5, #0]
 8014174:	f7ed fb7a 	bl	800186c <_sbrk>
 8014178:	1c43      	adds	r3, r0, #1
 801417a:	d102      	bne.n	8014182 <_sbrk_r+0x1a>
 801417c:	682b      	ldr	r3, [r5, #0]
 801417e:	b103      	cbz	r3, 8014182 <_sbrk_r+0x1a>
 8014180:	6023      	str	r3, [r4, #0]
 8014182:	bd38      	pop	{r3, r4, r5, pc}
 8014184:	20008fac 	.word	0x20008fac

08014188 <__sread>:
 8014188:	b510      	push	{r4, lr}
 801418a:	460c      	mov	r4, r1
 801418c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014190:	f000 fa9e 	bl	80146d0 <_read_r>
 8014194:	2800      	cmp	r0, #0
 8014196:	bfab      	itete	ge
 8014198:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801419a:	89a3      	ldrhlt	r3, [r4, #12]
 801419c:	181b      	addge	r3, r3, r0
 801419e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80141a2:	bfac      	ite	ge
 80141a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80141a6:	81a3      	strhlt	r3, [r4, #12]
 80141a8:	bd10      	pop	{r4, pc}

080141aa <__swrite>:
 80141aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80141ae:	461f      	mov	r7, r3
 80141b0:	898b      	ldrh	r3, [r1, #12]
 80141b2:	05db      	lsls	r3, r3, #23
 80141b4:	4605      	mov	r5, r0
 80141b6:	460c      	mov	r4, r1
 80141b8:	4616      	mov	r6, r2
 80141ba:	d505      	bpl.n	80141c8 <__swrite+0x1e>
 80141bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80141c0:	2302      	movs	r3, #2
 80141c2:	2200      	movs	r2, #0
 80141c4:	f000 f9d0 	bl	8014568 <_lseek_r>
 80141c8:	89a3      	ldrh	r3, [r4, #12]
 80141ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80141ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80141d2:	81a3      	strh	r3, [r4, #12]
 80141d4:	4632      	mov	r2, r6
 80141d6:	463b      	mov	r3, r7
 80141d8:	4628      	mov	r0, r5
 80141da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80141de:	f000 b869 	b.w	80142b4 <_write_r>

080141e2 <__sseek>:
 80141e2:	b510      	push	{r4, lr}
 80141e4:	460c      	mov	r4, r1
 80141e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80141ea:	f000 f9bd 	bl	8014568 <_lseek_r>
 80141ee:	1c43      	adds	r3, r0, #1
 80141f0:	89a3      	ldrh	r3, [r4, #12]
 80141f2:	bf15      	itete	ne
 80141f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80141f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80141fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80141fe:	81a3      	strheq	r3, [r4, #12]
 8014200:	bf18      	it	ne
 8014202:	81a3      	strhne	r3, [r4, #12]
 8014204:	bd10      	pop	{r4, pc}

08014206 <__sclose>:
 8014206:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801420a:	f000 b8db 	b.w	80143c4 <_close_r>
	...

08014210 <__swbuf_r>:
 8014210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014212:	460e      	mov	r6, r1
 8014214:	4614      	mov	r4, r2
 8014216:	4605      	mov	r5, r0
 8014218:	b118      	cbz	r0, 8014222 <__swbuf_r+0x12>
 801421a:	6983      	ldr	r3, [r0, #24]
 801421c:	b90b      	cbnz	r3, 8014222 <__swbuf_r+0x12>
 801421e:	f7ff f9bf 	bl	80135a0 <__sinit>
 8014222:	4b21      	ldr	r3, [pc, #132]	; (80142a8 <__swbuf_r+0x98>)
 8014224:	429c      	cmp	r4, r3
 8014226:	d12b      	bne.n	8014280 <__swbuf_r+0x70>
 8014228:	686c      	ldr	r4, [r5, #4]
 801422a:	69a3      	ldr	r3, [r4, #24]
 801422c:	60a3      	str	r3, [r4, #8]
 801422e:	89a3      	ldrh	r3, [r4, #12]
 8014230:	071a      	lsls	r2, r3, #28
 8014232:	d52f      	bpl.n	8014294 <__swbuf_r+0x84>
 8014234:	6923      	ldr	r3, [r4, #16]
 8014236:	b36b      	cbz	r3, 8014294 <__swbuf_r+0x84>
 8014238:	6923      	ldr	r3, [r4, #16]
 801423a:	6820      	ldr	r0, [r4, #0]
 801423c:	1ac0      	subs	r0, r0, r3
 801423e:	6963      	ldr	r3, [r4, #20]
 8014240:	b2f6      	uxtb	r6, r6
 8014242:	4283      	cmp	r3, r0
 8014244:	4637      	mov	r7, r6
 8014246:	dc04      	bgt.n	8014252 <__swbuf_r+0x42>
 8014248:	4621      	mov	r1, r4
 801424a:	4628      	mov	r0, r5
 801424c:	f000 f950 	bl	80144f0 <_fflush_r>
 8014250:	bb30      	cbnz	r0, 80142a0 <__swbuf_r+0x90>
 8014252:	68a3      	ldr	r3, [r4, #8]
 8014254:	3b01      	subs	r3, #1
 8014256:	60a3      	str	r3, [r4, #8]
 8014258:	6823      	ldr	r3, [r4, #0]
 801425a:	1c5a      	adds	r2, r3, #1
 801425c:	6022      	str	r2, [r4, #0]
 801425e:	701e      	strb	r6, [r3, #0]
 8014260:	6963      	ldr	r3, [r4, #20]
 8014262:	3001      	adds	r0, #1
 8014264:	4283      	cmp	r3, r0
 8014266:	d004      	beq.n	8014272 <__swbuf_r+0x62>
 8014268:	89a3      	ldrh	r3, [r4, #12]
 801426a:	07db      	lsls	r3, r3, #31
 801426c:	d506      	bpl.n	801427c <__swbuf_r+0x6c>
 801426e:	2e0a      	cmp	r6, #10
 8014270:	d104      	bne.n	801427c <__swbuf_r+0x6c>
 8014272:	4621      	mov	r1, r4
 8014274:	4628      	mov	r0, r5
 8014276:	f000 f93b 	bl	80144f0 <_fflush_r>
 801427a:	b988      	cbnz	r0, 80142a0 <__swbuf_r+0x90>
 801427c:	4638      	mov	r0, r7
 801427e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014280:	4b0a      	ldr	r3, [pc, #40]	; (80142ac <__swbuf_r+0x9c>)
 8014282:	429c      	cmp	r4, r3
 8014284:	d101      	bne.n	801428a <__swbuf_r+0x7a>
 8014286:	68ac      	ldr	r4, [r5, #8]
 8014288:	e7cf      	b.n	801422a <__swbuf_r+0x1a>
 801428a:	4b09      	ldr	r3, [pc, #36]	; (80142b0 <__swbuf_r+0xa0>)
 801428c:	429c      	cmp	r4, r3
 801428e:	bf08      	it	eq
 8014290:	68ec      	ldreq	r4, [r5, #12]
 8014292:	e7ca      	b.n	801422a <__swbuf_r+0x1a>
 8014294:	4621      	mov	r1, r4
 8014296:	4628      	mov	r0, r5
 8014298:	f000 f81e 	bl	80142d8 <__swsetup_r>
 801429c:	2800      	cmp	r0, #0
 801429e:	d0cb      	beq.n	8014238 <__swbuf_r+0x28>
 80142a0:	f04f 37ff 	mov.w	r7, #4294967295
 80142a4:	e7ea      	b.n	801427c <__swbuf_r+0x6c>
 80142a6:	bf00      	nop
 80142a8:	080173cc 	.word	0x080173cc
 80142ac:	080173ec 	.word	0x080173ec
 80142b0:	080173ac 	.word	0x080173ac

080142b4 <_write_r>:
 80142b4:	b538      	push	{r3, r4, r5, lr}
 80142b6:	4d07      	ldr	r5, [pc, #28]	; (80142d4 <_write_r+0x20>)
 80142b8:	4604      	mov	r4, r0
 80142ba:	4608      	mov	r0, r1
 80142bc:	4611      	mov	r1, r2
 80142be:	2200      	movs	r2, #0
 80142c0:	602a      	str	r2, [r5, #0]
 80142c2:	461a      	mov	r2, r3
 80142c4:	f7ed fa81 	bl	80017ca <_write>
 80142c8:	1c43      	adds	r3, r0, #1
 80142ca:	d102      	bne.n	80142d2 <_write_r+0x1e>
 80142cc:	682b      	ldr	r3, [r5, #0]
 80142ce:	b103      	cbz	r3, 80142d2 <_write_r+0x1e>
 80142d0:	6023      	str	r3, [r4, #0]
 80142d2:	bd38      	pop	{r3, r4, r5, pc}
 80142d4:	20008fac 	.word	0x20008fac

080142d8 <__swsetup_r>:
 80142d8:	4b32      	ldr	r3, [pc, #200]	; (80143a4 <__swsetup_r+0xcc>)
 80142da:	b570      	push	{r4, r5, r6, lr}
 80142dc:	681d      	ldr	r5, [r3, #0]
 80142de:	4606      	mov	r6, r0
 80142e0:	460c      	mov	r4, r1
 80142e2:	b125      	cbz	r5, 80142ee <__swsetup_r+0x16>
 80142e4:	69ab      	ldr	r3, [r5, #24]
 80142e6:	b913      	cbnz	r3, 80142ee <__swsetup_r+0x16>
 80142e8:	4628      	mov	r0, r5
 80142ea:	f7ff f959 	bl	80135a0 <__sinit>
 80142ee:	4b2e      	ldr	r3, [pc, #184]	; (80143a8 <__swsetup_r+0xd0>)
 80142f0:	429c      	cmp	r4, r3
 80142f2:	d10f      	bne.n	8014314 <__swsetup_r+0x3c>
 80142f4:	686c      	ldr	r4, [r5, #4]
 80142f6:	89a3      	ldrh	r3, [r4, #12]
 80142f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80142fc:	0719      	lsls	r1, r3, #28
 80142fe:	d42c      	bmi.n	801435a <__swsetup_r+0x82>
 8014300:	06dd      	lsls	r5, r3, #27
 8014302:	d411      	bmi.n	8014328 <__swsetup_r+0x50>
 8014304:	2309      	movs	r3, #9
 8014306:	6033      	str	r3, [r6, #0]
 8014308:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801430c:	81a3      	strh	r3, [r4, #12]
 801430e:	f04f 30ff 	mov.w	r0, #4294967295
 8014312:	e03e      	b.n	8014392 <__swsetup_r+0xba>
 8014314:	4b25      	ldr	r3, [pc, #148]	; (80143ac <__swsetup_r+0xd4>)
 8014316:	429c      	cmp	r4, r3
 8014318:	d101      	bne.n	801431e <__swsetup_r+0x46>
 801431a:	68ac      	ldr	r4, [r5, #8]
 801431c:	e7eb      	b.n	80142f6 <__swsetup_r+0x1e>
 801431e:	4b24      	ldr	r3, [pc, #144]	; (80143b0 <__swsetup_r+0xd8>)
 8014320:	429c      	cmp	r4, r3
 8014322:	bf08      	it	eq
 8014324:	68ec      	ldreq	r4, [r5, #12]
 8014326:	e7e6      	b.n	80142f6 <__swsetup_r+0x1e>
 8014328:	0758      	lsls	r0, r3, #29
 801432a:	d512      	bpl.n	8014352 <__swsetup_r+0x7a>
 801432c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801432e:	b141      	cbz	r1, 8014342 <__swsetup_r+0x6a>
 8014330:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014334:	4299      	cmp	r1, r3
 8014336:	d002      	beq.n	801433e <__swsetup_r+0x66>
 8014338:	4630      	mov	r0, r6
 801433a:	f7ff f9eb 	bl	8013714 <_free_r>
 801433e:	2300      	movs	r3, #0
 8014340:	6363      	str	r3, [r4, #52]	; 0x34
 8014342:	89a3      	ldrh	r3, [r4, #12]
 8014344:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014348:	81a3      	strh	r3, [r4, #12]
 801434a:	2300      	movs	r3, #0
 801434c:	6063      	str	r3, [r4, #4]
 801434e:	6923      	ldr	r3, [r4, #16]
 8014350:	6023      	str	r3, [r4, #0]
 8014352:	89a3      	ldrh	r3, [r4, #12]
 8014354:	f043 0308 	orr.w	r3, r3, #8
 8014358:	81a3      	strh	r3, [r4, #12]
 801435a:	6923      	ldr	r3, [r4, #16]
 801435c:	b94b      	cbnz	r3, 8014372 <__swsetup_r+0x9a>
 801435e:	89a3      	ldrh	r3, [r4, #12]
 8014360:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014364:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014368:	d003      	beq.n	8014372 <__swsetup_r+0x9a>
 801436a:	4621      	mov	r1, r4
 801436c:	4630      	mov	r0, r6
 801436e:	f000 f933 	bl	80145d8 <__smakebuf_r>
 8014372:	89a0      	ldrh	r0, [r4, #12]
 8014374:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014378:	f010 0301 	ands.w	r3, r0, #1
 801437c:	d00a      	beq.n	8014394 <__swsetup_r+0xbc>
 801437e:	2300      	movs	r3, #0
 8014380:	60a3      	str	r3, [r4, #8]
 8014382:	6963      	ldr	r3, [r4, #20]
 8014384:	425b      	negs	r3, r3
 8014386:	61a3      	str	r3, [r4, #24]
 8014388:	6923      	ldr	r3, [r4, #16]
 801438a:	b943      	cbnz	r3, 801439e <__swsetup_r+0xc6>
 801438c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8014390:	d1ba      	bne.n	8014308 <__swsetup_r+0x30>
 8014392:	bd70      	pop	{r4, r5, r6, pc}
 8014394:	0781      	lsls	r1, r0, #30
 8014396:	bf58      	it	pl
 8014398:	6963      	ldrpl	r3, [r4, #20]
 801439a:	60a3      	str	r3, [r4, #8]
 801439c:	e7f4      	b.n	8014388 <__swsetup_r+0xb0>
 801439e:	2000      	movs	r0, #0
 80143a0:	e7f7      	b.n	8014392 <__swsetup_r+0xba>
 80143a2:	bf00      	nop
 80143a4:	20000018 	.word	0x20000018
 80143a8:	080173cc 	.word	0x080173cc
 80143ac:	080173ec 	.word	0x080173ec
 80143b0:	080173ac 	.word	0x080173ac

080143b4 <abort>:
 80143b4:	b508      	push	{r3, lr}
 80143b6:	2006      	movs	r0, #6
 80143b8:	f000 f9c4 	bl	8014744 <raise>
 80143bc:	2001      	movs	r0, #1
 80143be:	f7ed f9dd 	bl	800177c <_exit>
	...

080143c4 <_close_r>:
 80143c4:	b538      	push	{r3, r4, r5, lr}
 80143c6:	4d06      	ldr	r5, [pc, #24]	; (80143e0 <_close_r+0x1c>)
 80143c8:	2300      	movs	r3, #0
 80143ca:	4604      	mov	r4, r0
 80143cc:	4608      	mov	r0, r1
 80143ce:	602b      	str	r3, [r5, #0]
 80143d0:	f7ed fa17 	bl	8001802 <_close>
 80143d4:	1c43      	adds	r3, r0, #1
 80143d6:	d102      	bne.n	80143de <_close_r+0x1a>
 80143d8:	682b      	ldr	r3, [r5, #0]
 80143da:	b103      	cbz	r3, 80143de <_close_r+0x1a>
 80143dc:	6023      	str	r3, [r4, #0]
 80143de:	bd38      	pop	{r3, r4, r5, pc}
 80143e0:	20008fac 	.word	0x20008fac

080143e4 <__sflush_r>:
 80143e4:	898a      	ldrh	r2, [r1, #12]
 80143e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80143ea:	4605      	mov	r5, r0
 80143ec:	0710      	lsls	r0, r2, #28
 80143ee:	460c      	mov	r4, r1
 80143f0:	d458      	bmi.n	80144a4 <__sflush_r+0xc0>
 80143f2:	684b      	ldr	r3, [r1, #4]
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	dc05      	bgt.n	8014404 <__sflush_r+0x20>
 80143f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80143fa:	2b00      	cmp	r3, #0
 80143fc:	dc02      	bgt.n	8014404 <__sflush_r+0x20>
 80143fe:	2000      	movs	r0, #0
 8014400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014404:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014406:	2e00      	cmp	r6, #0
 8014408:	d0f9      	beq.n	80143fe <__sflush_r+0x1a>
 801440a:	2300      	movs	r3, #0
 801440c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014410:	682f      	ldr	r7, [r5, #0]
 8014412:	602b      	str	r3, [r5, #0]
 8014414:	d032      	beq.n	801447c <__sflush_r+0x98>
 8014416:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014418:	89a3      	ldrh	r3, [r4, #12]
 801441a:	075a      	lsls	r2, r3, #29
 801441c:	d505      	bpl.n	801442a <__sflush_r+0x46>
 801441e:	6863      	ldr	r3, [r4, #4]
 8014420:	1ac0      	subs	r0, r0, r3
 8014422:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014424:	b10b      	cbz	r3, 801442a <__sflush_r+0x46>
 8014426:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014428:	1ac0      	subs	r0, r0, r3
 801442a:	2300      	movs	r3, #0
 801442c:	4602      	mov	r2, r0
 801442e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014430:	6a21      	ldr	r1, [r4, #32]
 8014432:	4628      	mov	r0, r5
 8014434:	47b0      	blx	r6
 8014436:	1c43      	adds	r3, r0, #1
 8014438:	89a3      	ldrh	r3, [r4, #12]
 801443a:	d106      	bne.n	801444a <__sflush_r+0x66>
 801443c:	6829      	ldr	r1, [r5, #0]
 801443e:	291d      	cmp	r1, #29
 8014440:	d82c      	bhi.n	801449c <__sflush_r+0xb8>
 8014442:	4a2a      	ldr	r2, [pc, #168]	; (80144ec <__sflush_r+0x108>)
 8014444:	40ca      	lsrs	r2, r1
 8014446:	07d6      	lsls	r6, r2, #31
 8014448:	d528      	bpl.n	801449c <__sflush_r+0xb8>
 801444a:	2200      	movs	r2, #0
 801444c:	6062      	str	r2, [r4, #4]
 801444e:	04d9      	lsls	r1, r3, #19
 8014450:	6922      	ldr	r2, [r4, #16]
 8014452:	6022      	str	r2, [r4, #0]
 8014454:	d504      	bpl.n	8014460 <__sflush_r+0x7c>
 8014456:	1c42      	adds	r2, r0, #1
 8014458:	d101      	bne.n	801445e <__sflush_r+0x7a>
 801445a:	682b      	ldr	r3, [r5, #0]
 801445c:	b903      	cbnz	r3, 8014460 <__sflush_r+0x7c>
 801445e:	6560      	str	r0, [r4, #84]	; 0x54
 8014460:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014462:	602f      	str	r7, [r5, #0]
 8014464:	2900      	cmp	r1, #0
 8014466:	d0ca      	beq.n	80143fe <__sflush_r+0x1a>
 8014468:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801446c:	4299      	cmp	r1, r3
 801446e:	d002      	beq.n	8014476 <__sflush_r+0x92>
 8014470:	4628      	mov	r0, r5
 8014472:	f7ff f94f 	bl	8013714 <_free_r>
 8014476:	2000      	movs	r0, #0
 8014478:	6360      	str	r0, [r4, #52]	; 0x34
 801447a:	e7c1      	b.n	8014400 <__sflush_r+0x1c>
 801447c:	6a21      	ldr	r1, [r4, #32]
 801447e:	2301      	movs	r3, #1
 8014480:	4628      	mov	r0, r5
 8014482:	47b0      	blx	r6
 8014484:	1c41      	adds	r1, r0, #1
 8014486:	d1c7      	bne.n	8014418 <__sflush_r+0x34>
 8014488:	682b      	ldr	r3, [r5, #0]
 801448a:	2b00      	cmp	r3, #0
 801448c:	d0c4      	beq.n	8014418 <__sflush_r+0x34>
 801448e:	2b1d      	cmp	r3, #29
 8014490:	d001      	beq.n	8014496 <__sflush_r+0xb2>
 8014492:	2b16      	cmp	r3, #22
 8014494:	d101      	bne.n	801449a <__sflush_r+0xb6>
 8014496:	602f      	str	r7, [r5, #0]
 8014498:	e7b1      	b.n	80143fe <__sflush_r+0x1a>
 801449a:	89a3      	ldrh	r3, [r4, #12]
 801449c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80144a0:	81a3      	strh	r3, [r4, #12]
 80144a2:	e7ad      	b.n	8014400 <__sflush_r+0x1c>
 80144a4:	690f      	ldr	r7, [r1, #16]
 80144a6:	2f00      	cmp	r7, #0
 80144a8:	d0a9      	beq.n	80143fe <__sflush_r+0x1a>
 80144aa:	0793      	lsls	r3, r2, #30
 80144ac:	680e      	ldr	r6, [r1, #0]
 80144ae:	bf08      	it	eq
 80144b0:	694b      	ldreq	r3, [r1, #20]
 80144b2:	600f      	str	r7, [r1, #0]
 80144b4:	bf18      	it	ne
 80144b6:	2300      	movne	r3, #0
 80144b8:	eba6 0807 	sub.w	r8, r6, r7
 80144bc:	608b      	str	r3, [r1, #8]
 80144be:	f1b8 0f00 	cmp.w	r8, #0
 80144c2:	dd9c      	ble.n	80143fe <__sflush_r+0x1a>
 80144c4:	6a21      	ldr	r1, [r4, #32]
 80144c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80144c8:	4643      	mov	r3, r8
 80144ca:	463a      	mov	r2, r7
 80144cc:	4628      	mov	r0, r5
 80144ce:	47b0      	blx	r6
 80144d0:	2800      	cmp	r0, #0
 80144d2:	dc06      	bgt.n	80144e2 <__sflush_r+0xfe>
 80144d4:	89a3      	ldrh	r3, [r4, #12]
 80144d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80144da:	81a3      	strh	r3, [r4, #12]
 80144dc:	f04f 30ff 	mov.w	r0, #4294967295
 80144e0:	e78e      	b.n	8014400 <__sflush_r+0x1c>
 80144e2:	4407      	add	r7, r0
 80144e4:	eba8 0800 	sub.w	r8, r8, r0
 80144e8:	e7e9      	b.n	80144be <__sflush_r+0xda>
 80144ea:	bf00      	nop
 80144ec:	20400001 	.word	0x20400001

080144f0 <_fflush_r>:
 80144f0:	b538      	push	{r3, r4, r5, lr}
 80144f2:	690b      	ldr	r3, [r1, #16]
 80144f4:	4605      	mov	r5, r0
 80144f6:	460c      	mov	r4, r1
 80144f8:	b913      	cbnz	r3, 8014500 <_fflush_r+0x10>
 80144fa:	2500      	movs	r5, #0
 80144fc:	4628      	mov	r0, r5
 80144fe:	bd38      	pop	{r3, r4, r5, pc}
 8014500:	b118      	cbz	r0, 801450a <_fflush_r+0x1a>
 8014502:	6983      	ldr	r3, [r0, #24]
 8014504:	b90b      	cbnz	r3, 801450a <_fflush_r+0x1a>
 8014506:	f7ff f84b 	bl	80135a0 <__sinit>
 801450a:	4b14      	ldr	r3, [pc, #80]	; (801455c <_fflush_r+0x6c>)
 801450c:	429c      	cmp	r4, r3
 801450e:	d11b      	bne.n	8014548 <_fflush_r+0x58>
 8014510:	686c      	ldr	r4, [r5, #4]
 8014512:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014516:	2b00      	cmp	r3, #0
 8014518:	d0ef      	beq.n	80144fa <_fflush_r+0xa>
 801451a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801451c:	07d0      	lsls	r0, r2, #31
 801451e:	d404      	bmi.n	801452a <_fflush_r+0x3a>
 8014520:	0599      	lsls	r1, r3, #22
 8014522:	d402      	bmi.n	801452a <_fflush_r+0x3a>
 8014524:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014526:	f7ff f8eb 	bl	8013700 <__retarget_lock_acquire_recursive>
 801452a:	4628      	mov	r0, r5
 801452c:	4621      	mov	r1, r4
 801452e:	f7ff ff59 	bl	80143e4 <__sflush_r>
 8014532:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014534:	07da      	lsls	r2, r3, #31
 8014536:	4605      	mov	r5, r0
 8014538:	d4e0      	bmi.n	80144fc <_fflush_r+0xc>
 801453a:	89a3      	ldrh	r3, [r4, #12]
 801453c:	059b      	lsls	r3, r3, #22
 801453e:	d4dd      	bmi.n	80144fc <_fflush_r+0xc>
 8014540:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014542:	f7ff f8de 	bl	8013702 <__retarget_lock_release_recursive>
 8014546:	e7d9      	b.n	80144fc <_fflush_r+0xc>
 8014548:	4b05      	ldr	r3, [pc, #20]	; (8014560 <_fflush_r+0x70>)
 801454a:	429c      	cmp	r4, r3
 801454c:	d101      	bne.n	8014552 <_fflush_r+0x62>
 801454e:	68ac      	ldr	r4, [r5, #8]
 8014550:	e7df      	b.n	8014512 <_fflush_r+0x22>
 8014552:	4b04      	ldr	r3, [pc, #16]	; (8014564 <_fflush_r+0x74>)
 8014554:	429c      	cmp	r4, r3
 8014556:	bf08      	it	eq
 8014558:	68ec      	ldreq	r4, [r5, #12]
 801455a:	e7da      	b.n	8014512 <_fflush_r+0x22>
 801455c:	080173cc 	.word	0x080173cc
 8014560:	080173ec 	.word	0x080173ec
 8014564:	080173ac 	.word	0x080173ac

08014568 <_lseek_r>:
 8014568:	b538      	push	{r3, r4, r5, lr}
 801456a:	4d07      	ldr	r5, [pc, #28]	; (8014588 <_lseek_r+0x20>)
 801456c:	4604      	mov	r4, r0
 801456e:	4608      	mov	r0, r1
 8014570:	4611      	mov	r1, r2
 8014572:	2200      	movs	r2, #0
 8014574:	602a      	str	r2, [r5, #0]
 8014576:	461a      	mov	r2, r3
 8014578:	f7ed f96a 	bl	8001850 <_lseek>
 801457c:	1c43      	adds	r3, r0, #1
 801457e:	d102      	bne.n	8014586 <_lseek_r+0x1e>
 8014580:	682b      	ldr	r3, [r5, #0]
 8014582:	b103      	cbz	r3, 8014586 <_lseek_r+0x1e>
 8014584:	6023      	str	r3, [r4, #0]
 8014586:	bd38      	pop	{r3, r4, r5, pc}
 8014588:	20008fac 	.word	0x20008fac

0801458c <__swhatbuf_r>:
 801458c:	b570      	push	{r4, r5, r6, lr}
 801458e:	460e      	mov	r6, r1
 8014590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014594:	2900      	cmp	r1, #0
 8014596:	b096      	sub	sp, #88	; 0x58
 8014598:	4614      	mov	r4, r2
 801459a:	461d      	mov	r5, r3
 801459c:	da08      	bge.n	80145b0 <__swhatbuf_r+0x24>
 801459e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80145a2:	2200      	movs	r2, #0
 80145a4:	602a      	str	r2, [r5, #0]
 80145a6:	061a      	lsls	r2, r3, #24
 80145a8:	d410      	bmi.n	80145cc <__swhatbuf_r+0x40>
 80145aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80145ae:	e00e      	b.n	80145ce <__swhatbuf_r+0x42>
 80145b0:	466a      	mov	r2, sp
 80145b2:	f000 f8e3 	bl	801477c <_fstat_r>
 80145b6:	2800      	cmp	r0, #0
 80145b8:	dbf1      	blt.n	801459e <__swhatbuf_r+0x12>
 80145ba:	9a01      	ldr	r2, [sp, #4]
 80145bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80145c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80145c4:	425a      	negs	r2, r3
 80145c6:	415a      	adcs	r2, r3
 80145c8:	602a      	str	r2, [r5, #0]
 80145ca:	e7ee      	b.n	80145aa <__swhatbuf_r+0x1e>
 80145cc:	2340      	movs	r3, #64	; 0x40
 80145ce:	2000      	movs	r0, #0
 80145d0:	6023      	str	r3, [r4, #0]
 80145d2:	b016      	add	sp, #88	; 0x58
 80145d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080145d8 <__smakebuf_r>:
 80145d8:	898b      	ldrh	r3, [r1, #12]
 80145da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80145dc:	079d      	lsls	r5, r3, #30
 80145de:	4606      	mov	r6, r0
 80145e0:	460c      	mov	r4, r1
 80145e2:	d507      	bpl.n	80145f4 <__smakebuf_r+0x1c>
 80145e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80145e8:	6023      	str	r3, [r4, #0]
 80145ea:	6123      	str	r3, [r4, #16]
 80145ec:	2301      	movs	r3, #1
 80145ee:	6163      	str	r3, [r4, #20]
 80145f0:	b002      	add	sp, #8
 80145f2:	bd70      	pop	{r4, r5, r6, pc}
 80145f4:	ab01      	add	r3, sp, #4
 80145f6:	466a      	mov	r2, sp
 80145f8:	f7ff ffc8 	bl	801458c <__swhatbuf_r>
 80145fc:	9900      	ldr	r1, [sp, #0]
 80145fe:	4605      	mov	r5, r0
 8014600:	4630      	mov	r0, r6
 8014602:	f7ff f8f3 	bl	80137ec <_malloc_r>
 8014606:	b948      	cbnz	r0, 801461c <__smakebuf_r+0x44>
 8014608:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801460c:	059a      	lsls	r2, r3, #22
 801460e:	d4ef      	bmi.n	80145f0 <__smakebuf_r+0x18>
 8014610:	f023 0303 	bic.w	r3, r3, #3
 8014614:	f043 0302 	orr.w	r3, r3, #2
 8014618:	81a3      	strh	r3, [r4, #12]
 801461a:	e7e3      	b.n	80145e4 <__smakebuf_r+0xc>
 801461c:	4b0d      	ldr	r3, [pc, #52]	; (8014654 <__smakebuf_r+0x7c>)
 801461e:	62b3      	str	r3, [r6, #40]	; 0x28
 8014620:	89a3      	ldrh	r3, [r4, #12]
 8014622:	6020      	str	r0, [r4, #0]
 8014624:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014628:	81a3      	strh	r3, [r4, #12]
 801462a:	9b00      	ldr	r3, [sp, #0]
 801462c:	6163      	str	r3, [r4, #20]
 801462e:	9b01      	ldr	r3, [sp, #4]
 8014630:	6120      	str	r0, [r4, #16]
 8014632:	b15b      	cbz	r3, 801464c <__smakebuf_r+0x74>
 8014634:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014638:	4630      	mov	r0, r6
 801463a:	f000 f8b1 	bl	80147a0 <_isatty_r>
 801463e:	b128      	cbz	r0, 801464c <__smakebuf_r+0x74>
 8014640:	89a3      	ldrh	r3, [r4, #12]
 8014642:	f023 0303 	bic.w	r3, r3, #3
 8014646:	f043 0301 	orr.w	r3, r3, #1
 801464a:	81a3      	strh	r3, [r4, #12]
 801464c:	89a0      	ldrh	r0, [r4, #12]
 801464e:	4305      	orrs	r5, r0
 8014650:	81a5      	strh	r5, [r4, #12]
 8014652:	e7cd      	b.n	80145f0 <__smakebuf_r+0x18>
 8014654:	08013539 	.word	0x08013539

08014658 <__malloc_lock>:
 8014658:	4801      	ldr	r0, [pc, #4]	; (8014660 <__malloc_lock+0x8>)
 801465a:	f7ff b851 	b.w	8013700 <__retarget_lock_acquire_recursive>
 801465e:	bf00      	nop
 8014660:	20008fb0 	.word	0x20008fb0

08014664 <__malloc_unlock>:
 8014664:	4801      	ldr	r0, [pc, #4]	; (801466c <__malloc_unlock+0x8>)
 8014666:	f7ff b84c 	b.w	8013702 <__retarget_lock_release_recursive>
 801466a:	bf00      	nop
 801466c:	20008fb0 	.word	0x20008fb0

08014670 <_realloc_r>:
 8014670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014674:	4680      	mov	r8, r0
 8014676:	4614      	mov	r4, r2
 8014678:	460e      	mov	r6, r1
 801467a:	b921      	cbnz	r1, 8014686 <_realloc_r+0x16>
 801467c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014680:	4611      	mov	r1, r2
 8014682:	f7ff b8b3 	b.w	80137ec <_malloc_r>
 8014686:	b92a      	cbnz	r2, 8014694 <_realloc_r+0x24>
 8014688:	f7ff f844 	bl	8013714 <_free_r>
 801468c:	4625      	mov	r5, r4
 801468e:	4628      	mov	r0, r5
 8014690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014694:	f000 f894 	bl	80147c0 <_malloc_usable_size_r>
 8014698:	4284      	cmp	r4, r0
 801469a:	4607      	mov	r7, r0
 801469c:	d802      	bhi.n	80146a4 <_realloc_r+0x34>
 801469e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80146a2:	d812      	bhi.n	80146ca <_realloc_r+0x5a>
 80146a4:	4621      	mov	r1, r4
 80146a6:	4640      	mov	r0, r8
 80146a8:	f7ff f8a0 	bl	80137ec <_malloc_r>
 80146ac:	4605      	mov	r5, r0
 80146ae:	2800      	cmp	r0, #0
 80146b0:	d0ed      	beq.n	801468e <_realloc_r+0x1e>
 80146b2:	42bc      	cmp	r4, r7
 80146b4:	4622      	mov	r2, r4
 80146b6:	4631      	mov	r1, r6
 80146b8:	bf28      	it	cs
 80146ba:	463a      	movcs	r2, r7
 80146bc:	f7fe fe54 	bl	8013368 <memcpy>
 80146c0:	4631      	mov	r1, r6
 80146c2:	4640      	mov	r0, r8
 80146c4:	f7ff f826 	bl	8013714 <_free_r>
 80146c8:	e7e1      	b.n	801468e <_realloc_r+0x1e>
 80146ca:	4635      	mov	r5, r6
 80146cc:	e7df      	b.n	801468e <_realloc_r+0x1e>
	...

080146d0 <_read_r>:
 80146d0:	b538      	push	{r3, r4, r5, lr}
 80146d2:	4d07      	ldr	r5, [pc, #28]	; (80146f0 <_read_r+0x20>)
 80146d4:	4604      	mov	r4, r0
 80146d6:	4608      	mov	r0, r1
 80146d8:	4611      	mov	r1, r2
 80146da:	2200      	movs	r2, #0
 80146dc:	602a      	str	r2, [r5, #0]
 80146de:	461a      	mov	r2, r3
 80146e0:	f7ed f856 	bl	8001790 <_read>
 80146e4:	1c43      	adds	r3, r0, #1
 80146e6:	d102      	bne.n	80146ee <_read_r+0x1e>
 80146e8:	682b      	ldr	r3, [r5, #0]
 80146ea:	b103      	cbz	r3, 80146ee <_read_r+0x1e>
 80146ec:	6023      	str	r3, [r4, #0]
 80146ee:	bd38      	pop	{r3, r4, r5, pc}
 80146f0:	20008fac 	.word	0x20008fac

080146f4 <_raise_r>:
 80146f4:	291f      	cmp	r1, #31
 80146f6:	b538      	push	{r3, r4, r5, lr}
 80146f8:	4604      	mov	r4, r0
 80146fa:	460d      	mov	r5, r1
 80146fc:	d904      	bls.n	8014708 <_raise_r+0x14>
 80146fe:	2316      	movs	r3, #22
 8014700:	6003      	str	r3, [r0, #0]
 8014702:	f04f 30ff 	mov.w	r0, #4294967295
 8014706:	bd38      	pop	{r3, r4, r5, pc}
 8014708:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801470a:	b112      	cbz	r2, 8014712 <_raise_r+0x1e>
 801470c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014710:	b94b      	cbnz	r3, 8014726 <_raise_r+0x32>
 8014712:	4620      	mov	r0, r4
 8014714:	f000 f830 	bl	8014778 <_getpid_r>
 8014718:	462a      	mov	r2, r5
 801471a:	4601      	mov	r1, r0
 801471c:	4620      	mov	r0, r4
 801471e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014722:	f000 b817 	b.w	8014754 <_kill_r>
 8014726:	2b01      	cmp	r3, #1
 8014728:	d00a      	beq.n	8014740 <_raise_r+0x4c>
 801472a:	1c59      	adds	r1, r3, #1
 801472c:	d103      	bne.n	8014736 <_raise_r+0x42>
 801472e:	2316      	movs	r3, #22
 8014730:	6003      	str	r3, [r0, #0]
 8014732:	2001      	movs	r0, #1
 8014734:	e7e7      	b.n	8014706 <_raise_r+0x12>
 8014736:	2400      	movs	r4, #0
 8014738:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801473c:	4628      	mov	r0, r5
 801473e:	4798      	blx	r3
 8014740:	2000      	movs	r0, #0
 8014742:	e7e0      	b.n	8014706 <_raise_r+0x12>

08014744 <raise>:
 8014744:	4b02      	ldr	r3, [pc, #8]	; (8014750 <raise+0xc>)
 8014746:	4601      	mov	r1, r0
 8014748:	6818      	ldr	r0, [r3, #0]
 801474a:	f7ff bfd3 	b.w	80146f4 <_raise_r>
 801474e:	bf00      	nop
 8014750:	20000018 	.word	0x20000018

08014754 <_kill_r>:
 8014754:	b538      	push	{r3, r4, r5, lr}
 8014756:	4d07      	ldr	r5, [pc, #28]	; (8014774 <_kill_r+0x20>)
 8014758:	2300      	movs	r3, #0
 801475a:	4604      	mov	r4, r0
 801475c:	4608      	mov	r0, r1
 801475e:	4611      	mov	r1, r2
 8014760:	602b      	str	r3, [r5, #0]
 8014762:	f7ec fff9 	bl	8001758 <_kill>
 8014766:	1c43      	adds	r3, r0, #1
 8014768:	d102      	bne.n	8014770 <_kill_r+0x1c>
 801476a:	682b      	ldr	r3, [r5, #0]
 801476c:	b103      	cbz	r3, 8014770 <_kill_r+0x1c>
 801476e:	6023      	str	r3, [r4, #0]
 8014770:	bd38      	pop	{r3, r4, r5, pc}
 8014772:	bf00      	nop
 8014774:	20008fac 	.word	0x20008fac

08014778 <_getpid_r>:
 8014778:	f7ec bfe6 	b.w	8001748 <_getpid>

0801477c <_fstat_r>:
 801477c:	b538      	push	{r3, r4, r5, lr}
 801477e:	4d07      	ldr	r5, [pc, #28]	; (801479c <_fstat_r+0x20>)
 8014780:	2300      	movs	r3, #0
 8014782:	4604      	mov	r4, r0
 8014784:	4608      	mov	r0, r1
 8014786:	4611      	mov	r1, r2
 8014788:	602b      	str	r3, [r5, #0]
 801478a:	f7ed f846 	bl	800181a <_fstat>
 801478e:	1c43      	adds	r3, r0, #1
 8014790:	d102      	bne.n	8014798 <_fstat_r+0x1c>
 8014792:	682b      	ldr	r3, [r5, #0]
 8014794:	b103      	cbz	r3, 8014798 <_fstat_r+0x1c>
 8014796:	6023      	str	r3, [r4, #0]
 8014798:	bd38      	pop	{r3, r4, r5, pc}
 801479a:	bf00      	nop
 801479c:	20008fac 	.word	0x20008fac

080147a0 <_isatty_r>:
 80147a0:	b538      	push	{r3, r4, r5, lr}
 80147a2:	4d06      	ldr	r5, [pc, #24]	; (80147bc <_isatty_r+0x1c>)
 80147a4:	2300      	movs	r3, #0
 80147a6:	4604      	mov	r4, r0
 80147a8:	4608      	mov	r0, r1
 80147aa:	602b      	str	r3, [r5, #0]
 80147ac:	f7ed f845 	bl	800183a <_isatty>
 80147b0:	1c43      	adds	r3, r0, #1
 80147b2:	d102      	bne.n	80147ba <_isatty_r+0x1a>
 80147b4:	682b      	ldr	r3, [r5, #0]
 80147b6:	b103      	cbz	r3, 80147ba <_isatty_r+0x1a>
 80147b8:	6023      	str	r3, [r4, #0]
 80147ba:	bd38      	pop	{r3, r4, r5, pc}
 80147bc:	20008fac 	.word	0x20008fac

080147c0 <_malloc_usable_size_r>:
 80147c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80147c4:	1f18      	subs	r0, r3, #4
 80147c6:	2b00      	cmp	r3, #0
 80147c8:	bfbc      	itt	lt
 80147ca:	580b      	ldrlt	r3, [r1, r0]
 80147cc:	18c0      	addlt	r0, r0, r3
 80147ce:	4770      	bx	lr

080147d0 <_init>:
 80147d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147d2:	bf00      	nop
 80147d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80147d6:	bc08      	pop	{r3}
 80147d8:	469e      	mov	lr, r3
 80147da:	4770      	bx	lr

080147dc <_fini>:
 80147dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147de:	bf00      	nop
 80147e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80147e2:	bc08      	pop	{r3}
 80147e4:	469e      	mov	lr, r3
 80147e6:	4770      	bx	lr
