INFO-FLOW: Workspace /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network opened at Mon Jan 11 16:55:34 GMT 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     import_lib /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     import_lib /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     set_part xc7z010-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/david/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/david/Xilinx/Vivado/2020.2/data:/home/david/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xc7z010-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: /home/david/Xilinx/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/david/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.99 sec.
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z010:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xc7z010-clg400-1 
Execute         ap_part_info -name xc7z010-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 4400} {LUT 17600} {FF 35200} {DSP 80} {BRAM 120} {URAM 0} 
Execute         ap_part_info -name xc7z010-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute         ap_part_info -name xc7z010-clg400-1 -data info 
Execute         config_library_info -library zynq_slow 
Execute         config_library_info -family zynq 
Execute         config_library_info -part xc7z010:-clg400:-1 
Execute         import_lib /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.14 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.14 sec.
Execute     ap_part_info -data single -name xc7z010-clg400-1 
Execute     ap_part_info -name xc7z010-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 4400} {LUT 17600} {FF 35200} {DSP 80} {BRAM 120} {URAM 0} 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 1.47 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/home/david/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/home/david/Xilinx/Vivado/2020.2/data:/home/david/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xc7z010clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z010clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z010:-clg400:-1 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xc7z010-clg400-1 
Execute       ap_part_info -name xc7z010-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 4400} {LUT 17600} {FF 35200} {DSP 80} {BRAM 120} {URAM 0} 
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_library_info -library zynq_slow 
Execute       config_library_info -family zynq 
Execute       config_library_info -part xc7z010:-clg400:-1 
Execute       import_lib /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/zynq/zynq 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     add_library done; 0.11 sec.
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 99.537 MB.
INFO: [HLS 200-10] Analyzing design file '../template.sdk/NetWork/src/main.c' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../template.sdk/NetWork/src/main.c as C
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/david/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang ../template.sdk/NetWork/src/main.c -foptimization-record-file=/home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/clang.main.c.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/david/Xilinx/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -I /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I /home/david/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/main.pp.0.c > /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/clang.main.c.out.log 2> /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/clang.main.c.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0 seconds per iteration
Execute       set_directive_top main -name=main 
INFO-FLOW: Setting directive 'TOP' name=main 
INFO-FLOW: Setting directive 'TOP' name=main 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/david/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=main 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/main.pp.0.c std=gnu99 -target fpga  -directive=/home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/david/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/.systemc_flag -fix-errors /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/main.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.13 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/main.pp.0.c std=gnu99 -target fpga  -directive=/home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/david/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/all.directive.json -fix-errors /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/main.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/main.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/david/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/main.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/main.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /home/david/Xilinx/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/clang-tidy.main.pp.0.c.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/main.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/clang-tidy.main.pp.0.c.out.log 2> /home/david/Documents/GitHub/djrm-EBAZ4205/template/vitis/template2/Network/.autopilot/db/clang-tidy.main.pp.0.c.err.log 
Execute         source /home/david/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/david/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
ERROR: [HLS 214-124] use of undeclared identifier 'ip_addr_t': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:124
ERROR: [HLS 214-124] use of undeclared identifier 'ipaddr': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:124
ERROR: [HLS 214-124] use of undeclared identifier 'netmask': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:124
ERROR: [HLS 214-124] use of undeclared identifier 'gw': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:124
ERROR: [HLS 214-124] use of undeclared identifier 'ipaddr': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:156
ERROR: [HLS 214-124] use of undeclared identifier 'netmask': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:157
ERROR: [HLS 214-124] use of undeclared identifier 'gw': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:158
ERROR: [HLS 214-124] use of undeclared identifier 'ipaddr': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:167
ERROR: [HLS 214-124] use of undeclared identifier 'netmask': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:167
ERROR: [HLS 214-124] use of undeclared identifier 'gw': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:168
ERROR: [HLS 214-124] use of undeclared identifier 'XPAR_XEMACPS_0_BASEADDR': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:169
ERROR: [HLS 214-124] use of undeclared identifier 'ipaddr': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:223
ERROR: [HLS 214-124] use of undeclared identifier 'netmask': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:223
ERROR: [HLS 214-124] use of undeclared identifier 'gw': /home/david/Documents/GitHub/djrm-EBAZ4205/template/template.sdk/NetWork/src/main.c:223
Command       clang_tidy done; error code: 2; 
Command     elaborate done; error code: 2; 0.35 sec.
Command   csynth_design done; error code: 2; 0.35 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.49 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.35 seconds; current allocated memory: 100.677 MB.
Command ap_source done; error code: 1; 1.95 sec.
Execute cleanup_all 
