INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.ip_user_files/bd/greyscale_algorithm/sim/greyscale_algorithm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_algorithm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.ip_user_files/bd/BRAM_1_FIFO/ip/BRAM_1_FIFO_fifo_generator_0_0/sim/BRAM_1_FIFO_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.ip_user_files/bd/BRAM_1_FIFO/sim/BRAM_1_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_1_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/camera_interface/camera_interface.srcs/sources_1/new/camera_interface_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_interface_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.srcs/sources_1/new/greyscale_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.srcs/sources_1/new/greyscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_top
INFO: [VRFC 10-2458] undeclared symbol valid_0, assumed default net type wire [C:/Users/George/Edge-Detection/greyscale-v5/greyscale-v5.srcs/sources_1/new/greyscale_top.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top
WARNING: [VRFC 10-3248] data object 'valid_0' is already declared [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v:43]
WARNING: [VRFC 10-3703] second declaration of 'valid_0' ignored [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'M_AXIS_RESULT_0_tdata' is not allowed [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v:45]
WARNING: [VRFC 10-3028] 'M_AXIS_RESULT_0_tdata' was previously declared with a range [C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sources_1/new/test_top.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/test-phase1/test-phase1.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_tb
