

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-c46ada6511a85df09b4a05ed1260f0ff10279dc1_modified_597] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                              16 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            4 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          256MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        5 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    0 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 8
addr_dec_mask[CHIP]  = 0000000000000300 	high:10 low:8
addr_dec_mask[BK]    = 000000000001c080 	high:17 low:7
addr_dec_mask[ROW]   = 000000003ffe0000 	high:30 low:17
addr_dec_mask[COL]   = 0000000000003c7f 	high:14 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
a634313ff2b596e8b2710607708c7511  /root/uvmsmart/benchmarks/Managed/AddVectors/add_vectors
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/uvmsmart/benchmarks/Managed/AddVectors/add_vectors
Running md5sum using "md5sum /root/uvmsmart/benchmarks/Managed/AddVectors/add_vectors "
Parsing file _cuobjdump_complete_output_RXrCL3
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z3addiPfS_ : hostFun 0x0x401117, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z3addiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3addiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z3addiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3addiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3addiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3addiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3addiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z3addiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:38) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b8 (_1.ptx:53) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b0 (_1.ptx:50) @%p2 bra BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b8 (_1.ptx:53) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3addiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3addiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_06Gfgo"
Running: cat _ptx_06Gfgo | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_BhJUKI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_BhJUKI --output-file  /dev/null 2> _ptx_06Gfgoinfo"
GPGPU-Sim PTX: Kernel '_Z3addiPfS_' : regs=9, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_06Gfgo _ptx2_BhJUKI _ptx_06Gfgoinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

GPGPU-Sim PTX: cudaLaunch for 0x0x401117 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z3addiPfS_' to stream 0, gridDim= (4096,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z3addiPfS_'
Fault address : 0xc0000
GHB MISS, adding to GHB at position 0
Fault address : 0xc0415
GHB MISS, adding to GHB at position 1
Fault address : 0xc0400
GHB MISS, adding to GHB at position 2
Fault address : 0xc0401
GHB MISS, adding to GHB at position 3
Fault address : 0xc0015
GHB MISS, adding to GHB at position 4
Fault address : 0xc042c
GHB MISS, adding to GHB at position 5
Fault address : 0xc002c
GHB MISS, adding to GHB at position 6
Fault address : 0xc0430
GHB MISS, adding to GHB at position 7
Fault address : 0xc0030
GHB MISS, adding to GHB at position 8
Fault address : 0xc0443
GHB MISS, adding to GHB at position 9
Fault address : 0xc0444
GHB MISS, adding to GHB at position a
Fault address : 0xc0445
GHB MISS, adding to GHB at position b
Fault address : 0xc0043
GHB MISS, adding to GHB at position c
Fault address : 0xc0044
GHB MISS, adding to GHB at position d
Fault address : 0xc0045
GHB MISS, adding to GHB at position e
Fault address : 0xc0452
GHB MISS, adding to GHB at position f
Fault address : 0xc0453
GHB MISS, adding to GHB at position 10
Fault address : 0xc0051
GHB MISS, adding to GHB at position 11
Fault address : 0xc0052
GHB MISS, adding to GHB at position 12
Fault address : 0xc0053
GHB MISS, adding to GHB at position 13
Fault address : 0xc0460
GHB MISS, adding to GHB at position 14
Fault address : 0xc0461
GHB MISS, adding to GHB at position 15
Fault address : 0xc0060
GHB MISS, adding to GHB at position 16
Fault address : 0xc0061
GHB MISS, adding to GHB at position 17
Fault address : 0xc0474
GHB MISS, adding to GHB at position 18
Fault address : 0xc0475
GHB MISS, adding to GHB at position 19
Fault address : 0xc0476
GHB MISS, adding to GHB at position 1a
Fault address : 0xc0074
GHB MISS, adding to GHB at position 1b
Fault address : 0xc0075
GHB MISS, adding to GHB at position 1c
Fault address : 0xc0076
GHB MISS, adding to GHB at position 1d
Fault address : 0xc0481
GHB MISS, adding to GHB at position 1e
Fault address : 0xc0483
GHB MISS, adding to GHB at position 1f
Fault address : 0xc0484
GHB MISS, adding to GHB at position 20
Fault address : 0xc0083
GHB MISS, adding to GHB at position 21
Fault address : 0xc0084
GHB MISS, adding to GHB at position 22
Fault address : 0xc0491
GHB MISS, adding to GHB at position 23
Fault address : 0xc0492
GHB MISS, adding to GHB at position 24
Fault address : 0xc0090
GHB MISS, adding to GHB at position 25
Fault address : 0xc0091
GHB MISS, adding to GHB at position 26
Fault address : 0xc0092
GHB MISS, adding to GHB at position 27
Fault address : 0xc04a1
GHB MISS, adding to GHB at position 28
Fault address : 0xc00a1
GHB MISS, adding to GHB at position 29
Fault address : 0xc00b6
GHB MISS, adding to GHB at position 2a
Fault address : 0xc04b6
GHB MISS, adding to GHB at position 2b
Fault address : 0xc04c4
GHB MISS, adding to GHB at position 2c
Fault address : 0xc00c4
GHB MISS, adding to GHB at position 2d
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z3addiPfS_'
Fault address : 0xc00d0
GHB MISS, adding to GHB at position 2e
Fault address : 0xc00d1
GHB MISS, adding to GHB at position 2f
Fault address : 0xc04d0
GHB MISS, adding to GHB at position 30
Fault address : 0xc04d1
GHB MISS, adding to GHB at position 31
Fault address : 0xc04e4
GHB MISS, adding to GHB at position 32
Fault address : 0xc04e5
GHB MISS, adding to GHB at position 33
Fault address : 0xc04e6
GHB MISS, adding to GHB at position 34
Fault address : 0xc00e4
GHB MISS, adding to GHB at position 35
Fault address : 0xc00e5
GHB MISS, adding to GHB at position 36
Fault address : 0xc00e6
GHB MISS, adding to GHB at position 37
Fault address : 0xc04f3
GHB MISS, adding to GHB at position 38
Fault address : 0xc00f2
GHB MISS, adding to GHB at position 39
Fault address : 0xc00f3
GHB MISS, adding to GHB at position 3a
Fault address : 0xc00f4
GHB MISS, adding to GHB at position 3b
Fault address : 0xc0503
GHB MISS, adding to GHB at position 3c
Fault address : 0xc0103
GHB MISS, adding to GHB at position 3d
Fault address : 0xc0511
GHB MISS, adding to GHB at position 3e
Fault address : 0xc0111
GHB MISS, adding to GHB at position 3f
Fault address : 0xc0526
GHB MISS, adding to GHB at position 40
Fault address : 0xc0126
GHB MISS, adding to GHB at position 41
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z3addiPfS_'
Fault address : 0xc0532
GHB MISS, adding to GHB at position 42
Fault address : 0xc0132
GHB MISS, adding to GHB at position 43
Fault address : 0xc0133
GHB MISS, adding to GHB at position 44
Fault address : 0xc0541
GHB MISS, adding to GHB at position 45
Fault address : 0xc0140
GHB MISS, adding to GHB at position 46
Fault address : 0xc0141
GHB MISS, adding to GHB at position 47
Fault address : 0xc0556
GHB MISS, adding to GHB at position 48
Fault address : 0xc0156
GHB MISS, adding to GHB at position 49
Fault address : 0xc0565
GHB MISS, adding to GHB at position 4a
Fault address : 0xc0165
GHB MISS, adding to GHB at position 4b
Fault address : 0xc0573
GHB MISS, adding to GHB at position 4c
Fault address : 0xc0173
GHB MISS, adding to GHB at position 4d
Fault address : 0xc0581
GHB MISS, adding to GHB at position 4e
Fault address : 0xc0181
GHB MISS, adding to GHB at position 4f
Fault address : 0xc0191
GHB MISS, adding to GHB at position 50
Fault address : 0xc0590
GHB MISS, adding to GHB at position 51
Fault address : 0xc0191
GHB HIT, addr_index is 50
Fault address : 0xc0590
GHB MISS, adding to GHB at position 52
Fault address : 0xc05a0
GHB MISS, adding to GHB at position 53
Fault address : 0xc05a1
GHB MISS, adding to GHB at position 54
Fault address : 0xc05a2
GHB MISS, adding to GHB at position 55
Fault address : 0xc05a3
GHB MISS, adding to GHB at position 56
Fault address : 0xc01a0
GHB MISS, adding to GHB at position 57
Fault address : 0xc01a1
GHB MISS, adding to GHB at position 58
Fault address : 0xc01a2
GHB MISS, adding to GHB at position 59
Fault address : 0xc01a3
GHB MISS, adding to GHB at position 5a
Fault address : 0xc05b0
GHB MISS, adding to GHB at position 5b
Fault address : 0xc05b1
GHB MISS, adding to GHB at position 5c
Fault address : 0xc01b0
GHB MISS, adding to GHB at position 5d
Fault address : 0xc01b1
GHB MISS, adding to GHB at position 5e
Fault address : 0xc05c0
GHB MISS, adding to GHB at position 5f
Fault address : 0xc01c0
GHB MISS, adding to GHB at position 60
Fault address : 0xc05d5
GHB MISS, adding to GHB at position 61
Fault address : 0xc01d5
GHB MISS, adding to GHB at position 62
Fault address : 0xc05e3
GHB MISS, adding to GHB at position 63
Fault address : 0xc01e3
GHB MISS, adding to GHB at position 64
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z3addiPfS_'
Fault address : 0xc01f0
GHB MISS, adding to GHB at position 65
Fault address : 0xc05f0
GHB MISS, adding to GHB at position 66
Fault address : 0xc0604
GHB MISS, adding to GHB at position 67
Fault address : 0xc0605
GHB MISS, adding to GHB at position 68
Fault address : 0xc0204
GHB MISS, adding to GHB at position 69
Fault address : 0xc0205
GHB MISS, adding to GHB at position 6a
Fault address : 0xc0612
GHB MISS, adding to GHB at position 6b
Fault address : 0xc0212
GHB MISS, adding to GHB at position 6c
Fault address : 0xc0622
GHB MISS, adding to GHB at position 6d
Fault address : 0xc0222
GHB MISS, adding to GHB at position 6e
Fault address : 0xc0630
GHB MISS, adding to GHB at position 6f
Fault address : 0xc0230
GHB MISS, adding to GHB at position 70
Fault address : 0xc0645
GHB MISS, adding to GHB at position 71
Fault address : 0xc0245
GHB MISS, adding to GHB at position 72
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z3addiPfS_'
Fault address : 0xc0250
GHB MISS, adding to GHB at position 73
Fault address : 0xc0251
GHB MISS, adding to GHB at position 74
Fault address : 0xc0650
GHB MISS, adding to GHB at position 75
Fault address : 0xc0250
GHB HIT, addr_index is 73
Fault address : 0xc0251
GHB MISS, adding to GHB at position 76
Fault address : 0xc0650
GHB MISS, adding to GHB at position 77
Fault address : 0xc0664
GHB MISS, adding to GHB at position 78
Fault address : 0xc0666
GHB MISS, adding to GHB at position 79
Fault address : 0xc0264
GHB MISS, adding to GHB at position 7a
Fault address : 0xc0266
GHB MISS, adding to GHB at position 7b
Fault address : 0xc0674
GHB MISS, adding to GHB at position 7c
Fault address : 0xc0274
GHB MISS, adding to GHB at position 7d
Fault address : 0xc0683
GHB MISS, adding to GHB at position 7e
Fault address : 0xc0684
GHB MISS, adding to GHB at position 7f
Fault address : 0xc0283
GHB MISS, adding to GHB at position 80
Fault address : 0xc0284
GHB MISS, adding to GHB at position 81
Fault address : 0xc0691
GHB MISS, adding to GHB at position 82
Fault address : 0xc0692
GHB MISS, adding to GHB at position 83
Fault address : 0xc0291
GHB MISS, adding to GHB at position 84
Fault address : 0xc06a0
GHB MISS, adding to GHB at position 85
Fault address : 0xc02a0
GHB MISS, adding to GHB at position 86
Fault address : 0xc06b0
GHB MISS, adding to GHB at position 87
Fault address : 0xc06b1
GHB MISS, adding to GHB at position 88
Fault address : 0xc02b0
GHB MISS, adding to GHB at position 89
Fault address : 0xc02b1
GHB MISS, adding to GHB at position 8a
Fault address : 0xc02b2
GHB MISS, adding to GHB at position 8b
Fault address : 0xc02b3
GHB MISS, adding to GHB at position 8c
Fault address : 0xc06c0
GHB MISS, adding to GHB at position 8d
Fault address : 0xc06c1
GHB MISS, adding to GHB at position 8e
Fault address : 0xc02c0
GHB MISS, adding to GHB at position 8f
Fault address : 0xc02c1
GHB MISS, adding to GHB at position 90
Fault address : 0xc06d5
GHB MISS, adding to GHB at position 91
Fault address : 0xc06d6
GHB MISS, adding to GHB at position 92
Fault address : 0xc02d5
GHB MISS, adding to GHB at position 93
Fault address : 0xc02d6
GHB MISS, adding to GHB at position 94
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z3addiPfS_'
Fault address : 0xc06e6
GHB MISS, adding to GHB at position 95
Fault address : 0xc02e6
GHB MISS, adding to GHB at position 96
Fault address : 0xc06f4
GHB MISS, adding to GHB at position 97
Fault address : 0xc02f4
GHB MISS, adding to GHB at position 98
Fault address : 0xc0702
GHB MISS, adding to GHB at position 99
Fault address : 0xc0302
GHB MISS, adding to GHB at position 9a
Fault address : 0xc0710
GHB MISS, adding to GHB at position 9b
Fault address : 0xc0310
GHB MISS, adding to GHB at position 9c
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z3addiPfS_'
Fault address : 0xc0721
GHB MISS, adding to GHB at position 9d
Fault address : 0xc0722
GHB MISS, adding to GHB at position 9e
Fault address : 0xc0723
GHB MISS, adding to GHB at position 9f
Fault address : 0xc0724
GHB MISS, adding to GHB at position a0
Fault address : 0xc0321
GHB MISS, adding to GHB at position a1
Fault address : 0xc0322
GHB MISS, adding to GHB at position a2
Fault address : 0xc0323
GHB MISS, adding to GHB at position a3
Fault address : 0xc0324
GHB MISS, adding to GHB at position a4
Fault address : 0xc0730
GHB MISS, adding to GHB at position a5
Fault address : 0xc0731
GHB MISS, adding to GHB at position a6
Fault address : 0xc0732
GHB MISS, adding to GHB at position a7
Fault address : 0xc0330
GHB MISS, adding to GHB at position a8
Fault address : 0xc0331
GHB MISS, adding to GHB at position a9
Fault address : 0xc0332
GHB MISS, adding to GHB at position aa
Fault address : 0xc0740
GHB MISS, adding to GHB at position ab
Fault address : 0xc0741
GHB MISS, adding to GHB at position ac
Fault address : 0xc0340
GHB MISS, adding to GHB at position ad
Fault address : 0xc0341
GHB MISS, adding to GHB at position ae
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z3addiPfS_'
Fault address : 0xc0753
GHB MISS, adding to GHB at position af
Fault address : 0xc0754
GHB MISS, adding to GHB at position b0
Fault address : 0xc0756
GHB MISS, adding to GHB at position b1
Fault address : 0xc0353
GHB MISS, adding to GHB at position b2
Fault address : 0xc0354
GHB MISS, adding to GHB at position b3
Fault address : 0xc0356
GHB MISS, adding to GHB at position b4
Fault address : 0xc0762
GHB MISS, adding to GHB at position b5
Fault address : 0xc0763
GHB MISS, adding to GHB at position b6
Fault address : 0xc0362
GHB MISS, adding to GHB at position b7
Fault address : 0xc0363
GHB MISS, adding to GHB at position b8
Fault address : 0xc0364
GHB MISS, adding to GHB at position b9
Fault address : 0xc0770
GHB MISS, adding to GHB at position ba
Fault address : 0xc0772
GHB MISS, adding to GHB at position bb
Fault address : 0xc0370
GHB MISS, adding to GHB at position bc
Fault address : 0xc0371
GHB MISS, adding to GHB at position bd
Fault address : 0xc0780
GHB MISS, adding to GHB at position be
Fault address : 0xc0380
GHB MISS, adding to GHB at position bf
Fault address : 0xc0795
GHB MISS, adding to GHB at position c0
Fault address : 0xc0395
GHB MISS, adding to GHB at position c1
Fault address : 0xc07a3
GHB MISS, adding to GHB at position c2
Fault address : 0xc03a3
GHB MISS, adding to GHB at position c3
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z3addiPfS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z3addiPfS_'
Fault address : 0xc07b0
GHB MISS, adding to GHB at position c4
Fault address : 0xc03b0
GHB MISS, adding to GHB at position c5
Fault address : 0xc07c4
GHB MISS, adding to GHB at position c6
Fault address : 0xc07c5
GHB MISS, adding to GHB at position c7
Fault address : 0xc03c4
GHB MISS, adding to GHB at position c8
Fault address : 0xc03c5
GHB MISS, adding to GHB at position c9
Fault address : 0xc07d2
GHB MISS, adding to GHB at position ca
Fault address : 0xc07d3
GHB MISS, adding to GHB at position cb
Fault address : 0xc03d2
GHB MISS, adding to GHB at position cc
Fault address : 0xc03d3
GHB MISS, adding to GHB at position cd
Fault address : 0xc07e0
GHB MISS, adding to GHB at position ce
Fault address : 0xc07e1
GHB MISS, adding to GHB at position cf
Fault address : 0xc07e2
GHB MISS, adding to GHB at position d0
Fault address : 0xc03e0
GHB MISS, adding to GHB at position d1
Fault address : 0xc03e1
GHB MISS, adding to GHB at position d2
Fault address : 0xc03e2
GHB MISS, adding to GHB at position d3
Fault address : 0xc03f0
GHB MISS, adding to GHB at position d4
Fault address : 0xc07f0
GHB MISS, adding to GHB at position d5
Destroy streams for kernel 1: size 0
kernel_name = _Z3addiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 1533055
gpu_sim_insn = 23068672
gpu_ipc =      15.0475
gpu_tot_sim_cycle = 1755205
gpu_tot_sim_insn = 23068672
gpu_tot_ipc =      13.1430
gpu_tot_issued_cta = 4096
max_total_param_size = 0
gpu_stall_dramfull = 78433
gpu_stall_icnt2sh    = 9601
partiton_reqs_in_parallel = 12186007
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =       7.9488
partiton_level_parallism_total  =       6.9428
partiton_reqs_in_parallel_util = 12186007
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1525137
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =       7.9901
partiton_level_parallism_util_total  =       7.9901
partiton_replys_in_parallel = 98388
partiton_replys_in_parallel_total    = 0
L2_BW  =       6.0830 GB/Sec
L2_BW_total  =       5.3131 GB/Sec
gpu_total_sim_rate=1622

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 393216
	L1I_total_cache_misses = 1971
	L1I_total_cache_miss_rate = 0.0050
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 5054
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 5054
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 391245
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1971
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 393216
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
631, 646, 631, 645, 630, 647, 630, 647, 630, 647, 630, 646, 630, 646, 630, 640, 630, 642, 630, 645, 630, 648, 630, 649, 631, 650, 632, 650, 632, 650, 634, 650, 634, 650, 649, 647, 648, 639, 648, 635, 555, 547, 555, 546, 555, 552, 555, 556, 363, 370, 367, 370, 367, 371, 362, 372, 331, 339, 338, 339, 338, 339, 332, 340, 
gpgpu_n_tot_thrd_icount = 25165824
gpgpu_n_tot_w_icount = 786432
gpgpu_n_stall_shd_mem = 16428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 1048576
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 5054
gpgpu_stall_shd_mem[c_mem][bk_conf] = 5054
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8159
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3215
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:146909	W0_Idle:1774970	W0_Scoreboard:83349610	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:786432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4456448 {136:32768,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmrqlatency = 1009 
maxdqlatency = 0 
maxmflatency = 90799 
averagemflatency = 22888 
max_icnt2mem_latency = 90352 
max_icnt2sh_latency = 1755204 
mrq_lat_table:5543 	394 	700 	4687 	6898 	10116 	16091 	21260 	28088 	434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32673 	2168 	4181 	526 	1188 	892 	9701 	14363 	26835 	5805 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	30097 	1613 	969 	1043 	2580 	2905 	296 	101 	0 	1344 	768 	9696 	14336 	27120 	5520 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25604 	38171 	1788 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	704 	5440 	11776 	14848 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	20 	8 	1 	24 	37 	116 	149 	157 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     42734     42734     48996     48996     43623     43506     56082     56052     42342     42343     50512     50512     48117     47872     60150     60113 
dram[1]:     42734     42735     48995     48996     43622     43505     56090     56056     42342     42341     50512     50512     47979     47710     60163     60116 
dram[2]:     42734     42733     48996     48997     43592     43478     56091     56057     42342     42342     50512     50512     47906     47770     60158     60116 
dram[3]:     42734     42734     48996     48997     43573     43459     56092     56056     42342     42342     50511     50512     47983     47895     60162     60115 
average row accesses per activate:
dram[0]: 10.380281 10.521428 11.500000 11.590551 11.323077 11.682540 13.381818 13.629630  9.257862  8.975610 12.266666 11.682540 11.151515 11.067669 13.757010 13.381818 
dram[1]: 10.366198 10.589928 11.236641 11.590551 11.323077 11.500000 13.261261 13.261261  9.200000  9.142858 12.165289 11.967480 10.666667 11.500000 13.381818 13.757010 
dram[2]: 10.439716 10.589928 11.236641 11.590551 11.067669 11.410852 13.261261 13.504587  9.142858  9.200000 11.967480 11.776000 10.823529 10.985075 13.142858 13.261261 
dram[3]: 10.366198 10.589928 11.590551 11.590551 10.823529 11.410852 13.142858 13.629630  9.030675  9.142858 11.776000 11.776000 10.514286 10.744526 13.026548 13.142858 
average row locality = 94211/8307 = 11.341158
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1026      1025      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024 
dram[1]:      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024 
dram[2]:      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024 
dram[3]:      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024      1024 
total reads: 65539
bank skew: 1026/1024 = 1.00
chip skew: 16387/16384 = 1.00
number of total write accesses:
dram[0]:       448       448       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[1]:       448       448       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[2]:       448       448       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
dram[3]:       448       448       448       448       448       448       448       448       448       448       448       448       448       448       448       448 
total reads: 28672
bank skew: 448/448 = 1.00
chip skew: 7168/7168 = 1.00
average mf latency per bank:
dram[0]:      24286     24253     27798     27764     24134     24088     18234     18208     26115     26071     29062     29038     24744     24704     16793     16771
dram[1]:      24314     24267     27792     27758     24119     24082     18232     18207     26117     26065     29053     29030     24738     24699     16791     16771
dram[2]:      24314     24266     27795     27755     24120     24079     18234     18204     26119     26065     29057     29029     24741     24699     16791     16768
dram[3]:      24314     24262     27786     27750     24118     24077     18236     18201     26119     26059     29058     29025     24740     24693     16793     16764
maximum mf latency per bank:
dram[0]:      90612     90545     90725     90673     90799     90700     70908     70849     86956     86966     87109     87073     84498     84417     80880     80729
dram[1]:      90579     90523     90692     90662     90766     90672     70865     70850     86958     86944     87062     87074     84459     84408     80467     80384
dram[2]:      90580     90513     90693     90652     90770     90665     70868     70854     86951     86945     87063     87075     84463     84400     80845     80700
dram[3]:      90550     90514     90689     90653     90743     90669     70869     70827     86952     86946     87064     87076     84461     84390     80752     80738
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846657 n_nop=2748317 n_act=2068 n_pre=2052 n_req=23555 n_rd=65548 n_write=28672 bw_util=0.0662
n_activity=201472 dram_eff=0.9353
bk0: 4104a 2822192i bk1: 4100a 2815184i bk2: 4096a 2810773i bk3: 4096a 2803425i bk4: 4096a 2802480i bk5: 4096a 2797477i bk6: 4096a 2800544i bk7: 4096a 2795341i bk8: 4096a 2818302i bk9: 4096a 2810245i bk10: 4096a 2809889i bk11: 4096a 2801901i bk12: 4096a 2800239i bk13: 4096a 2796410i bk14: 4096a 2799154i bk15: 4096a 2794420i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59401
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846657 n_nop=2748315 n_act=2075 n_pre=2059 n_req=23552 n_rd=65536 n_write=28672 bw_util=0.06619
n_activity=201486 dram_eff=0.9351
bk0: 4096a 2821100i bk1: 4096a 2814553i bk2: 4096a 2809883i bk3: 4096a 2803483i bk4: 4096a 2802483i bk5: 4096a 2797109i bk6: 4096a 2800423i bk7: 4096a 2795257i bk8: 4096a 2818601i bk9: 4096a 2810956i bk10: 4096a 2809598i bk11: 4096a 2801422i bk12: 4096a 2799264i bk13: 4096a 2796354i bk14: 4096a 2799053i bk15: 4096a 2794474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58883
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846657 n_nop=2748285 n_act=2090 n_pre=2074 n_req=23552 n_rd=65536 n_write=28672 bw_util=0.06619
n_activity=201572 dram_eff=0.9347
bk0: 4096a 2821844i bk1: 4096a 2814787i bk2: 4096a 2809590i bk3: 4096a 2803597i bk4: 4096a 2801786i bk5: 4096a 2796883i bk6: 4096a 2800429i bk7: 4096a 2795077i bk8: 4096a 2817163i bk9: 4096a 2810955i bk10: 4096a 2808079i bk11: 4096a 2801544i bk12: 4096a 2799951i bk13: 4096a 2795926i bk14: 4096a 2799331i bk15: 4096a 2794030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58853
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2846657 n_nop=2748257 n_act=2104 n_pre=2088 n_req=23552 n_rd=65536 n_write=28672 bw_util=0.06619
n_activity=201483 dram_eff=0.9351
bk0: 4096a 2821016i bk1: 4096a 2814520i bk2: 4096a 2811064i bk3: 4096a 2803397i bk4: 4096a 2801396i bk5: 4096a 2797050i bk6: 4096a 2800538i bk7: 4096a 2795045i bk8: 4096a 2817911i bk9: 4096a 2810978i bk10: 4096a 2808471i bk11: 4096a 2801684i bk12: 4096a 2799585i bk13: 4096a 2795931i bk14: 4096a 2799320i bk15: 4096a 2793600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58465

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12344, Miss = 8194, Miss_rate = 0.664, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[1]: Access = 12316, Miss = 8193, Miss_rate = 0.665, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[2]: Access = 12288, Miss = 8192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 12288, Miss = 8192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12288, Miss = 8192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12288, Miss = 8192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12288, Miss = 8192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12288, Miss = 8192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 98388
L2_total_cache_misses = 65539
L2_total_cache_miss_rate = 0.6661
L2_total_cache_pending_hits = 77
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 56
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=360812
icnt_total_pkts_simt_to_mem=229460
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.566
	minimum = 6
	maximum = 1146
Network latency average = 21.161
	minimum = 6
	maximum = 1084
Slowest packet = 25117
Flit latency average = 12.9135
	minimum = 6
	maximum = 1084
Slowest flit = 6ec0f
Fragmentation average = 0.0396695
	minimum = 0
	maximum = 786
Injected packet rate average = 0.00128356
	minimum = 0 (at node 24)
	maximum = 0.00402595 (at node 1c)
Accepted packet rate average = 0.00128356
	minimum = 0 (at node 24)
	maximum = 0.00402595 (at node 1c)
Injected flit rate average = 0.0038503
	minimum = 0 (at node 24)
	maximum = 0.0147679 (at node 1c)
Accepted flit rate average= 0.0038503
	minimum = 0 (at node 24)
	maximum = 0.00936953 (at node 1c)
Injected packet length average = 2.99972
Accepted packet length average = 2.99972
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.566 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1146 (1 samples)
Network latency average = 21.161 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1084 (1 samples)
Flit latency average = 12.9135 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1084 (1 samples)
Fragmentation average = 0.0396695 (1 samples)
	minimum = 0 (1 samples)
	maximum = 786 (1 samples)
Injected packet rate average = 0.00128356 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00402595 (1 samples)
Accepted packet rate average = 0.00128356 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00402595 (1 samples)
Injected flit rate average = 0.0038503 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0147679 (1 samples)
Accepted flit rate average = 0.0038503 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.00936953 (1 samples)
Injected packet size average = 2.99972 (1 samples)
Accepted packet size average = 2.99972 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 57 min, 2 sec (14222 sec)
gpgpu_simulation_rate = 1622 (inst/sec)
gpgpu_simulation_rate = 123 (cycle/sec)
Max error: 0
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3504 Tlb_hit: 1190 Tlb_miss: 2314 Tlb_hit_rate: 0.339612
Shader1: Tlb_access: 3504 Tlb_hit: 1189 Tlb_miss: 2315 Tlb_hit_rate: 0.339326
Shader2: Tlb_access: 3504 Tlb_hit: 1187 Tlb_miss: 2317 Tlb_hit_rate: 0.338756
Shader3: Tlb_access: 3504 Tlb_hit: 1189 Tlb_miss: 2315 Tlb_hit_rate: 0.339326
Shader4: Tlb_access: 3504 Tlb_hit: 1195 Tlb_miss: 2309 Tlb_hit_rate: 0.341039
Shader5: Tlb_access: 3528 Tlb_hit: 1218 Tlb_miss: 2310 Tlb_hit_rate: 0.345238
Shader6: Tlb_access: 3552 Tlb_hit: 1259 Tlb_miss: 2293 Tlb_hit_rate: 0.354448
Shader7: Tlb_access: 3528 Tlb_hit: 1237 Tlb_miss: 2291 Tlb_hit_rate: 0.350624
Shader8: Tlb_access: 3528 Tlb_hit: 1231 Tlb_miss: 2297 Tlb_hit_rate: 0.348923
Shader9: Tlb_access: 3528 Tlb_hit: 1214 Tlb_miss: 2314 Tlb_hit_rate: 0.344104
Shader10: Tlb_access: 3528 Tlb_hit: 1213 Tlb_miss: 2315 Tlb_hit_rate: 0.343821
Shader11: Tlb_access: 3528 Tlb_hit: 1216 Tlb_miss: 2312 Tlb_hit_rate: 0.344671
Shader12: Tlb_access: 3504 Tlb_hit: 1211 Tlb_miss: 2293 Tlb_hit_rate: 0.345605
Shader13: Tlb_access: 3504 Tlb_hit: 1222 Tlb_miss: 2282 Tlb_hit_rate: 0.348744
Shader14: Tlb_access: 3504 Tlb_hit: 1234 Tlb_miss: 2270 Tlb_hit_rate: 0.352169
Shader15: Tlb_access: 3504 Tlb_hit: 1233 Tlb_miss: 2271 Tlb_hit_rate: 0.351884
Shader16: Tlb_access: 3504 Tlb_hit: 1238 Tlb_miss: 2266 Tlb_hit_rate: 0.353310
Shader17: Tlb_access: 3504 Tlb_hit: 1240 Tlb_miss: 2264 Tlb_hit_rate: 0.353881
Shader18: Tlb_access: 3504 Tlb_hit: 1244 Tlb_miss: 2260 Tlb_hit_rate: 0.355023
Shader19: Tlb_access: 3504 Tlb_hit: 1252 Tlb_miss: 2252 Tlb_hit_rate: 0.357306
Shader20: Tlb_access: 3504 Tlb_hit: 1246 Tlb_miss: 2258 Tlb_hit_rate: 0.355594
Shader21: Tlb_access: 3504 Tlb_hit: 1230 Tlb_miss: 2274 Tlb_hit_rate: 0.351027
Shader22: Tlb_access: 3504 Tlb_hit: 1217 Tlb_miss: 2287 Tlb_hit_rate: 0.347317
Shader23: Tlb_access: 3504 Tlb_hit: 1209 Tlb_miss: 2295 Tlb_hit_rate: 0.345034
Shader24: Tlb_access: 3504 Tlb_hit: 1205 Tlb_miss: 2299 Tlb_hit_rate: 0.343893
Shader25: Tlb_access: 3504 Tlb_hit: 1203 Tlb_miss: 2301 Tlb_hit_rate: 0.343322
Shader26: Tlb_access: 3504 Tlb_hit: 1196 Tlb_miss: 2308 Tlb_hit_rate: 0.341324
Shader27: Tlb_access: 3504 Tlb_hit: 1185 Tlb_miss: 2319 Tlb_hit_rate: 0.338185
Tlb_tot_access: 98304 Tlb_tot_hit: 34103, Tlb_tot_miss: 64201, Tlb_tot_hit_rate: 0.346914
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader1: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader2: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader3: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader4: Tlb_validate: 292 Tlb_invalidate: 285 Tlb_evict: 276 Tlb_page_evict: 9
Shader5: Tlb_validate: 294 Tlb_invalidate: 287 Tlb_evict: 278 Tlb_page_evict: 9
Shader6: Tlb_validate: 294 Tlb_invalidate: 287 Tlb_evict: 278 Tlb_page_evict: 9
Shader7: Tlb_validate: 294 Tlb_invalidate: 287 Tlb_evict: 278 Tlb_page_evict: 9
Shader8: Tlb_validate: 294 Tlb_invalidate: 287 Tlb_evict: 278 Tlb_page_evict: 9
Shader9: Tlb_validate: 294 Tlb_invalidate: 287 Tlb_evict: 278 Tlb_page_evict: 9
Shader10: Tlb_validate: 294 Tlb_invalidate: 287 Tlb_evict: 278 Tlb_page_evict: 9
Shader11: Tlb_validate: 294 Tlb_invalidate: 287 Tlb_evict: 278 Tlb_page_evict: 9
Shader12: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader13: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader14: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader15: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader16: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader17: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader18: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader19: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader20: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader21: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader22: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader23: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader24: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader25: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader26: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Shader27: Tlb_validate: 292 Tlb_invalidate: 284 Tlb_evict: 276 Tlb_page_evict: 8
Tlb_tot_valiate: 8190 Tlb_invalidate: 7974, Tlb_tot_evict: 7742, Tlb_tot_evict page: 232
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2314 Page_hit: 122 Page_miss: 2192 Page_hit_rate: 0.052723
Shader1: Page_table_access:2315 Page_hit: 155 Page_miss: 2160 Page_hit_rate: 0.066955
Shader2: Page_table_access:2317 Page_hit: 157 Page_miss: 2160 Page_hit_rate: 0.067760
Shader3: Page_table_access:2315 Page_hit: 155 Page_miss: 2160 Page_hit_rate: 0.066955
Shader4: Page_table_access:2309 Page_hit: 149 Page_miss: 2160 Page_hit_rate: 0.064530
Shader5: Page_table_access:2310 Page_hit: 166 Page_miss: 2144 Page_hit_rate: 0.071861
Shader6: Page_table_access:2293 Page_hit: 181 Page_miss: 2112 Page_hit_rate: 0.078936
Shader7: Page_table_access:2291 Page_hit: 195 Page_miss: 2096 Page_hit_rate: 0.085116
Shader8: Page_table_access:2297 Page_hit: 217 Page_miss: 2080 Page_hit_rate: 0.094471
Shader9: Page_table_access:2314 Page_hit: 298 Page_miss: 2016 Page_hit_rate: 0.128781
Shader10: Page_table_access:2315 Page_hit: 299 Page_miss: 2016 Page_hit_rate: 0.129158
Shader11: Page_table_access:2312 Page_hit: 296 Page_miss: 2016 Page_hit_rate: 0.128028
Shader12: Page_table_access:2293 Page_hit: 277 Page_miss: 2016 Page_hit_rate: 0.120802
Shader13: Page_table_access:2282 Page_hit: 234 Page_miss: 2048 Page_hit_rate: 0.102542
Shader14: Page_table_access:2270 Page_hit: 222 Page_miss: 2048 Page_hit_rate: 0.097797
Shader15: Page_table_access:2271 Page_hit: 223 Page_miss: 2048 Page_hit_rate: 0.098195
Shader16: Page_table_access:2266 Page_hit: 218 Page_miss: 2048 Page_hit_rate: 0.096205
Shader17: Page_table_access:2264 Page_hit: 184 Page_miss: 2080 Page_hit_rate: 0.081272
Shader18: Page_table_access:2260 Page_hit: 180 Page_miss: 2080 Page_hit_rate: 0.079646
Shader19: Page_table_access:2252 Page_hit: 172 Page_miss: 2080 Page_hit_rate: 0.076377
Shader20: Page_table_access:2258 Page_hit: 178 Page_miss: 2080 Page_hit_rate: 0.078831
Shader21: Page_table_access:2274 Page_hit: 162 Page_miss: 2112 Page_hit_rate: 0.071240
Shader22: Page_table_access:2287 Page_hit: 175 Page_miss: 2112 Page_hit_rate: 0.076519
Shader23: Page_table_access:2295 Page_hit: 183 Page_miss: 2112 Page_hit_rate: 0.079739
Shader24: Page_table_access:2299 Page_hit: 171 Page_miss: 2128 Page_hit_rate: 0.074380
Shader25: Page_table_access:2301 Page_hit: 141 Page_miss: 2160 Page_hit_rate: 0.061278
Shader26: Page_table_access:2308 Page_hit: 148 Page_miss: 2160 Page_hit_rate: 0.064125
Shader27: Page_table_access:2319 Page_hit: 159 Page_miss: 2160 Page_hit_rate: 0.068564
Page_table_tot_access: 64201 Page_tot_hit: 5417, Page_tot_miss 58784, Page_tot_hit_rate: 0.084376 Page_tot_fault: 211 Page_tot_pending: 58573
Total_memory_access_page_fault: 211, Average_latency: 993612.000000
========================================Page thrashing statistics==============================
Page_validate: 2048 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.472365
[0-25]: 0.208834, [26-50]: 0.147223, [51-75]: 0.643944, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1755205 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(1035.148560)
F:   223139----T:   225744 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225744----T:   233984 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233984----T:   238203 	 St: c0410000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   238203----T:   244164 	 St: c0416000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   244164----T:   246769 	 St: c0400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246769----T:   249374 	 St: c0401000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249374----T:   257154 	 St: c0402000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   257154----T:   261373 	 St: c0010000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   261373----T:   267334 	 St: c0016000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   267334----T:   274656 	 St: c0420000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   274656----T:   277742 	 St: c042d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   277742----T:   285064 	 St: c0020000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   285064----T:   288150 	 St: c002d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   288150----T:   290755 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   290755----T:   298995 	 St: c0431000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   298995----T:   301600 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301600----T:   309840 	 St: c0031000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   310315----T:   313745 	 St: c0440000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   313745----T:   316350 	 St: c0444000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   316350----T:   318955 	 St: c0445000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   318955----T:   324916 	 St: c0446000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   324916----T:   328346 	 St: c0040000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   328346----T:   330951 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   330951----T:   333556 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333556----T:   339517 	 St: c0046000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   339517----T:   342603 	 St: c0450000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   342603----T:   345208 	 St: c0453000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   345208----T:   352073 	 St: c0454000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   352073----T:   354873 	 St: c0050000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   354873----T:   357478 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   357478----T:   360083 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   360083----T:   366948 	 St: c0054000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   366948----T:   369553 	 St: c0460000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   369553----T:   372158 	 St: c0461000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   372158----T:   379938 	 St: c0462000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   379938----T:   382543 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   382543----T:   385148 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385148----T:   392928 	 St: c0062000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   393403----T:   397215 	 St: c0470000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   397215----T:   399820 	 St: c0475000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   399820----T:   402425 	 St: c0476000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   402425----T:   407940 	 St: c0477000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   407940----T:   411752 	 St: c0070000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   411752----T:   414357 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   414357----T:   416962 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   416962----T:   422477 	 St: c0077000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   422477----T:   425277 	 St: c0480000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   425277----T:   428077 	 St: c0482000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   428077----T:   430682 	 St: c0484000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   430682----T:   437094 	 St: c0485000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   437094----T:   440524 	 St: c0080000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   440524----T:   443129 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   443129----T:   449541 	 St: c0085000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   449541----T:   452341 	 St: c0490000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   452341----T:   454946 	 St: c0492000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   454946----T:   462268 	 St: c0493000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   462268----T:   464873 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   464873----T:   467478 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   467478----T:   470083 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   470083----T:   477405 	 St: c0093000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   477828----T:   480628 	 St: c04a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   480628----T:   488408 	 St: c04a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   488408----T:   491208 	 St: c00a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   491208----T:   498988 	 St: c00a2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   498988----T:   503629 	 St: c00b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   503629----T:   509144 	 St: c00b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   509144----T:   513785 	 St: c04b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   513785----T:   519300 	 St: c04b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   519300----T:   523112 	 St: c04c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   523112----T:   529524 	 St: c04c5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   529524----T:   533336 	 St: c00c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   533336----T:   539748 	 St: c00c5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   540215----T:   542820 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   542820----T:   545425 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   545425----T:   553205 	 St: c00d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   553205----T:   555810 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   555810----T:   558415 	 St: c04d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   558415----T:   566195 	 St: c04d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   566195----T:   570007 	 St: c04e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   570007----T:   572612 	 St: c04e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   572612----T:   575217 	 St: c04e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   575217----T:   580732 	 St: c04e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   580732----T:   584544 	 St: c00e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   584544----T:   587149 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   587149----T:   589754 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   589754----T:   595269 	 St: c00e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   595269----T:   598699 	 St: c04f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   598699----T:   605564 	 St: c04f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   605564----T:   608650 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   608650----T:   611255 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   611255----T:   613860 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   613860----T:   620272 	 St: c00f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   620690----T:   624120 	 St: c0500000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   624120----T:   630985 	 St: c0504000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   630985----T:   634415 	 St: c0100000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   634415----T:   641280 	 St: c0104000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   641280----T:   644080 	 St: c0510000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   644080----T:   651860 	 St: c0512000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   651860----T:   654660 	 St: c0110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   654660----T:   662440 	 St: c0112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   662440----T:   667081 	 St: c0520000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   667081----T:   672596 	 St: c0527000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   672596----T:   677237 	 St: c0120000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   677237----T:   682752 	 St: c0127000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   683218----T:   686304 	 St: c0530000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   686304----T:   693626 	 St: c0533000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   693626----T:   696712 	 St: c0130000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   696712----T:   699317 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   699317----T:   706182 	 St: c0134000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   706182----T:   708982 	 St: c0540000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   708982----T:   716762 	 St: c0542000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   716762----T:   719367 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   719367----T:   721972 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   721972----T:   729752 	 St: c0142000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   729752----T:   734393 	 St: c0550000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   734393----T:   739908 	 St: c0557000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   739908----T:   744549 	 St: c0150000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   744549----T:   750064 	 St: c0157000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   750482----T:   754701 	 St: c0560000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   754701----T:   760662 	 St: c0566000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   760662----T:   764881 	 St: c0160000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   764881----T:   770842 	 St: c0166000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   770842----T:   774272 	 St: c0570000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   774272----T:   781137 	 St: c0574000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   781137----T:   784567 	 St: c0170000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   784567----T:   791432 	 St: c0174000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   791432----T:   794232 	 St: c0580000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   794232----T:   802012 	 St: c0582000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   802012----T:   804812 	 St: c0180000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   804812----T:   812592 	 St: c0182000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   813009----T:   815809 	 St: c0190000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   815809----T:   823589 	 St: c0192000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   823589----T:   826194 	 St: c0590000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   826194----T:   834434 	 St: c0591000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   834434----T:   837039 	 St: c05a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   837039----T:   839644 	 St: c05a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   839644----T:   842249 	 St: c05a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   842249----T:   844854 	 St: c05a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   844854----T:   851719 	 St: c05a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   851719----T:   854324 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   854324----T:   856929 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   856929----T:   859534 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   859534----T:   862139 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   862139----T:   869004 	 St: c01a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   869004----T:   871609 	 St: c05b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   871609----T:   874214 	 St: c05b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   874214----T:   881994 	 St: c05b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   881994----T:   884599 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   884599----T:   887204 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887204----T:   894984 	 St: c01b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   895405----T:   898010 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   898010----T:   906250 	 St: c05c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   906250----T:   908855 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908855----T:   917095 	 St: c01c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   917095----T:   921314 	 St: c05d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   921314----T:   927275 	 St: c05d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   927275----T:   931494 	 St: c01d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   931494----T:   937455 	 St: c01d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   937455----T:   940885 	 St: c05e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   940885----T:   947750 	 St: c05e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   947750----T:   951180 	 St: c01e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   951180----T:   958045 	 St: c01e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   958512----T:   961117 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   961117----T:   969357 	 St: c01f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   969357----T:   971962 	 St: c05f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   971962----T:   980202 	 St: c05f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   980202----T:   984014 	 St: c0600000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   984014----T:   986619 	 St: c0605000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986619----T:   992580 	 St: c0606000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   992580----T:   996392 	 St: c0200000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   996392----T:   998997 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   998997----T:  1004958 	 St: c0206000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1004958----T:  1008044 	 St: c0610000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1008044----T:  1015366 	 St: c0613000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1015366----T:  1018452 	 St: c0210000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1018452----T:  1025774 	 St: c0213000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1026191----T:  1029277 	 St: c0620000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1029277----T:  1036599 	 St: c0623000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1036599----T:  1039685 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1039685----T:  1047007 	 St: c0223000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1047007----T:  1049612 	 St: c0630000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1049612----T:  1057852 	 St: c0631000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1057852----T:  1060457 	 St: c0230000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1060457----T:  1068697 	 St: c0231000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1068697----T:  1072916 	 St: c0640000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1072916----T:  1078877 	 St: c0646000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1078877----T:  1083096 	 St: c0240000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1083096----T:  1089057 	 St: c0246000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1089524----T:  1092129 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1092129----T:  1094734 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1094734----T:  1102514 	 St: c0252000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1102514----T:  1105119 	 St: c0650000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1105119----T:  1113359 	 St: c0651000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1113359----T:  1117171 	 St: c0660000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1117171----T:  1119971 	 St: c0665000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1119971----T:  1125486 	 St: c0667000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1125486----T:  1129298 	 St: c0260000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1129298----T:  1132098 	 St: c0265000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1132098----T:  1137613 	 St: c0267000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1137613----T:  1141425 	 St: c0670000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1141425----T:  1147837 	 St: c0675000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1147837----T:  1151649 	 St: c0270000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1151649----T:  1158061 	 St: c0275000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1158479----T:  1161909 	 St: c0680000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1161909----T:  1164514 	 St: c0684000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1164514----T:  1170926 	 St: c0685000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1170926----T:  1174356 	 St: c0280000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1174356----T:  1176961 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1176961----T:  1183373 	 St: c0285000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1183373----T:  1186173 	 St: c0690000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1186173----T:  1188778 	 St: c0692000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1188778----T:  1196100 	 St: c0693000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1196100----T:  1198900 	 St: c0290000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1198900----T:  1206680 	 St: c0292000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1206680----T:  1209285 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1209285----T:  1217525 	 St: c06a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1217525----T:  1220130 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1220130----T:  1228370 	 St: c02a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1228787----T:  1231392 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1231392----T:  1233997 	 St: c06b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1233997----T:  1241777 	 St: c06b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1241777----T:  1244382 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1244382----T:  1246987 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1246987----T:  1249592 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1249592----T:  1252197 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1252197----T:  1259062 	 St: c02b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1259062----T:  1261667 	 St: c06c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1261667----T:  1264272 	 St: c06c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1264272----T:  1272052 	 St: c06c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1272052----T:  1274657 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1274657----T:  1277262 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1277262----T:  1285042 	 St: c02c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1285042----T:  1289261 	 St: c06d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1289261----T:  1291866 	 St: c06d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1291866----T:  1297381 	 St: c06d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1297381----T:  1301600 	 St: c02d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1301600----T:  1304205 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1304205----T:  1309720 	 St: c02d7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1310206----T:  1314847 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1314847----T:  1320362 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1320362----T:  1325003 	 St: c02e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  1325003----T:  1330518 	 St: c02e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1330518----T:  1334330 	 St: c06f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1334330----T:  1340742 	 St: c06f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1340742----T:  1344554 	 St: c02f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1344554----T:  1350966 	 St: c02f5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1350966----T:  1354052 	 St: c0700000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1354052----T:  1361374 	 St: c0703000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1361374----T:  1364460 	 St: c0300000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1364460----T:  1371782 	 St: c0303000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1371782----T:  1374387 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1374387----T:  1382627 	 St: c0711000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1382627----T:  1385232 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1385232----T:  1393472 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1394005----T:  1396805 	 St: c0720000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1396805----T:  1399410 	 St: c0722000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1399410----T:  1402015 	 St: c0723000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1402015----T:  1404620 	 St: c0724000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1404620----T:  1411032 	 St: c0725000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1411032----T:  1413832 	 St: c0320000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1413832----T:  1416437 	 St: c0322000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1416437----T:  1419042 	 St: c0323000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1419042----T:  1421647 	 St: c0324000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1421647----T:  1428059 	 St: c0325000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1428059----T:  1430664 	 St: c0730000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1430664----T:  1433269 	 St: c0731000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1433269----T:  1435874 	 St: c0732000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1435874----T:  1443196 	 St: c0733000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1443196----T:  1445801 	 St: c0330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1445801----T:  1448406 	 St: c0331000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1448406----T:  1451011 	 St: c0332000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1451011----T:  1458333 	 St: c0333000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1458333----T:  1460938 	 St: c0740000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1460938----T:  1463543 	 St: c0741000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1463543----T:  1471323 	 St: c0742000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1471323----T:  1473928 	 St: c0340000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1473928----T:  1476533 	 St: c0341000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1476533----T:  1484313 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1484787----T:  1488217 	 St: c0750000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1488217----T:  1490822 	 St: c0754000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1490822----T:  1493622 	 St: c0755000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1493622----T:  1499137 	 St: c0757000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1499137----T:  1502567 	 St: c0350000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1502567----T:  1505172 	 St: c0354000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1505172----T:  1507972 	 St: c0355000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1507972----T:  1513487 	 St: c0357000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  1513487----T:  1516573 	 St: c0760000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1516573----T:  1519178 	 St: c0763000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1519178----T:  1526043 	 St: c0764000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1526043----T:  1529129 	 St: c0360000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1529129----T:  1531734 	 St: c0363000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1531734----T:  1534339 	 St: c0364000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1534339----T:  1540751 	 St: c0365000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1540751----T:  1543356 	 St: c0770000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1543356----T:  1546156 	 St: c0771000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1546156----T:  1553478 	 St: c0773000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1553478----T:  1556083 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1556083----T:  1558688 	 St: c0371000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1558688----T:  1566468 	 St: c0372000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1566889----T:  1569494 	 St: c0780000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1569494----T:  1577734 	 St: c0781000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1577734----T:  1580339 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1580339----T:  1588579 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1588579----T:  1592798 	 St: c0790000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1592798----T:  1598759 	 St: c0796000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1598759----T:  1602978 	 St: c0390000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1602978----T:  1608939 	 St: c0396000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1608939----T:  1612369 	 St: c07a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1612369----T:  1619234 	 St: c07a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1619234----T:  1622664 	 St: c03a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1622664----T:  1629529 	 St: c03a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1629995----T:  1632600 	 St: c07b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1632600----T:  1640840 	 St: c07b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1640840----T:  1643445 	 St: c03b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1643445----T:  1651685 	 St: c03b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1651685----T:  1655497 	 St: c07c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1655497----T:  1658102 	 St: c07c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1658102----T:  1664063 	 St: c07c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1664063----T:  1667875 	 St: c03c0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1667875----T:  1670480 	 St: c03c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1670480----T:  1676441 	 St: c03c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1676441----T:  1679527 	 St: c07d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1679527----T:  1682132 	 St: c07d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1682132----T:  1688997 	 St: c07d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1688997----T:  1692083 	 St: c03d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1692083----T:  1694688 	 St: c03d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1694688----T:  1701553 	 St: c03d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1701920----T:  1704525 	 St: c07e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1704525----T:  1707130 	 St: c07e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1707130----T:  1709735 	 St: c07e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1709735----T:  1717057 	 St: c07e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1717057----T:  1719662 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1719662----T:  1722267 	 St: c03e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1722267----T:  1724872 	 St: c03e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1724872----T:  1732194 	 St: c03e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1732194----T:  1734799 	 St: c03f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1734799----T:  1743039 	 St: c03f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1743039----T:  1745644 	 St: c07f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1745644----T:  1753884 	 St: c07f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1755205----T:  1757810 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1755205----T:  1763445 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1766050----T:  1768655 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1766050----T:  1774290 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1776895----T:  1779500 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1776895----T:  1792590 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1795195----T:  1797800 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1795195----T:  1825918 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1828523----T:  1831128 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1828523----T:  1889359 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1891964----T:  1894569 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1891964----T:  2013053 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2015658----T:  2018263 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2015658----T:  2023898 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2026503----T:  2029108 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2026503----T:  2034743 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2037348----T:  2039953 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2037348----T:  2053043 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2055648----T:  2058253 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2055648----T:  2086371 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2088976----T:  2091581 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2088976----T:  2149812 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2152417----T:  2155022 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2152417----T:  2273506 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1533055(cycle), 1035.148560(us)
Tot_kernel_exec_time_and_fault_time: 15595150(cycle), 10530.148438(us)
Tot_memcpy_h2d_time: 1521832(cycle), 1027.570557(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 1521832(cycle), 1027.570557(us)
Tot_devicesync_time: 520906(cycle), 351.725861(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 520906(cycle), 351.725861(us)
GPGPU-Sim: *** exit detected ***
