<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: svt_usb_pipe4_dut_phy_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_svt_usb_pipe4_dut_phy_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_svt_usb_pipe4_dut_phy_if')">svt_usb_pipe4_dut_phy_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.10</td>
<td class="s5 cl rt"><a href="mod2573.html#Line" > 51.72</a></td>
<td class="s4 cl rt"><a href="mod2573.html#Cond" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2573.html#Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_pipe4_dut_phy_if.svi')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_pipe4_dut_phy_if.svi</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2573.html#inst_tag_230391"  onclick="showContent('inst_tag_230391')">config_ss_tb.config_ss_env_intf.usb_serial_if.pipe4_dut_phy_if</a></td>
<td class="s4 cl rt"> 40.10</td>
<td class="s5 cl rt"><a href="mod2573.html#inst_tag_230391_Line" > 51.72</a></td>
<td class="s4 cl rt"><a href="mod2573.html#inst_tag_230391_Cond" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2573.html#inst_tag_230391_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2573.html#inst_tag_230392"  onclick="showContent('inst_tag_230392')">config_ss_tb.config_ss_env_intf.usb_serial_if.pipe4_dut_phy_lane1_if</a></td>
<td class="s4 cl rt"> 40.10</td>
<td class="s5 cl rt"><a href="mod2573.html#inst_tag_230392_Line" > 51.72</a></td>
<td class="s4 cl rt"><a href="mod2573.html#inst_tag_230392_Cond" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2573.html#inst_tag_230392_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_230391'>
<hr>
<a name="inst_tag_230391"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_230391" >config_ss_tb.config_ss_env_intf.usb_serial_if.pipe4_dut_phy_if</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.10</td>
<td class="s5 cl rt"><a href="mod2573.html#inst_tag_230391_Line" > 51.72</a></td>
<td class="s4 cl rt"><a href="mod2573.html#inst_tag_230391_Cond" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2573.html#inst_tag_230391_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.10</td>
<td class="s5 cl rt"> 51.72</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33731" >usb_serial_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_230392'>
<hr>
<a name="inst_tag_230392"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_230392" >config_ss_tb.config_ss_env_intf.usb_serial_if.pipe4_dut_phy_lane1_if</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.10</td>
<td class="s5 cl rt"><a href="mod2573.html#inst_tag_230392_Line" > 51.72</a></td>
<td class="s4 cl rt"><a href="mod2573.html#inst_tag_230392_Cond" > 40.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod2573.html#inst_tag_230392_Branch" > 28.57</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.10</td>
<td class="s5 cl rt"> 51.72</td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33731" >usb_serial_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_svt_usb_pipe4_dut_phy_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2573.html" >svt_usb_pipe4_dut_phy_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>29</td><td>15</td><td>51.72</td></tr>
<tr class="s7"><td class="lf">INITIAL</td><td>392</td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>414</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>427</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>448</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>458</td><td>4</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
391                       initial begin
392        1/1              pclk_reg = 0;
393        1/1              rxclk_reg = 0;
394        1/1              pclk_enabled = 0;
395                         // Default data rate set to SS
396        1/1              ess_operating_rate = 2'b00;
397        1/1              pclk_data_width = `SVT_USB_MAX_PIPE_DATA_WIDTH;
398        1/1              case (pclk_data_width)
399        1/1                40: DataBusWidth = 2'b00;
400        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
401        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
402        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
403                         endcase
404        1/1              clk_count = 0;
405        1/1              rxclk_clk_count=0;
406        1/1              clk_toggle_count = pclk_data_width;
407        1/1              $display(&quot;svt_usb_pipe4_dut_phy_if : setup_time=%f/hold_time=%f/SVT_USB_PIPE_DUT_PHY_IF_SETUP_TIME=%f/SVT_USB_PIPE_DUT_PHY_IF_HOLD_TIME=%f/SVT_USB_IF_TIMESCALE_MULTIPLIER=%f&quot;, setup_time, hold_time,`SVT_USB_PIPE_DUT_PHY_IF_SETUP_TIME, `SVT_USB_PIPE_DUT_PHY_IF_HOLD_TIME, `SVT_USB_IF_TIMESCALE_MULTIPLIER);
408                       end
409                     
410                       //--------------------------------------------
411                       // Detection of data bus width change
412                       //--------------------------------------------
413                       always @ (pclk_data_width) begin
414        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
415        1/1              case (pclk_data_width)
416        1/1                40: DataBusWidth = 2'b00;
417        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
418        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
419        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
420                         endcase
421                       end
422                     
423                       //--------------------------------------------
424                       // Detection of data rate change
425                       //--------------------------------------------
426                       always @ (ess_operating_rate) begin
427        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
428                       end
429                       
430                       //--------------------------------------------
431                       // Generation of VIP heartbeat and PCLK   
432                       //--------------------------------------------
433                       // This code divides down the bit-rate input
434                       // clock (CLK) to generate a properly scaled
435                       // parallel interface clock (PCLK) based on
436                       // the width of the parallel data bus and 
437                       // operating rate (Gen1/5Ghz or GEN2/10Ghz) .
438                       //  Width :  CLK Freq.  : Data Rate: PCLK Freq. 
439                       //   8-bit:  10Ghz      :    5Gz   :  500 Mhz
440                       //  16-bit:  10Ghz      :    5Gz   :  250 Mhz
441                       //  32-bit:  10Ghz      :    5Gz   :  125 Mhz
442                       //   8-bit:  10Ghz      :   10Gz   : 1250 Mhz
443                       //  16-bit:  10Ghz      :   10Gz   :  625 Mhz
444                       //  32-bit:  10Ghz      :   10Gz   :  312.5 Mhz
445                       //
446                       //--------------------------------------------
447                       always @ (posedge CLK) begin
448        <font color = "red">0/1     ==>      if (clk_count &gt;= clk_toggle_count) begin</font>
449        <font color = "red">0/1     ==>        clk_count = 1;</font>
450        <font color = "red">0/1     ==>        pclk_reg = ~pclk_reg;</font>
451                         end else begin
452        <font color = "red">0/1     ==>        clk_count = clk_count + 1;</font>
453                         end
454                       end
455                     
456                       //generating Rxclk
457                       always @ (posedge CLK) begin
458        <font color = "red">0/1     ==>      if (rxclk_clk_count &gt;= clk_toggle_count) begin</font>
459        <font color = "red">0/1     ==>        rxclk_clk_count = 1;</font>
460        <font color = "red">0/1     ==>        rxclk_reg = ~rxclk_reg;</font>
461                         end else begin
462        <font color = "red">0/1     ==>        rxclk_clk_count = rxclk_clk_count + 1;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2573.html" >svt_usb_pipe4_dut_phy_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       414
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       427
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       466
 EXPRESSION (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       466
 SUB-EXPRESSION (pclk_enabled ? pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       467
 EXPRESSION (generate_rxclk ? rxclk_reg : 1'bz)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2573.html" >svt_usb_pipe4_dut_phy_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">6</td>
<td class="rt">28.57 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">466</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">467</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">398</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">414</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">415</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">427</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">448</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">458</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
466          assign PCLK = (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz);
                                          <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>             <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
467          assign RxClk = (generate_rxclk ? rxclk_reg : 1'bz);
                                            <font color = "red">-1-</font>  
                                            <font color = "red">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
398            case (pclk_data_width)
               <font color = "red">-1-</font>  
399              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
400              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
401              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
402              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
414            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
415            case (pclk_data_width)
               <font color = "red">-1-</font>  
416              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
417              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
418              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
419              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
427            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
448            if (clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
449              clk_count = 1;
           <font color = "red">      ==></font>
450              pclk_reg = ~pclk_reg;
451            end else begin
452              clk_count = clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
458            if (rxclk_clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
459              rxclk_clk_count = 1;
           <font color = "red">      ==></font>
460              rxclk_reg = ~rxclk_reg;
461            end else begin
462              rxclk_clk_count = rxclk_clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_230391'>
<a name="inst_tag_230391_Line"></a>
<b>Line Coverage for Instance : <a href="mod2573.html#inst_tag_230391" >config_ss_tb.config_ss_env_intf.usb_serial_if.pipe4_dut_phy_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>29</td><td>15</td><td>51.72</td></tr>
<tr class="s7"><td class="lf">INITIAL</td><td>392</td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>414</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>427</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>448</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>458</td><td>4</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
391                       initial begin
392        1/1              pclk_reg = 0;
393        1/1              rxclk_reg = 0;
394        1/1              pclk_enabled = 0;
395                         // Default data rate set to SS
396        1/1              ess_operating_rate = 2'b00;
397        1/1              pclk_data_width = `SVT_USB_MAX_PIPE_DATA_WIDTH;
398        1/1              case (pclk_data_width)
399        1/1                40: DataBusWidth = 2'b00;
400        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
401        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
402        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
403                         endcase
404        1/1              clk_count = 0;
405        1/1              rxclk_clk_count=0;
406        1/1              clk_toggle_count = pclk_data_width;
407        1/1              $display(&quot;svt_usb_pipe4_dut_phy_if : setup_time=%f/hold_time=%f/SVT_USB_PIPE_DUT_PHY_IF_SETUP_TIME=%f/SVT_USB_PIPE_DUT_PHY_IF_HOLD_TIME=%f/SVT_USB_IF_TIMESCALE_MULTIPLIER=%f&quot;, setup_time, hold_time,`SVT_USB_PIPE_DUT_PHY_IF_SETUP_TIME, `SVT_USB_PIPE_DUT_PHY_IF_HOLD_TIME, `SVT_USB_IF_TIMESCALE_MULTIPLIER);
408                       end
409                     
410                       //--------------------------------------------
411                       // Detection of data bus width change
412                       //--------------------------------------------
413                       always @ (pclk_data_width) begin
414        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
415        1/1              case (pclk_data_width)
416        1/1                40: DataBusWidth = 2'b00;
417        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
418        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
419        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
420                         endcase
421                       end
422                     
423                       //--------------------------------------------
424                       // Detection of data rate change
425                       //--------------------------------------------
426                       always @ (ess_operating_rate) begin
427        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
428                       end
429                       
430                       //--------------------------------------------
431                       // Generation of VIP heartbeat and PCLK   
432                       //--------------------------------------------
433                       // This code divides down the bit-rate input
434                       // clock (CLK) to generate a properly scaled
435                       // parallel interface clock (PCLK) based on
436                       // the width of the parallel data bus and 
437                       // operating rate (Gen1/5Ghz or GEN2/10Ghz) .
438                       //  Width :  CLK Freq.  : Data Rate: PCLK Freq. 
439                       //   8-bit:  10Ghz      :    5Gz   :  500 Mhz
440                       //  16-bit:  10Ghz      :    5Gz   :  250 Mhz
441                       //  32-bit:  10Ghz      :    5Gz   :  125 Mhz
442                       //   8-bit:  10Ghz      :   10Gz   : 1250 Mhz
443                       //  16-bit:  10Ghz      :   10Gz   :  625 Mhz
444                       //  32-bit:  10Ghz      :   10Gz   :  312.5 Mhz
445                       //
446                       //--------------------------------------------
447                       always @ (posedge CLK) begin
448        <font color = "red">0/1     ==>      if (clk_count &gt;= clk_toggle_count) begin</font>
449        <font color = "red">0/1     ==>        clk_count = 1;</font>
450        <font color = "red">0/1     ==>        pclk_reg = ~pclk_reg;</font>
451                         end else begin
452        <font color = "red">0/1     ==>        clk_count = clk_count + 1;</font>
453                         end
454                       end
455                     
456                       //generating Rxclk
457                       always @ (posedge CLK) begin
458        <font color = "red">0/1     ==>      if (rxclk_clk_count &gt;= clk_toggle_count) begin</font>
459        <font color = "red">0/1     ==>        rxclk_clk_count = 1;</font>
460        <font color = "red">0/1     ==>        rxclk_reg = ~rxclk_reg;</font>
461                         end else begin
462        <font color = "red">0/1     ==>        rxclk_clk_count = rxclk_clk_count + 1;</font>
</pre>
<hr>
<a name="inst_tag_230391_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2573.html#inst_tag_230391" >config_ss_tb.config_ss_env_intf.usb_serial_if.pipe4_dut_phy_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       414
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       427
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       466
 EXPRESSION (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       466
 SUB-EXPRESSION (pclk_enabled ? pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       467
 EXPRESSION (generate_rxclk ? rxclk_reg : 1'bz)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_230391_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2573.html#inst_tag_230391" >config_ss_tb.config_ss_env_intf.usb_serial_if.pipe4_dut_phy_if</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">6</td>
<td class="rt">28.57 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">466</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">467</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">398</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">414</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">415</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">427</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">448</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">458</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
466          assign PCLK = (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz);
                                          <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>             <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
467          assign RxClk = (generate_rxclk ? rxclk_reg : 1'bz);
                                            <font color = "red">-1-</font>  
                                            <font color = "red">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
398            case (pclk_data_width)
               <font color = "red">-1-</font>  
399              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
400              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
401              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
402              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
414            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
415            case (pclk_data_width)
               <font color = "red">-1-</font>  
416              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
417              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
418              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
419              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
427            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
448            if (clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
449              clk_count = 1;
           <font color = "red">      ==></font>
450              pclk_reg = ~pclk_reg;
451            end else begin
452              clk_count = clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
458            if (rxclk_clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
459              rxclk_clk_count = 1;
           <font color = "red">      ==></font>
460              rxclk_reg = ~rxclk_reg;
461            end else begin
462              rxclk_clk_count = rxclk_clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_230392'>
<a name="inst_tag_230392_Line"></a>
<b>Line Coverage for Instance : <a href="mod2573.html#inst_tag_230392" >config_ss_tb.config_ss_env_intf.usb_serial_if.pipe4_dut_phy_lane1_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>29</td><td>15</td><td>51.72</td></tr>
<tr class="s7"><td class="lf">INITIAL</td><td>392</td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>414</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>427</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>448</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>458</td><td>4</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
391                       initial begin
392        1/1              pclk_reg = 0;
393        1/1              rxclk_reg = 0;
394        1/1              pclk_enabled = 0;
395                         // Default data rate set to SS
396        1/1              ess_operating_rate = 2'b00;
397        1/1              pclk_data_width = `SVT_USB_MAX_PIPE_DATA_WIDTH;
398        1/1              case (pclk_data_width)
399        1/1                40: DataBusWidth = 2'b00;
400        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
401        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
402        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
403                         endcase
404        1/1              clk_count = 0;
405        1/1              rxclk_clk_count=0;
406        1/1              clk_toggle_count = pclk_data_width;
407        1/1              $display(&quot;svt_usb_pipe4_dut_phy_if : setup_time=%f/hold_time=%f/SVT_USB_PIPE_DUT_PHY_IF_SETUP_TIME=%f/SVT_USB_PIPE_DUT_PHY_IF_HOLD_TIME=%f/SVT_USB_IF_TIMESCALE_MULTIPLIER=%f&quot;, setup_time, hold_time,`SVT_USB_PIPE_DUT_PHY_IF_SETUP_TIME, `SVT_USB_PIPE_DUT_PHY_IF_HOLD_TIME, `SVT_USB_IF_TIMESCALE_MULTIPLIER);
408                       end
409                     
410                       //--------------------------------------------
411                       // Detection of data bus width change
412                       //--------------------------------------------
413                       always @ (pclk_data_width) begin
414        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
415        1/1              case (pclk_data_width)
416        1/1                40: DataBusWidth = 2'b00;
417        <font color = "red">0/1     ==>        20: DataBusWidth = 2'b01;</font>
418        <font color = "red">0/1     ==>        10: DataBusWidth = 2'b10;</font>
419        <font color = "red">0/1     ==>        default: DataBusWidth = 2'b11;</font>
420                         endcase
421                       end
422                     
423                       //--------------------------------------------
424                       // Detection of data rate change
425                       //--------------------------------------------
426                       always @ (ess_operating_rate) begin
427        1/1              clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
428                       end
429                       
430                       //--------------------------------------------
431                       // Generation of VIP heartbeat and PCLK   
432                       //--------------------------------------------
433                       // This code divides down the bit-rate input
434                       // clock (CLK) to generate a properly scaled
435                       // parallel interface clock (PCLK) based on
436                       // the width of the parallel data bus and 
437                       // operating rate (Gen1/5Ghz or GEN2/10Ghz) .
438                       //  Width :  CLK Freq.  : Data Rate: PCLK Freq. 
439                       //   8-bit:  10Ghz      :    5Gz   :  500 Mhz
440                       //  16-bit:  10Ghz      :    5Gz   :  250 Mhz
441                       //  32-bit:  10Ghz      :    5Gz   :  125 Mhz
442                       //   8-bit:  10Ghz      :   10Gz   : 1250 Mhz
443                       //  16-bit:  10Ghz      :   10Gz   :  625 Mhz
444                       //  32-bit:  10Ghz      :   10Gz   :  312.5 Mhz
445                       //
446                       //--------------------------------------------
447                       always @ (posedge CLK) begin
448        <font color = "red">0/1     ==>      if (clk_count &gt;= clk_toggle_count) begin</font>
449        <font color = "red">0/1     ==>        clk_count = 1;</font>
450        <font color = "red">0/1     ==>        pclk_reg = ~pclk_reg;</font>
451                         end else begin
452        <font color = "red">0/1     ==>        clk_count = clk_count + 1;</font>
453                         end
454                       end
455                     
456                       //generating Rxclk
457                       always @ (posedge CLK) begin
458        <font color = "red">0/1     ==>      if (rxclk_clk_count &gt;= clk_toggle_count) begin</font>
459        <font color = "red">0/1     ==>        rxclk_clk_count = 1;</font>
460        <font color = "red">0/1     ==>        rxclk_reg = ~rxclk_reg;</font>
461                         end else begin
462        <font color = "red">0/1     ==>        rxclk_clk_count = rxclk_clk_count + 1;</font>
</pre>
<hr>
<a name="inst_tag_230392_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2573.html#inst_tag_230392" >config_ss_tb.config_ss_env_intf.usb_serial_if.pipe4_dut_phy_lane1_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       414
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       427
 EXPRESSION ((ess_operating_rate == 2'b1) ? ((4 * (pclk_data_width / 10))) : pclk_data_width)
             --------------1-------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       466
 EXPRESSION (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz)
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       466
 SUB-EXPRESSION (pclk_enabled ? pclk_reg : 1'b0)
                 ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       467
 EXPRESSION (generate_rxclk ? rxclk_reg : 1'bz)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_230392_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2573.html#inst_tag_230392" >config_ss_tb.config_ss_env_intf.usb_serial_if.pipe4_dut_phy_lane1_if</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">6</td>
<td class="rt">28.57 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">466</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">467</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">398</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">414</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">415</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">427</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">448</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">458</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
466          assign PCLK = (generate_pclk ? (pclk_enabled ? pclk_reg : 1'b0) : 1'bz);
                                          <font color = "red">-1-</font>             <font color = "red">-2-</font>   
                                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>             <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
467          assign RxClk = (generate_rxclk ? rxclk_reg : 1'bz);
                                            <font color = "red">-1-</font>  
                                            <font color = "red">==></font>  
                                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
398            case (pclk_data_width)
               <font color = "red">-1-</font>  
399              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
400              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
401              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
402              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
414            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
415            case (pclk_data_width)
               <font color = "red">-1-</font>  
416              40: DataBusWidth = 2'b00;
           <font color = "green">      ==></font>
417              20: DataBusWidth = 2'b01;
           <font color = "red">      ==></font>
418              10: DataBusWidth = 2'b10;
           <font color = "red">      ==></font>
419              default: DataBusWidth = 2'b11;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>40 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>20 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
427            clk_toggle_count = (ess_operating_rate == 2'b01) ? (4 * (pclk_data_width/10)) : pclk_data_width;
                                                                <font color = "red">-1-</font>  
                                                                <font color = "red">==></font>  
                                                                <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
448            if (clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
449              clk_count = 1;
           <font color = "red">      ==></font>
450              pclk_reg = ~pclk_reg;
451            end else begin
452              clk_count = clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
458            if (rxclk_clk_count >= clk_toggle_count) begin
               <font color = "red">-1-</font>  
459              rxclk_clk_count = 1;
           <font color = "red">      ==></font>
460              rxclk_reg = ~rxclk_reg;
461            end else begin
462              rxclk_clk_count = rxclk_clk_count + 1;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_230391">
    <li>
      <a href="#inst_tag_230391_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_230391_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_230391_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_230392">
    <li>
      <a href="#inst_tag_230392_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_230392_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_230392_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_svt_usb_pipe4_dut_phy_if">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
