Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: A:/Vivado/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav --prj A:/Semester 7/DigitalIC/ALU_1/ALU_1.sim/sim_1/behav/top_test.prj xil_defaultlib.top_test xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "A:/Semester 7/DigitalIC/ALU_1/ALU_1.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-165] Analyzing Verilog file "A:/Semester 7/DigitalIC/ALU_1/ALU_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-165] Analyzing Verilog file "A:/Semester 7/DigitalIC/ALU_1/ALU_1.srcs/sources_1/new/module_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_top
INFO: [VRFC 10-165] Analyzing Verilog file "A:/Semester 7/DigitalIC/ALU_1/ALU_1.srcs/sim_1/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [VRFC 10-165] Analyzing Verilog file "A:/Vivado/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.module_top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot top_test_behav
