// Seed: 4186588732
module module_0 (
    input wor  id_0,
    input wand id_1
);
  always @* id_3 = id_0;
  wire id_4;
  wire id_5;
  wire id_6 = id_0;
  assign id_6 = 1;
  assign id_6 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input wor id_2,
    output wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri1 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input uwire id_11,
    input uwire id_12,
    output wire id_13,
    output wire id_14,
    input supply0 id_15,
    input supply1 id_16,
    input tri0 id_17,
    input wor id_18,
    output supply0 id_19,
    input tri id_20,
    output tri id_21,
    input tri0 id_22,
    input uwire id_23
);
  assign id_3 = 1'b0 | id_5;
  string id_25;
  tri1   id_26;
  assign id_14 = 1;
  tri1 id_27;
  id_28 :
  assert property (@(posedge id_25) "")
  else $display;
  assign id_27 = id_20 + 1;
  id_29 :
  assert property (@(posedge id_6 - (id_26)) id_26)
  else $display(1);
  integer id_30 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (id_11),
      .id_3 ({1, (id_19) * id_10}),
      .id_4 (1),
      .id_5 (1),
      .id_6 (id_20),
      .id_7 (1),
      .id_8 (1),
      .id_9 (),
      .id_10(1)
  );
  module_0 modCall_1 (
      id_6,
      id_15
  );
  assign modCall_1.id_1 = 0;
endmodule
