5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd elsif1.4.vcd -o elsif1.4.cdd -v elsif1.4.v
3 0 $root $root NA 0 0 1
3 0 main main elsif1.4.v 3 28 1
2 1 7 8000c 2 3d 12100a 0 0 1 2 1102 $u0
1 a 5 830004 1 0 0 0 1 1 1002
1 b 5 830007 1 0 0 0 1 1 102
4 1 0 0
3 1 main.$u0 main.$u0 elsif1.4.v 0 17 1
2 2 12 50008 1 0 20008 0 0 1 4 1
2 3 12 10001 0 1 400 0 0 a
2 4 12 10008 1 37 1100a 2 3
2 5 13 50008 1 0 20004 0 0 1 4 0
2 6 13 10001 0 1 400 0 0 a
2 7 13 10008 1 37 6 5 6
2 8 15 50008 1 0 20004 0 0 1 4 0
2 9 15 10001 0 1 400 0 0 b
2 10 15 10008 1 37 6 8 9
2 11 16 50008 1 0 20008 0 0 1 4 1
2 12 16 10001 0 1 400 0 0 b
2 13 16 10008 1 37 a 11 12
4 13 0 0
4 10 13 13
4 7 10 10
4 4 7 7
3 1 main.$u1 main.$u1 elsif1.4.v 0 26 1
