timestamp 1750060524
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use sky130_fd_pr__nfet_g5v0d10v5_QKV39N sky130_fd_pr__nfet_g5v0d10v5_QKV39N_3 -1 0 1676 0 -1 -347
use sky130_fd_pr__nfet_g5v0d10v5_QKV39N sky130_fd_pr__nfet_g5v0d10v5_QKV39N_1 -1 0 1300 0 -1 -347
use sky130_fd_pr__nfet_g5v0d10v5_QKV39N sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0 1 0 1676 0 1 115
use cm_ncell_1 cm_ncell_1_2 -1 0 1059 0 -1 -237
use cm_ncell_1 cm_ncell_1_1 -1 0 683 0 -1 -237
use cm_ncell_1 cm_ncell_1_0 -1 0 307 0 -1 -237
use cm_ncell2_4 cm_ncell2_4_0 1 0 5 0 1 8
node "m2_n16_n454#" 0 0 -16 -454 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_654_n376#" 0 0 654 -376 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n98_n376#" 0 0 -98 -376 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_1030_24#" 0 0 1030 24 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_278_24#" 0 0 278 24 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_n16_n914#" 0 0 -16 -914 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "li_n16_n891#" 0 0 -16 -891 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_n16_n904#" 0 0 -16 -904 mvppd 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/VSUBS" "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_3/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_3/VSUBS" "cm_ncell2_4_0/a_n21_604#"
merge "cm_ncell2_4_0/a_n21_604#" "cm_ncell_1_0/VSUBS"
merge "cm_ncell_1_0/VSUBS" "cm_ncell_1_1/VSUBS"
merge "cm_ncell_1_1/VSUBS" "cm_ncell_1_2/VSUBS"
merge "cm_ncell_1_2/VSUBS" "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_1/VSUBS"
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_1/VSUBS" "a_n16_n904#"
merge "cm_ncell2_4_0/cm_ncell_4_0/cm_ncell_2_1/cm_ncell_1_1/sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_n158_n91#" "cm_ncell2_4_0/cm_ncell_4_0/cm_ncell_2_1/cm_ncell_1_0/sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_100_n91#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cm_ncell2_4_0/cm_ncell_4_0/cm_ncell_2_1/cm_ncell_1_0/sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_100_n91#" "m1_1030_24#"
merge "cm_ncell_1_1/sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_n158_n91#" "cm_ncell_1_2/sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_100_n91#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cm_ncell_1_2/sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_100_n91#" "m1_654_n376#"
merge "cm_ncell2_4_0/m1_n21_594#" "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_100_n91#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_100_n91#" "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_n158_n91#"
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_n158_n91#" "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_n100_n117#"
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_n100_n117#" "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_1/a_n158_n91#"
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_1/a_n158_n91#" "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_3/a_n158_n91#"
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_3/a_n158_n91#" "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_3/a_n100_n117#"
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_3/a_n100_n117#" "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_3/a_100_n91#"
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_3/a_100_n91#" "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_1/a_n100_n117#"
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_1/a_n100_n117#" "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_1/a_100_n91#"
merge "sky130_fd_pr__nfet_g5v0d10v5_QKV39N_1/a_100_n91#" "m1_n16_n914#"
merge "cm_ncell2_4_0/li_n21_617#" "li_n16_n891#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cm_ncell2_4_0/cm_ncell_4_0/cm_ncell_2_0/cm_ncell_1_1/sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_n158_n91#" "cm_ncell2_4_0/cm_ncell_4_0/cm_ncell_2_0/cm_ncell_1_0/sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_100_n91#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cm_ncell2_4_0/cm_ncell_4_0/cm_ncell_2_0/cm_ncell_1_0/sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_100_n91#" "m1_278_24#"
merge "cm_ncell_1_0/m1_69_157#" "cm_ncell_1_1/m1_69_157#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cm_ncell_1_1/m1_69_157#" "cm_ncell_1_2/m1_69_157#"
merge "cm_ncell_1_2/m1_69_157#" "m2_n16_n454#"
merge "cm_ncell_1_0/sky130_fd_pr__nfet_g5v0d10v5_QKV39N_0/a_100_n91#" "m1_n98_n376#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
