// Seed: 1830078307
module module_0 (
    input wor  id_0,
    input tri  id_1,
    input tri0 id_2
);
endmodule
module module_1 #(
    parameter id_0 = 32'd45,
    parameter id_4 = 32'd83
) (
    input wire _id_0,
    input supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply1 _id_4
);
  bit [id_0 : 1  ?  -1  >=  {  1  ,  1  } : id_4] id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_6 = -1;
  localparam id_7 = 1;
  always @(id_7 or posedge {1 & id_1,
    id_7,
    -1,
    id_4,
    "",
    id_4,
    1
  })
  begin : LABEL_0
    id_6 <= id_2;
  end
  id_8 :
  assert property (@(1 ? -1 : -1'h0) (-1))
  else id_6 = id_3;
endmodule
