(assume nst86.0 (not (= (or (and (Btwn$0 next$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (or (and (= (read$0 next$0 end1$0) end1$0) (= (read$0 next$0 end1$0) start1$0)) (and (= (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (= (read$0 next$0 end1$0) (read$0 prev$0 start1$0)) (in$0 end1$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0)))) true) (not (dlseg_struct$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0) next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0))) (or (and (Btwn$0 next$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (or (and (= end1$0 (read$0 next$0 end1$0)) (= start1$0 (read$0 next$0 end1$0))) (and (= (read$0 next$0 end1$0) (read$0 prev$0 start1$0)) (in$0 end1$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0))))) (not (dlseg_struct$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0) next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0))))))
(assume t84 (= (and (Btwn$0 next$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (or (and (= (read$0 next$0 end1$0) end1$0) (= (read$0 next$0 end1$0) start1$0)) (and (= (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (= (read$0 next$0 end1$0) (read$0 prev$0 start1$0)) (in$0 end1$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0)))) true) (and (Btwn$0 next$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (or (and (= end1$0 (read$0 next$0 end1$0)) (= start1$0 (read$0 next$0 end1$0))) (and (= (read$0 next$0 end1$0) (read$0 prev$0 start1$0)) (in$0 end1$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0)))))))
(assume t85 (= (not (dlseg_struct$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0) next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0)) (not (dlseg_struct$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0) next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0))))
(step st86 (cl (= (or (and (Btwn$0 next$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (or (and (= (read$0 next$0 end1$0) end1$0) (= (read$0 next$0 end1$0) start1$0)) (and (= (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (= (read$0 next$0 end1$0) (read$0 prev$0 start1$0)) (in$0 end1$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0)))) true) (not (dlseg_struct$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0) next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0))) (or (and (Btwn$0 next$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0)) (or (and (= end1$0 (read$0 next$0 end1$0)) (= start1$0 (read$0 next$0 end1$0))) (and (= (read$0 next$0 end1$0) (read$0 prev$0 start1$0)) (in$0 end1$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0))))) (not (dlseg_struct$0 (dlseg_domain$0 next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0) next$0 prev$0 start1$0 (read$0 next$0 end1$0) (read$0 next$0 end1$0) end1$0))))) :rule cong :premises (t84 t85))
(step t.end (cl) :rule resolution :premises (nst86.0 st86))
