// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

`timescale 1 ns / 1 ps
module hls_macc_top (
s_axi_HLS_MACC_PERIPH_BUS_AWADDR,
s_axi_HLS_MACC_PERIPH_BUS_AWVALID,
s_axi_HLS_MACC_PERIPH_BUS_AWREADY,
s_axi_HLS_MACC_PERIPH_BUS_WDATA,
s_axi_HLS_MACC_PERIPH_BUS_WSTRB,
s_axi_HLS_MACC_PERIPH_BUS_WVALID,
s_axi_HLS_MACC_PERIPH_BUS_WREADY,
s_axi_HLS_MACC_PERIPH_BUS_BRESP,
s_axi_HLS_MACC_PERIPH_BUS_BVALID,
s_axi_HLS_MACC_PERIPH_BUS_BREADY,
s_axi_HLS_MACC_PERIPH_BUS_ARADDR,
s_axi_HLS_MACC_PERIPH_BUS_ARVALID,
s_axi_HLS_MACC_PERIPH_BUS_ARREADY,
s_axi_HLS_MACC_PERIPH_BUS_RDATA,
s_axi_HLS_MACC_PERIPH_BUS_RRESP,
s_axi_HLS_MACC_PERIPH_BUS_RVALID,
s_axi_HLS_MACC_PERIPH_BUS_RREADY,
interrupt,
aresetn,
aclk
);

parameter C_S_AXI_HLS_MACC_PERIPH_BUS_ADDR_WIDTH = 6;
parameter C_S_AXI_HLS_MACC_PERIPH_BUS_DATA_WIDTH = 32;
parameter RESET_ACTIVE_LOW = 1;

input [C_S_AXI_HLS_MACC_PERIPH_BUS_ADDR_WIDTH - 1:0] s_axi_HLS_MACC_PERIPH_BUS_AWADDR ;
input s_axi_HLS_MACC_PERIPH_BUS_AWVALID ;
output s_axi_HLS_MACC_PERIPH_BUS_AWREADY ;
input [C_S_AXI_HLS_MACC_PERIPH_BUS_DATA_WIDTH - 1:0] s_axi_HLS_MACC_PERIPH_BUS_WDATA ;
input [C_S_AXI_HLS_MACC_PERIPH_BUS_DATA_WIDTH/8 - 1:0] s_axi_HLS_MACC_PERIPH_BUS_WSTRB ;
input s_axi_HLS_MACC_PERIPH_BUS_WVALID ;
output s_axi_HLS_MACC_PERIPH_BUS_WREADY ;
output [2 - 1:0] s_axi_HLS_MACC_PERIPH_BUS_BRESP ;
output s_axi_HLS_MACC_PERIPH_BUS_BVALID ;
input s_axi_HLS_MACC_PERIPH_BUS_BREADY ;
input [C_S_AXI_HLS_MACC_PERIPH_BUS_ADDR_WIDTH - 1:0] s_axi_HLS_MACC_PERIPH_BUS_ARADDR ;
input s_axi_HLS_MACC_PERIPH_BUS_ARVALID ;
output s_axi_HLS_MACC_PERIPH_BUS_ARREADY ;
output [C_S_AXI_HLS_MACC_PERIPH_BUS_DATA_WIDTH - 1:0] s_axi_HLS_MACC_PERIPH_BUS_RDATA ;
output [2 - 1:0] s_axi_HLS_MACC_PERIPH_BUS_RRESP ;
output s_axi_HLS_MACC_PERIPH_BUS_RVALID ;
input s_axi_HLS_MACC_PERIPH_BUS_RREADY ;
output interrupt ;

input aresetn ;

input aclk ;


wire [C_S_AXI_HLS_MACC_PERIPH_BUS_ADDR_WIDTH - 1:0] s_axi_HLS_MACC_PERIPH_BUS_AWADDR;
wire s_axi_HLS_MACC_PERIPH_BUS_AWVALID;
wire s_axi_HLS_MACC_PERIPH_BUS_AWREADY;
wire [C_S_AXI_HLS_MACC_PERIPH_BUS_DATA_WIDTH - 1:0] s_axi_HLS_MACC_PERIPH_BUS_WDATA;
wire [C_S_AXI_HLS_MACC_PERIPH_BUS_DATA_WIDTH/8 - 1:0] s_axi_HLS_MACC_PERIPH_BUS_WSTRB;
wire s_axi_HLS_MACC_PERIPH_BUS_WVALID;
wire s_axi_HLS_MACC_PERIPH_BUS_WREADY;
wire [2 - 1:0] s_axi_HLS_MACC_PERIPH_BUS_BRESP;
wire s_axi_HLS_MACC_PERIPH_BUS_BVALID;
wire s_axi_HLS_MACC_PERIPH_BUS_BREADY;
wire [C_S_AXI_HLS_MACC_PERIPH_BUS_ADDR_WIDTH - 1:0] s_axi_HLS_MACC_PERIPH_BUS_ARADDR;
wire s_axi_HLS_MACC_PERIPH_BUS_ARVALID;
wire s_axi_HLS_MACC_PERIPH_BUS_ARREADY;
wire [C_S_AXI_HLS_MACC_PERIPH_BUS_DATA_WIDTH - 1:0] s_axi_HLS_MACC_PERIPH_BUS_RDATA;
wire [2 - 1:0] s_axi_HLS_MACC_PERIPH_BUS_RRESP;
wire s_axi_HLS_MACC_PERIPH_BUS_RVALID;
wire s_axi_HLS_MACC_PERIPH_BUS_RREADY;
wire interrupt;

wire aresetn;


wire [32 - 1:0] sig_hls_macc_a;
wire [32 - 1:0] sig_hls_macc_b;
wire [32 - 1:0] sig_hls_macc_accum;
wire sig_hls_macc_accum_ap_vld;
wire [1 - 1:0] sig_hls_macc_accum_clr;
wire sig_hls_macc_ap_start;
wire sig_hls_macc_ap_ready;
wire sig_hls_macc_ap_done;
wire sig_hls_macc_ap_idle;

wire sig_hls_macc_ap_rst;



hls_macc hls_macc_U(
    .a(sig_hls_macc_a),
    .b(sig_hls_macc_b),
    .accum(sig_hls_macc_accum),
    .accum_ap_vld(sig_hls_macc_accum_ap_vld),
    .accum_clr(sig_hls_macc_accum_clr),
    .ap_start(sig_hls_macc_ap_start),
    .ap_ready(sig_hls_macc_ap_ready),
    .ap_done(sig_hls_macc_ap_done),
    .ap_idle(sig_hls_macc_ap_idle),
    .ap_rst(sig_hls_macc_ap_rst),
    .ap_clk(aclk)
);

hls_macc_HLS_MACC_PERIPH_BUS_if #(
    .C_ADDR_WIDTH(C_S_AXI_HLS_MACC_PERIPH_BUS_ADDR_WIDTH),
    .C_DATA_WIDTH(C_S_AXI_HLS_MACC_PERIPH_BUS_DATA_WIDTH))
hls_macc_HLS_MACC_PERIPH_BUS_if_U(
    .ACLK(aclk),
    .ARESETN(aresetn),
    .I_a(sig_hls_macc_a),
    .I_b(sig_hls_macc_b),
    .O_accum(sig_hls_macc_accum),
    .O_accum_ap_vld(sig_hls_macc_accum_ap_vld),
    .I_accum_clr(sig_hls_macc_accum_clr),
    .I_ap_start(sig_hls_macc_ap_start),
    .O_ap_ready(sig_hls_macc_ap_ready),
    .O_ap_done(sig_hls_macc_ap_done),
    .O_ap_idle(sig_hls_macc_ap_idle),
    .AWADDR(s_axi_HLS_MACC_PERIPH_BUS_AWADDR),
    .AWVALID(s_axi_HLS_MACC_PERIPH_BUS_AWVALID),
    .AWREADY(s_axi_HLS_MACC_PERIPH_BUS_AWREADY),
    .WDATA(s_axi_HLS_MACC_PERIPH_BUS_WDATA),
    .WSTRB(s_axi_HLS_MACC_PERIPH_BUS_WSTRB),
    .WVALID(s_axi_HLS_MACC_PERIPH_BUS_WVALID),
    .WREADY(s_axi_HLS_MACC_PERIPH_BUS_WREADY),
    .BRESP(s_axi_HLS_MACC_PERIPH_BUS_BRESP),
    .BVALID(s_axi_HLS_MACC_PERIPH_BUS_BVALID),
    .BREADY(s_axi_HLS_MACC_PERIPH_BUS_BREADY),
    .ARADDR(s_axi_HLS_MACC_PERIPH_BUS_ARADDR),
    .ARVALID(s_axi_HLS_MACC_PERIPH_BUS_ARVALID),
    .ARREADY(s_axi_HLS_MACC_PERIPH_BUS_ARREADY),
    .RDATA(s_axi_HLS_MACC_PERIPH_BUS_RDATA),
    .RRESP(s_axi_HLS_MACC_PERIPH_BUS_RRESP),
    .RVALID(s_axi_HLS_MACC_PERIPH_BUS_RVALID),
    .RREADY(s_axi_HLS_MACC_PERIPH_BUS_RREADY),
    .interrupt(interrupt));

hls_macc_ap_rst_if #(
    .RESET_ACTIVE_LOW(RESET_ACTIVE_LOW))
ap_rst_if_U(
    .dout(sig_hls_macc_ap_rst),
    .din(aresetn));

endmodule
