;redcode
;assert 1
	SPL 0, <-332
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB #1, <-2
	ADD 121, 50
	SLT 210, 60
	DJN 1, @10
	SUB @125, 106
	SUB @125, 106
	SUB #1, <-2
	MOV -5, <-20
	ADD 121, 50
	SUB #21, 3
	SUB @0, @2
	SUB #1, <-2
	ADD 121, 50
	SUB @0, @2
	CMP -7, <-420
	ADD 270, 1
	MOV -5, <-20
	SUB #73, 602
	SUB @125, 106
	SLT 0, @50
	MOV -5, <-20
	SUB 10, 0
	MOV -5, <-20
	JMP 700, 10
	SUB -56, 0
	SUB -56, 0
	ADD 212, 33
	SLT 0, @50
	SUB -56, 0
	MOV @121, 106
	ADD 212, 33
	ADD 3, @221
	SLT @130, 20
	SUB @0, -22
	CMP #0, -5
	SUB @0, -22
	SLT @13, 2
	DJN 802, #2
	DJN 802, #2
	SUB 206, <100
	SUB 206, <100
	DJN -1, @-20
	SLT @13, 2
	SPL 0, <-332
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
