Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 84d29aa4ff204e7694a42dc895cc0bdc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fact_tb_behav xil_defaultlib.fact_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v" Line 1. Module REG(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v" Line 1. Module REG(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v" Line 1. Module REG(WIDTH=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v" Line 1. Module REG(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Hun/140L8/140L8.srcs/sources_1/new/FMUX2.v" Line 1. Module FMUX2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/REG.v" Line 1. Module REG(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/CNT.v" Line 1. Module CNT(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/CMP.v" Line 1. Module CMP(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/MUL.v" Line 1. Module MUL(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Hun/factorial/factorial.srcs/sources_1/new/BUF.v" Line 1. Module BUFFER(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.REG(WIDTH=4)
Compiling module xil_defaultlib.REG(WIDTH=1)
Compiling module xil_defaultlib.REG(WIDTH=32)
Compiling module xil_defaultlib.FMUX2(WIDTH=32)
Compiling module xil_defaultlib.CNT(WIDTH=32)
Compiling module xil_defaultlib.CMP(WIDTH=32)
Compiling module xil_defaultlib.MUL(WIDTH=32)
Compiling module xil_defaultlib.BUFFER(WIDTH=32)
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.SR_FF(WIDTH=1)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.fact_top
Compiling module xil_defaultlib.fact_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fact_tb_behav
