###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:37:36 2025
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin U0_ClkDiv/flag_reg/CK 
Endpoint:   U0_ClkDiv/flag_reg/D              (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.357
+ Phase Shift                   5.000
= Required Time                 4.643
- Arrival Time                  4.510
= Slack Time                    0.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.133 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.133 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.269 | 0.425 |   0.425 |    0.558 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   0.655 |    0.788 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   0.973 |    1.106 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   1.314 |    1.447 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   1.666 |    1.799 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.339 |   2.004 |    2.137 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.220 | 0.445 |   2.449 |    2.582 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   2.568 |    2.701 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   2.670 |    2.803 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.197 |   2.866 |    2.999 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   2.978 |    3.112 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   3.119 |    3.252 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   3.227 |    3.360 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   3.359 |    3.492 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   3.683 |    3.816 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   4.076 |    4.209 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.225 | 0.227 |   4.304 |    4.437 | 
     | U0_ClkDiv/U21                  | B1 v -> Y ^  | OAI32XLM   | 0.622 | 0.207 |   4.510 |    4.643 | 
     | U0_ClkDiv/flag_reg             | D ^          | SDFFRQX2M  | 0.622 | 0.000 |   4.510 |    4.643 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.133 | 
     | u_uart_clk_mux/U1  | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.133 | 
     | U0_ClkDiv/flag_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.133 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U1_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U1_ClkDiv/div_clk_reg_reg/D       (v) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.421
+ Phase Shift                   5.000
= Required Time                 4.579
- Arrival Time                  4.443
= Slack Time                    0.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.136 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.000 | 0.000 |   0.000 |    0.136 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.079 | 0.247 |   0.247 |    0.382 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.091 | 0.153 |   0.400 |    0.535 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.094 | 0.095 |   0.495 |    0.630 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.145 | 0.123 |   0.618 |    0.754 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.701 |   1.319 |    1.455 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.292 | 0.243 |   1.562 |    1.698 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.247 |   1.809 |    1.945 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.100 |   1.910 |    2.045 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   2.025 |    2.161 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   2.316 |    2.451 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   2.556 |    2.692 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.142 | 0.297 |   2.853 |    2.989 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.069 | 0.207 |   3.060 |    3.196 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.088 |   3.148 |    3.284 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.064 | 0.072 |   3.220 |    3.356 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.189 | 0.136 |   3.357 |    3.492 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   3.504 |    3.640 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.093 | 0.113 |   3.618 |    3.753 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.132 | 0.409 |   4.026 |    4.162 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.101 | 0.085 |   4.111 |    4.247 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.109 | 0.189 |   4.301 |    4.436 | 
     | U1_ClkDiv/U59                      | A2 ^ -> Y v  | OAI32X1M    | 0.138 | 0.142 |   4.443 |    4.578 | 
     | U1_ClkDiv/div_clk_reg_reg          | D v          | SDFFRQX2M   | 0.138 | 0.000 |   4.443 |    4.579 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.136 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.136 | 
     | U1_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.136 | 
     +-----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U1_ClkDiv/\counter_reg[3] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[3] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.304
+ Phase Shift                   5.000
= Required Time                 4.696
- Arrival Time                  4.548
= Slack Time                    0.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.147 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.000 | 0.000 |   0.000 |    0.147 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.079 | 0.247 |   0.247 |    0.394 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.091 | 0.153 |   0.400 |    0.547 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.094 | 0.095 |   0.495 |    0.642 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.145 | 0.123 |   0.618 |    0.765 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.701 |   1.319 |    1.466 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.292 | 0.243 |   1.562 |    1.709 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.247 |   1.809 |    1.957 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.100 |   1.910 |    2.057 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   2.025 |    2.173 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   2.316 |    2.463 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   2.556 |    2.704 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.142 | 0.297 |   2.853 |    3.001 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.069 | 0.207 |   3.060 |    3.207 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.088 |   3.148 |    3.295 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.064 | 0.072 |   3.220 |    3.367 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.189 | 0.136 |   3.357 |    3.504 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   3.504 |    3.652 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.093 | 0.113 |   3.618 |    3.765 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.132 | 0.409 |   4.026 |    4.174 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.101 | 0.085 |   4.111 |    4.259 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.109 | 0.189 |   4.301 |    4.448 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.073 | 0.076 |   4.377 |    4.524 | 
     | U1_ClkDiv/U20                      | B v -> Y ^   | NOR2BXLM    | 0.227 | 0.171 |   4.548 |    4.696 | 
     | U1_ClkDiv/\counter_reg[3]          | D ^          | SDFFRQX2M   | 0.227 | 0.000 |   4.548 |    4.696 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.147 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.147 | 
     | U1_ClkDiv/\counter_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.147 | 
     +-----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U1_ClkDiv/\counter_reg[0] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[0] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.304
+ Phase Shift                   5.000
= Required Time                 4.696
- Arrival Time                  4.548
= Slack Time                    0.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.148 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.000 | 0.000 |   0.000 |    0.148 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.079 | 0.247 |   0.247 |    0.394 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.091 | 0.153 |   0.400 |    0.547 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.094 | 0.095 |   0.495 |    0.643 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.145 | 0.123 |   0.618 |    0.766 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.701 |   1.319 |    1.467 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.292 | 0.243 |   1.562 |    1.710 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.247 |   1.809 |    1.957 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.100 |   1.910 |    2.057 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   2.025 |    2.173 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   2.316 |    2.463 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   2.556 |    2.704 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.142 | 0.297 |   2.853 |    3.001 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.069 | 0.207 |   3.060 |    3.208 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.088 |   3.148 |    3.296 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.064 | 0.072 |   3.220 |    3.368 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.189 | 0.136 |   3.357 |    3.504 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   3.504 |    3.652 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.093 | 0.113 |   3.618 |    3.766 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.132 | 0.409 |   4.026 |    4.174 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.101 | 0.085 |   4.111 |    4.259 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.109 | 0.189 |   4.301 |    4.449 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.073 | 0.076 |   4.377 |    4.525 | 
     | U1_ClkDiv/U21                      | B v -> Y ^   | NOR2BXLM    | 0.227 | 0.171 |   4.548 |    4.696 | 
     | U1_ClkDiv/\counter_reg[0]          | D ^          | SDFFRQX2M   | 0.227 | 0.000 |   4.548 |    4.696 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.148 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.148 | 
     | U1_ClkDiv/\counter_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.148 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U1_ClkDiv/\counter_reg[1] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[1] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.265
+ Phase Shift                   5.000
= Required Time                 4.735
- Arrival Time                  4.564
= Slack Time                    0.171
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.171 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.000 | 0.000 |   0.000 |    0.171 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.079 | 0.247 |   0.247 |    0.418 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.091 | 0.153 |   0.400 |    0.571 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.094 | 0.095 |   0.495 |    0.666 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.145 | 0.123 |   0.618 |    0.789 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.701 |   1.319 |    1.490 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.292 | 0.243 |   1.562 |    1.733 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.247 |   1.809 |    1.981 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.100 |   1.910 |    2.081 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   2.025 |    2.196 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   2.316 |    2.487 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   2.556 |    2.727 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.142 | 0.297 |   2.853 |    3.025 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.069 | 0.207 |   3.060 |    3.231 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.088 |   3.148 |    3.319 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.064 | 0.072 |   3.220 |    3.391 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.189 | 0.136 |   3.357 |    3.528 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   3.504 |    3.676 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.093 | 0.113 |   3.618 |    3.789 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.132 | 0.409 |   4.026 |    4.198 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.101 | 0.085 |   4.111 |    4.283 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.109 | 0.189 |   4.301 |    4.472 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.073 | 0.076 |   4.377 |    4.548 | 
     | U1_ClkDiv/U10                      | B v -> Y ^   | NOR2BXLM    | 0.255 | 0.187 |   4.564 |    4.735 | 
     | U1_ClkDiv/\counter_reg[1]          | D ^          | SDFFRX4M    | 0.255 | 0.000 |   4.564 |    4.735 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.171 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.171 | 
     | U1_ClkDiv/\counter_reg[1] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |   -0.171 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U1_ClkDiv/\counter_reg[7] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[7] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.298
+ Phase Shift                   5.000
= Required Time                 4.702
- Arrival Time                  4.528
= Slack Time                    0.174
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.174 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.000 | 0.000 |   0.000 |    0.174 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.079 | 0.247 |   0.247 |    0.421 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.091 | 0.153 |   0.400 |    0.574 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.094 | 0.095 |   0.495 |    0.669 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.145 | 0.123 |   0.618 |    0.792 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.701 |   1.319 |    1.493 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.292 | 0.243 |   1.562 |    1.736 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.247 |   1.809 |    1.983 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.100 |   1.910 |    2.084 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   2.025 |    2.199 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   2.316 |    2.490 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   2.556 |    2.730 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.142 | 0.297 |   2.853 |    3.028 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.069 | 0.207 |   3.060 |    3.234 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.088 |   3.148 |    3.322 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.064 | 0.072 |   3.220 |    3.394 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.189 | 0.136 |   3.357 |    3.531 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   3.504 |    3.679 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.093 | 0.113 |   3.618 |    3.792 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.132 | 0.409 |   4.026 |    4.200 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.101 | 0.085 |   4.111 |    4.286 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.109 | 0.189 |   4.301 |    4.475 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.073 | 0.076 |   4.377 |    4.551 | 
     | U1_ClkDiv/U22                      | B v -> Y ^   | NOR2BXLM    | 0.190 | 0.151 |   4.528 |    4.702 | 
     | U1_ClkDiv/\counter_reg[7]          | D ^          | SDFFRQX2M   | 0.190 | 0.000 |   4.528 |    4.702 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.174 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.174 | 
     | U1_ClkDiv/\counter_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.174 | 
     +-----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U1_ClkDiv/\counter_reg[2] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[2] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.704
- Arrival Time                  4.521
= Slack Time                    0.183
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.183 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.000 | 0.000 |   0.000 |    0.183 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.079 | 0.247 |   0.247 |    0.430 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.091 | 0.153 |   0.400 |    0.583 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.094 | 0.095 |   0.495 |    0.678 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.145 | 0.123 |   0.618 |    0.801 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.701 |   1.319 |    1.502 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.292 | 0.243 |   1.562 |    1.745 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.247 |   1.809 |    1.993 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.100 |   1.910 |    2.093 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   2.025 |    2.208 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   2.316 |    2.499 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   2.556 |    2.739 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.142 | 0.297 |   2.853 |    3.037 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.069 | 0.207 |   3.060 |    3.243 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.088 |   3.148 |    3.331 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.064 | 0.072 |   3.220 |    3.403 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.189 | 0.136 |   3.357 |    3.540 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   3.504 |    3.688 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.093 | 0.113 |   3.618 |    3.801 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.132 | 0.409 |   4.026 |    4.209 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.101 | 0.085 |   4.111 |    4.295 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.109 | 0.189 |   4.301 |    4.484 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.073 | 0.076 |   4.377 |    4.560 | 
     | U1_ClkDiv/U16                      | B v -> Y ^   | NOR2BXLM    | 0.179 | 0.144 |   4.521 |    4.704 | 
     | U1_ClkDiv/\counter_reg[2]          | D ^          | SDFFRQX2M   | 0.179 | 0.000 |   4.521 |    4.704 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.183 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.183 | 
     | U1_ClkDiv/\counter_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.183 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U1_ClkDiv/\counter_reg[6] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[6] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.296
+ Phase Shift                   5.000
= Required Time                 4.704
- Arrival Time                  4.520
= Slack Time                    0.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.184 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.000 | 0.000 |   0.000 |    0.184 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.079 | 0.247 |   0.247 |    0.430 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.091 | 0.153 |   0.400 |    0.583 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.094 | 0.095 |   0.495 |    0.678 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.145 | 0.123 |   0.618 |    0.802 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.701 |   1.319 |    1.503 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.292 | 0.243 |   1.562 |    1.746 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.247 |   1.809 |    1.993 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.100 |   1.910 |    2.093 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   2.025 |    2.209 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   2.316 |    2.499 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   2.556 |    2.740 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.142 | 0.297 |   2.853 |    3.037 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.069 | 0.207 |   3.060 |    3.244 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.088 |   3.148 |    3.332 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.064 | 0.072 |   3.220 |    3.404 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.189 | 0.136 |   3.357 |    3.540 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   3.504 |    3.688 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.093 | 0.113 |   3.618 |    3.801 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.132 | 0.409 |   4.026 |    4.210 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.101 | 0.085 |   4.111 |    4.295 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.109 | 0.189 |   4.301 |    4.485 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.073 | 0.076 |   4.377 |    4.561 | 
     | U1_ClkDiv/U23                      | B v -> Y ^   | NOR2BXLM    | 0.177 | 0.143 |   4.520 |    4.704 | 
     | U1_ClkDiv/\counter_reg[6]          | D ^          | SDFFRQX2M   | 0.177 | 0.000 |   4.520 |    4.704 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.184 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.184 | 
     | U1_ClkDiv/\counter_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.184 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U1_ClkDiv/flag_reg/CK 
Endpoint:   U1_ClkDiv/flag_reg/D              (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.295
+ Phase Shift                   5.000
= Required Time                 4.705
- Arrival Time                  4.518
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.188 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.000 | 0.000 |   0.000 |    0.188 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.079 | 0.247 |   0.247 |    0.434 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.091 | 0.153 |   0.400 |    0.587 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.094 | 0.095 |   0.495 |    0.682 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.145 | 0.123 |   0.618 |    0.806 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.701 |   1.319 |    1.506 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.292 | 0.243 |   1.562 |    1.750 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.247 |   1.809 |    1.997 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.100 |   1.910 |    2.097 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   2.025 |    2.213 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   2.316 |    2.503 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   2.556 |    2.744 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.142 | 0.297 |   2.853 |    3.041 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.069 | 0.207 |   3.060 |    3.248 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.088 |   3.148 |    3.336 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.064 | 0.072 |   3.220 |    3.408 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.189 | 0.136 |   3.357 |    3.544 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   3.504 |    3.692 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.093 | 0.113 |   3.618 |    3.805 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.132 | 0.409 |   4.026 |    4.214 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.101 | 0.085 |   4.111 |    4.299 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.109 | 0.189 |   4.301 |    4.488 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.073 | 0.076 |   4.377 |    4.565 | 
     | U1_ClkDiv/U60                      | B1 v -> Y ^  | OAI32X1M    | 0.443 | 0.140 |   4.518 |    4.705 | 
     | U1_ClkDiv/flag_reg                 | D ^          | SDFFRX4M    | 0.443 | 0.000 |   4.518 |    4.705 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                    |            |          |       |       |  Time   |   Time   | 
     |--------------------+------------+----------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.188 | 
     | u_uart_clk_mux/U1  | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.188 | 
     | U1_ClkDiv/flag_reg | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |   -0.188 | 
     +---------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U1_ClkDiv/\counter_reg[4] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[4] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.295
+ Phase Shift                   5.000
= Required Time                 4.705
- Arrival Time                  4.517
= Slack Time                    0.188
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.188 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.000 | 0.000 |   0.000 |    0.188 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.079 | 0.247 |   0.247 |    0.434 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.091 | 0.153 |   0.400 |    0.587 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.094 | 0.095 |   0.495 |    0.682 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.145 | 0.123 |   0.618 |    0.806 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.701 |   1.319 |    1.506 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.292 | 0.243 |   1.562 |    1.750 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.247 |   1.809 |    1.997 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.100 |   1.910 |    2.097 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   2.025 |    2.213 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   2.316 |    2.503 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   2.556 |    2.744 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.142 | 0.297 |   2.853 |    3.041 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.069 | 0.207 |   3.060 |    3.248 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.088 |   3.148 |    3.336 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.064 | 0.072 |   3.220 |    3.408 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.189 | 0.136 |   3.357 |    3.544 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   3.504 |    3.692 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.093 | 0.113 |   3.618 |    3.805 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.132 | 0.409 |   4.026 |    4.214 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.101 | 0.085 |   4.111 |    4.299 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.109 | 0.189 |   4.301 |    4.488 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.073 | 0.076 |   4.377 |    4.565 | 
     | U1_ClkDiv/U25                      | B v -> Y ^   | NOR2BXLM    | 0.173 | 0.140 |   4.517 |    4.705 | 
     | U1_ClkDiv/\counter_reg[4]          | D ^          | SDFFRQX2M   | 0.173 | 0.000 |   4.517 |    4.705 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.188 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.188 | 
     | U1_ClkDiv/\counter_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.188 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ClkDiv/\counter_reg[4] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[4] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.266
+ Phase Shift                   5.000
= Required Time                 4.734
- Arrival Time                  4.525
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.209 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.209 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.269 | 0.425 |   0.425 |    0.634 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   0.655 |    0.864 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   0.973 |    1.182 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   1.314 |    1.523 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   1.666 |    1.875 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.339 |   2.004 |    2.214 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.220 | 0.445 |   2.449 |    2.658 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   2.568 |    2.778 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   2.670 |    2.879 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.197 |   2.866 |    3.076 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   2.978 |    3.188 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   3.119 |    3.328 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   3.227 |    3.436 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   3.359 |    3.568 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   3.683 |    3.892 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   4.076 |    4.286 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.225 | 0.227 |   4.304 |    4.513 | 
     | U0_ClkDiv/U8                   | B v -> Y ^   | NOR2BXLM   | 0.262 | 0.221 |   4.525 |    4.734 | 
     | U0_ClkDiv/\counter_reg[4]      | D ^          | SDFFRX4M   | 0.262 | 0.000 |   4.525 |    4.734 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.209 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.209 | 
     | U0_ClkDiv/\counter_reg[4] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |   -0.209 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ClkDiv/div_clk_reg_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg_reg/D       (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.334
+ Phase Shift                   5.000
= Required Time                 4.666
- Arrival Time                  4.456
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.210 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.210 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.269 | 0.425 |   0.425 |    0.635 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   0.655 |    0.865 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   0.973 |    1.183 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   1.314 |    1.524 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   1.666 |    1.875 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.339 |   2.004 |    2.214 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.220 | 0.445 |   2.449 |    2.659 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   2.568 |    2.778 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   2.670 |    2.879 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.197 |   2.866 |    3.076 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   2.978 |    3.188 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   3.119 |    3.328 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   3.227 |    3.437 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   3.359 |    3.568 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   3.683 |    3.893 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   4.076 |    4.286 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.225 | 0.227 |   4.304 |    4.513 | 
     | U0_ClkDiv/U20                  | B0 v -> Y ^  | OAI32X1M   | 0.414 | 0.153 |   4.456 |    4.666 | 
     | U0_ClkDiv/div_clk_reg_reg      | D ^          | SDFFRQX2M  | 0.414 | 0.000 |   4.456 |    4.666 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.210 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.210 | 
     | U0_ClkDiv/div_clk_reg_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.210 | 
     +-----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ClkDiv/\counter_reg[5] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[5] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.264
+ Phase Shift                   5.000
= Required Time                 4.736
- Arrival Time                  4.519
= Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.216 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.216 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.269 | 0.425 |   0.425 |    0.641 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   0.655 |    0.871 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   0.973 |    1.189 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   1.314 |    1.531 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   1.666 |    1.882 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.339 |   2.004 |    2.221 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.220 | 0.445 |   2.449 |    2.665 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   2.568 |    2.785 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   2.670 |    2.886 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.197 |   2.866 |    3.083 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   2.978 |    3.195 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   3.119 |    3.335 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   3.227 |    3.443 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   3.359 |    3.575 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   3.683 |    3.899 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   4.076 |    4.293 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.225 | 0.227 |   4.304 |    4.520 | 
     | U0_ClkDiv/U9                   | B v -> Y ^   | NOR2BXLM   | 0.253 | 0.215 |   4.519 |    4.735 | 
     | U0_ClkDiv/\counter_reg[5]      | D ^          | SDFFRX4M   | 0.253 | 0.000 |   4.519 |    4.736 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.216 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.216 | 
     | U0_ClkDiv/\counter_reg[5] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |   -0.216 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ClkDiv/\counter_reg[3] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[3] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.260
+ Phase Shift                   5.000
= Required Time                 4.740
- Arrival Time                  4.504
= Slack Time                    0.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.237 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.237 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.269 | 0.425 |   0.425 |    0.662 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   0.655 |    0.892 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   0.973 |    1.210 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   1.314 |    1.551 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   1.666 |    1.902 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.339 |   2.004 |    2.241 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.220 | 0.445 |   2.449 |    2.686 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   2.568 |    2.805 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   2.670 |    2.906 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.197 |   2.866 |    3.103 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   2.978 |    3.215 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   3.119 |    3.355 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   3.227 |    3.464 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   3.359 |    3.595 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   3.683 |    3.920 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   4.076 |    4.313 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.225 | 0.227 |   4.304 |    4.540 | 
     | U0_ClkDiv/U7                   | B v -> Y ^   | NOR2BXLM   | 0.226 | 0.200 |   4.504 |    4.740 | 
     | U0_ClkDiv/\counter_reg[3]      | D ^          | SDFFRX4M   | 0.226 | 0.000 |   4.504 |    4.740 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.237 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.237 | 
     | U0_ClkDiv/\counter_reg[3] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |   -0.237 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ClkDiv/\counter_reg[2] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[2] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.257
+ Phase Shift                   5.000
= Required Time                 4.743
- Arrival Time                  4.497
= Slack Time                    0.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.245 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.245 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.269 | 0.425 |   0.425 |    0.670 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   0.655 |    0.900 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   0.973 |    1.218 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   1.314 |    1.559 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   1.666 |    1.911 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.339 |   2.004 |    2.250 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.220 | 0.445 |   2.449 |    2.694 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   2.568 |    2.814 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   2.670 |    2.915 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.197 |   2.866 |    3.112 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   2.978 |    3.224 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   3.119 |    3.364 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   3.227 |    3.472 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   3.359 |    3.604 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   3.683 |    3.928 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   4.076 |    4.322 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.225 | 0.227 |   4.304 |    4.549 | 
     | U0_ClkDiv/U6                   | B v -> Y ^   | NOR2BXLM   | 0.215 | 0.194 |   4.497 |    4.742 | 
     | U0_ClkDiv/\counter_reg[2]      | D ^          | SDFFRX4M   | 0.215 | 0.000 |   4.497 |    4.743 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.245 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.245 | 
     | U0_ClkDiv/\counter_reg[2] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |   -0.245 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ClkDiv/\counter_reg[7] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[7] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.256
+ Phase Shift                   5.000
= Required Time                 4.744
- Arrival Time                  4.493
= Slack Time                    0.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.250 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.250 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.269 | 0.425 |   0.425 |    0.675 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   0.655 |    0.905 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   0.973 |    1.223 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   1.314 |    1.565 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   1.666 |    1.916 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.339 |   2.004 |    2.255 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.220 | 0.445 |   2.449 |    2.699 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   2.568 |    2.819 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   2.670 |    2.920 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.197 |   2.866 |    3.117 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   2.978 |    3.229 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   3.119 |    3.369 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   3.227 |    3.477 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   3.359 |    3.609 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   3.683 |    3.933 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   4.076 |    4.327 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.225 | 0.227 |   4.304 |    4.554 | 
     | U0_ClkDiv/U28                  | B v -> Y ^   | NOR2BXLM   | 0.209 | 0.190 |   4.493 |    4.744 | 
     | U0_ClkDiv/\counter_reg[7]      | D ^          | SDFFRX4M   | 0.209 | 0.000 |   4.493 |    4.744 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.250 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.250 | 
     | U0_ClkDiv/\counter_reg[7] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |   -0.250 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U1_ClkDiv/\counter_reg[5] /CK 
Endpoint:   U1_ClkDiv/\counter_reg[5] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][3] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.244
+ Phase Shift                   5.000
= Required Time                 4.756
- Arrival Time                  4.500
= Slack Time                    0.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                    |              |             |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^   |             | 0.000 |       |   0.000 |    0.256 | 
     | u_ref_clk_mux/U1                   | B ^ -> Y ^   | CLKMX2X4M   | 0.000 | 0.000 |   0.000 |    0.256 | 
     | U0_RegFile/\Reg_File_reg[2][3]     | CK ^ -> Q v  | SDFFRHQX2M  | 0.079 | 0.247 |   0.247 |    0.503 | 
     | U0_RegFile/FE_OFC10_UART_Config_3_ | A v -> Y v   | BUFX10M     | 0.091 | 0.153 |   0.400 |    0.656 | 
     | U0_CLKDIV_MUX/U19                  | A v -> Y ^   | INVX2M      | 0.094 | 0.095 |   0.495 |    0.751 | 
     | U0_CLKDIV_MUX/U17                  | B ^ -> Y v   | NAND3X1M    | 0.145 | 0.123 |   0.618 |    0.874 | 
     | U0_CLKDIV_MUX/U22                  | A v -> Y ^   | NOR4X1M     | 1.209 | 0.701 |   1.319 |    1.575 | 
     | U1_ClkDiv/U44                      | A ^ -> Y v   | INVX2M      | 0.292 | 0.243 |   1.562 |    1.818 | 
     | U1_ClkDiv/FE_RC_71_0               | AN v -> Y v  | NAND2BX4M   | 0.127 | 0.247 |   1.809 |    2.066 | 
     | U1_ClkDiv/FE_RC_70_0               | A v -> Y ^   | NAND3X2M    | 0.139 | 0.100 |   1.910 |    2.166 | 
     | U1_ClkDiv/FE_RC_69_0               | A ^ -> Y v   | NAND3X2M    | 0.133 | 0.116 |   2.025 |    2.281 | 
     | U1_ClkDiv/U49                      | CI v -> CO v | ADDFHX1M    | 0.122 | 0.290 |   2.316 |    2.572 | 
     | U1_ClkDiv/U34                      | CI v -> CO v | ADDFHX2M    | 0.087 | 0.241 |   2.556 |    2.812 | 
     | U1_ClkDiv/U27                      | CI v -> CO v | ADDFHX1M    | 0.142 | 0.297 |   2.853 |    3.110 | 
     | U1_ClkDiv/U36                      | B v -> Y v   | OR2X2M      | 0.069 | 0.207 |   3.060 |    3.316 | 
     | U1_ClkDiv/U28                      | B v -> Y ^   | CLKNAND2X2M | 0.110 | 0.088 |   3.148 |    3.404 | 
     | U1_ClkDiv/U26                      | B ^ -> Y v   | NOR2X2M     | 0.064 | 0.072 |   3.220 |    3.476 | 
     | U1_ClkDiv/U8                       | B0 v -> Y ^  | AOI21X2M    | 0.189 | 0.136 |   3.357 |    3.613 | 
     | U1_ClkDiv/U52                      | A ^ -> Y ^   | XNOR2X2M    | 0.274 | 0.148 |   3.504 |    3.761 | 
     | U1_ClkDiv/U109                     | B ^ -> Y v   | NOR4X2M     | 0.093 | 0.113 |   3.618 |    3.874 | 
     | U1_ClkDiv/U7                       | B0 v -> Y v  | AO22X1M     | 0.132 | 0.409 |   4.026 |    4.282 | 
     | U1_ClkDiv/U9                       | A v -> Y ^   | NAND2X2M    | 0.101 | 0.085 |   4.111 |    4.368 | 
     | U1_ClkDiv/U32                      | A ^ -> Y ^   | AND3X4M     | 0.109 | 0.189 |   4.301 |    4.557 | 
     | U1_ClkDiv/U5                       | A ^ -> Y v   | INVX4M      | 0.073 | 0.076 |   4.377 |    4.633 | 
     | U1_ClkDiv/U24                      | B v -> Y ^   | NOR2BX2M    | 0.142 | 0.122 |   4.500 |    4.756 | 
     | U1_ClkDiv/\counter_reg[5]          | D ^          | SDFFRX4M    | 0.142 | 0.000 |   4.500 |    4.756 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.256 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.256 | 
     | U1_ClkDiv/\counter_reg[5] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |   -0.256 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] /D (v) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                   5.000
= Required Time                 4.582
- Arrival Time                  4.323
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.259 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.259 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.509 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.659 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.677 |    0.936 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.189 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.183 |    1.442 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.710 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.851 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.028 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.146 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.366 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    2.923 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.154 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.330 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.554 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.109 | 0.115 |   3.410 |    3.670 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X2M   | 0.173 | 0.132 |   3.542 |    3.801 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.160 | 0.144 |   3.686 |    3.945 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.144 | 0.065 |   3.751 |    4.010 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX6M     | 0.074 | 0.164 |   3.914 |    4.174 | 
     | U0_UART/u_rx/u_edge_bit_counter/U19             | B0 v -> Y ^ | AOI21X2M   | 0.208 | 0.150 |   4.065 |    4.324 | 
     | U0_UART/u_rx/u_edge_bit_counter/U27             | B0 ^ -> Y ^ | OA21X2M    | 0.078 | 0.170 |   4.235 |    4.494 | 
     | U0_UART/u_rx/u_edge_bit_counter/U26             | B0 ^ -> Y v | OAI32X1M   | 0.120 | 0.088 |   4.323 |    4.582 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | D v         | SDFFRQX2M  | 0.120 | 0.000 |   4.323 |    4.582 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.259 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.259 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.259 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/par_err_reg/CK 
Endpoint:   U0_UART/u_rx/u_parity_check/par_err_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q         (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                   5.000
= Required Time                 4.593
- Arrival Time                  4.329
= Slack Time                    0.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |    0.264 | 
     | u_ref_clk_mux/U1                        | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.264 | 
     | U0_RegFile/\Reg_File_reg[2][2]          | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.513 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_       | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.663 | 
     | U0_UART/u_rx/u_RX_FSM/U8                | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    0.940 | 
     | U0_UART/u_rx/u_RX_FSM/U68               | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.194 | 
     | U0_UART/u_rx/u_RX_FSM/U69               | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.446 | 
     | U0_UART/u_rx/u_RX_FSM/U70               | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.714 | 
     | U0_UART/u_rx/u_RX_FSM/U72               | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.855 | 
     | U0_UART/u_rx/u_RX_FSM/U73               | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.032 | 
     | U0_UART/u_rx/u_RX_FSM/U76               | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.150 | 
     | U0_UART/u_rx/u_RX_FSM/U61               | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.370 | 
     | U0_UART/u_rx/u_RX_FSM/U29               | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    2.928 | 
     | U0_UART/u_rx/u_RX_FSM/U18               | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.159 | 
     | U0_UART/u_rx/u_RX_FSM/U19               | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.334 | 
     | U0_UART/u_rx/u_RX_FSM/U39               | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.558 | 
     | U0_UART/u_rx/u_data_sampling/U66        | B v -> Y ^  | NAND3X1M   | 0.173 | 0.183 |   3.478 |    3.742 | 
     | U0_UART/u_rx/u_data_sampling/U5         | B0 ^ -> Y v | OAI31X1M   | 0.354 | 0.261 |   3.739 |    4.003 | 
     | U0_UART/u_rx/u_parity_check/U11         | A v -> Y v  | XNOR2X2M   | 0.218 | 0.210 |   3.949 |    4.212 | 
     | U0_UART/u_rx/u_parity_check/U6          | C v -> Y ^  | XOR3XLM    | 0.157 | 0.303 |   4.252 |    4.516 | 
     | U0_UART/u_rx/u_parity_check/U5          | B ^ -> Y v  | NOR2BX2M   | 0.070 | 0.076 |   4.328 |    4.592 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | D v         | SDFFRQX2M  | 0.070 | 0.000 |   4.329 |    4.593 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.264 | 
     | u_uart_RX_clk_mux/U1                    | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.264 | 
     | U0_UART/u_rx/u_parity_check/par_err_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.264 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_UART/u_rx/u_parity_check/parity_error_reg/
CK 
Endpoint:   U0_UART/u_rx/u_parity_check/parity_error_reg/D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                   5.000
= Required Time                 4.593
- Arrival Time                  4.329
= Slack Time                    0.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |    0.264 | 
     | u_ref_clk_mux/U1                             | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.264 | 
     | U0_RegFile/\Reg_File_reg[2][2]               | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.514 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_            | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.664 | 
     | U0_UART/u_rx/u_RX_FSM/U8                     | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    0.940 | 
     | U0_UART/u_rx/u_RX_FSM/U68                    | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.194 | 
     | U0_UART/u_rx/u_RX_FSM/U69                    | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.446 | 
     | U0_UART/u_rx/u_RX_FSM/U70                    | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.714 | 
     | U0_UART/u_rx/u_RX_FSM/U72                    | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.855 | 
     | U0_UART/u_rx/u_RX_FSM/U73                    | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.032 | 
     | U0_UART/u_rx/u_RX_FSM/U76                    | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.150 | 
     | U0_UART/u_rx/u_RX_FSM/U61                    | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.371 | 
     | U0_UART/u_rx/u_RX_FSM/U29                    | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    2.928 | 
     | U0_UART/u_rx/u_RX_FSM/U18                    | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.159 | 
     | U0_UART/u_rx/u_RX_FSM/U19                    | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.334 | 
     | U0_UART/u_rx/u_RX_FSM/U39                    | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.559 | 
     | U0_UART/u_rx/u_data_sampling/U66             | B v -> Y ^  | NAND3X1M   | 0.173 | 0.183 |   3.478 |    3.742 | 
     | U0_UART/u_rx/u_data_sampling/U5              | B0 ^ -> Y v | OAI31X1M   | 0.354 | 0.261 |   3.739 |    4.003 | 
     | U0_UART/u_rx/u_parity_check/U11              | A v -> Y v  | XNOR2X2M   | 0.218 | 0.210 |   3.949 |    4.213 | 
     | U0_UART/u_rx/u_parity_check/U6               | C v -> Y ^  | XOR3XLM    | 0.157 | 0.303 |   4.252 |    4.516 | 
     | U0_UART/u_rx/u_parity_check/U5               | B ^ -> Y v  | NOR2BX2M   | 0.070 | 0.076 |   4.328 |    4.592 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | D v         | SDFFRQX2M  | 0.070 | 0.000 |   4.329 |    4.593 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.264 | 
     | u_uart_RX_clk_mux/U1                         | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.264 | 
     | U0_UART/u_rx/u_parity_check/parity_error_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.264 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ClkDiv/\counter_reg[1] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[1] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.246
+ Phase Shift                   5.000
= Required Time                 4.754
- Arrival Time                  4.457
= Slack Time                    0.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.297 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.297 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.269 | 0.425 |   0.425 |    0.722 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   0.655 |    0.952 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   0.973 |    1.270 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   1.314 |    1.611 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   1.666 |    1.963 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.339 |   2.004 |    2.301 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.220 | 0.445 |   2.449 |    2.746 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   2.568 |    2.865 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   2.670 |    2.967 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.197 |   2.866 |    3.164 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   2.978 |    3.276 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   3.119 |    3.416 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   3.227 |    3.524 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   3.359 |    3.656 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   3.683 |    3.980 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   4.076 |    4.373 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.225 | 0.227 |   4.304 |    4.601 | 
     | U0_ClkDiv/U5                   | B v -> Y ^   | NOR2BX1M   | 0.152 | 0.153 |   4.457 |    4.754 | 
     | U0_ClkDiv/\counter_reg[1]      | D ^          | SDFFRX4M   | 0.152 | 0.000 |   4.457 |    4.754 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.297 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.297 | 
     | U0_ClkDiv/\counter_reg[1] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |   -0.297 | 
     +----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_ClkDiv/\counter_reg[6] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[6] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.243
+ Phase Shift                   5.000
= Required Time                 4.757
- Arrival Time                  4.448
= Slack Time                    0.309
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.309 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.309 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.269 | 0.425 |   0.425 |    0.734 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   0.655 |    0.964 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   0.973 |    1.282 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   1.314 |    1.623 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   1.666 |    1.974 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.339 |   2.004 |    2.313 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.220 | 0.445 |   2.449 |    2.758 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   2.568 |    2.877 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   2.670 |    2.978 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.197 |   2.866 |    3.175 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   2.978 |    3.287 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   3.119 |    3.427 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   3.227 |    3.536 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   3.359 |    3.667 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   3.683 |    3.992 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   4.076 |    4.385 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.225 | 0.227 |   4.304 |    4.612 | 
     | U0_ClkDiv/U10                  | B v -> Y ^   | NOR2BX1M   | 0.137 | 0.144 |   4.448 |    4.757 | 
     | U0_ClkDiv/\counter_reg[6]      | D ^          | SDFFRX4M   | 0.137 | 0.000 |   4.448 |    4.757 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.309 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.309 | 
     | U0_ClkDiv/\counter_reg[6] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |   -0.309 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_ClkDiv/\counter_reg[0] /CK 
Endpoint:   U0_ClkDiv/\counter_reg[0] /D      (^) checked with  leading edge of 
'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[3][0] /Q (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.242
+ Phase Shift                   5.000
= Required Time                 4.758
- Arrival Time                  4.443
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |            |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^   |            | 0.000 |       |   0.000 |    0.314 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^   | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.314 | 
     | U0_RegFile/\Reg_File_reg[3][0] | CK ^ -> Q v  | SDFFRHQX1M | 0.269 | 0.425 |   0.425 |    0.739 | 
     | U0_ClkDiv/U57                  | B v -> Y v   | OR2X2M     | 0.069 | 0.230 |   0.655 |    0.969 | 
     | U0_ClkDiv/U40                  | CI v -> CO v | ADDFX2M    | 0.127 | 0.318 |   0.973 |    1.287 | 
     | U0_ClkDiv/U46                  | CI v -> CO v | ADDFX2M    | 0.132 | 0.341 |   1.314 |    1.629 | 
     | U0_ClkDiv/U48                  | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   1.666 |    1.980 | 
     | U0_ClkDiv/U43                  | CI v -> CO v | ADDFX2M    | 0.128 | 0.339 |   2.004 |    2.319 | 
     | U0_ClkDiv/U26                  | CI v -> CO v | ADDFX2M    | 0.220 | 0.445 |   2.449 |    2.763 | 
     | U0_ClkDiv/FE_RC_118_0          | A v -> Y ^   | INVX2M     | 0.113 | 0.119 |   2.568 |    2.883 | 
     | U0_ClkDiv/FE_RC_114_0          | B0 ^ -> Y v  | OAI22X4M   | 0.121 | 0.101 |   2.670 |    2.984 | 
     | U0_ClkDiv/U16                  | B v -> Y v   | OR2X6M     | 0.072 | 0.197 |   2.866 |    3.181 | 
     | U0_ClkDiv/FE_RC_101_0          | B0 v -> Y ^  | AOI21X8M   | 0.143 | 0.112 |   2.978 |    3.293 | 
     | U0_ClkDiv/U78                  | B0 ^ -> Y ^  | AO21X2M    | 0.089 | 0.140 |   3.119 |    3.433 | 
     | U0_ClkDiv/U31                  | A ^ -> Y ^   | XOR2X2M    | 0.268 | 0.108 |   3.227 |    3.541 | 
     | U0_ClkDiv/U103                 | C ^ -> Y v   | NOR4X1M    | 0.116 | 0.132 |   3.359 |    3.673 | 
     | U0_ClkDiv/U30                  | B0 v -> Y v  | AO22X2M    | 0.095 | 0.324 |   3.683 |    3.997 | 
     | U0_ClkDiv/U33                  | A0 v -> Y ^  | AOI221X2M  | 0.578 | 0.393 |   4.076 |    4.391 | 
     | U0_ClkDiv/U34                  | A ^ -> Y v   | INVX2M     | 0.225 | 0.227 |   4.304 |    4.618 | 
     | U0_ClkDiv/U29                  | B v -> Y ^   | NOR2BX2M   | 0.133 | 0.139 |   4.443 |    4.758 | 
     | U0_ClkDiv/\counter_reg[0]      | D ^          | SDFFRX4M   | 0.133 | 0.000 |   4.443 |    4.758 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                           |            |          |       |       |  Time   |   Time   | 
     |---------------------------+------------+----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.314 | 
     | u_uart_clk_mux/U1         | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.314 | 
     | U0_ClkDiv/\counter_reg[0] | CK ^       | SDFFRX4M | 0.000 | 0.000 |   0.000 |   -0.314 | 
     +----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] /D (^) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.311
+ Phase Shift                   5.000
= Required Time                 4.689
- Arrival Time                  4.331
= Slack Time                    0.358
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.358 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.358 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.608 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.758 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.677 |    1.035 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.288 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.183 |    1.541 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.809 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.949 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.127 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.244 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.465 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.022 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.253 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.428 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.653 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.109 | 0.115 |   3.410 |    3.768 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X2M   | 0.173 | 0.132 |   3.542 |    3.900 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.160 | 0.144 |   3.686 |    4.044 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.144 | 0.065 |   3.751 |    4.109 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX6M     | 0.074 | 0.164 |   3.914 |    4.273 | 
     | U0_UART/u_rx/u_edge_bit_counter/U16             | A v -> Y ^  | INVX2M     | 0.113 | 0.091 |   4.005 |    4.364 | 
     | U0_UART/u_rx/u_edge_bit_counter/U33             | B ^ -> Y v  | NAND3X2M   | 0.176 | 0.114 |   4.119 |    4.477 | 
     | U0_UART/u_rx/u_edge_bit_counter/U32             | B1 v -> Y ^ | OAI22X1M   | 0.264 | 0.212 |   4.331 |    4.689 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] | D ^         | SDFFRQX2M  | 0.264 | 0.000 |   4.331 |    4.689 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.358 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.358 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.358 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[3] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.453
+ Phase Shift                   5.000
= Required Time                 4.547
- Arrival Time                  4.165
= Slack Time                    0.382
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.382 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.382 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.632 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.782 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.677 |    1.058 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.312 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.183 |    1.564 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.832 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.973 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.150 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.268 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.489 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.046 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.277 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.452 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.677 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.173 | 0.183 |   3.478 |    3.860 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.354 | 0.261 |   3.739 |    4.121 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.319 | 0.281 |   4.020 |    4.402 | 
     | U0_UART/u_rx/u_deserializer/U40          | A0 ^ -> Y v | OAI2B2X1M  | 0.156 | 0.145 |   4.165 |    4.547 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | D v         | SDFFRX1M   | 0.156 | 0.000 |   4.165 |    4.547 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |            |          |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.382 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.382 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[3] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |   -0.382 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[0] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.448
+ Phase Shift                   5.000
= Required Time                 4.552
- Arrival Time                  4.158
= Slack Time                    0.394
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.394 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.394 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.643 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.793 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.677 |    1.070 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.323 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.183 |    1.576 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.844 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.985 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.162 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.280 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.500 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.058 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.288 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.464 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.688 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.173 | 0.183 |   3.478 |    3.872 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.354 | 0.261 |   3.739 |    4.133 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.319 | 0.281 |   4.020 |    4.414 | 
     | U0_UART/u_rx/u_deserializer/U32          | A0 ^ -> Y v | OAI2B2X1M  | 0.132 | 0.138 |   4.158 |    4.552 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | D v         | SDFFRX1M   | 0.132 | 0.000 |   4.158 |    4.552 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |            |          |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.394 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.394 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[0] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |   -0.394 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[5] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.452
+ Phase Shift                   5.000
= Required Time                 4.548
- Arrival Time                  4.152
= Slack Time                    0.396
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.396 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.396 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.645 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.795 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.677 |    1.072 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.326 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.183 |    1.578 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.846 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.987 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.164 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.282 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.502 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.060 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.291 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.466 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.690 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.173 | 0.183 |   3.478 |    3.874 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.354 | 0.261 |   3.739 |    4.135 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.319 | 0.281 |   4.020 |    4.416 | 
     | U0_UART/u_rx/u_deserializer/U38          | A0 ^ -> Y v | OAI2B2X1M  | 0.151 | 0.132 |   4.152 |    4.548 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | D v         | SDFFRX1M   | 0.151 | 0.000 |   4.152 |    4.548 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |            |          |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.396 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.396 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[5] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |   -0.396 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[6] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[6] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.451
+ Phase Shift                   5.000
= Required Time                 4.549
- Arrival Time                  4.149
= Slack Time                    0.400
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.400 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.400 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.650 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.800 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.677 |    1.077 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.330 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.183 |    1.583 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.851 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.992 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.169 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.287 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.507 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.064 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.295 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.471 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.695 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.173 | 0.183 |   3.478 |    3.879 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.354 | 0.261 |   3.739 |    4.140 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.319 | 0.281 |   4.020 |    4.420 | 
     | U0_UART/u_rx/u_deserializer/U34          | A0 ^ -> Y v | OAI2B2X1M  | 0.147 | 0.128 |   4.149 |    4.549 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | D v         | SDFFRX1M   | 0.147 | 0.000 |   4.149 |    4.549 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |            |          |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.400 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.400 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[6] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |   -0.400 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[7] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[7] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.446
+ Phase Shift                   5.000
= Required Time                 4.554
- Arrival Time                  4.152
= Slack Time                    0.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.402 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.402 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.652 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.802 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.677 |    1.079 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.332 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.183 |    1.585 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.853 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.993 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.171 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.288 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.509 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.066 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.297 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.472 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.697 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.173 | 0.183 |   3.478 |    3.880 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.354 | 0.261 |   3.739 |    4.141 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.319 | 0.281 |   4.020 |    4.422 | 
     | U0_UART/u_rx/u_deserializer/U28          | A0 ^ -> Y v | OAI2B2X1M  | 0.123 | 0.131 |   4.152 |    4.554 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | D v         | SDFFRX1M   | 0.123 | 0.000 |   4.152 |    4.554 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |            |          |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.402 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.402 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[7] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |   -0.402 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[1] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.446
+ Phase Shift                   5.000
= Required Time                 4.554
- Arrival Time                  4.150
= Slack Time                    0.404
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.403 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.403 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.653 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.803 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.080 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.333 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.586 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.854 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.995 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.172 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.290 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.510 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.067 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.298 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.474 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.698 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.173 | 0.183 |   3.478 |    3.882 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.354 | 0.261 |   3.739 |    4.143 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.319 | 0.281 |   4.020 |    4.424 | 
     | U0_UART/u_rx/u_deserializer/U30          | A0 ^ -> Y v | OAI2B2X1M  | 0.123 | 0.130 |   4.150 |    4.554 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | D v         | SDFFRX1M   | 0.123 | 0.000 |   4.150 |    4.554 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |            |          |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.404 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.404 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[1] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |   -0.404 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[4] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.448
+ Phase Shift                   5.000
= Required Time                 4.552
- Arrival Time                  4.149
= Slack Time                    0.404
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.404 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.404 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.653 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.803 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.080 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.334 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.586 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.854 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.995 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.172 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.290 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.510 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.068 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.298 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.474 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.698 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.173 | 0.183 |   3.478 |    3.882 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.354 | 0.261 |   3.739 |    4.143 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.319 | 0.281 |   4.020 |    4.424 | 
     | U0_UART/u_rx/u_deserializer/U36          | A0 ^ -> Y v | OAI2B2X1M  | 0.131 | 0.128 |   4.149 |    4.552 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | D v         | SDFFRX1M   | 0.131 | 0.000 |   4.149 |    4.552 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |            |          |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.404 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.404 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[4] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |   -0.404 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART/u_rx/u_deserializer/\data_reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_deserializer/\data_reg[2] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.446
+ Phase Shift                   5.000
= Required Time                 4.554
- Arrival Time                  4.148
= Slack Time                    0.406
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |    0.406 | 
     | u_ref_clk_mux/U1                         | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.406 | 
     | U0_RegFile/\Reg_File_reg[2][2]           | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.656 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_        | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.806 | 
     | U0_UART/u_rx/u_RX_FSM/U8                 | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.677 |    1.082 | 
     | U0_UART/u_rx/u_RX_FSM/U68                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.336 | 
     | U0_UART/u_rx/u_RX_FSM/U69                | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.183 |    1.588 | 
     | U0_UART/u_rx/u_RX_FSM/U70                | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.857 | 
     | U0_UART/u_rx/u_RX_FSM/U72                | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    1.997 | 
     | U0_UART/u_rx/u_RX_FSM/U73                | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.174 | 
     | U0_UART/u_rx/u_RX_FSM/U76                | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.292 | 
     | U0_UART/u_rx/u_RX_FSM/U61                | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.513 | 
     | U0_UART/u_rx/u_RX_FSM/U29                | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.070 | 
     | U0_UART/u_rx/u_RX_FSM/U18                | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.301 | 
     | U0_UART/u_rx/u_RX_FSM/U19                | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.476 | 
     | U0_UART/u_rx/u_RX_FSM/U39                | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.701 | 
     | U0_UART/u_rx/u_data_sampling/U66         | B v -> Y ^  | NAND3X1M   | 0.173 | 0.183 |   3.478 |    3.884 | 
     | U0_UART/u_rx/u_data_sampling/U5          | B0 ^ -> Y v | OAI31X1M   | 0.354 | 0.261 |   3.739 |    4.145 | 
     | U0_UART/u_rx/u_deserializer/U22          | A v -> Y ^  | NAND2X2M   | 0.319 | 0.281 |   4.020 |    4.426 | 
     | U0_UART/u_rx/u_deserializer/U26          | A0 ^ -> Y v | OAI2B2X1M  | 0.120 | 0.128 |   4.148 |    4.554 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | D v         | SDFFRX1M   | 0.120 | 0.000 |   4.148 |    4.554 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |            |          |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                          | scan_clk ^ |          | 0.000 |       |   0.000 |   -0.406 | 
     | u_uart_RX_clk_mux/U1                     | B ^ -> Y ^ | MX2X2M   | 0.000 | 0.000 |   0.000 |   -0.406 | 
     | U0_UART/u_rx/u_deserializer/\data_reg[2] | CK ^       | SDFFRX1M | 0.000 | 0.000 |   0.000 |   -0.406 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] /D (^) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.334
+ Phase Shift                   5.000
= Required Time                 4.666
- Arrival Time                  4.215
= Slack Time                    0.450
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.450 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.450 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.700 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.850 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.127 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.380 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.633 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.901 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    2.041 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.218 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.336 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.557 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.114 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.345 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.520 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.745 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.109 | 0.115 |   3.410 |    3.860 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X2M   | 0.173 | 0.132 |   3.542 |    3.992 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.160 | 0.144 |   3.686 |    4.136 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.144 | 0.065 |   3.751 |    4.201 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX6M     | 0.074 | 0.164 |   3.914 |    4.364 | 
     | U0_UART/u_rx/u_edge_bit_counter/U25             | A2 v -> Y ^ | OAI32X1M   | 0.417 | 0.301 |   4.215 |    4.666 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] | D ^         | SDFFRQX2M  | 0.417 | 0.000 |   4.215 |    4.666 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.450 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.450 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.450 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_
reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] /D (v) checked with 
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                  (v) triggered by 
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                   5.000
= Required Time                 4.587
- Arrival Time                  4.099
= Slack Time                    0.489
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |    0.488 | 
     | u_ref_clk_mux/U1                                | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.488 | 
     | U0_RegFile/\Reg_File_reg[2][2]                  | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.738 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_               | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.888 | 
     | U0_UART/u_rx/u_RX_FSM/U8                        | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.165 | 
     | U0_UART/u_rx/u_RX_FSM/U68                       | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.418 | 
     | U0_UART/u_rx/u_RX_FSM/U69                       | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.671 | 
     | U0_UART/u_rx/u_RX_FSM/U70                       | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.939 | 
     | U0_UART/u_rx/u_RX_FSM/U72                       | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    2.080 | 
     | U0_UART/u_rx/u_RX_FSM/U73                       | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.257 | 
     | U0_UART/u_rx/u_RX_FSM/U76                       | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.375 | 
     | U0_UART/u_rx/u_RX_FSM/U61                       | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.595 | 
     | U0_UART/u_rx/u_RX_FSM/U29                       | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.152 | 
     | U0_UART/u_rx/u_RX_FSM/U18                       | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.383 | 
     | U0_UART/u_rx/u_RX_FSM/U19                       | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.559 | 
     | U0_UART/u_rx/u_RX_FSM/U39                       | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.783 | 
     | U0_UART/u_rx/u_RX_FSM/U28                       | A v -> Y ^  | INVX2M     | 0.109 | 0.115 |   3.410 |    3.899 | 
     | U0_UART/u_rx/u_RX_FSM/U12                       | B0 ^ -> Y v | OAI31X2M   | 0.173 | 0.132 |   3.542 |    4.030 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18             | A v -> Y ^  | INVX2M     | 0.160 | 0.144 |   3.686 |    4.174 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17             | A ^ -> Y v  | NOR2X2M    | 0.144 | 0.065 |   3.751 |    4.239 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27    | A v -> Y v  | BUFX6M     | 0.074 | 0.164 |   3.914 |    4.403 | 
     | U0_UART/u_rx/u_edge_bit_counter/U16             | A v -> Y ^  | INVX2M     | 0.113 | 0.091 |   4.005 |    4.494 | 
     | U0_UART/u_rx/u_edge_bit_counter/U28             | A1 ^ -> Y v | OAI22X1M   | 0.095 | 0.094 |   4.099 |    4.587 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] | D v         | SDFFRQX2M  | 0.095 | 0.000 |   4.099 |    4.587 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.489 | 
     | u_uart_RX_clk_mux/U1                            | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.489 | 
     | U0_UART/u_rx/u_edge_bit_counter/\bit_cnt_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.489 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] /
CK 
Endpoint:   U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] /D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q              (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.077
= Slack Time                    0.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.506 | 
     | u_ref_clk_mux/U1                            | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.506 | 
     | U0_RegFile/\Reg_File_reg[2][2]              | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.756 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_           | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.906 | 
     | U0_UART/u_rx/u_RX_FSM/U8                    | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.182 | 
     | U0_UART/u_rx/u_RX_FSM/U68                   | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.436 | 
     | U0_UART/u_rx/u_RX_FSM/U69                   | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.688 | 
     | U0_UART/u_rx/u_RX_FSM/U70                   | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.956 | 
     | U0_UART/u_rx/u_RX_FSM/U72                   | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    2.097 | 
     | U0_UART/u_rx/u_RX_FSM/U73                   | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.274 | 
     | U0_UART/u_rx/u_RX_FSM/U76                   | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.392 | 
     | U0_UART/u_rx/u_RX_FSM/U61                   | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.613 | 
     | U0_UART/u_rx/u_RX_FSM/U29                   | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.170 | 
     | U0_UART/u_rx/u_RX_FSM/U18                   | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.401 | 
     | U0_UART/u_rx/u_RX_FSM/U31                   | C v -> Y ^  | NOR3X2M    | 0.446 | 0.353 |   3.248 |    3.754 | 
     | U0_UART/u_rx/u_RX_FSM/U30                   | AN ^ -> Y ^ | NOR3BX2M   | 0.482 | 0.394 |   3.643 |    4.148 | 
     | U0_UART/u_rx/u_RX_FSM/U22                   | A ^ -> Y v  | INVX2M     | 0.104 | 0.086 |   3.729 |    4.235 | 
     | U0_UART/u_rx/u_RX_FSM/U38                   | B1 v -> Y ^ | AOI32X1M   | 0.310 | 0.218 |   3.947 |    4.453 | 
     | U0_UART/u_rx/u_RX_FSM/U35                   | C0 ^ -> Y v | OAI211X2M  | 0.115 | 0.131 |   4.077 |    4.583 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] | D v         | SDFFRQX2M  | 0.115 | 0.000 |   4.077 |    4.583 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.506 | 
     | u_uart_RX_clk_mux/U1                        | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.506 | 
     | U0_UART/u_rx/u_RX_FSM/\current_state_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.506 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[5] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.405
+ Phase Shift                   5.000
= Required Time                 4.595
- Arrival Time                  4.080
= Slack Time                    0.515
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.515 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.515 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.765 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.915 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.192 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.445 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.698 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.966 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    2.107 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.284 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.401 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.622 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.179 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.410 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.585 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.810 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.109 | 0.115 |   3.410 |    3.925 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X2M   | 0.173 | 0.132 |   3.542 |    4.057 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.160 | 0.144 |   3.686 |    4.201 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.144 | 0.065 |   3.751 |    4.266 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX6M     | 0.074 | 0.164 |   3.914 |    4.430 | 
     | U0_UART/u_rx/u_edge_bit_counter/U34              | B v -> Y v  | AND2X2M    | 0.056 | 0.166 |   4.080 |    4.595 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] | D v         | SDFFRQX2M  | 0.056 | 0.000 |   4.080 |    4.595 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.515 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.515 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.515 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[1] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.404
+ Phase Shift                   5.000
= Required Time                 4.596
- Arrival Time                  4.076
= Slack Time                    0.520
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.520 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.520 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.769 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.919 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.196 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.450 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.702 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.970 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    2.111 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.288 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.406 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.626 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.184 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.415 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.590 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.814 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.109 | 0.115 |   3.410 |    3.930 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X2M   | 0.173 | 0.132 |   3.542 |    4.062 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.160 | 0.144 |   3.686 |    4.205 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.144 | 0.065 |   3.751 |    4.270 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX6M     | 0.074 | 0.164 |   3.914 |    4.434 | 
     | U0_UART/u_rx/u_edge_bit_counter/U20              | B v -> Y v  | AND2X2M    | 0.052 | 0.162 |   4.076 |    4.596 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] | D v         | SDFFRQX2M  | 0.052 | 0.000 |   4.076 |    4.596 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.520 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.520 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.520 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[0] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.404
+ Phase Shift                   5.000
= Required Time                 4.596
- Arrival Time                  4.076
= Slack Time                    0.520
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.520 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.520 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.770 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.920 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.197 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.450 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.703 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.971 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    2.112 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.289 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.407 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.627 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.184 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.415 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.590 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.815 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.109 | 0.115 |   3.410 |    3.930 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X2M   | 0.173 | 0.132 |   3.542 |    4.062 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.160 | 0.144 |   3.686 |    4.206 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.144 | 0.065 |   3.751 |    4.271 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX6M     | 0.074 | 0.164 |   3.914 |    4.435 | 
     | U0_UART/u_rx/u_edge_bit_counter/U35              | B v -> Y v  | AND2X2M    | 0.052 | 0.161 |   4.076 |    4.596 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] | D v         | SDFFRQX2M  | 0.052 | 0.000 |   4.076 |    4.596 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.520 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.520 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.520 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[2] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.404
+ Phase Shift                   5.000
= Required Time                 4.596
- Arrival Time                  4.076
= Slack Time                    0.521
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.521 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.521 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.771 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.921 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.197 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.451 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.703 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.971 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    2.112 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.289 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.407 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.628 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.185 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.416 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.591 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.816 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.109 | 0.115 |   3.410 |    3.931 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X2M   | 0.173 | 0.132 |   3.542 |    4.063 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.160 | 0.144 |   3.686 |    4.206 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.144 | 0.065 |   3.751 |    4.271 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX6M     | 0.074 | 0.164 |   3.914 |    4.435 | 
     | U0_UART/u_rx/u_edge_bit_counter/U21              | B v -> Y v  | AND2X2M    | 0.051 | 0.161 |   4.076 |    4.596 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   4.076 |    4.596 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.521 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.521 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.521 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[4] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.404
+ Phase Shift                   5.000
= Required Time                 4.596
- Arrival Time                  4.075
= Slack Time                    0.521
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.521 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.521 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.771 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.921 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.198 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.451 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.704 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.972 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    2.113 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.290 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.408 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.628 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.185 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.416 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.592 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.816 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.109 | 0.115 |   3.410 |    3.932 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X2M   | 0.173 | 0.132 |   3.542 |    4.063 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.160 | 0.144 |   3.686 |    4.207 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.144 | 0.065 |   3.751 |    4.272 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX6M     | 0.074 | 0.164 |   3.914 |    4.436 | 
     | U0_UART/u_rx/u_edge_bit_counter/U23              | B v -> Y v  | AND2X2M    | 0.051 | 0.161 |   4.075 |    4.596 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   4.075 |    4.596 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.521 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.521 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.521 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_
reg[3] /CK 
Endpoint:   U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] /D (v) checked 
with  leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q                   (v) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.404
+ Phase Shift                   5.000
= Required Time                 4.596
- Arrival Time                  4.075
= Slack Time                    0.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.521 | 
     | u_ref_clk_mux/U1                                 | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.521 | 
     | U0_RegFile/\Reg_File_reg[2][2]                   | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.771 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_                | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    0.921 | 
     | U0_UART/u_rx/u_RX_FSM/U8                         | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.198 | 
     | U0_UART/u_rx/u_RX_FSM/U68                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.451 | 
     | U0_UART/u_rx/u_RX_FSM/U69                        | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.704 | 
     | U0_UART/u_rx/u_RX_FSM/U70                        | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    1.972 | 
     | U0_UART/u_rx/u_RX_FSM/U72                        | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    2.113 | 
     | U0_UART/u_rx/u_RX_FSM/U73                        | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.290 | 
     | U0_UART/u_rx/u_RX_FSM/U76                        | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.408 | 
     | U0_UART/u_rx/u_RX_FSM/U61                        | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.628 | 
     | U0_UART/u_rx/u_RX_FSM/U29                        | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.185 | 
     | U0_UART/u_rx/u_RX_FSM/U18                        | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.416 | 
     | U0_UART/u_rx/u_RX_FSM/U19                        | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.592 | 
     | U0_UART/u_rx/u_RX_FSM/U39                        | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.816 | 
     | U0_UART/u_rx/u_RX_FSM/U28                        | A v -> Y ^  | INVX2M     | 0.109 | 0.115 |   3.410 |    3.932 | 
     | U0_UART/u_rx/u_RX_FSM/U12                        | B0 ^ -> Y v | OAI31X2M   | 0.173 | 0.132 |   3.542 |    4.063 | 
     | U0_UART/u_rx/u_edge_bit_counter/U18              | A v -> Y ^  | INVX2M     | 0.160 | 0.144 |   3.686 |    4.207 | 
     | U0_UART/u_rx/u_edge_bit_counter/U17              | A ^ -> Y v  | NOR2X2M    | 0.144 | 0.065 |   3.751 |    4.272 | 
     | U0_UART/u_rx/u_edge_bit_counter/FE_OFC11_n27     | A v -> Y v  | BUFX6M     | 0.074 | 0.164 |   3.914 |    4.436 | 
     | U0_UART/u_rx/u_edge_bit_counter/U22              | B v -> Y v  | AND2X2M    | 0.051 | 0.161 |   4.075 |    4.596 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] | D v         | SDFFRQX2M  | 0.051 | 0.000 |   4.075 |    4.596 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.522 | 
     | u_uart_RX_clk_mux/U1                             | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.522 | 
     | U0_UART/u_rx/u_edge_bit_counter/\edge_cnt_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.522 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  4.035
= Slack Time                    0.547
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.000 |       |   0.000 |    0.547 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M | 0.000 | 0.000 |   0.000 |    0.547 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.271 | 0.472 |   0.472 |    1.019 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M    | 0.136 | 0.146 |   0.618 |    1.166 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M   | 0.633 | 0.442 |   1.060 |    1.607 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M  | 0.186 | 0.179 |   1.239 |    1.787 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M   | 0.389 | 0.274 |   1.513 |    2.061 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M    | 0.171 | 0.181 |   1.694 |    2.242 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M  | 0.796 | 0.523 |   2.217 |    2.765 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M    | 0.900 | 0.657 |   2.875 |    3.422 | 
     | U0_RegFile/U195                   | S0 ^ -> Y v | MX4X1M    | 0.200 | 0.547 |   3.421 |    3.968 | 
     | U0_RegFile/U194                   | B v -> Y v  | MX2X2M    | 0.096 | 0.279 |   3.700 |    4.247 | 
     | U0_RegFile/U193                   | A0 v -> Y v | AO22X1M   | 0.118 | 0.335 |   4.035 |    4.583 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M | 0.118 | 0.000 |   4.035 |    4.583 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.547 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -0.547 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.547 | 
     +-----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                   5.000
= Required Time                 4.584
- Arrival Time                  4.034
= Slack Time                    0.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.000 |       |   0.000 |    0.551 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M | 0.000 | 0.000 |   0.000 |    0.551 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.271 | 0.472 |   0.472 |    1.023 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M    | 0.136 | 0.146 |   0.618 |    1.169 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M   | 0.633 | 0.442 |   1.060 |    1.611 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M  | 0.186 | 0.179 |   1.239 |    1.790 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M   | 0.389 | 0.274 |   1.513 |    2.064 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M    | 0.171 | 0.181 |   1.694 |    2.245 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M  | 0.796 | 0.523 |   2.217 |    2.768 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M    | 0.900 | 0.657 |   2.875 |    3.425 | 
     | U0_RegFile/U192                   | S0 ^ -> Y v | MX4X1M    | 0.211 | 0.556 |   3.430 |    3.981 | 
     | U0_RegFile/U191                   | B v -> Y v  | MX2X2M    | 0.093 | 0.279 |   3.709 |    4.260 | 
     | U0_RegFile/U190                   | A0 v -> Y v | AO22X1M   | 0.109 | 0.324 |   4.033 |    4.584 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M | 0.109 | 0.000 |   4.034 |    4.584 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.551 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -0.551 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.551 | 
     +-----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                   5.000
= Required Time                 4.585
- Arrival Time                  4.021
= Slack Time                    0.564
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.000 |       |   0.000 |    0.564 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M | 0.000 | 0.000 |   0.000 |    0.564 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.271 | 0.472 |   0.472 |    1.036 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M    | 0.136 | 0.146 |   0.618 |    1.182 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M   | 0.633 | 0.442 |   1.060 |    1.624 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M  | 0.186 | 0.179 |   1.239 |    1.803 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M   | 0.389 | 0.274 |   1.513 |    2.077 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M    | 0.171 | 0.181 |   1.694 |    2.259 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M  | 0.796 | 0.523 |   2.217 |    2.781 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M    | 0.900 | 0.657 |   2.875 |    3.439 | 
     | U0_RegFile/U189                   | S0 ^ -> Y v | MX4X1M    | 0.204 | 0.549 |   3.424 |    3.988 | 
     | U0_RegFile/U188                   | B v -> Y v  | MX2X2M    | 0.090 | 0.273 |   3.697 |    4.261 | 
     | U0_RegFile/U187                   | A0 v -> Y v | AO22X1M   | 0.108 | 0.323 |   4.021 |    4.585 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.021 |    4.585 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.564 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -0.564 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.564 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                   5.000
= Required Time                 4.582
- Arrival Time                  3.998
= Slack Time                    0.585
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.000 |       |   0.000 |    0.585 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M | 0.000 | 0.000 |   0.000 |    0.585 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.271 | 0.472 |   0.472 |    1.057 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M    | 0.136 | 0.146 |   0.618 |    1.203 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M   | 0.633 | 0.442 |   1.060 |    1.645 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M  | 0.186 | 0.179 |   1.239 |    1.824 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M   | 0.389 | 0.274 |   1.513 |    2.098 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M    | 0.171 | 0.181 |   1.694 |    2.279 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M  | 0.796 | 0.523 |   2.217 |    2.802 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M    | 0.900 | 0.657 |   2.874 |    3.459 | 
     | U0_RegFile/U198                   | S0 ^ -> Y v | MX4X1M    | 0.162 | 0.507 |   3.381 |    3.966 | 
     | U0_RegFile/U197                   | B v -> Y v  | MX2X2M    | 0.105 | 0.277 |   3.658 |    4.243 | 
     | U0_RegFile/U196                   | A0 v -> Y v | AO22X1M   | 0.120 | 0.339 |   3.997 |    4.582 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M | 0.120 | 0.000 |   3.998 |    4.582 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.585 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -0.585 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.585 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                   5.000
= Required Time                 4.582
- Arrival Time                  3.986
= Slack Time                    0.596
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.000 |       |   0.000 |    0.595 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M | 0.000 | 0.000 |   0.000 |    0.595 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.271 | 0.472 |   0.472 |    1.068 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M    | 0.136 | 0.146 |   0.618 |    1.214 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M   | 0.633 | 0.442 |   1.060 |    1.656 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M  | 0.186 | 0.179 |   1.239 |    1.835 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M   | 0.389 | 0.274 |   1.513 |    2.109 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M    | 0.171 | 0.181 |   1.694 |    2.290 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M  | 0.796 | 0.523 |   2.217 |    2.813 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M    | 0.900 | 0.657 |   2.874 |    3.470 | 
     | U0_RegFile/U201                   | S0 ^ -> Y v | MX4X1M    | 0.169 | 0.513 |   3.388 |    3.983 | 
     | U0_RegFile/U200                   | B v -> Y v  | MX2X2M    | 0.089 | 0.261 |   3.649 |    4.245 | 
     | U0_RegFile/U199                   | A0 v -> Y v | AO22X1M   | 0.121 | 0.337 |   3.986 |    4.582 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M | 0.121 | 0.000 |   3.986 |    4.582 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.596 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -0.596 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.596 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  3.983
= Slack Time                    0.600
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.000 |       |   0.000 |    0.600 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M | 0.000 | 0.000 |   0.000 |    0.600 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.271 | 0.472 |   0.472 |    1.072 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M    | 0.136 | 0.146 |   0.618 |    1.218 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M   | 0.633 | 0.442 |   1.060 |    1.660 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M  | 0.186 | 0.179 |   1.239 |    1.839 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M   | 0.389 | 0.274 |   1.513 |    2.113 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M    | 0.171 | 0.181 |   1.694 |    2.294 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M  | 0.796 | 0.523 |   2.217 |    2.817 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M    | 0.900 | 0.657 |   2.874 |    3.474 | 
     | U0_RegFile/U208                   | S0 ^ -> Y v | MX4X1M    | 0.165 | 0.510 |   3.385 |    3.985 | 
     | U0_RegFile/U207                   | B v -> Y v  | MX2X2M    | 0.092 | 0.263 |   3.648 |    4.248 | 
     | U0_RegFile/U206                   | A0 v -> Y v | AO22X1M   | 0.118 | 0.334 |   3.983 |    4.583 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M | 0.118 | 0.000 |   3.983 |    4.583 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.600 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -0.600 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.600 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_UART/u_rx/u_strt_check/strt_glitch_reg/CK 
Endpoint:   U0_UART/u_rx/u_strt_check/strt_glitch_reg/D (v) checked with  
leading edge of 'scan_clk'
Beginpoint: U0_RegFile/\Reg_File_reg[2][2] /Q           (v) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.405
+ Phase Shift                   5.000
= Required Time                 4.595
- Arrival Time                  3.990
= Slack Time                    0.605
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |    0.605 | 
     | u_ref_clk_mux/U1                          | B ^ -> Y ^  | CLKMX2X4M  | 0.000 | 0.000 |   0.000 |    0.605 | 
     | U0_RegFile/\Reg_File_reg[2][2]            | CK ^ -> Q v | SDFFRHQX2M | 0.083 | 0.250 |   0.250 |    0.855 | 
     | U0_RegFile/FE_OFC9_UART_Config_2_         | A v -> Y v  | BUFX10M    | 0.085 | 0.150 |   0.400 |    1.005 | 
     | U0_UART/u_rx/u_RX_FSM/U8                  | B v -> Y v  | OR2X1M     | 0.109 | 0.277 |   0.676 |    1.281 | 
     | U0_UART/u_rx/u_RX_FSM/U68                 | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   0.930 |    1.535 | 
     | U0_UART/u_rx/u_RX_FSM/U69                 | A v -> Y v  | OR2X1M     | 0.108 | 0.253 |   1.182 |    1.787 | 
     | U0_UART/u_rx/u_RX_FSM/U70                 | A v -> Y v  | OR2X1M     | 0.125 | 0.268 |   1.451 |    2.055 | 
     | U0_UART/u_rx/u_RX_FSM/U72                 | A v -> Y ^  | NOR2X1M    | 0.179 | 0.141 |   1.591 |    2.196 | 
     | U0_UART/u_rx/u_RX_FSM/U73                 | B0 ^ -> Y ^ | AO21XLM    | 0.148 | 0.177 |   1.768 |    2.373 | 
     | U0_UART/u_rx/u_RX_FSM/U76                 | A ^ -> Y ^  | XNOR2X2M   | 0.238 | 0.118 |   1.886 |    2.491 | 
     | U0_UART/u_rx/u_RX_FSM/U61                 | C ^ -> Y v  | NAND4BX1M  | 0.259 | 0.221 |   2.107 |    2.712 | 
     | U0_UART/u_rx/u_RX_FSM/U29                 | A v -> Y ^  | NOR4X1M    | 0.918 | 0.557 |   2.664 |    3.269 | 
     | U0_UART/u_rx/u_RX_FSM/U18                 | A ^ -> Y v  | INVX2M     | 0.255 | 0.231 |   2.895 |    3.500 | 
     | U0_UART/u_rx/u_RX_FSM/U19                 | B v -> Y ^  | NAND2BX2M  | 0.177 | 0.175 |   3.070 |    3.675 | 
     | U0_UART/u_rx/u_RX_FSM/U39                 | A ^ -> Y v  | NAND4X2M   | 0.312 | 0.225 |   3.295 |    3.899 | 
     | U0_UART/u_rx/u_data_sampling/U66          | B v -> Y ^  | NAND3X1M   | 0.173 | 0.183 |   3.478 |    4.083 | 
     | U0_UART/u_rx/u_data_sampling/U5           | B0 ^ -> Y v | OAI31X1M   | 0.354 | 0.261 |   3.739 |    4.344 | 
     | U0_UART/u_rx/u_strt_check/U4              | B v -> Y v  | AND2X2M    | 0.059 | 0.251 |   3.990 |    4.595 | 
     | U0_UART/u_rx/u_strt_check/strt_glitch_reg | D v         | SDFFRQX2M  | 0.059 | 0.000 |   3.990 |    4.595 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.605 | 
     | u_uart_RX_clk_mux/U1                      | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |   -0.605 | 
     | U0_UART/u_rx/u_strt_check/strt_glitch_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.605 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                   5.000
= Required Time                 4.583
- Arrival Time                  3.974
= Slack Time                    0.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.000 |       |   0.000 |    0.609 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M | 0.000 | 0.000 |   0.000 |    0.609 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.271 | 0.472 |   0.472 |    1.082 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M    | 0.136 | 0.146 |   0.618 |    1.228 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M   | 0.633 | 0.442 |   1.060 |    1.670 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M  | 0.186 | 0.179 |   1.239 |    1.849 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M   | 0.389 | 0.274 |   1.513 |    2.123 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M    | 0.171 | 0.181 |   1.694 |    2.304 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M  | 0.796 | 0.523 |   2.217 |    2.827 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M    | 0.900 | 0.657 |   2.874 |    3.484 | 
     | U0_RegFile/U205                   | S0 ^ -> Y v | MX4X1M    | 0.174 | 0.518 |   3.393 |    4.002 | 
     | U0_RegFile/U203                   | B v -> Y v  | MX2X2M    | 0.081 | 0.253 |   3.646 |    4.255 | 
     | U0_RegFile/U202                   | A0 v -> Y v | AO22X1M   | 0.114 | 0.328 |   3.974 |    4.583 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M | 0.114 | 0.000 |   3.974 |    4.583 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.609 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -0.609 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.609 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (^) triggered by  leading edge 
of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                   5.000
= Required Time                 4.585
- Arrival Time                  3.967
= Slack Time                    0.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |           | 0.000 |       |   0.000 |    0.618 | 
     | u_ref_clk_mux/U1                  | B ^ -> Y ^  | CLKMX2X4M | 0.000 | 0.000 |   0.000 |    0.618 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.271 | 0.472 |   0.472 |    1.090 | 
     | U0_SYS_CTRL/U67                   | A ^ -> Y v  | INVX2M    | 0.136 | 0.146 |   0.618 |    1.236 | 
     | U0_SYS_CTRL/U62                   | C v -> Y ^  | NOR3X2M   | 0.633 | 0.442 |   1.060 |    1.678 | 
     | U0_SYS_CTRL/U65                   | B ^ -> Y v  | NAND2X2M  | 0.186 | 0.179 |   1.239 |    1.857 | 
     | U0_SYS_CTRL/U30                   | A v -> Y ^  | NOR2X2M   | 0.389 | 0.274 |   1.513 |    2.131 | 
     | U0_SYS_CTRL/U25                   | A ^ -> Y v  | INVX2M    | 0.171 | 0.181 |   1.694 |    2.312 | 
     | U0_SYS_CTRL/U21                   | A1 v -> Y ^ | OAI21X2M  | 0.796 | 0.523 |   2.217 |    2.835 | 
     | U0_RegFile/U112                   | A ^ -> Y ^  | BUFX4M    | 0.900 | 0.657 |   2.874 |    3.492 | 
     | U0_RegFile/U186                   | S0 ^ -> Y v | MX4X1M    | 0.165 | 0.508 |   3.383 |    4.001 | 
     | U0_RegFile/U185                   | B v -> Y v  | MX2X2M    | 0.092 | 0.263 |   3.646 |    4.264 | 
     | U0_RegFile/U184                   | A0 v -> Y v | AO22X1M   | 0.106 | 0.321 |   3.967 |    4.585 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M | 0.106 | 0.000 |   3.967 |    4.585 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -0.618 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -0.618 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -0.618 | 
     +-----------------------------------------------------------------------------------------+ 

