#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 27 04:43:31 2021
# Process ID: 4492
# Current directory: C:/Users/liang/Desktop/OrgLab/lab2/SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9540 C:\Users\liang\Desktop\OrgLab\lab2\SOC\SOC.xpr
# Log file: C:/Users/liang/Desktop/OrgLab/lab2/SOC/vivado.log
# Journal file: C:/Users/liang/Desktop/OrgLab/lab2/SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.xpr
open_bd_design {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:pCPU:1.0 [get_ips  CSSTE_pCPU_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CSSTE_pCPU_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_cells util_vector_logic_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1
endgroup
set_property location {4 1339 137} [get_bd_cells util_vector_logic_1]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_1]
connect_bd_net [get_bd_pins U8/Clk_CPU] [get_bd_pins util_vector_logic_1/Op1]
delete_bd_objs [get_bd_nets U8_Clk_CPU]
connect_bd_net [get_bd_pins U8/Clk_CPU] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins U8/Clk_CPU] [get_bd_pins util_vector_logic_1/Op1]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins RAM_B_0/clka]
connect_bd_net [get_bd_pins pCPU_0/clk] [get_bd_pins U8/Clk_CPU]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property location {4 1539 171} [get_bd_cells util_vector_logic_1]
