// Seed: 2568925130
module module_0 (
    output wor   id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  uwire id_4
);
  assign id_1 = -1;
  assign id_1 = -1'b0;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
);
  assign id_0 = id_1;
  assign id_0 = id_1 - id_1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input wor id_0,
    input tri id_1,
    input wor id_2
);
endmodule
program module_3 #(
    parameter id_11 = 32'd31,
    parameter id_9  = 32'd87
) (
    input wor id_0[-1 'b0 : id_11],
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    output logic id_4,
    input tri0 id_5,
    input wire id_6,
    input supply1 id_7,
    input wand id_8,
    output supply0 _id_9[-1 : {  id_9  ,  -1  }],
    output uwire id_10,
    input wand _id_11,
    output tri id_12,
    output supply0 id_13,
    input tri1 id_14,
    input uwire id_15,
    input tri1 id_16
);
  assign id_10 = 1;
  assign id_13 = 1;
  wire id_18[-1 : -1 'd0], id_19;
  always_latch id_4 <= id_8;
  final begin : LABEL_0
    $clog2(55);
    ;
  end
  logic id_20 = 1 == -1;
  always
    if (-1)
      @(posedge 1) begin : LABEL_1
        $signed(74);
        ;
      end
  module_2 modCall_1 (
      id_3,
      id_8,
      id_5
  );
  assign modCall_1.id_2 = 0;
  parameter id_21 = 1;
  wire id_22;
  struct packed {
    struct packed {logic id_23;} id_24;
    logic [1 : -1] id_25;
    logic id_26;
  } id_27[1 : 1] = id_19 - -1;
  if (id_21) if (id_21) assign id_27 = id_11;
endprogram
