00000000 00001700 ldc 23
00000001 00000003 stl 0
00000002 00005700 ldc 87
00000003 00000103 stl 1
00000004 00002000 ldc 32
00000005 00000203 stl 2
00000006 00000100 ldc 1
00000007 00000303 stl 3
00000008 00000500 ldc 5
00000009 00000403 stl 4
0000000a 00000400 ldc 4
0000000b 00000503 stl 5
0000000c 00000300 ldc 3
0000000d 00000603 stl 6
0000000e 00000200 ldc 2
0000000f 00000703 stl 7
00000010 00008500 ldc 133
00000011 00000803 stl 8
00000012 00004300 ldc 67
00000013 00000903 stl 9
00000014 00000a00 ldc 10
00000015 00000000 ldc 0
00000016 00006405 stnl 100
00000017          outer_loop:
00000017 00000000 ldc 0
00000018 00006404 ldnl 100
00000019 ffffff01 adc -1
0000001a 00000000 ldc 0
0000001b 00006405 stnl 100
0000001c 00000000 ldc 0
0000001d 00006404 ldnl 100
0000001e 0000390f brz exit
0000001f 00000000 ldc 0
00000020 ffffff00 ldc -1
00000021 00000011 br inner
00000022          inner:
00000022 00000201 adc 2
00000023 00000000 ldc 0
00000024 00000006 add
00000025 ffffff01 adc -1
00000026 0000000b a2sp
00000027 00000000 ldc 0
00000028 00006404 ldnl 100
00000029 0000000c sp2a
0000002a 00000101 adc 1
0000002b 00000007 sub
0000002c ffffea10 brlz outer_loop
0000002d 0000000c sp2a
0000002e 00000101 adc 1
0000002f 00000000 ldc 0
00000030 00000006 add
00000031 ffffff01 adc -1
00000032 0000c800 ldc 200
00000033 00000005 stnl 0
00000034 0000000c sp2a
00000035 00000101 adc 1
00000036 00000000 ldc 0
00000037 00000006 add
00000038 ffffff01 adc -1
00000039 00000004 ldnl 0
0000003a 0000000b a2sp
0000003b 00000004 ldnl 0
0000003c 0000000c sp2a
0000003d 00000007 sub
0000003e 00000710 brlz swap
0000003f 00000000 ldc 0
00000040 0000c804 ldnl 200
00000041 00000101 adc 1
00000042 00000000 ldc 0
00000043 00000006 add
00000044 ffffff01 adc -1
00000045 ffffdc11 br inner
00000046          swap:
00000046 00000007 sub
00000047 00000000 ldc 0
00000048 0000c804 ldnl 200
00000049 00000104 ldnl 1
0000004a 0000000b a2sp
0000004b 00000000 ldc 0
0000004c 0000c804 ldnl 200
0000004d 00000105 stnl 1
0000004e 0000000c sp2a
0000004f 0000000c sp2a
00000050 00000000 ldc 0
00000051 0000c804 ldnl 200
00000052 00000005 stnl 0
00000053 00000101 adc 1
00000054 00000000 ldc 0
00000055 00000006 add
00000056 ffffff01 adc -1
00000057 ffffca11 br inner
00000058 00000012 exit:  HALT
