
rescapt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b34  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08007c44  08007c44  00017c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007db8  08007db8  00017db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007dbc  08007dbc  00017dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000020  20000000  08007dc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000554  20000020  08007de0  00020020  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000574  08007de0  00020574  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001608d  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003893  00000000  00000000  000360d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000012a8  00000000  00000000  00039970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001120  00000000  00000000  0003ac18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001dfbd  00000000  00000000  0003bd38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001d6b6  00000000  00000000  00059cf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0008c921  00000000  00000000  000773ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00103ccc  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004e04  00000000  00000000  00103d1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000020 	.word	0x20000020
 800012c:	00000000 	.word	0x00000000
 8000130:	08007c2c 	.word	0x08007c2c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000024 	.word	0x20000024
 800014c:	08007c2c 	.word	0x08007c2c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	; 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	3a01      	subs	r2, #1
 8000a46:	bf28      	it	cs
 8000a48:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a4c:	d2ed      	bcs.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_fmul>:
 8000ba8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb6:	ea92 0f0c 	teqne	r2, ip
 8000bba:	ea93 0f0c 	teqne	r3, ip
 8000bbe:	d06f      	beq.n	8000ca0 <__aeabi_fmul+0xf8>
 8000bc0:	441a      	add	r2, r3
 8000bc2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc6:	0240      	lsls	r0, r0, #9
 8000bc8:	bf18      	it	ne
 8000bca:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bce:	d01e      	beq.n	8000c0e <__aeabi_fmul+0x66>
 8000bd0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bdc:	fba0 3101 	umull	r3, r1, r0, r1
 8000be0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be8:	bf3e      	ittt	cc
 8000bea:	0049      	lslcc	r1, r1, #1
 8000bec:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bf0:	005b      	lslcc	r3, r3, #1
 8000bf2:	ea40 0001 	orr.w	r0, r0, r1
 8000bf6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bfa:	2afd      	cmp	r2, #253	; 0xfd
 8000bfc:	d81d      	bhi.n	8000c3a <__aeabi_fmul+0x92>
 8000bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	4770      	bx	lr
 8000c0e:	f090 0f00 	teq	r0, #0
 8000c12:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c16:	bf08      	it	eq
 8000c18:	0249      	lsleq	r1, r1, #9
 8000c1a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c22:	3a7f      	subs	r2, #127	; 0x7f
 8000c24:	bfc2      	ittt	gt
 8000c26:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c2a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2e:	4770      	bxgt	lr
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	3a01      	subs	r2, #1
 8000c3a:	dc5d      	bgt.n	8000cf8 <__aeabi_fmul+0x150>
 8000c3c:	f112 0f19 	cmn.w	r2, #25
 8000c40:	bfdc      	itt	le
 8000c42:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c46:	4770      	bxle	lr
 8000c48:	f1c2 0200 	rsb	r2, r2, #0
 8000c4c:	0041      	lsls	r1, r0, #1
 8000c4e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c52:	f1c2 0220 	rsb	r2, r2, #32
 8000c56:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5e:	f140 0000 	adc.w	r0, r0, #0
 8000c62:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c66:	bf08      	it	eq
 8000c68:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c6c:	4770      	bx	lr
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c76:	bf02      	ittt	eq
 8000c78:	0040      	lsleq	r0, r0, #1
 8000c7a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7e:	3a01      	subeq	r2, #1
 8000c80:	d0f9      	beq.n	8000c76 <__aeabi_fmul+0xce>
 8000c82:	ea40 000c 	orr.w	r0, r0, ip
 8000c86:	f093 0f00 	teq	r3, #0
 8000c8a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0049      	lsleq	r1, r1, #1
 8000c92:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c96:	3b01      	subeq	r3, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xe6>
 8000c9a:	ea41 010c 	orr.w	r1, r1, ip
 8000c9e:	e78f      	b.n	8000bc0 <__aeabi_fmul+0x18>
 8000ca0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca4:	ea92 0f0c 	teq	r2, ip
 8000ca8:	bf18      	it	ne
 8000caa:	ea93 0f0c 	teqne	r3, ip
 8000cae:	d00a      	beq.n	8000cc6 <__aeabi_fmul+0x11e>
 8000cb0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb4:	bf18      	it	ne
 8000cb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cba:	d1d8      	bne.n	8000c6e <__aeabi_fmul+0xc6>
 8000cbc:	ea80 0001 	eor.w	r0, r0, r1
 8000cc0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc4:	4770      	bx	lr
 8000cc6:	f090 0f00 	teq	r0, #0
 8000cca:	bf17      	itett	ne
 8000ccc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	f091 0f00 	teqne	r1, #0
 8000cd6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cda:	d014      	beq.n	8000d06 <__aeabi_fmul+0x15e>
 8000cdc:	ea92 0f0c 	teq	r2, ip
 8000ce0:	d101      	bne.n	8000ce6 <__aeabi_fmul+0x13e>
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	d10f      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000ce6:	ea93 0f0c 	teq	r3, ip
 8000cea:	d103      	bne.n	8000cf4 <__aeabi_fmul+0x14c>
 8000cec:	024b      	lsls	r3, r1, #9
 8000cee:	bf18      	it	ne
 8000cf0:	4608      	movne	r0, r1
 8000cf2:	d108      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000cf4:	ea80 0001 	eor.w	r0, r0, r1
 8000cf8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d0a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_fdiv>:
 8000d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d18:	bf1e      	ittt	ne
 8000d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1e:	ea92 0f0c 	teqne	r2, ip
 8000d22:	ea93 0f0c 	teqne	r3, ip
 8000d26:	d069      	beq.n	8000dfc <__aeabi_fdiv+0xec>
 8000d28:	eba2 0203 	sub.w	r2, r2, r3
 8000d2c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d30:	0249      	lsls	r1, r1, #9
 8000d32:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d36:	d037      	beq.n	8000da8 <__aeabi_fdiv+0x98>
 8000d38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d3c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d40:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d44:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	bf38      	it	cc
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d52:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d56:	428b      	cmp	r3, r1
 8000d58:	bf24      	itt	cs
 8000d5a:	1a5b      	subcs	r3, r3, r1
 8000d5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d60:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d64:	bf24      	itt	cs
 8000d66:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d6a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d72:	bf24      	itt	cs
 8000d74:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d7c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d80:	bf24      	itt	cs
 8000d82:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d86:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d8a:	011b      	lsls	r3, r3, #4
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d92:	d1e0      	bne.n	8000d56 <__aeabi_fdiv+0x46>
 8000d94:	2afd      	cmp	r2, #253	; 0xfd
 8000d96:	f63f af50 	bhi.w	8000c3a <__aeabi_fmul+0x92>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dac:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db0:	327f      	adds	r2, #127	; 0x7f
 8000db2:	bfc2      	ittt	gt
 8000db4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dbc:	4770      	bxgt	lr
 8000dbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc2:	f04f 0300 	mov.w	r3, #0
 8000dc6:	3a01      	subs	r2, #1
 8000dc8:	e737      	b.n	8000c3a <__aeabi_fmul+0x92>
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fdiv+0xc2>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xda>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e795      	b.n	8000d28 <__aeabi_fdiv+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	d108      	bne.n	8000e18 <__aeabi_fdiv+0x108>
 8000e06:	0242      	lsls	r2, r0, #9
 8000e08:	f47f af7d 	bne.w	8000d06 <__aeabi_fmul+0x15e>
 8000e0c:	ea93 0f0c 	teq	r3, ip
 8000e10:	f47f af70 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e776      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e18:	ea93 0f0c 	teq	r3, ip
 8000e1c:	d104      	bne.n	8000e28 <__aeabi_fdiv+0x118>
 8000e1e:	024b      	lsls	r3, r1, #9
 8000e20:	f43f af4c 	beq.w	8000cbc <__aeabi_fmul+0x114>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e76e      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e32:	d1ca      	bne.n	8000dca <__aeabi_fdiv+0xba>
 8000e34:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e38:	f47f af5c 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e3c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e40:	f47f af3c 	bne.w	8000cbc <__aeabi_fmul+0x114>
 8000e44:	e75f      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e46:	bf00      	nop

08000e48 <__aeabi_f2iz>:
 8000e48:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e4c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e50:	d30f      	bcc.n	8000e72 <__aeabi_f2iz+0x2a>
 8000e52:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e56:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e5a:	d90d      	bls.n	8000e78 <__aeabi_f2iz+0x30>
 8000e5c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e60:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e64:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000e68:	fa23 f002 	lsr.w	r0, r3, r2
 8000e6c:	bf18      	it	ne
 8000e6e:	4240      	negne	r0, r0
 8000e70:	4770      	bx	lr
 8000e72:	f04f 0000 	mov.w	r0, #0
 8000e76:	4770      	bx	lr
 8000e78:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_f2iz+0x3a>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d105      	bne.n	8000e8e <__aeabi_f2iz+0x46>
 8000e82:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e86:	bf08      	it	eq
 8000e88:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e8c:	4770      	bx	lr
 8000e8e:	f04f 0000 	mov.w	r0, #0
 8000e92:	4770      	bx	lr

08000e94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e98:	4b08      	ldr	r3, [pc, #32]	; (8000ebc <HAL_Init+0x28>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a07      	ldr	r2, [pc, #28]	; (8000ebc <HAL_Init+0x28>)
 8000e9e:	f043 0310 	orr.w	r3, r3, #16
 8000ea2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea4:	2003      	movs	r0, #3
 8000ea6:	f000 ff4f 	bl	8001d48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eaa:	200f      	movs	r0, #15
 8000eac:	f000 f808 	bl	8000ec0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eb0:	f006 f910 	bl	80070d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40022000 	.word	0x40022000

08000ec0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ec8:	4b12      	ldr	r3, [pc, #72]	; (8000f14 <HAL_InitTick+0x54>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	4b12      	ldr	r3, [pc, #72]	; (8000f18 <HAL_InitTick+0x58>)
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f000 ff75 	bl	8001dce <HAL_SYSTICK_Config>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e00e      	b.n	8000f0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2b0f      	cmp	r3, #15
 8000ef2:	d80a      	bhi.n	8000f0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	6879      	ldr	r1, [r7, #4]
 8000ef8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000efc:	f000 ff2f 	bl	8001d5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f00:	4a06      	ldr	r2, [pc, #24]	; (8000f1c <HAL_InitTick+0x5c>)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f06:	2300      	movs	r3, #0
 8000f08:	e000      	b.n	8000f0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	20000008 	.word	0x20000008
 8000f18:	20000004 	.word	0x20000004
 8000f1c:	20000000 	.word	0x20000000

08000f20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f24:	4b05      	ldr	r3, [pc, #20]	; (8000f3c <HAL_IncTick+0x1c>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	461a      	mov	r2, r3
 8000f2a:	4b05      	ldr	r3, [pc, #20]	; (8000f40 <HAL_IncTick+0x20>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4413      	add	r3, r2
 8000f30:	4a03      	ldr	r2, [pc, #12]	; (8000f40 <HAL_IncTick+0x20>)
 8000f32:	6013      	str	r3, [r2, #0]
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr
 8000f3c:	20000004 	.word	0x20000004
 8000f40:	200000c0 	.word	0x200000c0

08000f44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return uwTick;
 8000f48:	4b02      	ldr	r3, [pc, #8]	; (8000f54 <HAL_GetTick+0x10>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr
 8000f54:	200000c0 	.word	0x200000c0

08000f58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f60:	f7ff fff0 	bl	8000f44 <HAL_GetTick>
 8000f64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f70:	d005      	beq.n	8000f7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f72:	4b0a      	ldr	r3, [pc, #40]	; (8000f9c <HAL_Delay+0x44>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	461a      	mov	r2, r3
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f7e:	bf00      	nop
 8000f80:	f7ff ffe0 	bl	8000f44 <HAL_GetTick>
 8000f84:	4602      	mov	r2, r0
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	d8f7      	bhi.n	8000f80 <HAL_Delay+0x28>
  {
  }
}
 8000f90:	bf00      	nop
 8000f92:	bf00      	nop
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000004 	.word	0x20000004

08000fa0 <HAL_CAN_Init>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_mcr = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	613b      	str	r3, [r7, #16]

  /* Check CAN handle */
  if(hcan == NULL)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d101      	bne.n	8000fbe <HAL_CAN_Init+0x1e>
  {
     return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e0ce      	b.n	800115c <HAL_CAN_Init+0x1bc>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if(hcan->State == HAL_CAN_STATE_RESET)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d106      	bne.n	8000fd8 <HAL_CAN_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hcan-> Lock = HAL_UNLOCKED;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f000 f997 	bl	8001306 <HAL_CAN_MspInit>
  }

  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2202      	movs	r2, #2
 8000fdc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	681a      	ldr	r2, [r3, #0]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f022 0202 	bic.w	r2, r2, #2
 8000fee:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f042 0201 	orr.w	r2, r2, #1
 8000ffe:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001000:	f7ff ffa0 	bl	8000f44 <HAL_GetTick>
 8001004:	60f8      	str	r0, [r7, #12]

  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001006:	e010      	b.n	800102a <HAL_CAN_Init+0x8a>
  {
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8001008:	f7ff ff9c 	bl	8000f44 <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b0a      	cmp	r3, #10
 8001014:	d909      	bls.n	800102a <HAL_CAN_Init+0x8a>
    {
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2203      	movs	r2, #3
 800101a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	2200      	movs	r2, #0
 8001022:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      return HAL_TIMEOUT;
 8001026:	2303      	movs	r3, #3
 8001028:	e098      	b.n	800115c <HAL_CAN_Init+0x1bc>
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 0301 	and.w	r3, r3, #1
 8001034:	2b00      	cmp	r3, #0
 8001036:	d0e7      	beq.n	8001008 <HAL_CAN_Init+0x68>
    }
  }

  /* Check acknowledge */
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	2b01      	cmp	r3, #1
 8001044:	d179      	bne.n	800113a <HAL_CAN_Init+0x19a>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	699b      	ldr	r3, [r3, #24]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d103      	bne.n	8001056 <HAL_CAN_Init+0xb6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TTCM);
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001054:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	69db      	ldr	r3, [r3, #28]
 800105a:	2b01      	cmp	r3, #1
 800105c:	d103      	bne.n	8001066 <HAL_CAN_Init+0xc6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_ABOM);
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001064:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6a1b      	ldr	r3, [r3, #32]
 800106a:	2b01      	cmp	r3, #1
 800106c:	d103      	bne.n	8001076 <HAL_CAN_Init+0xd6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_AWUM);
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	f043 0320 	orr.w	r3, r3, #32
 8001074:	613b      	str	r3, [r7, #16]
    }

    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800107a:	2b01      	cmp	r3, #1
 800107c:	d103      	bne.n	8001086 <HAL_CAN_Init+0xe6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_NART);
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	f043 0310 	orr.w	r3, r3, #16
 8001084:	613b      	str	r3, [r7, #16]
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800108a:	2b01      	cmp	r3, #1
 800108c:	d103      	bne.n	8001096 <HAL_CAN_Init+0xf6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_RFLM);
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	f043 0308 	orr.w	r3, r3, #8
 8001094:	613b      	str	r3, [r7, #16]
    }

    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800109a:	2b01      	cmp	r3, #1
 800109c:	d103      	bne.n	80010a6 <HAL_CAN_Init+0x106>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TXFP);
 800109e:	693b      	ldr	r3, [r7, #16]
 80010a0:	f043 0304 	orr.w	r3, r3, #4
 80010a4:	613b      	str	r3, [r7, #16]
    }

    /* Update register MCR */
    MODIFY_REG(hcan->Instance->MCR,
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f023 01fc 	bic.w	r1, r3, #252	; 0xfc
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	693a      	ldr	r2, [r7, #16]
 80010b6:	430a      	orrs	r2, r1
 80010b8:	601a      	str	r2, [r3, #0]
               CAN_MCR_RFLM |
               CAN_MCR_TXFP,
               tmp_mcr);

    /* Set the bit timing register */
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	689a      	ldr	r2, [r3, #8]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	431a      	orrs	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	691b      	ldr	r3, [r3, #16]
 80010c8:	431a      	orrs	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	695b      	ldr	r3, [r3, #20]
 80010ce:	ea42 0103 	orr.w	r1, r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	1e5a      	subs	r2, r3, #1
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	430a      	orrs	r2, r1
 80010de:	61da      	str	r2, [r3, #28]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1) ));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f022 0201 	bic.w	r2, r2, #1
 80010ee:	601a      	str	r2, [r3, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();
 80010f0:	f7ff ff28 	bl	8000f44 <HAL_GetTick>
 80010f4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 80010f6:	e010      	b.n	800111a <HAL_CAN_Init+0x17a>
    {
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 80010f8:	f7ff ff24 	bl	8000f44 <HAL_GetTick>
 80010fc:	4602      	mov	r2, r0
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	2b0a      	cmp	r3, #10
 8001104:	d909      	bls.n	800111a <HAL_CAN_Init+0x17a>
      {
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2203      	movs	r2, #3
 800110a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hcan);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2200      	movs	r2, #0
 8001112:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001116:	2303      	movs	r3, #3
 8001118:	e020      	b.n	800115c <HAL_CAN_Init+0x1bc>
    while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f003 0301 	and.w	r3, r3, #1
 8001124:	2b00      	cmp	r3, #0
 8001126:	d0e7      	beq.n	80010f8 <HAL_CAN_Init+0x158>
      }
    }

    /* Check acknowledged */
    if (HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <HAL_CAN_Init+0x19a>
    {
      status = CAN_INITSTATUS_SUCCESS;
 8001136:	2301      	movs	r3, #1
 8001138:	617b      	str	r3, [r7, #20]
    }
  }

  if(status == CAN_INITSTATUS_SUCCESS)
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	2b01      	cmp	r3, #1
 800113e:	d108      	bne.n	8001152 <HAL_CAN_Init+0x1b2>
  {
    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2200      	movs	r2, #0
 8001144:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2201      	movs	r2, #1
 800114a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Return function status */
    return HAL_OK;
 800114e:	2300      	movs	r3, #0
 8001150:	e004      	b.n	800115c <HAL_CAN_Init+0x1bc>
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2204      	movs	r2, #4
 8001156:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Return function status */
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
  }
}
 800115c:	4618      	mov	r0, r3
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig: pointer to a CAN_FilterConfTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));
  assert_param(IS_CAN_BANKNUMBER(sFilterConfig->BankNumber));

  filternbrbitpos = ((uint32_t)1) << sFilterConfig->FilterNumber;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	2201      	movs	r2, #1
 8001178:	fa02 f303 	lsl.w	r3, r2, r3
 800117c:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  /* Select the start slave bank */
  MODIFY_REG(hcan->Instance->FMR                         ,
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001186:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800118e:	021b      	lsls	r3, r3, #8
 8001190:	431a      	orrs	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f042 0201 	orr.w	r2, r2, #1
 800119a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
             CAN_FMR_CAN2SB                              ,
             CAN_FMR_FINIT                              |
             (uint32_t)(sFilterConfig->BankNumber << 8)   );

  /* Filter Deactivation */
  CLEAR_BIT(hcan->Instance->FA1R, filternbrbitpos);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	43da      	mvns	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	400a      	ands	r2, r1
 80011b0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	69db      	ldr	r3, [r3, #28]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d127      	bne.n	800120c <HAL_CAN_ConfigFilter+0xa8>
  {
    /* 16-bit scale for the filter */
    CLEAR_BIT(hcan->Instance->FS1R, filternbrbitpos);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	43da      	mvns	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	400a      	ands	r2, r1
 80011ce:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	b299      	uxth	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	683a      	ldr	r2, [r7, #0]
 80011e4:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 80011e6:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 80011e8:	3248      	adds	r2, #72	; 0x48
 80011ea:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh);
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	b29a      	uxth	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6819      	ldr	r1, [r3, #0]
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8001202:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 8001204:	3348      	adds	r3, #72	; 0x48
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	440b      	add	r3, r1
 800120a:	605a      	str	r2, [r3, #4]
  }

  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	69db      	ldr	r3, [r3, #28]
 8001210:	2b01      	cmp	r3, #1
 8001212:	d126      	bne.n	8001262 <HAL_CAN_ConfigFilter+0xfe>
  {
    /* 32-bit scale for the filter */
    SET_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	68fa      	ldr	r2, [r7, #12]
 8001222:	430a      	orrs	r2, r1
 8001224:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	b299      	uxth	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	683a      	ldr	r2, [r7, #0]
 800123a:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 800123c:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 800123e:	3248      	adds	r2, #72	; 0x48
 8001240:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
    /* 32-bit mask or Second 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	68db      	ldr	r3, [r3, #12]
 800124e:	b29a      	uxth	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6819      	ldr	r1, [r3, #0]
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8001258:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 800125a:	3348      	adds	r3, #72	; 0x48
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	440b      	add	r3, r1
 8001260:	605a      	str	r2, [r3, #4]
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	699b      	ldr	r3, [r3, #24]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d10b      	bne.n	8001282 <HAL_CAN_ConfigFilter+0x11e>
  {
    /*Id/Mask mode for the filter*/
    CLEAR_BIT(hcan->Instance->FM1R, filternbrbitpos);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	43da      	mvns	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	400a      	ands	r2, r1
 800127c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001280:	e009      	b.n	8001296 <HAL_CAN_ConfigFilter+0x132>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    SET_BIT(hcan->Instance->FM1R, filternbrbitpos);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	430a      	orrs	r2, r1
 8001292:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	691b      	ldr	r3, [r3, #16]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d10b      	bne.n	80012b6 <HAL_CAN_ConfigFilter+0x152>
  {
    /* FIFO 0 assignation for the filter */
    CLEAR_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	43da      	mvns	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	400a      	ands	r2, r1
 80012b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80012b4:	e009      	b.n	80012ca <HAL_CAN_ConfigFilter+0x166>
  }
  else
  {
    /* FIFO 1 assignation for the filter */
    SET_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	68fa      	ldr	r2, [r7, #12]
 80012c4:	430a      	orrs	r2, r1
 80012c6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }

  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	6a1b      	ldr	r3, [r3, #32]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d109      	bne.n	80012e6 <HAL_CAN_ConfigFilter+0x182>
  {
    SET_BIT(hcan->Instance->FA1R, filternbrbitpos);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	430a      	orrs	r2, r1
 80012e2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CLEAR_BIT(hcan->Instance->FMR, ((uint32_t)CAN_FMR_FINIT));
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f022 0201 	bic.w	r2, r2, #1
 80012f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  /* Return function status */
  return HAL_OK;
 80012fa:	2300      	movs	r3, #0
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3714      	adds	r7, #20
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr

08001306 <HAL_CAN_MspInit>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001306:	b480      	push	{r7}
 8001308:	b083      	sub	sp, #12
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_MspInit can be implemented in the user file
   */
}
 800130e:	bf00      	nop
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr

08001318 <HAL_CAN_Transmit>:
  *         the configuration information for the specified CAN.
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  uint32_t transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 8001322:	2304      	movs	r3, #4
 8001324:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	60bb      	str	r3, [r7, #8]
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));

  /* Process locked */
  __HAL_LOCK(hcan);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001330:	2b01      	cmp	r3, #1
 8001332:	d101      	bne.n	8001338 <HAL_CAN_Transmit+0x20>
 8001334:	2302      	movs	r3, #2
 8001336:	e15a      	b.n	80015ee <HAL_CAN_Transmit+0x2d6>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2201      	movs	r2, #1
 800133c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hcan->State == HAL_CAN_STATE_BUSY_RX)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001346:	b2db      	uxtb	r3, r3
 8001348:	2b22      	cmp	r3, #34	; 0x22
 800134a:	d104      	bne.n	8001356 <HAL_CAN_Transmit+0x3e>
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2232      	movs	r2, #50	; 0x32
 8001350:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001354:	e003      	b.n	800135e <HAL_CAN_Transmit+0x46>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2212      	movs	r2, #18
 800135a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Select one empty transmit mailbox */
  if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME0))
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001368:	2b00      	cmp	r3, #0
 800136a:	d002      	beq.n	8001372 <HAL_CAN_Transmit+0x5a>
  {
    transmitmailbox = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	e015      	b.n	800139e <HAL_CAN_Transmit+0x86>
  }
  else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME1))
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d002      	beq.n	8001386 <HAL_CAN_Transmit+0x6e>
  {
    transmitmailbox = 1;
 8001380:	2301      	movs	r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	e00b      	b.n	800139e <HAL_CAN_Transmit+0x86>
  }
  else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME2))
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	689b      	ldr	r3, [r3, #8]
 800138c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001390:	2b00      	cmp	r3, #0
 8001392:	d002      	beq.n	800139a <HAL_CAN_Transmit+0x82>
  {
    transmitmailbox = 2;
 8001394:	2302      	movs	r3, #2
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	e001      	b.n	800139e <HAL_CAN_Transmit+0x86>
  }
  else
  {
    transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 800139a:	2304      	movs	r3, #4
 800139c:	60fb      	str	r3, [r7, #12]
  }

  if (transmitmailbox != CAN_TXSTATUS_NOMAILBOX)
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	2b04      	cmp	r3, #4
 80013a2:	f000 811b 	beq.w	80015dc <HAL_CAN_Transmit+0x2c4>
  {
    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	3318      	adds	r3, #24
 80013ae:	011b      	lsls	r3, r3, #4
 80013b0:	4413      	add	r3, r2
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	6811      	ldr	r1, [r2, #0]
 80013b8:	f003 0201 	and.w	r2, r3, #1
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	3318      	adds	r3, #24
 80013c0:	011b      	lsls	r3, r3, #4
 80013c2:	440b      	add	r3, r1
 80013c4:	601a      	str	r2, [r3, #0]
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d117      	bne.n	8001400 <HAL_CAN_Transmit+0xe8>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_BIT_POSITION) |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	3318      	adds	r3, #24
 80013d8:	011b      	lsls	r3, r3, #4
 80013da:	4413      	add	r3, r2
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	0559      	lsls	r1, r3, #21
                                                           hcan->pTxMsg->RTR);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	68db      	ldr	r3, [r3, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_BIT_POSITION) |
 80013ec:	430b      	orrs	r3, r1
 80013ee:	6879      	ldr	r1, [r7, #4]
 80013f0:	6809      	ldr	r1, [r1, #0]
 80013f2:	431a      	orrs	r2, r3
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	3318      	adds	r3, #24
 80013f8:	011b      	lsls	r3, r3, #4
 80013fa:	440b      	add	r3, r1
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	e01a      	b.n	8001436 <HAL_CAN_Transmit+0x11e>
    }
    else
    {
      assert_param(IS_CAN_EXTID(hcan->pTxMsg->ExtId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	3318      	adds	r3, #24
 8001408:	011b      	lsls	r3, r3, #4
 800140a:	4413      	add	r3, r2
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	00d9      	lsls	r1, r3, #3
                                                           hcan->pTxMsg->IDE |
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	689b      	ldr	r3, [r3, #8]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 800141c:	4319      	orrs	r1, r3
                                                           hcan->pTxMsg->RTR);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	68db      	ldr	r3, [r3, #12]
                                                           hcan->pTxMsg->IDE |
 8001424:	430b      	orrs	r3, r1
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	6809      	ldr	r1, [r1, #0]
 800142a:	431a      	orrs	r2, r3
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	3318      	adds	r3, #24
 8001430:	011b      	lsls	r3, r3, #4
 8001432:	440b      	add	r3, r1
 8001434:	601a      	str	r2, [r3, #0]
    }

    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	691a      	ldr	r2, [r3, #16]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001440:	f002 020f 	and.w	r2, r2, #15
 8001444:	611a      	str	r2, [r3, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	3318      	adds	r3, #24
 800144e:	011b      	lsls	r3, r3, #4
 8001450:	4413      	add	r3, r2
 8001452:	3304      	adds	r3, #4
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	6811      	ldr	r1, [r2, #0]
 800145a:	f023 020f 	bic.w	r2, r3, #15
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	3318      	adds	r3, #24
 8001462:	011b      	lsls	r3, r3, #4
 8001464:	440b      	add	r3, r1
 8001466:	3304      	adds	r3, #4
 8001468:	601a      	str	r2, [r3, #0]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	3318      	adds	r3, #24
 8001472:	011b      	lsls	r3, r3, #4
 8001474:	4413      	add	r3, r2
 8001476:	3304      	adds	r3, #4
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	6879      	ldr	r1, [r7, #4]
 8001482:	6809      	ldr	r1, [r1, #0]
 8001484:	431a      	orrs	r2, r3
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	3318      	adds	r3, #24
 800148a:	011b      	lsls	r3, r3, #4
 800148c:	440b      	add	r3, r1
 800148e:	3304      	adds	r3, #4
 8001490:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR, ((uint32_t)hcan->pTxMsg->Data[3] << CAN_TDL0R_DATA3_BIT_POSITION) |
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	6a1b      	ldr	r3, [r3, #32]
 8001498:	061a      	lsls	r2, r3, #24
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	69db      	ldr	r3, [r3, #28]
 80014a0:	041b      	lsls	r3, r3, #16
 80014a2:	431a      	orrs	r2, r3
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a8:	699b      	ldr	r3, [r3, #24]
 80014aa:	021b      	lsls	r3, r3, #8
 80014ac:	431a      	orrs	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	695b      	ldr	r3, [r3, #20]
 80014b4:	6879      	ldr	r1, [r7, #4]
 80014b6:	6809      	ldr	r1, [r1, #0]
 80014b8:	431a      	orrs	r2, r3
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	011b      	lsls	r3, r3, #4
 80014be:	440b      	add	r3, r1
 80014c0:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80014c4:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[2] << CAN_TDL0R_DATA2_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[1] << CAN_TDL0R_DATA1_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[0] << CAN_TDL0R_DATA0_BIT_POSITION)  );
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR, ((uint32_t)hcan->pTxMsg->Data[7] << CAN_TDL0R_DATA3_BIT_POSITION) |
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014cc:	061a      	lsls	r2, r3, #24
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d4:	041b      	lsls	r3, r3, #16
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014de:	021b      	lsls	r3, r3, #8
 80014e0:	431a      	orrs	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014e8:	6879      	ldr	r1, [r7, #4]
 80014ea:	6809      	ldr	r1, [r1, #0]
 80014ec:	431a      	orrs	r2, r3
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	011b      	lsls	r3, r3, #4
 80014f2:	440b      	add	r3, r1
 80014f4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80014f8:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[6] << CAN_TDL0R_DATA2_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[5] << CAN_TDL0R_DATA1_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[4] << CAN_TDL0R_DATA0_BIT_POSITION)  );
    /* Request transmission */
    SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	3318      	adds	r3, #24
 8001502:	011b      	lsls	r3, r3, #4
 8001504:	4413      	add	r3, r2
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	6811      	ldr	r1, [r2, #0]
 800150c:	f043 0201 	orr.w	r2, r3, #1
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	3318      	adds	r3, #24
 8001514:	011b      	lsls	r3, r3, #4
 8001516:	440b      	add	r3, r1
 8001518:	601a      	str	r2, [r3, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();
 800151a:	f7ff fd13 	bl	8000f44 <HAL_GetTick>
 800151e:	60b8      	str	r0, [r7, #8]

    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8001520:	e018      	b.n	8001554 <HAL_CAN_Transmit+0x23c>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001528:	d014      	beq.n	8001554 <HAL_CAN_Transmit+0x23c>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d007      	beq.n	8001540 <HAL_CAN_Transmit+0x228>
 8001530:	f7ff fd08 	bl	8000f44 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	683a      	ldr	r2, [r7, #0]
 800153c:	429a      	cmp	r2, r3
 800153e:	d209      	bcs.n	8001554 <HAL_CAN_Transmit+0x23c>
        {
          hcan->State = HAL_CAN_STATE_TIMEOUT;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2203      	movs	r2, #3
 8001544:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hcan);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8001550:	2303      	movs	r3, #3
 8001552:	e04c      	b.n	80015ee <HAL_CAN_Transmit+0x2d6>
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d10b      	bne.n	8001572 <HAL_CAN_Transmit+0x25a>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	689a      	ldr	r2, [r3, #8]
 8001560:	4b25      	ldr	r3, [pc, #148]	; (80015f8 <HAL_CAN_Transmit+0x2e0>)
 8001562:	4013      	ands	r3, r2
 8001564:	4a24      	ldr	r2, [pc, #144]	; (80015f8 <HAL_CAN_Transmit+0x2e0>)
 8001566:	4293      	cmp	r3, r2
 8001568:	bf14      	ite	ne
 800156a:	2301      	movne	r3, #1
 800156c:	2300      	moveq	r3, #0
 800156e:	b2db      	uxtb	r3, r3
 8001570:	e019      	b.n	80015a6 <HAL_CAN_Transmit+0x28e>
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	2b01      	cmp	r3, #1
 8001576:	d10b      	bne.n	8001590 <HAL_CAN_Transmit+0x278>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	689a      	ldr	r2, [r3, #8]
 800157e:	4b1f      	ldr	r3, [pc, #124]	; (80015fc <HAL_CAN_Transmit+0x2e4>)
 8001580:	4013      	ands	r3, r2
 8001582:	4a1e      	ldr	r2, [pc, #120]	; (80015fc <HAL_CAN_Transmit+0x2e4>)
 8001584:	4293      	cmp	r3, r2
 8001586:	bf14      	ite	ne
 8001588:	2301      	movne	r3, #1
 800158a:	2300      	moveq	r3, #0
 800158c:	b2db      	uxtb	r3, r3
 800158e:	e00a      	b.n	80015a6 <HAL_CAN_Transmit+0x28e>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	689a      	ldr	r2, [r3, #8]
 8001596:	4b1a      	ldr	r3, [pc, #104]	; (8001600 <HAL_CAN_Transmit+0x2e8>)
 8001598:	4013      	ands	r3, r2
 800159a:	4a19      	ldr	r2, [pc, #100]	; (8001600 <HAL_CAN_Transmit+0x2e8>)
 800159c:	4293      	cmp	r3, r2
 800159e:	bf14      	ite	ne
 80015a0:	2301      	movne	r3, #1
 80015a2:	2300      	moveq	r3, #0
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d1bb      	bne.n	8001522 <HAL_CAN_Transmit+0x20a>
        }
      }
    }
    if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	2b32      	cmp	r3, #50	; 0x32
 80015b4:	d108      	bne.n	80015c8 <HAL_CAN_Transmit+0x2b0>
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2222      	movs	r2, #34	; 0x22
 80015ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80015c6:	e003      	b.n	80015d0 <HAL_CAN_Transmit+0x2b8>
    }
    else
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_READY;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2201      	movs	r2, #1
 80015cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2200      	movs	r2, #0
 80015d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Return function status */
    return HAL_OK;
 80015d8:	2300      	movs	r3, #0
 80015da:	e008      	b.n	80015ee <HAL_CAN_Transmit+0x2d6>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2204      	movs	r2, #4
 80015e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2200      	movs	r2, #0
 80015e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Return function status */
    return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
  }
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	04000003 	.word	0x04000003
 80015fc:	08000300 	.word	0x08000300
 8001600:	10030000 	.word	0x10030000

08001604 <HAL_CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number
  * @retval HAL status
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8001604:	b480      	push	{r7}
 8001606:	b083      	sub	sp, #12
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	460b      	mov	r3, r1
 800160e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));

  if((hcan->State == HAL_CAN_STATE_READY) || (hcan->State == HAL_CAN_STATE_BUSY_TX))
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b01      	cmp	r3, #1
 800161a:	d005      	beq.n	8001628 <HAL_CAN_Receive_IT+0x24>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001622:	b2db      	uxtb	r3, r3
 8001624:	2b12      	cmp	r3, #18
 8001626:	d13f      	bne.n	80016a8 <HAL_CAN_Receive_IT+0xa4>
  {
    /* Process locked */
    __HAL_LOCK(hcan);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800162e:	2b01      	cmp	r3, #1
 8001630:	d101      	bne.n	8001636 <HAL_CAN_Receive_IT+0x32>
 8001632:	2302      	movs	r3, #2
 8001634:	e03b      	b.n	80016ae <HAL_CAN_Receive_IT+0xaa>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2201      	movs	r2, #1
 800163a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001644:	b2db      	uxtb	r3, r3
 8001646:	2b12      	cmp	r3, #18
 8001648:	d104      	bne.n	8001654 <HAL_CAN_Receive_IT+0x50>
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2232      	movs	r2, #50	; 0x32
 800164e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001652:	e003      	b.n	800165c <HAL_CAN_Receive_IT+0x58>
    }
    else
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2222      	movs	r2, #34	; 0x22
 8001658:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2200      	movs	r2, #0
 8001660:	63da      	str	r2, [r3, #60]	; 0x3c
    /*  - Enable Error passive Interrupt */
    /*  - Enable Bus-off Interrupt */
    /*  - Enable Last error code Interrupt */
    /*  - Enable Error Interrupt */
    /*  - Enable Transmit mailbox empty Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	687a      	ldr	r2, [r7, #4]
 800166a:	6812      	ldr	r2, [r2, #0]
 800166c:	f443 430f 	orr.w	r3, r3, #36608	; 0x8f00
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6153      	str	r3, [r2, #20]
                              CAN_IT_LEC |
                              CAN_IT_ERR |
                              CAN_IT_TME  );

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if(FIFONumber == CAN_FIFO0)
 800167e:	78fb      	ldrb	r3, [r7, #3]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d108      	bne.n	8001696 <HAL_CAN_Receive_IT+0x92>
    {
      /* Enable FIFO 0 message pending Interrupt */
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP0);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	695a      	ldr	r2, [r3, #20]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f042 0202 	orr.w	r2, r2, #2
 8001692:	615a      	str	r2, [r3, #20]
    if(FIFONumber == CAN_FIFO0)
 8001694:	e00a      	b.n	80016ac <HAL_CAN_Receive_IT+0xa8>
    }
    else
    {
      /* Enable FIFO 1 message pending Interrupt */
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP1);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	695a      	ldr	r2, [r3, #20]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	f042 0210 	orr.w	r2, r2, #16
 80016a4:	615a      	str	r2, [r3, #20]
    if(FIFONumber == CAN_FIFO0)
 80016a6:	e001      	b.n	80016ac <HAL_CAN_Receive_IT+0xa8>
    }

  }
  else
  {
    return HAL_BUSY;
 80016a8:	2302      	movs	r3, #2
 80016aa:	e000      	b.n	80016ae <HAL_CAN_Receive_IT+0xaa>
  }

  /* Return function status */
  return HAL_OK;
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	370c      	adds	r7, #12
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bc80      	pop	{r7}
 80016b6:	4770      	bx	lr

080016b8 <HAL_CAN_IRQHandler>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  /* Check End of transmission flag */
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	695b      	ldr	r3, [r3, #20]
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d11a      	bne.n	8001704 <HAL_CAN_IRQHandler+0x4c>
  {
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	689a      	ldr	r2, [r3, #8]
 80016d4:	4b83      	ldr	r3, [pc, #524]	; (80018e4 <HAL_CAN_IRQHandler+0x22c>)
 80016d6:	4013      	ands	r3, r2
 80016d8:	4a82      	ldr	r2, [pc, #520]	; (80018e4 <HAL_CAN_IRQHandler+0x22c>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d00f      	beq.n	80016fe <HAL_CAN_IRQHandler+0x46>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	689a      	ldr	r2, [r3, #8]
 80016e4:	4b80      	ldr	r3, [pc, #512]	; (80018e8 <HAL_CAN_IRQHandler+0x230>)
 80016e6:	4013      	ands	r3, r2
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80016e8:	4a7f      	ldr	r2, [pc, #508]	; (80018e8 <HAL_CAN_IRQHandler+0x230>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d007      	beq.n	80016fe <HAL_CAN_IRQHandler+0x46>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2)))
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	4b7d      	ldr	r3, [pc, #500]	; (80018ec <HAL_CAN_IRQHandler+0x234>)
 80016f6:	4013      	ands	r3, r2
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80016f8:	4a7c      	ldr	r2, [pc, #496]	; (80018ec <HAL_CAN_IRQHandler+0x234>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d102      	bne.n	8001704 <HAL_CAN_IRQHandler+0x4c>
    {
      /* Call transmit function */
      CAN_Transmit_IT(hcan);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f000 f908 	bl	8001914 <CAN_Transmit_IT>
    }
  }

  /* Check End of reception flag for FIFO0 */
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	695b      	ldr	r3, [r3, #20]
 800170a:	f003 0302 	and.w	r3, r3, #2
 800170e:	2b02      	cmp	r3, #2
 8001710:	d10b      	bne.n	800172a <HAL_CAN_IRQHandler+0x72>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0) != 0))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	b2db      	uxtb	r3, r3
 800171a:	f003 0303 	and.w	r3, r3, #3
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <HAL_CAN_IRQHandler+0x72>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO0);
 8001722:	2100      	movs	r1, #0
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f000 f926 	bl	8001976 <CAN_Receive_IT>
  }

  /* Check End of reception flag for FIFO1 */
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	695b      	ldr	r3, [r3, #20]
 8001730:	f003 0310 	and.w	r3, r3, #16
 8001734:	2b10      	cmp	r3, #16
 8001736:	d10b      	bne.n	8001750 <HAL_CAN_IRQHandler+0x98>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1) != 0))
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	691b      	ldr	r3, [r3, #16]
 800173e:	b2db      	uxtb	r3, r3
 8001740:	f003 0303 	and.w	r3, r3, #3
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8001744:	2b00      	cmp	r3, #0
 8001746:	d003      	beq.n	8001750 <HAL_CAN_IRQHandler+0x98>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO1);
 8001748:	2101      	movs	r1, #1
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f000 f913 	bl	8001976 <CAN_Receive_IT>
  }

  /* Check Error Warning Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	2b01      	cmp	r3, #1
 800175c:	d115      	bne.n	800178a <HAL_CAN_IRQHandler+0xd2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	695b      	ldr	r3, [r3, #20]
 8001764:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8001768:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800176c:	d10d      	bne.n	800178a <HAL_CAN_IRQHandler+0xd2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	695b      	ldr	r3, [r3, #20]
 8001774:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 8001778:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800177c:	d105      	bne.n	800178a <HAL_CAN_IRQHandler+0xd2>
  {
    /* Set CAN error code to EWG error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001782:	f043 0201 	orr.w	r2, r3, #1
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Error Warning Flag as read-only */
  }

  /* Check Error Passive Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	f003 0302 	and.w	r3, r3, #2
 8001794:	2b02      	cmp	r3, #2
 8001796:	d115      	bne.n	80017c4 <HAL_CAN_IRQHandler+0x10c>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	695b      	ldr	r3, [r3, #20]
 800179e:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 80017a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017a6:	d10d      	bne.n	80017c4 <HAL_CAN_IRQHandler+0x10c>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	695b      	ldr	r3, [r3, #20]
 80017ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 80017b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017b6:	d105      	bne.n	80017c4 <HAL_CAN_IRQHandler+0x10c>
  {
    /* Set CAN error code to EPV error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017bc:	f043 0202 	orr.w	r2, r3, #2
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Error Passive Flag as read-only */
  }

  /* Check Bus-Off Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	699b      	ldr	r3, [r3, #24]
 80017ca:	f003 0304 	and.w	r3, r3, #4
 80017ce:	2b04      	cmp	r3, #4
 80017d0:	d115      	bne.n	80017fe <HAL_CAN_IRQHandler+0x146>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	695b      	ldr	r3, [r3, #20]
 80017d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 80017dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017e0:	d10d      	bne.n	80017fe <HAL_CAN_IRQHandler+0x146>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	695b      	ldr	r3, [r3, #20]
 80017e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 80017ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017f0:	d105      	bne.n	80017fe <HAL_CAN_IRQHandler+0x146>
  {
    /* Set CAN error code to BOF error */
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017f6:	f043 0204 	orr.w	r2, r3, #4
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Bus-Off Flag as read-only */
  }

  /* Check Last error code Flag */
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001808:	2b00      	cmp	r3, #0
 800180a:	d05c      	beq.n	80018c6 <HAL_CAN_IRQHandler+0x20e>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	695b      	ldr	r3, [r3, #20]
 8001812:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 8001816:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800181a:	d154      	bne.n	80018c6 <HAL_CAN_IRQHandler+0x20e>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	695b      	ldr	r3, [r3, #20]
 8001822:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 8001826:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800182a:	d14c      	bne.n	80018c6 <HAL_CAN_IRQHandler+0x20e>
  {
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	699b      	ldr	r3, [r3, #24]
 8001832:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001836:	2b60      	cmp	r3, #96	; 0x60
 8001838:	d035      	beq.n	80018a6 <HAL_CAN_IRQHandler+0x1ee>
 800183a:	2b60      	cmp	r3, #96	; 0x60
 800183c:	d83a      	bhi.n	80018b4 <HAL_CAN_IRQHandler+0x1fc>
 800183e:	2b50      	cmp	r3, #80	; 0x50
 8001840:	d02a      	beq.n	8001898 <HAL_CAN_IRQHandler+0x1e0>
 8001842:	2b50      	cmp	r3, #80	; 0x50
 8001844:	d836      	bhi.n	80018b4 <HAL_CAN_IRQHandler+0x1fc>
 8001846:	2b40      	cmp	r3, #64	; 0x40
 8001848:	d01f      	beq.n	800188a <HAL_CAN_IRQHandler+0x1d2>
 800184a:	2b40      	cmp	r3, #64	; 0x40
 800184c:	d832      	bhi.n	80018b4 <HAL_CAN_IRQHandler+0x1fc>
 800184e:	2b30      	cmp	r3, #48	; 0x30
 8001850:	d014      	beq.n	800187c <HAL_CAN_IRQHandler+0x1c4>
 8001852:	2b30      	cmp	r3, #48	; 0x30
 8001854:	d82e      	bhi.n	80018b4 <HAL_CAN_IRQHandler+0x1fc>
 8001856:	2b10      	cmp	r3, #16
 8001858:	d002      	beq.n	8001860 <HAL_CAN_IRQHandler+0x1a8>
 800185a:	2b20      	cmp	r3, #32
 800185c:	d007      	beq.n	800186e <HAL_CAN_IRQHandler+0x1b6>
      case(CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
          /* Set CAN error code to CRC error */
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
          break;
      default:
          break;
 800185e:	e029      	b.n	80018b4 <HAL_CAN_IRQHandler+0x1fc>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001864:	f043 0208 	orr.w	r2, r3, #8
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 800186c:	e023      	b.n	80018b6 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001872:	f043 0210 	orr.w	r2, r3, #16
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 800187a:	e01c      	b.n	80018b6 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001880:	f043 0220 	orr.w	r2, r3, #32
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 8001888:	e015      	b.n	80018b6 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800188e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 8001896:	e00e      	b.n	80018b6 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800189c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80018a4:	e007      	b.n	80018b6 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80018b2:	e000      	b.n	80018b6 <HAL_CAN_IRQHandler+0x1fe>
          break;
 80018b4:	bf00      	nop
    }

    /* Clear Last error code Flag */
    CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	699a      	ldr	r2, [r3, #24]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018c4:	619a      	str	r2, [r3, #24]
  }

  /* Call the Error call Back in case of Errors */
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d006      	beq.n	80018dc <HAL_CAN_IRQHandler+0x224>
  {
    /* Set the CAN state ready to be able to start again the process */
    hcan->State = HAL_CAN_STATE_READY;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2201      	movs	r2, #1
 80018d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Call Error callback function */
    HAL_CAN_ErrorCallback(hcan);
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f000 f813 	bl	8001902 <HAL_CAN_ErrorCallback>
  }
}
 80018dc:	bf00      	nop
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	04000003 	.word	0x04000003
 80018e8:	08000300 	.word	0x08000300
 80018ec:	10030000 	.word	0x10030000

080018f0 <HAL_CAN_TxCpltCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxCpltCallback can be implemented in the user file
   */
}
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr

08001902 <HAL_CAN_ErrorCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001902:	b480      	push	{r7}
 8001904:	b083      	sub	sp, #12
 8001906:	af00      	add	r7, sp, #0
 8001908:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback can be implemented in the user file
   */
}
 800190a:	bf00      	nop
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <CAN_Transmit_IT>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
static HAL_StatusTypeDef CAN_Transmit_IT(CAN_HandleTypeDef* hcan)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  /* Disable Transmit mailbox empty Interrupt */
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	695a      	ldr	r2, [r3, #20]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f022 0201 	bic.w	r2, r2, #1
 800192a:	615a      	str	r2, [r3, #20]

  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001932:	b2db      	uxtb	r3, r3
 8001934:	2b12      	cmp	r3, #18
 8001936:	d107      	bne.n	8001948 <CAN_Transmit_IT+0x34>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	695a      	ldr	r2, [r3, #20]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 8001946:	615a      	str	r2, [r3, #20]
                               CAN_IT_BOF |
                               CAN_IT_LEC |
                               CAN_IT_ERR  );
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800194e:	b2db      	uxtb	r3, r3
 8001950:	2b32      	cmp	r3, #50	; 0x32
 8001952:	d104      	bne.n	800195e <CAN_Transmit_IT+0x4a>
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_RX;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2222      	movs	r2, #34	; 0x22
 8001958:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800195c:	e003      	b.n	8001966 <CAN_Transmit_IT+0x52>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2201      	movs	r2, #1
 8001962:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Transmission complete callback */
  HAL_CAN_TxCpltCallback(hcan);
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f7ff ffc2 	bl	80018f0 <HAL_CAN_TxCpltCallback>

  return HAL_OK;
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
 800197e:	460b      	mov	r3, r1
 8001980:	70fb      	strb	r3, [r7, #3]
  /* Get the Id */
  hcan->pRxMsg->IDE = (uint8_t)0x04 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	78fb      	ldrb	r3, [r7, #3]
 8001988:	331b      	adds	r3, #27
 800198a:	011b      	lsls	r3, r3, #4
 800198c:	4413      	add	r3, r2
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001994:	f002 0204 	and.w	r2, r2, #4
 8001998:	609a      	str	r2, [r3, #8]
  if (hcan->pRxMsg->IDE == CAN_ID_STD)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d10d      	bne.n	80019c0 <CAN_Receive_IT+0x4a>
  {
    hcan->pRxMsg->StdId = (uint32_t)0x000007FF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	78fb      	ldrb	r3, [r7, #3]
 80019aa:	331b      	adds	r3, #27
 80019ac:	011b      	lsls	r3, r3, #4
 80019ae:	4413      	add	r3, r2
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	0d5a      	lsrs	r2, r3, #21
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019b8:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	e00c      	b.n	80019da <CAN_Receive_IT+0x64>
  }
  else
  {
    hcan->pRxMsg->ExtId = (uint32_t)0x1FFFFFFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	78fb      	ldrb	r3, [r7, #3]
 80019c6:	331b      	adds	r3, #27
 80019c8:	011b      	lsls	r3, r3, #4
 80019ca:	4413      	add	r3, r2
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	08da      	lsrs	r2, r3, #3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019d4:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 80019d8:	605a      	str	r2, [r3, #4]
  }

  hcan->pRxMsg->RTR = (uint8_t)0x02 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	78fb      	ldrb	r3, [r7, #3]
 80019e0:	331b      	adds	r3, #27
 80019e2:	011b      	lsls	r3, r3, #4
 80019e4:	4413      	add	r3, r2
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019ec:	f002 0202 	and.w	r2, r2, #2
 80019f0:	60da      	str	r2, [r3, #12]
  /* Get the DLC */
  hcan->pRxMsg->DLC = (uint8_t)0x0F & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	78fb      	ldrb	r3, [r7, #3]
 80019f8:	331b      	adds	r3, #27
 80019fa:	011b      	lsls	r3, r3, #4
 80019fc:	4413      	add	r3, r2
 80019fe:	3304      	adds	r3, #4
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a06:	f002 020f 	and.w	r2, r2, #15
 8001a0a:	611a      	str	r2, [r3, #16]
  /* Get the FMI */
  hcan->pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	78fb      	ldrb	r3, [r7, #3]
 8001a12:	331b      	adds	r3, #27
 8001a14:	011b      	lsls	r3, r3, #4
 8001a16:	4413      	add	r3, r2
 8001a18:	3304      	adds	r3, #4
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	0a1a      	lsrs	r2, r3, #8
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	635a      	str	r2, [r3, #52]	; 0x34
  /* Get the data field */
  hcan->pRxMsg->Data[0] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	78fb      	ldrb	r3, [r7, #3]
 8001a2c:	011b      	lsls	r3, r3, #4
 8001a2e:	4413      	add	r3, r2
 8001a30:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	615a      	str	r2, [r3, #20]
  hcan->pRxMsg->Data[1] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	78fb      	ldrb	r3, [r7, #3]
 8001a44:	011b      	lsls	r3, r3, #4
 8001a46:	4413      	add	r3, r2
 8001a48:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	0a1a      	lsrs	r2, r3, #8
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a54:	b2d2      	uxtb	r2, r2
 8001a56:	619a      	str	r2, [r3, #24]
  hcan->pRxMsg->Data[2] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	011b      	lsls	r3, r3, #4
 8001a60:	4413      	add	r3, r2
 8001a62:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	0c1a      	lsrs	r2, r3, #16
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a6e:	b2d2      	uxtb	r2, r2
 8001a70:	61da      	str	r2, [r3, #28]
  hcan->pRxMsg->Data[3] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	78fb      	ldrb	r3, [r7, #3]
 8001a78:	011b      	lsls	r3, r3, #4
 8001a7a:	4413      	add	r3, r2
 8001a7c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	0e1a      	lsrs	r2, r3, #24
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a88:	b2d2      	uxtb	r2, r2
 8001a8a:	621a      	str	r2, [r3, #32]
  hcan->pRxMsg->Data[4] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	78fb      	ldrb	r3, [r7, #3]
 8001a92:	011b      	lsls	r3, r3, #4
 8001a94:	4413      	add	r3, r2
 8001a96:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aa0:	b2d2      	uxtb	r2, r2
 8001aa2:	625a      	str	r2, [r3, #36]	; 0x24
  hcan->pRxMsg->Data[5] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	78fb      	ldrb	r3, [r7, #3]
 8001aaa:	011b      	lsls	r3, r3, #4
 8001aac:	4413      	add	r3, r2
 8001aae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	0a1a      	lsrs	r2, r3, #8
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aba:	b2d2      	uxtb	r2, r2
 8001abc:	629a      	str	r2, [r3, #40]	; 0x28
  hcan->pRxMsg->Data[6] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	78fb      	ldrb	r3, [r7, #3]
 8001ac4:	011b      	lsls	r3, r3, #4
 8001ac6:	4413      	add	r3, r2
 8001ac8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	0c1a      	lsrs	r2, r3, #16
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ad4:	b2d2      	uxtb	r2, r2
 8001ad6:	62da      	str	r2, [r3, #44]	; 0x2c
  hcan->pRxMsg->Data[7] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	78fb      	ldrb	r3, [r7, #3]
 8001ade:	011b      	lsls	r3, r3, #4
 8001ae0:	4413      	add	r3, r2
 8001ae2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	0e1a      	lsrs	r2, r3, #24
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aee:	b2d2      	uxtb	r2, r2
 8001af0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8001af2:	78fb      	ldrb	r3, [r7, #3]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d110      	bne.n	8001b1a <CAN_Receive_IT+0x1a4>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	68da      	ldr	r2, [r3, #12]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f042 0220 	orr.w	r2, r2, #32
 8001b06:	60da      	str	r2, [r3, #12]

    /* Disable FIFO 0 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP0);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	695a      	ldr	r2, [r3, #20]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f022 0202 	bic.w	r2, r2, #2
 8001b16:	615a      	str	r2, [r3, #20]
 8001b18:	e00f      	b.n	8001b3a <CAN_Receive_IT+0x1c4>
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	691a      	ldr	r2, [r3, #16]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f042 0220 	orr.w	r2, r2, #32
 8001b28:	611a      	str	r2, [r3, #16]

    /* Disable FIFO 1 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP1);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	695a      	ldr	r2, [r3, #20]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f022 0210 	bic.w	r2, r2, #16
 8001b38:	615a      	str	r2, [r3, #20]
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_RX)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2b22      	cmp	r3, #34	; 0x22
 8001b44:	d107      	bne.n	8001b56 <CAN_Receive_IT+0x1e0>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	695a      	ldr	r2, [r3, #20]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 8001b54:	615a      	str	r2, [r3, #20]
                               CAN_IT_BOF |
                               CAN_IT_LEC |
                               CAN_IT_ERR  );
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b32      	cmp	r3, #50	; 0x32
 8001b60:	d104      	bne.n	8001b6c <CAN_Receive_IT+0x1f6>
  {
    /* Disable CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2212      	movs	r2, #18
 8001b66:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001b6a:	e003      	b.n	8001b74 <CAN_Receive_IT+0x1fe>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Receive complete callback */
  HAL_CAN_RxCpltCallback(hcan);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f004 fadf 	bl	8006138 <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3708      	adds	r7, #8
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}

08001b84 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b94:	4b0c      	ldr	r3, [pc, #48]	; (8001bc8 <NVIC_SetPriorityGrouping+0x44>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb6:	4a04      	ldr	r2, [pc, #16]	; (8001bc8 <NVIC_SetPriorityGrouping+0x44>)
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	60d3      	str	r3, [r2, #12]
}
 8001bbc:	bf00      	nop
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bc80      	pop	{r7}
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd0:	4b04      	ldr	r3, [pc, #16]	; (8001be4 <NVIC_GetPriorityGrouping+0x18>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	0a1b      	lsrs	r3, r3, #8
 8001bd6:	f003 0307 	and.w	r3, r3, #7
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bc80      	pop	{r7}
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	f003 021f 	and.w	r2, r3, #31
 8001bf8:	4906      	ldr	r1, [pc, #24]	; (8001c14 <NVIC_EnableIRQ+0x2c>)
 8001bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfe:	095b      	lsrs	r3, r3, #5
 8001c00:	2001      	movs	r0, #1
 8001c02:	fa00 f202 	lsl.w	r2, r0, r2
 8001c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr
 8001c14:	e000e100 	.word	0xe000e100

08001c18 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	f003 021f 	and.w	r2, r3, #31
 8001c28:	4907      	ldr	r1, [pc, #28]	; (8001c48 <NVIC_DisableIRQ+0x30>)
 8001c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2e:	095b      	lsrs	r3, r3, #5
 8001c30:	2001      	movs	r0, #1
 8001c32:	fa00 f202 	lsl.w	r2, r0, r2
 8001c36:	3320      	adds	r3, #32
 8001c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	e000e100 	.word	0xe000e100

08001c4c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	6039      	str	r1, [r7, #0]
 8001c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	da0b      	bge.n	8001c78 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	b2da      	uxtb	r2, r3
 8001c64:	490c      	ldr	r1, [pc, #48]	; (8001c98 <NVIC_SetPriority+0x4c>)
 8001c66:	79fb      	ldrb	r3, [r7, #7]
 8001c68:	f003 030f 	and.w	r3, r3, #15
 8001c6c:	3b04      	subs	r3, #4
 8001c6e:	0112      	lsls	r2, r2, #4
 8001c70:	b2d2      	uxtb	r2, r2
 8001c72:	440b      	add	r3, r1
 8001c74:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c76:	e009      	b.n	8001c8c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	b2da      	uxtb	r2, r3
 8001c7c:	4907      	ldr	r1, [pc, #28]	; (8001c9c <NVIC_SetPriority+0x50>)
 8001c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c82:	0112      	lsls	r2, r2, #4
 8001c84:	b2d2      	uxtb	r2, r2
 8001c86:	440b      	add	r3, r1
 8001c88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001c8c:	bf00      	nop
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bc80      	pop	{r7}
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	e000ed00 	.word	0xe000ed00
 8001c9c:	e000e100 	.word	0xe000e100

08001ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b089      	sub	sp, #36	; 0x24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	f003 0307 	and.w	r3, r3, #7
 8001cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	f1c3 0307 	rsb	r3, r3, #7
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	bf28      	it	cs
 8001cbe:	2304      	movcs	r3, #4
 8001cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cc2:	69fb      	ldr	r3, [r7, #28]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	2b06      	cmp	r3, #6
 8001cc8:	d902      	bls.n	8001cd0 <NVIC_EncodePriority+0x30>
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3b03      	subs	r3, #3
 8001cce:	e000      	b.n	8001cd2 <NVIC_EncodePriority+0x32>
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	43da      	mvns	r2, r3
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	401a      	ands	r2, r3
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf2:	43d9      	mvns	r1, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf8:	4313      	orrs	r3, r2
         );
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3724      	adds	r7, #36	; 0x24
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d14:	d301      	bcc.n	8001d1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d16:	2301      	movs	r3, #1
 8001d18:	e00f      	b.n	8001d3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d1a:	4a0a      	ldr	r2, [pc, #40]	; (8001d44 <SysTick_Config+0x40>)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d22:	210f      	movs	r1, #15
 8001d24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d28:	f7ff ff90 	bl	8001c4c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d2c:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <SysTick_Config+0x40>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d32:	4b04      	ldr	r3, [pc, #16]	; (8001d44 <SysTick_Config+0x40>)
 8001d34:	2207      	movs	r2, #7
 8001d36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	e000e010 	.word	0xe000e010

08001d48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7ff ff17 	bl	8001b84 <NVIC_SetPriorityGrouping>
}
 8001d56:	bf00      	nop
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b086      	sub	sp, #24
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	4603      	mov	r3, r0
 8001d66:	60b9      	str	r1, [r7, #8]
 8001d68:	607a      	str	r2, [r7, #4]
 8001d6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d70:	f7ff ff2c 	bl	8001bcc <NVIC_GetPriorityGrouping>
 8001d74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	6978      	ldr	r0, [r7, #20]
 8001d7c:	f7ff ff90 	bl	8001ca0 <NVIC_EncodePriority>
 8001d80:	4602      	mov	r2, r0
 8001d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d86:	4611      	mov	r1, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff5f 	bl	8001c4c <NVIC_SetPriority>
}
 8001d8e:	bf00      	nop
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b082      	sub	sp, #8
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff ff1f 	bl	8001be8 <NVIC_EnableIRQ>
}
 8001daa:	bf00      	nop
 8001dac:	3708      	adds	r7, #8
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	4603      	mov	r3, r0
 8001dba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff ff29 	bl	8001c18 <NVIC_DisableIRQ>
}
 8001dc6:	bf00      	nop
 8001dc8:	3708      	adds	r7, #8
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7ff ff94 	bl	8001d04 <SysTick_Config>
 8001ddc:	4603      	mov	r3, r0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
	...

08001de8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	d106      	bne.n	8001e04 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001df6:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a08      	ldr	r2, [pc, #32]	; (8001e1c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001dfc:	f043 0304 	orr.w	r3, r3, #4
 8001e00:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001e02:	e005      	b.n	8001e10 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001e04:	4b05      	ldr	r3, [pc, #20]	; (8001e1c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a04      	ldr	r2, [pc, #16]	; (8001e1c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001e0a:	f023 0304 	bic.w	r3, r3, #4
 8001e0e:	6013      	str	r3, [r2, #0]
}
 8001e10:	bf00      	nop
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	e000e010 	.word	0xe000e010

08001e20 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001e24:	f005 fe9c 	bl	8007b60 <HAL_SYSTICK_Callback>
}
 8001e28:	bf00      	nop
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e34:	2300      	movs	r3, #0
 8001e36:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d005      	beq.n	8001e4e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2204      	movs	r2, #4
 8001e46:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	73fb      	strb	r3, [r7, #15]
 8001e4c:	e051      	b.n	8001ef2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f022 020e 	bic.w	r2, r2, #14
 8001e5c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f022 0201 	bic.w	r2, r2, #1
 8001e6c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a22      	ldr	r2, [pc, #136]	; (8001efc <HAL_DMA_Abort_IT+0xd0>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d029      	beq.n	8001ecc <HAL_DMA_Abort_IT+0xa0>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a20      	ldr	r2, [pc, #128]	; (8001f00 <HAL_DMA_Abort_IT+0xd4>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d022      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0x9c>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a1f      	ldr	r2, [pc, #124]	; (8001f04 <HAL_DMA_Abort_IT+0xd8>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d01a      	beq.n	8001ec2 <HAL_DMA_Abort_IT+0x96>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a1d      	ldr	r2, [pc, #116]	; (8001f08 <HAL_DMA_Abort_IT+0xdc>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d012      	beq.n	8001ebc <HAL_DMA_Abort_IT+0x90>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a1c      	ldr	r2, [pc, #112]	; (8001f0c <HAL_DMA_Abort_IT+0xe0>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d00a      	beq.n	8001eb6 <HAL_DMA_Abort_IT+0x8a>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a1a      	ldr	r2, [pc, #104]	; (8001f10 <HAL_DMA_Abort_IT+0xe4>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d102      	bne.n	8001eb0 <HAL_DMA_Abort_IT+0x84>
 8001eaa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001eae:	e00e      	b.n	8001ece <HAL_DMA_Abort_IT+0xa2>
 8001eb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001eb4:	e00b      	b.n	8001ece <HAL_DMA_Abort_IT+0xa2>
 8001eb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001eba:	e008      	b.n	8001ece <HAL_DMA_Abort_IT+0xa2>
 8001ebc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ec0:	e005      	b.n	8001ece <HAL_DMA_Abort_IT+0xa2>
 8001ec2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ec6:	e002      	b.n	8001ece <HAL_DMA_Abort_IT+0xa2>
 8001ec8:	2310      	movs	r3, #16
 8001eca:	e000      	b.n	8001ece <HAL_DMA_Abort_IT+0xa2>
 8001ecc:	2301      	movs	r3, #1
 8001ece:	4a11      	ldr	r2, [pc, #68]	; (8001f14 <HAL_DMA_Abort_IT+0xe8>)
 8001ed0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	4798      	blx	r3
    } 
  }
  return status;
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3710      	adds	r7, #16
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	40020008 	.word	0x40020008
 8001f00:	4002001c 	.word	0x4002001c
 8001f04:	40020030 	.word	0x40020030
 8001f08:	40020044 	.word	0x40020044
 8001f0c:	40020058 	.word	0x40020058
 8001f10:	4002006c 	.word	0x4002006c
 8001f14:	40020000 	.word	0x40020000

08001f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b08b      	sub	sp, #44	; 0x2c
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8001f26:	2300      	movs	r3, #0
 8001f28:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8001f32:	2300      	movs	r3, #0
 8001f34:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001f36:	2300      	movs	r3, #0
 8001f38:	627b      	str	r3, [r7, #36]	; 0x24
 8001f3a:	e169      	b.n	8002210 <HAL_GPIO_Init+0x2f8>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	69fa      	ldr	r2, [r7, #28]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	f040 8158 	bne.w	800220a <HAL_GPIO_Init+0x2f2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	4a9a      	ldr	r2, [pc, #616]	; (80021c8 <HAL_GPIO_Init+0x2b0>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d05e      	beq.n	8002022 <HAL_GPIO_Init+0x10a>
 8001f64:	4a98      	ldr	r2, [pc, #608]	; (80021c8 <HAL_GPIO_Init+0x2b0>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d875      	bhi.n	8002056 <HAL_GPIO_Init+0x13e>
 8001f6a:	4a98      	ldr	r2, [pc, #608]	; (80021cc <HAL_GPIO_Init+0x2b4>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d058      	beq.n	8002022 <HAL_GPIO_Init+0x10a>
 8001f70:	4a96      	ldr	r2, [pc, #600]	; (80021cc <HAL_GPIO_Init+0x2b4>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d86f      	bhi.n	8002056 <HAL_GPIO_Init+0x13e>
 8001f76:	4a96      	ldr	r2, [pc, #600]	; (80021d0 <HAL_GPIO_Init+0x2b8>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d052      	beq.n	8002022 <HAL_GPIO_Init+0x10a>
 8001f7c:	4a94      	ldr	r2, [pc, #592]	; (80021d0 <HAL_GPIO_Init+0x2b8>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d869      	bhi.n	8002056 <HAL_GPIO_Init+0x13e>
 8001f82:	4a94      	ldr	r2, [pc, #592]	; (80021d4 <HAL_GPIO_Init+0x2bc>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d04c      	beq.n	8002022 <HAL_GPIO_Init+0x10a>
 8001f88:	4a92      	ldr	r2, [pc, #584]	; (80021d4 <HAL_GPIO_Init+0x2bc>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d863      	bhi.n	8002056 <HAL_GPIO_Init+0x13e>
 8001f8e:	4a92      	ldr	r2, [pc, #584]	; (80021d8 <HAL_GPIO_Init+0x2c0>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d046      	beq.n	8002022 <HAL_GPIO_Init+0x10a>
 8001f94:	4a90      	ldr	r2, [pc, #576]	; (80021d8 <HAL_GPIO_Init+0x2c0>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d85d      	bhi.n	8002056 <HAL_GPIO_Init+0x13e>
 8001f9a:	2b12      	cmp	r3, #18
 8001f9c:	d82a      	bhi.n	8001ff4 <HAL_GPIO_Init+0xdc>
 8001f9e:	2b12      	cmp	r3, #18
 8001fa0:	d859      	bhi.n	8002056 <HAL_GPIO_Init+0x13e>
 8001fa2:	a201      	add	r2, pc, #4	; (adr r2, 8001fa8 <HAL_GPIO_Init+0x90>)
 8001fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa8:	08002023 	.word	0x08002023
 8001fac:	08001ffd 	.word	0x08001ffd
 8001fb0:	0800200f 	.word	0x0800200f
 8001fb4:	08002051 	.word	0x08002051
 8001fb8:	08002057 	.word	0x08002057
 8001fbc:	08002057 	.word	0x08002057
 8001fc0:	08002057 	.word	0x08002057
 8001fc4:	08002057 	.word	0x08002057
 8001fc8:	08002057 	.word	0x08002057
 8001fcc:	08002057 	.word	0x08002057
 8001fd0:	08002057 	.word	0x08002057
 8001fd4:	08002057 	.word	0x08002057
 8001fd8:	08002057 	.word	0x08002057
 8001fdc:	08002057 	.word	0x08002057
 8001fe0:	08002057 	.word	0x08002057
 8001fe4:	08002057 	.word	0x08002057
 8001fe8:	08002057 	.word	0x08002057
 8001fec:	08002005 	.word	0x08002005
 8001ff0:	08002019 	.word	0x08002019
 8001ff4:	4a79      	ldr	r2, [pc, #484]	; (80021dc <HAL_GPIO_Init+0x2c4>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d013      	beq.n	8002022 <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ffa:	e02c      	b.n	8002056 <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	623b      	str	r3, [r7, #32]
          break;
 8002002:	e029      	b.n	8002058 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	3304      	adds	r3, #4
 800200a:	623b      	str	r3, [r7, #32]
          break;
 800200c:	e024      	b.n	8002058 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	3308      	adds	r3, #8
 8002014:	623b      	str	r3, [r7, #32]
          break;
 8002016:	e01f      	b.n	8002058 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	330c      	adds	r3, #12
 800201e:	623b      	str	r3, [r7, #32]
          break;
 8002020:	e01a      	b.n	8002058 <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d102      	bne.n	8002030 <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800202a:	2304      	movs	r3, #4
 800202c:	623b      	str	r3, [r7, #32]
          break;
 800202e:	e013      	b.n	8002058 <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	2b01      	cmp	r3, #1
 8002036:	d105      	bne.n	8002044 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002038:	2308      	movs	r3, #8
 800203a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	69fa      	ldr	r2, [r7, #28]
 8002040:	611a      	str	r2, [r3, #16]
          break;
 8002042:	e009      	b.n	8002058 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002044:	2308      	movs	r3, #8
 8002046:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	69fa      	ldr	r2, [r7, #28]
 800204c:	615a      	str	r2, [r3, #20]
          break;
 800204e:	e003      	b.n	8002058 <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002050:	2300      	movs	r3, #0
 8002052:	623b      	str	r3, [r7, #32]
          break;
 8002054:	e000      	b.n	8002058 <HAL_GPIO_Init+0x140>
          break;
 8002056:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	2bff      	cmp	r3, #255	; 0xff
 800205c:	d801      	bhi.n	8002062 <HAL_GPIO_Init+0x14a>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	e001      	b.n	8002066 <HAL_GPIO_Init+0x14e>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	3304      	adds	r3, #4
 8002066:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	2bff      	cmp	r3, #255	; 0xff
 800206c:	d802      	bhi.n	8002074 <HAL_GPIO_Init+0x15c>
 800206e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	e002      	b.n	800207a <HAL_GPIO_Init+0x162>
 8002074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002076:	3b08      	subs	r3, #8
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	210f      	movs	r1, #15
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	fa01 f303 	lsl.w	r3, r1, r3
 8002088:	43db      	mvns	r3, r3
 800208a:	401a      	ands	r2, r3
 800208c:	6a39      	ldr	r1, [r7, #32]
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	fa01 f303 	lsl.w	r3, r1, r3
 8002094:	431a      	orrs	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	f000 80b1 	beq.w	800220a <HAL_GPIO_Init+0x2f2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020a8:	4b4d      	ldr	r3, [pc, #308]	; (80021e0 <HAL_GPIO_Init+0x2c8>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	4a4c      	ldr	r2, [pc, #304]	; (80021e0 <HAL_GPIO_Init+0x2c8>)
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	6193      	str	r3, [r2, #24]
 80020b4:	4b4a      	ldr	r3, [pc, #296]	; (80021e0 <HAL_GPIO_Init+0x2c8>)
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 80020c0:	4a48      	ldr	r2, [pc, #288]	; (80021e4 <HAL_GPIO_Init+0x2cc>)
 80020c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c4:	089b      	lsrs	r3, r3, #2
 80020c6:	3302      	adds	r3, #2
 80020c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020cc:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80020ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d0:	f003 0303 	and.w	r3, r3, #3
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	220f      	movs	r2, #15
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	43db      	mvns	r3, r3
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	4013      	ands	r3, r2
 80020e2:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a40      	ldr	r2, [pc, #256]	; (80021e8 <HAL_GPIO_Init+0x2d0>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d013      	beq.n	8002114 <HAL_GPIO_Init+0x1fc>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a3f      	ldr	r2, [pc, #252]	; (80021ec <HAL_GPIO_Init+0x2d4>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d00d      	beq.n	8002110 <HAL_GPIO_Init+0x1f8>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a3e      	ldr	r2, [pc, #248]	; (80021f0 <HAL_GPIO_Init+0x2d8>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d007      	beq.n	800210c <HAL_GPIO_Init+0x1f4>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a3d      	ldr	r2, [pc, #244]	; (80021f4 <HAL_GPIO_Init+0x2dc>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d101      	bne.n	8002108 <HAL_GPIO_Init+0x1f0>
 8002104:	2303      	movs	r3, #3
 8002106:	e006      	b.n	8002116 <HAL_GPIO_Init+0x1fe>
 8002108:	2304      	movs	r3, #4
 800210a:	e004      	b.n	8002116 <HAL_GPIO_Init+0x1fe>
 800210c:	2302      	movs	r3, #2
 800210e:	e002      	b.n	8002116 <HAL_GPIO_Init+0x1fe>
 8002110:	2301      	movs	r3, #1
 8002112:	e000      	b.n	8002116 <HAL_GPIO_Init+0x1fe>
 8002114:	2300      	movs	r3, #0
 8002116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002118:	f002 0203 	and.w	r2, r2, #3
 800211c:	0092      	lsls	r2, r2, #2
 800211e:	4093      	lsls	r3, r2
 8002120:	697a      	ldr	r2, [r7, #20]
 8002122:	4313      	orrs	r3, r2
 8002124:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8002126:	492f      	ldr	r1, [pc, #188]	; (80021e4 <HAL_GPIO_Init+0x2cc>)
 8002128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212a:	089b      	lsrs	r3, r3, #2
 800212c:	3302      	adds	r3, #2
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d006      	beq.n	800214e <HAL_GPIO_Init+0x236>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002140:	4b2d      	ldr	r3, [pc, #180]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	492c      	ldr	r1, [pc, #176]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	4313      	orrs	r3, r2
 800214a:	600b      	str	r3, [r1, #0]
 800214c:	e006      	b.n	800215c <HAL_GPIO_Init+0x244>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800214e:	4b2a      	ldr	r3, [pc, #168]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	43db      	mvns	r3, r3
 8002156:	4928      	ldr	r1, [pc, #160]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 8002158:	4013      	ands	r3, r2
 800215a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d006      	beq.n	8002176 <HAL_GPIO_Init+0x25e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002168:	4b23      	ldr	r3, [pc, #140]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 800216a:	685a      	ldr	r2, [r3, #4]
 800216c:	4922      	ldr	r1, [pc, #136]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	4313      	orrs	r3, r2
 8002172:	604b      	str	r3, [r1, #4]
 8002174:	e006      	b.n	8002184 <HAL_GPIO_Init+0x26c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002176:	4b20      	ldr	r3, [pc, #128]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 8002178:	685a      	ldr	r2, [r3, #4]
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	43db      	mvns	r3, r3
 800217e:	491e      	ldr	r1, [pc, #120]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 8002180:	4013      	ands	r3, r2
 8002182:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d006      	beq.n	800219e <HAL_GPIO_Init+0x286>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002190:	4b19      	ldr	r3, [pc, #100]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 8002192:	689a      	ldr	r2, [r3, #8]
 8002194:	4918      	ldr	r1, [pc, #96]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	4313      	orrs	r3, r2
 800219a:	608b      	str	r3, [r1, #8]
 800219c:	e006      	b.n	80021ac <HAL_GPIO_Init+0x294>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800219e:	4b16      	ldr	r3, [pc, #88]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	43db      	mvns	r3, r3
 80021a6:	4914      	ldr	r1, [pc, #80]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 80021a8:	4013      	ands	r3, r2
 80021aa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d021      	beq.n	80021fc <HAL_GPIO_Init+0x2e4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021b8:	4b0f      	ldr	r3, [pc, #60]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 80021ba:	68da      	ldr	r2, [r3, #12]
 80021bc:	490e      	ldr	r1, [pc, #56]	; (80021f8 <HAL_GPIO_Init+0x2e0>)
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	60cb      	str	r3, [r1, #12]
 80021c4:	e021      	b.n	800220a <HAL_GPIO_Init+0x2f2>
 80021c6:	bf00      	nop
 80021c8:	10320000 	.word	0x10320000
 80021cc:	10310000 	.word	0x10310000
 80021d0:	10220000 	.word	0x10220000
 80021d4:	10210000 	.word	0x10210000
 80021d8:	10120000 	.word	0x10120000
 80021dc:	10110000 	.word	0x10110000
 80021e0:	40021000 	.word	0x40021000
 80021e4:	40010000 	.word	0x40010000
 80021e8:	40010800 	.word	0x40010800
 80021ec:	40010c00 	.word	0x40010c00
 80021f0:	40011000 	.word	0x40011000
 80021f4:	40011400 	.word	0x40011400
 80021f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021fc:	4b09      	ldr	r3, [pc, #36]	; (8002224 <HAL_GPIO_Init+0x30c>)
 80021fe:	68da      	ldr	r2, [r3, #12]
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	43db      	mvns	r3, r3
 8002204:	4907      	ldr	r1, [pc, #28]	; (8002224 <HAL_GPIO_Init+0x30c>)
 8002206:	4013      	ands	r3, r2
 8002208:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800220a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220c:	3301      	adds	r3, #1
 800220e:	627b      	str	r3, [r7, #36]	; 0x24
 8002210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002212:	2b0f      	cmp	r3, #15
 8002214:	f67f ae92 	bls.w	8001f3c <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8002218:	bf00      	nop
 800221a:	bf00      	nop
 800221c:	372c      	adds	r7, #44	; 0x2c
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr
 8002224:	40010400 	.word	0x40010400

08002228 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002232:	4b08      	ldr	r3, [pc, #32]	; (8002254 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002234:	695a      	ldr	r2, [r3, #20]
 8002236:	88fb      	ldrh	r3, [r7, #6]
 8002238:	4013      	ands	r3, r2
 800223a:	2b00      	cmp	r3, #0
 800223c:	d006      	beq.n	800224c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800223e:	4a05      	ldr	r2, [pc, #20]	; (8002254 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002240:	88fb      	ldrh	r3, [r7, #6]
 8002242:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002244:	88fb      	ldrh	r3, [r7, #6]
 8002246:	4618      	mov	r0, r3
 8002248:	f005 fc7c 	bl	8007b44 <HAL_GPIO_EXTI_Callback>
  }
}
 800224c:	bf00      	nop
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	40010400 	.word	0x40010400

08002258 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8002260:	2300      	movs	r3, #0
 8002262:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8002264:	2300      	movs	r3, #0
 8002266:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e0f3      	b.n	800245a <HAL_I2C_Init+0x202>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d106      	bne.n	800228c <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f000 f8f6 	bl	8002478 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2224      	movs	r2, #36	; 0x24
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f022 0201 	bic.w	r2, r2, #1
 80022a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022a4:	f002 fe8a 	bl	8004fbc <HAL_RCC_GetPCLK1Freq>
 80022a8:	60b8      	str	r0, [r7, #8]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	4a6d      	ldr	r2, [pc, #436]	; (8002464 <HAL_I2C_Init+0x20c>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d807      	bhi.n	80022c4 <HAL_I2C_Init+0x6c>
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	4a6c      	ldr	r2, [pc, #432]	; (8002468 <HAL_I2C_Init+0x210>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	bf94      	ite	ls
 80022bc:	2301      	movls	r3, #1
 80022be:	2300      	movhi	r3, #0
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	e006      	b.n	80022d2 <HAL_I2C_Init+0x7a>
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	4a69      	ldr	r2, [pc, #420]	; (800246c <HAL_I2C_Init+0x214>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	bf94      	ite	ls
 80022cc:	2301      	movls	r3, #1
 80022ce:	2300      	movhi	r3, #0
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <HAL_I2C_Init+0x82>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e0bf      	b.n	800245a <HAL_I2C_Init+0x202>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	4a64      	ldr	r2, [pc, #400]	; (8002470 <HAL_I2C_Init+0x218>)
 80022de:	fba2 2303 	umull	r2, r3, r2, r3
 80022e2:	0c9b      	lsrs	r3, r3, #18
 80022e4:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	4a5c      	ldr	r2, [pc, #368]	; (8002464 <HAL_I2C_Init+0x20c>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d802      	bhi.n	80022fe <HAL_I2C_Init+0xa6>
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	3301      	adds	r3, #1
 80022fc:	e009      	b.n	8002312 <HAL_I2C_Init+0xba>
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002304:	fb02 f303 	mul.w	r3, r2, r3
 8002308:	4a5a      	ldr	r2, [pc, #360]	; (8002474 <HAL_I2C_Init+0x21c>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	099b      	lsrs	r3, r3, #6
 8002310:	3301      	adds	r3, #1
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	6812      	ldr	r2, [r2, #0]
 8002316:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	4a51      	ldr	r2, [pc, #324]	; (8002464 <HAL_I2C_Init+0x20c>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d819      	bhi.n	8002356 <HAL_I2C_Init+0xfe>
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	1e5a      	subs	r2, r3, #1
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002330:	1c5a      	adds	r2, r3, #1
 8002332:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002336:	4013      	ands	r3, r2
 8002338:	2b00      	cmp	r3, #0
 800233a:	d00a      	beq.n	8002352 <HAL_I2C_Init+0xfa>
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	1e5a      	subs	r2, r3, #1
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	fbb2 f3f3 	udiv	r3, r2, r3
 800234a:	3301      	adds	r3, #1
 800234c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002350:	e051      	b.n	80023f6 <HAL_I2C_Init+0x19e>
 8002352:	2304      	movs	r3, #4
 8002354:	e04f      	b.n	80023f6 <HAL_I2C_Init+0x19e>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d111      	bne.n	8002382 <HAL_I2C_Init+0x12a>
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	1e59      	subs	r1, r3, #1
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685a      	ldr	r2, [r3, #4]
 8002366:	4613      	mov	r3, r2
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	4413      	add	r3, r2
 800236c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002370:	3301      	adds	r3, #1
 8002372:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002376:	2b00      	cmp	r3, #0
 8002378:	bf0c      	ite	eq
 800237a:	2301      	moveq	r3, #1
 800237c:	2300      	movne	r3, #0
 800237e:	b2db      	uxtb	r3, r3
 8002380:	e012      	b.n	80023a8 <HAL_I2C_Init+0x150>
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	1e59      	subs	r1, r3, #1
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685a      	ldr	r2, [r3, #4]
 800238a:	4613      	mov	r3, r2
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	4413      	add	r3, r2
 8002390:	009a      	lsls	r2, r3, #2
 8002392:	4413      	add	r3, r2
 8002394:	fbb1 f3f3 	udiv	r3, r1, r3
 8002398:	3301      	adds	r3, #1
 800239a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800239e:	2b00      	cmp	r3, #0
 80023a0:	bf0c      	ite	eq
 80023a2:	2301      	moveq	r3, #1
 80023a4:	2300      	movne	r3, #0
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d001      	beq.n	80023b0 <HAL_I2C_Init+0x158>
 80023ac:	2301      	movs	r3, #1
 80023ae:	e022      	b.n	80023f6 <HAL_I2C_Init+0x19e>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d10e      	bne.n	80023d6 <HAL_I2C_Init+0x17e>
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	1e59      	subs	r1, r3, #1
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	4613      	mov	r3, r2
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	4413      	add	r3, r2
 80023c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80023ca:	3301      	adds	r3, #1
 80023cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023d4:	e00f      	b.n	80023f6 <HAL_I2C_Init+0x19e>
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	1e59      	subs	r1, r3, #1
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	4613      	mov	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	009a      	lsls	r2, r3, #2
 80023e6:	4413      	add	r3, r2
 80023e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80023ec:	3301      	adds	r3, #1
 80023ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	6812      	ldr	r2, [r2, #0]
 80023fa:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	69d9      	ldr	r1, [r3, #28]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a1a      	ldr	r2, [r3, #32]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	430a      	orrs	r2, r1
 800240a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6919      	ldr	r1, [r3, #16]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	68da      	ldr	r2, [r3, #12]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	430a      	orrs	r2, r1
 800241a:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6959      	ldr	r1, [r3, #20]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	699a      	ldr	r2, [r3, #24]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	430a      	orrs	r2, r1
 800242a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 0201 	orr.w	r2, r2, #1
 800243a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2220      	movs	r2, #32
 8002446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	000186a0 	.word	0x000186a0
 8002468:	001e847f 	.word	0x001e847f
 800246c:	003d08ff 	.word	0x003d08ff
 8002470:	431bde83 	.word	0x431bde83
 8002474:	10624dd3 	.word	0x10624dd3

08002478 <HAL_I2C_MspInit>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hi2c);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8002480:	bf00      	nop
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr
	...

0800248c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b088      	sub	sp, #32
 8002490:	af02      	add	r7, sp, #8
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	607a      	str	r2, [r7, #4]
 8002496:	461a      	mov	r2, r3
 8002498:	460b      	mov	r3, r1
 800249a:	817b      	strh	r3, [r7, #10]
 800249c:	4613      	mov	r3, r2
 800249e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80024a0:	2300      	movs	r3, #0
 80024a2:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80024a4:	f7fe fd4e 	bl	8000f44 <HAL_GetTick>
 80024a8:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b20      	cmp	r3, #32
 80024b4:	f040 80ee 	bne.w	8002694 <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	9300      	str	r3, [sp, #0]
 80024bc:	2319      	movs	r3, #25
 80024be:	2201      	movs	r2, #1
 80024c0:	4977      	ldr	r1, [pc, #476]	; (80026a0 <HAL_I2C_Master_Transmit+0x214>)
 80024c2:	68f8      	ldr	r0, [r7, #12]
 80024c4:	f001 fff8 	bl	80044b8 <I2C_WaitOnFlagUntilTimeout>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 80024ce:	2302      	movs	r3, #2
 80024d0:	e0e1      	b.n	8002696 <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d101      	bne.n	80024e0 <HAL_I2C_Master_Transmit+0x54>
 80024dc:	2302      	movs	r3, #2
 80024de:	e0da      	b.n	8002696 <HAL_I2C_Master_Transmit+0x20a>
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d007      	beq.n	8002506 <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f042 0201 	orr.w	r2, r2, #1
 8002504:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002514:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2221      	movs	r2, #33	; 0x21
 800251a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	2210      	movs	r2, #16
 8002522:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2200      	movs	r2, #0
 800252a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	893a      	ldrh	r2, [r7, #8]
 8002536:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	4a5a      	ldr	r2, [pc, #360]	; (80026a4 <HAL_I2C_Master_Transmit+0x218>)
 800253c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002542:	b29a      	uxth	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002548:	8979      	ldrh	r1, [r7, #10]
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	6a3a      	ldr	r2, [r7, #32]
 800254e:	68f8      	ldr	r0, [r7, #12]
 8002550:	f001 fe1a 	bl	8004188 <I2C_MasterRequestWrite>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00f      	beq.n	800257a <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	2b04      	cmp	r3, #4
 8002560:	d105      	bne.n	800256e <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e093      	b.n	8002696 <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e08d      	b.n	8002696 <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800257a:	2300      	movs	r3, #0
 800257c:	613b      	str	r3, [r7, #16]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	695b      	ldr	r3, [r3, #20]
 8002584:	613b      	str	r3, [r7, #16]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	613b      	str	r3, [r7, #16]
 800258e:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 8002590:	e066      	b.n	8002660 <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	6a39      	ldr	r1, [r7, #32]
 8002596:	68f8      	ldr	r0, [r7, #12]
 8002598:	f002 f84d 	bl	8004636 <I2C_WaitOnTXEFlagUntilTimeout>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00f      	beq.n	80025c2 <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	d109      	bne.n	80025be <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025b8:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e06b      	b.n	8002696 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e069      	b.n	8002696 <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c6:	1c59      	adds	r1, r3, #1
 80025c8:	68fa      	ldr	r2, [r7, #12]
 80025ca:	6251      	str	r1, [r2, #36]	; 0x24
 80025cc:	781a      	ldrb	r2, [r3, #0]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025d8:	b29b      	uxth	r3, r3
 80025da:	3b01      	subs	r3, #1
 80025dc:	b29a      	uxth	r2, r3
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e6:	3b01      	subs	r3, #1
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	f003 0304 	and.w	r3, r3, #4
 80025f8:	2b04      	cmp	r3, #4
 80025fa:	d119      	bne.n	8002630 <HAL_I2C_Master_Transmit+0x1a4>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002600:	2b00      	cmp	r3, #0
 8002602:	d015      	beq.n	8002630 <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002608:	1c59      	adds	r1, r3, #1
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	6251      	str	r1, [r2, #36]	; 0x24
 800260e:	781a      	ldrb	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800261a:	b29b      	uxth	r3, r3
 800261c:	3b01      	subs	r3, #1
 800261e:	b29a      	uxth	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002628:	3b01      	subs	r3, #1
 800262a:	b29a      	uxth	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	6a39      	ldr	r1, [r7, #32]
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f002 f83b 	bl	80046b0 <I2C_WaitOnBTFFlagUntilTimeout>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d00f      	beq.n	8002660 <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002644:	2b04      	cmp	r3, #4
 8002646:	d109      	bne.n	800265c <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002656:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8002658:	2301      	movs	r3, #1
 800265a:	e01c      	b.n	8002696 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e01a      	b.n	8002696 <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002664:	2b00      	cmp	r3, #0
 8002666:	d194      	bne.n	8002592 <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002676:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2220      	movs	r2, #32
 800267c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2200      	movs	r2, #0
 8002684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002690:	2300      	movs	r3, #0
 8002692:	e000      	b.n	8002696 <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8002694:	2302      	movs	r3, #2
  }
}
 8002696:	4618      	mov	r0, r3
 8002698:	3718      	adds	r7, #24
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	00100002 	.word	0x00100002
 80026a4:	ffff0000 	.word	0xffff0000

080026a8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b08c      	sub	sp, #48	; 0x30
 80026ac:	af02      	add	r7, sp, #8
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	607a      	str	r2, [r7, #4]
 80026b2:	461a      	mov	r2, r3
 80026b4:	460b      	mov	r3, r1
 80026b6:	817b      	strh	r3, [r7, #10]
 80026b8:	4613      	mov	r3, r2
 80026ba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80026bc:	2300      	movs	r3, #0
 80026be:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80026c0:	f7fe fc40 	bl	8000f44 <HAL_GetTick>
 80026c4:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b20      	cmp	r3, #32
 80026d0:	f040 8223 	bne.w	8002b1a <HAL_I2C_Master_Receive+0x472>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d6:	9300      	str	r3, [sp, #0]
 80026d8:	2319      	movs	r3, #25
 80026da:	2201      	movs	r2, #1
 80026dc:	4988      	ldr	r1, [pc, #544]	; (8002900 <HAL_I2C_Master_Receive+0x258>)
 80026de:	68f8      	ldr	r0, [r7, #12]
 80026e0:	f001 feea 	bl	80044b8 <I2C_WaitOnFlagUntilTimeout>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80026ea:	2302      	movs	r3, #2
 80026ec:	e216      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d101      	bne.n	80026fc <HAL_I2C_Master_Receive+0x54>
 80026f8:	2302      	movs	r3, #2
 80026fa:	e20f      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b01      	cmp	r3, #1
 8002710:	d007      	beq.n	8002722 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f042 0201 	orr.w	r2, r2, #1
 8002720:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002730:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2222      	movs	r2, #34	; 0x22
 8002736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2210      	movs	r2, #16
 800273e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	893a      	ldrh	r2, [r7, #8]
 8002752:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4a6b      	ldr	r2, [pc, #428]	; (8002904 <HAL_I2C_Master_Receive+0x25c>)
 8002758:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800275e:	b29a      	uxth	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002764:	8979      	ldrh	r1, [r7, #10]
 8002766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002768:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800276a:	68f8      	ldr	r0, [r7, #12]
 800276c:	f001 fd8e 	bl	800428c <I2C_MasterRequestRead>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d00f      	beq.n	8002796 <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	2b04      	cmp	r3, #4
 800277c:	d105      	bne.n	800278a <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e1c8      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e1c2      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
      }
    }

    if(hi2c->XferSize == 0U)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800279a:	2b00      	cmp	r3, #0
 800279c:	d113      	bne.n	80027c6 <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800279e:	2300      	movs	r3, #0
 80027a0:	623b      	str	r3, [r7, #32]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	623b      	str	r3, [r7, #32]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	623b      	str	r3, [r7, #32]
 80027b2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	e196      	b.n	8002af4 <HAL_I2C_Master_Receive+0x44c>
    }
    else if(hi2c->XferSize == 1U)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d11e      	bne.n	800280c <HAL_I2C_Master_Receive+0x164>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027dc:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027de:	b672      	cpsid	i
}
 80027e0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027e2:	2300      	movs	r3, #0
 80027e4:	61fb      	str	r3, [r7, #28]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	695b      	ldr	r3, [r3, #20]
 80027ec:	61fb      	str	r3, [r7, #28]
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	61fb      	str	r3, [r7, #28]
 80027f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002806:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002808:	b662      	cpsie	i
}
 800280a:	e035      	b.n	8002878 <HAL_I2C_Master_Receive+0x1d0>

      /* Re-enable IRQs */
      __enable_irq(); 
    }
    else if(hi2c->XferSize == 2U)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002810:	2b02      	cmp	r3, #2
 8002812:	d11e      	bne.n	8002852 <HAL_I2C_Master_Receive+0x1aa>
    {
      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002822:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002824:	b672      	cpsid	i
}
 8002826:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002828:	2300      	movs	r3, #0
 800282a:	61bb      	str	r3, [r7, #24]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	695b      	ldr	r3, [r3, #20]
 8002832:	61bb      	str	r3, [r7, #24]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	61bb      	str	r3, [r7, #24]
 800283c:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800284c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800284e:	b662      	cpsie	i
}
 8002850:	e012      	b.n	8002878 <HAL_I2C_Master_Receive+0x1d0>
      __enable_irq(); 
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002860:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002862:	2300      	movs	r3, #0
 8002864:	617b      	str	r3, [r7, #20]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	695b      	ldr	r3, [r3, #20]
 800286c:	617b      	str	r3, [r7, #20]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	617b      	str	r3, [r7, #20]
 8002876:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8002878:	e13c      	b.n	8002af4 <HAL_I2C_Master_Receive+0x44c>
    {
      if(hi2c->XferSize <= 3U)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800287e:	2b03      	cmp	r3, #3
 8002880:	f200 80f3 	bhi.w	8002a6a <HAL_I2C_Master_Receive+0x3c2>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002888:	2b01      	cmp	r3, #1
 800288a:	d127      	bne.n	80028dc <HAL_I2C_Master_Receive+0x234>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 800288c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800288e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f001 ff4a 	bl	800472a <I2C_WaitOnRXNEFlagUntilTimeout>
 8002896:	4603      	mov	r3, r0
 8002898:	2b00      	cmp	r3, #0
 800289a:	d007      	beq.n	80028ac <HAL_I2C_Master_Receive+0x204>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a0:	2b20      	cmp	r3, #32
 80028a2:	d101      	bne.n	80028a8 <HAL_I2C_Master_Receive+0x200>
            {
              return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e139      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
            }
            else
            {
              return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e137      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6918      	ldr	r0, [r3, #16]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b6:	1c59      	adds	r1, r3, #1
 80028b8:	68fa      	ldr	r2, [r7, #12]
 80028ba:	6251      	str	r1, [r2, #36]	; 0x24
 80028bc:	b2c2      	uxtb	r2, r0
 80028be:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c4:	3b01      	subs	r3, #1
 80028c6:	b29a      	uxth	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	3b01      	subs	r3, #1
 80028d4:	b29a      	uxth	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80028da:	e10b      	b.n	8002af4 <HAL_I2C_Master_Receive+0x44c>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d14e      	bne.n	8002982 <HAL_I2C_Master_Receive+0x2da>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e6:	9300      	str	r3, [sp, #0]
 80028e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028ea:	2200      	movs	r2, #0
 80028ec:	4906      	ldr	r1, [pc, #24]	; (8002908 <HAL_I2C_Master_Receive+0x260>)
 80028ee:	68f8      	ldr	r0, [r7, #12]
 80028f0:	f001 fde2 	bl	80044b8 <I2C_WaitOnFlagUntilTimeout>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d008      	beq.n	800290c <HAL_I2C_Master_Receive+0x264>
          {
            return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e10e      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
 80028fe:	bf00      	nop
 8002900:	00100002 	.word	0x00100002
 8002904:	ffff0000 	.word	0xffff0000
 8002908:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800290c:	b672      	cpsid	i
}
 800290e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
           __disable_irq();

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800291e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6918      	ldr	r0, [r3, #16]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292a:	1c59      	adds	r1, r3, #1
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	6251      	str	r1, [r2, #36]	; 0x24
 8002930:	b2c2      	uxtb	r2, r0
 8002932:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002938:	3b01      	subs	r3, #1
 800293a:	b29a      	uxth	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002944:	b29b      	uxth	r3, r3
 8002946:	3b01      	subs	r3, #1
 8002948:	b29a      	uxth	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800294e:	b662      	cpsie	i
}
 8002950:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	6918      	ldr	r0, [r3, #16]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295c:	1c59      	adds	r1, r3, #1
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	6251      	str	r1, [r2, #36]	; 0x24
 8002962:	b2c2      	uxtb	r2, r0
 8002964:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800296a:	3b01      	subs	r3, #1
 800296c:	b29a      	uxth	r2, r3
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002976:	b29b      	uxth	r3, r3
 8002978:	3b01      	subs	r3, #1
 800297a:	b29a      	uxth	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002980:	e0b8      	b.n	8002af4 <HAL_I2C_Master_Receive+0x44c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002984:	9300      	str	r3, [sp, #0]
 8002986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002988:	2200      	movs	r2, #0
 800298a:	4966      	ldr	r1, [pc, #408]	; (8002b24 <HAL_I2C_Master_Receive+0x47c>)
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f001 fd93 	bl	80044b8 <I2C_WaitOnFlagUntilTimeout>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <HAL_I2C_Master_Receive+0x2f4>
          {
            return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e0bf      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029aa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80029ac:	b672      	cpsid	i
}
 80029ae:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	6918      	ldr	r0, [r3, #16]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ba:	1c59      	adds	r1, r3, #1
 80029bc:	68fa      	ldr	r2, [r7, #12]
 80029be:	6251      	str	r1, [r2, #36]	; 0x24
 80029c0:	b2c2      	uxtb	r2, r0
 80029c2:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029c8:	3b01      	subs	r3, #1
 80029ca:	b29a      	uxth	r2, r3
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	3b01      	subs	r3, #1
 80029d8:	b29a      	uxth	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e0:	9300      	str	r3, [sp, #0]
 80029e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029e4:	2200      	movs	r2, #0
 80029e6:	494f      	ldr	r1, [pc, #316]	; (8002b24 <HAL_I2C_Master_Receive+0x47c>)
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f001 fd65 	bl	80044b8 <I2C_WaitOnFlagUntilTimeout>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <HAL_I2C_Master_Receive+0x350>
          {
            return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e091      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6918      	ldr	r0, [r3, #16]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a12:	1c59      	adds	r1, r3, #1
 8002a14:	68fa      	ldr	r2, [r7, #12]
 8002a16:	6251      	str	r1, [r2, #36]	; 0x24
 8002a18:	b2c2      	uxtb	r2, r0
 8002a1a:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a20:	3b01      	subs	r3, #1
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a2c:	b29b      	uxth	r3, r3
 8002a2e:	3b01      	subs	r3, #1
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002a36:	b662      	cpsie	i
}
 8002a38:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq(); 

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6918      	ldr	r0, [r3, #16]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a44:	1c59      	adds	r1, r3, #1
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	6251      	str	r1, [r2, #36]	; 0x24
 8002a4a:	b2c2      	uxtb	r2, r0
 8002a4c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a52:	3b01      	subs	r3, #1
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	3b01      	subs	r3, #1
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a68:	e044      	b.n	8002af4 <HAL_I2C_Master_Receive+0x44c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8002a6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a6c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f001 fe5b 	bl	800472a <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d007      	beq.n	8002a8a <HAL_I2C_Master_Receive+0x3e2>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7e:	2b20      	cmp	r3, #32
 8002a80:	d101      	bne.n	8002a86 <HAL_I2C_Master_Receive+0x3de>
          {
            return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e04a      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
          }
          else
          {
            return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e048      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6918      	ldr	r0, [r3, #16]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a94:	1c59      	adds	r1, r3, #1
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	6251      	str	r1, [r2, #36]	; 0x24
 8002a9a:	b2c2      	uxtb	r2, r0
 8002a9c:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	695b      	ldr	r3, [r3, #20]
 8002abe:	f003 0304 	and.w	r3, r3, #4
 8002ac2:	2b04      	cmp	r3, #4
 8002ac4:	d116      	bne.n	8002af4 <HAL_I2C_Master_Receive+0x44c>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6918      	ldr	r0, [r3, #16]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ad0:	1c59      	adds	r1, r3, #1
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	6251      	str	r1, [r2, #36]	; 0x24
 8002ad6:	b2c2      	uxtb	r2, r0
 8002ad8:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ade:	3b01      	subs	r3, #1
 8002ae0:	b29a      	uxth	r2, r3
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	3b01      	subs	r3, #1
 8002aee:	b29a      	uxth	r2, r3
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f47f aebe 	bne.w	800287a <HAL_I2C_Master_Receive+0x1d2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2220      	movs	r2, #32
 8002b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	e000      	b.n	8002b1c <HAL_I2C_Master_Receive+0x474>
  }
  else
  {
    return HAL_BUSY;
 8002b1a:	2302      	movs	r3, #2
  }
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3728      	adds	r7, #40	; 0x28
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	00010004 	.word	0x00010004

08002b28 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b087      	sub	sp, #28
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	607a      	str	r2, [r7, #4]
 8002b32:	461a      	mov	r2, r3
 8002b34:	460b      	mov	r3, r1
 8002b36:	817b      	strh	r3, [r7, #10]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	2b20      	cmp	r3, #32
 8002b4a:	d179      	bne.n	8002c40 <HAL_I2C_Master_Transmit_IT+0x118>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8002b4c:	4b3f      	ldr	r3, [pc, #252]	; (8002c4c <HAL_I2C_Master_Transmit_IT+0x124>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	08db      	lsrs	r3, r3, #3
 8002b52:	4a3f      	ldr	r2, [pc, #252]	; (8002c50 <HAL_I2C_Master_Transmit_IT+0x128>)
 8002b54:	fba2 2303 	umull	r2, r3, r2, r3
 8002b58:	0a1a      	lsrs	r2, r3, #8
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	4413      	add	r3, r2
 8002b60:	009a      	lsls	r2, r3, #2
 8002b62:	4413      	add	r3, r2
 8002b64:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	1e5a      	subs	r2, r3, #1
 8002b6a:	617a      	str	r2, [r7, #20]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d10c      	bne.n	8002b8a <HAL_I2C_Master_Transmit_IT+0x62>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e05b      	b.n	8002c42 <HAL_I2C_Master_Transmit_IT+0x11a>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d0e6      	beq.n	8002b66 <HAL_I2C_Master_Transmit_IT+0x3e>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d101      	bne.n	8002ba6 <HAL_I2C_Master_Transmit_IT+0x7e>
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	e04d      	b.n	8002c42 <HAL_I2C_Master_Transmit_IT+0x11a>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d007      	beq.n	8002bcc <HAL_I2C_Master_Transmit_IT+0xa4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0201 	orr.w	r2, r2, #1
 8002bca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bda:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2221      	movs	r2, #33	; 0x21
 8002be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2210      	movs	r2, #16
 8002be8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	893a      	ldrh	r2, [r7, #8]
 8002bfc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	4a14      	ldr	r2, [pc, #80]	; (8002c54 <HAL_I2C_Master_Transmit_IT+0x12c>)
 8002c02:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->Devaddress  = DevAddress;
 8002c0e:	897a      	ldrh	r2, [r7, #10]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	645a      	str	r2, [r3, #68]	; 0x44

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c22:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685a      	ldr	r2, [r3, #4]
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8002c3a:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	e000      	b.n	8002c42 <HAL_I2C_Master_Transmit_IT+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8002c40:	2302      	movs	r3, #2
  }
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	371c      	adds	r7, #28
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr
 8002c4c:	20000008 	.word	0x20000008
 8002c50:	14f8b589 	.word	0x14f8b589
 8002c54:	ffff0000 	.word	0xffff0000

08002c58 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b087      	sub	sp, #28
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	607a      	str	r2, [r7, #4]
 8002c62:	461a      	mov	r2, r3
 8002c64:	460b      	mov	r3, r1
 8002c66:	817b      	strh	r3, [r7, #10]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	2b20      	cmp	r3, #32
 8002c7a:	f040 8082 	bne.w	8002d82 <HAL_I2C_Master_Receive_IT+0x12a>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8002c7e:	4b44      	ldr	r3, [pc, #272]	; (8002d90 <HAL_I2C_Master_Receive_IT+0x138>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	08db      	lsrs	r3, r3, #3
 8002c84:	4a43      	ldr	r2, [pc, #268]	; (8002d94 <HAL_I2C_Master_Receive_IT+0x13c>)
 8002c86:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8a:	0a1a      	lsrs	r2, r3, #8
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	4413      	add	r3, r2
 8002c92:	009a      	lsls	r2, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	1e5a      	subs	r2, r3, #1
 8002c9c:	617a      	str	r2, [r7, #20]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10c      	bne.n	8002cbc <HAL_I2C_Master_Receive_IT+0x64>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	2220      	movs	r2, #32
 8002cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT; 
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e063      	b.n	8002d84 <HAL_I2C_Master_Receive_IT+0x12c>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d0e6      	beq.n	8002c98 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d101      	bne.n	8002cd8 <HAL_I2C_Master_Receive_IT+0x80>
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	e055      	b.n	8002d84 <HAL_I2C_Master_Receive_IT+0x12c>
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d007      	beq.n	8002cfe <HAL_I2C_Master_Receive_IT+0xa6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f042 0201 	orr.w	r2, r2, #1
 8002cfc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d0c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2222      	movs	r2, #34	; 0x22
 8002d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2210      	movs	r2, #16
 8002d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2200      	movs	r2, #0
 8002d22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	893a      	ldrh	r2, [r7, #8]
 8002d2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	4a19      	ldr	r2, [pc, #100]	; (8002d98 <HAL_I2C_Master_Receive_IT+0x140>)
 8002d34:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->Devaddress  = DevAddress;
 8002d40:	897a      	ldrh	r2, [r7, #10]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d54:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d64:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8002d7c:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	e000      	b.n	8002d84 <HAL_I2C_Master_Receive_IT+0x12c>
  }
  else
  {
    return HAL_BUSY;
 8002d82:	2302      	movs	r3, #2
  }
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	371c      	adds	r7, #28
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bc80      	pop	{r7}
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	20000008 	.word	0x20000008
 8002d94:	14f8b589 	.word	0x14f8b589
 8002d98:	ffff0000 	.word	0xffff0000

08002d9c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	617b      	str	r3, [r7, #20]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	613b      	str	r3, [r7, #16]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	60fb      	str	r3, [r7, #12]

  uint32_t CurrentMode  = hi2c->Mode;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	60bb      	str	r3, [r7, #8]

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	2b10      	cmp	r3, #16
 8002dca:	d002      	beq.n	8002dd2 <HAL_I2C_EV_IRQHandler+0x36>
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	2b40      	cmp	r3, #64	; 0x40
 8002dd0:	d172      	bne.n	8002eb8 <HAL_I2C_EV_IRQHandler+0x11c>
  {
    /* SB Set ----------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d008      	beq.n	8002dee <HAL_I2C_EV_IRQHandler+0x52>
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d003      	beq.n	8002dee <HAL_I2C_EV_IRQHandler+0x52>
    {
      I2C_Master_SB(hi2c);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 fcc5 	bl	8003776 <I2C_Master_SB>
 8002dec:	e01a      	b.n	8002e24 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	4b65      	ldr	r3, [pc, #404]	; (8002f88 <HAL_I2C_EV_IRQHandler+0x1ec>)
 8002df2:	4013      	ands	r3, r2
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d008      	beq.n	8002e0a <HAL_I2C_EV_IRQHandler+0x6e>
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d003      	beq.n	8002e0a <HAL_I2C_EV_IRQHandler+0x6e>
    {
      I2C_Master_ADD10(hi2c);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 fd23 	bl	800384e <I2C_Master_ADD10>
 8002e08:	e00c      	b.n	8002e24 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002e0a:	693a      	ldr	r2, [r7, #16]
 8002e0c:	4b5f      	ldr	r3, [pc, #380]	; (8002f8c <HAL_I2C_EV_IRQHandler+0x1f0>)
 8002e0e:	4013      	ands	r3, r2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d007      	beq.n	8002e24 <HAL_I2C_EV_IRQHandler+0x88>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d002      	beq.n	8002e24 <HAL_I2C_EV_IRQHandler+0x88>
    {
      I2C_Master_ADDR(hi2c);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 fd25 	bl	800386e <I2C_Master_ADDR>
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002e24:	697a      	ldr	r2, [r7, #20]
 8002e26:	4b5a      	ldr	r3, [pc, #360]	; (8002f90 <HAL_I2C_EV_IRQHandler+0x1f4>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d022      	beq.n	8002e74 <HAL_I2C_EV_IRQHandler+0xd8>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	4b58      	ldr	r3, [pc, #352]	; (8002f94 <HAL_I2C_EV_IRQHandler+0x1f8>)
 8002e32:	4013      	ands	r3, r2
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d00d      	beq.n	8002e54 <HAL_I2C_EV_IRQHandler+0xb8>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d008      	beq.n	8002e54 <HAL_I2C_EV_IRQHandler+0xb8>
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4b54      	ldr	r3, [pc, #336]	; (8002f98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002e46:	4013      	ands	r3, r2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d103      	bne.n	8002e54 <HAL_I2C_EV_IRQHandler+0xb8>
      {
        I2C_MasterTransmit_TXE(hi2c);
 8002e4c:	6878      	ldr	r0, [r7, #4]
 8002e4e:	f000 f9c6 	bl	80031de <I2C_MasterTransmit_TXE>
 8002e52:	e030      	b.n	8002eb6 <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	4b50      	ldr	r3, [pc, #320]	; (8002f98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002e58:	4013      	ands	r3, r2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f000 808f 	beq.w	8002f7e <HAL_I2C_EV_IRQHandler+0x1e2>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f000 8089 	beq.w	8002f7e <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterTransmit_BTF(hi2c);
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f000 faab 	bl	80033c8 <I2C_MasterTransmit_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002e72:	e084      	b.n	8002f7e <HAL_I2C_EV_IRQHandler+0x1e2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002e74:	693a      	ldr	r2, [r7, #16]
 8002e76:	4b49      	ldr	r3, [pc, #292]	; (8002f9c <HAL_I2C_EV_IRQHandler+0x200>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00d      	beq.n	8002e9a <HAL_I2C_EV_IRQHandler+0xfe>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d008      	beq.n	8002e9a <HAL_I2C_EV_IRQHandler+0xfe>
 8002e88:	693a      	ldr	r2, [r7, #16]
 8002e8a:	4b43      	ldr	r3, [pc, #268]	; (8002f98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d103      	bne.n	8002e9a <HAL_I2C_EV_IRQHandler+0xfe>
      {
        I2C_MasterReceive_RXNE(hi2c);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 fb0d 	bl	80034b2 <I2C_MasterReceive_RXNE>
 8002e98:	e00d      	b.n	8002eb6 <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	4b3e      	ldr	r3, [pc, #248]	; (8002f98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d06c      	beq.n	8002f7e <HAL_I2C_EV_IRQHandler+0x1e2>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d067      	beq.n	8002f7e <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterReceive_BTF(hi2c);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 fba0 	bl	80035f4 <I2C_MasterReceive_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002eb4:	e063      	b.n	8002f7e <HAL_I2C_EV_IRQHandler+0x1e2>
 8002eb6:	e062      	b.n	8002f7e <HAL_I2C_EV_IRQHandler+0x1e2>
  }
  /* Slave mode selected */
  else
  {
    /* ADDR set --------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	4b34      	ldr	r3, [pc, #208]	; (8002f8c <HAL_I2C_EV_IRQHandler+0x1f0>)
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d008      	beq.n	8002ed4 <HAL_I2C_EV_IRQHandler+0x138>
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d003      	beq.n	8002ed4 <HAL_I2C_EV_IRQHandler+0x138>
    {
      I2C_Slave_ADDR(hi2c);
 8002ecc:	6878      	ldr	r0, [r7, #4]
 8002ece:	f000 fef5 	bl	8003cbc <I2C_Slave_ADDR>
 8002ed2:	e055      	b.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	4b32      	ldr	r3, [pc, #200]	; (8002fa0 <HAL_I2C_EV_IRQHandler+0x204>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d008      	beq.n	8002ef0 <HAL_I2C_EV_IRQHandler+0x154>
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d003      	beq.n	8002ef0 <HAL_I2C_EV_IRQHandler+0x154>
    {
      I2C_Slave_STOPF(hi2c);
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f000 ff11 	bl	8003d10 <I2C_Slave_STOPF>
 8002eee:	e047      	b.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	4b27      	ldr	r3, [pc, #156]	; (8002f90 <HAL_I2C_EV_IRQHandler+0x1f4>)
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d020      	beq.n	8002f3c <HAL_I2C_EV_IRQHandler+0x1a0>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002efa:	693a      	ldr	r2, [r7, #16]
 8002efc:	4b25      	ldr	r3, [pc, #148]	; (8002f94 <HAL_I2C_EV_IRQHandler+0x1f8>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d00d      	beq.n	8002f20 <HAL_I2C_EV_IRQHandler+0x184>
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d008      	beq.n	8002f20 <HAL_I2C_EV_IRQHandler+0x184>
 8002f0e:	693a      	ldr	r2, [r7, #16]
 8002f10:	4b21      	ldr	r3, [pc, #132]	; (8002f98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002f12:	4013      	ands	r3, r2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d103      	bne.n	8002f20 <HAL_I2C_EV_IRQHandler+0x184>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f000 fe15 	bl	8003b48 <I2C_SlaveTransmit_TXE>
 8002f1e:	e02f      	b.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1e4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	4b1d      	ldr	r3, [pc, #116]	; (8002f98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002f24:	4013      	ands	r3, r2
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d02a      	beq.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1e4>
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d025      	beq.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1e4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 fe44 	bl	8003bc2 <I2C_SlaveTransmit_BTF>
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 8002f3a:	e021      	b.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1e4>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	4b17      	ldr	r3, [pc, #92]	; (8002f9c <HAL_I2C_EV_IRQHandler+0x200>)
 8002f40:	4013      	ands	r3, r2
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00d      	beq.n	8002f62 <HAL_I2C_EV_IRQHandler+0x1c6>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d008      	beq.n	8002f62 <HAL_I2C_EV_IRQHandler+0x1c6>
 8002f50:	693a      	ldr	r2, [r7, #16]
 8002f52:	4b11      	ldr	r3, [pc, #68]	; (8002f98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002f54:	4013      	ands	r3, r2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d103      	bne.n	8002f62 <HAL_I2C_EV_IRQHandler+0x1c6>
        I2C_SlaveReceive_RXNE(hi2c);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f000 fe50 	bl	8003c00 <I2C_SlaveReceive_RXNE>
 8002f60:	e00e      	b.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1e4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	4b0c      	ldr	r3, [pc, #48]	; (8002f98 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002f66:	4013      	ands	r3, r2
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d009      	beq.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1e4>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d004      	beq.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1e4>
        I2C_SlaveReceive_BTF(hi2c);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f000 fe80 	bl	8003c7c <I2C_SlaveReceive_BTF>
}
 8002f7c:	e000      	b.n	8002f80 <HAL_I2C_EV_IRQHandler+0x1e4>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002f7e:	bf00      	nop
}
 8002f80:	bf00      	nop
 8002f82:	3718      	adds	r7, #24
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	00010008 	.word	0x00010008
 8002f8c:	00010002 	.word	0x00010002
 8002f90:	00100004 	.word	0x00100004
 8002f94:	00010080 	.word	0x00010080
 8002f98:	00010004 	.word	0x00010004
 8002f9c:	00010040 	.word	0x00010040
 8002fa0:	00010010 	.word	0x00010010

08002fa4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b088      	sub	sp, #32
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
 8002fac:	2300      	movs	r3, #0
 8002fae:	61fb      	str	r3, [r7, #28]
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	61bb      	str	r3, [r7, #24]
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	617b      	str	r3, [r7, #20]
 8002fb8:	2300      	movs	r3, #0
 8002fba:	613b      	str	r3, [r7, #16]
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	60bb      	str	r3, [r7, #8]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	4b4d      	ldr	r3, [pc, #308]	; (8003104 <HAL_I2C_ER_IRQHandler+0x160>)
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d017      	beq.n	8003006 <HAL_I2C_ER_IRQHandler+0x62>
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d012      	beq.n	8003006 <HAL_I2C_ER_IRQHandler+0x62>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe4:	f043 0201 	orr.w	r2, r3, #1
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002ff4:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003004:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f403 3381 	and.w	r3, r3, #66048	; 0x10200
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00f      	beq.n	8003030 <HAL_I2C_ER_IRQHandler+0x8c>
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003016:	2b00      	cmp	r3, #0
 8003018:	d00a      	beq.n	8003030 <HAL_I2C_ER_IRQHandler+0x8c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301e:	f043 0202 	orr.w	r2, r3, #2
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800302e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	f403 3382 	and.w	r3, r3, #66560	; 0x10400
 8003036:	2b00      	cmp	r3, #0
 8003038:	d044      	beq.n	80030c4 <HAL_I2C_ER_IRQHandler+0x120>
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003040:	2b00      	cmp	r3, #0
 8003042:	d03f      	beq.n	80030c4 <HAL_I2C_ER_IRQHandler+0x120>
  {
    tmp1 = hi2c->Mode;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800304a:	b2db      	uxtb	r3, r3
 800304c:	61fb      	str	r3, [r7, #28]
    tmp2 = hi2c->XferCount;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003052:	b29b      	uxth	r3, r3
 8003054:	61bb      	str	r3, [r7, #24]
    tmp3 = hi2c->State;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800305c:	b2db      	uxtb	r3, r3
 800305e:	617b      	str	r3, [r7, #20]
    tmp4 = hi2c->PreviousState;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003064:	613b      	str	r3, [r7, #16]
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	2b20      	cmp	r3, #32
 800306a:	d112      	bne.n	8003092 <HAL_I2C_ER_IRQHandler+0xee>
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d10f      	bne.n	8003092 <HAL_I2C_ER_IRQHandler+0xee>
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	2b21      	cmp	r3, #33	; 0x21
 8003076:	d008      	beq.n	800308a <HAL_I2C_ER_IRQHandler+0xe6>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	2b29      	cmp	r3, #41	; 0x29
 800307c:	d005      	beq.n	800308a <HAL_I2C_ER_IRQHandler+0xe6>
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	2b28      	cmp	r3, #40	; 0x28
 8003082:	d106      	bne.n	8003092 <HAL_I2C_ER_IRQHandler+0xee>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	2b21      	cmp	r3, #33	; 0x21
 8003088:	d103      	bne.n	8003092 <HAL_I2C_ER_IRQHandler+0xee>
    {
      I2C_Slave_AF(hi2c);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f000 ff06 	bl	8003e9c <I2C_Slave_AF>
 8003090:	e018      	b.n	80030c4 <HAL_I2C_ER_IRQHandler+0x120>
    }
    else
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003096:	f043 0204 	orr.w	r2, r3, #4
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b10      	cmp	r3, #16
 80030a8:	d107      	bne.n	80030ba <HAL_I2C_ER_IRQHandler+0x116>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030b8:	601a      	str	r2, [r3, #0]
      }

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80030c2:	615a      	str	r2, [r3, #20]
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f403 3384 	and.w	r3, r3, #67584	; 0x10800
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d00f      	beq.n	80030ee <HAL_I2C_ER_IRQHandler+0x14a>
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d00a      	beq.n	80030ee <HAL_I2C_ER_IRQHandler+0x14a>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030dc:	f043 0208 	orr.w	r2, r3, #8
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80030ec:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d002      	beq.n	80030fc <HAL_I2C_ER_IRQHandler+0x158>
  {
    I2C_ITError(hi2c);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 ff42 	bl	8003f80 <I2C_ITError>
  }
}
 80030fc:	bf00      	nop
 80030fe:	3720      	adds	r7, #32
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	00010100 	.word	0x00010100

08003108 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback can be implemented in the user file
   */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr

0800311a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback can be implemented in the user file
   */
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback can be implemented in the user file
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr

0800313e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800313e:	b480      	push	{r7}
 8003140:	b083      	sub	sp, #12
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback can be implemented in the user file
   */
}
 8003146:	bf00      	nop
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr

08003150 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	460b      	mov	r3, r1
 800315a:	70fb      	strb	r3, [r7, #3]
 800315c:	4613      	mov	r3, r2
 800315e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback can be implemented in the user file
   */
}
 8003160:	bf00      	nop
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	bc80      	pop	{r7}
 8003168:	4770      	bx	lr

0800316a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800316a:	b480      	push	{r7}
 800316c:	b083      	sub	sp, #12
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

    /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback can be implemented in the user file
   */
}
 8003172:	bf00      	nop
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	bc80      	pop	{r7}
 800317a:	4770      	bx	lr

0800317c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback can be implemented in the user file
   */
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	bc80      	pop	{r7}
 800318c:	4770      	bx	lr

0800318e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback can be implemented in the user file
   */
}
 8003196:	bf00      	nop
 8003198:	370c      	adds	r7, #12
 800319a:	46bd      	mov	sp, r7
 800319c:	bc80      	pop	{r7}
 800319e:	4770      	bx	lr

080031a0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback can be implemented in the user file
   */
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr

080031b2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b083      	sub	sp, #12
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80031ba:	bf00      	nop
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr

080031c4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031d2:	b2db      	uxtb	r3, r3
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80031de:	b580      	push	{r7, lr}
 80031e0:	b086      	sub	sp, #24
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	617b      	str	r3, [r7, #20]
  uint32_t CurrentMode        = hi2c->Mode;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	613b      	str	r3, [r7, #16]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031fe:	60fb      	str	r3, [r7, #12]

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003204:	2b00      	cmp	r3, #0
 8003206:	d150      	bne.n	80032aa <I2C_MasterTransmit_TXE+0xcc>
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	2b21      	cmp	r3, #33	; 0x21
 800320c:	d14d      	bne.n	80032aa <I2C_MasterTransmit_TXE+0xcc>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2b04      	cmp	r3, #4
 8003212:	d01d      	beq.n	8003250 <I2C_MasterTransmit_TXE+0x72>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2b08      	cmp	r3, #8
 8003218:	d01a      	beq.n	8003250 <I2C_MasterTransmit_TXE+0x72>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003220:	d016      	beq.n	8003250 <I2C_MasterTransmit_TXE+0x72>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003230:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2211      	movs	r2, #17
 8003236:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2220      	movs	r2, #32
 8003244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f7ff ff5d 	bl	8003108 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800324e:	e0b6      	b.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685a      	ldr	r2, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800325e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800326e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2220      	movs	r2, #32
 800327a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003284:	b2db      	uxtb	r3, r3
 8003286:	2b40      	cmp	r3, #64	; 0x40
 8003288:	d107      	bne.n	800329a <I2C_MasterTransmit_TXE+0xbc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f7ff ff72 	bl	800317c <HAL_I2C_MemTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003298:	e091      	b.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f7ff ff30 	bl	8003108 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80032a8:	e089      	b.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	2b21      	cmp	r3, #33	; 0x21
 80032ae:	d006      	beq.n	80032be <I2C_MasterTransmit_TXE+0xe0>
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	2b40      	cmp	r3, #64	; 0x40
 80032b4:	f040 8083 	bne.w	80033be <I2C_MasterTransmit_TXE+0x1e0>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	2b22      	cmp	r3, #34	; 0x22
 80032bc:	d17f      	bne.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
  {
    if(hi2c->XferCount == 0U)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d108      	bne.n	80032da <I2C_MasterTransmit_TXE+0xfc>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	685a      	ldr	r2, [r3, #4]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032d6:	605a      	str	r2, [r3, #4]
 80032d8:	e071      	b.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b40      	cmp	r3, #64	; 0x40
 80032e4:	d15b      	bne.n	800339e <I2C_MasterTransmit_TXE+0x1c0>
      {
        if(hi2c->EventCount == 0)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d11d      	bne.n	800332a <I2C_MasterTransmit_TXE+0x14c>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d10b      	bne.n	800330e <I2C_MasterTransmit_TXE+0x130>
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount += 2;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003306:	1c9a      	adds	r2, r3, #2
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	651a      	str	r2, [r3, #80]	; 0x50
 800330c:	e057      	b.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
          }
          /* If Memory address size is 16Bit */
          else
          {
            /* Send MSB of Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003312:	b29b      	uxth	r3, r3
 8003314:	121b      	asrs	r3, r3, #8
 8003316:	b2da      	uxtb	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount++;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003322:	1c5a      	adds	r2, r3, #1
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	651a      	str	r2, [r3, #80]	; 0x50
 8003328:	e049      	b.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
          }
        }
        else if(hi2c->EventCount == 1)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800332e:	2b01      	cmp	r3, #1
 8003330:	d10b      	bne.n	800334a <I2C_MasterTransmit_TXE+0x16c>
        {
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003336:	b2da      	uxtb	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	611a      	str	r2, [r3, #16]
          
          hi2c->EventCount++;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003342:	1c5a      	adds	r2, r3, #1
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	651a      	str	r2, [r3, #80]	; 0x50
 8003348:	e039      	b.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
        }
        else if(hi2c->EventCount == 2)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800334e:	2b02      	cmp	r3, #2
 8003350:	d135      	bne.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b22      	cmp	r3, #34	; 0x22
 800335c:	d108      	bne.n	8003370 <I2C_MasterTransmit_TXE+0x192>
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800336c:	601a      	str	r2, [r3, #0]
 800336e:	e026      	b.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
          }
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003376:	b2db      	uxtb	r3, r3
 8003378:	2b21      	cmp	r3, #33	; 0x21
 800337a:	d120      	bne.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
          {
            /* Write data to DR */
            hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003380:	1c59      	adds	r1, r3, #1
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	6251      	str	r1, [r2, #36]	; 0x24
 8003386:	781a      	ldrb	r2, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	611a      	str	r2, [r3, #16]
            hi2c->XferCount--;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003392:	b29b      	uxth	r3, r3
 8003394:	3b01      	subs	r3, #1
 8003396:	b29a      	uxth	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800339c:	e00f      	b.n	80033be <I2C_MasterTransmit_TXE+0x1e0>
        }
      }
      else
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a2:	1c59      	adds	r1, r3, #1
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	6251      	str	r1, [r2, #36]	; 0x24
 80033a8:	781a      	ldrb	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	3b01      	subs	r3, #1
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	855a      	strh	r2, [r3, #42]	; 0x2a
      }
    }
  }
  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3718      	adds	r7, #24
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d4:	60fb      	str	r3, [r7, #12]

  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b21      	cmp	r3, #33	; 0x21
 80033e0:	d162      	bne.n	80034a8 <I2C_MasterTransmit_BTF+0xe0>
  {    
    if(hi2c->XferCount != 0U)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d010      	beq.n	800340e <I2C_MasterTransmit_BTF+0x46>
    {
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f0:	1c59      	adds	r1, r3, #1
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	6251      	str	r1, [r2, #36]	; 0x24
 80033f6:	781a      	ldrb	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003402:	b29b      	uxth	r3, r3
 8003404:	3b01      	subs	r3, #1
 8003406:	b29a      	uxth	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800340c:	e04c      	b.n	80034a8 <I2C_MasterTransmit_BTF+0xe0>
    }
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2b04      	cmp	r3, #4
 8003412:	d01d      	beq.n	8003450 <I2C_MasterTransmit_BTF+0x88>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2b08      	cmp	r3, #8
 8003418:	d01a      	beq.n	8003450 <I2C_MasterTransmit_BTF+0x88>
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003420:	d016      	beq.n	8003450 <I2C_MasterTransmit_BTF+0x88>
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003430:	605a      	str	r2, [r3, #4]
        
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2211      	movs	r2, #17
 8003436:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2220      	movs	r2, #32
 8003444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7ff fe5d 	bl	8003108 <HAL_I2C_MasterTxCpltCallback>
 800344e:	e02b      	b.n	80034a8 <I2C_MasterTransmit_BTF+0xe0>
      }
      else /* Generate Stop condition then Call TxCpltCallback() */
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800345e:	605a      	str	r2, [r3, #4]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800346e:	601a      	str	r2, [r3, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2220      	movs	r2, #32
 800347a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003484:	b2db      	uxtb	r3, r3
 8003486:	2b40      	cmp	r3, #64	; 0x40
 8003488:	d107      	bne.n	800349a <I2C_MasterTransmit_BTF+0xd2>
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f7ff fe72 	bl	800317c <HAL_I2C_MemTxCpltCallback>
 8003498:	e006      	b.n	80034a8 <I2C_MasterTransmit_BTF+0xe0>
        }
        else
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7ff fe30 	bl	8003108 <HAL_I2C_MasterTxCpltCallback>
        }
      }
    }
  }
  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b084      	sub	sp, #16
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b22      	cmp	r3, #34	; 0x22
 80034c4:	f040 8091 	bne.w	80035ea <I2C_MasterReceive_RXNE+0x138>
  {
    uint32_t tmp = 0U;
 80034c8:	2300      	movs	r3, #0
 80034ca:	60fb      	str	r3, [r7, #12]
    
    tmp = hi2c->XferCount;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	60fb      	str	r3, [r7, #12]
    if(tmp > 3U)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2b03      	cmp	r3, #3
 80034d8:	d911      	bls.n	80034fe <I2C_MasterReceive_RXNE+0x4c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	6918      	ldr	r0, [r3, #16]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e4:	1c59      	adds	r1, r3, #1
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6251      	str	r1, [r2, #36]	; 0x24
 80034ea:	b2c2      	uxtb	r2, r0
 80034ec:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	3b01      	subs	r3, #1
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034fc:	e075      	b.n	80035ea <I2C_MasterReceive_RXNE+0x138>
    }
    else if((tmp == 2U) || (tmp == 3U))
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2b02      	cmp	r3, #2
 8003502:	d002      	beq.n	800350a <I2C_MasterReceive_RXNE+0x58>
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2b03      	cmp	r3, #3
 8003508:	d125      	bne.n	8003556 <I2C_MasterReceive_RXNE+0xa4>
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350e:	2b02      	cmp	r3, #2
 8003510:	d010      	beq.n	8003534 <I2C_MasterReceive_RXNE+0x82>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003520:	601a      	str	r2, [r3, #0]
        
        /* Enable Pos */
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003530:	601a      	str	r2, [r3, #0]
 8003532:	e007      	b.n	8003544 <I2C_MasterReceive_RXNE+0x92>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003542:	601a      	str	r2, [r3, #0]
      }
      
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	685a      	ldr	r2, [r3, #4]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003552:	605a      	str	r2, [r3, #4]
 8003554:	e049      	b.n	80035ea <I2C_MasterReceive_RXNE+0x138>
    }
    else
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355a:	2b02      	cmp	r3, #2
 800355c:	d008      	beq.n	8003570 <I2C_MasterReceive_RXNE+0xbe>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800356c:	601a      	str	r2, [r3, #0]
 800356e:	e007      	b.n	8003580 <I2C_MasterReceive_RXNE+0xce>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800357e:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800358e:	605a      	str	r2, [r3, #4]
      
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	6918      	ldr	r0, [r3, #16]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359a:	1c59      	adds	r1, r3, #1
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6251      	str	r1, [r2, #36]	; 0x24
 80035a0:	b2c2      	uxtb	r2, r0
 80035a2:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035a8:	b29b      	uxth	r3, r3
 80035aa:	3b01      	subs	r3, #1
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	855a      	strh	r2, [r3, #42]	; 0x2a

      hi2c->State = HAL_I2C_STATE_READY;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	2220      	movs	r2, #32
 80035b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	631a      	str	r2, [r3, #48]	; 0x30

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035c6:	b2db      	uxtb	r3, r3
 80035c8:	2b40      	cmp	r3, #64	; 0x40
 80035ca:	d107      	bne.n	80035dc <I2C_MasterReceive_RXNE+0x12a>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f7ff fdda 	bl	800318e <HAL_I2C_MemRxCpltCallback>
 80035da:	e006      	b.n	80035ea <I2C_MasterReceive_RXNE+0x138>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f7ff fd98 	bl	800311a <HAL_I2C_MasterRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003600:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount == 3U)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003606:	b29b      	uxth	r3, r3
 8003608:	2b03      	cmp	r3, #3
 800360a:	d123      	bne.n	8003654 <I2C_MasterReceive_BTF+0x60>
  {
    if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2b04      	cmp	r3, #4
 8003610:	d006      	beq.n	8003620 <I2C_MasterReceive_BTF+0x2c>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2b08      	cmp	r3, #8
 8003616:	d003      	beq.n	8003620 <I2C_MasterReceive_BTF+0x2c>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800361e:	d107      	bne.n	8003630 <I2C_MasterReceive_BTF+0x3c>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800362e:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6918      	ldr	r0, [r3, #16]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363a:	1c59      	adds	r1, r3, #1
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	6251      	str	r1, [r2, #36]	; 0x24
 8003640:	b2c2      	uxtb	r2, r0
 8003642:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003648:	b29b      	uxth	r3, r3
 800364a:	3b01      	subs	r3, #1
 800364c:	b29a      	uxth	r2, r3
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003652:	e08b      	b.n	800376c <I2C_MasterReceive_BTF+0x178>
  }
  else if(hi2c->XferCount == 2U)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003658:	b29b      	uxth	r3, r3
 800365a:	2b02      	cmp	r3, #2
 800365c:	d175      	bne.n	800374a <I2C_MasterReceive_BTF+0x156>
  {
    /* Prepare next transfer or stop current transfer */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2b04      	cmp	r3, #4
 8003662:	d023      	beq.n	80036ac <I2C_MasterReceive_BTF+0xb8>
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2b08      	cmp	r3, #8
 8003668:	d020      	beq.n	80036ac <I2C_MasterReceive_BTF+0xb8>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003670:	d01c      	beq.n	80036ac <I2C_MasterReceive_BTF+0xb8>
    {
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2b02      	cmp	r3, #2
 8003676:	d008      	beq.n	800368a <I2C_MasterReceive_BTF+0x96>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003686:	601a      	str	r2, [r3, #0]
 8003688:	e007      	b.n	800369a <I2C_MasterReceive_BTF+0xa6>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003698:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80036a8:	605a      	str	r2, [r3, #4]
 80036aa:	e00f      	b.n	80036cc <I2C_MasterReceive_BTF+0xd8>
    }
    else
    {
      /* Disable EVT and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	685a      	ldr	r2, [r3, #4]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80036ba:	605a      	str	r2, [r3, #4]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036ca:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	6918      	ldr	r0, [r3, #16]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d6:	1c59      	adds	r1, r3, #1
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	6251      	str	r1, [r2, #36]	; 0x24
 80036dc:	b2c2      	uxtb	r2, r0
 80036de:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	3b01      	subs	r3, #1
 80036e8:	b29a      	uxth	r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	6918      	ldr	r0, [r3, #16]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f8:	1c59      	adds	r1, r3, #1
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	6251      	str	r1, [r2, #36]	; 0x24
 80036fe:	b2c2      	uxtb	r2, r0
 8003700:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003706:	b29b      	uxth	r3, r3
 8003708:	3b01      	subs	r3, #1
 800370a:	b29a      	uxth	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2220      	movs	r2, #32
 8003714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	631a      	str	r2, [r3, #48]	; 0x30

    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b40      	cmp	r3, #64	; 0x40
 8003728:	d107      	bne.n	800373a <I2C_MasterReceive_BTF+0x146>
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MemRxCpltCallback(hi2c);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f7ff fd2b 	bl	800318e <HAL_I2C_MemRxCpltCallback>
 8003738:	e018      	b.n	800376c <I2C_MasterReceive_BTF+0x178>
    }
    else
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2200      	movs	r2, #0
 800373e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f7ff fce9 	bl	800311a <HAL_I2C_MasterRxCpltCallback>
 8003748:	e010      	b.n	800376c <I2C_MasterReceive_BTF+0x178>
    }
  }
  else
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6918      	ldr	r0, [r3, #16]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003754:	1c59      	adds	r1, r3, #1
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	6251      	str	r1, [r2, #36]	; 0x24
 800375a:	b2c2      	uxtb	r2, r0
 800375c:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003762:	b29b      	uxth	r3, r3
 8003764:	3b01      	subs	r3, #1
 8003766:	b29a      	uxth	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}

08003776 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003776:	b480      	push	{r7}
 8003778:	b083      	sub	sp, #12
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b40      	cmp	r3, #64	; 0x40
 8003788:	d117      	bne.n	80037ba <I2C_Master_SB+0x44>
  {
    if(hi2c->EventCount == 0U)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800378e:	2b00      	cmp	r3, #0
 8003790:	d109      	bne.n	80037a6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003796:	b2db      	uxtb	r3, r3
 8003798:	461a      	mov	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80037a2:	611a      	str	r2, [r3, #16]
 80037a4:	e04d      	b.n	8003842 <I2C_Master_SB+0xcc>
    }
    else
    {
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	f043 0301 	orr.w	r3, r3, #1
 80037b0:	b2da      	uxtb	r2, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	611a      	str	r2, [r3, #16]
 80037b8:	e043      	b.n	8003842 <I2C_Master_SB+0xcc>
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	691b      	ldr	r3, [r3, #16]
 80037be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037c2:	d119      	bne.n	80037f8 <I2C_Master_SB+0x82>
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2b21      	cmp	r3, #33	; 0x21
 80037ce:	d109      	bne.n	80037e4 <I2C_Master_SB+0x6e>
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	461a      	mov	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80037e0:	611a      	str	r2, [r3, #16]
 80037e2:	e02e      	b.n	8003842 <I2C_Master_SB+0xcc>
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	f043 0301 	orr.w	r3, r3, #1
 80037ee:	b2da      	uxtb	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	611a      	str	r2, [r3, #16]
 80037f6:	e024      	b.n	8003842 <I2C_Master_SB+0xcc>
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d10e      	bne.n	800381e <I2C_Master_SB+0xa8>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003804:	b29b      	uxth	r3, r3
 8003806:	11db      	asrs	r3, r3, #7
 8003808:	b2db      	uxtb	r3, r3
 800380a:	f003 0306 	and.w	r3, r3, #6
 800380e:	b2db      	uxtb	r3, r3
 8003810:	f063 030f 	orn	r3, r3, #15
 8003814:	b2da      	uxtb	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	611a      	str	r2, [r3, #16]
 800381c:	e011      	b.n	8003842 <I2C_Master_SB+0xcc>
      }
      else if(hi2c->EventCount == 1U)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003822:	2b01      	cmp	r3, #1
 8003824:	d10d      	bne.n	8003842 <I2C_Master_SB+0xcc>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800382a:	b29b      	uxth	r3, r3
 800382c:	11db      	asrs	r3, r3, #7
 800382e:	b2db      	uxtb	r3, r3
 8003830:	f003 0306 	and.w	r3, r3, #6
 8003834:	b2db      	uxtb	r3, r3
 8003836:	f063 030e 	orn	r3, r3, #14
 800383a:	b2da      	uxtb	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	611a      	str	r2, [r3, #16]
      }
    }
  }

  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr

0800384e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385a:	b2da      	uxtb	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	bc80      	pop	{r7}
 800386c:	4770      	bx	lr

0800386e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800386e:	b480      	push	{r7}
 8003870:	b091      	sub	sp, #68	; 0x44
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800387c:	b2db      	uxtb	r3, r3
 800387e:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003884:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State         = hi2c->PreviousState;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388a:	637b      	str	r3, [r7, #52]	; 0x34

  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003892:	b2db      	uxtb	r3, r3
 8003894:	2b22      	cmp	r3, #34	; 0x22
 8003896:	f040 8146 	bne.w	8003b26 <I2C_Master_ADDR+0x2b8>
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10e      	bne.n	80038c0 <I2C_Master_ADDR+0x52>
 80038a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038a4:	2b40      	cmp	r3, #64	; 0x40
 80038a6:	d10b      	bne.n	80038c0 <I2C_Master_ADDR+0x52>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038a8:	2300      	movs	r3, #0
 80038aa:	633b      	str	r3, [r7, #48]	; 0x30
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	695b      	ldr	r3, [r3, #20]
 80038b2:	633b      	str	r3, [r7, #48]	; 0x30
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	633b      	str	r3, [r7, #48]	; 0x30
 80038bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038be:	e13d      	b.n	8003b3c <I2C_Master_ADDR+0x2ce>
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d11d      	bne.n	8003904 <I2C_Master_ADDR+0x96>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80038d0:	d118      	bne.n	8003904 <I2C_Master_ADDR+0x96>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038d2:	2300      	movs	r3, #0
 80038d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      
      /* Generate Restart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038f6:	601a      	str	r2, [r3, #0]
      
      hi2c->EventCount++;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038fc:	1c5a      	adds	r2, r3, #1
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	651a      	str	r2, [r3, #80]	; 0x50
 8003902:	e11b      	b.n	8003b3c <I2C_Master_ADDR+0x2ce>
    }
    else
    {
      if(hi2c->XferCount == 0U)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003908:	b29b      	uxth	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d113      	bne.n	8003936 <I2C_Master_ADDR+0xc8>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800390e:	2300      	movs	r3, #0
 8003910:	62bb      	str	r3, [r7, #40]	; 0x28
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	695b      	ldr	r3, [r3, #20]
 8003918:	62bb      	str	r3, [r7, #40]	; 0x28
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	62bb      	str	r3, [r7, #40]	; 0x28
 8003922:	6abb      	ldr	r3, [r7, #40]	; 0x28
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	e0f3      	b.n	8003b1e <I2C_Master_ADDR+0x2b0>
      }
      else if(hi2c->XferCount == 1U)   
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800393a:	b29b      	uxth	r3, r3
 800393c:	2b01      	cmp	r3, #1
 800393e:	f040 8082 	bne.w	8003a46 <I2C_Master_ADDR+0x1d8>
      {
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003944:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003948:	d137      	bne.n	80039ba <I2C_Master_ADDR+0x14c>
        {
          /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003958:	601a      	str	r2, [r3, #0]

          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003964:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003968:	d113      	bne.n	8003992 <I2C_Master_ADDR+0x124>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003978:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800397a:	2300      	movs	r3, #0
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	627b      	str	r3, [r7, #36]	; 0x24
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	627b      	str	r3, [r7, #36]	; 0x24
 800398e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003990:	e0c5      	b.n	8003b1e <I2C_Master_ADDR+0x2b0>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003992:	2300      	movs	r3, #0
 8003994:	623b      	str	r3, [r7, #32]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695b      	ldr	r3, [r3, #20]
 800399c:	623b      	str	r3, [r7, #32]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	699b      	ldr	r3, [r3, #24]
 80039a4:	623b      	str	r3, [r7, #32]
 80039a6:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039b6:	601a      	str	r2, [r3, #0]
 80039b8:	e0b1      	b.n	8003b1e <I2C_Master_ADDR+0x2b0>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80039ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039bc:	2b04      	cmp	r3, #4
 80039be:	d026      	beq.n	8003a0e <I2C_Master_ADDR+0x1a0>
 80039c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039c2:	2b08      	cmp	r3, #8
 80039c4:	d023      	beq.n	8003a0e <I2C_Master_ADDR+0x1a0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 80039c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039c8:	2b12      	cmp	r3, #18
 80039ca:	d020      	beq.n	8003a0e <I2C_Master_ADDR+0x1a0>
        {
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d0:	2b02      	cmp	r3, #2
 80039d2:	d008      	beq.n	80039e6 <I2C_Master_ADDR+0x178>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	e007      	b.n	80039f6 <I2C_Master_ADDR+0x188>
          }
          else
          {
            /* Enable Acknowledge */
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80039f4:	601a      	str	r2, [r3, #0]
          }
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039f6:	2300      	movs	r3, #0
 80039f8:	61fb      	str	r3, [r7, #28]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	695b      	ldr	r3, [r3, #20]
 8003a00:	61fb      	str	r3, [r7, #28]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	699b      	ldr	r3, [r3, #24]
 8003a08:	61fb      	str	r3, [r7, #28]
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	e087      	b.n	8003b1e <I2C_Master_ADDR+0x2b0>
        }
        else
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a1c:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a1e:	2300      	movs	r3, #0
 8003a20:	61bb      	str	r3, [r7, #24]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	695b      	ldr	r3, [r3, #20]
 8003a28:	61bb      	str	r3, [r7, #24]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	61bb      	str	r3, [r7, #24]
 8003a32:	69bb      	ldr	r3, [r7, #24]
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	e06b      	b.n	8003b1e <I2C_Master_ADDR+0x2b0>
        }
      }
      else if(hi2c->XferCount == 2U)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d143      	bne.n	8003ad8 <I2C_Master_ADDR+0x26a>
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d01b      	beq.n	8003a90 <I2C_Master_ADDR+0x222>
        {
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a66:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a68:	2300      	movs	r3, #0
 8003a6a:	617b      	str	r3, [r7, #20]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	695b      	ldr	r3, [r3, #20]
 8003a72:	617b      	str	r3, [r7, #20]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	617b      	str	r3, [r7, #20]
 8003a7c:	697b      	ldr	r3, [r7, #20]
          
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a8c:	601a      	str	r2, [r3, #0]
 8003a8e:	e012      	b.n	8003ab6 <I2C_Master_ADDR+0x248>
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a9e:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	613b      	str	r3, [r7, #16]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	613b      	str	r3, [r7, #16]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	613b      	str	r3, [r7, #16]
 8003ab4:	693b      	ldr	r3, [r7, #16]
        }

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ac0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ac4:	d12b      	bne.n	8003b1e <I2C_Master_ADDR+0x2b0>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003ad4:	605a      	str	r2, [r3, #4]
 8003ad6:	e022      	b.n	8003b1e <I2C_Master_ADDR+0x2b0>
        }
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ae6:	601a      	str	r2, [r3, #0]

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003af2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003af6:	d107      	bne.n	8003b08 <I2C_Master_ADDR+0x29a>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	685a      	ldr	r2, [r3, #4]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b06:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b08:	2300      	movs	r3, #0
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	60fb      	str	r3, [r7, #12]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	60fb      	str	r3, [r7, #12]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
      }
      
      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	651a      	str	r2, [r3, #80]	; 0x50
 8003b24:	e00a      	b.n	8003b3c <I2C_Master_ADDR+0x2ce>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b26:	2300      	movs	r3, #0
 8003b28:	60bb      	str	r3, [r7, #8]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	60bb      	str	r3, [r7, #8]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	60bb      	str	r3, [r7, #8]
 8003b3a:	68bb      	ldr	r3, [r7, #8]
  }

  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3744      	adds	r7, #68	; 0x44
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr

08003b48 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b084      	sub	sp, #16
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d029      	beq.n	8003bb8 <I2C_SlaveTransmit_TXE+0x70>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b68:	1c59      	adds	r1, r3, #1
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6251      	str	r1, [r2, #36]	; 0x24
 8003b6e:	781a      	ldrb	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	3b01      	subs	r3, #1
 8003b7e:	b29a      	uxth	r2, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d114      	bne.n	8003bb8 <I2C_SlaveTransmit_TXE+0x70>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2b29      	cmp	r3, #41	; 0x29
 8003b92:	d111      	bne.n	8003bb8 <I2C_SlaveTransmit_TXE+0x70>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	685a      	ldr	r2, [r3, #4]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ba2:	605a      	str	r2, [r3, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2221      	movs	r2, #33	; 0x21
 8003ba8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2228      	movs	r2, #40	; 0x28
 8003bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f7ff faba 	bl	800312c <HAL_I2C_SlaveTxCpltCallback>
    }
  }
  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003bc2:	b480      	push	{r7}
 8003bc4:	b083      	sub	sp, #12
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00f      	beq.n	8003bf4 <I2C_SlaveTransmit_BTF+0x32>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd8:	1c59      	adds	r1, r3, #1
 8003bda:	687a      	ldr	r2, [r7, #4]
 8003bdc:	6251      	str	r1, [r2, #36]	; 0x24
 8003bde:	781a      	ldrb	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	3b01      	subs	r3, #1
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bc80      	pop	{r7}
 8003bfe:	4770      	bx	lr

08003c00 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d02a      	beq.n	8003c72 <I2C_SlaveReceive_RXNE+0x72>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6918      	ldr	r0, [r3, #16]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c26:	1c59      	adds	r1, r3, #1
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	6251      	str	r1, [r2, #36]	; 0x24
 8003c2c:	b2c2      	uxtb	r2, r0
 8003c2e:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	3b01      	subs	r3, #1
 8003c38:	b29a      	uxth	r2, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d114      	bne.n	8003c72 <I2C_SlaveReceive_RXNE+0x72>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2b2a      	cmp	r3, #42	; 0x2a
 8003c4c:	d111      	bne.n	8003c72 <I2C_SlaveReceive_RXNE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c5c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2222      	movs	r2, #34	; 0x22
 8003c62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2228      	movs	r2, #40	; 0x28
 8003c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c6c:	6878      	ldr	r0, [r7, #4]
 8003c6e:	f7ff fa66 	bl	800313e <HAL_I2C_SlaveRxCpltCallback>
    }
  }
  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d010      	beq.n	8003cb0 <I2C_SlaveReceive_BTF+0x34>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	6918      	ldr	r0, [r3, #16]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c98:	1c59      	adds	r1, r3, #1
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	6251      	str	r1, [r2, #36]	; 0x24
 8003c9e:	b2c2      	uxtb	r2, r0
 8003ca0:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	3b01      	subs	r3, #1
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	370c      	adds	r7, #12
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bc80      	pop	{r7}
 8003cba:	4770      	bx	lr

08003cbc <I2C_Slave_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode = 0U;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	81bb      	strh	r3, [r7, #12]

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	f003 0304 	and.w	r3, r3, #4
 8003cd6:	2b04      	cmp	r3, #4
 8003cd8:	d001      	beq.n	8003cde <I2C_Slave_ADDR+0x22>
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	73fb      	strb	r3, [r7, #15]
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	699b      	ldr	r3, [r3, #24]
 8003ce4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ce8:	2b80      	cmp	r3, #128	; 0x80
 8003cea:	d003      	beq.n	8003cf4 <I2C_Slave_ADDR+0x38>
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	81bb      	strh	r3, [r7, #12]
 8003cf2:	e002      	b.n	8003cfa <I2C_Slave_ADDR+0x3e>
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	81bb      	strh	r3, [r7, #12]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003cfa:	89ba      	ldrh	r2, [r7, #12]
 8003cfc:	7bfb      	ldrb	r3, [r7, #15]
 8003cfe:	4619      	mov	r1, r3
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f7ff fa25 	bl	8003150 <HAL_I2C_AddrCallback>

  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	60fb      	str	r3, [r7, #12]
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	685a      	ldr	r2, [r3, #4]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d30:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003d32:	2300      	movs	r3, #0
 8003d34:	60bb      	str	r3, [r7, #8]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	695b      	ldr	r3, [r3, #20]
 8003d3c:	60bb      	str	r3, [r7, #8]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f042 0201 	orr.w	r2, r2, #1
 8003d4c:	601a      	str	r2, [r3, #0]
 8003d4e:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d5e:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d6e:	d11a      	bne.n	8003da6 <I2C_Slave_STOPF+0x96>
  {
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	2b22      	cmp	r3, #34	; 0x22
 8003d7a:	d005      	beq.n	8003d88 <I2C_Slave_STOPF+0x78>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b2a      	cmp	r3, #42	; 0x2a
 8003d86:	d107      	bne.n	8003d98 <I2C_Slave_STOPF+0x88>
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d96:	e006      	b.n	8003da6 <I2C_Slave_STOPF+0x96>
    }
    else
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	b29a      	uxth	r2, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if(hi2c->XferCount != 0U)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d035      	beq.n	8003e1c <I2C_Slave_STOPF+0x10c>
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d110      	bne.n	8003de0 <I2C_Slave_STOPF+0xd0>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	6918      	ldr	r0, [r3, #16]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc8:	1c59      	adds	r1, r3, #1
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	6251      	str	r1, [r2, #36]	; 0x24
 8003dce:	b2c2      	uxtb	r2, r0
 8003dd0:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	b29a      	uxth	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dea:	2b40      	cmp	r3, #64	; 0x40
 8003dec:	d110      	bne.n	8003e10 <I2C_Slave_STOPF+0x100>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	6918      	ldr	r0, [r3, #16]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df8:	1c59      	adds	r1, r3, #1
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	6251      	str	r1, [r2, #36]	; 0x24
 8003dfe:	b2c2      	uxtb	r2, r0
 8003e00:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e14:	f043 0204 	orr.w	r2, r3, #4
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d003      	beq.n	8003e2c <I2C_Slave_STOPF+0x11c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 f8ab 	bl	8003f80 <I2C_ITError>
 8003e2a:	e02f      	b.n	8003e8c <I2C_Slave_STOPF+0x17c>
  }
  else
  {
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2b28      	cmp	r3, #40	; 0x28
 8003e30:	d005      	beq.n	8003e3e <I2C_Slave_STOPF+0x12e>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2b2a      	cmp	r3, #42	; 0x2a
 8003e36:	d002      	beq.n	8003e3e <I2C_Slave_STOPF+0x12e>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2b29      	cmp	r3, #41	; 0x29
 8003e3c:	d111      	bne.n	8003e62 <I2C_Slave_STOPF+0x152>
       (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
    {
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a15      	ldr	r2, [pc, #84]	; (8003e98 <I2C_Slave_STOPF+0x188>)
 8003e42:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2220      	movs	r2, #32
 8003e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
      HAL_I2C_ListenCpltCallback(hi2c);
 8003e5a:	6878      	ldr	r0, [r7, #4]
 8003e5c:	f7ff f985 	bl	800316a <HAL_I2C_ListenCpltCallback>
 8003e60:	e014      	b.n	8003e8c <I2C_Slave_STOPF+0x17c>
    }
    else
    {
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e66:	2b22      	cmp	r3, #34	; 0x22
 8003e68:	d002      	beq.n	8003e70 <I2C_Slave_STOPF+0x160>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2b22      	cmp	r3, #34	; 0x22
 8003e6e:	d10d      	bne.n	8003e8c <I2C_Slave_STOPF+0x17c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7ff f959 	bl	800313e <HAL_I2C_SlaveRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3710      	adds	r7, #16
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	ffff0000 	.word	0xffff0000

08003e9c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b084      	sub	sp, #16
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	60fb      	str	r3, [r7, #12]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb2:	60bb      	str	r3, [r7, #8]

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	2b04      	cmp	r3, #4
 8003eb8:	d002      	beq.n	8003ec0 <I2C_Slave_AF+0x24>
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	2b08      	cmp	r3, #8
 8003ebe:	d129      	bne.n	8003f14 <I2C_Slave_AF+0x78>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2b28      	cmp	r3, #40	; 0x28
 8003ec4:	d126      	bne.n	8003f14 <I2C_Slave_AF+0x78>
          (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4a2c      	ldr	r2, [pc, #176]	; (8003f7c <I2C_Slave_AF+0xe0>)
 8003eca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003eda:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ee4:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ef4:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2220      	movs	r2, #32
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f7ff f92c 	bl	800316a <HAL_I2C_ListenCpltCallback>
 8003f12:	e02e      	b.n	8003f72 <I2C_Slave_AF+0xd6>
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2b21      	cmp	r3, #33	; 0x21
 8003f18:	d126      	bne.n	8003f68 <I2C_Slave_AF+0xcc>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a17      	ldr	r2, [pc, #92]	; (8003f7c <I2C_Slave_AF+0xe0>)
 8003f1e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2221      	movs	r2, #33	; 0x21
 8003f24:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2220      	movs	r2, #32
 8003f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f44:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f4e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f5e:	601a      	str	r2, [r3, #0]

    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7ff f8e3 	bl	800312c <HAL_I2C_SlaveTxCpltCallback>
 8003f66:	e004      	b.n	8003f72 <I2C_Slave_AF+0xd6>
  }
  else
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003f70:	615a      	str	r2, [r3, #20]
  }
  
  return HAL_OK;
 8003f72:	2300      	movs	r3, #0
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3710      	adds	r7, #16
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	ffff0000 	.word	0xffff0000

08003f80 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	60fb      	str	r3, [r7, #12]

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2b29      	cmp	r3, #41	; 0x29
 8003f96:	d002      	beq.n	8003f9e <I2C_ITError+0x1e>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2b2a      	cmp	r3, #42	; 0x2a
 8003f9c:	d107      	bne.n	8003fae <I2C_ITError+0x2e>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2228      	movs	r2, #40	; 0x28
 8003fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003fac:	e018      	b.n	8003fe0 <I2C_ITError+0x60>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	2b60      	cmp	r3, #96	; 0x60
 8003fb8:	d00b      	beq.n	8003fd2 <I2C_ITError+0x52>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fc8:	d003      	beq.n	8003fd2 <I2C_ITError+0x52>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2220      	movs	r2, #32
 8003fce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fee:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ffa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ffe:	d15f      	bne.n	80040c0 <I2C_ITError+0x140>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800400e:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004014:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004018:	2b01      	cmp	r3, #1
 800401a:	d020      	beq.n	800405e <I2C_ITError+0xde>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004020:	4a57      	ldr	r2, [pc, #348]	; (8004180 <I2C_ITError+0x200>)
 8004022:	635a      	str	r2, [r3, #52]	; 0x34

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004028:	4618      	mov	r0, r3
 800402a:	f7fd feff 	bl	8001e2c <HAL_DMA_Abort_IT>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	f000 8083 	beq.w	800413c <I2C_ITError+0x1bc>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f022 0201 	bic.w	r2, r2, #1
 8004044:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2220      	movs	r2, #32
 800404a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004054:	687a      	ldr	r2, [r7, #4]
 8004056:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004058:	4610      	mov	r0, r2
 800405a:	4798      	blx	r3
 800405c:	e06e      	b.n	800413c <I2C_ITError+0x1bc>
    }
    else
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004062:	4a47      	ldr	r2, [pc, #284]	; (8004180 <I2C_ITError+0x200>)
 8004064:	635a      	str	r2, [r3, #52]	; 0x34

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800406a:	4618      	mov	r0, r3
 800406c:	f7fd fede 	bl	8001e2c <HAL_DMA_Abort_IT>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d062      	beq.n	800413c <I2C_ITError+0x1bc>
      {
        /* Store Last receive data if any */
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004080:	2b40      	cmp	r3, #64	; 0x40
 8004082:	d109      	bne.n	8004098 <I2C_ITError+0x118>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	6918      	ldr	r0, [r3, #16]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408e:	1c59      	adds	r1, r3, #1
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	6251      	str	r1, [r2, #36]	; 0x24
 8004094:	b2c2      	uxtb	r2, r0
 8004096:	701a      	strb	r2, [r3, #0]
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0201 	bic.w	r2, r2, #1
 80040a6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2220      	movs	r2, #32
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040ba:	4610      	mov	r0, r2
 80040bc:	4798      	blx	r3
 80040be:	e03d      	b.n	800413c <I2C_ITError+0x1bc>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	2b60      	cmp	r3, #96	; 0x60
 80040ca:	d123      	bne.n	8004114 <I2C_ITError+0x194>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2220      	movs	r2, #32
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e4:	2b40      	cmp	r3, #64	; 0x40
 80040e6:	d109      	bne.n	80040fc <I2C_ITError+0x17c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6918      	ldr	r0, [r3, #16]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f2:	1c59      	adds	r1, r3, #1
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	6251      	str	r1, [r2, #36]	; 0x24
 80040f8:	b2c2      	uxtb	r2, r0
 80040fa:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f022 0201 	bic.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f7ff f850 	bl	80031b2 <HAL_I2C_AbortCpltCallback>
 8004112:	e013      	b.n	800413c <I2C_ITError+0x1bc>
  }
  else
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800411e:	2b40      	cmp	r3, #64	; 0x40
 8004120:	d109      	bne.n	8004136 <I2C_ITError+0x1b6>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	6918      	ldr	r0, [r3, #16]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412c:	1c59      	adds	r1, r3, #1
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	6251      	str	r1, [r2, #36]	; 0x24
 8004132:	b2c2      	uxtb	r2, r0
 8004134:	701a      	strb	r2, [r3, #0]
    }

    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7ff f832 	bl	80031a0 <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004142:	b2db      	uxtb	r3, r3
 8004144:	2b28      	cmp	r3, #40	; 0x28
 8004146:	d116      	bne.n	8004176 <I2C_ITError+0x1f6>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414c:	f003 0304 	and.w	r3, r3, #4
 8004150:	2b04      	cmp	r3, #4
 8004152:	d110      	bne.n	8004176 <I2C_ITError+0x1f6>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a0b      	ldr	r2, [pc, #44]	; (8004184 <I2C_ITError+0x204>)
 8004158:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2220      	movs	r2, #32
 8004164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f7fe fffa 	bl	800316a <HAL_I2C_ListenCpltCallback>
  }
}
 8004176:	bf00      	nop
 8004178:	3710      	adds	r7, #16
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
 800417e:	bf00      	nop
 8004180:	0800441d 	.word	0x0800441d
 8004184:	ffff0000 	.word	0xffff0000

08004188 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b088      	sub	sp, #32
 800418c:	af02      	add	r7, sp, #8
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	607a      	str	r2, [r7, #4]
 8004192:	603b      	str	r3, [r7, #0]
 8004194:	460b      	mov	r3, r1
 8004196:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800419c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	2b04      	cmp	r3, #4
 80041a2:	d006      	beq.n	80041b2 <I2C_MasterRequestWrite+0x2a>
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d003      	beq.n	80041b2 <I2C_MasterRequestWrite+0x2a>
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80041b0:	d108      	bne.n	80041c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041c0:	601a      	str	r2, [r3, #0]
 80041c2:	e00b      	b.n	80041dc <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c8:	2b12      	cmp	r3, #18
 80041ca:	d107      	bne.n	80041dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041da:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	9300      	str	r3, [sp, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f000 f965 	bl	80044b8 <I2C_WaitOnFlagUntilTimeout>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e041      	b.n	800427c <I2C_MasterRequestWrite+0xf4>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004200:	d108      	bne.n	8004214 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004202:	897b      	ldrh	r3, [r7, #10]
 8004204:	b2db      	uxtb	r3, r3
 8004206:	461a      	mov	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004210:	611a      	str	r2, [r3, #16]
 8004212:	e021      	b.n	8004258 <I2C_MasterRequestWrite+0xd0>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004214:	897b      	ldrh	r3, [r7, #10]
 8004216:	11db      	asrs	r3, r3, #7
 8004218:	b2db      	uxtb	r3, r3
 800421a:	f003 0306 	and.w	r3, r3, #6
 800421e:	b2db      	uxtb	r3, r3
 8004220:	f063 030f 	orn	r3, r3, #15
 8004224:	b2da      	uxtb	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	4914      	ldr	r1, [pc, #80]	; (8004284 <I2C_MasterRequestWrite+0xfc>)
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f000 f991 	bl	800455a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d007      	beq.n	800424e <I2C_MasterRequestWrite+0xc6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004242:	2b04      	cmp	r3, #4
 8004244:	d101      	bne.n	800424a <I2C_MasterRequestWrite+0xc2>
      {
        return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e018      	b.n	800427c <I2C_MasterRequestWrite+0xf4>
      }
      else
      {
        return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e016      	b.n	800427c <I2C_MasterRequestWrite+0xf4>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800424e:	897b      	ldrh	r3, [r7, #10]
 8004250:	b2da      	uxtb	r2, r3
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	490a      	ldr	r1, [pc, #40]	; (8004288 <I2C_MasterRequestWrite+0x100>)
 800425e:	68f8      	ldr	r0, [r7, #12]
 8004260:	f000 f97b 	bl	800455a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d007      	beq.n	800427a <I2C_MasterRequestWrite+0xf2>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426e:	2b04      	cmp	r3, #4
 8004270:	d101      	bne.n	8004276 <I2C_MasterRequestWrite+0xee>
    {
      return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e002      	b.n	800427c <I2C_MasterRequestWrite+0xf4>
    }
    else
    {
      return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e000      	b.n	800427c <I2C_MasterRequestWrite+0xf4>
    }
  }

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	00010008 	.word	0x00010008
 8004288:	00010002 	.word	0x00010002

0800428c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b088      	sub	sp, #32
 8004290:	af02      	add	r7, sp, #8
 8004292:	60f8      	str	r0, [r7, #12]
 8004294:	607a      	str	r2, [r7, #4]
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	460b      	mov	r3, r1
 800429a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042b0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	2b04      	cmp	r3, #4
 80042b6:	d006      	beq.n	80042c6 <I2C_MasterRequestRead+0x3a>
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d003      	beq.n	80042c6 <I2C_MasterRequestRead+0x3a>
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80042c4:	d108      	bne.n	80042d8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042d4:	601a      	str	r2, [r3, #0]
 80042d6:	e00b      	b.n	80042f0 <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042dc:	2b11      	cmp	r3, #17
 80042de:	d107      	bne.n	80042f0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042ee:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	f000 f8db 	bl	80044b8 <I2C_WaitOnFlagUntilTimeout>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d001      	beq.n	800430c <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 8004308:	2303      	movs	r3, #3
 800430a:	e07f      	b.n	800440c <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004314:	d108      	bne.n	8004328 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004316:	897b      	ldrh	r3, [r7, #10]
 8004318:	b2db      	uxtb	r3, r3
 800431a:	f043 0301 	orr.w	r3, r3, #1
 800431e:	b2da      	uxtb	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	611a      	str	r2, [r3, #16]
 8004326:	e05f      	b.n	80043e8 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004328:	897b      	ldrh	r3, [r7, #10]
 800432a:	11db      	asrs	r3, r3, #7
 800432c:	b2db      	uxtb	r3, r3
 800432e:	f003 0306 	and.w	r3, r3, #6
 8004332:	b2db      	uxtb	r3, r3
 8004334:	f063 030f 	orn	r3, r3, #15
 8004338:	b2da      	uxtb	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	4933      	ldr	r1, [pc, #204]	; (8004414 <I2C_MasterRequestRead+0x188>)
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 f907 	bl	800455a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800434c:	4603      	mov	r3, r0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d007      	beq.n	8004362 <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004356:	2b04      	cmp	r3, #4
 8004358:	d101      	bne.n	800435e <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e056      	b.n	800440c <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e054      	b.n	800440c <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004362:	897b      	ldrh	r3, [r7, #10]
 8004364:	b2da      	uxtb	r2, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	4929      	ldr	r1, [pc, #164]	; (8004418 <I2C_MasterRequestRead+0x18c>)
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f000 f8f1 	bl	800455a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d007      	beq.n	800438e <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004382:	2b04      	cmp	r3, #4
 8004384:	d101      	bne.n	800438a <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e040      	b.n	800440c <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e03e      	b.n	800440c <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800438e:	2300      	movs	r3, #0
 8004390:	613b      	str	r3, [r7, #16]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	695b      	ldr	r3, [r3, #20]
 8004398:	613b      	str	r3, [r7, #16]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	613b      	str	r3, [r7, #16]
 80043a2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043b2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	9300      	str	r3, [sp, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043c0:	68f8      	ldr	r0, [r7, #12]
 80043c2:	f000 f879 	bl	80044b8 <I2C_WaitOnFlagUntilTimeout>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	e01d      	b.n	800440c <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80043d0:	897b      	ldrh	r3, [r7, #10]
 80043d2:	11db      	asrs	r3, r3, #7
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	f003 0306 	and.w	r3, r3, #6
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	f063 030e 	orn	r3, r3, #14
 80043e0:	b2da      	uxtb	r2, r3
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	490a      	ldr	r1, [pc, #40]	; (8004418 <I2C_MasterRequestRead+0x18c>)
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f000 f8b3 	bl	800455a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d007      	beq.n	800440a <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fe:	2b04      	cmp	r3, #4
 8004400:	d101      	bne.n	8004406 <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e002      	b.n	800440c <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e000      	b.n	800440c <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3718      	adds	r7, #24
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	00010008 	.word	0x00010008
 8004418:	00010002 	.word	0x00010002

0800441c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma: DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b084      	sub	sp, #16
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004428:	60fb      	str	r3, [r7, #12]
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004438:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004444:	2200      	movs	r2, #0
 8004446:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444c:	2200      	movs	r2, #0
 800444e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004456:	b2db      	uxtb	r3, r3
 8004458:	2b60      	cmp	r3, #96	; 0x60
 800445a:	d116      	bne.n	800448a <I2C_DMAAbort+0x6e>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2220      	movs	r2, #32
 8004460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	641a      	str	r2, [r3, #64]	; 0x40

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f022 0201 	bic.w	r2, r2, #1
 8004480:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8004482:	68f8      	ldr	r0, [r7, #12]
 8004484:	f7fe fe95 	bl	80031b2 <HAL_I2C_AbortCpltCallback>
    __HAL_I2C_DISABLE(hi2c);

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
  }
}
 8004488:	e012      	b.n	80044b0 <I2C_DMAAbort+0x94>
    hi2c->State = HAL_I2C_STATE_READY;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2220      	movs	r2, #32
 800448e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE(hi2c);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f022 0201 	bic.w	r2, r2, #1
 80044a8:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 80044aa:	68f8      	ldr	r0, [r7, #12]
 80044ac:	f7fe fe78 	bl	80031a0 <HAL_I2C_ErrorCallback>
}
 80044b0:	bf00      	nop
 80044b2:	3710      	adds	r7, #16
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	603b      	str	r3, [r7, #0]
 80044c4:	4613      	mov	r3, r2
 80044c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80044c8:	e01f      	b.n	800450a <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044d0:	d01b      	beq.n	800450a <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d007      	beq.n	80044e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80044d8:	f7fc fd34 	bl	8000f44 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	429a      	cmp	r2, r3
 80044e6:	d210      	bcs.n	800450a <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2220      	movs	r2, #32
 80044f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e023      	b.n	8004552 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	0c1b      	lsrs	r3, r3, #16
 800450e:	b2db      	uxtb	r3, r3
 8004510:	2b01      	cmp	r3, #1
 8004512:	d10d      	bne.n	8004530 <I2C_WaitOnFlagUntilTimeout+0x78>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	43da      	mvns	r2, r3
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	4013      	ands	r3, r2
 8004520:	b29b      	uxth	r3, r3
 8004522:	2b00      	cmp	r3, #0
 8004524:	bf0c      	ite	eq
 8004526:	2301      	moveq	r3, #1
 8004528:	2300      	movne	r3, #0
 800452a:	b2db      	uxtb	r3, r3
 800452c:	461a      	mov	r2, r3
 800452e:	e00c      	b.n	800454a <I2C_WaitOnFlagUntilTimeout+0x92>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	43da      	mvns	r2, r3
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	4013      	ands	r3, r2
 800453c:	b29b      	uxth	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	bf0c      	ite	eq
 8004542:	2301      	moveq	r3, #1
 8004544:	2300      	movne	r3, #0
 8004546:	b2db      	uxtb	r3, r3
 8004548:	461a      	mov	r2, r3
 800454a:	79fb      	ldrb	r3, [r7, #7]
 800454c:	429a      	cmp	r2, r3
 800454e:	d0bc      	beq.n	80044ca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}

0800455a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800455a:	b580      	push	{r7, lr}
 800455c:	b084      	sub	sp, #16
 800455e:	af00      	add	r7, sp, #0
 8004560:	60f8      	str	r0, [r7, #12]
 8004562:	60b9      	str	r1, [r7, #8]
 8004564:	607a      	str	r2, [r7, #4]
 8004566:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004568:	e040      	b.n	80045ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	695b      	ldr	r3, [r3, #20]
 8004570:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004574:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004578:	d11c      	bne.n	80045b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004588:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004592:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2204      	movs	r2, #4
 8004598:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2220      	movs	r2, #32
 80045a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e03c      	b.n	800462e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045ba:	d017      	beq.n	80045ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d007      	beq.n	80045d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 80045c2:	f7fc fcbf 	bl	8000f44 <HAL_GetTick>
 80045c6:	4602      	mov	r2, r0
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	1ad3      	subs	r3, r2, r3
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d20c      	bcs.n	80045ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2220      	movs	r2, #32
 80045dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e020      	b.n	800462e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	0c1b      	lsrs	r3, r3, #16
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d10c      	bne.n	8004610 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	695b      	ldr	r3, [r3, #20]
 80045fc:	43da      	mvns	r2, r3
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	4013      	ands	r3, r2
 8004602:	b29b      	uxth	r3, r3
 8004604:	2b00      	cmp	r3, #0
 8004606:	bf14      	ite	ne
 8004608:	2301      	movne	r3, #1
 800460a:	2300      	moveq	r3, #0
 800460c:	b2db      	uxtb	r3, r3
 800460e:	e00b      	b.n	8004628 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	43da      	mvns	r2, r3
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	4013      	ands	r3, r2
 800461c:	b29b      	uxth	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	bf14      	ite	ne
 8004622:	2301      	movne	r3, #1
 8004624:	2300      	moveq	r3, #0
 8004626:	b2db      	uxtb	r3, r3
 8004628:	2b00      	cmp	r3, #0
 800462a:	d19e      	bne.n	800456a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3710      	adds	r7, #16
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8004636:	b580      	push	{r7, lr}
 8004638:	b084      	sub	sp, #16
 800463a:	af00      	add	r7, sp, #0
 800463c:	60f8      	str	r0, [r7, #12]
 800463e:	60b9      	str	r1, [r7, #8]
 8004640:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004642:	e029      	b.n	8004698 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 f8ba 	bl	80047be <I2C_IsAcknowledgeFailed>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d001      	beq.n	8004654 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e029      	b.n	80046a8 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800465a:	d01d      	beq.n	8004698 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d007      	beq.n	8004672 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004662:	f7fc fc6f 	bl	8000f44 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	68ba      	ldr	r2, [r7, #8]
 800466e:	429a      	cmp	r2, r3
 8004670:	d212      	bcs.n	8004698 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004676:	f043 0220 	orr.w	r2, r3, #32
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2220      	movs	r2, #32
 8004688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004694:	2303      	movs	r3, #3
 8004696:	e007      	b.n	80046a8 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	695b      	ldr	r3, [r3, #20]
 800469e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046a2:	2b80      	cmp	r3, #128	; 0x80
 80046a4:	d1ce      	bne.n	8004644 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 80046a6:	2300      	movs	r3, #0
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3710      	adds	r7, #16
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046bc:	e029      	b.n	8004712 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046be:	68f8      	ldr	r0, [r7, #12]
 80046c0:	f000 f87d 	bl	80047be <I2C_IsAcknowledgeFailed>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e029      	b.n	8004722 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80046d4:	d01d      	beq.n	8004712 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d007      	beq.n	80046ec <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80046dc:	f7fc fc32 	bl	8000f44 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d212      	bcs.n	8004712 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f0:	f043 0220 	orr.w	r2, r3, #32
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2220      	movs	r2, #32
 8004702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e007      	b.n	8004722 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	695b      	ldr	r3, [r3, #20]
 8004718:	f003 0304 	and.w	r3, r3, #4
 800471c:	2b04      	cmp	r3, #4
 800471e:	d1ce      	bne.n	80046be <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	3710      	adds	r7, #16
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}

0800472a <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 800472a:	b580      	push	{r7, lr}
 800472c:	b084      	sub	sp, #16
 800472e:	af00      	add	r7, sp, #0
 8004730:	60f8      	str	r0, [r7, #12]
 8004732:	60b9      	str	r1, [r7, #8]
 8004734:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004736:	e036      	b.n	80047a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	f003 0310 	and.w	r3, r3, #16
 8004742:	2b10      	cmp	r3, #16
 8004744:	d114      	bne.n	8004770 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f06f 0210 	mvn.w	r2, #16
 800474e:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2200      	movs	r2, #0
 800475a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2220      	movs	r2, #32
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e022      	b.n	80047b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d007      	beq.n	8004786 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 8004776:	f7fc fbe5 	bl	8000f44 <HAL_GetTick>
 800477a:	4602      	mov	r2, r0
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	1ad3      	subs	r3, r2, r3
 8004780:	68ba      	ldr	r2, [r7, #8]
 8004782:	429a      	cmp	r2, r3
 8004784:	d20f      	bcs.n	80047a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	f043 0220 	orr.w	r2, r3, #32
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2220      	movs	r2, #32
 8004796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e007      	b.n	80047b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	695b      	ldr	r3, [r3, #20]
 80047ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047b0:	2b40      	cmp	r3, #64	; 0x40
 80047b2:	d1c1      	bne.n	8004738 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3710      	adds	r7, #16
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80047be:	b480      	push	{r7}
 80047c0:	b083      	sub	sp, #12
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047d4:	d114      	bne.n	8004800 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80047de:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2204      	movs	r2, #4
 80047e4:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	e000      	b.n	8004802 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	370c      	adds	r7, #12
 8004806:	46bd      	mov	sp, r7
 8004808:	bc80      	pop	{r7}
 800480a:	4770      	bx	lr

0800480c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8004814:	2300      	movs	r3, #0
 8004816:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0301 	and.w	r3, r3, #1
 8004820:	2b00      	cmp	r3, #0
 8004822:	f000 8087 	beq.w	8004934 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004826:	4b92      	ldr	r3, [pc, #584]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	f003 030c 	and.w	r3, r3, #12
 800482e:	2b04      	cmp	r3, #4
 8004830:	d00c      	beq.n	800484c <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004832:	4b8f      	ldr	r3, [pc, #572]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f003 030c 	and.w	r3, r3, #12
 800483a:	2b08      	cmp	r3, #8
 800483c:	d112      	bne.n	8004864 <HAL_RCC_OscConfig+0x58>
 800483e:	4b8c      	ldr	r3, [pc, #560]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004846:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800484a:	d10b      	bne.n	8004864 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800484c:	4b88      	ldr	r3, [pc, #544]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d06c      	beq.n	8004932 <HAL_RCC_OscConfig+0x126>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d168      	bne.n	8004932 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e22d      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800486c:	d106      	bne.n	800487c <HAL_RCC_OscConfig+0x70>
 800486e:	4b80      	ldr	r3, [pc, #512]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a7f      	ldr	r2, [pc, #508]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004874:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004878:	6013      	str	r3, [r2, #0]
 800487a:	e02e      	b.n	80048da <HAL_RCC_OscConfig+0xce>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d10c      	bne.n	800489e <HAL_RCC_OscConfig+0x92>
 8004884:	4b7a      	ldr	r3, [pc, #488]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a79      	ldr	r2, [pc, #484]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 800488a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800488e:	6013      	str	r3, [r2, #0]
 8004890:	4b77      	ldr	r3, [pc, #476]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a76      	ldr	r2, [pc, #472]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004896:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800489a:	6013      	str	r3, [r2, #0]
 800489c:	e01d      	b.n	80048da <HAL_RCC_OscConfig+0xce>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048a6:	d10c      	bne.n	80048c2 <HAL_RCC_OscConfig+0xb6>
 80048a8:	4b71      	ldr	r3, [pc, #452]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a70      	ldr	r2, [pc, #448]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80048ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048b2:	6013      	str	r3, [r2, #0]
 80048b4:	4b6e      	ldr	r3, [pc, #440]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a6d      	ldr	r2, [pc, #436]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80048ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048be:	6013      	str	r3, [r2, #0]
 80048c0:	e00b      	b.n	80048da <HAL_RCC_OscConfig+0xce>
 80048c2:	4b6b      	ldr	r3, [pc, #428]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a6a      	ldr	r2, [pc, #424]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80048c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048cc:	6013      	str	r3, [r2, #0]
 80048ce:	4b68      	ldr	r3, [pc, #416]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a67      	ldr	r2, [pc, #412]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80048d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048d8:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d013      	beq.n	800490a <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e2:	f7fc fb2f 	bl	8000f44 <HAL_GetTick>
 80048e6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048e8:	e008      	b.n	80048fc <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048ea:	f7fc fb2b 	bl	8000f44 <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b64      	cmp	r3, #100	; 0x64
 80048f6:	d901      	bls.n	80048fc <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e1e1      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048fc:	4b5c      	ldr	r3, [pc, #368]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0f0      	beq.n	80048ea <HAL_RCC_OscConfig+0xde>
 8004908:	e014      	b.n	8004934 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800490a:	f7fc fb1b 	bl	8000f44 <HAL_GetTick>
 800490e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004910:	e008      	b.n	8004924 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004912:	f7fc fb17 	bl	8000f44 <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	2b64      	cmp	r3, #100	; 0x64
 800491e:	d901      	bls.n	8004924 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e1cd      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004924:	4b52      	ldr	r3, [pc, #328]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1f0      	bne.n	8004912 <HAL_RCC_OscConfig+0x106>
 8004930:	e000      	b.n	8004934 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004932:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d063      	beq.n	8004a08 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004940:	4b4b      	ldr	r3, [pc, #300]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f003 030c 	and.w	r3, r3, #12
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00b      	beq.n	8004964 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800494c:	4b48      	ldr	r3, [pc, #288]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f003 030c 	and.w	r3, r3, #12
 8004954:	2b08      	cmp	r3, #8
 8004956:	d11c      	bne.n	8004992 <HAL_RCC_OscConfig+0x186>
 8004958:	4b45      	ldr	r3, [pc, #276]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d116      	bne.n	8004992 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004964:	4b42      	ldr	r3, [pc, #264]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0302 	and.w	r3, r3, #2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d005      	beq.n	800497c <HAL_RCC_OscConfig+0x170>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	691b      	ldr	r3, [r3, #16]
 8004974:	2b01      	cmp	r3, #1
 8004976:	d001      	beq.n	800497c <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e1a1      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800497c:	4b3c      	ldr	r3, [pc, #240]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	695b      	ldr	r3, [r3, #20]
 8004988:	00db      	lsls	r3, r3, #3
 800498a:	4939      	ldr	r1, [pc, #228]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 800498c:	4313      	orrs	r3, r2
 800498e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004990:	e03a      	b.n	8004a08 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d020      	beq.n	80049dc <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800499a:	4b36      	ldr	r3, [pc, #216]	; (8004a74 <HAL_RCC_OscConfig+0x268>)
 800499c:	2201      	movs	r2, #1
 800499e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a0:	f7fc fad0 	bl	8000f44 <HAL_GetTick>
 80049a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049a6:	e008      	b.n	80049ba <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049a8:	f7fc facc 	bl	8000f44 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	2b02      	cmp	r3, #2
 80049b4:	d901      	bls.n	80049ba <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e182      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049ba:	4b2d      	ldr	r3, [pc, #180]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f003 0302 	and.w	r3, r3, #2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d0f0      	beq.n	80049a8 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049c6:	4b2a      	ldr	r3, [pc, #168]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	00db      	lsls	r3, r3, #3
 80049d4:	4926      	ldr	r1, [pc, #152]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80049d6:	4313      	orrs	r3, r2
 80049d8:	600b      	str	r3, [r1, #0]
 80049da:	e015      	b.n	8004a08 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049dc:	4b25      	ldr	r3, [pc, #148]	; (8004a74 <HAL_RCC_OscConfig+0x268>)
 80049de:	2200      	movs	r2, #0
 80049e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e2:	f7fc faaf 	bl	8000f44 <HAL_GetTick>
 80049e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049e8:	e008      	b.n	80049fc <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049ea:	f7fc faab 	bl	8000f44 <HAL_GetTick>
 80049ee:	4602      	mov	r2, r0
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d901      	bls.n	80049fc <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e161      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049fc:	4b1c      	ldr	r3, [pc, #112]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d1f0      	bne.n	80049ea <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0308 	and.w	r3, r3, #8
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d039      	beq.n	8004a88 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d019      	beq.n	8004a50 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a1c:	4b16      	ldr	r3, [pc, #88]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004a1e:	2201      	movs	r2, #1
 8004a20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a22:	f7fc fa8f 	bl	8000f44 <HAL_GetTick>
 8004a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a28:	e008      	b.n	8004a3c <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a2a:	f7fc fa8b 	bl	8000f44 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d901      	bls.n	8004a3c <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	e141      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a3c:	4b0c      	ldr	r3, [pc, #48]	; (8004a70 <HAL_RCC_OscConfig+0x264>)
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d0f0      	beq.n	8004a2a <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8004a48:	2001      	movs	r0, #1
 8004a4a:	f000 fadf 	bl	800500c <RCC_Delay>
 8004a4e:	e01b      	b.n	8004a88 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a50:	4b09      	ldr	r3, [pc, #36]	; (8004a78 <HAL_RCC_OscConfig+0x26c>)
 8004a52:	2200      	movs	r2, #0
 8004a54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a56:	f7fc fa75 	bl	8000f44 <HAL_GetTick>
 8004a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a5c:	e00e      	b.n	8004a7c <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a5e:	f7fc fa71 	bl	8000f44 <HAL_GetTick>
 8004a62:	4602      	mov	r2, r0
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d907      	bls.n	8004a7c <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e127      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
 8004a70:	40021000 	.word	0x40021000
 8004a74:	42420000 	.word	0x42420000
 8004a78:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a7c:	4b92      	ldr	r3, [pc, #584]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1ea      	bne.n	8004a5e <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0304 	and.w	r3, r3, #4
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	f000 80a6 	beq.w	8004be2 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a96:	2300      	movs	r3, #0
 8004a98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a9a:	4b8b      	ldr	r3, [pc, #556]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004a9c:	69db      	ldr	r3, [r3, #28]
 8004a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d10d      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aa6:	4b88      	ldr	r3, [pc, #544]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004aa8:	69db      	ldr	r3, [r3, #28]
 8004aaa:	4a87      	ldr	r2, [pc, #540]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004aac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ab0:	61d3      	str	r3, [r2, #28]
 8004ab2:	4b85      	ldr	r3, [pc, #532]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aba:	60fb      	str	r3, [r7, #12]
 8004abc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ac2:	4b82      	ldr	r3, [pc, #520]	; (8004ccc <HAL_RCC_OscConfig+0x4c0>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d118      	bne.n	8004b00 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ace:	4b7f      	ldr	r3, [pc, #508]	; (8004ccc <HAL_RCC_OscConfig+0x4c0>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a7e      	ldr	r2, [pc, #504]	; (8004ccc <HAL_RCC_OscConfig+0x4c0>)
 8004ad4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ad8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ada:	f7fc fa33 	bl	8000f44 <HAL_GetTick>
 8004ade:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ae0:	e008      	b.n	8004af4 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ae2:	f7fc fa2f 	bl	8000f44 <HAL_GetTick>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	2b64      	cmp	r3, #100	; 0x64
 8004aee:	d901      	bls.n	8004af4 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e0e5      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004af4:	4b75      	ldr	r3, [pc, #468]	; (8004ccc <HAL_RCC_OscConfig+0x4c0>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d0f0      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d106      	bne.n	8004b16 <HAL_RCC_OscConfig+0x30a>
 8004b08:	4b6f      	ldr	r3, [pc, #444]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	4a6e      	ldr	r2, [pc, #440]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b0e:	f043 0301 	orr.w	r3, r3, #1
 8004b12:	6213      	str	r3, [r2, #32]
 8004b14:	e02d      	b.n	8004b72 <HAL_RCC_OscConfig+0x366>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10c      	bne.n	8004b38 <HAL_RCC_OscConfig+0x32c>
 8004b1e:	4b6a      	ldr	r3, [pc, #424]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	4a69      	ldr	r2, [pc, #420]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b24:	f023 0301 	bic.w	r3, r3, #1
 8004b28:	6213      	str	r3, [r2, #32]
 8004b2a:	4b67      	ldr	r3, [pc, #412]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b2c:	6a1b      	ldr	r3, [r3, #32]
 8004b2e:	4a66      	ldr	r2, [pc, #408]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b30:	f023 0304 	bic.w	r3, r3, #4
 8004b34:	6213      	str	r3, [r2, #32]
 8004b36:	e01c      	b.n	8004b72 <HAL_RCC_OscConfig+0x366>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	2b05      	cmp	r3, #5
 8004b3e:	d10c      	bne.n	8004b5a <HAL_RCC_OscConfig+0x34e>
 8004b40:	4b61      	ldr	r3, [pc, #388]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b42:	6a1b      	ldr	r3, [r3, #32]
 8004b44:	4a60      	ldr	r2, [pc, #384]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b46:	f043 0304 	orr.w	r3, r3, #4
 8004b4a:	6213      	str	r3, [r2, #32]
 8004b4c:	4b5e      	ldr	r3, [pc, #376]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b4e:	6a1b      	ldr	r3, [r3, #32]
 8004b50:	4a5d      	ldr	r2, [pc, #372]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b52:	f043 0301 	orr.w	r3, r3, #1
 8004b56:	6213      	str	r3, [r2, #32]
 8004b58:	e00b      	b.n	8004b72 <HAL_RCC_OscConfig+0x366>
 8004b5a:	4b5b      	ldr	r3, [pc, #364]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	4a5a      	ldr	r2, [pc, #360]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b60:	f023 0301 	bic.w	r3, r3, #1
 8004b64:	6213      	str	r3, [r2, #32]
 8004b66:	4b58      	ldr	r3, [pc, #352]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	4a57      	ldr	r2, [pc, #348]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b6c:	f023 0304 	bic.w	r3, r3, #4
 8004b70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68db      	ldr	r3, [r3, #12]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d015      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b7a:	f7fc f9e3 	bl	8000f44 <HAL_GetTick>
 8004b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b80:	e00a      	b.n	8004b98 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b82:	f7fc f9df 	bl	8000f44 <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d901      	bls.n	8004b98 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e093      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b98:	4b4b      	ldr	r3, [pc, #300]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d0ee      	beq.n	8004b82 <HAL_RCC_OscConfig+0x376>
 8004ba4:	e014      	b.n	8004bd0 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ba6:	f7fc f9cd 	bl	8000f44 <HAL_GetTick>
 8004baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bac:	e00a      	b.n	8004bc4 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004bae:	f7fc f9c9 	bl	8000f44 <HAL_GetTick>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d901      	bls.n	8004bc4 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e07d      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bc4:	4b40      	ldr	r3, [pc, #256]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004bc6:	6a1b      	ldr	r3, [r3, #32]
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1ee      	bne.n	8004bae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004bd0:	7dfb      	ldrb	r3, [r7, #23]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d105      	bne.n	8004be2 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bd6:	4b3c      	ldr	r3, [pc, #240]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004bd8:	69db      	ldr	r3, [r3, #28]
 8004bda:	4a3b      	ldr	r2, [pc, #236]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004bdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004be0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	69db      	ldr	r3, [r3, #28]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d069      	beq.n	8004cbe <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bea:	4b37      	ldr	r3, [pc, #220]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	f003 030c 	and.w	r3, r3, #12
 8004bf2:	2b08      	cmp	r3, #8
 8004bf4:	d061      	beq.n	8004cba <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	2b02      	cmp	r3, #2
 8004bfc:	d146      	bne.n	8004c8c <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bfe:	4b34      	ldr	r3, [pc, #208]	; (8004cd0 <HAL_RCC_OscConfig+0x4c4>)
 8004c00:	2200      	movs	r2, #0
 8004c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c04:	f7fc f99e 	bl	8000f44 <HAL_GetTick>
 8004c08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c0a:	e008      	b.n	8004c1e <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c0c:	f7fc f99a 	bl	8000f44 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d901      	bls.n	8004c1e <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e050      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c1e:	4b2a      	ldr	r3, [pc, #168]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1f0      	bne.n	8004c0c <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c32:	d108      	bne.n	8004c46 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004c34:	4b24      	ldr	r3, [pc, #144]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	4921      	ldr	r1, [pc, #132]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c46:	4b20      	ldr	r3, [pc, #128]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a19      	ldr	r1, [r3, #32]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c56:	430b      	orrs	r3, r1
 8004c58:	491b      	ldr	r1, [pc, #108]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c5e:	4b1c      	ldr	r3, [pc, #112]	; (8004cd0 <HAL_RCC_OscConfig+0x4c4>)
 8004c60:	2201      	movs	r2, #1
 8004c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c64:	f7fc f96e 	bl	8000f44 <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c6c:	f7fc f96a 	bl	8000f44 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e020      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c7e:	4b12      	ldr	r3, [pc, #72]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d0f0      	beq.n	8004c6c <HAL_RCC_OscConfig+0x460>
 8004c8a:	e018      	b.n	8004cbe <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c8c:	4b10      	ldr	r3, [pc, #64]	; (8004cd0 <HAL_RCC_OscConfig+0x4c4>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c92:	f7fc f957 	bl	8000f44 <HAL_GetTick>
 8004c96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c98:	e008      	b.n	8004cac <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c9a:	f7fc f953 	bl	8000f44 <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	2b02      	cmp	r3, #2
 8004ca6:	d901      	bls.n	8004cac <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	e009      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cac:	4b06      	ldr	r3, [pc, #24]	; (8004cc8 <HAL_RCC_OscConfig+0x4bc>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1f0      	bne.n	8004c9a <HAL_RCC_OscConfig+0x48e>
 8004cb8:	e001      	b.n	8004cbe <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e000      	b.n	8004cc0 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3718      	adds	r7, #24
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	40021000 	.word	0x40021000
 8004ccc:	40007000 	.word	0x40007000
 8004cd0:	42420060 	.word	0x42420060

08004cd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004ce2:	4b7e      	ldr	r3, [pc, #504]	; (8004edc <HAL_RCC_ClockConfig+0x208>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 0307 	and.w	r3, r3, #7
 8004cea:	683a      	ldr	r2, [r7, #0]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d910      	bls.n	8004d12 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cf0:	4b7a      	ldr	r3, [pc, #488]	; (8004edc <HAL_RCC_ClockConfig+0x208>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f023 0207 	bic.w	r2, r3, #7
 8004cf8:	4978      	ldr	r1, [pc, #480]	; (8004edc <HAL_RCC_ClockConfig+0x208>)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004d00:	4b76      	ldr	r3, [pc, #472]	; (8004edc <HAL_RCC_ClockConfig+0x208>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0307 	and.w	r3, r3, #7
 8004d08:	683a      	ldr	r2, [r7, #0]
 8004d0a:	429a      	cmp	r2, r3
 8004d0c:	d001      	beq.n	8004d12 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e0e0      	b.n	8004ed4 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d020      	beq.n	8004d60 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 0304 	and.w	r3, r3, #4
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d005      	beq.n	8004d36 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d2a:	4b6d      	ldr	r3, [pc, #436]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	4a6c      	ldr	r2, [pc, #432]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004d30:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d34:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0308 	and.w	r3, r3, #8
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d005      	beq.n	8004d4e <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d42:	4b67      	ldr	r3, [pc, #412]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	4a66      	ldr	r2, [pc, #408]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004d48:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004d4c:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d4e:	4b64      	ldr	r3, [pc, #400]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	4961      	ldr	r1, [pc, #388]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0301 	and.w	r3, r3, #1
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d06a      	beq.n	8004e42 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d107      	bne.n	8004d84 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d74:	4b5a      	ldr	r3, [pc, #360]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d115      	bne.n	8004dac <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e0a7      	b.n	8004ed4 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d107      	bne.n	8004d9c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d8c:	4b54      	ldr	r3, [pc, #336]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d109      	bne.n	8004dac <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e09b      	b.n	8004ed4 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d9c:	4b50      	ldr	r3, [pc, #320]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0302 	and.w	r3, r3, #2
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e093      	b.n	8004ed4 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dac:	4b4c      	ldr	r3, [pc, #304]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f023 0203 	bic.w	r2, r3, #3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	4949      	ldr	r1, [pc, #292]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dbe:	f7fc f8c1 	bl	8000f44 <HAL_GetTick>
 8004dc2:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d112      	bne.n	8004df2 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004dcc:	e00a      	b.n	8004de4 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dce:	f7fc f8b9 	bl	8000f44 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d901      	bls.n	8004de4 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e077      	b.n	8004ed4 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004de4:	4b3e      	ldr	r3, [pc, #248]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f003 030c 	and.w	r3, r3, #12
 8004dec:	2b04      	cmp	r3, #4
 8004dee:	d1ee      	bne.n	8004dce <HAL_RCC_ClockConfig+0xfa>
 8004df0:	e027      	b.n	8004e42 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d11d      	bne.n	8004e36 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004dfa:	e00a      	b.n	8004e12 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dfc:	f7fc f8a2 	bl	8000f44 <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e060      	b.n	8004ed4 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e12:	4b33      	ldr	r3, [pc, #204]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f003 030c 	and.w	r3, r3, #12
 8004e1a:	2b08      	cmp	r3, #8
 8004e1c:	d1ee      	bne.n	8004dfc <HAL_RCC_ClockConfig+0x128>
 8004e1e:	e010      	b.n	8004e42 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e20:	f7fc f890 	bl	8000f44 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e04e      	b.n	8004ed4 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e36:	4b2a      	ldr	r3, [pc, #168]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f003 030c 	and.w	r3, r3, #12
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1ee      	bne.n	8004e20 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8004e42:	4b26      	ldr	r3, [pc, #152]	; (8004edc <HAL_RCC_ClockConfig+0x208>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0307 	and.w	r3, r3, #7
 8004e4a:	683a      	ldr	r2, [r7, #0]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d210      	bcs.n	8004e72 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e50:	4b22      	ldr	r3, [pc, #136]	; (8004edc <HAL_RCC_ClockConfig+0x208>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f023 0207 	bic.w	r2, r3, #7
 8004e58:	4920      	ldr	r1, [pc, #128]	; (8004edc <HAL_RCC_ClockConfig+0x208>)
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004e60:	4b1e      	ldr	r3, [pc, #120]	; (8004edc <HAL_RCC_ClockConfig+0x208>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0307 	and.w	r3, r3, #7
 8004e68:	683a      	ldr	r2, [r7, #0]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d001      	beq.n	8004e72 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e030      	b.n	8004ed4 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0304 	and.w	r3, r3, #4
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d008      	beq.n	8004e90 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e7e:	4b18      	ldr	r3, [pc, #96]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	4915      	ldr	r1, [pc, #84]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0308 	and.w	r3, r3, #8
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d009      	beq.n	8004eb0 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e9c:	4b10      	ldr	r3, [pc, #64]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	691b      	ldr	r3, [r3, #16]
 8004ea8:	00db      	lsls	r3, r3, #3
 8004eaa:	490d      	ldr	r1, [pc, #52]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004eb0:	f000 f81c 	bl	8004eec <HAL_RCC_GetSysClockFreq>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	4b0a      	ldr	r3, [pc, #40]	; (8004ee0 <HAL_RCC_ClockConfig+0x20c>)
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	091b      	lsrs	r3, r3, #4
 8004ebc:	f003 030f 	and.w	r3, r3, #15
 8004ec0:	4908      	ldr	r1, [pc, #32]	; (8004ee4 <HAL_RCC_ClockConfig+0x210>)
 8004ec2:	5ccb      	ldrb	r3, [r1, r3]
 8004ec4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ec8:	4a07      	ldr	r2, [pc, #28]	; (8004ee8 <HAL_RCC_ClockConfig+0x214>)
 8004eca:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004ecc:	200f      	movs	r0, #15
 8004ece:	f7fb fff7 	bl	8000ec0 <HAL_InitTick>
  
  return HAL_OK;
 8004ed2:	2300      	movs	r3, #0
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}
 8004edc:	40022000 	.word	0x40022000
 8004ee0:	40021000 	.word	0x40021000
 8004ee4:	08007da0 	.word	0x08007da0
 8004ee8:	20000008 	.word	0x20000008

08004eec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eec:	b490      	push	{r4, r7}
 8004eee:	b08a      	sub	sp, #40	; 0x28
 8004ef0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004ef2:	4b29      	ldr	r3, [pc, #164]	; (8004f98 <HAL_RCC_GetSysClockFreq+0xac>)
 8004ef4:	1d3c      	adds	r4, r7, #4
 8004ef6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ef8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004efc:	f240 2301 	movw	r3, #513	; 0x201
 8004f00:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004f02:	2300      	movs	r3, #0
 8004f04:	61fb      	str	r3, [r7, #28]
 8004f06:	2300      	movs	r3, #0
 8004f08:	61bb      	str	r3, [r7, #24]
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f0e:	2300      	movs	r3, #0
 8004f10:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004f12:	2300      	movs	r3, #0
 8004f14:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004f16:	4b21      	ldr	r3, [pc, #132]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	f003 030c 	and.w	r3, r3, #12
 8004f22:	2b04      	cmp	r3, #4
 8004f24:	d002      	beq.n	8004f2c <HAL_RCC_GetSysClockFreq+0x40>
 8004f26:	2b08      	cmp	r3, #8
 8004f28:	d003      	beq.n	8004f32 <HAL_RCC_GetSysClockFreq+0x46>
 8004f2a:	e02b      	b.n	8004f84 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004f2c:	4b1c      	ldr	r3, [pc, #112]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f2e:	623b      	str	r3, [r7, #32]
      break;
 8004f30:	e02b      	b.n	8004f8a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	0c9b      	lsrs	r3, r3, #18
 8004f36:	f003 030f 	and.w	r3, r3, #15
 8004f3a:	3328      	adds	r3, #40	; 0x28
 8004f3c:	443b      	add	r3, r7
 8004f3e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004f42:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d012      	beq.n	8004f74 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f4e:	4b13      	ldr	r3, [pc, #76]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	0c5b      	lsrs	r3, r3, #17
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	3328      	adds	r3, #40	; 0x28
 8004f5a:	443b      	add	r3, r7
 8004f5c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f60:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	4a0e      	ldr	r2, [pc, #56]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f66:	fb03 f202 	mul.w	r2, r3, r2
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f70:	627b      	str	r3, [r7, #36]	; 0x24
 8004f72:	e004      	b.n	8004f7e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	4a0b      	ldr	r2, [pc, #44]	; (8004fa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f78:	fb02 f303 	mul.w	r3, r2, r3
 8004f7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f80:	623b      	str	r3, [r7, #32]
      break;
 8004f82:	e002      	b.n	8004f8a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004f84:	4b06      	ldr	r3, [pc, #24]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f86:	623b      	str	r3, [r7, #32]
      break;
 8004f88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3728      	adds	r7, #40	; 0x28
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bc90      	pop	{r4, r7}
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	08007c44 	.word	0x08007c44
 8004f9c:	40021000 	.word	0x40021000
 8004fa0:	007a1200 	.word	0x007a1200
 8004fa4:	003d0900 	.word	0x003d0900

08004fa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fac:	4b02      	ldr	r3, [pc, #8]	; (8004fb8 <HAL_RCC_GetHCLKFreq+0x10>)
 8004fae:	681b      	ldr	r3, [r3, #0]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bc80      	pop	{r7}
 8004fb6:	4770      	bx	lr
 8004fb8:	20000008 	.word	0x20000008

08004fbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fc0:	f7ff fff2 	bl	8004fa8 <HAL_RCC_GetHCLKFreq>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	4b05      	ldr	r3, [pc, #20]	; (8004fdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	0a1b      	lsrs	r3, r3, #8
 8004fcc:	f003 0307 	and.w	r3, r3, #7
 8004fd0:	4903      	ldr	r1, [pc, #12]	; (8004fe0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fd2:	5ccb      	ldrb	r3, [r1, r3]
 8004fd4:	fa22 f303 	lsr.w	r3, r2, r3
}    
 8004fd8:	4618      	mov	r0, r3
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	40021000 	.word	0x40021000
 8004fe0:	08007db0 	.word	0x08007db0

08004fe4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004fe8:	f7ff ffde 	bl	8004fa8 <HAL_RCC_GetHCLKFreq>
 8004fec:	4602      	mov	r2, r0
 8004fee:	4b05      	ldr	r3, [pc, #20]	; (8005004 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	0adb      	lsrs	r3, r3, #11
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	4903      	ldr	r1, [pc, #12]	; (8005008 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ffa:	5ccb      	ldrb	r3, [r1, r3]
 8004ffc:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8005000:	4618      	mov	r0, r3
 8005002:	bd80      	pop	{r7, pc}
 8005004:	40021000 	.word	0x40021000
 8005008:	08007db0 	.word	0x08007db0

0800500c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005014:	4b0b      	ldr	r3, [pc, #44]	; (8005044 <RCC_Delay+0x38>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a0b      	ldr	r2, [pc, #44]	; (8005048 <RCC_Delay+0x3c>)
 800501a:	fba2 2303 	umull	r2, r3, r2, r3
 800501e:	0a5b      	lsrs	r3, r3, #9
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	fb02 f303 	mul.w	r3, r2, r3
 8005026:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8005028:	bf00      	nop
}
 800502a:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	1e5a      	subs	r2, r3, #1
 8005030:	60fa      	str	r2, [r7, #12]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d1f8      	bne.n	8005028 <RCC_Delay+0x1c>
}
 8005036:	bf00      	nop
 8005038:	bf00      	nop
 800503a:	3714      	adds	r7, #20
 800503c:	46bd      	mov	sp, r7
 800503e:	bc80      	pop	{r7}
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	20000008 	.word	0x20000008
 8005048:	10624dd3 	.word	0x10624dd3

0800504c <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e01d      	b.n	800509a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d106      	bne.n	8005078 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 f815 	bl	80050a2 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2202      	movs	r2, #2
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3304      	adds	r3, #4
 8005088:	4619      	mov	r1, r3
 800508a:	4610      	mov	r0, r2
 800508c:	f000 f958 	bl	8005340 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3708      	adds	r7, #8
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80050a2:	b480      	push	{r7}
 80050a4:	b083      	sub	sp, #12
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80050aa:	bf00      	nop
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bc80      	pop	{r7}
 80050b2:	4770      	bx	lr

080050b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68da      	ldr	r2, [r3, #12]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0201 	orr.w	r2, r2, #1
 80050ca:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f042 0201 	orr.w	r2, r2, #1
 80050da:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	370c      	adds	r7, #12
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bc80      	pop	{r7}
 80050e6:	4770      	bx	lr

080050e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	f003 0302 	and.w	r3, r3, #2
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d122      	bne.n	8005144 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f003 0302 	and.w	r3, r3, #2
 8005108:	2b02      	cmp	r3, #2
 800510a:	d11b      	bne.n	8005144 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f06f 0202 	mvn.w	r2, #2
 8005114:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	f003 0303 	and.w	r3, r3, #3
 8005126:	2b00      	cmp	r3, #0
 8005128:	d003      	beq.n	8005132 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 f8ed 	bl	800530a <HAL_TIM_IC_CaptureCallback>
 8005130:	e005      	b.n	800513e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f8e0 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f000 f8ef 	bl	800531c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	f003 0304 	and.w	r3, r3, #4
 800514e:	2b04      	cmp	r3, #4
 8005150:	d122      	bne.n	8005198 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	f003 0304 	and.w	r3, r3, #4
 800515c:	2b04      	cmp	r3, #4
 800515e:	d11b      	bne.n	8005198 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f06f 0204 	mvn.w	r2, #4
 8005168:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2202      	movs	r2, #2
 800516e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800517a:	2b00      	cmp	r3, #0
 800517c:	d003      	beq.n	8005186 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 f8c3 	bl	800530a <HAL_TIM_IC_CaptureCallback>
 8005184:	e005      	b.n	8005192 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f8b6 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 f8c5 	bl	800531c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	f003 0308 	and.w	r3, r3, #8
 80051a2:	2b08      	cmp	r3, #8
 80051a4:	d122      	bne.n	80051ec <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	f003 0308 	and.w	r3, r3, #8
 80051b0:	2b08      	cmp	r3, #8
 80051b2:	d11b      	bne.n	80051ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f06f 0208 	mvn.w	r2, #8
 80051bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2204      	movs	r2, #4
 80051c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	69db      	ldr	r3, [r3, #28]
 80051ca:	f003 0303 	and.w	r3, r3, #3
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d003      	beq.n	80051da <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f000 f899 	bl	800530a <HAL_TIM_IC_CaptureCallback>
 80051d8:	e005      	b.n	80051e6 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f88c 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f000 f89b 	bl	800531c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	f003 0310 	and.w	r3, r3, #16
 80051f6:	2b10      	cmp	r3, #16
 80051f8:	d122      	bne.n	8005240 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	f003 0310 	and.w	r3, r3, #16
 8005204:	2b10      	cmp	r3, #16
 8005206:	d11b      	bne.n	8005240 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f06f 0210 	mvn.w	r2, #16
 8005210:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2208      	movs	r2, #8
 8005216:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	69db      	ldr	r3, [r3, #28]
 800521e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005222:	2b00      	cmp	r3, #0
 8005224:	d003      	beq.n	800522e <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 f86f 	bl	800530a <HAL_TIM_IC_CaptureCallback>
 800522c:	e005      	b.n	800523a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 f862 	bl	80052f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f000 f871 	bl	800531c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2200      	movs	r2, #0
 800523e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	2b01      	cmp	r3, #1
 800524c:	d10e      	bne.n	800526c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	f003 0301 	and.w	r3, r3, #1
 8005258:	2b01      	cmp	r3, #1
 800525a:	d107      	bne.n	800526c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f06f 0201 	mvn.w	r2, #1
 8005264:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f001 fdb2 	bl	8006dd0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005276:	2b80      	cmp	r3, #128	; 0x80
 8005278:	d10e      	bne.n	8005298 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005284:	2b80      	cmp	r3, #128	; 0x80
 8005286:	d107      	bne.n	8005298 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005290:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f8c3 	bl	800541e <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	691b      	ldr	r3, [r3, #16]
 800529e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052a2:	2b40      	cmp	r3, #64	; 0x40
 80052a4:	d10e      	bne.n	80052c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052b0:	2b40      	cmp	r3, #64	; 0x40
 80052b2:	d107      	bne.n	80052c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052bc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f835 	bl	800532e <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	f003 0320 	and.w	r3, r3, #32
 80052ce:	2b20      	cmp	r3, #32
 80052d0:	d10e      	bne.n	80052f0 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f003 0320 	and.w	r3, r3, #32
 80052dc:	2b20      	cmp	r3, #32
 80052de:	d107      	bne.n	80052f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f06f 0220 	mvn.w	r2, #32
 80052e8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f88e 	bl	800540c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80052f0:	bf00      	nop
 80052f2:	3708      	adds	r7, #8
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005300:	bf00      	nop
 8005302:	370c      	adds	r7, #12
 8005304:	46bd      	mov	sp, r7
 8005306:	bc80      	pop	{r7}
 8005308:	4770      	bx	lr

0800530a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800530a:	b480      	push	{r7}
 800530c:	b083      	sub	sp, #12
 800530e:	af00      	add	r7, sp, #0
 8005310:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005312:	bf00      	nop
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	bc80      	pop	{r7}
 800531a:	4770      	bx	lr

0800531c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	bc80      	pop	{r7}
 800532c:	4770      	bx	lr

0800532e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr

08005340 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800534a:	2300      	movs	r3, #0
 800534c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a2a      	ldr	r2, [pc, #168]	; (8005400 <TIM_Base_SetConfig+0xc0>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d00b      	beq.n	8005374 <TIM_Base_SetConfig+0x34>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005362:	d007      	beq.n	8005374 <TIM_Base_SetConfig+0x34>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a27      	ldr	r2, [pc, #156]	; (8005404 <TIM_Base_SetConfig+0xc4>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d003      	beq.n	8005374 <TIM_Base_SetConfig+0x34>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	4a26      	ldr	r2, [pc, #152]	; (8005408 <TIM_Base_SetConfig+0xc8>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d108      	bne.n	8005386 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800537a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	4313      	orrs	r3, r2
 8005384:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a1d      	ldr	r2, [pc, #116]	; (8005400 <TIM_Base_SetConfig+0xc0>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d00b      	beq.n	80053a6 <TIM_Base_SetConfig+0x66>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005394:	d007      	beq.n	80053a6 <TIM_Base_SetConfig+0x66>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a1a      	ldr	r2, [pc, #104]	; (8005404 <TIM_Base_SetConfig+0xc4>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d003      	beq.n	80053a6 <TIM_Base_SetConfig+0x66>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	4a19      	ldr	r2, [pc, #100]	; (8005408 <TIM_Base_SetConfig+0xc8>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d108      	bne.n	80053b8 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	68db      	ldr	r3, [r3, #12]
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	4313      	orrs	r3, r2
 80053b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053be:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	695b      	ldr	r3, [r3, #20]
 80053c4:	68fa      	ldr	r2, [r7, #12]
 80053c6:	4313      	orrs	r3, r2
 80053c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	68fa      	ldr	r2, [r7, #12]
 80053ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	689a      	ldr	r2, [r3, #8]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a07      	ldr	r2, [pc, #28]	; (8005400 <TIM_Base_SetConfig+0xc0>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d103      	bne.n	80053f0 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	691a      	ldr	r2, [r3, #16]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	615a      	str	r2, [r3, #20]
}
 80053f6:	bf00      	nop
 80053f8:	3714      	adds	r7, #20
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bc80      	pop	{r7}
 80053fe:	4770      	bx	lr
 8005400:	40012c00 	.word	0x40012c00
 8005404:	40000400 	.word	0x40000400
 8005408:	40000800 	.word	0x40000800

0800540c <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8005414:	bf00      	nop
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	bc80      	pop	{r7}
 800541c:	4770      	bx	lr

0800541e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800541e:	b480      	push	{r7}
 8005420:	b083      	sub	sp, #12
 8005422:	af00      	add	r7, sp, #0
 8005424:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005426:	bf00      	nop
 8005428:	370c      	adds	r7, #12
 800542a:	46bd      	mov	sp, r7
 800542c:	bc80      	pop	{r7}
 800542e:	4770      	bx	lr

08005430 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b082      	sub	sp, #8
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d101      	bne.n	8005442 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e03f      	b.n	80054c2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b00      	cmp	r3, #0
 800544c:	d106      	bne.n	800545c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 f837 	bl	80054ca <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2224      	movs	r2, #36	; 0x24
 8005460:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68da      	ldr	r2, [r3, #12]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005472:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 fb95 	bl	8005ba4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	691a      	ldr	r2, [r3, #16]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005488:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	695a      	ldr	r2, [r3, #20]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005498:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68da      	ldr	r2, [r3, #12]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054a8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2220      	movs	r2, #32
 80054b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2220      	movs	r2, #32
 80054bc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3708      	adds	r7, #8
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}

080054ca <HAL_UART_MspInit>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80054ca:	b480      	push	{r7}
 80054cc:	b083      	sub	sp, #12
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 80054d2:	bf00      	nop
 80054d4:	370c      	adds	r7, #12
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bc80      	pop	{r7}
 80054da:	4770      	bx	lr

080054dc <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b088      	sub	sp, #32
 80054e0:	af02      	add	r7, sp, #8
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	603b      	str	r3, [r7, #0]
 80054e8:	4613      	mov	r3, r2
 80054ea:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 80054ec:	2300      	movs	r3, #0
 80054ee:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	2b20      	cmp	r3, #32
 80054fa:	f040 8083 	bne.w	8005604 <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d002      	beq.n	800550a <HAL_UART_Transmit+0x2e>
 8005504:	88fb      	ldrh	r3, [r7, #6]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d101      	bne.n	800550e <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e07b      	b.n	8005606 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005514:	2b01      	cmp	r3, #1
 8005516:	d101      	bne.n	800551c <HAL_UART_Transmit+0x40>
 8005518:	2302      	movs	r3, #2
 800551a:	e074      	b.n	8005606 <HAL_UART_Transmit+0x12a>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2221      	movs	r2, #33	; 0x21
 800552e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005532:	f7fb fd07 	bl	8000f44 <HAL_GetTick>
 8005536:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	88fa      	ldrh	r2, [r7, #6]
 800553c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	88fa      	ldrh	r2, [r7, #6]
 8005542:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8005544:	e042      	b.n	80055cc <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800554a:	b29b      	uxth	r3, r3
 800554c:	3b01      	subs	r3, #1
 800554e:	b29a      	uxth	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800555c:	d122      	bne.n	80055a4 <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	9300      	str	r3, [sp, #0]
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	2200      	movs	r2, #0
 8005566:	2180      	movs	r1, #128	; 0x80
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f000 f9b1 	bl	80058d0 <UART_WaitOnFlagUntilTimeout>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d001      	beq.n	8005578 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e046      	b.n	8005606 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	881b      	ldrh	r3, [r3, #0]
 8005580:	461a      	mov	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800558a:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	691b      	ldr	r3, [r3, #16]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d103      	bne.n	800559c <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	3302      	adds	r3, #2
 8005598:	60bb      	str	r3, [r7, #8]
 800559a:	e017      	b.n	80055cc <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	3301      	adds	r3, #1
 80055a0:	60bb      	str	r3, [r7, #8]
 80055a2:	e013      	b.n	80055cc <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	9300      	str	r3, [sp, #0]
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	2200      	movs	r2, #0
 80055ac:	2180      	movs	r1, #128	; 0x80
 80055ae:	68f8      	ldr	r0, [r7, #12]
 80055b0:	f000 f98e 	bl	80058d0 <UART_WaitOnFlagUntilTimeout>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d001      	beq.n	80055be <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e023      	b.n	8005606 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	1c5a      	adds	r2, r3, #1
 80055c2:	60ba      	str	r2, [r7, #8]
 80055c4:	781a      	ldrb	r2, [r3, #0]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d1b7      	bne.n	8005546 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	2200      	movs	r2, #0
 80055de:	2140      	movs	r1, #64	; 0x40
 80055e0:	68f8      	ldr	r0, [r7, #12]
 80055e2:	f000 f975 	bl	80058d0 <UART_WaitOnFlagUntilTimeout>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d001      	beq.n	80055f0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e00a      	b.n	8005606 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2220      	movs	r2, #32
 80055f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8005600:	2300      	movs	r3, #0
 8005602:	e000      	b.n	8005606 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005604:	2302      	movs	r3, #2
  }
}
 8005606:	4618      	mov	r0, r3
 8005608:	3718      	adds	r7, #24
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}

0800560e <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800560e:	b480      	push	{r7}
 8005610:	b085      	sub	sp, #20
 8005612:	af00      	add	r7, sp, #0
 8005614:	60f8      	str	r0, [r7, #12]
 8005616:	60b9      	str	r1, [r7, #8]
 8005618:	4613      	mov	r3, r2
 800561a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005622:	b2db      	uxtb	r3, r3
 8005624:	2b20      	cmp	r3, #32
 8005626:	d140      	bne.n	80056aa <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d002      	beq.n	8005634 <HAL_UART_Receive_IT+0x26>
 800562e:	88fb      	ldrh	r3, [r7, #6]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d101      	bne.n	8005638 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e039      	b.n	80056ac <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800563e:	2b01      	cmp	r3, #1
 8005640:	d101      	bne.n	8005646 <HAL_UART_Receive_IT+0x38>
 8005642:	2302      	movs	r3, #2
 8005644:	e032      	b.n	80056ac <HAL_UART_Receive_IT+0x9e>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2201      	movs	r2, #1
 800564a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	68ba      	ldr	r2, [r7, #8]
 8005652:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	88fa      	ldrh	r2, [r7, #6]
 8005658:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	88fa      	ldrh	r2, [r7, #6]
 800565e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2222      	movs	r2, #34	; 0x22
 800566a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68da      	ldr	r2, [r3, #12]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005684:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	695a      	ldr	r2, [r3, #20]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f042 0201 	orr.w	r2, r2, #1
 8005694:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	68da      	ldr	r2, [r3, #12]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f042 0220 	orr.w	r2, r2, #32
 80056a4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80056a6:	2300      	movs	r3, #0
 80056a8:	e000      	b.n	80056ac <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80056aa:	2302      	movs	r3, #2
  }
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3714      	adds	r7, #20
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bc80      	pop	{r7}
 80056b4:	4770      	bx	lr
	...

080056b8 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b088      	sub	sp, #32
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	695b      	ldr	r3, [r3, #20]
 80056d6:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 80056d8:	2300      	movs	r3, #0
 80056da:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80056dc:	2300      	movs	r3, #0
 80056de:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	f003 030f 	and.w	r3, r3, #15
 80056e6:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d10d      	bne.n	800570a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	f003 0320 	and.w	r3, r3, #32
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d008      	beq.n	800570a <HAL_UART_IRQHandler+0x52>
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	f003 0320 	and.w	r3, r3, #32
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d003      	beq.n	800570a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f9cc 	bl	8005aa0 <UART_Receive_IT>
      return;
 8005708:	e0cb      	b.n	80058a2 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	2b00      	cmp	r3, #0
 800570e:	f000 80ab 	beq.w	8005868 <HAL_UART_IRQHandler+0x1b0>
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	f003 0301 	and.w	r3, r3, #1
 8005718:	2b00      	cmp	r3, #0
 800571a:	d105      	bne.n	8005728 <HAL_UART_IRQHandler+0x70>
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005722:	2b00      	cmp	r3, #0
 8005724:	f000 80a0 	beq.w	8005868 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00a      	beq.n	8005748 <HAL_UART_IRQHandler+0x90>
 8005732:	69bb      	ldr	r3, [r7, #24]
 8005734:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005738:	2b00      	cmp	r3, #0
 800573a:	d005      	beq.n	8005748 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005740:	f043 0201 	orr.w	r2, r3, #1
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	f003 0304 	and.w	r3, r3, #4
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00a      	beq.n	8005768 <HAL_UART_IRQHandler+0xb0>
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f003 0301 	and.w	r3, r3, #1
 8005758:	2b00      	cmp	r3, #0
 800575a:	d005      	beq.n	8005768 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005760:	f043 0202 	orr.w	r2, r3, #2
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	f003 0302 	and.w	r3, r3, #2
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00a      	beq.n	8005788 <HAL_UART_IRQHandler+0xd0>
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	2b00      	cmp	r3, #0
 800577a:	d005      	beq.n	8005788 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005780:	f043 0204 	orr.w	r2, r3, #4
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	f003 0308 	and.w	r3, r3, #8
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00a      	beq.n	80057a8 <HAL_UART_IRQHandler+0xf0>
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	f003 0301 	and.w	r3, r3, #1
 8005798:	2b00      	cmp	r3, #0
 800579a:	d005      	beq.n	80057a8 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057a0:	f043 0208 	orr.w	r2, r3, #8
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d077      	beq.n	80058a0 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	f003 0320 	and.w	r3, r3, #32
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d007      	beq.n	80057ca <HAL_UART_IRQHandler+0x112>
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	f003 0320 	and.w	r3, r3, #32
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d002      	beq.n	80057ca <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f96b 	bl	8005aa0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	695b      	ldr	r3, [r3, #20]
 80057d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	bf14      	ite	ne
 80057d8:	2301      	movne	r3, #1
 80057da:	2300      	moveq	r3, #0
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057e4:	f003 0308 	and.w	r3, r3, #8
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d102      	bne.n	80057f2 <HAL_UART_IRQHandler+0x13a>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d031      	beq.n	8005856 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f8b6 	bl	8005964 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005802:	2b00      	cmp	r3, #0
 8005804:	d023      	beq.n	800584e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	695a      	ldr	r2, [r3, #20]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005814:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800581a:	2b00      	cmp	r3, #0
 800581c:	d013      	beq.n	8005846 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005822:	4a21      	ldr	r2, [pc, #132]	; (80058a8 <HAL_UART_IRQHandler+0x1f0>)
 8005824:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800582a:	4618      	mov	r0, r3
 800582c:	f7fc fafe 	bl	8001e2c <HAL_DMA_Abort_IT>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d016      	beq.n	8005864 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800583a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005840:	4610      	mov	r0, r2
 8005842:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005844:	e00e      	b.n	8005864 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 f839 	bl	80058be <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800584c:	e00a      	b.n	8005864 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f000 f835 	bl	80058be <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005854:	e006      	b.n	8005864 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f000 f831 	bl	80058be <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005862:	e01d      	b.n	80058a0 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005864:	bf00      	nop
    return;
 8005866:	e01b      	b.n	80058a0 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005868:	69fb      	ldr	r3, [r7, #28]
 800586a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800586e:	2b00      	cmp	r3, #0
 8005870:	d008      	beq.n	8005884 <HAL_UART_IRQHandler+0x1cc>
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005878:	2b00      	cmp	r3, #0
 800587a:	d003      	beq.n	8005884 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f000 f8a2 	bl	80059c6 <UART_Transmit_IT>
    return;
 8005882:	e00e      	b.n	80058a2 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005884:	69fb      	ldr	r3, [r7, #28]
 8005886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800588a:	2b00      	cmp	r3, #0
 800588c:	d009      	beq.n	80058a2 <HAL_UART_IRQHandler+0x1ea>
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005894:	2b00      	cmp	r3, #0
 8005896:	d004      	beq.n	80058a2 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 f8e9 	bl	8005a70 <UART_EndTransmit_IT>
    return;
 800589e:	e000      	b.n	80058a2 <HAL_UART_IRQHandler+0x1ea>
    return;
 80058a0:	bf00      	nop
  }
}
 80058a2:	3720      	adds	r7, #32
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	0800599f 	.word	0x0800599f

080058ac <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80058b4:	bf00      	nop
 80058b6:	370c      	adds	r7, #12
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bc80      	pop	{r7}
 80058bc:	4770      	bx	lr

080058be <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058be:	b480      	push	{r7}
 80058c0:	b083      	sub	sp, #12
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 80058c6:	bf00      	nop
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bc80      	pop	{r7}
 80058ce:	4770      	bx	lr

080058d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	603b      	str	r3, [r7, #0]
 80058dc:	4613      	mov	r3, r2
 80058de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80058e0:	e02c      	b.n	800593c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058e8:	d028      	beq.n	800593c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d007      	beq.n	8005900 <UART_WaitOnFlagUntilTimeout+0x30>
 80058f0:	f7fb fb28 	bl	8000f44 <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	69ba      	ldr	r2, [r7, #24]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d21d      	bcs.n	800593c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68da      	ldr	r2, [r3, #12]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800590e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	695a      	ldr	r2, [r3, #20]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f022 0201 	bic.w	r2, r2, #1
 800591e:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2220      	movs	r2, #32
 8005924:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2220      	movs	r2, #32
 800592c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2200      	movs	r2, #0
 8005934:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8005938:	2303      	movs	r3, #3
 800593a:	e00f      	b.n	800595c <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	4013      	ands	r3, r2
 8005946:	68ba      	ldr	r2, [r7, #8]
 8005948:	429a      	cmp	r2, r3
 800594a:	bf0c      	ite	eq
 800594c:	2301      	moveq	r3, #1
 800594e:	2300      	movne	r3, #0
 8005950:	b2db      	uxtb	r3, r3
 8005952:	461a      	mov	r2, r3
 8005954:	79fb      	ldrb	r3, [r7, #7]
 8005956:	429a      	cmp	r2, r3
 8005958:	d0c3      	beq.n	80058e2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 800595a:	2300      	movs	r3, #0
}
 800595c:	4618      	mov	r0, r3
 800595e:	3710      	adds	r7, #16
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68da      	ldr	r2, [r3, #12]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800597a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	695a      	ldr	r2, [r3, #20]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f022 0201 	bic.w	r2, r2, #1
 800598a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2220      	movs	r2, #32
 8005990:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005994:	bf00      	nop
 8005996:	370c      	adds	r7, #12
 8005998:	46bd      	mov	sp, r7
 800599a:	bc80      	pop	{r7}
 800599c:	4770      	bx	lr

0800599e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b084      	sub	sp, #16
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059aa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	f7ff ff80 	bl	80058be <HAL_UART_ErrorCallback>
}
 80059be:	bf00      	nop
 80059c0:	3710      	adds	r7, #16
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}

080059c6 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b085      	sub	sp, #20
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b21      	cmp	r3, #33	; 0x21
 80059d8:	d144      	bne.n	8005a64 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059e2:	d11a      	bne.n	8005a1a <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6a1b      	ldr	r3, [r3, #32]
 80059e8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	881b      	ldrh	r3, [r3, #0]
 80059ee:	461a      	mov	r2, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059f8:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d105      	bne.n	8005a0e <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6a1b      	ldr	r3, [r3, #32]
 8005a06:	1c9a      	adds	r2, r3, #2
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	621a      	str	r2, [r3, #32]
 8005a0c:	e00e      	b.n	8005a2c <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6a1b      	ldr	r3, [r3, #32]
 8005a12:	1c5a      	adds	r2, r3, #1
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	621a      	str	r2, [r3, #32]
 8005a18:	e008      	b.n	8005a2c <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
 8005a1e:	1c59      	adds	r1, r3, #1
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	6211      	str	r1, [r2, #32]
 8005a24:	781a      	ldrb	r2, [r3, #0]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	3b01      	subs	r3, #1
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	687a      	ldr	r2, [r7, #4]
 8005a38:	4619      	mov	r1, r3
 8005a3a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d10f      	bne.n	8005a60 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68da      	ldr	r2, [r3, #12]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a4e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	68da      	ldr	r2, [r3, #12]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a5e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a60:	2300      	movs	r3, #0
 8005a62:	e000      	b.n	8005a66 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005a64:	2302      	movs	r3, #2
  }
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3714      	adds	r7, #20
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bc80      	pop	{r7}
 8005a6e:	4770      	bx	lr

08005a70 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a86:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f7ff ff0b 	bl	80058ac <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8005a96:	2300      	movs	r3, #0
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	3708      	adds	r7, #8
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}

08005aa0 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005aa0:	b580      	push	{r7, lr}
 8005aa2:	b084      	sub	sp, #16
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	2b22      	cmp	r3, #34	; 0x22
 8005ab2:	d171      	bne.n	8005b98 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005abc:	d123      	bne.n	8005b06 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ac2:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d10e      	bne.n	8005aea <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ad8:	b29a      	uxth	r2, r3
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ae2:	1c9a      	adds	r2, r3, #2
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	629a      	str	r2, [r3, #40]	; 0x28
 8005ae8:	e029      	b.n	8005b3e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	b29a      	uxth	r2, r3
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005afe:	1c5a      	adds	r2, r3, #1
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	629a      	str	r2, [r3, #40]	; 0x28
 8005b04:	e01b      	b.n	8005b3e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10a      	bne.n	8005b24 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	6858      	ldr	r0, [r3, #4]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b18:	1c59      	adds	r1, r3, #1
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	6291      	str	r1, [r2, #40]	; 0x28
 8005b1e:	b2c2      	uxtb	r2, r0
 8005b20:	701a      	strb	r2, [r3, #0]
 8005b22:	e00c      	b.n	8005b3e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	b2da      	uxtb	r2, r3
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b30:	1c58      	adds	r0, r3, #1
 8005b32:	6879      	ldr	r1, [r7, #4]
 8005b34:	6288      	str	r0, [r1, #40]	; 0x28
 8005b36:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005b3a:	b2d2      	uxtb	r2, r2
 8005b3c:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	3b01      	subs	r3, #1
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	4619      	mov	r1, r3
 8005b4c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d120      	bne.n	8005b94 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	68da      	ldr	r2, [r3, #12]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f022 0220 	bic.w	r2, r2, #32
 8005b60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	68da      	ldr	r2, [r3, #12]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b70:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	695a      	ldr	r2, [r3, #20]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 0201 	bic.w	r2, r2, #1
 8005b80:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2220      	movs	r2, #32
 8005b86:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 fc46 	bl	800641c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8005b90:	2300      	movs	r3, #0
 8005b92:	e002      	b.n	8005b9a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005b94:	2300      	movs	r3, #0
 8005b96:	e000      	b.n	8005b9a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005b98:	2302      	movs	r3, #2
  }
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
	...

08005ba4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ba4:	b5b0      	push	{r4, r5, r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005bac:	2300      	movs	r3, #0
 8005bae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	68da      	ldr	r2, [r3, #12]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	430a      	orrs	r2, r1
 8005bc4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	689a      	ldr	r2, [r3, #8]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	691b      	ldr	r3, [r3, #16]
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005be6:	f023 030c 	bic.w	r3, r3, #12
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	6812      	ldr	r2, [r2, #0]
 8005bee:	68f9      	ldr	r1, [r7, #12]
 8005bf0:	430b      	orrs	r3, r1
 8005bf2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	695b      	ldr	r3, [r3, #20]
 8005bfa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	699a      	ldr	r2, [r3, #24]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	430a      	orrs	r2, r1
 8005c08:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a6f      	ldr	r2, [pc, #444]	; (8005dcc <UART_SetConfig+0x228>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d16b      	bne.n	8005cec <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005c14:	f7ff f9e6 	bl	8004fe4 <HAL_RCC_GetPCLK2Freq>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	4413      	add	r3, r2
 8005c20:	009a      	lsls	r2, r3, #2
 8005c22:	441a      	add	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c2e:	4a68      	ldr	r2, [pc, #416]	; (8005dd0 <UART_SetConfig+0x22c>)
 8005c30:	fba2 2303 	umull	r2, r3, r2, r3
 8005c34:	095b      	lsrs	r3, r3, #5
 8005c36:	011c      	lsls	r4, r3, #4
 8005c38:	f7ff f9d4 	bl	8004fe4 <HAL_RCC_GetPCLK2Freq>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	4613      	mov	r3, r2
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	4413      	add	r3, r2
 8005c44:	009a      	lsls	r2, r3, #2
 8005c46:	441a      	add	r2, r3
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	fbb2 f5f3 	udiv	r5, r2, r3
 8005c52:	f7ff f9c7 	bl	8004fe4 <HAL_RCC_GetPCLK2Freq>
 8005c56:	4602      	mov	r2, r0
 8005c58:	4613      	mov	r3, r2
 8005c5a:	009b      	lsls	r3, r3, #2
 8005c5c:	4413      	add	r3, r2
 8005c5e:	009a      	lsls	r2, r3, #2
 8005c60:	441a      	add	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c6c:	4a58      	ldr	r2, [pc, #352]	; (8005dd0 <UART_SetConfig+0x22c>)
 8005c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c72:	095b      	lsrs	r3, r3, #5
 8005c74:	2264      	movs	r2, #100	; 0x64
 8005c76:	fb02 f303 	mul.w	r3, r2, r3
 8005c7a:	1aeb      	subs	r3, r5, r3
 8005c7c:	011b      	lsls	r3, r3, #4
 8005c7e:	3332      	adds	r3, #50	; 0x32
 8005c80:	4a53      	ldr	r2, [pc, #332]	; (8005dd0 <UART_SetConfig+0x22c>)
 8005c82:	fba2 2303 	umull	r2, r3, r2, r3
 8005c86:	095b      	lsrs	r3, r3, #5
 8005c88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c8c:	441c      	add	r4, r3
 8005c8e:	f7ff f9a9 	bl	8004fe4 <HAL_RCC_GetPCLK2Freq>
 8005c92:	4602      	mov	r2, r0
 8005c94:	4613      	mov	r3, r2
 8005c96:	009b      	lsls	r3, r3, #2
 8005c98:	4413      	add	r3, r2
 8005c9a:	009a      	lsls	r2, r3, #2
 8005c9c:	441a      	add	r2, r3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	fbb2 f5f3 	udiv	r5, r2, r3
 8005ca8:	f7ff f99c 	bl	8004fe4 <HAL_RCC_GetPCLK2Freq>
 8005cac:	4602      	mov	r2, r0
 8005cae:	4613      	mov	r3, r2
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	4413      	add	r3, r2
 8005cb4:	009a      	lsls	r2, r3, #2
 8005cb6:	441a      	add	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cc2:	4a43      	ldr	r2, [pc, #268]	; (8005dd0 <UART_SetConfig+0x22c>)
 8005cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8005cc8:	095b      	lsrs	r3, r3, #5
 8005cca:	2264      	movs	r2, #100	; 0x64
 8005ccc:	fb02 f303 	mul.w	r3, r2, r3
 8005cd0:	1aeb      	subs	r3, r5, r3
 8005cd2:	011b      	lsls	r3, r3, #4
 8005cd4:	3332      	adds	r3, #50	; 0x32
 8005cd6:	4a3e      	ldr	r2, [pc, #248]	; (8005dd0 <UART_SetConfig+0x22c>)
 8005cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cdc:	095b      	lsrs	r3, r3, #5
 8005cde:	f003 020f 	and.w	r2, r3, #15
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4422      	add	r2, r4
 8005ce8:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005cea:	e06a      	b.n	8005dc2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005cec:	f7ff f966 	bl	8004fbc <HAL_RCC_GetPCLK1Freq>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	4413      	add	r3, r2
 8005cf8:	009a      	lsls	r2, r3, #2
 8005cfa:	441a      	add	r2, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	009b      	lsls	r3, r3, #2
 8005d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d06:	4a32      	ldr	r2, [pc, #200]	; (8005dd0 <UART_SetConfig+0x22c>)
 8005d08:	fba2 2303 	umull	r2, r3, r2, r3
 8005d0c:	095b      	lsrs	r3, r3, #5
 8005d0e:	011c      	lsls	r4, r3, #4
 8005d10:	f7ff f954 	bl	8004fbc <HAL_RCC_GetPCLK1Freq>
 8005d14:	4602      	mov	r2, r0
 8005d16:	4613      	mov	r3, r2
 8005d18:	009b      	lsls	r3, r3, #2
 8005d1a:	4413      	add	r3, r2
 8005d1c:	009a      	lsls	r2, r3, #2
 8005d1e:	441a      	add	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	fbb2 f5f3 	udiv	r5, r2, r3
 8005d2a:	f7ff f947 	bl	8004fbc <HAL_RCC_GetPCLK1Freq>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	4613      	mov	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4413      	add	r3, r2
 8005d36:	009a      	lsls	r2, r3, #2
 8005d38:	441a      	add	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	009b      	lsls	r3, r3, #2
 8005d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d44:	4a22      	ldr	r2, [pc, #136]	; (8005dd0 <UART_SetConfig+0x22c>)
 8005d46:	fba2 2303 	umull	r2, r3, r2, r3
 8005d4a:	095b      	lsrs	r3, r3, #5
 8005d4c:	2264      	movs	r2, #100	; 0x64
 8005d4e:	fb02 f303 	mul.w	r3, r2, r3
 8005d52:	1aeb      	subs	r3, r5, r3
 8005d54:	011b      	lsls	r3, r3, #4
 8005d56:	3332      	adds	r3, #50	; 0x32
 8005d58:	4a1d      	ldr	r2, [pc, #116]	; (8005dd0 <UART_SetConfig+0x22c>)
 8005d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5e:	095b      	lsrs	r3, r3, #5
 8005d60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d64:	441c      	add	r4, r3
 8005d66:	f7ff f929 	bl	8004fbc <HAL_RCC_GetPCLK1Freq>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	4413      	add	r3, r2
 8005d72:	009a      	lsls	r2, r3, #2
 8005d74:	441a      	add	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	fbb2 f5f3 	udiv	r5, r2, r3
 8005d80:	f7ff f91c 	bl	8004fbc <HAL_RCC_GetPCLK1Freq>
 8005d84:	4602      	mov	r2, r0
 8005d86:	4613      	mov	r3, r2
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	4413      	add	r3, r2
 8005d8c:	009a      	lsls	r2, r3, #2
 8005d8e:	441a      	add	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	009b      	lsls	r3, r3, #2
 8005d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d9a:	4a0d      	ldr	r2, [pc, #52]	; (8005dd0 <UART_SetConfig+0x22c>)
 8005d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005da0:	095b      	lsrs	r3, r3, #5
 8005da2:	2264      	movs	r2, #100	; 0x64
 8005da4:	fb02 f303 	mul.w	r3, r2, r3
 8005da8:	1aeb      	subs	r3, r5, r3
 8005daa:	011b      	lsls	r3, r3, #4
 8005dac:	3332      	adds	r3, #50	; 0x32
 8005dae:	4a08      	ldr	r2, [pc, #32]	; (8005dd0 <UART_SetConfig+0x22c>)
 8005db0:	fba2 2303 	umull	r2, r3, r2, r3
 8005db4:	095b      	lsrs	r3, r3, #5
 8005db6:	f003 020f 	and.w	r2, r3, #15
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4422      	add	r2, r4
 8005dc0:	609a      	str	r2, [r3, #8]
}
 8005dc2:	bf00      	nop
 8005dc4:	3710      	adds	r7, #16
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bdb0      	pop	{r4, r5, r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	40013800 	.word	0x40013800
 8005dd0:	51eb851f 	.word	0x51eb851f

08005dd4 <can_Init>:

//===========================================================================
// INIT CAN
//===========================================================================
void can_Init()
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	af00      	add	r7, sp, #0
	CanHandle.Instance = CAN1;
 8005dd8:	4b19      	ldr	r3, [pc, #100]	; (8005e40 <can_Init+0x6c>)
 8005dda:	4a1a      	ldr	r2, [pc, #104]	; (8005e44 <can_Init+0x70>)
 8005ddc:	601a      	str	r2, [r3, #0]
	CanHandle.pTxMsg = &canTxMsg;
 8005dde:	4b18      	ldr	r3, [pc, #96]	; (8005e40 <can_Init+0x6c>)
 8005de0:	4a19      	ldr	r2, [pc, #100]	; (8005e48 <can_Init+0x74>)
 8005de2:	631a      	str	r2, [r3, #48]	; 0x30
	CanHandle.pRxMsg = &canRxMsg;
 8005de4:	4b16      	ldr	r3, [pc, #88]	; (8005e40 <can_Init+0x6c>)
 8005de6:	4a19      	ldr	r2, [pc, #100]	; (8005e4c <can_Init+0x78>)
 8005de8:	635a      	str	r2, [r3, #52]	; 0x34

	CanHandle.Init.TTCM = DISABLE;
 8005dea:	4b15      	ldr	r3, [pc, #84]	; (8005e40 <can_Init+0x6c>)
 8005dec:	2200      	movs	r2, #0
 8005dee:	619a      	str	r2, [r3, #24]
	CanHandle.Init.ABOM = DISABLE;
 8005df0:	4b13      	ldr	r3, [pc, #76]	; (8005e40 <can_Init+0x6c>)
 8005df2:	2200      	movs	r2, #0
 8005df4:	61da      	str	r2, [r3, #28]
	CanHandle.Init.AWUM = DISABLE;
 8005df6:	4b12      	ldr	r3, [pc, #72]	; (8005e40 <can_Init+0x6c>)
 8005df8:	2200      	movs	r2, #0
 8005dfa:	621a      	str	r2, [r3, #32]
	CanHandle.Init.NART = DISABLE;
 8005dfc:	4b10      	ldr	r3, [pc, #64]	; (8005e40 <can_Init+0x6c>)
 8005dfe:	2200      	movs	r2, #0
 8005e00:	625a      	str	r2, [r3, #36]	; 0x24
	CanHandle.Init.RFLM = DISABLE;
 8005e02:	4b0f      	ldr	r3, [pc, #60]	; (8005e40 <can_Init+0x6c>)
 8005e04:	2200      	movs	r2, #0
 8005e06:	629a      	str	r2, [r3, #40]	; 0x28
	CanHandle.Init.TXFP = DISABLE;
 8005e08:	4b0d      	ldr	r3, [pc, #52]	; (8005e40 <can_Init+0x6c>)
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	62da      	str	r2, [r3, #44]	; 0x2c
	CanHandle.Init.Mode = CAN_MODE_NORMAL;
 8005e0e:	4b0c      	ldr	r3, [pc, #48]	; (8005e40 <can_Init+0x6c>)
 8005e10:	2200      	movs	r2, #0
 8005e12:	609a      	str	r2, [r3, #8]

	// 125kbps bit rate (default)
	// APB1 peripheral clock = 36000000Hz
	CanHandle.Init.Prescaler = 18;      // number of time quanta = 36000000/18/125000 = 16
 8005e14:	4b0a      	ldr	r3, [pc, #40]	; (8005e40 <can_Init+0x6c>)
 8005e16:	2212      	movs	r2, #18
 8005e18:	605a      	str	r2, [r3, #4]
	CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005e1a:	4b09      	ldr	r3, [pc, #36]	; (8005e40 <can_Init+0x6c>)
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	60da      	str	r2, [r3, #12]
	CanHandle.Init.BS1 = CAN_BS1_11TQ;  // sample point at (1 + 11) / 16 * 100 = 75%
 8005e20:	4b07      	ldr	r3, [pc, #28]	; (8005e40 <can_Init+0x6c>)
 8005e22:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8005e26:	611a      	str	r2, [r3, #16]
	CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005e28:	4b05      	ldr	r3, [pc, #20]	; (8005e40 <can_Init+0x6c>)
 8005e2a:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005e2e:	615a      	str	r2, [r3, #20]

	HAL_CAN_Init(&CanHandle);
 8005e30:	4803      	ldr	r0, [pc, #12]	; (8005e40 <can_Init+0x6c>)
 8005e32:	f7fb f8b5 	bl	8000fa0 <HAL_CAN_Init>
	can_IrqSet(can_callback);
 8005e36:	4806      	ldr	r0, [pc, #24]	; (8005e50 <can_Init+0x7c>)
 8005e38:	f000 f896 	bl	8005f68 <can_IrqSet>
	
//	can_Filter(0, 0, CANAny, 0);
}
 8005e3c:	bf00      	nop
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	200001d4 	.word	0x200001d4
 8005e44:	40006400 	.word	0x40006400
 8005e48:	20000214 	.word	0x20000214
 8005e4c:	20000248 	.word	0x20000248
 8005e50:	08006ad9 	.word	0x08006ad9

08005e54 <can_SetFreq>:

//===========================================================================
int can_SetFreq(int hz) {
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]

    HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005e5c:	2014      	movs	r0, #20
 8005e5e:	f7fb ffa8 	bl	8001db2 <HAL_NVIC_DisableIRQ>
    // APB1 peripheral clock = 36000000Hz
    switch(hz) {
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a36      	ldr	r2, [pc, #216]	; (8005f40 <can_SetFreq+0xec>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d014      	beq.n	8005e94 <can_SetFreq+0x40>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a34      	ldr	r2, [pc, #208]	; (8005f40 <can_SetFreq+0xec>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	dc4c      	bgt.n	8005f0c <can_SetFreq+0xb8>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a33      	ldr	r2, [pc, #204]	; (8005f44 <can_SetFreq+0xf0>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d01b      	beq.n	8005eb2 <can_SetFreq+0x5e>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a31      	ldr	r2, [pc, #196]	; (8005f44 <can_SetFreq+0xf0>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	dc44      	bgt.n	8005f0c <can_SetFreq+0xb8>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a30      	ldr	r2, [pc, #192]	; (8005f48 <can_SetFreq+0xf4>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d031      	beq.n	8005eee <can_SetFreq+0x9a>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a2f      	ldr	r2, [pc, #188]	; (8005f4c <can_SetFreq+0xf8>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d01e      	beq.n	8005ed0 <can_SetFreq+0x7c>
 8005e92:	e03b      	b.n	8005f0c <can_SetFreq+0xb8>
    case 1000000:
        // 1000kbps bit rate
        CanHandle.Init.Prescaler = 3;//3;      // number of time quanta = 36000000/3/1000000 = 12
 8005e94:	4b2e      	ldr	r3, [pc, #184]	; (8005f50 <can_SetFreq+0xfc>)
 8005e96:	2203      	movs	r2, #3
 8005e98:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005e9a:	4b2d      	ldr	r3, [pc, #180]	; (8005f50 <can_SetFreq+0xfc>)
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_8TQ;  // sample point at: (1 + 8) / 12 * 100 = 75%
 8005ea0:	4b2b      	ldr	r3, [pc, #172]	; (8005f50 <can_SetFreq+0xfc>)
 8005ea2:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8005ea6:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_3TQ;
 8005ea8:	4b29      	ldr	r3, [pc, #164]	; (8005f50 <can_SetFreq+0xfc>)
 8005eaa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005eae:	615a      	str	r2, [r3, #20]
        break;
 8005eb0:	e03a      	b.n	8005f28 <can_SetFreq+0xd4>
    case 500000:
        // 500kbps bit rate
        CanHandle.Init.Prescaler = 6;      // number of time quanta = 36000000/6/500000 = 12
 8005eb2:	4b27      	ldr	r3, [pc, #156]	; (8005f50 <can_SetFreq+0xfc>)
 8005eb4:	2206      	movs	r2, #6
 8005eb6:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005eb8:	4b25      	ldr	r3, [pc, #148]	; (8005f50 <can_SetFreq+0xfc>)
 8005eba:	2200      	movs	r2, #0
 8005ebc:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_8TQ;  // sample point at: (1 + 8) / 12 * 100 = 75%
 8005ebe:	4b24      	ldr	r3, [pc, #144]	; (8005f50 <can_SetFreq+0xfc>)
 8005ec0:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8005ec4:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_3TQ;
 8005ec6:	4b22      	ldr	r3, [pc, #136]	; (8005f50 <can_SetFreq+0xfc>)
 8005ec8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005ecc:	615a      	str	r2, [r3, #20]
        break;
 8005ece:	e02b      	b.n	8005f28 <can_SetFreq+0xd4>
    case 250000:
        // 250kbps
        CanHandle.Init.Prescaler = 9;      // number of time quanta = 36000000/9/250000 = 16
 8005ed0:	4b1f      	ldr	r3, [pc, #124]	; (8005f50 <can_SetFreq+0xfc>)
 8005ed2:	2209      	movs	r2, #9
 8005ed4:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005ed6:	4b1e      	ldr	r3, [pc, #120]	; (8005f50 <can_SetFreq+0xfc>)
 8005ed8:	2200      	movs	r2, #0
 8005eda:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 8005edc:	4b1c      	ldr	r3, [pc, #112]	; (8005f50 <can_SetFreq+0xfc>)
 8005ede:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8005ee2:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005ee4:	4b1a      	ldr	r3, [pc, #104]	; (8005f50 <can_SetFreq+0xfc>)
 8005ee6:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005eea:	615a      	str	r2, [r3, #20]
        break;
 8005eec:	e01c      	b.n	8005f28 <can_SetFreq+0xd4>
    case 125000:
        // 125kbps
        CanHandle.Init.Prescaler = 18;     // number of time quanta = 36000000/18/125000 = 16
 8005eee:	4b18      	ldr	r3, [pc, #96]	; (8005f50 <can_SetFreq+0xfc>)
 8005ef0:	2212      	movs	r2, #18
 8005ef2:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005ef4:	4b16      	ldr	r3, [pc, #88]	; (8005f50 <can_SetFreq+0xfc>)
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 8005efa:	4b15      	ldr	r3, [pc, #84]	; (8005f50 <can_SetFreq+0xfc>)
 8005efc:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8005f00:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005f02:	4b13      	ldr	r3, [pc, #76]	; (8005f50 <can_SetFreq+0xfc>)
 8005f04:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005f08:	615a      	str	r2, [r3, #20]
        break;
 8005f0a:	e00d      	b.n	8005f28 <can_SetFreq+0xd4>
    default:
        // 125kbps (default)
        CanHandle.Init.Prescaler = 18;     // number of time quanta = 36000000/18/125000 = 16
 8005f0c:	4b10      	ldr	r3, [pc, #64]	; (8005f50 <can_SetFreq+0xfc>)
 8005f0e:	2212      	movs	r2, #18
 8005f10:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005f12:	4b0f      	ldr	r3, [pc, #60]	; (8005f50 <can_SetFreq+0xfc>)
 8005f14:	2200      	movs	r2, #0
 8005f16:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 8005f18:	4b0d      	ldr	r3, [pc, #52]	; (8005f50 <can_SetFreq+0xfc>)
 8005f1a:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8005f1e:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005f20:	4b0b      	ldr	r3, [pc, #44]	; (8005f50 <can_SetFreq+0xfc>)
 8005f22:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005f26:	615a      	str	r2, [r3, #20]
    }

    HAL_CAN_Init(&CanHandle);
 8005f28:	4809      	ldr	r0, [pc, #36]	; (8005f50 <can_SetFreq+0xfc>)
 8005f2a:	f7fb f839 	bl	8000fa0 <HAL_CAN_Init>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005f2e:	2014      	movs	r0, #20
 8005f30:	f7fb ff31 	bl	8001d96 <HAL_NVIC_EnableIRQ>

    return 1;
 8005f34:	2301      	movs	r3, #1
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3708      	adds	r7, #8
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	000f4240 	.word	0x000f4240
 8005f44:	0007a120 	.word	0x0007a120
 8005f48:	0001e848 	.word	0x0001e848
 8005f4c:	0003d090 	.word	0x0003d090
 8005f50:	200001d4 	.word	0x200001d4

08005f54 <can_IrqInit>:
//===========================================================================

void can_IrqInit(void)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	af00      	add	r7, sp, #0
	HAL_CAN_Receive_IT(&CanHandle, CAN_FIFO0);
 8005f58:	2100      	movs	r1, #0
 8005f5a:	4802      	ldr	r0, [pc, #8]	; (8005f64 <can_IrqInit+0x10>)
 8005f5c:	f7fb fb52 	bl	8001604 <HAL_CAN_Receive_IT>
}
 8005f60:	bf00      	nop
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	200001d4 	.word	0x200001d4

08005f68 <can_IrqSet>:
{
    rxCompleteCallback = NULL;
}
//===========================================================================
void can_IrqSet(void (*fptr) (void))
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
    rxCompleteCallback = fptr;
 8005f70:	4a03      	ldr	r2, [pc, #12]	; (8005f80 <can_IrqSet+0x18>)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6013      	str	r3, [r2, #0]
}
 8005f76:	bf00      	nop
 8005f78:	370c      	adds	r7, #12
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bc80      	pop	{r7}
 8005f7e:	4770      	bx	lr
 8005f80:	20000514 	.word	0x20000514

08005f84 <can_Write>:
//===========================================================================
int can_Write(CAN_Message msg)
{
 8005f84:	b590      	push	{r4, r7, lr}
 8005f86:	b087      	sub	sp, #28
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	463c      	mov	r4, r7
 8005f8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int i = 0;
 8005f90:	2300      	movs	r3, #0
 8005f92:	617b      	str	r3, [r7, #20]

    if(msg.format == CANStandard) {
 8005f94:	7b7b      	ldrb	r3, [r7, #13]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d108      	bne.n	8005fac <can_Write+0x28>
        CanHandle.pTxMsg->StdId = msg.id;
 8005f9a:	4b25      	ldr	r3, [pc, #148]	; (8006030 <can_Write+0xac>)
 8005f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	601a      	str	r2, [r3, #0]
        CanHandle.pTxMsg->ExtId = 0x00;
 8005fa2:	4b23      	ldr	r3, [pc, #140]	; (8006030 <can_Write+0xac>)
 8005fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	605a      	str	r2, [r3, #4]
 8005faa:	e007      	b.n	8005fbc <can_Write+0x38>
    }
    else {
        CanHandle.pTxMsg->StdId = 0x00;
 8005fac:	4b20      	ldr	r3, [pc, #128]	; (8006030 <can_Write+0xac>)
 8005fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	601a      	str	r2, [r3, #0]
        CanHandle.pTxMsg->ExtId = msg.id;
 8005fb4:	4b1e      	ldr	r3, [pc, #120]	; (8006030 <can_Write+0xac>)
 8005fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	605a      	str	r2, [r3, #4]
    }

    CanHandle.pTxMsg->RTR = msg.type == CANData ? CAN_RTR_DATA : CAN_RTR_REMOTE;
 8005fbc:	7bbb      	ldrb	r3, [r7, #14]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <can_Write+0x42>
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	e000      	b.n	8005fc8 <can_Write+0x44>
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	4b19      	ldr	r3, [pc, #100]	; (8006030 <can_Write+0xac>)
 8005fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fcc:	60da      	str	r2, [r3, #12]
    CanHandle.pTxMsg->IDE = msg.format == CANStandard ? CAN_ID_STD : CAN_ID_EXT;
 8005fce:	7b7b      	ldrb	r3, [r7, #13]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d101      	bne.n	8005fd8 <can_Write+0x54>
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	e000      	b.n	8005fda <can_Write+0x56>
 8005fd8:	2204      	movs	r2, #4
 8005fda:	4b15      	ldr	r3, [pc, #84]	; (8006030 <can_Write+0xac>)
 8005fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fde:	609a      	str	r2, [r3, #8]
    CanHandle.pTxMsg->DLC = msg.len;
 8005fe0:	7b3a      	ldrb	r2, [r7, #12]
 8005fe2:	4b13      	ldr	r3, [pc, #76]	; (8006030 <can_Write+0xac>)
 8005fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe6:	611a      	str	r2, [r3, #16]

    for(i = 0; i < msg.len; i++)
 8005fe8:	2300      	movs	r3, #0
 8005fea:	617b      	str	r3, [r7, #20]
 8005fec:	e00d      	b.n	800600a <can_Write+0x86>
        CanHandle.pTxMsg->Data[i] = msg.data[i];
 8005fee:	1d3a      	adds	r2, r7, #4
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	4413      	add	r3, r2
 8005ff4:	7819      	ldrb	r1, [r3, #0]
 8005ff6:	4b0e      	ldr	r3, [pc, #56]	; (8006030 <can_Write+0xac>)
 8005ff8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	3304      	adds	r3, #4
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	4413      	add	r3, r2
 8006002:	6059      	str	r1, [r3, #4]
    for(i = 0; i < msg.len; i++)
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	3301      	adds	r3, #1
 8006008:	617b      	str	r3, [r7, #20]
 800600a:	7b3b      	ldrb	r3, [r7, #12]
 800600c:	461a      	mov	r2, r3
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	4293      	cmp	r3, r2
 8006012:	dbec      	blt.n	8005fee <can_Write+0x6a>

    if(HAL_CAN_Transmit(&CanHandle, 0) != HAL_OK)
 8006014:	2100      	movs	r1, #0
 8006016:	4806      	ldr	r0, [pc, #24]	; (8006030 <can_Write+0xac>)
 8006018:	f7fb f97e 	bl	8001318 <HAL_CAN_Transmit>
 800601c:	4603      	mov	r3, r0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d001      	beq.n	8006026 <can_Write+0xa2>
							{
								 return 0;
 8006022:	2300      	movs	r3, #0
 8006024:	e000      	b.n	8006028 <can_Write+0xa4>
							 }

    else
        return 1;
 8006026:	2301      	movs	r3, #1
}
 8006028:	4618      	mov	r0, r3
 800602a:	371c      	adds	r7, #28
 800602c:	46bd      	mov	sp, r7
 800602e:	bd90      	pop	{r4, r7, pc}
 8006030:	200001d4 	.word	0x200001d4

08006034 <can_Read>:
//===========================================================================
int can_Read(CAN_Message* msg)
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
	int i=0;
 800603c:	2300      	movs	r3, #0
 800603e:	60fb      	str	r3, [r7, #12]

    msg->id = CanHandle.pRxMsg->IDE == CAN_ID_STD ? CanHandle.pRxMsg->StdId : CanHandle.pRxMsg->ExtId;
 8006040:	4b25      	ldr	r3, [pc, #148]	; (80060d8 <can_Read+0xa4>)
 8006042:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d103      	bne.n	8006052 <can_Read+0x1e>
 800604a:	4b23      	ldr	r3, [pc, #140]	; (80060d8 <can_Read+0xa4>)
 800604c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	e002      	b.n	8006058 <can_Read+0x24>
 8006052:	4b21      	ldr	r3, [pc, #132]	; (80060d8 <can_Read+0xa4>)
 8006054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	687a      	ldr	r2, [r7, #4]
 800605a:	6013      	str	r3, [r2, #0]
    msg->type = CanHandle.pRxMsg->RTR == CAN_RTR_DATA ? CANData : CANRemote;
 800605c:	4b1e      	ldr	r3, [pc, #120]	; (80060d8 <can_Read+0xa4>)
 800605e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	2b00      	cmp	r3, #0
 8006064:	bf14      	ite	ne
 8006066:	2301      	movne	r3, #1
 8006068:	2300      	moveq	r3, #0
 800606a:	b2db      	uxtb	r3, r3
 800606c:	461a      	mov	r2, r3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	739a      	strb	r2, [r3, #14]
    msg->format = CanHandle.pRxMsg->IDE == CAN_ID_STD ? CANStandard : CANExtended;
 8006072:	4b19      	ldr	r3, [pc, #100]	; (80060d8 <can_Read+0xa4>)
 8006074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	2b00      	cmp	r3, #0
 800607a:	bf14      	ite	ne
 800607c:	2301      	movne	r3, #1
 800607e:	2300      	moveq	r3, #0
 8006080:	b2db      	uxtb	r3, r3
 8006082:	461a      	mov	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	735a      	strb	r2, [r3, #13]
    msg->len = CanHandle.pRxMsg->DLC;
 8006088:	4b13      	ldr	r3, [pc, #76]	; (80060d8 <can_Read+0xa4>)
 800608a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	b2da      	uxtb	r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	731a      	strb	r2, [r3, #12]
    for(i = 0; i < msg->len; i++)
 8006094:	2300      	movs	r3, #0
 8006096:	60fb      	str	r3, [r7, #12]
 8006098:	e010      	b.n	80060bc <can_Read+0x88>
        msg->data[i] = CanHandle.pRxMsg->Data[i];
 800609a:	4b0f      	ldr	r3, [pc, #60]	; (80060d8 <can_Read+0xa4>)
 800609c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	3304      	adds	r3, #4
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	4413      	add	r3, r2
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	b2d9      	uxtb	r1, r3
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	4413      	add	r3, r2
 80060b0:	3304      	adds	r3, #4
 80060b2:	460a      	mov	r2, r1
 80060b4:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < msg->len; i++)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	3301      	adds	r3, #1
 80060ba:	60fb      	str	r3, [r7, #12]
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	7b1b      	ldrb	r3, [r3, #12]
 80060c0:	461a      	mov	r2, r3
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	4293      	cmp	r3, r2
 80060c6:	dbe8      	blt.n	800609a <can_Read+0x66>

    return msg->len;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	7b1b      	ldrb	r3, [r3, #12]
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3714      	adds	r7, #20
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bc80      	pop	{r7}
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	200001d4 	.word	0x200001d4

080060dc <can_Filter_list>:

    return HAL_CAN_Init(&CanHandle);
}
//===========================================================================
int can_Filter_list(uint32_t id1_id2, uint32_t id3_id4, CANFormat format /*=CANAny*/, int32_t handle /*=0*/ )
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b08e      	sub	sp, #56	; 0x38
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	603b      	str	r3, [r7, #0]
 80060e8:	4613      	mov	r3, r2
 80060ea:	71fb      	strb	r3, [r7, #7]
    CAN_FilterConfTypeDef   sFilterConfig;

    sFilterConfig.FilterNumber = handle;
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	627b      	str	r3, [r7, #36]	; 0x24
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;  // CAN_FILTERMODE_IDMASK
 80060f0:	2301      	movs	r3, #1
 80060f2:	62bb      	str	r3, [r7, #40]	; 0x28
    
    sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT; // CAN_FILTERSCALE_32BIT
 80060f4:	2300      	movs	r3, #0
 80060f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFilterConfig.FilterIdHigh = (((id1_id2) >> 16) & 0xFFFF);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	0c1b      	lsrs	r3, r3, #16
 80060fc:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterIdLow = ((id1_id2) & 0xFFFF);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	b29b      	uxth	r3, r3
 8006102:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterMaskIdHigh = (((id3_id4) >> 16) & 0xFFFF);
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	0c1b      	lsrs	r3, r3, #16
 8006108:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterMaskIdLow = ((id3_id4) & 0xFFFF);
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	b29b      	uxth	r3, r3
 800610e:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterFIFOAssignment = 0;
 8006110:	2300      	movs	r3, #0
 8006112:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterActivation = ENABLE;
 8006114:	2301      	movs	r3, #1
 8006116:	633b      	str	r3, [r7, #48]	; 0x30
    sFilterConfig.BankNumber = 14;
 8006118:	230e      	movs	r3, #14
 800611a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_CAN_ConfigFilter(&CanHandle, &sFilterConfig);
 800611c:	f107 0310 	add.w	r3, r7, #16
 8006120:	4619      	mov	r1, r3
 8006122:	4804      	ldr	r0, [pc, #16]	; (8006134 <can_Filter_list+0x58>)
 8006124:	f7fb f81e 	bl	8001164 <HAL_CAN_ConfigFilter>

    return 1;
 8006128:	2301      	movs	r3, #1
}
 800612a:	4618      	mov	r0, r3
 800612c:	3738      	adds	r7, #56	; 0x38
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	200001d4 	.word	0x200001d4

08006138 <HAL_CAN_RxCpltCallback>:
    return HAL_CAN_GetError(&CanHandle);
}
//===========================================================================

void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* CanHandle)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
    if (rxCompleteCallback != NULL)
 8006140:	4b26      	ldr	r3, [pc, #152]	; (80061dc <HAL_CAN_RxCpltCallback+0xa4>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d002      	beq.n	800614e <HAL_CAN_RxCpltCallback+0x16>
        rxCompleteCallback();
 8006148:	4b24      	ldr	r3, [pc, #144]	; (80061dc <HAL_CAN_RxCpltCallback+0xa4>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4798      	blx	r3

    if (CanHandle->State == HAL_CAN_STATE_BUSY_TX)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b12      	cmp	r3, #18
 8006158:	d104      	bne.n	8006164 <HAL_CAN_RxCpltCallback+0x2c>
        CanHandle->State = HAL_CAN_STATE_BUSY_TX_RX;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2232      	movs	r2, #50	; 0x32
 800615e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8006162:	e02e      	b.n	80061c2 <HAL_CAN_RxCpltCallback+0x8a>
    else {
        CanHandle->State = HAL_CAN_STATE_BUSY_RX;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2222      	movs	r2, #34	; 0x22
 8006168:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Set CAN error code to none */
        CanHandle->ErrorCode = HAL_CAN_ERROR_NONE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Enable Error warning Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_EWG);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	695a      	ldr	r2, [r3, #20]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006180:	615a      	str	r2, [r3, #20]

        /* Enable Error passive Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_EPV);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	695a      	ldr	r2, [r3, #20]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006190:	615a      	str	r2, [r3, #20]

        /* Enable Bus-off Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_BOF);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	695a      	ldr	r2, [r3, #20]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80061a0:	615a      	str	r2, [r3, #20]

        /* Enable Last error code Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_LEC);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	695a      	ldr	r2, [r3, #20]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061b0:	615a      	str	r2, [r3, #20]

        /* Enable Error Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_ERR);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	695a      	ldr	r2, [r3, #20]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061c0:	615a      	str	r2, [r3, #20]
    }

    // Enable FIFO 0 message pending Interrupt
    __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_FMP0);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	695a      	ldr	r2, [r3, #20]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f042 0202 	orr.w	r2, r2, #2
 80061d0:	615a      	str	r2, [r3, #20]
}
 80061d2:	bf00      	nop
 80061d4:	3708      	adds	r7, #8
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	20000514 	.word	0x20000514

080061e0 <i2c1_Init>:

//======================================================================
// Init I2C1 Peripheral
//======================================================================
void i2c1_Init()
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	af00      	add	r7, sp, #0
    hi2c1.Instance             = I2C1;
 80061e4:	4b10      	ldr	r3, [pc, #64]	; (8006228 <i2c1_Init+0x48>)
 80061e6:	4a11      	ldr	r2, [pc, #68]	; (800622c <i2c1_Init+0x4c>)
 80061e8:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed      = I2C1_SPEED;		// cf config.h
 80061ea:	4b0f      	ldr	r3, [pc, #60]	; (8006228 <i2c1_Init+0x48>)
 80061ec:	f64e 2260 	movw	r2, #60000	; 0xea60
 80061f0:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle       = I2C_DUTYCYCLE_2;
 80061f2:	4b0d      	ldr	r3, [pc, #52]	; (8006228 <i2c1_Init+0x48>)
 80061f4:	2200      	movs	r2, #0
 80061f6:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1     = 0x2;
 80061f8:	4b0b      	ldr	r3, [pc, #44]	; (8006228 <i2c1_Init+0x48>)
 80061fa:	2202      	movs	r2, #2
 80061fc:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 80061fe:	4b0a      	ldr	r3, [pc, #40]	; (8006228 <i2c1_Init+0x48>)
 8006200:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006204:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006206:	4b08      	ldr	r3, [pc, #32]	; (8006228 <i2c1_Init+0x48>)
 8006208:	2200      	movs	r2, #0
 800620a:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2     = 0xFF;
 800620c:	4b06      	ldr	r3, [pc, #24]	; (8006228 <i2c1_Init+0x48>)
 800620e:	22ff      	movs	r2, #255	; 0xff
 8006210:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006212:	4b05      	ldr	r3, [pc, #20]	; (8006228 <i2c1_Init+0x48>)
 8006214:	2200      	movs	r2, #0
 8006216:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8006218:	4b03      	ldr	r3, [pc, #12]	; (8006228 <i2c1_Init+0x48>)
 800621a:	2200      	movs	r2, #0
 800621c:	621a      	str	r2, [r3, #32]

    HAL_I2C_Init(&hi2c1);
 800621e:	4802      	ldr	r0, [pc, #8]	; (8006228 <i2c1_Init+0x48>)
 8006220:	f7fc f81a 	bl	8002258 <HAL_I2C_Init>
}
 8006224:	bf00      	nop
 8006226:	bd80      	pop	{r7, pc}
 8006228:	20000284 	.word	0x20000284
 800622c:	40005400 	.word	0x40005400

08006230 <i2c1_ReadRegBuffer>:
}
//======================================================================
// Receive n_data bytes - located at regAddr - from i2c slave
//======================================================================
int i2c1_ReadRegBuffer(uint16_t addrSlave, uint8_t  regAddr,  uint8_t *data, int n_data)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b088      	sub	sp, #32
 8006234:	af02      	add	r7, sp, #8
 8006236:	60ba      	str	r2, [r7, #8]
 8006238:	607b      	str	r3, [r7, #4]
 800623a:	4603      	mov	r3, r0
 800623c:	81fb      	strh	r3, [r7, #14]
 800623e:	460b      	mov	r3, r1
 8006240:	737b      	strb	r3, [r7, #13]
    int status;
    uint8_t RegAddr;
    RegAddr=regAddr;
 8006242:	7b7b      	ldrb	r3, [r7, #13]
 8006244:	74fb      	strb	r3, [r7, #19]
    do{
        status=HAL_I2C_Master_Transmit(&hi2c1, addrSlave, &RegAddr, 1, 100);
 8006246:	f107 0213 	add.w	r2, r7, #19
 800624a:	89f9      	ldrh	r1, [r7, #14]
 800624c:	2364      	movs	r3, #100	; 0x64
 800624e:	9300      	str	r3, [sp, #0]
 8006250:	2301      	movs	r3, #1
 8006252:	480f      	ldr	r0, [pc, #60]	; (8006290 <i2c1_ReadRegBuffer+0x60>)
 8006254:	f7fc f91a 	bl	800248c <HAL_I2C_Master_Transmit>
 8006258:	4603      	mov	r3, r0
 800625a:	617b      	str	r3, [r7, #20]
        if( status )
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10f      	bne.n	8006282 <i2c1_ReadRegBuffer+0x52>
            break;
        status =HAL_I2C_Master_Receive(&hi2c1, addrSlave, data, n_data, n_data*100);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	b29a      	uxth	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2164      	movs	r1, #100	; 0x64
 800626a:	fb01 f303 	mul.w	r3, r1, r3
 800626e:	89f9      	ldrh	r1, [r7, #14]
 8006270:	9300      	str	r3, [sp, #0]
 8006272:	4613      	mov	r3, r2
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	4806      	ldr	r0, [pc, #24]	; (8006290 <i2c1_ReadRegBuffer+0x60>)
 8006278:	f7fc fa16 	bl	80026a8 <HAL_I2C_Master_Receive>
 800627c:	4603      	mov	r3, r0
 800627e:	617b      	str	r3, [r7, #20]
 8006280:	e000      	b.n	8006284 <i2c1_ReadRegBuffer+0x54>
            break;
 8006282:	bf00      	nop
    }while(0);
    return status;
 8006284:	697b      	ldr	r3, [r7, #20]
}
 8006286:	4618      	mov	r0, r3
 8006288:	3718      	adds	r7, #24
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop
 8006290:	20000284 	.word	0x20000284

08006294 <i2c1_WriteRegByte_IT>:

//======================================================================
// Write 1 byte at regAddr Slave - Interrupt Method
//======================================================================
void i2c1_WriteRegByte_IT(uint16_t addrSlave, uint8_t  regAddr,  uint8_t data)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	4603      	mov	r3, r0
 800629c:	80fb      	strh	r3, [r7, #6]
 800629e:	460b      	mov	r3, r1
 80062a0:	717b      	strb	r3, [r7, #5]
 80062a2:	4613      	mov	r3, r2
 80062a4:	713b      	strb	r3, [r7, #4]

	uint8_t datas_to_send[2];

	datas_to_send[0]=regAddr;
 80062a6:	797b      	ldrb	r3, [r7, #5]
 80062a8:	733b      	strb	r3, [r7, #12]
	datas_to_send[1]=data;
 80062aa:	793b      	ldrb	r3, [r7, #4]
 80062ac:	737b      	strb	r3, [r7, #13]

	while(HAL_I2C_Master_Transmit_IT(&hi2c1, addrSlave, datas_to_send, 2)!= HAL_OK){}
 80062ae:	bf00      	nop
 80062b0:	f107 020c 	add.w	r2, r7, #12
 80062b4:	88f9      	ldrh	r1, [r7, #6]
 80062b6:	2302      	movs	r3, #2
 80062b8:	4808      	ldr	r0, [pc, #32]	; (80062dc <i2c1_WriteRegByte_IT+0x48>)
 80062ba:	f7fc fc35 	bl	8002b28 <HAL_I2C_Master_Transmit_IT>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d1f5      	bne.n	80062b0 <i2c1_WriteRegByte_IT+0x1c>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 80062c4:	bf00      	nop
 80062c6:	4805      	ldr	r0, [pc, #20]	; (80062dc <i2c1_WriteRegByte_IT+0x48>)
 80062c8:	f7fc ff7c 	bl	80031c4 <HAL_I2C_GetState>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b20      	cmp	r3, #32
 80062d0:	d1f9      	bne.n	80062c6 <i2c1_WriteRegByte_IT+0x32>
}
 80062d2:	bf00      	nop
 80062d4:	bf00      	nop
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}
 80062dc:	20000284 	.word	0x20000284

080062e0 <i2c1_ReadRegBuffer_IT>:
//======================================================================
// Read 1 byte from regAddr Slave - Interrupt Method
//======================================================================
void i2c1_ReadRegBuffer_IT(uint16_t addrSlave, uint8_t  regAddr,  uint8_t* datas, int len)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60ba      	str	r2, [r7, #8]
 80062e8:	607b      	str	r3, [r7, #4]
 80062ea:	4603      	mov	r3, r0
 80062ec:	81fb      	strh	r3, [r7, #14]
 80062ee:	460b      	mov	r3, r1
 80062f0:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit_IT(&hi2c1, addrSlave, &regAddr, 1)!= HAL_OK){}
 80062f2:	bf00      	nop
 80062f4:	f107 020d 	add.w	r2, r7, #13
 80062f8:	89f9      	ldrh	r1, [r7, #14]
 80062fa:	2301      	movs	r3, #1
 80062fc:	4811      	ldr	r0, [pc, #68]	; (8006344 <i2c1_ReadRegBuffer_IT+0x64>)
 80062fe:	f7fc fc13 	bl	8002b28 <HAL_I2C_Master_Transmit_IT>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d1f5      	bne.n	80062f4 <i2c1_ReadRegBuffer_IT+0x14>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8006308:	bf00      	nop
 800630a:	480e      	ldr	r0, [pc, #56]	; (8006344 <i2c1_ReadRegBuffer_IT+0x64>)
 800630c:	f7fc ff5a 	bl	80031c4 <HAL_I2C_GetState>
 8006310:	4603      	mov	r3, r0
 8006312:	2b20      	cmp	r3, #32
 8006314:	d1f9      	bne.n	800630a <i2c1_ReadRegBuffer_IT+0x2a>

	while(HAL_I2C_Master_Receive_IT(&hi2c1, addrSlave, datas, len)!= HAL_OK){}
 8006316:	bf00      	nop
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	b29b      	uxth	r3, r3
 800631c:	89f9      	ldrh	r1, [r7, #14]
 800631e:	68ba      	ldr	r2, [r7, #8]
 8006320:	4808      	ldr	r0, [pc, #32]	; (8006344 <i2c1_ReadRegBuffer_IT+0x64>)
 8006322:	f7fc fc99 	bl	8002c58 <HAL_I2C_Master_Receive_IT>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d1f5      	bne.n	8006318 <i2c1_ReadRegBuffer_IT+0x38>
	while( HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY ){}
 800632c:	bf00      	nop
 800632e:	4805      	ldr	r0, [pc, #20]	; (8006344 <i2c1_ReadRegBuffer_IT+0x64>)
 8006330:	f7fc ff48 	bl	80031c4 <HAL_I2C_GetState>
 8006334:	4603      	mov	r3, r0
 8006336:	2b20      	cmp	r3, #32
 8006338:	d1f9      	bne.n	800632e <i2c1_ReadRegBuffer_IT+0x4e>
}
 800633a:	bf00      	nop
 800633c:	bf00      	nop
 800633e:	3710      	adds	r7, #16
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}
 8006344:	20000284 	.word	0x20000284

08006348 <uart2_Init>:
//=================================================================
//	UART 2 INIT (STLINK UART)
//=================================================================

void uart2_Init()
{
 8006348:	b580      	push	{r7, lr}
 800634a:	af00      	add	r7, sp, #0
	  Uart2Handle.Instance        = USART2;
 800634c:	4b11      	ldr	r3, [pc, #68]	; (8006394 <uart2_Init+0x4c>)
 800634e:	4a12      	ldr	r2, [pc, #72]	; (8006398 <uart2_Init+0x50>)
 8006350:	601a      	str	r2, [r3, #0]
	  Uart2Handle.Init.BaudRate   = UART_BAUDRATE;
 8006352:	4b10      	ldr	r3, [pc, #64]	; (8006394 <uart2_Init+0x4c>)
 8006354:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006358:	605a      	str	r2, [r3, #4]
	  Uart2Handle.Init.WordLength = UART_WORDLENGTH_8B;
 800635a:	4b0e      	ldr	r3, [pc, #56]	; (8006394 <uart2_Init+0x4c>)
 800635c:	2200      	movs	r2, #0
 800635e:	609a      	str	r2, [r3, #8]
	  Uart2Handle.Init.StopBits   = UART_STOPBITS_1;
 8006360:	4b0c      	ldr	r3, [pc, #48]	; (8006394 <uart2_Init+0x4c>)
 8006362:	2200      	movs	r2, #0
 8006364:	60da      	str	r2, [r3, #12]
	  Uart2Handle.Init.Parity     = UART_PARITY_NONE;
 8006366:	4b0b      	ldr	r3, [pc, #44]	; (8006394 <uart2_Init+0x4c>)
 8006368:	2200      	movs	r2, #0
 800636a:	611a      	str	r2, [r3, #16]
	  Uart2Handle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800636c:	4b09      	ldr	r3, [pc, #36]	; (8006394 <uart2_Init+0x4c>)
 800636e:	2200      	movs	r2, #0
 8006370:	619a      	str	r2, [r3, #24]
	  Uart2Handle.Init.Mode       = UART_MODE_TX_RX;
 8006372:	4b08      	ldr	r3, [pc, #32]	; (8006394 <uart2_Init+0x4c>)
 8006374:	220c      	movs	r2, #12
 8006376:	615a      	str	r2, [r3, #20]
	  Uart2Handle.Init.OverSampling = UART_OVERSAMPLING_16;
 8006378:	4b06      	ldr	r3, [pc, #24]	; (8006394 <uart2_Init+0x4c>)
 800637a:	2200      	movs	r2, #0
 800637c:	61da      	str	r2, [r3, #28]

	  HAL_UART_Init(&Uart2Handle);
 800637e:	4805      	ldr	r0, [pc, #20]	; (8006394 <uart2_Init+0x4c>)
 8006380:	f7ff f856 	bl	8005430 <HAL_UART_Init>

	  HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
 8006384:	2201      	movs	r2, #1
 8006386:	4905      	ldr	r1, [pc, #20]	; (800639c <uart2_Init+0x54>)
 8006388:	4802      	ldr	r0, [pc, #8]	; (8006394 <uart2_Init+0x4c>)
 800638a:	f7ff f940 	bl	800560e <HAL_UART_Receive_IT>
}
 800638e:	bf00      	nop
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	20000128 	.word	0x20000128
 8006398:	40004400 	.word	0x40004400
 800639c:	200002d8 	.word	0x200002d8

080063a0 <uart1_Init>:
	  HAL_UART_Receive_IT(&UartDxlHandle, (uint8_t *)rec_buf6, 1);
}


void uart1_Init()
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	af00      	add	r7, sp, #0
	  UartDxlHandle.Instance          = USART1;
 80063a4:	4b11      	ldr	r3, [pc, #68]	; (80063ec <uart1_Init+0x4c>)
 80063a6:	4a12      	ldr	r2, [pc, #72]	; (80063f0 <uart1_Init+0x50>)
 80063a8:	601a      	str	r2, [r3, #0]

	  UartDxlHandle.Init.BaudRate     =57600;//1000000;//57600;
 80063aa:	4b10      	ldr	r3, [pc, #64]	; (80063ec <uart1_Init+0x4c>)
 80063ac:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80063b0:	605a      	str	r2, [r3, #4]
	  UartDxlHandle.Init.WordLength   = UART_WORDLENGTH_8B;
 80063b2:	4b0e      	ldr	r3, [pc, #56]	; (80063ec <uart1_Init+0x4c>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	609a      	str	r2, [r3, #8]
	  UartDxlHandle.Init.StopBits     = UART_STOPBITS_1;
 80063b8:	4b0c      	ldr	r3, [pc, #48]	; (80063ec <uart1_Init+0x4c>)
 80063ba:	2200      	movs	r2, #0
 80063bc:	60da      	str	r2, [r3, #12]
	  UartDxlHandle.Init.Parity       = UART_PARITY_NONE;
 80063be:	4b0b      	ldr	r3, [pc, #44]	; (80063ec <uart1_Init+0x4c>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	611a      	str	r2, [r3, #16]
	  UartDxlHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 80063c4:	4b09      	ldr	r3, [pc, #36]	; (80063ec <uart1_Init+0x4c>)
 80063c6:	2200      	movs	r2, #0
 80063c8:	619a      	str	r2, [r3, #24]
	  UartDxlHandle.Init.Mode         = UART_MODE_TX_RX;
 80063ca:	4b08      	ldr	r3, [pc, #32]	; (80063ec <uart1_Init+0x4c>)
 80063cc:	220c      	movs	r2, #12
 80063ce:	615a      	str	r2, [r3, #20]
	  UartDxlHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 80063d0:	4b06      	ldr	r3, [pc, #24]	; (80063ec <uart1_Init+0x4c>)
 80063d2:	2200      	movs	r2, #0
 80063d4:	61da      	str	r2, [r3, #28]

	  HAL_UART_Init(&UartDxlHandle);
 80063d6:	4805      	ldr	r0, [pc, #20]	; (80063ec <uart1_Init+0x4c>)
 80063d8:	f7ff f82a 	bl	8005430 <HAL_UART_Init>

	  HAL_UART_Receive_IT(&UartDxlHandle, (uint8_t *)rec_buf6, 1);
 80063dc:	2201      	movs	r2, #1
 80063de:	4905      	ldr	r1, [pc, #20]	; (80063f4 <uart1_Init+0x54>)
 80063e0:	4802      	ldr	r0, [pc, #8]	; (80063ec <uart1_Init+0x4c>)
 80063e2:	f7ff f914 	bl	800560e <HAL_UART_Receive_IT>
}
 80063e6:	bf00      	nop
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	200000d0 	.word	0x200000d0
 80063f0:	40013800 	.word	0x40013800
 80063f4:	2000003c 	.word	0x2000003c

080063f8 <put_char>:

//=================================================================
//	PUCHAR PROTOTYPE (USED BY PRINTF FUNCTIONS)
//=================================================================
int put_char(int ch)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&Uart2Handle, (uint8_t *)&ch, 1, 0xFFFF);
 8006400:	1d39      	adds	r1, r7, #4
 8006402:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006406:	2201      	movs	r2, #1
 8006408:	4803      	ldr	r0, [pc, #12]	; (8006418 <put_char+0x20>)
 800640a:	f7ff f867 	bl	80054dc <HAL_UART_Transmit>
	return 0;
 800640e:	2300      	movs	r3, #0
}
 8006410:	4618      	mov	r0, r3
 8006412:	3708      	adds	r7, #8
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	20000128 	.word	0x20000128

0800641c <HAL_UART_RxCpltCallback>:

//=================================================================
//	UART RECEIVE CALLBACK5
//=================================================================
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b082      	sub	sp, #8
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]


		if (UartHandle -> Instance == USART3)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a0b      	ldr	r2, [pc, #44]	; (8006458 <HAL_UART_RxCpltCallback+0x3c>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d10a      	bne.n	8006444 <HAL_UART_RxCpltCallback+0x28>
		{
			HAL_UART_Receive_IT(&UartDxlHandle, (uint8_t *)rec_buf6, 1);
 800642e:	2201      	movs	r2, #1
 8006430:	490a      	ldr	r1, [pc, #40]	; (800645c <HAL_UART_RxCpltCallback+0x40>)
 8006432:	480b      	ldr	r0, [pc, #44]	; (8006460 <HAL_UART_RxCpltCallback+0x44>)
 8006434:	f7ff f8eb 	bl	800560e <HAL_UART_Receive_IT>
			dxl_rcv_cb(rec_buf6[0]);
 8006438:	4b08      	ldr	r3, [pc, #32]	; (800645c <HAL_UART_RxCpltCallback+0x40>)
 800643a:	781b      	ldrb	r3, [r3, #0]
 800643c:	4618      	mov	r0, r3
 800643e:	f000 fa0f 	bl	8006860 <dxl_rcv_cb>
		else
		{

			 HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
		}
}
 8006442:	e004      	b.n	800644e <HAL_UART_RxCpltCallback+0x32>
			 HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
 8006444:	2201      	movs	r2, #1
 8006446:	4907      	ldr	r1, [pc, #28]	; (8006464 <HAL_UART_RxCpltCallback+0x48>)
 8006448:	4807      	ldr	r0, [pc, #28]	; (8006468 <HAL_UART_RxCpltCallback+0x4c>)
 800644a:	f7ff f8e0 	bl	800560e <HAL_UART_Receive_IT>
}
 800644e:	bf00      	nop
 8006450:	3708      	adds	r7, #8
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop
 8006458:	40004800 	.word	0x40004800
 800645c:	2000003c 	.word	0x2000003c
 8006460:	200000d0 	.word	0x200000d0
 8006464:	200002d8 	.word	0x200002d8
 8006468:	20000128 	.word	0x20000128

0800646c <put_string>:

//================================================================
//				PUT STRING
//================================================================
void put_string(char* s)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
	while(*s != '\0')
 8006474:	e007      	b.n	8006486 <put_string+0x1a>
	{
		put_char(*s);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	781b      	ldrb	r3, [r3, #0]
 800647a:	4618      	mov	r0, r3
 800647c:	f7ff ffbc 	bl	80063f8 <put_char>
		s++;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	3301      	adds	r3, #1
 8006484:	607b      	str	r3, [r7, #4]
	while(*s != '\0')
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1f3      	bne.n	8006476 <put_string+0xa>
	}
}
 800648e:	bf00      	nop
 8006490:	bf00      	nop
 8006492:	3708      	adds	r7, #8
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <term_printf>:

//================================================================
//				TERM_PRINTF
//================================================================
void term_printf(const char* fmt, ...)
{
 8006498:	b40f      	push	{r0, r1, r2, r3}
 800649a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800649e:	b0a6      	sub	sp, #152	; 0x98
 80064a0:	af02      	add	r7, sp, #8
	unsigned long long ull;
	unsigned long long tmp;
	unsigned long  size;
	unsigned int   sp;
	char           s[60];
	int first=0;
 80064a2:	2300      	movs	r3, #0
 80064a4:	67bb      	str	r3, [r7, #120]	; 0x78

	va_start(ap, fmt);
 80064a6:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80064aa:	64bb      	str	r3, [r7, #72]	; 0x48

	while (*fmt != '\0') {
 80064ac:	e1c4      	b.n	8006838 <term_printf+0x3a0>
		if (*fmt =='%') {
 80064ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	2b25      	cmp	r3, #37	; 0x25
 80064b6:	f040 81b4 	bne.w	8006822 <term_printf+0x38a>
			size=0; sp=1;
 80064ba:	2300      	movs	r3, #0
 80064bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80064c0:	2301      	movs	r3, #1
 80064c2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			if (*++fmt=='0') {fmt++; sp=0;}	// parse %04d --> sp=0
 80064c6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80064ca:	3301      	adds	r3, #1
 80064cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	2b30      	cmp	r3, #48	; 0x30
 80064d8:	d107      	bne.n	80064ea <term_printf+0x52>
 80064da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80064de:	3301      	adds	r3, #1
 80064e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064e4:	2300      	movs	r3, #0
 80064e6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			ch=*fmt;
 80064ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			if ((ch>'0') && (ch<='9')) {	// parse %4d --> size=4
 80064f4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80064f8:	2b30      	cmp	r3, #48	; 0x30
 80064fa:	d92d      	bls.n	8006558 <term_printf+0xc0>
 80064fc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8006500:	2b39      	cmp	r3, #57	; 0x39
 8006502:	d829      	bhi.n	8006558 <term_printf+0xc0>
				char tmp[10];
				int i=0;
 8006504:	2300      	movs	r3, #0
 8006506:	67fb      	str	r3, [r7, #124]	; 0x7c
				while ((ch>='0') && (ch<='9')) {
 8006508:	e012      	b.n	8006530 <term_printf+0x98>
					tmp[i++]=ch;
 800650a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800650c:	1c5a      	adds	r2, r3, #1
 800650e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006510:	3390      	adds	r3, #144	; 0x90
 8006512:	443b      	add	r3, r7
 8006514:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8006518:	f803 2c90 	strb.w	r2, [r3, #-144]
					ch=*++fmt;
 800651c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006520:	3301      	adds	r3, #1
 8006522:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006526:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
				while ((ch>='0') && (ch<='9')) {
 8006530:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8006534:	2b2f      	cmp	r3, #47	; 0x2f
 8006536:	d903      	bls.n	8006540 <term_printf+0xa8>
 8006538:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800653c:	2b39      	cmp	r3, #57	; 0x39
 800653e:	d9e4      	bls.n	800650a <term_printf+0x72>
				}
				tmp[i]='\0';
 8006540:	463a      	mov	r2, r7
 8006542:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006544:	4413      	add	r3, r2
 8006546:	2200      	movs	r2, #0
 8006548:	701a      	strb	r2, [r3, #0]
				size=str2num(tmp,10);
 800654a:	463b      	mov	r3, r7
 800654c:	210a      	movs	r1, #10
 800654e:	4618      	mov	r0, r3
 8006550:	f001 f9ae 	bl	80078b0 <str2num>
 8006554:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
			}
			switch (ch) {
 8006558:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800655c:	2b25      	cmp	r3, #37	; 0x25
 800655e:	d03b      	beq.n	80065d8 <term_printf+0x140>
 8006560:	2b25      	cmp	r3, #37	; 0x25
 8006562:	f2c0 8157 	blt.w	8006814 <term_printf+0x37c>
 8006566:	2b78      	cmp	r3, #120	; 0x78
 8006568:	f300 8154 	bgt.w	8006814 <term_printf+0x37c>
 800656c:	2b63      	cmp	r3, #99	; 0x63
 800656e:	f2c0 8151 	blt.w	8006814 <term_printf+0x37c>
 8006572:	3b63      	subs	r3, #99	; 0x63
 8006574:	2b15      	cmp	r3, #21
 8006576:	f200 814d 	bhi.w	8006814 <term_printf+0x37c>
 800657a:	a201      	add	r2, pc, #4	; (adr r2, 8006580 <term_printf+0xe8>)
 800657c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006580:	080065e1 	.word	0x080065e1
 8006584:	0800660b 	.word	0x0800660b
 8006588:	08006815 	.word	0x08006815
 800658c:	0800671f 	.word	0x0800671f
 8006590:	08006815 	.word	0x08006815
 8006594:	08006815 	.word	0x08006815
 8006598:	08006815 	.word	0x08006815
 800659c:	08006815 	.word	0x08006815
 80065a0:	08006815 	.word	0x08006815
 80065a4:	08006815 	.word	0x08006815
 80065a8:	08006815 	.word	0x08006815
 80065ac:	08006815 	.word	0x08006815
 80065b0:	08006683 	.word	0x08006683
 80065b4:	080066b3 	.word	0x080066b3
 80065b8:	08006815 	.word	0x08006815
 80065bc:	08006815 	.word	0x08006815
 80065c0:	080065f9 	.word	0x080065f9
 80065c4:	08006815 	.word	0x08006815
 80065c8:	08006653 	.word	0x08006653
 80065cc:	08006815 	.word	0x08006815
 80065d0:	08006815 	.word	0x08006815
 80065d4:	080066ef 	.word	0x080066ef
				case '%':
					put_char('%');
 80065d8:	2025      	movs	r0, #37	; 0x25
 80065da:	f7ff ff0d 	bl	80063f8 <put_char>
					break;
 80065de:	e126      	b.n	800682e <term_printf+0x396>
				case 'c':
					ch = va_arg(ap, int);
 80065e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065e2:	1d1a      	adds	r2, r3, #4
 80065e4:	64ba      	str	r2, [r7, #72]	; 0x48
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
					put_char(ch);
 80065ec:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7ff ff01 	bl	80063f8 <put_char>
					break;
 80065f6:	e11a      	b.n	800682e <term_printf+0x396>
				case 's':
					p = va_arg(ap, char *);
 80065f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065fa:	1d1a      	adds	r2, r3, #4
 80065fc:	64ba      	str	r2, [r7, #72]	; 0x48
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	677b      	str	r3, [r7, #116]	; 0x74
					put_string(p);
 8006602:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8006604:	f7ff ff32 	bl	800646c <put_string>
					break;
 8006608:	e111      	b.n	800682e <term_printf+0x396>
				case 'd':
					ul = va_arg(ap, long);
 800660a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800660c:	1d1a      	adds	r2, r3, #4
 800660e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					if ((long)ul < 0) {
 8006616:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800661a:	2b00      	cmp	r3, #0
 800661c:	da07      	bge.n	800662e <term_printf+0x196>
						put_char('-');
 800661e:	202d      	movs	r0, #45	; 0x2d
 8006620:	f7ff feea 	bl	80063f8 <put_char>
						ul = -(long)ul;
 8006624:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006628:	425b      	negs	r3, r3
 800662a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
						//size--;
					}
					num2str(s, ul, 10, size, sp);
 800662e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006632:	f107 000c 	add.w	r0, r7, #12
 8006636:	9300      	str	r3, [sp, #0]
 8006638:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800663c:	220a      	movs	r2, #10
 800663e:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8006642:	f001 f8b3 	bl	80077ac <num2str>
					put_string(s);
 8006646:	f107 030c 	add.w	r3, r7, #12
 800664a:	4618      	mov	r0, r3
 800664c:	f7ff ff0e 	bl	800646c <put_string>
					break;
 8006650:	e0ed      	b.n	800682e <term_printf+0x396>
				case 'u':
					ul = va_arg(ap, unsigned int);
 8006652:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006654:	1d1a      	adds	r2, r3, #4
 8006656:	64ba      	str	r2, [r7, #72]	; 0x48
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 10, size, sp);
 800665e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006662:	f107 000c 	add.w	r0, r7, #12
 8006666:	9300      	str	r3, [sp, #0]
 8006668:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800666c:	220a      	movs	r2, #10
 800666e:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8006672:	f001 f89b 	bl	80077ac <num2str>
					put_string(s);
 8006676:	f107 030c 	add.w	r3, r7, #12
 800667a:	4618      	mov	r0, r3
 800667c:	f7ff fef6 	bl	800646c <put_string>
					break;
 8006680:	e0d5      	b.n	800682e <term_printf+0x396>
				case 'o':
					ul = va_arg(ap, unsigned int);
 8006682:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006684:	1d1a      	adds	r2, r3, #4
 8006686:	64ba      	str	r2, [r7, #72]	; 0x48
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 8, size, sp);
 800668e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006692:	f107 000c 	add.w	r0, r7, #12
 8006696:	9300      	str	r3, [sp, #0]
 8006698:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800669c:	2208      	movs	r2, #8
 800669e:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80066a2:	f001 f883 	bl	80077ac <num2str>
					put_string(s);
 80066a6:	f107 030c 	add.w	r3, r7, #12
 80066aa:	4618      	mov	r0, r3
 80066ac:	f7ff fede 	bl	800646c <put_string>
					break;
 80066b0:	e0bd      	b.n	800682e <term_printf+0x396>
				case 'p':
					put_char('0');
 80066b2:	2030      	movs	r0, #48	; 0x30
 80066b4:	f7ff fea0 	bl	80063f8 <put_char>
					put_char('x');
 80066b8:	2078      	movs	r0, #120	; 0x78
 80066ba:	f7ff fe9d 	bl	80063f8 <put_char>
					ul = va_arg(ap, unsigned int);
 80066be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066c0:	1d1a      	adds	r2, r3, #4
 80066c2:	64ba      	str	r2, [r7, #72]	; 0x48
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 16, size, sp);
 80066ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80066ce:	f107 000c 	add.w	r0, r7, #12
 80066d2:	9300      	str	r3, [sp, #0]
 80066d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80066d8:	2210      	movs	r2, #16
 80066da:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80066de:	f001 f865 	bl	80077ac <num2str>
					put_string(s);
 80066e2:	f107 030c 	add.w	r3, r7, #12
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7ff fec0 	bl	800646c <put_string>
					break;
 80066ec:	e09f      	b.n	800682e <term_printf+0x396>
				case 'x':
					ul = va_arg(ap, unsigned int);
 80066ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066f0:	1d1a      	adds	r2, r3, #4
 80066f2:	64ba      	str	r2, [r7, #72]	; 0x48
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 16, size, sp);
 80066fa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80066fe:	f107 000c 	add.w	r0, r7, #12
 8006702:	9300      	str	r3, [sp, #0]
 8006704:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006708:	2210      	movs	r2, #16
 800670a:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800670e:	f001 f84d 	bl	80077ac <num2str>
					put_string(s);
 8006712:	f107 030c 	add.w	r3, r7, #12
 8006716:	4618      	mov	r0, r3
 8006718:	f7ff fea8 	bl	800646c <put_string>
					break;
 800671c:	e087      	b.n	800682e <term_printf+0x396>
				case 'f':
					//if(first==0){ ull = va_arg(ap, long long unsigned int); first = 1;}
					ull = va_arg(ap, long long unsigned int);
 800671e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006720:	3307      	adds	r3, #7
 8006722:	f023 0307 	bic.w	r3, r3, #7
 8006726:	f103 0208 	add.w	r2, r3, #8
 800672a:	64ba      	str	r2, [r7, #72]	; 0x48
 800672c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006730:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
					tmp = ull >> 63;
 8006734:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006738:	f04f 0200 	mov.w	r2, #0
 800673c:	f04f 0300 	mov.w	r3, #0
 8006740:	0fca      	lsrs	r2, r1, #31
 8006742:	2300      	movs	r3, #0
 8006744:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
					int sign = tmp & 0x1 ;
 8006748:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	65fb      	str	r3, [r7, #92]	; 0x5c
					tmp = (ull & 0x000FFFFFFFFFFFFF) ;
 8006750:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8006754:	4692      	mov	sl, r2
 8006756:	f3c3 0b13 	ubfx	fp, r3, #0, #20
 800675a:	e9c7 ab18 	strd	sl, fp, [r7, #96]	; 0x60
					double mf = (double)tmp ;
 800675e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006762:	f7f9 fe7b 	bl	800045c <__aeabi_ul2d>
 8006766:	4602      	mov	r2, r0
 8006768:	460b      	mov	r3, r1
 800676a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
					mf = mf / pow(2.0,52.0);
 800676e:	f04f 0200 	mov.w	r2, #0
 8006772:	4b38      	ldr	r3, [pc, #224]	; (8006854 <term_printf+0x3bc>)
 8006774:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006778:	f7f9 ffd0 	bl	800071c <__aeabi_ddiv>
 800677c:	4602      	mov	r2, r0
 800677e:	460b      	mov	r3, r1
 8006780:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
					mf = mf + 1.0;
 8006784:	f04f 0200 	mov.w	r2, #0
 8006788:	4b33      	ldr	r3, [pc, #204]	; (8006858 <term_printf+0x3c0>)
 800678a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800678e:	f7f9 fce5 	bl	800015c <__adddf3>
 8006792:	4602      	mov	r2, r0
 8006794:	460b      	mov	r3, r1
 8006796:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
					tmp = ( ull & 0x7FF0000000000000 ) >> 52;
 800679a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800679e:	f04f 0200 	mov.w	r2, #0
 80067a2:	f04f 0300 	mov.w	r3, #0
 80067a6:	0d0a      	lsrs	r2, r1, #20
 80067a8:	2300      	movs	r3, #0
 80067aa:	f3c2 080a 	ubfx	r8, r2, #0, #11
 80067ae:	f04f 0900 	mov.w	r9, #0
 80067b2:	e9c7 8918 	strd	r8, r9, [r7, #96]	; 0x60
					tmp = tmp - 1023;
 80067b6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80067ba:	4928      	ldr	r1, [pc, #160]	; (800685c <term_printf+0x3c4>)
 80067bc:	1854      	adds	r4, r2, r1
 80067be:	f143 35ff 	adc.w	r5, r3, #4294967295	; 0xffffffff
 80067c2:	e9c7 4518 	strd	r4, r5, [r7, #96]	; 0x60
					float f = mf*myPow(2.0,tmp);
 80067c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80067c8:	461a      	mov	r2, r3
 80067ca:	f04f 0000 	mov.w	r0, #0
 80067ce:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80067d2:	f001 f971 	bl	8007ab8 <myPow>
 80067d6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80067da:	f7f9 fe75 	bl	80004c8 <__aeabi_dmul>
 80067de:	4602      	mov	r2, r0
 80067e0:	460b      	mov	r3, r1
 80067e2:	4610      	mov	r0, r2
 80067e4:	4619      	mov	r1, r3
 80067e6:	f7fa f881 	bl	80008ec <__aeabi_d2f>
 80067ea:	4603      	mov	r3, r0
 80067ec:	64fb      	str	r3, [r7, #76]	; 0x4c
					if(sign==1){ put_char('-'); }
 80067ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d102      	bne.n	80067fa <term_printf+0x362>
 80067f4:	202d      	movs	r0, #45	; 0x2d
 80067f6:	f7ff fdff 	bl	80063f8 <put_char>
					float2str((char*)s, f, 5);
 80067fa:	f107 030c 	add.w	r3, r7, #12
 80067fe:	2205      	movs	r2, #5
 8006800:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006802:	4618      	mov	r0, r3
 8006804:	f001 f910 	bl	8007a28 <float2str>
					put_string((char*)s);
 8006808:	f107 030c 	add.w	r3, r7, #12
 800680c:	4618      	mov	r0, r3
 800680e:	f7ff fe2d 	bl	800646c <put_string>
					break;
 8006812:	e00c      	b.n	800682e <term_printf+0x396>

				default:
					put_char(*fmt);
 8006814:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006818:	781b      	ldrb	r3, [r3, #0]
 800681a:	4618      	mov	r0, r3
 800681c:	f7ff fdec 	bl	80063f8 <put_char>
 8006820:	e005      	b.n	800682e <term_printf+0x396>
			}
		} else put_char(*fmt);
 8006822:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	4618      	mov	r0, r3
 800682a:	f7ff fde5 	bl	80063f8 <put_char>
		fmt++;
 800682e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006832:	3301      	adds	r3, #1
 8006834:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	while (*fmt != '\0') {
 8006838:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	2b00      	cmp	r3, #0
 8006840:	f47f ae35 	bne.w	80064ae <term_printf+0x16>
	}
	va_end(ap);
}
 8006844:	bf00      	nop
 8006846:	bf00      	nop
 8006848:	3790      	adds	r7, #144	; 0x90
 800684a:	46bd      	mov	sp, r7
 800684c:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006850:	b004      	add	sp, #16
 8006852:	4770      	bx	lr
 8006854:	43300000 	.word	0x43300000
 8006858:	3ff00000 	.word	0x3ff00000
 800685c:	fffffc01 	.word	0xfffffc01

08006860 <dxl_rcv_cb>:
uint8_t 	size = 0;

uint8_t 	dxl_rcvBuf[BUF_SIZE];
//==================================================================
void dxl_rcv_cb(uint8_t car)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	4603      	mov	r3, r0
 8006868:	71fb      	strb	r3, [r7, #7]
		dxl_rcvBuf[(p_wr++)%BUF_SIZE] = car;
 800686a:	4b10      	ldr	r3, [pc, #64]	; (80068ac <dxl_rcv_cb+0x4c>)
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	1c5a      	adds	r2, r3, #1
 8006870:	b2d1      	uxtb	r1, r2
 8006872:	4a0e      	ldr	r2, [pc, #56]	; (80068ac <dxl_rcv_cb+0x4c>)
 8006874:	7011      	strb	r1, [r2, #0]
 8006876:	461a      	mov	r2, r3
 8006878:	4b0d      	ldr	r3, [pc, #52]	; (80068b0 <dxl_rcv_cb+0x50>)
 800687a:	fb83 1302 	smull	r1, r3, r3, r2
 800687e:	1159      	asrs	r1, r3, #5
 8006880:	17d3      	asrs	r3, r2, #31
 8006882:	1acb      	subs	r3, r1, r3
 8006884:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8006888:	fb01 f303 	mul.w	r3, r1, r3
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	4909      	ldr	r1, [pc, #36]	; (80068b4 <dxl_rcv_cb+0x54>)
 8006890:	79fa      	ldrb	r2, [r7, #7]
 8006892:	54ca      	strb	r2, [r1, r3]
		size++;
 8006894:	4b08      	ldr	r3, [pc, #32]	; (80068b8 <dxl_rcv_cb+0x58>)
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	3301      	adds	r3, #1
 800689a:	b2da      	uxtb	r2, r3
 800689c:	4b06      	ldr	r3, [pc, #24]	; (80068b8 <dxl_rcv_cb+0x58>)
 800689e:	701a      	strb	r2, [r3, #0]
}
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bc80      	pop	{r7}
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	20000054 	.word	0x20000054
 80068b0:	10624dd3 	.word	0x10624dd3
 80068b4:	200002dc 	.word	0x200002dc
 80068b8:	20000056 	.word	0x20000056

080068bc <NVIC_SetPriority>:
{
 80068bc:	b480      	push	{r7}
 80068be:	b083      	sub	sp, #12
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	4603      	mov	r3, r0
 80068c4:	6039      	str	r1, [r7, #0]
 80068c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80068c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	da0b      	bge.n	80068e8 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	b2da      	uxtb	r2, r3
 80068d4:	490c      	ldr	r1, [pc, #48]	; (8006908 <NVIC_SetPriority+0x4c>)
 80068d6:	79fb      	ldrb	r3, [r7, #7]
 80068d8:	f003 030f 	and.w	r3, r3, #15
 80068dc:	3b04      	subs	r3, #4
 80068de:	0112      	lsls	r2, r2, #4
 80068e0:	b2d2      	uxtb	r2, r2
 80068e2:	440b      	add	r3, r1
 80068e4:	761a      	strb	r2, [r3, #24]
}
 80068e6:	e009      	b.n	80068fc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	4907      	ldr	r1, [pc, #28]	; (800690c <NVIC_SetPriority+0x50>)
 80068ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068f2:	0112      	lsls	r2, r2, #4
 80068f4:	b2d2      	uxtb	r2, r2
 80068f6:	440b      	add	r3, r1
 80068f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80068fc:	bf00      	nop
 80068fe:	370c      	adds	r7, #12
 8006900:	46bd      	mov	sp, r7
 8006902:	bc80      	pop	{r7}
 8006904:	4770      	bx	lr
 8006906:	bf00      	nop
 8006908:	e000ed00 	.word	0xe000ed00
 800690c:	e000e100 	.word	0xe000e100

08006910 <SysTick_Config>:
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b082      	sub	sp, #8
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	3b01      	subs	r3, #1
 800691c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006920:	d301      	bcc.n	8006926 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8006922:	2301      	movs	r3, #1
 8006924:	e00f      	b.n	8006946 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006926:	4a0a      	ldr	r2, [pc, #40]	; (8006950 <SysTick_Config+0x40>)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	3b01      	subs	r3, #1
 800692c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800692e:	210f      	movs	r1, #15
 8006930:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006934:	f7ff ffc2 	bl	80068bc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006938:	4b05      	ldr	r3, [pc, #20]	; (8006950 <SysTick_Config+0x40>)
 800693a:	2200      	movs	r2, #0
 800693c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800693e:	4b04      	ldr	r3, [pc, #16]	; (8006950 <SysTick_Config+0x40>)
 8006940:	2207      	movs	r2, #7
 8006942:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3708      	adds	r7, #8
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop
 8006950:	e000e010 	.word	0xe000e010

08006954 <main>:

//====================================================================
// >>>>>>>>>>>>>>>>>>>>>>>>>> MAIN <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
//====================================================================
int main(void)
{
 8006954:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006958:	b086      	sub	sp, #24
 800695a:	af04      	add	r7, sp, #16
	HAL_Init();
 800695c:	f7fa fa9a 	bl	8000e94 <HAL_Init>
	systemClock_Config();
 8006960:	f000 fe80 	bl	8007664 <systemClock_Config>
    SysTick_Config(HAL_RCC_GetHCLKFreq() / 1000); //SysTick end of count event each 1ms
 8006964:	f7fe fb20 	bl	8004fa8 <HAL_RCC_GetHCLKFreq>
 8006968:	4603      	mov	r3, r0
 800696a:	4a4d      	ldr	r2, [pc, #308]	; (8006aa0 <main+0x14c>)
 800696c:	fba2 2303 	umull	r2, r3, r2, r3
 8006970:	099b      	lsrs	r3, r3, #6
 8006972:	4618      	mov	r0, r3
 8006974:	f7ff ffcc 	bl	8006910 <SysTick_Config>
	uart2_Init();
 8006978:	f7ff fce6 	bl	8006348 <uart2_Init>
	uart1_Init();
 800697c:	f7ff fd10 	bl	80063a0 <uart1_Init>
	i2c1_Init();
 8006980:	f7ff fc2e 	bl	80061e0 <i2c1_Init>

#if DYN_ANEMO
    anemo_Timer1Init();
#endif

	HAL_Delay(1000); // Wait
 8006984:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006988:	f7fa fae6 	bl	8000f58 <HAL_Delay>
#if VL6180X_PRESS_HUM_TEMP
    VL6180x_Init();
#endif

#if MPU9250
    mpu9250_InitMPU9250();
 800698c:	f000 fa29 	bl	8006de2 <mpu9250_InitMPU9250>
    mpu9250_CalibrateMPU9250();
 8006990:	f000 fae8 	bl	8006f64 <mpu9250_CalibrateMPU9250>
#if USE_MAGNETOMETER
    mpu9250_InitAK8963(magCalibration);
#endif
    uint8_t response=0;
 8006994:	2300      	movs	r3, #0
 8006996:	71fb      	strb	r3, [r7, #7]
	response =  mpu9250_WhoAmI();
 8006998:	f000 fa5c 	bl	8006e54 <mpu9250_WhoAmI>
 800699c:	4603      	mov	r3, r0
 800699e:	71fb      	strb	r3, [r7, #7]
	term_printf("%d",response);
 80069a0:	79fb      	ldrb	r3, [r7, #7]
 80069a2:	4619      	mov	r1, r3
 80069a4:	483f      	ldr	r0, [pc, #252]	; (8006aa4 <main+0x150>)
 80069a6:	f7ff fd77 	bl	8006498 <term_printf>
#endif


    can_Init();
 80069aa:	f7ff fa13 	bl	8005dd4 <can_Init>
    can_SetFreq(CAN_BAUDRATE); // CAN BAUDRATE : 500 MHz -- cf Inc/config.h
 80069ae:	483e      	ldr	r0, [pc, #248]	; (8006aa8 <main+0x154>)
 80069b0:	f7ff fa50 	bl	8005e54 <can_SetFreq>
#if USE_FILTER
    can_Filter_list((ID_1<<21)|(ID_2<<5) , (ID_3<<21)|(ID_4<<5) , CANStandard, 0); // Accept until 4 Standard IDs
 80069b4:	2300      	movs	r3, #0
 80069b6:	2200      	movs	r2, #0
 80069b8:	493c      	ldr	r1, [pc, #240]	; (8006aac <main+0x158>)
 80069ba:	483d      	ldr	r0, [pc, #244]	; (8006ab0 <main+0x15c>)
 80069bc:	f7ff fb8e 	bl	80060dc <can_Filter_list>
#else
    can_Filter_disable(); // Accept everybody
#endif
    can_IrqInit();
 80069c0:	f7ff fac8 	bl	8005f54 <can_IrqInit>
    can_IrqSet(&can_callback);
 80069c4:	483b      	ldr	r0, [pc, #236]	; (8006ab4 <main+0x160>)
 80069c6:	f7ff facf 	bl	8005f68 <can_IrqSet>

    txMsg.id=0x55;
 80069ca:	4b3b      	ldr	r3, [pc, #236]	; (8006ab8 <main+0x164>)
 80069cc:	2255      	movs	r2, #85	; 0x55
 80069ce:	601a      	str	r2, [r3, #0]
    txMsg.data[0]=1;
 80069d0:	4b39      	ldr	r3, [pc, #228]	; (8006ab8 <main+0x164>)
 80069d2:	2201      	movs	r2, #1
 80069d4:	711a      	strb	r2, [r3, #4]
    txMsg.data[1]=2;
 80069d6:	4b38      	ldr	r3, [pc, #224]	; (8006ab8 <main+0x164>)
 80069d8:	2202      	movs	r2, #2
 80069da:	715a      	strb	r2, [r3, #5]
    txMsg.len=2;
 80069dc:	4b36      	ldr	r3, [pc, #216]	; (8006ab8 <main+0x164>)
 80069de:	2202      	movs	r2, #2
 80069e0:	731a      	strb	r2, [r3, #12]
    txMsg.format=CANStandard;
 80069e2:	4b35      	ldr	r3, [pc, #212]	; (8006ab8 <main+0x164>)
 80069e4:	2200      	movs	r2, #0
 80069e6:	735a      	strb	r2, [r3, #13]
    txMsg.type=CANData;
 80069e8:	4b33      	ldr	r3, [pc, #204]	; (8006ab8 <main+0x164>)
 80069ea:	2200      	movs	r2, #0
 80069ec:	739a      	strb	r2, [r3, #14]

    can_Write(txMsg);
 80069ee:	4b32      	ldr	r3, [pc, #200]	; (8006ab8 <main+0x164>)
 80069f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80069f2:	f7ff fac7 	bl	8005f84 <can_Write>

    // Décommenter pour utiliser ce Timer ; permet de déclencher une interruption toutes les N ms
     tickTimer_Init(10); // period in ms
 80069f6:	200a      	movs	r0, #10
 80069f8:	f000 fea6 	bl	8007748 <tickTimer_Init>



#if MPU9250

    mpu9250_ReadAccelData(accel_data);
 80069fc:	482f      	ldr	r0, [pc, #188]	; (8006abc <main+0x168>)
 80069fe:	f000 fa39 	bl	8006e74 <mpu9250_ReadAccelData>
   	 mpu9250_ReadGyroData(gyro_data);
 8006a02:	482f      	ldr	r0, [pc, #188]	; (8006ac0 <main+0x16c>)
 8006a04:	f000 fa62 	bl	8006ecc <mpu9250_ReadGyroData>
  // mpu9250_ReadMagData(&mag_data);
   	 temp_data = mpu9250_ReadTempData();
 8006a08:	f000 fa8c 	bl	8006f24 <mpu9250_ReadTempData>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	461a      	mov	r2, r3
 8006a10:	4b2c      	ldr	r3, [pc, #176]	; (8006ac4 <main+0x170>)
 8006a12:	801a      	strh	r2, [r3, #0]

   	 term_printf(" Accele(G): xl=%f , yl=%f, zl=%f\n \r", accel_data_g[0],accel_data_g[1], accel_data_g[2] );
 8006a14:	4b2c      	ldr	r3, [pc, #176]	; (8006ac8 <main+0x174>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f7f9 fcfd 	bl	8000418 <__aeabi_f2d>
 8006a1e:	4680      	mov	r8, r0
 8006a20:	4689      	mov	r9, r1
 8006a22:	4b29      	ldr	r3, [pc, #164]	; (8006ac8 <main+0x174>)
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7f9 fcf6 	bl	8000418 <__aeabi_f2d>
 8006a2c:	4604      	mov	r4, r0
 8006a2e:	460d      	mov	r5, r1
 8006a30:	4b25      	ldr	r3, [pc, #148]	; (8006ac8 <main+0x174>)
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	4618      	mov	r0, r3
 8006a36:	f7f9 fcef 	bl	8000418 <__aeabi_f2d>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a42:	e9cd 4500 	strd	r4, r5, [sp]
 8006a46:	4642      	mov	r2, r8
 8006a48:	464b      	mov	r3, r9
 8006a4a:	4820      	ldr	r0, [pc, #128]	; (8006acc <main+0x178>)
 8006a4c:	f7ff fd24 	bl	8006498 <term_printf>
   	 term_printf("Gyro(rad/s): xa=%f , ya=%f, za=%f\n\r", gyro_data_rad[0],gyro_data_rad[1],gyro_data[2] );
 8006a50:	4b1f      	ldr	r3, [pc, #124]	; (8006ad0 <main+0x17c>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4618      	mov	r0, r3
 8006a56:	f7f9 fcdf 	bl	8000418 <__aeabi_f2d>
 8006a5a:	4604      	mov	r4, r0
 8006a5c:	460d      	mov	r5, r1
 8006a5e:	4b1c      	ldr	r3, [pc, #112]	; (8006ad0 <main+0x17c>)
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7f9 fcd8 	bl	8000418 <__aeabi_f2d>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	4914      	ldr	r1, [pc, #80]	; (8006ac0 <main+0x16c>)
 8006a6e:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 8006a72:	9102      	str	r1, [sp, #8]
 8006a74:	e9cd 2300 	strd	r2, r3, [sp]
 8006a78:	4622      	mov	r2, r4
 8006a7a:	462b      	mov	r3, r5
 8006a7c:	4815      	ldr	r0, [pc, #84]	; (8006ad4 <main+0x180>)
 8006a7e:	f7ff fd0b 	bl	8006498 <term_printf>

   	 can_send_temperature();
 8006a82:	f000 f85f 	bl	8006b44 <can_send_temperature>
   	 can_send_accel();
 8006a86:	f000 f883 	bl	8006b90 <can_send_accel>
   	 can_send_gyro();
 8006a8a:	f000 f8c3 	bl	8006c14 <can_send_gyro>
   	 can_send_accel_g();
 8006a8e:	f000 f903 	bl	8006c98 <can_send_accel_g>
  	 can_send_gyro_rad_s();
 8006a92:	f000 f93d 	bl	8006d10 <can_send_gyro_rad_s>
   	 HAL_Delay(1000);
 8006a96:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006a9a:	f7fa fa5d 	bl	8000f58 <HAL_Delay>
    while (1) {
 8006a9e:	e7ad      	b.n	80069fc <main+0xa8>
 8006aa0:	10624dd3 	.word	0x10624dd3
 8006aa4:	08007d54 	.word	0x08007d54
 8006aa8:	0007a120 	.word	0x0007a120
 8006aac:	00600080 	.word	0x00600080
 8006ab0:	00200040 	.word	0x00200040
 8006ab4:	08006ad9 	.word	0x08006ad9
 8006ab8:	20000504 	.word	0x20000504
 8006abc:	20000518 	.word	0x20000518
 8006ac0:	20000520 	.word	0x20000520
 8006ac4:	200004e0 	.word	0x200004e0
 8006ac8:	200004d4 	.word	0x200004d4
 8006acc:	08007d58 	.word	0x08007d58
 8006ad0:	200004f8 	.word	0x200004f8
 8006ad4:	08007d7c 	.word	0x08007d7c

08006ad8 <can_callback>:
//====================================================================
//			CAN CALLBACK RECEPT
//====================================================================

void can_callback(void)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
	CAN_Message msg_rcv;
	int i=0;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	617b      	str	r3, [r7, #20]

	can_Read(&msg_rcv);
 8006ae2:	1d3b      	adds	r3, r7, #4
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f7ff faa5 	bl	8006034 <can_Read>
	txMsg.id=0x55;			// Identifiant du message à envoyer
 8006aea:	4b15      	ldr	r3, [pc, #84]	; (8006b40 <can_callback+0x68>)
 8006aec:	2255      	movs	r2, #85	; 0x55
 8006aee:	601a      	str	r2, [r3, #0]

	for(i=0;i<8;i++)
 8006af0:	2300      	movs	r3, #0
 8006af2:	617b      	str	r3, [r7, #20]
 8006af4:	e00f      	b.n	8006b16 <can_callback+0x3e>
	{
	txMsg.data[i]=msg_rcv.data[i]+1;
 8006af6:	f107 0208 	add.w	r2, r7, #8
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	4413      	add	r3, r2
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	3301      	adds	r3, #1
 8006b02:	b2d9      	uxtb	r1, r3
 8006b04:	4a0e      	ldr	r2, [pc, #56]	; (8006b40 <can_callback+0x68>)
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	4413      	add	r3, r2
 8006b0a:	3304      	adds	r3, #4
 8006b0c:	460a      	mov	r2, r1
 8006b0e:	701a      	strb	r2, [r3, #0]
	for(i=0;i<8;i++)
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	3301      	adds	r3, #1
 8006b14:	617b      	str	r3, [r7, #20]
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	2b07      	cmp	r3, #7
 8006b1a:	ddec      	ble.n	8006af6 <can_callback+0x1e>
	}
	txMsg.len=8;			// Nombre d'octets à envoyer
 8006b1c:	4b08      	ldr	r3, [pc, #32]	; (8006b40 <can_callback+0x68>)
 8006b1e:	2208      	movs	r2, #8
 8006b20:	731a      	strb	r2, [r3, #12]
	txMsg.format=CANStandard;
 8006b22:	4b07      	ldr	r3, [pc, #28]	; (8006b40 <can_callback+0x68>)
 8006b24:	2200      	movs	r2, #0
 8006b26:	735a      	strb	r2, [r3, #13]
	txMsg.type=CANData;
 8006b28:	4b05      	ldr	r3, [pc, #20]	; (8006b40 <can_callback+0x68>)
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	739a      	strb	r2, [r3, #14]

	can_Write(txMsg);
 8006b2e:	4b04      	ldr	r3, [pc, #16]	; (8006b40 <can_callback+0x68>)
 8006b30:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006b32:	f7ff fa27 	bl	8005f84 <can_Write>
}
 8006b36:	bf00      	nop
 8006b38:	3718      	adds	r7, #24
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	20000504 	.word	0x20000504

08006b44 <can_send_temperature>:
void can_send_temperature(){
 8006b44:	b580      	push	{r7, lr}
 8006b46:	af00      	add	r7, sp, #0
	txMsg.id = 0x01;
 8006b48:	4b0f      	ldr	r3, [pc, #60]	; (8006b88 <can_send_temperature+0x44>)
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	601a      	str	r2, [r3, #0]
		txMsg.len = 2;
 8006b4e:	4b0e      	ldr	r3, [pc, #56]	; (8006b88 <can_send_temperature+0x44>)
 8006b50:	2202      	movs	r2, #2
 8006b52:	731a      	strb	r2, [r3, #12]
		txMsg.type = CANData;
 8006b54:	4b0c      	ldr	r3, [pc, #48]	; (8006b88 <can_send_temperature+0x44>)
 8006b56:	2200      	movs	r2, #0
 8006b58:	739a      	strb	r2, [r3, #14]
		txMsg.format = CANStandard;
 8006b5a:	4b0b      	ldr	r3, [pc, #44]	; (8006b88 <can_send_temperature+0x44>)
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	735a      	strb	r2, [r3, #13]

		// Pack temperature data into CAN message
		txMsg.data[0] = (uint8_t)(temp_data & 0xFF);
 8006b60:	4b0a      	ldr	r3, [pc, #40]	; (8006b8c <can_send_temperature+0x48>)
 8006b62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b66:	b2da      	uxtb	r2, r3
 8006b68:	4b07      	ldr	r3, [pc, #28]	; (8006b88 <can_send_temperature+0x44>)
 8006b6a:	711a      	strb	r2, [r3, #4]
		txMsg.data[1] = (uint8_t)((temp_data >> 8) & 0xFF);
 8006b6c:	4b07      	ldr	r3, [pc, #28]	; (8006b8c <can_send_temperature+0x48>)
 8006b6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b72:	121b      	asrs	r3, r3, #8
 8006b74:	b21b      	sxth	r3, r3
 8006b76:	b2da      	uxtb	r2, r3
 8006b78:	4b03      	ldr	r3, [pc, #12]	; (8006b88 <can_send_temperature+0x44>)
 8006b7a:	715a      	strb	r2, [r3, #5]
		can_Write(txMsg);
 8006b7c:	4b02      	ldr	r3, [pc, #8]	; (8006b88 <can_send_temperature+0x44>)
 8006b7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006b80:	f7ff fa00 	bl	8005f84 <can_Write>
	}
 8006b84:	bf00      	nop
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	20000504 	.word	0x20000504
 8006b8c:	200004e0 	.word	0x200004e0

08006b90 <can_send_accel>:
void can_send_accel(){
 8006b90:	b580      	push	{r7, lr}
 8006b92:	af00      	add	r7, sp, #0
	txMsg.id = 0x02; // Set CAN message ID for accelerometer data (adjust as needed)
 8006b94:	4b1d      	ldr	r3, [pc, #116]	; (8006c0c <can_send_accel+0x7c>)
 8006b96:	2202      	movs	r2, #2
 8006b98:	601a      	str	r2, [r3, #0]
	txMsg.len = 6; // 6 bytes for accelerometer data (2 bytes for each axis)
 8006b9a:	4b1c      	ldr	r3, [pc, #112]	; (8006c0c <can_send_accel+0x7c>)
 8006b9c:	2206      	movs	r2, #6
 8006b9e:	731a      	strb	r2, [r3, #12]
	txMsg.type = CANData;
 8006ba0:	4b1a      	ldr	r3, [pc, #104]	; (8006c0c <can_send_accel+0x7c>)
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	739a      	strb	r2, [r3, #14]
	txMsg.format = CANStandard;
 8006ba6:	4b19      	ldr	r3, [pc, #100]	; (8006c0c <can_send_accel+0x7c>)
 8006ba8:	2200      	movs	r2, #0
 8006baa:	735a      	strb	r2, [r3, #13]

	// Pack accelerometer data into CAN message
	txMsg.data[0] = (uint8_t)(accel_data[0] & 0xFF);
 8006bac:	4b18      	ldr	r3, [pc, #96]	; (8006c10 <can_send_accel+0x80>)
 8006bae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006bb2:	b2da      	uxtb	r2, r3
 8006bb4:	4b15      	ldr	r3, [pc, #84]	; (8006c0c <can_send_accel+0x7c>)
 8006bb6:	711a      	strb	r2, [r3, #4]
	txMsg.data[1] = (uint8_t)((accel_data[0] >> 8) & 0xFF);
 8006bb8:	4b15      	ldr	r3, [pc, #84]	; (8006c10 <can_send_accel+0x80>)
 8006bba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006bbe:	121b      	asrs	r3, r3, #8
 8006bc0:	b21b      	sxth	r3, r3
 8006bc2:	b2da      	uxtb	r2, r3
 8006bc4:	4b11      	ldr	r3, [pc, #68]	; (8006c0c <can_send_accel+0x7c>)
 8006bc6:	715a      	strb	r2, [r3, #5]
	txMsg.data[2] = (uint8_t)(accel_data[1] & 0xFF);
 8006bc8:	4b11      	ldr	r3, [pc, #68]	; (8006c10 <can_send_accel+0x80>)
 8006bca:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	4b0e      	ldr	r3, [pc, #56]	; (8006c0c <can_send_accel+0x7c>)
 8006bd2:	719a      	strb	r2, [r3, #6]
	txMsg.data[3] = (uint8_t)((accel_data[1] >> 8) & 0xFF);
 8006bd4:	4b0e      	ldr	r3, [pc, #56]	; (8006c10 <can_send_accel+0x80>)
 8006bd6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006bda:	121b      	asrs	r3, r3, #8
 8006bdc:	b21b      	sxth	r3, r3
 8006bde:	b2da      	uxtb	r2, r3
 8006be0:	4b0a      	ldr	r3, [pc, #40]	; (8006c0c <can_send_accel+0x7c>)
 8006be2:	71da      	strb	r2, [r3, #7]
	txMsg.data[4] = (uint8_t)(accel_data[2] & 0xFF);
 8006be4:	4b0a      	ldr	r3, [pc, #40]	; (8006c10 <can_send_accel+0x80>)
 8006be6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006bea:	b2da      	uxtb	r2, r3
 8006bec:	4b07      	ldr	r3, [pc, #28]	; (8006c0c <can_send_accel+0x7c>)
 8006bee:	721a      	strb	r2, [r3, #8]
	txMsg.data[5] = (uint8_t)((accel_data[2] >> 8) & 0xFF);
 8006bf0:	4b07      	ldr	r3, [pc, #28]	; (8006c10 <can_send_accel+0x80>)
 8006bf2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006bf6:	121b      	asrs	r3, r3, #8
 8006bf8:	b21b      	sxth	r3, r3
 8006bfa:	b2da      	uxtb	r2, r3
 8006bfc:	4b03      	ldr	r3, [pc, #12]	; (8006c0c <can_send_accel+0x7c>)
 8006bfe:	725a      	strb	r2, [r3, #9]
	can_Write(txMsg);
 8006c00:	4b02      	ldr	r3, [pc, #8]	; (8006c0c <can_send_accel+0x7c>)
 8006c02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006c04:	f7ff f9be 	bl	8005f84 <can_Write>

}
 8006c08:	bf00      	nop
 8006c0a:	bd80      	pop	{r7, pc}
 8006c0c:	20000504 	.word	0x20000504
 8006c10:	20000518 	.word	0x20000518

08006c14 <can_send_gyro>:
void can_send_gyro(){
 8006c14:	b580      	push	{r7, lr}
 8006c16:	af00      	add	r7, sp, #0
	txMsg.id = 0x03;
 8006c18:	4b1d      	ldr	r3, [pc, #116]	; (8006c90 <can_send_gyro+0x7c>)
 8006c1a:	2203      	movs	r2, #3
 8006c1c:	601a      	str	r2, [r3, #0]
	txMsg.len = 6;
 8006c1e:	4b1c      	ldr	r3, [pc, #112]	; (8006c90 <can_send_gyro+0x7c>)
 8006c20:	2206      	movs	r2, #6
 8006c22:	731a      	strb	r2, [r3, #12]
	txMsg.type = CANData;
 8006c24:	4b1a      	ldr	r3, [pc, #104]	; (8006c90 <can_send_gyro+0x7c>)
 8006c26:	2200      	movs	r2, #0
 8006c28:	739a      	strb	r2, [r3, #14]
	txMsg.format = CANStandard;
 8006c2a:	4b19      	ldr	r3, [pc, #100]	; (8006c90 <can_send_gyro+0x7c>)
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	735a      	strb	r2, [r3, #13]

	// Pack gyroscope data into CAN message
	txMsg.data[0] = (uint8_t)(gyro_data[0] & 0xFF);
 8006c30:	4b18      	ldr	r3, [pc, #96]	; (8006c94 <can_send_gyro+0x80>)
 8006c32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c36:	b2da      	uxtb	r2, r3
 8006c38:	4b15      	ldr	r3, [pc, #84]	; (8006c90 <can_send_gyro+0x7c>)
 8006c3a:	711a      	strb	r2, [r3, #4]
	txMsg.data[1] = (uint8_t)((gyro_data[0] >> 8) & 0xFF);
 8006c3c:	4b15      	ldr	r3, [pc, #84]	; (8006c94 <can_send_gyro+0x80>)
 8006c3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c42:	121b      	asrs	r3, r3, #8
 8006c44:	b21b      	sxth	r3, r3
 8006c46:	b2da      	uxtb	r2, r3
 8006c48:	4b11      	ldr	r3, [pc, #68]	; (8006c90 <can_send_gyro+0x7c>)
 8006c4a:	715a      	strb	r2, [r3, #5]
	txMsg.data[2] = (uint8_t)(gyro_data[1] & 0xFF);
 8006c4c:	4b11      	ldr	r3, [pc, #68]	; (8006c94 <can_send_gyro+0x80>)
 8006c4e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006c52:	b2da      	uxtb	r2, r3
 8006c54:	4b0e      	ldr	r3, [pc, #56]	; (8006c90 <can_send_gyro+0x7c>)
 8006c56:	719a      	strb	r2, [r3, #6]
	txMsg.data[3] = (uint8_t)((gyro_data[1] >> 8) & 0xFF);
 8006c58:	4b0e      	ldr	r3, [pc, #56]	; (8006c94 <can_send_gyro+0x80>)
 8006c5a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8006c5e:	121b      	asrs	r3, r3, #8
 8006c60:	b21b      	sxth	r3, r3
 8006c62:	b2da      	uxtb	r2, r3
 8006c64:	4b0a      	ldr	r3, [pc, #40]	; (8006c90 <can_send_gyro+0x7c>)
 8006c66:	71da      	strb	r2, [r3, #7]
	txMsg.data[4] = (uint8_t)(gyro_data[2] & 0xFF);
 8006c68:	4b0a      	ldr	r3, [pc, #40]	; (8006c94 <can_send_gyro+0x80>)
 8006c6a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006c6e:	b2da      	uxtb	r2, r3
 8006c70:	4b07      	ldr	r3, [pc, #28]	; (8006c90 <can_send_gyro+0x7c>)
 8006c72:	721a      	strb	r2, [r3, #8]
	txMsg.data[5] = (uint8_t)((gyro_data[2] >> 8) & 0xFF);
 8006c74:	4b07      	ldr	r3, [pc, #28]	; (8006c94 <can_send_gyro+0x80>)
 8006c76:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8006c7a:	121b      	asrs	r3, r3, #8
 8006c7c:	b21b      	sxth	r3, r3
 8006c7e:	b2da      	uxtb	r2, r3
 8006c80:	4b03      	ldr	r3, [pc, #12]	; (8006c90 <can_send_gyro+0x7c>)
 8006c82:	725a      	strb	r2, [r3, #9]

	can_Write(txMsg);
 8006c84:	4b02      	ldr	r3, [pc, #8]	; (8006c90 <can_send_gyro+0x7c>)
 8006c86:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006c88:	f7ff f97c 	bl	8005f84 <can_Write>
}
 8006c8c:	bf00      	nop
 8006c8e:	bd80      	pop	{r7, pc}
 8006c90:	20000504 	.word	0x20000504
 8006c94:	20000520 	.word	0x20000520

08006c98 <can_send_accel_g>:

void can_send_accel_g(){
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
	txMsg.id = 0x11; // Use a unique ID for accelerometer data
 8006c9e:	4b18      	ldr	r3, [pc, #96]	; (8006d00 <can_send_accel_g+0x68>)
 8006ca0:	2211      	movs	r2, #17
 8006ca2:	601a      	str	r2, [r3, #0]
	txMsg.len = 6;   // 6 bytes for accelerometer data (2 bytes for each axis)
 8006ca4:	4b16      	ldr	r3, [pc, #88]	; (8006d00 <can_send_accel_g+0x68>)
 8006ca6:	2206      	movs	r2, #6
 8006ca8:	731a      	strb	r2, [r3, #12]
	txMsg.type = CANData;
 8006caa:	4b15      	ldr	r3, [pc, #84]	; (8006d00 <can_send_accel_g+0x68>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	739a      	strb	r2, [r3, #14]
	txMsg.format = CANStandard;
 8006cb0:	4b13      	ldr	r3, [pc, #76]	; (8006d00 <can_send_accel_g+0x68>)
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	735a      	strb	r2, [r3, #13]
	// transform and amplify before sending
	for(int i = 0; i< 3; i++){
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	607b      	str	r3, [r7, #4]
 8006cba:	e015      	b.n	8006ce8 <can_send_accel_g+0x50>
		 accel_data_g[i] = ((float)accel_data[i]*(4.0 / 32768.0));
 8006cbc:	4a11      	ldr	r2, [pc, #68]	; (8006d04 <can_send_accel_g+0x6c>)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f7f9 ff1b 	bl	8000b00 <__aeabi_i2f>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	f04f 5164 	mov.w	r1, #956301312	; 0x39000000
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f7f9 ff69 	bl	8000ba8 <__aeabi_fmul>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	4619      	mov	r1, r3
 8006cda:	4a0b      	ldr	r2, [pc, #44]	; (8006d08 <can_send_accel_g+0x70>)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i< 3; i++){
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	607b      	str	r3, [r7, #4]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	dde6      	ble.n	8006cbc <can_send_accel_g+0x24>
	txMsg.data[2] = (uint8_t)(accel_data_g[1] & 0xFF);
	txMsg.data[3] = (uint8_t)((accel_data_g[1] >> 8) & 0xFF);
	txMsg.data[4] = (uint8_t)(accel_data_g[2] & 0xFF);
	txMsg.data[5] = (uint8_t)((accel_data_g[2] >> 8) & 0xFF);
*/
	can_Write(txMsg);
 8006cee:	4b04      	ldr	r3, [pc, #16]	; (8006d00 <can_send_accel_g+0x68>)
 8006cf0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006cf2:	f7ff f947 	bl	8005f84 <can_Write>
}
 8006cf6:	bf00      	nop
 8006cf8:	3708      	adds	r7, #8
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	20000504 	.word	0x20000504
 8006d04:	20000518 	.word	0x20000518
 8006d08:	200004d4 	.word	0x200004d4
 8006d0c:	00000000 	.word	0x00000000

08006d10 <can_send_gyro_rad_s>:
void can_send_gyro_rad_s() {
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b082      	sub	sp, #8
 8006d14:	af00      	add	r7, sp, #0
    txMsg.id = 0x12; // Use a unique ID for gyroscope data
 8006d16:	4b2a      	ldr	r3, [pc, #168]	; (8006dc0 <can_send_gyro_rad_s+0xb0>)
 8006d18:	2212      	movs	r2, #18
 8006d1a:	601a      	str	r2, [r3, #0]
    txMsg.len = 6;   // 6 bytes for gyroscope data (2 bytes for each axis)
 8006d1c:	4b28      	ldr	r3, [pc, #160]	; (8006dc0 <can_send_gyro_rad_s+0xb0>)
 8006d1e:	2206      	movs	r2, #6
 8006d20:	731a      	strb	r2, [r3, #12]
    txMsg.type = CANData;
 8006d22:	4b27      	ldr	r3, [pc, #156]	; (8006dc0 <can_send_gyro_rad_s+0xb0>)
 8006d24:	2200      	movs	r2, #0
 8006d26:	739a      	strb	r2, [r3, #14]
    txMsg.format = CANStandard;
 8006d28:	4b25      	ldr	r3, [pc, #148]	; (8006dc0 <can_send_gyro_rad_s+0xb0>)
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	735a      	strb	r2, [r3, #13]

    // Transform and amplify before sending
    for (int i = 0; i < 3; i++) {
 8006d2e:	2300      	movs	r3, #0
 8006d30:	607b      	str	r3, [r7, #4]
 8006d32:	e02f      	b.n	8006d94 <can_send_gyro_rad_s+0x84>
        gyro_data_rad[i] = ((float)gyro_data[i] * (1000.0 / 32768.0) * (PI / 180.0) * 10000.0);
 8006d34:	4a23      	ldr	r2, [pc, #140]	; (8006dc4 <can_send_gyro_rad_s+0xb4>)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f7f9 fedf 	bl	8000b00 <__aeabi_i2f>
 8006d42:	4603      	mov	r3, r0
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7f9 fb67 	bl	8000418 <__aeabi_f2d>
 8006d4a:	f04f 0200 	mov.w	r2, #0
 8006d4e:	4b1e      	ldr	r3, [pc, #120]	; (8006dc8 <can_send_gyro_rad_s+0xb8>)
 8006d50:	f7f9 fbba 	bl	80004c8 <__aeabi_dmul>
 8006d54:	4602      	mov	r2, r0
 8006d56:	460b      	mov	r3, r1
 8006d58:	4610      	mov	r0, r2
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	a314      	add	r3, pc, #80	; (adr r3, 8006db0 <can_send_gyro_rad_s+0xa0>)
 8006d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d62:	f7f9 fbb1 	bl	80004c8 <__aeabi_dmul>
 8006d66:	4602      	mov	r2, r0
 8006d68:	460b      	mov	r3, r1
 8006d6a:	4610      	mov	r0, r2
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	a312      	add	r3, pc, #72	; (adr r3, 8006db8 <can_send_gyro_rad_s+0xa8>)
 8006d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d74:	f7f9 fba8 	bl	80004c8 <__aeabi_dmul>
 8006d78:	4602      	mov	r2, r0
 8006d7a:	460b      	mov	r3, r1
 8006d7c:	4610      	mov	r0, r2
 8006d7e:	4619      	mov	r1, r3
 8006d80:	f7f9 fdb4 	bl	80008ec <__aeabi_d2f>
 8006d84:	4602      	mov	r2, r0
 8006d86:	4911      	ldr	r1, [pc, #68]	; (8006dcc <can_send_gyro_rad_s+0xbc>)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < 3; i++) {
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	3301      	adds	r3, #1
 8006d92:	607b      	str	r3, [r7, #4]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2b02      	cmp	r3, #2
 8006d98:	ddcc      	ble.n	8006d34 <can_send_gyro_rad_s+0x24>
    txMsg.data[2] = (uint8_t)(gyro_data_rad[1] & 0xFF);
    txMsg.data[3] = (uint8_t)((gyro_data_rad[1] >> 8) & 0xFF);
    txMsg.data[4] = (uint8_t)(gyro_data_rad[2] & 0xFF);
    txMsg.data[5] = (uint8_t)((gyro_data_rad[2] >> 8) & 0xFF);
*/
    can_Write(txMsg);
 8006d9a:	4b09      	ldr	r3, [pc, #36]	; (8006dc0 <can_send_gyro_rad_s+0xb0>)
 8006d9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006d9e:	f7ff f8f1 	bl	8005f84 <can_Write>
}
 8006da2:	bf00      	nop
 8006da4:	3708      	adds	r7, #8
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	f3af 8000 	nop.w
 8006db0:	a2529d39 	.word	0xa2529d39
 8006db4:	3f91df46 	.word	0x3f91df46
 8006db8:	00000000 	.word	0x00000000
 8006dbc:	40c38800 	.word	0x40c38800
 8006dc0:	20000504 	.word	0x20000504
 8006dc4:	20000520 	.word	0x20000520
 8006dc8:	3f9f4000 	.word	0x3f9f4000
 8006dcc:	200004f8 	.word	0x200004f8

08006dd0 <HAL_TIM_PeriodElapsedCallback>:
//====================================================================
//			TIMER CALLBACK PERIOD
//====================================================================

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b083      	sub	sp, #12
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]





}
 8006dd8:	bf00      	nop
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bc80      	pop	{r7}
 8006de0:	4770      	bx	lr

08006de2 <mpu9250_InitMPU9250>:

//================================================================
//          INIT MPU9250
//================================================================
void mpu9250_InitMPU9250()
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	af00      	add	r7, sp, #0
    mpu9250_ResetMPU9250();
 8006de6:	f000 f8b1 	bl	8006f4c <mpu9250_ResetMPU9250>
    HAL_Delay(100);
 8006dea:	2064      	movs	r0, #100	; 0x64
 8006dec:	f7fa f8b4 	bl	8000f58 <HAL_Delay>
    // wake up device
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, PWR_MGMT_1,   0x00); // Clear sleep mode bit (6), enable all sensors
 8006df0:	2200      	movs	r2, #0
 8006df2:	216b      	movs	r1, #107	; 0x6b
 8006df4:	20d0      	movs	r0, #208	; 0xd0
 8006df6:	f7ff fa4d 	bl	8006294 <i2c1_WriteRegByte_IT>
    HAL_Delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready interrupt
 8006dfa:	2064      	movs	r0, #100	; 0x64
 8006dfc:	f7fa f8ac 	bl	8000f58 <HAL_Delay>
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, PWR_MGMT_1,   0x01);  // Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 8006e00:	2201      	movs	r2, #1
 8006e02:	216b      	movs	r1, #107	; 0x6b
 8006e04:	20d0      	movs	r0, #208	; 0xd0
 8006e06:	f7ff fa45 	bl	8006294 <i2c1_WriteRegByte_IT>
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, PWR_MGMT_2,   0x00);
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	216c      	movs	r1, #108	; 0x6c
 8006e0e:	20d0      	movs	r0, #208	; 0xd0
 8006e10:	f7ff fa40 	bl	8006294 <i2c1_WriteRegByte_IT>
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, CONFIG,       BANDWITH_GYRO_250_HZ); //41
 8006e14:	2200      	movs	r2, #0
 8006e16:	211a      	movs	r1, #26
 8006e18:	20d0      	movs	r0, #208	; 0xd0
 8006e1a:	f7ff fa3b 	bl	8006294 <i2c1_WriteRegByte_IT>
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, SMPLRT_DIV,   SAMPLE_RATE_DIVIDER_0);
 8006e1e:	2200      	movs	r2, #0
 8006e20:	2119      	movs	r1, #25
 8006e22:	20d0      	movs	r0, #208	; 0xd0
 8006e24:	f7ff fa36 	bl	8006294 <i2c1_WriteRegByte_IT>
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, GYRO_CONFIG,  GYRO_FULL_SCALE_1000_DPS);
 8006e28:	2210      	movs	r2, #16
 8006e2a:	211b      	movs	r1, #27
 8006e2c:	20d0      	movs	r0, #208	; 0xd0
 8006e2e:	f7ff fa31 	bl	8006294 <i2c1_WriteRegByte_IT>
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, ACCEL_CONFIG,     ACC_FULL_SCALE_4_G);
 8006e32:	2208      	movs	r2, #8
 8006e34:	211c      	movs	r1, #28
 8006e36:	20d0      	movs	r0, #208	; 0xd0
 8006e38:	f7ff fa2c 	bl	8006294 <i2c1_WriteRegByte_IT>
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, ACCEL_CONFIG2, BANDWITH_ACCEL_41_Hz);
 8006e3c:	2203      	movs	r2, #3
 8006e3e:	211d      	movs	r1, #29
 8006e40:	20d0      	movs	r0, #208	; 0xd0
 8006e42:	f7ff fa27 	bl	8006294 <i2c1_WriteRegByte_IT>
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, INT_PIN_CFG,  BYPASS_EN); // 0x37 0x02
 8006e46:	2202      	movs	r2, #2
 8006e48:	2137      	movs	r1, #55	; 0x37
 8006e4a:	20d0      	movs	r0, #208	; 0xd0
 8006e4c:	f7ff fa22 	bl	8006294 <i2c1_WriteRegByte_IT>
}
 8006e50:	bf00      	nop
 8006e52:	bd80      	pop	{r7, pc}

08006e54 <mpu9250_WhoAmI>:
}
//================================================================
//  GET MPU9250 DEVICE ID (Default Value : 0x71)
//================================================================
uint8_t mpu9250_WhoAmI(void)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
    uint8_t response=0;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	71fb      	strb	r3, [r7, #7]
    i2c1_ReadRegBuffer_IT( MPU9250_ADDRESS, WHO_AM_I_MPU9250 ,&response,1);
 8006e5e:	1dfa      	adds	r2, r7, #7
 8006e60:	2301      	movs	r3, #1
 8006e62:	2175      	movs	r1, #117	; 0x75
 8006e64:	20d0      	movs	r0, #208	; 0xd0
 8006e66:	f7ff fa3b 	bl	80062e0 <i2c1_ReadRegBuffer_IT>
    return response;
 8006e6a:	79fb      	ldrb	r3, [r7, #7]
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3708      	adds	r7, #8
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <mpu9250_ReadAccelData>:
  }
//================================================================
//          READ ACCELERATION
//================================================================
void mpu9250_ReadAccelData(int16_t * destination)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
  uint8_t rawData[6];  // x/y/z accel register data stored here
  i2c1_ReadRegBuffer( MPU9250_ADDRESS, ACCEL_XOUT_H,&rawData[0],6);  // Read the six raw data registers into data array
 8006e7c:	f107 0208 	add.w	r2, r7, #8
 8006e80:	2306      	movs	r3, #6
 8006e82:	213b      	movs	r1, #59	; 0x3b
 8006e84:	20d0      	movs	r0, #208	; 0xd0
 8006e86:	f7ff f9d3 	bl	8006230 <i2c1_ReadRegBuffer>
  destination[0] = (int16_t)(((int16_t)rawData[0] << 8) | rawData[1]) ;  // Turn the MSB and LSB into a signed 16-bit value
 8006e8a:	7a3b      	ldrb	r3, [r7, #8]
 8006e8c:	021b      	lsls	r3, r3, #8
 8006e8e:	b21a      	sxth	r2, r3
 8006e90:	7a7b      	ldrb	r3, [r7, #9]
 8006e92:	b21b      	sxth	r3, r3
 8006e94:	4313      	orrs	r3, r2
 8006e96:	b21a      	sxth	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	801a      	strh	r2, [r3, #0]
  destination[1] = (int16_t)(((int16_t)rawData[2] << 8) | rawData[3]) ;
 8006e9c:	7abb      	ldrb	r3, [r7, #10]
 8006e9e:	021b      	lsls	r3, r3, #8
 8006ea0:	b219      	sxth	r1, r3
 8006ea2:	7afb      	ldrb	r3, [r7, #11]
 8006ea4:	b21a      	sxth	r2, r3
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	3302      	adds	r3, #2
 8006eaa:	430a      	orrs	r2, r1
 8006eac:	b212      	sxth	r2, r2
 8006eae:	801a      	strh	r2, [r3, #0]
  destination[2] = (int16_t)(((int16_t)rawData[4] << 8) | rawData[5]) ;
 8006eb0:	7b3b      	ldrb	r3, [r7, #12]
 8006eb2:	021b      	lsls	r3, r3, #8
 8006eb4:	b219      	sxth	r1, r3
 8006eb6:	7b7b      	ldrb	r3, [r7, #13]
 8006eb8:	b21a      	sxth	r2, r3
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	3304      	adds	r3, #4
 8006ebe:	430a      	orrs	r2, r1
 8006ec0:	b212      	sxth	r2, r2
 8006ec2:	801a      	strh	r2, [r3, #0]
}
 8006ec4:	bf00      	nop
 8006ec6:	3710      	adds	r7, #16
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <mpu9250_ReadGyroData>:
//================================================================
//          READ GYRO
//================================================================
void mpu9250_ReadGyroData(int16_t * destination)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b084      	sub	sp, #16
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  uint8_t rawData[6];  // x/y/z gyro register data stored here
  i2c1_ReadRegBuffer( MPU9250_ADDRESS, GYRO_XOUT_H, &rawData[0],6);  // Read the six raw data registers sequentially into data array
 8006ed4:	f107 0208 	add.w	r2, r7, #8
 8006ed8:	2306      	movs	r3, #6
 8006eda:	2143      	movs	r1, #67	; 0x43
 8006edc:	20d0      	movs	r0, #208	; 0xd0
 8006ede:	f7ff f9a7 	bl	8006230 <i2c1_ReadRegBuffer>
  destination[0] = (int16_t)(((int16_t)rawData[0] << 8) | rawData[1]) ;  // Turn the MSB and LSB into a signed 16-bit value
 8006ee2:	7a3b      	ldrb	r3, [r7, #8]
 8006ee4:	021b      	lsls	r3, r3, #8
 8006ee6:	b21a      	sxth	r2, r3
 8006ee8:	7a7b      	ldrb	r3, [r7, #9]
 8006eea:	b21b      	sxth	r3, r3
 8006eec:	4313      	orrs	r3, r2
 8006eee:	b21a      	sxth	r2, r3
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	801a      	strh	r2, [r3, #0]
  destination[1] = (int16_t)(((int16_t)rawData[2] << 8) | rawData[3]) ;
 8006ef4:	7abb      	ldrb	r3, [r7, #10]
 8006ef6:	021b      	lsls	r3, r3, #8
 8006ef8:	b219      	sxth	r1, r3
 8006efa:	7afb      	ldrb	r3, [r7, #11]
 8006efc:	b21a      	sxth	r2, r3
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	3302      	adds	r3, #2
 8006f02:	430a      	orrs	r2, r1
 8006f04:	b212      	sxth	r2, r2
 8006f06:	801a      	strh	r2, [r3, #0]
  destination[2] = (int16_t)(((int16_t)rawData[4] << 8) | rawData[5]) ;
 8006f08:	7b3b      	ldrb	r3, [r7, #12]
 8006f0a:	021b      	lsls	r3, r3, #8
 8006f0c:	b219      	sxth	r1, r3
 8006f0e:	7b7b      	ldrb	r3, [r7, #13]
 8006f10:	b21a      	sxth	r2, r3
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	3304      	adds	r3, #4
 8006f16:	430a      	orrs	r2, r1
 8006f18:	b212      	sxth	r2, r2
 8006f1a:	801a      	strh	r2, [r3, #0]
}
 8006f1c:	bf00      	nop
 8006f1e:	3710      	adds	r7, #16
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}

08006f24 <mpu9250_ReadTempData>:
}
//================================================================
//          READ TEMPERATURE
//================================================================
int16_t mpu9250_ReadTempData()
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b082      	sub	sp, #8
 8006f28:	af00      	add	r7, sp, #0
  uint8_t rawData[2];  // x/y/z gyro register data stored here
  i2c1_ReadRegBuffer_IT( MPU9250_ADDRESS, TEMP_OUT_H, &rawData[0],2);  // Read the two raw data registers sequentially into data array
 8006f2a:	1d3a      	adds	r2, r7, #4
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	2141      	movs	r1, #65	; 0x41
 8006f30:	20d0      	movs	r0, #208	; 0xd0
 8006f32:	f7ff f9d5 	bl	80062e0 <i2c1_ReadRegBuffer_IT>
  return (int16_t)(((int16_t)rawData[0]) << 8 | rawData[1]) ;  // Turn the MSB and LSB into a 16-bit value
 8006f36:	793b      	ldrb	r3, [r7, #4]
 8006f38:	021b      	lsls	r3, r3, #8
 8006f3a:	b21a      	sxth	r2, r3
 8006f3c:	797b      	ldrb	r3, [r7, #5]
 8006f3e:	b21b      	sxth	r3, r3
 8006f40:	4313      	orrs	r3, r2
 8006f42:	b21b      	sxth	r3, r3
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3708      	adds	r7, #8
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}

08006f4c <mpu9250_ResetMPU9250>:
//================================================================
//          RESET MPU9250
//================================================================
void mpu9250_ResetMPU9250()
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	af00      	add	r7, sp, #0
    i2c1_WriteRegByte_IT( MPU9250_ADDRESS, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 8006f50:	2280      	movs	r2, #128	; 0x80
 8006f52:	216b      	movs	r1, #107	; 0x6b
 8006f54:	20d0      	movs	r0, #208	; 0xd0
 8006f56:	f7ff f99d 	bl	8006294 <i2c1_WriteRegByte_IT>
      HAL_Delay(100);
 8006f5a:	2064      	movs	r0, #100	; 0x64
 8006f5c:	f7f9 fffc 	bl	8000f58 <HAL_Delay>
}
 8006f60:	bf00      	nop
 8006f62:	bd80      	pop	{r7, pc}

08006f64 <mpu9250_CalibrateMPU9250>:
//================================================================
//          CALIBRATE
//================================================================
void mpu9250_CalibrateMPU9250()
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b08e      	sub	sp, #56	; 0x38
 8006f68:	af00      	add	r7, sp, #0
    int nb_mes=0;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	637b      	str	r3, [r7, #52]	; 0x34
    uint8_t Buf[14];
    int16_t ax=0, ay=0, az=0;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	837b      	strh	r3, [r7, #26]
 8006f72:	2300      	movs	r3, #0
 8006f74:	833b      	strh	r3, [r7, #24]
 8006f76:	2300      	movs	r3, #0
 8006f78:	82fb      	strh	r3, [r7, #22]
    int16_t gx=0, gy=0, gz=0;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	82bb      	strh	r3, [r7, #20]
 8006f7e:	2300      	movs	r3, #0
 8006f80:	827b      	strh	r3, [r7, #18]
 8006f82:	2300      	movs	r3, #0
 8006f84:	823b      	strh	r3, [r7, #16]
    int32_t ax_acc=0, ay_acc=0, az_acc=0;
 8006f86:	2300      	movs	r3, #0
 8006f88:	633b      	str	r3, [r7, #48]	; 0x30
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f8e:	2300      	movs	r3, #0
 8006f90:	62bb      	str	r3, [r7, #40]	; 0x28
    int32_t gx_acc=0, gy_acc=0, gz_acc=0;
 8006f92:	2300      	movs	r3, #0
 8006f94:	627b      	str	r3, [r7, #36]	; 0x24
 8006f96:	2300      	movs	r3, #0
 8006f98:	623b      	str	r3, [r7, #32]
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	61fb      	str	r3, [r7, #28]
    //uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data

    for(nb_mes=0 ; nb_mes < 100 ; nb_mes++)
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	637b      	str	r3, [r7, #52]	; 0x34
 8006fa2:	e053      	b.n	800704c <mpu9250_CalibrateMPU9250+0xe8>
    {
    i2c1_ReadRegBuffer_IT( MPU9250_ADDRESS,ACCEL_XOUT_H ,  Buf,14);
 8006fa4:	463a      	mov	r2, r7
 8006fa6:	230e      	movs	r3, #14
 8006fa8:	213b      	movs	r1, #59	; 0x3b
 8006faa:	20d0      	movs	r0, #208	; 0xd0
 8006fac:	f7ff f998 	bl	80062e0 <i2c1_ReadRegBuffer_IT>
    ax=(int16_t)((int16_t)Buf[0]<<8   | Buf[1]);
 8006fb0:	783b      	ldrb	r3, [r7, #0]
 8006fb2:	021b      	lsls	r3, r3, #8
 8006fb4:	b21a      	sxth	r2, r3
 8006fb6:	787b      	ldrb	r3, [r7, #1]
 8006fb8:	b21b      	sxth	r3, r3
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	837b      	strh	r3, [r7, #26]
    ay=(int16_t)((int16_t)Buf[2]<<8   | Buf[3]);
 8006fbe:	78bb      	ldrb	r3, [r7, #2]
 8006fc0:	021b      	lsls	r3, r3, #8
 8006fc2:	b21a      	sxth	r2, r3
 8006fc4:	78fb      	ldrb	r3, [r7, #3]
 8006fc6:	b21b      	sxth	r3, r3
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	833b      	strh	r3, [r7, #24]
    az=(int16_t)((int16_t)Buf[4]<<8   | Buf[5]);
 8006fcc:	793b      	ldrb	r3, [r7, #4]
 8006fce:	021b      	lsls	r3, r3, #8
 8006fd0:	b21a      	sxth	r2, r3
 8006fd2:	797b      	ldrb	r3, [r7, #5]
 8006fd4:	b21b      	sxth	r3, r3
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	82fb      	strh	r3, [r7, #22]
    gx=(int16_t)((int16_t)Buf[8]<<8   | Buf[9]);
 8006fda:	7a3b      	ldrb	r3, [r7, #8]
 8006fdc:	021b      	lsls	r3, r3, #8
 8006fde:	b21a      	sxth	r2, r3
 8006fe0:	7a7b      	ldrb	r3, [r7, #9]
 8006fe2:	b21b      	sxth	r3, r3
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	82bb      	strh	r3, [r7, #20]
    gy=(int16_t)((int16_t)Buf[10]<<8  | Buf[11]);
 8006fe8:	7abb      	ldrb	r3, [r7, #10]
 8006fea:	021b      	lsls	r3, r3, #8
 8006fec:	b21a      	sxth	r2, r3
 8006fee:	7afb      	ldrb	r3, [r7, #11]
 8006ff0:	b21b      	sxth	r3, r3
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	827b      	strh	r3, [r7, #18]
    gz=(int16_t)((int16_t)Buf[12]<<8  | Buf[13]);
 8006ff6:	7b3b      	ldrb	r3, [r7, #12]
 8006ff8:	021b      	lsls	r3, r3, #8
 8006ffa:	b21a      	sxth	r2, r3
 8006ffc:	7b7b      	ldrb	r3, [r7, #13]
 8006ffe:	b21b      	sxth	r3, r3
 8007000:	4313      	orrs	r3, r2
 8007002:	823b      	strh	r3, [r7, #16]

    ax_acc=ax_acc+(int32_t)ax;
 8007004:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8007008:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800700a:	4413      	add	r3, r2
 800700c:	633b      	str	r3, [r7, #48]	; 0x30
    ay_acc=ay_acc+(int32_t)ay;
 800700e:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8007012:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007014:	4413      	add	r3, r2
 8007016:	62fb      	str	r3, [r7, #44]	; 0x2c
    az_acc=az_acc+(int32_t)az;
 8007018:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800701c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800701e:	4413      	add	r3, r2
 8007020:	62bb      	str	r3, [r7, #40]	; 0x28
    gx_acc=gx_acc+(int32_t)gx;
 8007022:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8007026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007028:	4413      	add	r3, r2
 800702a:	627b      	str	r3, [r7, #36]	; 0x24
    gy_acc=gy_acc+(int32_t)gy;
 800702c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007030:	6a3a      	ldr	r2, [r7, #32]
 8007032:	4413      	add	r3, r2
 8007034:	623b      	str	r3, [r7, #32]
    gz_acc=gz_acc+(int32_t)gz;
 8007036:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800703a:	69fa      	ldr	r2, [r7, #28]
 800703c:	4413      	add	r3, r2
 800703e:	61fb      	str	r3, [r7, #28]

    HAL_Delay(20);
 8007040:	2014      	movs	r0, #20
 8007042:	f7f9 ff89 	bl	8000f58 <HAL_Delay>
    for(nb_mes=0 ; nb_mes < 100 ; nb_mes++)
 8007046:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007048:	3301      	adds	r3, #1
 800704a:	637b      	str	r3, [r7, #52]	; 0x34
 800704c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800704e:	2b63      	cmp	r3, #99	; 0x63
 8007050:	dda8      	ble.n	8006fa4 <mpu9250_CalibrateMPU9250+0x40>
    }

    accel_bias_int[0]=ax_acc/100;
 8007052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007054:	4a1c      	ldr	r2, [pc, #112]	; (80070c8 <mpu9250_CalibrateMPU9250+0x164>)
 8007056:	fb82 1203 	smull	r1, r2, r2, r3
 800705a:	1152      	asrs	r2, r2, #5
 800705c:	17db      	asrs	r3, r3, #31
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	4a1a      	ldr	r2, [pc, #104]	; (80070cc <mpu9250_CalibrateMPU9250+0x168>)
 8007062:	6013      	str	r3, [r2, #0]
    accel_bias_int[1]=ay_acc/100;
 8007064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007066:	4a18      	ldr	r2, [pc, #96]	; (80070c8 <mpu9250_CalibrateMPU9250+0x164>)
 8007068:	fb82 1203 	smull	r1, r2, r2, r3
 800706c:	1152      	asrs	r2, r2, #5
 800706e:	17db      	asrs	r3, r3, #31
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	4a16      	ldr	r2, [pc, #88]	; (80070cc <mpu9250_CalibrateMPU9250+0x168>)
 8007074:	6053      	str	r3, [r2, #4]
    accel_bias_int[2]=az_acc/100;
 8007076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007078:	4a13      	ldr	r2, [pc, #76]	; (80070c8 <mpu9250_CalibrateMPU9250+0x164>)
 800707a:	fb82 1203 	smull	r1, r2, r2, r3
 800707e:	1152      	asrs	r2, r2, #5
 8007080:	17db      	asrs	r3, r3, #31
 8007082:	1ad3      	subs	r3, r2, r3
 8007084:	4a11      	ldr	r2, [pc, #68]	; (80070cc <mpu9250_CalibrateMPU9250+0x168>)
 8007086:	6093      	str	r3, [r2, #8]
    gyro_bias_int[0]=gx_acc/100;
 8007088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708a:	4a0f      	ldr	r2, [pc, #60]	; (80070c8 <mpu9250_CalibrateMPU9250+0x164>)
 800708c:	fb82 1203 	smull	r1, r2, r2, r3
 8007090:	1152      	asrs	r2, r2, #5
 8007092:	17db      	asrs	r3, r3, #31
 8007094:	1ad3      	subs	r3, r2, r3
 8007096:	4a0e      	ldr	r2, [pc, #56]	; (80070d0 <mpu9250_CalibrateMPU9250+0x16c>)
 8007098:	6013      	str	r3, [r2, #0]
    gyro_bias_int[1]=gy_acc/100;
 800709a:	6a3b      	ldr	r3, [r7, #32]
 800709c:	4a0a      	ldr	r2, [pc, #40]	; (80070c8 <mpu9250_CalibrateMPU9250+0x164>)
 800709e:	fb82 1203 	smull	r1, r2, r2, r3
 80070a2:	1152      	asrs	r2, r2, #5
 80070a4:	17db      	asrs	r3, r3, #31
 80070a6:	1ad3      	subs	r3, r2, r3
 80070a8:	4a09      	ldr	r2, [pc, #36]	; (80070d0 <mpu9250_CalibrateMPU9250+0x16c>)
 80070aa:	6053      	str	r3, [r2, #4]
    gyro_bias_int[2]=gz_acc/100;
 80070ac:	69fb      	ldr	r3, [r7, #28]
 80070ae:	4a06      	ldr	r2, [pc, #24]	; (80070c8 <mpu9250_CalibrateMPU9250+0x164>)
 80070b0:	fb82 1203 	smull	r1, r2, r2, r3
 80070b4:	1152      	asrs	r2, r2, #5
 80070b6:	17db      	asrs	r3, r3, #31
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	4a05      	ldr	r2, [pc, #20]	; (80070d0 <mpu9250_CalibrateMPU9250+0x16c>)
 80070bc:	6093      	str	r3, [r2, #8]
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, XG_OFFSET_L, data[1]);
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, YG_OFFSET_H, data[2]);
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, YG_OFFSET_L, data[3]);
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, ZG_OFFSET_H, data[4]);
    i2c1_WriteRegByte_IT(MPU9250_ADDRESS, ZG_OFFSET_L, data[5]);*/
}
 80070be:	bf00      	nop
 80070c0:	3738      	adds	r7, #56	; 0x38
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	bf00      	nop
 80070c8:	51eb851f 	.word	0x51eb851f
 80070cc:	20000094 	.word	0x20000094
 80070d0:	200000a0 	.word	0x200000a0

080070d4 <HAL_MspInit>:
void HAL_UARTDXLMspInit(void);
void HAL_GPIO_PA10_MspInit(void);

//===================================================================
void HAL_MspInit(void)
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	af00      	add	r7, sp, #0
	HAL_UARTCOM_MspInit();
 80070d8:	f000 f812 	bl	8007100 <HAL_UARTCOM_MspInit>

	HAL_CANBUS_MspInit();
 80070dc:	f000 f896 	bl	800720c <HAL_CANBUS_MspInit>
	//HAL_spi_MspInit();
	HAL_timer1_MspInit();
 80070e0:	f000 f8fa 	bl	80072d8 <HAL_timer1_MspInit>
	HAL_tickTimer_MspInit();
 80070e4:	f000 f93a 	bl	800735c <HAL_tickTimer_MspInit>
	HAL_pushButton_MspInit();
 80070e8:	f000 f9d6 	bl	8007498 <HAL_pushButton_MspInit>
	HAL_vl6180x_GPIO1_MspInit();
 80070ec:	f000 f9f8 	bl	80074e0 <HAL_vl6180x_GPIO1_MspInit>
	HAL_i2c1_MspInit();
 80070f0:	f000 f952 	bl	8007398 <HAL_i2c1_MspInit>
	HAL_UARTDXLMspInit();
 80070f4:	f000 f840 	bl	8007178 <HAL_UARTDXLMspInit>
	HAL_GPIO_PA10_MspInit();
 80070f8:	f000 fa20 	bl	800753c <HAL_GPIO_PA10_MspInit>
}
 80070fc:	bf00      	nop
 80070fe:	bd80      	pop	{r7, pc}

08007100 <HAL_UARTCOM_MspInit>:
// TX --> PA2
// RX --> PA3
//===================================================================

void HAL_UARTCOM_MspInit(void)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b086      	sub	sp, #24
 8007104:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007106:	4b1a      	ldr	r3, [pc, #104]	; (8007170 <HAL_UARTCOM_MspInit+0x70>)
 8007108:	699b      	ldr	r3, [r3, #24]
 800710a:	4a19      	ldr	r2, [pc, #100]	; (8007170 <HAL_UARTCOM_MspInit+0x70>)
 800710c:	f043 0304 	orr.w	r3, r3, #4
 8007110:	6193      	str	r3, [r2, #24]
 8007112:	4b17      	ldr	r3, [pc, #92]	; (8007170 <HAL_UARTCOM_MspInit+0x70>)
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	f003 0304 	and.w	r3, r3, #4
 800711a:	607b      	str	r3, [r7, #4]
 800711c:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_USART2_CLK_ENABLE();
 800711e:	4b14      	ldr	r3, [pc, #80]	; (8007170 <HAL_UARTCOM_MspInit+0x70>)
 8007120:	69db      	ldr	r3, [r3, #28]
 8007122:	4a13      	ldr	r2, [pc, #76]	; (8007170 <HAL_UARTCOM_MspInit+0x70>)
 8007124:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007128:	61d3      	str	r3, [r2, #28]
 800712a:	4b11      	ldr	r3, [pc, #68]	; (8007170 <HAL_UARTCOM_MspInit+0x70>)
 800712c:	69db      	ldr	r3, [r3, #28]
 800712e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007132:	603b      	str	r3, [r7, #0]
 8007134:	683b      	ldr	r3, [r7, #0]

	  GPIO_InitStruct.Pin       = GPIO_PIN_2;		// USART 2 TX PIN
 8007136:	2304      	movs	r3, #4
 8007138:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800713a:	2302      	movs	r3, #2
 800713c:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800713e:	2301      	movs	r3, #1
 8007140:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8007142:	2303      	movs	r3, #3
 8007144:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007146:	f107 0308 	add.w	r3, r7, #8
 800714a:	4619      	mov	r1, r3
 800714c:	4809      	ldr	r0, [pc, #36]	; (8007174 <HAL_UARTCOM_MspInit+0x74>)
 800714e:	f7fa fee3 	bl	8001f18 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin =  GPIO_PIN_3;			// USART 2 RX PIN
 8007152:	2308      	movs	r3, #8
 8007154:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 8007156:	2300      	movs	r3, #0
 8007158:	60fb      	str	r3, [r7, #12]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800715a:	f107 0308 	add.w	r3, r7, #8
 800715e:	4619      	mov	r1, r3
 8007160:	4804      	ldr	r0, [pc, #16]	; (8007174 <HAL_UARTCOM_MspInit+0x74>)
 8007162:	f7fa fed9 	bl	8001f18 <HAL_GPIO_Init>
}
 8007166:	bf00      	nop
 8007168:	3718      	adds	r7, #24
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	40021000 	.word	0x40021000
 8007174:	40010800 	.word	0x40010800

08007178 <HAL_UARTDXLMspInit>:

void HAL_UARTDXLMspInit(void)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b088      	sub	sp, #32
 800717c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800717e:	4b21      	ldr	r3, [pc, #132]	; (8007204 <HAL_UARTDXLMspInit+0x8c>)
 8007180:	699b      	ldr	r3, [r3, #24]
 8007182:	4a20      	ldr	r2, [pc, #128]	; (8007204 <HAL_UARTDXLMspInit+0x8c>)
 8007184:	f043 0304 	orr.w	r3, r3, #4
 8007188:	6193      	str	r3, [r2, #24]
 800718a:	4b1e      	ldr	r3, [pc, #120]	; (8007204 <HAL_UARTDXLMspInit+0x8c>)
 800718c:	699b      	ldr	r3, [r3, #24]
 800718e:	f003 0304 	and.w	r3, r3, #4
 8007192:	60fb      	str	r3, [r7, #12]
 8007194:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007196:	4b1b      	ldr	r3, [pc, #108]	; (8007204 <HAL_UARTDXLMspInit+0x8c>)
 8007198:	699b      	ldr	r3, [r3, #24]
 800719a:	4a1a      	ldr	r2, [pc, #104]	; (8007204 <HAL_UARTDXLMspInit+0x8c>)
 800719c:	f043 0308 	orr.w	r3, r3, #8
 80071a0:	6193      	str	r3, [r2, #24]
 80071a2:	4b18      	ldr	r3, [pc, #96]	; (8007204 <HAL_UARTDXLMspInit+0x8c>)
 80071a4:	699b      	ldr	r3, [r3, #24]
 80071a6:	f003 0308 	and.w	r3, r3, #8
 80071aa:	60bb      	str	r3, [r7, #8]
 80071ac:	68bb      	ldr	r3, [r7, #8]
	         GPIO_InitStruct.Pull = GPIO_NOPULL;
	         HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
*/


	  __HAL_RCC_USART1_CLK_ENABLE();
 80071ae:	4b15      	ldr	r3, [pc, #84]	; (8007204 <HAL_UARTDXLMspInit+0x8c>)
 80071b0:	699b      	ldr	r3, [r3, #24]
 80071b2:	4a14      	ldr	r2, [pc, #80]	; (8007204 <HAL_UARTDXLMspInit+0x8c>)
 80071b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80071b8:	6193      	str	r3, [r2, #24]
 80071ba:	4b12      	ldr	r3, [pc, #72]	; (8007204 <HAL_UARTDXLMspInit+0x8c>)
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071c2:	607b      	str	r3, [r7, #4]
 80071c4:	687b      	ldr	r3, [r7, #4]

	  	         GPIO_InitStruct.Pin = GPIO_PIN_9;
 80071c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071ca:	613b      	str	r3, [r7, #16]
	  	         GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071cc:	2302      	movs	r3, #2
 80071ce:	617b      	str	r3, [r7, #20]
	  	         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80071d0:	2303      	movs	r3, #3
 80071d2:	61fb      	str	r3, [r7, #28]
	  	         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071d4:	f107 0310 	add.w	r3, r7, #16
 80071d8:	4619      	mov	r1, r3
 80071da:	480b      	ldr	r0, [pc, #44]	; (8007208 <HAL_UARTDXLMspInit+0x90>)
 80071dc:	f7fa fe9c 	bl	8001f18 <HAL_GPIO_Init>

	  	         GPIO_InitStruct.Pin = GPIO_PIN_10;
 80071e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071e4:	613b      	str	r3, [r7, #16]
	  	         GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80071e6:	2300      	movs	r3, #0
 80071e8:	617b      	str	r3, [r7, #20]
	  	         GPIO_InitStruct.Pull = GPIO_PULLUP;
 80071ea:	2301      	movs	r3, #1
 80071ec:	61bb      	str	r3, [r7, #24]
	  	         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071ee:	f107 0310 	add.w	r3, r7, #16
 80071f2:	4619      	mov	r1, r3
 80071f4:	4804      	ldr	r0, [pc, #16]	; (8007208 <HAL_UARTDXLMspInit+0x90>)
 80071f6:	f7fa fe8f 	bl	8001f18 <HAL_GPIO_Init>

	   	//  HAL_NVIC_SetPriority(USART3_IRQn, 6, 0);
	   	//  HAL_NVIC_EnableIRQ(USART3_IRQn);

}
 80071fa:	bf00      	nop
 80071fc:	3720      	adds	r7, #32
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
 8007202:	bf00      	nop
 8007204:	40021000 	.word	0x40021000
 8007208:	40010800 	.word	0x40010800

0800720c <HAL_CANBUS_MspInit>:
// CAN1 alternate function remapping
// RX PA11	PB8	(PD0)
// TX PA12	PB9	(PD1)
//===================================================================
void HAL_CANBUS_MspInit(void)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b088      	sub	sp, #32
 8007210:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef   GPIO_InitStruct;

	  __HAL_RCC_CAN1_CLK_ENABLE();
 8007212:	4b2e      	ldr	r3, [pc, #184]	; (80072cc <HAL_CANBUS_MspInit+0xc0>)
 8007214:	69db      	ldr	r3, [r3, #28]
 8007216:	4a2d      	ldr	r2, [pc, #180]	; (80072cc <HAL_CANBUS_MspInit+0xc0>)
 8007218:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800721c:	61d3      	str	r3, [r2, #28]
 800721e:	4b2b      	ldr	r3, [pc, #172]	; (80072cc <HAL_CANBUS_MspInit+0xc0>)
 8007220:	69db      	ldr	r3, [r3, #28]
 8007222:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007226:	60bb      	str	r3, [r7, #8]
 8007228:	68bb      	ldr	r3, [r7, #8]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 800722a:	4b28      	ldr	r3, [pc, #160]	; (80072cc <HAL_CANBUS_MspInit+0xc0>)
 800722c:	699b      	ldr	r3, [r3, #24]
 800722e:	4a27      	ldr	r2, [pc, #156]	; (80072cc <HAL_CANBUS_MspInit+0xc0>)
 8007230:	f043 0304 	orr.w	r3, r3, #4
 8007234:	6193      	str	r3, [r2, #24]
 8007236:	4b25      	ldr	r3, [pc, #148]	; (80072cc <HAL_CANBUS_MspInit+0xc0>)
 8007238:	699b      	ldr	r3, [r3, #24]
 800723a:	f003 0304 	and.w	r3, r3, #4
 800723e:	607b      	str	r3, [r7, #4]
 8007240:	687b      	ldr	r3, [r7, #4]
	  __HAL_AFIO_REMAP_CAN1_1();
 8007242:	4b23      	ldr	r3, [pc, #140]	; (80072d0 <HAL_CANBUS_MspInit+0xc4>)
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	61fb      	str	r3, [r7, #28]
 8007248:	69fb      	ldr	r3, [r7, #28]
 800724a:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 800724e:	61fb      	str	r3, [r7, #28]
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8007256:	61fb      	str	r3, [r7, #28]
 8007258:	4a1d      	ldr	r2, [pc, #116]	; (80072d0 <HAL_CANBUS_MspInit+0xc4>)
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	6053      	str	r3, [r2, #4]
	  __HAL_RCC_AFIO_CLK_ENABLE();
 800725e:	4b1b      	ldr	r3, [pc, #108]	; (80072cc <HAL_CANBUS_MspInit+0xc0>)
 8007260:	699b      	ldr	r3, [r3, #24]
 8007262:	4a1a      	ldr	r2, [pc, #104]	; (80072cc <HAL_CANBUS_MspInit+0xc0>)
 8007264:	f043 0301 	orr.w	r3, r3, #1
 8007268:	6193      	str	r3, [r2, #24]
 800726a:	4b18      	ldr	r3, [pc, #96]	; (80072cc <HAL_CANBUS_MspInit+0xc0>)
 800726c:	699b      	ldr	r3, [r3, #24]
 800726e:	f003 0301 	and.w	r3, r3, #1
 8007272:	603b      	str	r3, [r7, #0]
 8007274:	683b      	ldr	r3, [r7, #0]

	  /* CAN1 TX GPIO pin configuration --> PA_12 */
	  GPIO_InitStruct.Pin =  GPIO_PIN_12;		//CANx_TX_PIN;
 8007276:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800727a:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800727c:	2302      	movs	r3, #2
 800727e:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8007280:	2303      	movs	r3, #3
 8007282:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007284:	2301      	movs	r3, #1
 8007286:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007288:	f107 030c 	add.w	r3, r7, #12
 800728c:	4619      	mov	r1, r3
 800728e:	4811      	ldr	r0, [pc, #68]	; (80072d4 <HAL_CANBUS_MspInit+0xc8>)
 8007290:	f7fa fe42 	bl	8001f18 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_11;		//CANx_RX_PIN;
 8007294:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007298:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;	//GPIO_MODE_AF_PP;
 800729a:	2300      	movs	r3, #0
 800729c:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800729e:	2303      	movs	r3, #3
 80072a0:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;		//GPIO_PULLUP;
 80072a2:	2300      	movs	r3, #0
 80072a4:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072a6:	f107 030c 	add.w	r3, r7, #12
 80072aa:	4619      	mov	r1, r3
 80072ac:	4809      	ldr	r0, [pc, #36]	; (80072d4 <HAL_CANBUS_MspInit+0xc8>)
 80072ae:	f7fa fe33 	bl	8001f18 <HAL_GPIO_Init>

	  HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80072b2:	2200      	movs	r2, #0
 80072b4:	2105      	movs	r1, #5
 80072b6:	2014      	movs	r0, #20
 80072b8:	f7fa fd51 	bl	8001d5e <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80072bc:	2014      	movs	r0, #20
 80072be:	f7fa fd6a 	bl	8001d96 <HAL_NVIC_EnableIRQ>

}
 80072c2:	bf00      	nop
 80072c4:	3720      	adds	r7, #32
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop
 80072cc:	40021000 	.word	0x40021000
 80072d0:	40010000 	.word	0x40010000
 80072d4:	40010800 	.word	0x40010800

080072d8 <HAL_timer1_MspInit>:
//===================================================================
//			TIMER 1 Anemometer
// TIM_CLK		--> 	PA8 (PWM1_1)
//===================================================================
void HAL_timer1_MspInit(void)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b088      	sub	sp, #32
 80072dc:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	   __HAL_RCC_TIM1_CLK_ENABLE();
 80072de:	4b1c      	ldr	r3, [pc, #112]	; (8007350 <HAL_timer1_MspInit+0x78>)
 80072e0:	699b      	ldr	r3, [r3, #24]
 80072e2:	4a1b      	ldr	r2, [pc, #108]	; (8007350 <HAL_timer1_MspInit+0x78>)
 80072e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80072e8:	6193      	str	r3, [r2, #24]
 80072ea:	4b19      	ldr	r3, [pc, #100]	; (8007350 <HAL_timer1_MspInit+0x78>)
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80072f2:	60bb      	str	r3, [r7, #8]
 80072f4:	68bb      	ldr	r3, [r7, #8]
	   __HAL_RCC_GPIOA_CLK_ENABLE();
 80072f6:	4b16      	ldr	r3, [pc, #88]	; (8007350 <HAL_timer1_MspInit+0x78>)
 80072f8:	699b      	ldr	r3, [r3, #24]
 80072fa:	4a15      	ldr	r2, [pc, #84]	; (8007350 <HAL_timer1_MspInit+0x78>)
 80072fc:	f043 0304 	orr.w	r3, r3, #4
 8007300:	6193      	str	r3, [r2, #24]
 8007302:	4b13      	ldr	r3, [pc, #76]	; (8007350 <HAL_timer1_MspInit+0x78>)
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	f003 0304 	and.w	r3, r3, #4
 800730a:	607b      	str	r3, [r7, #4]
 800730c:	687b      	ldr	r3, [r7, #4]

	   __HAL_AFIO_REMAP_TIM1_DISABLE();
 800730e:	4b11      	ldr	r3, [pc, #68]	; (8007354 <HAL_timer1_MspInit+0x7c>)
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	61fb      	str	r3, [r7, #28]
 8007314:	69fb      	ldr	r3, [r7, #28]
 8007316:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800731a:	61fb      	str	r3, [r7, #28]
 800731c:	69fb      	ldr	r3, [r7, #28]
 800731e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8007322:	61fb      	str	r3, [r7, #28]
 8007324:	4a0b      	ldr	r2, [pc, #44]	; (8007354 <HAL_timer1_MspInit+0x7c>)
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	6053      	str	r3, [r2, #4]

	  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800732a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800732e:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007330:	2300      	movs	r3, #0
 8007332:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007334:	2301      	movs	r3, #1
 8007336:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007338:	2302      	movs	r3, #2
 800733a:	61bb      	str	r3, [r7, #24]

 	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800733c:	f107 030c 	add.w	r3, r7, #12
 8007340:	4619      	mov	r1, r3
 8007342:	4805      	ldr	r0, [pc, #20]	; (8007358 <HAL_timer1_MspInit+0x80>)
 8007344:	f7fa fde8 	bl	8001f18 <HAL_GPIO_Init>
}
 8007348:	bf00      	nop
 800734a:	3720      	adds	r7, #32
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}
 8007350:	40021000 	.word	0x40021000
 8007354:	40010000 	.word	0x40010000
 8007358:	40010800 	.word	0x40010800

0800735c <HAL_tickTimer_MspInit>:

//===================================================================
//			TIMER 3 TickTimer
//===================================================================
void HAL_tickTimer_MspInit(void)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
	  __HAL_RCC_TIM3_CLK_ENABLE();
 8007362:	4b0c      	ldr	r3, [pc, #48]	; (8007394 <HAL_tickTimer_MspInit+0x38>)
 8007364:	69db      	ldr	r3, [r3, #28]
 8007366:	4a0b      	ldr	r2, [pc, #44]	; (8007394 <HAL_tickTimer_MspInit+0x38>)
 8007368:	f043 0302 	orr.w	r3, r3, #2
 800736c:	61d3      	str	r3, [r2, #28]
 800736e:	4b09      	ldr	r3, [pc, #36]	; (8007394 <HAL_tickTimer_MspInit+0x38>)
 8007370:	69db      	ldr	r3, [r3, #28]
 8007372:	f003 0302 	and.w	r3, r3, #2
 8007376:	607b      	str	r3, [r7, #4]
 8007378:	687b      	ldr	r3, [r7, #4]
	  HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 800737a:	2200      	movs	r2, #0
 800737c:	2103      	movs	r1, #3
 800737e:	201d      	movs	r0, #29
 8007380:	f7fa fced 	bl	8001d5e <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007384:	201d      	movs	r0, #29
 8007386:	f7fa fd06 	bl	8001d96 <HAL_NVIC_EnableIRQ>
}
 800738a:	bf00      	nop
 800738c:	3708      	adds	r7, #8
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}
 8007392:	bf00      	nop
 8007394:	40021000 	.word	0x40021000

08007398 <HAL_i2c1_MspInit>:
//			I2C1
// PB8 : I2C1 SCL
// PB9 : I2C1 SDA
//===================================================================
void HAL_i2c1_MspInit(void)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b08a      	sub	sp, #40	; 0x28
 800739c:	af00      	add	r7, sp, #0

	  GPIO_InitTypeDef  GPIO_InitStruct;

	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800739e:	4b3b      	ldr	r3, [pc, #236]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	4a3a      	ldr	r2, [pc, #232]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073a4:	f043 0304 	orr.w	r3, r3, #4
 80073a8:	6193      	str	r3, [r2, #24]
 80073aa:	4b38      	ldr	r3, [pc, #224]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073ac:	699b      	ldr	r3, [r3, #24]
 80073ae:	f003 0304 	and.w	r3, r3, #4
 80073b2:	613b      	str	r3, [r7, #16]
 80073b4:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80073b6:	4b35      	ldr	r3, [pc, #212]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073b8:	699b      	ldr	r3, [r3, #24]
 80073ba:	4a34      	ldr	r2, [pc, #208]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073bc:	f043 0308 	orr.w	r3, r3, #8
 80073c0:	6193      	str	r3, [r2, #24]
 80073c2:	4b32      	ldr	r3, [pc, #200]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	f003 0308 	and.w	r3, r3, #8
 80073ca:	60fb      	str	r3, [r7, #12]
 80073cc:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80073ce:	4b2f      	ldr	r3, [pc, #188]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073d0:	699b      	ldr	r3, [r3, #24]
 80073d2:	4a2e      	ldr	r2, [pc, #184]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073d4:	f043 0310 	orr.w	r3, r3, #16
 80073d8:	6193      	str	r3, [r2, #24]
 80073da:	4b2c      	ldr	r3, [pc, #176]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073dc:	699b      	ldr	r3, [r3, #24]
 80073de:	f003 0310 	and.w	r3, r3, #16
 80073e2:	60bb      	str	r3, [r7, #8]
 80073e4:	68bb      	ldr	r3, [r7, #8]

	  __HAL_RCC_AFIO_CLK_ENABLE();
 80073e6:	4b29      	ldr	r3, [pc, #164]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073e8:	699b      	ldr	r3, [r3, #24]
 80073ea:	4a28      	ldr	r2, [pc, #160]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073ec:	f043 0301 	orr.w	r3, r3, #1
 80073f0:	6193      	str	r3, [r2, #24]
 80073f2:	4b26      	ldr	r3, [pc, #152]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 80073f4:	699b      	ldr	r3, [r3, #24]
 80073f6:	f003 0301 	and.w	r3, r3, #1
 80073fa:	607b      	str	r3, [r7, #4]
 80073fc:	687b      	ldr	r3, [r7, #4]
	  __HAL_AFIO_REMAP_I2C1_ENABLE();
 80073fe:	4b24      	ldr	r3, [pc, #144]	; (8007490 <HAL_i2c1_MspInit+0xf8>)
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	627b      	str	r3, [r7, #36]	; 0x24
 8007404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007406:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800740a:	627b      	str	r3, [r7, #36]	; 0x24
 800740c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800740e:	f043 0302 	orr.w	r3, r3, #2
 8007412:	627b      	str	r3, [r7, #36]	; 0x24
 8007414:	4a1e      	ldr	r2, [pc, #120]	; (8007490 <HAL_i2c1_MspInit+0xf8>)
 8007416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007418:	6053      	str	r3, [r2, #4]

	  __HAL_RCC_I2C1_CLK_ENABLE();
 800741a:	4b1c      	ldr	r3, [pc, #112]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 800741c:	69db      	ldr	r3, [r3, #28]
 800741e:	4a1b      	ldr	r2, [pc, #108]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 8007420:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007424:	61d3      	str	r3, [r2, #28]
 8007426:	4b19      	ldr	r3, [pc, #100]	; (800748c <HAL_i2c1_MspInit+0xf4>)
 8007428:	69db      	ldr	r3, [r3, #28]
 800742a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800742e:	603b      	str	r3, [r7, #0]
 8007430:	683b      	ldr	r3, [r7, #0]

	  GPIO_InitStruct.Pin       = GPIO_PIN_8;
 8007432:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007436:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8007438:	2312      	movs	r3, #18
 800743a:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800743c:	2301      	movs	r3, #1
 800743e:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8007440:	2303      	movs	r3, #3
 8007442:	623b      	str	r3, [r7, #32]

	  HAL_GPIO_Init( GPIOB, &GPIO_InitStruct);
 8007444:	f107 0314 	add.w	r3, r7, #20
 8007448:	4619      	mov	r1, r3
 800744a:	4812      	ldr	r0, [pc, #72]	; (8007494 <HAL_i2c1_MspInit+0xfc>)
 800744c:	f7fa fd64 	bl	8001f18 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin       = GPIO_PIN_9;
 8007450:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007454:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init( GPIOB, &GPIO_InitStruct);
 8007456:	f107 0314 	add.w	r3, r7, #20
 800745a:	4619      	mov	r1, r3
 800745c:	480d      	ldr	r0, [pc, #52]	; (8007494 <HAL_i2c1_MspInit+0xfc>)
 800745e:	f7fa fd5b 	bl	8001f18 <HAL_GPIO_Init>

	  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 4, 1);
 8007462:	2201      	movs	r2, #1
 8007464:	2104      	movs	r1, #4
 8007466:	2020      	movs	r0, #32
 8007468:	f7fa fc79 	bl	8001d5e <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800746c:	2020      	movs	r0, #32
 800746e:	f7fa fc92 	bl	8001d96 <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 4, 2);
 8007472:	2202      	movs	r2, #2
 8007474:	2104      	movs	r1, #4
 8007476:	201f      	movs	r0, #31
 8007478:	f7fa fc71 	bl	8001d5e <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800747c:	201f      	movs	r0, #31
 800747e:	f7fa fc8a 	bl	8001d96 <HAL_NVIC_EnableIRQ>
}
 8007482:	bf00      	nop
 8007484:	3728      	adds	r7, #40	; 0x28
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	40021000 	.word	0x40021000
 8007490:	40010000 	.word	0x40010000
 8007494:	40010c00 	.word	0x40010c00

08007498 <HAL_pushButton_MspInit>:
//===================================================================
//			GPIO USER PUSH BUTTON
// PC13
//===================================================================
void HAL_pushButton_MspInit(void)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b086      	sub	sp, #24
 800749c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 800749e:	4b0e      	ldr	r3, [pc, #56]	; (80074d8 <HAL_pushButton_MspInit+0x40>)
 80074a0:	699b      	ldr	r3, [r3, #24]
 80074a2:	4a0d      	ldr	r2, [pc, #52]	; (80074d8 <HAL_pushButton_MspInit+0x40>)
 80074a4:	f043 0310 	orr.w	r3, r3, #16
 80074a8:	6193      	str	r3, [r2, #24]
 80074aa:	4b0b      	ldr	r3, [pc, #44]	; (80074d8 <HAL_pushButton_MspInit+0x40>)
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	f003 0310 	and.w	r3, r3, #16
 80074b2:	607b      	str	r3, [r7, #4]
 80074b4:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin : PC13 */
	  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80074b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80074ba:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80074bc:	2300      	movs	r3, #0
 80074be:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074c0:	2300      	movs	r3, #0
 80074c2:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80074c4:	f107 0308 	add.w	r3, r7, #8
 80074c8:	4619      	mov	r1, r3
 80074ca:	4804      	ldr	r0, [pc, #16]	; (80074dc <HAL_pushButton_MspInit+0x44>)
 80074cc:	f7fa fd24 	bl	8001f18 <HAL_GPIO_Init>
}
 80074d0:	bf00      	nop
 80074d2:	3718      	adds	r7, #24
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	40021000 	.word	0x40021000
 80074dc:	40011000 	.word	0x40011000

080074e0 <HAL_vl6180x_GPIO1_MspInit>:
//===================================================================
//			vl6180x_GPIO1
// PB0 = INT
//===================================================================
void HAL_vl6180x_GPIO1_MspInit(void)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b086      	sub	sp, #24
 80074e4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80074e6:	4b12      	ldr	r3, [pc, #72]	; (8007530 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 80074e8:	699b      	ldr	r3, [r3, #24]
 80074ea:	4a11      	ldr	r2, [pc, #68]	; (8007530 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 80074ec:	f043 0308 	orr.w	r3, r3, #8
 80074f0:	6193      	str	r3, [r2, #24]
 80074f2:	4b0f      	ldr	r3, [pc, #60]	; (8007530 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 80074f4:	699b      	ldr	r3, [r3, #24]
 80074f6:	f003 0308 	and.w	r3, r3, #8
 80074fa:	607b      	str	r3, [r7, #4]
 80074fc:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80074fe:	2301      	movs	r3, #1
 8007500:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007502:	4b0c      	ldr	r3, [pc, #48]	; (8007534 <HAL_vl6180x_GPIO1_MspInit+0x54>)
 8007504:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007506:	2300      	movs	r3, #0
 8007508:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800750a:	f107 0308 	add.w	r3, r7, #8
 800750e:	4619      	mov	r1, r3
 8007510:	4809      	ldr	r0, [pc, #36]	; (8007538 <HAL_vl6180x_GPIO1_MspInit+0x58>)
 8007512:	f7fa fd01 	bl	8001f18 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(EXTI0_IRQn, 7, 1);
 8007516:	2201      	movs	r2, #1
 8007518:	2107      	movs	r1, #7
 800751a:	2006      	movs	r0, #6
 800751c:	f7fa fc1f 	bl	8001d5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8007520:	2006      	movs	r0, #6
 8007522:	f7fa fc38 	bl	8001d96 <HAL_NVIC_EnableIRQ>
}
 8007526:	bf00      	nop
 8007528:	3718      	adds	r7, #24
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop
 8007530:	40021000 	.word	0x40021000
 8007534:	10110000 	.word	0x10110000
 8007538:	40010c00 	.word	0x40010c00

0800753c <HAL_GPIO_PA10_MspInit>:


void HAL_GPIO_PA10_MspInit(void)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b086      	sub	sp, #24
 8007540:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007542:	4b0e      	ldr	r3, [pc, #56]	; (800757c <HAL_GPIO_PA10_MspInit+0x40>)
 8007544:	699b      	ldr	r3, [r3, #24]
 8007546:	4a0d      	ldr	r2, [pc, #52]	; (800757c <HAL_GPIO_PA10_MspInit+0x40>)
 8007548:	f043 0304 	orr.w	r3, r3, #4
 800754c:	6193      	str	r3, [r2, #24]
 800754e:	4b0b      	ldr	r3, [pc, #44]	; (800757c <HAL_GPIO_PA10_MspInit+0x40>)
 8007550:	699b      	ldr	r3, [r3, #24]
 8007552:	f003 0304 	and.w	r3, r3, #4
 8007556:	607b      	str	r3, [r7, #4]
 8007558:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800755a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800755e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007560:	2301      	movs	r3, #1
 8007562:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007564:	2300      	movs	r3, #0
 8007566:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007568:	f107 0308 	add.w	r3, r7, #8
 800756c:	4619      	mov	r1, r3
 800756e:	4804      	ldr	r0, [pc, #16]	; (8007580 <HAL_GPIO_PA10_MspInit+0x44>)
 8007570:	f7fa fcd2 	bl	8001f18 <HAL_GPIO_Init>


}
 8007574:	bf00      	nop
 8007576:	3718      	adds	r7, #24
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}
 800757c:	40021000 	.word	0x40021000
 8007580:	40010800 	.word	0x40010800

08007584 <NMI_Handler>:
//===================================================================
// Cortex-M3 Processor Exceptions Handlers
//===================================================================

void NMI_Handler(void)
{
 8007584:	b480      	push	{r7}
 8007586:	af00      	add	r7, sp, #0
}
 8007588:	bf00      	nop
 800758a:	46bd      	mov	sp, r7
 800758c:	bc80      	pop	{r7}
 800758e:	4770      	bx	lr

08007590 <HardFault_Handler>:

void HardFault_Handler(void)
{
 8007590:	b480      	push	{r7}
 8007592:	af00      	add	r7, sp, #0
  while (1)
 8007594:	e7fe      	b.n	8007594 <HardFault_Handler+0x4>

08007596 <MemManage_Handler>:
  {
  }
}

void MemManage_Handler(void)
{
 8007596:	b480      	push	{r7}
 8007598:	af00      	add	r7, sp, #0
  while (1)
 800759a:	e7fe      	b.n	800759a <MemManage_Handler+0x4>

0800759c <BusFault_Handler>:
  {
  }
}

void BusFault_Handler(void)
{
 800759c:	b480      	push	{r7}
 800759e:	af00      	add	r7, sp, #0
  while (1)
 80075a0:	e7fe      	b.n	80075a0 <BusFault_Handler+0x4>

080075a2 <UsageFault_Handler>:
  {
  }
}

void UsageFault_Handler(void)
{
 80075a2:	b480      	push	{r7}
 80075a4:	af00      	add	r7, sp, #0
  while (1)
 80075a6:	e7fe      	b.n	80075a6 <UsageFault_Handler+0x4>

080075a8 <SVC_Handler>:
  {
  }
}

void SVC_Handler(void)
{
 80075a8:	b480      	push	{r7}
 80075aa:	af00      	add	r7, sp, #0
}
 80075ac:	bf00      	nop
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bc80      	pop	{r7}
 80075b2:	4770      	bx	lr

080075b4 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 80075b4:	b480      	push	{r7}
 80075b6:	af00      	add	r7, sp, #0
}
 80075b8:	bf00      	nop
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bc80      	pop	{r7}
 80075be:	4770      	bx	lr

080075c0 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80075c0:	b480      	push	{r7}
 80075c2:	af00      	add	r7, sp, #0
}
 80075c4:	bf00      	nop
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bc80      	pop	{r7}
 80075ca:	4770      	bx	lr

080075cc <SysTick_Handler>:

void SysTick_Handler(void)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	af00      	add	r7, sp, #0
  HAL_IncTick();
 80075d0:	f7f9 fca6 	bl	8000f20 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80075d4:	f7fa fc24 	bl	8001e20 <HAL_SYSTICK_IRQHandler>
}
 80075d8:	bf00      	nop
 80075da:	bd80      	pop	{r7, pc}

080075dc <EXTI0_IRQHandler>:
/*  available peripheral interrupt handler's name please refer to the startup */
/*  file (startup_stm32f1xx.s).                                               */
//==============================================================================

void EXTI0_IRQHandler(void)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80075e0:	2001      	movs	r0, #1
 80075e2:	f7fa fe21 	bl	8002228 <HAL_GPIO_EXTI_IRQHandler>
}
 80075e6:	bf00      	nop
 80075e8:	bd80      	pop	{r7, pc}
	...

080075ec <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	af00      	add	r7, sp, #0
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80075f0:	4802      	ldr	r0, [pc, #8]	; (80075fc <I2C1_EV_IRQHandler+0x10>)
 80075f2:	f7fb fbd3 	bl	8002d9c <HAL_I2C_EV_IRQHandler>
}
 80075f6:	bf00      	nop
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	20000284 	.word	0x20000284

08007600 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	af00      	add	r7, sp, #0
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8007604:	4802      	ldr	r0, [pc, #8]	; (8007610 <I2C1_ER_IRQHandler+0x10>)
 8007606:	f7fb fccd 	bl	8002fa4 <HAL_I2C_ER_IRQHandler>
}
 800760a:	bf00      	nop
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	20000284 	.word	0x20000284

08007614 <USB_LP_CAN1_RX0_IRQHandler>:

void USB_LP_CAN1_RX0_IRQHandler(void) {
 8007614:	b580      	push	{r7, lr}
 8007616:	af00      	add	r7, sp, #0
    HAL_CAN_IRQHandler(&CanHandle);
 8007618:	4802      	ldr	r0, [pc, #8]	; (8007624 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800761a:	f7fa f84d 	bl	80016b8 <HAL_CAN_IRQHandler>
}
 800761e:	bf00      	nop
 8007620:	bd80      	pop	{r7, pc}
 8007622:	bf00      	nop
 8007624:	200001d4 	.word	0x200001d4

08007628 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle_period);
 800762c:	4802      	ldr	r0, [pc, #8]	; (8007638 <TIM3_IRQHandler+0x10>)
 800762e:	f7fd fd5b 	bl	80050e8 <HAL_TIM_IRQHandler>
}
 8007632:	bf00      	nop
 8007634:	bd80      	pop	{r7, pc}
 8007636:	bf00      	nop
 8007638:	20000534 	.word	0x20000534

0800763c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&UartDxlHandle);
 8007640:	4802      	ldr	r0, [pc, #8]	; (800764c <USART3_IRQHandler+0x10>)
 8007642:	f7fe f839 	bl	80056b8 <HAL_UART_IRQHandler>
}
 8007646:	bf00      	nop
 8007648:	bd80      	pop	{r7, pc}
 800764a:	bf00      	nop
 800764c:	200000d0 	.word	0x200000d0

08007650 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&Uart2Handle);
 8007654:	4802      	ldr	r0, [pc, #8]	; (8007660 <USART2_IRQHandler+0x10>)
 8007656:	f7fe f82f 	bl	80056b8 <HAL_UART_IRQHandler>
}
 800765a:	bf00      	nop
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	20000128 	.word	0x20000128

08007664 <systemClock_Config>:

#include "systemClock.h"


void systemClock_Config(void)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b090      	sub	sp, #64	; 0x40
 8007668:	af00      	add	r7, sp, #0
	 RCC_OscInitTypeDef RCC_OscInitStruct;
	 RCC_ClkInitTypeDef RCC_ClkInitStruct;

	 RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800766a:	2302      	movs	r3, #2
 800766c:	61bb      	str	r3, [r7, #24]
	 RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800766e:	2301      	movs	r3, #1
 8007670:	62bb      	str	r3, [r7, #40]	; 0x28
	 RCC_OscInitStruct.HSICalibrationValue = 16;
 8007672:	2310      	movs	r3, #16
 8007674:	62fb      	str	r3, [r7, #44]	; 0x2c
	 RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007676:	2302      	movs	r3, #2
 8007678:	637b      	str	r3, [r7, #52]	; 0x34
	 RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800767a:	2300      	movs	r3, #0
 800767c:	63bb      	str	r3, [r7, #56]	; 0x38
	 RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800767e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8007682:	63fb      	str	r3, [r7, #60]	; 0x3c
	 HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8007684:	f107 0318 	add.w	r3, r7, #24
 8007688:	4618      	mov	r0, r3
 800768a:	f7fd f8bf 	bl	800480c <HAL_RCC_OscConfig>

	 RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK;
 800768e:	2301      	movs	r3, #1
 8007690:	607b      	str	r3, [r7, #4]
	 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007692:	2302      	movs	r3, #2
 8007694:	60bb      	str	r3, [r7, #8]
	 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007696:	2300      	movs	r3, #0
 8007698:	60fb      	str	r3, [r7, #12]
	 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800769a:	2300      	movs	r3, #0
 800769c:	613b      	str	r3, [r7, #16]
	 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800769e:	2300      	movs	r3, #0
 80076a0:	617b      	str	r3, [r7, #20]
	 HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 80076a2:	1d3b      	adds	r3, r7, #4
 80076a4:	2101      	movs	r1, #1
 80076a6:	4618      	mov	r0, r3
 80076a8:	f7fd fb14 	bl	8004cd4 <HAL_RCC_ClockConfig>

	 HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80076ac:	f7fd fc7c 	bl	8004fa8 <HAL_RCC_GetHCLKFreq>
 80076b0:	4603      	mov	r3, r0
 80076b2:	4a0a      	ldr	r2, [pc, #40]	; (80076dc <systemClock_Config+0x78>)
 80076b4:	fba2 2303 	umull	r2, r3, r2, r3
 80076b8:	099b      	lsrs	r3, r3, #6
 80076ba:	4618      	mov	r0, r3
 80076bc:	f7fa fb87 	bl	8001dce <HAL_SYSTICK_Config>
	 HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80076c0:	2004      	movs	r0, #4
 80076c2:	f7fa fb91 	bl	8001de8 <HAL_SYSTICK_CLKSourceConfig>

	  /* SysTick_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80076c6:	2200      	movs	r2, #0
 80076c8:	2100      	movs	r1, #0
 80076ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80076ce:	f7fa fb46 	bl	8001d5e <HAL_NVIC_SetPriority>

}
 80076d2:	bf00      	nop
 80076d4:	3740      	adds	r7, #64	; 0x40
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}
 80076da:	bf00      	nop
 80076dc:	10624dd3 	.word	0x10624dd3

080076e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80076e0:	b480      	push	{r7}
 80076e2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80076e4:	4b15      	ldr	r3, [pc, #84]	; (800773c <SystemInit+0x5c>)
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a14      	ldr	r2, [pc, #80]	; (800773c <SystemInit+0x5c>)
 80076ea:	f043 0301 	orr.w	r3, r3, #1
 80076ee:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80076f0:	4b12      	ldr	r3, [pc, #72]	; (800773c <SystemInit+0x5c>)
 80076f2:	685a      	ldr	r2, [r3, #4]
 80076f4:	4911      	ldr	r1, [pc, #68]	; (800773c <SystemInit+0x5c>)
 80076f6:	4b12      	ldr	r3, [pc, #72]	; (8007740 <SystemInit+0x60>)
 80076f8:	4013      	ands	r3, r2
 80076fa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80076fc:	4b0f      	ldr	r3, [pc, #60]	; (800773c <SystemInit+0x5c>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a0e      	ldr	r2, [pc, #56]	; (800773c <SystemInit+0x5c>)
 8007702:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007706:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800770a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800770c:	4b0b      	ldr	r3, [pc, #44]	; (800773c <SystemInit+0x5c>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a0a      	ldr	r2, [pc, #40]	; (800773c <SystemInit+0x5c>)
 8007712:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007716:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8007718:	4b08      	ldr	r3, [pc, #32]	; (800773c <SystemInit+0x5c>)
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	4a07      	ldr	r2, [pc, #28]	; (800773c <SystemInit+0x5c>)
 800771e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8007722:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8007724:	4b05      	ldr	r3, [pc, #20]	; (800773c <SystemInit+0x5c>)
 8007726:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800772a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800772c:	4b05      	ldr	r3, [pc, #20]	; (8007744 <SystemInit+0x64>)
 800772e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007732:	609a      	str	r2, [r3, #8]
#endif 
}
 8007734:	bf00      	nop
 8007736:	46bd      	mov	sp, r7
 8007738:	bc80      	pop	{r7}
 800773a:	4770      	bx	lr
 800773c:	40021000 	.word	0x40021000
 8007740:	f8ff0000 	.word	0xf8ff0000
 8007744:	e000ed00 	.word	0xe000ed00

08007748 <tickTimer_Init>:
//================================================
//		TIMER 3 INIT - period in ms
//================================================

void tickTimer_Init(int period)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b084      	sub	sp, #16
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
	unsigned int uwPrescalerValue;

	//Compute the prescaler value to have counter clock equal to 10 KHz */
	uwPrescalerValue = (unsigned int) ((SystemCoreClock / 10000) - 1);
 8007750:	4b12      	ldr	r3, [pc, #72]	; (800779c <tickTimer_Init+0x54>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a12      	ldr	r2, [pc, #72]	; (80077a0 <tickTimer_Init+0x58>)
 8007756:	fba2 2303 	umull	r2, r3, r2, r3
 800775a:	0b5b      	lsrs	r3, r3, #13
 800775c:	3b01      	subs	r3, #1
 800775e:	60fb      	str	r3, [r7, #12]

	TimHandle_period.Instance = TIM3;
 8007760:	4b10      	ldr	r3, [pc, #64]	; (80077a4 <tickTimer_Init+0x5c>)
 8007762:	4a11      	ldr	r2, [pc, #68]	; (80077a8 <tickTimer_Init+0x60>)
 8007764:	601a      	str	r2, [r3, #0]

	TimHandle_period.Init.Period = 10*period;
 8007766:	687a      	ldr	r2, [r7, #4]
 8007768:	4613      	mov	r3, r2
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	4413      	add	r3, r2
 800776e:	005b      	lsls	r3, r3, #1
 8007770:	461a      	mov	r2, r3
 8007772:	4b0c      	ldr	r3, [pc, #48]	; (80077a4 <tickTimer_Init+0x5c>)
 8007774:	60da      	str	r2, [r3, #12]
	TimHandle_period.Init.Prescaler = uwPrescalerValue;
 8007776:	4a0b      	ldr	r2, [pc, #44]	; (80077a4 <tickTimer_Init+0x5c>)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6053      	str	r3, [r2, #4]
	TimHandle_period.Init.ClockDivision = 0;
 800777c:	4b09      	ldr	r3, [pc, #36]	; (80077a4 <tickTimer_Init+0x5c>)
 800777e:	2200      	movs	r2, #0
 8007780:	611a      	str	r2, [r3, #16]
	TimHandle_period.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007782:	4b08      	ldr	r3, [pc, #32]	; (80077a4 <tickTimer_Init+0x5c>)
 8007784:	2200      	movs	r2, #0
 8007786:	609a      	str	r2, [r3, #8]
	HAL_TIM_Base_Init(&TimHandle_period);
 8007788:	4806      	ldr	r0, [pc, #24]	; (80077a4 <tickTimer_Init+0x5c>)
 800778a:	f7fd fc5f 	bl	800504c <HAL_TIM_Base_Init>

	HAL_TIM_Base_Start_IT(&TimHandle_period);
 800778e:	4805      	ldr	r0, [pc, #20]	; (80077a4 <tickTimer_Init+0x5c>)
 8007790:	f7fd fc90 	bl	80050b4 <HAL_TIM_Base_Start_IT>
}
 8007794:	bf00      	nop
 8007796:	3710      	adds	r7, #16
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}
 800779c:	20000008 	.word	0x20000008
 80077a0:	d1b71759 	.word	0xd1b71759
 80077a4:	20000534 	.word	0x20000534
 80077a8:	40000400 	.word	0x40000400

080077ac <num2str>:
#include "util.h"

//=================================================================
void num2str(char *s, unsigned int number, unsigned int base, unsigned int size, int sp)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b089      	sub	sp, #36	; 0x24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
 80077b8:	603b      	str	r3, [r7, #0]
        static char  hexChars[] = "0123456789ABCDEF";

        char *p=s;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	617b      	str	r3, [r7, #20]
        unsigned int i;
        char tmp;

        // get digits
        do {
                *s++=hexChars[number % base];
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80077c6:	6879      	ldr	r1, [r7, #4]
 80077c8:	fb01 f202 	mul.w	r2, r1, r2
 80077cc:	1a9a      	subs	r2, r3, r2
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	1c59      	adds	r1, r3, #1
 80077d2:	60f9      	str	r1, [r7, #12]
 80077d4:	4935      	ldr	r1, [pc, #212]	; (80078ac <num2str+0x100>)
 80077d6:	5c8a      	ldrb	r2, [r1, r2]
 80077d8:	701a      	strb	r2, [r3, #0]
        } while (number /= base);
 80077da:	68ba      	ldr	r2, [r7, #8]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	fbb2 f3f3 	udiv	r3, r2, r3
 80077e2:	60bb      	str	r3, [r7, #8]
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d1e9      	bne.n	80077be <num2str+0x12>
        *s='\0';
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	701a      	strb	r2, [r3, #0]

        // reverse string
        cnt=s-p;
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	1ad3      	subs	r3, r2, r3
 80077f6:	613b      	str	r3, [r7, #16]
        for (i=0;i<cnt/2;i++) {
 80077f8:	2300      	movs	r3, #0
 80077fa:	61fb      	str	r3, [r7, #28]
 80077fc:	e01a      	b.n	8007834 <num2str+0x88>
                tmp=p[i]; p[i] = p[cnt-i-1]; p[cnt-i-1]=tmp;
 80077fe:	697a      	ldr	r2, [r7, #20]
 8007800:	69fb      	ldr	r3, [r7, #28]
 8007802:	4413      	add	r3, r2
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	76fb      	strb	r3, [r7, #27]
 8007808:	693a      	ldr	r2, [r7, #16]
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	1ad3      	subs	r3, r2, r3
 800780e:	3b01      	subs	r3, #1
 8007810:	697a      	ldr	r2, [r7, #20]
 8007812:	441a      	add	r2, r3
 8007814:	6979      	ldr	r1, [r7, #20]
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	440b      	add	r3, r1
 800781a:	7812      	ldrb	r2, [r2, #0]
 800781c:	701a      	strb	r2, [r3, #0]
 800781e:	693a      	ldr	r2, [r7, #16]
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	3b01      	subs	r3, #1
 8007826:	697a      	ldr	r2, [r7, #20]
 8007828:	4413      	add	r3, r2
 800782a:	7efa      	ldrb	r2, [r7, #27]
 800782c:	701a      	strb	r2, [r3, #0]
        for (i=0;i<cnt/2;i++) {
 800782e:	69fb      	ldr	r3, [r7, #28]
 8007830:	3301      	adds	r3, #1
 8007832:	61fb      	str	r3, [r7, #28]
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	085b      	lsrs	r3, r3, #1
 8007838:	69fa      	ldr	r2, [r7, #28]
 800783a:	429a      	cmp	r2, r3
 800783c:	d3df      	bcc.n	80077fe <num2str+0x52>
        }

        // add extra space
        if (cnt<size) {
 800783e:	693a      	ldr	r2, [r7, #16]
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	429a      	cmp	r2, r3
 8007844:	d22d      	bcs.n	80078a2 <num2str+0xf6>
                for (i=cnt;i==0;i--)
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	61fb      	str	r3, [r7, #28]
 800784a:	e00e      	b.n	800786a <num2str+0xbe>
                		{p[i+size-cnt]=p[i];}
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	441a      	add	r2, r3
 8007852:	69f9      	ldr	r1, [r7, #28]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	4419      	add	r1, r3
 8007858:	693b      	ldr	r3, [r7, #16]
 800785a:	1acb      	subs	r3, r1, r3
 800785c:	6979      	ldr	r1, [r7, #20]
 800785e:	440b      	add	r3, r1
 8007860:	7812      	ldrb	r2, [r2, #0]
 8007862:	701a      	strb	r2, [r3, #0]
                for (i=cnt;i==0;i--)
 8007864:	69fb      	ldr	r3, [r7, #28]
 8007866:	3b01      	subs	r3, #1
 8007868:	61fb      	str	r3, [r7, #28]
 800786a:	69fb      	ldr	r3, [r7, #28]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d0ed      	beq.n	800784c <num2str+0xa0>
                if (sp) tmp=' '; else tmp='0';
 8007870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007872:	2b00      	cmp	r3, #0
 8007874:	d002      	beq.n	800787c <num2str+0xd0>
 8007876:	2320      	movs	r3, #32
 8007878:	76fb      	strb	r3, [r7, #27]
 800787a:	e001      	b.n	8007880 <num2str+0xd4>
 800787c:	2330      	movs	r3, #48	; 0x30
 800787e:	76fb      	strb	r3, [r7, #27]
                for (i=0;i<size-cnt;i++) p[i]=tmp;
 8007880:	2300      	movs	r3, #0
 8007882:	61fb      	str	r3, [r7, #28]
 8007884:	e007      	b.n	8007896 <num2str+0xea>
 8007886:	697a      	ldr	r2, [r7, #20]
 8007888:	69fb      	ldr	r3, [r7, #28]
 800788a:	4413      	add	r3, r2
 800788c:	7efa      	ldrb	r2, [r7, #27]
 800788e:	701a      	strb	r2, [r3, #0]
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	3301      	adds	r3, #1
 8007894:	61fb      	str	r3, [r7, #28]
 8007896:	683a      	ldr	r2, [r7, #0]
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	1ad3      	subs	r3, r2, r3
 800789c:	69fa      	ldr	r2, [r7, #28]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d3f1      	bcc.n	8007886 <num2str+0xda>
        }
}
 80078a2:	bf00      	nop
 80078a4:	3724      	adds	r7, #36	; 0x24
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bc80      	pop	{r7}
 80078aa:	4770      	bx	lr
 80078ac:	2000000c 	.word	0x2000000c

080078b0 <str2num>:

//=================================================================
unsigned int str2num(char *s, unsigned base)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b087      	sub	sp, #28
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
 80078b8:	6039      	str	r1, [r7, #0]
	unsigned int u=0, d;
 80078ba:	2300      	movs	r3, #0
 80078bc:	617b      	str	r3, [r7, #20]
	char ch=*s++;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	1c5a      	adds	r2, r3, #1
 80078c2:	607a      	str	r2, [r7, #4]
 80078c4:	781b      	ldrb	r3, [r3, #0]
 80078c6:	73fb      	strb	r3, [r7, #15]
	while (ch) {
 80078c8:	e02e      	b.n	8007928 <str2num+0x78>
		if ((ch>='0') && (ch<='9')) d=ch-'0';
 80078ca:	7bfb      	ldrb	r3, [r7, #15]
 80078cc:	2b2f      	cmp	r3, #47	; 0x2f
 80078ce:	d906      	bls.n	80078de <str2num+0x2e>
 80078d0:	7bfb      	ldrb	r3, [r7, #15]
 80078d2:	2b39      	cmp	r3, #57	; 0x39
 80078d4:	d803      	bhi.n	80078de <str2num+0x2e>
 80078d6:	7bfb      	ldrb	r3, [r7, #15]
 80078d8:	3b30      	subs	r3, #48	; 0x30
 80078da:	613b      	str	r3, [r7, #16]
 80078dc:	e018      	b.n	8007910 <str2num+0x60>
		else if ((base==16) && (ch>='A') && (ch<='F')) d=ch-'A'+10;
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	2b10      	cmp	r3, #16
 80078e2:	d109      	bne.n	80078f8 <str2num+0x48>
 80078e4:	7bfb      	ldrb	r3, [r7, #15]
 80078e6:	2b40      	cmp	r3, #64	; 0x40
 80078e8:	d906      	bls.n	80078f8 <str2num+0x48>
 80078ea:	7bfb      	ldrb	r3, [r7, #15]
 80078ec:	2b46      	cmp	r3, #70	; 0x46
 80078ee:	d803      	bhi.n	80078f8 <str2num+0x48>
 80078f0:	7bfb      	ldrb	r3, [r7, #15]
 80078f2:	3b37      	subs	r3, #55	; 0x37
 80078f4:	613b      	str	r3, [r7, #16]
 80078f6:	e00b      	b.n	8007910 <str2num+0x60>
		else if ((base==16) && (ch>='a') && (ch<='f')) d=ch-'a'+10;
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	2b10      	cmp	r3, #16
 80078fc:	d117      	bne.n	800792e <str2num+0x7e>
 80078fe:	7bfb      	ldrb	r3, [r7, #15]
 8007900:	2b60      	cmp	r3, #96	; 0x60
 8007902:	d914      	bls.n	800792e <str2num+0x7e>
 8007904:	7bfb      	ldrb	r3, [r7, #15]
 8007906:	2b66      	cmp	r3, #102	; 0x66
 8007908:	d811      	bhi.n	800792e <str2num+0x7e>
 800790a:	7bfb      	ldrb	r3, [r7, #15]
 800790c:	3b57      	subs	r3, #87	; 0x57
 800790e:	613b      	str	r3, [r7, #16]
		else break;
		u=d+base*u;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	fb02 f303 	mul.w	r3, r2, r3
 8007918:	693a      	ldr	r2, [r7, #16]
 800791a:	4413      	add	r3, r2
 800791c:	617b      	str	r3, [r7, #20]
		ch=*s++;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	1c5a      	adds	r2, r3, #1
 8007922:	607a      	str	r2, [r7, #4]
 8007924:	781b      	ldrb	r3, [r3, #0]
 8007926:	73fb      	strb	r3, [r7, #15]
	while (ch) {
 8007928:	7bfb      	ldrb	r3, [r7, #15]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d1cd      	bne.n	80078ca <str2num+0x1a>
	}
	return u;
 800792e:	697b      	ldr	r3, [r7, #20]
}
 8007930:	4618      	mov	r0, r3
 8007932:	371c      	adds	r7, #28
 8007934:	46bd      	mov	sp, r7
 8007936:	bc80      	pop	{r7}
 8007938:	4770      	bx	lr

0800793a <reverse>:

//=================================================================
void reverse(char *str, int len)
{
 800793a:	b480      	push	{r7}
 800793c:	b087      	sub	sp, #28
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
 8007942:	6039      	str	r1, [r7, #0]
    int i=0, j=len-1, temp;
 8007944:	2300      	movs	r3, #0
 8007946:	617b      	str	r3, [r7, #20]
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	3b01      	subs	r3, #1
 800794c:	613b      	str	r3, [r7, #16]
    while (i<j)
 800794e:	e018      	b.n	8007982 <reverse+0x48>
    {
        temp = str[i];
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	4413      	add	r3, r2
 8007956:	781b      	ldrb	r3, [r3, #0]
 8007958:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	441a      	add	r2, r3
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	6879      	ldr	r1, [r7, #4]
 8007964:	440b      	add	r3, r1
 8007966:	7812      	ldrb	r2, [r2, #0]
 8007968:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	687a      	ldr	r2, [r7, #4]
 800796e:	4413      	add	r3, r2
 8007970:	68fa      	ldr	r2, [r7, #12]
 8007972:	b2d2      	uxtb	r2, r2
 8007974:	701a      	strb	r2, [r3, #0]
        i++; j--;
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	3301      	adds	r3, #1
 800797a:	617b      	str	r3, [r7, #20]
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	3b01      	subs	r3, #1
 8007980:	613b      	str	r3, [r7, #16]
    while (i<j)
 8007982:	697a      	ldr	r2, [r7, #20]
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	429a      	cmp	r2, r3
 8007988:	dbe2      	blt.n	8007950 <reverse+0x16>
    }
}
 800798a:	bf00      	nop
 800798c:	bf00      	nop
 800798e:	371c      	adds	r7, #28
 8007990:	46bd      	mov	sp, r7
 8007992:	bc80      	pop	{r7}
 8007994:	4770      	bx	lr
	...

08007998 <intToStr>:

//=================================================================
int intToStr(int x, char str[], int d)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b086      	sub	sp, #24
 800799c:	af00      	add	r7, sp, #0
 800799e:	60f8      	str	r0, [r7, #12]
 80079a0:	60b9      	str	r1, [r7, #8]
 80079a2:	607a      	str	r2, [r7, #4]
    int i = 0;
 80079a4:	2300      	movs	r3, #0
 80079a6:	617b      	str	r3, [r7, #20]
    while (x)
 80079a8:	e01d      	b.n	80079e6 <intToStr+0x4e>
    {
        str[i++] = (x%10) + '0';
 80079aa:	68fa      	ldr	r2, [r7, #12]
 80079ac:	4b1d      	ldr	r3, [pc, #116]	; (8007a24 <intToStr+0x8c>)
 80079ae:	fb83 1302 	smull	r1, r3, r3, r2
 80079b2:	1099      	asrs	r1, r3, #2
 80079b4:	17d3      	asrs	r3, r2, #31
 80079b6:	1ac9      	subs	r1, r1, r3
 80079b8:	460b      	mov	r3, r1
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	440b      	add	r3, r1
 80079be:	005b      	lsls	r3, r3, #1
 80079c0:	1ad1      	subs	r1, r2, r3
 80079c2:	b2ca      	uxtb	r2, r1
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	1c59      	adds	r1, r3, #1
 80079c8:	6179      	str	r1, [r7, #20]
 80079ca:	4619      	mov	r1, r3
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	440b      	add	r3, r1
 80079d0:	3230      	adds	r2, #48	; 0x30
 80079d2:	b2d2      	uxtb	r2, r2
 80079d4:	701a      	strb	r2, [r3, #0]
        x = x/10;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	4a12      	ldr	r2, [pc, #72]	; (8007a24 <intToStr+0x8c>)
 80079da:	fb82 1203 	smull	r1, r2, r2, r3
 80079de:	1092      	asrs	r2, r2, #2
 80079e0:	17db      	asrs	r3, r3, #31
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	60fb      	str	r3, [r7, #12]
    while (x)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d1de      	bne.n	80079aa <intToStr+0x12>
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 80079ec:	e007      	b.n	80079fe <intToStr+0x66>
        str[i++] = '0';
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	1c5a      	adds	r2, r3, #1
 80079f2:	617a      	str	r2, [r7, #20]
 80079f4:	461a      	mov	r2, r3
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	4413      	add	r3, r2
 80079fa:	2230      	movs	r2, #48	; 0x30
 80079fc:	701a      	strb	r2, [r3, #0]
    while (i < d)
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	dbf3      	blt.n	80079ee <intToStr+0x56>

    reverse(str, i);
 8007a06:	6979      	ldr	r1, [r7, #20]
 8007a08:	68b8      	ldr	r0, [r7, #8]
 8007a0a:	f7ff ff96 	bl	800793a <reverse>
    str[i] = '\0';
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	68ba      	ldr	r2, [r7, #8]
 8007a12:	4413      	add	r3, r2
 8007a14:	2200      	movs	r2, #0
 8007a16:	701a      	strb	r2, [r3, #0]
    return i;
 8007a18:	697b      	ldr	r3, [r7, #20]
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3718      	adds	r7, #24
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}
 8007a22:	bf00      	nop
 8007a24:	66666667 	.word	0x66666667

08007a28 <float2str>:
//=================================================================
void float2str( char *res, float n, int afterpoint)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b088      	sub	sp, #32
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	607a      	str	r2, [r7, #4]
    // Extract integer part
    int ipart = (int)n;
 8007a34:	68b8      	ldr	r0, [r7, #8]
 8007a36:	f7f9 fa07 	bl	8000e48 <__aeabi_f2iz>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	61fb      	str	r3, [r7, #28]

    // Extract floating part
    float fpart = n - (float)ipart;
 8007a3e:	69f8      	ldr	r0, [r7, #28]
 8007a40:	f7f9 f85e 	bl	8000b00 <__aeabi_i2f>
 8007a44:	4603      	mov	r3, r0
 8007a46:	4619      	mov	r1, r3
 8007a48:	68b8      	ldr	r0, [r7, #8]
 8007a4a:	f7f8 ffa3 	bl	8000994 <__aeabi_fsub>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	61bb      	str	r3, [r7, #24]

    // convert integer part to string
    int i = intToStr(ipart, res, 0);
 8007a52:	2200      	movs	r2, #0
 8007a54:	68f9      	ldr	r1, [r7, #12]
 8007a56:	69f8      	ldr	r0, [r7, #28]
 8007a58:	f7ff ff9e 	bl	8007998 <intToStr>
 8007a5c:	6178      	str	r0, [r7, #20]

    // check for display option after point
    if (afterpoint != 0)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d022      	beq.n	8007aaa <float2str+0x82>
    {
        res[i] = '.';  // add dot
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	68fa      	ldr	r2, [r7, #12]
 8007a68:	4413      	add	r3, r2
 8007a6a:	222e      	movs	r2, #46	; 0x2e
 8007a6c:	701a      	strb	r2, [r3, #0]

        // Get the value of fraction part upto given no.
        // of points after dot. The third parameter is needed
        // to handle cases like 233.007
        fpart = fpart * (float)myPow(10.0, afterpoint);
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	f04f 0000 	mov.w	r0, #0
 8007a74:	490f      	ldr	r1, [pc, #60]	; (8007ab4 <float2str+0x8c>)
 8007a76:	f000 f81f 	bl	8007ab8 <myPow>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	4610      	mov	r0, r2
 8007a80:	4619      	mov	r1, r3
 8007a82:	f7f8 ff33 	bl	80008ec <__aeabi_d2f>
 8007a86:	4603      	mov	r3, r0
 8007a88:	4619      	mov	r1, r3
 8007a8a:	69b8      	ldr	r0, [r7, #24]
 8007a8c:	f7f9 f88c 	bl	8000ba8 <__aeabi_fmul>
 8007a90:	4603      	mov	r3, r0
 8007a92:	61bb      	str	r3, [r7, #24]

        intToStr((int)fpart, res + i + 1, afterpoint);
 8007a94:	69b8      	ldr	r0, [r7, #24]
 8007a96:	f7f9 f9d7 	bl	8000e48 <__aeabi_f2iz>
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	68fa      	ldr	r2, [r7, #12]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	f7ff ff77 	bl	8007998 <intToStr>
    }
}
 8007aaa:	bf00      	nop
 8007aac:	3720      	adds	r7, #32
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}
 8007ab2:	bf00      	nop
 8007ab4:	40240000 	.word	0x40240000

08007ab8 <myPow>:
//=================================================================
double myPow(double x, int n) {
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b088      	sub	sp, #32
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8007ac2:	607a      	str	r2, [r7, #4]
    unsigned int p = abs(n);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	bfb8      	it	lt
 8007aca:	425b      	neglt	r3, r3
 8007acc:	61fb      	str	r3, [r7, #28]
    double result = 1;
 8007ace:	f04f 0200 	mov.w	r2, #0
 8007ad2:	4b1b      	ldr	r3, [pc, #108]	; (8007b40 <myPow+0x88>)
 8007ad4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    while(p > 0)
 8007ad8:	e01b      	b.n	8007b12 <myPow+0x5a>
    {
        if(p & 1) // if bit is set
 8007ada:	69fb      	ldr	r3, [r7, #28]
 8007adc:	f003 0301 	and.w	r3, r3, #1
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d009      	beq.n	8007af8 <myPow+0x40>
        {
            result = result * x;
 8007ae4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ae8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007aec:	f7f8 fcec 	bl	80004c8 <__aeabi_dmul>
 8007af0:	4602      	mov	r2, r0
 8007af2:	460b      	mov	r3, r1
 8007af4:	e9c7 2304 	strd	r2, r3, [r7, #16]
        }
        p = p >> 1;
 8007af8:	69fb      	ldr	r3, [r7, #28]
 8007afa:	085b      	lsrs	r3, r3, #1
 8007afc:	61fb      	str	r3, [r7, #28]
        x = x * x;
 8007afe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007b06:	f7f8 fcdf 	bl	80004c8 <__aeabi_dmul>
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    while(p > 0)
 8007b12:	69fb      	ldr	r3, [r7, #28]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d1e0      	bne.n	8007ada <myPow+0x22>
    }

    if(n < 0)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	da09      	bge.n	8007b32 <myPow+0x7a>
    {
        return 1/result;
 8007b1e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007b22:	f04f 0000 	mov.w	r0, #0
 8007b26:	4906      	ldr	r1, [pc, #24]	; (8007b40 <myPow+0x88>)
 8007b28:	f7f8 fdf8 	bl	800071c <__aeabi_ddiv>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	460b      	mov	r3, r1
 8007b30:	e001      	b.n	8007b36 <myPow+0x7e>
    }
    return result;
 8007b32:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8007b36:	4610      	mov	r0, r2
 8007b38:	4619      	mov	r1, r3
 8007b3a:	3720      	adds	r7, #32
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	3ff00000 	.word	0x3ff00000

08007b44 <HAL_GPIO_EXTI_Callback>:
void SetDisplayString(const char *msg) {
    DISP_NextString=msg;
}
//============================================================
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b082      	sub	sp, #8
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin==GPIO_PIN_0)
 8007b4e:	88fb      	ldrh	r3, [r7, #6]
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d101      	bne.n	8007b58 <HAL_GPIO_EXTI_Callback+0x14>
	{
		XNUCLEO6180XA1_UserIntHandler();
 8007b54:	f000 f812 	bl	8007b7c <XNUCLEO6180XA1_UserIntHandler>
	}
}
 8007b58:	bf00      	nop
 8007b5a:	3708      	adds	r7, #8
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	bd80      	pop	{r7, pc}

08007b60 <HAL_SYSTICK_Callback>:
//============================================================

void HAL_SYSTICK_Callback(void){
 8007b60:	b480      	push	{r7}
 8007b62:	af00      	add	r7, sp, #0
    g_TickCnt++;
 8007b64:	4b04      	ldr	r3, [pc, #16]	; (8007b78 <HAL_SYSTICK_Callback+0x18>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	3301      	adds	r3, #1
 8007b6a:	4a03      	ldr	r2, [pc, #12]	; (8007b78 <HAL_SYSTICK_Callback+0x18>)
 8007b6c:	6013      	str	r3, [r2, #0]
}
 8007b6e:	bf00      	nop
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bc80      	pop	{r7}
 8007b74:	4770      	bx	lr
 8007b76:	bf00      	nop
 8007b78:	200000c4 	.word	0x200000c4

08007b7c <XNUCLEO6180XA1_UserIntHandler>:
    return state;
}
//============================================================
volatile int IntrFired=0;
/* VL6180x shield user interrupt handler */
void XNUCLEO6180XA1_UserIntHandler(void){
 8007b7c:	b480      	push	{r7}
 8007b7e:	af00      	add	r7, sp, #0
    IntrFired ++;
 8007b80:	4b04      	ldr	r3, [pc, #16]	; (8007b94 <XNUCLEO6180XA1_UserIntHandler+0x18>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	3301      	adds	r3, #1
 8007b86:	4a03      	ldr	r2, [pc, #12]	; (8007b94 <XNUCLEO6180XA1_UserIntHandler+0x18>)
 8007b88:	6013      	str	r3, [r2, #0]
}
 8007b8a:	bf00      	nop
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bc80      	pop	{r7}
 8007b90:	4770      	bx	lr
 8007b92:	bf00      	nop
 8007b94:	200000bc 	.word	0x200000bc

08007b98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8007b98:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8007b9a:	e003      	b.n	8007ba4 <LoopCopyDataInit>

08007b9c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8007b9c:	4b0b      	ldr	r3, [pc, #44]	; (8007bcc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8007b9e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8007ba0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8007ba2:	3104      	adds	r1, #4

08007ba4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8007ba4:	480a      	ldr	r0, [pc, #40]	; (8007bd0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8007ba6:	4b0b      	ldr	r3, [pc, #44]	; (8007bd4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8007ba8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8007baa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8007bac:	d3f6      	bcc.n	8007b9c <CopyDataInit>
  ldr r2, =_sbss
 8007bae:	4a0a      	ldr	r2, [pc, #40]	; (8007bd8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8007bb0:	e002      	b.n	8007bb8 <LoopFillZerobss>

08007bb2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8007bb2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8007bb4:	f842 3b04 	str.w	r3, [r2], #4

08007bb8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8007bb8:	4b08      	ldr	r3, [pc, #32]	; (8007bdc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8007bba:	429a      	cmp	r2, r3
  bcc FillZerobss
 8007bbc:	d3f9      	bcc.n	8007bb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8007bbe:	f7ff fd8f 	bl	80076e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007bc2:	f000 f80f 	bl	8007be4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007bc6:	f7fe fec5 	bl	8006954 <main>
  bx lr
 8007bca:	4770      	bx	lr
  ldr r3, =_sidata
 8007bcc:	08007dc0 	.word	0x08007dc0
  ldr r0, =_sdata
 8007bd0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8007bd4:	20000020 	.word	0x20000020
  ldr r2, =_sbss
 8007bd8:	20000020 	.word	0x20000020
  ldr r3, = _ebss
 8007bdc:	20000574 	.word	0x20000574

08007be0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007be0:	e7fe      	b.n	8007be0 <ADC1_2_IRQHandler>
	...

08007be4 <__libc_init_array>:
 8007be4:	b570      	push	{r4, r5, r6, lr}
 8007be6:	2600      	movs	r6, #0
 8007be8:	4d0c      	ldr	r5, [pc, #48]	; (8007c1c <__libc_init_array+0x38>)
 8007bea:	4c0d      	ldr	r4, [pc, #52]	; (8007c20 <__libc_init_array+0x3c>)
 8007bec:	1b64      	subs	r4, r4, r5
 8007bee:	10a4      	asrs	r4, r4, #2
 8007bf0:	42a6      	cmp	r6, r4
 8007bf2:	d109      	bne.n	8007c08 <__libc_init_array+0x24>
 8007bf4:	f000 f81a 	bl	8007c2c <_init>
 8007bf8:	2600      	movs	r6, #0
 8007bfa:	4d0a      	ldr	r5, [pc, #40]	; (8007c24 <__libc_init_array+0x40>)
 8007bfc:	4c0a      	ldr	r4, [pc, #40]	; (8007c28 <__libc_init_array+0x44>)
 8007bfe:	1b64      	subs	r4, r4, r5
 8007c00:	10a4      	asrs	r4, r4, #2
 8007c02:	42a6      	cmp	r6, r4
 8007c04:	d105      	bne.n	8007c12 <__libc_init_array+0x2e>
 8007c06:	bd70      	pop	{r4, r5, r6, pc}
 8007c08:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c0c:	4798      	blx	r3
 8007c0e:	3601      	adds	r6, #1
 8007c10:	e7ee      	b.n	8007bf0 <__libc_init_array+0xc>
 8007c12:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c16:	4798      	blx	r3
 8007c18:	3601      	adds	r6, #1
 8007c1a:	e7f2      	b.n	8007c02 <__libc_init_array+0x1e>
 8007c1c:	08007db8 	.word	0x08007db8
 8007c20:	08007db8 	.word	0x08007db8
 8007c24:	08007db8 	.word	0x08007db8
 8007c28:	08007dbc 	.word	0x08007dbc

08007c2c <_init>:
 8007c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c2e:	bf00      	nop
 8007c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c32:	bc08      	pop	{r3}
 8007c34:	469e      	mov	lr, r3
 8007c36:	4770      	bx	lr

08007c38 <_fini>:
 8007c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c3a:	bf00      	nop
 8007c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c3e:	bc08      	pop	{r3}
 8007c40:	469e      	mov	lr, r3
 8007c42:	4770      	bx	lr
