
Micros_LAB_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004404  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08004540  08004540  00014540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045dc  080045dc  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  080045dc  080045dc  000145dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045e4  080045e4  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045e4  080045e4  000145e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045e8  080045e8  000145e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080045ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  20000014  08004600  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000015c  08004600  0002015c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a3ea  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cc5  00000000  00000000  0002a427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a98  00000000  00000000  0002c0f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a0  00000000  00000000  0002cb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014bad  00000000  00000000  0002d528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b87d  00000000  00000000  000420d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083832  00000000  00000000  0004d952  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d1184  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ab8  00000000  00000000  000d11d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000014 	.word	0x20000014
 8000158:	00000000 	.word	0x00000000
 800015c:	08004528 	.word	0x08004528

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000018 	.word	0x20000018
 8000178:	08004528 	.word	0x08004528

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b976 	b.w	8000480 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	4688      	mov	r8, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d14d      	bne.n	8000258 <__udivmoddi4+0xac>
 80001bc:	428a      	cmp	r2, r1
 80001be:	4694      	mov	ip, r2
 80001c0:	d968      	bls.n	8000294 <__udivmoddi4+0xe8>
 80001c2:	fab2 f282 	clz	r2, r2
 80001c6:	b152      	cbz	r2, 80001de <__udivmoddi4+0x32>
 80001c8:	fa01 f302 	lsl.w	r3, r1, r2
 80001cc:	f1c2 0120 	rsb	r1, r2, #32
 80001d0:	fa20 f101 	lsr.w	r1, r0, r1
 80001d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001d8:	ea41 0803 	orr.w	r8, r1, r3
 80001dc:	4094      	lsls	r4, r2
 80001de:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001e2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001e6:	fa1f fe8c 	uxth.w	lr, ip
 80001ea:	fb01 8817 	mls	r8, r1, r7, r8
 80001ee:	fb07 f00e 	mul.w	r0, r7, lr
 80001f2:	0c23      	lsrs	r3, r4, #16
 80001f4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80001f8:	4298      	cmp	r0, r3
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	eb1c 0303 	adds.w	r3, ip, r3
 8000200:	f107 35ff 	add.w	r5, r7, #4294967295
 8000204:	f080 811e 	bcs.w	8000444 <__udivmoddi4+0x298>
 8000208:	4298      	cmp	r0, r3
 800020a:	f240 811b 	bls.w	8000444 <__udivmoddi4+0x298>
 800020e:	3f02      	subs	r7, #2
 8000210:	4463      	add	r3, ip
 8000212:	1a1b      	subs	r3, r3, r0
 8000214:	fbb3 f0f1 	udiv	r0, r3, r1
 8000218:	fb01 3310 	mls	r3, r1, r0, r3
 800021c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000226:	45a6      	cmp	lr, r4
 8000228:	d90a      	bls.n	8000240 <__udivmoddi4+0x94>
 800022a:	eb1c 0404 	adds.w	r4, ip, r4
 800022e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000232:	f080 8109 	bcs.w	8000448 <__udivmoddi4+0x29c>
 8000236:	45a6      	cmp	lr, r4
 8000238:	f240 8106 	bls.w	8000448 <__udivmoddi4+0x29c>
 800023c:	4464      	add	r4, ip
 800023e:	3802      	subs	r0, #2
 8000240:	2100      	movs	r1, #0
 8000242:	eba4 040e 	sub.w	r4, r4, lr
 8000246:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800024a:	b11e      	cbz	r6, 8000254 <__udivmoddi4+0xa8>
 800024c:	2300      	movs	r3, #0
 800024e:	40d4      	lsrs	r4, r2
 8000250:	e9c6 4300 	strd	r4, r3, [r6]
 8000254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000258:	428b      	cmp	r3, r1
 800025a:	d908      	bls.n	800026e <__udivmoddi4+0xc2>
 800025c:	2e00      	cmp	r6, #0
 800025e:	f000 80ee 	beq.w	800043e <__udivmoddi4+0x292>
 8000262:	2100      	movs	r1, #0
 8000264:	e9c6 0500 	strd	r0, r5, [r6]
 8000268:	4608      	mov	r0, r1
 800026a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026e:	fab3 f183 	clz	r1, r3
 8000272:	2900      	cmp	r1, #0
 8000274:	d14a      	bne.n	800030c <__udivmoddi4+0x160>
 8000276:	42ab      	cmp	r3, r5
 8000278:	d302      	bcc.n	8000280 <__udivmoddi4+0xd4>
 800027a:	4282      	cmp	r2, r0
 800027c:	f200 80fc 	bhi.w	8000478 <__udivmoddi4+0x2cc>
 8000280:	1a84      	subs	r4, r0, r2
 8000282:	eb65 0303 	sbc.w	r3, r5, r3
 8000286:	2001      	movs	r0, #1
 8000288:	4698      	mov	r8, r3
 800028a:	2e00      	cmp	r6, #0
 800028c:	d0e2      	beq.n	8000254 <__udivmoddi4+0xa8>
 800028e:	e9c6 4800 	strd	r4, r8, [r6]
 8000292:	e7df      	b.n	8000254 <__udivmoddi4+0xa8>
 8000294:	b902      	cbnz	r2, 8000298 <__udivmoddi4+0xec>
 8000296:	deff      	udf	#255	; 0xff
 8000298:	fab2 f282 	clz	r2, r2
 800029c:	2a00      	cmp	r2, #0
 800029e:	f040 8091 	bne.w	80003c4 <__udivmoddi4+0x218>
 80002a2:	eba1 000c 	sub.w	r0, r1, ip
 80002a6:	2101      	movs	r1, #1
 80002a8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ac:	fa1f fe8c 	uxth.w	lr, ip
 80002b0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002b4:	fb07 0013 	mls	r0, r7, r3, r0
 80002b8:	0c25      	lsrs	r5, r4, #16
 80002ba:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002be:	fb0e f003 	mul.w	r0, lr, r3
 80002c2:	42a8      	cmp	r0, r5
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0x12c>
 80002c6:	eb1c 0505 	adds.w	r5, ip, r5
 80002ca:	f103 38ff 	add.w	r8, r3, #4294967295
 80002ce:	d202      	bcs.n	80002d6 <__udivmoddi4+0x12a>
 80002d0:	42a8      	cmp	r0, r5
 80002d2:	f200 80ce 	bhi.w	8000472 <__udivmoddi4+0x2c6>
 80002d6:	4643      	mov	r3, r8
 80002d8:	1a2d      	subs	r5, r5, r0
 80002da:	fbb5 f0f7 	udiv	r0, r5, r7
 80002de:	fb07 5510 	mls	r5, r7, r0, r5
 80002e2:	fb0e fe00 	mul.w	lr, lr, r0
 80002e6:	b2a4      	uxth	r4, r4
 80002e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d908      	bls.n	8000302 <__udivmoddi4+0x156>
 80002f0:	eb1c 0404 	adds.w	r4, ip, r4
 80002f4:	f100 35ff 	add.w	r5, r0, #4294967295
 80002f8:	d202      	bcs.n	8000300 <__udivmoddi4+0x154>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f200 80b6 	bhi.w	800046c <__udivmoddi4+0x2c0>
 8000300:	4628      	mov	r0, r5
 8000302:	eba4 040e 	sub.w	r4, r4, lr
 8000306:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800030a:	e79e      	b.n	800024a <__udivmoddi4+0x9e>
 800030c:	f1c1 0720 	rsb	r7, r1, #32
 8000310:	408b      	lsls	r3, r1
 8000312:	fa22 fc07 	lsr.w	ip, r2, r7
 8000316:	ea4c 0c03 	orr.w	ip, ip, r3
 800031a:	fa25 fa07 	lsr.w	sl, r5, r7
 800031e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000322:	fbba f8f9 	udiv	r8, sl, r9
 8000326:	fa20 f307 	lsr.w	r3, r0, r7
 800032a:	fb09 aa18 	mls	sl, r9, r8, sl
 800032e:	408d      	lsls	r5, r1
 8000330:	fa1f fe8c 	uxth.w	lr, ip
 8000334:	431d      	orrs	r5, r3
 8000336:	fa00 f301 	lsl.w	r3, r0, r1
 800033a:	fb08 f00e 	mul.w	r0, r8, lr
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000344:	42a0      	cmp	r0, r4
 8000346:	fa02 f201 	lsl.w	r2, r2, r1
 800034a:	d90b      	bls.n	8000364 <__udivmoddi4+0x1b8>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f108 3aff 	add.w	sl, r8, #4294967295
 8000354:	f080 8088 	bcs.w	8000468 <__udivmoddi4+0x2bc>
 8000358:	42a0      	cmp	r0, r4
 800035a:	f240 8085 	bls.w	8000468 <__udivmoddi4+0x2bc>
 800035e:	f1a8 0802 	sub.w	r8, r8, #2
 8000362:	4464      	add	r4, ip
 8000364:	1a24      	subs	r4, r4, r0
 8000366:	fbb4 f0f9 	udiv	r0, r4, r9
 800036a:	fb09 4410 	mls	r4, r9, r0, r4
 800036e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000372:	b2ad      	uxth	r5, r5
 8000374:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x1e2>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 35ff 	add.w	r5, r0, #4294967295
 8000384:	d26c      	bcs.n	8000460 <__udivmoddi4+0x2b4>
 8000386:	45a6      	cmp	lr, r4
 8000388:	d96a      	bls.n	8000460 <__udivmoddi4+0x2b4>
 800038a:	3802      	subs	r0, #2
 800038c:	4464      	add	r4, ip
 800038e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000392:	fba0 9502 	umull	r9, r5, r0, r2
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	42ac      	cmp	r4, r5
 800039c:	46c8      	mov	r8, r9
 800039e:	46ae      	mov	lr, r5
 80003a0:	d356      	bcc.n	8000450 <__udivmoddi4+0x2a4>
 80003a2:	d053      	beq.n	800044c <__udivmoddi4+0x2a0>
 80003a4:	2e00      	cmp	r6, #0
 80003a6:	d069      	beq.n	800047c <__udivmoddi4+0x2d0>
 80003a8:	ebb3 0208 	subs.w	r2, r3, r8
 80003ac:	eb64 040e 	sbc.w	r4, r4, lr
 80003b0:	fa22 f301 	lsr.w	r3, r2, r1
 80003b4:	fa04 f707 	lsl.w	r7, r4, r7
 80003b8:	431f      	orrs	r7, r3
 80003ba:	40cc      	lsrs	r4, r1
 80003bc:	e9c6 7400 	strd	r7, r4, [r6]
 80003c0:	2100      	movs	r1, #0
 80003c2:	e747      	b.n	8000254 <__udivmoddi4+0xa8>
 80003c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003c8:	f1c2 0120 	rsb	r1, r2, #32
 80003cc:	fa25 f301 	lsr.w	r3, r5, r1
 80003d0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d4:	fa20 f101 	lsr.w	r1, r0, r1
 80003d8:	4095      	lsls	r5, r2
 80003da:	430d      	orrs	r5, r1
 80003dc:	fbb3 f1f7 	udiv	r1, r3, r7
 80003e0:	fb07 3311 	mls	r3, r7, r1, r3
 80003e4:	fa1f fe8c 	uxth.w	lr, ip
 80003e8:	0c28      	lsrs	r0, r5, #16
 80003ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003ee:	fb01 f30e 	mul.w	r3, r1, lr
 80003f2:	4283      	cmp	r3, r0
 80003f4:	fa04 f402 	lsl.w	r4, r4, r2
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x260>
 80003fa:	eb1c 0000 	adds.w	r0, ip, r0
 80003fe:	f101 38ff 	add.w	r8, r1, #4294967295
 8000402:	d22f      	bcs.n	8000464 <__udivmoddi4+0x2b8>
 8000404:	4283      	cmp	r3, r0
 8000406:	d92d      	bls.n	8000464 <__udivmoddi4+0x2b8>
 8000408:	3902      	subs	r1, #2
 800040a:	4460      	add	r0, ip
 800040c:	1ac0      	subs	r0, r0, r3
 800040e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000412:	fb07 0013 	mls	r0, r7, r3, r0
 8000416:	b2ad      	uxth	r5, r5
 8000418:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800041c:	fb03 f00e 	mul.w	r0, r3, lr
 8000420:	42a8      	cmp	r0, r5
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x28a>
 8000424:	eb1c 0505 	adds.w	r5, ip, r5
 8000428:	f103 38ff 	add.w	r8, r3, #4294967295
 800042c:	d216      	bcs.n	800045c <__udivmoddi4+0x2b0>
 800042e:	42a8      	cmp	r0, r5
 8000430:	d914      	bls.n	800045c <__udivmoddi4+0x2b0>
 8000432:	3b02      	subs	r3, #2
 8000434:	4465      	add	r5, ip
 8000436:	1a28      	subs	r0, r5, r0
 8000438:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043c:	e738      	b.n	80002b0 <__udivmoddi4+0x104>
 800043e:	4631      	mov	r1, r6
 8000440:	4630      	mov	r0, r6
 8000442:	e707      	b.n	8000254 <__udivmoddi4+0xa8>
 8000444:	462f      	mov	r7, r5
 8000446:	e6e4      	b.n	8000212 <__udivmoddi4+0x66>
 8000448:	4618      	mov	r0, r3
 800044a:	e6f9      	b.n	8000240 <__udivmoddi4+0x94>
 800044c:	454b      	cmp	r3, r9
 800044e:	d2a9      	bcs.n	80003a4 <__udivmoddi4+0x1f8>
 8000450:	ebb9 0802 	subs.w	r8, r9, r2
 8000454:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000458:	3801      	subs	r0, #1
 800045a:	e7a3      	b.n	80003a4 <__udivmoddi4+0x1f8>
 800045c:	4643      	mov	r3, r8
 800045e:	e7ea      	b.n	8000436 <__udivmoddi4+0x28a>
 8000460:	4628      	mov	r0, r5
 8000462:	e794      	b.n	800038e <__udivmoddi4+0x1e2>
 8000464:	4641      	mov	r1, r8
 8000466:	e7d1      	b.n	800040c <__udivmoddi4+0x260>
 8000468:	46d0      	mov	r8, sl
 800046a:	e77b      	b.n	8000364 <__udivmoddi4+0x1b8>
 800046c:	4464      	add	r4, ip
 800046e:	3802      	subs	r0, #2
 8000470:	e747      	b.n	8000302 <__udivmoddi4+0x156>
 8000472:	3b02      	subs	r3, #2
 8000474:	4465      	add	r5, ip
 8000476:	e72f      	b.n	80002d8 <__udivmoddi4+0x12c>
 8000478:	4608      	mov	r0, r1
 800047a:	e706      	b.n	800028a <__udivmoddi4+0xde>
 800047c:	4631      	mov	r1, r6
 800047e:	e6e9      	b.n	8000254 <__udivmoddi4+0xa8>

08000480 <__aeabi_idiv0>:
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop

08000484 <espera>:
void espera(int time)
{
 8000484:	b480      	push	{r7}
 8000486:	b085      	sub	sp, #20
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  int i;
  for (i = 0; i < time; i++);
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	e002      	b.n	8000498 <espera+0x14>
 8000492:	68fb      	ldr	r3, [r7, #12]
 8000494:	3301      	adds	r3, #1
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	429a      	cmp	r2, r3
 800049e:	dbf8      	blt.n	8000492 <espera+0xe>
}
 80004a0:	bf00      	nop
 80004a2:	bf00      	nop
 80004a4:	3714      	adds	r7, #20
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bc80      	pop	{r7}
 80004aa:	4770      	bx	lr

080004ac <EXTI0_IRQHandler>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//INTERRUPTS
void EXTI0_IRQHandler(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  // USER BUTTON is pressed, a rising edge is detected in PA0
  if ((EXTI->PR&BIT_0) != 0) // Is EXTI0 flag on? //0000000000000001 in the Pending Register of ISER[0]
 80004b0:	4b0d      	ldr	r3, [pc, #52]	; (80004e8 <EXTI0_IRQHandler+0x3c>)
 80004b2:	695b      	ldr	r3, [r3, #20]
 80004b4:	f003 0301 	and.w	r3, r3, #1
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d00b      	beq.n	80004d4 <EXTI0_IRQHandler+0x28>
  {
	game++; //If at GAME 1, proceed to GAME 2
 80004bc:	4b0b      	ldr	r3, [pc, #44]	; (80004ec <EXTI0_IRQHandler+0x40>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	3301      	adds	r3, #1
 80004c2:	4a0a      	ldr	r2, [pc, #40]	; (80004ec <EXTI0_IRQHandler+0x40>)
 80004c4:	6013      	str	r3, [r2, #0]
	if (game > 2) game = 1; //Reset to 1 after requesting change from GAME 2
 80004c6:	4b09      	ldr	r3, [pc, #36]	; (80004ec <EXTI0_IRQHandler+0x40>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	2b02      	cmp	r3, #2
 80004cc:	d902      	bls.n	80004d4 <EXTI0_IRQHandler+0x28>
 80004ce:	4b07      	ldr	r3, [pc, #28]	; (80004ec <EXTI0_IRQHandler+0x40>)
 80004d0:	2201      	movs	r2, #1
 80004d2:	601a      	str	r2, [r3, #0]
  }
  //Clear flag must be out of condition so it never hangs if condition is not met
  EXTI->PR |= (1 << 6); // Clear EXTI0 flag (writes a 1 in PR0 pos)
 80004d4:	4b04      	ldr	r3, [pc, #16]	; (80004e8 <EXTI0_IRQHandler+0x3c>)
 80004d6:	695b      	ldr	r3, [r3, #20]
 80004d8:	4a03      	ldr	r2, [pc, #12]	; (80004e8 <EXTI0_IRQHandler+0x3c>)
 80004da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80004de:	6153      	str	r3, [r2, #20]
}
 80004e0:	bf00      	nop
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bc80      	pop	{r7}
 80004e6:	4770      	bx	lr
 80004e8:	40010400 	.word	0x40010400
 80004ec:	20000000 	.word	0x20000000

080004f0 <EXTI15_10_IRQHandler>:
    EXTI->PR |= (1 << 6); // Clear the EXTI6 flag
  }
}
// NVIC->ISER[1] for pins 32 to 63, pin 40 for EXTI15_10
void EXTI15_10_IRQHandler(void) //ISR for EXTI11 & EXTI12
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  if (EXTI->PR != 0)
 80004f4:	4b07      	ldr	r3, [pc, #28]	; (8000514 <EXTI15_10_IRQHandler+0x24>)
 80004f6:	695b      	ldr	r3, [r3, #20]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d007      	beq.n	800050c <EXTI15_10_IRQHandler+0x1c>
  {
    //EXTERNAL LED ON
    if (EXTI->PR &(1 << 12)) // 00010000000000000 in pending register of ISER[1]
 80004fc:	4b05      	ldr	r3, [pc, #20]	; (8000514 <EXTI15_10_IRQHandler+0x24>)
 80004fe:	695b      	ldr	r3, [r3, #20]
    {
      //TODO:
    }
    EXTI->PR |= (1 << 12); // Clear the EXTI12 flag
 8000500:	4b04      	ldr	r3, [pc, #16]	; (8000514 <EXTI15_10_IRQHandler+0x24>)
 8000502:	695b      	ldr	r3, [r3, #20]
 8000504:	4a03      	ldr	r2, [pc, #12]	; (8000514 <EXTI15_10_IRQHandler+0x24>)
 8000506:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800050a:	6153      	str	r3, [r2, #20]
  }
}
 800050c:	bf00      	nop
 800050e:	46bd      	mov	sp, r7
 8000510:	bc80      	pop	{r7}
 8000512:	4770      	bx	lr
 8000514:	40010400 	.word	0x40010400

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051c:	f001 fbb9 	bl	8001c92 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000520:	f000 f984 	bl	800082c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000524:	f000 fb16 	bl	8000b54 <MX_GPIO_Init>
  MX_ADC_Init();
 8000528:	f000 f9e8 	bl	80008fc <MX_ADC_Init>
  MX_LCD_Init();
 800052c:	f000 fa40 	bl	80009b0 <MX_LCD_Init>
  MX_TS_Init();
 8000530:	f000 fb0a 	bl	8000b48 <MX_TS_Init>
  MX_TIM3_Init();
 8000534:	f000 fa70 	bl	8000a18 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  //DECLARATION OF PERIPHERALS WE WILL USE

  //LCD Setup
  BSP_LCD_GLASS_Init();
 8000538:	f000 fb6c 	bl	8000c14 <BSP_LCD_GLASS_Init>
  BSP_LCD_GLASS_BarLevelConfig(0);
 800053c:	2000      	movs	r0, #0
 800053e:	f000 fba1 	bl	8000c84 <BSP_LCD_GLASS_BarLevelConfig>
  BSP_LCD_GLASS_Clear();
 8000542:	f000 ffe9 	bl	8001518 <BSP_LCD_GLASS_Clear>

  //Pins + their EXTIs - I/O
  //PA0 (USER BUTTON) - digital input (00)
  GPIOA->MODER &= ~(1 << (0*2 + 1));
 8000546:	4b94      	ldr	r3, [pc, #592]	; (8000798 <main+0x280>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	4a93      	ldr	r2, [pc, #588]	; (8000798 <main+0x280>)
 800054c:	f023 0302 	bic.w	r3, r3, #2
 8000550:	6013      	str	r3, [r2, #0]
  GPIOA->MODER &= ~(1 << (0*2));
 8000552:	4b91      	ldr	r3, [pc, #580]	; (8000798 <main+0x280>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4a90      	ldr	r2, [pc, #576]	; (8000798 <main+0x280>)
 8000558:	f023 0301 	bic.w	r3, r3, #1
 800055c:	6013      	str	r3, [r2, #0]
  //EXTI0
  EXTI->IMR |= BIT_0; // Enables the Interrupt (i.e. the event) (IMR = Interrupt Mask Register)
 800055e:	4b8f      	ldr	r3, [pc, #572]	; (800079c <main+0x284>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	4a8e      	ldr	r2, [pc, #568]	; (800079c <main+0x284>)
 8000564:	f043 0301 	orr.w	r3, r3, #1
 8000568:	6013      	str	r3, [r2, #0]
  SYSCFG->EXTICR[0] = 0000; // Linking EXTI0 to GPIOA (PA0 = USER BUTTON) - all zeros mean GPIOA
 800056a:	4b8d      	ldr	r3, [pc, #564]	; (80007a0 <main+0x288>)
 800056c:	2200      	movs	r2, #0
 800056e:	609a      	str	r2, [r3, #8]
  EXTI->RTSR |= BIT_0; // Enables rising edge in EXTI0
 8000570:	4b8a      	ldr	r3, [pc, #552]	; (800079c <main+0x284>)
 8000572:	689b      	ldr	r3, [r3, #8]
 8000574:	4a89      	ldr	r2, [pc, #548]	; (800079c <main+0x284>)
 8000576:	f043 0301 	orr.w	r3, r3, #1
 800057a:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_0); // Disables falling edge in EXTI0
 800057c:	4b87      	ldr	r3, [pc, #540]	; (800079c <main+0x284>)
 800057e:	68db      	ldr	r3, [r3, #12]
 8000580:	4a86      	ldr	r2, [pc, #536]	; (800079c <main+0x284>)
 8000582:	f023 0301 	bic.w	r3, r3, #1
 8000586:	60d3      	str	r3, [r2, #12]
  NVIC->ISER[0] |= (1 << 6); //Enables EXTI0 in the NVICs ISER[0]s position 6
 8000588:	4b86      	ldr	r3, [pc, #536]	; (80007a4 <main+0x28c>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a85      	ldr	r2, [pc, #532]	; (80007a4 <main+0x28c>)
 800058e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000592:	6013      	str	r3, [r2, #0]

  //USING I/O PINS 7 & 6 FOR PLAYER BUTTONS 1 & 2 RESPECTIVELY
  //PB7 (BUTTON 1) - digital input (00)
  GPIOB->MODER &= ~(1 << (7*2 + 1));
 8000594:	4b84      	ldr	r3, [pc, #528]	; (80007a8 <main+0x290>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a83      	ldr	r2, [pc, #524]	; (80007a8 <main+0x290>)
 800059a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800059e:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (7*2));
 80005a0:	4b81      	ldr	r3, [pc, #516]	; (80007a8 <main+0x290>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a80      	ldr	r2, [pc, #512]	; (80007a8 <main+0x290>)
 80005a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80005aa:	6013      	str	r3, [r2, #0]
  //WE NEED INTERNAL RESISTORS - pull-up OR pull-down ?
  //We chose pull-up: a constant 1 unless we press, then its shorted to GND
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (7*2 + 1));
 80005ac:	4b7e      	ldr	r3, [pc, #504]	; (80007a8 <main+0x290>)
 80005ae:	68db      	ldr	r3, [r3, #12]
 80005b0:	4a7d      	ldr	r2, [pc, #500]	; (80007a8 <main+0x290>)
 80005b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80005b6:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (7*2));
 80005b8:	4b7b      	ldr	r3, [pc, #492]	; (80007a8 <main+0x290>)
 80005ba:	68db      	ldr	r3, [r3, #12]
 80005bc:	4a7a      	ldr	r2, [pc, #488]	; (80007a8 <main+0x290>)
 80005be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005c2:	60d3      	str	r3, [r2, #12]
  //EXTI7
  EXTI->IMR |= BIT_7; // Enables the interrupt
 80005c4:	4b75      	ldr	r3, [pc, #468]	; (800079c <main+0x284>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a74      	ldr	r2, [pc, #464]	; (800079c <main+0x284>)
 80005ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005ce:	6013      	str	r3, [r2, #0]
  SYSCFG->EXTICR[1] = 0001; // Linking EXTI7 to GPIOB (PB7 = BUTTON 1)
 80005d0:	4b73      	ldr	r3, [pc, #460]	; (80007a0 <main+0x288>)
 80005d2:	2201      	movs	r2, #1
 80005d4:	60da      	str	r2, [r3, #12]
  EXTI->RTSR |= BIT_7; // Enables rising edge in EXTI7
 80005d6:	4b71      	ldr	r3, [pc, #452]	; (800079c <main+0x284>)
 80005d8:	689b      	ldr	r3, [r3, #8]
 80005da:	4a70      	ldr	r2, [pc, #448]	; (800079c <main+0x284>)
 80005dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005e0:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_7); // Disables falling edge in EXTI7
 80005e2:	4b6e      	ldr	r3, [pc, #440]	; (800079c <main+0x284>)
 80005e4:	68db      	ldr	r3, [r3, #12]
 80005e6:	4a6d      	ldr	r2, [pc, #436]	; (800079c <main+0x284>)
 80005e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80005ec:	60d3      	str	r3, [r2, #12]
  NVIC->ISER[0] |= (1 << (23)); // EXTI7 has position 23 in ISER[0]
 80005ee:	4b6d      	ldr	r3, [pc, #436]	; (80007a4 <main+0x28c>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a6c      	ldr	r2, [pc, #432]	; (80007a4 <main+0x28c>)
 80005f4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80005f8:	6013      	str	r3, [r2, #0]

  //PB6 (BUTTON 2) - digital input (00)
  GPIOB->MODER &= ~(1 << (6*2 + 1));
 80005fa:	4b6b      	ldr	r3, [pc, #428]	; (80007a8 <main+0x290>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a6a      	ldr	r2, [pc, #424]	; (80007a8 <main+0x290>)
 8000600:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000604:	6013      	str	r3, [r2, #0]
  GPIOB->MODER &= ~(1 << (6*2));
 8000606:	4b68      	ldr	r3, [pc, #416]	; (80007a8 <main+0x290>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a67      	ldr	r2, [pc, #412]	; (80007a8 <main+0x290>)
 800060c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000610:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOB->PUPDR &= ~(1 << (6*2 + 1));
 8000612:	4b65      	ldr	r3, [pc, #404]	; (80007a8 <main+0x290>)
 8000614:	68db      	ldr	r3, [r3, #12]
 8000616:	4a64      	ldr	r2, [pc, #400]	; (80007a8 <main+0x290>)
 8000618:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800061c:	60d3      	str	r3, [r2, #12]
  GPIOB->PUPDR |= (1 << (6*2));
 800061e:	4b62      	ldr	r3, [pc, #392]	; (80007a8 <main+0x290>)
 8000620:	68db      	ldr	r3, [r3, #12]
 8000622:	4a61      	ldr	r2, [pc, #388]	; (80007a8 <main+0x290>)
 8000624:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000628:	60d3      	str	r3, [r2, #12]
  //EXTI6
  EXTI->IMR |= BIT_6; // Enables the interrupt
 800062a:	4b5c      	ldr	r3, [pc, #368]	; (800079c <main+0x284>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4a5b      	ldr	r2, [pc, #364]	; (800079c <main+0x284>)
 8000630:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000634:	6013      	str	r3, [r2, #0]
  SYSCFG->EXTICR[1] = 0001; // Linking EXTI6 to GPIOB (PB6 = BUTTON 2)
 8000636:	4b5a      	ldr	r3, [pc, #360]	; (80007a0 <main+0x288>)
 8000638:	2201      	movs	r2, #1
 800063a:	60da      	str	r2, [r3, #12]
  EXTI->RTSR |= BIT_6; // Enables rising edge in EXTI6
 800063c:	4b57      	ldr	r3, [pc, #348]	; (800079c <main+0x284>)
 800063e:	689b      	ldr	r3, [r3, #8]
 8000640:	4a56      	ldr	r2, [pc, #344]	; (800079c <main+0x284>)
 8000642:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000646:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_6); // Disables falling edge in EXTI6
 8000648:	4b54      	ldr	r3, [pc, #336]	; (800079c <main+0x284>)
 800064a:	68db      	ldr	r3, [r3, #12]
 800064c:	4a53      	ldr	r2, [pc, #332]	; (800079c <main+0x284>)
 800064e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000652:	60d3      	str	r3, [r2, #12]
  NVIC->ISER[0] |= (1 << (23)); // EXTI6 & 7 have position 23 in the NVIC, since
 8000654:	4b53      	ldr	r3, [pc, #332]	; (80007a4 <main+0x28c>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a52      	ldr	r2, [pc, #328]	; (80007a4 <main+0x28c>)
 800065a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800065e:	6013      	str	r3, [r2, #0]

  //LED
  //PA12 (EXTERNAL LED) - digital output (01)
  GPIOA->MODER &= ~(1 << (12*2 + 1));
 8000660:	4b4d      	ldr	r3, [pc, #308]	; (8000798 <main+0x280>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a4c      	ldr	r2, [pc, #304]	; (8000798 <main+0x280>)
 8000666:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800066a:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (1 << (12*2));
 800066c:	4b4a      	ldr	r3, [pc, #296]	; (8000798 <main+0x280>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a49      	ldr	r2, [pc, #292]	; (8000798 <main+0x280>)
 8000672:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000676:	6013      	str	r3, [r2, #0]
  //Set up with pull-up resistor (01)
  GPIOA->PUPDR &= ~(1 << (12*2 + 1));
 8000678:	4b47      	ldr	r3, [pc, #284]	; (8000798 <main+0x280>)
 800067a:	68db      	ldr	r3, [r3, #12]
 800067c:	4a46      	ldr	r2, [pc, #280]	; (8000798 <main+0x280>)
 800067e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000682:	60d3      	str	r3, [r2, #12]
  GPIOA->PUPDR |= (1 << (12*2));
 8000684:	4b44      	ldr	r3, [pc, #272]	; (8000798 <main+0x280>)
 8000686:	68db      	ldr	r3, [r3, #12]
 8000688:	4a43      	ldr	r2, [pc, #268]	; (8000798 <main+0x280>)
 800068a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800068e:	60d3      	str	r3, [r2, #12]
  //EXTI12
  EXTI->IMR |= BIT_12; // Enables the interrupt
 8000690:	4b42      	ldr	r3, [pc, #264]	; (800079c <main+0x284>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a41      	ldr	r2, [pc, #260]	; (800079c <main+0x284>)
 8000696:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800069a:	6013      	str	r3, [r2, #0]
  SYSCFG->EXTICR[3] = 0000; // Linking EXTI12 to GPIOA (PA12 = LED)
 800069c:	4b40      	ldr	r3, [pc, #256]	; (80007a0 <main+0x288>)
 800069e:	2200      	movs	r2, #0
 80006a0:	615a      	str	r2, [r3, #20]
  EXTI->RTSR |= BIT_12; // Enables rising edge in EXTI12
 80006a2:	4b3e      	ldr	r3, [pc, #248]	; (800079c <main+0x284>)
 80006a4:	689b      	ldr	r3, [r3, #8]
 80006a6:	4a3d      	ldr	r2, [pc, #244]	; (800079c <main+0x284>)
 80006a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80006ac:	6093      	str	r3, [r2, #8]
  EXTI->FTSR &= ~(BIT_12); // Disables falling edge in EXTI12
 80006ae:	4b3b      	ldr	r3, [pc, #236]	; (800079c <main+0x284>)
 80006b0:	68db      	ldr	r3, [r3, #12]
 80006b2:	4a3a      	ldr	r2, [pc, #232]	; (800079c <main+0x284>)
 80006b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80006b8:	60d3      	str	r3, [r2, #12]
  NVIC->ISER[1] |= (1 << (40-32)); // EXTI12 has position 8 in ISER[1]
 80006ba:	4b3a      	ldr	r3, [pc, #232]	; (80007a4 <main+0x28c>)
 80006bc:	685b      	ldr	r3, [r3, #4]
 80006be:	4a39      	ldr	r2, [pc, #228]	; (80007a4 <main+0x28c>)
 80006c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006c4:	6053      	str	r3, [r2, #4]
    //If the USER BUTTON is pressed, change to GAME 2 (at ANY time) --> global if
    //In GAME 1, wait predetermined time and start (use espera() function)

    //Global IF condition, so we may immediately switch between games
    //(a WHILE would force us to finish the code execution inside)
    if (prev_game != game)
 80006c6:	4b39      	ldr	r3, [pc, #228]	; (80007ac <main+0x294>)
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	4b39      	ldr	r3, [pc, #228]	; (80007b0 <main+0x298>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	429a      	cmp	r2, r3
 80006d0:	f000 809d 	beq.w	800080e <main+0x2f6>
    {
      GPIOA->BSRR = (1<<12) << 16; //in case the game mode was changed while awaiting input in GAME 1
 80006d4:	4b30      	ldr	r3, [pc, #192]	; (8000798 <main+0x280>)
 80006d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80006da:	619a      	str	r2, [r3, #24]
      prev_game = game;
 80006dc:	4b34      	ldr	r3, [pc, #208]	; (80007b0 <main+0x298>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	4a32      	ldr	r2, [pc, #200]	; (80007ac <main+0x294>)
 80006e2:	6013      	str	r3, [r2, #0]
      switch(game)
 80006e4:	4b32      	ldr	r3, [pc, #200]	; (80007b0 <main+0x298>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d04f      	beq.n	800078c <main+0x274>
 80006ec:	2b02      	cmp	r3, #2
 80006ee:	d077      	beq.n	80007e0 <main+0x2c8>
 80006f0:	e07b      	b.n	80007ea <main+0x2d2>
      {
        case 1: // GAME 1 - REACTION TIME
          while (game == 1)
          {
            BSP_LCD_GLASS_Clear(); //Clear LCD
 80006f2:	f000 ff11 	bl	8001518 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME1");
 80006f6:	482f      	ldr	r0, [pc, #188]	; (80007b4 <main+0x29c>)
 80006f8:	f000 fee4 	bl	80014c4 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 80006fc:	482e      	ldr	r0, [pc, #184]	; (80007b8 <main+0x2a0>)
 80006fe:	f7ff fec1 	bl	8000484 <espera>

            //GAME STARTS HERE
            BSP_LCD_GLASS_Clear(); //Not strictly needed since we are printing the same No. of chars to display
 8000702:	f000 ff09 	bl	8001518 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" READY");
 8000706:	482d      	ldr	r0, [pc, #180]	; (80007bc <main+0x2a4>)
 8000708:	f000 fedc 	bl	80014c4 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 800070c:	482a      	ldr	r0, [pc, #168]	; (80007b8 <main+0x2a0>)
 800070e:	f7ff feb9 	bl	8000484 <espera>

            //Waiting for users to input
            while ((game == 1) && (winner == 0)) //(game == 1) is also necessary in case we want to change games here
 8000712:	e006      	b.n	8000722 <main+0x20a>
            {
              playing = 1;
 8000714:	4b2a      	ldr	r3, [pc, #168]	; (80007c0 <main+0x2a8>)
 8000716:	2201      	movs	r2, #1
 8000718:	601a      	str	r2, [r3, #0]
              GPIOA->BSRR = (1<<12); //GREEN LED ON while no player has pressed their button yet
 800071a:	4b1f      	ldr	r3, [pc, #124]	; (8000798 <main+0x280>)
 800071c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000720:	619a      	str	r2, [r3, #24]
            while ((game == 1) && (winner == 0)) //(game == 1) is also necessary in case we want to change games here
 8000722:	4b23      	ldr	r3, [pc, #140]	; (80007b0 <main+0x298>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	2b01      	cmp	r3, #1
 8000728:	d103      	bne.n	8000732 <main+0x21a>
 800072a:	4b26      	ldr	r3, [pc, #152]	; (80007c4 <main+0x2ac>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d0f0      	beq.n	8000714 <main+0x1fc>
              //USE TIMER to count how many secs and add to a variable
              //time_taken = timer_value at break
            }

            //WINNER is determined by the interrupts, they will change the var winner to 1 or 2 respectively
            if (winner == 1)
 8000732:	4b24      	ldr	r3, [pc, #144]	; (80007c4 <main+0x2ac>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	2b01      	cmp	r3, #1
 8000738:	d112      	bne.n	8000760 <main+0x248>
            {
              GPIOA->BSRR = (1<<12) << 16; //Turn off the LED after a win
 800073a:	4b17      	ldr	r3, [pc, #92]	; (8000798 <main+0x280>)
 800073c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000740:	619a      	str	r2, [r3, #24]
              BSP_LCD_GLASS_Clear();
 8000742:	f000 fee9 	bl	8001518 <BSP_LCD_GLASS_Clear>
              //format shall be Y user followed by XXXX milliseconds
              BSP_LCD_GLASS_DisplayString((uint8_t*)" P1 W"); //(" 1%d", time_taken)
 8000746:	4820      	ldr	r0, [pc, #128]	; (80007c8 <main+0x2b0>)
 8000748:	f000 febc 	bl	80014c4 <BSP_LCD_GLASS_DisplayString>
              espera(2*sec); //wait so the player acknowledges their win
 800074c:	481a      	ldr	r0, [pc, #104]	; (80007b8 <main+0x2a0>)
 800074e:	f7ff fe99 	bl	8000484 <espera>
              winner = 0; //reset winner for future match
 8000752:	4b1c      	ldr	r3, [pc, #112]	; (80007c4 <main+0x2ac>)
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
              playing = 0;
 8000758:	4b19      	ldr	r3, [pc, #100]	; (80007c0 <main+0x2a8>)
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
 800075e:	e015      	b.n	800078c <main+0x274>
            }
            else if (winner == 2) // We use an else if because we only want ONE winner
 8000760:	4b18      	ldr	r3, [pc, #96]	; (80007c4 <main+0x2ac>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2b02      	cmp	r3, #2
 8000766:	d111      	bne.n	800078c <main+0x274>
            {
              GPIOA->BSRR = (1<<12) << 16;
 8000768:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <main+0x280>)
 800076a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800076e:	619a      	str	r2, [r3, #24]
              BSP_LCD_GLASS_Clear();
 8000770:	f000 fed2 	bl	8001518 <BSP_LCD_GLASS_Clear>
              BSP_LCD_GLASS_DisplayString((uint8_t*)" P2 W");
 8000774:	4815      	ldr	r0, [pc, #84]	; (80007cc <main+0x2b4>)
 8000776:	f000 fea5 	bl	80014c4 <BSP_LCD_GLASS_DisplayString>
              espera(2*sec);
 800077a:	480f      	ldr	r0, [pc, #60]	; (80007b8 <main+0x2a0>)
 800077c:	f7ff fe82 	bl	8000484 <espera>
              winner = 0;
 8000780:	4b10      	ldr	r3, [pc, #64]	; (80007c4 <main+0x2ac>)
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
              playing = 0;
 8000786:	4b0e      	ldr	r3, [pc, #56]	; (80007c0 <main+0x2a8>)
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
          while (game == 1)
 800078c:	4b08      	ldr	r3, [pc, #32]	; (80007b0 <main+0x298>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	2b01      	cmp	r3, #1
 8000792:	d0ae      	beq.n	80006f2 <main+0x1da>
            }
          }
        break;
 8000794:	e03c      	b.n	8000810 <main+0x2f8>
 8000796:	bf00      	nop
 8000798:	40020000 	.word	0x40020000
 800079c:	40010400 	.word	0x40010400
 80007a0:	40010000 	.word	0x40010000
 80007a4:	e000e100 	.word	0xe000e100
 80007a8:	40020400 	.word	0x40020400
 80007ac:	20000100 	.word	0x20000100
 80007b0:	20000000 	.word	0x20000000
 80007b4:	08004540 	.word	0x08004540
 80007b8:	004c4b40 	.word	0x004c4b40
 80007bc:	08004548 	.word	0x08004548
 80007c0:	20000108 	.word	0x20000108
 80007c4:	20000104 	.word	0x20000104
 80007c8:	08004550 	.word	0x08004550
 80007cc:	08004558 	.word	0x08004558

        case 2: // GAME 2 - COUNTDOWN
          while (game == 2)
          {
            //TODO: COUNTDOWN
            BSP_LCD_GLASS_Clear();
 80007d0:	f000 fea2 	bl	8001518 <BSP_LCD_GLASS_Clear>
            BSP_LCD_GLASS_DisplayString((uint8_t*)" GAME2");
 80007d4:	480f      	ldr	r0, [pc, #60]	; (8000814 <main+0x2fc>)
 80007d6:	f000 fe75 	bl	80014c4 <BSP_LCD_GLASS_DisplayString>
            espera(2*sec);
 80007da:	480f      	ldr	r0, [pc, #60]	; (8000818 <main+0x300>)
 80007dc:	f7ff fe52 	bl	8000484 <espera>
          while (game == 2)
 80007e0:	4b0e      	ldr	r3, [pc, #56]	; (800081c <main+0x304>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2b02      	cmp	r3, #2
 80007e6:	d0f3      	beq.n	80007d0 <main+0x2b8>
            //Pressing before the countdown ends will result in displaying -XXXX time left
            //Pressing after the countdown ends will result in displaying +XXXX time passed
            //The player to have the closest absolute value to 0, wins

          }
        break;
 80007e8:	e012      	b.n	8000810 <main+0x2f8>

        //This code below should be unreachable on purpose
        //Written to acknowledge a logical failure (of our code)
        default:
          GPIOA->BSRR = (1<<12) << 16;
 80007ea:	4b0d      	ldr	r3, [pc, #52]	; (8000820 <main+0x308>)
 80007ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80007f0:	619a      	str	r2, [r3, #24]
          BSP_LCD_GLASS_Clear();
 80007f2:	f000 fe91 	bl	8001518 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" ERROR");
 80007f6:	480b      	ldr	r0, [pc, #44]	; (8000824 <main+0x30c>)
 80007f8:	f000 fe64 	bl	80014c4 <BSP_LCD_GLASS_DisplayString>
          espera(2*sec);
 80007fc:	4806      	ldr	r0, [pc, #24]	; (8000818 <main+0x300>)
 80007fe:	f7ff fe41 	bl	8000484 <espera>
          BSP_LCD_GLASS_Clear();
 8000802:	f000 fe89 	bl	8001518 <BSP_LCD_GLASS_Clear>
          BSP_LCD_GLASS_DisplayString((uint8_t*)" RESET");
 8000806:	4808      	ldr	r0, [pc, #32]	; (8000828 <main+0x310>)
 8000808:	f000 fe5c 	bl	80014c4 <BSP_LCD_GLASS_DisplayString>
        break;
 800080c:	e000      	b.n	8000810 <main+0x2f8>
      }
    }
 800080e:	bf00      	nop
    if (prev_game != game)
 8000810:	e759      	b.n	80006c6 <main+0x1ae>
 8000812:	bf00      	nop
 8000814:	08004560 	.word	0x08004560
 8000818:	004c4b40 	.word	0x004c4b40
 800081c:	20000000 	.word	0x20000000
 8000820:	40020000 	.word	0x40020000
 8000824:	08004568 	.word	0x08004568
 8000828:	08004570 	.word	0x08004570

0800082c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b096      	sub	sp, #88	; 0x58
 8000830:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000832:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000836:	2234      	movs	r2, #52	; 0x34
 8000838:	2100      	movs	r1, #0
 800083a:	4618      	mov	r0, r3
 800083c:	f003 fe6c 	bl	8004518 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000840:	f107 0310 	add.w	r3, r7, #16
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
 8000848:	605a      	str	r2, [r3, #4]
 800084a:	609a      	str	r2, [r3, #8]
 800084c:	60da      	str	r2, [r3, #12]
 800084e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	605a      	str	r2, [r3, #4]
 8000858:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800085a:	4b27      	ldr	r3, [pc, #156]	; (80008f8 <SystemClock_Config+0xcc>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000862:	4a25      	ldr	r2, [pc, #148]	; (80008f8 <SystemClock_Config+0xcc>)
 8000864:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000868:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800086a:	2306      	movs	r3, #6
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800086e:	2301      	movs	r3, #1
 8000870:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000872:	2301      	movs	r3, #1
 8000874:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000876:	2310      	movs	r3, #16
 8000878:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800087a:	2302      	movs	r3, #2
 800087c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800087e:	2300      	movs	r3, #0
 8000880:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000882:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000886:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000888:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800088c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000892:	4618      	mov	r0, r3
 8000894:	f002 f974 	bl	8002b80 <HAL_RCC_OscConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0x76>
  {
    Error_Handler();
 800089e:	f000 f9b3 	bl	8000c08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a2:	230f      	movs	r3, #15
 80008a4:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008a6:	2303      	movs	r3, #3
 80008a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ae:	2300      	movs	r3, #0
 80008b0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008b2:	2300      	movs	r3, #0
 80008b4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008b6:	f107 0310 	add.w	r3, r7, #16
 80008ba:	2101      	movs	r1, #1
 80008bc:	4618      	mov	r0, r3
 80008be:	f002 fc8f 	bl	80031e0 <HAL_RCC_ClockConfig>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80008c8:	f000 f99e 	bl	8000c08 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_LCD;
 80008cc:	2303      	movs	r3, #3
 80008ce:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80008d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008d4:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.LCDClockSelection = RCC_RTCCLKSOURCE_LSE;
 80008d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008da:	60fb      	str	r3, [r7, #12]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	4618      	mov	r0, r3
 80008e0:	f002 ff12 	bl	8003708 <HAL_RCCEx_PeriphCLKConfig>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008ea:	f000 f98d 	bl	8000c08 <Error_Handler>
  }
}
 80008ee:	bf00      	nop
 80008f0:	3758      	adds	r7, #88	; 0x58
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	40007000 	.word	0x40007000

080008fc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000902:	1d3b      	adds	r3, r7, #4
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800090c:	4b26      	ldr	r3, [pc, #152]	; (80009a8 <MX_ADC_Init+0xac>)
 800090e:	4a27      	ldr	r2, [pc, #156]	; (80009ac <MX_ADC_Init+0xb0>)
 8000910:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000912:	4b25      	ldr	r3, [pc, #148]	; (80009a8 <MX_ADC_Init+0xac>)
 8000914:	2200      	movs	r2, #0
 8000916:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000918:	4b23      	ldr	r3, [pc, #140]	; (80009a8 <MX_ADC_Init+0xac>)
 800091a:	2200      	movs	r2, #0
 800091c:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800091e:	4b22      	ldr	r3, [pc, #136]	; (80009a8 <MX_ADC_Init+0xac>)
 8000920:	2200      	movs	r2, #0
 8000922:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000924:	4b20      	ldr	r3, [pc, #128]	; (80009a8 <MX_ADC_Init+0xac>)
 8000926:	2200      	movs	r2, #0
 8000928:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800092a:	4b1f      	ldr	r3, [pc, #124]	; (80009a8 <MX_ADC_Init+0xac>)
 800092c:	2200      	movs	r2, #0
 800092e:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000930:	4b1d      	ldr	r3, [pc, #116]	; (80009a8 <MX_ADC_Init+0xac>)
 8000932:	2200      	movs	r2, #0
 8000934:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000936:	4b1c      	ldr	r3, [pc, #112]	; (80009a8 <MX_ADC_Init+0xac>)
 8000938:	2200      	movs	r2, #0
 800093a:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 800093c:	4b1a      	ldr	r3, [pc, #104]	; (80009a8 <MX_ADC_Init+0xac>)
 800093e:	2200      	movs	r2, #0
 8000940:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000942:	4b19      	ldr	r3, [pc, #100]	; (80009a8 <MX_ADC_Init+0xac>)
 8000944:	2200      	movs	r2, #0
 8000946:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 800094a:	4b17      	ldr	r3, [pc, #92]	; (80009a8 <MX_ADC_Init+0xac>)
 800094c:	2201      	movs	r2, #1
 800094e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000950:	4b15      	ldr	r3, [pc, #84]	; (80009a8 <MX_ADC_Init+0xac>)
 8000952:	2200      	movs	r2, #0
 8000954:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC3;
 8000958:	4b13      	ldr	r3, [pc, #76]	; (80009a8 <MX_ADC_Init+0xac>)
 800095a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800095e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000960:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <MX_ADC_Init+0xac>)
 8000962:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000966:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000968:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <MX_ADC_Init+0xac>)
 800096a:	2200      	movs	r2, #0
 800096c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000970:	480d      	ldr	r0, [pc, #52]	; (80009a8 <MX_ADC_Init+0xac>)
 8000972:	f001 fa1f 	bl	8001db4 <HAL_ADC_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_ADC_Init+0x84>
  {
    Error_Handler();
 800097c:	f000 f944 	bl	8000c08 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000980:	2304      	movs	r3, #4
 8000982:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000984:	2301      	movs	r3, #1
 8000986:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000988:	2300      	movs	r3, #0
 800098a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800098c:	1d3b      	adds	r3, r7, #4
 800098e:	4619      	mov	r1, r3
 8000990:	4805      	ldr	r0, [pc, #20]	; (80009a8 <MX_ADC_Init+0xac>)
 8000992:	f001 fb55 	bl	8002040 <HAL_ADC_ConfigChannel>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 800099c:	f000 f934 	bl	8000c08 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80009a0:	bf00      	nop
 80009a2:	3710      	adds	r7, #16
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000030 	.word	0x20000030
 80009ac:	40012400 	.word	0x40012400

080009b0 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 80009b4:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <MX_LCD_Init+0x60>)
 80009b6:	4a17      	ldr	r2, [pc, #92]	; (8000a14 <MX_LCD_Init+0x64>)
 80009b8:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80009ba:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <MX_LCD_Init+0x60>)
 80009bc:	2200      	movs	r2, #0
 80009be:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80009c0:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <MX_LCD_Init+0x60>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80009c6:	4b12      	ldr	r3, [pc, #72]	; (8000a10 <MX_LCD_Init+0x60>)
 80009c8:	220c      	movs	r2, #12
 80009ca:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80009cc:	4b10      	ldr	r3, [pc, #64]	; (8000a10 <MX_LCD_Init+0x60>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80009d2:	4b0f      	ldr	r3, [pc, #60]	; (8000a10 <MX_LCD_Init+0x60>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80009d8:	4b0d      	ldr	r3, [pc, #52]	; (8000a10 <MX_LCD_Init+0x60>)
 80009da:	2200      	movs	r2, #0
 80009dc:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80009de:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <MX_LCD_Init+0x60>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80009e4:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <MX_LCD_Init+0x60>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80009ea:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <MX_LCD_Init+0x60>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80009f0:	4b07      	ldr	r3, [pc, #28]	; (8000a10 <MX_LCD_Init+0x60>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80009f6:	4b06      	ldr	r3, [pc, #24]	; (8000a10 <MX_LCD_Init+0x60>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80009fc:	4804      	ldr	r0, [pc, #16]	; (8000a10 <MX_LCD_Init+0x60>)
 80009fe:	f001 feeb 	bl	80027d8 <HAL_LCD_Init>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_LCD_Init+0x5c>
  {
    Error_Handler();
 8000a08:	f000 f8fe 	bl	8000c08 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8000a0c:	bf00      	nop
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000084 	.word	0x20000084
 8000a14:	40002400 	.word	0x40002400

08000a18 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b08e      	sub	sp, #56	; 0x38
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a2c:	f107 0320 	add.w	r3, r7, #32
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000a36:	f107 0310 	add.w	r3, r7, #16
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]
 8000a40:	609a      	str	r2, [r3, #8]
 8000a42:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a44:	463b      	mov	r3, r7
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a50:	4b3b      	ldr	r3, [pc, #236]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000a52:	4a3c      	ldr	r2, [pc, #240]	; (8000b44 <MX_TIM3_Init+0x12c>)
 8000a54:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31999;
 8000a56:	4b3a      	ldr	r3, [pc, #232]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000a58:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8000a5c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a5e:	4b38      	ldr	r3, [pc, #224]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000a64:	4b36      	ldr	r3, [pc, #216]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000a66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a6a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a6c:	4b34      	ldr	r3, [pc, #208]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a72:	4b33      	ldr	r3, [pc, #204]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a78:	4831      	ldr	r0, [pc, #196]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000a7a:	f002 ff4f 	bl	800391c <HAL_TIM_Base_Init>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000a84:	f000 f8c0 	bl	8000c08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a8c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a92:	4619      	mov	r1, r3
 8000a94:	482a      	ldr	r0, [pc, #168]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000a96:	f003 f8fd 	bl	8003c94 <HAL_TIM_ConfigClockSource>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000aa0:	f000 f8b2 	bl	8000c08 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8000aa4:	4826      	ldr	r0, [pc, #152]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000aa6:	f002 ffc0 	bl	8003a2a <HAL_TIM_IC_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000ab0:	f000 f8aa 	bl	8000c08 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8000ab4:	4822      	ldr	r0, [pc, #136]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000ab6:	f002 ff70 	bl	800399a <HAL_TIM_OC_Init>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8000ac0:	f000 f8a2 	bl	8000c08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000acc:	f107 0320 	add.w	r3, r7, #32
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	481b      	ldr	r0, [pc, #108]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000ad4:	f003 fc9e 	bl	8004414 <HAL_TIMEx_MasterConfigSynchronization>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8000ade:	f000 f893 	bl	8000c08 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	613b      	str	r3, [r7, #16]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	617b      	str	r3, [r7, #20]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61bb      	str	r3, [r7, #24]
  sConfigIC.ICFilter = 0;
 8000aee:	2300      	movs	r3, #0
 8000af0:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000af2:	f107 0310 	add.w	r3, r7, #16
 8000af6:	2208      	movs	r2, #8
 8000af8:	4619      	mov	r1, r3
 8000afa:	4811      	ldr	r0, [pc, #68]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000afc:	f003 f836 	bl	8003b6c <HAL_TIM_IC_ConfigChannel>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_TIM3_Init+0xf2>
  {
    Error_Handler();
 8000b06:	f000 f87f 	bl	8000c08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b12:	2300      	movs	r3, #0
 8000b14:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b16:	2300      	movs	r3, #0
 8000b18:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000b1a:	463b      	mov	r3, r7
 8000b1c:	220c      	movs	r2, #12
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4807      	ldr	r0, [pc, #28]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000b22:	f002 ffcb 	bl	8003abc <HAL_TIM_OC_ConfigChannel>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8000b2c:	f000 f86c 	bl	8000c08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000b30:	4803      	ldr	r0, [pc, #12]	; (8000b40 <MX_TIM3_Init+0x128>)
 8000b32:	f001 f823 	bl	8001b7c <HAL_TIM_MspPostInit>

}
 8000b36:	bf00      	nop
 8000b38:	3738      	adds	r7, #56	; 0x38
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	200000c0 	.word	0x200000c0
 8000b44:	40000400 	.word	0x40000400

08000b48 <MX_TS_Init>:
  * @brief TS Initialization Function
  * @param None
  * @retval None
  */
static void MX_TS_Init(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE END TS_Init 1 */
  /* USER CODE BEGIN TS_Init 2 */

  /* USER CODE END TS_Init 2 */

}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bc80      	pop	{r7}
 8000b52:	4770      	bx	lr

08000b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b088      	sub	sp, #32
 8000b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b5a:	f107 030c 	add.w	r3, r7, #12
 8000b5e:	2200      	movs	r2, #0
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	605a      	str	r2, [r3, #4]
 8000b64:	609a      	str	r2, [r3, #8]
 8000b66:	60da      	str	r2, [r3, #12]
 8000b68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b6a:	4b24      	ldr	r3, [pc, #144]	; (8000bfc <MX_GPIO_Init+0xa8>)
 8000b6c:	69db      	ldr	r3, [r3, #28]
 8000b6e:	4a23      	ldr	r2, [pc, #140]	; (8000bfc <MX_GPIO_Init+0xa8>)
 8000b70:	f043 0304 	orr.w	r3, r3, #4
 8000b74:	61d3      	str	r3, [r2, #28]
 8000b76:	4b21      	ldr	r3, [pc, #132]	; (8000bfc <MX_GPIO_Init+0xa8>)
 8000b78:	69db      	ldr	r3, [r3, #28]
 8000b7a:	f003 0304 	and.w	r3, r3, #4
 8000b7e:	60bb      	str	r3, [r7, #8]
 8000b80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b82:	4b1e      	ldr	r3, [pc, #120]	; (8000bfc <MX_GPIO_Init+0xa8>)
 8000b84:	69db      	ldr	r3, [r3, #28]
 8000b86:	4a1d      	ldr	r2, [pc, #116]	; (8000bfc <MX_GPIO_Init+0xa8>)
 8000b88:	f043 0301 	orr.w	r3, r3, #1
 8000b8c:	61d3      	str	r3, [r2, #28]
 8000b8e:	4b1b      	ldr	r3, [pc, #108]	; (8000bfc <MX_GPIO_Init+0xa8>)
 8000b90:	69db      	ldr	r3, [r3, #28]
 8000b92:	f003 0301 	and.w	r3, r3, #1
 8000b96:	607b      	str	r3, [r7, #4]
 8000b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b9a:	4b18      	ldr	r3, [pc, #96]	; (8000bfc <MX_GPIO_Init+0xa8>)
 8000b9c:	69db      	ldr	r3, [r3, #28]
 8000b9e:	4a17      	ldr	r2, [pc, #92]	; (8000bfc <MX_GPIO_Init+0xa8>)
 8000ba0:	f043 0302 	orr.w	r3, r3, #2
 8000ba4:	61d3      	str	r3, [r2, #28]
 8000ba6:	4b15      	ldr	r3, [pc, #84]	; (8000bfc <MX_GPIO_Init+0xa8>)
 8000ba8:	69db      	ldr	r3, [r3, #28]
 8000baa:	f003 0302 	and.w	r3, r3, #2
 8000bae:	603b      	str	r3, [r7, #0]
 8000bb0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	21c0      	movs	r1, #192	; 0xc0
 8000bb6:	4812      	ldr	r0, [pc, #72]	; (8000c00 <MX_GPIO_Init+0xac>)
 8000bb8:	f001 fdf6 	bl	80027a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000bc0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000bc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bca:	f107 030c 	add.w	r3, r7, #12
 8000bce:	4619      	mov	r1, r3
 8000bd0:	480c      	ldr	r0, [pc, #48]	; (8000c04 <MX_GPIO_Init+0xb0>)
 8000bd2:	f001 fc69 	bl	80024a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8000bd6:	23c0      	movs	r3, #192	; 0xc0
 8000bd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	2300      	movs	r3, #0
 8000be0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be2:	2300      	movs	r3, #0
 8000be4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be6:	f107 030c 	add.w	r3, r7, #12
 8000bea:	4619      	mov	r1, r3
 8000bec:	4804      	ldr	r0, [pc, #16]	; (8000c00 <MX_GPIO_Init+0xac>)
 8000bee:	f001 fc5b 	bl	80024a8 <HAL_GPIO_Init>

}
 8000bf2:	bf00      	nop
 8000bf4:	3720      	adds	r7, #32
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	40023800 	.word	0x40023800
 8000c00:	40020400 	.word	0x40020400
 8000c04:	40020000 	.word	0x40020000

08000c08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c0c:	b672      	cpsid	i
}
 8000c0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c10:	e7fe      	b.n	8000c10 <Error_Handler+0x8>
	...

08000c14 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Configures the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8000c18:	4b18      	ldr	r3, [pc, #96]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c1a:	4a19      	ldr	r2, [pc, #100]	; (8000c80 <BSP_LCD_GLASS_Init+0x6c>)
 8000c1c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8000c1e:	4b17      	ldr	r3, [pc, #92]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8000c24:	4b15      	ldr	r3, [pc, #84]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c26:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000c2a:	609a      	str	r2, [r3, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8000c2c:	4b13      	ldr	r3, [pc, #76]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c2e:	220c      	movs	r2, #12
 8000c30:	60da      	str	r2, [r3, #12]
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8000c32:	4b12      	ldr	r3, [pc, #72]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c34:	2240      	movs	r2, #64	; 0x40
 8000c36:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8000c38:	4b10      	ldr	r3, [pc, #64]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8000c3e:	4b0f      	ldr	r3, [pc, #60]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c40:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8000c44:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8000c46:	4b0d      	ldr	r3, [pc, #52]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c4e:	2240      	movs	r2, #64	; 0x40
 8000c50:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8000c52:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8000c58:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c5e:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_ENABLE;
 8000c60:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c62:	2280      	movs	r2, #128	; 0x80
 8000c64:	631a      	str	r2, [r3, #48]	; 0x30
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8000c66:	4805      	ldr	r0, [pc, #20]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c68:	f000 fc60 	bl	800152c <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8000c6c:	4803      	ldr	r0, [pc, #12]	; (8000c7c <BSP_LCD_GLASS_Init+0x68>)
 8000c6e:	f001 fdb3 	bl	80027d8 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8000c72:	f000 fc51 	bl	8001518 <BSP_LCD_GLASS_Clear>
}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	2000010c 	.word	0x2000010c
 8000c80:	40002400 	.word	0x40002400

08000c84 <BSP_LCD_GLASS_BarLevelConfig>:
  *     @arg BATTERYLEVEL_3_4: LCD GLASS Batery 3/4 Full
  *     @arg BATTERYLEVEL_FULL: LCD GLASS Batery Full
  * @retval None
  */
void BSP_LCD_GLASS_BarLevelConfig(uint8_t BarLevel)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
  switch (BarLevel)
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	2b04      	cmp	r3, #4
 8000c92:	d86e      	bhi.n	8000d72 <BSP_LCD_GLASS_BarLevelConfig+0xee>
 8000c94:	a201      	add	r2, pc, #4	; (adr r2, 8000c9c <BSP_LCD_GLASS_BarLevelConfig+0x18>)
 8000c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c9a:	bf00      	nop
 8000c9c:	08000cb1 	.word	0x08000cb1
 8000ca0:	08000cd5 	.word	0x08000cd5
 8000ca4:	08000cfb 	.word	0x08000cfb
 8000ca8:	08000d23 	.word	0x08000d23
 8000cac:	08000d4b 	.word	0x08000d4b
  {
  /* BATTERYLEVEL_OFF */
  case BATTERYLEVEL_OFF:
    /* Set BAR0 & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), 0);
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000cb6:	2106      	movs	r1, #6
 8000cb8:	4832      	ldr	r0, [pc, #200]	; (8000d84 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000cba:	f001 fe49 	bl	8002950 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000cc4:	2104      	movs	r1, #4
 8000cc6:	482f      	ldr	r0, [pc, #188]	; (8000d84 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000cc8:	f001 fe42 	bl	8002950 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_OFF;
 8000ccc:	4b2e      	ldr	r3, [pc, #184]	; (8000d88 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	701a      	strb	r2, [r3, #0]
    break;
 8000cd2:	e04f      	b.n	8000d74 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/4 */
  case BATTERYLEVEL_1_4:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000cd4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cd8:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000cdc:	2106      	movs	r1, #6
 8000cde:	4829      	ldr	r0, [pc, #164]	; (8000d84 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000ce0:	f001 fe36 	bl	8002950 <HAL_LCD_Write>
    /* Set BAR1 & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), 0);
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000cea:	2104      	movs	r1, #4
 8000cec:	4825      	ldr	r0, [pc, #148]	; (8000d84 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000cee:	f001 fe2f 	bl	8002950 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_4;
 8000cf2:	4b25      	ldr	r3, [pc, #148]	; (8000d88 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	701a      	strb	r2, [r3, #0]
    break;
 8000cf8:	e03c      	b.n	8000d74 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BARLEVEL 1/2 */
  case BATTERYLEVEL_1_2:
    /* Set BAR0 on & BAR2 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), LCD_BAR0_SEG);
 8000cfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cfe:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000d02:	2106      	movs	r1, #6
 8000d04:	481f      	ldr	r0, [pc, #124]	; (8000d84 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000d06:	f001 fe23 	bl	8002950 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000d0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d0e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000d12:	2104      	movs	r1, #4
 8000d14:	481b      	ldr	r0, [pc, #108]	; (8000d84 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000d16:	f001 fe1b 	bl	8002950 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_1_2;
 8000d1a:	4b1b      	ldr	r3, [pc, #108]	; (8000d88 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000d1c:	2202      	movs	r2, #2
 8000d1e:	701a      	strb	r2, [r3, #0]
    break;
 8000d20:	e028      	b.n	8000d74 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* Battery Level 3/4 */
  case BATTERYLEVEL_3_4:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000d22:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000d26:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000d2a:	2106      	movs	r1, #6
 8000d2c:	4815      	ldr	r0, [pc, #84]	; (8000d84 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000d2e:	f001 fe0f 	bl	8002950 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 off */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), LCD_BAR1_SEG);
 8000d32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d36:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000d3a:	2104      	movs	r1, #4
 8000d3c:	4811      	ldr	r0, [pc, #68]	; (8000d84 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000d3e:	f001 fe07 	bl	8002950 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_3_4;
 8000d42:	4b11      	ldr	r3, [pc, #68]	; (8000d88 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000d44:	2203      	movs	r2, #3
 8000d46:	701a      	strb	r2, [r3, #0]
    break;
 8000d48:	e014      	b.n	8000d74 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  /* BATTERYLEVEL_FULL */
  case BATTERYLEVEL_FULL:
    /* Set BAR0 & BAR2 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR0_2_COM, ~(LCD_BAR0_SEG | LCD_BAR2_SEG), (LCD_BAR0_SEG | LCD_BAR2_SEG));
 8000d4a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000d4e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000d52:	2106      	movs	r1, #6
 8000d54:	480b      	ldr	r0, [pc, #44]	; (8000d84 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000d56:	f001 fdfb 	bl	8002950 <HAL_LCD_Write>
    /* Set BAR1 on & BAR3 on */
    HAL_LCD_Write(&LCDHandle, LCD_BAR1_3_COM, ~(LCD_BAR1_SEG | LCD_BAR3_SEG), (LCD_BAR1_SEG | LCD_BAR3_SEG));
 8000d5a:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8000d5e:	f46f 4220 	mvn.w	r2, #40960	; 0xa000
 8000d62:	2104      	movs	r1, #4
 8000d64:	4807      	ldr	r0, [pc, #28]	; (8000d84 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000d66:	f001 fdf3 	bl	8002950 <HAL_LCD_Write>
    LCDBar = BATTERYLEVEL_FULL;
 8000d6a:	4b07      	ldr	r3, [pc, #28]	; (8000d88 <BSP_LCD_GLASS_BarLevelConfig+0x104>)
 8000d6c:	2204      	movs	r2, #4
 8000d6e:	701a      	strb	r2, [r3, #0]
    break;
 8000d70:	e000      	b.n	8000d74 <BSP_LCD_GLASS_BarLevelConfig+0xf0>
    
  default:
    break;
 8000d72:	bf00      	nop
  }
  
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8000d74:	4803      	ldr	r0, [pc, #12]	; (8000d84 <BSP_LCD_GLASS_BarLevelConfig+0x100>)
 8000d76:	f001 fea4 	bl	8002ac2 <HAL_LCD_UpdateDisplayRequest>
}
 8000d7a:	bf00      	nop
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	2000010c 	.word	0x2000010c
 8000d88:	20000004 	.word	0x20000004

08000d8c <BSP_LCD_GLASS_WriteChar>:
  * @retval None
  * @note  Required preconditions: The LCD should be cleared before to start the
  *         write operation.  
  */
void BSP_LCD_GLASS_WriteChar(uint8_t* ch, uint8_t Point, uint8_t Column, uint8_t Position)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	4608      	mov	r0, r1
 8000d96:	4611      	mov	r1, r2
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	70fb      	strb	r3, [r7, #3]
 8000d9e:	460b      	mov	r3, r1
 8000da0:	70bb      	strb	r3, [r7, #2]
 8000da2:	4613      	mov	r3, r2
 8000da4:	707b      	strb	r3, [r7, #1]
  BSP_LCD_GLASS_DisplayChar(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column, (DigitPosition_Typedef)Position);
 8000da6:	787b      	ldrb	r3, [r7, #1]
 8000da8:	78ba      	ldrb	r2, [r7, #2]
 8000daa:	78f9      	ldrb	r1, [r7, #3]
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f000 f80b 	bl	8000dc8 <BSP_LCD_GLASS_DisplayChar>

  /* Refresh LCD  bar */
  BSP_LCD_GLASS_BarLevelConfig(LCDBar);
 8000db2:	4b04      	ldr	r3, [pc, #16]	; (8000dc4 <BSP_LCD_GLASS_WriteChar+0x38>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	4618      	mov	r0, r3
 8000db8:	f7ff ff64 	bl	8000c84 <BSP_LCD_GLASS_BarLevelConfig>
}
 8000dbc:	bf00      	nop
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	20000004 	.word	0x20000004

08000dc8 <BSP_LCD_GLASS_DisplayChar>:
  * @param  Position: Position in the LCD of the caracter to write.
  *                   This parameter can be any value in DigitPosition_Typedef.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Column, DigitPosition_Typedef Position)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	4608      	mov	r0, r1
 8000dd2:	4611      	mov	r1, r2
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	70fb      	strb	r3, [r7, #3]
 8000dda:	460b      	mov	r3, r1
 8000ddc:	70bb      	strb	r3, [r7, #2]
 8000dde:	4613      	mov	r3, r2
 8000de0:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Column);
 8000de6:	78ba      	ldrb	r2, [r7, #2]
 8000de8:	78fb      	ldrb	r3, [r7, #3]
 8000dea:	4619      	mov	r1, r3
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	f000 fc3d 	bl	800166c <Convert>

  switch (Position)
 8000df2:	787b      	ldrb	r3, [r7, #1]
 8000df4:	3b01      	subs	r3, #1
 8000df6:	2b05      	cmp	r3, #5
 8000df8:	f200 8357 	bhi.w	80014aa <BSP_LCD_GLASS_DisplayChar+0x6e2>
 8000dfc:	a201      	add	r2, pc, #4	; (adr r2, 8000e04 <BSP_LCD_GLASS_DisplayChar+0x3c>)
 8000dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e02:	bf00      	nop
 8000e04:	08000e1d 	.word	0x08000e1d
 8000e08:	08000ee7 	.word	0x08000ee7
 8000e0c:	08000fe9 	.word	0x08000fe9
 8000e10:	0800110d 	.word	0x0800110d
 8000e14:	08001247 	.word	0x08001247
 8000e18:	080013a1 	.word	0x080013a1
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000e1c:	4bb7      	ldr	r3, [pc, #732]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000e24:	4bb5      	ldr	r3, [pc, #724]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	089b      	lsrs	r3, r3, #2
 8000e2a:	071b      	lsls	r3, r3, #28
 8000e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e30:	431a      	orrs	r2, r3
 8000e32:	4bb2      	ldr	r3, [pc, #712]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	08db      	lsrs	r3, r3, #3
 8000e38:	075b      	lsls	r3, r3, #29
 8000e3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	4aae      	ldr	r2, [pc, #696]	; (8001100 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000e46:	2100      	movs	r1, #0
 8000e48:	48ae      	ldr	r0, [pc, #696]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e4a:	f001 fd81 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000e4e:	4bab      	ldr	r3, [pc, #684]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000e56:	4ba9      	ldr	r3, [pc, #676]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	089b      	lsrs	r3, r3, #2
 8000e5c:	071b      	lsls	r3, r3, #28
 8000e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e62:	431a      	orrs	r2, r3
 8000e64:	4ba5      	ldr	r3, [pc, #660]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	08db      	lsrs	r3, r3, #3
 8000e6a:	075b      	lsls	r3, r3, #29
 8000e6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000e70:	4313      	orrs	r3, r2
 8000e72:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	4aa2      	ldr	r2, [pc, #648]	; (8001100 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000e78:	2102      	movs	r1, #2
 8000e7a:	48a2      	ldr	r0, [pc, #648]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000e7c:	f001 fd68 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000e80:	4b9e      	ldr	r3, [pc, #632]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e82:	689b      	ldr	r3, [r3, #8]
 8000e84:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000e88:	4b9c      	ldr	r3, [pc, #624]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e8a:	689b      	ldr	r3, [r3, #8]
 8000e8c:	089b      	lsrs	r3, r3, #2
 8000e8e:	071b      	lsls	r3, r3, #28
 8000e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e94:	431a      	orrs	r2, r3
 8000e96:	4b99      	ldr	r3, [pc, #612]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000e98:	689b      	ldr	r3, [r3, #8]
 8000e9a:	08db      	lsrs	r3, r3, #3
 8000e9c:	075b      	lsls	r3, r3, #29
 8000e9e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	4a95      	ldr	r2, [pc, #596]	; (8001100 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000eaa:	2104      	movs	r1, #4
 8000eac:	4895      	ldr	r0, [pc, #596]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000eae:	f001 fd4f 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000eb2:	4b92      	ldr	r3, [pc, #584]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000eb4:	68db      	ldr	r3, [r3, #12]
 8000eb6:	f003 0203 	and.w	r2, r3, #3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8000eba:	4b90      	ldr	r3, [pc, #576]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ebc:	68db      	ldr	r3, [r3, #12]
 8000ebe:	089b      	lsrs	r3, r3, #2
 8000ec0:	071b      	lsls	r3, r3, #28
 8000ec2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ec6:	431a      	orrs	r2, r3
 8000ec8:	4b8c      	ldr	r3, [pc, #560]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	08db      	lsrs	r3, r3, #3
 8000ece:	075b      	lsls	r3, r3, #29
 8000ed0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	4a89      	ldr	r2, [pc, #548]	; (8001100 <BSP_LCD_GLASS_DisplayChar+0x338>)
 8000edc:	2106      	movs	r1, #6
 8000ede:	4889      	ldr	r0, [pc, #548]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000ee0:	f001 fd36 	bl	8002950 <HAL_LCD_Write>
      break;
 8000ee4:	e2e2      	b.n	80014ac <BSP_LCD_GLASS_DisplayChar+0x6e4>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000ee6:	4b85      	ldr	r3, [pc, #532]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	009b      	lsls	r3, r3, #2
 8000eec:	f003 0204 	and.w	r2, r3, #4
 8000ef0:	4b82      	ldr	r3, [pc, #520]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	085b      	lsrs	r3, r3, #1
 8000ef6:	01db      	lsls	r3, r3, #7
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000efc:	4b7f      	ldr	r3, [pc, #508]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	089b      	lsrs	r3, r3, #2
 8000f02:	069b      	lsls	r3, r3, #26
 8000f04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000f08:	431a      	orrs	r2, r3
 8000f0a:	4b7c      	ldr	r3, [pc, #496]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	08db      	lsrs	r3, r3, #3
 8000f10:	06db      	lsls	r3, r3, #27
 8000f12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000f16:	4313      	orrs	r3, r2
 8000f18:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 2G 2B 2M 2E */
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	4a7a      	ldr	r2, [pc, #488]	; (8001108 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000f1e:	2100      	movs	r1, #0
 8000f20:	4878      	ldr	r0, [pc, #480]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000f22:	f001 fd15 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000f26:	4b75      	ldr	r3, [pc, #468]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f28:	685b      	ldr	r3, [r3, #4]
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	f003 0204 	and.w	r2, r3, #4
 8000f30:	4b72      	ldr	r3, [pc, #456]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	085b      	lsrs	r3, r3, #1
 8000f36:	01db      	lsls	r3, r3, #7
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000f3c:	4b6f      	ldr	r3, [pc, #444]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	089b      	lsrs	r3, r3, #2
 8000f42:	069b      	lsls	r3, r3, #26
 8000f44:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000f48:	431a      	orrs	r2, r3
 8000f4a:	4b6c      	ldr	r3, [pc, #432]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	08db      	lsrs	r3, r3, #3
 8000f50:	06db      	lsls	r3, r3, #27
 8000f52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000f56:	4313      	orrs	r3, r2
 8000f58:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 2F 2A 2C 2D  */
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	4a6a      	ldr	r2, [pc, #424]	; (8001108 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000f5e:	2102      	movs	r1, #2
 8000f60:	4868      	ldr	r0, [pc, #416]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000f62:	f001 fcf5 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000f66:	4b65      	ldr	r3, [pc, #404]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f68:	689b      	ldr	r3, [r3, #8]
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	f003 0204 	and.w	r2, r3, #4
 8000f70:	4b62      	ldr	r3, [pc, #392]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f72:	689b      	ldr	r3, [r3, #8]
 8000f74:	085b      	lsrs	r3, r3, #1
 8000f76:	01db      	lsls	r3, r3, #7
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000f7c:	4b5f      	ldr	r3, [pc, #380]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	089b      	lsrs	r3, r3, #2
 8000f82:	069b      	lsls	r3, r3, #26
 8000f84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000f88:	431a      	orrs	r2, r3
 8000f8a:	4b5c      	ldr	r3, [pc, #368]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	08db      	lsrs	r3, r3, #3
 8000f90:	06db      	lsls	r3, r3, #27
 8000f92:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000f96:	4313      	orrs	r3, r2
 8000f98:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 2Q 2K 2Col 2P  */
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	4a5a      	ldr	r2, [pc, #360]	; (8001108 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000f9e:	2104      	movs	r1, #4
 8000fa0:	4858      	ldr	r0, [pc, #352]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000fa2:	f001 fcd5 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000fa6:	4b55      	ldr	r3, [pc, #340]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000fa8:	68db      	ldr	r3, [r3, #12]
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	f003 0204 	and.w	r2, r3, #4
 8000fb0:	4b52      	ldr	r3, [pc, #328]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000fb2:	68db      	ldr	r3, [r3, #12]
 8000fb4:	085b      	lsrs	r3, r3, #1
 8000fb6:	01db      	lsls	r3, r3, #7
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8000fbc:	4b4f      	ldr	r3, [pc, #316]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000fbe:	68db      	ldr	r3, [r3, #12]
 8000fc0:	089b      	lsrs	r3, r3, #2
 8000fc2:	069b      	lsls	r3, r3, #26
 8000fc4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000fc8:	431a      	orrs	r2, r3
 8000fca:	4b4c      	ldr	r3, [pc, #304]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000fcc:	68db      	ldr	r3, [r3, #12]
 8000fce:	08db      	lsrs	r3, r3, #3
 8000fd0:	06db      	lsls	r3, r3, #27
 8000fd2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 2H 2J 2DP 2N  */
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	4a4a      	ldr	r2, [pc, #296]	; (8001108 <BSP_LCD_GLASS_DisplayChar+0x340>)
 8000fde:	2106      	movs	r1, #6
 8000fe0:	4848      	ldr	r0, [pc, #288]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8000fe2:	f001 fcb5 	bl	8002950 <HAL_LCD_Write>
      break;
 8000fe6:	e261      	b.n	80014ac <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8000fe8:	4b44      	ldr	r3, [pc, #272]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	021b      	lsls	r3, r3, #8
 8000fee:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8000ff2:	4b42      	ldr	r3, [pc, #264]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	085b      	lsrs	r3, r3, #1
 8000ff8:	025b      	lsls	r3, r3, #9
 8000ffa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ffe:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001000:	4b3e      	ldr	r3, [pc, #248]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	089b      	lsrs	r3, r3, #2
 8001006:	061b      	lsls	r3, r3, #24
 8001008:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800100c:	431a      	orrs	r2, r3
 800100e:	4b3b      	ldr	r3, [pc, #236]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	08db      	lsrs	r3, r3, #3
 8001014:	065b      	lsls	r3, r3, #25
 8001016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800101a:	4313      	orrs	r3, r2
 800101c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 3G 3B 3M 3E */
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001024:	2100      	movs	r1, #0
 8001026:	4837      	ldr	r0, [pc, #220]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 8001028:	f001 fc92 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800102c:	4b33      	ldr	r3, [pc, #204]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	021b      	lsls	r3, r3, #8
 8001032:	f403 7280 	and.w	r2, r3, #256	; 0x100
 8001036:	4b31      	ldr	r3, [pc, #196]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	085b      	lsrs	r3, r3, #1
 800103c:	025b      	lsls	r3, r3, #9
 800103e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001042:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001044:	4b2d      	ldr	r3, [pc, #180]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	089b      	lsrs	r3, r3, #2
 800104a:	061b      	lsls	r3, r3, #24
 800104c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001050:	431a      	orrs	r2, r3
 8001052:	4b2a      	ldr	r3, [pc, #168]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	08db      	lsrs	r3, r3, #3
 8001058:	065b      	lsls	r3, r3, #25
 800105a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800105e:	4313      	orrs	r3, r2
 8001060:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 3F 3A 3C 3D  */
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 8001068:	2102      	movs	r1, #2
 800106a:	4826      	ldr	r0, [pc, #152]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 800106c:	f001 fc70 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8001070:	4b22      	ldr	r3, [pc, #136]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	021b      	lsls	r3, r3, #8
 8001076:	f403 7280 	and.w	r2, r3, #256	; 0x100
 800107a:	4b20      	ldr	r3, [pc, #128]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	085b      	lsrs	r3, r3, #1
 8001080:	025b      	lsls	r3, r3, #9
 8001082:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001086:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8001088:	4b1c      	ldr	r3, [pc, #112]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	089b      	lsrs	r3, r3, #2
 800108e:	061b      	lsls	r3, r3, #24
 8001090:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001094:	431a      	orrs	r2, r3
 8001096:	4b19      	ldr	r3, [pc, #100]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	08db      	lsrs	r3, r3, #3
 800109c:	065b      	lsls	r3, r3, #25
 800109e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010a2:	4313      	orrs	r3, r2
 80010a4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 3Q 3K 3Col 3P  */
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 80010ac:	2104      	movs	r1, #4
 80010ae:	4815      	ldr	r0, [pc, #84]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80010b0:	f001 fc4e 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010b4:	4b11      	ldr	r3, [pc, #68]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	021b      	lsls	r3, r3, #8
 80010ba:	f403 7280 	and.w	r2, r3, #256	; 0x100
 80010be:	4b0f      	ldr	r3, [pc, #60]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	085b      	lsrs	r3, r3, #1
 80010c4:	025b      	lsls	r3, r3, #9
 80010c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80010ca:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80010cc:	4b0b      	ldr	r3, [pc, #44]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	089b      	lsrs	r3, r3, #2
 80010d2:	061b      	lsls	r3, r3, #24
 80010d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80010d8:	431a      	orrs	r2, r3
 80010da:	4b08      	ldr	r3, [pc, #32]	; (80010fc <BSP_LCD_GLASS_DisplayChar+0x334>)
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	08db      	lsrs	r3, r3, #3
 80010e0:	065b      	lsls	r3, r3, #25
 80010e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80010e6:	4313      	orrs	r3, r2
 80010e8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 3H 3J 3DP 3N  */
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	f06f 2203 	mvn.w	r2, #50332416	; 0x3000300
 80010f0:	2106      	movs	r1, #6
 80010f2:	4804      	ldr	r0, [pc, #16]	; (8001104 <BSP_LCD_GLASS_DisplayChar+0x33c>)
 80010f4:	f001 fc2c 	bl	8002950 <HAL_LCD_Write>
      break;
 80010f8:	e1d8      	b.n	80014ac <BSP_LCD_GLASS_DisplayChar+0x6e4>
 80010fa:	bf00      	nop
 80010fc:	20000148 	.word	0x20000148
 8001100:	cffffffc 	.word	0xcffffffc
 8001104:	2000010c 	.word	0x2000010c
 8001108:	f3ffff7b 	.word	0xf3ffff7b
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800110c:	4ba0      	ldr	r3, [pc, #640]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	029b      	lsls	r3, r3, #10
 8001112:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001116:	4b9e      	ldr	r3, [pc, #632]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	08db      	lsrs	r3, r3, #3
 800111c:	055b      	lsls	r3, r3, #21
 800111e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001122:	4313      	orrs	r3, r2
 8001124:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 4G 4B 4M 4E */
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	4a9a      	ldr	r2, [pc, #616]	; (8001394 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 800112a:	2100      	movs	r1, #0
 800112c:	489a      	ldr	r0, [pc, #616]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800112e:	f001 fc0f 	bl	8002950 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001132:	4b97      	ldr	r3, [pc, #604]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	085b      	lsrs	r3, r3, #1
 8001138:	02db      	lsls	r3, r3, #11
 800113a:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 800113e:	4b94      	ldr	r3, [pc, #592]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	089b      	lsrs	r3, r3, #2
 8001144:	051b      	lsls	r3, r3, #20
 8001146:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800114a:	4313      	orrs	r3, r2
 800114c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 4G 4B 4M 4E */
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	4a92      	ldr	r2, [pc, #584]	; (800139c <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 8001152:	2100      	movs	r1, #0
 8001154:	4890      	ldr	r0, [pc, #576]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001156:	f001 fbfb 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800115a:	4b8d      	ldr	r3, [pc, #564]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	029b      	lsls	r3, r3, #10
 8001160:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001164:	4b8a      	ldr	r3, [pc, #552]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	08db      	lsrs	r3, r3, #3
 800116a:	055b      	lsls	r3, r3, #21
 800116c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001170:	4313      	orrs	r3, r2
 8001172:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	4a87      	ldr	r2, [pc, #540]	; (8001394 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001178:	2102      	movs	r1, #2
 800117a:	4887      	ldr	r0, [pc, #540]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800117c:	f001 fbe8 	bl	8002950 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8001180:	4b83      	ldr	r3, [pc, #524]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	085b      	lsrs	r3, r3, #1
 8001186:	02db      	lsls	r3, r3, #11
 8001188:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 800118c:	4b80      	ldr	r3, [pc, #512]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	089b      	lsrs	r3, r3, #2
 8001192:	051b      	lsls	r3, r3, #20
 8001194:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001198:	4313      	orrs	r3, r2
 800119a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 4F 4A 4C 4D  */
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	4a7f      	ldr	r2, [pc, #508]	; (800139c <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 80011a0:	2102      	movs	r1, #2
 80011a2:	487d      	ldr	r0, [pc, #500]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011a4:	f001 fbd4 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80011a8:	4b79      	ldr	r3, [pc, #484]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011aa:	689b      	ldr	r3, [r3, #8]
 80011ac:	029b      	lsls	r3, r3, #10
 80011ae:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 80011b2:	4b77      	ldr	r3, [pc, #476]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	08db      	lsrs	r3, r3, #3
 80011b8:	055b      	lsls	r3, r3, #21
 80011ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011be:	4313      	orrs	r3, r2
 80011c0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	4a73      	ldr	r2, [pc, #460]	; (8001394 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 80011c6:	2104      	movs	r1, #4
 80011c8:	4873      	ldr	r0, [pc, #460]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011ca:	f001 fbc1 	bl	8002950 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80011ce:	4b70      	ldr	r3, [pc, #448]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	085b      	lsrs	r3, r3, #1
 80011d4:	02db      	lsls	r3, r3, #11
 80011d6:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80011da:	4b6d      	ldr	r3, [pc, #436]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	089b      	lsrs	r3, r3, #2
 80011e0:	051b      	lsls	r3, r3, #20
 80011e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011e6:	4313      	orrs	r3, r2
 80011e8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 4Q 4K 4Col 4P  */
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	4a6b      	ldr	r2, [pc, #428]	; (800139c <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 80011ee:	2104      	movs	r1, #4
 80011f0:	4869      	ldr	r0, [pc, #420]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80011f2:	f001 fbad 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80011f6:	4b66      	ldr	r3, [pc, #408]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80011f8:	68db      	ldr	r3, [r3, #12]
 80011fa:	029b      	lsls	r3, r3, #10
 80011fc:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 8001200:	4b63      	ldr	r3, [pc, #396]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	08db      	lsrs	r3, r3, #3
 8001206:	055b      	lsls	r3, r3, #21
 8001208:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800120c:	4313      	orrs	r3, r2
 800120e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	4a60      	ldr	r2, [pc, #384]	; (8001394 <BSP_LCD_GLASS_DisplayChar+0x5cc>)
 8001214:	2106      	movs	r1, #6
 8001216:	4860      	ldr	r0, [pc, #384]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001218:	f001 fb9a 	bl	8002950 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800121c:	4b5c      	ldr	r3, [pc, #368]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	085b      	lsrs	r3, r3, #1
 8001222:	02db      	lsls	r3, r3, #11
 8001224:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 8001228:	4b59      	ldr	r3, [pc, #356]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	089b      	lsrs	r3, r3, #2
 800122e:	051b      	lsls	r3, r3, #20
 8001230:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001234:	4313      	orrs	r3, r2
 8001236:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 4H 4J 4DP 4N  */
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	4a58      	ldr	r2, [pc, #352]	; (800139c <BSP_LCD_GLASS_DisplayChar+0x5d4>)
 800123c:	2106      	movs	r1, #6
 800123e:	4856      	ldr	r0, [pc, #344]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001240:	f001 fb86 	bl	8002950 <HAL_LCD_Write>
      break;
 8001244:	e132      	b.n	80014ac <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001246:	4b52      	ldr	r3, [pc, #328]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	085b      	lsrs	r3, r3, #1
 800124c:	035b      	lsls	r3, r3, #13
 800124e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001252:	4b4f      	ldr	r3, [pc, #316]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	089b      	lsrs	r3, r3, #2
 8001258:	049b      	lsls	r3, r3, #18
 800125a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800125e:	4313      	orrs	r3, r2
 8001260:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 5G 5B 5M 5E */
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 8001268:	2100      	movs	r1, #0
 800126a:	484b      	ldr	r0, [pc, #300]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800126c:	f001 fb70 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001270:	4b47      	ldr	r3, [pc, #284]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	031b      	lsls	r3, r3, #12
 8001276:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800127a:	4b45      	ldr	r3, [pc, #276]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	08db      	lsrs	r3, r3, #3
 8001280:	04db      	lsls	r3, r3, #19
 8001282:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001286:	4313      	orrs	r3, r2
 8001288:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 5G 5B 5M 5E */
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001290:	2100      	movs	r1, #0
 8001292:	4841      	ldr	r0, [pc, #260]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001294:	f001 fb5c 	bl	8002950 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8001298:	4b3d      	ldr	r3, [pc, #244]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	085b      	lsrs	r3, r3, #1
 800129e:	035b      	lsls	r3, r3, #13
 80012a0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80012a4:	4b3a      	ldr	r3, [pc, #232]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	089b      	lsrs	r3, r3, #2
 80012aa:	049b      	lsls	r3, r3, #18
 80012ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012b0:	4313      	orrs	r3, r2
 80012b2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 80012ba:	2102      	movs	r1, #2
 80012bc:	4836      	ldr	r0, [pc, #216]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80012be:	f001 fb47 	bl	8002950 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80012c2:	4b33      	ldr	r3, [pc, #204]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	031b      	lsls	r3, r3, #12
 80012c8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80012cc:	4b30      	ldr	r3, [pc, #192]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	08db      	lsrs	r3, r3, #3
 80012d2:	04db      	lsls	r3, r3, #19
 80012d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80012d8:	4313      	orrs	r3, r2
 80012da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 5F 5A 5C 5D */
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 80012e2:	2102      	movs	r1, #2
 80012e4:	482c      	ldr	r0, [pc, #176]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 80012e6:	f001 fb33 	bl	8002950 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80012ea:	4b29      	ldr	r3, [pc, #164]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	085b      	lsrs	r3, r3, #1
 80012f0:	035b      	lsls	r3, r3, #13
 80012f2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80012f6:	4b26      	ldr	r3, [pc, #152]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	089b      	lsrs	r3, r3, #2
 80012fc:	049b      	lsls	r3, r3, #18
 80012fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001302:	4313      	orrs	r3, r2
 8001304:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 5Q 5K 5P */
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 800130c:	2104      	movs	r1, #4
 800130e:	4822      	ldr	r0, [pc, #136]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001310:	f001 fb1e 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001314:	4b1e      	ldr	r3, [pc, #120]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	031b      	lsls	r3, r3, #12
 800131a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800131e:	4b1c      	ldr	r3, [pc, #112]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	08db      	lsrs	r3, r3, #3
 8001324:	04db      	lsls	r3, r3, #19
 8001326:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800132a:	4313      	orrs	r3, r2
 800132c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 5Q 5K 5P */
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001334:	2104      	movs	r1, #4
 8001336:	4818      	ldr	r0, [pc, #96]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001338:	f001 fb0a 	bl	8002950 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800133c:	4b14      	ldr	r3, [pc, #80]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	085b      	lsrs	r3, r3, #1
 8001342:	035b      	lsls	r3, r3, #13
 8001344:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	089b      	lsrs	r3, r3, #2
 800134e:	049b      	lsls	r3, r3, #18
 8001350:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001354:	4313      	orrs	r3, r2
 8001356:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 5H 5J 5N */
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f46f 2284 	mvn.w	r2, #270336	; 0x42000
 800135e:	2106      	movs	r1, #6
 8001360:	480d      	ldr	r0, [pc, #52]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 8001362:	f001 faf5 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8001366:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001368:	68db      	ldr	r3, [r3, #12]
 800136a:	031b      	lsls	r3, r3, #12
 800136c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001370:	4b07      	ldr	r3, [pc, #28]	; (8001390 <BSP_LCD_GLASS_DisplayChar+0x5c8>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	08db      	lsrs	r3, r3, #3
 8001376:	04db      	lsls	r3, r3, #19
 8001378:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800137c:	4313      	orrs	r3, r2
 800137e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 5H 5J 5N */
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	f46f 2201 	mvn.w	r2, #528384	; 0x81000
 8001386:	2106      	movs	r1, #6
 8001388:	4803      	ldr	r0, [pc, #12]	; (8001398 <BSP_LCD_GLASS_DisplayChar+0x5d0>)
 800138a:	f001 fae1 	bl	8002950 <HAL_LCD_Write>
      break;
 800138e:	e08d      	b.n	80014ac <BSP_LCD_GLASS_DisplayChar+0x6e4>
 8001390:	20000148 	.word	0x20000148
 8001394:	ffdffbff 	.word	0xffdffbff
 8001398:	2000010c 	.word	0x2000010c
 800139c:	ffeff7ff 	.word	0xffeff7ff
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80013a0:	4b46      	ldr	r3, [pc, #280]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	039b      	lsls	r3, r3, #14
 80013a6:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80013aa:	4b44      	ldr	r3, [pc, #272]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	085b      	lsrs	r3, r3, #1
 80013b0:	03db      	lsls	r3, r3, #15
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80013b6:	4b41      	ldr	r3, [pc, #260]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	089b      	lsrs	r3, r3, #2
 80013bc:	045b      	lsls	r3, r3, #17
 80013be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013c2:	431a      	orrs	r2, r3
 80013c4:	4b3d      	ldr	r3, [pc, #244]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	08db      	lsrs	r3, r3, #3
 80013ca:	041b      	lsls	r3, r3, #16
 80013cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80013d0:	4313      	orrs	r3, r2
 80013d2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 6G 6B 6M 6E */
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 80013da:	2100      	movs	r1, #0
 80013dc:	4838      	ldr	r0, [pc, #224]	; (80014c0 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80013de:	f001 fab7 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80013e2:	4b36      	ldr	r3, [pc, #216]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	039b      	lsls	r3, r3, #14
 80013e8:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80013ec:	4b33      	ldr	r3, [pc, #204]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	085b      	lsrs	r3, r3, #1
 80013f2:	03db      	lsls	r3, r3, #15
 80013f4:	b29b      	uxth	r3, r3
 80013f6:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80013f8:	4b30      	ldr	r3, [pc, #192]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	089b      	lsrs	r3, r3, #2
 80013fe:	045b      	lsls	r3, r3, #17
 8001400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001404:	431a      	orrs	r2, r3
 8001406:	4b2d      	ldr	r3, [pc, #180]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	08db      	lsrs	r3, r3, #3
 800140c:	041b      	lsls	r3, r3, #16
 800140e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001412:	4313      	orrs	r3, r2
 8001414:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 6G 6B 6M 6E */
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 800141c:	2102      	movs	r1, #2
 800141e:	4828      	ldr	r0, [pc, #160]	; (80014c0 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001420:	f001 fa96 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001424:	4b25      	ldr	r3, [pc, #148]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	039b      	lsls	r3, r3, #14
 800142a:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 800142e:	4b23      	ldr	r3, [pc, #140]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	085b      	lsrs	r3, r3, #1
 8001434:	03db      	lsls	r3, r3, #15
 8001436:	b29b      	uxth	r3, r3
 8001438:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800143a:	4b20      	ldr	r3, [pc, #128]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	089b      	lsrs	r3, r3, #2
 8001440:	045b      	lsls	r3, r3, #17
 8001442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001446:	431a      	orrs	r2, r3
 8001448:	4b1c      	ldr	r3, [pc, #112]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	08db      	lsrs	r3, r3, #3
 800144e:	041b      	lsls	r3, r3, #16
 8001450:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001454:	4313      	orrs	r3, r2
 8001456:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 6Q 6K 6P */
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 800145e:	2104      	movs	r1, #4
 8001460:	4817      	ldr	r0, [pc, #92]	; (80014c0 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 8001462:	f001 fa75 	bl	8002950 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001466:	4b15      	ldr	r3, [pc, #84]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	039b      	lsls	r3, r3, #14
 800146c:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001470:	4b12      	ldr	r3, [pc, #72]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	085b      	lsrs	r3, r3, #1
 8001476:	03db      	lsls	r3, r3, #15
 8001478:	b29b      	uxth	r3, r3
 800147a:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800147c:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	089b      	lsrs	r3, r3, #2
 8001482:	045b      	lsls	r3, r3, #17
 8001484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001488:	431a      	orrs	r2, r3
 800148a:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <BSP_LCD_GLASS_DisplayChar+0x6f4>)
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	08db      	lsrs	r3, r3, #3
 8001490:	041b      	lsls	r3, r3, #16
 8001492:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8001496:	4313      	orrs	r3, r2
 8001498:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 6Q 6K 6P */
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	f46f 3270 	mvn.w	r2, #245760	; 0x3c000
 80014a0:	2106      	movs	r1, #6
 80014a2:	4807      	ldr	r0, [pc, #28]	; (80014c0 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80014a4:	f001 fa54 	bl	8002950 <HAL_LCD_Write>
      break;
 80014a8:	e000      	b.n	80014ac <BSP_LCD_GLASS_DisplayChar+0x6e4>
    
     default:
      break;
 80014aa:	bf00      	nop
  }

  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80014ac:	4804      	ldr	r0, [pc, #16]	; (80014c0 <BSP_LCD_GLASS_DisplayChar+0x6f8>)
 80014ae:	f001 fb08 	bl	8002ac2 <HAL_LCD_UpdateDisplayRequest>
}
 80014b2:	bf00      	nop
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000148 	.word	0x20000148
 80014c0:	2000010c 	.word	0x2000010c

080014c4 <BSP_LCD_GLASS_DisplayString>:
  * @brief  This function writes a char in the LCD RAM.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80014cc:	2301      	movs	r3, #1
 80014ce:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80014d0:	e00b      	b.n	80014ea <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Display one character on LCD */
    BSP_LCD_GLASS_WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80014d2:	7bfb      	ldrb	r3, [r7, #15]
 80014d4:	2200      	movs	r2, #0
 80014d6:	2100      	movs	r1, #0
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	f7ff fc57 	bl	8000d8c <BSP_LCD_GLASS_WriteChar>

    /* Point on the next character */
    ptr++;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	3301      	adds	r3, #1
 80014e2:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	3301      	adds	r3, #1
 80014e8:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	bf14      	ite	ne
 80014f2:	2301      	movne	r3, #1
 80014f4:	2300      	moveq	r3, #0
 80014f6:	b2da      	uxtb	r2, r3
 80014f8:	7bfb      	ldrb	r3, [r7, #15]
 80014fa:	2b06      	cmp	r3, #6
 80014fc:	bf94      	ite	ls
 80014fe:	2301      	movls	r3, #1
 8001500:	2300      	movhi	r3, #0
 8001502:	b2db      	uxtb	r3, r3
 8001504:	4013      	ands	r3, r2
 8001506:	b2db      	uxtb	r3, r3
 8001508:	2b00      	cmp	r3, #0
 800150a:	d1e2      	bne.n	80014d2 <BSP_LCD_GLASS_DisplayString+0xe>
  }
}
 800150c:	bf00      	nop
 800150e:	bf00      	nop
 8001510:	3710      	adds	r7, #16
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
	...

08001518 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  This function Clear the whole LCD RAM.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 800151c:	4802      	ldr	r0, [pc, #8]	; (8001528 <BSP_LCD_GLASS_Clear+0x10>)
 800151e:	f001 fa76 	bl	8002a0e <HAL_LCD_Clear>
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	2000010c 	.word	0x2000010c

0800152c <LCD_MspInit>:
  * @brief  LCD MSP Init.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b09c      	sub	sp, #112	; 0x70
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8001534:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]
 8001540:	60da      	str	r2, [r3, #12]
 8001542:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8001544:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001548:	2234      	movs	r2, #52	; 0x34
 800154a:	2100      	movs	r1, #0
 800154c:	4618      	mov	r0, r3
 800154e:	f002 ffe3 	bl	8004518 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8001552:	f107 031c 	add.w	r3, r7, #28
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800155e:	4b3f      	ldr	r3, [pc, #252]	; (800165c <LCD_MspInit+0x130>)
 8001560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001562:	4a3e      	ldr	r2, [pc, #248]	; (800165c <LCD_MspInit+0x130>)
 8001564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001568:	6253      	str	r3, [r2, #36]	; 0x24
 800156a:	4b3c      	ldr	r3, [pc, #240]	; (800165c <LCD_MspInit+0x130>)
 800156c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001572:	61bb      	str	r3, [r7, #24]
 8001574:	69bb      	ldr	r3, [r7, #24]
  
  /*##-2- Configue LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8001576:	2304      	movs	r3, #4
 8001578:	62bb      	str	r3, [r7, #40]	; 0x28
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800157a:	2300      	movs	r3, #0
 800157c:	64fb      	str	r3, [r7, #76]	; 0x4c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 800157e:	2301      	movs	r3, #1
 8001580:	633b      	str	r3, [r7, #48]	; 0x30
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8001582:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001586:	4618      	mov	r0, r3
 8001588:	f001 fafa 	bl	8002b80 <HAL_RCC_OscConfig>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d000      	beq.n	8001594 <LCD_MspInit+0x68>
  { 
    while(1);
 8001592:	e7fe      	b.n	8001592 <LCD_MspInit+0x66>
  }
  
  /*##-3- select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001594:	2301      	movs	r3, #1
 8001596:	61fb      	str	r3, [r7, #28]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001598:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800159c:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800159e:	f107 031c 	add.w	r3, r7, #28
 80015a2:	4618      	mov	r0, r3
 80015a4:	f002 f8b0 	bl	8003708 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a8:	4b2c      	ldr	r3, [pc, #176]	; (800165c <LCD_MspInit+0x130>)
 80015aa:	69db      	ldr	r3, [r3, #28]
 80015ac:	4a2b      	ldr	r2, [pc, #172]	; (800165c <LCD_MspInit+0x130>)
 80015ae:	f043 0301 	orr.w	r3, r3, #1
 80015b2:	61d3      	str	r3, [r2, #28]
 80015b4:	4b29      	ldr	r3, [pc, #164]	; (800165c <LCD_MspInit+0x130>)
 80015b6:	69db      	ldr	r3, [r3, #28]
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	617b      	str	r3, [r7, #20]
 80015be:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c0:	4b26      	ldr	r3, [pc, #152]	; (800165c <LCD_MspInit+0x130>)
 80015c2:	69db      	ldr	r3, [r3, #28]
 80015c4:	4a25      	ldr	r2, [pc, #148]	; (800165c <LCD_MspInit+0x130>)
 80015c6:	f043 0302 	orr.w	r3, r3, #2
 80015ca:	61d3      	str	r3, [r2, #28]
 80015cc:	4b23      	ldr	r3, [pc, #140]	; (800165c <LCD_MspInit+0x130>)
 80015ce:	69db      	ldr	r3, [r3, #28]
 80015d0:	f003 0302 	and.w	r3, r3, #2
 80015d4:	613b      	str	r3, [r7, #16]
 80015d6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d8:	4b20      	ldr	r3, [pc, #128]	; (800165c <LCD_MspInit+0x130>)
 80015da:	69db      	ldr	r3, [r3, #28]
 80015dc:	4a1f      	ldr	r2, [pc, #124]	; (800165c <LCD_MspInit+0x130>)
 80015de:	f043 0304 	orr.w	r3, r3, #4
 80015e2:	61d3      	str	r3, [r2, #28]
 80015e4:	4b1d      	ldr	r3, [pc, #116]	; (800165c <LCD_MspInit+0x130>)
 80015e6:	69db      	ldr	r3, [r3, #28]
 80015e8:	f003 0304 	and.w	r3, r3, #4
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]
  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80015f0:	f248 730e 	movw	r3, #34574	; 0x870e
 80015f4:	65fb      	str	r3, [r7, #92]	; 0x5c
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80015f6:	2302      	movs	r3, #2
 80015f8:	663b      	str	r3, [r7, #96]	; 0x60
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	667b      	str	r3, [r7, #100]	; 0x64
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fe:	2303      	movs	r3, #3
 8001600:	66bb      	str	r3, [r7, #104]	; 0x68
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8001602:	230b      	movs	r3, #11
 8001604:	66fb      	str	r3, [r7, #108]	; 0x6c
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8001606:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800160a:	4619      	mov	r1, r3
 800160c:	4814      	ldr	r0, [pc, #80]	; (8001660 <LCD_MspInit+0x134>)
 800160e:	f000 ff4b 	bl	80024a8 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8001612:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001616:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8001618:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800161c:	4619      	mov	r1, r3
 800161e:	4811      	ldr	r0, [pc, #68]	; (8001664 <LCD_MspInit+0x138>)
 8001620:	f000 ff42 	bl	80024a8 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8001624:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8001628:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800162a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800162e:	4619      	mov	r1, r3
 8001630:	480d      	ldr	r0, [pc, #52]	; (8001668 <LCD_MspInit+0x13c>)
 8001632:	f000 ff39 	bl	80024a8 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8001636:	2002      	movs	r0, #2
 8001638:	f000 fb9a 	bl	8001d70 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 800163c:	4b07      	ldr	r3, [pc, #28]	; (800165c <LCD_MspInit+0x130>)
 800163e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001640:	4a06      	ldr	r2, [pc, #24]	; (800165c <LCD_MspInit+0x130>)
 8001642:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001646:	6253      	str	r3, [r2, #36]	; 0x24
 8001648:	4b04      	ldr	r3, [pc, #16]	; (800165c <LCD_MspInit+0x130>)
 800164a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	68bb      	ldr	r3, [r7, #8]
}
 8001654:	bf00      	nop
 8001656:	3770      	adds	r7, #112	; 0x70
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40023800 	.word	0x40023800
 8001660:	40020000 	.word	0x40020000
 8001664:	40020400 	.word	0x40020400
 8001668:	40020800 	.word	0x40020800

0800166c <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef DoublePoint)
{
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	70fb      	strb	r3, [r7, #3]
 8001678:	4613      	mov	r3, r2
 800167a:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 800167c:	2300      	movs	r3, #0
 800167e:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8001680:	2300      	movs	r3, #0
 8001682:	737b      	strb	r3, [r7, #13]
 8001684:	2300      	movs	r3, #0
 8001686:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	2bff      	cmp	r3, #255	; 0xff
 800168e:	f000 80e0 	beq.w	8001852 <Convert+0x1e6>
 8001692:	2bff      	cmp	r3, #255	; 0xff
 8001694:	f300 80e9 	bgt.w	800186a <Convert+0x1fe>
 8001698:	2bb5      	cmp	r3, #181	; 0xb5
 800169a:	f000 80c7 	beq.w	800182c <Convert+0x1c0>
 800169e:	2bb5      	cmp	r3, #181	; 0xb5
 80016a0:	f300 80e3 	bgt.w	800186a <Convert+0x1fe>
 80016a4:	2b6e      	cmp	r3, #110	; 0x6e
 80016a6:	f300 80a9 	bgt.w	80017fc <Convert+0x190>
 80016aa:	2b20      	cmp	r3, #32
 80016ac:	f2c0 80dd 	blt.w	800186a <Convert+0x1fe>
 80016b0:	3b20      	subs	r3, #32
 80016b2:	2b4e      	cmp	r3, #78	; 0x4e
 80016b4:	f200 80d9 	bhi.w	800186a <Convert+0x1fe>
 80016b8:	a201      	add	r2, pc, #4	; (adr r2, 80016c0 <Convert+0x54>)
 80016ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016be:	bf00      	nop
 80016c0:	08001803 	.word	0x08001803
 80016c4:	0800186b 	.word	0x0800186b
 80016c8:	0800186b 	.word	0x0800186b
 80016cc:	0800186b 	.word	0x0800186b
 80016d0:	0800186b 	.word	0x0800186b
 80016d4:	0800184b 	.word	0x0800184b
 80016d8:	0800186b 	.word	0x0800186b
 80016dc:	0800186b 	.word	0x0800186b
 80016e0:	08001811 	.word	0x08001811
 80016e4:	08001817 	.word	0x08001817
 80016e8:	08001809 	.word	0x08001809
 80016ec:	0800186b 	.word	0x0800186b
 80016f0:	0800186b 	.word	0x0800186b
 80016f4:	08001835 	.word	0x08001835
 80016f8:	0800186b 	.word	0x0800186b
 80016fc:	0800183d 	.word	0x0800183d
 8001700:	0800185b 	.word	0x0800185b
 8001704:	0800185b 	.word	0x0800185b
 8001708:	0800185b 	.word	0x0800185b
 800170c:	0800185b 	.word	0x0800185b
 8001710:	0800185b 	.word	0x0800185b
 8001714:	0800185b 	.word	0x0800185b
 8001718:	0800185b 	.word	0x0800185b
 800171c:	0800185b 	.word	0x0800185b
 8001720:	0800185b 	.word	0x0800185b
 8001724:	0800185b 	.word	0x0800185b
 8001728:	0800186b 	.word	0x0800186b
 800172c:	0800186b 	.word	0x0800186b
 8001730:	0800186b 	.word	0x0800186b
 8001734:	0800186b 	.word	0x0800186b
 8001738:	0800186b 	.word	0x0800186b
 800173c:	0800186b 	.word	0x0800186b
 8001740:	0800186b 	.word	0x0800186b
 8001744:	0800186b 	.word	0x0800186b
 8001748:	0800186b 	.word	0x0800186b
 800174c:	0800186b 	.word	0x0800186b
 8001750:	0800186b 	.word	0x0800186b
 8001754:	0800186b 	.word	0x0800186b
 8001758:	0800186b 	.word	0x0800186b
 800175c:	0800186b 	.word	0x0800186b
 8001760:	0800186b 	.word	0x0800186b
 8001764:	0800186b 	.word	0x0800186b
 8001768:	0800186b 	.word	0x0800186b
 800176c:	0800186b 	.word	0x0800186b
 8001770:	0800186b 	.word	0x0800186b
 8001774:	0800186b 	.word	0x0800186b
 8001778:	0800186b 	.word	0x0800186b
 800177c:	0800186b 	.word	0x0800186b
 8001780:	0800186b 	.word	0x0800186b
 8001784:	0800186b 	.word	0x0800186b
 8001788:	0800186b 	.word	0x0800186b
 800178c:	0800186b 	.word	0x0800186b
 8001790:	0800186b 	.word	0x0800186b
 8001794:	0800186b 	.word	0x0800186b
 8001798:	0800186b 	.word	0x0800186b
 800179c:	0800186b 	.word	0x0800186b
 80017a0:	0800186b 	.word	0x0800186b
 80017a4:	0800186b 	.word	0x0800186b
 80017a8:	0800186b 	.word	0x0800186b
 80017ac:	0800186b 	.word	0x0800186b
 80017b0:	0800186b 	.word	0x0800186b
 80017b4:	0800186b 	.word	0x0800186b
 80017b8:	0800186b 	.word	0x0800186b
 80017bc:	0800186b 	.word	0x0800186b
 80017c0:	0800186b 	.word	0x0800186b
 80017c4:	0800186b 	.word	0x0800186b
 80017c8:	0800186b 	.word	0x0800186b
 80017cc:	0800186b 	.word	0x0800186b
 80017d0:	0800186b 	.word	0x0800186b
 80017d4:	0800186b 	.word	0x0800186b
 80017d8:	0800186b 	.word	0x0800186b
 80017dc:	0800186b 	.word	0x0800186b
 80017e0:	0800186b 	.word	0x0800186b
 80017e4:	0800186b 	.word	0x0800186b
 80017e8:	0800186b 	.word	0x0800186b
 80017ec:	0800186b 	.word	0x0800186b
 80017f0:	0800186b 	.word	0x0800186b
 80017f4:	0800181d 	.word	0x0800181d
 80017f8:	08001825 	.word	0x08001825
 80017fc:	2bb0      	cmp	r3, #176	; 0xb0
 80017fe:	d020      	beq.n	8001842 <Convert+0x1d6>
 8001800:	e033      	b.n	800186a <Convert+0x1fe>
    {
    case ' ' :
      ch = 0x00;
 8001802:	2300      	movs	r3, #0
 8001804:	81fb      	strh	r3, [r7, #14]
      break;
 8001806:	e04f      	b.n	80018a8 <Convert+0x23c>

    case '*':
      ch = C_STAR;
 8001808:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 800180c:	81fb      	strh	r3, [r7, #14]
      break;
 800180e:	e04b      	b.n	80018a8 <Convert+0x23c>

    case '(' :
      ch = C_OPENPARMAP;
 8001810:	2328      	movs	r3, #40	; 0x28
 8001812:	81fb      	strh	r3, [r7, #14]
      break;
 8001814:	e048      	b.n	80018a8 <Convert+0x23c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8001816:	2311      	movs	r3, #17
 8001818:	81fb      	strh	r3, [r7, #14]
      break;
 800181a:	e045      	b.n	80018a8 <Convert+0x23c>
      
    case 'm' :
      ch = C_MMAP;
 800181c:	f24b 2310 	movw	r3, #45584	; 0xb210
 8001820:	81fb      	strh	r3, [r7, #14]
      break;
 8001822:	e041      	b.n	80018a8 <Convert+0x23c>
    
    case 'n' :
      ch = C_NMAP;
 8001824:	f242 2310 	movw	r3, #8720	; 0x2210
 8001828:	81fb      	strh	r3, [r7, #14]
      break;
 800182a:	e03d      	b.n	80018a8 <Convert+0x23c>

    case '' :
      ch = C_UMAP;
 800182c:	f246 0384 	movw	r3, #24708	; 0x6084
 8001830:	81fb      	strh	r3, [r7, #14]
      break;
 8001832:	e039      	b.n	80018a8 <Convert+0x23c>

    case '-' :
      ch = C_MINUS;
 8001834:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001838:	81fb      	strh	r3, [r7, #14]
      break;
 800183a:	e035      	b.n	80018a8 <Convert+0x23c>

    case '/' :
      ch = C_SLATCH;
 800183c:	23c0      	movs	r3, #192	; 0xc0
 800183e:	81fb      	strh	r3, [r7, #14]
      break;  
 8001840:	e032      	b.n	80018a8 <Convert+0x23c>
      
    case '' :
      ch = C_PERCENT_1;
 8001842:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8001846:	81fb      	strh	r3, [r7, #14]
      break;  
 8001848:	e02e      	b.n	80018a8 <Convert+0x23c>
    case '%' :
      ch = C_PERCENT_2; 
 800184a:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800184e:	81fb      	strh	r3, [r7, #14]
      break;
 8001850:	e02a      	b.n	80018a8 <Convert+0x23c>
    case 255 :
      ch = C_FULL;
 8001852:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8001856:	81fb      	strh	r3, [r7, #14]
      break ;
 8001858:	e026      	b.n	80018a8 <Convert+0x23c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	3b30      	subs	r3, #48	; 0x30
 8001860:	4a28      	ldr	r2, [pc, #160]	; (8001904 <Convert+0x298>)
 8001862:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001866:	81fb      	strh	r3, [r7, #14]
      break;
 8001868:	e01e      	b.n	80018a8 <Convert+0x23c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	2b5a      	cmp	r3, #90	; 0x5a
 8001870:	d80a      	bhi.n	8001888 <Convert+0x21c>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	2b40      	cmp	r3, #64	; 0x40
 8001878:	d906      	bls.n	8001888 <Convert+0x21c>
      {
        ch = CapLetterMap[*Char - 'A'];
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	3b41      	subs	r3, #65	; 0x41
 8001880:	4a21      	ldr	r2, [pc, #132]	; (8001908 <Convert+0x29c>)
 8001882:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001886:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b7a      	cmp	r3, #122	; 0x7a
 800188e:	d80a      	bhi.n	80018a6 <Convert+0x23a>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b60      	cmp	r3, #96	; 0x60
 8001896:	d906      	bls.n	80018a6 <Convert+0x23a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	3b61      	subs	r3, #97	; 0x61
 800189e:	4a1a      	ldr	r2, [pc, #104]	; (8001908 <Convert+0x29c>)
 80018a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018a4:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80018a6:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80018a8:	78fb      	ldrb	r3, [r7, #3]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d103      	bne.n	80018b6 <Convert+0x24a>
  {
    ch |= 0x0002;
 80018ae:	89fb      	ldrh	r3, [r7, #14]
 80018b0:	f043 0302 	orr.w	r3, r3, #2
 80018b4:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the column is on */
  if (DoublePoint == DOUBLEPOINT_ON)
 80018b6:	78bb      	ldrb	r3, [r7, #2]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d103      	bne.n	80018c4 <Convert+0x258>
  {
    ch |= 0x0020;
 80018bc:	89fb      	ldrh	r3, [r7, #14]
 80018be:	f043 0320 	orr.w	r3, r3, #32
 80018c2:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 80018c4:	230c      	movs	r3, #12
 80018c6:	737b      	strb	r3, [r7, #13]
 80018c8:	2300      	movs	r3, #0
 80018ca:	733b      	strb	r3, [r7, #12]
 80018cc:	e010      	b.n	80018f0 <Convert+0x284>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less signifiant dibit */
 80018ce:	89fa      	ldrh	r2, [r7, #14]
 80018d0:	7b7b      	ldrb	r3, [r7, #13]
 80018d2:	fa42 f303 	asr.w	r3, r2, r3
 80018d6:	461a      	mov	r2, r3
 80018d8:	7b3b      	ldrb	r3, [r7, #12]
 80018da:	f002 020f 	and.w	r2, r2, #15
 80018de:	490b      	ldr	r1, [pc, #44]	; (800190c <Convert+0x2a0>)
 80018e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 80018e4:	7b7b      	ldrb	r3, [r7, #13]
 80018e6:	3b04      	subs	r3, #4
 80018e8:	737b      	strb	r3, [r7, #13]
 80018ea:	7b3b      	ldrb	r3, [r7, #12]
 80018ec:	3301      	adds	r3, #1
 80018ee:	733b      	strb	r3, [r7, #12]
 80018f0:	7b3b      	ldrb	r3, [r7, #12]
 80018f2:	2b03      	cmp	r3, #3
 80018f4:	d9eb      	bls.n	80018ce <Convert+0x262>
  }
}
 80018f6:	bf00      	nop
 80018f8:	bf00      	nop
 80018fa:	3714      	adds	r7, #20
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	080045ac 	.word	0x080045ac
 8001908:	08004578 	.word	0x08004578
 800190c:	20000148 	.word	0x20000148

08001910 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001916:	4b15      	ldr	r3, [pc, #84]	; (800196c <HAL_MspInit+0x5c>)
 8001918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800191a:	4a14      	ldr	r2, [pc, #80]	; (800196c <HAL_MspInit+0x5c>)
 800191c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001920:	6253      	str	r3, [r2, #36]	; 0x24
 8001922:	4b12      	ldr	r3, [pc, #72]	; (800196c <HAL_MspInit+0x5c>)
 8001924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001926:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800192e:	4b0f      	ldr	r3, [pc, #60]	; (800196c <HAL_MspInit+0x5c>)
 8001930:	6a1b      	ldr	r3, [r3, #32]
 8001932:	4a0e      	ldr	r2, [pc, #56]	; (800196c <HAL_MspInit+0x5c>)
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6213      	str	r3, [r2, #32]
 800193a:	4b0c      	ldr	r3, [pc, #48]	; (800196c <HAL_MspInit+0x5c>)
 800193c:	6a1b      	ldr	r3, [r3, #32]
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001946:	4b09      	ldr	r3, [pc, #36]	; (800196c <HAL_MspInit+0x5c>)
 8001948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194a:	4a08      	ldr	r2, [pc, #32]	; (800196c <HAL_MspInit+0x5c>)
 800194c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001950:	6253      	str	r3, [r2, #36]	; 0x24
 8001952:	4b06      	ldr	r3, [pc, #24]	; (800196c <HAL_MspInit+0x5c>)
 8001954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800195e:	2007      	movs	r0, #7
 8001960:	f000 fd6e 	bl	8002440 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001964:	bf00      	nop
 8001966:	3710      	adds	r7, #16
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	40023800 	.word	0x40023800

08001970 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b08a      	sub	sp, #40	; 0x28
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001978:	f107 0314 	add.w	r3, r7, #20
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	605a      	str	r2, [r3, #4]
 8001982:	609a      	str	r2, [r3, #8]
 8001984:	60da      	str	r2, [r3, #12]
 8001986:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a15      	ldr	r2, [pc, #84]	; (80019e4 <HAL_ADC_MspInit+0x74>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d123      	bne.n	80019da <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001992:	4b15      	ldr	r3, [pc, #84]	; (80019e8 <HAL_ADC_MspInit+0x78>)
 8001994:	6a1b      	ldr	r3, [r3, #32]
 8001996:	4a14      	ldr	r2, [pc, #80]	; (80019e8 <HAL_ADC_MspInit+0x78>)
 8001998:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800199c:	6213      	str	r3, [r2, #32]
 800199e:	4b12      	ldr	r3, [pc, #72]	; (80019e8 <HAL_ADC_MspInit+0x78>)
 80019a0:	6a1b      	ldr	r3, [r3, #32]
 80019a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80019a6:	613b      	str	r3, [r7, #16]
 80019a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019aa:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <HAL_ADC_MspInit+0x78>)
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	4a0e      	ldr	r2, [pc, #56]	; (80019e8 <HAL_ADC_MspInit+0x78>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	61d3      	str	r3, [r2, #28]
 80019b6:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <HAL_ADC_MspInit+0x78>)
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA4     ------> ADC_IN4
    */
    GPIO_InitStruct.Pin = IDD_Measurement_Pin;
 80019c2:	2310      	movs	r3, #16
 80019c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019c6:	2303      	movs	r3, #3
 80019c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ca:	2300      	movs	r3, #0
 80019cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(IDD_Measurement_GPIO_Port, &GPIO_InitStruct);
 80019ce:	f107 0314 	add.w	r3, r7, #20
 80019d2:	4619      	mov	r1, r3
 80019d4:	4805      	ldr	r0, [pc, #20]	; (80019ec <HAL_ADC_MspInit+0x7c>)
 80019d6:	f000 fd67 	bl	80024a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80019da:	bf00      	nop
 80019dc:	3728      	adds	r7, #40	; 0x28
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40012400 	.word	0x40012400
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020000 	.word	0x40020000

080019f0 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08c      	sub	sp, #48	; 0x30
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f8:	f107 031c 	add.w	r3, r7, #28
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	60da      	str	r2, [r3, #12]
 8001a06:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a34      	ldr	r2, [pc, #208]	; (8001ae0 <HAL_LCD_MspInit+0xf0>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d162      	bne.n	8001ad8 <HAL_LCD_MspInit+0xe8>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001a12:	4b34      	ldr	r3, [pc, #208]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a16:	4a33      	ldr	r2, [pc, #204]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a1c:	6253      	str	r3, [r2, #36]	; 0x24
 8001a1e:	4b31      	ldr	r3, [pc, #196]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a26:	61bb      	str	r3, [r7, #24]
 8001a28:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2a:	4b2e      	ldr	r3, [pc, #184]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	4a2d      	ldr	r2, [pc, #180]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a30:	f043 0304 	orr.w	r3, r3, #4
 8001a34:	61d3      	str	r3, [r2, #28]
 8001a36:	4b2b      	ldr	r3, [pc, #172]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a38:	69db      	ldr	r3, [r3, #28]
 8001a3a:	f003 0304 	and.w	r3, r3, #4
 8001a3e:	617b      	str	r3, [r7, #20]
 8001a40:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	4b28      	ldr	r3, [pc, #160]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a44:	69db      	ldr	r3, [r3, #28]
 8001a46:	4a27      	ldr	r2, [pc, #156]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	61d3      	str	r3, [r2, #28]
 8001a4e:	4b25      	ldr	r3, [pc, #148]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a50:	69db      	ldr	r3, [r3, #28]
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5a:	4b22      	ldr	r3, [pc, #136]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	4a21      	ldr	r2, [pc, #132]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a60:	f043 0302 	orr.w	r3, r3, #2
 8001a64:	61d3      	str	r3, [r2, #28]
 8001a66:	4b1f      	ldr	r3, [pc, #124]	; (8001ae4 <HAL_LCD_MspInit+0xf4>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	f003 0302 	and.w	r3, r3, #2
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
    PB4     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB8     ------> LCD_SEG16
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = SEG14_Pin|SEG15_Pin|SEG16_Pin|SEG17_Pin
 8001a72:	f640 73cf 	movw	r3, #4047	; 0xfcf
 8001a76:	61fb      	str	r3, [r7, #28]
                          |SEG18_Pin|SEG19_Pin|SEG20_Pin|SEG21_Pin
                          |SEG22_Pin|SEG23_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2300      	movs	r3, #0
 8001a82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001a84:	230b      	movs	r3, #11
 8001a86:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a88:	f107 031c 	add.w	r3, r7, #28
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4816      	ldr	r0, [pc, #88]	; (8001ae8 <HAL_LCD_MspInit+0xf8>)
 8001a90:	f000 fd0a 	bl	80024a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|COM0_Pin
 8001a94:	f248 730e 	movw	r3, #34574	; 0x870e
 8001a98:	61fb      	str	r3, [r7, #28]
                          |COM1_Pin|COM2_Pin|SEG12_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001aa6:	230b      	movs	r3, #11
 8001aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aaa:	f107 031c 	add.w	r3, r7, #28
 8001aae:	4619      	mov	r1, r3
 8001ab0:	480e      	ldr	r0, [pc, #56]	; (8001aec <HAL_LCD_MspInit+0xfc>)
 8001ab2:	f000 fcf9 	bl	80024a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG6_Pin|SEG7_Pin|SEG8_Pin|SEG9_Pin
 8001ab6:	f64f 7338 	movw	r3, #65336	; 0xff38
 8001aba:	61fb      	str	r3, [r7, #28]
                          |SEG10_Pin|SEG11_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG13_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abc:	2302      	movs	r3, #2
 8001abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001ac8:	230b      	movs	r3, #11
 8001aca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001acc:	f107 031c 	add.w	r3, r7, #28
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4807      	ldr	r0, [pc, #28]	; (8001af0 <HAL_LCD_MspInit+0x100>)
 8001ad4:	f000 fce8 	bl	80024a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8001ad8:	bf00      	nop
 8001ada:	3730      	adds	r7, #48	; 0x30
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40002400 	.word	0x40002400
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	40020800 	.word	0x40020800
 8001aec:	40020000 	.word	0x40020000
 8001af0:	40020400 	.word	0x40020400

08001af4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08a      	sub	sp, #40	; 0x28
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	f107 0314 	add.w	r3, r7, #20
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a17      	ldr	r2, [pc, #92]	; (8001b70 <HAL_TIM_Base_MspInit+0x7c>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d127      	bne.n	8001b66 <HAL_TIM_Base_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b16:	4b17      	ldr	r3, [pc, #92]	; (8001b74 <HAL_TIM_Base_MspInit+0x80>)
 8001b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1a:	4a16      	ldr	r2, [pc, #88]	; (8001b74 <HAL_TIM_Base_MspInit+0x80>)
 8001b1c:	f043 0302 	orr.w	r3, r3, #2
 8001b20:	6253      	str	r3, [r2, #36]	; 0x24
 8001b22:	4b14      	ldr	r3, [pc, #80]	; (8001b74 <HAL_TIM_Base_MspInit+0x80>)
 8001b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	613b      	str	r3, [r7, #16]
 8001b2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b2e:	4b11      	ldr	r3, [pc, #68]	; (8001b74 <HAL_TIM_Base_MspInit+0x80>)
 8001b30:	69db      	ldr	r3, [r3, #28]
 8001b32:	4a10      	ldr	r2, [pc, #64]	; (8001b74 <HAL_TIM_Base_MspInit+0x80>)
 8001b34:	f043 0302 	orr.w	r3, r3, #2
 8001b38:	61d3      	str	r3, [r2, #28]
 8001b3a:	4b0e      	ldr	r3, [pc, #56]	; (8001b74 <HAL_TIM_Base_MspInit+0x80>)
 8001b3c:	69db      	ldr	r3, [r3, #28]
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	60fb      	str	r3, [r7, #12]
 8001b44:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b46:	2301      	movs	r3, #1
 8001b48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b52:	2300      	movs	r3, #0
 8001b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b56:	2302      	movs	r3, #2
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b5a:	f107 0314 	add.w	r3, r7, #20
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4805      	ldr	r0, [pc, #20]	; (8001b78 <HAL_TIM_Base_MspInit+0x84>)
 8001b62:	f000 fca1 	bl	80024a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b66:	bf00      	nop
 8001b68:	3728      	adds	r7, #40	; 0x28
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40000400 	.word	0x40000400
 8001b74:	40023800 	.word	0x40023800
 8001b78:	40020400 	.word	0x40020400

08001b7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b088      	sub	sp, #32
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b84:	f107 030c 	add.w	r3, r7, #12
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
 8001b8c:	605a      	str	r2, [r3, #4]
 8001b8e:	609a      	str	r2, [r3, #8]
 8001b90:	60da      	str	r2, [r3, #12]
 8001b92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a11      	ldr	r2, [pc, #68]	; (8001be0 <HAL_TIM_MspPostInit+0x64>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d11b      	bne.n	8001bd6 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9e:	4b11      	ldr	r3, [pc, #68]	; (8001be4 <HAL_TIM_MspPostInit+0x68>)
 8001ba0:	69db      	ldr	r3, [r3, #28]
 8001ba2:	4a10      	ldr	r2, [pc, #64]	; (8001be4 <HAL_TIM_MspPostInit+0x68>)
 8001ba4:	f043 0302 	orr.w	r3, r3, #2
 8001ba8:	61d3      	str	r3, [r2, #28]
 8001baa:	4b0e      	ldr	r3, [pc, #56]	; (8001be4 <HAL_TIM_MspPostInit+0x68>)
 8001bac:	69db      	ldr	r3, [r3, #28]
 8001bae:	f003 0302 	and.w	r3, r3, #2
 8001bb2:	60bb      	str	r3, [r7, #8]
 8001bb4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bca:	f107 030c 	add.w	r3, r7, #12
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4805      	ldr	r0, [pc, #20]	; (8001be8 <HAL_TIM_MspPostInit+0x6c>)
 8001bd2:	f000 fc69 	bl	80024a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001bd6:	bf00      	nop
 8001bd8:	3720      	adds	r7, #32
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	40000400 	.word	0x40000400
 8001be4:	40023800 	.word	0x40023800
 8001be8:	40020400 	.word	0x40020400

08001bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bf0:	e7fe      	b.n	8001bf0 <NMI_Handler+0x4>

08001bf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bf6:	e7fe      	b.n	8001bf6 <HardFault_Handler+0x4>

08001bf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bfc:	e7fe      	b.n	8001bfc <MemManage_Handler+0x4>

08001bfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c02:	e7fe      	b.n	8001c02 <BusFault_Handler+0x4>

08001c04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c08:	e7fe      	b.n	8001c08 <UsageFault_Handler+0x4>

08001c0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr

08001c16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c16:	b480      	push	{r7}
 8001c18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bc80      	pop	{r7}
 8001c20:	4770      	bx	lr

08001c22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c22:	b480      	push	{r7}
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c26:	bf00      	nop
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bc80      	pop	{r7}
 8001c2c:	4770      	bx	lr

08001c2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c32:	f000 f881 	bl	8001d38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c3e:	bf00      	nop
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bc80      	pop	{r7}
 8001c44:	4770      	bx	lr
	...

08001c48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c48:	480c      	ldr	r0, [pc, #48]	; (8001c7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c4a:	490d      	ldr	r1, [pc, #52]	; (8001c80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c4c:	4a0d      	ldr	r2, [pc, #52]	; (8001c84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c50:	e002      	b.n	8001c58 <LoopCopyDataInit>

08001c52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c56:	3304      	adds	r3, #4

08001c58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c5c:	d3f9      	bcc.n	8001c52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c5e:	4a0a      	ldr	r2, [pc, #40]	; (8001c88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c60:	4c0a      	ldr	r4, [pc, #40]	; (8001c8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c64:	e001      	b.n	8001c6a <LoopFillZerobss>

08001c66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c68:	3204      	adds	r2, #4

08001c6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c6c:	d3fb      	bcc.n	8001c66 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c6e:	f7ff ffe4 	bl	8001c3a <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c72:	f002 fc2d 	bl	80044d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c76:	f7fe fc4f 	bl	8000518 <main>
  bx lr
 8001c7a:	4770      	bx	lr
  ldr r0, =_sdata
 8001c7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c80:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001c84:	080045ec 	.word	0x080045ec
  ldr r2, =_sbss
 8001c88:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001c8c:	2000015c 	.word	0x2000015c

08001c90 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c90:	e7fe      	b.n	8001c90 <ADC1_IRQHandler>

08001c92 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c9c:	2003      	movs	r0, #3
 8001c9e:	f000 fbcf 	bl	8002440 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	f000 f80e 	bl	8001cc4 <HAL_InitTick>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d002      	beq.n	8001cb4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	71fb      	strb	r3, [r7, #7]
 8001cb2:	e001      	b.n	8001cb8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cb4:	f7ff fe2c 	bl	8001910 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001cd0:	4b16      	ldr	r3, [pc, #88]	; (8001d2c <HAL_InitTick+0x68>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d022      	beq.n	8001d1e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001cd8:	4b15      	ldr	r3, [pc, #84]	; (8001d30 <HAL_InitTick+0x6c>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b13      	ldr	r3, [pc, #76]	; (8001d2c <HAL_InitTick+0x68>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ce4:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cec:	4618      	mov	r0, r3
 8001cee:	f000 fbce 	bl	800248e <HAL_SYSTICK_Config>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d10f      	bne.n	8001d18 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2b0f      	cmp	r3, #15
 8001cfc:	d809      	bhi.n	8001d12 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cfe:	2200      	movs	r2, #0
 8001d00:	6879      	ldr	r1, [r7, #4]
 8001d02:	f04f 30ff 	mov.w	r0, #4294967295
 8001d06:	f000 fba6 	bl	8002456 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <HAL_InitTick+0x70>)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6013      	str	r3, [r2, #0]
 8001d10:	e007      	b.n	8001d22 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	73fb      	strb	r3, [r7, #15]
 8001d16:	e004      	b.n	8001d22 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	73fb      	strb	r3, [r7, #15]
 8001d1c:	e001      	b.n	8001d22 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3710      	adds	r7, #16
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20000010 	.word	0x20000010
 8001d30:	20000008 	.word	0x20000008
 8001d34:	2000000c 	.word	0x2000000c

08001d38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d3c:	4b05      	ldr	r3, [pc, #20]	; (8001d54 <HAL_IncTick+0x1c>)
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <HAL_IncTick+0x20>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4413      	add	r3, r2
 8001d46:	4a03      	ldr	r2, [pc, #12]	; (8001d54 <HAL_IncTick+0x1c>)
 8001d48:	6013      	str	r3, [r2, #0]
}
 8001d4a:	bf00      	nop
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	20000158 	.word	0x20000158
 8001d58:	20000010 	.word	0x20000010

08001d5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d60:	4b02      	ldr	r3, [pc, #8]	; (8001d6c <HAL_GetTick+0x10>)
 8001d62:	681b      	ldr	r3, [r3, #0]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr
 8001d6c:	20000158 	.word	0x20000158

08001d70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d78:	f7ff fff0 	bl	8001d5c <HAL_GetTick>
 8001d7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d88:	d004      	beq.n	8001d94 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d8a:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <HAL_Delay+0x40>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	4413      	add	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d94:	bf00      	nop
 8001d96:	f7ff ffe1 	bl	8001d5c <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d8f7      	bhi.n	8001d96 <HAL_Delay+0x26>
  {
  }
}
 8001da6:	bf00      	nop
 8001da8:	bf00      	nop
 8001daa:	3710      	adds	r7, #16
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20000010 	.word	0x20000010

08001db4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08e      	sub	sp, #56	; 0x38
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d101      	bne.n	8001dd4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e127      	b.n	8002024 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d115      	bne.n	8001e0e <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2200      	movs	r2, #0
 8001de6:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df0:	4b8e      	ldr	r3, [pc, #568]	; (800202c <HAL_ADC_Init+0x278>)
 8001df2:	6a1b      	ldr	r3, [r3, #32]
 8001df4:	4a8d      	ldr	r2, [pc, #564]	; (800202c <HAL_ADC_Init+0x278>)
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	6213      	str	r3, [r2, #32]
 8001dfc:	4b8b      	ldr	r3, [pc, #556]	; (800202c <HAL_ADC_Init+0x278>)
 8001dfe:	6a1b      	ldr	r3, [r3, #32]
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e08:	6878      	ldr	r0, [r7, #4]
 8001e0a:	f7ff fdb1 	bl	8001970 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e12:	f003 0310 	and.w	r3, r3, #16
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f040 80ff 	bne.w	800201a <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e20:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e24:	f023 0302 	bic.w	r3, r3, #2
 8001e28:	f043 0202 	orr.w	r2, r3, #2
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8001e30:	4b7f      	ldr	r3, [pc, #508]	; (8002030 <HAL_ADC_Init+0x27c>)
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	497c      	ldr	r1, [pc, #496]	; (8002030 <HAL_ADC_Init+0x27c>)
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001e4a:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e52:	4619      	mov	r1, r3
 8001e54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e58:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e5a:	6a3b      	ldr	r3, [r7, #32]
 8001e5c:	fa93 f3a3 	rbit	r3, r3
 8001e60:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	fab3 f383 	clz	r3, r3
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001e6e:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001e74:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	2302      	movs	r3, #2
 8001e80:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e84:	fa93 f3a3 	rbit	r3, r3
 8001e88:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8c:	fab3 f383 	clz	r3, r3
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001e96:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001e98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ea2:	2b10      	cmp	r3, #16
 8001ea4:	d007      	beq.n	8001eb6 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ec0:	2b40      	cmp	r3, #64	; 0x40
 8001ec2:	d04f      	beq.n	8001f64 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	699b      	ldr	r3, [r3, #24]
 8001ec8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001ed6:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6912      	ldr	r2, [r2, #16]
 8001edc:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001ee0:	d003      	beq.n	8001eea <HAL_ADC_Init+0x136>
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	6912      	ldr	r2, [r2, #16]
 8001ee6:	2a01      	cmp	r2, #1
 8001ee8:	d102      	bne.n	8001ef0 <HAL_ADC_Init+0x13c>
 8001eea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001eee:	e000      	b.n	8001ef2 <HAL_ADC_Init+0x13e>
 8001ef0:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8001ef2:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001ef4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d125      	bne.n	8001f50 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d114      	bne.n	8001f38 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f12:	3b01      	subs	r3, #1
 8001f14:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001f18:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f1a:	69ba      	ldr	r2, [r7, #24]
 8001f1c:	fa92 f2a2 	rbit	r2, r2
 8001f20:	617a      	str	r2, [r7, #20]
  return result;
 8001f22:	697a      	ldr	r2, [r7, #20]
 8001f24:	fab2 f282 	clz	r2, r2
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	4093      	lsls	r3, r2
 8001f2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f32:	4313      	orrs	r3, r2
 8001f34:	633b      	str	r3, [r7, #48]	; 0x30
 8001f36:	e00b      	b.n	8001f50 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f3c:	f043 0220 	orr.w	r2, r3, #32
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f48:	f043 0201 	orr.w	r2, r3, #1
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	4b37      	ldr	r3, [pc, #220]	; (8002034 <HAL_ADC_Init+0x280>)
 8001f58:	4013      	ands	r3, r2
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	6812      	ldr	r2, [r2, #0]
 8001f5e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f60:	430b      	orrs	r3, r1
 8001f62:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	4b33      	ldr	r3, [pc, #204]	; (8002038 <HAL_ADC_Init+0x284>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	6812      	ldr	r2, [r2, #0]
 8001f72:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001f74:	430b      	orrs	r3, r1
 8001f76:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	691b      	ldr	r3, [r3, #16]
 8001f7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f80:	d003      	beq.n	8001f8a <HAL_ADC_Init+0x1d6>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d119      	bne.n	8001fbe <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f90:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f98:	3b01      	subs	r3, #1
 8001f9a:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8001f9e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	fa92 f2a2 	rbit	r2, r2
 8001fa6:	60fa      	str	r2, [r7, #12]
  return result;
 8001fa8:	68fa      	ldr	r2, [r7, #12]
 8001faa:	fab2 f282 	clz	r2, r2
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	fa03 f202 	lsl.w	r2, r3, r2
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	631a      	str	r2, [r3, #48]	; 0x30
 8001fbc:	e007      	b.n	8001fce <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8001fcc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	689a      	ldr	r2, [r3, #8]
 8001fd4:	4b19      	ldr	r3, [pc, #100]	; (800203c <HAL_ADC_Init+0x288>)
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d10b      	bne.n	8001ff6 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe8:	f023 0303 	bic.w	r3, r3, #3
 8001fec:	f043 0201 	orr.w	r2, r3, #1
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	64da      	str	r2, [r3, #76]	; 0x4c
 8001ff4:	e014      	b.n	8002020 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ffa:	f023 0312 	bic.w	r3, r3, #18
 8001ffe:	f043 0210 	orr.w	r2, r3, #16
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800200a:	f043 0201 	orr.w	r2, r3, #1
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002018:	e002      	b.n	8002020 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002020:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002024:	4618      	mov	r0, r3
 8002026:	3738      	adds	r7, #56	; 0x38
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40023800 	.word	0x40023800
 8002030:	40012700 	.word	0x40012700
 8002034:	fcfc16ff 	.word	0xfcfc16ff
 8002038:	c0fff18d 	.word	0xc0fff18d
 800203c:	bf80fffe 	.word	0xbf80fffe

08002040 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002040:	b480      	push	{r7}
 8002042:	b085      	sub	sp, #20
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800204a:	2300      	movs	r3, #0
 800204c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 800204e:	2300      	movs	r3, #0
 8002050:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002058:	2b01      	cmp	r3, #1
 800205a:	d101      	bne.n	8002060 <HAL_ADC_ConfigChannel+0x20>
 800205c:	2302      	movs	r3, #2
 800205e:	e134      	b.n	80022ca <HAL_ADC_ConfigChannel+0x28a>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2201      	movs	r2, #1
 8002064:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	2b06      	cmp	r3, #6
 800206e:	d81c      	bhi.n	80020aa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685a      	ldr	r2, [r3, #4]
 800207a:	4613      	mov	r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	4413      	add	r3, r2
 8002080:	3b05      	subs	r3, #5
 8002082:	221f      	movs	r2, #31
 8002084:	fa02 f303 	lsl.w	r3, r2, r3
 8002088:	43db      	mvns	r3, r3
 800208a:	4019      	ands	r1, r3
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	6818      	ldr	r0, [r3, #0]
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685a      	ldr	r2, [r3, #4]
 8002094:	4613      	mov	r3, r2
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4413      	add	r3, r2
 800209a:	3b05      	subs	r3, #5
 800209c:	fa00 f203 	lsl.w	r2, r0, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	641a      	str	r2, [r3, #64]	; 0x40
 80020a8:	e07e      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	2b0c      	cmp	r3, #12
 80020b0:	d81c      	bhi.n	80020ec <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685a      	ldr	r2, [r3, #4]
 80020bc:	4613      	mov	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4413      	add	r3, r2
 80020c2:	3b23      	subs	r3, #35	; 0x23
 80020c4:	221f      	movs	r2, #31
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	43db      	mvns	r3, r3
 80020cc:	4019      	ands	r1, r3
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	6818      	ldr	r0, [r3, #0]
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	685a      	ldr	r2, [r3, #4]
 80020d6:	4613      	mov	r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4413      	add	r3, r2
 80020dc:	3b23      	subs	r3, #35	; 0x23
 80020de:	fa00 f203 	lsl.w	r2, r0, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	63da      	str	r2, [r3, #60]	; 0x3c
 80020ea:	e05d      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	2b12      	cmp	r3, #18
 80020f2:	d81c      	bhi.n	800212e <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685a      	ldr	r2, [r3, #4]
 80020fe:	4613      	mov	r3, r2
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	4413      	add	r3, r2
 8002104:	3b41      	subs	r3, #65	; 0x41
 8002106:	221f      	movs	r2, #31
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	43db      	mvns	r3, r3
 800210e:	4019      	ands	r1, r3
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	6818      	ldr	r0, [r3, #0]
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	685a      	ldr	r2, [r3, #4]
 8002118:	4613      	mov	r3, r2
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	4413      	add	r3, r2
 800211e:	3b41      	subs	r3, #65	; 0x41
 8002120:	fa00 f203 	lsl.w	r2, r0, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	430a      	orrs	r2, r1
 800212a:	639a      	str	r2, [r3, #56]	; 0x38
 800212c:	e03c      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	2b18      	cmp	r3, #24
 8002134:	d81c      	bhi.n	8002170 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685a      	ldr	r2, [r3, #4]
 8002140:	4613      	mov	r3, r2
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	4413      	add	r3, r2
 8002146:	3b5f      	subs	r3, #95	; 0x5f
 8002148:	221f      	movs	r2, #31
 800214a:	fa02 f303 	lsl.w	r3, r2, r3
 800214e:	43db      	mvns	r3, r3
 8002150:	4019      	ands	r1, r3
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	6818      	ldr	r0, [r3, #0]
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685a      	ldr	r2, [r3, #4]
 800215a:	4613      	mov	r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	4413      	add	r3, r2
 8002160:	3b5f      	subs	r3, #95	; 0x5f
 8002162:	fa00 f203 	lsl.w	r2, r0, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	430a      	orrs	r2, r1
 800216c:	635a      	str	r2, [r3, #52]	; 0x34
 800216e:	e01b      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	685a      	ldr	r2, [r3, #4]
 800217a:	4613      	mov	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	4413      	add	r3, r2
 8002180:	3b7d      	subs	r3, #125	; 0x7d
 8002182:	221f      	movs	r2, #31
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	43db      	mvns	r3, r3
 800218a:	4019      	ands	r1, r3
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	6818      	ldr	r0, [r3, #0]
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685a      	ldr	r2, [r3, #4]
 8002194:	4613      	mov	r3, r2
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	4413      	add	r3, r2
 800219a:	3b7d      	subs	r3, #125	; 0x7d
 800219c:	fa00 f203 	lsl.w	r2, r0, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	430a      	orrs	r2, r1
 80021a6:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2b09      	cmp	r3, #9
 80021ae:	d81a      	bhi.n	80021e6 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6959      	ldr	r1, [r3, #20]
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	4613      	mov	r3, r2
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	4413      	add	r3, r2
 80021c0:	2207      	movs	r2, #7
 80021c2:	fa02 f303 	lsl.w	r3, r2, r3
 80021c6:	43db      	mvns	r3, r3
 80021c8:	4019      	ands	r1, r3
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	6898      	ldr	r0, [r3, #8]
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	4613      	mov	r3, r2
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	4413      	add	r3, r2
 80021d8:	fa00 f203 	lsl.w	r2, r0, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	615a      	str	r2, [r3, #20]
 80021e4:	e042      	b.n	800226c <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2b13      	cmp	r3, #19
 80021ec:	d81c      	bhi.n	8002228 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6919      	ldr	r1, [r3, #16]
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4613      	mov	r3, r2
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	4413      	add	r3, r2
 80021fe:	3b1e      	subs	r3, #30
 8002200:	2207      	movs	r2, #7
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	43db      	mvns	r3, r3
 8002208:	4019      	ands	r1, r3
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	6898      	ldr	r0, [r3, #8]
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	4613      	mov	r3, r2
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	4413      	add	r3, r2
 8002218:	3b1e      	subs	r3, #30
 800221a:	fa00 f203 	lsl.w	r2, r0, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	430a      	orrs	r2, r1
 8002224:	611a      	str	r2, [r3, #16]
 8002226:	e021      	b.n	800226c <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2b1a      	cmp	r3, #26
 800222e:	d81c      	bhi.n	800226a <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68d9      	ldr	r1, [r3, #12]
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	4613      	mov	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	4413      	add	r3, r2
 8002240:	3b3c      	subs	r3, #60	; 0x3c
 8002242:	2207      	movs	r2, #7
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	4019      	ands	r1, r3
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	6898      	ldr	r0, [r3, #8]
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4613      	mov	r3, r2
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	4413      	add	r3, r2
 800225a:	3b3c      	subs	r3, #60	; 0x3c
 800225c:	fa00 f203 	lsl.w	r2, r0, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	430a      	orrs	r2, r1
 8002266:	60da      	str	r2, [r3, #12]
 8002268:	e000      	b.n	800226c <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 800226a:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2b10      	cmp	r3, #16
 8002272:	d003      	beq.n	800227c <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002278:	2b11      	cmp	r3, #17
 800227a:	d121      	bne.n	80022c0 <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 800227c:	4b15      	ldr	r3, [pc, #84]	; (80022d4 <HAL_ADC_ConfigChannel+0x294>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d11b      	bne.n	80022c0 <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002288:	4b12      	ldr	r3, [pc, #72]	; (80022d4 <HAL_ADC_ConfigChannel+0x294>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	4a11      	ldr	r2, [pc, #68]	; (80022d4 <HAL_ADC_ConfigChannel+0x294>)
 800228e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002292:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2b10      	cmp	r3, #16
 800229a:	d111      	bne.n	80022c0 <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800229c:	4b0e      	ldr	r3, [pc, #56]	; (80022d8 <HAL_ADC_ConfigChannel+0x298>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a0e      	ldr	r2, [pc, #56]	; (80022dc <HAL_ADC_ConfigChannel+0x29c>)
 80022a2:	fba2 2303 	umull	r2, r3, r2, r3
 80022a6:	0c9a      	lsrs	r2, r3, #18
 80022a8:	4613      	mov	r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4413      	add	r3, r2
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80022b2:	e002      	b.n	80022ba <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	3b01      	subs	r3, #1
 80022b8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d1f9      	bne.n	80022b4 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3714      	adds	r7, #20
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr
 80022d4:	40012700 	.word	0x40012700
 80022d8:	20000008 	.word	0x20000008
 80022dc:	431bde83 	.word	0x431bde83

080022e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f003 0307 	and.w	r3, r3, #7
 80022ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022f0:	4b0c      	ldr	r3, [pc, #48]	; (8002324 <__NVIC_SetPriorityGrouping+0x44>)
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80022fc:	4013      	ands	r3, r2
 80022fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002308:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800230c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002310:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002312:	4a04      	ldr	r2, [pc, #16]	; (8002324 <__NVIC_SetPriorityGrouping+0x44>)
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	60d3      	str	r3, [r2, #12]
}
 8002318:	bf00      	nop
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800232c:	4b04      	ldr	r3, [pc, #16]	; (8002340 <__NVIC_GetPriorityGrouping+0x18>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	0a1b      	lsrs	r3, r3, #8
 8002332:	f003 0307 	and.w	r3, r3, #7
}
 8002336:	4618      	mov	r0, r3
 8002338:	46bd      	mov	sp, r7
 800233a:	bc80      	pop	{r7}
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	e000ed00 	.word	0xe000ed00

08002344 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	6039      	str	r1, [r7, #0]
 800234e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002354:	2b00      	cmp	r3, #0
 8002356:	db0a      	blt.n	800236e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	b2da      	uxtb	r2, r3
 800235c:	490c      	ldr	r1, [pc, #48]	; (8002390 <__NVIC_SetPriority+0x4c>)
 800235e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002362:	0112      	lsls	r2, r2, #4
 8002364:	b2d2      	uxtb	r2, r2
 8002366:	440b      	add	r3, r1
 8002368:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800236c:	e00a      	b.n	8002384 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	b2da      	uxtb	r2, r3
 8002372:	4908      	ldr	r1, [pc, #32]	; (8002394 <__NVIC_SetPriority+0x50>)
 8002374:	79fb      	ldrb	r3, [r7, #7]
 8002376:	f003 030f 	and.w	r3, r3, #15
 800237a:	3b04      	subs	r3, #4
 800237c:	0112      	lsls	r2, r2, #4
 800237e:	b2d2      	uxtb	r2, r2
 8002380:	440b      	add	r3, r1
 8002382:	761a      	strb	r2, [r3, #24]
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	bc80      	pop	{r7}
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	e000e100 	.word	0xe000e100
 8002394:	e000ed00 	.word	0xe000ed00

08002398 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002398:	b480      	push	{r7}
 800239a:	b089      	sub	sp, #36	; 0x24
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f003 0307 	and.w	r3, r3, #7
 80023aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	f1c3 0307 	rsb	r3, r3, #7
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	bf28      	it	cs
 80023b6:	2304      	movcs	r3, #4
 80023b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	3304      	adds	r3, #4
 80023be:	2b06      	cmp	r3, #6
 80023c0:	d902      	bls.n	80023c8 <NVIC_EncodePriority+0x30>
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	3b03      	subs	r3, #3
 80023c6:	e000      	b.n	80023ca <NVIC_EncodePriority+0x32>
 80023c8:	2300      	movs	r3, #0
 80023ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023cc:	f04f 32ff 	mov.w	r2, #4294967295
 80023d0:	69bb      	ldr	r3, [r7, #24]
 80023d2:	fa02 f303 	lsl.w	r3, r2, r3
 80023d6:	43da      	mvns	r2, r3
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	401a      	ands	r2, r3
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023e0:	f04f 31ff 	mov.w	r1, #4294967295
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ea:	43d9      	mvns	r1, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f0:	4313      	orrs	r3, r2
         );
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3724      	adds	r7, #36	; 0x24
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bc80      	pop	{r7}
 80023fa:	4770      	bx	lr

080023fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b082      	sub	sp, #8
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	3b01      	subs	r3, #1
 8002408:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800240c:	d301      	bcc.n	8002412 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800240e:	2301      	movs	r3, #1
 8002410:	e00f      	b.n	8002432 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002412:	4a0a      	ldr	r2, [pc, #40]	; (800243c <SysTick_Config+0x40>)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3b01      	subs	r3, #1
 8002418:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800241a:	210f      	movs	r1, #15
 800241c:	f04f 30ff 	mov.w	r0, #4294967295
 8002420:	f7ff ff90 	bl	8002344 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002424:	4b05      	ldr	r3, [pc, #20]	; (800243c <SysTick_Config+0x40>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800242a:	4b04      	ldr	r3, [pc, #16]	; (800243c <SysTick_Config+0x40>)
 800242c:	2207      	movs	r2, #7
 800242e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	e000e010 	.word	0xe000e010

08002440 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f7ff ff49 	bl	80022e0 <__NVIC_SetPriorityGrouping>
}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002456:	b580      	push	{r7, lr}
 8002458:	b086      	sub	sp, #24
 800245a:	af00      	add	r7, sp, #0
 800245c:	4603      	mov	r3, r0
 800245e:	60b9      	str	r1, [r7, #8]
 8002460:	607a      	str	r2, [r7, #4]
 8002462:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002468:	f7ff ff5e 	bl	8002328 <__NVIC_GetPriorityGrouping>
 800246c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	68b9      	ldr	r1, [r7, #8]
 8002472:	6978      	ldr	r0, [r7, #20]
 8002474:	f7ff ff90 	bl	8002398 <NVIC_EncodePriority>
 8002478:	4602      	mov	r2, r0
 800247a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800247e:	4611      	mov	r1, r2
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff ff5f 	bl	8002344 <__NVIC_SetPriority>
}
 8002486:	bf00      	nop
 8002488:	3718      	adds	r7, #24
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b082      	sub	sp, #8
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f7ff ffb0 	bl	80023fc <SysTick_Config>
 800249c:	4603      	mov	r3, r0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3708      	adds	r7, #8
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
	...

080024a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b087      	sub	sp, #28
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80024b2:	2300      	movs	r3, #0
 80024b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80024b6:	2300      	movs	r3, #0
 80024b8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80024ba:	2300      	movs	r3, #0
 80024bc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80024be:	e154      	b.n	800276a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	2101      	movs	r1, #1
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	fa01 f303 	lsl.w	r3, r1, r3
 80024cc:	4013      	ands	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f000 8146 	beq.w	8002764 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f003 0303 	and.w	r3, r3, #3
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d005      	beq.n	80024f0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d130      	bne.n	8002552 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	2203      	movs	r2, #3
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	43db      	mvns	r3, r3
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4013      	ands	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	68da      	ldr	r2, [r3, #12]
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	4313      	orrs	r3, r2
 8002518:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002526:	2201      	movs	r2, #1
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	091b      	lsrs	r3, r3, #4
 800253c:	f003 0201 	and.w	r2, r3, #1
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	4313      	orrs	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	2b03      	cmp	r3, #3
 800255c:	d017      	beq.n	800258e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	2203      	movs	r2, #3
 800256a:	fa02 f303 	lsl.w	r3, r2, r3
 800256e:	43db      	mvns	r3, r3
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	4013      	ands	r3, r2
 8002574:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	689a      	ldr	r2, [r3, #8]
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	4313      	orrs	r3, r2
 8002586:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f003 0303 	and.w	r3, r3, #3
 8002596:	2b02      	cmp	r3, #2
 8002598:	d123      	bne.n	80025e2 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	08da      	lsrs	r2, r3, #3
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	3208      	adds	r2, #8
 80025a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025a6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	220f      	movs	r2, #15
 80025b2:	fa02 f303 	lsl.w	r3, r2, r3
 80025b6:	43db      	mvns	r3, r3
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	4013      	ands	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	691a      	ldr	r2, [r3, #16]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	f003 0307 	and.w	r3, r3, #7
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	08da      	lsrs	r2, r3, #3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3208      	adds	r2, #8
 80025dc:	6939      	ldr	r1, [r7, #16]
 80025de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	005b      	lsls	r3, r3, #1
 80025ec:	2203      	movs	r2, #3
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	43db      	mvns	r3, r3
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	4013      	ands	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f003 0203 	and.w	r2, r3, #3
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	693a      	ldr	r2, [r7, #16]
 800260c:	4313      	orrs	r3, r2
 800260e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 80a0 	beq.w	8002764 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002624:	4b58      	ldr	r3, [pc, #352]	; (8002788 <HAL_GPIO_Init+0x2e0>)
 8002626:	6a1b      	ldr	r3, [r3, #32]
 8002628:	4a57      	ldr	r2, [pc, #348]	; (8002788 <HAL_GPIO_Init+0x2e0>)
 800262a:	f043 0301 	orr.w	r3, r3, #1
 800262e:	6213      	str	r3, [r2, #32]
 8002630:	4b55      	ldr	r3, [pc, #340]	; (8002788 <HAL_GPIO_Init+0x2e0>)
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	f003 0301 	and.w	r3, r3, #1
 8002638:	60bb      	str	r3, [r7, #8]
 800263a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800263c:	4a53      	ldr	r2, [pc, #332]	; (800278c <HAL_GPIO_Init+0x2e4>)
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	089b      	lsrs	r3, r3, #2
 8002642:	3302      	adds	r3, #2
 8002644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002648:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	f003 0303 	and.w	r3, r3, #3
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	220f      	movs	r2, #15
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	4013      	ands	r3, r2
 800265e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a4b      	ldr	r2, [pc, #300]	; (8002790 <HAL_GPIO_Init+0x2e8>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d019      	beq.n	800269c <HAL_GPIO_Init+0x1f4>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a4a      	ldr	r2, [pc, #296]	; (8002794 <HAL_GPIO_Init+0x2ec>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d013      	beq.n	8002698 <HAL_GPIO_Init+0x1f0>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a49      	ldr	r2, [pc, #292]	; (8002798 <HAL_GPIO_Init+0x2f0>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d00d      	beq.n	8002694 <HAL_GPIO_Init+0x1ec>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a48      	ldr	r2, [pc, #288]	; (800279c <HAL_GPIO_Init+0x2f4>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d007      	beq.n	8002690 <HAL_GPIO_Init+0x1e8>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a47      	ldr	r2, [pc, #284]	; (80027a0 <HAL_GPIO_Init+0x2f8>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d101      	bne.n	800268c <HAL_GPIO_Init+0x1e4>
 8002688:	2304      	movs	r3, #4
 800268a:	e008      	b.n	800269e <HAL_GPIO_Init+0x1f6>
 800268c:	2305      	movs	r3, #5
 800268e:	e006      	b.n	800269e <HAL_GPIO_Init+0x1f6>
 8002690:	2303      	movs	r3, #3
 8002692:	e004      	b.n	800269e <HAL_GPIO_Init+0x1f6>
 8002694:	2302      	movs	r3, #2
 8002696:	e002      	b.n	800269e <HAL_GPIO_Init+0x1f6>
 8002698:	2301      	movs	r3, #1
 800269a:	e000      	b.n	800269e <HAL_GPIO_Init+0x1f6>
 800269c:	2300      	movs	r3, #0
 800269e:	697a      	ldr	r2, [r7, #20]
 80026a0:	f002 0203 	and.w	r2, r2, #3
 80026a4:	0092      	lsls	r2, r2, #2
 80026a6:	4093      	lsls	r3, r2
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80026ae:	4937      	ldr	r1, [pc, #220]	; (800278c <HAL_GPIO_Init+0x2e4>)
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	089b      	lsrs	r3, r3, #2
 80026b4:	3302      	adds	r3, #2
 80026b6:	693a      	ldr	r2, [r7, #16]
 80026b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026bc:	4b39      	ldr	r3, [pc, #228]	; (80027a4 <HAL_GPIO_Init+0x2fc>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	693a      	ldr	r2, [r7, #16]
 80026c8:	4013      	ands	r3, r2
 80026ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 80026d8:	693a      	ldr	r2, [r7, #16]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	4313      	orrs	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80026e0:	4a30      	ldr	r2, [pc, #192]	; (80027a4 <HAL_GPIO_Init+0x2fc>)
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80026e6:	4b2f      	ldr	r3, [pc, #188]	; (80027a4 <HAL_GPIO_Init+0x2fc>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	43db      	mvns	r3, r3
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	4013      	ands	r3, r2
 80026f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002702:	693a      	ldr	r2, [r7, #16]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	4313      	orrs	r3, r2
 8002708:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800270a:	4a26      	ldr	r2, [pc, #152]	; (80027a4 <HAL_GPIO_Init+0x2fc>)
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002710:	4b24      	ldr	r3, [pc, #144]	; (80027a4 <HAL_GPIO_Init+0x2fc>)
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	43db      	mvns	r3, r3
 800271a:	693a      	ldr	r2, [r7, #16]
 800271c:	4013      	ands	r3, r2
 800271e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	4313      	orrs	r3, r2
 8002732:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002734:	4a1b      	ldr	r2, [pc, #108]	; (80027a4 <HAL_GPIO_Init+0x2fc>)
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800273a:	4b1a      	ldr	r3, [pc, #104]	; (80027a4 <HAL_GPIO_Init+0x2fc>)
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	43db      	mvns	r3, r3
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	4013      	ands	r3, r2
 8002748:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8002756:	693a      	ldr	r2, [r7, #16]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	4313      	orrs	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800275e:	4a11      	ldr	r2, [pc, #68]	; (80027a4 <HAL_GPIO_Init+0x2fc>)
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	3301      	adds	r3, #1
 8002768:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	fa22 f303 	lsr.w	r3, r2, r3
 8002774:	2b00      	cmp	r3, #0
 8002776:	f47f aea3 	bne.w	80024c0 <HAL_GPIO_Init+0x18>
  }
}
 800277a:	bf00      	nop
 800277c:	bf00      	nop
 800277e:	371c      	adds	r7, #28
 8002780:	46bd      	mov	sp, r7
 8002782:	bc80      	pop	{r7}
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	40023800 	.word	0x40023800
 800278c:	40010000 	.word	0x40010000
 8002790:	40020000 	.word	0x40020000
 8002794:	40020400 	.word	0x40020400
 8002798:	40020800 	.word	0x40020800
 800279c:	40020c00 	.word	0x40020c00
 80027a0:	40021000 	.word	0x40021000
 80027a4:	40010400 	.word	0x40010400

080027a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	460b      	mov	r3, r1
 80027b2:	807b      	strh	r3, [r7, #2]
 80027b4:	4613      	mov	r3, r2
 80027b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027b8:	787b      	ldrb	r3, [r7, #1]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027be:	887a      	ldrh	r2, [r7, #2]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80027c4:	e003      	b.n	80027ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80027c6:	887b      	ldrh	r3, [r7, #2]
 80027c8:	041a      	lsls	r2, r3, #16
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	619a      	str	r2, [r3, #24]
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr

080027d8 <HAL_LCD_Init>:
  *         The LCD HighDrive can be enabled/disabled using related macros up to user.
  * @param  hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60bb      	str	r3, [r7, #8]
  uint8_t counter = 0;
 80027e4:	2300      	movs	r3, #0
 80027e6:	73fb      	strb	r3, [r7, #15]
    
  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e0a8      	b.n	8002944 <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); 
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); 
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); 
  assert_param(IS_LCD_MUXSEGMENT(hlcd->Init.MuxSegment));
  
  if(hlcd->State == HAL_LCD_STATE_RESET)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d106      	bne.n	800280c <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f7ff f8f2 	bl	80019f0 <HAL_LCD_MspInit>
  }
  
  hlcd->State = HAL_LCD_STATE_BUSY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2202      	movs	r2, #2
 8002810:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f022 0201 	bic.w	r2, r2, #1
 8002822:	601a      	str	r2, [r3, #0]
  
  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002824:	2300      	movs	r3, #0
 8002826:	73fb      	strb	r3, [r7, #15]
 8002828:	e00a      	b.n	8002840 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	7bfb      	ldrb	r3, [r7, #15]
 8002830:	3304      	adds	r3, #4
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	4413      	add	r3, r2
 8002836:	2200      	movs	r2, #0
 8002838:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800283a:	7bfb      	ldrb	r3, [r7, #15]
 800283c:	3301      	adds	r3, #1
 800283e:	73fb      	strb	r3, [r7, #15]
 8002840:	7bfb      	ldrb	r3, [r7, #15]
 8002842:	2b0f      	cmp	r3, #15
 8002844:	d9f1      	bls.n	800282a <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  SET_BIT(hlcd->Instance->SR, LCD_SR_UDR);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f042 0204 	orr.w	r2, r2, #4
 8002854:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value 
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD[0] bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	4b3b      	ldr	r3, [pc, #236]	; (800294c <HAL_LCD_Init+0x174>)
 800285e:	4013      	ands	r3, r2
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	6851      	ldr	r1, [r2, #4]
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6892      	ldr	r2, [r2, #8]
 8002868:	4311      	orrs	r1, r2
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800286e:	4311      	orrs	r1, r2
 8002870:	687a      	ldr	r2, [r7, #4]
 8002872:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002874:	4311      	orrs	r1, r2
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	69d2      	ldr	r2, [r2, #28]
 800287a:	4311      	orrs	r1, r2
 800287c:	687a      	ldr	r2, [r7, #4]
 800287e:	6a12      	ldr	r2, [r2, #32]
 8002880:	4311      	orrs	r1, r2
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6992      	ldr	r2, [r2, #24]
 8002886:	4311      	orrs	r1, r2
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800288c:	4311      	orrs	r1, r2
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6812      	ldr	r2, [r2, #0]
 8002892:	430b      	orrs	r3, r1
 8002894:	6053      	str	r3, [r2, #4]
             hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register 
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f000 f94e 	bl	8002b38 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value 
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68da      	ldr	r2, [r3, #12]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	691b      	ldr	r3, [r3, #16]
 80028ae:	431a      	orrs	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	695b      	ldr	r3, [r3, #20]
 80028b4:	431a      	orrs	r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	431a      	orrs	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	430a      	orrs	r2, r1
 80028c2:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));
  
  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f042 0201 	orr.w	r2, r2, #1
 80028d2:	601a      	str	r2, [r3, #0]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 80028d4:	f7ff fa42 	bl	8001d5c <HAL_GetTick>
 80028d8:	60b8      	str	r0, [r7, #8]
      
  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80028da:	e00c      	b.n	80028f6 <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80028dc:	f7ff fa3e 	bl	8001d5c <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028ea:	d904      	bls.n	80028f6 <HAL_LCD_Init+0x11e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;     
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2208      	movs	r2, #8
 80028f0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e026      	b.n	8002944 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b01      	cmp	r3, #1
 8002902:	d1eb      	bne.n	80028dc <HAL_LCD_Init+0x104>
    } 
  }
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002904:	f7ff fa2a 	bl	8001d5c <HAL_GetTick>
 8002908:	60b8      	str	r0, [r7, #8]
  
  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800290a:	e00c      	b.n	8002926 <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 800290c:	f7ff fa26 	bl	8001d5c <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800291a:	d904      	bls.n	8002926 <HAL_LCD_Init+0x14e>
    {   
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;  
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2210      	movs	r2, #16
 8002920:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e00e      	b.n	8002944 <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	2b10      	cmp	r3, #16
 8002932:	d1eb      	bne.n	800290c <HAL_LCD_Init+0x134>
    } 
  }
 
  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2201      	movs	r2, #1
 800293e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3710      	adds	r7, #16
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	fc00000f 	.word	0xfc00000f

08002950 <HAL_LCD_Write>:
  * @param  RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param  Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
 800295c:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00; 
 800295e:	2300      	movs	r3, #0
 8002960:	617b      	str	r3, [r7, #20]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b01      	cmp	r3, #1
 800296c:	d005      	beq.n	800297a <HAL_LCD_Write+0x2a>
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2b02      	cmp	r3, #2
 8002978:	d144      	bne.n	8002a04 <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));
    
    if(hlcd->State == HAL_LCD_STATE_READY)
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b01      	cmp	r3, #1
 8002984:	d12a      	bne.n	80029dc <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800298c:	2b01      	cmp	r3, #1
 800298e:	d101      	bne.n	8002994 <HAL_LCD_Write+0x44>
 8002990:	2302      	movs	r3, #2
 8002992:	e038      	b.n	8002a06 <HAL_LCD_Write+0xb6>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2202      	movs	r2, #2
 80029a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 80029a4:	f7ff f9da 	bl	8001d5c <HAL_GetTick>
 80029a8:	6178      	str	r0, [r7, #20]
      
      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80029aa:	e010      	b.n	80029ce <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80029ac:	f7ff f9d6 	bl	8001d5c <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029ba:	d908      	bls.n	80029ce <HAL_LCD_Write+0x7e>
        { 
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2202      	movs	r2, #2
 80029c0:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          
          return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e01b      	b.n	8002a06 <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f003 0304 	and.w	r3, r3, #4
 80029d8:	2b04      	cmp	r3, #4
 80029da:	d0e7      	beq.n	80029ac <HAL_LCD_Write+0x5c>
        } 
      }
    }
    
    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	3304      	adds	r3, #4
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	4413      	add	r3, r2
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	401a      	ands	r2, r3
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	6819      	ldr	r1, [r3, #0]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	431a      	orrs	r2, r3
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	3304      	adds	r3, #4
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	440b      	add	r3, r1
 80029fe:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8002a00:	2300      	movs	r3, #0
 8002a02:	e000      	b.n	8002a06 <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
  }
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <HAL_LCD_Clear>:
  * @brief Clears the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b084      	sub	sp, #16
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 8002a16:	2300      	movs	r3, #0
 8002a18:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60fb      	str	r3, [r7, #12]
  
  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d005      	beq.n	8002a36 <HAL_LCD_Clear+0x28>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d140      	bne.n	8002ab8 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d101      	bne.n	8002a44 <HAL_LCD_Clear+0x36>
 8002a40:	2302      	movs	r3, #2
 8002a42:	e03a      	b.n	8002aba <HAL_LCD_Clear+0xac>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    hlcd->State = HAL_LCD_STATE_BUSY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002a54:	f7ff f982 	bl	8001d5c <HAL_GetTick>
 8002a58:	60b8      	str	r0, [r7, #8]
    
    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002a5a:	e010      	b.n	8002a7e <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002a5c:	f7ff f97e 	bl	8001d5c <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a6a:	d908      	bls.n	8002a7e <HAL_LCD_Clear+0x70>
      { 
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2202      	movs	r2, #2
 8002a70:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e01d      	b.n	8002aba <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f003 0304 	and.w	r3, r3, #4
 8002a88:	2b04      	cmp	r3, #4
 8002a8a:	d0e7      	beq.n	8002a5c <HAL_LCD_Clear+0x4e>
      } 
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	60fb      	str	r3, [r7, #12]
 8002a90:	e00a      	b.n	8002aa8 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	3304      	adds	r3, #4
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	4413      	add	r3, r2
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	60fb      	str	r3, [r7, #12]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2b0f      	cmp	r3, #15
 8002aac:	d9f1      	bls.n	8002a92 <HAL_LCD_Clear+0x84>
    }
    
    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);     
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f807 	bl	8002ac2 <HAL_LCD_UpdateDisplayRequest>
    
    return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	e000      	b.n	8002aba <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
  }
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if 
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.    
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b084      	sub	sp, #16
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002aca:	2300      	movs	r3, #0
 8002acc:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	2208      	movs	r2, #8
 8002ad4:	60da      	str	r2, [r3, #12]
  
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f042 0204 	orr.w	r2, r2, #4
 8002ae4:	609a      	str	r2, [r3, #8]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002ae6:	f7ff f939 	bl	8001d5c <HAL_GetTick>
 8002aea:	60f8      	str	r0, [r7, #12]
  
  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002aec:	e010      	b.n	8002b10 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002aee:	f7ff f935 	bl	8001d5c <HAL_GetTick>
 8002af2:	4602      	mov	r2, r0
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002afc:	d908      	bls.n	8002b10 <HAL_LCD_UpdateDisplayRequest+0x4e>
    { 
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2204      	movs	r2, #4
 8002b02:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
      return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e00f      	b.n	8002b30 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	f003 0308 	and.w	r3, r3, #8
 8002b1a:	2b08      	cmp	r3, #8
 8002b1c:	d1e7      	bne.n	8002aee <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2201      	movs	r2, #1
 8002b22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <LCD_WaitForSynchro>:
  * @brief  Waits until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00; 
 8002b40:	2300      	movs	r3, #0
 8002b42:	60fb      	str	r3, [r7, #12]
  
  /* Get timeout */
  tickstart = HAL_GetTick();
 8002b44:	f7ff f90a 	bl	8001d5c <HAL_GetTick>
 8002b48:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002b4a:	e00c      	b.n	8002b66 <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002b4c:	f7ff f906 	bl	8001d5c <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b5a:	d904      	bls.n	8002b66 <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e007      	b.n	8002b76 <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 0320 	and.w	r3, r3, #32
 8002b70:	2b20      	cmp	r3, #32
 8002b72:	d1eb      	bne.n	8002b4c <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 8002b74:	2300      	movs	r3, #0
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3710      	adds	r7, #16
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
	...

08002b80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b088      	sub	sp, #32
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e31d      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b92:	4b94      	ldr	r3, [pc, #592]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 030c 	and.w	r3, r3, #12
 8002b9a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b9c:	4b91      	ldr	r3, [pc, #580]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ba4:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d07b      	beq.n	8002caa <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bb2:	69bb      	ldr	r3, [r7, #24]
 8002bb4:	2b08      	cmp	r3, #8
 8002bb6:	d006      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	2b0c      	cmp	r3, #12
 8002bbc:	d10f      	bne.n	8002bde <HAL_RCC_OscConfig+0x5e>
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bc4:	d10b      	bne.n	8002bde <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bc6:	4b87      	ldr	r3, [pc, #540]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d06a      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x128>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d166      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e2f7      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d106      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x74>
 8002be6:	4b7f      	ldr	r3, [pc, #508]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a7e      	ldr	r2, [pc, #504]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bf0:	6013      	str	r3, [r2, #0]
 8002bf2:	e02d      	b.n	8002c50 <HAL_RCC_OscConfig+0xd0>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d10c      	bne.n	8002c16 <HAL_RCC_OscConfig+0x96>
 8002bfc:	4b79      	ldr	r3, [pc, #484]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a78      	ldr	r2, [pc, #480]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c06:	6013      	str	r3, [r2, #0]
 8002c08:	4b76      	ldr	r3, [pc, #472]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a75      	ldr	r2, [pc, #468]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c12:	6013      	str	r3, [r2, #0]
 8002c14:	e01c      	b.n	8002c50 <HAL_RCC_OscConfig+0xd0>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2b05      	cmp	r3, #5
 8002c1c:	d10c      	bne.n	8002c38 <HAL_RCC_OscConfig+0xb8>
 8002c1e:	4b71      	ldr	r3, [pc, #452]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a70      	ldr	r2, [pc, #448]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c28:	6013      	str	r3, [r2, #0]
 8002c2a:	4b6e      	ldr	r3, [pc, #440]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a6d      	ldr	r2, [pc, #436]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c34:	6013      	str	r3, [r2, #0]
 8002c36:	e00b      	b.n	8002c50 <HAL_RCC_OscConfig+0xd0>
 8002c38:	4b6a      	ldr	r3, [pc, #424]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a69      	ldr	r2, [pc, #420]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c42:	6013      	str	r3, [r2, #0]
 8002c44:	4b67      	ldr	r3, [pc, #412]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a66      	ldr	r2, [pc, #408]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d013      	beq.n	8002c80 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c58:	f7ff f880 	bl	8001d5c <HAL_GetTick>
 8002c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c5e:	e008      	b.n	8002c72 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c60:	f7ff f87c 	bl	8001d5c <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b64      	cmp	r3, #100	; 0x64
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e2ad      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c72:	4b5c      	ldr	r3, [pc, #368]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d0f0      	beq.n	8002c60 <HAL_RCC_OscConfig+0xe0>
 8002c7e:	e014      	b.n	8002caa <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c80:	f7ff f86c 	bl	8001d5c <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c88:	f7ff f868 	bl	8001d5c <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b64      	cmp	r3, #100	; 0x64
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e299      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002c9a:	4b52      	ldr	r3, [pc, #328]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f0      	bne.n	8002c88 <HAL_RCC_OscConfig+0x108>
 8002ca6:	e000      	b.n	8002caa <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ca8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d05a      	beq.n	8002d6c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	2b04      	cmp	r3, #4
 8002cba:	d005      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	2b0c      	cmp	r3, #12
 8002cc0:	d119      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x176>
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d116      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cc8:	4b46      	ldr	r3, [pc, #280]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d005      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x160>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d001      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e276      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ce0:	4b40      	ldr	r3, [pc, #256]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	691b      	ldr	r3, [r3, #16]
 8002cec:	021b      	lsls	r3, r3, #8
 8002cee:	493d      	ldr	r1, [pc, #244]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cf4:	e03a      	b.n	8002d6c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d020      	beq.n	8002d40 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cfe:	4b3a      	ldr	r3, [pc, #232]	; (8002de8 <HAL_RCC_OscConfig+0x268>)
 8002d00:	2201      	movs	r2, #1
 8002d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d04:	f7ff f82a 	bl	8001d5c <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d0c:	f7ff f826 	bl	8001d5c <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e257      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d1e:	4b31      	ldr	r3, [pc, #196]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0302 	and.w	r3, r3, #2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d0f0      	beq.n	8002d0c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d2a:	4b2e      	ldr	r3, [pc, #184]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	021b      	lsls	r3, r3, #8
 8002d38:	492a      	ldr	r1, [pc, #168]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	604b      	str	r3, [r1, #4]
 8002d3e:	e015      	b.n	8002d6c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d40:	4b29      	ldr	r3, [pc, #164]	; (8002de8 <HAL_RCC_OscConfig+0x268>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d46:	f7ff f809 	bl	8001d5c <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d4e:	f7ff f805 	bl	8001d5c <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e236      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002d60:	4b20      	ldr	r3, [pc, #128]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0302 	and.w	r3, r3, #2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d1f0      	bne.n	8002d4e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0310 	and.w	r3, r3, #16
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f000 80b8 	beq.w	8002eea <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d170      	bne.n	8002e62 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d80:	4b18      	ldr	r3, [pc, #96]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d005      	beq.n	8002d98 <HAL_RCC_OscConfig+0x218>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d101      	bne.n	8002d98 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e21a      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a1a      	ldr	r2, [r3, #32]
 8002d9c:	4b11      	ldr	r3, [pc, #68]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d921      	bls.n	8002dec <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f000 fc4b 	bl	8003648 <RCC_SetFlashLatencyFromMSIRange>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e208      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002dbc:	4b09      	ldr	r3, [pc, #36]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	4906      	ldr	r1, [pc, #24]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dce:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69db      	ldr	r3, [r3, #28]
 8002dda:	061b      	lsls	r3, r3, #24
 8002ddc:	4901      	ldr	r1, [pc, #4]	; (8002de4 <HAL_RCC_OscConfig+0x264>)
 8002dde:	4313      	orrs	r3, r2
 8002de0:	604b      	str	r3, [r1, #4]
 8002de2:	e020      	b.n	8002e26 <HAL_RCC_OscConfig+0x2a6>
 8002de4:	40023800 	.word	0x40023800
 8002de8:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002dec:	4b99      	ldr	r3, [pc, #612]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a1b      	ldr	r3, [r3, #32]
 8002df8:	4996      	ldr	r1, [pc, #600]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dfe:	4b95      	ldr	r3, [pc, #596]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	69db      	ldr	r3, [r3, #28]
 8002e0a:	061b      	lsls	r3, r3, #24
 8002e0c:	4991      	ldr	r1, [pc, #580]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a1b      	ldr	r3, [r3, #32]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f000 fc16 	bl	8003648 <RCC_SetFlashLatencyFromMSIRange>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e1d3      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a1b      	ldr	r3, [r3, #32]
 8002e2a:	0b5b      	lsrs	r3, r3, #13
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002e32:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002e36:	4a87      	ldr	r2, [pc, #540]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002e38:	6892      	ldr	r2, [r2, #8]
 8002e3a:	0912      	lsrs	r2, r2, #4
 8002e3c:	f002 020f 	and.w	r2, r2, #15
 8002e40:	4985      	ldr	r1, [pc, #532]	; (8003058 <HAL_RCC_OscConfig+0x4d8>)
 8002e42:	5c8a      	ldrb	r2, [r1, r2]
 8002e44:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002e46:	4a85      	ldr	r2, [pc, #532]	; (800305c <HAL_RCC_OscConfig+0x4dc>)
 8002e48:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002e4a:	4b85      	ldr	r3, [pc, #532]	; (8003060 <HAL_RCC_OscConfig+0x4e0>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7fe ff38 	bl	8001cc4 <HAL_InitTick>
 8002e54:	4603      	mov	r3, r0
 8002e56:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002e58:	7bfb      	ldrb	r3, [r7, #15]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d045      	beq.n	8002eea <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8002e5e:	7bfb      	ldrb	r3, [r7, #15]
 8002e60:	e1b5      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d029      	beq.n	8002ebe <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002e6a:	4b7e      	ldr	r3, [pc, #504]	; (8003064 <HAL_RCC_OscConfig+0x4e4>)
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e70:	f7fe ff74 	bl	8001d5c <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e78:	f7fe ff70 	bl	8001d5c <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e1a1      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002e8a:	4b72      	ldr	r3, [pc, #456]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0f0      	beq.n	8002e78 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e96:	4b6f      	ldr	r3, [pc, #444]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a1b      	ldr	r3, [r3, #32]
 8002ea2:	496c      	ldr	r1, [pc, #432]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ea8:	4b6a      	ldr	r3, [pc, #424]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	69db      	ldr	r3, [r3, #28]
 8002eb4:	061b      	lsls	r3, r3, #24
 8002eb6:	4967      	ldr	r1, [pc, #412]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	604b      	str	r3, [r1, #4]
 8002ebc:	e015      	b.n	8002eea <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002ebe:	4b69      	ldr	r3, [pc, #420]	; (8003064 <HAL_RCC_OscConfig+0x4e4>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec4:	f7fe ff4a 	bl	8001d5c <HAL_GetTick>
 8002ec8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ecc:	f7fe ff46 	bl	8001d5c <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e177      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002ede:	4b5d      	ldr	r3, [pc, #372]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1f0      	bne.n	8002ecc <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d030      	beq.n	8002f58 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d016      	beq.n	8002f2c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002efe:	4b5a      	ldr	r3, [pc, #360]	; (8003068 <HAL_RCC_OscConfig+0x4e8>)
 8002f00:	2201      	movs	r2, #1
 8002f02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f04:	f7fe ff2a 	bl	8001d5c <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002f0a:	e008      	b.n	8002f1e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f0c:	f7fe ff26 	bl	8001d5c <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d901      	bls.n	8002f1e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e157      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002f1e:	4b4d      	ldr	r3, [pc, #308]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d0f0      	beq.n	8002f0c <HAL_RCC_OscConfig+0x38c>
 8002f2a:	e015      	b.n	8002f58 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f2c:	4b4e      	ldr	r3, [pc, #312]	; (8003068 <HAL_RCC_OscConfig+0x4e8>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f32:	f7fe ff13 	bl	8001d5c <HAL_GetTick>
 8002f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002f38:	e008      	b.n	8002f4c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f3a:	f7fe ff0f 	bl	8001d5c <HAL_GetTick>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d901      	bls.n	8002f4c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	e140      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002f4c:	4b41      	ldr	r3, [pc, #260]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002f4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f50:	f003 0302 	and.w	r3, r3, #2
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d1f0      	bne.n	8002f3a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 0304 	and.w	r3, r3, #4
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	f000 80b5 	beq.w	80030d0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f66:	2300      	movs	r3, #0
 8002f68:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f6a:	4b3a      	ldr	r3, [pc, #232]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d10d      	bne.n	8002f92 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f76:	4b37      	ldr	r3, [pc, #220]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7a:	4a36      	ldr	r2, [pc, #216]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002f7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f80:	6253      	str	r3, [r2, #36]	; 0x24
 8002f82:	4b34      	ldr	r3, [pc, #208]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f8a:	60bb      	str	r3, [r7, #8]
 8002f8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f92:	4b36      	ldr	r3, [pc, #216]	; (800306c <HAL_RCC_OscConfig+0x4ec>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d118      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f9e:	4b33      	ldr	r3, [pc, #204]	; (800306c <HAL_RCC_OscConfig+0x4ec>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a32      	ldr	r2, [pc, #200]	; (800306c <HAL_RCC_OscConfig+0x4ec>)
 8002fa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002faa:	f7fe fed7 	bl	8001d5c <HAL_GetTick>
 8002fae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fb0:	e008      	b.n	8002fc4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fb2:	f7fe fed3 	bl	8001d5c <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b64      	cmp	r3, #100	; 0x64
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e104      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc4:	4b29      	ldr	r3, [pc, #164]	; (800306c <HAL_RCC_OscConfig+0x4ec>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d0f0      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d106      	bne.n	8002fe6 <HAL_RCC_OscConfig+0x466>
 8002fd8:	4b1e      	ldr	r3, [pc, #120]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fdc:	4a1d      	ldr	r2, [pc, #116]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002fde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fe2:	6353      	str	r3, [r2, #52]	; 0x34
 8002fe4:	e02d      	b.n	8003042 <HAL_RCC_OscConfig+0x4c2>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d10c      	bne.n	8003008 <HAL_RCC_OscConfig+0x488>
 8002fee:	4b19      	ldr	r3, [pc, #100]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ff2:	4a18      	ldr	r2, [pc, #96]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002ff4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ff8:	6353      	str	r3, [r2, #52]	; 0x34
 8002ffa:	4b16      	ldr	r3, [pc, #88]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8002ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ffe:	4a15      	ldr	r2, [pc, #84]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8003000:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003004:	6353      	str	r3, [r2, #52]	; 0x34
 8003006:	e01c      	b.n	8003042 <HAL_RCC_OscConfig+0x4c2>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	2b05      	cmp	r3, #5
 800300e:	d10c      	bne.n	800302a <HAL_RCC_OscConfig+0x4aa>
 8003010:	4b10      	ldr	r3, [pc, #64]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8003012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003014:	4a0f      	ldr	r2, [pc, #60]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8003016:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800301a:	6353      	str	r3, [r2, #52]	; 0x34
 800301c:	4b0d      	ldr	r3, [pc, #52]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 800301e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003020:	4a0c      	ldr	r2, [pc, #48]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8003022:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003026:	6353      	str	r3, [r2, #52]	; 0x34
 8003028:	e00b      	b.n	8003042 <HAL_RCC_OscConfig+0x4c2>
 800302a:	4b0a      	ldr	r3, [pc, #40]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 800302c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800302e:	4a09      	ldr	r2, [pc, #36]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8003030:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003034:	6353      	str	r3, [r2, #52]	; 0x34
 8003036:	4b07      	ldr	r3, [pc, #28]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 8003038:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800303a:	4a06      	ldr	r2, [pc, #24]	; (8003054 <HAL_RCC_OscConfig+0x4d4>)
 800303c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003040:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d024      	beq.n	8003094 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800304a:	f7fe fe87 	bl	8001d5c <HAL_GetTick>
 800304e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003050:	e019      	b.n	8003086 <HAL_RCC_OscConfig+0x506>
 8003052:	bf00      	nop
 8003054:	40023800 	.word	0x40023800
 8003058:	080045cc 	.word	0x080045cc
 800305c:	20000008 	.word	0x20000008
 8003060:	2000000c 	.word	0x2000000c
 8003064:	42470020 	.word	0x42470020
 8003068:	42470680 	.word	0x42470680
 800306c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003070:	f7fe fe74 	bl	8001d5c <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	f241 3288 	movw	r2, #5000	; 0x1388
 800307e:	4293      	cmp	r3, r2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e0a3      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003086:	4b54      	ldr	r3, [pc, #336]	; (80031d8 <HAL_RCC_OscConfig+0x658>)
 8003088:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800308a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800308e:	2b00      	cmp	r3, #0
 8003090:	d0ee      	beq.n	8003070 <HAL_RCC_OscConfig+0x4f0>
 8003092:	e014      	b.n	80030be <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003094:	f7fe fe62 	bl	8001d5c <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800309a:	e00a      	b.n	80030b2 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800309c:	f7fe fe5e 	bl	8001d5c <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d901      	bls.n	80030b2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e08d      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80030b2:	4b49      	ldr	r3, [pc, #292]	; (80031d8 <HAL_RCC_OscConfig+0x658>)
 80030b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d1ee      	bne.n	800309c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80030be:	7ffb      	ldrb	r3, [r7, #31]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d105      	bne.n	80030d0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030c4:	4b44      	ldr	r3, [pc, #272]	; (80031d8 <HAL_RCC_OscConfig+0x658>)
 80030c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c8:	4a43      	ldr	r2, [pc, #268]	; (80031d8 <HAL_RCC_OscConfig+0x658>)
 80030ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030ce:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d079      	beq.n	80031cc <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	2b0c      	cmp	r3, #12
 80030dc:	d056      	beq.n	800318c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d13b      	bne.n	800315e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030e6:	4b3d      	ldr	r3, [pc, #244]	; (80031dc <HAL_RCC_OscConfig+0x65c>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ec:	f7fe fe36 	bl	8001d5c <HAL_GetTick>
 80030f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80030f2:	e008      	b.n	8003106 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030f4:	f7fe fe32 	bl	8001d5c <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	2b02      	cmp	r3, #2
 8003100:	d901      	bls.n	8003106 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003102:	2303      	movs	r3, #3
 8003104:	e063      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003106:	4b34      	ldr	r3, [pc, #208]	; (80031d8 <HAL_RCC_OscConfig+0x658>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d1f0      	bne.n	80030f4 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003112:	4b31      	ldr	r3, [pc, #196]	; (80031d8 <HAL_RCC_OscConfig+0x658>)
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003122:	4319      	orrs	r1, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003128:	430b      	orrs	r3, r1
 800312a:	492b      	ldr	r1, [pc, #172]	; (80031d8 <HAL_RCC_OscConfig+0x658>)
 800312c:	4313      	orrs	r3, r2
 800312e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003130:	4b2a      	ldr	r3, [pc, #168]	; (80031dc <HAL_RCC_OscConfig+0x65c>)
 8003132:	2201      	movs	r2, #1
 8003134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003136:	f7fe fe11 	bl	8001d5c <HAL_GetTick>
 800313a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800313c:	e008      	b.n	8003150 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800313e:	f7fe fe0d 	bl	8001d5c <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	2b02      	cmp	r3, #2
 800314a:	d901      	bls.n	8003150 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e03e      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003150:	4b21      	ldr	r3, [pc, #132]	; (80031d8 <HAL_RCC_OscConfig+0x658>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003158:	2b00      	cmp	r3, #0
 800315a:	d0f0      	beq.n	800313e <HAL_RCC_OscConfig+0x5be>
 800315c:	e036      	b.n	80031cc <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800315e:	4b1f      	ldr	r3, [pc, #124]	; (80031dc <HAL_RCC_OscConfig+0x65c>)
 8003160:	2200      	movs	r2, #0
 8003162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003164:	f7fe fdfa 	bl	8001d5c <HAL_GetTick>
 8003168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800316a:	e008      	b.n	800317e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800316c:	f7fe fdf6 	bl	8001d5c <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e027      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800317e:	4b16      	ldr	r3, [pc, #88]	; (80031d8 <HAL_RCC_OscConfig+0x658>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1f0      	bne.n	800316c <HAL_RCC_OscConfig+0x5ec>
 800318a:	e01f      	b.n	80031cc <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003190:	2b01      	cmp	r3, #1
 8003192:	d101      	bne.n	8003198 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e01a      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003198:	4b0f      	ldr	r3, [pc, #60]	; (80031d8 <HAL_RCC_OscConfig+0x658>)
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d10d      	bne.n	80031c8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d106      	bne.n	80031c8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d001      	beq.n	80031cc <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e000      	b.n	80031ce <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3720      	adds	r7, #32
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	40023800 	.word	0x40023800
 80031dc:	42470060 	.word	0x42470060

080031e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d101      	bne.n	80031f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e11a      	b.n	800342a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031f4:	4b8f      	ldr	r3, [pc, #572]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0301 	and.w	r3, r3, #1
 80031fc:	683a      	ldr	r2, [r7, #0]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d919      	bls.n	8003236 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d105      	bne.n	8003214 <HAL_RCC_ClockConfig+0x34>
 8003208:	4b8a      	ldr	r3, [pc, #552]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a89      	ldr	r2, [pc, #548]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 800320e:	f043 0304 	orr.w	r3, r3, #4
 8003212:	6013      	str	r3, [r2, #0]
 8003214:	4b87      	ldr	r3, [pc, #540]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f023 0201 	bic.w	r2, r3, #1
 800321c:	4985      	ldr	r1, [pc, #532]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	4313      	orrs	r3, r2
 8003222:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003224:	4b83      	ldr	r3, [pc, #524]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	683a      	ldr	r2, [r7, #0]
 800322e:	429a      	cmp	r2, r3
 8003230:	d001      	beq.n	8003236 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e0f9      	b.n	800342a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d008      	beq.n	8003254 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003242:	4b7d      	ldr	r3, [pc, #500]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	497a      	ldr	r1, [pc, #488]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 8003250:	4313      	orrs	r3, r2
 8003252:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0301 	and.w	r3, r3, #1
 800325c:	2b00      	cmp	r3, #0
 800325e:	f000 808e 	beq.w	800337e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b02      	cmp	r3, #2
 8003268:	d107      	bne.n	800327a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800326a:	4b73      	ldr	r3, [pc, #460]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d121      	bne.n	80032ba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e0d7      	b.n	800342a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	2b03      	cmp	r3, #3
 8003280:	d107      	bne.n	8003292 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003282:	4b6d      	ldr	r3, [pc, #436]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d115      	bne.n	80032ba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e0cb      	b.n	800342a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d107      	bne.n	80032aa <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800329a:	4b67      	ldr	r3, [pc, #412]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d109      	bne.n	80032ba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e0bf      	b.n	800342a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80032aa:	4b63      	ldr	r3, [pc, #396]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e0b7      	b.n	800342a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032ba:	4b5f      	ldr	r3, [pc, #380]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f023 0203 	bic.w	r2, r3, #3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	495c      	ldr	r1, [pc, #368]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032cc:	f7fe fd46 	bl	8001d5c <HAL_GetTick>
 80032d0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d112      	bne.n	8003300 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80032da:	e00a      	b.n	80032f2 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032dc:	f7fe fd3e 	bl	8001d5c <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e09b      	b.n	800342a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80032f2:	4b51      	ldr	r3, [pc, #324]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 030c 	and.w	r3, r3, #12
 80032fa:	2b08      	cmp	r3, #8
 80032fc:	d1ee      	bne.n	80032dc <HAL_RCC_ClockConfig+0xfc>
 80032fe:	e03e      	b.n	800337e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	2b03      	cmp	r3, #3
 8003306:	d112      	bne.n	800332e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003308:	e00a      	b.n	8003320 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800330a:	f7fe fd27 	bl	8001d5c <HAL_GetTick>
 800330e:	4602      	mov	r2, r0
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	f241 3288 	movw	r2, #5000	; 0x1388
 8003318:	4293      	cmp	r3, r2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e084      	b.n	800342a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003320:	4b45      	ldr	r3, [pc, #276]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 030c 	and.w	r3, r3, #12
 8003328:	2b0c      	cmp	r3, #12
 800332a:	d1ee      	bne.n	800330a <HAL_RCC_ClockConfig+0x12a>
 800332c:	e027      	b.n	800337e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	2b01      	cmp	r3, #1
 8003334:	d11d      	bne.n	8003372 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003336:	e00a      	b.n	800334e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003338:	f7fe fd10 	bl	8001d5c <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	f241 3288 	movw	r2, #5000	; 0x1388
 8003346:	4293      	cmp	r3, r2
 8003348:	d901      	bls.n	800334e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e06d      	b.n	800342a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800334e:	4b3a      	ldr	r3, [pc, #232]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f003 030c 	and.w	r3, r3, #12
 8003356:	2b04      	cmp	r3, #4
 8003358:	d1ee      	bne.n	8003338 <HAL_RCC_ClockConfig+0x158>
 800335a:	e010      	b.n	800337e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800335c:	f7fe fcfe 	bl	8001d5c <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	f241 3288 	movw	r2, #5000	; 0x1388
 800336a:	4293      	cmp	r3, r2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e05b      	b.n	800342a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003372:	4b31      	ldr	r3, [pc, #196]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	f003 030c 	and.w	r3, r3, #12
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1ee      	bne.n	800335c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800337e:	4b2d      	ldr	r3, [pc, #180]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	429a      	cmp	r2, r3
 800338a:	d219      	bcs.n	80033c0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d105      	bne.n	800339e <HAL_RCC_ClockConfig+0x1be>
 8003392:	4b28      	ldr	r3, [pc, #160]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a27      	ldr	r2, [pc, #156]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 8003398:	f043 0304 	orr.w	r3, r3, #4
 800339c:	6013      	str	r3, [r2, #0]
 800339e:	4b25      	ldr	r3, [pc, #148]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f023 0201 	bic.w	r2, r3, #1
 80033a6:	4923      	ldr	r1, [pc, #140]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ae:	4b21      	ldr	r3, [pc, #132]	; (8003434 <HAL_RCC_ClockConfig+0x254>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d001      	beq.n	80033c0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e034      	b.n	800342a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d008      	beq.n	80033de <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033cc:	4b1a      	ldr	r3, [pc, #104]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	4917      	ldr	r1, [pc, #92]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0308 	and.w	r3, r3, #8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d009      	beq.n	80033fe <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033ea:	4b13      	ldr	r3, [pc, #76]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	00db      	lsls	r3, r3, #3
 80033f8:	490f      	ldr	r1, [pc, #60]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033fe:	f000 f823 	bl	8003448 <HAL_RCC_GetSysClockFreq>
 8003402:	4602      	mov	r2, r0
 8003404:	4b0c      	ldr	r3, [pc, #48]	; (8003438 <HAL_RCC_ClockConfig+0x258>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	091b      	lsrs	r3, r3, #4
 800340a:	f003 030f 	and.w	r3, r3, #15
 800340e:	490b      	ldr	r1, [pc, #44]	; (800343c <HAL_RCC_ClockConfig+0x25c>)
 8003410:	5ccb      	ldrb	r3, [r1, r3]
 8003412:	fa22 f303 	lsr.w	r3, r2, r3
 8003416:	4a0a      	ldr	r2, [pc, #40]	; (8003440 <HAL_RCC_ClockConfig+0x260>)
 8003418:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800341a:	4b0a      	ldr	r3, [pc, #40]	; (8003444 <HAL_RCC_ClockConfig+0x264>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f7fe fc50 	bl	8001cc4 <HAL_InitTick>
 8003424:	4603      	mov	r3, r0
 8003426:	72fb      	strb	r3, [r7, #11]

  return status;
 8003428:	7afb      	ldrb	r3, [r7, #11]
}
 800342a:	4618      	mov	r0, r3
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	40023c00 	.word	0x40023c00
 8003438:	40023800 	.word	0x40023800
 800343c:	080045cc 	.word	0x080045cc
 8003440:	20000008 	.word	0x20000008
 8003444:	2000000c 	.word	0x2000000c

08003448 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003448:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800344c:	b092      	sub	sp, #72	; 0x48
 800344e:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003450:	4b79      	ldr	r3, [pc, #484]	; (8003638 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003458:	f003 030c 	and.w	r3, r3, #12
 800345c:	2b0c      	cmp	r3, #12
 800345e:	d00d      	beq.n	800347c <HAL_RCC_GetSysClockFreq+0x34>
 8003460:	2b0c      	cmp	r3, #12
 8003462:	f200 80d5 	bhi.w	8003610 <HAL_RCC_GetSysClockFreq+0x1c8>
 8003466:	2b04      	cmp	r3, #4
 8003468:	d002      	beq.n	8003470 <HAL_RCC_GetSysClockFreq+0x28>
 800346a:	2b08      	cmp	r3, #8
 800346c:	d003      	beq.n	8003476 <HAL_RCC_GetSysClockFreq+0x2e>
 800346e:	e0cf      	b.n	8003610 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003470:	4b72      	ldr	r3, [pc, #456]	; (800363c <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003472:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003474:	e0da      	b.n	800362c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003476:	4b72      	ldr	r3, [pc, #456]	; (8003640 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003478:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800347a:	e0d7      	b.n	800362c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800347c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800347e:	0c9b      	lsrs	r3, r3, #18
 8003480:	f003 020f 	and.w	r2, r3, #15
 8003484:	4b6f      	ldr	r3, [pc, #444]	; (8003644 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8003486:	5c9b      	ldrb	r3, [r3, r2]
 8003488:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800348a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800348c:	0d9b      	lsrs	r3, r3, #22
 800348e:	f003 0303 	and.w	r3, r3, #3
 8003492:	3301      	adds	r3, #1
 8003494:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003496:	4b68      	ldr	r3, [pc, #416]	; (8003638 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d05d      	beq.n	800355e <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80034a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034a4:	2200      	movs	r2, #0
 80034a6:	4618      	mov	r0, r3
 80034a8:	4611      	mov	r1, r2
 80034aa:	4604      	mov	r4, r0
 80034ac:	460d      	mov	r5, r1
 80034ae:	4622      	mov	r2, r4
 80034b0:	462b      	mov	r3, r5
 80034b2:	f04f 0000 	mov.w	r0, #0
 80034b6:	f04f 0100 	mov.w	r1, #0
 80034ba:	0159      	lsls	r1, r3, #5
 80034bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034c0:	0150      	lsls	r0, r2, #5
 80034c2:	4602      	mov	r2, r0
 80034c4:	460b      	mov	r3, r1
 80034c6:	4621      	mov	r1, r4
 80034c8:	1a51      	subs	r1, r2, r1
 80034ca:	6139      	str	r1, [r7, #16]
 80034cc:	4629      	mov	r1, r5
 80034ce:	eb63 0301 	sbc.w	r3, r3, r1
 80034d2:	617b      	str	r3, [r7, #20]
 80034d4:	f04f 0200 	mov.w	r2, #0
 80034d8:	f04f 0300 	mov.w	r3, #0
 80034dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034e0:	4659      	mov	r1, fp
 80034e2:	018b      	lsls	r3, r1, #6
 80034e4:	4651      	mov	r1, sl
 80034e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034ea:	4651      	mov	r1, sl
 80034ec:	018a      	lsls	r2, r1, #6
 80034ee:	46d4      	mov	ip, sl
 80034f0:	ebb2 080c 	subs.w	r8, r2, ip
 80034f4:	4659      	mov	r1, fp
 80034f6:	eb63 0901 	sbc.w	r9, r3, r1
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	f04f 0300 	mov.w	r3, #0
 8003502:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003506:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800350a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800350e:	4690      	mov	r8, r2
 8003510:	4699      	mov	r9, r3
 8003512:	4623      	mov	r3, r4
 8003514:	eb18 0303 	adds.w	r3, r8, r3
 8003518:	60bb      	str	r3, [r7, #8]
 800351a:	462b      	mov	r3, r5
 800351c:	eb49 0303 	adc.w	r3, r9, r3
 8003520:	60fb      	str	r3, [r7, #12]
 8003522:	f04f 0200 	mov.w	r2, #0
 8003526:	f04f 0300 	mov.w	r3, #0
 800352a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800352e:	4629      	mov	r1, r5
 8003530:	024b      	lsls	r3, r1, #9
 8003532:	4620      	mov	r0, r4
 8003534:	4629      	mov	r1, r5
 8003536:	4604      	mov	r4, r0
 8003538:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 800353c:	4601      	mov	r1, r0
 800353e:	024a      	lsls	r2, r1, #9
 8003540:	4610      	mov	r0, r2
 8003542:	4619      	mov	r1, r3
 8003544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003546:	2200      	movs	r2, #0
 8003548:	62bb      	str	r3, [r7, #40]	; 0x28
 800354a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800354c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003550:	f7fc fe14 	bl	800017c <__aeabi_uldivmod>
 8003554:	4602      	mov	r2, r0
 8003556:	460b      	mov	r3, r1
 8003558:	4613      	mov	r3, r2
 800355a:	647b      	str	r3, [r7, #68]	; 0x44
 800355c:	e055      	b.n	800360a <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800355e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003560:	2200      	movs	r2, #0
 8003562:	623b      	str	r3, [r7, #32]
 8003564:	627a      	str	r2, [r7, #36]	; 0x24
 8003566:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800356a:	4642      	mov	r2, r8
 800356c:	464b      	mov	r3, r9
 800356e:	f04f 0000 	mov.w	r0, #0
 8003572:	f04f 0100 	mov.w	r1, #0
 8003576:	0159      	lsls	r1, r3, #5
 8003578:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800357c:	0150      	lsls	r0, r2, #5
 800357e:	4602      	mov	r2, r0
 8003580:	460b      	mov	r3, r1
 8003582:	46c4      	mov	ip, r8
 8003584:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003588:	4640      	mov	r0, r8
 800358a:	4649      	mov	r1, r9
 800358c:	468c      	mov	ip, r1
 800358e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003592:	f04f 0200 	mov.w	r2, #0
 8003596:	f04f 0300 	mov.w	r3, #0
 800359a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800359e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80035a2:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80035a6:	ebb2 040a 	subs.w	r4, r2, sl
 80035aa:	eb63 050b 	sbc.w	r5, r3, fp
 80035ae:	f04f 0200 	mov.w	r2, #0
 80035b2:	f04f 0300 	mov.w	r3, #0
 80035b6:	00eb      	lsls	r3, r5, #3
 80035b8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035bc:	00e2      	lsls	r2, r4, #3
 80035be:	4614      	mov	r4, r2
 80035c0:	461d      	mov	r5, r3
 80035c2:	4603      	mov	r3, r0
 80035c4:	18e3      	adds	r3, r4, r3
 80035c6:	603b      	str	r3, [r7, #0]
 80035c8:	460b      	mov	r3, r1
 80035ca:	eb45 0303 	adc.w	r3, r5, r3
 80035ce:	607b      	str	r3, [r7, #4]
 80035d0:	f04f 0200 	mov.w	r2, #0
 80035d4:	f04f 0300 	mov.w	r3, #0
 80035d8:	e9d7 4500 	ldrd	r4, r5, [r7]
 80035dc:	4629      	mov	r1, r5
 80035de:	028b      	lsls	r3, r1, #10
 80035e0:	4620      	mov	r0, r4
 80035e2:	4629      	mov	r1, r5
 80035e4:	4604      	mov	r4, r0
 80035e6:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80035ea:	4601      	mov	r1, r0
 80035ec:	028a      	lsls	r2, r1, #10
 80035ee:	4610      	mov	r0, r2
 80035f0:	4619      	mov	r1, r3
 80035f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035f4:	2200      	movs	r2, #0
 80035f6:	61bb      	str	r3, [r7, #24]
 80035f8:	61fa      	str	r2, [r7, #28]
 80035fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035fe:	f7fc fdbd 	bl	800017c <__aeabi_uldivmod>
 8003602:	4602      	mov	r2, r0
 8003604:	460b      	mov	r3, r1
 8003606:	4613      	mov	r3, r2
 8003608:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 800360a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800360c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800360e:	e00d      	b.n	800362c <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003610:	4b09      	ldr	r3, [pc, #36]	; (8003638 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	0b5b      	lsrs	r3, r3, #13
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800361c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800361e:	3301      	adds	r3, #1
 8003620:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800362a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800362c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 800362e:	4618      	mov	r0, r3
 8003630:	3748      	adds	r7, #72	; 0x48
 8003632:	46bd      	mov	sp, r7
 8003634:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003638:	40023800 	.word	0x40023800
 800363c:	00f42400 	.word	0x00f42400
 8003640:	007a1200 	.word	0x007a1200
 8003644:	080045c0 	.word	0x080045c0

08003648 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8003648:	b480      	push	{r7}
 800364a:	b087      	sub	sp, #28
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003650:	2300      	movs	r3, #0
 8003652:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003654:	4b29      	ldr	r3, [pc, #164]	; (80036fc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d12c      	bne.n	80036ba <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003660:	4b26      	ldr	r3, [pc, #152]	; (80036fc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d005      	beq.n	8003678 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800366c:	4b24      	ldr	r3, [pc, #144]	; (8003700 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003674:	617b      	str	r3, [r7, #20]
 8003676:	e016      	b.n	80036a6 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003678:	4b20      	ldr	r3, [pc, #128]	; (80036fc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800367a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367c:	4a1f      	ldr	r2, [pc, #124]	; (80036fc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800367e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003682:	6253      	str	r3, [r2, #36]	; 0x24
 8003684:	4b1d      	ldr	r3, [pc, #116]	; (80036fc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800368c:	60fb      	str	r3, [r7, #12]
 800368e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003690:	4b1b      	ldr	r3, [pc, #108]	; (8003700 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003698:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800369a:	4b18      	ldr	r3, [pc, #96]	; (80036fc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800369c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369e:	4a17      	ldr	r2, [pc, #92]	; (80036fc <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80036a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036a4:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80036ac:	d105      	bne.n	80036ba <RCC_SetFlashLatencyFromMSIRange+0x72>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80036b4:	d101      	bne.n	80036ba <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80036b6:	2301      	movs	r3, #1
 80036b8:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d105      	bne.n	80036cc <RCC_SetFlashLatencyFromMSIRange+0x84>
 80036c0:	4b10      	ldr	r3, [pc, #64]	; (8003704 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a0f      	ldr	r2, [pc, #60]	; (8003704 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036c6:	f043 0304 	orr.w	r3, r3, #4
 80036ca:	6013      	str	r3, [r2, #0]
 80036cc:	4b0d      	ldr	r3, [pc, #52]	; (8003704 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f023 0201 	bic.w	r2, r3, #1
 80036d4:	490b      	ldr	r1, [pc, #44]	; (8003704 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	4313      	orrs	r3, r2
 80036da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80036dc:	4b09      	ldr	r3, [pc, #36]	; (8003704 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d001      	beq.n	80036ee <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e000      	b.n	80036f0 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 80036ee:	2300      	movs	r3, #0
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	371c      	adds	r7, #28
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bc80      	pop	{r7}
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop
 80036fc:	40023800 	.word	0x40023800
 8003700:	40007000 	.word	0x40007000
 8003704:	40023c00 	.word	0x40023c00

08003708 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b00      	cmp	r3, #0
 800371a:	d106      	bne.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	f000 80ed 	beq.w	8003904 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 800372a:	2300      	movs	r3, #0
 800372c:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800372e:	4b78      	ldr	r3, [pc, #480]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d10d      	bne.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800373a:	4b75      	ldr	r3, [pc, #468]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800373c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373e:	4a74      	ldr	r2, [pc, #464]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003740:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003744:	6253      	str	r3, [r2, #36]	; 0x24
 8003746:	4b72      	ldr	r3, [pc, #456]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800374e:	60bb      	str	r3, [r7, #8]
 8003750:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003752:	2301      	movs	r3, #1
 8003754:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003756:	4b6f      	ldr	r3, [pc, #444]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800375e:	2b00      	cmp	r3, #0
 8003760:	d118      	bne.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003762:	4b6c      	ldr	r3, [pc, #432]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a6b      	ldr	r2, [pc, #428]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003768:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800376c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800376e:	f7fe faf5 	bl	8001d5c <HAL_GetTick>
 8003772:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003774:	e008      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003776:	f7fe faf1 	bl	8001d5c <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b64      	cmp	r3, #100	; 0x64
 8003782:	d901      	bls.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e0be      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003788:	4b62      	ldr	r3, [pc, #392]	; (8003914 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003790:	2b00      	cmp	r3, #0
 8003792:	d0f0      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003794:	4b5e      	ldr	r3, [pc, #376]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800379c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d106      	bne.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80037b4:	68fa      	ldr	r2, [r7, #12]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d00f      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037c2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80037c6:	d108      	bne.n	80037da <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80037c8:	4b51      	ldr	r3, [pc, #324]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80037d4:	d101      	bne.n	80037da <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e095      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80037da:	4b4d      	ldr	r3, [pc, #308]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80037dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037e2:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d041      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x166>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d005      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0301 	and.w	r3, r3, #1
 8003800:	2b00      	cmp	r3, #0
 8003802:	d10c      	bne.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	429a      	cmp	r2, r3
 8003810:	d02d      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d027      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800381e:	4b3c      	ldr	r3, [pc, #240]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003822:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003826:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003828:	4b3b      	ldr	r3, [pc, #236]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800382a:	2201      	movs	r2, #1
 800382c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800382e:	4b3a      	ldr	r3, [pc, #232]	; (8003918 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003834:	4a36      	ldr	r2, [pc, #216]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003840:	2b00      	cmp	r3, #0
 8003842:	d014      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003844:	f7fe fa8a 	bl	8001d5c <HAL_GetTick>
 8003848:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800384a:	e00a      	b.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800384c:	f7fe fa86 	bl	8001d5c <HAL_GetTick>
 8003850:	4602      	mov	r2, r0
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	1ad3      	subs	r3, r2, r3
 8003856:	f241 3288 	movw	r2, #5000	; 0x1388
 800385a:	4293      	cmp	r3, r2
 800385c:	d901      	bls.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e051      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003862:	4b2b      	ldr	r3, [pc, #172]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8003864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003866:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800386a:	2b00      	cmp	r3, #0
 800386c:	d0ee      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d01a      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003882:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003886:	d10a      	bne.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003888:	4b21      	ldr	r3, [pc, #132]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8003898:	491d      	ldr	r1, [pc, #116]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800389a:	4313      	orrs	r3, r2
 800389c:	600b      	str	r3, [r1, #0]
 800389e:	4b1c      	ldr	r3, [pc, #112]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80038a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038aa:	4919      	ldr	r1, [pc, #100]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0301 	and.w	r3, r3, #1
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d01a      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038c4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80038c8:	d10a      	bne.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 80038ca:	4b11      	ldr	r3, [pc, #68]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 80038da:	490d      	ldr	r1, [pc, #52]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	600b      	str	r3, [r1, #0]
 80038e0:	4b0b      	ldr	r3, [pc, #44]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80038e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038ec:	4908      	ldr	r1, [pc, #32]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038f2:	7dfb      	ldrb	r3, [r7, #23]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d105      	bne.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f8:	4b05      	ldr	r3, [pc, #20]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80038fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fc:	4a04      	ldr	r2, [pc, #16]	; (8003910 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80038fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003902:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3718      	adds	r7, #24
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	40023800 	.word	0x40023800
 8003914:	40007000 	.word	0x40007000
 8003918:	424706dc 	.word	0x424706dc

0800391c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e031      	b.n	8003992 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d106      	bne.n	8003948 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f7fe f8d6 	bl	8001af4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2202      	movs	r2, #2
 800394c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3304      	adds	r3, #4
 8003958:	4619      	mov	r1, r3
 800395a:	4610      	mov	r0, r2
 800395c:	f000 fa5e 	bl	8003e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b082      	sub	sp, #8
 800399e:	af00      	add	r7, sp, #0
 80039a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d101      	bne.n	80039ac <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e031      	b.n	8003a10 <HAL_TIM_OC_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d106      	bne.n	80039c6 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 f829 	bl	8003a18 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2202      	movs	r2, #2
 80039ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3304      	adds	r3, #4
 80039d6:	4619      	mov	r1, r3
 80039d8:	4610      	mov	r0, r2
 80039da:	f000 fa1f 	bl	8003e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2201      	movs	r2, #1
 80039e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2201      	movs	r2, #1
 80039ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2201      	movs	r2, #1
 80039fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3708      	adds	r7, #8
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003a20:	bf00      	nop
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bc80      	pop	{r7}
 8003a28:	4770      	bx	lr

08003a2a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b082      	sub	sp, #8
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d101      	bne.n	8003a3c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e031      	b.n	8003aa0 <HAL_TIM_IC_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d106      	bne.n	8003a56 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 f829 	bl	8003aa8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2202      	movs	r2, #2
 8003a5a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	3304      	adds	r3, #4
 8003a66:	4619      	mov	r1, r3
 8003a68:	4610      	mov	r0, r2
 8003a6a:	f000 f9d7 	bl	8003e1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2201      	movs	r2, #1
 8003a72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2201      	movs	r2, #1
 8003a9a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003a9e:	2300      	movs	r3, #0
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3708      	adds	r7, #8
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}

08003aa8 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bc80      	pop	{r7}
 8003ab8:	4770      	bx	lr
	...

08003abc <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d101      	bne.n	8003ad6 <HAL_TIM_OC_ConfigChannel+0x1a>
 8003ad2:	2302      	movs	r3, #2
 8003ad4:	e046      	b.n	8003b64 <HAL_TIM_OC_ConfigChannel+0xa8>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  switch (Channel)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2b0c      	cmp	r3, #12
 8003ae2:	d839      	bhi.n	8003b58 <HAL_TIM_OC_ConfigChannel+0x9c>
 8003ae4:	a201      	add	r2, pc, #4	; (adr r2, 8003aec <HAL_TIM_OC_ConfigChannel+0x30>)
 8003ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aea:	bf00      	nop
 8003aec:	08003b21 	.word	0x08003b21
 8003af0:	08003b59 	.word	0x08003b59
 8003af4:	08003b59 	.word	0x08003b59
 8003af8:	08003b59 	.word	0x08003b59
 8003afc:	08003b2f 	.word	0x08003b2f
 8003b00:	08003b59 	.word	0x08003b59
 8003b04:	08003b59 	.word	0x08003b59
 8003b08:	08003b59 	.word	0x08003b59
 8003b0c:	08003b3d 	.word	0x08003b3d
 8003b10:	08003b59 	.word	0x08003b59
 8003b14:	08003b59 	.word	0x08003b59
 8003b18:	08003b59 	.word	0x08003b59
 8003b1c:	08003b4b 	.word	0x08003b4b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68b9      	ldr	r1, [r7, #8]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 f9da 	bl	8003ee0 <TIM_OC1_SetConfig>
      break;
 8003b2c:	e015      	b.n	8003b5a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	68b9      	ldr	r1, [r7, #8]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 fa0f 	bl	8003f58 <TIM_OC2_SetConfig>
      break;
 8003b3a:	e00e      	b.n	8003b5a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	68b9      	ldr	r1, [r7, #8]
 8003b42:	4618      	mov	r0, r3
 8003b44:	f000 fa46 	bl	8003fd4 <TIM_OC3_SetConfig>
      break;
 8003b48:	e007      	b.n	8003b5a <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68b9      	ldr	r1, [r7, #8]
 8003b50:	4618      	mov	r0, r3
 8003b52:	f000 fa7c 	bl	800404e <TIM_OC4_SetConfig>
      break;
 8003b56:	e000      	b.n	8003b5a <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8003b58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003b62:	2300      	movs	r3, #0
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3710      	adds	r7, #16
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	60f8      	str	r0, [r7, #12]
 8003b74:	60b9      	str	r1, [r7, #8]
 8003b76:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d101      	bne.n	8003b86 <HAL_TIM_IC_ConfigChannel+0x1a>
 8003b82:	2302      	movs	r3, #2
 8003b84:	e082      	b.n	8003c8c <HAL_TIM_IC_ConfigChannel+0x120>
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (Channel == TIM_CHANNEL_1)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d11b      	bne.n	8003bcc <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6818      	ldr	r0, [r3, #0]
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	6819      	ldr	r1, [r3, #0]
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	685a      	ldr	r2, [r3, #4]
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	f000 fa92 	bl	80040cc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	699a      	ldr	r2, [r3, #24]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f022 020c 	bic.w	r2, r2, #12
 8003bb6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6999      	ldr	r1, [r3, #24]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	689a      	ldr	r2, [r3, #8]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	430a      	orrs	r2, r1
 8003bc8:	619a      	str	r2, [r3, #24]
 8003bca:	e05a      	b.n	8003c82 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b04      	cmp	r3, #4
 8003bd0:	d11c      	bne.n	8003c0c <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	6818      	ldr	r0, [r3, #0]
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	6819      	ldr	r1, [r3, #0]
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	685a      	ldr	r2, [r3, #4]
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	f000 fafb 	bl	80041dc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	699a      	ldr	r2, [r3, #24]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003bf4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	6999      	ldr	r1, [r3, #24]
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	021a      	lsls	r2, r3, #8
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	430a      	orrs	r2, r1
 8003c08:	619a      	str	r2, [r3, #24]
 8003c0a:	e03a      	b.n	8003c82 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b08      	cmp	r3, #8
 8003c10:	d11b      	bne.n	8003c4a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6818      	ldr	r0, [r3, #0]
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	6819      	ldr	r1, [r3, #0]
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	685a      	ldr	r2, [r3, #4]
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	f000 fb46 	bl	80042b2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	69da      	ldr	r2, [r3, #28]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f022 020c 	bic.w	r2, r2, #12
 8003c34:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	69d9      	ldr	r1, [r3, #28]
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	689a      	ldr	r2, [r3, #8]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	430a      	orrs	r2, r1
 8003c46:	61da      	str	r2, [r3, #28]
 8003c48:	e01b      	b.n	8003c82 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6818      	ldr	r0, [r3, #0]
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	6819      	ldr	r1, [r3, #0]
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	685a      	ldr	r2, [r3, #4]
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f000 fb65 	bl	8004328 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	69da      	ldr	r2, [r3, #28]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003c6c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	69d9      	ldr	r1, [r3, #28]
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	021a      	lsls	r2, r3, #8
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d101      	bne.n	8003cac <HAL_TIM_ConfigClockSource+0x18>
 8003ca8:	2302      	movs	r3, #2
 8003caa:	e0b3      	b.n	8003e14 <HAL_TIM_ConfigClockSource+0x180>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003cca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003cd2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68fa      	ldr	r2, [r7, #12]
 8003cda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ce4:	d03e      	beq.n	8003d64 <HAL_TIM_ConfigClockSource+0xd0>
 8003ce6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003cea:	f200 8087 	bhi.w	8003dfc <HAL_TIM_ConfigClockSource+0x168>
 8003cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cf2:	f000 8085 	beq.w	8003e00 <HAL_TIM_ConfigClockSource+0x16c>
 8003cf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cfa:	d87f      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x168>
 8003cfc:	2b70      	cmp	r3, #112	; 0x70
 8003cfe:	d01a      	beq.n	8003d36 <HAL_TIM_ConfigClockSource+0xa2>
 8003d00:	2b70      	cmp	r3, #112	; 0x70
 8003d02:	d87b      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x168>
 8003d04:	2b60      	cmp	r3, #96	; 0x60
 8003d06:	d050      	beq.n	8003daa <HAL_TIM_ConfigClockSource+0x116>
 8003d08:	2b60      	cmp	r3, #96	; 0x60
 8003d0a:	d877      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x168>
 8003d0c:	2b50      	cmp	r3, #80	; 0x50
 8003d0e:	d03c      	beq.n	8003d8a <HAL_TIM_ConfigClockSource+0xf6>
 8003d10:	2b50      	cmp	r3, #80	; 0x50
 8003d12:	d873      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x168>
 8003d14:	2b40      	cmp	r3, #64	; 0x40
 8003d16:	d058      	beq.n	8003dca <HAL_TIM_ConfigClockSource+0x136>
 8003d18:	2b40      	cmp	r3, #64	; 0x40
 8003d1a:	d86f      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x168>
 8003d1c:	2b30      	cmp	r3, #48	; 0x30
 8003d1e:	d064      	beq.n	8003dea <HAL_TIM_ConfigClockSource+0x156>
 8003d20:	2b30      	cmp	r3, #48	; 0x30
 8003d22:	d86b      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x168>
 8003d24:	2b20      	cmp	r3, #32
 8003d26:	d060      	beq.n	8003dea <HAL_TIM_ConfigClockSource+0x156>
 8003d28:	2b20      	cmp	r3, #32
 8003d2a:	d867      	bhi.n	8003dfc <HAL_TIM_ConfigClockSource+0x168>
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d05c      	beq.n	8003dea <HAL_TIM_ConfigClockSource+0x156>
 8003d30:	2b10      	cmp	r3, #16
 8003d32:	d05a      	beq.n	8003dea <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003d34:	e062      	b.n	8003dfc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6818      	ldr	r0, [r3, #0]
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	6899      	ldr	r1, [r3, #8]
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685a      	ldr	r2, [r3, #4]
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	f000 fb45 	bl	80043d4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003d58:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	609a      	str	r2, [r3, #8]
      break;
 8003d62:	e04e      	b.n	8003e02 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6818      	ldr	r0, [r3, #0]
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	6899      	ldr	r1, [r3, #8]
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	f000 fb2e 	bl	80043d4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	689a      	ldr	r2, [r3, #8]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d86:	609a      	str	r2, [r3, #8]
      break;
 8003d88:	e03b      	b.n	8003e02 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	6859      	ldr	r1, [r3, #4]
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	461a      	mov	r2, r3
 8003d98:	f000 f9f2 	bl	8004180 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2150      	movs	r1, #80	; 0x50
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 fafc 	bl	80043a0 <TIM_ITRx_SetConfig>
      break;
 8003da8:	e02b      	b.n	8003e02 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6818      	ldr	r0, [r3, #0]
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	6859      	ldr	r1, [r3, #4]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	461a      	mov	r2, r3
 8003db8:	f000 fa4c 	bl	8004254 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2160      	movs	r1, #96	; 0x60
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f000 faec 	bl	80043a0 <TIM_ITRx_SetConfig>
      break;
 8003dc8:	e01b      	b.n	8003e02 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6818      	ldr	r0, [r3, #0]
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	6859      	ldr	r1, [r3, #4]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	f000 f9d2 	bl	8004180 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2140      	movs	r1, #64	; 0x40
 8003de2:	4618      	mov	r0, r3
 8003de4:	f000 fadc 	bl	80043a0 <TIM_ITRx_SetConfig>
      break;
 8003de8:	e00b      	b.n	8003e02 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4619      	mov	r1, r3
 8003df4:	4610      	mov	r0, r2
 8003df6:	f000 fad3 	bl	80043a0 <TIM_ITRx_SetConfig>
        break;
 8003dfa:	e002      	b.n	8003e02 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003dfc:	bf00      	nop
 8003dfe:	e000      	b.n	8003e02 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003e00:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3710      	adds	r7, #16
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e32:	d007      	beq.n	8003e44 <TIM_Base_SetConfig+0x28>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	4a25      	ldr	r2, [pc, #148]	; (8003ecc <TIM_Base_SetConfig+0xb0>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d003      	beq.n	8003e44 <TIM_Base_SetConfig+0x28>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4a24      	ldr	r2, [pc, #144]	; (8003ed0 <TIM_Base_SetConfig+0xb4>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d108      	bne.n	8003e56 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e5c:	d013      	beq.n	8003e86 <TIM_Base_SetConfig+0x6a>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	4a1a      	ldr	r2, [pc, #104]	; (8003ecc <TIM_Base_SetConfig+0xb0>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d00f      	beq.n	8003e86 <TIM_Base_SetConfig+0x6a>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a19      	ldr	r2, [pc, #100]	; (8003ed0 <TIM_Base_SetConfig+0xb4>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d00b      	beq.n	8003e86 <TIM_Base_SetConfig+0x6a>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a18      	ldr	r2, [pc, #96]	; (8003ed4 <TIM_Base_SetConfig+0xb8>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d007      	beq.n	8003e86 <TIM_Base_SetConfig+0x6a>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a17      	ldr	r2, [pc, #92]	; (8003ed8 <TIM_Base_SetConfig+0xbc>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d003      	beq.n	8003e86 <TIM_Base_SetConfig+0x6a>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a16      	ldr	r2, [pc, #88]	; (8003edc <TIM_Base_SetConfig+0xc0>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d108      	bne.n	8003e98 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	68fa      	ldr	r2, [r7, #12]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	68fa      	ldr	r2, [r7, #12]
 8003eaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	615a      	str	r2, [r3, #20]
}
 8003ec2:	bf00      	nop
 8003ec4:	3714      	adds	r7, #20
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr
 8003ecc:	40000400 	.word	0x40000400
 8003ed0:	40000800 	.word	0x40000800
 8003ed4:	40010800 	.word	0x40010800
 8003ed8:	40010c00 	.word	0x40010c00
 8003edc:	40011000 	.word	0x40011000

08003ee0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b087      	sub	sp, #28
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a1b      	ldr	r3, [r3, #32]
 8003eee:	f023 0201 	bic.w	r2, r3, #1
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f023 0303 	bic.w	r3, r3, #3
 8003f16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	f023 0302 	bic.w	r3, r3, #2
 8003f28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	697a      	ldr	r2, [r7, #20]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	693a      	ldr	r2, [r7, #16]
 8003f38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	685a      	ldr	r2, [r3, #4]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	621a      	str	r2, [r3, #32]
}
 8003f4e:	bf00      	nop
 8003f50:	371c      	adds	r7, #28
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bc80      	pop	{r7}
 8003f56:	4770      	bx	lr

08003f58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b087      	sub	sp, #28
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a1b      	ldr	r3, [r3, #32]
 8003f66:	f023 0210 	bic.w	r2, r3, #16
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a1b      	ldr	r3, [r3, #32]
 8003f72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	021b      	lsls	r3, r3, #8
 8003f96:	68fa      	ldr	r2, [r7, #12]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	f023 0320 	bic.w	r3, r3, #32
 8003fa2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	011b      	lsls	r3, r3, #4
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	621a      	str	r2, [r3, #32]
}
 8003fca:	bf00      	nop
 8003fcc:	371c      	adds	r7, #28
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bc80      	pop	{r7}
 8003fd2:	4770      	bx	lr

08003fd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b087      	sub	sp, #28
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a1b      	ldr	r3, [r3, #32]
 8003fe2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a1b      	ldr	r3, [r3, #32]
 8003fee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004002:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f023 0303 	bic.w	r3, r3, #3
 800400a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	68fa      	ldr	r2, [r7, #12]
 8004012:	4313      	orrs	r3, r2
 8004014:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800401c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	021b      	lsls	r3, r3, #8
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	4313      	orrs	r3, r2
 8004028:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	68fa      	ldr	r2, [r7, #12]
 8004034:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685a      	ldr	r2, [r3, #4]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	621a      	str	r2, [r3, #32]
}
 8004044:	bf00      	nop
 8004046:	371c      	adds	r7, #28
 8004048:	46bd      	mov	sp, r7
 800404a:	bc80      	pop	{r7}
 800404c:	4770      	bx	lr

0800404e <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800404e:	b480      	push	{r7}
 8004050:	b087      	sub	sp, #28
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
 8004056:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a1b      	ldr	r3, [r3, #32]
 8004068:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	69db      	ldr	r3, [r3, #28]
 8004074:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800407c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004084:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	021b      	lsls	r3, r3, #8
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	4313      	orrs	r3, r2
 8004090:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004098:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	031b      	lsls	r3, r3, #12
 80040a0:	697a      	ldr	r2, [r7, #20]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	697a      	ldr	r2, [r7, #20]
 80040be:	621a      	str	r2, [r3, #32]
}
 80040c0:	bf00      	nop
 80040c2:	371c      	adds	r7, #28
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bc80      	pop	{r7}
 80040c8:	4770      	bx	lr
	...

080040cc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b087      	sub	sp, #28
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
 80040d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6a1b      	ldr	r3, [r3, #32]
 80040de:	f023 0201 	bic.w	r2, r3, #1
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	6a1b      	ldr	r3, [r3, #32]
 80040f0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040f8:	d00b      	beq.n	8004112 <TIM_TI1_SetConfig+0x46>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	4a1d      	ldr	r2, [pc, #116]	; (8004174 <TIM_TI1_SetConfig+0xa8>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d007      	beq.n	8004112 <TIM_TI1_SetConfig+0x46>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	4a1c      	ldr	r2, [pc, #112]	; (8004178 <TIM_TI1_SetConfig+0xac>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d003      	beq.n	8004112 <TIM_TI1_SetConfig+0x46>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	4a1b      	ldr	r2, [pc, #108]	; (800417c <TIM_TI1_SetConfig+0xb0>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d101      	bne.n	8004116 <TIM_TI1_SetConfig+0x4a>
 8004112:	2301      	movs	r3, #1
 8004114:	e000      	b.n	8004118 <TIM_TI1_SetConfig+0x4c>
 8004116:	2300      	movs	r3, #0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d008      	beq.n	800412e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	f023 0303 	bic.w	r3, r3, #3
 8004122:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004124:	697a      	ldr	r2, [r7, #20]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4313      	orrs	r3, r2
 800412a:	617b      	str	r3, [r7, #20]
 800412c:	e003      	b.n	8004136 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	f043 0301 	orr.w	r3, r3, #1
 8004134:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800413c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	011b      	lsls	r3, r3, #4
 8004142:	b2db      	uxtb	r3, r3
 8004144:	697a      	ldr	r2, [r7, #20]
 8004146:	4313      	orrs	r3, r2
 8004148:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	f023 030a 	bic.w	r3, r3, #10
 8004150:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	f003 030a 	and.w	r3, r3, #10
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	4313      	orrs	r3, r2
 800415c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	697a      	ldr	r2, [r7, #20]
 8004162:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	621a      	str	r2, [r3, #32]
}
 800416a:	bf00      	nop
 800416c:	371c      	adds	r7, #28
 800416e:	46bd      	mov	sp, r7
 8004170:	bc80      	pop	{r7}
 8004172:	4770      	bx	lr
 8004174:	40000400 	.word	0x40000400
 8004178:	40000800 	.word	0x40000800
 800417c:	40010800 	.word	0x40010800

08004180 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004180:	b480      	push	{r7}
 8004182:	b087      	sub	sp, #28
 8004184:	af00      	add	r7, sp, #0
 8004186:	60f8      	str	r0, [r7, #12]
 8004188:	60b9      	str	r1, [r7, #8]
 800418a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6a1b      	ldr	r3, [r3, #32]
 8004196:	f023 0201 	bic.w	r2, r3, #1
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	699b      	ldr	r3, [r3, #24]
 80041a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	693a      	ldr	r2, [r7, #16]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f023 030a 	bic.w	r3, r3, #10
 80041bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041be:	697a      	ldr	r2, [r7, #20]
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	621a      	str	r2, [r3, #32]
}
 80041d2:	bf00      	nop
 80041d4:	371c      	adds	r7, #28
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bc80      	pop	{r7}
 80041da:	4770      	bx	lr

080041dc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80041dc:	b480      	push	{r7}
 80041de:	b087      	sub	sp, #28
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
 80041e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	f023 0210 	bic.w	r2, r3, #16
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6a1b      	ldr	r3, [r3, #32]
 8004200:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004208:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	021b      	lsls	r3, r3, #8
 800420e:	697a      	ldr	r2, [r7, #20]
 8004210:	4313      	orrs	r3, r2
 8004212:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800421a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	031b      	lsls	r3, r3, #12
 8004220:	b29b      	uxth	r3, r3
 8004222:	697a      	ldr	r2, [r7, #20]
 8004224:	4313      	orrs	r3, r2
 8004226:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800422e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	011b      	lsls	r3, r3, #4
 8004234:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	4313      	orrs	r3, r2
 800423c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	697a      	ldr	r2, [r7, #20]
 8004242:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	693a      	ldr	r2, [r7, #16]
 8004248:	621a      	str	r2, [r3, #32]
}
 800424a:	bf00      	nop
 800424c:	371c      	adds	r7, #28
 800424e:	46bd      	mov	sp, r7
 8004250:	bc80      	pop	{r7}
 8004252:	4770      	bx	lr

08004254 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004254:	b480      	push	{r7}
 8004256:	b087      	sub	sp, #28
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	f023 0210 	bic.w	r2, r3, #16
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	699b      	ldr	r3, [r3, #24]
 8004270:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800427e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	031b      	lsls	r3, r3, #12
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	4313      	orrs	r3, r2
 8004288:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004290:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	011b      	lsls	r3, r3, #4
 8004296:	693a      	ldr	r2, [r7, #16]
 8004298:	4313      	orrs	r3, r2
 800429a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	621a      	str	r2, [r3, #32]
}
 80042a8:	bf00      	nop
 80042aa:	371c      	adds	r7, #28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bc80      	pop	{r7}
 80042b0:	4770      	bx	lr

080042b2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80042b2:	b480      	push	{r7}
 80042b4:	b087      	sub	sp, #28
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	60f8      	str	r0, [r7, #12]
 80042ba:	60b9      	str	r1, [r7, #8]
 80042bc:	607a      	str	r2, [r7, #4]
 80042be:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	69db      	ldr	r3, [r3, #28]
 80042d0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	f023 0303 	bic.w	r3, r3, #3
 80042de:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80042ee:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	011b      	lsls	r3, r3, #4
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	697a      	ldr	r2, [r7, #20]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004302:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	021b      	lsls	r3, r3, #8
 8004308:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800430c:	693a      	ldr	r2, [r7, #16]
 800430e:	4313      	orrs	r3, r2
 8004310:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	697a      	ldr	r2, [r7, #20]
 8004316:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	621a      	str	r2, [r3, #32]
}
 800431e:	bf00      	nop
 8004320:	371c      	adds	r7, #28
 8004322:	46bd      	mov	sp, r7
 8004324:	bc80      	pop	{r7}
 8004326:	4770      	bx	lr

08004328 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004328:	b480      	push	{r7}
 800432a:	b087      	sub	sp, #28
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
 8004334:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	69db      	ldr	r3, [r3, #28]
 8004346:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6a1b      	ldr	r3, [r3, #32]
 800434c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004354:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	021b      	lsls	r3, r3, #8
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	4313      	orrs	r3, r2
 800435e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004366:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	031b      	lsls	r3, r3, #12
 800436c:	b29b      	uxth	r3, r3
 800436e:	697a      	ldr	r2, [r7, #20]
 8004370:	4313      	orrs	r3, r2
 8004372:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800437a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	031b      	lsls	r3, r3, #12
 8004380:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004384:	693a      	ldr	r2, [r7, #16]
 8004386:	4313      	orrs	r3, r2
 8004388:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	697a      	ldr	r2, [r7, #20]
 800438e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	621a      	str	r2, [r3, #32]
}
 8004396:	bf00      	nop
 8004398:	371c      	adds	r7, #28
 800439a:	46bd      	mov	sp, r7
 800439c:	bc80      	pop	{r7}
 800439e:	4770      	bx	lr

080043a0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b085      	sub	sp, #20
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043b6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	4313      	orrs	r3, r2
 80043be:	f043 0307 	orr.w	r3, r3, #7
 80043c2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	609a      	str	r2, [r3, #8]
}
 80043ca:	bf00      	nop
 80043cc:	3714      	adds	r7, #20
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bc80      	pop	{r7}
 80043d2:	4770      	bx	lr

080043d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b087      	sub	sp, #28
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	607a      	str	r2, [r7, #4]
 80043e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	021a      	lsls	r2, r3, #8
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	431a      	orrs	r2, r3
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	697a      	ldr	r2, [r7, #20]
 80043fe:	4313      	orrs	r3, r2
 8004400:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	697a      	ldr	r2, [r7, #20]
 8004406:	609a      	str	r2, [r3, #8]
}
 8004408:	bf00      	nop
 800440a:	371c      	adds	r7, #28
 800440c:	46bd      	mov	sp, r7
 800440e:	bc80      	pop	{r7}
 8004410:	4770      	bx	lr
	...

08004414 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004424:	2b01      	cmp	r3, #1
 8004426:	d101      	bne.n	800442c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004428:	2302      	movs	r3, #2
 800442a:	e046      	b.n	80044ba <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2202      	movs	r2, #2
 8004438:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004452:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68fa      	ldr	r2, [r7, #12]
 800445a:	4313      	orrs	r3, r2
 800445c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800446e:	d00e      	beq.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a13      	ldr	r2, [pc, #76]	; (80044c4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d009      	beq.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a12      	ldr	r2, [pc, #72]	; (80044c8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d004      	beq.n	800448e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a10      	ldr	r2, [pc, #64]	; (80044cc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d10c      	bne.n	80044a8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004494:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	68ba      	ldr	r2, [r7, #8]
 800449c:	4313      	orrs	r3, r2
 800449e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	68ba      	ldr	r2, [r7, #8]
 80044a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3714      	adds	r7, #20
 80044be:	46bd      	mov	sp, r7
 80044c0:	bc80      	pop	{r7}
 80044c2:	4770      	bx	lr
 80044c4:	40000400 	.word	0x40000400
 80044c8:	40000800 	.word	0x40000800
 80044cc:	40010800 	.word	0x40010800

080044d0 <__libc_init_array>:
 80044d0:	b570      	push	{r4, r5, r6, lr}
 80044d2:	2600      	movs	r6, #0
 80044d4:	4d0c      	ldr	r5, [pc, #48]	; (8004508 <__libc_init_array+0x38>)
 80044d6:	4c0d      	ldr	r4, [pc, #52]	; (800450c <__libc_init_array+0x3c>)
 80044d8:	1b64      	subs	r4, r4, r5
 80044da:	10a4      	asrs	r4, r4, #2
 80044dc:	42a6      	cmp	r6, r4
 80044de:	d109      	bne.n	80044f4 <__libc_init_array+0x24>
 80044e0:	f000 f822 	bl	8004528 <_init>
 80044e4:	2600      	movs	r6, #0
 80044e6:	4d0a      	ldr	r5, [pc, #40]	; (8004510 <__libc_init_array+0x40>)
 80044e8:	4c0a      	ldr	r4, [pc, #40]	; (8004514 <__libc_init_array+0x44>)
 80044ea:	1b64      	subs	r4, r4, r5
 80044ec:	10a4      	asrs	r4, r4, #2
 80044ee:	42a6      	cmp	r6, r4
 80044f0:	d105      	bne.n	80044fe <__libc_init_array+0x2e>
 80044f2:	bd70      	pop	{r4, r5, r6, pc}
 80044f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80044f8:	4798      	blx	r3
 80044fa:	3601      	adds	r6, #1
 80044fc:	e7ee      	b.n	80044dc <__libc_init_array+0xc>
 80044fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004502:	4798      	blx	r3
 8004504:	3601      	adds	r6, #1
 8004506:	e7f2      	b.n	80044ee <__libc_init_array+0x1e>
 8004508:	080045e4 	.word	0x080045e4
 800450c:	080045e4 	.word	0x080045e4
 8004510:	080045e4 	.word	0x080045e4
 8004514:	080045e8 	.word	0x080045e8

08004518 <memset>:
 8004518:	4603      	mov	r3, r0
 800451a:	4402      	add	r2, r0
 800451c:	4293      	cmp	r3, r2
 800451e:	d100      	bne.n	8004522 <memset+0xa>
 8004520:	4770      	bx	lr
 8004522:	f803 1b01 	strb.w	r1, [r3], #1
 8004526:	e7f9      	b.n	800451c <memset+0x4>

08004528 <_init>:
 8004528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800452a:	bf00      	nop
 800452c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800452e:	bc08      	pop	{r3}
 8004530:	469e      	mov	lr, r3
 8004532:	4770      	bx	lr

08004534 <_fini>:
 8004534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004536:	bf00      	nop
 8004538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800453a:	bc08      	pop	{r3}
 800453c:	469e      	mov	lr, r3
 800453e:	4770      	bx	lr
