	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 09003382"
	.compiler_invocation	"ctc --dep-file=0_Src\\4_McHal\\Tricore\\Gtm\\Std\\.IfxGtm_Psm.o.d --fp-model=c,l,f,z,n,r,S,T -D__CPU__=tc39x -D__CPU_TC39X__ --core=tc1.6.2 --iso=99 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\UART -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\include\\libc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\libcpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\rt-thread\\src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Asc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Icu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmBc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TimerWithTrigger -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6\\TPwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSpansion -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\BFlashSt -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Dram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Sram -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ebu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Adc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Crc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\IncrEnc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Atom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\In -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tim\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Dtm_PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Pwm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\PwmHl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Tom\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm\\Trig -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hspdm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Driver -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiMaster -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\SpiSlave -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Rif -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Rif\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Emmc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Sd -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sdmmc\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Spu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Lin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Spi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Eth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Config\\Common -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\_Utilities -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If\\Ccu6If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Bsp -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Comm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\General -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Math -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe\\Time -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\2_CDrv -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Build -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\DataHandling -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib\\InternalMux -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Asclin -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Can -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Can\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Ccu6 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Convctrl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\CStart -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Irq -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Trap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dma -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Dts -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Edsadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Emem -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Eray -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Evadc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Fce -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Flash -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Geth -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gpt12 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Gtm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Hssl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\I2c -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Iom -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Msc -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Mtu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Pms -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Io -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5 -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Psi5s -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Qspi -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Scu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Sent -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Smu -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Std -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Stm\\Timer -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\0_AppSw\\Tricore\\Main -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\If -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\StdIf -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\SysSe -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\1_SrvSw\\Tricore\\Compilers -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Lib -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_PinMap -ID:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg -g2 --make-target=0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=8 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o 0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.src ..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c"
	.compiler_name		"ctc"
	;source	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c'

	
$TC162
	.sdecl	'.zrodata.IfxGtm_Psm..1.cnt',data,rom
	.sect	'.zrodata.IfxGtm_Psm..1.cnt'
	.align	2
.1.cnt:	.type	object
	.size	.1.cnt,4
	.word	-267288576
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelEndAddress',code,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelEndAddress'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelEndAddress

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     2   * \file IfxGtm_Psm.c
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     4   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     5   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     6   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     7   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	     9   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    10   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    11   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    12   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    13   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    14   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    15   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    16   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    17   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    18   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    19   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    20   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    21   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    22   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    23   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    24   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    25   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    26   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    27   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    28   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    29   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    30   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    31   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    32   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    33   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    34   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    35   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    36   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    37   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    38   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    39   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    41   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    42  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    43  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    44  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    45  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    46  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    47  #include "IfxGtm_Psm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    48  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    49  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    50  /*-------------------------Function Implementations---------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    51  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    52  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    53  void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address)
; Function IfxGtm_Psm_Fifo_setChannelEndAddress
.L14:
IfxGtm_Psm_Fifo_setChannelEndAddress:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_5
.L158:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
	extr.u	d15,d15,#0,#10
.L166:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    54  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    55      Ifx_GTM_PSM_FIFO_CH *fifoCh        = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    56      uint32               start_address = IfxGtm_Psm_Fifo_getChannelStartAddress(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    57  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    58      if ((address > start_address) &&
	jge.u	d15,d6,.L2
.L300:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    59          (address < IFXGTM_PSM_FIFORAMSIZE))
	mov	d15,#1024
.L301:
	jge.u	d6,d15,.L3
.L302:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    60      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    61          fifoCh->END_ADDR.B.ADDR = (uint32)address;
	ld.w	d15,[a15]4
.L303:
	insert	d15,d15,d6,#0,#10
	st.w	[a15]4,d15
.L3:
.L2:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    62      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    63      else
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    64      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    65          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    66      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    67  }
	ret
.L150:
	
__IfxGtm_Psm_Fifo_setChannelEndAddress_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelEndAddress,__IfxGtm_Psm_Fifo_setChannelEndAddress_function_end-IfxGtm_Psm_Fifo_setChannelEndAddress
.L59:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm..cocofun_5',code,cluster('.cocofun_5')
	.sect	'.text.IfxGtm_Psm..cocofun_5'
	.align	2
; Function .cocofun_5
.L16:
.cocofun_5:	.type	func
; Function body .cocofun_5, coco_iter:0

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L280:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
	ld.w	d15,[a15]8
	fret
.L134:
	; End of function
	.sdecl	'.text.IfxGtm_Psm..cocofun_7',code,cluster('.cocofun_7')
	.sect	'.text.IfxGtm_Psm..cocofun_7'
	.align	2
; Function .cocofun_7
.L18:
.cocofun_7:	.type	func
; Function body .cocofun_7, coco_iter:1
	sha	d0,d4,#14
	ld.w	d15,.1.cnt
.L400:
	sha	d5,#6
.L279:
	add	d15,d0
.L401:
	addi	d15,d15,#1024
.L402:
	add	d15,d5
.L403:
	mov.a	a15,d15
.L404:
	fret
.L144:
	; End of function
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelStartAddress',code,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelStartAddress'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelStartAddress

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    68  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    70  void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address)
; Function IfxGtm_Psm_Fifo_setChannelStartAddress
.L20:
IfxGtm_Psm_Fifo_setChannelStartAddress:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L176:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    71  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    72      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    74      if (address < (IFXGTM_PSM_FIFORAMSIZE - 1))  /* START address should be within 0 - 1022 */
	mov	d15,#1023
.L308:
	jge.u	d6,d15,.L4
.L309:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    75      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    76          fifoCh->START_ADDR.B.ADDR = (uint32)address;
	ld.w	d15,[a15]8
.L310:
	insert	d15,d15,d6,#0,#10
	st.w	[a15]8,d15
.L4:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    77      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    78      else
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    79      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    80          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    81      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    82  }
	ret
.L172:
	
__IfxGtm_Psm_Fifo_setChannelStartAddress_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelStartAddress,__IfxGtm_Psm_Fifo_setChannelStartAddress_function_end-IfxGtm_Psm_Fifo_setChannelStartAddress
.L64:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelSize',code,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelSize'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelSize

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    83  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    84  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    85  void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size)
; Function IfxGtm_Psm_Fifo_setChannelSize
.L22:
IfxGtm_Psm_Fifo_setChannelSize:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_5
.L183:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
	extr.u	d0,d15,#0,#10
.L186:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    86  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    87      Ifx_GTM_PSM_FIFO_CH *fifoCh        = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    88      uint32               start_address = IfxGtm_Psm_Fifo_getChannelStartAddress(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    90      if (size < ((IFXGTM_PSM_FIFORAMSIZE - start_address) + (uint32)1))
	mov	d15,#1025
	sub	d15,d0
.L315:
	jge.u	d6,d15,.L5
.L316:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    91      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    92          fifoCh->END_ADDR.B.ADDR = (uint32)(start_address + size - (uint32)1);
	add	d0,d6
	ld.w	d15,[a15]4
.L317:
	add	d0,#-1
.L318:
	insert	d15,d15,d0,#0,#10
	st.w	[a15]4,d15
.L5:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    93      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    94      else
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    95      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    96          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    97      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    98  }
	ret
.L179:
	
__IfxGtm_Psm_Fifo_setChannelSize_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelSize,__IfxGtm_Psm_Fifo_setChannelSize_function_end-IfxGtm_Psm_Fifo_setChannelSize
.L69:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelUpperWatermark',code,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelUpperWatermark'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelUpperWatermark

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   100  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   101  void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm)
; Function IfxGtm_Psm_Fifo_setChannelUpperWatermark
.L24:
IfxGtm_Psm_Fifo_setChannelUpperWatermark:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_2
.L193:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   102  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   103      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   104      uint32               size   = IfxGtm_Psm_Fifo_getChannelSize(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   105  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   106      if (upperWm < (size))  /* should be within 0 - 1023 */
	jge.u	d6,d0,.L6
.L282:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   107      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   108          fifoCh->UPPER_WM.B.ADDR = (uint32)upperWm;
	ld.w	d15,[a15]12
.L323:
	insert	d15,d15,d6,#0,#10
	st.w	[a15]12,d15
.L6:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   109      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   110      else
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   111      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   112          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   113      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   114  }
	ret
.L189:
	
__IfxGtm_Psm_Fifo_setChannelUpperWatermark_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelUpperWatermark,__IfxGtm_Psm_Fifo_setChannelUpperWatermark_function_end-IfxGtm_Psm_Fifo_setChannelUpperWatermark
.L74:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm..cocofun_2',code,cluster('.cocofun_2')
	.sect	'.text.IfxGtm_Psm..cocofun_2'
	.align	2
; Function .cocofun_2
.L26:
.cocofun_2:	.type	func
; Function body .cocofun_2, coco_iter:0

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L281:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
	ld.w	d15,[a15]4
.L371:
	extr.u	d0,d15,#0,#10
	ld.w	d15,[a15]8
	extr.u	d15,d15,#0,#10
.L372:
	sub	d0,d15
	add	d0,#1
	fret
.L119:
	; End of function
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelLowerWatermark',code,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelLowerWatermark'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelLowerWatermark

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   115  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   116  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   117  void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm)
; Function IfxGtm_Psm_Fifo_setChannelLowerWatermark
.L28:
IfxGtm_Psm_Fifo_setChannelLowerWatermark:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_2
.L201:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   118  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   119      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   120      uint32               size   = IfxGtm_Psm_Fifo_getChannelSize(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   121  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   122      if (lowerWm < (size))  /* should be within 0 - 1023 */
	jge.u	d6,d0,.L7
.L328:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   123      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   124          fifoCh->LOWER_WM.B.ADDR = (uint32)lowerWm;
	ld.w	d15,[a15]16
.L329:
	insert	d15,d15,d6,#0,#10
	st.w	[a15]16,d15
.L7:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   125      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   126      else
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   127      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   128          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, FALSE);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   129      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   130  }
	ret
.L197:
	
__IfxGtm_Psm_Fifo_setChannelLowerWatermark_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelLowerWatermark,__IfxGtm_Psm_Fifo_setChannelLowerWatermark_function_end-IfxGtm_Psm_Fifo_setChannelLowerWatermark
.L79:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_getChannelStatus',code,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_getChannelStatus'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_getChannelStatus

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   131  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   133  IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; Function IfxGtm_Psm_Fifo_getChannelStatus
.L30:
IfxGtm_Psm_Fifo_getChannelStatus:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L212:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   134  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   135      Ifx_GTM_PSM_FIFO_CH         *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   136      IfxGtm_Psm_FifoChannelStatus status     = IfxGtm_Psm_FifoChannelStatus_normal;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   137      uint32                       status_reg = (uint32)fifoCh->STATUS.U;
	mov	d2,#4
	ld.w	d15,[a15]20
.L283:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   138      uint8                        index      = 0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   139  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   140      while (index < (uint8)IfxGtm_Psm_FifoChannelStatus_normal)
	mov	d0,#0
	mov.a	a15,#3
.L8:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   141      {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   142          if (((status_reg >> index) & (uint32)1) == (uint32)1)
	extr.u	d1,d15,d0,#1
.L334:
	jeq	d1,#0,.L9
.L335:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   143          {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   144              status = (IfxGtm_Psm_FifoChannelStatus)index;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   145              break;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   146          }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   147  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   148          index++;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   149      }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   150  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   151      return status;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   152  }
	mov	d2,d0
	ret
.L9:
	add	d0,#1
	loop	a15,.L8
.L336:
	ret
.L205:
	
__IfxGtm_Psm_Fifo_getChannelStatus_function_end:
	.size	IfxGtm_Psm_Fifo_getChannelStatus,__IfxGtm_Psm_Fifo_getChannelStatus_function_end-IfxGtm_Psm_Fifo_getChannelStatus
.L84:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_enableChannelInterrupt',code,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_enableChannelInterrupt'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_enableChannelInterrupt

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   153  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   154  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   155  void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; Function IfxGtm_Psm_Fifo_enableChannelInterrupt
.L32:
IfxGtm_Psm_Fifo_enableChannelInterrupt:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_4
.L222:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   157      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   158      uint32              *irq_en = (uint32 *)&(fifoCh->IRQ.EN.U);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   159  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   160      *irq_en |= ((uint32)1 << (uint32)interrupt);
	or	d15,d0
	st.w	[a15]40,d15
.L285:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   161  }
	ret
.L215:
	
__IfxGtm_Psm_Fifo_enableChannelInterrupt_function_end:
	.size	IfxGtm_Psm_Fifo_enableChannelInterrupt,__IfxGtm_Psm_Fifo_enableChannelInterrupt_function_end-IfxGtm_Psm_Fifo_enableChannelInterrupt
.L89:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm..cocofun_4',code,cluster('.cocofun_4')
	.sect	'.text.IfxGtm_Psm..cocofun_4'
	.align	2
; Function .cocofun_4
.L34:
.cocofun_4:	.type	func
; Function body .cocofun_4, coco_iter:0

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L284:
	mov	d0,#1
	ld.w	d15,[a15]40
.L385:
	sh	d0,d0,d6
	fret
.L129:
	; End of function
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_disableChannelInterrupt',code,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_disableChannelInterrupt'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_disableChannelInterrupt

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   162  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   163  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   164  void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; Function IfxGtm_Psm_Fifo_disableChannelInterrupt
.L36:
IfxGtm_Psm_Fifo_disableChannelInterrupt:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_4
.L231:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   166      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   167      uint32              *irq_en = (uint32 *)&(fifoCh->IRQ.EN.U);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   168  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   169      *irq_en ^= ((uint32)1 << (uint32)interrupt);
	xor	d15,d0
	st.w	[a15]40,d15
.L345:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   170  }
	ret
.L226:
	
__IfxGtm_Psm_Fifo_disableChannelInterrupt_function_end:
	.size	IfxGtm_Psm_Fifo_disableChannelInterrupt,__IfxGtm_Psm_Fifo_disableChannelInterrupt_function_end-IfxGtm_Psm_Fifo_disableChannelInterrupt
.L94:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelInterrupt',code,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_Fifo_setChannelInterrupt'
	.align	2
	
	.global	IfxGtm_Psm_Fifo_setChannelInterrupt

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   171  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   173  void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; Function IfxGtm_Psm_Fifo_setChannelInterrupt
.L38:
IfxGtm_Psm_Fifo_setChannelInterrupt:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
	fcall	.cocofun_7
.L239:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   174  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   175      Ifx_GTM_PSM_FIFO_CH *fifoCh    = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   176      uint32              *irq_force = (uint32 *)&(fifoCh->IRQ.FORCINT.U);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   177  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   178      *irq_force |= ((uint32)1 << (uint32)interrupt);
	mov	d0,#1
	ld.w	d15,[a15]44
.L350:
	sh	d0,d0,d6
.L351:
	or	d15,d0
	st.w	[a15]44,d15
.L352:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   179  }
	ret
.L234:
	
__IfxGtm_Psm_Fifo_setChannelInterrupt_function_end:
	.size	IfxGtm_Psm_Fifo_setChannelInterrupt,__IfxGtm_Psm_Fifo_setChannelInterrupt_function_end-IfxGtm_Psm_Fifo_setChannelInterrupt
.L99:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_enableStream',code,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_enableStream'
	.align	2
	
	.global	IfxGtm_Psm_F2a_enableStream

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   180  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   181  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   182  void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream)
; Function IfxGtm_Psm_F2a_enableStream
.L40:
IfxGtm_Psm_F2a_enableStream:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   577  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   578  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   579  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   580  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   581  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   582      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   583      return (uint32)fifoCh->FILL_LEVEL.B.LEVEL;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   584  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   585  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   586  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   587  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   588  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   589      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   590      return (uint32)fifoCh->UPPER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   591  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   592  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   593  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   594  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   595  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   596      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   597      return (uint32)fifoCh->LOWER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   598  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   599  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   600  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   601  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   602  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   603      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   604  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   605      return (uint32)fifoCh->WR_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   606  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   607  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   608  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   609  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   610  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   611      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   612  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   613      return (uint32)fifoCh->RD_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   614  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   615  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   616  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   617  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   618  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   619      Ifx_GTM_PSM_FIFO_CH *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   620      uint32               irq_notify = (uint32)fifoCh->IRQ.NOTIFY.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   621      return ((irq_notify >> interrupt) & (uint32)1) == (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   622  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   623  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   624  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   625  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   626  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   627      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   628      fifoCh->IRQ.MODE.B.IRQ_MODE = irqmode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   629  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   630  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   631  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   632  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   633  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   634      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   635      fifoCh->IRQ.MODE.B.DMA_HYSTERESIS = (uint32)enabled;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   636      fifoCh->IRQ.MODE.B.DMA_HYST_DIR   = (uint32)dir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   637  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   638  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   639  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   640  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   641  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   642      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   643      fifoCh->IRQ.NOTIFY.U |= ((uint32)1 << (uint32)interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   644  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   645  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   646  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   647  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   648  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   649      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   650      fifoCh->IRQ.NOTIFY.U |= (uint32)0xFu;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   651  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   652  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   653  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   654  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   655  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   656      return (Ifx_GTM_PSM_F2A *)&(MODULE_GTM.PSM[f2a].F2A);
	fcall	.cocofun_3
.L248:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   183  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   184      Ifx_GTM_PSM_F2A *f2aPtr     = IfxGtm_Psm_F2a_getPointer(f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   185      uint32          *f2a_enable = (uint32 *)&(f2aPtr->ENABLE.U);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   186      uint32           value      = (uint32)IfxGtm_Psm_F2aStreamState_enabled << (uint32)(f2aStream * 2);
	mov	d1,#2
	fcall	.cocofun_6
.L254:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   187      uint32           mask       = (uint32)3 << (f2aStream * 2);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   189      __ldmst_c((volatile void *)f2a_enable, mask, value);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   190  }
	ret
.L242:
	
__IfxGtm_Psm_F2a_enableStream_function_end:
	.size	IfxGtm_Psm_F2a_enableStream,__IfxGtm_Psm_F2a_enableStream_function_end-IfxGtm_Psm_F2a_enableStream
.L104:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm..cocofun_6',code,cluster('.cocofun_6')
	.sect	'.text.IfxGtm_Psm..cocofun_6'
	.align	2
; Function .cocofun_6
.L42:
.cocofun_6:	.type	func
; Function body .cocofun_6, coco_iter:0
	sh	d5,#1
.L287:
	sh	d1,d1,d5
.L394:

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     1  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     2   * \file IfxCpu_Intrinsics.h
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     3   * \ingroup IfxLld_Cpu_Intrinsics Intrinsics
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     4   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     5   * \version iLLD_1_0_1_12_0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     6   * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     7   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     8   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     9   *                                 IMPORTANT NOTICE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    10   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    11   * Use of this file is subject to the terms of use agreed between (i) you or
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    12   * the company in which ordinary course of business you are acting and (ii)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    13   * Infineon Technologies AG or its licensees. If and as long as no such terms
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    14   * of use are agreed, use of this file is subject to following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    15   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    16   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    17   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    18   * Permission is hereby granted, free of charge, to any person or organization
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    19   * obtaining a copy of the software and accompanying documentation covered by
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    20   * this license (the "Software") to use, reproduce, display, distribute,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    21   * execute, and transmit the Software, and to prepare derivative works of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    22   * Software, and to permit third-parties to whom the Software is furnished to
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    23   * do so, all subject to the following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    24   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    25   * The copyright notices in the Software and this entire statement, including
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    26   * the above license grant, this restriction and the following disclaimer, must
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    27   * be included in all copies of the Software, in whole or in part, and all
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    28   * derivative works of the Software, unless such copies or derivative works are
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    29   * solely in the form of machine-executable object code generated by a source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    30   * language processor.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    31   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    32   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    33   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    34   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    35   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    36   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    37   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    38   * DEALINGS IN THE SOFTWARE.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    39   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    40   * \defgroup IfxLld_Cpu_Intrinsics Intrinsics
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    41   * \ingroup IfxLld_Cpu_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    42   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    43   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    44  #ifndef IFXCPU_INTRINSICS_H
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    45  #define IFXCPU_INTRINSICS_H
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    46  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    47  #include "Ifx_Types.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    48  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    49  #if defined(__DCC__)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    50  #include "IfxCpu_IntrinsicsDcc.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    51  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    52  #elif defined(__HIGHTEC__)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    53  #include "IfxCpu_IntrinsicsGnuc.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    54  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    55  #elif defined(__TASKING__)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    56  #include "IfxCpu_IntrinsicsTasking.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    57  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    58  #elif defined(__ghs__)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    59  #include "IfxCpu_IntrinsicsGhs.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    60  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    61  #else
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    62  #error Compiler unsupported
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    63  #endif
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    64  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    65  #define IFX_ALIGN_8   (1)            // Align on 8 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    66  #define IFX_ALIGN_16  (2)            // Align on 16 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    67  #define IFX_ALIGN_32  (4)            // Align on 32 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    68  #define IFX_ALIGN_64  (8)            // Align on 64 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    69  #define IFX_ALIGN_128 (16)           // Align on 128 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    70  #define IFX_ALIGN_256 (32)           // Align on 256 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    71  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    72  #define Ifx_AlignOn256(Size) ((((Size) + (IFX_ALIGN_256 - 1)) & (~(IFX_ALIGN_256 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    73  #define Ifx_AlignOn128(Size) ((((Size) + (IFX_ALIGN_128 - 1)) & (~(IFX_ALIGN_128 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    74  #define Ifx_AlignOn64(Size)  ((((Size) + (IFX_ALIGN_64 - 1)) & (~(IFX_ALIGN_64 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    75  #define Ifx_AlignOn32(Size)  ((((Size) + (IFX_ALIGN_32 - 1)) & (~(IFX_ALIGN_32 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    76  #define Ifx_AlignOn16(Size)  ((((Size) + (IFX_ALIGN_16 - 1)) & (~(IFX_ALIGN_16 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    77  #define Ifx_AlignOn8(Size)   ((((Size) + (IFX_ALIGN_8 - 1)) & (~(IFX_ALIGN_8 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    78  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    79  #define Ifx_COUNTOF(x)       (sizeof(x) / sizeof(x[0]))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    80  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    81  //______________________________________________________________________________
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    82  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    83  /** Convert context pointer to address pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    84   * \param[in] cx context pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    85   * \return address pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    86   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    87  IFX_INLINE void *__cx_to_addr(uint32 cx)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    88  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    89      uint32 seg_nr = __extru(cx, 16, 4);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    90      return (void *)__insert(seg_nr << 28, cx, 6, 16);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    91  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    92  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    93  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    94  /** Convert address pointer to context pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    95   * \param[in] addr address pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    96   * \return context pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    97   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    98  IFX_INLINE uint32 __addr_to_cx(void *addr)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    99  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   100      uint32 seg_nr, seg_idx;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   101      seg_nr  = __extru((int)addr, 28, 4) << 16;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   102      seg_idx = __extru((int)addr, 6, 16);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   103      return seg_nr | seg_idx;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   104  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   105  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   106  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   107  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   108  IFX_INLINE void __ldmst_c(volatile void *address, unsigned mask, unsigned value)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   109  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   110      *(volatile uint32 *)address = (*(volatile uint32 *)address & ~(mask)) | (mask & value);
	and	d15,d1
.L395:
	or	d0,d15
	st.w	[a15]64,d0
.L288:
	fret
.L139:
	; End of function
	.sdecl	'.text.IfxGtm_Psm..cocofun_3',code,cluster('.cocofun_3')
	.sect	'.text.IfxGtm_Psm..cocofun_3'
	.align	2
; Function .cocofun_3
.L44:
.cocofun_3:	.type	func
; Function body .cocofun_3, coco_iter:0

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   577  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   578  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   579  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   580  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   581  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   582      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   583      return (uint32)fifoCh->FILL_LEVEL.B.LEVEL;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   584  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   585  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   586  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   587  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   588  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   589      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   590      return (uint32)fifoCh->UPPER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   591  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   592  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   593  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   594  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   595  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   596      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   597      return (uint32)fifoCh->LOWER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   598  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   599  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   600  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   601  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   602  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   603      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   604  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   605      return (uint32)fifoCh->WR_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   606  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   607  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   608  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   609  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   610  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   611      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   612  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   613      return (uint32)fifoCh->RD_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   614  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   615  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   616  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   617  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   618  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   619      Ifx_GTM_PSM_FIFO_CH *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   620      uint32               irq_notify = (uint32)fifoCh->IRQ.NOTIFY.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   621      return ((irq_notify >> interrupt) & (uint32)1) == (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   622  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   623  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   624  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   625  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   626  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   627      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   628      fifoCh->IRQ.MODE.B.IRQ_MODE = irqmode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   629  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   630  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   631  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   632  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   633  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   634      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   635      fifoCh->IRQ.MODE.B.DMA_HYSTERESIS = (uint32)enabled;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   636      fifoCh->IRQ.MODE.B.DMA_HYST_DIR   = (uint32)dir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   637  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   638  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   639  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   640  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   641  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   642      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   643      fifoCh->IRQ.NOTIFY.U |= ((uint32)1 << (uint32)interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   644  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   645  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   646  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   647  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   648  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   649      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   650      fifoCh->IRQ.NOTIFY.U |= (uint32)0xFu;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   651  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   652  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   653  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   654  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   655  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   656      return (Ifx_GTM_PSM_F2A *)&(MODULE_GTM.PSM[f2a].F2A);
	fcall	.cocofun_8
.L286:
	mov	d15,#3
.L377:
	sha	d0,d5,#1
.L378:
	sh	d15,d15,d0

; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     1  /**
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     2   * \file IfxCpu_Intrinsics.h
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     3   * \ingroup IfxLld_Cpu_Intrinsics Intrinsics
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     4   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     5   * \version iLLD_1_0_1_12_0
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     6   * \copyright Copyright (c) 2013 Infineon Technologies AG. All rights reserved.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     7   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     8   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	     9   *                                 IMPORTANT NOTICE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    10   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    11   * Use of this file is subject to the terms of use agreed between (i) you or
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    12   * the company in which ordinary course of business you are acting and (ii)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    13   * Infineon Technologies AG or its licensees. If and as long as no such terms
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    14   * of use are agreed, use of this file is subject to following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    15   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    16   * Boost Software License - Version 1.0 - August 17th, 2003
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    17   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    18   * Permission is hereby granted, free of charge, to any person or organization
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    19   * obtaining a copy of the software and accompanying documentation covered by
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    20   * this license (the "Software") to use, reproduce, display, distribute,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    21   * execute, and transmit the Software, and to prepare derivative works of the
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    22   * Software, and to permit third-parties to whom the Software is furnished to
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    23   * do so, all subject to the following:
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    24   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    25   * The copyright notices in the Software and this entire statement, including
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    26   * the above license grant, this restriction and the following disclaimer, must
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    27   * be included in all copies of the Software, in whole or in part, and all
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    28   * derivative works of the Software, unless such copies or derivative works are
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    29   * solely in the form of machine-executable object code generated by a source
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    30   * language processor.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    31   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    32   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    33   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    34   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    35   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    36   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    37   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    38   * DEALINGS IN THE SOFTWARE.
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    39   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    40   * \defgroup IfxLld_Cpu_Intrinsics Intrinsics
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    41   * \ingroup IfxLld_Cpu_Std
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    42   *
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    43   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    44  #ifndef IFXCPU_INTRINSICS_H
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    45  #define IFXCPU_INTRINSICS_H
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    46  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    47  #include "Ifx_Types.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    48  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    49  #if defined(__DCC__)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    50  #include "IfxCpu_IntrinsicsDcc.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    51  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    52  #elif defined(__HIGHTEC__)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    53  #include "IfxCpu_IntrinsicsGnuc.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    54  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    55  #elif defined(__TASKING__)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    56  #include "IfxCpu_IntrinsicsTasking.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    57  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    58  #elif defined(__ghs__)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    59  #include "IfxCpu_IntrinsicsGhs.h"
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    60  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    61  #else
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    62  #error Compiler unsupported
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    63  #endif
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    64  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    65  #define IFX_ALIGN_8   (1)            // Align on 8 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    66  #define IFX_ALIGN_16  (2)            // Align on 16 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    67  #define IFX_ALIGN_32  (4)            // Align on 32 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    68  #define IFX_ALIGN_64  (8)            // Align on 64 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    69  #define IFX_ALIGN_128 (16)           // Align on 128 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    70  #define IFX_ALIGN_256 (32)           // Align on 256 bit Boundary
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    71  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    72  #define Ifx_AlignOn256(Size) ((((Size) + (IFX_ALIGN_256 - 1)) & (~(IFX_ALIGN_256 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    73  #define Ifx_AlignOn128(Size) ((((Size) + (IFX_ALIGN_128 - 1)) & (~(IFX_ALIGN_128 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    74  #define Ifx_AlignOn64(Size)  ((((Size) + (IFX_ALIGN_64 - 1)) & (~(IFX_ALIGN_64 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    75  #define Ifx_AlignOn32(Size)  ((((Size) + (IFX_ALIGN_32 - 1)) & (~(IFX_ALIGN_32 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    76  #define Ifx_AlignOn16(Size)  ((((Size) + (IFX_ALIGN_16 - 1)) & (~(IFX_ALIGN_16 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    77  #define Ifx_AlignOn8(Size)   ((((Size) + (IFX_ALIGN_8 - 1)) & (~(IFX_ALIGN_8 - 1))))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    78  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    79  #define Ifx_COUNTOF(x)       (sizeof(x) / sizeof(x[0]))
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    80  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    81  //______________________________________________________________________________
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    82  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    83  /** Convert context pointer to address pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    84   * \param[in] cx context pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    85   * \return address pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    86   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    87  IFX_INLINE void *__cx_to_addr(uint32 cx)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    88  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    89      uint32 seg_nr = __extru(cx, 16, 4);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    90      return (void *)__insert(seg_nr << 28, cx, 6, 16);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    91  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    92  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    93  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    94  /** Convert address pointer to context pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    95   * \param[in] addr address pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    96   * \return context pointer
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    97   */
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    98  IFX_INLINE uint32 __addr_to_cx(void *addr)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	    99  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   100      uint32 seg_nr, seg_idx;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   101      seg_nr  = __extru((int)addr, 28, 4) << 16;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   102      seg_idx = __extru((int)addr, 6, 16);
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   103      return seg_nr | seg_idx;
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   104  }
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   105  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   106  
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   107  /******************************************************************************/
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   108  IFX_INLINE void __ldmst_c(volatile void *address, unsigned mask, unsigned value)
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   109  {
; D:\WorkSpace\Tasking\Tasking_TC397_MultiCore_RTThread\0_Src\4_McHal\Tricore\Cpu\Std\IfxCpu_Intrinsics.h	   110      *(volatile uint32 *)address = (*(volatile uint32 *)address & ~(mask)) | (mask & value);
	ld.w	d0,[a15]64
.L379:
	mov	d1,#-1
	xor	d1,d15
.L380:
	and	d0,d1
	fret
.L124:
	; End of function
	.sdecl	'.text.IfxGtm_Psm..cocofun_8',code,cluster('.cocofun_8')
	.sect	'.text.IfxGtm_Psm..cocofun_8'
	.align	2
; Function .cocofun_8
.L46:
.cocofun_8:	.type	func
; Function body .cocofun_8, coco_iter:1

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   577  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   578  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   579  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   580  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   581  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   582      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   583      return (uint32)fifoCh->FILL_LEVEL.B.LEVEL;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   584  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   585  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   586  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   587  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   588  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   589      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   590      return (uint32)fifoCh->UPPER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   591  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   592  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   593  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   594  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   595  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   596      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   597      return (uint32)fifoCh->LOWER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   598  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   599  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   600  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   601  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   602  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   603      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   604  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   605      return (uint32)fifoCh->WR_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   606  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   607  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   608  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   609  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   610  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   611      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   612  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   613      return (uint32)fifoCh->RD_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   614  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   615  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   616  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   617  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   618  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   619      Ifx_GTM_PSM_FIFO_CH *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   620      uint32               irq_notify = (uint32)fifoCh->IRQ.NOTIFY.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   621      return ((irq_notify >> interrupt) & (uint32)1) == (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   622  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   623  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   624  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   625  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   626  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   627      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   628      fifoCh->IRQ.MODE.B.IRQ_MODE = irqmode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   629  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   630  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   631  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   632  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   633  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   634      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   635      fifoCh->IRQ.MODE.B.DMA_HYSTERESIS = (uint32)enabled;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   636      fifoCh->IRQ.MODE.B.DMA_HYST_DIR   = (uint32)dir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   637  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   638  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   639  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   640  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   641  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   642      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   643      fifoCh->IRQ.NOTIFY.U |= ((uint32)1 << (uint32)interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   644  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   645  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   646  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   647  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   648  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   649      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   650      fifoCh->IRQ.NOTIFY.U |= (uint32)0xFu;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   651  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   652  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   653  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   654  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   655  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   656      return (Ifx_GTM_PSM_F2A *)&(MODULE_GTM.PSM[f2a].F2A);
	ld.w	d15,.1.cnt
.L409:
	sha	d0,d4,#14
.L410:
	add	d15,d0
.L411:
	mov.a	a15,d15
	fret
.L149:
	; End of function
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_disableStream',code,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_disableStream'
	.align	2
	
	.global	IfxGtm_Psm_F2a_disableStream

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   191  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   193  void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream)
; Function IfxGtm_Psm_F2a_disableStream
.L48:
IfxGtm_Psm_F2a_disableStream:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   577  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   578  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   579  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   580  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   581  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   582      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   583      return (uint32)fifoCh->FILL_LEVEL.B.LEVEL;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   584  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   585  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   586  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   587  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   588  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   589      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   590      return (uint32)fifoCh->UPPER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   591  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   592  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   593  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   594  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   595  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   596      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   597      return (uint32)fifoCh->LOWER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   598  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   599  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   600  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   601  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   602  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   603      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   604  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   605      return (uint32)fifoCh->WR_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   606  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   607  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   608  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   609  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   610  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   611      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   612  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   613      return (uint32)fifoCh->RD_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   614  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   615  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   616  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   617  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   618  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   619      Ifx_GTM_PSM_FIFO_CH *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   620      uint32               irq_notify = (uint32)fifoCh->IRQ.NOTIFY.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   621      return ((irq_notify >> interrupt) & (uint32)1) == (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   622  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   623  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   624  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   625  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   626  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   627      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   628      fifoCh->IRQ.MODE.B.IRQ_MODE = irqmode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   629  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   630  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   631  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   632  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   633  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   634      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   635      fifoCh->IRQ.MODE.B.DMA_HYSTERESIS = (uint32)enabled;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   636      fifoCh->IRQ.MODE.B.DMA_HYST_DIR   = (uint32)dir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   637  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   638  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   639  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   640  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   641  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   642      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   643      fifoCh->IRQ.NOTIFY.U |= ((uint32)1 << (uint32)interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   644  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   645  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   646  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   647  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   648  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   649      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   650      fifoCh->IRQ.NOTIFY.U |= (uint32)0xFu;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   651  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   652  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   653  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   654  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   655  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   656      return (Ifx_GTM_PSM_F2A *)&(MODULE_GTM.PSM[f2a].F2A);
	fcall	.cocofun_3
.L266:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   194  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   195      Ifx_GTM_PSM_F2A *f2aPtr     = IfxGtm_Psm_F2a_getPointer(f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   196      uint32          *f2a_enable = (uint32 *)&(f2aPtr->ENABLE.U);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   197      uint32           value      = (uint32)IfxGtm_Psm_F2aStreamState_disabled << (uint32)(f2aStream * 2);
	mov	d1,#1
	fcall	.cocofun_6
.L268:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   198      uint32           mask       = (uint32)3 << (f2aStream * 2);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   199  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   200      __ldmst_c((volatile void *)f2a_enable, mask, value);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   201  }
	ret
.L263:
	
__IfxGtm_Psm_F2a_disableStream_function_end:
	.size	IfxGtm_Psm_F2a_disableStream,__IfxGtm_Psm_F2a_disableStream_function_end-IfxGtm_Psm_F2a_disableStream
.L109:
	; End of function
	
	.sdecl	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_getStreamState',code,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.text.IfxGtm_Psm.IfxGtm_Psm_F2a_getStreamState'
	.align	2
	
	.global	IfxGtm_Psm_F2a_getStreamState

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   202  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   203  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   204  IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream)
; Function IfxGtm_Psm_F2a_getStreamState
.L50:
IfxGtm_Psm_F2a_getStreamState:	.type	func

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     1  /**
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     2   * \file IfxGtm_Psm.h
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     3   * \brief GTM  basic functionality
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     4   * \ingroup IfxLld_Gtm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     5   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     6   * \version iLLD_1_0_1_12_0
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     8   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	     9   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    10   *                                 IMPORTANT NOTICE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    11   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    12   * Use of this file is subject to the terms of use agreed between (i) you or
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    13   * the company in which ordinary course of business you are acting and (ii)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    14   * Infineon Technologies AG or its licensees. If and as long as no such terms
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    15   * of use are agreed, use of this file is subject to following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    16   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    17   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    18   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    19   * Permission is hereby granted, free of charge, to any person or organization
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    20   * obtaining a copy of the software and accompanying documentation covered by
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    21   * this license (the "Software") to use, reproduce, display, distribute,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    22   * execute, and transmit the Software, and to prepare derivative works of the
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    23   * Software, and to permit third-parties to whom the Software is furnished to
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    24   * do so, all subject to the following:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    25   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    26   * The copyright notices in the Software and this entire statement, including
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    27   * the above license grant, this restriction and the following disclaimer, must
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    28   * be included in all copies of the Software, in whole or in part, and all
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    29   * derivative works of the Software, unless such copies or derivative works are
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    30   * solely in the form of machine-executable object code generated by a source
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    31   * language processor.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    32   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    33   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    34   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    35   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    36   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    37   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    38   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    39   * DEALINGS IN THE SOFTWARE.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    40   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    41   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    42   * This Module provides the standard interfaces to manipulate and read PSM sub-module registers in GTM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    43   * This Module can be used to abstract the register names and addressing from higher layer software code.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    44   * PSM includes:
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    45   * FIFO, A2F (AEI to FIFO) and F2A (FIFO to ARU) Interfaces.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    46   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    47   * \defgroup IfxLld_Gtm_Std_Psm PSM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    48   * \ingroup IfxLld_Gtm_Std
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    49   * \defgroup IfxLld_Gtm_Std_Psm_PSMDataStructures PSM Data Structures
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    50   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    51   * \defgroup IfxLld_Gtm_Std_Psm_PSMEnumerations PSM Enumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    52   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    53   * \defgroup IfxLld_Gtm_Std_Psm_PSMFunctions PSM Functions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    54   * \ingroup IfxLld_Gtm_Std_Psm
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    55   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    56  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    57  #ifndef IFXGTM_PSM_H
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    58  #define IFXGTM_PSM_H 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    59  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    60  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    61  /*----------------------------------Includes----------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    62  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    63  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    64  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    65  #include "IfxGtm.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    66  #include "_Impl/IfxGtm_cfg.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    67  #include "_Utilities/Ifx_Assert.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    68  #include "Src/Std/IfxSrc.h"
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    69  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    70  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    71  /*--------------------------------Enumerations--------------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    72  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    73  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    74  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMEnumerations
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    75   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    76  /** \brief Enumeration listing the F2A streams
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    77   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    78  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    79  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    80      IfxGtm_Psm_F2aStream_0,     /**< \brief F2A Stream 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    81      IfxGtm_Psm_F2aStream_1,     /**< \brief F2A Stream 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    82      IfxGtm_Psm_F2aStream_2,     /**< \brief F2A Stream 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    83      IfxGtm_Psm_F2aStream_3,     /**< \brief F2A Stream 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    84      IfxGtm_Psm_F2aStream_4,     /**< \brief F2A Stream 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    85      IfxGtm_Psm_F2aStream_5,     /**< \brief F2A Stream 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    86      IfxGtm_Psm_F2aStream_6,     /**< \brief F2A Stream 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    87      IfxGtm_Psm_F2aStream_7      /**< \brief F2A Stream 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    88  } IfxGtm_Psm_F2aStream;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    89  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    90  /** \brief Enumeration lisitng the enabled/disabled state of the F2A channel streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    91   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    92  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    93  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    94      IfxGtm_Psm_F2aStreamState_readDisabled = 0,  /**< \brief Read as disabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    95      IfxGtm_Psm_F2aStreamState_disabled     = 1,  /**< \brief Stream disabled and states reset */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    96      IfxGtm_Psm_F2aStreamState_enabled      = 2,  /**< \brief Stream enabled */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    97      IfxGtm_Psm_F2aStreamState_readEnabled  = 3   /**< \brief Read as enabled. */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    98  } IfxGtm_Psm_F2aStreamState;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	    99  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   100  /** \brief Enumeration listing the transfer direction of the F2a Streams.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   101   * Definition in F2A_CH_STR_CFG.B.DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   102   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   103  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   104  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   105      IfxGtm_Psm_F2aTransferDirection_aruToFifo = 0,  /**< \brief ARU to FIFO transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   106      IfxGtm_Psm_F2aTransferDirection_fifoToAru = 1   /**< \brief FIFO to ARU transfer */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   107  } IfxGtm_Psm_F2aTransferDirection;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   108  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   109  /** \brief Enumeration listing the Transfer Mode of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   110   * Definition in F2A_CH_STR_CFG.TMODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   111   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   112  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   113  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   114      IfxGtm_Psm_F2aTransferMode_transferLowWord   = 0, /**< \brief Transfer ARU bits 23:0 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   115      IfxGtm_Psm_F2aTransferMode_transferHighWord  = 1, /**< \brief Transfer ARU bits 47:24 from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   116      IfxGtm_Psm_F2aTransferMode_transferBothWords = 2  /**< \brief Transfer Both words from/to FIFO */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   117  } IfxGtm_Psm_F2aTransferMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   118  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   119  /** \brief Enumeration lisiting Fifo Channels
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   120   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   121  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   122  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   123      IfxGtm_Psm_FifoChannel_0,     /**< \brief FIFO  Channel 0  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   124      IfxGtm_Psm_FifoChannel_1,     /**< \brief FIFO  Channel 1  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   125      IfxGtm_Psm_FifoChannel_2,     /**< \brief FIFO  Channel 2  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   126      IfxGtm_Psm_FifoChannel_3,     /**< \brief FIFO  Channel 3  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   127      IfxGtm_Psm_FifoChannel_4,     /**< \brief FIFO  Channel 4  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   128      IfxGtm_Psm_FifoChannel_5,     /**< \brief FIFO  Channel 5  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   129      IfxGtm_Psm_FifoChannel_6,     /**< \brief FIFO  Channel 6  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   130      IfxGtm_Psm_FifoChannel_7      /**< \brief FIFO  Channel 7  */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   131  } IfxGtm_Psm_FifoChannel;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   132  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   133  /** \brief Enumeration list of the DMA direction in hysteresis modes.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   134   * definition in FIFO_CH_IRQ_MODE.DMA_HYST_DIR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   135   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   136  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   137  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   138      IfxGtm_Psm_FifoChannelDmaHystDir_read  = 0, /**< \brief read direction */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   139      IfxGtm_Psm_FifoChannelDmaHystDir_write = 1  /**< \brief write */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   140  } IfxGtm_Psm_FifoChannelDmaHystDir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   141  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   142  /** \brief Interrupts of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   143   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   144  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   145  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   146      IfxGtm_Psm_FifoChannelInterrupt_empty   = 0,  /**< \brief empty Fifo Channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   147      IfxGtm_Psm_FifoChannelInterrupt_full    = 1,  /**< \brief full fifo channel */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   148      IfxGtm_Psm_FifoChannelInterrupt_lowerWm = 2,  /**< \brief Lower watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   149      IfxGtm_Psm_FifoChannelInterrupt_upperWm = 3   /**< \brief Upper watermark reached, */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   150  } IfxGtm_Psm_FifoChannelInterrupt;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   151  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   152  /** \brief Enumeration list for modes of FIFO operation.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   153   * Definition in FIFO_CH_CTRL.RBM
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   154   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   155  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   156  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   157      IfxGtm_Psm_FifoChannelMode_normal     = 0, /**< \brief normal mode of operation */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   158      IfxGtm_Psm_FifoChannelMode_ringBuffer = 1  /**< \brief Ring Buffer Mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   159  } IfxGtm_Psm_FifoChannelMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   160  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   161  /** \brief Enumeration listing the Fifo Channel Status.\n
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   162   * Definition in FIFO_CH_STATUS register.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   163   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   164  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   165  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   166      IfxGtm_Psm_FifoChannelStatus_empty   = 0,  /**< \brief empty */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   167      IfxGtm_Psm_FifoChannelStatus_full    = 1,  /**< \brief full */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   168      IfxGtm_Psm_FifoChannelStatus_lowerWm = 2,  /**< \brief Lower Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   169      IfxGtm_Psm_FifoChannelStatus_upperWm = 3,  /**< \brief Upper Watermark reached */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   170      IfxGtm_Psm_FifoChannelStatus_normal  = 4   /**< \brief normal running status */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   171  } IfxGtm_Psm_FifoChannelStatus;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   172  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   173  /** \brief List of mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   174   * Definition in FIFO_CH_IRQ_MODE.IRQ_MODE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   175   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   176  typedef enum
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   177  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   178      IfxGtm_Psm_InterruptMode_level       = 0,  /**< \brief level mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   179      IfxGtm_Psm_InterruptMode_pulse       = 1,  /**< \brief pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   180      IfxGtm_Psm_InterruptMode_pulseNotify = 2,  /**< \brief pulse notify mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   181      IfxGtm_Psm_InterruptMode_singlePulse = 3   /**< \brief single pulse mode */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   182  } IfxGtm_Psm_InterruptMode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   183  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   184  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   185  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   186  /** \addtogroup IfxLld_Gtm_Std_Psm_PSMFunctions
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   187   * \{ */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   188  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   189  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   190  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   191  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   192  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   193  /** \brief sets the mode of operation of FIFO
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   194   * \param fifo Fifo Object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   195   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   196   * \param mode Fifo Channel mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   197   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   198   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   199  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   200  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   201  /** \brief get the Pointer to the Fifo Channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   202   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   203   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   204   * \return Pointer to the FIFO channel SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   205   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   206  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   207  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   208  /** \brief get pointer to the FIFO object SFR block
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   209   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   210   * \return Pointer to the FIFO SFR
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   211   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   212  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   213  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   214  /** \brief Flush the contents of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   215   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   216   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   217   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   218   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   219  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   220  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   221  /** \brief Unlock the direct RAM access to the FIFO specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   222   * This control bit applies RAM write access to all channels of the specified FIFO.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   223   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   224   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   225   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   226  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   227  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   228  /** \brief Disable Direct RAM access to the specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   229   * The setting is applicable to all channels of specified Fifo.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   230   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   231   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   232   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   233  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   234  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   235  /** \brief get the logical start address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   236   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   237   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   238   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   239   * \return start address of fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   240   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   241  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   242  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   243  /** \brief get the logical end address of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   244   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE-1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   245   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   246   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   247   * \return end address of the fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   248   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   249  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   250  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   251  /** \brief get the RAM size usage of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   252   * Returns the value : (END_ADDRESS - START_ADDRESS) + 1
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   253   * Each unit is 29 bits wide.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   254   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   255   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   256   * \return size of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   257   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   258  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   259  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   260  /** \brief get the Fill level of the Fifo Channel specified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   261   * The Fill level is in range: 0 < Level <= ( (END_ADDRESS - START_ADDRESS) + 1 )
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   262   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   263   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   264   * \return Fill level of the Fifo channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   265   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   266  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   267  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   268  /** \brief Get the upper watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   269   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   270   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   271   * \return Upper Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   272   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   273  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   274  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   275  /** \brief Get the Lower watermark level of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   276   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   277   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   278   * \return Lower Watermark
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   279   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   280  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   281  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   282  /** \brief get the write pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   283   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   284   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   285   * \return Write Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   286   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   287  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   288  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   289  /** \brief get the read pointer of the specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   290   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   291   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   292   * \return Read Pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   293   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   294  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   295  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   296  /** \brief get the Status of Interrupt raised.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   297   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   298   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   299   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   300   * \return Interrupt Status
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   301   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   302  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   303  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   304  /** \brief set the mode of interrupt
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   305   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   306   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   307   * \param irqmode Interrupt Mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   308   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   309   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   310  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   311  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   312  /** \brief set the mode of DMA hysteresis.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   313   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   314   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   315   * \param enabled DMA hysteresis enable
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   316   * \param dir direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   317   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   318   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   319  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   320  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   321  /** \brief clear the interrupt of specified type.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   322   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   323   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   324   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   325   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   326   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   327  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   328  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   329  /** \brief clear all the interrupts for the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   330   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   331   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   332   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   333   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   334  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   335  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   336  /** \brief get the pointer to the F2A of the specified Fifo object.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   337   * \param f2a f2a object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   338   * \return pointer to f2a object sfr
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   339   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   340  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   341  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   342  /** \brief set the ARU read address of the specified F2A stream
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   343   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   344   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   345   * \param address ARU read address
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   346   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   347   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   348  IFX_INLINE void IfxGtm_Psm_F2a_setAruReadAddress(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   349  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   350  /** \brief set the Transfer Mode of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   351   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   352   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   353   * \param mode transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   354   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   355   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   356  IFX_INLINE void IfxGtm_Psm_F2a_setTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferMode mode);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   357  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   358  /** \brief get the Transfer mode of the specified F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   359   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   360   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   361   * \return transfer mode
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   362   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   363  IFX_INLINE IfxGtm_Psm_F2aTransferMode IfxGtm_Psm_F2a_getTransferMode(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   364  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   365  /** \brief set the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   366   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   367   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   368   * \param dir transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   369   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   370   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   371  IFX_INLINE void IfxGtm_Psm_F2a_setTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream, IfxGtm_Psm_F2aTransferDirection dir);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   372  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   373  /** \brief get the transfer direction of the F2A stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   374   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   375   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   376   * \return transfer direction
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   377   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   378  IFX_INLINE IfxGtm_Psm_F2aTransferDirection IfxGtm_Psm_F2a_getTransferDirection(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   379  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   380  /** \brief get the SRC pointer for the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   381   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   382   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   383   * \return SRC pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   384   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   385  IFX_INLINE Ifx_SRC_SRCR *IfxGtm_Psm_Fifo_getChannelSrcPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   386  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   387  /** \brief get the Pointer to the AFD buffer for Fifo channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   388   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   389   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   390   * \return afd channel pointer
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   391   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   392  IFX_INLINE Ifx_GTM_PSM_AFD_CH *IfxGtm_Psm_Afd_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   393  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   394  /** \brief write the data into the Buffer access register of specified Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   395   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   396   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   397   * \param data data to be written
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   398   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   399   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   400  IFX_INLINE void IfxGtm_Psm_Afd_writeChannelBuffer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 data);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   401  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   402  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   403  /*-------------------------Global Function Prototypes-------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   404  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   405  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   406  /** \brief Set the logical end address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   407   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   408   * END address should be in range: START address<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   409   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   410   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   411   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   412   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   413   * \param address End address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   414   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   415   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   416  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   417  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   418  /** \brief Set the logical start address for the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   419   * The address range is 0 - (IFXGTM_PSM_FIFORAMSIZE - 1).
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   420   * START address should be in range: 0<address<IFXGTM_PSM_FIFORAMSIZE
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   421   *
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   422   * Caution: A modification of the address will flush the corresponding Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   423   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   424   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   425   * \param address Start address of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   426   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   427   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   428  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 address);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   429  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   430  /** \brief set the RAM size of the specified FIFO channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   431   * The RAM size should be in range: 0 - ((IFXGTM_PSM_FIFORAMSIZE - START address) + 1)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   432   * Caution: This will modify the END address of the Fifo Channel RAM.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   433   * This will also flush the FIFO as the END address gets modified.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   434   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   435   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   436   * \param size size of Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   437   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   438   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   439  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 size);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   440  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   441  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   442   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   443   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   444   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   445   * \param upperWm Upper Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   446   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   447   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   448  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 upperWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   449  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   450  /** \brief set the upper watermark of the specified Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   451   * Upper watermark must be in range: 0 < addr < (END_ADDRESS - START_ADDRESS)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   452   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   453   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   454   * \param lowerWm Lower Watermark level
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   455   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   456   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   457  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, uint32 lowerWm);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   458  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   459  /** \brief get the Status of the Fifo Channel.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   460   * Returns either Full, Empty, Upper WM or Lower WM reached status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   461   * If none of the above, it will return "normal" status.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   462   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   463   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   464   * \return Status of the Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   465   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   466  IFX_EXTERN IfxGtm_Psm_FifoChannelStatus IfxGtm_Psm_Fifo_getChannelStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   467  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   468  /** \brief enable the interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   469   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   470   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   471   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   472   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   473   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   474  IFX_EXTERN void IfxGtm_Psm_Fifo_enableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   475  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   476  /** \brief disable the interrupt for Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   477   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   478   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   479   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   480   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   481   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   482  IFX_EXTERN void IfxGtm_Psm_Fifo_disableChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   483  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   484  /** \brief forces the Interrupt from Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   485   * \param fifo fifo object
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   486   * \param channel Fifo Channel
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   487   * \param interrupt interrupt type
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   488   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   489   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   490  IFX_EXTERN void IfxGtm_Psm_Fifo_setChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   491  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   492  /** \brief enable the selected stream of the F2A.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   493   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   494   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   495   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   496   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   497  IFX_EXTERN void IfxGtm_Psm_F2a_enableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   498  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   499  /** \brief disables the specified stream of the F2A
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   500   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   501   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   502   * \return None
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   503   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   504  IFX_EXTERN void IfxGtm_Psm_F2a_disableStream(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   505  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   506  /** \brief get the state of the specified fifo stream.
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   507   * \param f2a f2a object number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   508   * \param f2aStream f2a stream number
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   509   * \return stream state
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   510   */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   511  IFX_EXTERN IfxGtm_Psm_F2aStreamState IfxGtm_Psm_F2a_getStreamState(IfxGtm_Psm_F2a f2a, IfxGtm_Psm_F2aStream f2aStream);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   512  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   513  /** \} */
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   514  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   515  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   516  /*---------------------Inline Function Implementations------------------------*/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   517  /******************************************************************************/
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   518  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   519  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelMode mode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   520  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   521      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   522      fifoCh->CTRL.B.RBM = (uint32)mode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   523  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   524  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   525  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   526  IFX_INLINE Ifx_GTM_PSM_FIFO_CH *IfxGtm_Psm_Fifo_getChannelPointer(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   527  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   528      return (Ifx_GTM_PSM_FIFO_CH *)&(MODULE_GTM.PSM[fifo].FIFO.CH[channel]);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   529  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   530  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   531  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   532  IFX_INLINE Ifx_GTM_PSM_FIFO *IfxGtm_Psm_Fifo_getPointer(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   533  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   534      return (Ifx_GTM_PSM_FIFO *)&(MODULE_GTM.PSM[fifo].FIFO);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   535  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   536  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   537  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   538  IFX_INLINE void IfxGtm_Psm_Fifo_flushChannelFifo(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   539  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   540      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   541      fifoCh->CTRL.B.FLUSH = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   542  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   543  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   544  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   545  IFX_INLINE void IfxGtm_Psm_Fifo_enableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   546  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   547      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   548      fifoCh->CTRL.B.WULOCK = (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   549  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   550  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   551  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   552  IFX_INLINE void IfxGtm_Psm_Fifo_disableRamAccess(IfxGtm_Psm_Fifo fifo)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   553  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   554      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, (IfxGtm_Psm_FifoChannel)0);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   555      fifoCh->CTRL.B.WULOCK = (uint32)0;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   556  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   557  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   558  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   559  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelStartAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   560  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   561      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   562      return (uint32)fifoCh->START_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   563  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   564  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   565  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   566  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelEndAddress(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   567  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   568      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   569      return (uint32)fifoCh->END_ADDR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   570  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   571  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   572  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   573  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelSize(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   574  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   575      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   576      return (uint32)(((uint32)fifoCh->END_ADDR.B.ADDR - (uint32)fifoCh->START_ADDR.B.ADDR) + (uint32)1);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   577  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   578  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   579  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   580  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelFillLevel(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   581  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   582      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   583      return (uint32)fifoCh->FILL_LEVEL.B.LEVEL;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   584  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   585  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   586  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   587  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelUpperWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   588  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   589      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   590      return (uint32)fifoCh->UPPER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   591  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   592  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   593  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   594  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelLowerWatermark(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   595  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   596      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   597      return (uint32)fifoCh->LOWER_WM.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   598  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   599  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   600  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   601  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelWritePtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   602  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   603      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   604  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   605      return (uint32)fifoCh->WR_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   606  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   607  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   608  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   609  IFX_INLINE uint32 IfxGtm_Psm_Fifo_getChannelReadPtr(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   610  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   611      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   612  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   613      return (uint32)fifoCh->RD_PTR.B.ADDR;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   614  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   615  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   616  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   617  IFX_INLINE boolean IfxGtm_Psm_Fifo_getChannelInterruptStatus(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   618  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   619      Ifx_GTM_PSM_FIFO_CH *fifoCh     = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   620      uint32               irq_notify = (uint32)fifoCh->IRQ.NOTIFY.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   621      return ((irq_notify >> interrupt) & (uint32)1) == (uint32)1;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   622  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   623  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   624  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   625  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelInterruptMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_InterruptMode irqmode)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   626  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   627      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   628      fifoCh->IRQ.MODE.B.IRQ_MODE = irqmode;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   629  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   630  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   631  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   632  IFX_INLINE void IfxGtm_Psm_Fifo_setChannelDmaHystMode(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, boolean enabled, IfxGtm_Psm_FifoChannelDmaHystDir dir)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   633  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   634      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   635      fifoCh->IRQ.MODE.B.DMA_HYSTERESIS = (uint32)enabled;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   636      fifoCh->IRQ.MODE.B.DMA_HYST_DIR   = (uint32)dir;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   637  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   638  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   639  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   640  IFX_INLINE void IfxGtm_Psm_Fifo_clearChannelInterrupt(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel, IfxGtm_Psm_FifoChannelInterrupt interrupt)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   641  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   642      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   643      fifoCh->IRQ.NOTIFY.U |= ((uint32)1 << (uint32)interrupt);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   644  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   645  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   646  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   647  IFX_INLINE void IfxGtm_Psm_Fifo_clearAllChannelInterrupts(IfxGtm_Psm_Fifo fifo, IfxGtm_Psm_FifoChannel channel)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   648  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   649      Ifx_GTM_PSM_FIFO_CH *fifoCh = IfxGtm_Psm_Fifo_getChannelPointer(fifo, channel);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   650      fifoCh->IRQ.NOTIFY.U |= (uint32)0xFu;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   651  }
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   652  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   653  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   654  IFX_INLINE Ifx_GTM_PSM_F2A *IfxGtm_Psm_F2a_getPointer(IfxGtm_Psm_F2a f2a)
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   655  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.h	   656      return (Ifx_GTM_PSM_F2A *)&(MODULE_GTM.PSM[f2a].F2A);
	fcall	.cocofun_8
.L277:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   205  {
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   206      Ifx_GTM_PSM_F2A *f2aPtr     = IfxGtm_Psm_F2a_getPointer(f2a);
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   207      uint32           f2a_enable = f2aPtr->ENABLE.U;
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   208  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   209      f2a_enable &= ((uint32)3 << (f2aStream * 2));
	sha	d5,#1
	ld.w	d15,[a15]64
.L289:
	mov	d0,#3
.L365:
	sh	d0,d0,d5
.L290:
	and	d15,d0
.L366:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   210  
; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   211      return (IfxGtm_Psm_F2aStreamState)(f2a_enable >> (f2aStream * 2));
	rsub	d5,#0
	sh	d15,d15,d5
.L291:

; ..\0_Src\4_McHal\Tricore\Gtm\Std\IfxGtm_Psm.c	   212  }
	extr.u	d2,d15,#0,#8
	ret
.L273:
	
__IfxGtm_Psm_F2a_getStreamState_function_end:
	.size	IfxGtm_Psm_F2a_getStreamState,__IfxGtm_Psm_F2a_getStreamState_function_end-IfxGtm_Psm_F2a_getStreamState
.L114:
	; End of function
	
	.calls	'IfxGtm_Psm_Fifo_setChannelEndAddress','.cocofun_5'
	.calls	'.cocofun_5','.cocofun_7'
	.calls	'IfxGtm_Psm_Fifo_setChannelStartAddress','.cocofun_7'
	.calls	'IfxGtm_Psm_Fifo_setChannelSize','.cocofun_5'
	.calls	'IfxGtm_Psm_Fifo_setChannelUpperWatermark','.cocofun_2'
	.calls	'.cocofun_2','.cocofun_7'
	.calls	'IfxGtm_Psm_Fifo_setChannelLowerWatermark','.cocofun_2'
	.calls	'IfxGtm_Psm_Fifo_getChannelStatus','.cocofun_7'
	.calls	'IfxGtm_Psm_Fifo_enableChannelInterrupt','.cocofun_4'
	.calls	'.cocofun_4','.cocofun_7'
	.calls	'IfxGtm_Psm_Fifo_disableChannelInterrupt','.cocofun_4'
	.calls	'IfxGtm_Psm_Fifo_setChannelInterrupt','.cocofun_7'
	.calls	'IfxGtm_Psm_F2a_enableStream','.cocofun_3'
	.calls	'IfxGtm_Psm_F2a_enableStream','.cocofun_6'
	.calls	'.cocofun_3','.cocofun_8'
	.calls	'IfxGtm_Psm_F2a_disableStream','.cocofun_3'
	.calls	'IfxGtm_Psm_F2a_disableStream','.cocofun_6'
	.calls	'IfxGtm_Psm_F2a_getStreamState','.cocofun_8'
	.calls	'IfxGtm_Psm_Fifo_setChannelEndAddress','',0
	.calls	'.cocofun_5','',0
	.calls	'.cocofun_7','',0
	.calls	'IfxGtm_Psm_Fifo_setChannelStartAddress','',0
	.calls	'IfxGtm_Psm_Fifo_setChannelSize','',0
	.calls	'IfxGtm_Psm_Fifo_setChannelUpperWatermark','',0
	.calls	'.cocofun_2','',0
	.calls	'IfxGtm_Psm_Fifo_setChannelLowerWatermark','',0
	.calls	'IfxGtm_Psm_Fifo_getChannelStatus','',0
	.calls	'IfxGtm_Psm_Fifo_enableChannelInterrupt','',0
	.calls	'.cocofun_4','',0
	.calls	'IfxGtm_Psm_Fifo_disableChannelInterrupt','',0
	.calls	'IfxGtm_Psm_Fifo_setChannelInterrupt','',0
	.calls	'IfxGtm_Psm_F2a_enableStream','',0
	.calls	'.cocofun_6','',0
	.calls	'.cocofun_3','',0
	.calls	'.cocofun_8','',0
	.calls	'IfxGtm_Psm_F2a_disableStream','',0
	.calls	'IfxGtm_Psm_F2a_getStreamState','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L52:
	.word	192081
	.half	3
	.word	.L53
	.byte	4
.L51:
	.byte	1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L54
	.byte	2,1,1,3
	.word	168
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,58,17,1,1,5
	.byte	'fun',0,1,58,43
	.word	171
	.byte	6,0,7
	.byte	'__fract',0,4,128,1,7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,149,2,18
	.word	216
	.byte	1,1,5
	.byte	'a',0,1,149,2,44
	.word	228
	.byte	6,0,9
	.byte	'void',0,10
	.word	282
	.byte	3
	.word	288
	.byte	7
	.byte	'unsigned int',0,4,7
.L253:
	.byte	4
	.byte	'__ldmst_c',0,3,2,108,17,1,1
.L255:
	.byte	5
	.byte	'address',0,2,108,42
	.word	293
.L257:
	.byte	5
	.byte	'mask',0,2,108,60
	.word	298
.L259:
	.byte	5
	.byte	'value',0,2,108,75
	.word	298
.L261:
	.byte	6,0,7
	.byte	'unsigned long long int',0,8,7,3
	.word	282
	.byte	8
	.byte	'__ld64',0,3,2,132,1,19
	.word	376
	.byte	1,1,5
	.byte	'addr',0,2,132,1,32
	.word	402
	.byte	6,0,4
	.byte	'__st64',0,3,2,140,1,17,1,1,5
	.byte	'addr',0,2,140,1,30
	.word	402
	.byte	5
	.byte	'value',0,2,140,1,43
	.word	376
	.byte	6,0,7
	.byte	'int',0,4,5
.L210:
	.byte	7
	.byte	'unsigned char',0,1,8,7
	.byte	'unsigned short int',0,2,7,11
	.byte	'_Ifx_P_OUT_Bits',0,4,145,3,16,4,12
	.byte	'P0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'P2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'P3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'P4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'P5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'P6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'P7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'P8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'P9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'P10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'P11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'P12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'P13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'P14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'P15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,13,4,171,5,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	534
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMR_Bits',0,4,171,2,16,4,12
	.byte	'PS0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'PS2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'PS3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'PS4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'PS5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'PS6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'PS7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'PS8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'PS9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'PS10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'PS11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'PS12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'PS13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'PS14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'PS15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'PCL0',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'PCL2',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'PCL3',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'PCL4',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'PCL5',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'PCL6',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'PCL7',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'PCL8',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'PCL9',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'PCL10',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'PCL11',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'PCL12',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'PCL13',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'PCL14',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'PCL15',0,1
	.word	495
	.byte	1,0,2,35,3,0,13,4,251,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	850
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_ID_Bits',0,4,133,1,16,4,12
	.byte	'MODREV',0,1
	.word	495
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	495
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	512
	.byte	16,0,2,35,2,0,13,4,155,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1421
	.byte	4,2,35,0,0,15,4
	.word	495
	.byte	16,3,0,11
	.byte	'_Ifx_P_IOCR0_Bits',0,4,163,1,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	3,5,2,35,0,12
	.byte	'PC0',0,1
	.word	495
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'PC1',0,1
	.word	495
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	495
	.byte	3,5,2,35,2,12
	.byte	'PC2',0,1
	.word	495
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	3,5,2,35,3,12
	.byte	'PC3',0,1
	.word	495
	.byte	5,0,2,35,3,0,13,4,171,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1550
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IOCR4_Bits',0,4,189,1,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	3,5,2,35,0,12
	.byte	'PC4',0,1
	.word	495
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'PC5',0,1
	.word	495
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	495
	.byte	3,5,2,35,2,12
	.byte	'PC6',0,1
	.word	495
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	3,5,2,35,3,12
	.byte	'PC7',0,1
	.word	495
	.byte	5,0,2,35,3,0,13,4,187,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1765
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IOCR8_Bits',0,4,202,1,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	3,5,2,35,0,12
	.byte	'PC8',0,1
	.word	495
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'PC9',0,1
	.word	495
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	495
	.byte	3,5,2,35,2,12
	.byte	'PC10',0,1
	.word	495
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	3,5,2,35,3,12
	.byte	'PC11',0,1
	.word	495
	.byte	5,0,2,35,3,0,13,4,195,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	1980
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IOCR12_Bits',0,4,176,1,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	3,5,2,35,0,12
	.byte	'PC12',0,1
	.word	495
	.byte	5,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'PC13',0,1
	.word	495
	.byte	5,0,2,35,1,12
	.byte	'reserved_16',0,1
	.word	495
	.byte	3,5,2,35,2,12
	.byte	'PC14',0,1
	.word	495
	.byte	5,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	3,5,2,35,3,12
	.byte	'PC15',0,1
	.word	495
	.byte	5,0,2,35,3,0,13,4,179,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2197
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_IN_Bits',0,4,141,1,16,4,12
	.byte	'P0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'P2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'P3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'P4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'P5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'P6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'P7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'P8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'P9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'P10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'P11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'P12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'P13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'P14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'P15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,13,4,163,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2417
	.byte	4,2,35,0,0,15,24
	.word	495
	.byte	16,23,0,11
	.byte	'_Ifx_P_PDR0_Bits',0,4,212,3,16,4,12
	.byte	'PD0',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'PL0',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'PD1',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'PL1',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'PD2',0,1
	.word	495
	.byte	2,6,2,35,1,12
	.byte	'PL2',0,1
	.word	495
	.byte	2,4,2,35,1,12
	.byte	'PD3',0,1
	.word	495
	.byte	2,2,2,35,1,12
	.byte	'PL3',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'PD4',0,1
	.word	495
	.byte	2,6,2,35,2,12
	.byte	'PL4',0,1
	.word	495
	.byte	2,4,2,35,2,12
	.byte	'PD5',0,1
	.word	495
	.byte	2,2,2,35,2,12
	.byte	'PL5',0,1
	.word	495
	.byte	2,0,2,35,2,12
	.byte	'PD6',0,1
	.word	495
	.byte	2,6,2,35,3,12
	.byte	'PL6',0,1
	.word	495
	.byte	2,4,2,35,3,12
	.byte	'PD7',0,1
	.word	495
	.byte	2,2,2,35,3,12
	.byte	'PL7',0,1
	.word	495
	.byte	2,0,2,35,3,0,13,4,195,5,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	2741
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_PDR1_Bits',0,4,233,3,16,4,12
	.byte	'PD8',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'PL8',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'PD9',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'PL9',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'PD10',0,1
	.word	495
	.byte	2,6,2,35,1,12
	.byte	'PL10',0,1
	.word	495
	.byte	2,4,2,35,1,12
	.byte	'PD11',0,1
	.word	495
	.byte	2,2,2,35,1,12
	.byte	'PL11',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'PD12',0,1
	.word	495
	.byte	2,6,2,35,2,12
	.byte	'PL12',0,1
	.word	495
	.byte	2,4,2,35,2,12
	.byte	'PD13',0,1
	.word	495
	.byte	2,2,2,35,2,12
	.byte	'PL13',0,1
	.word	495
	.byte	2,0,2,35,2,12
	.byte	'PD14',0,1
	.word	495
	.byte	2,6,2,35,3,12
	.byte	'PL14',0,1
	.word	495
	.byte	2,4,2,35,3,12
	.byte	'PD15',0,1
	.word	495
	.byte	2,2,2,35,3,12
	.byte	'PL15',0,1
	.word	495
	.byte	2,0,2,35,3,0,13,4,203,5,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3045
	.byte	4,2,35,0,0,15,8
	.word	495
	.byte	16,7,0,11
	.byte	'_Ifx_P_ESR_Bits',0,4,111,16,4,12
	.byte	'EN0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,13,4,147,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3370
	.byte	4,2,35,0,0,15,12
	.word	495
	.byte	16,11,0,11
	.byte	'_Ifx_P_PDISC_Bits',0,4,190,3,16,4,12
	.byte	'PDIS0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'PDIS1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'PDIS2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'PDIS3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'PDIS4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'PDIS5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'PDIS6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'PDIS7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'PDIS8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'PDIS9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'PDIS10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'PDIS11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'PDIS12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'PDIS13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'PDIS14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'PDIS15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,13,4,187,5,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	3710
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_PCSR_Bits',0,4,167,3,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'SEL3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'SEL4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'SEL5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'SEL6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'SEL7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'SEL8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'SEL9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'SEL10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'SEL11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'SEL12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'SEL13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'SEL14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'SEL15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	15,1,2,35,2,12
	.byte	'LCK',0,1
	.word	495
	.byte	1,0,2,35,3,0,13,4,179,5,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4076
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR0_Bits',0,4,230,2,16,4,12
	.byte	'PS0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'PS2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'PS3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	298
	.byte	28,0,2,35,0,0,13,4,139,5,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4440
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR4_Bits',0,4,251,2,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'PS4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'PS5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'PS6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'PS7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	298
	.byte	24,0,2,35,0,0,13,4,155,5,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4587
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR8_Bits',0,4,134,3,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	8,0,2,35,0,12
	.byte	'PS8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'PS9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'PS10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'PS11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,4
	.word	298
	.byte	20,0,2,35,0,0,13,4,163,5,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4756
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR12_Bits',0,4,240,2,16,4,12
	.byte	'reserved_0',0,2
	.word	512
	.byte	12,4,2,35,0,12
	.byte	'PS12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'PS13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'PS14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'PS15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,13,4,147,5,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	4928
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR0_Bits',0,4,128,2,16,4,12
	.byte	'reserved_0',0,2
	.word	512
	.byte	16,0,2,35,0,12
	.byte	'PCL0',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'PCL2',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'PCL3',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,2
	.word	512
	.byte	12,0,2,35,2,0,13,4,219,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5103
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR4_Bits',0,4,149,2,16,4,12
	.byte	'reserved_0',0,4
	.word	298
	.byte	20,12,2,35,0,12
	.byte	'PCL4',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'PCL5',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'PCL6',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'PCL7',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	8,0,2,35,3,0,13,4,235,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5277
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR8_Bits',0,4,160,2,16,4,12
	.byte	'reserved_0',0,4
	.word	298
	.byte	24,8,2,35,0,12
	.byte	'PCL8',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'PCL9',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'PCL10',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'PCL11',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	495
	.byte	4,0,2,35,3,0,13,4,243,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5451
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR12_Bits',0,4,139,2,16,4,12
	.byte	'reserved_0',0,4
	.word	298
	.byte	28,4,2,35,0,12
	.byte	'PCL12',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'PCL13',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'PCL14',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'PCL15',0,1
	.word	495
	.byte	1,0,2,35,3,0,13,4,227,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5627
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMSR_Bits',0,4,208,2,16,4,12
	.byte	'PS0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'PS2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'PS3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'PS4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'PS5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'PS6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'PS7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'PS8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'PS9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'PS10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'PS11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'PS12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'PS13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'PS14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'PS15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,13,4,131,5,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	5783
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_OMCR_Bits',0,4,234,1,16,4,12
	.byte	'reserved_0',0,2
	.word	512
	.byte	16,0,2,35,0,12
	.byte	'PCL0',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'PCL2',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'PCL3',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'PCL4',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'PCL5',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'PCL6',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'PCL7',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'PCL8',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'PCL9',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'PCL10',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'PCL11',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'PCL12',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'PCL13',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'PCL14',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'PCL15',0,1
	.word	495
	.byte	1,0,2,35,3,0,13,4,211,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6116
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_LPCR_Bits',0,4,215,1,16,4,12
	.byte	'REN_CTRL',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'RX_EN',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'TERM',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'LRXTERM',0,1
	.word	495
	.byte	3,2,2,35,0,12
	.byte	'LVDSM',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'PS',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'TEN_CTRL',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'TX_EN',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'VDIFFADJ',0,1
	.word	495
	.byte	2,4,2,35,1,12
	.byte	'VOSDYN',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'VOSEXT',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'TX_PD',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'TX_PWDPD',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,13,4,203,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6464
	.byte	4,2,35,0,0,15,32
	.word	6744
	.byte	16,7,0,15,56
	.word	495
	.byte	16,55,0,11
	.byte	'_Ifx_P_ACCEN1_Bits',0,4,105,16,4,12
	.byte	'reserved_0',0,4
	.word	298
	.byte	32,0,2,35,0,0,13,4,139,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6802
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P_ACCEN0_Bits',0,4,68,16,4,12
	.byte	'EN0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	495
	.byte	1,0,2,35,3,0,13,4,131,4,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	6889
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_P',0,4,220,5,25,128,2,14
	.byte	'OUT',0
	.word	810
	.byte	4,2,35,0,14
	.byte	'OMR',0
	.word	1381
	.byte	4,2,35,4,14
	.byte	'ID',0
	.word	1501
	.byte	4,2,35,8,14
	.byte	'reserved_C',0
	.word	1541
	.byte	4,2,35,12,14
	.byte	'IOCR0',0
	.word	1725
	.byte	4,2,35,16,14
	.byte	'IOCR4',0
	.word	1940
	.byte	4,2,35,20,14
	.byte	'IOCR8',0
	.word	2157
	.byte	4,2,35,24,14
	.byte	'IOCR12',0
	.word	2377
	.byte	4,2,35,28,14
	.byte	'reserved_20',0
	.word	1541
	.byte	4,2,35,32,14
	.byte	'IN',0
	.word	2692
	.byte	4,2,35,36,14
	.byte	'reserved_28',0
	.word	2732
	.byte	24,2,35,40,14
	.byte	'PDR0',0
	.word	3005
	.byte	4,2,35,64,14
	.byte	'PDR1',0
	.word	3321
	.byte	4,2,35,68,14
	.byte	'reserved_48',0
	.word	3361
	.byte	8,2,35,72,14
	.byte	'ESR',0
	.word	3661
	.byte	4,2,35,80,14
	.byte	'reserved_54',0
	.word	3701
	.byte	12,2,35,84,14
	.byte	'PDISC',0
	.word	4036
	.byte	4,2,35,96,14
	.byte	'PCSR',0
	.word	4400
	.byte	4,2,35,100,14
	.byte	'reserved_68',0
	.word	3361
	.byte	8,2,35,104,14
	.byte	'OMSR0',0
	.word	4547
	.byte	4,2,35,112,14
	.byte	'OMSR4',0
	.word	4716
	.byte	4,2,35,116,14
	.byte	'OMSR8',0
	.word	4888
	.byte	4,2,35,120,14
	.byte	'OMSR12',0
	.word	5063
	.byte	4,2,35,124,14
	.byte	'OMCR0',0
	.word	5237
	.byte	4,3,35,128,1,14
	.byte	'OMCR4',0
	.word	5411
	.byte	4,3,35,132,1,14
	.byte	'OMCR8',0
	.word	5587
	.byte	4,3,35,136,1,14
	.byte	'OMCR12',0
	.word	5743
	.byte	4,3,35,140,1,14
	.byte	'OMSR',0
	.word	6076
	.byte	4,3,35,144,1,14
	.byte	'OMCR',0
	.word	6424
	.byte	4,3,35,148,1,14
	.byte	'reserved_98',0
	.word	3361
	.byte	8,3,35,152,1,14
	.byte	'LPCR',0
	.word	6784
	.byte	32,3,35,160,1,14
	.byte	'reserved_C0',0
	.word	6793
	.byte	56,3,35,192,1,14
	.byte	'ACCEN1',0
	.word	6849
	.byte	4,3,35,248,1,14
	.byte	'ACCEN0',0
	.word	7416
	.byte	4,3,35,252,1,0,10
	.word	7456
	.byte	3
	.word	8026
	.byte	17,3,187,1,9,4,18
	.byte	'IfxPort_State_notChanged',0,0,18
	.byte	'IfxPort_State_high',0,1,18
	.byte	'IfxPort_State_low',0,128,128,4,18
	.byte	'IfxPort_State_toggled',0,129,128,4,0,4
	.byte	'IfxPort_setPinState',0,3,3,169,5,17,1,1,5
	.byte	'port',0,3,169,5,44
	.word	8031
	.byte	5
	.byte	'pinIndex',0,3,169,5,56
	.word	495
	.byte	5
	.byte	'action',0,3,169,5,80
	.word	8036
	.byte	6,0,11
	.byte	'_Ifx_SRC_SRCR_Bits',0,6,68,16,4,12
	.byte	'SRPN',0,1
	.word	495
	.byte	8,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	495
	.byte	2,6,2,35,1,12
	.byte	'SRE',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'TOS',0,1
	.word	495
	.byte	3,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'ECC',0,1
	.word	495
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	495
	.byte	3,0,2,35,2,12
	.byte	'SRR',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'CLRR',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'SETR',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'IOV',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'IOVCLR',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'SWS',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'SWSCLR',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	495
	.byte	1,0,2,35,3,0,13,6,93,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8217
	.byte	4,2,35,0,0,10
	.word	8507
	.byte	3
	.word	8546
	.byte	4
	.byte	'IfxSrc_clearRequest',0,3,5,247,1,17,1,1,5
	.byte	'src',0,5,247,1,60
	.word	8551
	.byte	6,0,7
	.byte	'unsigned int',0,4,7,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_CTRL_Bits',0,8,187,36,16,4,12
	.byte	'RBM',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'RAP',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'FLUSH',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'WULOCK',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,13,8,227,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8615
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_END_ADDR_Bits',0,8,207,36,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	22,0,2,35,0,0,13,8,243,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8780
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_START_ADDR_Bits',0,8,146,37,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	22,0,2,35,0,0,13,8,179,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	8901
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_UPPER_WM_Bits',0,8,163,37,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	22,0,2,35,0,0,13,8,195,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9024
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_LOWER_WM_Bits',0,8,132,37,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	22,0,2,35,0,0,13,8,163,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9145
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_STATUS_Bits',0,8,153,37,16,4,12
	.byte	'EMPTY',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'FULL',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'LOW_WM',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'UP_WM',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,13,8,187,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9266
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_FILL_LEVEL_Bits',0,8,214,36,16,4,12
	.byte	'LEVEL',0,4
	.word	8599
	.byte	11,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8599
	.byte	21,0,2,35,0,0,13,8,251,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9436
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_WR_PTR_Bits',0,8,170,37,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	22,0,2,35,0,0,13,8,203,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9560
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_RD_PTR_Bits',0,8,139,37,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	22,0,2,35,0,0,13,8,171,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9679
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_IRQ_NOTIFY_Bits',0,8,250,36,16,4,12
	.byte	'FIFO_EMPTY',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'FIFO_FULL',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'FIFO_LWM',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'FIFO_UWM',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,13,8,155,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9798
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_IRQ_EN_Bits',0,8,221,36,16,4,12
	.byte	'FIFO_EMPTY_IRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'FIFO_FULL_IRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'FIFO_LWM_IRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'FIFO_UWM_IRQ_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,13,8,131,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	9987
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_IRQ_FORCINT_Bits',0,8,231,36,16,4,12
	.byte	'TRG_FIFO_EMPTY',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG_FIFO_FULL',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TRG_FIFO_LWM',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TRG_FIFO_UWM',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,13,8,139,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	10200
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_IRQ_MODE_Bits',0,8,241,36,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'DMA_HYSTERESIS',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'DMA_HYST_DIR',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,13,8,147,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	10406
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_IRQ',0,8,193,75,25,16,14
	.byte	'NOTIFY',0
	.word	9947
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	10160
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	10366
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	10540
	.byte	4,2,35,12,0,10
	.word	10580
	.byte	11
	.byte	'_Ifx_GTM_PSM_FIFO_CH_EIRQ_EN_Bits',0,8,197,36,16,4,12
	.byte	'FIFO_EMPTY_EIRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'FIFO_FULL_EIRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'FIFO_LWM_EIRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'FIFO_UWM_EIRQ_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,13,8,235,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	10676
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_FIFO_CH',0,8,214,75,25,64,14
	.byte	'CTRL',0
	.word	8740
	.byte	4,2,35,0,14
	.byte	'END_ADDR',0
	.word	8861
	.byte	4,2,35,4,14
	.byte	'START_ADDR',0
	.word	8984
	.byte	4,2,35,8,14
	.byte	'UPPER_WM',0
	.word	9105
	.byte	4,2,35,12,14
	.byte	'LOWER_WM',0
	.word	9226
	.byte	4,2,35,16,14
	.byte	'STATUS',0
	.word	9396
	.byte	4,2,35,20,14
	.byte	'FILL_LEVEL',0
	.word	9520
	.byte	4,2,35,24,14
	.byte	'WR_PTR',0
	.word	9639
	.byte	4,2,35,28,14
	.byte	'RD_PTR',0
	.word	9758
	.byte	4,2,35,32,14
	.byte	'IRQ',0
	.word	10671
	.byte	16,2,35,36,14
	.byte	'EIRQ_EN',0
	.word	10854
	.byte	4,2,35,52,14
	.byte	'reserved_38',0
	.word	3361
	.byte	8,2,35,56,0,10
	.word	10894
	.byte	3
	.word	11129
.L151:
	.byte	17,9,224,3,9,1,18
	.byte	'IfxGtm_Psm_Fifo_0',0,0,18
	.byte	'IfxGtm_Psm_Fifo_1',0,1,18
	.byte	'IfxGtm_Psm_Fifo_2',0,2,0
.L153:
	.byte	17,7,121,9,1,18
	.byte	'IfxGtm_Psm_FifoChannel_0',0,0,18
	.byte	'IfxGtm_Psm_FifoChannel_1',0,1,18
	.byte	'IfxGtm_Psm_FifoChannel_2',0,2,18
	.byte	'IfxGtm_Psm_FifoChannel_3',0,3,18
	.byte	'IfxGtm_Psm_FifoChannel_4',0,4,18
	.byte	'IfxGtm_Psm_FifoChannel_5',0,5,18
	.byte	'IfxGtm_Psm_FifoChannel_6',0,6,18
	.byte	'IfxGtm_Psm_FifoChannel_7',0,7,0
.L157:
	.byte	8
	.byte	'IfxGtm_Psm_Fifo_getChannelPointer',0,3,7,142,4,33
	.word	11134
	.byte	1,1
.L159:
	.byte	5
	.byte	'fifo',0,7,142,4,83
	.word	11139
.L161:
	.byte	5
	.byte	'channel',0,7,142,4,112
	.word	11206
.L163:
	.byte	6,0
.L155:
	.byte	7
	.byte	'unsigned long int',0,4,7
.L165:
	.byte	8
	.byte	'IfxGtm_Psm_Fifo_getChannelStartAddress',0,3,7,175,4,19
	.word	11507
	.byte	1,1
.L167:
	.byte	5
	.byte	'fifo',0,7,175,4,74
	.word	11139
.L169:
	.byte	5
	.byte	'channel',0,7,175,4,103
	.word	11206
.L171:
	.byte	19,6,0,0,8
	.byte	'IfxGtm_Psm_Fifo_getChannelSize',0,3,7,189,4,19
	.word	11507
	.byte	1,1,5
	.byte	'fifo',0,7,189,4,66
	.word	11139
	.byte	5
	.byte	'channel',0,7,189,4,95
	.word	11206
	.byte	19,6,0,0,11
	.byte	'_Ifx_GTM_PSM_F2A_RD_CH_ARU_RD_FIFO_Bits',0,8,171,36,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	23,0,2,35,0,0,13,8,211,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11692
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_F2A_RD_CH',0,8,227,74,25,4,14
	.byte	'ARU_RD_FIFO',0
	.word	11777
	.byte	4,2,35,0,0,15,32
	.word	11817
	.byte	16,7,0,10
	.word	11868
	.byte	11
	.byte	'_Ifx_GTM_PSM_F2A_STR_CH_STR_CFG_Bits',0,8,178,36,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'TMODE',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'DIR',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	8599
	.byte	13,0,2,35,0,0,13,8,219,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	11882
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_F2A_STR_CH',0,8,245,74,25,4,14
	.byte	'STR_CFG',0
	.word	12003
	.byte	4,2,35,0,0,15,32
	.word	12043
	.byte	16,7,0,10
	.word	12091
	.byte	11
	.byte	'_Ifx_GTM_PSM_F2A_ENABLE_Bits',0,8,147,36,16,4,12
	.byte	'STR0_EN',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'STR1_EN',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'STR2_EN',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'STR3_EN',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'STR4_EN',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'STR5_EN',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'STR6_EN',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'STR7_EN',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,13,8,195,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12105
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_F2A_F2A_CTRL_Bits',0,8,161,36,16,4,12
	.byte	'STR4_CONF',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'STR5_CONF',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'STR6_CONF',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'STR7_CONF',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,13,8,203,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12356
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_F2A',0,8,135,75,25,72,14
	.byte	'RD_CH',0
	.word	11877
	.byte	32,2,35,0,14
	.byte	'STR_CH',0
	.word	12100
	.byte	32,2,35,32,14
	.byte	'ENABLE',0
	.word	12316
	.byte	4,2,35,64,14
	.byte	'F2A_CTRL',0
	.word	12500
	.byte	4,2,35,68,0,10
	.word	12540
	.byte	3
	.word	12629
.L243:
	.byte	17,9,215,3,9,1,18
	.byte	'IfxGtm_Psm_F2a_0',0,0,18
	.byte	'IfxGtm_Psm_F2a_1',0,1,18
	.byte	'IfxGtm_Psm_F2a_2',0,2,0
.L247:
	.byte	8
	.byte	'IfxGtm_Psm_F2a_getPointer',0,3,7,142,5,29
	.word	12634
	.byte	1,1
.L249:
	.byte	5
	.byte	'f2a',0,7,142,5,70
	.word	12639
.L251:
	.byte	6,0,11
	.byte	'_Ifx_GTM_PSM_AFD_CH_BUF_ACC_Bits',0,8,140,36,16,4,12
	.byte	'DATA',0,4
	.word	8599
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	3,0,2,35,0,0,13,8,187,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	12756
	.byte	4,2,35,0,0,11
	.byte	'_Ifx_GTM_PSM_AFD_CH',0,8,156,75,25,16,14
	.byte	'BUF_ACC',0
	.word	12835
	.byte	4,2,35,0,14
	.byte	'reserved_4',0
	.word	3701
	.byte	12,2,35,4,0,10
	.word	12875
	.byte	3
	.word	12939
	.byte	8
	.byte	'IfxGtm_Psm_Afd_getChannelPointer',0,3,7,194,5,32
	.word	12944
	.byte	1,1,5
	.byte	'fifo',0,7,194,5,81
	.word	11139
	.byte	5
	.byte	'channel',0,7,194,5,110
	.word	11206
	.byte	6,0,20
	.word	488
	.byte	21
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,22
	.word	13027
	.byte	0,10
	.word	298
	.byte	3
	.word	298
	.byte	23
	.byte	'__cmpswapw',0
	.word	13069
	.byte	1,1,1,1,24
	.byte	'p',0
	.word	13074
	.byte	24
	.byte	'value',0
	.word	298
	.byte	24
	.byte	'compare',0
	.word	298
	.byte	0,25
	.word	176
	.byte	26
	.word	202
	.byte	6,0,25
	.word	237
	.byte	26
	.word	269
	.byte	6,0,25
	.word	314
	.byte	26
	.word	331
	.byte	26
	.word	347
	.byte	26
	.word	360
	.byte	6,0,25
	.word	407
	.byte	26
	.word	426
	.byte	6,0,25
	.word	442
	.byte	26
	.word	457
	.byte	26
	.word	471
	.byte	6,0,25
	.word	8139
	.byte	26
	.word	8167
	.byte	26
	.word	8181
	.byte	26
	.word	8199
	.byte	6,0,25
	.word	8556
	.byte	26
	.word	8584
	.byte	6,0,25
	.word	11428
	.byte	26
	.word	11474
	.byte	26
	.word	11488
	.byte	6,0,25
	.word	11528
	.byte	26
	.word	11579
	.byte	26
	.word	11593
	.byte	19,27
	.word	11428
	.byte	26
	.word	11474
	.byte	26
	.word	11488
	.byte	28
	.word	11505
	.byte	0,6,0,0,25
	.word	11614
	.byte	26
	.word	11657
	.byte	26
	.word	11671
	.byte	19,27
	.word	11428
	.byte	26
	.word	11474
	.byte	26
	.word	11488
	.byte	28
	.word	11505
	.byte	0,6,0,0,25
	.word	12703
	.byte	26
	.word	12741
	.byte	6,0,25
	.word	12949
	.byte	26
	.word	12994
	.byte	26
	.word	13008
	.byte	6,0
.L204:
	.byte	17,7,164,1,9,1,18
	.byte	'IfxGtm_Psm_FifoChannelStatus_empty',0,0,18
	.byte	'IfxGtm_Psm_FifoChannelStatus_full',0,1,18
	.byte	'IfxGtm_Psm_FifoChannelStatus_lowerWm',0,2,18
	.byte	'IfxGtm_Psm_FifoChannelStatus_upperWm',0,3,18
	.byte	'IfxGtm_Psm_FifoChannelStatus_normal',0,4,0
.L218:
	.byte	17,7,144,1,9,1,18
	.byte	'IfxGtm_Psm_FifoChannelInterrupt_empty',0,0,18
	.byte	'IfxGtm_Psm_FifoChannelInterrupt_full',0,1,18
	.byte	'IfxGtm_Psm_FifoChannelInterrupt_lowerWm',0,2,18
	.byte	'IfxGtm_Psm_FifoChannelInterrupt_upperWm',0,3,0
.L220:
	.byte	3
	.word	11507
.L245:
	.byte	17,7,78,9,1,18
	.byte	'IfxGtm_Psm_F2aStream_0',0,0,18
	.byte	'IfxGtm_Psm_F2aStream_1',0,1,18
	.byte	'IfxGtm_Psm_F2aStream_2',0,2,18
	.byte	'IfxGtm_Psm_F2aStream_3',0,3,18
	.byte	'IfxGtm_Psm_F2aStream_4',0,4,18
	.byte	'IfxGtm_Psm_F2aStream_5',0,5,18
	.byte	'IfxGtm_Psm_F2aStream_6',0,6,18
	.byte	'IfxGtm_Psm_F2aStream_7',0,7,0
.L272:
	.byte	17,7,92,9,1,18
	.byte	'IfxGtm_Psm_F2aStreamState_readDisabled',0,0,18
	.byte	'IfxGtm_Psm_F2aStreamState_disabled',0,1,18
	.byte	'IfxGtm_Psm_F2aStreamState_enabled',0,2,18
	.byte	'IfxGtm_Psm_F2aStreamState_readEnabled',0,3,0,7
	.byte	'short int',0,2,5,29
	.byte	'__wchar_t',0,10,1,1
	.word	14103
	.byte	29
	.byte	'__size_t',0,10,1,1
	.word	298
	.byte	29
	.byte	'__ptrdiff_t',0,10,1,1
	.word	488
	.byte	30,1,3
	.word	14171
	.byte	29
	.byte	'__codeptr',0,10,1,1
	.word	14173
	.byte	29
	.byte	'boolean',0,11,104,29
	.word	495
	.byte	29
	.byte	'uint8',0,11,108,29
	.word	495
	.byte	29
	.byte	'uint16',0,11,112,29
	.word	512
	.byte	29
	.byte	'uint32',0,11,116,29
	.word	11507
	.byte	29
	.byte	'uint64',0,11,121,29
	.word	376
	.byte	29
	.byte	'sint16',0,11,129,1,29
	.word	14103
	.byte	7
	.byte	'long int',0,4,5,29
	.byte	'sint32',0,11,134,1,29
	.word	14287
	.byte	7
	.byte	'long long int',0,8,5,29
	.byte	'sint64',0,11,141,1,29
	.word	14315
	.byte	29
	.byte	'float32',0,11,170,1,29
	.word	228
	.byte	29
	.byte	'pvoid',0,12,54,28
	.word	402
	.byte	29
	.byte	'Ifx_TickTime',0,12,76,28
	.word	14315
	.byte	29
	.byte	'Ifx_Priority',0,12,100,16
	.word	512
	.byte	29
	.byte	'Ifx_UReg_8Bit',0,13,96,24
	.word	495
	.byte	29
	.byte	'Ifx_UReg_32Bit',0,13,98,24
	.word	298
	.byte	29
	.byte	'Ifx_SReg_32Bit',0,13,101,24
	.word	488
	.byte	11
	.byte	'_Ifx_GTM_ACCEN0_Bits',0,8,73,16,4,12
	.byte	'EN0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_GTM_ACCEN0_Bits',0,8,107,3
	.word	14489
	.byte	11
	.byte	'_Ifx_GTM_ACCEN1_Bits',0,8,110,16,4,12
	.byte	'reserved_0',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_GTM_ACCEN1_Bits',0,8,113,3
	.word	15046
	.byte	11
	.byte	'_Ifx_GTM_ADCTRIG_OUT0_Bits',0,8,116,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'SEL6',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'SEL7',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_ADCTRIG_OUT0_Bits',0,8,126,3
	.word	15123
	.byte	11
	.byte	'_Ifx_GTM_ADCTRIG_OUT1_Bits',0,8,129,1,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_GTM_ADCTRIG_OUT1_Bits',0,8,136,1,3
	.word	15318
	.byte	11
	.byte	'_Ifx_GTM_AEI_ADDR_XPT_Bits',0,8,139,1,16,4,12
	.byte	'TO_ADDR',0,4
	.word	8599
	.byte	20,12,2,35,0,12
	.byte	'TO_W1R0',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8599
	.byte	11,0,2,35,0,0,29
	.byte	'Ifx_GTM_AEI_ADDR_XPT_Bits',0,8,144,1,3
	.word	15474
	.byte	11
	.byte	'_Ifx_GTM_AEI_STA_XPT_Bits',0,8,147,1,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	20,12,2,35,0,12
	.byte	'W1R0',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8599
	.byte	11,0,2,35,0,0,29
	.byte	'Ifx_GTM_AEI_STA_XPT_Bits',0,8,152,1,3
	.word	15604
	.byte	11
	.byte	'_Ifx_GTM_ARU_ACCESS_Bits',0,8,155,1,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	3,20,2,35,0,12
	.byte	'RREQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'WREQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	8599
	.byte	18,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_ACCESS_Bits',0,8,162,1,3
	.word	15726
	.byte	11
	.byte	'_Ifx_GTM_ARU_CADDR_Bits',0,8,165,1,16,4,12
	.byte	'CADDR_0',0,4
	.word	8599
	.byte	7,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8599
	.byte	9,16,2,35,0,12
	.byte	'CADDR_1',0,4
	.word	8599
	.byte	7,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8599
	.byte	9,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CADDR_Bits',0,8,171,1,3
	.word	15884
	.byte	11
	.byte	'_Ifx_GTM_ARU_CADDR_END_Bits',0,8,174,1,16,4,12
	.byte	'CADDR_END',0,4
	.word	8599
	.byte	7,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8599
	.byte	25,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CADDR_END_Bits',0,8,178,1,3
	.word	16030
	.byte	11
	.byte	'_Ifx_GTM_ARU_CTRL_Bits',0,8,181,1,16,4,12
	.byte	'ARU_0_DYN_EN',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'ARU_1_DYN_EN',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'ARU_DYN_RING_MODE',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CTRL_Bits',0,8,187,1,3
	.word	16144
	.byte	11
	.byte	'_Ifx_GTM_ARU_DATA_H_Bits',0,8,190,1,16,4,12
	.byte	'DATA',0,4
	.word	8599
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DATA_H_Bits',0,8,194,1,3
	.word	16304
	.byte	11
	.byte	'_Ifx_GTM_ARU_DATA_L_Bits',0,8,197,1,16,4,12
	.byte	'DATA',0,4
	.word	8599
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DATA_L_Bits',0,8,201,1,3
	.word	16408
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_ACCESS0_Bits',0,8,204,1,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_ACCESS0_Bits',0,8,208,1,3
	.word	16512
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_ACCESS1_Bits',0,8,211,1,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_ACCESS1_Bits',0,8,215,1,3
	.word	16625
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA0_H_Bits',0,8,218,1,16,4,12
	.byte	'DATA',0,4
	.word	8599
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA0_H_Bits',0,8,222,1,3
	.word	16738
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA0_L_Bits',0,8,225,1,16,4,12
	.byte	'DATA',0,4
	.word	8599
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA0_L_Bits',0,8,229,1,3
	.word	16852
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA1_H_Bits',0,8,232,1,16,4,12
	.byte	'DATA',0,4
	.word	8599
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA1_H_Bits',0,8,236,1,3
	.word	16966
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG_DATA1_L_Bits',0,8,239,1,16,4,12
	.byte	'DATA',0,4
	.word	8599
	.byte	29,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA1_L_Bits',0,8,243,1,3
	.word	17080
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_CTRL_Bits',0,8,246,1,16,4,12
	.byte	'DYN_ARU_UPDATE_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'DYN_ROUTE_SWAP',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_CTRL_Bits',0,8,251,1,3
	.word	17194
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_RDADDR_Bits',0,8,254,1,16,4,12
	.byte	'DYN_ARU_RDADDR',0,4
	.word	8599
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_RDADDR_Bits',0,8,130,2,3
	.word	17340
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_ROUTE_HIGH_Bits',0,8,133,2,16,4,12
	.byte	'DYN_READ_ID3',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'DYN_READ_ID4',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'DYN_READ_ID5',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'DYN_CLK_WAIT',0,4
	.word	8599
	.byte	4,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_HIGH_Bits',0,8,140,2,3
	.word	17461
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_ROUTE_LOW_Bits',0,8,143,2,16,4,12
	.byte	'DYN_READ_ID0',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'DYN_READ_ID1',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'DYN_READ_ID2',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_LOW_Bits',0,8,149,2,3
	.word	17661
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_ROUTE_SR_HIGH_Bits',0,8,152,2,16,4,12
	.byte	'DYN_READ_ID9',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'DYN_READ_ID10',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'DYN_READ_ID11',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'DYN_CLK_WAIT',0,4
	.word	8599
	.byte	4,4,2,35,0,12
	.byte	'DYN_UPDATE_EN',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_SR_HIGH_Bits',0,8,160,2,3
	.word	17835
	.byte	11
	.byte	'_Ifx_GTM_ARU_DYN_ROUTE_SR_LOW_Bits',0,8,163,2,16,4,12
	.byte	'DYN_READ_ID6',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'DYN_READ_ID7',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'DYN_READ_ID8',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_SR_LOW_Bits',0,8,169,2,3
	.word	18068
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_EN_Bits',0,8,172,2,16,4,12
	.byte	'NEW_DATA0_IRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'NEW_DATA1_IRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ACC_ACK_IRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8599
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_EN_Bits',0,8,178,2,3
	.word	18248
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_FORCINT_Bits',0,8,181,2,16,4,12
	.byte	'TRG_NEW_DATA0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG_NEW_DATA1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TRG_ACC_ACK',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8599
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_FORCINT_Bits',0,8,187,2,3
	.word	18417
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_MODE_Bits',0,8,190,2,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_MODE_Bits',0,8,194,2,3
	.word	18587
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ_NOTIFY_Bits',0,8,197,2,16,4,12
	.byte	'NEW_DATA0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'NEW_DATA1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ACC_ACK',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8599
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_NOTIFY_Bits',0,8,203,2,3
	.word	18698
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_ACT_TB_Bits',0,8,206,2,16,4,12
	.byte	'ACT_TB',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'TB_TRIG',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TBU_SEL',0,4
	.word	8599
	.byte	2,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8599
	.byte	5,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ACT_TB_Bits',0,8,212,2,3
	.word	18854
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_ENDIS_CTRL_Bits',0,8,215,2,16,4,12
	.byte	'ENDIS_CTRL0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CTRL1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CTRL2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_CTRL3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_CTRL4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_CTRL5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_CTRL6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_CTRL7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_CTRL_Bits',0,8,226,2,3
	.word	19008
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_ENDIS_STAT_Bits',0,8,229,2,16,4,12
	.byte	'ENDIS_CTRL0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CTRL1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CTRL2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_CTRL3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_CTRL4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_CTRL5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_CTRL6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_CTRL7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_STAT_Bits',0,8,240,2,3
	.word	19298
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_FUPD_CTRL_Bits',0,8,243,2,16,4,12
	.byte	'FUPD_CTRL0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'FUPD_CTRL1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'FUPD_CTRL2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'FUPD_CTRL3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'FUPD_CTRL4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'FUPD_CTRL5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'FUPD_CTRL6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'FUPD_CTRL7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'RSTCN0_CH0',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'RSTCN0_CH1',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'RSTCN0_CH2',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'RSTCN0_CH3',0,4
	.word	8599
	.byte	2,8,2,35,0,12
	.byte	'RSTCN0_CH4',0,4
	.word	8599
	.byte	2,6,2,35,0,12
	.byte	'RSTCN0_CH5',0,4
	.word	8599
	.byte	2,4,2,35,0,12
	.byte	'RSTCN0_CH6',0,4
	.word	8599
	.byte	2,2,2,35,0,12
	.byte	'RSTCN0_CH7',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_FUPD_CTRL_Bits',0,8,133,3,3
	.word	19588
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_GLB_CTRL_Bits',0,8,136,3,16,4,12
	.byte	'HOST_TRIG',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	7,24,2,35,0,12
	.byte	'RST_CH0',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'RST_CH1',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'RST_CH2',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'RST_CH3',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'RST_CH4',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'RST_CH5',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'RST_CH6',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'RST_CH7',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'UPEN_CTRL0',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'UPEN_CTRL1',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'UPEN_CTRL2',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'UPEN_CTRL3',0,4
	.word	8599
	.byte	2,8,2,35,0,12
	.byte	'UPEN_CTRL4',0,4
	.word	8599
	.byte	2,6,2,35,0,12
	.byte	'UPEN_CTRL5',0,4
	.word	8599
	.byte	2,4,2,35,0,12
	.byte	'UPEN_CTRL6',0,4
	.word	8599
	.byte	2,2,2,35,0,12
	.byte	'UPEN_CTRL7',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_GLB_CTRL_Bits',0,8,156,3,3
	.word	20021
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_INT_TRIG_Bits',0,8,159,3,16,4,12
	.byte	'INT_TRIG0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'INT_TRIG1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'INT_TRIG2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'INT_TRIG3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'INT_TRIG4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'INT_TRIG5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'INT_TRIG6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'INT_TRIG7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_INT_TRIG_Bits',0,8,170,3,3
	.word	20471
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_OUTEN_CTRL_Bits',0,8,173,3,16,4,12
	.byte	'OUTEN_CTRL0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_CTRL1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_CTRL2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_CTRL3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_CTRL4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_CTRL5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_CTRL6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_CTRL7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_CTRL_Bits',0,8,184,3,3
	.word	20741
	.byte	11
	.byte	'_Ifx_GTM_ATOM_AGC_OUTEN_STAT_Bits',0,8,187,3,16,4,12
	.byte	'OUTEN_STAT0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_STAT1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_STAT2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_STAT3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_STAT4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_STAT5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_STAT6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_STAT7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_STAT_Bits',0,8,198,3,3
	.word	21031
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_CM0_Bits',0,8,201,3,16,4,12
	.byte	'CM0',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CM0_Bits',0,8,205,3,3
	.word	21321
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_CM1_Bits',0,8,208,3,16,4,12
	.byte	'CM1',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CM1_Bits',0,8,212,3,3
	.word	21426
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_CN0_Bits',0,8,215,3,16,4,12
	.byte	'CN0',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CN0_Bits',0,8,219,3,3
	.word	21531
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_CTRL_Bits',0,8,222,3,16,4,12
	.byte	'MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'TB12_SEL',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ACB',0,4
	.word	8599
	.byte	5,23,2,35,0,12
	.byte	'CMP_CTRL',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'EUPM',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC_SR',0,4
	.word	8599
	.byte	3,17,2,35,0,12
	.byte	'ECLK_SRC',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'WR_REQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TRIG_PULSE',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'UDMODE',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'RST_CCU0',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'OSM_TRIG',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'EXT_TRIG',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'EXTTRIGOUT',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'SLA',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'OSM',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'ABM',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'EXT_FUPD',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'SOMB',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CTRL_Bits',0,8,248,3,3
	.word	21636
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_EN_Bits',0,8,251,3,16,4,12
	.byte	'CCU0TC_IRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC_IRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_EN_Bits',0,8,128,4,3
	.word	22147
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_FORCINT_Bits',0,8,131,4,16,4,12
	.byte	'TRG_CCU0TC',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG_CCU1TC',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_FORCINT_Bits',0,8,136,4,3
	.word	22292
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_MODE_Bits',0,8,139,4,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_MODE_Bits',0,8,143,4,3
	.word	22441
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ_NOTIFY_Bits',0,8,146,4,16,4,12
	.byte	'CCU0TC',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_NOTIFY_Bits',0,8,151,4,3
	.word	22560
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_RDADDR_Bits',0,8,154,4,16,4,12
	.byte	'RDADDR0',0,4
	.word	8599
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	7,16,2,35,0,12
	.byte	'RDADDR1',0,4
	.word	8599
	.byte	9,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8599
	.byte	7,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_RDADDR_Bits',0,8,160,4,3
	.word	22699
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SOMB_Bits',0,8,163,4,16,4,12
	.byte	'MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'TB12_SEL',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ACB_1_0',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'ACB_4_3_2',0,4
	.word	8599
	.byte	3,23,2,35,0,12
	.byte	'CMP_CTRL',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'EUPM',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8599
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'WR_REQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8599
	.byte	2,9,2,35,0,12
	.byte	'EXTTRIGOUT',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'ABM',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'SOMB',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMB_Bits',0,8,189,4,3
	.word	22855
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SOMC_Bits',0,8,192,4,16,4,12
	.byte	'MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'TB12_SEL',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ACB_1_0',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'ACB_4_3_2',0,4
	.word	8599
	.byte	3,23,2,35,0,12
	.byte	'CMP_CTRL',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'EUPM',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8599
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'WR_REQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8599
	.byte	2,9,2,35,0,12
	.byte	'EXTTRIGOUT',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'SLA',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'ABM',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMC_Bits',0,8,218,4,3
	.word	23406
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SOMI_Bits',0,8,221,4,16,4,12
	.byte	'MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ACB0',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	4,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8599
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8599
	.byte	3,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMI_Bits',0,8,246,4,3
	.word	23956
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SOMP_Bits',0,8,249,4,16,4,12
	.byte	'MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ADL',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'BITREV',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'SR0_TRIG',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC_SR',0,4
	.word	8599
	.byte	3,17,2,35,0,12
	.byte	'ECLK_SRC',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TRIG_PULSE',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'UDMODE',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'RST_CCU0',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'OSM_TRIG',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'EXT_TRIG',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'EXTTRIGOUT',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'OSM',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'EXT_FUPD',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMP_Bits',0,8,150,5,3
	.word	24518
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SOMS_Bits',0,8,153,5,16,4,12
	.byte	'MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ACB0',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	2,25,2,35,0,12
	.byte	'DSO',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'SL',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC_SR',0,4
	.word	8599
	.byte	3,17,2,35,0,12
	.byte	'ECLK_SRC',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8599
	.byte	3,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'OSM',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'EXT_FUPD',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMS_Bits',0,8,180,5,3
	.word	25128
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SR0_Bits',0,8,183,5,16,4,12
	.byte	'SR0',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SR0_Bits',0,8,187,5,3
	.word	25712
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_SR1_Bits',0,8,190,5,16,4,12
	.byte	'SR1',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SR1_Bits',0,8,194,5,3
	.word	25817
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_STAT_Bits',0,8,197,5,16,4,12
	.byte	'OL',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	15,16,2,35,0,12
	.byte	'ACBI',0,4
	.word	8599
	.byte	5,11,2,35,0,12
	.byte	'DV',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'WRF',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'DR',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'ACBO',0,4
	.word	8599
	.byte	5,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_STAT_Bits',0,8,207,5,3
	.word	25922
	.byte	11
	.byte	'_Ifx_GTM_AUX_IN_SRC_TIM_Bits',0,8,210,5,16,4,12
	.byte	'SRC_CH0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'SRC_CH1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SRC_CH2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'SRC_CH3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'SRC_CH4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'SRC_CH5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'SRC_CH6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'SRC_CH7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'SEL_OUT_N_CH0',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'SEL_OUT_N_CH1',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'SEL_OUT_N_CH2',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'SEL_OUT_N_CH3',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'SEL_OUT_N_CH4',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'SEL_OUT_N_CH5',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'SEL_OUT_N_CH6',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'SEL_OUT_N_CH7',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_AUX_IN_SRC_TIM_Bits',0,8,230,5,3
	.word	26125
	.byte	11
	.byte	'_Ifx_GTM_BRC_EIRQ_EN_Bits',0,8,233,5,16,4,12
	.byte	'DEST_ERR_EIRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'DID_EIRQ_EN0',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'DID_EIRQ_EN1',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'DID_EIRQ_EN2',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'DID_EIRQ_EN3',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'DID_EIRQ_EN4',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'DID_EIRQ_EN5',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'DID_EIRQ_EN6',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'DID_EIRQ_EN7',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'DID_EIRQ_EN8',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'DID_EIRQ_EN9',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'DID_EIRQ_EN10',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'DID_EIRQ_EN11',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8599
	.byte	19,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_EIRQ_EN_Bits',0,8,249,5,3
	.word	26595
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_EN_Bits',0,8,252,5,16,4,12
	.byte	'DEST_ERR_IRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'DID_IRQ_EN0',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'DID_IRQ_EN1',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'DID_IRQ_EN2',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'DID_IRQ_EN3',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'DID_IRQ_EN4',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'DID_IRQ_EN5',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'DID_IRQ_EN6',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'DID_IRQ_EN7',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'DID_IRQ_EN8',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'DID_IRQ_EN9',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'DID_IRQ_EN10',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'DID_IRQ_EN11',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8599
	.byte	19,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_EN_Bits',0,8,140,6,3
	.word	27003
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_FORCINT_Bits',0,8,143,6,16,4,12
	.byte	'TRG_DEST_ERR',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG_DID0',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TRG_DID1',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TRG_DID2',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TRG_DID3',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TRG_DID4',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TRG_DID5',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TRG_DID6',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TRG_DID7',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TRG_DID8',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TRG_DID9',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TRG_DID10',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TRG_DID11',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8599
	.byte	19,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_FORCINT_Bits',0,8,159,6,3
	.word	27396
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_MODE_Bits',0,8,162,6,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_MODE_Bits',0,8,166,6,3
	.word	27760
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ_NOTIFY_Bits',0,8,169,6,16,4,12
	.byte	'DEST_ERR',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'DID0',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'DID1',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'DID2',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'DID3',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'DID4',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'DID5',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'DID6',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'DID7',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'DID8',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'DID9',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'DID10',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'DID11',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8599
	.byte	19,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_NOTIFY_Bits',0,8,185,6,3
	.word	27871
	.byte	11
	.byte	'_Ifx_GTM_BRC_RST_Bits',0,8,188,6,16,4,12
	.byte	'RST',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_RST_Bits',0,8,192,6,3
	.word	28181
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC_ADDR_Bits',0,8,195,6,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	3,20,2,35,0,12
	.byte	'BRC_MODE',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8599
	.byte	19,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_SRC_ADDR_Bits',0,8,201,6,3
	.word	28277
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC_DEST_Bits',0,8,204,6,16,4,12
	.byte	'EN_DEST0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'EN_DEST1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'EN_DEST2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'EN_DEST3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'EN_DEST4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'EN_DEST5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'EN_DEST6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'EN_DEST7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'EN_DEST8',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'EN_DEST9',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'EN_DEST10',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'EN_DEST11',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'EN_DEST12',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'EN_DEST13',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'EN_DEST14',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'EN_DEST15',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'EN_DEST16',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'EN_DEST17',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'EN_DEST18',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'EN_DEST19',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'EN_DEST20',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'EN_DEST21',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'EN_TRASHBIN',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8599
	.byte	9,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_SRC_DEST_Bits',0,8,230,6,3
	.word	28427
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE_MODE_Bits',0,8,233,6,16,4,12
	.byte	'BRG_MODE',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'MSK_WR_RSP',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'BYPASS_SYNC',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8599
	.byte	5,24,2,35,0,12
	.byte	'MODE_UP_PGR',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'BUFF_OVL',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'SYNC_INPUT_REG',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8599
	.byte	3,16,2,35,0,12
	.byte	'BRG_RST',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8599
	.byte	7,8,2,35,0,12
	.byte	'BUFF_DPT',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_MODE_Bits',0,8,247,6,3
	.word	28994
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE_PTR1_Bits',0,8,250,6,16,4,12
	.byte	'NEW_TRAN_PTR',0,4
	.word	8599
	.byte	5,27,2,35,0,12
	.byte	'FIRST_RSP_PTR',0,4
	.word	8599
	.byte	5,22,2,35,0,12
	.byte	'TRAN_IN_PGR',0,4
	.word	8599
	.byte	5,17,2,35,0,12
	.byte	'ABT_TRAN_PGR',0,4
	.word	8599
	.byte	5,12,2,35,0,12
	.byte	'FBC',0,4
	.word	8599
	.byte	6,6,2,35,0,12
	.byte	'RSP_TRAN_RDY',0,4
	.word	8599
	.byte	6,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_PTR1_Bits',0,8,130,7,3
	.word	29325
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE_PTR2_Bits',0,8,133,7,16,4,12
	.byte	'TRAN_IN_PGR2',0,4
	.word	8599
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_PTR2_Bits',0,8,137,7,3
	.word	29527
	.byte	11
	.byte	'_Ifx_GTM_CANOUTSEL0_Bits',0,8,140,7,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'SEL6',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'SEL7',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_CANOUTSEL0_Bits',0,8,150,7,3
	.word	29640
	.byte	11
	.byte	'_Ifx_GTM_CANOUTSEL1_Bits',0,8,153,7,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_GTM_CANOUTSEL1_Bits',0,8,160,7,3
	.word	29833
	.byte	11
	.byte	'_Ifx_GTM_CCM_AEIM_STA_Bits',0,8,163,7,16,4,12
	.byte	'AEIM_XPT_ADDR',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'AEIM_XPT_STA',0,4
	.word	8599
	.byte	2,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	6,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_AEIM_STA_Bits',0,8,169,7,3
	.word	29985
	.byte	11
	.byte	'_Ifx_GTM_CCM_ARP_CTRL_Bits',0,8,172,7,16,4,12
	.byte	'ADDR',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'SIZE',0,4
	.word	8599
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	4,8,2,35,0,12
	.byte	'DIS_PROT',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8599
	.byte	6,1,2,35,0,12
	.byte	'WPROT_AEI',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ARP_CTRL_Bits',0,8,180,7,3
	.word	30149
	.byte	11
	.byte	'_Ifx_GTM_CCM_ARP_PROT_Bits',0,8,183,7,16,4,12
	.byte	'WPROT0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'WPROT1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'WPROT2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'WPROT3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'WPROT4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'WPROT5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'WPROT6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'WPROT7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ARP_PROT_Bits',0,8,194,7,3
	.word	30337
	.byte	11
	.byte	'_Ifx_GTM_CCM_ATOM_OUT_Bits',0,8,197,7,16,4,12
	.byte	'ATOM_I_OUT',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'ATOM_I_OUT_N',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'ATOM_IP1_OUT',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'ATOM_IP1_OUT_N',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ATOM_OUT_Bits',0,8,203,7,3
	.word	30572
	.byte	11
	.byte	'_Ifx_GTM_CCM_CFG_Bits',0,8,206,7,16,4,12
	.byte	'EN_TIM',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'EN_TOM_SPE_TDTM',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'EN_ATOM_ADTM',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'EN_MCS',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'EN_DPLL_MAP',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'EN_BRC',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'EN_PSM',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'EN_CMP_MON',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'CLS_CLK_DIV',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8599
	.byte	12,2,2,35,0,12
	.byte	'TBU_DIR1',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'TBU_DIR2',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CFG_Bits',0,8,221,7,3
	.word	30737
	.byte	11
	.byte	'_Ifx_GTM_CCM_CMU_CLK_CFG_Bits',0,8,224,7,16,4,12
	.byte	'CLK0_SRC',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'CLK1_SRC',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'CLK2_SRC',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'CLK3_SRC',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'CLK4_SRC',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'CLK5_SRC',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'reserved_22',0,4
	.word	8599
	.byte	2,8,2,35,0,12
	.byte	'CLK6_SRC',0,4
	.word	8599
	.byte	2,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	2,4,2,35,0,12
	.byte	'CLK7_SRC',0,4
	.word	8599
	.byte	2,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CMU_CLK_CFG_Bits',0,8,242,7,3
	.word	31072
	.byte	11
	.byte	'_Ifx_GTM_CCM_CMU_FXCLK_CFG_Bits',0,8,245,7,16,4,12
	.byte	'FXCLK0_SRC',0,4
	.word	8599
	.byte	4,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CMU_FXCLK_CFG_Bits',0,8,249,7,3
	.word	31489
	.byte	11
	.byte	'_Ifx_GTM_CCM_EXT_CAP_EN_Bits',0,8,252,7,16,4,12
	.byte	'TIM_I_EXT_CAP_EN',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'TIM_IP1_EXT_CAP_EN',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_EXT_CAP_EN_Bits',0,8,129,8,3
	.word	31612
	.byte	11
	.byte	'_Ifx_GTM_CCM_HW_CONF_Bits',0,8,132,8,16,4,12
	.byte	'GRSTEN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'BRIDGE_MODE_RST',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SYNC_INPUT_REG',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'CFG_CLOCK_RATE',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ATOM_OUT_RST',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ATOM_TRIG_CHAIN',0,4
	.word	8599
	.byte	3,24,2,35,0,12
	.byte	'TOM_OUT_RST',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TOM_TRIG_CHAIN',0,4
	.word	8599
	.byte	3,20,2,35,0,12
	.byte	'RAM_INIT_RST',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'ERM',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'ARU_CONNECT_CONFIG',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'IRQ_MODE_LEVEL',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'IRQ_MODE_PULSE',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'IRQ_MODE_PULSE_NOTIFY',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'IRQ_MODE_SINGLE_PULSE',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'ATOM_TRIG_INTCHAIN',0,4
	.word	8599
	.byte	4,8,2,35,0,12
	.byte	'TOM_TRIG_INTCHAIN',0,4
	.word	8599
	.byte	5,3,2,35,0,12
	.byte	'INT_CLK_EN_GEN',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_HW_CONF_Bits',0,8,154,8,3
	.word	31766
	.byte	11
	.byte	'_Ifx_GTM_CCM_PROT_Bits',0,8,157,8,16,4,12
	.byte	'CLS_PROT',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_PROT_Bits',0,8,161,8,3
	.word	32348
	.byte	11
	.byte	'_Ifx_GTM_CCM_TIM_AUX_IN_SRC_Bits',0,8,164,8,16,4,12
	.byte	'SRC_CH0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'SRC_CH1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SRC_CH2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'SRC_CH3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'SRC_CH4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'SRC_CH5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'SRC_CH6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'SRC_CH7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'SEL_OUT_N_CH0',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'SEL_OUT_N_CH1',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'SEL_OUT_N_CH2',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'SEL_OUT_N_CH3',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'SEL_OUT_N_CH4',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'SEL_OUT_N_CH5',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'SEL_OUT_N_CH6',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'SEL_OUT_N_CH7',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_TIM_AUX_IN_SRC_Bits',0,8,184,8,3
	.word	32451
	.byte	11
	.byte	'_Ifx_GTM_CCM_TOM_OUT_Bits',0,8,187,8,16,4,12
	.byte	'TOM_OUT',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'TOM_OUT_N',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_TOM_OUT_Bits',0,8,191,8,3
	.word	32929
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_CTRL1_Bits',0,8,194,8,16,4,12
	.byte	'O1SEL_0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'I1SEL_0',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'SWAP_0',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'O1F_0',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'XDT_EN_0_1',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'O1SEL_1',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'I1SEL_1',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'SH_EN_1',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'SWAP_1',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'O1F_1',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'reserved_14',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'O1SEL_2',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'I1SEL_2',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'SH_EN_2',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'SWAP_2',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'O1F_2',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'XDT_EN_2_3',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'O1SEL_3',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'I1SEL_3',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'SH_EN_3',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'SWAP_3',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'O1F_3',0,4
	.word	8599
	.byte	2,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL1_Bits',0,8,222,8,3
	.word	33036
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_CTRL2_Bits',0,8,225,8,16,4,12
	.byte	'POL0_0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'OC0_0',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SL0_0',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'DT0_0',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'POL1_0',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'OC1_0',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'SL1_0',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'DT1_0',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'POL0_1',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'OC0_1',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'SL0_1',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'DT0_1',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'POL1_1',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'OC1_1',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'SL1_1',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'DT1_1',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'POL0_2',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'OC0_2',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'SL0_2',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'DT0_2',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'POL1_2',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'OC1_2',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'SL1_2',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'DT1_2',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'POL0_3',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'OC0_3',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'SL0_3',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'DT0_3',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'POL1_3',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'OC1_3',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'SL1_3',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'DT1_3',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL2_Bits',0,8,131,9,3
	.word	33621
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_CTRL2_SR_Bits',0,8,134,9,16,4,12
	.byte	'POL0_0_SR',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'OC0_0_SR',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SL0_0_SR',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'DT0_0_SR',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'POL1_0_SR',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'OC1_0_SR',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'SL1_0_SR',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'DT1_0_SR',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'POL0_1_SR',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'OC0_1_SR',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'SL0_1_SR',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'DT0_1_SR',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'POL1_1_SR',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'OC1_1_SR',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'SL1_1_SR',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'DT1_1_SR',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'POL0_2_SR',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'OC0_2_SR',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'SL0_2_SR',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'DT0_2_SR',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'POL1_2_SR',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'OC1_2_SR',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'SL1_2_SR',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'DT1_2_SR',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'POL0_3_SR',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'OC0_3_SR',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'SL0_3_SR',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'DT0_3_SR',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'POL1_3_SR',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'OC1_3_SR',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'SL1_3_SR',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'DT1_3_SR',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL2_SR_Bits',0,8,168,9,3
	.word	34252
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_CTRL3_Bits',0,8,171,9,16,4,12
	.byte	'CII0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CIS0',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TSEL0_0',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TSEL1_0',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	4,24,2,35,0,12
	.byte	'CII1',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'CIS1',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TSEL0_1',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TSEL1_1',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8599
	.byte	4,16,2,35,0,12
	.byte	'CII2',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'CIS2',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TSEL0_2',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TSEL1_2',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	4,8,2,35,0,12
	.byte	'CII3',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'CIS3',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'TSEL0_3',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'TSEL1_3',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL3_Bits',0,8,193,9,3
	.word	34985
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_DTV_Bits',0,8,196,9,16,4,12
	.byte	'RELRISE',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	6,16,2,35,0,12
	.byte	'RELFALL',0,4
	.word	8599
	.byte	10,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	6,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_DTV_Bits',0,8,202,9,3
	.word	35435
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH_SR_Bits',0,8,205,9,16,4,12
	.byte	'SL0_0_SR_SR',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'SL1_0_SR_SR',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SL0_1_SR_SR',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'SL1_1_SR_SR',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'SL0_2_SR_SR',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'SL1_2_SR_SR',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'SL0_3_SR_SR',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'SL1_3_SR_SR',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_SR_Bits',0,8,216,9,3
	.word	35594
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CTRL_Bits',0,8,219,9,16,4,12
	.byte	'CLK_SEL',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'DTM_SEL',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'UPD_MODE',0,4
	.word	8599
	.byte	3,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'SR_UPD_EN',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	7,16,2,35,0,12
	.byte	'SHUT_OFF_RST',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8599
	.byte	15,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CTRL_Bits',0,8,229,9,3
	.word	35873
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_PS_CTRL_Bits',0,8,232,9,16,4,12
	.byte	'RELBLK',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	6,16,2,35,0,12
	.byte	'PSU_IN_SEL',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'IN_POL',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TIM_SEL',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'SHIFT_SEL',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'reserved_22',0,4
	.word	8599
	.byte	10,0,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_PS_CTRL_Bits',0,8,242,9,3
	.word	36114
	.byte	11
	.byte	'_Ifx_GTM_CFG_Bits',0,8,245,9,16,4,12
	.byte	'SRC_IN_MUX',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_CFG_Bits',0,8,249,9,3
	.word	36358
	.byte	11
	.byte	'_Ifx_GTM_CLC_Bits',0,8,252,9,16,4,12
	.byte	'DISR',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'DISS',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'EDIS',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	298
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_CLC_Bits',0,8,131,10,3
	.word	36453
	.byte	11
	.byte	'_Ifx_GTM_CLS_CLK_CFG_Bits',0,8,134,10,16,4,12
	.byte	'CLS0_CLK_DIV',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'CLS1_CLK_DIV',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'CLS2_CLK_DIV',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'CLS3_CLK_DIV',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'CLS4_CLK_DIV',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'CLS5_CLK_DIV',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'CLS6_CLK_DIV',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'CLS7_CLK_DIV',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'CLS8_CLK_DIV',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'CLS9_CLK_DIV',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'CLS10_CLK_DIV',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'CLS11_CLK_DIV',0,4
	.word	8599
	.byte	2,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CLS_CLK_CFG_Bits',0,8,149,10,3
	.word	36596
	.byte	11
	.byte	'_Ifx_GTM_CMP_EIRQ_EN_Bits',0,8,152,10,16,4,12
	.byte	'ABWC0_EN_EIRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ABWC1_EN_EIRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ABWC2_EN_EIRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ABWC3_EN_EIRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ABWC4_EN_EIRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ABWC5_EN_EIRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'ABWC6_EN_EIRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'ABWC7_EN_EIRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'ABWC8_EN_EIRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'ABWC9_EN_EIRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'ABWC10_EN_EIRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'ABWC11_EN_EIRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TBWC0_EN_EIRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TBWC1_EN_EIRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TBWC2_EN_EIRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TBWC3_EN_EIRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TBWC4_EN_EIRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TBWC5_EN_EIRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TBWC6_EN_EIRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TBWC7_EN_EIRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TBWC8_EN_EIRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TBWC9_EN_EIRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TBWC10_EN_EIRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TBWC11_EN_EIRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_EIRQ_EN_Bits',0,8,179,10,3
	.word	36976
	.byte	11
	.byte	'_Ifx_GTM_CMP_EN_Bits',0,8,182,10,16,4,12
	.byte	'ABWC0_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ABWC1_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ABWC2_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ABWC3_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ABWC4_EN',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ABWC5_EN',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'ABWC6_EN',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'ABWC7_EN',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'ABWC8_EN',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'ABWC9_EN',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'ABWC10_EN',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'ABWC11_EN',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TBWC0_EN',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TBWC1_EN',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TBWC2_EN',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TBWC3_EN',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TBWC4_EN',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TBWC5_EN',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TBWC6_EN',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TBWC7_EN',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TBWC8_EN',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TBWC9_EN',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TBWC10_EN',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TBWC11_EN',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_EN_Bits',0,8,209,10,3
	.word	37670
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_EN_Bits',0,8,212,10,16,4,12
	.byte	'ABWC0_EN_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ABWC1_EN_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ABWC2_EN_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ABWC3_EN_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ABWC4_EN_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ABWC5_EN_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'ABWC6_EN_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'ABWC7_EN_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'ABWC8_EN_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'ABWC9_EN_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'ABWC10_EN_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'ABWC11_EN_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TBWC0_EN_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TBWC1_EN_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TBWC2_EN_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TBWC3_EN_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TBWC4_EN_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TBWC5_EN_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TBWC6_EN_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TBWC7_EN_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TBWC8_EN_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TBWC9_EN_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TBWC10_EN_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TBWC11_EN_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_EN_Bits',0,8,239,10,3
	.word	38234
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_FORCINT_Bits',0,8,242,10,16,4,12
	.byte	'TRG_ABWC0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG_ABWC1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TRG_ABWC2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TRG_ABWC3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TRG_ABWC4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TRG_ABWC5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TRG_ABWC6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TRG_ABWC7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TRG_ABWC8',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TRG_ABWC9',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TRG_ABWC10',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TRG_ABWC11',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TRG_TBWC0',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TRG_TBWC1',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TRG_TBWC2',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TRG_TBWC3',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TRG_TBWC4',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TRG_TBWC5',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TRG_TBWC6',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TRG_TBWC7',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TRG_TBWC8',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TRG_TBWC9',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TRG_TBWC10',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TRG_TBWC11',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_FORCINT_Bits',0,8,141,11,3
	.word	38902
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_MODE_Bits',0,8,144,11,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_MODE_Bits',0,8,148,11,3
	.word	39508
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ_NOTIFY_Bits',0,8,151,11,16,4,12
	.byte	'ABWC0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ABWC1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ABWC2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ABWC3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ABWC4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ABWC5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'ABWC6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'ABWC7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'ABWC8',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'ABWC9',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'ABWC10',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'ABWC11',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TBWC0',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TBWC1',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TBWC2',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TBWC3',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TBWC4',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TBWC5',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TBWC6',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TBWC7',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TBWC8',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TBWC9',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TBWC10',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TBWC11',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_NOTIFY_Bits',0,8,178,11,3
	.word	39619
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK_CTRL_Bits',0,8,181,11,16,4,12
	.byte	'CLK0_EXT_DIVIDER',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CLK1_EXT_DIVIDER',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'CLK2_EXT_DIVIDER',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'CLK3_EXT_DIVIDER',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'CLK4_EXT_DIVIDER',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'CLK5_EXT_DIVIDER',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'CLK6_EXT_DIVIDER',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'CLK7_EXT_DIVIDER',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'CLK8_EXT_DIVIDER',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK_CTRL_Bits',0,8,193,11,3
	.word	40127
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK_EN_Bits',0,8,196,11,16,4,12
	.byte	'EN_CLK0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'EN_CLK1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'EN_CLK2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'EN_CLK3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'EN_CLK4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'EN_CLK5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'EN_CLK6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'EN_CLK7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'EN_ECLK0',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'EN_ECLK1',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'EN_ECLK2',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'EN_FXCLK',0,4
	.word	8599
	.byte	2,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK_EN_Bits',0,8,211,11,3
	.word	40470
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK__CTRL_Bits',0,8,214,11,16,4,12
	.byte	'CLK_CNT',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'CLK_SEL',0,4
	.word	8599
	.byte	2,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	6,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK__CTRL_Bits',0,8,219,11,3
	.word	40790
	.byte	11
	.byte	'_Ifx_GTM_CMU_ECLK_DEN_Bits',0,8,222,11,16,4,12
	.byte	'ECLK_DEN',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_ECLK_DEN_Bits',0,8,226,11,3
	.word	40922
	.byte	11
	.byte	'_Ifx_GTM_CMU_ECLK_NUM_Bits',0,8,229,11,16,4,12
	.byte	'ECLK_NUM',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_ECLK_NUM_Bits',0,8,233,11,3
	.word	41034
	.byte	11
	.byte	'_Ifx_GTM_CMU_FXCLK_CTRL_Bits',0,8,236,11,16,4,12
	.byte	'FXCLK_SEL',0,4
	.word	8599
	.byte	4,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_FXCLK_CTRL_Bits',0,8,240,11,3
	.word	41146
	.byte	11
	.byte	'_Ifx_GTM_CMU_GCLK_DEN_Bits',0,8,243,11,16,4,12
	.byte	'GCLK_DEN',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GCLK_DEN_Bits',0,8,247,11,3
	.word	41262
	.byte	11
	.byte	'_Ifx_GTM_CMU_GCLK_NUM_Bits',0,8,250,11,16,4,12
	.byte	'GCLK_NUM',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GCLK_NUM_Bits',0,8,254,11,3
	.word	41374
	.byte	11
	.byte	'_Ifx_GTM_CMU_GLB_CTRL_Bits',0,8,129,12,16,4,12
	.byte	'ARU_ADDR_RSTGLB',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GLB_CTRL_Bits',0,8,133,12,3
	.word	41486
	.byte	11
	.byte	'_Ifx_GTM_CTRL_Bits',0,8,136,12,16,4,12
	.byte	'RF_PROT',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TO_MODE',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'TO_VAL',0,4
	.word	8599
	.byte	5,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	3,20,2,35,0,12
	.byte	'AEIM_CLUSTER',0,4
	.word	8599
	.byte	4,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_CTRL_Bits',0,8,145,12,3
	.word	41604
	.byte	11
	.byte	'_Ifx_GTM_DATAIN_Bits',0,8,148,12,16,4,12
	.byte	'DATA',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_GTM_DATAIN_Bits',0,8,151,12,3
	.word	41804
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ACB_Bits',0,8,154,12,16,4,12
	.byte	'ACB_0',0,4
	.word	8599
	.byte	5,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	3,24,2,35,0,12
	.byte	'ACB_1',0,4
	.word	8599
	.byte	5,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8599
	.byte	3,16,2,35,0,12
	.byte	'ACB_2',0,4
	.word	8599
	.byte	5,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8599
	.byte	3,8,2,35,0,12
	.byte	'ACB_3',0,4
	.word	8599
	.byte	5,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ACB_Bits',0,8,164,12,3
	.word	41877
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ACT_STA_Bits',0,8,167,12,16,4,12
	.byte	'ACT_N',0,4
	.word	8599
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ACT_STA_Bits',0,8,170,12,3
	.word	42097
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_CAL1_Bits',0,8,173,12,16,4,12
	.byte	'ADD_IN_CAL1',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL1_Bits',0,8,177,12,3
	.word	42183
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_CAL2_Bits',0,8,180,12,16,4,12
	.byte	'ADD_IN_CAL2',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL2_Bits',0,8,184,12,3
	.word	42306
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_LD1_Bits',0,8,187,12,16,4,12
	.byte	'ADD_IN_LD1',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD1_Bits',0,8,191,12,3
	.word	42429
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADD_IN_LD2_Bits',0,8,194,12,16,4,12
	.byte	'ADD_IN_LD2',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD2_Bits',0,8,198,12,3
	.word	42549
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADT_S_Bits',0,8,201,12,16,4,12
	.byte	'PD_S',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'NS',0,4
	.word	8599
	.byte	6,10,2,35,0,12
	.byte	'reserved_22',0,4
	.word	8599
	.byte	2,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADT_S_Bits',0,8,207,12,3
	.word	42669
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ADT_TI_Bits',0,8,210,12,16,4,12
	.byte	'PD',0,4
	.word	8599
	.byte	13,19,2,35,0,12
	.byte	'TINT',0,4
	.word	8599
	.byte	3,16,2,35,0,12
	.byte	'NT',0,4
	.word	8599
	.byte	3,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	8599
	.byte	5,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADT_TI_Bits',0,8,217,12,3
	.word	42810
	.byte	11
	.byte	'_Ifx_GTM_DPLL_AOSV_2_Bits',0,8,220,12,16,4,12
	.byte	'AOSV_2A',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'AOSV_2B',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'AOSV_2C',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'AOSV_2D',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_AOSV_2_Bits',0,8,226,12,3
	.word	42967
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_Bits',0,8,229,12,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'WAPS',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'APS',0,4
	.word	8599
	.byte	6,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	5,19,2,35,0,12
	.byte	'WAPS_1C2',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'APS_1C2',0,4
	.word	8599
	.byte	6,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	12,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_Bits',0,8,238,12,3
	.word	43110
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_1C3_Bits',0,8,241,12,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'APS_1C3',0,4
	.word	8599
	.byte	6,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_1C3_Bits',0,8,246,12,3
	.word	43308
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_1C3_EXT_Bits',0,8,249,12,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'APS_1C3',0,4
	.word	8599
	.byte	7,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_1C3_EXT_Bits',0,8,254,12,3
	.word	43440
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_EXT_Bits',0,8,129,13,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'WAPS',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'APS',0,4
	.word	8599
	.byte	7,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	4,19,2,35,0,12
	.byte	'WAPS_1C2',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'APS_1C2',0,4
	.word	8599
	.byte	7,11,2,35,0,12
	.byte	'reserved_21',0,4
	.word	8599
	.byte	11,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_EXT_Bits',0,8,138,13,3
	.word	43580
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_SYNC_Bits',0,8,141,13,16,4,12
	.byte	'APS_1C2_EXT',0,4
	.word	8599
	.byte	6,26,2,35,0,12
	.byte	'APS_1C2_STATUS',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8599
	.byte	7,18,2,35,0,12
	.byte	'APS_1C2_OLD',0,4
	.word	8599
	.byte	6,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	12,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_SYNC_Bits',0,8,148,13,3
	.word	43786
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APS_SYNC_EXT_Bits',0,8,151,13,16,4,12
	.byte	'APS_1C2_EXT',0,4
	.word	8599
	.byte	7,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8599
	.byte	8,17,2,35,0,12
	.byte	'APS_1C2_STATUS',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'APS_1C2_OLD',0,4
	.word	8599
	.byte	7,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8599
	.byte	9,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_SYNC_EXT_Bits',0,8,158,13,3
	.word	43974
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APT_Bits',0,8,161,13,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'WAPT',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'APT',0,4
	.word	8599
	.byte	10,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'WAPT_2B',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'APT_2B',0,4
	.word	8599
	.byte	10,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT_Bits',0,8,170,13,3
	.word	44170
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APT_2C_Bits',0,8,173,13,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'APT_2C',0,4
	.word	8599
	.byte	10,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8599
	.byte	20,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT_2C_Bits',0,8,178,13,3
	.word	44367
	.byte	11
	.byte	'_Ifx_GTM_DPLL_APT_SYNC_Bits',0,8,181,13,16,4,12
	.byte	'APT_2B_EXT',0,4
	.word	8599
	.byte	6,26,2,35,0,12
	.byte	'APT_2B_STATUS',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8599
	.byte	7,18,2,35,0,12
	.byte	'APT_2B_OLD',0,4
	.word	8599
	.byte	10,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT_SYNC_Bits',0,8,188,13,3
	.word	44497
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_SX_Bits',0,8,191,13,16,4,12
	.byte	'CDT_SX',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_SX_Bits',0,8,195,13,3
	.word	44682
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_SX_NOM_Bits',0,8,198,13,16,4,12
	.byte	'CDT_SX_NOM',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_SX_NOM_Bits',0,8,202,13,3
	.word	44790
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_TX_Bits',0,8,205,13,16,4,12
	.byte	'CDT_TX',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_TX_Bits',0,8,209,13,3
	.word	44910
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CDT_TX_NOM_Bits',0,8,212,13,16,4,12
	.byte	'CDT_TX_NOM',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_TX_NOM_Bits',0,8,216,13,3
	.word	45018
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CNT_NUM_1_Bits',0,8,219,13,16,4,12
	.byte	'CNT_NUM_1',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CNT_NUM_1_Bits',0,8,223,13,3
	.word	45138
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CNT_NUM_2_Bits',0,8,226,13,16,4,12
	.byte	'CNT_NUM_2',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CNT_NUM_2_Bits',0,8,230,13,3
	.word	45255
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CSN_MAX_Bits',0,8,233,13,16,4,12
	.byte	'CSN_MAX',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CSN_MAX_Bits',0,8,237,13,3
	.word	45372
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CSN_MIN_Bits',0,8,240,13,16,4,12
	.byte	'CSN_MIN',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CSN_MIN_Bits',0,8,244,13,3
	.word	45483
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTN_MAX_Bits',0,8,247,13,16,4,12
	.byte	'CTN_MAX',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTN_MAX_Bits',0,8,251,13,3
	.word	45594
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTN_MIN_Bits',0,8,254,13,16,4,12
	.byte	'CTN_MIN',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTN_MIN_Bits',0,8,130,14,3
	.word	45705
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_0_Bits',0,8,133,14,16,4,12
	.byte	'MLT',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'IFP',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'SNU',0,4
	.word	8599
	.byte	5,16,2,35,0,12
	.byte	'TNU',0,4
	.word	8599
	.byte	9,7,2,35,0,12
	.byte	'AMS',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'AMT',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'IDS',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'IDT',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'SEN',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'TEN',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'RMO',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0_Bits',0,8,146,14,3
	.word	45816
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_0_SHADOW_STATE_Bits',0,8,149,14,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'IFP',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8599
	.byte	14,7,2,35,0,12
	.byte	'AMS',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'IDS',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	3,1,2,35,0,12
	.byte	'RMO',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_STATE_Bits',0,8,159,14,3
	.word	46048
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_0_SHADOW_TRIGGER_Bits',0,8,162,14,16,4,12
	.byte	'MLT',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'IFP',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8599
	.byte	15,6,2,35,0,12
	.byte	'AMT',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'IDT',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'reserved_29',0,4
	.word	8599
	.byte	2,1,2,35,0,12
	.byte	'RMO',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_TRIGGER_Bits',0,8,172,14,3
	.word	46292
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_1_Bits',0,8,175,14,16,4,12
	.byte	'DMO',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'DEN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'IDDS',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'COA',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'PIT',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'SGE1',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'DLM1',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'PCM1',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'SGE2',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'DLM2',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'PCM2',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'SYN_NS',0,4
	.word	8599
	.byte	5,16,2,35,0,12
	.byte	'SYN_NT',0,4
	.word	8599
	.byte	6,10,2,35,0,12
	.byte	'LCD',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'SWR',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'SYSF',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TS0_HRS',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'TS0_HRT',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'SMC',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'SSL',0,4
	.word	8599
	.byte	2,2,2,35,0,12
	.byte	'TSL',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1_Bits',0,8,198,14,3
	.word	46533
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_11_Bits',0,8,201,14,16,4,12
	.byte	'SIP1',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ERZ1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'PCMF1',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'FSYL1',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'INCF1',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'PCMF1_INCCNT_B',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'ADT',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'ADS',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'SIP2',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'ERZ2',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'PCMF2',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'FSYL2',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'INCF2',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'PCMF2_INCCNT_B',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'STATE_EXT',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'ACBU',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'WSIP1',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'WERZ1',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'WPCMF1',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'WFSYL1',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'WINCF1',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'WPCMF1_INCCNT_B',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'WADT',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'WADS',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'WSIP2',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'WERZ2',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'WPCMF2',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'WFSYL2',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'WINCF2',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'WPCMF2_INCCNT_B',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'WSTATE_EXT',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'WACBU',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_11_Bits',0,8,235,14,3
	.word	46937
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_1_SHADOW_STATE_Bits',0,8,238,14,16,4,12
	.byte	'DMO',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	2,29,2,35,0,12
	.byte	'COA',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'SGE1',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'DLM1',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'PCM1',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'SGE2',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'DLM2',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'PCM2',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8599
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1_SHADOW_STATE_Bits',0,8,251,14,3
	.word	47592
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_1_SHADOW_TRIGGER_Bits',0,8,254,14,16,4,12
	.byte	'DMO',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	2,29,2,35,0,12
	.byte	'COA',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'PIT',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'SGE1',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'DLM1',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'PCM1',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1_SHADOW_TRIGGER_Bits',0,8,136,15,3
	.word	47878
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_2_Bits',0,8,139,15,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'AEN0',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'AEN1',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'AEN2',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'AEN3',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'AEN4',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'AEN5',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'AEN6',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'AEN7',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'WAD0',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'WAD1',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'WAD2',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'WAD3',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'WAD4',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'WAD5',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'WAD6',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'WAD7',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_2_Bits',0,8,159,15,3
	.word	48112
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_3_Bits',0,8,162,15,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'AEN8',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'AEN9',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'AEN10',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'AEN11',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'AEN12',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'AEN13',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'AEN14',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'AEN15',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'WAD8',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'WAD9',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'WAD10',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'WAD11',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'WAD12',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'WAD13',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'WAD14',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'WAD15',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_3_Bits',0,8,182,15,3
	.word	48480
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_4_Bits',0,8,185,15,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'AEN16',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'AEN17',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'AEN18',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'AEN19',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'AEN20',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'AEN21',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'AEN22',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'AEN23',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'WAD16',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'WAD17',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'WAD18',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'WAD19',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'WAD20',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'WAD21',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'WAD22',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'WAD23',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_4_Bits',0,8,205,15,3
	.word	48860
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_5_Bits',0,8,208,15,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'AEN24',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'AEN25',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'AEN26',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'AEN27',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'AEN28',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'AEN29',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'AEN30',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'AEN31',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'WAD24',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'WAD25',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'WAD26',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'WAD27',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'WAD28',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'WAD29',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'WAD30',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'WAD31',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_5_Bits',0,8,228,15,3
	.word	49244
	.byte	11
	.byte	'_Ifx_GTM_DPLL_CTRL_EXT_Bits',0,8,231,15,16,4,12
	.byte	'SNU',0,4
	.word	8599
	.byte	6,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8599
	.byte	10,16,2,35,0,12
	.byte	'SYN_NS',0,4
	.word	8599
	.byte	6,10,2,35,0,12
	.byte	'reserved_22',0,4
	.word	8599
	.byte	10,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_EXT_Bits',0,8,237,15,3
	.word	49628
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DLA_Bits',0,8,240,15,16,4,12
	.byte	'DLA',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DLA_Bits',0,8,244,15,3
	.word	49777
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DTA_Bits',0,8,247,15,16,4,12
	.byte	'DTA',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DTA_Bits',0,8,251,15,3
	.word	49876
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_S_Bits',0,8,254,15,16,4,12
	.byte	'DT_S',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S_Bits',0,8,130,16,3
	.word	49975
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_S_ACT_Bits',0,8,133,16,16,4,12
	.byte	'DT_S_ACT',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S_ACT_Bits',0,8,137,16,3
	.word	50077
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_S_START_Bits',0,8,140,16,16,4,12
	.byte	'DPLL_DT_S_START',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S_START_Bits',0,8,144,16,3
	.word	50191
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_TI_Bits',0,8,147,16,16,4,12
	.byte	'DT_T',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_TI_Bits',0,8,151,16,3
	.word	50316
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_T_ACT_Bits',0,8,154,16,16,4,12
	.byte	'DT_T_ACT',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_T_ACT_Bits',0,8,158,16,3
	.word	50420
	.byte	11
	.byte	'_Ifx_GTM_DPLL_DT_T_START_Bits',0,8,161,16,16,4,12
	.byte	'DPLL_DT_T_START',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_T_START_Bits',0,8,165,16,3
	.word	50534
	.byte	11
	.byte	'_Ifx_GTM_DPLL_EDT_S_Bits',0,8,168,16,16,4,12
	.byte	'EDT_S',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EDT_S_Bits',0,8,172,16,3
	.word	50659
	.byte	11
	.byte	'_Ifx_GTM_DPLL_EDT_T_Bits',0,8,175,16,16,4,12
	.byte	'EDT_T',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EDT_T_Bits',0,8,179,16,3
	.word	50764
	.byte	11
	.byte	'_Ifx_GTM_DPLL_EIRQ_EN_Bits',0,8,182,16,16,4,12
	.byte	'PDI_EIRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'PEI_EIRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TINI_EIRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TAXI_EIRQ_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'SISI_EIRQ_EN',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TISI_EIRQ_EN',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MSI_EIRQ_EN',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MTI_EIRQ_EN',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'SASI_EIRQ_EN',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TASI_EIRQ_EN',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'PWI_EIRQ_EN',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'W2I_EIRQ_EN',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'W1I_EIRQ_EN',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'GL1I_EIRQ_EN',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'LL1I_EIRQ_EN',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'EI_EIRQ_EN',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'GL2I_EIRQ_EN',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'LL2I_EIRQ_EN',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TE0I_EIRQ_EN',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TE1I_EIRQ_EN',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TE2I_EIRQ_EN',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TE3I_EIRQ_EN',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TE4I_EIRQ_EN',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'CDTI_EIRQ_EN',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'CDSI_EIRQ_EN',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TORI_EIRQ_EN',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'SORI_EIRQ_EN',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'DCGI_EIRQ_EN',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EIRQ_EN_Bits',0,8,213,16,3
	.word	50869
	.byte	11
	.byte	'_Ifx_GTM_DPLL_FTV_S_Bits',0,8,216,16,16,4,12
	.byte	'STATE_FT',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_FTV_S_Bits',0,8,220,16,3
	.word	51624
	.byte	11
	.byte	'_Ifx_GTM_DPLL_FTV_T_Bits',0,8,223,16,16,4,12
	.byte	'TRIGGER_FT',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_FTV_T_Bits',0,8,227,16,3
	.word	51732
	.byte	11
	.byte	'_Ifx_GTM_DPLL_ID_PMTR_Bits',0,8,230,16,16,4,12
	.byte	'ID_PMTR_X',0,4
	.word	8599
	.byte	9,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ID_PMTR_Bits',0,8,234,16,3
	.word	51842
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INCF1_OFFSET_Bits',0,8,237,16,16,4,12
	.byte	'DPLL_INCF1_OFFSET',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INCF1_OFFSET_Bits',0,8,241,16,3
	.word	51954
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INCF2_OFFSET_Bits',0,8,244,16,16,4,12
	.byte	'DPLL_INCF2_OFFSET',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INCF2_OFFSET_Bits',0,8,248,16,3
	.word	52085
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INC_CNT1_Bits',0,8,251,16,16,4,12
	.byte	'INC_CNT1',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT1_Bits',0,8,255,16,3
	.word	52216
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INC_CNT1_MASK_Bits',0,8,130,17,16,4,12
	.byte	'INC_CNT1_NOTIFY',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT1_MASK_Bits',0,8,134,17,3
	.word	52330
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INC_CNT2_Bits',0,8,137,17,16,4,12
	.byte	'INC_CNT2',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT2_Bits',0,8,141,17,3
	.word	52461
	.byte	11
	.byte	'_Ifx_GTM_DPLL_INC_CNT2_MASK_Bits',0,8,144,17,16,4,12
	.byte	'INC_CNT2_NOTIFY',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT2_MASK_Bits',0,8,148,17,3
	.word	52575
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_EN_Bits',0,8,151,17,16,4,12
	.byte	'PDI_IRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'PEI_IRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TINI_IRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TAXI_IRQ_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'SISI_IRQ_EN',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TISI_IRQ_EN',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MSI_IRQ_EN',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MTI_IRQ_EN',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'SASI_IRQ_EN',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TASI_IRQ_EN',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'PWI_IRQ_EN',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'W2I_IRQ_EN',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'W1I_IRQ_EN',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'GL1I_IRQ_EN',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'LL1I_IRQ_EN',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'EI_IRQ_EN',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'GL2I_IRQ_EN',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'LL2I_IRQ_EN',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TE0I_IRQ_EN',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TE1I_IRQ_EN',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TE2I_IRQ_EN',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TE3I_IRQ_EN',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TE4I_IRQ_EN',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'CDTI_IRQ_EN',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'CDSI_IRQ_EN',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TORI_IRQ_EN',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'SORI_IRQ_EN',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'DCGI_IRQ_EN',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_EN_Bits',0,8,182,17,3
	.word	52706
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_FORCINT_Bits',0,8,185,17,16,4,12
	.byte	'TRG_PDI',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG_PEI',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TRG_TINI',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TRG_TAXI',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TRG_SISI',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TRG_TISI',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TRG_MSI',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TRG_MTI',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TRG_SASI',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TRG_TASI',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TRG_PWI',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TRG_W2I',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TRG_W1I',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TRG_GL1I',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TRG_LL1I',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TRG_EI',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TRG_GL2I',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TRG_LL2I',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TRG_TE0I',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TRG_TE1I',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TRG_TE2I',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TRG_TE3I',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TRG_TE4I',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TRG_CDTI',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TRG_CDSI',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TRG_TORI',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'TRG_SORI',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'TRG_DCGI',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_FORCINT_Bits',0,8,216,17,3
	.word	53431
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_MODE_Bits',0,8,219,17,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_MODE_Bits',0,8,223,17,3
	.word	54082
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ_NOTIFY_Bits',0,8,226,17,16,4,12
	.byte	'PDI',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'PEI',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TINI',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TAXI',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'SISI',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TISI',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MSI',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MTI',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'SASI',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TASI',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'PWI',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'W2I',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'W1I',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'GL1I',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'LL1I',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'EI',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'GL2I',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'LL2I',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TE0I',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TE1I',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TE2I',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TE3I',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TE4I',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'CDTI',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'CDSI',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TORI',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'SORI',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'DCGI',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_NOTIFY_Bits',0,8,129,18,3
	.word	54195
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MEDT_S_Bits',0,8,132,18,16,4,12
	.byte	'MEDT_S',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MEDT_S_Bits',0,8,136,18,3
	.word	54732
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MEDT_T_Bits',0,8,139,18,16,4,12
	.byte	'MEDT_T',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MEDT_T_Bits',0,8,143,18,3
	.word	54840
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MLS1_Bits',0,8,146,18,16,4,12
	.byte	'MLS1',0,4
	.word	8599
	.byte	18,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8599
	.byte	6,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MLS1_Bits',0,8,151,18,3
	.word	54948
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MLS2_Bits',0,8,154,18,16,4,12
	.byte	'MLS2',0,4
	.word	8599
	.byte	18,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8599
	.byte	6,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MLS2_Bits',0,8,159,18,3
	.word	55073
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MPVAL1_Bits',0,8,162,18,16,4,12
	.byte	'MPVAL1',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'SIX1',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MPVAL1_Bits',0,8,167,18,3
	.word	55198
	.byte	11
	.byte	'_Ifx_GTM_DPLL_MPVAL2_Bits',0,8,170,18,16,4,12
	.byte	'MPVAL2',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'SIX2',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MPVAL2_Bits',0,8,175,18,3
	.word	55322
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NA_Bits',0,8,178,18,16,4,12
	.byte	'DB',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'DW',0,4
	.word	8599
	.byte	10,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	4,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NA_Bits',0,8,184,18,3
	.word	55446
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_S_Bits',0,8,187,18,16,4,12
	.byte	'NMB_S',0,4
	.word	8599
	.byte	20,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	4,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S_Bits',0,8,192,18,3
	.word	55579
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_S_TAR_Bits',0,8,195,18,16,4,12
	.byte	'NMB_S_TAR',0,4
	.word	8599
	.byte	20,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	4,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR_Bits',0,8,200,18,3
	.word	55707
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_S_TAR_OLD_Bits',0,8,203,18,16,4,12
	.byte	'NMB_S_TAR_OLD',0,4
	.word	8599
	.byte	20,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	4,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR_OLD_Bits',0,8,208,18,3
	.word	55847
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_T_Bits',0,8,211,18,16,4,12
	.byte	'NMB_T',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T_Bits',0,8,216,18,3
	.word	55999
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_T_TAR_Bits',0,8,219,18,16,4,12
	.byte	'NMB_T_TAR',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR_Bits',0,8,224,18,3
	.word	56127
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NMB_T_TAR_OLD_Bits',0,8,227,18,16,4,12
	.byte	'NMB_T_TAR_OLD',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR_OLD_Bits',0,8,232,18,3
	.word	56267
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NTI_CNT_Bits',0,8,235,18,16,4,12
	.byte	'NTI_CNT',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NTI_CNT_Bits',0,8,239,18,3
	.word	56419
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NUSC_Bits',0,8,242,18,16,4,12
	.byte	'NUSE',0,4
	.word	8599
	.byte	6,26,2,35,0,12
	.byte	'FSS',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'SYN_S',0,4
	.word	8599
	.byte	6,19,2,35,0,12
	.byte	'SYN_S_OLD',0,4
	.word	8599
	.byte	6,13,2,35,0,12
	.byte	'VSN',0,4
	.word	8599
	.byte	6,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8599
	.byte	4,3,2,35,0,12
	.byte	'WNUS',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'WSYN',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'WVSN',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC_Bits',0,8,253,18,3
	.word	56530
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NUSC_EXT1_Bits',0,8,128,19,16,4,12
	.byte	'SYN_S',0,4
	.word	8599
	.byte	7,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8599
	.byte	9,16,2,35,0,12
	.byte	'SYN_S_OLD',0,4
	.word	8599
	.byte	7,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8599
	.byte	7,2,2,35,0,12
	.byte	'WSYN',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'reserved_31',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC_EXT1_Bits',0,8,136,19,3
	.word	56748
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NUSC_EXT2_Bits',0,8,139,19,16,4,12
	.byte	'NUSE',0,4
	.word	8599
	.byte	7,25,2,35,0,12
	.byte	'reserved_7',0,4
	.word	8599
	.byte	8,17,2,35,0,12
	.byte	'FSS',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'VSN',0,4
	.word	8599
	.byte	7,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8599
	.byte	6,3,2,35,0,12
	.byte	'WNUS',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'WVSN',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC_EXT2_Bits',0,8,149,19,3
	.word	56943
	.byte	11
	.byte	'_Ifx_GTM_DPLL_NUTC_Bits',0,8,152,19,16,4,12
	.byte	'NUTE',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'FST',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8599
	.byte	2,19,2,35,0,12
	.byte	'SYN_T',0,4
	.word	8599
	.byte	3,16,2,35,0,12
	.byte	'SYN_T_OLD',0,4
	.word	8599
	.byte	3,13,2,35,0,12
	.byte	'VTN',0,4
	.word	8599
	.byte	6,7,2,35,0,12
	.byte	'reserved_25',0,4
	.word	8599
	.byte	4,3,2,35,0,12
	.byte	'WNUT',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'WSYN',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'WVTN',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUTC_Bits',0,8,164,19,3
	.word	57162
	.byte	11
	.byte	'_Ifx_GTM_DPLL_OSW_Bits',0,8,167,19,16,4,12
	.byte	'SWON_S',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'SWON_T',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	6,24,2,35,0,12
	.byte	'OSS',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'reserved_10',0,4
	.word	8599
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_OSW_Bits',0,8,174,19,3
	.word	57403
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PDT_Bits',0,8,177,19,16,4,12
	.byte	'DB',0,4
	.word	8599
	.byte	14,18,2,35,0,12
	.byte	'DW',0,4
	.word	8599
	.byte	10,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PDT_Bits',0,8,182,19,3
	.word	57560
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSA_Bits',0,8,185,19,16,4,12
	.byte	'PSA',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSA_Bits',0,8,189,19,3
	.word	57672
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSAC_Bits',0,8,192,19,16,4,12
	.byte	'PSAC',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSAC_Bits',0,8,196,19,3
	.word	57771
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSSC_Bits',0,8,199,19,16,4,12
	.byte	'PSSC',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSC_Bits',0,8,203,19,3
	.word	57873
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSSM_Bits',0,8,206,19,16,4,12
	.byte	'PSSM',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSM_Bits',0,8,210,19,3
	.word	57975
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSSM_OLD_Bits',0,8,213,19,16,4,12
	.byte	'PSSM_OLD',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSM_OLD_Bits',0,8,217,19,3
	.word	58077
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSTC_Bits',0,8,220,19,16,4,12
	.byte	'PSTC',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTC_Bits',0,8,224,19,3
	.word	58191
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSTM_Bits',0,8,227,19,16,4,12
	.byte	'PSTM',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTM_Bits',0,8,231,19,3
	.word	58293
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PSTM_OLD_Bits',0,8,234,19,16,4,12
	.byte	'PSTM_OLD',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTM_OLD_Bits',0,8,238,19,3
	.word	58395
	.byte	11
	.byte	'_Ifx_GTM_DPLL_PVT_Bits',0,8,241,19,16,4,12
	.byte	'PVT',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PVT_Bits',0,8,245,19,3
	.word	58509
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RAM_INI_Bits',0,8,248,19,16,4,12
	.byte	'INIT_1A',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'INIT_1BC',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'INIT_2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'INIT_RAM',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RAM_INI_Bits',0,8,128,20,3
	.word	58608
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_SX_Bits',0,8,131,20,16,4,12
	.byte	'RCDT_SX',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_SX_Bits',0,8,135,20,3
	.word	58798
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_SX_NOM_Bits',0,8,138,20,16,4,12
	.byte	'RCDT_SX_NOM',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_SX_NOM_Bits',0,8,142,20,3
	.word	58909
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_TX_Bits',0,8,145,20,16,4,12
	.byte	'RCDT_TX',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_TX_Bits',0,8,149,20,3
	.word	59032
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RCDT_TX_NOM_Bits',0,8,152,20,16,4,12
	.byte	'RCDT_TX_NOM',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_TX_NOM_Bits',0,8,156,20,3
	.word	59143
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RDT_S_Bits',0,8,159,20,16,4,12
	.byte	'RDT_S',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_S_Bits',0,8,163,20,3
	.word	59266
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RDT_S_ACT_Bits',0,8,166,20,16,4,12
	.byte	'RDT_S_ACT',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_S_ACT_Bits',0,8,170,20,3
	.word	59371
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RDT_TI_Bits',0,8,173,20,16,4,12
	.byte	'RDT_T',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_TI_Bits',0,8,177,20,3
	.word	59488
	.byte	11
	.byte	'_Ifx_GTM_DPLL_RDT_T_ACT_Bits',0,8,180,20,16,4,12
	.byte	'RDT_T_ACT',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_T_ACT_Bits',0,8,184,20,3
	.word	59595
	.byte	11
	.byte	'_Ifx_GTM_DPLL_SIDEL_Bits',0,8,187,20,16,4,12
	.byte	'SIDEL',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_SIDEL_Bits',0,8,191,20,3
	.word	59712
	.byte	11
	.byte	'_Ifx_GTM_DPLL_SLR_Bits',0,8,194,20,16,4,12
	.byte	'SLR',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	16,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_SLR_Bits',0,8,199,20,3
	.word	59817
	.byte	11
	.byte	'_Ifx_GTM_DPLL_STA_Bits',0,8,202,20,16,4,12
	.byte	'STA_T',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'CNT_T',0,4
	.word	8599
	.byte	3,20,2,35,0,12
	.byte	'STA_S',0,4
	.word	8599
	.byte	8,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'CNT_S',0,4
	.word	8599
	.byte	3,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA_Bits',0,8,211,20,3
	.word	59938
	.byte	11
	.byte	'_Ifx_GTM_DPLL_STATUS_Bits',0,8,214,20,16,4,12
	.byte	'FPCE',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CSO',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'CTO',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'CRO',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'RCS',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'RCT',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'PSE',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'SOR',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'MS',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TOR',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'MT',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'RAM2_ERR',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8599
	.byte	2,17,2,35,0,12
	.byte	'LOW_RES',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'CSVS',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'CSVT',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'CAIP2',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'CAIP1',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'ISN',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'ITN',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'BWD2',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'BWD1',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'LOCK2',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'SYS',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'SYT',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'FSD',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'FTD',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'LOCK1',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'ERR',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STATUS_Bits',0,8,247,20,3
	.word	60135
	.byte	11
	.byte	'_Ifx_GTM_DPLL_STA_FLAG_Bits',0,8,250,20,16,4,12
	.byte	'STA_FLAG_T',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	7,24,2,35,0,12
	.byte	'STA_FLAG_S',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'INC_CNT1_FLAG',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'INC_CNT2_FLAG',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8599
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA_FLAG_Bits',0,8,130,21,3
	.word	60710
	.byte	11
	.byte	'_Ifx_GTM_DPLL_STA_MASK_Bits',0,8,133,21,16,4,12
	.byte	'STA_NOTIFY_T',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'STA_NOTIFY_S',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA_MASK_Bits',0,8,138,21,3
	.word	60920
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TBU_TS0_S_Bits',0,8,141,21,16,4,12
	.byte	'TBU_TS0_S',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TBU_TS0_S_Bits',0,8,145,21,3
	.word	61062
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TBU_TS0_T_Bits',0,8,148,21,16,4,12
	.byte	'TBU_TS0_T',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TBU_TS0_T_Bits',0,8,152,21,3
	.word	61179
	.byte	11
	.byte	'_Ifx_GTM_DPLL_THMA_Bits',0,8,155,21,16,4,12
	.byte	'THMA',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THMA_Bits',0,8,160,21,3
	.word	61296
	.byte	11
	.byte	'_Ifx_GTM_DPLL_THMI_Bits',0,8,163,21,16,4,12
	.byte	'THMI',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THMI_Bits',0,8,168,21,3
	.word	61421
	.byte	11
	.byte	'_Ifx_GTM_DPLL_THVAL_Bits',0,8,171,21,16,4,12
	.byte	'THVAL',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THVAL_Bits',0,8,175,21,3
	.word	61546
	.byte	11
	.byte	'_Ifx_GTM_DPLL_THVAL2_Bits',0,8,178,21,16,4,12
	.byte	'THVAL',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THVAL2_Bits',0,8,182,21,3
	.word	61651
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TIDEL_Bits',0,8,185,21,16,4,12
	.byte	'TIDEL',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TIDEL_Bits',0,8,189,21,3
	.word	61758
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TLR_Bits',0,8,192,21,16,4,12
	.byte	'TLR',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	16,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TLR_Bits',0,8,197,21,3
	.word	61863
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TOV_Bits',0,8,200,21,16,4,12
	.byte	'TOV_DB',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'TOV_DW',0,4
	.word	8599
	.byte	6,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TOV_Bits',0,8,206,21,3
	.word	61984
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TOV_S_Bits',0,8,209,21,16,4,12
	.byte	'DB',0,4
	.word	8599
	.byte	10,22,2,35,0,12
	.byte	'DW',0,4
	.word	8599
	.byte	6,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TOV_S_Bits',0,8,215,21,3
	.word	62127
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TSAC_Bits',0,8,218,21,16,4,12
	.byte	'TSAC',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TSAC_Bits',0,8,222,21,3
	.word	62266
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TSF_S_Bits',0,8,225,21,16,4,12
	.byte	'TSF_S',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TSF_S_Bits',0,8,229,21,3
	.word	62368
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TSF_TI_Bits',0,8,232,21,16,4,12
	.byte	'TSF_T',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TSF_TI_Bits',0,8,236,21,3
	.word	62473
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_S_Bits',0,8,239,21,16,4,12
	.byte	'STATE_TS',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_S_Bits',0,8,243,21,3
	.word	62580
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_S_OLD_Bits',0,8,246,21,16,4,12
	.byte	'STATE_TS_OLD',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_S_OLD_Bits',0,8,250,21,3
	.word	62686
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_T_Bits',0,8,253,21,16,4,12
	.byte	'TRIGGER_TS',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_T_Bits',0,8,129,22,3
	.word	62804
	.byte	11
	.byte	'_Ifx_GTM_DPLL_TS_T_OLD_Bits',0,8,132,22,16,4,12
	.byte	'TRIGGER_TS_OLD',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_T_OLD_Bits',0,8,136,22,3
	.word	62912
	.byte	11
	.byte	'_Ifx_GTM_DSADCINSEL_Bits',0,8,139,22,16,4,12
	.byte	'INSEL0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'INSEL1',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'INSEL2',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'INSEL3',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'INSEL4',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'INSEL5',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'INSEL6',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'INSEL7',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_DSADCINSEL_Bits',0,8,149,22,3
	.word	63032
	.byte	11
	.byte	'_Ifx_GTM_DSADC_OUTSEL0_Bits',0,8,152,22,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'SEL6',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'SEL7',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_DSADC_OUTSEL0_Bits',0,8,162,22,3
	.word	63241
	.byte	11
	.byte	'_Ifx_GTM_DSADC_OUTSEL1_Bits',0,8,165,22,16,4,12
	.byte	'SEL8',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'SEL9',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'SEL10',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'SEL11',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'SEL12',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'SEL13',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_GTM_DSADC_OUTSEL1_Bits',0,8,174,22,3
	.word	63440
	.byte	11
	.byte	'_Ifx_GTM_DTMAUXINSEL_Bits',0,8,177,22,16,4,12
	.byte	'ASEL0',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'ASEL1',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'ASEL2',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'ASEL3',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'ASEL4',0,1
	.word	495
	.byte	2,6,2,35,1,12
	.byte	'ASEL5',0,1
	.word	495
	.byte	2,4,2,35,1,12
	.byte	'ASEL6',0,1
	.word	495
	.byte	2,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'TSEL0',0,1
	.word	495
	.byte	2,6,2,35,2,12
	.byte	'TSEL1',0,1
	.word	495
	.byte	2,4,2,35,2,12
	.byte	'TSEL2',0,1
	.word	495
	.byte	2,2,2,35,2,12
	.byte	'TSEL3',0,1
	.word	495
	.byte	2,0,2,35,2,12
	.byte	'TSEL4',0,1
	.word	495
	.byte	2,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	495
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_GTM_DTMAUXINSEL_Bits',0,8,193,22,3
	.word	63634
	.byte	11
	.byte	'_Ifx_GTM_DXINCON_Bits',0,8,196,22,16,4,12
	.byte	'IN0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'IN1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'IN2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'IN3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'IN4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'IN5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'IN6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'IN7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'IN8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'IN9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,1
	.word	495
	.byte	6,0,2,35,1,12
	.byte	'DSS0',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'DSS1',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'DSS2',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'DSS3',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'DSS4',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'DSS5',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'DSS6',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'DSS7',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'DSS8',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'DSS9',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	495
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_GTM_DXINCON_Bits',0,8,220,22,3
	.word	63951
	.byte	11
	.byte	'_Ifx_GTM_DXOUTCON_Bits',0,8,223,22,16,4,12
	.byte	'OUT0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'OUT1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'OUT2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'OUT3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'OUT4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'OUT5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'OUT6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'OUT7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'OUT8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'OUT9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,4
	.word	298
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_GTM_DXOUTCON_Bits',0,8,236,22,3
	.word	64366
	.byte	11
	.byte	'_Ifx_GTM_EIRQ_EN_Bits',0,8,239,22,16,4,12
	.byte	'AEI_TO_XPT_EIRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'AEI_USP_ADDR_EIRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'AEI_IM_ADDR_EIRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'AEI_USP_BE_EIRQ_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'AEIM_USP_ADDR_EIRQ_EN',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'AEIM_IM_ADDR_EIRQ_EN',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'AEIM_USP_BE_EIRQ_EN',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'CLK_EN_ERR_EIRQ_EN',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'CLK_PER_ERR_EIRQ_EN',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_EIRQ_EN_Bits',0,8,251,22,3
	.word	64610
	.byte	11
	.byte	'_Ifx_GTM_EXT_CAP_EN_Bits',0,8,254,22,16,4,12
	.byte	'TIM_I_EXT_CAP_EN',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'TIM_IP1_EXT_CAP_EN',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_EXT_CAP_EN_Bits',0,8,131,23,3
	.word	64971
	.byte	11
	.byte	'_Ifx_GTM_HW_CONF_Bits',0,8,134,23,16,4,12
	.byte	'GRSTEN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'BRIDGE_MODE_RST',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SYNC_INPUT_REG',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'CFG_CLOCK_RATE',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ATOM_OUT_RST',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ATOM_TRIG_CHAIN',0,4
	.word	8599
	.byte	3,24,2,35,0,12
	.byte	'TOM_OUT_RST',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TOM_TRIG_CHAIN',0,4
	.word	8599
	.byte	3,20,2,35,0,12
	.byte	'RAM_INIT_RST',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'ERM',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'ARU_CONNECT_CONFIG',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'IRQ_MODE_LEVEL',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'IRQ_MODE_PULSE',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'IRQ_MODE_PULSE_NOTIFY',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'IRQ_MODE_SINGLE_PULSE',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'ATOM_TRIG_INTCHAIN',0,4
	.word	8599
	.byte	4,8,2,35,0,12
	.byte	'TOM_TRIG_INTCHAIN',0,4
	.word	8599
	.byte	5,3,2,35,0,12
	.byte	'INT_CLK_EN_GEN',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_HW_CONF_Bits',0,8,156,23,3
	.word	65117
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI0_Bits',0,8,159,23,16,4,12
	.byte	'FIFO0_CH0_EIRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'FIFO0_CH1_EIRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'FIFO0_CH2_EIRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'FIFO0_CH3_EIRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'FIFO0_CH4_EIRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'FIFO0_CH5_EIRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'FIFO0_CH6_EIRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'FIFO0_CH7_EIRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'FIFO1_CH0_EIRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'FIFO1_CH1_EIRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'FIFO1_CH2_EIRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'FIFO1_CH3_EIRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'FIFO1_CH4_EIRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'FIFO1_CH5_EIRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'FIFO1_CH6_EIRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'FIFO1_CH7_EIRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'FIFO2_CH0_EIRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'FIFO2_CH1_EIRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'FIFO2_CH2_EIRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'FIFO2_CH3_EIRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'FIFO2_CH4_EIRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'FIFO2_CH5_EIRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'FIFO2_CH6_EIRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'FIFO2_CH7_EIRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI0_Bits',0,8,186,23,3
	.word	65691
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI1_Bits',0,8,189,23,16,4,12
	.byte	'TIM0_CH0_EIRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TIM0_CH1_EIRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TIM0_CH2_EIRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TIM0_CH3_EIRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TIM0_CH4_EIRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TIM0_CH5_EIRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TIM0_CH6_EIRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TIM0_CH7_EIRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TIM1_CH0_EIRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TIM1_CH1_EIRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TIM1_CH2_EIRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TIM1_CH3_EIRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TIM1_CH4_EIRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TIM1_CH5_EIRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TIM1_CH6_EIRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TIM1_CH7_EIRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TIM2_CH0_EIRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TIM2_CH1_EIRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TIM2_CH2_EIRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TIM2_CH3_EIRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TIM2_CH4_EIRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TIM2_CH5_EIRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TIM2_CH6_EIRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TIM2_CH7_EIRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TIM3_CH0_EIRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TIM3_CH1_EIRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'TIM3_CH2_EIRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'TIM3_CH3_EIRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'TIM3_CH4_EIRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'TIM3_CH5_EIRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'TIM3_CH6_EIRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'TIM3_CH7_EIRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI1_Bits',0,8,223,23,3
	.word	66409
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI2_Bits',0,8,226,23,16,4,12
	.byte	'TIM4_CH0_EIRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TIM4_CH1_EIRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TIM4_CH2_EIRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TIM4_CH3_EIRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TIM4_CH4_EIRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TIM4_CH5_EIRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TIM4_CH6_EIRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TIM4_CH7_EIRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TIM5_CH0_EIRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TIM5_CH1_EIRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TIM5_CH2_EIRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TIM5_CH3_EIRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TIM5_CH4_EIRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TIM5_CH5_EIRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TIM5_CH6_EIRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TIM5_CH7_EIRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TIM6_CH0_EIRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TIM6_CH1_EIRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TIM6_CH2_EIRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TIM6_CH3_EIRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TIM6_CH4_EIRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TIM6_CH5_EIRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TIM6_CH6_EIRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TIM6_CH7_EIRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TIM7_CH0_EIRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TIM7_CH1_EIRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'TIM7_CH2_EIRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'TIM7_CH3_EIRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'TIM7_CH4_EIRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'TIM7_CH5_EIRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'TIM7_CH6_EIRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'TIM7_CH7_EIRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI2_Bits',0,8,132,24,3
	.word	67280
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI3_Bits',0,8,135,24,16,4,12
	.byte	'MCS0_CH0_EIRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'MCS0_CH1_EIRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'MCS0_CH2_EIRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'MCS0_CH3_EIRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'MCS0_CH4_EIRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'MCS0_CH5_EIRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MCS0_CH6_EIRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MCS0_CH7_EIRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'MCS1_CH0_EIRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'MCS1_CH1_EIRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'MCS1_CH2_EIRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'MCS1_CH3_EIRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'MCS1_CH4_EIRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'MCS1_CH5_EIRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'MCS1_CH6_EIRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'MCS1_CH7_EIRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'MCS2_CH0_EIRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'MCS2_CH1_EIRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'MCS2_CH2_EIRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'MCS2_CH3_EIRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'MCS2_CH4_EIRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'MCS2_CH5_EIRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'MCS2_CH6_EIRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'MCS2_CH7_EIRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'MCS3_CH0_EIRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'MCS3_CH1_EIRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'MCS3_CH2_EIRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'MCS3_CH3_EIRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'MCS3_CH4_EIRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'MCS3_CH5_EIRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'MCS3_CH6_EIRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'MCS3_CH7_EIRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI3_Bits',0,8,169,24,3
	.word	68151
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI4_Bits',0,8,172,24,16,4,12
	.byte	'MCS4_CH0_EIRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'MCS4_CH1_EIRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'MCS4_CH2_EIRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'MCS4_CH3_EIRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'MCS4_CH4_EIRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'MCS4_CH5_EIRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MCS4_CH6_EIRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MCS4_CH7_EIRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'MCS5_CH0_EIRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'MCS5_CH1_EIRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'MCS5_CH2_EIRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'MCS5_CH3_EIRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'MCS5_CH4_EIRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'MCS5_CH5_EIRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'MCS5_CH6_EIRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'MCS5_CH7_EIRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'MCS6_CH0_EIRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'MCS6_CH1_EIRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'MCS6_CH2_EIRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'MCS6_CH3_EIRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'MCS6_CH4_EIRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'MCS6_CH5_EIRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'MCS6_CH6_EIRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'MCS6_CH7_EIRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'MCS7_CH0_EIRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'MCS7_CH1_EIRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'MCS7_CH2_EIRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'MCS7_CH3_EIRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'MCS7_CH4_EIRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'MCS7_CH5_EIRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'MCS7_CH6_EIRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'MCS7_CH7_EIRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI4_Bits',0,8,206,24,3
	.word	69022
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI_MCS_Bits',0,8,209,24,16,4,12
	.byte	'MCS_CH0_EIRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'MCS_CH1_EIRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'MCS_CH2_EIRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'MCS_CH3_EIRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'MCS_CH4_EIRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'MCS_CH5_EIRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MCS_CH6_EIRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MCS_CH7_EIRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_MCS_Bits',0,8,220,24,3
	.word	69893
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI_PSM_Bits',0,8,223,24,16,4,12
	.byte	'PSM_M0_CH0_EIRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'PSM_M0_CH1_EIRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'PSM_M0_CH2_EIRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'PSM_M0_CH3_EIRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'PSM_M0_CH4_EIRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'PSM_M0_CH5_EIRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'PSM_M0_CH6_EIRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'PSM_M0_CH7_EIRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'PSM_M1_CH0_EIRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'PSM_M1_CH1_EIRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'PSM_M1_CH2_EIRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'PSM_M1_CH3_EIRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'PSM_M1_CH4_EIRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'PSM_M1_CH5_EIRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'PSM_M1_CH6_EIRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'PSM_M1_CH7_EIRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'PSM_M2_CH0_EIRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'PSM_M2_CH1_EIRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'PSM_M2_CH2_EIRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'PSM_M2_CH3_EIRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'PSM_M2_CH4_EIRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'PSM_M2_CH5_EIRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'PSM_M2_CH6_EIRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'PSM_M2_CH7_EIRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_PSM_Bits',0,8,250,24,3
	.word	70184
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CEI_SPE_Bits',0,8,253,24,16,4,12
	.byte	'SPE0_EIRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'SPE1_EIRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SPE2_EIRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'SPE3_EIRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'SPE4_EIRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'SPE5_EIRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8599
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_SPE_Bits',0,8,134,25,3
	.word	70932
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CI_ATOM_Bits',0,8,137,25,16,4,12
	.byte	'ATOM_M0_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ATOM_M0_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ATOM_M0_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ATOM_M0_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ATOM_M0_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ATOM_M0_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'ATOM_M0_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'ATOM_M0_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'ATOM_M1_CH0_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'ATOM_M1_CH1_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'ATOM_M1_CH2_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'ATOM_M1_CH3_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'ATOM_M1_CH4_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'ATOM_M1_CH5_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'ATOM_M1_CH6_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'ATOM_M1_CH7_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'ATOM_M2_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'ATOM_M2_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'ATOM_M2_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'ATOM_M2_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'ATOM_M2_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'ATOM_M2_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'ATOM_M2_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'ATOM_M2_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'ATOM_M3_CH0_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'ATOM_M3_CH1_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'ATOM_M3_CH2_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'ATOM_M3_CH3_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'ATOM_M3_CH4_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'ATOM_M3_CH5_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'ATOM_M3_CH6_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'ATOM_M3_CH7_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_ATOM_Bits',0,8,171,25,3
	.word	71157
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CI_MCS_Bits',0,8,174,25,16,4,12
	.byte	'MCS_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'MCS_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'MCS_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'MCS_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'MCS_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'MCS_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MCS_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MCS_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_MCS_Bits',0,8,185,25,3
	.word	72098
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CI_PSM_Bits',0,8,188,25,16,4,12
	.byte	'PSM_M0_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'PSM_M0_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'PSM_M0_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'PSM_M0_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'PSM_M0_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'PSM_M0_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'PSM_M0_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'PSM_M0_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'PSM_M1_CH0_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'PSM_M1_CH1_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'PSM_M1_CH2_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'PSM_M1_CH3_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'PSM_M1_CH4_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'PSM_M1_CH5_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'PSM_M1_CH6_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'PSM_M1_CH7_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'PSM_M2_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'PSM_M2_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'PSM_M2_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'PSM_M2_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'PSM_M2_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'PSM_M2_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'PSM_M2_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'PSM_M2_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_PSM_Bits',0,8,215,25,3
	.word	72379
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CI_SPE_Bits',0,8,218,25,16,4,12
	.byte	'SPE0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'SPE1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SPE2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'SPE3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'SPE4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'SPE5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8599
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_SPE_Bits',0,8,227,25,3
	.word	73101
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_CI_TOM_Bits',0,8,230,25,16,4,12
	.byte	'TOM_M0_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TOM_M0_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TOM_M0_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TOM_M0_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TOM_M0_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TOM_M0_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TOM_M0_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TOM_M0_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TOM_M0_CH8_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TOM_M0_CH9_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TOM_M0_CH10_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TOM_M0_CH11_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TOM_M0_CH12_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TOM_M0_CH13_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TOM_M0_CH14_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TOM_M0_CH15_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TOM_M1_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TOM_M1_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TOM_M1_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TOM_M1_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TOM_M1_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TOM_M1_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TOM_M1_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TOM_M1_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TOM_M1_CH8_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TOM_M1_CH9_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'TOM_M1_CH10_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'TOM_M1_CH11_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'TOM_M1_CH12_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'TOM_M1_CH13_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'TOM_M1_CH14_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'TOM_M1_CH15_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_TOM_Bits',0,8,136,26,3
	.word	73318
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_MEI_Bits',0,8,139,26,16,4,12
	.byte	'GTM_EIRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'BRC_EIRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'FIFO0_EIRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'FIFO1_EIRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TIM0_EIRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TIM1_EIRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TIM2_EIRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TIM3_EIRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TIM4_EIRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TIM5_EIRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TIM6_EIRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TIM7_EIRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'MCS0_EIRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'MCS1_EIRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'MCS2_EIRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'MCS3_EIRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'MCS4_EIRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'MCS5_EIRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'MCS6_EIRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'MCS7_EIRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'SPE0_EIRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'SPE1_EIRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'SPE2_EIRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'SPE3_EIRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'CMP_EIRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'DPLL_EIRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	6,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_MEI_Bits',0,8,168,26,3
	.word	74237
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_MEI_CLS_Bits',0,8,171,26,16,4,12
	.byte	'TIM_M0_EIRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'MCS_M0_EIRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SPE_M0_EIRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'FIFO_M0_EIRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	4,24,2,35,0,12
	.byte	'TIM_M1_EIRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'MCS_M1_EIRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'SPE_M1_EIRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'FIFO_M1_EIRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8599
	.byte	4,16,2,35,0,12
	.byte	'TIM_M2_EIRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'MCS_M2_EIRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'SPE_M2_EIRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'FIFO_M2_EIRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	4,8,2,35,0,12
	.byte	'TIM_M3_EIRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'MCS_M3_EIRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'SPE_M3_EIRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_MEI_CLS_Bits',0,8,193,26,3
	.word	74874
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R0_Bits',0,8,196,26,16,4,12
	.byte	'ARU_NEW_DATA0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ARU_NEW_DATA1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ARU_ACC_ACK_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'BRC_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'AEI_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'CMP_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'SPE0_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'SPE1_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'SPE2_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'SPE3_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'SPE4_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'SPE5_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8599
	.byte	4,16,2,35,0,12
	.byte	'PSM0_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'PSM0_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'PSM0_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'PSM0_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'PSM0_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'PSM0_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'PSM0_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'PSM0_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'PSM1_CH0_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'PSM1_CH1_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'PSM1_CH2_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'PSM1_CH3_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'PSM1_CH4_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'PSM1_CH5_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'PSM1_CH6_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'PSM1_CH7_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R0_Bits',0,8,227,26,3
	.word	75413
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R1_Bits',0,8,230,26,16,4,12
	.byte	'DPLL_DCGI_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'DPLL_EDI_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'DPLL_TINI_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'DPLL_TAXI_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'DPLL_SISI_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'DPLL_TISI_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'DPLL_MSI_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'DPLL_MTI_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'DPLL_SASI_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'DPLL_TASI_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'DPLL_PWI_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'DPLL_W2I_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'DPLL_W1I_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'DPLL_GL1I_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'DPLL_LL1I_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'DPLL_EI_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'DPLL_GL2I_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'DPLL_LL2I_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'DPLL_TE0I_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'DPLL_TE1I_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'DPLL_TE2I_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'DPLL_TE3I_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'DPLL_TE4I_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'DPLL_CDTI_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'DPLL_CDSI_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'DPLL_TORI_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'DPLL_SORI_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8599
	.byte	5,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R1_Bits',0,8,132,27,3
	.word	76149
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R10_Bits',0,8,135,27,16,4,12
	.byte	'ATOM4_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ATOM4_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ATOM4_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ATOM4_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ATOM4_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ATOM4_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'ATOM4_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'ATOM4_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'ATOM5_CH0_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'ATOM5_CH1_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'ATOM5_CH2_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'ATOM5_CH3_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'ATOM5_CH4_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'ATOM5_CH5_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'ATOM5_CH6_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'ATOM5_CH7_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'ATOM6_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'ATOM6_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'ATOM6_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'ATOM6_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'ATOM6_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'ATOM6_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'ATOM6_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'ATOM6_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'ATOM7_CH0_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'ATOM7_CH1_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'ATOM7_CH2_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'ATOM7_CH3_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'ATOM7_CH4_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'ATOM7_CH5_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'ATOM7_CH6_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'ATOM7_CH7_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R10_Bits',0,8,169,27,3
	.word	76906
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R11_Bits',0,8,172,27,16,4,12
	.byte	'ATOM8_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ATOM8_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ATOM8_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ATOM8_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ATOM8_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ATOM8_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'ATOM8_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'ATOM8_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'ATOM9_CH0_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'ATOM9_CH1_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'ATOM9_CH2_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'ATOM9_CH3_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'ATOM9_CH4_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'ATOM9_CH5_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'ATOM9_CH6_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'ATOM9_CH7_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'ATOM10_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'ATOM10_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'ATOM10_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'ATOM10_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'ATOM10_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'ATOM10_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'ATOM10_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'ATOM10_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'ATOM11_CH0_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'ATOM11_CH1_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'ATOM11_CH2_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'ATOM11_CH3_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'ATOM11_CH4_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'ATOM11_CH5_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'ATOM11_CH6_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'ATOM11_CH7_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R11_Bits',0,8,206,27,3
	.word	77775
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R2_Bits',0,8,209,27,16,4,12
	.byte	'TIM0_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TIM0_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TIM0_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TIM0_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TIM0_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TIM0_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TIM0_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TIM0_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TIM1_CH0_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TIM1_CH1_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TIM1_CH2_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TIM1_CH3_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TIM1_CH4_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TIM1_CH5_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TIM1_CH6_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TIM1_CH7_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TIM2_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TIM2_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TIM2_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TIM2_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TIM2_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TIM2_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TIM2_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TIM2_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TIM3_CH0_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TIM3_CH1_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'TIM3_CH2_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'TIM3_CH3_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'TIM3_CH4_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'TIM3_CH5_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'TIM3_CH6_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'TIM3_CH7_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R2_Bits',0,8,243,27,3
	.word	78660
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R3_Bits',0,8,246,27,16,4,12
	.byte	'TIM4_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TIM4_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TIM4_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TIM4_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TIM4_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TIM4_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TIM4_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TIM4_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TIM5_CH0_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TIM5_CH1_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TIM5_CH2_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TIM5_CH3_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TIM5_CH4_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TIM5_CH5_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TIM5_CH6_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TIM5_CH7_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TIM6_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TIM6_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TIM6_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TIM6_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TIM6_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TIM6_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TIM6_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TIM6_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TIM7_CH0_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TIM7_CH1_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'TIM7_CH2_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'TIM7_CH3_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'TIM7_CH4_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'TIM7_CH5_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'TIM7_CH6_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'TIM7_CH7_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R3_Bits',0,8,152,28,3
	.word	79495
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R4_Bits',0,8,155,28,16,4,12
	.byte	'MCS0_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'MCS0_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'MCS0_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'MCS0_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'MCS0_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'MCS0_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MCS0_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MCS0_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'MCS1_CH0_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'MCS1_CH1_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'MCS1_CH2_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'MCS1_CH3_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'MCS1_CH4_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'MCS1_CH5_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'MCS1_CH6_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'MCS1_CH7_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'MCS2_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'MCS2_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'MCS2_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'MCS2_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'MCS2_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'MCS2_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'MCS2_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'MCS2_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'MCS3_CH0_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'MCS3_CH1_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'MCS3_CH2_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'MCS3_CH3_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'MCS3_CH4_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'MCS3_CH5_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'MCS3_CH6_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'MCS3_CH7_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R4_Bits',0,8,189,28,3
	.word	80330
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R5_Bits',0,8,192,28,16,4,12
	.byte	'MCS4_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'MCS4_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'MCS4_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'MCS4_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'MCS4_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'MCS4_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MCS4_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MCS4_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'MCS5_CH0_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'MCS5_CH1_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'MCS5_CH2_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'MCS5_CH3_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'MCS5_CH4_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'MCS5_CH5_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'MCS5_CH6_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'MCS5_CH7_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'MCS6_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'MCS6_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'MCS6_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'MCS6_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'MCS6_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'MCS6_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'MCS6_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'MCS6_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'MCS7_CH0_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'MCS7_CH1_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'MCS7_CH2_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'MCS7_CH3_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'MCS7_CH4_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'MCS7_CH5_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'MCS7_CH6_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'MCS7_CH7_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R5_Bits',0,8,226,28,3
	.word	81165
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R6_Bits',0,8,229,28,16,4,12
	.byte	'TOM0_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TOM0_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TOM0_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TOM0_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TOM0_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TOM0_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TOM0_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TOM0_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TOM0_CH8_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TOM0_CH9_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TOM0_CH10_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TOM0_CH11_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TOM0_CH12_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TOM0_CH13_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TOM0_CH14_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TOM0_CH15_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TOM1_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TOM1_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TOM1_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TOM1_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TOM1_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TOM1_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TOM1_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TOM1_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TOM1_CH8_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TOM1_CH9_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'TOM1_CH10_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'TOM1_CH11_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'TOM1_CH12_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'TOM1_CH13_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'TOM1_CH14_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'TOM1_CH15_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R6_Bits',0,8,135,29,3
	.word	82000
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R7_Bits',0,8,138,29,16,4,12
	.byte	'TOM2_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TOM2_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TOM2_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TOM2_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TOM2_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TOM2_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TOM2_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TOM2_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TOM2_CH8_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TOM2_CH9_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TOM2_CH10_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TOM2_CH11_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TOM2_CH12_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TOM2_CH13_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TOM2_CH14_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TOM2_CH15_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TOM3_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TOM3_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TOM3_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TOM3_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TOM3_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TOM3_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TOM3_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TOM3_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TOM3_CH8_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TOM3_CH9_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'TOM3_CH10_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'TOM3_CH11_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'TOM3_CH12_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'TOM3_CH13_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'TOM3_CH14_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'TOM3_CH15_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R7_Bits',0,8,172,29,3
	.word	82847
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R8_Bits',0,8,175,29,16,4,12
	.byte	'TOM4_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TOM4_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TOM4_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TOM4_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TOM4_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TOM4_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TOM4_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TOM4_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TOM4_CH8_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TOM4_CH9_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TOM4_CH10_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TOM4_CH11_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TOM4_CH12_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TOM4_CH13_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TOM4_CH14_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TOM4_CH15_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TOM5_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TOM5_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TOM5_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TOM5_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TOM5_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TOM5_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TOM5_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TOM5_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TOM5_CH8_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TOM5_CH9_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'TOM5_CH10_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'TOM5_CH11_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'TOM5_CH12_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'TOM5_CH13_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'TOM5_CH14_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'TOM5_CH15_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R8_Bits',0,8,209,29,3
	.word	83694
	.byte	11
	.byte	'_Ifx_GTM_ICM_IRQG_R9_Bits',0,8,212,29,16,4,12
	.byte	'ATOM0_CH0_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ATOM0_CH1_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ATOM0_CH2_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ATOM0_CH3_IRQ',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ATOM0_CH4_IRQ',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ATOM0_CH5_IRQ',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'ATOM0_CH6_IRQ',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'ATOM0_CH7_IRQ',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'ATOM1_CH0_IRQ',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'ATOM1_CH1_IRQ',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'ATOM1_CH2_IRQ',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'ATOM1_CH3_IRQ',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'ATOM1_CH4_IRQ',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'ATOM1_CH5_IRQ',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'ATOM1_CH6_IRQ',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'ATOM1_CH7_IRQ',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'ATOM2_CH0_IRQ',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'ATOM2_CH1_IRQ',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'ATOM2_CH2_IRQ',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'ATOM2_CH3_IRQ',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'ATOM2_CH4_IRQ',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'ATOM2_CH5_IRQ',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'ATOM2_CH6_IRQ',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'ATOM2_CH7_IRQ',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'ATOM3_CH0_IRQ',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'ATOM3_CH1_IRQ',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'ATOM3_CH2_IRQ',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'ATOM3_CH3_IRQ',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'ATOM3_CH4_IRQ',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'ATOM3_CH5_IRQ',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'ATOM3_CH6_IRQ',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'ATOM3_CH7_IRQ',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R9_Bits',0,8,246,29,3
	.word	84541
	.byte	11
	.byte	'_Ifx_GTM_INTOUT_Bits',0,8,249,29,16,4,12
	.byte	'INT0',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	298
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_INTOUT_Bits',0,8,253,29,3
	.word	85408
	.byte	11
	.byte	'_Ifx_GTM_IRQ_EN_Bits',0,8,128,30,16,4,12
	.byte	'AEI_TO_XPT_IRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'AEI_USP_ADDR_IRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'AEI_IM_ADDR_IRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'AEI_USP_BE_IRQ_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'AEIM_USP_ADDR_IRQ_EN',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'AEIM_IM_ADDR_IRQ_EN',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'AEIM_USP_BE_IRQ_EN',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'CLK_EN_ERR_IRQ_EN',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'CLK_PER_ERR_IRQ_EN',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_EN_Bits',0,8,140,30,3
	.word	85503
	.byte	11
	.byte	'_Ifx_GTM_IRQ_FORCINT_Bits',0,8,143,30,16,4,12
	.byte	'TRG_AEI_TO_XPT',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG_AEI_USP_ADDR',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TRG_AEI_IM_ADDR',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TRG_AEI_USP_BE',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TRG_AEIM_USP_ADDR',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TRG_AEIM_IM_ADDR',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TRG_AEIM_USP_BE',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TRG_CLK_EN_ERR',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TRG_CLK_PER_ERR',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_FORCINT_Bits',0,8,155,30,3
	.word	85853
	.byte	11
	.byte	'_Ifx_GTM_IRQ_MODE_Bits',0,8,158,30,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_MODE_Bits',0,8,162,30,3
	.word	86186
	.byte	11
	.byte	'_Ifx_GTM_IRQ_NOTIFY_Bits',0,8,165,30,16,4,12
	.byte	'AEI_TO_XPT',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'AEI_USP_ADDR',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'AEI_IM_ADDR',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'AEI_USP_BE',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'AEIM_USP_ADDR',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'AEIM_IM_ADDR',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'AEIM_USP_BE',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'CLK_EN_ERR',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'CLK_PER_ERR',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'reserved_9',0,4
	.word	8599
	.byte	15,8,2,35,0,12
	.byte	'CLK_EN_ERR_STATE0',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'CLK_EN_ERR_STATE1',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	2,4,2,35,0,12
	.byte	'CLK_EN_EXP_STATE0',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'CLK_EN_EXP_STATE1',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_NOTIFY_Bits',0,8,183,30,3
	.word	86289
	.byte	11
	.byte	'_Ifx_GTM_LCDCDCOUTSEL_Bits',0,8,186,30,16,4,12
	.byte	'SEL',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	298
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_LCDCDCOUTSEL_Bits',0,8,190,30,3
	.word	86746
	.byte	11
	.byte	'_Ifx_GTM_MAP_CTRL_Bits',0,8,193,30,16,4,12
	.byte	'TSEL',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'SSL',0,4
	.word	8599
	.byte	3,28,2,35,0,12
	.byte	'LSEL',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	11,16,2,35,0,12
	.byte	'TSPP0_EN',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TSPP0_DLD',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'TSPP0_I0V',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TSPP0_I1V',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TSPP0_I2V',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TSPP1_EN',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TSPP1_DLD',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	2,4,2,35,0,12
	.byte	'TSPP1_I0V',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'TSPP1_I1V',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'TSPP1_I2V',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'reserved_31',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_MAP_CTRL_Bits',0,8,213,30,3
	.word	86852
	.byte	11
	.byte	'_Ifx_GTM_MCFG_CTRL_Bits',0,8,216,30,16,4,12
	.byte	'MEM0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'MEM1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'MEM2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'MEM3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'MEM4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'MEM5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'MEM6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'MEM7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'MEM8',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'MEM9',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	12,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCFG_CTRL_Bits',0,8,229,30,3
	.word	87282
	.byte	11
	.byte	'_Ifx_GTM_MCSINTCLR_Bits',0,8,232,30,16,4,12
	.byte	'MCS0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'MCS1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'MCS2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'MCS3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'MCS4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'MCS5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'MCS6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'MCS7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'MCS8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'MCS9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,4
	.word	298
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCSINTCLR_Bits',0,8,245,30,3
	.word	87528
	.byte	11
	.byte	'_Ifx_GTM_MCSINTSTAT_Bits',0,8,248,30,16,4,12
	.byte	'MCS00',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'MCS10',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'MCS20',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'MCS30',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'MCS40',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'MCS50',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'MCS60',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'MCS70',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'MCS80',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'MCS90',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,4
	.word	298
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCSINTSTAT_Bits',0,8,133,31,3
	.word	87774
	.byte	11
	.byte	'_Ifx_GTM_MCSTRIGOUTSEL_Bits',0,8,136,31,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'SEL6',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'SEL7',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_MCSTRIGOUTSEL_Bits',0,8,146,31,3
	.word	88032
	.byte	11
	.byte	'_Ifx_GTM_MCS_AEM_DIS_Bits',0,8,149,31,16,4,12
	.byte	'DIS_CLS0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'DIS_CLS1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'DIS_CLS2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'DIS_CLS3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'DIS_CLS4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'DIS_CLS5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'DIS_CLS6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'DIS_CLS7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'DIS_CLS8',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'DIS_CLS9',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'DIS_CLS10',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'DIS_CLS11',0,4
	.word	8599
	.byte	2,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_AEM_DIS_Bits',0,8,164,31,3
	.word	88231
	.byte	11
	.byte	'_Ifx_GTM_MCS_CAT_Bits',0,8,167,31,16,4,12
	.byte	'CAT0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CAT1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'CAT2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'CAT3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'CAT4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'CAT5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'CAT6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'CAT7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CAT_Bits',0,8,178,31,3
	.word	88563
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_ACB_Bits',0,8,181,31,16,4,12
	.byte	'ACB0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ACB1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ACB2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ACB3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ACB4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_ACB_Bits',0,8,189,31,3
	.word	88772
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_CTRG_Bits',0,8,192,31,16,4,12
	.byte	'TRG0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TRG2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TRG3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TRG4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TRG5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TRG6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TRG7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TRG8',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TRG9',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TRG10',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TRG11',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TRG12',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TRG13',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TRG14',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TRG15',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TRG16',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TRG17',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TRG18',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TRG19',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TRG20',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TRG21',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TRG22',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TRG23',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_CTRG_Bits',0,8,219,31,3
	.word	88939
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_CTRL_Bits',0,8,222,31,16,4,12
	.byte	'EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ERR',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'CY',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'Z',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'V',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'N',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'CAT',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'CWT',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'SAT',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8599
	.byte	5,16,2,35,0,12
	.byte	'SP_CNT',0,4
	.word	8599
	.byte	3,13,2,35,0,12
	.byte	'reserved_19',0,4
	.word	8599
	.byte	13,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_CTRL_Bits',0,8,238,31,3
	.word	89427
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_EIRQ_EN_Bits',0,8,241,31,16,4,12
	.byte	'MCS_EIRQ_EN0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'STK_ERR_EIRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ERR_EIRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8599
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_EIRQ_EN_Bits',0,8,247,31,3
	.word	89722
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_EN_Bits',0,8,250,31,16,4,12
	.byte	'MCS_IRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'STK_ERR_IRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ERR_IRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8599
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_EN_Bits',0,8,128,32,3
	.word	89891
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_FORCINT_Bits',0,8,131,32,16,4,12
	.byte	'TRG_MCS_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG_STK_ERR_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TRG_ERR_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8599
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_FORCINT_Bits',0,8,137,32,3
	.word	90054
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_MODE_Bits',0,8,140,32,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_MODE_Bits',0,8,144,32,3
	.word	90230
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ_NOTIFY_Bits',0,8,147,32,16,4,12
	.byte	'MCS_IRQ',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'STK_ERR_IRQ',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ERR_IRQ',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'reserved_3',0,4
	.word	8599
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_NOTIFY_Bits',0,8,153,32,3
	.word	90347
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_MHB_Bits',0,8,156,32,16,4,12
	.byte	'DATA',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_MHB_Bits',0,8,160,32,3
	.word	90509
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_PC_Bits',0,8,163,32,16,4,12
	.byte	'PC',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_PC_Bits',0,8,167,32,3
	.word	90612
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_R_Bits',0,8,170,32,16,4,12
	.byte	'DATA',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_R_Bits',0,8,174,32,3
	.word	90712
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_STRG_Bits',0,8,177,32,16,4,12
	.byte	'TRG0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TRG2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TRG3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TRG4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TRG5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TRG6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TRG7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'TRG8',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'TRG9',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'TRG10',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'TRG11',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TRG12',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'TRG13',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'TRG14',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'TRG15',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TRG16',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TRG17',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'TRG18',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'TRG19',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'TRG20',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'TRG21',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'TRG22',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'TRG23',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_STRG_Bits',0,8,204,32,3
	.word	90812
	.byte	11
	.byte	'_Ifx_GTM_MCS_CTRL_STAT_Bits',0,8,207,32,16,4,12
	.byte	'SCD_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	6,24,2,35,0,12
	.byte	'SCD_CH',0,4
	.word	8599
	.byte	4,20,2,35,0,12
	.byte	'reserved_12',0,4
	.word	8599
	.byte	4,16,2,35,0,12
	.byte	'RAM_RST',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'HLT_SP_OFL',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'reserved_18',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'ERR_SRC_ID',0,4
	.word	8599
	.byte	3,9,2,35,0,12
	.byte	'reserved_23',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'EN_TIM_FOUT',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'EN_XOREG',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'HLT_AEIM_ERR',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8599
	.byte	5,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CTRL_STAT_Bits',0,8,222,32,3
	.word	91300
	.byte	11
	.byte	'_Ifx_GTM_MCS_CWT_Bits',0,8,225,32,16,4,12
	.byte	'CWT0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CWT1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'CWT2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'CWT3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'CWT4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'CWT5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'CWT6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'CWT7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CWT_Bits',0,8,236,32,3
	.word	91653
	.byte	11
	.byte	'_Ifx_GTM_MCS_ERR_Bits',0,8,239,32,16,4,12
	.byte	'ERR0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ERR1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ERR2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ERR3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ERR4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ERR5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'ERR6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'ERR7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_ERR_Bits',0,8,250,32,3
	.word	91862
	.byte	11
	.byte	'_Ifx_GTM_MCS_REG_PROT_Bits',0,8,253,32,16,4,12
	.byte	'WPROT0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'WPROT1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'WPROT2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'WPROT3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'WPROT4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'WPROT5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'WPROT6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'WPROT7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_REG_PROT_Bits',0,8,136,33,3
	.word	92071
	.byte	11
	.byte	'_Ifx_GTM_MCS_RESET_Bits',0,8,139,33,16,4,12
	.byte	'RST0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'RST1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'RST2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'RST3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'RST4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'RST5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'RST6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'RST7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_RESET_Bits',0,8,150,33,3
	.word	92307
	.byte	11
	.byte	'_Ifx_GTM_MON_ACTIVITY_MCS_Bits',0,8,153,33,16,4,12
	.byte	'MCA_0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'MCA_1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'MCA_2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'MCA_3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'MCA_4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'MCA_5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MCA_6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MCA_7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_MCS_Bits',0,8,164,33,3
	.word	92520
	.byte	11
	.byte	'_Ifx_GTM_MON_ACTIVITY_R0_Bits',0,8,167,33,16,4,12
	.byte	'MCA_0_0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'MCA_0_1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'MCA_0_2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'MCA_0_3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'MCA_0_4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'MCA_0_5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MCA_0_6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MCA_0_7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'MCA_1_0',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'MCA_1_1',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'MCA_1_2',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'MCA_1_3',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'MCA_1_4',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'MCA_1_5',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'MCA_1_6',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'MCA_1_7',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'MCA_2_0',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'MCA_2_1',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'MCA_2_2',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'MCA_2_3',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'MCA_2_4',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'MCA_2_5',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'MCA_2_6',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'MCA_2_7',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'MCA_3_0',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'MCA_3_1',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'MCA_3_2',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'MCA_3_3',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'MCA_3_4',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'MCA_3_5',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'MCA_3_6',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'MCA_3_7',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_R0_Bits',0,8,201,33,3
	.word	92755
	.byte	11
	.byte	'_Ifx_GTM_MON_ACTIVITY_R1_Bits',0,8,204,33,16,4,12
	.byte	'MCA_4_0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'MCA_4_1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'MCA_4_2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'MCA_4_3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'MCA_4_4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'MCA_4_5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'MCA_4_6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'MCA_4_7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'MCA_5_0',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'MCA_5_1',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'MCA_5_2',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'MCA_5_3',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'MCA_5_4',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'MCA_5_5',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'MCA_5_6',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'MCA_5_7',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'MCA_6_0',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'MCA_6_1',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'MCA_6_2',0,4
	.word	8599
	.byte	1,13,2,35,0,12
	.byte	'MCA_6_3',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'MCA_6_4',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'MCA_6_5',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'MCA_6_6',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'MCA_6_7',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'MCA_7_0',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'MCA_7_1',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'MCA_7_2',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'MCA_7_3',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'MCA_7_4',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'MCA_7_5',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'MCA_7_6',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'MCA_7_7',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_R1_Bits',0,8,238,33,3
	.word	93438
	.byte	11
	.byte	'_Ifx_GTM_MON_STATUS_Bits',0,8,241,33,16,4,12
	.byte	'ACT_CMU0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ACT_CMU1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'ACT_CMU2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'ACT_CMU3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'ACT_CMU4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ACT_CMU5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'ACT_CMU6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'ACT_CMU7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'ACT_CMUFX0',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'ACT_CMUFX1',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'ACT_CMUFX2',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'ACT_CMUFX3',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'ACT_CMUFX4',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'reserved_13',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'ACT_CMU8',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'CMP_ERR',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8599
	.byte	3,12,2,35,0,12
	.byte	'MCS0_ERR',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'MCS1_ERR',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'MCS2_ERR',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'MCS3_ERR',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'MCS4_ERR',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'MCS5_ERR',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'MCS6_ERR',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'MCS7_ERR',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'MCS8_ERR',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'MCS9_ERR',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_MON_STATUS_Bits',0,8,144,34,3
	.word	94121
	.byte	11
	.byte	'_Ifx_GTM_MSC_MSCQ_INHCON_Bits',0,8,147,34,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'SEL3',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'SEL4',0,1
	.word	495
	.byte	2,6,2,35,1,12
	.byte	'SEL5',0,1
	.word	495
	.byte	2,4,2,35,1,12
	.byte	'SEL6',0,1
	.word	495
	.byte	2,2,2,35,1,12
	.byte	'SEL7',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'SEL8',0,1
	.word	495
	.byte	2,6,2,35,2,12
	.byte	'SEL9',0,1
	.word	495
	.byte	2,4,2,35,2,12
	.byte	'SEL10',0,1
	.word	495
	.byte	2,2,2,35,2,12
	.byte	'SEL11',0,1
	.word	495
	.byte	2,0,2,35,2,12
	.byte	'SEL12',0,1
	.word	495
	.byte	2,6,2,35,3,12
	.byte	'SEL13',0,1
	.word	495
	.byte	2,4,2,35,3,12
	.byte	'SEL14',0,1
	.word	495
	.byte	2,2,2,35,3,12
	.byte	'SEL15',0,1
	.word	495
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INHCON_Bits',0,8,165,34,3
	.word	94787
	.byte	11
	.byte	'_Ifx_GTM_MSC_MSCQ_INLCON_Bits',0,8,168,34,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'SEL3',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'SEL4',0,1
	.word	495
	.byte	2,6,2,35,1,12
	.byte	'SEL5',0,1
	.word	495
	.byte	2,4,2,35,1,12
	.byte	'SEL6',0,1
	.word	495
	.byte	2,2,2,35,1,12
	.byte	'SEL7',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'SEL8',0,1
	.word	495
	.byte	2,6,2,35,2,12
	.byte	'SEL9',0,1
	.word	495
	.byte	2,4,2,35,2,12
	.byte	'SEL10',0,1
	.word	495
	.byte	2,2,2,35,2,12
	.byte	'SEL11',0,1
	.word	495
	.byte	2,0,2,35,2,12
	.byte	'SEL12',0,1
	.word	495
	.byte	2,6,2,35,3,12
	.byte	'SEL13',0,1
	.word	495
	.byte	2,4,2,35,3,12
	.byte	'SEL14',0,1
	.word	495
	.byte	2,2,2,35,3,12
	.byte	'SEL15',0,1
	.word	495
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INLCON_Bits',0,8,186,34,3
	.word	95124
	.byte	11
	.byte	'_Ifx_GTM_MSC_MSCQ_INLEXTCON_Bits',0,8,189,34,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'SEL3',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'SEL4',0,1
	.word	495
	.byte	2,6,2,35,1,12
	.byte	'SEL5',0,1
	.word	495
	.byte	2,4,2,35,1,12
	.byte	'SEL6',0,1
	.word	495
	.byte	2,2,2,35,1,12
	.byte	'SEL7',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'SEL8',0,1
	.word	495
	.byte	2,6,2,35,2,12
	.byte	'SEL9',0,1
	.word	495
	.byte	2,4,2,35,2,12
	.byte	'SEL10',0,1
	.word	495
	.byte	2,2,2,35,2,12
	.byte	'SEL11',0,1
	.word	495
	.byte	2,0,2,35,2,12
	.byte	'SEL12',0,1
	.word	495
	.byte	2,6,2,35,3,12
	.byte	'SEL13',0,1
	.word	495
	.byte	2,4,2,35,3,12
	.byte	'SEL14',0,1
	.word	495
	.byte	2,2,2,35,3,12
	.byte	'SEL15',0,1
	.word	495
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INLEXTCON_Bits',0,8,207,34,3
	.word	95461
	.byte	11
	.byte	'_Ifx_GTM_MSC_SET_CON0_Bits',0,8,210,34,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	495
	.byte	3,0,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	5,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	495
	.byte	3,0,2,35,1,12
	.byte	'SEL2',0,1
	.word	495
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	495
	.byte	3,0,2,35,2,12
	.byte	'SEL3',0,1
	.word	495
	.byte	5,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	495
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_SET_CON0_Bits',0,8,220,34,3
	.word	95804
	.byte	11
	.byte	'_Ifx_GTM_MSC_SET_CON1_Bits',0,8,223,34,16,4,12
	.byte	'SEL4',0,1
	.word	495
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	495
	.byte	3,0,2,35,0,12
	.byte	'SEL5',0,1
	.word	495
	.byte	5,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	495
	.byte	3,0,2,35,1,12
	.byte	'SEL6',0,1
	.word	495
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	495
	.byte	3,0,2,35,2,12
	.byte	'SEL7',0,1
	.word	495
	.byte	5,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	495
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_SET_CON1_Bits',0,8,233,34,3
	.word	96028
	.byte	11
	.byte	'_Ifx_GTM_MSC_SET_CON2_Bits',0,8,236,34,16,4,12
	.byte	'SEL8',0,1
	.word	495
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	495
	.byte	3,0,2,35,0,12
	.byte	'SEL9',0,1
	.word	495
	.byte	5,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	495
	.byte	3,0,2,35,1,12
	.byte	'SEL10',0,1
	.word	495
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	495
	.byte	3,0,2,35,2,12
	.byte	'SEL11',0,1
	.word	495
	.byte	5,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	495
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_SET_CON2_Bits',0,8,246,34,3
	.word	96252
	.byte	11
	.byte	'_Ifx_GTM_MSC_SET_CON3_Bits',0,8,249,34,16,4,12
	.byte	'SEL12',0,1
	.word	495
	.byte	5,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	495
	.byte	3,0,2,35,0,12
	.byte	'SEL13',0,1
	.word	495
	.byte	5,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	495
	.byte	3,0,2,35,1,12
	.byte	'SEL14',0,1
	.word	495
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	495
	.byte	3,0,2,35,2,12
	.byte	'SEL15',0,1
	.word	495
	.byte	5,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	495
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_MSC_SET_CON3_Bits',0,8,131,35,3
	.word	96478
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OCS_Bits',0,8,134,35,16,4,12
	.byte	'reserved_0',0,4
	.word	298
	.byte	24,8,2,35,0,12
	.byte	'SUS',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'SUS_P',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'SUSSTA',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	495
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OCS_Bits',0,8,141,35,3
	.word	96706
	.byte	11
	.byte	'_Ifx_GTM_OCDS_ODA_Bits',0,8,144,35,16,4,12
	.byte	'DRAC',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	298
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_ODA_Bits',0,8,148,35,3
	.word	96862
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTBU0T_Bits',0,8,151,35,16,4,12
	.byte	'CV',0,4
	.word	298
	.byte	27,5,2,35,0,12
	.byte	'reserved_27',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'CM',0,1
	.word	495
	.byte	2,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	495
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTBU0T_Bits',0,8,157,35,3
	.word	96961
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTBU1T_Bits',0,8,160,35,16,4,12
	.byte	'CV',0,4
	.word	298
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'EN',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	495
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTBU1T_Bits',0,8,166,35,3
	.word	97102
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTBU2T_Bits',0,8,169,35,16,4,12
	.byte	'CV',0,4
	.word	298
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'EN',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	495
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTBU2T_Bits',0,8,175,35,3
	.word	97243
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTBU3T_Bits',0,8,178,35,16,4,12
	.byte	'CV',0,4
	.word	298
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'EN',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	495
	.byte	3,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTBU3T_Bits',0,8,184,35,3
	.word	97384
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTSC0_Bits',0,8,187,35,16,4,12
	.byte	'B0LMT',0,1
	.word	495
	.byte	3,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'B0LMI',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'B0HMT',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'B0HMI',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'B1LMT',0,1
	.word	495
	.byte	3,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'B1LMI',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'B1HMT',0,1
	.word	495
	.byte	3,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'B1HMI',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTSC0_Bits',0,8,201,35,3
	.word	97525
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTSC1_Bits',0,8,204,35,16,4,12
	.byte	'MCS',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'MI',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'MOE',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'reserved_10',0,4
	.word	298
	.byte	22,0,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTSC1_Bits',0,8,211,35,3
	.word	97817
	.byte	11
	.byte	'_Ifx_GTM_OCDS_OTSS_Bits',0,8,214,35,16,4,12
	.byte	'OTGB0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'OTGB1',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'OTGBM0',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'reserved_20',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'OTGBM1',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_OCDS_OTSS_Bits',0,8,224,35,3
	.word	97971
	.byte	11
	.byte	'_Ifx_GTM_OUT_ATOM_Bits',0,8,227,35,16,4,12
	.byte	'ATOM_I_OUT',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'ATOM_I_OUT_N',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'ATOM_IP1_OUT',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'ATOM_IP1_OUT_N',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_OUT_ATOM_Bits',0,8,233,35,3
	.word	98195
	.byte	11
	.byte	'_Ifx_GTM_OUT_TOM_Bits',0,8,236,35,16,4,12
	.byte	'TOM_OUT',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'TOM_OUT_N',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_OUT_TOM_Bits',0,8,240,35,3
	.word	98352
	.byte	11
	.byte	'_Ifx_GTM_PSI5OUTSEL_Bits',0,8,243,35,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_GTM_PSI5OUTSEL_Bits',0,8,252,35,3
	.word	98451
	.byte	11
	.byte	'_Ifx_GTM_PSI5SOUTSEL_Bits',0,8,255,35,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'SEL6',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'SEL7',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_PSI5SOUTSEL_Bits',0,8,137,36,3
	.word	98635
	.byte	29
	.byte	'Ifx_GTM_PSM_AFD_CH_BUF_ACC_Bits',0,8,144,36,3
	.word	12756
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_ENABLE_Bits',0,8,158,36,3
	.word	12105
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_F2A_CTRL_Bits',0,8,168,36,3
	.word	12356
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_RD_CH_ARU_RD_FIFO_Bits',0,8,175,36,3
	.word	11692
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_STR_CH_STR_CFG_Bits',0,8,184,36,3
	.word	11882
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_CTRL_Bits',0,8,194,36,3
	.word	8615
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_EIRQ_EN_Bits',0,8,204,36,3
	.word	10676
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_END_ADDR_Bits',0,8,211,36,3
	.word	8780
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_FILL_LEVEL_Bits',0,8,218,36,3
	.word	9436
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_EN_Bits',0,8,228,36,3
	.word	9987
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_FORCINT_Bits',0,8,238,36,3
	.word	10200
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_MODE_Bits',0,8,247,36,3
	.word	10406
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_NOTIFY_Bits',0,8,129,37,3
	.word	9798
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_LOWER_WM_Bits',0,8,136,37,3
	.word	9145
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_RD_PTR_Bits',0,8,143,37,3
	.word	9679
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_START_ADDR_Bits',0,8,150,37,3
	.word	8901
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_STATUS_Bits',0,8,160,37,3
	.word	9266
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_UPPER_WM_Bits',0,8,167,37,3
	.word	9024
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_WR_PTR_Bits',0,8,174,37,3
	.word	9560
	.byte	11
	.byte	'_Ifx_GTM_RESET1_Bits',0,8,177,37,16,4,12
	.byte	'RST',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'RSTSTAT',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	298
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_RESET1_Bits',0,8,182,37,3
	.word	99638
	.byte	11
	.byte	'_Ifx_GTM_RESET2_Bits',0,8,185,37,16,4,12
	.byte	'RST',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	298
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_RESET2_Bits',0,8,189,37,3
	.word	99751
	.byte	11
	.byte	'_Ifx_GTM_RESET_CLR_Bits',0,8,192,37,16,4,12
	.byte	'CLR',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,4
	.word	298
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_RESET_CLR_Bits',0,8,196,37,3
	.word	99845
	.byte	11
	.byte	'_Ifx_GTM_REV_Bits',0,8,199,37,16,4,12
	.byte	'STEP',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'NO',0,4
	.word	8599
	.byte	4,20,2,35,0,12
	.byte	'MINOR',0,4
	.word	8599
	.byte	4,16,2,35,0,12
	.byte	'MAJOR',0,4
	.word	8599
	.byte	4,12,2,35,0,12
	.byte	'DEV_CODE0',0,4
	.word	8599
	.byte	4,8,2,35,0,12
	.byte	'DEV_CODE1',0,4
	.word	8599
	.byte	4,4,2,35,0,12
	.byte	'DEV_CODE2',0,4
	.word	8599
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_REV_Bits',0,8,208,37,3
	.word	99945
	.byte	11
	.byte	'_Ifx_GTM_RST_Bits',0,8,211,37,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	26,5,2,35,0,12
	.byte	'BRIDGE_MODE_WRDIS',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'reserved_28',0,4
	.word	8599
	.byte	4,0,2,35,0,0,29
	.byte	'Ifx_GTM_RST_Bits',0,8,217,37,3
	.word	100123
	.byte	11
	.byte	'_Ifx_GTM_SPE_CMD_Bits',0,8,220,37,16,4,12
	.byte	'SPE_CTRL_CMD',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	14,16,2,35,0,12
	.byte	'SPE_UPD_TRIG',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'reserved_17',0,4
	.word	8599
	.byte	15,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CMD_Bits',0,8,226,37,3
	.word	100270
	.byte	11
	.byte	'_Ifx_GTM_SPE_CTRL_STAT_Bits',0,8,229,37,16,4,12
	.byte	'EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'SIE0',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SIE1',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'SIE2',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TRIG_SEL',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'TIM_SEL',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'FSOM',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'SPE_PAT_PTR',0,4
	.word	8599
	.byte	3,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'AIP',0,4
	.word	8599
	.byte	3,17,2,35,0,12
	.byte	'ADIR',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'PIP',0,4
	.word	8599
	.byte	3,13,2,35,0,12
	.byte	'PDIR',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'NIP',0,4
	.word	8599
	.byte	3,9,2,35,0,12
	.byte	'ETRIG_SEL',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'FSOL',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CTRL_STAT_Bits',0,8,247,37,3
	.word	100422
	.byte	11
	.byte	'_Ifx_GTM_SPE_CTRL_STAT2_Bits',0,8,250,37,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'SPE_PAT_PTR_BWD',0,4
	.word	8599
	.byte	3,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8599
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CTRL_STAT2_Bits',0,8,255,37,3
	.word	100770
	.byte	11
	.byte	'_Ifx_GTM_SPE_EIRQ_EN_Bits',0,8,130,38,16,4,12
	.byte	'SPE_NIPD_EIRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'SPE_DCHG_EIRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SPE_PERR_EIRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'SPE_BIS_EIRQ_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'SPE_RCMP_EIRQ_EN',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_EIRQ_EN_Bits',0,8,138,38,3
	.word	100915
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_EN_Bits',0,8,141,38,16,4,12
	.byte	'SPE_NIPD_IRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'SPE_DCHG_IRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SPE_PERR_IRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'SPE_BIS_IRQ_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'SPE_RCMP_IRQ_EN',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_EN_Bits',0,8,149,38,3
	.word	101143
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_FORCINT_Bits',0,8,152,38,16,4,12
	.byte	'TRG_SPE_NIPD',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG_SPE_DCHG',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TRG_SPE_PERR',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TRG_SPE_BIS',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TRG_SPE_RCMP',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_FORCINT_Bits',0,8,160,38,3
	.word	101364
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_MODE_Bits',0,8,163,38,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_MODE_Bits',0,8,167,38,3
	.word	101580
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ_NOTIFY_Bits',0,8,170,38,16,4,12
	.byte	'SPE_NIPD',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'SPE_DCHG',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'SPE_PERR',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'SPE_BIS',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'SPE_RCMP',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_NOTIFY_Bits',0,8,178,38,3
	.word	101691
	.byte	11
	.byte	'_Ifx_GTM_SPE_OUT_CTRL_Bits',0,8,181,38,16,4,12
	.byte	'SPE_OUT_CTRL',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_OUT_CTRL_Bits',0,8,185,38,3
	.word	101885
	.byte	11
	.byte	'_Ifx_GTM_SPE_OUT_PAT_Bits',0,8,188,38,16,4,12
	.byte	'SPE_OUT_PAT',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_OUT_PAT_Bits',0,8,192,38,3
	.word	102001
	.byte	11
	.byte	'_Ifx_GTM_SPE_PAT_Bits',0,8,195,38,16,4,12
	.byte	'IP0_VAL',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'IP0_PAT',0,4
	.word	8599
	.byte	3,28,2,35,0,12
	.byte	'IP1_VAL',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'IP1_PAT',0,4
	.word	8599
	.byte	3,24,2,35,0,12
	.byte	'IP2_VAL',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'IP2_PAT',0,4
	.word	8599
	.byte	3,20,2,35,0,12
	.byte	'IP3_VAL',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'IP3_PAT',0,4
	.word	8599
	.byte	3,16,2,35,0,12
	.byte	'IP4_VAL',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'IP4_PAT',0,4
	.word	8599
	.byte	3,12,2,35,0,12
	.byte	'IP5_VAL',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'IP5_PAT',0,4
	.word	8599
	.byte	3,8,2,35,0,12
	.byte	'IP6_VAL',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'IP6_PAT',0,4
	.word	8599
	.byte	3,4,2,35,0,12
	.byte	'IP7_VAL',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'IP7_PAT',0,4
	.word	8599
	.byte	3,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_PAT_Bits',0,8,213,38,3
	.word	102114
	.byte	11
	.byte	'_Ifx_GTM_SPE_REV_CMP_Bits',0,8,216,38,16,4,12
	.byte	'REV_CMP',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_REV_CMP_Bits',0,8,220,38,3
	.word	102477
	.byte	11
	.byte	'_Ifx_GTM_SPE_REV_CNT_Bits',0,8,223,38,16,4,12
	.byte	'REV_CNT',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_REV_CNT_Bits',0,8,227,38,3
	.word	102586
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH0_BASE_Bits',0,8,230,38,16,4,12
	.byte	'BASE',0,4
	.word	8599
	.byte	27,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8599
	.byte	5,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH0_BASE_Bits',0,8,234,38,3
	.word	102695
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH0_CTRL_Bits',0,8,237,38,16,4,12
	.byte	'LOW_RES',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CH_CLK_SRC',0,4
	.word	8599
	.byte	3,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH0_CTRL_Bits',0,8,242,38,3
	.word	102803
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH1_BASE_Bits',0,8,245,38,16,4,12
	.byte	'BASE',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH1_BASE_Bits',0,8,249,38,3
	.word	102935
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH1_CTRL_Bits',0,8,252,38,16,4,12
	.byte	'CH_MODE',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CH_CLK_SRC',0,4
	.word	8599
	.byte	3,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH1_CTRL_Bits',0,8,129,39,3
	.word	103043
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH2_BASE_Bits',0,8,132,39,16,4,12
	.byte	'BASE',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH2_BASE_Bits',0,8,136,39,3
	.word	103175
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH2_CTRL_Bits',0,8,139,39,16,4,12
	.byte	'CH_MODE',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CH_CLK_SRC',0,4
	.word	8599
	.byte	3,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH2_CTRL_Bits',0,8,144,39,3
	.word	103283
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH3_BASE_Bits',0,8,147,39,16,4,12
	.byte	'BASE',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE_Bits',0,8,151,39,3
	.word	103415
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH3_BASE_CAPTURE_Bits',0,8,154,39,16,4,12
	.byte	'BASE_CAPTURE',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE_CAPTURE_Bits',0,8,158,39,3
	.word	103523
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH3_BASE_MARK_Bits',0,8,161,39,16,4,12
	.byte	'BASE_MARK',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE_MARK_Bits',0,8,165,39,3
	.word	103655
	.byte	11
	.byte	'_Ifx_GTM_TBU_CH3_CTRL_Bits',0,8,168,39,16,4,12
	.byte	'CH_MODE',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	3,28,2,35,0,12
	.byte	'USE_CH2',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'reserved_5',0,4
	.word	8599
	.byte	27,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_CTRL_Bits',0,8,174,39,3
	.word	103778
	.byte	11
	.byte	'_Ifx_GTM_TBU_CHEN_Bits',0,8,177,39,16,4,12
	.byte	'ENDIS_CH0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CH1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CH2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_CH3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CHEN_Bits',0,8,184,39,3
	.word	103929
	.byte	11
	.byte	'_Ifx_GTM_TIMINSEL_Bits',0,8,187,39,16,4,12
	.byte	'CH0SEL',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'CH1SEL',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'CH2SEL',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'CH3SEL',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'CH4SEL',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'CH5SEL',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'CH6SEL',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'CH7SEL',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_TIMINSEL_Bits',0,8,197,39,3
	.word	104096
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_CNT_Bits',0,8,200,39,16,4,12
	.byte	'CNT',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CNT_Bits',0,8,204,39,3
	.word	104301
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_CNTS_Bits',0,8,207,39,16,4,12
	.byte	'CNTS',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'ECNT',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CNTS_Bits',0,8,211,39,3
	.word	104404
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_CTRL_Bits',0,8,214,39,16,4,12
	.byte	'TIM_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TIM_MODE',0,4
	.word	8599
	.byte	3,28,2,35,0,12
	.byte	'OSM',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'ARU_EN',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'CICTRL',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'TBU0_SEL',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'GPR0_SEL',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'GPR1_SEL',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'CNTS_SEL',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'DSL',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'ISL',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'ECNT_RESET',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'FLT_EN',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'FLT_CNT_FRQ',0,4
	.word	8599
	.byte	2,13,2,35,0,12
	.byte	'EXT_CAP_EN',0,4
	.word	8599
	.byte	1,12,2,35,0,12
	.byte	'FLT_MODE_RE',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'FLT_CTR_RE',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'FLT_MODE_FE',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'FLT_CTR_FE',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'CLK_SEL',0,4
	.word	8599
	.byte	3,5,2,35,0,12
	.byte	'FR_ECNT_OFL',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'EGPR0_SEL',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'EGPR1_SEL',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'TOCTRL',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CTRL_Bits',0,8,240,39,3
	.word	104503
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_ECNT_Bits',0,8,243,39,16,4,12
	.byte	'ECNT',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_ECNT_Bits',0,8,247,39,3
	.word	105046
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_ECTRL_Bits',0,8,250,39,16,4,12
	.byte	'EXT_CAP_SRC',0,4
	.word	8599
	.byte	4,28,2,35,0,12
	.byte	'reserved_4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'USE_PREV_TDU_IN',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'TODET_IRQ_SRC',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'TDU_START',0,4
	.word	8599
	.byte	3,21,2,35,0,12
	.byte	'reserved_11',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'TDU_STOP',0,4
	.word	8599
	.byte	3,17,2,35,0,12
	.byte	'reserved_15',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'TDU_RESYNC',0,4
	.word	8599
	.byte	4,12,2,35,0,12
	.byte	'reserved_20',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'USE_LUT',0,4
	.word	8599
	.byte	2,8,2,35,0,12
	.byte	'EFLT_CTR_RE',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'EFLT_CTR_FE',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'reserved_26',0,4
	.word	8599
	.byte	2,4,2,35,0,12
	.byte	'SWAP_CAPTURE',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'IMM_START',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'ECLK_SEL',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'USE_PREV_CH_IN',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_ECTRL_Bits',0,8,142,40,3
	.word	105152
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_EIRQ_EN_Bits',0,8,145,40,16,4,12
	.byte	'NEWVAL_EIRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ECNTOFL_EIRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'CNTOFL_EIRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'GPROFL_EIRQ_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TODET_EIRQ_EN',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'GLITCHDET_EIRQ_EN',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8599
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_EIRQ_EN_Bits',0,8,154,40,3
	.word	105629
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_FLT_FE_Bits',0,8,157,40,16,4,12
	.byte	'FLT_FE',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_FLT_FE_Bits',0,8,161,40,3
	.word	105883
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_FLT_RE_Bits',0,8,164,40,16,4,12
	.byte	'FLT_RE',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_FLT_RE_Bits',0,8,168,40,3
	.word	105995
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_GPR0_Bits',0,8,171,40,16,4,12
	.byte	'GPR0',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'ECNT',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_GPR0_Bits',0,8,175,40,3
	.word	106107
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_GPR1_Bits',0,8,178,40,16,4,12
	.byte	'GPR1',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'ECNT',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_GPR1_Bits',0,8,182,40,3
	.word	106206
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_EN_Bits',0,8,185,40,16,4,12
	.byte	'NEWVAL_IRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ECNTOFL_IRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'CNTOFL_IRQ_EN',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'GPROFL_IRQ_EN',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TODET_IRQ_EN',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'GLITCHDET_IRQ_EN',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8599
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_EN_Bits',0,8,194,40,3
	.word	106305
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_FORCINT_Bits',0,8,197,40,16,4,12
	.byte	'TRG_NEWVAL',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG_ECNTOFL',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'TRG_CNTOFL',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'TRG_GPROFL',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TRG_TODET',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'TRG_GLITCHDET',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8599
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_FORCINT_Bits',0,8,206,40,3
	.word	106551
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_MODE_Bits',0,8,209,40,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_MODE_Bits',0,8,213,40,3
	.word	106789
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ_NOTIFY_Bits',0,8,216,40,16,4,12
	.byte	'NEWVAL',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ECNTOFL',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'CNTOFL',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'GPROFL',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'TODET',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'GLITCHDET',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'reserved_6',0,4
	.word	8599
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_NOTIFY_Bits',0,8,225,40,3
	.word	106906
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_TDUC_Bits',0,8,228,40,16,4,12
	.byte	'TO_CNT',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'TO_CNT1',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'TO_CNT2',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_TDUC_Bits',0,8,234,40,3
	.word	107118
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_TDUV_Bits',0,8,237,40,16,4,12
	.byte	'TOV',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'TOV1',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'TOV2',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'SLICING',0,4
	.word	8599
	.byte	2,6,2,35,0,12
	.byte	'TCS_USE_SAMPLE_EVT',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'TDU_SAME_CNT_CLK',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'TCS',0,4
	.word	8599
	.byte	3,1,2,35,0,12
	.byte	'reserved_31',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_TDUV_Bits',0,8,247,40,3
	.word	107264
	.byte	11
	.byte	'_Ifx_GTM_TIM_INP_VAL_Bits',0,8,250,40,16,4,12
	.byte	'F_OUT',0,4
	.word	8599
	.byte	8,24,2,35,0,12
	.byte	'F_IN',0,4
	.word	8599
	.byte	8,16,2,35,0,12
	.byte	'TIM_IN',0,4
	.word	8599
	.byte	8,8,2,35,0,12
	.byte	'reserved_24',0,4
	.word	8599
	.byte	8,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_INP_VAL_Bits',0,8,128,41,3
	.word	107493
	.byte	11
	.byte	'_Ifx_GTM_TIM_IN_SRC_Bits',0,8,131,41,16,4,12
	.byte	'VAL_0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'MODE_0',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'VAL_1',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'MODE_1',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'VAL_2',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'MODE_2',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'VAL_3',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'MODE_3',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'VAL_4',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'MODE_4',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'VAL_5',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'MODE_5',0,4
	.word	8599
	.byte	2,8,2,35,0,12
	.byte	'VAL_6',0,4
	.word	8599
	.byte	2,6,2,35,0,12
	.byte	'MODE_6',0,4
	.word	8599
	.byte	2,4,2,35,0,12
	.byte	'VAL_7',0,4
	.word	8599
	.byte	2,2,2,35,0,12
	.byte	'MODE_7',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_IN_SRC_Bits',0,8,149,41,3
	.word	107634
	.byte	11
	.byte	'_Ifx_GTM_TIM_RST_Bits',0,8,152,41,16,4,12
	.byte	'RST_CH0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'RST_CH1',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'RST_CH2',0,4
	.word	8599
	.byte	1,29,2,35,0,12
	.byte	'RST_CH3',0,4
	.word	8599
	.byte	1,28,2,35,0,12
	.byte	'RST_CH4',0,4
	.word	8599
	.byte	1,27,2,35,0,12
	.byte	'RST_CH5',0,4
	.word	8599
	.byte	1,26,2,35,0,12
	.byte	'RST_CH6',0,4
	.word	8599
	.byte	1,25,2,35,0,12
	.byte	'RST_CH7',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_RST_Bits',0,8,163,41,3
	.word	107979
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CM0_Bits',0,8,166,41,16,4,12
	.byte	'CM0',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CM0_Bits',0,8,170,41,3
	.word	108212
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CM1_Bits',0,8,173,41,16,4,12
	.byte	'CM1',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CM1_Bits',0,8,177,41,3
	.word	108315
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CN0_Bits',0,8,180,41,16,4,12
	.byte	'CN0',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CN0_Bits',0,8,184,41,3
	.word	108418
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_CTRL_Bits',0,8,187,41,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	7,25,2,35,0,12
	.byte	'SR0_TRIG',0,4
	.word	8599
	.byte	1,24,2,35,0,12
	.byte	'reserved_8',0,4
	.word	8599
	.byte	3,21,2,35,0,12
	.byte	'SL',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'CLK_SRC_SR',0,4
	.word	8599
	.byte	3,17,2,35,0,12
	.byte	'ECLK_SRC',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	1,15,2,35,0,12
	.byte	'TRIG_PULSE',0,4
	.word	8599
	.byte	1,14,2,35,0,12
	.byte	'UDMODE',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'RST_CCU0',0,4
	.word	8599
	.byte	1,11,2,35,0,12
	.byte	'OSM_TRIG',0,4
	.word	8599
	.byte	1,10,2,35,0,12
	.byte	'EXT_TRIG',0,4
	.word	8599
	.byte	1,9,2,35,0,12
	.byte	'EXTTRIGOUT',0,4
	.word	8599
	.byte	1,8,2,35,0,12
	.byte	'TRIGOUT',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'SPE_TRIG',0,4
	.word	8599
	.byte	1,6,2,35,0,12
	.byte	'OSM',0,4
	.word	8599
	.byte	1,5,2,35,0,12
	.byte	'BITREV',0,4
	.word	8599
	.byte	1,4,2,35,0,12
	.byte	'SPEM',0,4
	.word	8599
	.byte	1,3,2,35,0,12
	.byte	'GCM',0,4
	.word	8599
	.byte	1,2,2,35,0,12
	.byte	'reserved_30',0,4
	.word	8599
	.byte	1,1,2,35,0,12
	.byte	'FREEZE',0,4
	.word	8599
	.byte	1,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CTRL_Bits',0,8,210,41,3
	.word	108521
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_EN_Bits',0,8,213,41,16,4,12
	.byte	'CCU0TC_IRQ_EN',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC_IRQ_EN',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_EN_Bits',0,8,218,41,3
	.word	108997
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_FORCINT_Bits',0,8,221,41,16,4,12
	.byte	'TRG_CCU0TC0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'TRG_CCU1TC0',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_FORCINT_Bits',0,8,226,41,3
	.word	109140
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_MODE_Bits',0,8,229,41,16,4,12
	.byte	'IRQ_MODE',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_MODE_Bits',0,8,233,41,3
	.word	109289
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ_NOTIFY_Bits',0,8,236,41,16,4,12
	.byte	'CCU0TC',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'CCU1TC',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'reserved_2',0,4
	.word	8599
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_NOTIFY_Bits',0,8,241,41,3
	.word	109406
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_SR0_Bits',0,8,244,41,16,4,12
	.byte	'SR0',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_SR0_Bits',0,8,248,41,3
	.word	109543
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_SR1_Bits',0,8,251,41,16,4,12
	.byte	'SR1',0,4
	.word	8599
	.byte	16,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_SR1_Bits',0,8,255,41,3
	.word	109646
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_STAT_Bits',0,8,130,42,16,4,12
	.byte	'OL',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	31,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_STAT_Bits',0,8,134,42,3
	.word	109749
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_ACT_TB_Bits',0,8,137,42,16,4,12
	.byte	'ACT_TB',0,4
	.word	8599
	.byte	24,8,2,35,0,12
	.byte	'TB_TRIG',0,4
	.word	8599
	.byte	1,7,2,35,0,12
	.byte	'TBU_SEL',0,4
	.word	8599
	.byte	2,5,2,35,0,12
	.byte	'reserved_27',0,4
	.word	8599
	.byte	5,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ACT_TB_Bits',0,8,143,42,3
	.word	109852
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_ENDIS_CTRL_Bits',0,8,146,42,16,4,12
	.byte	'ENDIS_CTRL0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_CTRL1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_CTRL2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_CTRL3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_CTRL4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_CTRL5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_CTRL6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_CTRL7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ENDIS_CTRL_Bits',0,8,157,42,3
	.word	110004
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_ENDIS_STAT_Bits',0,8,160,42,16,4,12
	.byte	'ENDIS_STAT0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'ENDIS_STAT1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'ENDIS_STAT2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'ENDIS_STAT3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'ENDIS_STAT4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'ENDIS_STAT5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'ENDIS_STAT6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'ENDIS_STAT7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ENDIS_STAT_Bits',0,8,171,42,3
	.word	110292
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_FUPD_CTRL_Bits',0,8,174,42,16,4,12
	.byte	'FUPD_CTRL0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'FUPD_CTRL1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'FUPD_CTRL2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'FUPD_CTRL3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'FUPD_CTRL4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'FUPD_CTRL5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'FUPD_CTRL6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'FUPD_CTRL7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'RSTCN0_CH0',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'RSTCN0_CH1',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'RSTCN0_CH2',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'RSTCN0_CH3',0,4
	.word	8599
	.byte	2,8,2,35,0,12
	.byte	'RSTCN0_CH4',0,4
	.word	8599
	.byte	2,6,2,35,0,12
	.byte	'RSTCN0_CH5',0,4
	.word	8599
	.byte	2,4,2,35,0,12
	.byte	'RSTCN0_CH6',0,4
	.word	8599
	.byte	2,2,2,35,0,12
	.byte	'RSTCN0_CH7',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_FUPD_CTRL_Bits',0,8,192,42,3
	.word	110580
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_GLB_CTRL_Bits',0,8,195,42,16,4,12
	.byte	'HOST_TRIG',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'reserved_1',0,4
	.word	8599
	.byte	7,24,2,35,0,12
	.byte	'RST_CH0',0,4
	.word	8599
	.byte	1,23,2,35,0,12
	.byte	'RST_CH1',0,4
	.word	8599
	.byte	1,22,2,35,0,12
	.byte	'RST_CH2',0,4
	.word	8599
	.byte	1,21,2,35,0,12
	.byte	'RST_CH3',0,4
	.word	8599
	.byte	1,20,2,35,0,12
	.byte	'RST_CH4',0,4
	.word	8599
	.byte	1,19,2,35,0,12
	.byte	'RST_CH5',0,4
	.word	8599
	.byte	1,18,2,35,0,12
	.byte	'RST_CH6',0,4
	.word	8599
	.byte	1,17,2,35,0,12
	.byte	'RST_CH7',0,4
	.word	8599
	.byte	1,16,2,35,0,12
	.byte	'UPEN_CTRL0',0,4
	.word	8599
	.byte	2,14,2,35,0,12
	.byte	'UPEN_CTRL1',0,4
	.word	8599
	.byte	2,12,2,35,0,12
	.byte	'UPEN_CTRL2',0,4
	.word	8599
	.byte	2,10,2,35,0,12
	.byte	'UPEN_CTRL3',0,4
	.word	8599
	.byte	2,8,2,35,0,12
	.byte	'UPEN_CTRL4',0,4
	.word	8599
	.byte	2,6,2,35,0,12
	.byte	'UPEN_CTRL5',0,4
	.word	8599
	.byte	2,4,2,35,0,12
	.byte	'UPEN_CTRL6',0,4
	.word	8599
	.byte	2,2,2,35,0,12
	.byte	'UPEN_CTRL7',0,4
	.word	8599
	.byte	2,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_GLB_CTRL_Bits',0,8,215,42,3
	.word	111011
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_INT_TRIG_Bits',0,8,218,42,16,4,12
	.byte	'INT_TRIG0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'INT_TRIG1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'INT_TRIG2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'INT_TRIG3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'INT_TRIG4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'INT_TRIG5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'INT_TRIG6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'INT_TRIG7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_INT_TRIG_Bits',0,8,229,42,3
	.word	111459
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_OUTEN_CTRL_Bits',0,8,232,42,16,4,12
	.byte	'OUTEN_CTRL0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_CTRL1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_CTRL2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_CTRL3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_CTRL4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_CTRL5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_CTRL6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_CTRL7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_OUTEN_CTRL_Bits',0,8,243,42,3
	.word	111727
	.byte	11
	.byte	'_Ifx_GTM_TOM_TGC_OUTEN_STAT_Bits',0,8,246,42,16,4,12
	.byte	'OUTEN_STAT0',0,4
	.word	8599
	.byte	2,30,2,35,0,12
	.byte	'OUTEN_STAT1',0,4
	.word	8599
	.byte	2,28,2,35,0,12
	.byte	'OUTEN_STAT2',0,4
	.word	8599
	.byte	2,26,2,35,0,12
	.byte	'OUTEN_STAT3',0,4
	.word	8599
	.byte	2,24,2,35,0,12
	.byte	'OUTEN_STAT4',0,4
	.word	8599
	.byte	2,22,2,35,0,12
	.byte	'OUTEN_STAT5',0,4
	.word	8599
	.byte	2,20,2,35,0,12
	.byte	'OUTEN_STAT6',0,4
	.word	8599
	.byte	2,18,2,35,0,12
	.byte	'OUTEN_STAT7',0,4
	.word	8599
	.byte	2,16,2,35,0,12
	.byte	'reserved_16',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_OUTEN_STAT_Bits',0,8,129,43,3
	.word	112015
	.byte	11
	.byte	'_Ifx_GTM_TOUTSEL_Bits',0,8,132,43,16,4,12
	.byte	'SEL0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'SEL1',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'SEL2',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'SEL3',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'SEL4',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'SEL5',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'SEL6',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'SEL7',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_GTM_TOUTSEL_Bits',0,8,142,43,3
	.word	112303
	.byte	11
	.byte	'_Ifx_GTM_TRIGOUT_Bits',0,8,145,43,16,4,12
	.byte	'TRIG0',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'TRIG1',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'TRIG2',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'TRIG3',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'TRIG4',0,1
	.word	495
	.byte	2,6,2,35,1,12
	.byte	'TRIG5',0,1
	.word	495
	.byte	2,4,2,35,1,12
	.byte	'TRIG6',0,1
	.word	495
	.byte	2,2,2,35,1,12
	.byte	'TRIG7',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'TRIG8',0,1
	.word	495
	.byte	2,6,2,35,2,12
	.byte	'TRIG9',0,1
	.word	495
	.byte	2,4,2,35,2,12
	.byte	'TRIG10',0,1
	.word	495
	.byte	2,2,2,35,2,12
	.byte	'TRIG11',0,1
	.word	495
	.byte	2,0,2,35,2,12
	.byte	'TRIG12',0,1
	.word	495
	.byte	2,6,2,35,3,12
	.byte	'TRIG13',0,1
	.word	495
	.byte	2,4,2,35,3,12
	.byte	'TRIG14',0,1
	.word	495
	.byte	2,2,2,35,3,12
	.byte	'TRIG15',0,1
	.word	495
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_GTM_TRIGOUT_Bits',0,8,163,43,3
	.word	112490
	.byte	13,8,171,43,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	14489
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ACCEN0',0,8,176,43,3
	.word	112827
	.byte	13,8,179,43,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15046
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ACCEN1',0,8,184,43,3
	.word	112891
	.byte	13,8,187,43,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15123
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ADCTRIG_OUT0',0,8,192,43,3
	.word	112955
	.byte	13,8,195,43,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15318
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ADCTRIG_OUT1',0,8,200,43,3
	.word	113025
	.byte	13,8,203,43,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15474
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_AEI_ADDR_XPT',0,8,208,43,3
	.word	113095
	.byte	13,8,211,43,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15604
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_AEI_STA_XPT',0,8,216,43,3
	.word	113165
	.byte	13,8,219,43,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15726
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_ACCESS',0,8,224,43,3
	.word	113234
	.byte	13,8,227,43,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	15884
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CADDR',0,8,232,43,3
	.word	113302
	.byte	13,8,235,43,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16030
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CADDR_END',0,8,240,43,3
	.word	113369
	.byte	13,8,243,43,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16144
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_CTRL',0,8,248,43,3
	.word	113440
	.byte	13,8,251,43,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16304
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DATA_H',0,8,128,44,3
	.word	113506
	.byte	13,8,131,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16408
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DATA_L',0,8,136,44,3
	.word	113574
	.byte	13,8,139,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16512
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_ACCESS0',0,8,144,44,3
	.word	113642
	.byte	13,8,147,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16625
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_ACCESS1',0,8,152,44,3
	.word	113715
	.byte	13,8,155,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16738
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA0_H',0,8,160,44,3
	.word	113788
	.byte	13,8,163,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16852
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA0_L',0,8,168,44,3
	.word	113861
	.byte	13,8,171,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	16966
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA1_H',0,8,176,44,3
	.word	113934
	.byte	13,8,179,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17080
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DBG_DATA1_L',0,8,184,44,3
	.word	114007
	.byte	13,8,187,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17194
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_CTRL',0,8,192,44,3
	.word	114080
	.byte	13,8,195,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17340
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_RDADDR',0,8,200,44,3
	.word	114150
	.byte	13,8,203,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17461
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_HIGH',0,8,208,44,3
	.word	114222
	.byte	13,8,211,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17661
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_LOW',0,8,216,44,3
	.word	114298
	.byte	13,8,219,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	17835
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_SR_HIGH',0,8,224,44,3
	.word	114373
	.byte	13,8,227,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18068
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_DYN_ROUTE_SR_LOW',0,8,232,44,3
	.word	114452
	.byte	13,8,235,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18248
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_EN',0,8,240,44,3
	.word	114530
	.byte	13,8,243,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18417
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_FORCINT',0,8,248,44,3
	.word	114598
	.byte	13,8,251,44,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18587
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_MODE',0,8,128,45,3
	.word	114671
	.byte	13,8,131,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18698
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ARU_IRQ_NOTIFY',0,8,136,45,3
	.word	114741
	.byte	13,8,139,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	18854
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ACT_TB',0,8,144,45,3
	.word	114813
	.byte	13,8,147,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19008
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_CTRL',0,8,152,45,3
	.word	114886
	.byte	13,8,155,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19298
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_ENDIS_STAT',0,8,160,45,3
	.word	114963
	.byte	13,8,163,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	19588
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_FUPD_CTRL',0,8,168,45,3
	.word	115040
	.byte	13,8,171,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20021
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_GLB_CTRL',0,8,176,45,3
	.word	115116
	.byte	13,8,179,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20471
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_INT_TRIG',0,8,184,45,3
	.word	115191
	.byte	13,8,187,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	20741
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_CTRL',0,8,192,45,3
	.word	115266
	.byte	13,8,195,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21031
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_AGC_OUTEN_STAT',0,8,200,45,3
	.word	115343
	.byte	13,8,203,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21321
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CM0',0,8,208,45,3
	.word	115420
	.byte	13,8,211,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21426
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CM1',0,8,216,45,3
	.word	115489
	.byte	13,8,219,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21531
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CN0',0,8,224,45,3
	.word	115558
	.byte	13,8,227,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	21636
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_CTRL',0,8,232,45,3
	.word	115627
	.byte	13,8,235,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22147
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_EN',0,8,240,45,3
	.word	115697
	.byte	13,8,243,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22292
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_FORCINT',0,8,248,45,3
	.word	115769
	.byte	13,8,251,45,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22441
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_MODE',0,8,128,46,3
	.word	115846
	.byte	13,8,131,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22560
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_IRQ_NOTIFY',0,8,136,46,3
	.word	115920
	.byte	13,8,139,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22699
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_RDADDR',0,8,144,46,3
	.word	115996
	.byte	13,8,147,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	22855
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMB',0,8,152,46,3
	.word	116068
	.byte	13,8,155,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23406
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMC',0,8,160,46,3
	.word	116138
	.byte	13,8,163,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	23956
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMI',0,8,168,46,3
	.word	116208
	.byte	13,8,171,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	24518
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMP',0,8,176,46,3
	.word	116278
	.byte	13,8,179,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25128
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SOMS',0,8,184,46,3
	.word	116348
	.byte	13,8,187,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25712
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SR0',0,8,192,46,3
	.word	116418
	.byte	13,8,195,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25817
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_SR1',0,8,200,46,3
	.word	116487
	.byte	13,8,203,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	25922
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ATOM_CH_STAT',0,8,208,46,3
	.word	116556
	.byte	13,8,211,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26125
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_AUX_IN_SRC_TIM',0,8,216,46,3
	.word	116626
	.byte	13,8,219,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	26595
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_EIRQ_EN',0,8,224,46,3
	.word	116698
	.byte	13,8,227,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27003
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_EN',0,8,232,46,3
	.word	116767
	.byte	13,8,235,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27396
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_FORCINT',0,8,240,46,3
	.word	116835
	.byte	13,8,243,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27760
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_MODE',0,8,248,46,3
	.word	116908
	.byte	13,8,251,46,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	27871
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_IRQ_NOTIFY',0,8,128,47,3
	.word	116978
	.byte	13,8,131,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28181
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_RST',0,8,136,47,3
	.word	117050
	.byte	13,8,139,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28277
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_SRC_ADDR',0,8,144,47,3
	.word	117115
	.byte	13,8,147,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28427
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRC_SRC_DEST',0,8,152,47,3
	.word	117185
	.byte	13,8,155,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	28994
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_MODE',0,8,160,47,3
	.word	117255
	.byte	13,8,163,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29325
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_PTR1',0,8,168,47,3
	.word	117324
	.byte	13,8,171,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29527
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_BRIDGE_PTR2',0,8,176,47,3
	.word	117393
	.byte	13,8,179,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29640
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CANOUTSEL0',0,8,184,47,3
	.word	117462
	.byte	13,8,187,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29833
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CANOUTSEL1',0,8,192,47,3
	.word	117530
	.byte	13,8,195,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	29985
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_AEIM_STA',0,8,200,47,3
	.word	117598
	.byte	13,8,203,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30149
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ARP_CTRL',0,8,208,47,3
	.word	117668
	.byte	13,8,211,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30337
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ARP_PROT',0,8,216,47,3
	.word	117738
	.byte	13,8,219,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30572
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_ATOM_OUT',0,8,224,47,3
	.word	117808
	.byte	13,8,227,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	30737
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CFG',0,8,232,47,3
	.word	117878
	.byte	13,8,235,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31072
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CMU_CLK_CFG',0,8,240,47,3
	.word	117943
	.byte	13,8,243,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31489
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_CMU_FXCLK_CFG',0,8,248,47,3
	.word	118016
	.byte	13,8,251,47,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31612
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_EXT_CAP_EN',0,8,128,48,3
	.word	118091
	.byte	13,8,131,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	31766
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_HW_CONF',0,8,136,48,3
	.word	118163
	.byte	13,8,139,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32348
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_PROT',0,8,144,48,3
	.word	118232
	.byte	13,8,147,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32451
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_TIM_AUX_IN_SRC',0,8,152,48,3
	.word	118298
	.byte	13,8,155,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	32929
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CCM_TOM_OUT',0,8,160,48,3
	.word	118374
	.byte	13,8,163,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33036
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL1',0,8,168,48,3
	.word	118443
	.byte	13,8,171,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	33621
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL2',0,8,176,48,3
	.word	118518
	.byte	13,8,179,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34252
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL2_SR',0,8,184,48,3
	.word	118593
	.byte	13,8,187,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	34985
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_CTRL3',0,8,192,48,3
	.word	118671
	.byte	13,8,195,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35435
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_DTV',0,8,200,48,3
	.word	118746
	.byte	13,8,203,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35594
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CH_SR',0,8,208,48,3
	.word	118819
	.byte	13,8,211,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	35873
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_CTRL',0,8,216,48,3
	.word	118891
	.byte	13,8,219,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36114
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CDTM_DTM_PS_CTRL',0,8,224,48,3
	.word	118962
	.byte	13,8,227,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36358
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CFG',0,8,232,48,3
	.word	119036
	.byte	13,8,235,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36453
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CLC',0,8,240,48,3
	.word	119097
	.byte	13,8,243,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36596
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CLS_CLK_CFG',0,8,248,48,3
	.word	119158
	.byte	13,8,251,48,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	36976
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_EIRQ_EN',0,8,128,49,3
	.word	119227
	.byte	13,8,131,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	37670
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_EN',0,8,136,49,3
	.word	119296
	.byte	13,8,139,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	38234
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_EN',0,8,144,49,3
	.word	119360
	.byte	13,8,147,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	38902
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_FORCINT',0,8,152,49,3
	.word	119428
	.byte	13,8,155,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	39508
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_MODE',0,8,160,49,3
	.word	119501
	.byte	13,8,163,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	39619
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMP_IRQ_NOTIFY',0,8,168,49,3
	.word	119571
	.byte	13,8,171,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40127
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK_CTRL',0,8,176,49,3
	.word	119643
	.byte	13,8,179,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40470
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK_EN',0,8,184,49,3
	.word	119713
	.byte	13,8,187,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40790
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_CLK__CTRL',0,8,192,49,3
	.word	119781
	.byte	13,8,195,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	40922
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_ECLK_DEN',0,8,200,49,3
	.word	119852
	.byte	13,8,203,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41034
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_ECLK_NUM',0,8,208,49,3
	.word	119922
	.byte	13,8,211,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41146
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_FXCLK_CTRL',0,8,216,49,3
	.word	119992
	.byte	13,8,219,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41262
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GCLK_DEN',0,8,224,49,3
	.word	120064
	.byte	13,8,227,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41374
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GCLK_NUM',0,8,232,49,3
	.word	120134
	.byte	13,8,235,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41486
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CMU_GLB_CTRL',0,8,240,49,3
	.word	120204
	.byte	13,8,243,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41604
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_CTRL',0,8,248,49,3
	.word	120274
	.byte	13,8,251,49,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41804
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DATAIN',0,8,128,50,3
	.word	120336
	.byte	13,8,131,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	41877
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ACB',0,8,136,50,3
	.word	120400
	.byte	13,8,139,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42097
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ACT_STA',0,8,144,50,3
	.word	120466
	.byte	13,8,147,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42183
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL1',0,8,152,50,3
	.word	120536
	.byte	13,8,155,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42306
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_CAL2',0,8,160,50,3
	.word	120610
	.byte	13,8,163,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42429
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD1',0,8,168,50,3
	.word	120684
	.byte	13,8,171,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42549
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADD_IN_LD2',0,8,176,50,3
	.word	120757
	.byte	13,8,179,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42669
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ADT_S',0,8,184,50,3
	.word	120830
	.byte	13,8,195,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	42967
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_AOSV_2',0,8,200,50,3
	.word	120898
	.byte	13,8,203,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43110
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS',0,8,208,50,3
	.word	120967
	.byte	13,8,211,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43308
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_1C3',0,8,216,50,3
	.word	121033
	.byte	13,8,219,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43440
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_1C3_EXT',0,8,224,50,3
	.word	121103
	.byte	13,8,227,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43580
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_EXT',0,8,232,50,3
	.word	121177
	.byte	13,8,235,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43786
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_SYNC',0,8,240,50,3
	.word	121247
	.byte	13,8,243,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	43974
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APS_SYNC_EXT',0,8,248,50,3
	.word	121318
	.byte	13,8,251,50,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44170
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT',0,8,128,51,3
	.word	121393
	.byte	13,8,131,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44367
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT_2C',0,8,136,51,3
	.word	121459
	.byte	13,8,139,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44497
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_APT_SYNC',0,8,144,51,3
	.word	121528
	.byte	13,8,147,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44682
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_SX',0,8,152,51,3
	.word	121599
	.byte	13,8,155,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44790
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_SX_NOM',0,8,160,51,3
	.word	121668
	.byte	13,8,163,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	44910
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_TX',0,8,168,51,3
	.word	121741
	.byte	13,8,171,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45018
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CDT_TX_NOM',0,8,176,51,3
	.word	121810
	.byte	13,8,179,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45138
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CNT_NUM_1',0,8,184,51,3
	.word	121883
	.byte	13,8,187,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45255
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CNT_NUM_2',0,8,192,51,3
	.word	121955
	.byte	13,8,195,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45372
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CSN_MAX',0,8,200,51,3
	.word	122027
	.byte	13,8,203,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45483
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CSN_MIN',0,8,208,51,3
	.word	122097
	.byte	13,8,211,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45594
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTN_MAX',0,8,216,51,3
	.word	122167
	.byte	13,8,219,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45705
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTN_MIN',0,8,224,51,3
	.word	122237
	.byte	13,8,227,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	45816
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0',0,8,232,51,3
	.word	122307
	.byte	13,8,235,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46048
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_STATE',0,8,240,51,3
	.word	122376
	.byte	13,8,243,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46292
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_0_SHADOW_TRIGGER',0,8,248,51,3
	.word	122458
	.byte	13,8,251,51,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46533
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1',0,8,128,52,3
	.word	122542
	.byte	13,8,131,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	46937
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_11',0,8,136,52,3
	.word	122611
	.byte	13,8,139,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47592
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1_SHADOW_STATE',0,8,144,52,3
	.word	122681
	.byte	13,8,147,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	47878
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_1_SHADOW_TRIGGER',0,8,152,52,3
	.word	122763
	.byte	13,8,155,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48112
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_2',0,8,160,52,3
	.word	122847
	.byte	13,8,163,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48480
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_3',0,8,168,52,3
	.word	122916
	.byte	13,8,171,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	48860
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_4',0,8,176,52,3
	.word	122985
	.byte	13,8,179,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49244
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_5',0,8,184,52,3
	.word	123054
	.byte	13,8,187,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49628
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_CTRL_EXT',0,8,192,52,3
	.word	123123
	.byte	13,8,195,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49777
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DLA',0,8,200,52,3
	.word	123194
	.byte	13,8,203,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49876
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DTA',0,8,208,52,3
	.word	123260
	.byte	13,8,211,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	49975
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S',0,8,216,52,3
	.word	123326
	.byte	13,8,219,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50077
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S_ACT',0,8,224,52,3
	.word	123393
	.byte	13,8,227,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50191
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_S_START',0,8,232,52,3
	.word	123464
	.byte	13,8,243,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50420
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_T_ACT',0,8,248,52,3
	.word	123537
	.byte	13,8,251,52,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50534
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_DT_T_START',0,8,128,53,3
	.word	123608
	.byte	13,8,131,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50659
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EDT_S',0,8,136,53,3
	.word	123681
	.byte	13,8,139,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50764
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EDT_T',0,8,144,53,3
	.word	123749
	.byte	13,8,147,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	50869
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_EIRQ_EN',0,8,152,53,3
	.word	123817
	.byte	13,8,155,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51624
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_FTV_S',0,8,160,53,3
	.word	123887
	.byte	13,8,163,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51732
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_FTV_T',0,8,168,53,3
	.word	123955
	.byte	13,8,171,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51842
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_ID_PMTR',0,8,176,53,3
	.word	124023
	.byte	13,8,179,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	51954
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INCF1_OFFSET',0,8,184,53,3
	.word	124093
	.byte	13,8,187,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52085
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INCF2_OFFSET',0,8,192,53,3
	.word	124168
	.byte	13,8,195,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52216
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT1',0,8,200,53,3
	.word	124243
	.byte	13,8,203,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52330
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT1_MASK',0,8,208,53,3
	.word	124314
	.byte	13,8,211,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52461
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT2',0,8,216,53,3
	.word	124390
	.byte	13,8,219,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52575
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_INC_CNT2_MASK',0,8,224,53,3
	.word	124461
	.byte	13,8,227,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	52706
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_EN',0,8,232,53,3
	.word	124537
	.byte	13,8,235,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	53431
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_FORCINT',0,8,240,53,3
	.word	124606
	.byte	13,8,243,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54082
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_MODE',0,8,248,53,3
	.word	124680
	.byte	13,8,251,53,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54195
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_IRQ_NOTIFY',0,8,128,54,3
	.word	124751
	.byte	13,8,131,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54732
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MEDT_S',0,8,136,54,3
	.word	124824
	.byte	13,8,139,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54840
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MEDT_T',0,8,144,54,3
	.word	124893
	.byte	13,8,147,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	54948
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MLS1',0,8,152,54,3
	.word	124962
	.byte	13,8,155,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55073
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MLS2',0,8,160,54,3
	.word	125029
	.byte	13,8,163,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55198
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MPVAL1',0,8,168,54,3
	.word	125096
	.byte	13,8,171,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55322
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_MPVAL2',0,8,176,54,3
	.word	125165
	.byte	13,8,179,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55446
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NA',0,8,184,54,3
	.word	125234
	.byte	13,8,187,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55579
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S',0,8,192,54,3
	.word	125299
	.byte	13,8,195,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55707
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR',0,8,200,54,3
	.word	125367
	.byte	13,8,203,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55847
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_S_TAR_OLD',0,8,208,54,3
	.word	125439
	.byte	13,8,211,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	55999
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T',0,8,216,54,3
	.word	125515
	.byte	13,8,219,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56127
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR',0,8,224,54,3
	.word	125583
	.byte	13,8,227,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56267
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NMB_T_TAR_OLD',0,8,232,54,3
	.word	125655
	.byte	13,8,235,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56419
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NTI_CNT',0,8,240,54,3
	.word	125731
	.byte	13,8,243,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56530
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC',0,8,248,54,3
	.word	125801
	.byte	13,8,251,54,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56748
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC_EXT1',0,8,128,55,3
	.word	125868
	.byte	13,8,131,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	56943
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUSC_EXT2',0,8,136,55,3
	.word	125940
	.byte	13,8,139,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57162
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_NUTC',0,8,144,55,3
	.word	126012
	.byte	13,8,147,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57403
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_OSW',0,8,152,55,3
	.word	126079
	.byte	13,8,155,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57560
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PDT',0,8,160,55,3
	.word	126145
	.byte	13,8,163,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57672
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSA',0,8,168,55,3
	.word	126211
	.byte	13,8,171,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57771
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSAC',0,8,176,55,3
	.word	126277
	.byte	13,8,179,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57873
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSC',0,8,184,55,3
	.word	126344
	.byte	13,8,187,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	57975
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSM',0,8,192,55,3
	.word	126411
	.byte	13,8,195,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58077
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSSM_OLD',0,8,200,55,3
	.word	126478
	.byte	13,8,203,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58191
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTC',0,8,208,55,3
	.word	126549
	.byte	13,8,211,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58293
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTM',0,8,216,55,3
	.word	126616
	.byte	13,8,219,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58395
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PSTM_OLD',0,8,224,55,3
	.word	126683
	.byte	13,8,227,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58509
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_PVT',0,8,232,55,3
	.word	126754
	.byte	13,8,235,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58608
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RAM_INI',0,8,240,55,3
	.word	126820
	.byte	13,8,243,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58798
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_SX',0,8,248,55,3
	.word	126890
	.byte	13,8,251,55,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	58909
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_SX_NOM',0,8,128,56,3
	.word	126960
	.byte	13,8,131,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59032
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_TX',0,8,136,56,3
	.word	127034
	.byte	13,8,139,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59143
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RCDT_TX_NOM',0,8,144,56,3
	.word	127104
	.byte	13,8,147,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59266
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_S',0,8,152,56,3
	.word	127178
	.byte	13,8,155,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59371
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_S_ACT',0,8,160,56,3
	.word	127246
	.byte	13,8,171,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59595
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_RDT_T_ACT',0,8,176,56,3
	.word	127318
	.byte	13,8,179,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59712
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_SIDEL',0,8,184,56,3
	.word	127390
	.byte	13,8,187,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59817
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_SLR',0,8,192,56,3
	.word	127458
	.byte	13,8,195,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	59938
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA',0,8,200,56,3
	.word	127524
	.byte	13,8,203,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	60135
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STATUS',0,8,208,56,3
	.word	127590
	.byte	13,8,211,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	60710
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA_FLAG',0,8,216,56,3
	.word	127659
	.byte	13,8,219,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	60920
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_STA_MASK',0,8,224,56,3
	.word	127730
	.byte	13,8,227,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61062
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TBU_TS0_S',0,8,232,56,3
	.word	127801
	.byte	13,8,235,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61179
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TBU_TS0_T',0,8,240,56,3
	.word	127873
	.byte	13,8,243,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61296
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THMA',0,8,248,56,3
	.word	127945
	.byte	13,8,251,56,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61421
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THMI',0,8,128,57,3
	.word	128012
	.byte	13,8,131,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61546
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THVAL',0,8,136,57,3
	.word	128079
	.byte	13,8,139,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61651
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_THVAL2',0,8,144,57,3
	.word	128147
	.byte	13,8,147,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61758
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TIDEL',0,8,152,57,3
	.word	128216
	.byte	13,8,155,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61863
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TLR',0,8,160,57,3
	.word	128284
	.byte	13,8,163,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	61984
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TOV',0,8,168,57,3
	.word	128350
	.byte	13,8,171,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62127
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TOV_S',0,8,176,57,3
	.word	128416
	.byte	13,8,179,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62266
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TSAC',0,8,184,57,3
	.word	128484
	.byte	13,8,187,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62368
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TSF_S',0,8,192,57,3
	.word	128551
	.byte	13,8,203,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62580
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_S',0,8,208,57,3
	.word	128619
	.byte	13,8,211,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62686
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_S_OLD',0,8,216,57,3
	.word	128686
	.byte	13,8,219,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62804
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_T',0,8,224,57,3
	.word	128757
	.byte	13,8,227,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	62912
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DPLL_TS_T_OLD',0,8,232,57,3
	.word	128824
	.byte	13,8,235,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	63032
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DSADCINSEL',0,8,240,57,3
	.word	128895
	.byte	13,8,243,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	63241
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DSADC_OUTSEL0',0,8,248,57,3
	.word	128963
	.byte	13,8,251,57,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	63440
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DSADC_OUTSEL1',0,8,128,58,3
	.word	129034
	.byte	13,8,131,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	63634
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DTMAUXINSEL',0,8,136,58,3
	.word	129105
	.byte	13,8,139,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	63951
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DXINCON',0,8,144,58,3
	.word	129174
	.byte	13,8,147,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	64366
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_DXOUTCON',0,8,152,58,3
	.word	129239
	.byte	13,8,155,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	64610
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_EIRQ_EN',0,8,160,58,3
	.word	129305
	.byte	13,8,163,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	64971
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_EXT_CAP_EN',0,8,168,58,3
	.word	129370
	.byte	13,8,171,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	65117
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_HW_CONF',0,8,176,58,3
	.word	129438
	.byte	13,8,179,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	65691
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI0',0,8,184,58,3
	.word	129503
	.byte	13,8,187,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	66409
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI1',0,8,192,58,3
	.word	129574
	.byte	13,8,195,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	67280
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI2',0,8,200,58,3
	.word	129645
	.byte	13,8,203,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	68151
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI3',0,8,208,58,3
	.word	129716
	.byte	13,8,211,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69022
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI4',0,8,216,58,3
	.word	129787
	.byte	13,8,219,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	69893
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_MCS',0,8,224,58,3
	.word	129858
	.byte	13,8,227,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	70184
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_PSM',0,8,232,58,3
	.word	129932
	.byte	13,8,235,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	70932
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CEI_SPE',0,8,240,58,3
	.word	130006
	.byte	13,8,243,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	71157
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_ATOM',0,8,248,58,3
	.word	130080
	.byte	13,8,251,58,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72098
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_MCS',0,8,128,59,3
	.word	130154
	.byte	13,8,131,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	72379
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_PSM',0,8,136,59,3
	.word	130227
	.byte	13,8,139,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	73101
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_SPE',0,8,144,59,3
	.word	130300
	.byte	13,8,147,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	73318
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_CI_TOM',0,8,152,59,3
	.word	130373
	.byte	13,8,155,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74237
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_MEI',0,8,160,59,3
	.word	130446
	.byte	13,8,163,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	74874
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_MEI_CLS',0,8,168,59,3
	.word	130516
	.byte	13,8,171,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	75413
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R0',0,8,176,59,3
	.word	130590
	.byte	13,8,179,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	76149
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R1',0,8,184,59,3
	.word	130659
	.byte	13,8,187,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	76906
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R10',0,8,192,59,3
	.word	130728
	.byte	13,8,195,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	77775
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R11',0,8,200,59,3
	.word	130798
	.byte	13,8,203,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	78660
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R2',0,8,208,59,3
	.word	130868
	.byte	13,8,211,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	79495
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R3',0,8,216,59,3
	.word	130937
	.byte	13,8,219,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	80330
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R4',0,8,224,59,3
	.word	131006
	.byte	13,8,227,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	81165
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R5',0,8,232,59,3
	.word	131075
	.byte	13,8,235,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	82000
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R6',0,8,240,59,3
	.word	131144
	.byte	13,8,243,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	82847
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R7',0,8,248,59,3
	.word	131213
	.byte	13,8,251,59,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	83694
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R8',0,8,128,60,3
	.word	131282
	.byte	13,8,131,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	84541
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_ICM_IRQG_R9',0,8,136,60,3
	.word	131351
	.byte	13,8,139,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	85408
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_INTOUT',0,8,144,60,3
	.word	131420
	.byte	13,8,147,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	85503
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_EN',0,8,152,60,3
	.word	131484
	.byte	13,8,155,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	85853
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_FORCINT',0,8,160,60,3
	.word	131548
	.byte	13,8,163,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	86186
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_MODE',0,8,168,60,3
	.word	131617
	.byte	13,8,171,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	86289
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_IRQ_NOTIFY',0,8,176,60,3
	.word	131683
	.byte	13,8,179,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	86746
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_LCDCDCOUTSEL',0,8,184,60,3
	.word	131751
	.byte	13,8,187,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	86852
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MAP_CTRL',0,8,192,60,3
	.word	131821
	.byte	13,8,195,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	87282
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCFG_CTRL',0,8,200,60,3
	.word	131887
	.byte	13,8,203,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	87528
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCSINTCLR',0,8,208,60,3
	.word	131954
	.byte	13,8,211,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	87774
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCSINTSTAT',0,8,216,60,3
	.word	132021
	.byte	13,8,219,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	88032
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCSTRIGOUTSEL',0,8,224,60,3
	.word	132089
	.byte	13,8,227,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	88231
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_AEM_DIS',0,8,232,60,3
	.word	132160
	.byte	13,8,235,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	88563
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CAT',0,8,240,60,3
	.word	132229
	.byte	13,8,243,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	88772
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_ACB',0,8,248,60,3
	.word	132294
	.byte	13,8,251,60,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	88939
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_CTRG',0,8,128,61,3
	.word	132362
	.byte	13,8,131,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	89427
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_CTRL',0,8,136,61,3
	.word	132431
	.byte	13,8,139,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	89722
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_EIRQ_EN',0,8,144,61,3
	.word	132500
	.byte	13,8,147,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	89891
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_EN',0,8,152,61,3
	.word	132572
	.byte	13,8,155,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90054
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_FORCINT',0,8,160,61,3
	.word	132643
	.byte	13,8,163,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90230
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_MODE',0,8,168,61,3
	.word	132719
	.byte	13,8,171,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90347
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_IRQ_NOTIFY',0,8,176,61,3
	.word	132792
	.byte	13,8,179,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90509
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_MHB',0,8,184,61,3
	.word	132867
	.byte	13,8,187,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90612
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_PC',0,8,192,61,3
	.word	132935
	.byte	13,8,195,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90712
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_R',0,8,200,61,3
	.word	133002
	.byte	13,8,203,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	90812
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CH_STRG',0,8,208,61,3
	.word	133068
	.byte	13,8,211,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	91300
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CTRL_STAT',0,8,216,61,3
	.word	133137
	.byte	13,8,219,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	91653
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_CWT',0,8,224,61,3
	.word	133208
	.byte	13,8,227,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	91862
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_ERR',0,8,232,61,3
	.word	133273
	.byte	13,8,235,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	92071
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_REG_PROT',0,8,240,61,3
	.word	133338
	.byte	13,8,243,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	92307
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MCS_RESET',0,8,248,61,3
	.word	133408
	.byte	13,8,251,61,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	92520
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_MCS',0,8,128,62,3
	.word	133475
	.byte	13,8,131,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	92755
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_R0',0,8,136,62,3
	.word	133549
	.byte	13,8,139,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	93438
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MON_ACTIVITY_R1',0,8,144,62,3
	.word	133622
	.byte	13,8,147,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94121
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MON_STATUS',0,8,152,62,3
	.word	133695
	.byte	13,8,155,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	94787
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INHCON',0,8,160,62,3
	.word	133763
	.byte	13,8,163,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95124
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INLCON',0,8,168,62,3
	.word	133836
	.byte	13,8,171,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95461
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_MSCQ_INLEXTCON',0,8,176,62,3
	.word	133909
	.byte	13,8,179,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	95804
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_SET_CON0',0,8,184,62,3
	.word	133985
	.byte	13,8,187,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96028
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_SET_CON1',0,8,192,62,3
	.word	134055
	.byte	13,8,195,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96252
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_SET_CON2',0,8,200,62,3
	.word	134125
	.byte	13,8,203,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96478
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_MSC_SET_CON3',0,8,208,62,3
	.word	134195
	.byte	13,8,211,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96706
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OCS',0,8,216,62,3
	.word	134265
	.byte	13,8,219,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96862
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_ODA',0,8,224,62,3
	.word	134331
	.byte	13,8,227,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	96961
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTBU0T',0,8,232,62,3
	.word	134397
	.byte	13,8,235,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97102
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTBU1T',0,8,240,62,3
	.word	134466
	.byte	13,8,243,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97243
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTBU2T',0,8,248,62,3
	.word	134535
	.byte	13,8,251,62,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97384
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTBU3T',0,8,128,63,3
	.word	134604
	.byte	13,8,131,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97525
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTSC0',0,8,136,63,3
	.word	134673
	.byte	13,8,139,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97817
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTSC1',0,8,144,63,3
	.word	134741
	.byte	13,8,147,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	97971
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OCDS_OTSS',0,8,152,63,3
	.word	134809
	.byte	13,8,155,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98195
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OUT_ATOM',0,8,160,63,3
	.word	134876
	.byte	13,8,163,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98352
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_OUT_TOM',0,8,168,63,3
	.word	134942
	.byte	13,8,171,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98451
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_PSI5OUTSEL',0,8,176,63,3
	.word	135007
	.byte	13,8,179,63,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	98635
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_PSI5SOUTSEL',0,8,184,63,3
	.word	135075
	.byte	29
	.byte	'Ifx_GTM_PSM_AFD_CH_BUF_ACC',0,8,192,63,3
	.word	12835
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_ENABLE',0,8,200,63,3
	.word	12316
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_F2A_CTRL',0,8,208,63,3
	.word	12500
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_RD_CH_ARU_RD_FIFO',0,8,216,63,3
	.word	11777
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_STR_CH_STR_CFG',0,8,224,63,3
	.word	12003
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_CTRL',0,8,232,63,3
	.word	8740
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_EIRQ_EN',0,8,240,63,3
	.word	10854
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_END_ADDR',0,8,248,63,3
	.word	8861
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_FILL_LEVEL',0,8,128,64,3
	.word	9520
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_EN',0,8,136,64,3
	.word	10160
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_FORCINT',0,8,144,64,3
	.word	10366
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_MODE',0,8,152,64,3
	.word	10540
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ_NOTIFY',0,8,160,64,3
	.word	9947
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_LOWER_WM',0,8,168,64,3
	.word	9226
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_RD_PTR',0,8,176,64,3
	.word	9758
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_START_ADDR',0,8,184,64,3
	.word	8984
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_STATUS',0,8,192,64,3
	.word	9396
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_UPPER_WM',0,8,200,64,3
	.word	9105
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_WR_PTR',0,8,208,64,3
	.word	9639
	.byte	13,8,211,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99638
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_RESET1',0,8,216,64,3
	.word	135857
	.byte	13,8,219,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99751
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_RESET2',0,8,224,64,3
	.word	135921
	.byte	13,8,227,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99845
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_RESET_CLR',0,8,232,64,3
	.word	135985
	.byte	13,8,235,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	99945
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_REV',0,8,240,64,3
	.word	136052
	.byte	13,8,243,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100123
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_RST',0,8,248,64,3
	.word	136113
	.byte	13,8,251,64,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100270
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CMD',0,8,128,65,3
	.word	136174
	.byte	13,8,131,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100422
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CTRL_STAT',0,8,136,65,3
	.word	136239
	.byte	13,8,139,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100770
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_CTRL_STAT2',0,8,144,65,3
	.word	136310
	.byte	13,8,147,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	100915
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_EIRQ_EN',0,8,152,65,3
	.word	136382
	.byte	13,8,155,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101143
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_EN',0,8,160,65,3
	.word	136451
	.byte	13,8,163,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101364
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_FORCINT',0,8,168,65,3
	.word	136519
	.byte	13,8,171,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101580
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_MODE',0,8,176,65,3
	.word	136592
	.byte	13,8,179,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101691
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_IRQ_NOTIFY',0,8,184,65,3
	.word	136662
	.byte	13,8,187,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	101885
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_OUT_CTRL',0,8,192,65,3
	.word	136734
	.byte	13,8,195,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102001
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_OUT_PAT',0,8,200,65,3
	.word	136804
	.byte	13,8,203,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102114
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_PAT',0,8,208,65,3
	.word	136873
	.byte	13,8,211,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102477
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_REV_CMP',0,8,216,65,3
	.word	136938
	.byte	13,8,219,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102586
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_SPE_REV_CNT',0,8,224,65,3
	.word	137007
	.byte	13,8,227,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102695
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH0_BASE',0,8,232,65,3
	.word	137076
	.byte	13,8,235,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102803
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH0_CTRL',0,8,240,65,3
	.word	137146
	.byte	13,8,243,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	102935
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH1_BASE',0,8,248,65,3
	.word	137216
	.byte	13,8,251,65,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103043
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH1_CTRL',0,8,128,66,3
	.word	137286
	.byte	13,8,131,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103175
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH2_BASE',0,8,136,66,3
	.word	137356
	.byte	13,8,139,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103283
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH2_CTRL',0,8,144,66,3
	.word	137426
	.byte	13,8,147,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103415
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE',0,8,152,66,3
	.word	137496
	.byte	13,8,155,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103523
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE_CAPTURE',0,8,160,66,3
	.word	137566
	.byte	13,8,163,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103655
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_BASE_MARK',0,8,168,66,3
	.word	137644
	.byte	13,8,171,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103778
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CH3_CTRL',0,8,176,66,3
	.word	137719
	.byte	13,8,179,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	103929
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TBU_CHEN',0,8,184,66,3
	.word	137789
	.byte	13,8,187,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	104096
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIMINSEL',0,8,192,66,3
	.word	137855
	.byte	13,8,195,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	104301
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CNT',0,8,200,66,3
	.word	137921
	.byte	13,8,203,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	104404
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CNTS',0,8,208,66,3
	.word	137989
	.byte	13,8,211,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	104503
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_CTRL',0,8,216,66,3
	.word	138058
	.byte	13,8,219,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105046
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_ECNT',0,8,224,66,3
	.word	138127
	.byte	13,8,227,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105152
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_ECTRL',0,8,232,66,3
	.word	138196
	.byte	13,8,235,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105629
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_EIRQ_EN',0,8,240,66,3
	.word	138266
	.byte	13,8,243,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105883
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_FLT_FE',0,8,248,66,3
	.word	138338
	.byte	13,8,251,66,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	105995
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_FLT_RE',0,8,128,67,3
	.word	138409
	.byte	13,8,131,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106107
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_GPR0',0,8,136,67,3
	.word	138480
	.byte	13,8,139,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106206
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_GPR1',0,8,144,67,3
	.word	138549
	.byte	13,8,147,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106305
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_EN',0,8,152,67,3
	.word	138618
	.byte	13,8,155,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106551
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_FORCINT',0,8,160,67,3
	.word	138689
	.byte	13,8,163,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106789
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_MODE',0,8,168,67,3
	.word	138765
	.byte	13,8,171,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	106906
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_IRQ_NOTIFY',0,8,176,67,3
	.word	138838
	.byte	13,8,179,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107118
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_TDUC',0,8,184,67,3
	.word	138913
	.byte	13,8,187,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107264
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_CH_TDUV',0,8,192,67,3
	.word	138982
	.byte	13,8,195,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107493
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_INP_VAL',0,8,200,67,3
	.word	139051
	.byte	13,8,203,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107634
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_IN_SRC',0,8,208,67,3
	.word	139120
	.byte	13,8,211,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	107979
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TIM_RST',0,8,216,67,3
	.word	139188
	.byte	13,8,219,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	108212
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CM0',0,8,224,67,3
	.word	139253
	.byte	13,8,227,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	108315
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CM1',0,8,232,67,3
	.word	139321
	.byte	13,8,235,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	108418
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CN0',0,8,240,67,3
	.word	139389
	.byte	13,8,243,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	108521
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_CTRL',0,8,248,67,3
	.word	139457
	.byte	13,8,251,67,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	108997
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_EN',0,8,128,68,3
	.word	139526
	.byte	13,8,131,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	109140
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_FORCINT',0,8,136,68,3
	.word	139597
	.byte	13,8,139,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	109289
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_MODE',0,8,144,68,3
	.word	139673
	.byte	13,8,147,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	109406
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_IRQ_NOTIFY',0,8,152,68,3
	.word	139746
	.byte	13,8,155,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	109543
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_SR0',0,8,160,68,3
	.word	139821
	.byte	13,8,163,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	109646
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_SR1',0,8,168,68,3
	.word	139889
	.byte	13,8,171,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	109749
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_CH_STAT',0,8,176,68,3
	.word	139957
	.byte	13,8,179,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	109852
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ACT_TB',0,8,184,68,3
	.word	140026
	.byte	13,8,187,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	110004
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ENDIS_CTRL',0,8,192,68,3
	.word	140098
	.byte	13,8,195,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	110292
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_ENDIS_STAT',0,8,200,68,3
	.word	140174
	.byte	13,8,203,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	110580
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_FUPD_CTRL',0,8,208,68,3
	.word	140250
	.byte	13,8,211,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	111011
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_GLB_CTRL',0,8,216,68,3
	.word	140325
	.byte	13,8,219,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	111459
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_INT_TRIG',0,8,224,68,3
	.word	140399
	.byte	13,8,227,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	111727
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_OUTEN_CTRL',0,8,232,68,3
	.word	140473
	.byte	13,8,235,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	112015
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOM_TGC_OUTEN_STAT',0,8,240,68,3
	.word	140549
	.byte	13,8,243,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	112303
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TOUTSEL',0,8,248,68,3
	.word	140625
	.byte	13,8,251,68,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	112490
	.byte	4,2,35,0,0,29
	.byte	'Ifx_GTM_TRIGOUT',0,8,128,69,3
	.word	140690
	.byte	11
	.byte	'_Ifx_GTM_IRQ',0,8,140,69,25,16,14
	.byte	'NOTIFY',0
	.word	131683
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	131484
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	131548
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	131617
	.byte	4,2,35,12,0,10
	.word	140755
	.byte	29
	.byte	'Ifx_GTM_IRQ',0,8,146,69,3
	.word	140834
	.byte	11
	.byte	'_Ifx_GTM_BRIDGE',0,8,161,69,25,12,14
	.byte	'MODE',0
	.word	117255
	.byte	4,2,35,0,14
	.byte	'PTR1',0
	.word	117324
	.byte	4,2,35,4,14
	.byte	'PTR2',0
	.word	117393
	.byte	4,2,35,8,0,10
	.word	140860
	.byte	29
	.byte	'Ifx_GTM_BRIDGE',0,8,166,69,3
	.word	140925
	.byte	15,28
	.word	116626
	.byte	16,6,0,11
	.byte	'_Ifx_GTM_AUX_IN_SRC',0,8,181,69,25,28,14
	.byte	'TIM',0
	.word	140954
	.byte	28,2,35,0,0,10
	.word	140963
	.byte	29
	.byte	'Ifx_GTM_AUX_IN_SRC',0,8,184,69,3
	.word	141003
	.byte	15,24
	.word	134942
	.byte	16,5,0,11
	.byte	'_Ifx_GTM_OUT',0,8,199,69,25,48,14
	.byte	'TOM',0
	.word	141036
	.byte	24,2,35,0,14
	.byte	'ATOM0',0
	.word	134876
	.byte	4,2,35,24,14
	.byte	'ATOM2',0
	.word	134876
	.byte	4,2,35,28,14
	.byte	'ATOM4',0
	.word	134876
	.byte	4,2,35,32,14
	.byte	'ATOM6',0
	.word	134876
	.byte	4,2,35,36,14
	.byte	'ATOM8',0
	.word	134876
	.byte	4,2,35,40,14
	.byte	'ATOM10',0
	.word	134876
	.byte	4,2,35,44,0,10
	.word	141045
	.byte	29
	.byte	'Ifx_GTM_OUT',0,8,208,69,3
	.word	141169
	.byte	11
	.byte	'_Ifx_GTM_TBU',0,8,223,69,25,44,14
	.byte	'CHEN',0
	.word	137789
	.byte	4,2,35,0,14
	.byte	'CH0_CTRL',0
	.word	137146
	.byte	4,2,35,4,14
	.byte	'CH0_BASE',0
	.word	137076
	.byte	4,2,35,8,14
	.byte	'CH1_CTRL',0
	.word	137286
	.byte	4,2,35,12,14
	.byte	'CH1_BASE',0
	.word	137216
	.byte	4,2,35,16,14
	.byte	'CH2_CTRL',0
	.word	137426
	.byte	4,2,35,20,14
	.byte	'CH2_BASE',0
	.word	137356
	.byte	4,2,35,24,14
	.byte	'CH3_CTRL',0
	.word	137719
	.byte	4,2,35,28,14
	.byte	'CH3_BASE',0
	.word	137496
	.byte	4,2,35,32,14
	.byte	'CH3_BASE_MARK',0
	.word	137644
	.byte	4,2,35,36,14
	.byte	'CH3_BASE_CAPTURE',0
	.word	137566
	.byte	4,2,35,40,0,10
	.word	141195
	.byte	29
	.byte	'Ifx_GTM_TBU',0,8,236,69,3
	.word	141422
	.byte	15,40
	.word	133475
	.byte	16,9,0,11
	.byte	'_Ifx_GTM_MON_ACTIVITY',0,8,251,69,25,48,14
	.byte	'R0',0
	.word	133549
	.byte	4,2,35,0,14
	.byte	'R1',0
	.word	133622
	.byte	4,2,35,4,14
	.byte	'MCS',0
	.word	141448
	.byte	40,2,35,8,0,10
	.word	141457
	.byte	29
	.byte	'Ifx_GTM_MON_ACTIVITY',0,8,128,70,3
	.word	141523
	.byte	10
	.word	141457
	.byte	11
	.byte	'_Ifx_GTM_MON',0,8,143,70,25,52,14
	.byte	'STATUS',0
	.word	133695
	.byte	4,2,35,0,14
	.byte	'ACTIVITY',0
	.word	141558
	.byte	48,2,35,4,0,10
	.word	141563
	.byte	29
	.byte	'Ifx_GTM_MON',0,8,147,70,3
	.word	141617
	.byte	11
	.byte	'_Ifx_GTM_CMP_IRQ',0,8,162,70,25,16,14
	.byte	'NOTIFY',0
	.word	119571
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	119360
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	119428
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	119501
	.byte	4,2,35,12,0,10
	.word	141643
	.byte	29
	.byte	'Ifx_GTM_CMP_IRQ',0,8,168,70,3
	.word	141726
	.byte	10
	.word	141643
	.byte	11
	.byte	'_Ifx_GTM_CMP',0,8,183,70,25,24,14
	.byte	'EN',0
	.word	119296
	.byte	4,2,35,0,14
	.byte	'IRQ',0
	.word	141756
	.byte	16,2,35,4,14
	.byte	'EIRQ_EN',0
	.word	119227
	.byte	4,2,35,20,0,10
	.word	141761
	.byte	29
	.byte	'Ifx_GTM_CMP',0,8,188,70,3
	.word	141823
	.byte	11
	.byte	'_Ifx_GTM_ARU_DBG',0,8,203,70,25,24,14
	.byte	'ACCESS0',0
	.word	113642
	.byte	4,2,35,0,14
	.byte	'DATA0_H',0
	.word	113788
	.byte	4,2,35,4,14
	.byte	'DATA0_L',0
	.word	113861
	.byte	4,2,35,8,14
	.byte	'ACCESS1',0
	.word	113715
	.byte	4,2,35,12,14
	.byte	'DATA1_H',0
	.word	113934
	.byte	4,2,35,16,14
	.byte	'DATA1_L',0
	.word	114007
	.byte	4,2,35,20,0,10
	.word	141849
	.byte	29
	.byte	'Ifx_GTM_ARU_DBG',0,8,211,70,3
	.word	141975
	.byte	11
	.byte	'_Ifx_GTM_ARU_IRQ',0,8,226,70,25,16,14
	.byte	'NOTIFY',0
	.word	114741
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	114530
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	114598
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	114671
	.byte	4,2,35,12,0,10
	.word	142005
	.byte	29
	.byte	'Ifx_GTM_ARU_IRQ',0,8,232,70,3
	.word	142088
	.byte	10
	.word	141849
	.byte	10
	.word	142005
	.byte	15,8
	.word	114080
	.byte	16,1,0,15,8
	.word	114298
	.byte	16,1,0,15,8
	.word	114222
	.byte	16,1,0,15,8
	.word	114452
	.byte	16,1,0,15,8
	.word	114373
	.byte	16,1,0,15,8
	.word	114150
	.byte	16,1,0,11
	.byte	'_Ifx_GTM_ARU',0,8,247,70,25,128,1,14
	.byte	'ACCESS',0
	.word	113234
	.byte	4,2,35,0,14
	.byte	'DATA_H',0
	.word	113506
	.byte	4,2,35,4,14
	.byte	'DATA_L',0
	.word	113574
	.byte	4,2,35,8,14
	.byte	'DBG',0
	.word	142118
	.byte	24,2,35,12,14
	.byte	'IRQ',0
	.word	142123
	.byte	16,2,35,36,14
	.byte	'CADDR_END',0
	.word	113369
	.byte	4,2,35,52,14
	.byte	'reserved_38',0
	.word	1541
	.byte	4,2,35,56,14
	.byte	'CTRL',0
	.word	113440
	.byte	4,2,35,60,14
	.byte	'DYN_CTRL',0
	.word	142128
	.byte	8,2,35,64,14
	.byte	'DYN_ROUTE_LOW',0
	.word	142137
	.byte	8,2,35,72,14
	.byte	'DYN_ROUTE_HIGH',0
	.word	142146
	.byte	8,2,35,80,14
	.byte	'DYN_ROUTE_SR_LOW',0
	.word	142155
	.byte	8,2,35,88,14
	.byte	'DYN_ROUTE_SR_HIGH',0
	.word	142164
	.byte	8,2,35,96,14
	.byte	'DYN_RDADDR',0
	.word	142173
	.byte	8,2,35,104,14
	.byte	'reserved_70',0
	.word	3701
	.byte	12,2,35,112,14
	.byte	'CADDR',0
	.word	113302
	.byte	4,2,35,124,0,10
	.word	142182
	.byte	29
	.byte	'Ifx_GTM_ARU',0,8,137,71,3
	.word	142505
	.byte	11
	.byte	'_Ifx_GTM_CMU_CLK',0,8,152,71,25,4,14
	.byte	'CTRL',0
	.word	119781
	.byte	4,2,35,0,0,10
	.word	142531
	.byte	29
	.byte	'Ifx_GTM_CMU_CLK',0,8,155,71,3
	.word	142569
	.byte	11
	.byte	'_Ifx_GTM_CMU_ECLK',0,8,170,71,25,8,14
	.byte	'NUM',0
	.word	119922
	.byte	4,2,35,0,14
	.byte	'DEN',0
	.word	119852
	.byte	4,2,35,4,0,10
	.word	142599
	.byte	29
	.byte	'Ifx_GTM_CMU_ECLK',0,8,174,71,3
	.word	142650
	.byte	11
	.byte	'_Ifx_GTM_CMU_FXCLK',0,8,189,71,25,4,14
	.byte	'CTRL',0
	.word	119992
	.byte	4,2,35,0,0,10
	.word	142681
	.byte	29
	.byte	'Ifx_GTM_CMU_FXCLK',0,8,192,71,3
	.word	142721
	.byte	15,32
	.word	142531
	.byte	16,7,0,10
	.word	142753
	.byte	15,24
	.word	142599
	.byte	16,2,0,10
	.word	142767
	.byte	10
	.word	142681
	.byte	11
	.byte	'_Ifx_GTM_CMU',0,8,207,71,25,80,14
	.byte	'CLK_EN',0
	.word	119713
	.byte	4,2,35,0,14
	.byte	'GCLK_NUM',0
	.word	120134
	.byte	4,2,35,4,14
	.byte	'GCLK_DEN',0
	.word	120064
	.byte	4,2,35,8,14
	.byte	'CLK',0
	.word	142762
	.byte	32,2,35,12,14
	.byte	'ECLK',0
	.word	142776
	.byte	24,2,35,44,14
	.byte	'FXCLK',0
	.word	142781
	.byte	4,2,35,68,14
	.byte	'GLB_CTRL',0
	.word	120204
	.byte	4,2,35,72,14
	.byte	'CLK_CTRL',0
	.word	119643
	.byte	4,2,35,76,0,10
	.word	142786
	.byte	29
	.byte	'Ifx_GTM_CMU',0,8,217,71,3
	.word	142936
	.byte	11
	.byte	'_Ifx_GTM_BRC_SRC',0,8,232,71,25,8,14
	.byte	'ADDR',0
	.word	117115
	.byte	4,2,35,0,14
	.byte	'DEST',0
	.word	117185
	.byte	4,2,35,4,0,10
	.word	142962
	.byte	29
	.byte	'Ifx_GTM_BRC_SRC',0,8,236,71,3
	.word	143014
	.byte	11
	.byte	'_Ifx_GTM_BRC_IRQ',0,8,251,71,25,16,14
	.byte	'NOTIFY',0
	.word	116978
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	116767
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	116835
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	116908
	.byte	4,2,35,12,0,10
	.word	143044
	.byte	29
	.byte	'Ifx_GTM_BRC_IRQ',0,8,129,72,3
	.word	143127
	.byte	15,96
	.word	142962
	.byte	16,11,0,10
	.word	143157
	.byte	10
	.word	143044
	.byte	11
	.byte	'_Ifx_GTM_BRC',0,8,144,72,25,120,14
	.byte	'SRC',0
	.word	143166
	.byte	96,2,35,0,14
	.byte	'IRQ',0
	.word	143171
	.byte	16,2,35,96,14
	.byte	'RST',0
	.word	117050
	.byte	4,2,35,112,14
	.byte	'EIRQ_EN',0
	.word	116698
	.byte	4,2,35,116,0,10
	.word	143176
	.byte	29
	.byte	'Ifx_GTM_BRC',0,8,150,72,3
	.word	143252
	.byte	15,28
	.word	495
	.byte	16,27,0,15,40
	.word	129858
	.byte	16,9,0,15,4
	.word	129932
	.byte	16,0,0,15,88
	.word	495
	.byte	16,87,0,15,12
	.word	130516
	.byte	16,2,0,15,40
	.word	130154
	.byte	16,9,0,15,4
	.word	130227
	.byte	16,0,0,15,12
	.word	130080
	.byte	16,2,0,15,12
	.word	130373
	.byte	16,2,0,11
	.byte	'_Ifx_GTM_ICM_IRQG',0,8,165,72,25,172,3,14
	.byte	'R0',0
	.word	130590
	.byte	4,2,35,0,14
	.byte	'R1',0
	.word	130659
	.byte	4,2,35,4,14
	.byte	'R2',0
	.word	130868
	.byte	4,2,35,8,14
	.byte	'R3',0
	.word	130937
	.byte	4,2,35,12,14
	.byte	'R4',0
	.word	131006
	.byte	4,2,35,16,14
	.byte	'R5',0
	.word	131075
	.byte	4,2,35,20,14
	.byte	'R6',0
	.word	131144
	.byte	4,2,35,24,14
	.byte	'R7',0
	.word	131213
	.byte	4,2,35,28,14
	.byte	'R8',0
	.word	131282
	.byte	4,2,35,32,14
	.byte	'R9',0
	.word	131351
	.byte	4,2,35,36,14
	.byte	'R10',0
	.word	130728
	.byte	4,2,35,40,14
	.byte	'R11',0
	.word	130798
	.byte	4,2,35,44,14
	.byte	'MEI',0
	.word	130446
	.byte	4,2,35,48,14
	.byte	'CEI0',0
	.word	129503
	.byte	4,2,35,52,14
	.byte	'CEI1',0
	.word	129574
	.byte	4,2,35,56,14
	.byte	'CEI2',0
	.word	129645
	.byte	4,2,35,60,14
	.byte	'CEI3',0
	.word	129716
	.byte	4,2,35,64,14
	.byte	'CEI4',0
	.word	129787
	.byte	4,2,35,68,14
	.byte	'reserved_48',0
	.word	143278
	.byte	28,2,35,72,14
	.byte	'CEI_MCS',0
	.word	143287
	.byte	40,2,35,100,14
	.byte	'reserved_8C',0
	.word	2732
	.byte	24,3,35,140,1,14
	.byte	'CEI_PSM',0
	.word	143296
	.byte	4,3,35,164,1,14
	.byte	'reserved_A8',0
	.word	3701
	.byte	12,3,35,168,1,14
	.byte	'CEI_SPE',0
	.word	130006
	.byte	4,3,35,180,1,14
	.byte	'reserved_B8',0
	.word	143305
	.byte	88,3,35,184,1,14
	.byte	'MEI_CLS',0
	.word	143314
	.byte	12,3,35,144,2,14
	.byte	'reserved_11C',0
	.word	1541
	.byte	4,3,35,156,2,14
	.byte	'CI_MCS',0
	.word	143323
	.byte	40,3,35,160,2,14
	.byte	'reserved_148',0
	.word	2732
	.byte	24,3,35,200,2,14
	.byte	'CI_PSM',0
	.word	143332
	.byte	4,3,35,224,2,14
	.byte	'reserved_164',0
	.word	3701
	.byte	12,3,35,228,2,14
	.byte	'CI_SPE',0
	.word	130300
	.byte	4,3,35,240,2,14
	.byte	'reserved_174',0
	.word	143278
	.byte	28,3,35,244,2,14
	.byte	'CI_ATOM',0
	.word	143341
	.byte	12,3,35,144,3,14
	.byte	'reserved_19C',0
	.word	1541
	.byte	4,3,35,156,3,14
	.byte	'CI_TOM',0
	.word	143350
	.byte	12,3,35,160,3,0,10
	.word	143359
	.byte	29
	.byte	'Ifx_GTM_ICM_IRQG',0,8,203,72,3
	.word	143973
	.byte	10
	.word	143359
	.byte	11
	.byte	'_Ifx_GTM_ICM',0,8,218,72,25,172,3,14
	.byte	'IRQG',0
	.word	144004
	.byte	172,3,2,35,0,0,10
	.word	144009
	.byte	29
	.byte	'Ifx_GTM_ICM',0,8,221,72,3
	.word	144045
	.byte	11
	.byte	'_Ifx_GTM_SPE_IRQ',0,8,236,72,25,16,14
	.byte	'NOTIFY',0
	.word	136662
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	136451
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	136519
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	136592
	.byte	4,2,35,12,0,10
	.word	144071
	.byte	29
	.byte	'Ifx_GTM_SPE_IRQ',0,8,242,72,3
	.word	144154
	.byte	15,32
	.word	136804
	.byte	16,7,0,10
	.word	144071
	.byte	15,48
	.word	495
	.byte	16,47,0,11
	.byte	'_Ifx_GTM_SPE',0,8,129,73,25,128,1,14
	.byte	'CTRL_STAT',0
	.word	136239
	.byte	4,2,35,0,14
	.byte	'PAT',0
	.word	136873
	.byte	4,2,35,4,14
	.byte	'OUT_PAT',0
	.word	144184
	.byte	32,2,35,8,14
	.byte	'OUT_CTRL',0
	.word	136734
	.byte	4,2,35,40,14
	.byte	'IRQ',0
	.word	144193
	.byte	16,2,35,44,14
	.byte	'EIRQ_EN',0
	.word	136382
	.byte	4,2,35,60,14
	.byte	'REV_CNT',0
	.word	137007
	.byte	4,2,35,64,14
	.byte	'REV_CMP',0
	.word	136938
	.byte	4,2,35,68,14
	.byte	'CTRL_STAT2',0
	.word	136310
	.byte	4,2,35,72,14
	.byte	'CMD',0
	.word	136174
	.byte	4,2,35,76,14
	.byte	'reserved_50',0
	.word	144198
	.byte	48,2,35,80,0,10
	.word	144207
	.byte	29
	.byte	'Ifx_GTM_SPE',0,8,142,73,3
	.word	144413
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH_IRQ',0,8,157,73,25,16,14
	.byte	'NOTIFY',0
	.word	138838
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	138618
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	138689
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	138765
	.byte	4,2,35,12,0,10
	.word	144439
	.byte	29
	.byte	'Ifx_GTM_TIM_CH_IRQ',0,8,163,73,3
	.word	144525
	.byte	10
	.word	144439
	.byte	11
	.byte	'_Ifx_GTM_TIM_CH',0,8,178,73,25,64,14
	.byte	'GPR0',0
	.word	138480
	.byte	4,2,35,0,14
	.byte	'GPR1',0
	.word	138549
	.byte	4,2,35,4,14
	.byte	'CNT',0
	.word	137921
	.byte	4,2,35,8,14
	.byte	'ECNT',0
	.word	138127
	.byte	4,2,35,12,14
	.byte	'CNTS',0
	.word	137989
	.byte	4,2,35,16,14
	.byte	'TDUC',0
	.word	138913
	.byte	4,2,35,20,14
	.byte	'TDUV',0
	.word	138982
	.byte	4,2,35,24,14
	.byte	'FLT_RE',0
	.word	138409
	.byte	4,2,35,28,14
	.byte	'FLT_FE',0
	.word	138338
	.byte	4,2,35,32,14
	.byte	'CTRL',0
	.word	138058
	.byte	4,2,35,36,14
	.byte	'ECTRL',0
	.word	138196
	.byte	4,2,35,40,14
	.byte	'IRQ',0
	.word	144558
	.byte	16,2,35,44,14
	.byte	'EIRQ_EN',0
	.word	138266
	.byte	4,2,35,60,0,10
	.word	144563
	.byte	29
	.byte	'Ifx_GTM_TIM_CH',0,8,193,73,3
	.word	144774
	.byte	10
	.word	144563
	.byte	15,52
	.word	495
	.byte	16,51,0,10
	.word	144563
	.byte	15,64
	.word	495
	.byte	16,63,0,10
	.word	144563
	.byte	10
	.word	144563
	.byte	10
	.word	144563
	.byte	10
	.word	144563
	.byte	10
	.word	144563
	.byte	10
	.word	144563
	.byte	15,192,8
	.word	495
	.byte	16,191,8,0,11
	.byte	'_Ifx_GTM_TIM',0,8,208,73,25,128,16,14
	.byte	'CH0',0
	.word	144803
	.byte	64,2,35,0,14
	.byte	'reserved_40',0
	.word	144808
	.byte	52,2,35,64,14
	.byte	'INP_VAL',0
	.word	139051
	.byte	4,2,35,116,14
	.byte	'IN_SRC',0
	.word	139120
	.byte	4,2,35,120,14
	.byte	'RST',0
	.word	139188
	.byte	4,2,35,124,14
	.byte	'CH1',0
	.word	144817
	.byte	64,3,35,128,1,14
	.byte	'reserved_C0',0
	.word	144822
	.byte	64,3,35,192,1,14
	.byte	'CH2',0
	.word	144831
	.byte	64,3,35,128,2,14
	.byte	'reserved_140',0
	.word	144822
	.byte	64,3,35,192,2,14
	.byte	'CH3',0
	.word	144836
	.byte	64,3,35,128,3,14
	.byte	'reserved_1C0',0
	.word	144822
	.byte	64,3,35,192,3,14
	.byte	'CH4',0
	.word	144841
	.byte	64,3,35,128,4,14
	.byte	'reserved_240',0
	.word	144822
	.byte	64,3,35,192,4,14
	.byte	'CH5',0
	.word	144846
	.byte	64,3,35,128,5,14
	.byte	'reserved_2C0',0
	.word	144822
	.byte	64,3,35,192,5,14
	.byte	'CH6',0
	.word	144851
	.byte	64,3,35,128,6,14
	.byte	'reserved_340',0
	.word	144822
	.byte	64,3,35,192,6,14
	.byte	'CH7',0
	.word	144856
	.byte	64,3,35,128,7,14
	.byte	'reserved_3C0',0
	.word	144861
	.byte	192,8,3,35,192,7,0,10
	.word	144872
	.byte	29
	.byte	'Ifx_GTM_TIM',0,8,229,73,3
	.word	145232
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH_IRQ',0,8,244,73,25,16,14
	.byte	'NOTIFY',0
	.word	139746
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	139526
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	139597
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	139673
	.byte	4,2,35,12,0,10
	.word	145258
	.byte	29
	.byte	'Ifx_GTM_TOM_CH_IRQ',0,8,250,73,3
	.word	145344
	.byte	10
	.word	145258
	.byte	11
	.byte	'_Ifx_GTM_TOM_CH',0,8,137,74,25,44,14
	.byte	'CTRL',0
	.word	139457
	.byte	4,2,35,0,14
	.byte	'SR0',0
	.word	139821
	.byte	4,2,35,4,14
	.byte	'SR1',0
	.word	139889
	.byte	4,2,35,8,14
	.byte	'CM0',0
	.word	139253
	.byte	4,2,35,12,14
	.byte	'CM1',0
	.word	139321
	.byte	4,2,35,16,14
	.byte	'CN0',0
	.word	139389
	.byte	4,2,35,20,14
	.byte	'STAT',0
	.word	139957
	.byte	4,2,35,24,14
	.byte	'IRQ',0
	.word	145377
	.byte	16,2,35,28,0,10
	.word	145382
	.byte	29
	.byte	'Ifx_GTM_TOM_CH',0,8,147,74,3
	.word	145511
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	15,20
	.word	495
	.byte	16,19,0,10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	10
	.word	145382
	.byte	15,148,8
	.word	495
	.byte	16,147,8,0,11
	.byte	'_Ifx_GTM_TOM',0,8,162,74,25,128,16,14
	.byte	'CH0',0
	.word	145540
	.byte	44,2,35,0,14
	.byte	'reserved_2C',0
	.word	1541
	.byte	4,2,35,44,14
	.byte	'TGC0_GLB_CTRL',0
	.word	140325
	.byte	4,2,35,48,14
	.byte	'TGC0_ACT_TB',0
	.word	140026
	.byte	4,2,35,52,14
	.byte	'TGC0_FUPD_CTRL',0
	.word	140250
	.byte	4,2,35,56,14
	.byte	'TGC0_INT_TRIG',0
	.word	140399
	.byte	4,2,35,60,14
	.byte	'CH1',0
	.word	145545
	.byte	44,2,35,64,14
	.byte	'reserved_6C',0
	.word	1541
	.byte	4,2,35,108,14
	.byte	'TGC0_ENDIS_CTRL',0
	.word	140098
	.byte	4,2,35,112,14
	.byte	'TGC0_ENDIS_STAT',0
	.word	140174
	.byte	4,2,35,116,14
	.byte	'TGC0_OUTEN_CTRL',0
	.word	140473
	.byte	4,2,35,120,14
	.byte	'TGC0_OUTEN_STAT',0
	.word	140549
	.byte	4,2,35,124,14
	.byte	'CH2',0
	.word	145550
	.byte	44,3,35,128,1,14
	.byte	'reserved_AC',0
	.word	145555
	.byte	20,3,35,172,1,14
	.byte	'CH3',0
	.word	145564
	.byte	44,3,35,192,1,14
	.byte	'reserved_EC',0
	.word	145555
	.byte	20,3,35,236,1,14
	.byte	'CH4',0
	.word	145569
	.byte	44,3,35,128,2,14
	.byte	'reserved_12C',0
	.word	145555
	.byte	20,3,35,172,2,14
	.byte	'CH5',0
	.word	145574
	.byte	44,3,35,192,2,14
	.byte	'reserved_16C',0
	.word	145555
	.byte	20,3,35,236,2,14
	.byte	'CH6',0
	.word	145579
	.byte	44,3,35,128,3,14
	.byte	'reserved_1AC',0
	.word	145555
	.byte	20,3,35,172,3,14
	.byte	'CH7',0
	.word	145584
	.byte	44,3,35,192,3,14
	.byte	'reserved_1EC',0
	.word	145555
	.byte	20,3,35,236,3,14
	.byte	'CH8',0
	.word	145589
	.byte	44,3,35,128,4,14
	.byte	'reserved_22C',0
	.word	1541
	.byte	4,3,35,172,4,14
	.byte	'TGC1_GLB_CTRL',0
	.word	140325
	.byte	4,3,35,176,4,14
	.byte	'TGC1_ACT_TB',0
	.word	140026
	.byte	4,3,35,180,4,14
	.byte	'TGC1_FUPD_CTRL',0
	.word	140250
	.byte	4,3,35,184,4,14
	.byte	'TGC1_INT_TRIG',0
	.word	140399
	.byte	4,3,35,188,4,14
	.byte	'CH9',0
	.word	145594
	.byte	44,3,35,192,4,14
	.byte	'reserved_26C',0
	.word	1541
	.byte	4,3,35,236,4,14
	.byte	'TGC1_ENDIS_CTRL',0
	.word	140098
	.byte	4,3,35,240,4,14
	.byte	'TGC1_ENDIS_STAT',0
	.word	140174
	.byte	4,3,35,244,4,14
	.byte	'TGC1_OUTEN_CTRL',0
	.word	140473
	.byte	4,3,35,248,4,14
	.byte	'TGC1_OUTEN_STAT',0
	.word	140549
	.byte	4,3,35,252,4,14
	.byte	'CH10',0
	.word	145599
	.byte	44,3,35,128,5,14
	.byte	'reserved_2AC',0
	.word	145555
	.byte	20,3,35,172,5,14
	.byte	'CH11',0
	.word	145604
	.byte	44,3,35,192,5,14
	.byte	'reserved_2EC',0
	.word	145555
	.byte	20,3,35,236,5,14
	.byte	'CH12',0
	.word	145609
	.byte	44,3,35,128,6,14
	.byte	'reserved_32C',0
	.word	145555
	.byte	20,3,35,172,6,14
	.byte	'CH13',0
	.word	145614
	.byte	44,3,35,192,6,14
	.byte	'reserved_36C',0
	.word	145555
	.byte	20,3,35,236,6,14
	.byte	'CH14',0
	.word	145619
	.byte	44,3,35,128,7,14
	.byte	'reserved_3AC',0
	.word	145555
	.byte	20,3,35,172,7,14
	.byte	'CH15',0
	.word	145624
	.byte	44,3,35,192,7,14
	.byte	'reserved_3EC',0
	.word	145629
	.byte	148,8,3,35,236,7,0,10
	.word	145640
	.byte	29
	.byte	'Ifx_GTM_TOM',0,8,212,74,3
	.word	146642
	.byte	10
	.word	11817
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_RD_CH',0,8,230,74,3
	.word	146668
	.byte	10
	.word	12043
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A_STR_CH',0,8,248,74,3
	.word	146704
	.byte	10
	.word	12540
	.byte	29
	.byte	'Ifx_GTM_PSM_F2A',0,8,141,75,3
	.word	146741
	.byte	10
	.word	12875
	.byte	29
	.byte	'Ifx_GTM_PSM_AFD_CH',0,8,160,75,3
	.word	146771
	.byte	15,128,1
	.word	12875
	.byte	16,7,0,10
	.word	146804
	.byte	11
	.byte	'_Ifx_GTM_PSM_AFD',0,8,175,75,25,128,1,14
	.byte	'CH',0
	.word	146814
	.byte	128,1,2,35,0,0,10
	.word	146819
	.byte	29
	.byte	'Ifx_GTM_PSM_AFD',0,8,178,75,3
	.word	146857
	.byte	10
	.word	10580
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH_IRQ',0,8,199,75,3
	.word	146887
	.byte	10
	.word	10894
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO_CH',0,8,228,75,3
	.word	146925
	.byte	15,128,4
	.word	10894
	.byte	16,7,0,10
	.word	146959
	.byte	11
	.byte	'_Ifx_GTM_PSM_FIFO',0,8,243,75,25,128,4,14
	.byte	'CH',0
	.word	146969
	.byte	128,4,2,35,0,0,10
	.word	146974
	.byte	29
	.byte	'Ifx_GTM_PSM_FIFO',0,8,246,75,3
	.word	147013
	.byte	10
	.word	12540
	.byte	10
	.word	146819
	.byte	15,128,6
	.word	495
	.byte	16,255,5,0,10
	.word	146974
	.byte	15,128,116
	.word	495
	.byte	16,255,115,0,11
	.byte	'_Ifx_GTM_PSM',0,8,133,76,25,128,128,1,14
	.byte	'F2A',0
	.word	147044
	.byte	72,2,35,0,14
	.byte	'reserved_48',0
	.word	6793
	.byte	56,2,35,72,14
	.byte	'AFD',0
	.word	147049
	.byte	128,1,3,35,128,1,14
	.byte	'reserved_100',0
	.word	147054
	.byte	128,6,3,35,128,2,14
	.byte	'FIFO',0
	.word	147065
	.byte	128,4,3,35,128,8,14
	.byte	'reserved_600',0
	.word	147070
	.byte	128,116,3,35,128,12,0,10
	.word	147081
	.byte	29
	.byte	'Ifx_GTM_PSM',0,8,141,76,3
	.word	147216
	.byte	11
	.byte	'_Ifx_GTM_DPLL_IRQ',0,8,157,76,25,16,14
	.byte	'NOTIFY',0
	.word	124751
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	124537
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	124606
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	124680
	.byte	4,2,35,12,0,10
	.word	147242
	.byte	29
	.byte	'Ifx_GTM_DPLL_IRQ',0,8,163,76,3
	.word	147326
	.byte	10
	.word	147242
	.byte	15,92
	.word	495
	.byte	16,91,0,15,44
	.word	495
	.byte	16,43,0,15,128,1
	.word	124023
	.byte	16,31,0,15,96
	.word	495
	.byte	16,95,0,15,128,1
	.word	126211
	.byte	16,31,0,15,128,1
	.word	123194
	.byte	16,31,0,15,128,1
	.word	125234
	.byte	16,31,0,15,128,1
	.word	123260
	.byte	16,31,0,15,128,1
	.word	126145
	.byte	16,31,0,15,128,2
	.word	127178
	.byte	16,63,0,15,128,2
	.word	128551
	.byte	16,63,0,15,128,2
	.word	120830
	.byte	16,63,0,15,128,2
	.word	123326
	.byte	16,63,0,15,128,8
	.word	495
	.byte	16,255,7,0,15,128,1
	.word	128484
	.byte	16,31,0,15,128,1
	.word	126277
	.byte	16,31,0,15,32
	.word	120400
	.byte	16,7,0,15,132,97
	.word	495
	.byte	16,131,97,0,15,128,128,1
	.word	298
	.byte	16,255,31,0,11
	.byte	'_Ifx_GTM_DPLL',0,8,178,76,25,128,128,2,14
	.byte	'CTRL_0',0
	.word	122307
	.byte	4,2,35,0,14
	.byte	'CTRL_1',0
	.word	122542
	.byte	4,2,35,4,14
	.byte	'CTRL_2',0
	.word	122847
	.byte	4,2,35,8,14
	.byte	'CTRL_3',0
	.word	122916
	.byte	4,2,35,12,14
	.byte	'CTRL_4',0
	.word	122985
	.byte	4,2,35,16,14
	.byte	'CTRL_5',0
	.word	123054
	.byte	4,2,35,20,14
	.byte	'ACT_STA',0
	.word	120466
	.byte	4,2,35,24,14
	.byte	'OSW',0
	.word	126079
	.byte	4,2,35,28,14
	.byte	'AOSV_2',0
	.word	120898
	.byte	4,2,35,32,14
	.byte	'APT',0
	.word	121393
	.byte	4,2,35,36,14
	.byte	'APS',0
	.word	120967
	.byte	4,2,35,40,14
	.byte	'APT_2C',0
	.word	121459
	.byte	4,2,35,44,14
	.byte	'APS_1C3',0
	.word	121033
	.byte	4,2,35,48,14
	.byte	'NUTC',0
	.word	126012
	.byte	4,2,35,52,14
	.byte	'NUSC',0
	.word	125801
	.byte	4,2,35,56,14
	.byte	'NTI_CNT',0
	.word	125731
	.byte	4,2,35,60,14
	.byte	'IRQ',0
	.word	147357
	.byte	16,2,35,64,14
	.byte	'EIRQ_EN',0
	.word	123817
	.byte	4,2,35,80,14
	.byte	'reserved_54',0
	.word	147362
	.byte	92,2,35,84,14
	.byte	'INC_CNT1',0
	.word	124243
	.byte	4,3,35,176,1,14
	.byte	'INC_CNT2',0
	.word	124390
	.byte	4,3,35,180,1,14
	.byte	'APT_SYNC',0
	.word	121528
	.byte	4,3,35,184,1,14
	.byte	'APS_SYNC',0
	.word	121247
	.byte	4,3,35,188,1,14
	.byte	'TBU_TS0_T',0
	.word	127873
	.byte	4,3,35,192,1,14
	.byte	'TBU_TS0_S',0
	.word	127801
	.byte	4,3,35,196,1,14
	.byte	'ADD_IN_LD1',0
	.word	120684
	.byte	4,3,35,200,1,14
	.byte	'ADD_IN_LD2',0
	.word	120757
	.byte	4,3,35,204,1,14
	.byte	'reserved_D0',0
	.word	147371
	.byte	44,3,35,208,1,14
	.byte	'STATUS',0
	.word	127590
	.byte	4,3,35,252,1,14
	.byte	'ID_PMTR',0
	.word	147380
	.byte	128,1,3,35,128,2,14
	.byte	'reserved_180',0
	.word	147390
	.byte	96,3,35,128,3,14
	.byte	'CTRL_0_SHADOW_TRIGGER',0
	.word	122458
	.byte	4,3,35,224,3,14
	.byte	'CTRL_0_SHADOW_STATE',0
	.word	122376
	.byte	4,3,35,228,3,14
	.byte	'CTRL_1_SHADOW_TRIGGER',0
	.word	122763
	.byte	4,3,35,232,3,14
	.byte	'CTRL_1_SHADOW_STATE',0
	.word	122681
	.byte	4,3,35,236,3,14
	.byte	'reserved_1F0',0
	.word	3701
	.byte	12,3,35,240,3,14
	.byte	'RAM_INI',0
	.word	126820
	.byte	4,3,35,252,3,14
	.byte	'PSA',0
	.word	147399
	.byte	128,1,3,35,128,4,14
	.byte	'DLA',0
	.word	147409
	.byte	128,1,3,35,128,5,14
	.byte	'NA',0
	.word	147419
	.byte	128,1,3,35,128,6,14
	.byte	'DTA',0
	.word	147429
	.byte	128,1,3,35,128,7,14
	.byte	'TS_T',0
	.word	128757
	.byte	4,3,35,128,8,14
	.byte	'TS_T_OLD',0
	.word	128824
	.byte	4,3,35,132,8,14
	.byte	'FTV_T',0
	.word	123955
	.byte	4,3,35,136,8,14
	.byte	'reserved_40C',0
	.word	1541
	.byte	4,3,35,140,8,14
	.byte	'TS_S',0
	.word	128619
	.byte	4,3,35,144,8,14
	.byte	'TS_S_OLD',0
	.word	128686
	.byte	4,3,35,148,8,14
	.byte	'FTV_S',0
	.word	123887
	.byte	4,3,35,152,8,14
	.byte	'reserved_41C',0
	.word	1541
	.byte	4,3,35,156,8,14
	.byte	'THMI',0
	.word	128012
	.byte	4,3,35,160,8,14
	.byte	'THMA',0
	.word	127945
	.byte	4,3,35,164,8,14
	.byte	'THVAL',0
	.word	128079
	.byte	4,3,35,168,8,14
	.byte	'reserved_42C',0
	.word	1541
	.byte	4,3,35,172,8,14
	.byte	'TOV',0
	.word	128350
	.byte	4,3,35,176,8,14
	.byte	'TOV_S',0
	.word	128416
	.byte	4,3,35,180,8,14
	.byte	'ADD_IN_CAL1',0
	.word	120536
	.byte	4,3,35,184,8,14
	.byte	'ADD_IN_CAL2',0
	.word	120610
	.byte	4,3,35,188,8,14
	.byte	'MPVAL1',0
	.word	125096
	.byte	4,3,35,192,8,14
	.byte	'MPVAL2',0
	.word	125165
	.byte	4,3,35,196,8,14
	.byte	'NMB_T_TAR',0
	.word	125583
	.byte	4,3,35,200,8,14
	.byte	'NMB_T_TAR_OLD',0
	.word	125655
	.byte	4,3,35,204,8,14
	.byte	'NMB_S_TAR',0
	.word	125367
	.byte	4,3,35,208,8,14
	.byte	'NMB_S_TAR_OLD',0
	.word	125439
	.byte	4,3,35,212,8,14
	.byte	'reserved_458',0
	.word	3361
	.byte	8,3,35,216,8,14
	.byte	'RCDT_TX',0
	.word	127034
	.byte	4,3,35,224,8,14
	.byte	'RCDT_SX',0
	.word	126890
	.byte	4,3,35,228,8,14
	.byte	'RCDT_TX_NOM',0
	.word	127104
	.byte	4,3,35,232,8,14
	.byte	'RCDT_SX_NOM',0
	.word	126960
	.byte	4,3,35,236,8,14
	.byte	'RDT_T_ACT',0
	.word	127318
	.byte	4,3,35,240,8,14
	.byte	'RDT_S_ACT',0
	.word	127246
	.byte	4,3,35,244,8,14
	.byte	'DT_T_ACT',0
	.word	123537
	.byte	4,3,35,248,8,14
	.byte	'DT_S_ACT',0
	.word	123393
	.byte	4,3,35,252,8,14
	.byte	'EDT_T',0
	.word	123749
	.byte	4,3,35,128,9,14
	.byte	'MEDT_T',0
	.word	124893
	.byte	4,3,35,132,9,14
	.byte	'EDT_S',0
	.word	123681
	.byte	4,3,35,136,9,14
	.byte	'MEDT_S',0
	.word	124824
	.byte	4,3,35,140,9,14
	.byte	'CDT_TX',0
	.word	121741
	.byte	4,3,35,144,9,14
	.byte	'CDT_SX',0
	.word	121599
	.byte	4,3,35,148,9,14
	.byte	'CDT_TX_NOM',0
	.word	121810
	.byte	4,3,35,152,9,14
	.byte	'CDT_SX_NOM',0
	.word	121668
	.byte	4,3,35,156,9,14
	.byte	'TLR',0
	.word	128284
	.byte	4,3,35,160,9,14
	.byte	'SLR',0
	.word	127458
	.byte	4,3,35,164,9,14
	.byte	'reserved_4A8',0
	.word	143305
	.byte	88,3,35,168,9,14
	.byte	'PDT',0
	.word	147439
	.byte	128,1,3,35,128,10,14
	.byte	'reserved_580',0
	.word	144822
	.byte	64,3,35,128,11,14
	.byte	'MLS1',0
	.word	124962
	.byte	4,3,35,192,11,14
	.byte	'MLS2',0
	.word	125029
	.byte	4,3,35,196,11,14
	.byte	'CNT_NUM_1',0
	.word	121883
	.byte	4,3,35,200,11,14
	.byte	'CNT_NUM_2',0
	.word	121955
	.byte	4,3,35,204,11,14
	.byte	'PVT',0
	.word	126754
	.byte	4,3,35,208,11,14
	.byte	'reserved_5D4',0
	.word	3701
	.byte	12,3,35,212,11,14
	.byte	'PSTC',0
	.word	126549
	.byte	4,3,35,224,11,14
	.byte	'PSSC',0
	.word	126344
	.byte	4,3,35,228,11,14
	.byte	'PSTM',0
	.word	126616
	.byte	4,3,35,232,11,14
	.byte	'PSTM_OLD',0
	.word	126683
	.byte	4,3,35,236,11,14
	.byte	'PSSM',0
	.word	126411
	.byte	4,3,35,240,11,14
	.byte	'PSSM_OLD',0
	.word	126478
	.byte	4,3,35,244,11,14
	.byte	'NMB_T',0
	.word	125515
	.byte	4,3,35,248,11,14
	.byte	'NMB_S',0
	.word	125299
	.byte	4,3,35,252,11,14
	.byte	'RDT_S',0
	.word	147449
	.byte	128,2,3,35,128,12,14
	.byte	'TSF_S',0
	.word	147459
	.byte	128,2,3,35,128,14,14
	.byte	'ADT_S',0
	.word	147469
	.byte	128,2,3,35,128,16,14
	.byte	'DT_S',0
	.word	147479
	.byte	128,2,3,35,128,18,14
	.byte	'reserved_A00',0
	.word	147489
	.byte	128,8,3,35,128,20,14
	.byte	'TSAC',0
	.word	147500
	.byte	128,1,3,35,128,28,14
	.byte	'PSAC',0
	.word	147510
	.byte	128,1,3,35,128,29,14
	.byte	'ACB',0
	.word	147520
	.byte	32,3,35,128,30,14
	.byte	'CTRL_11',0
	.word	122611
	.byte	4,3,35,160,30,14
	.byte	'THVAL2',0
	.word	128147
	.byte	4,3,35,164,30,14
	.byte	'TIDEL',0
	.word	128216
	.byte	4,3,35,168,30,14
	.byte	'SIDEL',0
	.word	127390
	.byte	4,3,35,172,30,14
	.byte	'APS_SYNC_EXT',0
	.word	121318
	.byte	4,3,35,176,30,14
	.byte	'CTRL_EXT',0
	.word	123123
	.byte	4,3,35,180,30,14
	.byte	'APS_EXT',0
	.word	121177
	.byte	4,3,35,184,30,14
	.byte	'APS_1C3_EXT',0
	.word	121103
	.byte	4,3,35,188,30,14
	.byte	'STA',0
	.word	127524
	.byte	4,3,35,192,30,14
	.byte	'INCF1_OFFSET',0
	.word	124093
	.byte	4,3,35,196,30,14
	.byte	'INCF2_OFFSET',0
	.word	124168
	.byte	4,3,35,200,30,14
	.byte	'DT_T_START',0
	.word	123608
	.byte	4,3,35,204,30,14
	.byte	'DT_S_START',0
	.word	123464
	.byte	4,3,35,208,30,14
	.byte	'STA_MASK',0
	.word	127730
	.byte	4,3,35,212,30,14
	.byte	'STA_FLAG',0
	.word	127659
	.byte	4,3,35,216,30,14
	.byte	'INC_CNT1_MASK',0
	.word	124314
	.byte	4,3,35,220,30,14
	.byte	'INC_CNT2_MASK',0
	.word	124461
	.byte	4,3,35,224,30,14
	.byte	'NUSC_EXT1',0
	.word	125868
	.byte	4,3,35,228,30,14
	.byte	'NUSC_EXT2',0
	.word	125940
	.byte	4,3,35,232,30,14
	.byte	'CTN_MIN',0
	.word	122237
	.byte	4,3,35,236,30,14
	.byte	'CTN_MAX',0
	.word	122167
	.byte	4,3,35,240,30,14
	.byte	'CSN_MIN',0
	.word	122097
	.byte	4,3,35,244,30,14
	.byte	'CSN_MAX',0
	.word	122027
	.byte	4,3,35,248,30,14
	.byte	'reserved_F7C',0
	.word	147529
	.byte	132,97,3,35,252,30,14
	.byte	'RR2',0
	.word	147540
	.byte	128,128,1,4,35,128,128,1,0,10
	.word	147552
	.byte	29
	.byte	'Ifx_GTM_DPLL',0,8,184,77,3
	.word	150022
	.byte	11
	.byte	'_Ifx_GTM_OCDS',0,8,218,77,25,36,14
	.byte	'OTBU0T',0
	.word	134397
	.byte	4,2,35,0,14
	.byte	'OTBU1T',0
	.word	134466
	.byte	4,2,35,4,14
	.byte	'OTBU2T',0
	.word	134535
	.byte	4,2,35,8,14
	.byte	'OTBU3T',0
	.word	134604
	.byte	4,2,35,12,14
	.byte	'OTSS',0
	.word	134809
	.byte	4,2,35,16,14
	.byte	'OTSC0',0
	.word	134673
	.byte	4,2,35,20,14
	.byte	'OTSC1',0
	.word	134741
	.byte	4,2,35,24,14
	.byte	'ODA',0
	.word	134331
	.byte	4,2,35,28,14
	.byte	'OCS',0
	.word	134265
	.byte	4,2,35,32,0,10
	.word	150049
	.byte	29
	.byte	'Ifx_GTM_OCDS',0,8,229,77,3
	.word	150204
	.byte	11
	.byte	'_Ifx_GTM_DSADC',0,8,244,77,25,8,14
	.byte	'OUTSEL0',0
	.word	128963
	.byte	4,2,35,0,14
	.byte	'OUTSEL1',0
	.word	129034
	.byte	4,2,35,4,0,10
	.word	150231
	.byte	29
	.byte	'Ifx_GTM_DSADC',0,8,248,77,3
	.word	150287
	.byte	11
	.byte	'_Ifx_GTM_ADCTRIG',0,8,135,78,25,8,14
	.byte	'OUT0',0
	.word	112955
	.byte	4,2,35,0,14
	.byte	'OUT1',0
	.word	113025
	.byte	4,2,35,4,0,10
	.word	150315
	.byte	29
	.byte	'Ifx_GTM_ADCTRIG',0,8,139,78,3
	.word	150367
	.byte	11
	.byte	'_Ifx_GTM_MSC_SET',0,8,154,78,25,16,14
	.byte	'CON0',0
	.word	133985
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	134055
	.byte	4,2,35,4,14
	.byte	'CON2',0
	.word	134125
	.byte	4,2,35,8,14
	.byte	'CON3',0
	.word	134195
	.byte	4,2,35,12,0,10
	.word	150397
	.byte	29
	.byte	'Ifx_GTM_MSC_SET',0,8,160,78,3
	.word	150477
	.byte	11
	.byte	'_Ifx_GTM_MSC_MSCQ',0,8,175,78,25,12,14
	.byte	'INLCON',0
	.word	133836
	.byte	4,2,35,0,14
	.byte	'INHCON',0
	.word	133763
	.byte	4,2,35,4,14
	.byte	'INLEXTCON',0
	.word	133909
	.byte	4,2,35,8,0,10
	.word	150507
	.byte	29
	.byte	'Ifx_GTM_MSC_MSCQ',0,8,180,78,3
	.word	150583
	.byte	15,144,1
	.word	150397
	.byte	16,8,0,10
	.word	150614
	.byte	15,48
	.word	150507
	.byte	16,3,0,10
	.word	150629
	.byte	11
	.byte	'_Ifx_GTM_MSC',0,8,195,78,25,192,1,14
	.byte	'SET',0
	.word	150624
	.byte	144,1,2,35,0,14
	.byte	'MSCQ',0
	.word	150638
	.byte	48,3,35,144,1,0,10
	.word	150643
	.byte	29
	.byte	'Ifx_GTM_MSC',0,8,199,78,3
	.word	150693
	.byte	11
	.byte	'_Ifx_GTM_CCM_ARP',0,8,214,78,25,8,14
	.byte	'CTRL',0
	.word	117668
	.byte	4,2,35,0,14
	.byte	'PROT',0
	.word	117738
	.byte	4,2,35,4,0,10
	.word	150719
	.byte	29
	.byte	'Ifx_GTM_CCM_ARP',0,8,218,78,3
	.word	150771
	.byte	15,80
	.word	150719
	.byte	16,9,0,10
	.word	150801
	.byte	15,136,3
	.word	495
	.byte	16,135,3,0,11
	.byte	'_Ifx_GTM_CCM',0,8,233,78,25,128,4,14
	.byte	'ARP',0
	.word	150810
	.byte	80,2,35,0,14
	.byte	'reserved_50',0
	.word	150815
	.byte	136,3,2,35,80,14
	.byte	'AEIM_STA',0
	.word	117598
	.byte	4,3,35,216,3,14
	.byte	'HW_CONF',0
	.word	118163
	.byte	4,3,35,220,3,14
	.byte	'TIM_AUX_IN_SRC',0
	.word	118298
	.byte	4,3,35,224,3,14
	.byte	'EXT_CAP_EN',0
	.word	118091
	.byte	4,3,35,228,3,14
	.byte	'TOM_OUT',0
	.word	118374
	.byte	4,3,35,232,3,14
	.byte	'ATOM_OUT',0
	.word	117808
	.byte	4,3,35,236,3,14
	.byte	'CMU_CLK_CFG',0
	.word	117943
	.byte	4,3,35,240,3,14
	.byte	'CMU_FXCLK_CFG',0
	.word	118016
	.byte	4,3,35,244,3,14
	.byte	'CFG',0
	.word	117878
	.byte	4,3,35,248,3,14
	.byte	'PROT',0
	.word	118232
	.byte	4,3,35,252,3,0,10
	.word	150826
	.byte	29
	.byte	'Ifx_GTM_CCM',0,8,247,78,3
	.word	151077
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM_CH',0,8,134,79,25,4,14
	.byte	'DTV',0
	.word	118746
	.byte	4,2,35,0,0,10
	.word	151103
	.byte	29
	.byte	'Ifx_GTM_CDTM_DTM_CH',0,8,137,79,3
	.word	151144
	.byte	15,16
	.word	151103
	.byte	16,3,0,10
	.word	151178
	.byte	11
	.byte	'_Ifx_GTM_CDTM_DTM',0,8,152,79,25,64,14
	.byte	'CTRL',0
	.word	118891
	.byte	4,2,35,0,14
	.byte	'CH_CTRL1',0
	.word	118443
	.byte	4,2,35,4,14
	.byte	'CH_CTRL2',0
	.word	118518
	.byte	4,2,35,8,14
	.byte	'CH_CTRL2_SR',0
	.word	118593
	.byte	4,2,35,12,14
	.byte	'PS_CTRL',0
	.word	118962
	.byte	4,2,35,16,14
	.byte	'CH',0
	.word	151187
	.byte	16,2,35,20,14
	.byte	'CH_SR',0
	.word	118819
	.byte	4,2,35,36,14
	.byte	'CH_CTRL3',0
	.word	118671
	.byte	4,2,35,40,14
	.byte	'reserved_2C',0
	.word	145555
	.byte	20,2,35,44,0,10
	.word	151192
	.byte	29
	.byte	'Ifx_GTM_CDTM_DTM',0,8,163,79,3
	.word	151371
	.byte	15,128,3
	.word	151192
	.byte	16,5,0,10
	.word	151402
	.byte	15,128,5
	.word	495
	.byte	16,255,4,0,11
	.byte	'_Ifx_GTM_CDTM',0,8,178,79,25,128,8,14
	.byte	'DTM',0
	.word	151412
	.byte	128,3,2,35,0,14
	.byte	'reserved_180',0
	.word	151417
	.byte	128,5,3,35,128,3,0,10
	.word	151428
	.byte	29
	.byte	'Ifx_GTM_CDTM',0,8,182,79,3
	.word	151488
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH_IRQ',0,8,197,79,25,16,14
	.byte	'NOTIFY',0
	.word	115920
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	115697
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	115769
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	115846
	.byte	4,2,35,12,0,10
	.word	151515
	.byte	29
	.byte	'Ifx_GTM_ATOM_CH_IRQ',0,8,203,79,3
	.word	151602
	.byte	13,8,221,79,8,4,14
	.byte	'CTRL',0
	.word	115627
	.byte	4,2,35,0,14
	.byte	'SOMB',0
	.word	116068
	.byte	4,2,35,0,14
	.byte	'SOMC',0
	.word	116138
	.byte	4,2,35,0,14
	.byte	'SOMI',0
	.word	116208
	.byte	4,2,35,0,14
	.byte	'SOMP',0
	.word	116278
	.byte	4,2,35,0,14
	.byte	'SOMS',0
	.word	116348
	.byte	4,2,35,0,0,10
	.word	151515
	.byte	11
	.byte	'_Ifx_GTM_ATOM_CH',0,8,218,79,25,48,14
	.byte	'RDADDR',0
	.word	115996
	.byte	4,2,35,0,31
	.word	151636
	.byte	4,2,35,4,14
	.byte	'SR0',0
	.word	116418
	.byte	4,2,35,8,14
	.byte	'SR1',0
	.word	116487
	.byte	4,2,35,12,14
	.byte	'CM0',0
	.word	115420
	.byte	4,2,35,16,14
	.byte	'CM1',0
	.word	115489
	.byte	4,2,35,20,14
	.byte	'CN0',0
	.word	115558
	.byte	4,2,35,24,14
	.byte	'STAT',0
	.word	116556
	.byte	4,2,35,28,14
	.byte	'IRQ',0
	.word	151727
	.byte	16,2,35,32,0,10
	.word	151732
	.byte	29
	.byte	'Ifx_GTM_ATOM_CH',0,8,237,79,3
	.word	151873
	.byte	15,32
	.word	495
	.byte	16,31,0,11
	.byte	'_Ifx_GTM_ATOM_AGC',0,8,252,79,25,64,14
	.byte	'GLB_CTRL',0
	.word	115116
	.byte	4,2,35,0,14
	.byte	'ENDIS_CTRL',0
	.word	114886
	.byte	4,2,35,4,14
	.byte	'ENDIS_STAT',0
	.word	114963
	.byte	4,2,35,8,14
	.byte	'ACT_TB',0
	.word	114813
	.byte	4,2,35,12,14
	.byte	'OUTEN_CTRL',0
	.word	115266
	.byte	4,2,35,16,14
	.byte	'OUTEN_STAT',0
	.word	115343
	.byte	4,2,35,20,14
	.byte	'FUPD_CTRL',0
	.word	115040
	.byte	4,2,35,24,14
	.byte	'INT_TRIG',0
	.word	115191
	.byte	4,2,35,28,14
	.byte	'reserved_20',0
	.word	151903
	.byte	32,2,35,32,0,10
	.word	151912
	.byte	29
	.byte	'Ifx_GTM_ATOM_AGC',0,8,135,80,3
	.word	152109
	.byte	10
	.word	151732
	.byte	15,16
	.word	495
	.byte	16,15,0,10
	.word	151912
	.byte	10
	.word	151732
	.byte	15,80
	.word	495
	.byte	16,79,0,10
	.word	151732
	.byte	10
	.word	151732
	.byte	10
	.word	151732
	.byte	10
	.word	151732
	.byte	10
	.word	151732
	.byte	10
	.word	151732
	.byte	15,208,8
	.word	495
	.byte	16,207,8,0,11
	.byte	'_Ifx_GTM_ATOM',0,8,150,80,25,128,16,14
	.byte	'CH0',0
	.word	152140
	.byte	48,2,35,0,14
	.byte	'reserved_30',0
	.word	152145
	.byte	16,2,35,48,14
	.byte	'AGC',0
	.word	152154
	.byte	64,2,35,64,14
	.byte	'CH1',0
	.word	152159
	.byte	48,3,35,128,1,14
	.byte	'reserved_B0',0
	.word	152164
	.byte	80,3,35,176,1,14
	.byte	'CH2',0
	.word	152173
	.byte	48,3,35,128,2,14
	.byte	'reserved_130',0
	.word	152164
	.byte	80,3,35,176,2,14
	.byte	'CH3',0
	.word	152178
	.byte	48,3,35,128,3,14
	.byte	'reserved_1B0',0
	.word	152164
	.byte	80,3,35,176,3,14
	.byte	'CH4',0
	.word	152183
	.byte	48,3,35,128,4,14
	.byte	'reserved_230',0
	.word	152164
	.byte	80,3,35,176,4,14
	.byte	'CH5',0
	.word	152188
	.byte	48,3,35,128,5,14
	.byte	'reserved_2B0',0
	.word	152164
	.byte	80,3,35,176,5,14
	.byte	'CH6',0
	.word	152193
	.byte	48,3,35,128,6,14
	.byte	'reserved_330',0
	.word	152164
	.byte	80,3,35,176,6,14
	.byte	'CH7',0
	.word	152198
	.byte	48,3,35,128,7,14
	.byte	'reserved_3B0',0
	.word	152203
	.byte	208,8,3,35,176,7,0,10
	.word	152214
	.byte	29
	.byte	'Ifx_GTM_ATOM',0,8,169,80,3
	.word	152542
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH_IRQ',0,8,184,80,25,16,14
	.byte	'NOTIFY',0
	.word	132792
	.byte	4,2,35,0,14
	.byte	'EN',0
	.word	132572
	.byte	4,2,35,4,14
	.byte	'FORCINT',0
	.word	132643
	.byte	4,2,35,8,14
	.byte	'MODE',0
	.word	132719
	.byte	4,2,35,12,0,10
	.word	152569
	.byte	29
	.byte	'Ifx_GTM_MCS_CH_IRQ',0,8,190,80,3
	.word	152655
	.byte	15,32
	.word	133002
	.byte	16,7,0,10
	.word	152569
	.byte	11
	.byte	'_Ifx_GTM_MCS_CH',0,8,205,80,25,88,14
	.byte	'R',0
	.word	152688
	.byte	32,2,35,0,14
	.byte	'CTRL',0
	.word	132431
	.byte	4,2,35,32,14
	.byte	'ACB',0
	.word	132294
	.byte	4,2,35,36,14
	.byte	'CTRG',0
	.word	132362
	.byte	4,2,35,40,14
	.byte	'STRG',0
	.word	133068
	.byte	4,2,35,44,14
	.byte	'reserved_30',0
	.word	3701
	.byte	12,2,35,48,14
	.byte	'MHB',0
	.word	132867
	.byte	4,2,35,60,14
	.byte	'PC',0
	.word	132935
	.byte	4,2,35,64,14
	.byte	'IRQ',0
	.word	152697
	.byte	16,2,35,68,14
	.byte	'EIRQ_EN',0
	.word	132500
	.byte	4,2,35,84,0,10
	.word	152702
	.byte	29
	.byte	'Ifx_GTM_MCS_CH',0,8,217,80,3
	.word	152867
	.byte	10
	.word	152702
	.byte	10
	.word	152702
	.byte	15,40
	.word	495
	.byte	16,39,0,10
	.word	152702
	.byte	10
	.word	152702
	.byte	10
	.word	152702
	.byte	10
	.word	152702
	.byte	10
	.word	152702
	.byte	10
	.word	152702
	.byte	15,168,24
	.word	495
	.byte	16,167,24,0,11
	.byte	'_Ifx_GTM_MCS',0,8,232,80,25,128,32,14
	.byte	'CH0',0
	.word	152896
	.byte	88,2,35,0,14
	.byte	'reserved_58',0
	.word	3361
	.byte	8,2,35,88,14
	.byte	'REG_PROT',0
	.word	133338
	.byte	4,2,35,96,14
	.byte	'CTRL_STAT',0
	.word	133137
	.byte	4,2,35,100,14
	.byte	'RESET',0
	.word	133408
	.byte	4,2,35,104,14
	.byte	'CAT',0
	.word	132229
	.byte	4,2,35,108,14
	.byte	'CWT',0
	.word	133208
	.byte	4,2,35,112,14
	.byte	'reserved_74',0
	.word	3361
	.byte	8,2,35,116,14
	.byte	'ERR',0
	.word	133273
	.byte	4,2,35,124,14
	.byte	'CH1',0
	.word	152901
	.byte	88,3,35,128,1,14
	.byte	'reserved_D8',0
	.word	152906
	.byte	40,3,35,216,1,14
	.byte	'CH2',0
	.word	152915
	.byte	88,3,35,128,2,14
	.byte	'reserved_158',0
	.word	152906
	.byte	40,3,35,216,2,14
	.byte	'CH3',0
	.word	152920
	.byte	88,3,35,128,3,14
	.byte	'reserved_1D8',0
	.word	152906
	.byte	40,3,35,216,3,14
	.byte	'CH4',0
	.word	152925
	.byte	88,3,35,128,4,14
	.byte	'reserved_258',0
	.word	152906
	.byte	40,3,35,216,4,14
	.byte	'CH5',0
	.word	152930
	.byte	88,3,35,128,5,14
	.byte	'reserved_2D8',0
	.word	152906
	.byte	40,3,35,216,5,14
	.byte	'CH6',0
	.word	152935
	.byte	88,3,35,128,6,14
	.byte	'reserved_358',0
	.word	152906
	.byte	40,3,35,216,6,14
	.byte	'CH7',0
	.word	152940
	.byte	88,3,35,128,7,14
	.byte	'reserved_3D8',0
	.word	152945
	.byte	168,24,3,35,216,7,0,10
	.word	152956
	.byte	29
	.byte	'Ifx_GTM_MCS',0,8,129,81,3
	.word	153382
	.byte	10
	.word	140755
	.byte	10
	.word	140860
	.byte	10
	.word	140963
	.byte	15,32
	.word	129370
	.byte	16,7,0,10
	.word	141045
	.byte	15,76
	.word	495
	.byte	16,75,0,10
	.word	141195
	.byte	15,84
	.word	495
	.byte	16,83,0,10
	.word	141563
	.byte	10
	.word	141761
	.byte	15,104
	.word	495
	.byte	16,103,0,10
	.word	142182
	.byte	10
	.word	142786
	.byte	15,176,1
	.word	495
	.byte	16,175,1,0,10
	.word	143176
	.byte	10
	.word	144009
	.byte	15,128,6
	.word	144207
	.byte	16,5,0,10
	.word	153510
	.byte	15,60
	.word	495
	.byte	16,59,0,15,188,1
	.word	495
	.byte	16,187,1,0,15,128,128,1
	.word	144872
	.byte	16,7,0,10
	.word	153545
	.byte	15,128,96
	.word	495
	.byte	16,255,95,0,15,128,96
	.word	145640
	.byte	16,5,0,10
	.word	153572
	.byte	15,128,160,3
	.word	495
	.byte	16,255,159,3,0,15,128,128,3
	.word	147081
	.byte	16,2,0,10
	.word	153600
	.byte	15,128,128,1
	.word	495
	.byte	16,255,127,0,10
	.word	147552
	.byte	15,128,250,27
	.word	495
	.byte	16,255,249,27,0,10
	.word	150049
	.byte	15,32
	.word	137855
	.byte	16,7,0,15,136,1
	.word	140625
	.byte	16,33,0,15,24
	.word	128895
	.byte	16,5,0,15,32
	.word	150231
	.byte	16,3,0,10
	.word	153679
	.byte	15,40
	.word	150315
	.byte	16,4,0,10
	.word	153693
	.byte	15,40
	.word	140690
	.byte	16,9,0,15,40
	.word	131420
	.byte	16,9,0,15,40
	.word	120336
	.byte	16,9,0,10
	.word	150643
	.byte	15,156,192,16
	.word	495
	.byte	16,155,192,16,0,15,128,48
	.word	150826
	.byte	16,11,0,10
	.word	153752
	.byte	15,128,16
	.word	495
	.byte	16,255,15,0,15,128,56
	.word	151428
	.byte	16,6,0,10
	.word	153778
	.byte	15,128,72
	.word	495
	.byte	16,255,71,0,15,128,192,1
	.word	152214
	.byte	16,11,0,10
	.word	153804
	.byte	15,128,64
	.word	495
	.byte	16,255,63,0,15,128,192,2
	.word	152956
	.byte	16,9,0,10
	.word	153831
	.byte	15,128,192,1
	.word	495
	.byte	16,255,191,1,0,11
	.byte	'_Ifx_GTM',0,8,144,81,25,128,128,64,14
	.byte	'REV',0
	.word	136052
	.byte	4,2,35,0,14
	.byte	'RST',0
	.word	136113
	.byte	4,2,35,4,14
	.byte	'CTRL',0
	.word	120274
	.byte	4,2,35,8,14
	.byte	'AEI_ADDR_XPT',0
	.word	113095
	.byte	4,2,35,12,14
	.byte	'IRQ',0
	.word	153408
	.byte	16,2,35,16,14
	.byte	'EIRQ_EN',0
	.word	129305
	.byte	4,2,35,32,14
	.byte	'HW_CONF',0
	.word	129438
	.byte	4,2,35,36,14
	.byte	'CFG',0
	.word	119036
	.byte	4,2,35,40,14
	.byte	'AEI_STA_XPT',0
	.word	113165
	.byte	4,2,35,44,14
	.byte	'BRIDGE',0
	.word	153413
	.byte	12,2,35,48,14
	.byte	'MCS_AEM_DIS',0
	.word	132160
	.byte	4,2,35,60,14
	.byte	'AUX_IN_SRC',0
	.word	153418
	.byte	28,2,35,64,14
	.byte	'EXT_CAP_EN',0
	.word	153423
	.byte	32,2,35,92,14
	.byte	'reserved_7C',0
	.word	1541
	.byte	4,2,35,124,14
	.byte	'OUT',0
	.word	153432
	.byte	48,3,35,128,1,14
	.byte	'CLS_CLK_CFG',0
	.word	119158
	.byte	4,3,35,176,1,14
	.byte	'reserved_B4',0
	.word	153437
	.byte	76,3,35,180,1,14
	.byte	'TBU',0
	.word	153446
	.byte	44,3,35,128,2,14
	.byte	'reserved_12C',0
	.word	153451
	.byte	84,3,35,172,2,14
	.byte	'MON',0
	.word	153460
	.byte	52,3,35,128,3,14
	.byte	'reserved_1B4',0
	.word	153437
	.byte	76,3,35,180,3,14
	.byte	'CMP',0
	.word	153465
	.byte	24,3,35,128,4,14
	.byte	'reserved_218',0
	.word	153470
	.byte	104,3,35,152,4,14
	.byte	'ARU',0
	.word	153479
	.byte	128,1,3,35,128,5,14
	.byte	'CMU',0
	.word	153484
	.byte	80,3,35,128,6,14
	.byte	'reserved_350',0
	.word	153489
	.byte	176,1,3,35,208,6,14
	.byte	'BRC',0
	.word	153500
	.byte	120,3,35,128,8,14
	.byte	'reserved_478',0
	.word	150815
	.byte	136,3,3,35,248,8,14
	.byte	'ICM',0
	.word	153505
	.byte	172,3,3,35,128,12,14
	.byte	'reserved_7AC',0
	.word	153451
	.byte	84,3,35,172,15,14
	.byte	'SPE',0
	.word	153520
	.byte	128,6,3,35,128,16,14
	.byte	'reserved_B00',0
	.word	147489
	.byte	128,8,3,35,128,22,14
	.byte	'MAP_CTRL',0
	.word	131821
	.byte	4,3,35,128,30,14
	.byte	'reserved_F04',0
	.word	153525
	.byte	60,3,35,132,30,14
	.byte	'MCFG_CTRL',0
	.word	131887
	.byte	4,3,35,192,30,14
	.byte	'reserved_F44',0
	.word	153534
	.byte	188,1,3,35,196,30,14
	.byte	'TIM',0
	.word	153556
	.byte	128,128,1,3,35,128,32,14
	.byte	'reserved_5000',0
	.word	153561
	.byte	128,96,4,35,128,160,1,14
	.byte	'TOM',0
	.word	153582
	.byte	128,96,4,35,128,128,2,14
	.byte	'reserved_B000',0
	.word	153587
	.byte	128,160,3,4,35,128,224,2,14
	.byte	'PSM',0
	.word	153611
	.byte	128,128,3,4,35,128,128,6,14
	.byte	'reserved_24000',0
	.word	153616
	.byte	128,128,1,4,35,128,128,9,14
	.byte	'DPLL',0
	.word	153628
	.byte	128,128,2,4,35,128,128,10,14
	.byte	'reserved_30000',0
	.word	153633
	.byte	128,250,27,4,35,128,128,12,14
	.byte	'CLC',0
	.word	119097
	.byte	4,4,35,128,250,39,14
	.byte	'RESET_CLR',0
	.word	135985
	.byte	4,4,35,132,250,39,14
	.byte	'RESET1',0
	.word	135857
	.byte	4,4,35,136,250,39,14
	.byte	'RESET2',0
	.word	135921
	.byte	4,4,35,140,250,39,14
	.byte	'ACCEN0',0
	.word	112827
	.byte	4,4,35,144,250,39,14
	.byte	'ACCEN1',0
	.word	112891
	.byte	4,4,35,148,250,39,14
	.byte	'OCDS',0
	.word	153646
	.byte	36,4,35,152,250,39,14
	.byte	'reserved_9FD3C',0
	.word	1541
	.byte	4,4,35,188,250,39,14
	.byte	'TIMINSEL',0
	.word	153651
	.byte	32,4,35,192,250,39,14
	.byte	'TOUTSEL',0
	.word	153660
	.byte	136,1,4,35,224,250,39,14
	.byte	'reserved_9FDE8',0
	.word	2732
	.byte	24,4,35,232,251,39,14
	.byte	'DSADCINSEL',0
	.word	153670
	.byte	24,4,35,128,252,39,14
	.byte	'reserved_9FE18',0
	.word	3361
	.byte	8,4,35,152,252,39,14
	.byte	'DSADC',0
	.word	153688
	.byte	32,4,35,160,252,39,14
	.byte	'ADCTRIG',0
	.word	153702
	.byte	40,4,35,192,252,39,14
	.byte	'reserved_9FE68',0
	.word	3361
	.byte	8,4,35,232,252,39,14
	.byte	'DXOUTCON',0
	.word	129239
	.byte	4,4,35,240,252,39,14
	.byte	'TRIGOUT',0
	.word	153707
	.byte	40,4,35,244,252,39,14
	.byte	'INTOUT',0
	.word	153716
	.byte	40,4,35,156,253,39,14
	.byte	'MCSTRIGOUTSEL',0
	.word	132089
	.byte	4,4,35,196,253,39,14
	.byte	'MCSINTSTAT',0
	.word	132021
	.byte	4,4,35,200,253,39,14
	.byte	'MCSINTCLR',0
	.word	131954
	.byte	4,4,35,204,253,39,14
	.byte	'DXINCON',0
	.word	129174
	.byte	4,4,35,208,253,39,14
	.byte	'DATAIN',0
	.word	153725
	.byte	40,4,35,212,253,39,14
	.byte	'reserved_9FEFC',0
	.word	1541
	.byte	4,4,35,252,253,39,14
	.byte	'MSC',0
	.word	153734
	.byte	192,1,4,35,128,254,39,14
	.byte	'reserved_9FFC0',0
	.word	3701
	.byte	12,4,35,192,255,39,14
	.byte	'PSI5OUTSEL',0
	.word	135007
	.byte	4,4,35,204,255,39,14
	.byte	'PSI5SOUTSEL',0
	.word	135075
	.byte	4,4,35,208,255,39,14
	.byte	'LCDCDCOUTSEL',0
	.word	131751
	.byte	4,4,35,212,255,39,14
	.byte	'DTMAUXINSEL',0
	.word	129105
	.byte	4,4,35,216,255,39,14
	.byte	'CANOUTSEL0',0
	.word	117462
	.byte	4,4,35,220,255,39,14
	.byte	'CANOUTSEL1',0
	.word	117530
	.byte	4,4,35,224,255,39,14
	.byte	'reserved_9FFE4',0
	.word	153739
	.byte	156,192,16,4,35,228,255,39,14
	.byte	'CCM',0
	.word	153762
	.byte	128,48,4,35,128,192,56,14
	.byte	'reserved_E3800',0
	.word	153767
	.byte	128,16,4,35,128,240,56,14
	.byte	'CDTM',0
	.word	153788
	.byte	128,56,4,35,128,128,57,14
	.byte	'reserved_E5C00',0
	.word	153793
	.byte	128,72,4,35,128,184,57,14
	.byte	'ATOM',0
	.word	153815
	.byte	128,192,1,4,35,128,128,58,14
	.byte	'reserved_EE000',0
	.word	153820
	.byte	128,64,4,35,128,192,59,14
	.byte	'MCS',0
	.word	153842
	.byte	128,192,2,4,35,128,128,60,14
	.byte	'reserved_FA000',0
	.word	153847
	.byte	128,192,1,4,35,128,192,62,0,10
	.word	153860
	.byte	29
	.byte	'Ifx_GTM',0,8,232,81,3
	.word	155615
	.byte	29
	.byte	'Ifx_P_ACCEN0_Bits',0,4,102,3
	.word	6889
	.byte	29
	.byte	'Ifx_P_ACCEN1_Bits',0,4,108,3
	.word	6802
	.byte	29
	.byte	'Ifx_P_ESR_Bits',0,4,130,1,3
	.word	3370
	.byte	29
	.byte	'Ifx_P_ID_Bits',0,4,138,1,3
	.word	1421
	.byte	29
	.byte	'Ifx_P_IN_Bits',0,4,160,1,3
	.word	2417
	.byte	29
	.byte	'Ifx_P_IOCR0_Bits',0,4,173,1,3
	.word	1550
	.byte	29
	.byte	'Ifx_P_IOCR12_Bits',0,4,186,1,3
	.word	2197
	.byte	29
	.byte	'Ifx_P_IOCR4_Bits',0,4,199,1,3
	.word	1765
	.byte	29
	.byte	'Ifx_P_IOCR8_Bits',0,4,212,1,3
	.word	1980
	.byte	29
	.byte	'Ifx_P_LPCR_Bits',0,4,231,1,3
	.word	6464
	.byte	29
	.byte	'Ifx_P_OMCR_Bits',0,4,253,1,3
	.word	6116
	.byte	29
	.byte	'Ifx_P_OMCR0_Bits',0,4,136,2,3
	.word	5103
	.byte	29
	.byte	'Ifx_P_OMCR12_Bits',0,4,146,2,3
	.word	5627
	.byte	29
	.byte	'Ifx_P_OMCR4_Bits',0,4,157,2,3
	.word	5277
	.byte	29
	.byte	'Ifx_P_OMCR8_Bits',0,4,168,2,3
	.word	5451
	.byte	29
	.byte	'Ifx_P_OMR_Bits',0,4,205,2,3
	.word	850
	.byte	29
	.byte	'Ifx_P_OMSR_Bits',0,4,227,2,3
	.word	5783
	.byte	29
	.byte	'Ifx_P_OMSR0_Bits',0,4,237,2,3
	.word	4440
	.byte	29
	.byte	'Ifx_P_OMSR12_Bits',0,4,248,2,3
	.word	4928
	.byte	29
	.byte	'Ifx_P_OMSR4_Bits',0,4,131,3,3
	.word	4587
	.byte	29
	.byte	'Ifx_P_OMSR8_Bits',0,4,142,3,3
	.word	4756
	.byte	29
	.byte	'Ifx_P_OUT_Bits',0,4,164,3,3
	.word	534
	.byte	29
	.byte	'Ifx_P_PCSR_Bits',0,4,187,3,3
	.word	4076
	.byte	29
	.byte	'Ifx_P_PDISC_Bits',0,4,209,3,3
	.word	3710
	.byte	29
	.byte	'Ifx_P_PDR0_Bits',0,4,230,3,3
	.word	2741
	.byte	29
	.byte	'Ifx_P_PDR1_Bits',0,4,251,3,3
	.word	3045
	.byte	29
	.byte	'Ifx_P_ACCEN0',0,4,136,4,3
	.word	7416
	.byte	29
	.byte	'Ifx_P_ACCEN1',0,4,144,4,3
	.word	6849
	.byte	29
	.byte	'Ifx_P_ESR',0,4,152,4,3
	.word	3661
	.byte	29
	.byte	'Ifx_P_ID',0,4,160,4,3
	.word	1501
	.byte	29
	.byte	'Ifx_P_IN',0,4,168,4,3
	.word	2692
	.byte	29
	.byte	'Ifx_P_IOCR0',0,4,176,4,3
	.word	1725
	.byte	29
	.byte	'Ifx_P_IOCR12',0,4,184,4,3
	.word	2377
	.byte	29
	.byte	'Ifx_P_IOCR4',0,4,192,4,3
	.word	1940
	.byte	29
	.byte	'Ifx_P_IOCR8',0,4,200,4,3
	.word	2157
	.byte	29
	.byte	'Ifx_P_LPCR',0,4,208,4,3
	.word	6744
	.byte	29
	.byte	'Ifx_P_OMCR',0,4,216,4,3
	.word	6424
	.byte	29
	.byte	'Ifx_P_OMCR0',0,4,224,4,3
	.word	5237
	.byte	29
	.byte	'Ifx_P_OMCR12',0,4,232,4,3
	.word	5743
	.byte	29
	.byte	'Ifx_P_OMCR4',0,4,240,4,3
	.word	5411
	.byte	29
	.byte	'Ifx_P_OMCR8',0,4,248,4,3
	.word	5587
	.byte	29
	.byte	'Ifx_P_OMR',0,4,128,5,3
	.word	1381
	.byte	29
	.byte	'Ifx_P_OMSR',0,4,136,5,3
	.word	6076
	.byte	29
	.byte	'Ifx_P_OMSR0',0,4,144,5,3
	.word	4547
	.byte	29
	.byte	'Ifx_P_OMSR12',0,4,152,5,3
	.word	5063
	.byte	29
	.byte	'Ifx_P_OMSR4',0,4,160,5,3
	.word	4716
	.byte	29
	.byte	'Ifx_P_OMSR8',0,4,168,5,3
	.word	4888
	.byte	29
	.byte	'Ifx_P_OUT',0,4,176,5,3
	.word	810
	.byte	29
	.byte	'Ifx_P_PCSR',0,4,184,5,3
	.word	4400
	.byte	29
	.byte	'Ifx_P_PDISC',0,4,192,5,3
	.word	4036
	.byte	29
	.byte	'Ifx_P_PDR0',0,4,200,5,3
	.word	3005
	.byte	29
	.byte	'Ifx_P_PDR1',0,4,208,5,3
	.word	3321
	.byte	10
	.word	7456
	.byte	29
	.byte	'Ifx_P',0,4,128,6,3
	.word	156831
	.byte	17,14,162,11,9,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,18
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,29
	.byte	'IfxScu_WDTCON1_IR',0,14,167,11,3
	.word	156851
	.byte	11
	.byte	'_Ifx_SCU_ACCEN00_Bits',0,15,68,16,4,12
	.byte	'EN0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_ACCEN00_Bits',0,15,102,3
	.word	156973
	.byte	11
	.byte	'_Ifx_SCU_ACCEN01_Bits',0,15,105,16,4,12
	.byte	'reserved_0',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN01_Bits',0,15,108,3
	.word	157532
	.byte	11
	.byte	'_Ifx_SCU_ACCEN10_Bits',0,15,111,16,4,12
	.byte	'EN0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'EN1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'EN2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'EN3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'EN4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'EN5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'EN6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'EN7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'EN8',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'EN9',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'EN10',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'EN11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'EN12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'EN13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'EN14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'EN15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'EN16',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'EN17',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'EN18',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'EN19',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'EN20',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'EN21',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'EN22',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'EN23',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'EN24',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'EN25',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'EN26',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'EN27',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'EN28',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'EN29',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'EN30',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'EN31',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_ACCEN10_Bits',0,15,145,1,3
	.word	157611
	.byte	11
	.byte	'_Ifx_SCU_ACCEN11_Bits',0,15,148,1,16,4,12
	.byte	'reserved_0',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN11_Bits',0,15,151,1,3
	.word	158171
	.byte	11
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,15,154,1,16,4,12
	.byte	'STM0DIS',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'STM1DIS',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'STM2DIS',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'STM3DIS',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'STM4DIS',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'STM5DIS',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	298
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,15,164,1,3
	.word	158252
	.byte	11
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,15,167,1,16,4,12
	.byte	'STMDIV',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'GTMDIV',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'SRIDIV',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'LPDIV',0,1
	.word	495
	.byte	3,1,2,35,1,12
	.byte	'reserved_15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'SPBDIV',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'BBBDIV',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'FSIDIV',0,1
	.word	495
	.byte	2,6,2,35,3,12
	.byte	'FSI2DIV',0,1
	.word	495
	.byte	2,4,2,35,3,12
	.byte	'CLKSEL',0,1
	.word	495
	.byte	2,2,2,35,3,12
	.byte	'UP',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON0_Bits',0,15,181,1,3
	.word	158469
	.byte	11
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,15,184,1,16,4,12
	.byte	'MCANDIV',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'CLKSELMCAN',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'PLL1DIVDIS',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'I2CDIV',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'MSCDIV',0,1
	.word	495
	.byte	4,4,2,35,2,12
	.byte	'CLKSELMSC',0,1
	.word	495
	.byte	2,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	495
	.byte	2,0,2,35,2,12
	.byte	'QSPIDIV',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'CLKSELQSPI',0,1
	.word	495
	.byte	2,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON1_Bits',0,15,199,1,3
	.word	158742
	.byte	11
	.byte	'_Ifx_SCU_CCUCON10_Bits',0,15,202,1,16,4,12
	.byte	'CPU4DIV',0,1
	.word	495
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	298
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON10_Bits',0,15,206,1,3
	.word	159068
	.byte	11
	.byte	'_Ifx_SCU_CCUCON11_Bits',0,15,209,1,16,4,12
	.byte	'CPU5DIV',0,1
	.word	495
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	298
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON11_Bits',0,15,213,1,3
	.word	159170
	.byte	11
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,15,216,1,16,4,12
	.byte	'ASCLINFDIV',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'ASCLINSDIV',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'CLKSELASCLINS',0,1
	.word	495
	.byte	2,2,2,35,1,12
	.byte	'reserved_14',0,4
	.word	298
	.byte	10,8,2,35,0,12
	.byte	'EBUPERON',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'ERAYPERON',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'HSPDMPERON',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	495
	.byte	4,1,2,35,3,12
	.byte	'LCK',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON2_Bits',0,15,228,1,3
	.word	159272
	.byte	11
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,15,231,1,16,4,12
	.byte	'PLL0MONEN',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'PLL1MONEN',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'PLL2MONEN',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'SPBMONEN',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'BACKMONEN',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	495
	.byte	3,0,2,35,0,12
	.byte	'PLL0MONTST',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'PLL1MONTST',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'PLL2MONTST',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'SPBMONTST',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'BACKMONTST',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'reserved_13',0,4
	.word	298
	.byte	11,8,2,35,0,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	6,2,2,35,3,12
	.byte	'UP',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON3_Bits',0,15,248,1,3
	.word	159546
	.byte	11
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,15,251,1,16,4,12
	.byte	'LOTHR',0,2
	.word	512
	.byte	12,4,2,35,0,12
	.byte	'UPTHR',0,4
	.word	298
	.byte	12,8,2,35,0,12
	.byte	'MONEN',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'MONTST',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	495
	.byte	4,2,2,35,3,12
	.byte	'UP',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON4_Bits',0,15,132,2,3
	.word	159915
	.byte	11
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,15,135,2,16,4,12
	.byte	'GETHDIV',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'MCANHDIV',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'ADASDIV',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'reserved_12',0,4
	.word	298
	.byte	18,2,2,35,0,12
	.byte	'UP',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'LCK',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CCUCON5_Bits',0,15,143,2,3
	.word	160095
	.byte	11
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,15,146,2,16,4,12
	.byte	'CPU0DIV',0,1
	.word	495
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	298
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON6_Bits',0,15,150,2,3
	.word	160264
	.byte	11
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,15,153,2,16,4,12
	.byte	'CPU1DIV',0,1
	.word	495
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	298
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON7_Bits',0,15,157,2,3
	.word	160364
	.byte	11
	.byte	'_Ifx_SCU_CCUCON8_Bits',0,15,160,2,16,4,12
	.byte	'CPU2DIV',0,1
	.word	495
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	298
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON8_Bits',0,15,164,2,3
	.word	160464
	.byte	11
	.byte	'_Ifx_SCU_CCUCON9_Bits',0,15,167,2,16,4,12
	.byte	'CPU3DIV',0,1
	.word	495
	.byte	6,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	298
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON9_Bits',0,15,171,2,3
	.word	160564
	.byte	11
	.byte	'_Ifx_SCU_CHIPID_Bits',0,15,174,2,16,4,12
	.byte	'CHREV',0,1
	.word	495
	.byte	6,2,2,35,0,12
	.byte	'CHTEC',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'CHPK',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'CHID',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'EEA',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'UCODE',0,1
	.word	495
	.byte	7,0,2,35,2,12
	.byte	'FSIZE',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'VART',0,1
	.word	495
	.byte	3,1,2,35,3,12
	.byte	'SEC',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_CHIPID_Bits',0,15,185,2,3
	.word	160664
	.byte	11
	.byte	'_Ifx_SCU_DTSCLIM_Bits',0,15,188,2,16,4,12
	.byte	'LOWER',0,2
	.word	512
	.byte	12,4,2,35,0,12
	.byte	'reserved_12',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'BGPOK',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'EN',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'LLU',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'UPPER',0,2
	.word	512
	.byte	12,4,2,35,2,12
	.byte	'INTEN',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'INT',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'UOF',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_DTSCLIM_Bits',0,15,200,2,3
	.word	160867
	.byte	11
	.byte	'_Ifx_SCU_DTSCSTAT_Bits',0,15,203,2,16,4,12
	.byte	'RESULT',0,2
	.word	512
	.byte	12,4,2,35,0,12
	.byte	'reserved_12',0,4
	.word	298
	.byte	20,0,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCSTAT_Bits',0,15,207,2,3
	.word	161099
	.byte	11
	.byte	'_Ifx_SCU_EICON0_Bits',0,15,210,2,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ENDINIT',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'EPW',0,4
	.word	8599
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_EICON0_Bits',0,15,216,2,3
	.word	161201
	.byte	11
	.byte	'_Ifx_SCU_EICON1_Bits',0,15,219,2,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'IR0',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	298
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_EICON1_Bits',0,15,228,2,3
	.word	161329
	.byte	11
	.byte	'_Ifx_SCU_EICR_Bits',0,15,231,2,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'EXIS0',0,1
	.word	495
	.byte	3,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'FEN0',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'REN0',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'LDEN0',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'EIEN0',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'INP0',0,1
	.word	495
	.byte	3,1,2,35,1,12
	.byte	'reserved_15',0,4
	.word	298
	.byte	5,12,2,35,0,12
	.byte	'EXIS1',0,1
	.word	495
	.byte	3,1,2,35,2,12
	.byte	'reserved_23',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'FEN1',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'REN1',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'LDEN1',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'EIEN1',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'INP1',0,1
	.word	495
	.byte	3,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_EICR_Bits',0,15,250,2,3
	.word	161518
	.byte	11
	.byte	'_Ifx_SCU_EIFILT_Bits',0,15,253,2,16,4,12
	.byte	'FILRQ0A',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'FILRQ5A',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'FILRQ2A',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'FILRQ3A',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'FILRQ0C',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'FILRQ1C',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'FILRQ3C',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'FILRQ2C',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'FILRQ4A',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'FILRQ6A',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'FILRQ1A',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'FILRQ7A',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'FILRQ6D',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'FILRQ4D',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'FILRQ2B',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'FILRQ3B',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'FILRQ7C',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	495
	.byte	7,0,2,35,2,12
	.byte	'FILTDIV',0,1
	.word	495
	.byte	4,4,2,35,3,12
	.byte	'DEPTH',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_EIFILT_Bits',0,15,147,3,3
	.word	161882
	.byte	11
	.byte	'_Ifx_SCU_EIFR_Bits',0,15,150,3,16,4,12
	.byte	'INTF0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'INTF1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'INTF2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'INTF3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'INTF4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'INTF5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'INTF6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'INTF7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	298
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_EIFR_Bits',0,15,161,3,3
	.word	162321
	.byte	11
	.byte	'_Ifx_SCU_EISR_Bits',0,15,164,3,16,4,12
	.byte	'AE',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	512
	.byte	10,0,2,35,0,12
	.byte	'TIM',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_EISR_Bits',0,15,174,3,3
	.word	162532
	.byte	11
	.byte	'_Ifx_SCU_EMSR_Bits',0,15,177,3,16,4,12
	.byte	'POL',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'MODE',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'ENON',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'PSEL',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,2
	.word	512
	.byte	12,0,2,35,0,12
	.byte	'EMSF',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'SEMSF',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,2
	.word	512
	.byte	14,0,2,35,2,0,29
	.byte	'Ifx_SCU_EMSR_Bits',0,15,187,3,3
	.word	162708
	.byte	11
	.byte	'_Ifx_SCU_EMSSW_Bits',0,15,190,3,16,4,12
	.byte	'reserved_0',0,4
	.word	298
	.byte	24,8,2,35,0,12
	.byte	'EMSFM',0,1
	.word	495
	.byte	2,6,2,35,3,12
	.byte	'SEMSFM',0,1
	.word	495
	.byte	2,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_EMSSW_Bits',0,15,196,3,3
	.word	162902
	.byte	11
	.byte	'_Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,15,199,3,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	7,1,2,35,0,12
	.byte	'EDCON',0,2
	.word	512
	.byte	2,7,2,35,0,12
	.byte	'reserved_9',0,4
	.word	298
	.byte	23,0,2,35,0,0,29
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX_Bits',0,15,204,3,3
	.word	163037
	.byte	11
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,15,207,3,16,4,12
	.byte	'ARI',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'ARC',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	298
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_ESROCFG_Bits',0,15,212,3,3
	.word	163173
	.byte	11
	.byte	'_Ifx_SCU_EXTCON_Bits',0,15,215,3,16,4,12
	.byte	'EN0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'SEL0',0,1
	.word	495
	.byte	4,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	512
	.byte	10,0,2,35,0,12
	.byte	'EN1',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'NSEL',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'SEL1',0,1
	.word	495
	.byte	4,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	495
	.byte	2,0,2,35,2,12
	.byte	'DIV1',0,1
	.word	495
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_SCU_EXTCON_Bits',0,15,226,3,3
	.word	163284
	.byte	11
	.byte	'_Ifx_SCU_FDR_Bits',0,15,229,3,16,4,12
	.byte	'STEP',0,2
	.word	512
	.byte	10,6,2,35,0,12
	.byte	'reserved_10',0,1
	.word	495
	.byte	4,2,2,35,1,12
	.byte	'DM',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'RESULT',0,2
	.word	512
	.byte	10,6,2,35,2,12
	.byte	'reserved_26',0,1
	.word	495
	.byte	5,1,2,35,3,12
	.byte	'DISCLK',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_FDR_Bits',0,15,237,3,3
	.word	163502
	.byte	11
	.byte	'_Ifx_SCU_FMR_Bits',0,15,240,3,16,4,12
	.byte	'FS0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'FS1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'FS2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'FS3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'FS4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'FS5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'FS6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'FS7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	495
	.byte	8,0,2,35,1,12
	.byte	'FC0',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'FC1',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'FC2',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'FC3',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'FC4',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'FC5',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'FC6',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'FC7',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	8,0,2,35,3,0,29
	.byte	'Ifx_SCU_FMR_Bits',0,15,132,4,3
	.word	163665
	.byte	11
	.byte	'_Ifx_SCU_ID_Bits',0,15,135,4,16,4,12
	.byte	'MODREV',0,1
	.word	495
	.byte	8,0,2,35,0,12
	.byte	'MODTYPE',0,1
	.word	495
	.byte	8,0,2,35,1,12
	.byte	'MODNUMBER',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_ID_Bits',0,15,140,4,3
	.word	164001
	.byte	11
	.byte	'_Ifx_SCU_IGCR_Bits',0,15,143,4,16,4,12
	.byte	'IPEN00',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'IPEN01',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'IPEN02',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'IPEN03',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'IPEN04',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'IPEN05',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'IPEN06',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'IPEN07',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	495
	.byte	5,3,2,35,1,12
	.byte	'GEEN0',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'IGP0',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'IPEN10',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'IPEN11',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'IPEN12',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'IPEN13',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'IPEN14',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'IPEN15',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'IPEN16',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'IPEN17',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'reserved_24',0,1
	.word	495
	.byte	5,3,2,35,3,12
	.byte	'GEEN1',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'IGP1',0,1
	.word	495
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_IGCR_Bits',0,15,167,4,3
	.word	164108
	.byte	11
	.byte	'_Ifx_SCU_IN_Bits',0,15,170,4,16,4,12
	.byte	'P0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	298
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_IN_Bits',0,15,175,4,3
	.word	164560
	.byte	11
	.byte	'_Ifx_SCU_IOCR_Bits',0,15,178,4,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	4,4,2,35,0,12
	.byte	'PC0',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	495
	.byte	4,4,2,35,1,12
	.byte	'PC1',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_IOCR_Bits',0,15,185,4,3
	.word	164659
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,15,188,4,16,4,12
	.byte	'LBISTREQ',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'LBISTRES',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'PATTERNS',0,4
	.word	298
	.byte	18,12,2,35,0,12
	.byte	'reserved_20',0,2
	.word	512
	.byte	8,4,2,35,2,12
	.byte	'LBISTDONE',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'reserved_29',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'LBISTERRINJ',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'LBISTREQRED',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,15,198,4,3
	.word	164809
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,15,201,4,16,4,12
	.byte	'SEED',0,4
	.word	298
	.byte	19,13,2,35,0,12
	.byte	'reserved_19',0,1
	.word	495
	.byte	5,0,2,35,2,12
	.byte	'SPLITSH',0,1
	.word	495
	.byte	3,5,2,35,3,12
	.byte	'BODY',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'LBISTFREQU',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,15,208,4,3
	.word	165047
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,15,211,4,16,4,12
	.byte	'LENGTH',0,2
	.word	512
	.byte	12,4,2,35,0,12
	.byte	'reserved_12',0,4
	.word	298
	.byte	20,0,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,15,215,4,3
	.word	165208
	.byte	11
	.byte	'_Ifx_SCU_LBISTCTRL3_Bits',0,15,218,4,16,4,12
	.byte	'SIGNATURE',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL3_Bits',0,15,221,4,3
	.word	165314
	.byte	11
	.byte	'_Ifx_SCU_LCLCON0_Bits',0,15,224,4,16,4,12
	.byte	'LS2',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,2
	.word	512
	.byte	14,1,2,35,0,12
	.byte	'LSEN2',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'LS0',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,2
	.word	512
	.byte	14,1,2,35,2,12
	.byte	'LSEN0',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LCLCON0_Bits',0,15,232,4,3
	.word	165400
	.byte	11
	.byte	'_Ifx_SCU_LCLCON1_Bits',0,15,235,4,16,4,12
	.byte	'LS3',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,2
	.word	512
	.byte	14,1,2,35,0,12
	.byte	'LSEN3',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'LS1',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,2
	.word	512
	.byte	14,1,2,35,2,12
	.byte	'LSEN1',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_LCLCON1_Bits',0,15,243,4,3
	.word	165568
	.byte	11
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,15,246,4,16,4,12
	.byte	'LCLT0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'LCLT1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'LCLT2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'LCLT3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'LCLT4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'LCLT5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	512
	.byte	10,0,2,35,0,12
	.byte	'PLCLT0',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'PLCLT1',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'PLCLT2',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'PLCLT3',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'PLCLT4',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'PLCLT5',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'reserved_22',0,2
	.word	512
	.byte	10,0,2,35,2,0,29
	.byte	'Ifx_SCU_LCLTEST_Bits',0,15,134,5,3
	.word	165736
	.byte	11
	.byte	'_Ifx_SCU_MANID_Bits',0,15,137,5,16,4,12
	.byte	'DEPT',0,1
	.word	495
	.byte	5,3,2,35,0,12
	.byte	'MANUF',0,2
	.word	512
	.byte	11,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_MANID_Bits',0,15,142,5,3
	.word	166050
	.byte	11
	.byte	'_Ifx_SCU_OMR_Bits',0,15,145,5,16,4,12
	.byte	'PS0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'PS1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,2
	.word	512
	.byte	14,0,2,35,0,12
	.byte	'PCL0',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'PCL1',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,2
	.word	512
	.byte	14,0,2,35,2,0,29
	.byte	'Ifx_SCU_OMR_Bits',0,15,153,5,3
	.word	166161
	.byte	11
	.byte	'_Ifx_SCU_OSCCON_Bits',0,15,156,5,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'PLLLV',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'OSCRES',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'GAINSEL',0,1
	.word	495
	.byte	2,3,2,35,0,12
	.byte	'MODE',0,1
	.word	495
	.byte	2,1,2,35,0,12
	.byte	'SHBY',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'PLLHV',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'HYSEN',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'HYSCTL',0,1
	.word	495
	.byte	2,4,2,35,1,12
	.byte	'AMPCTL',0,1
	.word	495
	.byte	2,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'OSCVAL',0,1
	.word	495
	.byte	5,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	495
	.byte	2,1,2,35,2,12
	.byte	'APREN',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'CAP0EN',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'CAP1EN',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'CAP2EN',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'CAP3EN',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_OSCCON_Bits',0,15,177,5,3
	.word	166319
	.byte	11
	.byte	'_Ifx_SCU_OUT_Bits',0,15,180,5,16,4,12
	.byte	'P0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'P1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	298
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_OUT_Bits',0,15,185,5,3
	.word	166730
	.byte	11
	.byte	'_Ifx_SCU_OVCCON_Bits',0,15,188,5,16,4,12
	.byte	'CSEL0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'CSEL1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'CSEL2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'CSEL3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'CSEL4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'CSEL5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	512
	.byte	10,0,2,35,0,12
	.byte	'OVSTRT',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'OVSTP',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'DCINVAL',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	495
	.byte	5,0,2,35,2,12
	.byte	'OVCONF',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'POVCONF',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'reserved_26',0,1
	.word	495
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_OVCCON_Bits',0,15,204,5,3
	.word	166831
	.byte	11
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,15,207,5,16,4,12
	.byte	'OVEN0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'OVEN1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'OVEN2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'OVEN3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'OVEN4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'OVEN5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	298
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,15,216,5,3
	.word	167149
	.byte	11
	.byte	'_Ifx_SCU_PDISC_Bits',0,15,219,5,16,4,12
	.byte	'PDIS0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'PDIS1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,4
	.word	298
	.byte	30,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDISC_Bits',0,15,224,5,3
	.word	167336
	.byte	11
	.byte	'_Ifx_SCU_PDR_Bits',0,15,227,5,16,4,12
	.byte	'PD0',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'PL0',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'PD1',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'PL1',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	298
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDR_Bits',0,15,234,5,3
	.word	167447
	.byte	11
	.byte	'_Ifx_SCU_PDRR_Bits',0,15,237,5,16,4,12
	.byte	'PDR0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'PDR1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'PDR2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'PDR3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'PDR4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'PDR5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'PDR6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'PDR7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	298
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_PDRR_Bits',0,15,248,5,3
	.word	167580
	.byte	11
	.byte	'_Ifx_SCU_PERPLLCON0_Bits',0,15,251,5,16,4,12
	.byte	'DIVBY',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,2
	.word	512
	.byte	8,7,2,35,0,12
	.byte	'NDIV',0,1
	.word	495
	.byte	7,0,2,35,1,12
	.byte	'PLLPWD',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'RESLD',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	495
	.byte	5,0,2,35,2,12
	.byte	'PDIV',0,1
	.word	495
	.byte	3,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	495
	.byte	5,0,2,35,3,0,29
	.byte	'Ifx_SCU_PERPLLCON0_Bits',0,15,134,6,3
	.word	167783
	.byte	11
	.byte	'_Ifx_SCU_PERPLLCON1_Bits',0,15,137,6,16,4,12
	.byte	'K2DIV',0,1
	.word	495
	.byte	3,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	495
	.byte	5,0,2,35,0,12
	.byte	'K3DIV',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	298
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON1_Bits',0,15,143,6,3
	.word	168023
	.byte	11
	.byte	'_Ifx_SCU_PERPLLSTAT_Bits',0,15,146,6,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'PWDSTAT',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'LOCK',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'K3RDY',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'K2RDY',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,4
	.word	298
	.byte	25,0,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLSTAT_Bits',0,15,156,6,3
	.word	168167
	.byte	11
	.byte	'_Ifx_SCU_PMCSR0_Bits',0,15,159,6,16,4,12
	.byte	'REQSLP',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	298
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR0_Bits',0,15,165,6,3
	.word	168389
	.byte	11
	.byte	'_Ifx_SCU_PMCSR1_Bits',0,15,168,6,16,4,12
	.byte	'REQSLP',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	298
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR1_Bits',0,15,174,6,3
	.word	168525
	.byte	11
	.byte	'_Ifx_SCU_PMCSR2_Bits',0,15,177,6,16,4,12
	.byte	'REQSLP',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	298
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR2_Bits',0,15,183,6,3
	.word	168661
	.byte	11
	.byte	'_Ifx_SCU_PMCSR3_Bits',0,15,186,6,16,4,12
	.byte	'REQSLP',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	298
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR3_Bits',0,15,192,6,3
	.word	168797
	.byte	11
	.byte	'_Ifx_SCU_PMCSR4_Bits',0,15,195,6,16,4,12
	.byte	'REQSLP',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	298
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR4_Bits',0,15,201,6,3
	.word	168933
	.byte	11
	.byte	'_Ifx_SCU_PMCSR5_Bits',0,15,204,6,16,4,12
	.byte	'REQSLP',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	6,0,2,35,0,12
	.byte	'PMST',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,4
	.word	298
	.byte	21,0,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR5_Bits',0,15,210,6,3
	.word	169069
	.byte	11
	.byte	'_Ifx_SCU_PMSTAT0_Bits',0,15,213,6,16,4,12
	.byte	'CPU0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'CPU1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'CPU2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'CPU3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'CPU4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'CPU5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	512
	.byte	10,0,2,35,0,12
	.byte	'CPU0LS',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'CPU1LS',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'CPU2LS',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'CPU3LS',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,2
	.word	512
	.byte	12,0,2,35,2,0,29
	.byte	'Ifx_SCU_PMSTAT0_Bits',0,15,227,6,3
	.word	169205
	.byte	11
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,15,230,6,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	8,0,2,35,0,12
	.byte	'CPUIDLSEL',0,1
	.word	495
	.byte	3,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'IRADIS',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'reserved_13',0,4
	.word	298
	.byte	11,8,2,35,0,12
	.byte	'CPUSEL',0,1
	.word	495
	.byte	3,5,2,35,3,12
	.byte	'STBYEVEN',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'STBYEV',0,1
	.word	495
	.byte	3,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,15,241,6,3
	.word	169477
	.byte	11
	.byte	'_Ifx_SCU_PMTRCSR0_Bits',0,15,244,6,16,4,12
	.byte	'LJTEN',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'LJTOVEN',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'LJTOVIEN',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'LJTSTRT',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'LJTSTP',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'LJTCLR',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	512
	.byte	6,4,2,35,0,12
	.byte	'SDSTEP',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'VDTEN',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'VDTOVEN',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'VDTOVIEN',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'VDTSTRT',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'VDTSTP',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'VDTCLR',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'reserved_22',0,2
	.word	512
	.byte	7,3,2,35,2,12
	.byte	'LPSLPEN',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'reserved_30',0,1
	.word	495
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR0_Bits',0,15,135,7,3
	.word	169722
	.byte	11
	.byte	'_Ifx_SCU_PMTRCSR1_Bits',0,15,138,7,16,4,12
	.byte	'LJTCV',0,2
	.word	512
	.byte	16,0,2,35,0,12
	.byte	'VDTCV',0,2
	.word	512
	.byte	10,6,2,35,2,12
	.byte	'reserved_26',0,1
	.word	495
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR1_Bits',0,15,143,7,3
	.word	170110
	.byte	11
	.byte	'_Ifx_SCU_PMTRCSR2_Bits',0,15,146,7,16,4,12
	.byte	'LDJMPREQ',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'LJTRUN',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'LJTOV',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,1
	.word	495
	.byte	3,4,2,35,1,12
	.byte	'LJTOVCLR',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	495
	.byte	3,0,2,35,1,12
	.byte	'LJTCNT',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_PMTRCSR2_Bits',0,15,157,7,3
	.word	170228
	.byte	11
	.byte	'_Ifx_SCU_PMTRCSR3_Bits',0,15,160,7,16,4,12
	.byte	'VDROOPREQ',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'VDTRUN',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'VDTOV',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,1
	.word	495
	.byte	3,4,2,35,1,12
	.byte	'VDTOVCLR',0,1
	.word	495
	.byte	1,3,2,35,1,12
	.byte	'reserved_13',0,1
	.word	495
	.byte	3,0,2,35,1,12
	.byte	'VDTCNT',0,2
	.word	512
	.byte	10,6,2,35,2,12
	.byte	'reserved_26',0,1
	.word	495
	.byte	6,0,2,35,3,0,29
	.byte	'Ifx_SCU_PMTRCSR3_Bits',0,15,172,7,3
	.word	170471
	.byte	11
	.byte	'_Ifx_SCU_RSTCON_Bits',0,15,175,7,16,4,12
	.byte	'ESR0',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'ESR1',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	495
	.byte	2,2,2,35,0,12
	.byte	'SMU',0,1
	.word	495
	.byte	2,0,2,35,0,12
	.byte	'SW',0,1
	.word	495
	.byte	2,6,2,35,1,12
	.byte	'STM0',0,1
	.word	495
	.byte	2,4,2,35,1,12
	.byte	'STM1',0,1
	.word	495
	.byte	2,2,2,35,1,12
	.byte	'STM2',0,1
	.word	495
	.byte	2,0,2,35,1,12
	.byte	'STM3',0,1
	.word	495
	.byte	2,6,2,35,2,12
	.byte	'STM4',0,1
	.word	495
	.byte	2,4,2,35,2,12
	.byte	'STM5',0,1
	.word	495
	.byte	2,2,2,35,2,12
	.byte	'reserved_22',0,2
	.word	512
	.byte	10,0,2,35,2,0,29
	.byte	'Ifx_SCU_RSTCON_Bits',0,15,189,7,3
	.word	170738
	.byte	11
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,15,192,7,16,4,12
	.byte	'FRTO',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'CLRC',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'CSSX',0,2
	.word	512
	.byte	6,3,2,35,0,12
	.byte	'reserved_13',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'reserved_14',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'reserved_15',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'USRINFO',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_RSTCON2_Bits',0,15,206,7,3
	.word	170997
	.byte	11
	.byte	'_Ifx_SCU_RSTCON3_Bits',0,15,209,7,16,4,12
	.byte	'reserved_0',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON3_Bits',0,15,212,7,3
	.word	171302
	.byte	11
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,15,215,7,16,4,12
	.byte	'ESR0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'ESR1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'SMU',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'SW',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'STM0',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'STM1',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'STM2',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'STM3',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'STM4',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'STM5',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'reserved_11',0,1
	.word	495
	.byte	5,0,2,35,1,12
	.byte	'PORST',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'CB0',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'CB1',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'CB3',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'EVRC',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'EVR33',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'SWD',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'HSMS',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'HSMA',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'STBYR',0,1
	.word	495
	.byte	1,3,2,35,3,12
	.byte	'LBPORST',0,1
	.word	495
	.byte	1,2,2,35,3,12
	.byte	'LBTERM',0,1
	.word	495
	.byte	1,1,2,35,3,12
	.byte	'reserved_31',0,1
	.word	495
	.byte	1,0,2,35,3,0,29
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,15,245,7,3
	.word	171383
	.byte	11
	.byte	'_Ifx_SCU_SEICON0_Bits',0,15,248,7,16,4,12
	.byte	'reserved_0',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'ENDINIT',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'EPW',0,4
	.word	8599
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON0_Bits',0,15,254,7,3
	.word	171932
	.byte	11
	.byte	'_Ifx_SCU_SEICON1_Bits',0,15,129,8,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'IR0',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,4
	.word	298
	.byte	26,0,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON1_Bits',0,15,138,8,3
	.word	172062
	.byte	11
	.byte	'_Ifx_SCU_SEISR_Bits',0,15,141,8,16,4,12
	.byte	'AE',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,2
	.word	512
	.byte	10,0,2,35,0,12
	.byte	'TIM',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SEISR_Bits',0,15,151,8,3
	.word	172253
	.byte	11
	.byte	'_Ifx_SCU_STCON_Bits',0,15,154,8,16,4,12
	.byte	'reserved_0',0,2
	.word	512
	.byte	13,3,2,35,0,12
	.byte	'SFCBAE',0,1
	.word	495
	.byte	1,2,2,35,1,12
	.byte	'CFCBAE',0,1
	.word	495
	.byte	1,1,2,35,1,12
	.byte	'STP',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_STCON_Bits',0,15,161,8,3
	.word	172431
	.byte	11
	.byte	'_Ifx_SCU_STMEM1_Bits',0,15,164,8,16,4,12
	.byte	'MEM',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM1_Bits',0,15,167,8,3
	.word	172582
	.byte	11
	.byte	'_Ifx_SCU_STMEM2_Bits',0,15,170,8,16,4,12
	.byte	'MEM',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM2_Bits',0,15,173,8,3
	.word	172654
	.byte	11
	.byte	'_Ifx_SCU_STMEM3_Bits',0,15,176,8,16,4,12
	.byte	'MEM',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM3_Bits',0,15,179,8,3
	.word	172726
	.byte	11
	.byte	'_Ifx_SCU_STMEM4_Bits',0,15,182,8,16,4,12
	.byte	'MEM',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM4_Bits',0,15,185,8,3
	.word	172798
	.byte	11
	.byte	'_Ifx_SCU_STMEM5_Bits',0,15,188,8,16,4,12
	.byte	'MEM',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM5_Bits',0,15,191,8,3
	.word	172870
	.byte	11
	.byte	'_Ifx_SCU_STMEM6_Bits',0,15,194,8,16,4,12
	.byte	'MEM',0,4
	.word	298
	.byte	32,0,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM6_Bits',0,15,197,8,3
	.word	172942
	.byte	11
	.byte	'_Ifx_SCU_STSTAT_Bits',0,15,200,8,16,4,12
	.byte	'HWCFG',0,1
	.word	495
	.byte	8,0,2,35,0,12
	.byte	'FTM',0,1
	.word	495
	.byte	7,1,2,35,1,12
	.byte	'MODE',0,1
	.word	495
	.byte	1,0,2,35,1,12
	.byte	'FCBAE',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'LUDIS',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'reserved_18',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'TRSTL',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'SPDEN',0,1
	.word	495
	.byte	1,3,2,35,2,12
	.byte	'reserved_21',0,1
	.word	495
	.byte	1,2,2,35,2,12
	.byte	'reserved_22',0,1
	.word	495
	.byte	1,1,2,35,2,12
	.byte	'reserved_23',0,1
	.word	495
	.byte	1,0,2,35,2,12
	.byte	'RAMINT',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'reserved_25',0,1
	.word	495
	.byte	3,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_STSTAT_Bits',0,15,216,8,3
	.word	173014
	.byte	11
	.byte	'_Ifx_SCU_SWAPCTRL_Bits',0,15,219,8,16,4,12
	.byte	'ADDRCFG',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'SPARE',0,2
	.word	512
	.byte	14,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SWAPCTRL_Bits',0,15,224,8,3
	.word	173343
	.byte	11
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,15,227,8,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'SWRSTREQ',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'reserved_2',0,1
	.word	495
	.byte	6,0,2,35,0,12
	.byte	'reserved_8',0,1
	.word	495
	.byte	8,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,15,234,8,3
	.word	173463
	.byte	11
	.byte	'_Ifx_SCU_SYSCON_Bits',0,15,237,8,16,4,12
	.byte	'CCTRIG0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'RAMINTM',0,1
	.word	495
	.byte	2,4,2,35,0,12
	.byte	'SETLUDIS',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'reserved_5',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'reserved_7',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'DDC',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'reserved_9',0,1
	.word	495
	.byte	7,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SYSCON_Bits',0,15,249,8,3
	.word	173633
	.byte	11
	.byte	'_Ifx_SCU_SYSPLLCON0_Bits',0,15,252,8,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	2,6,2,35,0,12
	.byte	'MODEN',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,2
	.word	512
	.byte	6,7,2,35,0,12
	.byte	'NDIV',0,1
	.word	495
	.byte	7,0,2,35,1,12
	.byte	'PLLPWD',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'reserved_17',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'RESLD',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'reserved_19',0,1
	.word	495
	.byte	5,0,2,35,2,12
	.byte	'PDIV',0,1
	.word	495
	.byte	3,5,2,35,3,12
	.byte	'reserved_27',0,1
	.word	495
	.byte	3,2,2,35,3,12
	.byte	'INSEL',0,1
	.word	495
	.byte	2,0,2,35,3,0,29
	.byte	'Ifx_SCU_SYSPLLCON0_Bits',0,15,137,9,3
	.word	173896
	.byte	11
	.byte	'_Ifx_SCU_SYSPLLCON1_Bits',0,15,140,9,16,4,12
	.byte	'K2DIV',0,1
	.word	495
	.byte	3,5,2,35,0,12
	.byte	'reserved_3',0,4
	.word	298
	.byte	29,0,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON1_Bits',0,15,144,9,3
	.word	174175
	.byte	11
	.byte	'_Ifx_SCU_SYSPLLCON2_Bits',0,15,147,9,16,4,12
	.byte	'MODCFG',0,2
	.word	512
	.byte	16,0,2,35,0,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_SYSPLLCON2_Bits',0,15,151,9,3
	.word	174279
	.byte	11
	.byte	'_Ifx_SCU_SYSPLLSTAT_Bits',0,15,154,9,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'PWDSTAT',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'LOCK',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'reserved_3',0,1
	.word	495
	.byte	2,3,2,35,0,12
	.byte	'K2RDY',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'reserved_6',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'MODRUN',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'reserved_8',0,4
	.word	298
	.byte	24,0,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLSTAT_Bits',0,15,164,9,3
	.word	174385
	.byte	11
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,15,167,9,16,4,12
	.byte	'ESR0T',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'TRAP2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	298
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,15,174,9,3
	.word	174608
	.byte	11
	.byte	'_Ifx_SCU_TRAPDIS0_Bits',0,15,177,9,16,4,12
	.byte	'CPU0ESR0T',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'CPU0ESR1T',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'CPU0TRAP2T',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'CPU0SMUT',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'CPU1ESR0T',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'CPU1ESR1T',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'CPU1TRAP2T',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'CPU1SMUT',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'CPU2ESR0T',0,1
	.word	495
	.byte	1,7,2,35,2,12
	.byte	'CPU2ESR1T',0,1
	.word	495
	.byte	1,6,2,35,2,12
	.byte	'CPU2TRAP2T',0,1
	.word	495
	.byte	1,5,2,35,2,12
	.byte	'CPU2SMUT',0,1
	.word	495
	.byte	1,4,2,35,2,12
	.byte	'reserved_20',0,1
	.word	495
	.byte	4,0,2,35,2,12
	.byte	'CPU3ESR0T',0,1
	.word	495
	.byte	1,7,2,35,3,12
	.byte	'CPU3ESR1T',0,1
	.word	495
	.byte	1,6,2,35,3,12
	.byte	'CPU3TRAP2T',0,1
	.word	495
	.byte	1,5,2,35,3,12
	.byte	'CPU3SMUT',0,1
	.word	495
	.byte	1,4,2,35,3,12
	.byte	'reserved_28',0,1
	.word	495
	.byte	4,0,2,35,3,0,29
	.byte	'Ifx_SCU_TRAPDIS0_Bits',0,15,199,9,3
	.word	174756
	.byte	11
	.byte	'_Ifx_SCU_TRAPDIS1_Bits',0,15,202,9,16,4,12
	.byte	'CPU4ESR0T',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'CPU4ESR1T',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'CPU4TRAP2T',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'CPU4SMUT',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	495
	.byte	4,0,2,35,0,12
	.byte	'CPU5ESR0T',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'CPU5ESR1T',0,1
	.word	495
	.byte	1,6,2,35,1,12
	.byte	'CPU5TRAP2T',0,1
	.word	495
	.byte	1,5,2,35,1,12
	.byte	'CPU5SMUT',0,1
	.word	495
	.byte	1,4,2,35,1,12
	.byte	'reserved_12',0,1
	.word	495
	.byte	4,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_TRAPDIS1_Bits',0,15,215,9,3
	.word	175244
	.byte	11
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,15,218,9,16,4,12
	.byte	'ESR0T',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'TRAP2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	298
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSET_Bits',0,15,225,9,3
	.word	175541
	.byte	11
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,15,228,9,16,4,12
	.byte	'ESR0T',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'ESR1T',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'TRAP2',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'SMUT',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,4
	.word	298
	.byte	28,0,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,15,235,9,3
	.word	175689
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,15,238,9,16,4,12
	.byte	'ENDINIT',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'LCK',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'PW',0,4
	.word	8599
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,15,244,9,3
	.word	175839
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,15,247,9,16,4,12
	.byte	'reserved_0',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'IR0',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'UR',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'PAR',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'TCR',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'TCTR',0,1
	.word	495
	.byte	7,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,15,132,10,3
	.word	175969
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,15,135,10,16,4,12
	.byte	'AE',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'US',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'PAS',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'TCS',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'TCT',0,1
	.word	495
	.byte	7,0,2,35,1,12
	.byte	'TIM',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,15,148,10,3
	.word	176229
	.byte	11
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,15,151,10,16,4,12
	.byte	'ENDINIT',0,4
	.word	8599
	.byte	1,31,2,35,0,12
	.byte	'LCK',0,4
	.word	8599
	.byte	1,30,2,35,0,12
	.byte	'PW',0,4
	.word	8599
	.byte	14,16,2,35,0,12
	.byte	'REL',0,4
	.word	8599
	.byte	16,0,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,15,157,10,3
	.word	176452
	.byte	11
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,15,160,10,16,4,12
	.byte	'CLRIRF',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'reserved_1',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'IR0',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'DR',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'reserved_4',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'IR1',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'UR',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'PAR',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'TCR',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'TCTR',0,1
	.word	495
	.byte	7,0,2,35,1,12
	.byte	'reserved_16',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,15,173,10,3
	.word	176578
	.byte	11
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,15,176,10,16,4,12
	.byte	'AE',0,1
	.word	495
	.byte	1,7,2,35,0,12
	.byte	'OE',0,1
	.word	495
	.byte	1,6,2,35,0,12
	.byte	'IS0',0,1
	.word	495
	.byte	1,5,2,35,0,12
	.byte	'DS',0,1
	.word	495
	.byte	1,4,2,35,0,12
	.byte	'TO',0,1
	.word	495
	.byte	1,3,2,35,0,12
	.byte	'IS1',0,1
	.word	495
	.byte	1,2,2,35,0,12
	.byte	'US',0,1
	.word	495
	.byte	1,1,2,35,0,12
	.byte	'PAS',0,1
	.word	495
	.byte	1,0,2,35,0,12
	.byte	'TCS',0,1
	.word	495
	.byte	1,7,2,35,1,12
	.byte	'TCT',0,1
	.word	495
	.byte	7,0,2,35,1,12
	.byte	'TIM',0,2
	.word	512
	.byte	16,0,2,35,2,0,29
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,15,189,10,3
	.word	176830
	.byte	13,15,197,10,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	156973
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN00',0,15,202,10,3
	.word	177049
	.byte	13,15,205,10,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	157532
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN01',0,15,210,10,3
	.word	177114
	.byte	13,15,213,10,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	157611
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN10',0,15,218,10,3
	.word	177179
	.byte	13,15,221,10,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	158171
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ACCEN11',0,15,226,10,3
	.word	177244
	.byte	13,15,229,10,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	158252
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ARSTDIS',0,15,234,10,3
	.word	177309
	.byte	13,15,237,10,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	158469
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON0',0,15,242,10,3
	.word	177374
	.byte	13,15,245,10,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	158742
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON1',0,15,250,10,3
	.word	177439
	.byte	13,15,253,10,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	159068
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON10',0,15,130,11,3
	.word	177504
	.byte	13,15,133,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	159170
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON11',0,15,138,11,3
	.word	177570
	.byte	13,15,141,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	159272
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON2',0,15,146,11,3
	.word	177636
	.byte	13,15,149,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	159546
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON3',0,15,154,11,3
	.word	177701
	.byte	13,15,157,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	159915
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON4',0,15,162,11,3
	.word	177766
	.byte	13,15,165,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160095
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON5',0,15,170,11,3
	.word	177831
	.byte	13,15,173,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160264
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON6',0,15,178,11,3
	.word	177896
	.byte	13,15,181,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160364
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON7',0,15,186,11,3
	.word	177961
	.byte	13,15,189,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160464
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON8',0,15,194,11,3
	.word	178026
	.byte	13,15,197,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160564
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CCUCON9',0,15,202,11,3
	.word	178091
	.byte	13,15,205,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160664
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_CHIPID',0,15,210,11,3
	.word	178156
	.byte	13,15,213,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	160867
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCLIM',0,15,218,11,3
	.word	178220
	.byte	13,15,221,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161099
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_DTSCSTAT',0,15,226,11,3
	.word	178285
	.byte	13,15,229,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161201
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICON0',0,15,234,11,3
	.word	178351
	.byte	13,15,237,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161329
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICON1',0,15,242,11,3
	.word	178415
	.byte	13,15,245,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161518
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EICR',0,15,250,11,3
	.word	178479
	.byte	13,15,253,11,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	161882
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EIFILT',0,15,130,12,3
	.word	178541
	.byte	13,15,133,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162321
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EIFR',0,15,138,12,3
	.word	178605
	.byte	13,15,141,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162532
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EISR',0,15,146,12,3
	.word	178667
	.byte	13,15,149,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162708
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EMSR',0,15,154,12,3
	.word	178729
	.byte	13,15,157,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	162902
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EMSSW',0,15,162,12,3
	.word	178791
	.byte	13,15,165,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163037
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ESRCFGX_ESRCFGX',0,15,170,12,3
	.word	178854
	.byte	13,15,173,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163173
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ESROCFG',0,15,178,12,3
	.word	178927
	.byte	13,15,181,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163284
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_EXTCON',0,15,186,12,3
	.word	178992
	.byte	13,15,189,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163502
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_FDR',0,15,194,12,3
	.word	179056
	.byte	13,15,197,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	163665
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_FMR',0,15,202,12,3
	.word	179117
	.byte	13,15,205,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164001
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_ID',0,15,210,12,3
	.word	179178
	.byte	13,15,213,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164108
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IGCR',0,15,218,12,3
	.word	179238
	.byte	13,15,221,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164560
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IN',0,15,226,12,3
	.word	179300
	.byte	13,15,229,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164659
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_IOCR',0,15,234,12,3
	.word	179360
	.byte	13,15,237,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	164809
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL0',0,15,242,12,3
	.word	179422
	.byte	13,15,245,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165047
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL1',0,15,250,12,3
	.word	179490
	.byte	13,15,253,12,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165208
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL2',0,15,130,13,3
	.word	179558
	.byte	13,15,133,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165314
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LBISTCTRL3',0,15,138,13,3
	.word	179626
	.byte	13,15,141,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165400
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLCON0',0,15,146,13,3
	.word	179694
	.byte	13,15,149,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165568
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLCON1',0,15,154,13,3
	.word	179759
	.byte	13,15,157,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	165736
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_LCLTEST',0,15,162,13,3
	.word	179824
	.byte	13,15,165,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166050
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_MANID',0,15,170,13,3
	.word	179889
	.byte	13,15,173,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166161
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OMR',0,15,178,13,3
	.word	179952
	.byte	13,15,181,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166319
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OSCCON',0,15,186,13,3
	.word	180013
	.byte	13,15,189,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166730
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OUT',0,15,194,13,3
	.word	180077
	.byte	13,15,197,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	166831
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OVCCON',0,15,202,13,3
	.word	180138
	.byte	13,15,205,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167149
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_OVCENABLE',0,15,210,13,3
	.word	180202
	.byte	13,15,213,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167336
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDISC',0,15,218,13,3
	.word	180269
	.byte	13,15,221,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167447
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDR',0,15,226,13,3
	.word	180332
	.byte	13,15,229,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167580
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PDRR',0,15,234,13,3
	.word	180393
	.byte	13,15,237,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	167783
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON0',0,15,242,13,3
	.word	180455
	.byte	13,15,245,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168023
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLCON1',0,15,250,13,3
	.word	180523
	.byte	13,15,253,13,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168167
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PERPLLSTAT',0,15,130,14,3
	.word	180591
	.byte	13,15,133,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168389
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR0',0,15,138,14,3
	.word	180659
	.byte	13,15,141,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168525
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR1',0,15,146,14,3
	.word	180723
	.byte	13,15,149,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168661
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR2',0,15,154,14,3
	.word	180787
	.byte	13,15,157,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168797
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR3',0,15,162,14,3
	.word	180851
	.byte	13,15,165,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	168933
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR4',0,15,170,14,3
	.word	180915
	.byte	13,15,173,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169069
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMCSR5',0,15,178,14,3
	.word	180979
	.byte	13,15,181,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169205
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSTAT0',0,15,186,14,3
	.word	181043
	.byte	13,15,189,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169477
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMSWCR1',0,15,194,14,3
	.word	181108
	.byte	13,15,197,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	169722
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR0',0,15,202,14,3
	.word	181173
	.byte	13,15,205,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170110
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR1',0,15,210,14,3
	.word	181239
	.byte	13,15,213,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170228
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR2',0,15,218,14,3
	.word	181305
	.byte	13,15,221,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170471
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_PMTRCSR3',0,15,226,14,3
	.word	181371
	.byte	13,15,229,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170738
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON',0,15,234,14,3
	.word	181437
	.byte	13,15,237,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	170997
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON2',0,15,242,14,3
	.word	181501
	.byte	13,15,245,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171302
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTCON3',0,15,250,14,3
	.word	181566
	.byte	13,15,253,14,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171383
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_RSTSTAT',0,15,130,15,3
	.word	181631
	.byte	13,15,133,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	171932
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON0',0,15,138,15,3
	.word	181696
	.byte	13,15,141,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172062
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEICON1',0,15,146,15,3
	.word	181761
	.byte	13,15,149,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172253
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SEISR',0,15,154,15,3
	.word	181826
	.byte	13,15,157,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172431
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STCON',0,15,162,15,3
	.word	181889
	.byte	13,15,165,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172582
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM1',0,15,170,15,3
	.word	181952
	.byte	13,15,173,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172654
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM2',0,15,178,15,3
	.word	182016
	.byte	13,15,181,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172726
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM3',0,15,186,15,3
	.word	182080
	.byte	13,15,189,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172798
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM4',0,15,194,15,3
	.word	182144
	.byte	13,15,197,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172870
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM5',0,15,202,15,3
	.word	182208
	.byte	13,15,205,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	172942
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STMEM6',0,15,210,15,3
	.word	182272
	.byte	13,15,213,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173014
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_STSTAT',0,15,218,15,3
	.word	182336
	.byte	13,15,221,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173343
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SWAPCTRL',0,15,226,15,3
	.word	182400
	.byte	13,15,229,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173463
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SWRSTCON',0,15,234,15,3
	.word	182466
	.byte	13,15,237,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173633
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSCON',0,15,242,15,3
	.word	182532
	.byte	13,15,245,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	173896
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON0',0,15,250,15,3
	.word	182596
	.byte	13,15,253,15,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174175
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON1',0,15,130,16,3
	.word	182664
	.byte	13,15,133,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174279
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLCON2',0,15,138,16,3
	.word	182732
	.byte	13,15,141,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174385
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_SYSPLLSTAT',0,15,146,16,3
	.word	182800
	.byte	13,15,149,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174608
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPCLR',0,15,154,16,3
	.word	182868
	.byte	13,15,157,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	174756
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPDIS0',0,15,162,16,3
	.word	182933
	.byte	13,15,165,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	175244
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPDIS1',0,15,170,16,3
	.word	182999
	.byte	13,15,173,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	175541
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSET',0,15,178,16,3
	.word	183065
	.byte	13,15,181,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	175689
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_TRAPSTAT',0,15,186,16,3
	.word	183130
	.byte	13,15,189,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	175839
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON0',0,15,194,16,3
	.word	183196
	.byte	13,15,197,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	175969
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_CON1',0,15,202,16,3
	.word	183265
	.byte	13,15,205,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176229
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTCPU_SR',0,15,210,16,3
	.word	183334
	.byte	13,15,213,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176452
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON0',0,15,218,16,3
	.word	183401
	.byte	13,15,221,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176578
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_CON1',0,15,226,16,3
	.word	183468
	.byte	13,15,229,16,9,4,14
	.byte	'U',0
	.word	298
	.byte	4,2,35,0,14
	.byte	'I',0
	.word	488
	.byte	4,2,35,0,14
	.byte	'B',0
	.word	176830
	.byte	4,2,35,0,0,29
	.byte	'Ifx_SCU_WDTS_SR',0,15,234,16,3
	.word	183535
	.byte	11
	.byte	'_Ifx_SCU_ESRCFGX',0,15,246,16,25,4,14
	.byte	'ESRCFGX',0
	.word	178854
	.byte	4,2,35,0,0,10
	.word	183600
	.byte	29
	.byte	'Ifx_SCU_ESRCFGX',0,15,249,16,3
	.word	183641
	.byte	11
	.byte	'_Ifx_SCU_WDTCPU',0,15,136,17,25,12,14
	.byte	'CON0',0
	.word	183196
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	183265
	.byte	4,2,35,4,14
	.byte	'SR',0
	.word	183334
	.byte	4,2,35,8,0,10
	.word	183671
	.byte	29
	.byte	'Ifx_SCU_WDTCPU',0,15,141,17,3
	.word	183734
	.byte	11
	.byte	'_Ifx_SCU_WDTS',0,15,156,17,25,12,14
	.byte	'CON0',0
	.word	183401
	.byte	4,2,35,0,14
	.byte	'CON1',0
	.word	183468
	.byte	4,2,35,4,14
	.byte	'SR',0
	.word	183535
	.byte	4,2,35,8,0,10
	.word	183763
	.byte	29
	.byte	'Ifx_SCU_WDTS',0,15,161,17,3
	.word	183824
	.byte	17,3,73,9,1,18
	.byte	'IfxPort_ControlledBy_port',0,0,18
	.byte	'IfxPort_ControlledBy_hsct',0,1,0,29
	.byte	'IfxPort_ControlledBy',0,3,77,3
	.word	183851
	.byte	17,3,81,9,1,18
	.byte	'IfxPort_InputMode_undefined',0,127,18
	.byte	'IfxPort_InputMode_noPullDevice',0,0,18
	.byte	'IfxPort_InputMode_pullDown',0,8,18
	.byte	'IfxPort_InputMode_pullUp',0,16,0,29
	.byte	'IfxPort_InputMode',0,3,87,3
	.word	183942
	.byte	17,3,91,9,1,18
	.byte	'IfxPort_LvdsMode_high',0,0,18
	.byte	'IfxPort_LvdsMode_medium',0,1,0,29
	.byte	'IfxPort_LvdsMode',0,3,95,3
	.word	184093
	.byte	17,3,126,9,1,18
	.byte	'IfxPort_OutputIdx_general',0,128,1,18
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,18
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,18
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,18
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,18
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,18
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,18
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0,29
	.byte	'IfxPort_OutputIdx',0,3,136,1,3
	.word	184174
	.byte	17,3,140,1,9,1,18
	.byte	'IfxPort_OutputMode_none',0,0,18
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,18
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,29
	.byte	'IfxPort_OutputMode',0,3,145,1,3
	.word	184418
	.byte	17,3,151,1,9,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,18
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,18
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,18
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,18
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed1',0,12,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed2',0,13,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed3',0,14,18
	.byte	'IfxPort_PadDriver_ttl3v3Speed4',0,15,0,29
	.byte	'IfxPort_PadDriver',0,3,165,1,3
	.word	184542
	.byte	17,3,169,1,9,1,18
	.byte	'IfxPort_PadSupply_3v',0,0,18
	.byte	'IfxPort_PadSupply_5v',0,1,0,29
	.byte	'IfxPort_PadSupply',0,3,173,1,3
	.word	184992
	.byte	17,3,177,1,9,1,18
	.byte	'IfxPort_PinFunctionMode_digital',0,0,18
	.byte	'IfxPort_PinFunctionMode_analog',0,1,0,29
	.byte	'IfxPort_PinFunctionMode',0,3,181,1,3
	.word	185072
	.byte	29
	.byte	'IfxPort_State',0,3,193,1,3
	.word	8036
	.byte	29
	.byte	'IfxGtm_Psm_F2a',0,9,220,3,3
	.word	12639
	.byte	29
	.byte	'IfxGtm_Psm_Fifo',0,9,229,3,3
	.word	11139
	.byte	17,16,74,9,1,18
	.byte	'IfxGtm_SuspendMode_none',0,0,18
	.byte	'IfxGtm_SuspendMode_hard',0,1,18
	.byte	'IfxGtm_SuspendMode_soft',0,2,0,29
	.byte	'IfxGtm_SuspendMode',0,16,79,3
	.word	185251
	.byte	17,17,66,9,1,18
	.byte	'IfxSrc_Tos_cpu0',0,0,18
	.byte	'IfxSrc_Tos_dma',0,1,18
	.byte	'IfxSrc_Tos_cpu1',0,2,18
	.byte	'IfxSrc_Tos_cpu2',0,3,18
	.byte	'IfxSrc_Tos_cpu3',0,4,18
	.byte	'IfxSrc_Tos_cpu4',0,5,18
	.byte	'IfxSrc_Tos_cpu5',0,6,0,29
	.byte	'IfxSrc_Tos',0,17,75,3
	.word	185362
	.byte	29
	.byte	'Ifx_SRC_SRCR_Bits',0,6,85,3
	.word	8217
	.byte	29
	.byte	'Ifx_SRC_SRCR',0,6,98,3
	.word	8507
	.byte	11
	.byte	'_Ifx_SRC_CPU_CPU',0,6,110,25,4,14
	.byte	'SB',0
	.word	8507
	.byte	4,2,35,0,0,10
	.word	185559
	.byte	29
	.byte	'Ifx_SRC_CPU_CPU',0,6,113,3
	.word	185594
	.byte	15,24
	.word	185559
	.byte	16,5,0,10
	.word	185623
	.byte	11
	.byte	'_Ifx_SRC_CPU',0,6,128,1,25,24,14
	.byte	'CPU',0
	.word	185632
	.byte	24,2,35,0,0,10
	.word	185637
	.byte	29
	.byte	'Ifx_SRC_CPU',0,6,131,1,3
	.word	185670
	.byte	11
	.byte	'_Ifx_SRC_AGBT_AGBT',0,6,146,1,25,4,14
	.byte	'SR',0
	.word	8507
	.byte	4,2,35,0,0,10
	.word	185696
	.byte	29
	.byte	'Ifx_SRC_AGBT_AGBT',0,6,149,1,3
	.word	185734
	.byte	15,4
	.word	185696
	.byte	16,0,0,10
	.word	185766
	.byte	11
	.byte	'_Ifx_SRC_AGBT',0,6,164,1,25,4,14
	.byte	'AGBT',0
	.word	185775
	.byte	4,2,35,0,0,10
	.word	185780
	.byte	29
	.byte	'Ifx_SRC_AGBT',0,6,167,1,3
	.word	185815
	.byte	11
	.byte	'_Ifx_SRC_XBAR_XBAR',0,6,182,1,25,4,14
	.byte	'SR',0
	.word	8507
	.byte	4,2,35,0,0,10
	.word	185842
	.byte	29
	.byte	'Ifx_SRC_XBAR_XBAR',0,6,185,1,3
	.word	185880
	.byte	15,12
	.word	185842
	.byte	16,2,0,10
	.word	185912
	.byte	11
	.byte	'_Ifx_SRC_XBAR',0,6,200,1,25,12,14
	.byte	'XBAR',0
	.word	185921
	.byte	12,2,35,0,0,10
	.word	185926
	.byte	29
	.byte	'Ifx_SRC_XBAR',0,6,203,1,3
	.word	185961
	.byte	15,8
	.word	8507
	.byte	16,1,0,11
	.byte	'_Ifx_SRC_CERBERUS_CERBERUS',0,6,218,1,25,8,14
	.byte	'SR',0
	.word	185988
	.byte	8,2,35,0,0,10
	.word	185997
	.byte	29
	.byte	'Ifx_SRC_CERBERUS_CERBERUS',0,6,221,1,3
	.word	186043
	.byte	10
	.word	185997
	.byte	11
	.byte	'_Ifx_SRC_CERBERUS',0,6,236,1,25,8,14
	.byte	'CERBERUS',0
	.word	186083
	.byte	8,2,35,0,0,10
	.word	186088
	.byte	29
	.byte	'Ifx_SRC_CERBERUS',0,6,239,1,3
	.word	186131
	.byte	11
	.byte	'_Ifx_SRC_ASCLIN_ASCLIN',0,6,254,1,25,12,14
	.byte	'TX',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'RX',0
	.word	8507
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	8507
	.byte	4,2,35,8,0,10
	.word	186162
	.byte	29
	.byte	'Ifx_SRC_ASCLIN_ASCLIN',0,6,131,2,3
	.word	186229
	.byte	15,144,1
	.word	186162
	.byte	16,11,0,10
	.word	186265
	.byte	11
	.byte	'_Ifx_SRC_ASCLIN',0,6,146,2,25,144,1,14
	.byte	'ASCLIN',0
	.word	186275
	.byte	144,1,2,35,0,0,10
	.word	186280
	.byte	29
	.byte	'Ifx_SRC_ASCLIN',0,6,149,2,3
	.word	186321
	.byte	11
	.byte	'_Ifx_SRC_QSPI_QSPI',0,6,164,2,25,20,14
	.byte	'TX',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'RX',0
	.word	8507
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	8507
	.byte	4,2,35,8,14
	.byte	'PT',0
	.word	8507
	.byte	4,2,35,12,14
	.byte	'U',0
	.word	8507
	.byte	4,2,35,16,0,10
	.word	186350
	.byte	29
	.byte	'Ifx_SRC_QSPI_QSPI',0,6,171,2,3
	.word	186436
	.byte	15,120
	.word	186350
	.byte	16,5,0,10
	.word	186468
	.byte	11
	.byte	'_Ifx_SRC_QSPI',0,6,186,2,25,120,14
	.byte	'QSPI',0
	.word	186477
	.byte	120,2,35,0,0,10
	.word	186482
	.byte	29
	.byte	'Ifx_SRC_QSPI',0,6,189,2,3
	.word	186517
	.byte	11
	.byte	'_Ifx_SRC_HSCT_HSCT',0,6,204,2,25,4,14
	.byte	'SR',0
	.word	8507
	.byte	4,2,35,0,0,10
	.word	186544
	.byte	29
	.byte	'Ifx_SRC_HSCT_HSCT',0,6,207,2,3
	.word	186582
	.byte	15,8
	.word	186544
	.byte	16,1,0,10
	.word	186614
	.byte	11
	.byte	'_Ifx_SRC_HSCT',0,6,222,2,25,8,14
	.byte	'HSCT',0
	.word	186623
	.byte	8,2,35,0,0,10
	.word	186628
	.byte	29
	.byte	'Ifx_SRC_HSCT',0,6,225,2,3
	.word	186663
	.byte	11
	.byte	'_Ifx_SRC_HSSL_HSSL_CH',0,6,240,2,25,16,14
	.byte	'COK',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'RDI',0
	.word	8507
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	8507
	.byte	4,2,35,8,14
	.byte	'TRG',0
	.word	8507
	.byte	4,2,35,12,0,10
	.word	186690
	.byte	29
	.byte	'Ifx_SRC_HSSL_HSSL_CH',0,6,246,2,3
	.word	186771
	.byte	15,64
	.word	186690
	.byte	16,3,0,10
	.word	186806
	.byte	11
	.byte	'_Ifx_SRC_HSSL_HSSL',0,6,133,3,25,68,14
	.byte	'CH',0
	.word	186815
	.byte	64,2,35,0,14
	.byte	'EXI',0
	.word	8507
	.byte	4,2,35,64,0,10
	.word	186820
	.byte	29
	.byte	'Ifx_SRC_HSSL_HSSL',0,6,137,3,3
	.word	186871
	.byte	15,136,1
	.word	186820
	.byte	16,1,0,10
	.word	186903
	.byte	11
	.byte	'_Ifx_SRC_HSSL',0,6,152,3,25,136,1,14
	.byte	'HSSL',0
	.word	186913
	.byte	136,1,2,35,0,0,10
	.word	186918
	.byte	29
	.byte	'Ifx_SRC_HSSL',0,6,155,3,3
	.word	186955
	.byte	11
	.byte	'_Ifx_SRC_I2C_I2C',0,6,170,3,25,16,14
	.byte	'DTR',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'ERR',0
	.word	8507
	.byte	4,2,35,4,14
	.byte	'P',0
	.word	8507
	.byte	4,2,35,8,14
	.byte	'reserved_C',0
	.word	1541
	.byte	4,2,35,12,0,10
	.word	186982
	.byte	29
	.byte	'Ifx_SRC_I2C_I2C',0,6,176,3,3
	.word	187063
	.byte	15,32
	.word	186982
	.byte	16,1,0,10
	.word	187093
	.byte	11
	.byte	'_Ifx_SRC_I2C',0,6,191,3,25,32,14
	.byte	'I2C',0
	.word	187102
	.byte	32,2,35,0,0,10
	.word	187107
	.byte	29
	.byte	'Ifx_SRC_I2C',0,6,194,3,3
	.word	187140
	.byte	11
	.byte	'_Ifx_SRC_SENT_SENT',0,6,209,3,25,4,14
	.byte	'SR',0
	.word	8507
	.byte	4,2,35,0,0,10
	.word	187166
	.byte	29
	.byte	'Ifx_SRC_SENT_SENT',0,6,212,3,3
	.word	187204
	.byte	15,40
	.word	187166
	.byte	16,9,0,10
	.word	187236
	.byte	11
	.byte	'_Ifx_SRC_SENT',0,6,227,3,25,40,14
	.byte	'SENT',0
	.word	187245
	.byte	40,2,35,0,0,10
	.word	187250
	.byte	29
	.byte	'Ifx_SRC_SENT',0,6,230,3,3
	.word	187285
	.byte	15,20
	.word	8507
	.byte	16,4,0,11
	.byte	'_Ifx_SRC_MSC_MSC',0,6,245,3,25,20,14
	.byte	'SR',0
	.word	187312
	.byte	20,2,35,0,0,10
	.word	187321
	.byte	29
	.byte	'Ifx_SRC_MSC_MSC',0,6,248,3,3
	.word	187357
	.byte	15,80
	.word	187321
	.byte	16,3,0,10
	.word	187387
	.byte	11
	.byte	'_Ifx_SRC_MSC',0,6,135,4,25,80,14
	.byte	'MSC',0
	.word	187396
	.byte	80,2,35,0,0,10
	.word	187401
	.byte	29
	.byte	'Ifx_SRC_MSC',0,6,138,4,3
	.word	187434
	.byte	15,16
	.word	8507
	.byte	16,3,0,11
	.byte	'_Ifx_SRC_CCU6_CCU',0,6,153,4,25,16,14
	.byte	'SR',0
	.word	187460
	.byte	16,2,35,0,0,10
	.word	187469
	.byte	29
	.byte	'Ifx_SRC_CCU6_CCU',0,6,156,4,3
	.word	187506
	.byte	15,32
	.word	187469
	.byte	16,1,0,10
	.word	187537
	.byte	11
	.byte	'_Ifx_SRC_CCU6',0,6,171,4,25,32,14
	.byte	'CCU',0
	.word	187546
	.byte	32,2,35,0,0,10
	.word	187551
	.byte	29
	.byte	'Ifx_SRC_CCU6',0,6,174,4,3
	.word	187585
	.byte	11
	.byte	'_Ifx_SRC_GPT12_GPT12',0,6,189,4,25,24,14
	.byte	'CIRQ',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'T2',0
	.word	8507
	.byte	4,2,35,4,14
	.byte	'T3',0
	.word	8507
	.byte	4,2,35,8,14
	.byte	'T4',0
	.word	8507
	.byte	4,2,35,12,14
	.byte	'T5',0
	.word	8507
	.byte	4,2,35,16,14
	.byte	'T6',0
	.word	8507
	.byte	4,2,35,20,0,10
	.word	187612
	.byte	29
	.byte	'Ifx_SRC_GPT12_GPT12',0,6,197,4,3
	.word	187714
	.byte	15,24
	.word	187612
	.byte	16,0,0,10
	.word	187748
	.byte	11
	.byte	'_Ifx_SRC_GPT12',0,6,212,4,25,24,14
	.byte	'GPT12',0
	.word	187757
	.byte	24,2,35,0,0,10
	.word	187762
	.byte	29
	.byte	'Ifx_SRC_GPT12',0,6,215,4,3
	.word	187799
	.byte	11
	.byte	'_Ifx_SRC_STM_STM',0,6,230,4,25,8,14
	.byte	'SR',0
	.word	185988
	.byte	8,2,35,0,0,10
	.word	187827
	.byte	29
	.byte	'Ifx_SRC_STM_STM',0,6,233,4,3
	.word	187863
	.byte	15,48
	.word	187827
	.byte	16,5,0,10
	.word	187893
	.byte	11
	.byte	'_Ifx_SRC_STM',0,6,248,4,25,48,14
	.byte	'STM',0
	.word	187902
	.byte	48,2,35,0,0,10
	.word	187907
	.byte	29
	.byte	'Ifx_SRC_STM',0,6,251,4,3
	.word	187940
	.byte	11
	.byte	'_Ifx_SRC_FCE_FCE0',0,6,138,5,25,4,14
	.byte	'SR',0
	.word	8507
	.byte	4,2,35,0,0,10
	.word	187966
	.byte	29
	.byte	'Ifx_SRC_FCE_FCE0',0,6,141,5,3
	.word	188003
	.byte	10
	.word	187966
	.byte	11
	.byte	'_Ifx_SRC_FCE',0,6,156,5,25,4,14
	.byte	'FCE0',0
	.word	188034
	.byte	4,2,35,0,0,10
	.word	188039
	.byte	29
	.byte	'Ifx_SRC_FCE',0,6,159,5,3
	.word	188073
	.byte	15,128,4
	.word	8507
	.byte	16,127,0,11
	.byte	'_Ifx_SRC_DMA_DMA',0,6,174,5,25,176,4,14
	.byte	'ERR',0
	.word	187460
	.byte	16,2,35,0,14
	.byte	'reserved_10',0
	.word	151903
	.byte	32,2,35,16,14
	.byte	'CH',0
	.word	188099
	.byte	128,4,2,35,48,0,10
	.word	188109
	.byte	29
	.byte	'Ifx_SRC_DMA_DMA',0,6,179,5,3
	.word	188181
	.byte	15,176,4
	.word	188109
	.byte	16,0,0,10
	.word	188211
	.byte	11
	.byte	'_Ifx_SRC_DMA',0,6,194,5,25,176,4,14
	.byte	'DMA',0
	.word	188221
	.byte	176,4,2,35,0,0,10
	.word	188226
	.byte	29
	.byte	'Ifx_SRC_DMA',0,6,197,5,3
	.word	188261
	.byte	11
	.byte	'_Ifx_SRC_SDMMC_SDMMC',0,6,212,5,25,8,14
	.byte	'ERR',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'DMA',0
	.word	8507
	.byte	4,2,35,4,0,10
	.word	188287
	.byte	29
	.byte	'Ifx_SRC_SDMMC_SDMMC',0,6,216,5,3
	.word	188341
	.byte	15,8
	.word	188287
	.byte	16,0,0,10
	.word	188375
	.byte	11
	.byte	'_Ifx_SRC_SDMMC',0,6,231,5,25,8,14
	.byte	'SDMMC',0
	.word	188384
	.byte	8,2,35,0,0,10
	.word	188389
	.byte	29
	.byte	'Ifx_SRC_SDMMC',0,6,234,5,3
	.word	188426
	.byte	15,40
	.word	8507
	.byte	16,9,0,11
	.byte	'_Ifx_SRC_GETH_GETH',0,6,249,5,25,40,14
	.byte	'SR',0
	.word	188454
	.byte	40,2,35,0,0,10
	.word	188463
	.byte	29
	.byte	'Ifx_SRC_GETH_GETH',0,6,252,5,3
	.word	188501
	.byte	15,40
	.word	188463
	.byte	16,0,0,10
	.word	188533
	.byte	11
	.byte	'_Ifx_SRC_GETH',0,6,139,6,25,40,14
	.byte	'GETH',0
	.word	188542
	.byte	40,2,35,0,0,10
	.word	188547
	.byte	29
	.byte	'Ifx_SRC_GETH',0,6,142,6,3
	.word	188582
	.byte	15,64
	.word	8507
	.byte	16,15,0,11
	.byte	'_Ifx_SRC_CAN_CAN',0,6,157,6,25,64,14
	.byte	'INT',0
	.word	188609
	.byte	64,2,35,0,0,10
	.word	188618
	.byte	29
	.byte	'Ifx_SRC_CAN_CAN',0,6,160,6,3
	.word	188655
	.byte	15,192,1
	.word	188618
	.byte	16,2,0,10
	.word	188685
	.byte	11
	.byte	'_Ifx_SRC_CAN',0,6,175,6,25,192,1,14
	.byte	'CAN',0
	.word	188695
	.byte	192,1,2,35,0,0,10
	.word	188700
	.byte	29
	.byte	'Ifx_SRC_CAN',0,6,178,6,3
	.word	188735
	.byte	11
	.byte	'_Ifx_SRC_VADC_G',0,6,193,6,25,16,14
	.byte	'SR0',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'SR1',0
	.word	8507
	.byte	4,2,35,4,14
	.byte	'SR2',0
	.word	8507
	.byte	4,2,35,8,14
	.byte	'SR3',0
	.word	8507
	.byte	4,2,35,12,0,10
	.word	188761
	.byte	29
	.byte	'Ifx_SRC_VADC_G',0,6,199,6,3
	.word	188836
	.byte	11
	.byte	'_Ifx_SRC_VADC_FC',0,6,214,6,25,4,14
	.byte	'SR0',0
	.word	8507
	.byte	4,2,35,0,0,10
	.word	188865
	.byte	29
	.byte	'Ifx_SRC_VADC_FC',0,6,217,6,3
	.word	188902
	.byte	15,192,1
	.word	188761
	.byte	16,11,0,10
	.word	188932
	.byte	15,32
	.word	188865
	.byte	16,7,0,10
	.word	188947
	.byte	15,32
	.word	188761
	.byte	16,1,0,10
	.word	188961
	.byte	11
	.byte	'_Ifx_SRC_VADC',0,6,233,6,25,128,2,14
	.byte	'G',0
	.word	188942
	.byte	192,1,2,35,0,14
	.byte	'FC',0
	.word	188956
	.byte	32,3,35,192,1,14
	.byte	'CG',0
	.word	188970
	.byte	32,3,35,224,1,0,10
	.word	188975
	.byte	29
	.byte	'Ifx_SRC_VADC',0,6,238,6,3
	.word	189035
	.byte	11
	.byte	'_Ifx_SRC_DSADC_DSADC',0,6,253,6,25,8,14
	.byte	'SRM',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'SRA',0
	.word	8507
	.byte	4,2,35,4,0,10
	.word	189062
	.byte	29
	.byte	'Ifx_SRC_DSADC_DSADC',0,6,129,7,3
	.word	189116
	.byte	15,112
	.word	189062
	.byte	16,13,0,10
	.word	189150
	.byte	11
	.byte	'_Ifx_SRC_DSADC',0,6,144,7,25,112,14
	.byte	'DSADC',0
	.word	189159
	.byte	112,2,35,0,0,10
	.word	189164
	.byte	29
	.byte	'Ifx_SRC_DSADC',0,6,147,7,3
	.word	189201
	.byte	11
	.byte	'_Ifx_SRC_ERAY_ERAY',0,6,162,7,25,48,14
	.byte	'INT0',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'INT1',0
	.word	8507
	.byte	4,2,35,4,14
	.byte	'TINT0',0
	.word	8507
	.byte	4,2,35,8,14
	.byte	'TINT1',0
	.word	8507
	.byte	4,2,35,12,14
	.byte	'NDAT0',0
	.word	8507
	.byte	4,2,35,16,14
	.byte	'NDAT1',0
	.word	8507
	.byte	4,2,35,20,14
	.byte	'MBSC0',0
	.word	8507
	.byte	4,2,35,24,14
	.byte	'MBSC1',0
	.word	8507
	.byte	4,2,35,28,14
	.byte	'OBUSY',0
	.word	8507
	.byte	4,2,35,32,14
	.byte	'IBUSY',0
	.word	8507
	.byte	4,2,35,36,14
	.byte	'reserved_28',0
	.word	3361
	.byte	8,2,35,40,0,10
	.word	189229
	.byte	29
	.byte	'Ifx_SRC_ERAY_ERAY',0,6,175,7,3
	.word	189424
	.byte	15,96
	.word	189229
	.byte	16,1,0,10
	.word	189456
	.byte	11
	.byte	'_Ifx_SRC_ERAY',0,6,190,7,25,96,14
	.byte	'ERAY',0
	.word	189465
	.byte	96,2,35,0,0,10
	.word	189470
	.byte	29
	.byte	'Ifx_SRC_ERAY',0,6,193,7,3
	.word	189505
	.byte	11
	.byte	'_Ifx_SRC_HSM_HSM',0,6,208,7,25,8,14
	.byte	'HSM',0
	.word	185988
	.byte	8,2,35,0,0,10
	.word	189532
	.byte	29
	.byte	'Ifx_SRC_HSM_HSM',0,6,211,7,3
	.word	189569
	.byte	15,8
	.word	189532
	.byte	16,0,0,10
	.word	189599
	.byte	11
	.byte	'_Ifx_SRC_HSM',0,6,226,7,25,8,14
	.byte	'HSM',0
	.word	189608
	.byte	8,2,35,0,0,10
	.word	189613
	.byte	29
	.byte	'Ifx_SRC_HSM',0,6,229,7,3
	.word	189646
	.byte	11
	.byte	'_Ifx_SRC_SCU',0,6,244,7,25,16,14
	.byte	'SCUERU',0
	.word	187460
	.byte	16,2,35,0,0,10
	.word	189672
	.byte	29
	.byte	'Ifx_SRC_SCU',0,6,247,7,3
	.word	189708
	.byte	11
	.byte	'_Ifx_SRC_PMS_PMS',0,6,134,8,25,4,14
	.byte	'SR',0
	.word	8507
	.byte	4,2,35,0,0,10
	.word	189734
	.byte	29
	.byte	'Ifx_SRC_PMS_PMS',0,6,137,8,3
	.word	189770
	.byte	15,16
	.word	189734
	.byte	16,3,0,10
	.word	189800
	.byte	11
	.byte	'_Ifx_SRC_PMS',0,6,152,8,25,16,14
	.byte	'PMS',0
	.word	189809
	.byte	16,2,35,0,0,10
	.word	189814
	.byte	29
	.byte	'Ifx_SRC_PMS',0,6,155,8,3
	.word	189847
	.byte	15,12
	.word	8507
	.byte	16,2,0,11
	.byte	'_Ifx_SRC_SMU_SMU',0,6,170,8,25,12,14
	.byte	'SR',0
	.word	189873
	.byte	12,2,35,0,0,10
	.word	189882
	.byte	29
	.byte	'Ifx_SRC_SMU_SMU',0,6,173,8,3
	.word	189918
	.byte	15,12
	.word	189882
	.byte	16,0,0,10
	.word	189948
	.byte	11
	.byte	'_Ifx_SRC_SMU',0,6,188,8,25,12,14
	.byte	'SMU',0
	.word	189957
	.byte	12,2,35,0,0,10
	.word	189962
	.byte	29
	.byte	'Ifx_SRC_SMU',0,6,191,8,3
	.word	189995
	.byte	15,32
	.word	8507
	.byte	16,7,0,11
	.byte	'_Ifx_SRC_PSI5_PSI5',0,6,206,8,25,32,14
	.byte	'SR',0
	.word	190021
	.byte	32,2,35,0,0,10
	.word	190030
	.byte	29
	.byte	'Ifx_SRC_PSI5_PSI5',0,6,209,8,3
	.word	190068
	.byte	15,32
	.word	190030
	.byte	16,0,0,10
	.word	190100
	.byte	11
	.byte	'_Ifx_SRC_PSI5',0,6,224,8,25,32,14
	.byte	'PSI5',0
	.word	190109
	.byte	32,2,35,0,0,10
	.word	190114
	.byte	29
	.byte	'Ifx_SRC_PSI5',0,6,227,8,3
	.word	190149
	.byte	11
	.byte	'_Ifx_SRC_HSPDM_HSPDM0',0,6,242,8,25,12,14
	.byte	'BFR',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'RAMP',0
	.word	8507
	.byte	4,2,35,4,14
	.byte	'ERR',0
	.word	8507
	.byte	4,2,35,8,0,10
	.word	190176
	.byte	29
	.byte	'Ifx_SRC_HSPDM_HSPDM0',0,6,247,8,3
	.word	190245
	.byte	10
	.word	190176
	.byte	11
	.byte	'_Ifx_SRC_HSPDM',0,6,134,9,25,12,14
	.byte	'HSPDM0',0
	.word	190280
	.byte	12,2,35,0,0,10
	.word	190285
	.byte	29
	.byte	'Ifx_SRC_HSPDM',0,6,137,9,3
	.word	190323
	.byte	11
	.byte	'_Ifx_SRC_DAM_DAM',0,6,152,9,25,24,14
	.byte	'LI0',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'RI0',0
	.word	8507
	.byte	4,2,35,4,14
	.byte	'LI1',0
	.word	8507
	.byte	4,2,35,8,14
	.byte	'RI1',0
	.word	8507
	.byte	4,2,35,12,14
	.byte	'DR',0
	.word	8507
	.byte	4,2,35,16,14
	.byte	'ERR',0
	.word	8507
	.byte	4,2,35,20,0,10
	.word	190351
	.byte	29
	.byte	'Ifx_SRC_DAM_DAM',0,6,160,9,3
	.word	190452
	.byte	15,48
	.word	190351
	.byte	16,1,0,10
	.word	190482
	.byte	11
	.byte	'_Ifx_SRC_DAM',0,6,175,9,25,48,14
	.byte	'DAM',0
	.word	190491
	.byte	48,2,35,0,0,10
	.word	190496
	.byte	29
	.byte	'Ifx_SRC_DAM',0,6,178,9,3
	.word	190529
	.byte	11
	.byte	'_Ifx_SRC_PSI5S_PSI5S',0,6,193,9,25,32,14
	.byte	'SR',0
	.word	190021
	.byte	32,2,35,0,0,10
	.word	190555
	.byte	29
	.byte	'Ifx_SRC_PSI5S_PSI5S',0,6,196,9,3
	.word	190595
	.byte	15,32
	.word	190555
	.byte	16,0,0,10
	.word	190629
	.byte	11
	.byte	'_Ifx_SRC_PSI5S',0,6,211,9,25,32,14
	.byte	'PSI5S',0
	.word	190638
	.byte	32,2,35,0,0,10
	.word	190643
	.byte	29
	.byte	'Ifx_SRC_PSI5S',0,6,214,9,3
	.word	190680
	.byte	11
	.byte	'_Ifx_SRC_RIF_RIF',0,6,229,9,25,8,14
	.byte	'ERR',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'INT',0
	.word	8507
	.byte	4,2,35,4,0,10
	.word	190708
	.byte	29
	.byte	'Ifx_SRC_RIF_RIF',0,6,233,9,3
	.word	190758
	.byte	15,16
	.word	190708
	.byte	16,1,0,10
	.word	190788
	.byte	11
	.byte	'_Ifx_SRC_RIF',0,6,248,9,25,16,14
	.byte	'RIF',0
	.word	190797
	.byte	16,2,35,0,0,10
	.word	190802
	.byte	29
	.byte	'Ifx_SRC_RIF',0,6,251,9,3
	.word	190835
	.byte	11
	.byte	'_Ifx_SRC_SPU_SPU',0,6,138,10,25,8,14
	.byte	'INT',0
	.word	8507
	.byte	4,2,35,0,14
	.byte	'ERR',0
	.word	8507
	.byte	4,2,35,4,0,10
	.word	190861
	.byte	29
	.byte	'Ifx_SRC_SPU_SPU',0,6,142,10,3
	.word	190911
	.byte	15,16
	.word	190861
	.byte	16,1,0,10
	.word	190941
	.byte	11
	.byte	'_Ifx_SRC_SPU',0,6,157,10,25,16,14
	.byte	'SPU',0
	.word	190950
	.byte	16,2,35,0,0,10
	.word	190955
	.byte	29
	.byte	'Ifx_SRC_SPU',0,6,160,10,3
	.word	190988
	.byte	11
	.byte	'_Ifx_SRC_GPSR_GPSR',0,6,175,10,25,32,14
	.byte	'SR',0
	.word	190021
	.byte	32,2,35,0,0,10
	.word	191014
	.byte	29
	.byte	'Ifx_SRC_GPSR_GPSR',0,6,178,10,3
	.word	191052
	.byte	15,192,1
	.word	191014
	.byte	16,5,0,10
	.word	191084
	.byte	11
	.byte	'_Ifx_SRC_GPSR',0,6,193,10,25,192,1,14
	.byte	'GPSR',0
	.word	191094
	.byte	192,1,2,35,0,0,10
	.word	191099
	.byte	29
	.byte	'Ifx_SRC_GPSR',0,6,196,10,3
	.word	191136
	.byte	29
	.byte	'IfxGtm_Psm_F2aStream',0,7,88,3
	.word	13737
	.byte	29
	.byte	'IfxGtm_Psm_F2aStreamState',0,7,98,3
	.word	13943
	.byte	17,7,103,9,1,18
	.byte	'IfxGtm_Psm_F2aTransferDirection_aruToFifo',0,0,18
	.byte	'IfxGtm_Psm_F2aTransferDirection_fifoToAru',0,1,0,29
	.byte	'IfxGtm_Psm_F2aTransferDirection',0,7,107,3
	.word	191226
	.byte	17,7,112,9,1,18
	.byte	'IfxGtm_Psm_F2aTransferMode_transferLowWord',0,0,18
	.byte	'IfxGtm_Psm_F2aTransferMode_transferHighWord',0,1,18
	.byte	'IfxGtm_Psm_F2aTransferMode_transferBothWords',0,2,0,29
	.byte	'IfxGtm_Psm_F2aTransferMode',0,7,117,3
	.word	191360
	.byte	29
	.byte	'IfxGtm_Psm_FifoChannel',0,7,131,1,3
	.word	11206
	.byte	17,7,136,1,9,1,18
	.byte	'IfxGtm_Psm_FifoChannelDmaHystDir_read',0,0,18
	.byte	'IfxGtm_Psm_FifoChannelDmaHystDir_write',0,1,0,29
	.byte	'IfxGtm_Psm_FifoChannelDmaHystDir',0,7,140,1,3
	.word	191571
	.byte	29
	.byte	'IfxGtm_Psm_FifoChannelInterrupt',0,7,150,1,3
	.word	13562
	.byte	17,7,155,1,9,1,18
	.byte	'IfxGtm_Psm_FifoChannelMode_normal',0,0,18
	.byte	'IfxGtm_Psm_FifoChannelMode_ringBuffer',0,1,0,29
	.byte	'IfxGtm_Psm_FifoChannelMode',0,7,159,1,3
	.word	191742
	.byte	29
	.byte	'IfxGtm_Psm_FifoChannelStatus',0,7,171,1,3
	.word	13366
	.byte	17,7,176,1,9,1,18
	.byte	'IfxGtm_Psm_InterruptMode_level',0,0,18
	.byte	'IfxGtm_Psm_InterruptMode_pulse',0,1,18
	.byte	'IfxGtm_Psm_InterruptMode_pulseNotify',0,2,18
	.byte	'IfxGtm_Psm_InterruptMode_singlePulse',0,3,0,29
	.byte	'IfxGtm_Psm_InterruptMode',0,7,182,1,3
	.word	191899
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L53:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,53,0,73,19,0,0,11,19
	.byte	1,3,8,58,15,59,15,57,15,11,15,0,0,12,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,13,23,1,58,15,59,15,57
	.byte	15,11,15,0,0,14,13,0,3,8,73,19,11,15,56,9,0,0,15,1,1,11,15,73,19,0,0,16,33,0,47,15,0,0,17,4,1,58,15,59
	.byte	15,57,15,11,15,0,0,18,40,0,3,8,28,13,0,0,19,11,1,0,0,20,38,0,73,19,0,0,21,46,1,3,8,54,15,39,12,63,12,60
	.byte	12,0,0,22,5,0,73,19,0,0,23,46,1,3,8,73,19,54,15,39,12,63,12,60,12,0,0,24,5,0,3,8,73,19,0,0,25,46,1,49
	.byte	19,0,0,26,5,0,49,19,0,0,27,29,1,49,19,0,0,28,11,0,49,19,0,0,29,22,0,3,8,58,15,59,15,57,15,73,19,0,0,30
	.byte	21,0,54,15,0,0,31,13,0,73,19,11,15,56,9,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L54:
	.word	.L293-.L292
.L292:
	.half	3
	.word	.L295-.L294
.L294:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Port\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Reg',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Src\\Std',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\_Impl',0,0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxPort.h',0,2,0,0
	.byte	'IfxPort_regdef.h',0,3,0,0
	.byte	'IfxSrc.h',0,4,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0
	.byte	'IfxGtm_regdef.h',0,3,0,0
	.byte	'IfxGtm_cfg.h',0,5,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'Ifx_TypesReg.h',0,3,0,0
	.byte	'IfxScu_cfg.h',0,5,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm.h',0,0,0,0
	.byte	'IfxSrc_cfg.h',0,5,0,0,0
.L295:
.L293:
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_info'
.L55:
	.word	384
	.half	3
	.word	.L56
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L58,.L57
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelEndAddress',0,1,53,6,1,1,1
	.word	.L14,.L150,.L13
	.byte	4
	.byte	'fifo',0,1,53,59
	.word	.L151,.L152
	.byte	4
	.byte	'channel',0,1,53,88
	.word	.L153,.L154
	.byte	4
	.byte	'address',0,1,53,104
	.word	.L155,.L156
	.byte	5
	.word	.L14,.L150
	.byte	6
	.word	.L157,.L14,.L158
	.byte	7
	.word	.L159,.L160
	.byte	7
	.word	.L161,.L162
	.byte	8
	.word	.L163,.L164
	.byte	0,6
	.word	.L165,.L158,.L166
	.byte	7
	.word	.L167,.L168
	.byte	7
	.word	.L169,.L170
	.byte	9
	.word	.L171,.L158,.L166
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_abbrev'
.L56:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,85,6,0,0,9,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_line'
.L57:
	.word	.L297-.L296
.L296:
	.half	3
	.word	.L299-.L298
.L298:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L299:
	.byte	4,2,5,47,7,0,5,2
	.word	.L14
	.byte	3,143,4,1,5,40,9
	.half	.L158-.L14
	.byte	3,34,1,4,1,5,9,9
	.half	.L166-.L158
	.byte	3,136,124,1,5,20,7,9
	.half	.L300-.L166
	.byte	3,1,1,5,18,9
	.half	.L301-.L300
	.byte	1,5,27,7,9
	.half	.L302-.L301
	.byte	3,2,1,5,33,9
	.half	.L303-.L302
	.byte	1,5,1,9
	.half	.L2-.L303
	.byte	3,6,1,7,9
	.half	.L59-.L2
	.byte	0,1,1
.L297:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_ranges'
.L58:
	.word	-1,.L14,0,.L59-.L14,0,0
.L164:
	.word	-1,.L14,0,.L158-.L14,-1,.L16,0,.L134-.L16,-1,.L18,0,.L144-.L18,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_info'
.L60:
	.word	345
	.half	3
	.word	.L61
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L63,.L62
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelStartAddress',0,1,70,6,1,1,1
	.word	.L20,.L172,.L19
	.byte	4
	.byte	'fifo',0,1,70,61
	.word	.L151,.L173
	.byte	4
	.byte	'channel',0,1,70,90
	.word	.L153,.L174
	.byte	4
	.byte	'address',0,1,70,106
	.word	.L155,.L175
	.byte	5
	.word	.L20,.L172
	.byte	6
	.word	.L157,.L20,.L176
	.byte	7
	.word	.L159,.L177
	.byte	7
	.word	.L161,.L178
	.byte	8
	.word	.L163,.L20,.L176
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_abbrev'
.L61:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_line'
.L62:
	.word	.L305-.L304
.L304:
	.half	3
	.word	.L307-.L306
.L306:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L307:
	.byte	4,2,5,47,7,0,5,2
	.word	.L20
	.byte	3,143,4,1,4,1,5,43,9
	.half	.L176-.L20
	.byte	3,186,124,1,5,5,9
	.half	.L308-.L176
	.byte	1,5,29,7,9
	.half	.L309-.L308
	.byte	3,2,1,5,35,9
	.half	.L310-.L309
	.byte	1,5,1,9
	.half	.L4-.L310
	.byte	3,6,1,7,9
	.half	.L64-.L4
	.byte	0,1,1
.L305:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_ranges'
.L63:
	.word	-1,.L20,0,.L64-.L20,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_info'
.L65:
	.word	379
	.half	3
	.word	.L66
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L68,.L67
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelSize',0,1,85,6,1,1,1
	.word	.L22,.L179,.L21
	.byte	4
	.byte	'fifo',0,1,85,53
	.word	.L151,.L180
	.byte	4
	.byte	'channel',0,1,85,82
	.word	.L153,.L181
	.byte	4
	.byte	'size',0,1,85,98
	.word	.L155,.L182
	.byte	5
	.word	.L22,.L179
	.byte	6
	.word	.L157,.L22,.L183
	.byte	7
	.word	.L159,.L184
	.byte	7
	.word	.L161,.L185
	.byte	8
	.word	.L163,.L22,.L183
	.byte	0,6
	.word	.L165,.L183,.L186
	.byte	7
	.word	.L167,.L187
	.byte	7
	.word	.L169,.L188
	.byte	8
	.word	.L171,.L183,.L186
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_abbrev'
.L66:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_line'
.L67:
	.word	.L312-.L311
.L311:
	.half	3
	.word	.L314-.L313
.L313:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L314:
	.byte	4,2,5,47,7,0,5,2
	.word	.L22
	.byte	3,143,4,1,5,40,9
	.half	.L183-.L22
	.byte	3,34,1,4,1,5,58,9
	.half	.L186-.L183
	.byte	3,168,124,1,5,5,9
	.half	.L315-.L186
	.byte	1,5,58,7,9
	.half	.L316-.L315
	.byte	3,2,1,5,27,1,5,65,9
	.half	.L317-.L316
	.byte	1,5,33,9
	.half	.L318-.L317
	.byte	1,5,1,9
	.half	.L5-.L318
	.byte	3,6,1,7,9
	.half	.L69-.L5
	.byte	0,1,1
.L312:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_ranges'
.L68:
	.word	-1,.L22,0,.L69-.L22,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_info'
.L70:
	.word	343
	.half	3
	.word	.L71
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L73,.L72
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelUpperWatermark',0,1,101,6,1,1,1
	.word	.L24,.L189,.L23
	.byte	4
	.byte	'fifo',0,1,101,63
	.word	.L151,.L190
	.byte	4
	.byte	'channel',0,1,101,92
	.word	.L153,.L191
	.byte	4
	.byte	'upperWm',0,1,101,108
	.word	.L155,.L192
	.byte	5
	.word	.L24,.L189
	.byte	6
	.word	.L157,.L24,.L193
	.byte	7
	.word	.L159,.L194
	.byte	7
	.word	.L161,.L195
	.byte	8
	.word	.L163,.L196
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_abbrev'
.L71:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_line'
.L72:
	.word	.L320-.L319
.L319:
	.half	3
	.word	.L322-.L321
.L321:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L322:
	.byte	4,2,5,47,7,0,5,2
	.word	.L24
	.byte	3,143,4,1,4,1,5,5,9
	.half	.L193-.L24
	.byte	3,218,124,1,5,27,7,9
	.half	.L282-.L193
	.byte	3,2,1,5,33,9
	.half	.L323-.L282
	.byte	1,5,1,9
	.half	.L6-.L323
	.byte	3,6,1,7,9
	.half	.L74-.L6
	.byte	0,1,1
.L320:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_ranges'
.L73:
	.word	-1,.L24,0,.L74-.L24,0,0
.L196:
	.word	-1,.L24,0,.L193-.L24,-1,.L26,0,.L119-.L26,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_info'
.L75:
	.word	347
	.half	3
	.word	.L76
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L78,.L77
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelLowerWatermark',0,1,117,6,1,1,1
	.word	.L28,.L197,.L27
	.byte	4
	.byte	'fifo',0,1,117,63
	.word	.L151,.L198
	.byte	4
	.byte	'channel',0,1,117,92
	.word	.L153,.L199
	.byte	4
	.byte	'lowerWm',0,1,117,108
	.word	.L155,.L200
	.byte	5
	.word	.L28,.L197
	.byte	6
	.word	.L157,.L28,.L201
	.byte	7
	.word	.L159,.L202
	.byte	7
	.word	.L161,.L203
	.byte	8
	.word	.L163,.L28,.L201
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_abbrev'
.L76:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_line'
.L77:
	.word	.L325-.L324
.L324:
	.half	3
	.word	.L327-.L326
.L326:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L327:
	.byte	4,2,5,47,7,0,5,2
	.word	.L28
	.byte	3,143,4,1,4,1,5,5,9
	.half	.L201-.L28
	.byte	3,234,124,1,5,27,7,9
	.half	.L328-.L201
	.byte	3,2,1,5,33,9
	.half	.L329-.L328
	.byte	1,5,1,9
	.half	.L7-.L329
	.byte	3,6,1,7,9
	.half	.L79-.L7
	.byte	0,1,1
.L325:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_ranges'
.L78:
	.word	-1,.L28,0,.L79-.L28,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_info'
.L80:
	.word	389
	.half	3
	.word	.L81
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L83,.L82
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_getChannelStatus',0,1,133,1,30
	.word	.L204
	.byte	1,1,1
	.word	.L30,.L205,.L29
	.byte	4
	.byte	'fifo',0,1,133,1,79
	.word	.L151,.L206
	.byte	4
	.byte	'channel',0,1,133,1,108
	.word	.L153,.L207
	.byte	5
	.word	.L30,.L205
	.byte	6
	.byte	'status',0,1,136,1,34
	.word	.L204,.L208
	.byte	6
	.byte	'status_reg',0,1,137,1,34
	.word	.L155,.L209
	.byte	6
	.byte	'index',0,1,138,1,34
	.word	.L210,.L211
	.byte	7
	.word	.L157,.L30,.L212
	.byte	8
	.word	.L159,.L213
	.byte	8
	.word	.L161,.L214
	.byte	9
	.word	.L163,.L30,.L212
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_abbrev'
.L81:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17
	.byte	1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_line'
.L82:
	.word	.L331-.L330
.L330:
	.half	3
	.word	.L333-.L332
.L332:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L333:
	.byte	4,2,5,47,7,0,5,2
	.word	.L30
	.byte	3,143,4,1,4,1,5,45,9
	.half	.L212-.L30
	.byte	3,248,124,1,5,69,3,1,1,5,45,9
	.half	.L283-.L212
	.byte	3,1,1,5,62,3,2,1,5,36,9
	.half	.L8-.L283
	.byte	3,2,1,5,9,9
	.half	.L334-.L8
	.byte	1,5,20,7,9
	.half	.L335-.L334
	.byte	3,2,1,5,1,3,8,1,5,14,7,9
	.half	.L9-.L335
	.byte	3,124,1,5,62,3,120,1,5,1,7,9
	.half	.L336-.L9
	.byte	3,12,1,7,9
	.half	.L84-.L336
	.byte	0,1,1
.L331:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_ranges'
.L83:
	.word	-1,.L30,0,.L84-.L30,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_info'
.L85:
	.word	368
	.half	3
	.word	.L86
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L88,.L87
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_enableChannelInterrupt',0,1,155,1,6,1,1,1
	.word	.L32,.L215,.L31
	.byte	4
	.byte	'fifo',0,1,155,1,61
	.word	.L151,.L216
	.byte	4
	.byte	'channel',0,1,155,1,90
	.word	.L153,.L217
	.byte	4
	.byte	'interrupt',0,1,155,1,131,1
	.word	.L218,.L219
	.byte	5
	.word	.L32,.L215
	.byte	6
	.byte	'irq_en',0,1,158,1,26
	.word	.L220,.L221
	.byte	7
	.word	.L157,.L32,.L222
	.byte	8
	.word	.L159,.L223
	.byte	8
	.word	.L161,.L224
	.byte	9
	.word	.L163,.L225
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_abbrev'
.L86:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,85,6,0,0
	.byte	0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_line'
.L87:
	.word	.L338-.L337
.L337:
	.half	3
	.word	.L340-.L339
.L339:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L340:
	.byte	4,2,5,47,7,0,5,2
	.word	.L32
	.byte	3,143,4,1,4,1,5,13,9
	.half	.L222-.L32
	.byte	3,144,125,1,5,1,9
	.half	.L285-.L222
	.byte	3,1,1,7,9
	.half	.L89-.L285
	.byte	0,1,1
.L338:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_ranges'
.L88:
	.word	-1,.L32,0,.L89-.L32,0,0
.L225:
	.word	-1,.L32,0,.L222-.L32,-1,.L34,0,.L129-.L34,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_info'
.L90:
	.word	373
	.half	3
	.word	.L91
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L93,.L92
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_disableChannelInterrupt',0,1,164,1,6,1,1,1
	.word	.L36,.L226,.L35
	.byte	4
	.byte	'fifo',0,1,164,1,62
	.word	.L151,.L227
	.byte	4
	.byte	'channel',0,1,164,1,91
	.word	.L153,.L228
	.byte	4
	.byte	'interrupt',0,1,164,1,132,1
	.word	.L218,.L229
	.byte	5
	.word	.L36,.L226
	.byte	6
	.byte	'irq_en',0,1,167,1,26
	.word	.L220,.L230
	.byte	7
	.word	.L157,.L36,.L231
	.byte	8
	.word	.L159,.L232
	.byte	8
	.word	.L161,.L233
	.byte	9
	.word	.L163,.L36,.L231
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_abbrev'
.L91:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_line'
.L92:
	.word	.L342-.L341
.L341:
	.half	3
	.word	.L344-.L343
.L343:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L344:
	.byte	4,2,5,47,7,0,5,2
	.word	.L36
	.byte	3,143,4,1,4,1,5,13,9
	.half	.L231-.L36
	.byte	3,153,125,1,5,1,9
	.half	.L345-.L231
	.byte	3,1,1,7,9
	.half	.L94-.L345
	.byte	0,1,1
.L342:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_ranges'
.L93:
	.word	-1,.L36,0,.L94-.L36,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_info'
.L95:
	.word	372
	.half	3
	.word	.L96
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L98,.L97
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_Fifo_setChannelInterrupt',0,1,173,1,6,1,1,1
	.word	.L38,.L234,.L37
	.byte	4
	.byte	'fifo',0,1,173,1,58
	.word	.L151,.L235
	.byte	4
	.byte	'channel',0,1,173,1,87
	.word	.L153,.L236
	.byte	4
	.byte	'interrupt',0,1,173,1,128,1
	.word	.L218,.L237
	.byte	5
	.word	.L38,.L234
	.byte	6
	.byte	'irq_force',0,1,176,1,26
	.word	.L220,.L238
	.byte	7
	.word	.L157,.L38,.L239
	.byte	8
	.word	.L159,.L240
	.byte	8
	.word	.L161,.L241
	.byte	9
	.word	.L163,.L38,.L239
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_abbrev'
.L96:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17,1,18
	.byte	1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_line'
.L97:
	.word	.L347-.L346
.L346:
	.half	3
	.word	.L349-.L348
.L348:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L349:
	.byte	4,2,5,47,7,0,5,2
	.word	.L38
	.byte	3,143,4,1,4,1,5,20,9
	.half	.L239-.L38
	.byte	3,162,125,1,5,6,1,5,30,9
	.half	.L350-.L239
	.byte	1,5,16,9
	.half	.L351-.L350
	.byte	1,5,1,9
	.half	.L352-.L351
	.byte	3,1,1,7,9
	.half	.L99-.L352
	.byte	0,1,1
.L347:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_ranges'
.L98:
	.word	-1,.L38,0,.L99-.L38,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_info'
.L100:
	.word	355
	.half	3
	.word	.L101
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L103,.L102
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_F2a_enableStream',0,1,182,1,6,1,1,1
	.word	.L40,.L242,.L39
	.byte	4
	.byte	'f2a',0,1,182,1,49
	.word	.L243,.L244
	.byte	4
	.byte	'f2aStream',0,1,182,1,75
	.word	.L245,.L246
	.byte	5
	.word	.L40,.L242
	.byte	6
	.word	.L247,.L40,.L248
	.byte	7
	.word	.L249,.L250
	.byte	8
	.word	.L251,.L252
	.byte	0,6
	.word	.L253,.L248,.L254
	.byte	7
	.word	.L255,.L256
	.byte	7
	.word	.L257,.L258
	.byte	7
	.word	.L259,.L260
	.byte	8
	.word	.L261,.L262
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_abbrev'
.L101:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_line'
.L102:
	.word	.L354-.L353
.L353:
	.half	3
	.word	.L356-.L355
.L355:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L356:
	.byte	4,2,5,43,7,0,5,2
	.word	.L40
	.byte	3,143,5,1,4,1,5,35,9
	.half	.L248-.L40
	.byte	3,170,124,1,5,89,1,5,1,9
	.half	.L254-.L248
	.byte	3,4,1,7,9
	.half	.L104-.L254
	.byte	0,1,1
.L354:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_ranges'
.L103:
	.word	-1,.L40,0,.L104-.L40,0,0
.L252:
	.word	-1,.L40,0,.L248-.L40,-1,.L44,0,.L124-.L44,-1,.L46,0,.L149-.L46,0,0
.L262:
	.word	-1,.L40,.L248-.L40,.L254-.L40,-1,.L42,0,.L139-.L42,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_info'
.L105:
	.word	364
	.half	3
	.word	.L106
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L108,.L107
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_F2a_disableStream',0,1,193,1,6,1,1,1
	.word	.L48,.L263,.L47
	.byte	4
	.byte	'f2a',0,1,193,1,50
	.word	.L243,.L264
	.byte	4
	.byte	'f2aStream',0,1,193,1,76
	.word	.L245,.L265
	.byte	5
	.word	.L48,.L263
	.byte	6
	.word	.L247,.L48,.L266
	.byte	7
	.word	.L249,.L267
	.byte	8
	.word	.L251,.L48,.L266
	.byte	0,6
	.word	.L253,.L266,.L268
	.byte	7
	.word	.L255,.L269
	.byte	7
	.word	.L257,.L270
	.byte	7
	.word	.L259,.L271
	.byte	8
	.word	.L261,.L266,.L268
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_abbrev'
.L106:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,0,49,16,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_line'
.L107:
	.word	.L358-.L357
.L357:
	.half	3
	.word	.L360-.L359
.L359:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L360:
	.byte	4,2,5,43,7,0,5,2
	.word	.L48
	.byte	3,143,5,1,4,1,5,35,9
	.half	.L266-.L48
	.byte	3,181,124,1,5,90,1,5,1,9
	.half	.L268-.L266
	.byte	3,4,1,7,9
	.half	.L109-.L268
	.byte	0,1,1
.L358:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_ranges'
.L108:
	.word	-1,.L48,0,.L109-.L48,0,0
	.sdecl	'.debug_info',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_info'
.L110:
	.word	339
	.half	3
	.word	.L111
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L113,.L112
	.byte	2
	.word	.L51
	.byte	3
	.byte	'IfxGtm_Psm_F2a_getStreamState',0,1,204,1,27
	.word	.L272
	.byte	1,1,1
	.word	.L50,.L273,.L49
	.byte	4
	.byte	'f2a',0,1,204,1,72
	.word	.L243,.L274
	.byte	4
	.byte	'f2aStream',0,1,204,1,98
	.word	.L245,.L275
	.byte	5
	.word	.L50,.L273
	.byte	6
	.byte	'f2a_enable',0,1,207,1,22
	.word	.L155,.L276
	.byte	7
	.word	.L247,.L50,.L277
	.byte	8
	.word	.L249,.L278
	.byte	9
	.word	.L251,.L50,.L277
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_abbrev'
.L111:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,0,49,16,17
	.byte	1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_line'
.L112:
	.word	.L362-.L361
.L361:
	.half	3
	.word	.L364-.L363
.L363:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L364:
	.byte	4,2,5,43,7,0,5,2
	.word	.L50
	.byte	3,143,5,1,4,1,5,34,9
	.half	.L277-.L50
	.byte	3,193,124,1,5,49,3,126,1,5,20,9
	.half	.L289-.L277
	.byte	3,2,1,5,30,9
	.half	.L365-.L289
	.byte	1,5,16,9
	.half	.L290-.L365
	.byte	1,5,51,9
	.half	.L366-.L290
	.byte	3,2,1,5,12,9
	.half	.L291-.L366
	.byte	1,5,1,3,1,1,7,9
	.half	.L114-.L291
	.byte	0,1,1
.L362:
	.sdecl	'.debug_ranges',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_ranges'
.L113:
	.word	-1,.L50,0,.L114-.L50,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_2')
	.sect	'.debug_info'
.L115:
	.word	202
	.half	3
	.word	.L116
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L118,.L117
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_2',0,1,101,6,1
	.word	.L26,.L119,.L25
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_2')
	.sect	'.debug_abbrev'
.L116:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_2')
	.sect	'.debug_line'
.L117:
	.word	.L368-.L367
.L367:
	.half	3
	.word	.L370-.L369
.L369:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L370:
	.byte	4,2,5,47,7,0,5,2
	.word	.L26
	.byte	3,143,4,1,5,48,9
	.half	.L281-.L26
	.byte	3,48,1,5,84,9
	.half	.L371-.L281
	.byte	1,5,22,9
	.half	.L372-.L371
	.byte	1,9
	.half	.L119-.L372
	.byte	0,1,1,4,2,5,47,0,5,2
	.word	.L26
	.byte	3,143,4,1,5,48,9
	.half	.L281-.L26
	.byte	3,48,1,5,84,9
	.half	.L371-.L281
	.byte	1,5,22,9
	.half	.L372-.L371
	.byte	1,9
	.half	.L119-.L372
	.byte	0,1,1
.L368:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_2')
	.sect	'.debug_ranges'
.L118:
	.word	-1,.L26,0,.L119-.L26,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_3')
	.sect	'.debug_info'
.L120:
	.word	203
	.half	3
	.word	.L121
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L123,.L122
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_3',0,1,182,1,6,1
	.word	.L44,.L124,.L43
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_3')
	.sect	'.debug_abbrev'
.L121:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_3')
	.sect	'.debug_line'
.L122:
	.word	.L374-.L373
.L373:
	.half	3
	.word	.L376-.L375
.L375:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0,0
.L376:
	.byte	4,2,5,43,7,0,5,2
	.word	.L44
	.byte	3,143,5,1,4,1,5,35,9
	.half	.L286-.L44
	.byte	3,171,124,1,5,49,9
	.half	.L377-.L286
	.byte	1,5,45,9
	.half	.L378-.L377
	.byte	1,4,3,5,36,3,179,127,1,5,66,9
	.half	.L379-.L378
	.byte	1,5,64,9
	.half	.L380-.L379
	.byte	1,9
	.half	.L124-.L380
	.byte	0,1,1,4,2,5,43,0,5,2
	.word	.L44
	.byte	3,143,5,1,4,1,5,35,9
	.half	.L286-.L44
	.byte	3,182,124,1,5,49,9
	.half	.L377-.L286
	.byte	1,5,45,9
	.half	.L378-.L377
	.byte	1,4,3,5,36,3,168,127,1,5,66,9
	.half	.L379-.L378
	.byte	1,5,64,9
	.half	.L380-.L379
	.byte	1,9
	.half	.L124-.L380
	.byte	0,1,1
.L374:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_3')
	.sect	'.debug_ranges'
.L123:
	.word	-1,.L44,0,.L124-.L44,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_4')
	.sect	'.debug_info'
.L125:
	.word	203
	.half	3
	.word	.L126
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L128,.L127
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_4',0,1,155,1,6,1
	.word	.L34,.L129,.L33
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_4')
	.sect	'.debug_abbrev'
.L126:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_4')
	.sect	'.debug_line'
.L127:
	.word	.L382-.L381
.L381:
	.half	3
	.word	.L384-.L383
.L383:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L384:
	.byte	4,2,5,47,7,0,5,2
	.word	.L34
	.byte	3,143,4,1,4,1,5,17,9
	.half	.L284-.L34
	.byte	3,144,125,1,5,6,1,5,27,9
	.half	.L385-.L284
	.byte	1,9
	.half	.L129-.L385
	.byte	0,1,1,4,2,5,47,0,5,2
	.word	.L34
	.byte	3,143,4,1,4,1,5,17,9
	.half	.L284-.L34
	.byte	3,153,125,1,5,6,1,5,27,9
	.half	.L385-.L284
	.byte	1,3,119,1,7,9
	.half	.L129-.L385
	.byte	0,1,1
.L382:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_4')
	.sect	'.debug_ranges'
.L128:
	.word	-1,.L34,0,.L129-.L34,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_5')
	.sect	'.debug_info'
.L130:
	.word	202
	.half	3
	.word	.L131
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L133,.L132
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_5',0,1,53,6,1
	.word	.L16,.L134,.L15
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_5')
	.sect	'.debug_abbrev'
.L131:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_5')
	.sect	'.debug_line'
.L132:
	.word	.L387-.L386
.L386:
	.half	3
	.word	.L389-.L388
.L388:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L389:
	.byte	4,2,5,47,7,0,5,2
	.word	.L16
	.byte	3,143,4,1,5,40,9
	.half	.L280-.L16
	.byte	3,34,1,9
	.half	.L134-.L280
	.byte	0,1,1,4,2,5,47,0,5,2
	.word	.L16
	.byte	3,143,4,1,5,40,9
	.half	.L280-.L16
	.byte	3,34,1,9
	.half	.L134-.L280
	.byte	0,1,1
.L387:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_5')
	.sect	'.debug_ranges'
.L133:
	.word	-1,.L16,0,.L134-.L16,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_6')
	.sect	'.debug_info'
.L135:
	.word	203
	.half	3
	.word	.L136
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L138,.L137
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_6',0,1,182,1,6,1
	.word	.L42,.L139,.L41
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_6')
	.sect	'.debug_abbrev'
.L136:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_6')
	.sect	'.debug_line'
.L137:
	.word	.L391-.L390
.L390:
	.half	3
	.word	.L393-.L392
.L392:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\0_Src\\4_McHal\\Tricore\\Cpu\\Std',0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0,0
.L393:
	.byte	5,89,7,0,5,2
	.word	.L42
	.byte	3,185,1,1,5,77,9
	.half	.L287-.L42
	.byte	1,4,2,5,83,9
	.half	.L394-.L287
	.byte	3,180,127,1,5,75,9
	.half	.L395-.L394
	.byte	1,5,33,1,9
	.half	.L139-.L395
	.byte	0,1,1,5,90,0,5,2
	.word	.L42
	.byte	3,196,1,1,5,78,9
	.half	.L287-.L42
	.byte	1,4,2,5,83,9
	.half	.L394-.L287
	.byte	3,169,127,1,5,75,9
	.half	.L395-.L394
	.byte	1,5,33,1,9
	.half	.L139-.L395
	.byte	0,1,1
.L391:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_6')
	.sect	'.debug_ranges'
.L138:
	.word	-1,.L42,0,.L139-.L42,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_7')
	.sect	'.debug_info'
.L140:
	.word	202
	.half	3
	.word	.L141
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L143,.L142
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_7',0,1,53,6,1
	.word	.L18,.L144,.L17
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_7')
	.sect	'.debug_abbrev'
.L141:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_7')
	.sect	'.debug_line'
.L142:
	.word	.L397-.L396
.L396:
	.half	3
	.word	.L399-.L398
.L398:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L399:
	.byte	4,2,5,52,7,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,9
	.half	.L144-.L402
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,9
	.half	.L144-.L402
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,5,5,9
	.half	.L403-.L402
	.byte	1,5,65,9
	.half	.L404-.L403
	.byte	1,7,9
	.half	.L144-.L404
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,9
	.half	.L144-.L402
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,9
	.half	.L144-.L402
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,5,5,9
	.half	.L403-.L402
	.byte	1,5,65,9
	.half	.L404-.L403
	.byte	1,7,9
	.half	.L144-.L404
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,5,5,9
	.half	.L403-.L402
	.byte	1,5,65,9
	.half	.L404-.L403
	.byte	1,7,9
	.half	.L144-.L404
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,5,5,9
	.half	.L403-.L402
	.byte	1,5,65,9
	.half	.L404-.L403
	.byte	1,7,9
	.half	.L144-.L404
	.byte	0,1,1,4,2,5,52,0,5,2
	.word	.L18
	.byte	3,143,4,1,5,47,1,5,66,9
	.half	.L400-.L18
	.byte	1,5,51,9
	.half	.L279-.L400
	.byte	1,5,57,9
	.half	.L401-.L279
	.byte	1,5,65,9
	.half	.L402-.L401
	.byte	1,5,5,9
	.half	.L403-.L402
	.byte	1,5,65,9
	.half	.L404-.L403
	.byte	1,7,9
	.half	.L144-.L404
	.byte	0,1,1
.L397:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_7')
	.sect	'.debug_ranges'
.L143:
	.word	-1,.L18,0,.L144-.L18,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_8')
	.sect	'.debug_info'
.L145:
	.word	203
	.half	3
	.word	.L146
	.byte	4,1
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'D:\\WorkSpace\\Tasking\\Tasking_TC397_MultiCore_RTThread\\Debug\\',0,12,1
	.word	.L148,.L147
	.byte	2
	.word	.L51
	.byte	3
	.byte	'.cocofun_8',0,1,182,1,6,1
	.word	.L46,.L149,.L45
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_8')
	.sect	'.debug_abbrev'
.L146:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_8')
	.sect	'.debug_line'
.L147:
	.word	.L406-.L405
.L405:
	.half	3
	.word	.L408-.L407
.L407:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.c',0,0,0,0
	.byte	'..\\0_Src\\4_McHal\\Tricore\\Gtm\\Std\\IfxGtm_Psm.h',0,0,0,0,0
.L408:
	.byte	4,2,5,43,7,0,5,2
	.word	.L46
	.byte	3,143,5,1,5,48,9
	.half	.L409-.L46
	.byte	1,5,47,9
	.half	.L410-.L409
	.byte	1,5,5,9
	.half	.L411-.L410
	.byte	1,9
	.half	.L149-.L411
	.byte	0,1,1,4,2,5,43,0,5,2
	.word	.L46
	.byte	3,143,5,1,5,48,9
	.half	.L409-.L46
	.byte	1,5,47,9
	.half	.L410-.L409
	.byte	1,5,5,9
	.half	.L411-.L410
	.byte	1,9
	.half	.L149-.L411
	.byte	0,1,1,4,2,5,43,0,5,2
	.word	.L46
	.byte	3,143,5,1,5,48,9
	.half	.L409-.L46
	.byte	1,5,47,9
	.half	.L410-.L409
	.byte	1,5,5,9
	.half	.L411-.L410
	.byte	1,9
	.half	.L149-.L411
	.byte	0,1,1
.L406:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_8')
	.sect	'.debug_ranges'
.L148:
	.word	-1,.L46,0,.L149-.L46,0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_2')
	.sect	'.debug_loc'
.L25:
	.word	-1,.L26,0,.L119-.L26
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_3')
	.sect	'.debug_loc'
.L43:
	.word	-1,.L44,0,.L124-.L44
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_4')
	.sect	'.debug_loc'
.L33:
	.word	-1,.L34,0,.L129-.L34
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_5')
	.sect	'.debug_loc'
.L15:
	.word	-1,.L16,0,.L134-.L16
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_6')
	.sect	'.debug_loc'
.L41:
	.word	-1,.L42,0,.L139-.L42
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_7')
	.sect	'.debug_loc'
.L17:
	.word	-1,.L18,0,.L144-.L18
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_8')
	.sect	'.debug_loc'
.L45:
	.word	-1,.L46,0,.L149-.L46
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_loc'
.L47:
	.word	-1,.L48,0,.L263-.L48
	.half	2
	.byte	138,0
	.word	0,0
.L269:
	.word	0,0
.L264:
	.word	-1,.L48,.L46-.L48,.L149-.L48
	.half	1
	.byte	84
	.word	.L286-.L48,.L124-.L48
	.half	1
	.byte	84
	.word	.L287-.L48,.L139-.L48
	.half	1
	.byte	84
	.word	.L266-.L48,.L263-.L48
	.half	1
	.byte	84
	.word	0,0
.L267:
	.word	0,0
.L265:
	.word	-1,.L48,.L46-.L48,.L149-.L48
	.half	1
	.byte	85
	.word	.L286-.L48,.L124-.L48
	.half	1
	.byte	85
	.word	.L266-.L48,.L268-.L48
	.half	1
	.byte	85
	.word	0,0
.L270:
	.word	0,0
.L271:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_loc'
.L39:
	.word	-1,.L40,0,.L242-.L40
	.half	2
	.byte	138,0
	.word	0,0
.L256:
	.word	0,0
.L244:
	.word	-1,.L40,.L46-.L40,.L149-.L40
	.half	1
	.byte	84
	.word	.L286-.L40,.L124-.L40
	.half	1
	.byte	84
	.word	.L287-.L40,.L288-.L40
	.half	1
	.byte	84
	.word	.L254-.L40,.L242-.L40
	.half	1
	.byte	84
	.word	0,0
.L250:
	.word	0,0
.L246:
	.word	-1,.L40,.L46-.L40,.L149-.L40
	.half	1
	.byte	85
	.word	.L286-.L40,.L124-.L40
	.half	1
	.byte	85
	.word	0,0
.L258:
	.word	0,0
.L260:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_loc'
.L49:
	.word	-1,.L50,0,.L273-.L50
	.half	2
	.byte	138,0
	.word	0,0
.L274:
	.word	-1,.L50,.L46-.L50,.L149-.L50
	.half	1
	.byte	84
	.word	.L277-.L50,.L273-.L50
	.half	1
	.byte	84
	.word	0,0
.L278:
	.word	0,0
.L275:
	.word	-1,.L50,.L46-.L50,.L149-.L50
	.half	1
	.byte	85
	.word	.L277-.L50,.L289-.L50
	.half	1
	.byte	85
	.word	0,0
.L276:
	.word	-1,.L50,.L290-.L50,.L291-.L50
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_loc'
.L35:
	.word	-1,.L36,0,.L226-.L36
	.half	2
	.byte	138,0
	.word	0,0
.L228:
	.word	-1,.L36,.L18-.L36,.L279-.L36
	.half	1
	.byte	85
	.word	0,0
.L233:
	.word	0,0
.L227:
	.word	-1,.L36,.L18-.L36,.L144-.L36
	.half	1
	.byte	84
	.word	.L284-.L36,.L129-.L36
	.half	1
	.byte	84
	.word	.L231-.L36,.L226-.L36
	.half	1
	.byte	84
	.word	0,0
.L232:
	.word	0,0
.L229:
	.word	-1,.L36,.L18-.L36,.L144-.L36
	.half	1
	.byte	86
	.word	.L284-.L36,.L129-.L36
	.half	1
	.byte	86
	.word	.L231-.L36,.L226-.L36
	.half	1
	.byte	86
	.word	0,0
.L230:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_loc'
.L31:
	.word	-1,.L32,0,.L215-.L32
	.half	2
	.byte	138,0
	.word	0,0
.L217:
	.word	-1,.L32,.L18-.L32,.L279-.L32
	.half	1
	.byte	85
	.word	0,0
.L224:
	.word	0,0
.L216:
	.word	-1,.L32,.L18-.L32,.L144-.L32
	.half	1
	.byte	84
	.word	.L284-.L32,.L129-.L32
	.half	1
	.byte	84
	.word	.L285-.L32,.L215-.L32
	.half	1
	.byte	84
	.word	0,0
.L223:
	.word	0,0
.L219:
	.word	-1,.L32,.L18-.L32,.L144-.L32
	.half	1
	.byte	86
	.word	.L284-.L32,.L129-.L32
	.half	1
	.byte	86
	.word	.L285-.L32,.L215-.L32
	.half	1
	.byte	86
	.word	0,0
.L221:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_loc'
.L29:
	.word	-1,.L30,0,.L205-.L30
	.half	2
	.byte	138,0
	.word	0,0
.L207:
	.word	-1,.L30,.L18-.L30,.L279-.L30
	.half	1
	.byte	85
	.word	0,0
.L214:
	.word	0,0
.L206:
	.word	-1,.L30,.L18-.L30,.L144-.L30
	.half	1
	.byte	84
	.word	.L212-.L30,.L205-.L30
	.half	1
	.byte	84
	.word	0,0
.L213:
	.word	0,0
.L211:
	.word	-1,.L30,.L8-.L30,.L205-.L30
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L208:
	.word	-1,.L30,.L283-.L30,.L205-.L30
	.half	1
	.byte	82
	.word	0,0
.L209:
	.word	-1,.L30,.L283-.L30,.L205-.L30
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_loc'
.L13:
	.word	-1,.L14,0,.L150-.L14
	.half	2
	.byte	138,0
	.word	0,0
.L156:
	.word	-1,.L14,.L18-.L14,.L144-.L14
	.half	1
	.byte	86
	.word	.L280-.L14,.L134-.L14
	.half	1
	.byte	86
	.word	.L158-.L14,.L150-.L14
	.half	1
	.byte	86
	.word	0,0
.L154:
	.word	-1,.L14,.L18-.L14,.L279-.L14
	.half	1
	.byte	85
	.word	0,0
.L162:
	.word	0,0
.L170:
	.word	0,0
.L152:
	.word	-1,.L14,.L18-.L14,.L144-.L14
	.half	1
	.byte	84
	.word	.L280-.L14,.L134-.L14
	.half	1
	.byte	84
	.word	.L158-.L14,.L150-.L14
	.half	1
	.byte	84
	.word	0,0
.L160:
	.word	0,0
.L168:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_loc'
.L37:
	.word	-1,.L38,0,.L234-.L38
	.half	2
	.byte	138,0
	.word	0,0
.L236:
	.word	-1,.L38,.L18-.L38,.L279-.L38
	.half	1
	.byte	85
	.word	0,0
.L241:
	.word	0,0
.L235:
	.word	-1,.L38,.L18-.L38,.L144-.L38
	.half	1
	.byte	84
	.word	.L239-.L38,.L234-.L38
	.half	1
	.byte	84
	.word	0,0
.L240:
	.word	0,0
.L237:
	.word	-1,.L38,.L18-.L38,.L144-.L38
	.half	1
	.byte	86
	.word	.L239-.L38,.L234-.L38
	.half	1
	.byte	86
	.word	0,0
.L238:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_loc'
.L27:
	.word	-1,.L28,0,.L197-.L28
	.half	2
	.byte	138,0
	.word	0,0
.L199:
	.word	-1,.L28,.L18-.L28,.L279-.L28
	.half	1
	.byte	85
	.word	0,0
.L203:
	.word	0,0
.L198:
	.word	-1,.L28,.L18-.L28,.L144-.L28
	.half	1
	.byte	84
	.word	.L281-.L28,.L119-.L28
	.half	1
	.byte	84
	.word	.L201-.L28,.L197-.L28
	.half	1
	.byte	84
	.word	0,0
.L202:
	.word	0,0
.L200:
	.word	-1,.L28,.L18-.L28,.L144-.L28
	.half	1
	.byte	86
	.word	.L281-.L28,.L119-.L28
	.half	1
	.byte	86
	.word	.L201-.L28,.L197-.L28
	.half	1
	.byte	86
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_loc'
.L21:
	.word	-1,.L22,0,.L179-.L22
	.half	2
	.byte	138,0
	.word	0,0
.L181:
	.word	-1,.L22,.L18-.L22,.L279-.L22
	.half	1
	.byte	85
	.word	0,0
.L185:
	.word	0,0
.L188:
	.word	0,0
.L180:
	.word	-1,.L22,.L18-.L22,.L144-.L22
	.half	1
	.byte	84
	.word	.L280-.L22,.L134-.L22
	.half	1
	.byte	84
	.word	.L183-.L22,.L179-.L22
	.half	1
	.byte	84
	.word	0,0
.L184:
	.word	0,0
.L187:
	.word	0,0
.L182:
	.word	-1,.L22,.L18-.L22,.L144-.L22
	.half	1
	.byte	86
	.word	.L280-.L22,.L134-.L22
	.half	1
	.byte	86
	.word	.L183-.L22,.L179-.L22
	.half	1
	.byte	86
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_loc'
.L19:
	.word	-1,.L20,0,.L172-.L20
	.half	2
	.byte	138,0
	.word	0,0
.L175:
	.word	-1,.L20,.L18-.L20,.L144-.L20
	.half	1
	.byte	86
	.word	.L176-.L20,.L172-.L20
	.half	1
	.byte	86
	.word	0,0
.L174:
	.word	-1,.L20,.L18-.L20,.L279-.L20
	.half	1
	.byte	85
	.word	0,0
.L178:
	.word	0,0
.L173:
	.word	-1,.L20,.L18-.L20,.L144-.L20
	.half	1
	.byte	84
	.word	.L176-.L20,.L172-.L20
	.half	1
	.byte	84
	.word	0,0
.L177:
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_loc'
.L23:
	.word	-1,.L24,0,.L189-.L24
	.half	2
	.byte	138,0
	.word	0,0
.L191:
	.word	-1,.L24,.L18-.L24,.L279-.L24
	.half	1
	.byte	85
	.word	0,0
.L195:
	.word	0,0
.L190:
	.word	-1,.L24,.L18-.L24,.L144-.L24
	.half	1
	.byte	84
	.word	.L281-.L24,.L119-.L24
	.half	1
	.byte	84
	.word	.L282-.L24,.L189-.L24
	.half	1
	.byte	84
	.word	0,0
.L194:
	.word	0,0
.L192:
	.word	-1,.L24,.L18-.L24,.L144-.L24
	.half	1
	.byte	86
	.word	.L281-.L24,.L119-.L24
	.half	1
	.byte	86
	.word	.L282-.L24,.L189-.L24
	.half	1
	.byte	86
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L412:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelEndAddress')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L14,.L150-.L14
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelStartAddress')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L20,.L172-.L20
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelSize')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L22,.L179-.L22
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelUpperWatermark')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L24,.L189-.L24
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelLowerWatermark')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L28,.L197-.L28
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_getChannelStatus')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L30,.L205-.L30
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_enableChannelInterrupt')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L32,.L215-.L32
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_disableChannelInterrupt')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L36,.L226-.L36
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_Fifo_setChannelInterrupt')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L38,.L234-.L38
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_F2a_enableStream')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L40,.L242-.L40
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_F2a_disableStream')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L48,.L263-.L48
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxGtm_Psm_F2a_getStreamState')
	.sect	'.debug_frame'
	.word	24
	.word	.L412,.L50,.L273-.L50
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L413:
	.word	52
	.word	-1
	.byte	3,0,2,1,40,12,26,0,9,40,27,155,0,7,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36
	.byte	8,37,8,38,8,39,0
	.sdecl	'.debug_frame',debug,cluster('.cocofun_5')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L16,.L134-.L16
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_7')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L18,.L144-.L18
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_2')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L26,.L119-.L26
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_4')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L34,.L129-.L34
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_6')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L42,.L139-.L42
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_3')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L44,.L124-.L44
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_8')
	.sect	'.debug_frame'
	.word	24
	.word	.L413,.L46,.L149-.L46
	.byte	8,18,8,19,8,20,8,21,8,22,8,23


	; Module end
