
STM32F302R8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f34  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  080090bc  080090bc  000190bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009504  08009504  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08009504  08009504  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009504  08009504  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009504  08009504  00019504  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009508  08009508  00019508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800950c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  20000070  0800957c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  0800957c  0002031c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001390c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029b3  00000000  00000000  000339ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001070  00000000  00000000  00036360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f30  00000000  00000000  000373d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d826  00000000  00000000  00038300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015e49  00000000  00000000  00055b26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000acba6  00000000  00000000  0006b96f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00118515  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047f0  00000000  00000000  00118568  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080090a4 	.word	0x080090a4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	080090a4 	.word	0x080090a4

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	; 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	; 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__aeabi_d2f>:
 8000794:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000798:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800079c:	bf24      	itt	cs
 800079e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007a2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007a6:	d90d      	bls.n	80007c4 <__aeabi_d2f+0x30>
 80007a8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007ac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007b0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007b4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007b8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007bc:	bf08      	it	eq
 80007be:	f020 0001 	biceq.w	r0, r0, #1
 80007c2:	4770      	bx	lr
 80007c4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80007c8:	d121      	bne.n	800080e <__aeabi_d2f+0x7a>
 80007ca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80007ce:	bfbc      	itt	lt
 80007d0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80007d4:	4770      	bxlt	lr
 80007d6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007da:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80007de:	f1c2 0218 	rsb	r2, r2, #24
 80007e2:	f1c2 0c20 	rsb	ip, r2, #32
 80007e6:	fa10 f30c 	lsls.w	r3, r0, ip
 80007ea:	fa20 f002 	lsr.w	r0, r0, r2
 80007ee:	bf18      	it	ne
 80007f0:	f040 0001 	orrne.w	r0, r0, #1
 80007f4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007f8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80007fc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000800:	ea40 000c 	orr.w	r0, r0, ip
 8000804:	fa23 f302 	lsr.w	r3, r3, r2
 8000808:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800080c:	e7cc      	b.n	80007a8 <__aeabi_d2f+0x14>
 800080e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000812:	d107      	bne.n	8000824 <__aeabi_d2f+0x90>
 8000814:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000818:	bf1e      	ittt	ne
 800081a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800081e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000822:	4770      	bxne	lr
 8000824:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000828:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800082c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop

08000834 <cfPhaseLockedLoop>:

#include <stdint.h>
#include "main.h"
#include "ControlFunctions.h"

float cfPhaseLockedLoop(float ElectAngleErr, float Kp_PLL, float Ki_PLL, float *Integral_ElectAngleErr_Ki){
 8000834:	b480      	push	{r7}
 8000836:	b087      	sub	sp, #28
 8000838:	af00      	add	r7, sp, #0
 800083a:	ed87 0a03 	vstr	s0, [r7, #12]
 800083e:	edc7 0a02 	vstr	s1, [r7, #8]
 8000842:	ed87 1a01 	vstr	s2, [r7, #4]
 8000846:	6038      	str	r0, [r7, #0]
	float ElectAngVeloEstimate;


	*Integral_ElectAngleErr_Ki += ElectAngleErr * Ki_PLL;
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	ed93 7a00 	vldr	s14, [r3]
 800084e:	edd7 6a03 	vldr	s13, [r7, #12]
 8000852:	edd7 7a01 	vldr	s15, [r7, #4]
 8000856:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800085a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	edc3 7a00 	vstr	s15, [r3]
	ElectAngVeloEstimate = Kp_PLL * ElectAngleErr + *Integral_ElectAngleErr_Ki;
 8000864:	ed97 7a02 	vldr	s14, [r7, #8]
 8000868:	edd7 7a03 	vldr	s15, [r7, #12]
 800086c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	edd3 7a00 	vldr	s15, [r3]
 8000876:	ee77 7a27 	vadd.f32	s15, s14, s15
 800087a:	edc7 7a05 	vstr	s15, [r7, #20]

	return ElectAngVeloEstimate;
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	ee07 3a90 	vmov	s15, r3
}
 8000884:	eeb0 0a67 	vmov.f32	s0, s15
 8000888:	371c      	adds	r7, #28
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr

08000892 <gfDivideAvoidZero>:
#include <math.h>
#include "main.h"
#include "GeneralFunctions.h"
#include "GlogalVariables.h"

float gfDivideAvoidZero(float num, float den, float  threshold){
 8000892:	b480      	push	{r7}
 8000894:	b087      	sub	sp, #28
 8000896:	af00      	add	r7, sp, #0
 8000898:	ed87 0a03 	vstr	s0, [r7, #12]
 800089c:	edc7 0a02 	vstr	s1, [r7, #8]
 80008a0:	ed87 1a01 	vstr	s2, [r7, #4]
	float result;
	if ( den >= 0 && den < threshold )
 80008a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80008a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80008ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008b0:	db0b      	blt.n	80008ca <gfDivideAvoidZero+0x38>
 80008b2:	ed97 7a02 	vldr	s14, [r7, #8]
 80008b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80008ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80008be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008c2:	d502      	bpl.n	80008ca <gfDivideAvoidZero+0x38>
		den = threshold;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	e017      	b.n	80008fa <gfDivideAvoidZero+0x68>
	else if( den < 0 && den > -threshold)
 80008ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80008ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80008d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008d6:	d510      	bpl.n	80008fa <gfDivideAvoidZero+0x68>
 80008d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80008dc:	eef1 7a67 	vneg.f32	s15, s15
 80008e0:	ed97 7a02 	vldr	s14, [r7, #8]
 80008e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80008e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008ec:	dd05      	ble.n	80008fa <gfDivideAvoidZero+0x68>
		den = -threshold;
 80008ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80008f2:	eef1 7a67 	vneg.f32	s15, s15
 80008f6:	edc7 7a02 	vstr	s15, [r7, #8]

	result = num / den;
 80008fa:	edd7 6a03 	vldr	s13, [r7, #12]
 80008fe:	ed97 7a02 	vldr	s14, [r7, #8]
 8000902:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000906:	edc7 7a05 	vstr	s15, [r7, #20]
	return result;
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	ee07 3a90 	vmov	s15, r3
}
 8000910:	eeb0 0a67 	vmov.f32	s0, s15
 8000914:	371c      	adds	r7, #28
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
	...

08000920 <gfWrapTheta>:

float gfWrapTheta(float theta){
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0
 8000926:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWOPI);
 800092a:	eddf 0a19 	vldr	s1, [pc, #100]	; 8000990 <gfWrapTheta+0x70>
 800092e:	ed97 0a01 	vldr	s0, [r7, #4]
 8000932:	f007 fc69 	bl	8008208 <fmodf>
 8000936:	ed87 0a01 	vstr	s0, [r7, #4]
	if( theta > PI)
 800093a:	edd7 7a01 	vldr	s15, [r7, #4]
 800093e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000994 <gfWrapTheta+0x74>
 8000942:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800094a:	dd08      	ble.n	800095e <gfWrapTheta+0x3e>
		theta -= TWOPI;
 800094c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000950:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000990 <gfWrapTheta+0x70>
 8000954:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000958:	edc7 7a01 	vstr	s15, [r7, #4]
 800095c:	e010      	b.n	8000980 <gfWrapTheta+0x60>
	else if( theta < -PI)
 800095e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000962:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000998 <gfWrapTheta+0x78>
 8000966:	eef4 7ac7 	vcmpe.f32	s15, s14
 800096a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800096e:	d507      	bpl.n	8000980 <gfWrapTheta+0x60>
		theta += TWOPI;
 8000970:	edd7 7a01 	vldr	s15, [r7, #4]
 8000974:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000990 <gfWrapTheta+0x70>
 8000978:	ee77 7a87 	vadd.f32	s15, s15, s14
 800097c:	edc7 7a01 	vstr	s15, [r7, #4]

	return theta;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	ee07 3a90 	vmov	s15, r3
}
 8000986:	eeb0 0a67 	vmov.f32	s0, s15
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	40c90fdb 	.word	0x40c90fdb
 8000994:	40490fdb 	.word	0x40490fdb
 8000998:	c0490fdb 	.word	0xc0490fdb

0800099c <gUpperLowerLimit>:
	*theta += omega * Ts;
	wrapTheta = gfWrapTheta(*theta);
	*theta = wrapTheta;
}

float gUpperLowerLimit(float input, float Upper, float Lower){
 800099c:	b480      	push	{r7}
 800099e:	b085      	sub	sp, #20
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	ed87 0a03 	vstr	s0, [r7, #12]
 80009a6:	edc7 0a02 	vstr	s1, [r7, #8]
 80009aa:	ed87 1a01 	vstr	s2, [r7, #4]
	if(input > Upper) input = Upper;
 80009ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80009b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80009b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80009ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009be:	dd01      	ble.n	80009c4 <gUpperLowerLimit+0x28>
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	60fb      	str	r3, [r7, #12]
	if(input < Lower) input = Lower;
 80009c4:	ed97 7a03 	vldr	s14, [r7, #12]
 80009c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80009cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80009d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009d4:	d501      	bpl.n	80009da <gUpperLowerLimit+0x3e>
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	60fb      	str	r3, [r7, #12]
	return input;
 80009da:	68fb      	ldr	r3, [r7, #12]
 80009dc:	ee07 3a90 	vmov	s15, r3
}
 80009e0:	eeb0 0a67 	vmov.f32	s0, s15
 80009e4:	3714      	adds	r7, #20
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr

080009ee <gOffDuty>:

void gOffDuty(float* Duty, int8_t* outputMode){
 80009ee:	b480      	push	{r7}
 80009f0:	b083      	sub	sp, #12
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	6078      	str	r0, [r7, #4]
 80009f6:	6039      	str	r1, [r7, #0]
	outputMode[0] = OUTPUTMODE_OPEN;
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	2200      	movs	r2, #0
 80009fc:	701a      	strb	r2, [r3, #0]
	outputMode[1] = OUTPUTMODE_OPEN;
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	3301      	adds	r3, #1
 8000a02:	2200      	movs	r2, #0
 8000a04:	701a      	strb	r2, [r3, #0]
	outputMode[2] = OUTPUTMODE_OPEN;
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	3302      	adds	r3, #2
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	701a      	strb	r2, [r3, #0]
	Duty[0] = 0.0f;
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	f04f 0200 	mov.w	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
	Duty[1] = 0.0f;
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	3304      	adds	r3, #4
 8000a1a:	f04f 0200 	mov.w	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
	Duty[2] = 0.0f;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	3308      	adds	r3, #8
 8000a24:	f04f 0200 	mov.w	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
}
 8000a2a:	bf00      	nop
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr

08000a36 <gLPF>:

void gLPF(float r, float wc, float Ts, float *y){
 8000a36:	b480      	push	{r7}
 8000a38:	b087      	sub	sp, #28
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	ed87 0a03 	vstr	s0, [r7, #12]
 8000a40:	edc7 0a02 	vstr	s1, [r7, #8]
 8000a44:	ed87 1a01 	vstr	s2, [r7, #4]
 8000a48:	6038      	str	r0, [r7, #0]
	// Under approximation  1/wc >> Ts
	// time constant tau = 1/wc
	float gainLPF;
	float yn_1;

	gainLPF = wc * Ts;
 8000a4a:	ed97 7a02 	vldr	s14, [r7, #8]
 8000a4e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a56:	edc7 7a05 	vstr	s15, [r7, #20]
	yn_1 = *y;
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	613b      	str	r3, [r7, #16]

	*y = (1 - gainLPF) * yn_1 + gainLPF * r;
 8000a60:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000a64:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a68:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000a6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8000a70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a74:	edd7 6a05 	vldr	s13, [r7, #20]
 8000a78:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	edc3 7a00 	vstr	s15, [r3]
}
 8000a8a:	bf00      	nop
 8000a8c:	371c      	adds	r7, #28
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr
	...

08000a98 <Sequence>:
static void slctPosMode(float electFreq, uint8_t* posMode);
static void slctDrvMode(float electFreq, uint8_t* drvMode);
static void slctElectAngleFromPosMode(uint8_t posMode, float *electAngle, float *electAngVelo);
static void slctCntlFromDrvMode(uint8_t drvMode, float* Duty, int8_t* outputMode);

void Sequence(void){
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0

	if(sInitCnt < 500){
 8000a9c:	4b1f      	ldr	r3, [pc, #124]	; (8000b1c <Sequence+0x84>)
 8000a9e:	881b      	ldrh	r3, [r3, #0]
 8000aa0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000aa4:	d20c      	bcs.n	8000ac0 <Sequence+0x28>
		sInitCnt++;
 8000aa6:	4b1d      	ldr	r3, [pc, #116]	; (8000b1c <Sequence+0x84>)
 8000aa8:	881b      	ldrh	r3, [r3, #0]
 8000aaa:	3301      	adds	r3, #1
 8000aac:	b29a      	uxth	r2, r3
 8000aae:	4b1b      	ldr	r3, [pc, #108]	; (8000b1c <Sequence+0x84>)
 8000ab0:	801a      	strh	r2, [r3, #0]
		sPosMode = POSMODE_HALL;
 8000ab2:	4b1b      	ldr	r3, [pc, #108]	; (8000b20 <Sequence+0x88>)
 8000ab4:	2202      	movs	r2, #2
 8000ab6:	701a      	strb	r2, [r3, #0]
		sDrvMode = DRVMODE_OFFDUTY;
 8000ab8:	4b1a      	ldr	r3, [pc, #104]	; (8000b24 <Sequence+0x8c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	701a      	strb	r2, [r3, #0]
 8000abe:	e00f      	b.n	8000ae0 <Sequence+0x48>
	}
	else{
	slctPosMode(gElectFreq, &sPosMode);
 8000ac0:	4b19      	ldr	r3, [pc, #100]	; (8000b28 <Sequence+0x90>)
 8000ac2:	edd3 7a00 	vldr	s15, [r3]
 8000ac6:	4816      	ldr	r0, [pc, #88]	; (8000b20 <Sequence+0x88>)
 8000ac8:	eeb0 0a67 	vmov.f32	s0, s15
 8000acc:	f000 f83a 	bl	8000b44 <slctPosMode>
	slctDrvMode(gElectFreq, &sDrvMode);
 8000ad0:	4b15      	ldr	r3, [pc, #84]	; (8000b28 <Sequence+0x90>)
 8000ad2:	edd3 7a00 	vldr	s15, [r3]
 8000ad6:	4813      	ldr	r0, [pc, #76]	; (8000b24 <Sequence+0x8c>)
 8000ad8:	eeb0 0a67 	vmov.f32	s0, s15
 8000adc:	f000 f867 	bl	8000bae <slctDrvMode>
	}

	slctElectAngleFromPosMode(sPosMode, &sElectAngle, &sElectAngVelo);
 8000ae0:	4b0f      	ldr	r3, [pc, #60]	; (8000b20 <Sequence+0x88>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	4a11      	ldr	r2, [pc, #68]	; (8000b2c <Sequence+0x94>)
 8000ae6:	4912      	ldr	r1, [pc, #72]	; (8000b30 <Sequence+0x98>)
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f000 f895 	bl	8000c18 <slctElectAngleFromPosMode>
	gTheta = sElectAngle;
 8000aee:	4b10      	ldr	r3, [pc, #64]	; (8000b30 <Sequence+0x98>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a10      	ldr	r2, [pc, #64]	; (8000b34 <Sequence+0x9c>)
 8000af4:	6013      	str	r3, [r2, #0]
	gElectAngVelo = sElectAngVelo;
 8000af6:	4b0d      	ldr	r3, [pc, #52]	; (8000b2c <Sequence+0x94>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4a0f      	ldr	r2, [pc, #60]	; (8000b38 <Sequence+0xa0>)
 8000afc:	6013      	str	r3, [r2, #0]
	slctCntlFromDrvMode(sDrvMode, sDuty, sOutputMode);
 8000afe:	4b09      	ldr	r3, [pc, #36]	; (8000b24 <Sequence+0x8c>)
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	4a0e      	ldr	r2, [pc, #56]	; (8000b3c <Sequence+0xa4>)
 8000b04:	490e      	ldr	r1, [pc, #56]	; (8000b40 <Sequence+0xa8>)
 8000b06:	4618      	mov	r0, r3
 8000b08:	f000 f8de 	bl	8000cc8 <slctCntlFromDrvMode>

	writeOutputMode(sOutputMode);
 8000b0c:	480b      	ldr	r0, [pc, #44]	; (8000b3c <Sequence+0xa4>)
 8000b0e:	f000 fab7 	bl	8001080 <writeOutputMode>
	writeDuty(sDuty);
 8000b12:	480b      	ldr	r0, [pc, #44]	; (8000b40 <Sequence+0xa8>)
 8000b14:	f000 faf6 	bl	8001104 <writeDuty>

}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	200000c8 	.word	0x200000c8
 8000b20:	200000c6 	.word	0x200000c6
 8000b24:	200000c7 	.word	0x200000c7
 8000b28:	2000009c 	.word	0x2000009c
 8000b2c:	200000d0 	.word	0x200000d0
 8000b30:	200000cc 	.word	0x200000cc
 8000b34:	200000a0 	.word	0x200000a0
 8000b38:	200000a4 	.word	0x200000a4
 8000b3c:	200000d4 	.word	0x200000d4
 8000b40:	200000d8 	.word	0x200000d8

08000b44 <slctPosMode>:

void slctPosMode(float electFreq, uint8_t* posMode){
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000b4e:	6038      	str	r0, [r7, #0]

	if(*posMode != POSMODE_HALL_PLL){
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b03      	cmp	r3, #3
 8000b56:	d010      	beq.n	8000b7a <slctPosMode+0x36>
		if (electFreq > ELECTFREQ_VALIDPLL)
 8000b58:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b5c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000b60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b68:	dd03      	ble.n	8000b72 <slctPosMode+0x2e>
			*posMode = POSMODE_HALL_PLL;
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	2203      	movs	r2, #3
 8000b6e:	701a      	strb	r2, [r3, #0]
		if (electFreq < ELECTFREQ_INVALIDPLL)
			*posMode = POSMODE_HALL;
		else
			*posMode = POSMODE_HALL_PLL;
	}
}
 8000b70:	e017      	b.n	8000ba2 <slctPosMode+0x5e>
			*posMode = POSMODE_HALL;
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	2202      	movs	r2, #2
 8000b76:	701a      	strb	r2, [r3, #0]
}
 8000b78:	e013      	b.n	8000ba2 <slctPosMode+0x5e>
	else if(*posMode == POSMODE_HALL_PLL){
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	2b03      	cmp	r3, #3
 8000b80:	d10f      	bne.n	8000ba2 <slctPosMode+0x5e>
		if (electFreq < ELECTFREQ_INVALIDPLL)
 8000b82:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b86:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000b8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b92:	d503      	bpl.n	8000b9c <slctPosMode+0x58>
			*posMode = POSMODE_HALL;
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	2202      	movs	r2, #2
 8000b98:	701a      	strb	r2, [r3, #0]
}
 8000b9a:	e002      	b.n	8000ba2 <slctPosMode+0x5e>
			*posMode = POSMODE_HALL_PLL;
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	2203      	movs	r2, #3
 8000ba0:	701a      	strb	r2, [r3, #0]
}
 8000ba2:	bf00      	nop
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <slctDrvMode>:

void slctDrvMode(float electFreq, uint8_t* drvMode){
 8000bae:	b480      	push	{r7}
 8000bb0:	b083      	sub	sp, #12
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	ed87 0a01 	vstr	s0, [r7, #4]
 8000bb8:	6038      	str	r0, [r7, #0]

	if(*drvMode != DRVMODE_VECTORCONTROL){
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b03      	cmp	r3, #3
 8000bc0:	d010      	beq.n	8000be4 <slctDrvMode+0x36>
		if (electFreq > ELECTFREQ_OPENLOOP2VECTORCONTROL)
 8000bc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000bc6:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8000bca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bd2:	dd03      	ble.n	8000bdc <slctDrvMode+0x2e>
			*drvMode = DRVMODE_VECTORCONTROL;
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	2203      	movs	r2, #3
 8000bd8:	701a      	strb	r2, [r3, #0]
		if (electFreq < ELECTFREQ_VECTORCONTROL2OPENLOOP)
			*drvMode = DRVMODE_OPENLOOP;
		else
			*drvMode = DRVMODE_VECTORCONTROL;
	}
}
 8000bda:	e017      	b.n	8000c0c <slctDrvMode+0x5e>
			*drvMode = DRVMODE_OPENLOOP;
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	2202      	movs	r2, #2
 8000be0:	701a      	strb	r2, [r3, #0]
}
 8000be2:	e013      	b.n	8000c0c <slctDrvMode+0x5e>
	else if(*drvMode == DRVMODE_VECTORCONTROL){
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b03      	cmp	r3, #3
 8000bea:	d10f      	bne.n	8000c0c <slctDrvMode+0x5e>
		if (electFreq < ELECTFREQ_VECTORCONTROL2OPENLOOP)
 8000bec:	edd7 7a01 	vldr	s15, [r7, #4]
 8000bf0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8000bf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bfc:	d503      	bpl.n	8000c06 <slctDrvMode+0x58>
			*drvMode = DRVMODE_OPENLOOP;
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	2202      	movs	r2, #2
 8000c02:	701a      	strb	r2, [r3, #0]
}
 8000c04:	e002      	b.n	8000c0c <slctDrvMode+0x5e>
			*drvMode = DRVMODE_VECTORCONTROL;
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	2203      	movs	r2, #3
 8000c0a:	701a      	strb	r2, [r3, #0]
}
 8000c0c:	bf00      	nop
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <slctElectAngleFromPosMode>:

void slctElectAngleFromPosMode(uint8_t posMode, float *electAngle, float *electAngVelo){
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	60b9      	str	r1, [r7, #8]
 8000c22:	607a      	str	r2, [r7, #4]
 8000c24:	73fb      	strb	r3, [r7, #15]
	uint8_t flgPLL;

	switch(posMode){
 8000c26:	7bfb      	ldrb	r3, [r7, #15]
 8000c28:	2b03      	cmp	r3, #3
 8000c2a:	d83c      	bhi.n	8000ca6 <slctElectAngleFromPosMode+0x8e>
 8000c2c:	a201      	add	r2, pc, #4	; (adr r2, 8000c34 <slctElectAngleFromPosMode+0x1c>)
 8000c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c32:	bf00      	nop
 8000c34:	08000c45 	.word	0x08000c45
 8000c38:	08000c55 	.word	0x08000c55
 8000c3c:	08000c83 	.word	0x08000c83
 8000c40:	08000c95 	.word	0x08000c95
	case POSMODE_STOP:
		*electAngle = 0;
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	f04f 0200 	mov.w	r2, #0
 8000c4a:	601a      	str	r2, [r3, #0]
		*electAngVelo = 0;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f04f 0200 	mov.w	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]

	case POSMODE_FREERUN:
		sElectAngle = sElectAngle + 2000.0f * CARRIERCYCLE;
 8000c54:	4b1a      	ldr	r3, [pc, #104]	; (8000cc0 <slctElectAngleFromPosMode+0xa8>)
 8000c56:	edd3 7a00 	vldr	s15, [r3]
 8000c5a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000cc4 <slctElectAngleFromPosMode+0xac>
 8000c5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000c62:	4b17      	ldr	r3, [pc, #92]	; (8000cc0 <slctElectAngleFromPosMode+0xa8>)
 8000c64:	edc3 7a00 	vstr	s15, [r3]
		*electAngle = gfWrapTheta(sElectAngle);
 8000c68:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <slctElectAngleFromPosMode+0xa8>)
 8000c6a:	edd3 7a00 	vldr	s15, [r3]
 8000c6e:	eeb0 0a67 	vmov.f32	s0, s15
 8000c72:	f7ff fe55 	bl	8000920 <gfWrapTheta>
 8000c76:	eef0 7a40 	vmov.f32	s15, s0
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	edc3 7a00 	vstr	s15, [r3]
		break;
 8000c80:	e01a      	b.n	8000cb8 <slctElectAngleFromPosMode+0xa0>
	case POSMODE_HALL:
		flgPLL = 0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	75fb      	strb	r3, [r7, #23]
		calcElectAngle(flgPLL, electAngle, electAngVelo);
 8000c86:	7dfb      	ldrb	r3, [r7, #23]
 8000c88:	687a      	ldr	r2, [r7, #4]
 8000c8a:	68b9      	ldr	r1, [r7, #8]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f000 fa7b 	bl	8001188 <calcElectAngle>
		break;
 8000c92:	e011      	b.n	8000cb8 <slctElectAngleFromPosMode+0xa0>
	case POSMODE_HALL_PLL:
		flgPLL = 1;
 8000c94:	2301      	movs	r3, #1
 8000c96:	75fb      	strb	r3, [r7, #23]
		calcElectAngle(flgPLL, electAngle, electAngVelo);
 8000c98:	7dfb      	ldrb	r3, [r7, #23]
 8000c9a:	687a      	ldr	r2, [r7, #4]
 8000c9c:	68b9      	ldr	r1, [r7, #8]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f000 fa72 	bl	8001188 <calcElectAngle>
		break;
 8000ca4:	e008      	b.n	8000cb8 <slctElectAngleFromPosMode+0xa0>
	default:
		*electAngle = 0;
 8000ca6:	68bb      	ldr	r3, [r7, #8]
 8000ca8:	f04f 0200 	mov.w	r2, #0
 8000cac:	601a      	str	r2, [r3, #0]
		*electAngVelo = 0;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	f04f 0200 	mov.w	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
		break;
 8000cb6:	bf00      	nop
	}
}
 8000cb8:	bf00      	nop
 8000cba:	3718      	adds	r7, #24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	200000cc 	.word	0x200000cc
 8000cc4:	3e924925 	.word	0x3e924925

08000cc8 <slctCntlFromDrvMode>:

void slctCntlFromDrvMode(uint8_t drvMode, float* Duty, int8_t* outputMode){
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	; 0x28
 8000ccc:	af02      	add	r7, sp, #8
 8000cce:	4603      	mov	r3, r0
 8000cd0:	60b9      	str	r1, [r7, #8]
 8000cd2:	607a      	str	r2, [r7, #4]
 8000cd4:	73fb      	strb	r3, [r7, #15]
	uint8_t flgFB;
	// MotorDrive

	float Idq_ref[2];
	Idq_ref[0] = 0.0f;//gVolume * 2;//-0.0f;//gVolume;//0.05f;
 8000cd6:	f04f 0300 	mov.w	r3, #0
 8000cda:	617b      	str	r3, [r7, #20]
	Idq_ref[1] = IQREFMAX * gVolume;
 8000cdc:	4b30      	ldr	r3, [pc, #192]	; (8000da0 <slctCntlFromDrvMode+0xd8>)
 8000cde:	edd3 7a00 	vldr	s15, [r3]
 8000ce2:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8000da4 <slctCntlFromDrvMode+0xdc>
 8000ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cea:	edc7 7a06 	vstr	s15, [r7, #24]

	switch(drvMode){
 8000cee:	7bfb      	ldrb	r3, [r7, #15]
 8000cf0:	2b03      	cmp	r3, #3
 8000cf2:	d02b      	beq.n	8000d4c <slctCntlFromDrvMode+0x84>
 8000cf4:	2b03      	cmp	r3, #3
 8000cf6:	dc49      	bgt.n	8000d8c <slctCntlFromDrvMode+0xc4>
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d002      	beq.n	8000d02 <slctCntlFromDrvMode+0x3a>
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d005      	beq.n	8000d0c <slctCntlFromDrvMode+0x44>
 8000d00:	e044      	b.n	8000d8c <slctCntlFromDrvMode+0xc4>
		case DRVMODE_OFFDUTY:
			gOffDuty(Duty, outputMode);
 8000d02:	6879      	ldr	r1, [r7, #4]
 8000d04:	68b8      	ldr	r0, [r7, #8]
 8000d06:	f7ff fe72 	bl	80009ee <gOffDuty>
			break;
 8000d0a:	e044      	b.n	8000d96 <slctCntlFromDrvMode+0xce>
		case DRVMODE_OPENLOOP:
			flgFB = 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	77fb      	strb	r3, [r7, #31]
			VectorControlTasks(Idq_ref, gTheta, gElectAngVelo, gIuvw, gVdc, gTwoDivVdc, flgFB, Duty, outputMode);
 8000d10:	4b25      	ldr	r3, [pc, #148]	; (8000da8 <slctCntlFromDrvMode+0xe0>)
 8000d12:	edd3 7a00 	vldr	s15, [r3]
 8000d16:	4b25      	ldr	r3, [pc, #148]	; (8000dac <slctCntlFromDrvMode+0xe4>)
 8000d18:	ed93 7a00 	vldr	s14, [r3]
 8000d1c:	4b24      	ldr	r3, [pc, #144]	; (8000db0 <slctCntlFromDrvMode+0xe8>)
 8000d1e:	edd3 6a00 	vldr	s13, [r3]
 8000d22:	4b24      	ldr	r3, [pc, #144]	; (8000db4 <slctCntlFromDrvMode+0xec>)
 8000d24:	ed93 6a00 	vldr	s12, [r3]
 8000d28:	7ffa      	ldrb	r2, [r7, #31]
 8000d2a:	f107 0014 	add.w	r0, r7, #20
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	9300      	str	r3, [sp, #0]
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	eef0 1a46 	vmov.f32	s3, s12
 8000d38:	eeb0 1a66 	vmov.f32	s2, s13
 8000d3c:	491e      	ldr	r1, [pc, #120]	; (8000db8 <slctCntlFromDrvMode+0xf0>)
 8000d3e:	eef0 0a47 	vmov.f32	s1, s14
 8000d42:	eeb0 0a67 	vmov.f32	s0, s15
 8000d46:	f000 fc4b 	bl	80015e0 <VectorControlTasks>
			break;
 8000d4a:	e024      	b.n	8000d96 <slctCntlFromDrvMode+0xce>
		case DRVMODE_VECTORCONTROL:
			flgFB = 1;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	77fb      	strb	r3, [r7, #31]
			VectorControlTasks(Idq_ref, gTheta, gElectAngVelo, gIuvw, gVdc, gTwoDivVdc, flgFB, Duty, outputMode);
 8000d50:	4b15      	ldr	r3, [pc, #84]	; (8000da8 <slctCntlFromDrvMode+0xe0>)
 8000d52:	edd3 7a00 	vldr	s15, [r3]
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <slctCntlFromDrvMode+0xe4>)
 8000d58:	ed93 7a00 	vldr	s14, [r3]
 8000d5c:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <slctCntlFromDrvMode+0xe8>)
 8000d5e:	edd3 6a00 	vldr	s13, [r3]
 8000d62:	4b14      	ldr	r3, [pc, #80]	; (8000db4 <slctCntlFromDrvMode+0xec>)
 8000d64:	ed93 6a00 	vldr	s12, [r3]
 8000d68:	7ffa      	ldrb	r2, [r7, #31]
 8000d6a:	f107 0014 	add.w	r0, r7, #20
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	9300      	str	r3, [sp, #0]
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	eef0 1a46 	vmov.f32	s3, s12
 8000d78:	eeb0 1a66 	vmov.f32	s2, s13
 8000d7c:	490e      	ldr	r1, [pc, #56]	; (8000db8 <slctCntlFromDrvMode+0xf0>)
 8000d7e:	eef0 0a47 	vmov.f32	s1, s14
 8000d82:	eeb0 0a67 	vmov.f32	s0, s15
 8000d86:	f000 fc2b 	bl	80015e0 <VectorControlTasks>
			break;
 8000d8a:	e004      	b.n	8000d96 <slctCntlFromDrvMode+0xce>
		default :
			gOffDuty(Duty, outputMode);
 8000d8c:	6879      	ldr	r1, [r7, #4]
 8000d8e:	68b8      	ldr	r0, [r7, #8]
 8000d90:	f7ff fe2d 	bl	80009ee <gOffDuty>
	}
}
 8000d94:	bf00      	nop
 8000d96:	bf00      	nop
 8000d98:	3720      	adds	r7, #32
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	200000b0 	.word	0x200000b0
 8000da4:	42f00000 	.word	0x42f00000
 8000da8:	200000a0 	.word	0x200000a0
 8000dac:	200000a4 	.word	0x200000a4
 8000db0:	200000a8 	.word	0x200000a8
 8000db4:	200000ac 	.word	0x200000ac
 8000db8:	200000b4 	.word	0x200000b4

08000dbc <readButton1>:
#include "SignalReadWrite.h"


uint16_t Bemf_AD[3];

uint8_t readButton1(void){
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
	volatile uint8_t B1;

	B1 = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000dc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc6:	4805      	ldr	r0, [pc, #20]	; (8000ddc <readButton1+0x20>)
 8000dc8:	f003 fec6 	bl	8004b58 <HAL_GPIO_ReadPin>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	71fb      	strb	r3, [r7, #7]
	return B1;
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	b2db      	uxtb	r3, r3
}
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	3708      	adds	r7, #8
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	48000800 	.word	0x48000800

08000de0 <readInputCaptureCnt>:

uint32_t readInputCaptureCnt(void){
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
	// Read Input Capture Count of GPIO
	// CCR1:TIM2 Channel1 = H1, CCR2:Channel2 = H2, CCR3:Channel3 = H3
	volatile uint32_t inputCaptureCnt;

	inputCaptureCnt = TIM2 -> CCR1;
 8000de6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000dea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dec:	607b      	str	r3, [r7, #4]

	return inputCaptureCnt;
 8000dee:	687b      	ldr	r3, [r7, #4]
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfa:	4770      	bx	lr

08000dfc <readTimeInterval>:

float readTimeInterval(uint32_t inputCaptureCnt, uint32_t inputCaptureCnt_pre){
 8000dfc:	b480      	push	{r7}
 8000dfe:	b087      	sub	sp, #28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
 8000e04:	6039      	str	r1, [r7, #0]
	float timeInterval;
	uint32_t inputCaptureCntMax;
	uint32_t inputCaptureCntHalf;

	// TIM2 -> ARR Means Counter Period of TIM2
	inputCaptureCntMax = TIM2 -> ARR;
 8000e06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e0c:	613b      	str	r3, [r7, #16]
	inputCaptureCntHalf = (inputCaptureCntMax + 1) >> 1;
 8000e0e:	693b      	ldr	r3, [r7, #16]
 8000e10:	3301      	adds	r3, #1
 8000e12:	085b      	lsrs	r3, r3, #1
 8000e14:	60fb      	str	r3, [r7, #12]


	inputCaptureCntDiff = (float)inputCaptureCnt - (float)inputCaptureCnt_pre;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	ee07 3a90 	vmov	s15, r3
 8000e1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	ee07 3a90 	vmov	s15, r3
 8000e26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e2e:	edc7 7a05 	vstr	s15, [r7, #20]

	if( inputCaptureCntDiff < - (float)inputCaptureCntHalf)
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	ee07 3a90 	vmov	s15, r3
 8000e38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e3c:	eef1 7a67 	vneg.f32	s15, s15
 8000e40:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e4c:	d50a      	bpl.n	8000e64 <readTimeInterval+0x68>
	  inputCaptureCntDiff += (float)inputCaptureCntMax;
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	ee07 3a90 	vmov	s15, r3
 8000e54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e58:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e60:	edc7 7a05 	vstr	s15, [r7, #20]

	timeInterval = inputCaptureCntDiff * SYSTEMCLOCKCYCLE;
 8000e64:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e68:	eddf 6a07 	vldr	s13, [pc, #28]	; 8000e88 <readTimeInterval+0x8c>
 8000e6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e70:	edc7 7a02 	vstr	s15, [r7, #8]

	return timeInterval;
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	ee07 3a90 	vmov	s15, r3
}
 8000e7a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e7e:	371c      	adds	r7, #28
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	4c895440 	.word	0x4c895440

08000e8c <readVolume>:

float readVolume(void){
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
	// P-NUCLEO-IHM001(or 002), Volume is connected to PB1(ADC12)
	// BLM_KIT_Ver1_5, Accel is connected  is connected to PC2(ADC8)
	float Volume;
	uint16_t Volume_ad = gAdcValue[1];
 8000e92:	4b12      	ldr	r3, [pc, #72]	; (8000edc <readVolume+0x50>)
 8000e94:	885b      	ldrh	r3, [r3, #2]
 8000e96:	807b      	strh	r3, [r7, #2]

	//Volume = ((int16_t)Volume_ad - 99)* 0.0002442f;
	Volume = ((int16_t)Volume_ad - 950) * 0.000573394f;
 8000e98:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000e9c:	f2a3 33b6 	subw	r3, r3, #950	; 0x3b6
 8000ea0:	ee07 3a90 	vmov	s15, r3
 8000ea4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ea8:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000ee0 <readVolume+0x54>
 8000eac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eb0:	edc7 7a01 	vstr	s15, [r7, #4]
	if( Volume < 0) Volume = 0;
 8000eb4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eb8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ec0:	d502      	bpl.n	8000ec8 <readVolume+0x3c>
 8000ec2:	f04f 0300 	mov.w	r3, #0
 8000ec6:	607b      	str	r3, [r7, #4]
	return Volume;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	ee07 3a90 	vmov	s15, r3
}
 8000ece:	eeb0 0a67 	vmov.f32	s0, s15
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	2000008c 	.word	0x2000008c
 8000ee0:	3a164fd2 	.word	0x3a164fd2

08000ee4 <readVdc>:

float readVdc(void){
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
	// P-NUCLEO-IHM001(or 002), Vdc is connected to PA1(ADC2)
	float Vdc;
	uint16_t Vdc_ad = gAdcValue[0];
 8000eea:	4b0c      	ldr	r3, [pc, #48]	; (8000f1c <readVdc+0x38>)
 8000eec:	881b      	ldrh	r3, [r3, #0]
 8000eee:	80fb      	strh	r3, [r7, #6]
	Vdc = Vdc_ad * AD2VOLTAGE;
 8000ef0:	88fb      	ldrh	r3, [r7, #6]
 8000ef2:	ee07 3a90 	vmov	s15, r3
 8000ef6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000efa:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8000f20 <readVdc+0x3c>
 8000efe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f02:	edc7 7a00 	vstr	s15, [r7]
	return Vdc;
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	ee07 3a90 	vmov	s15, r3
}
 8000f0c:	eeb0 0a67 	vmov.f32	s0, s15
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	2000008c 	.word	0x2000008c
 8000f20:	3cce8561 	.word	0x3cce8561
 8000f24:	00000000 	.word	0x00000000

08000f28 <readCurrent>:

void readCurrent(uint16_t* Iuvw_AD, float* Iuvw){
 8000f28:	b590      	push	{r4, r7, lr}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	6039      	str	r1, [r7, #0]
	Iuvw_AD[0] = ADC1 -> JDR1; // Iu
 8000f32:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[1] = ADC1 -> JDR2; // Iv
 8000f40:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000f44:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	3302      	adds	r3, #2
 8000f4c:	b292      	uxth	r2, r2
 8000f4e:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[2] = ADC1 -> JDR3; // Iw
 8000f50:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000f54:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	3304      	adds	r3, #4
 8000f5c:	b292      	uxth	r2, r2
 8000f5e:	801a      	strh	r2, [r3, #0]

	Iuvw[0] = ((float)Iuvw_AD[0] - IU_ADOffSET) * AD2CURRENT;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	881b      	ldrh	r3, [r3, #0]
 8000f64:	ee07 3a90 	vmov	s15, r3
 8000f68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f6c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001028 <readCurrent+0x100>
 8000f70:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f74:	ee17 0a90 	vmov	r0, s15
 8000f78:	f7ff fbb4 	bl	80006e4 <__aeabi_f2d>
 8000f7c:	a328      	add	r3, pc, #160	; (adr r3, 8001020 <readCurrent+0xf8>)
 8000f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f82:	f7ff f921 	bl	80001c8 <__aeabi_dmul>
 8000f86:	4602      	mov	r2, r0
 8000f88:	460b      	mov	r3, r1
 8000f8a:	4610      	mov	r0, r2
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	f7ff fc01 	bl	8000794 <__aeabi_d2f>
 8000f92:	4602      	mov	r2, r0
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	601a      	str	r2, [r3, #0]
	Iuvw[1] = ((float)Iuvw_AD[1] - IV_ADOffSET) * AD2CURRENT;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	3302      	adds	r3, #2
 8000f9c:	881b      	ldrh	r3, [r3, #0]
 8000f9e:	ee07 3a90 	vmov	s15, r3
 8000fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fa6:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800102c <readCurrent+0x104>
 8000faa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fae:	ee17 0a90 	vmov	r0, s15
 8000fb2:	f7ff fb97 	bl	80006e4 <__aeabi_f2d>
 8000fb6:	a31a      	add	r3, pc, #104	; (adr r3, 8001020 <readCurrent+0xf8>)
 8000fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fbc:	f7ff f904 	bl	80001c8 <__aeabi_dmul>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	4610      	mov	r0, r2
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	1d1c      	adds	r4, r3, #4
 8000fcc:	f7ff fbe2 	bl	8000794 <__aeabi_d2f>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	6023      	str	r3, [r4, #0]
	Iuvw[2] = ((float)Iuvw_AD[2] - IW_ADOffSET) * AD2CURRENT;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	3304      	adds	r3, #4
 8000fd8:	881b      	ldrh	r3, [r3, #0]
 8000fda:	ee07 3a90 	vmov	s15, r3
 8000fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fe2:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001030 <readCurrent+0x108>
 8000fe6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fea:	ee17 0a90 	vmov	r0, s15
 8000fee:	f7ff fb79 	bl	80006e4 <__aeabi_f2d>
 8000ff2:	a30b      	add	r3, pc, #44	; (adr r3, 8001020 <readCurrent+0xf8>)
 8000ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff8:	f7ff f8e6 	bl	80001c8 <__aeabi_dmul>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	4610      	mov	r0, r2
 8001002:	4619      	mov	r1, r3
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	f103 0408 	add.w	r4, r3, #8
 800100a:	f7ff fbc3 	bl	8000794 <__aeabi_d2f>
 800100e:	4603      	mov	r3, r0
 8001010:	6023      	str	r3, [r4, #0]
}
 8001012:	bf00      	nop
 8001014:	370c      	adds	r7, #12
 8001016:	46bd      	mov	sp, r7
 8001018:	bd90      	pop	{r4, r7, pc}
 800101a:	bf00      	nop
 800101c:	f3af 8000 	nop.w
 8001020:	f83914d2 	.word	0xf83914d2
 8001024:	bfd6f74d 	.word	0xbfd6f74d
 8001028:	44f24000 	.word	0x44f24000
 800102c:	44f40000 	.word	0x44f40000
 8001030:	44f30000 	.word	0x44f30000

08001034 <readHallSignal>:

void readHallSignal(uint8_t* Hall){
 8001034:	b590      	push	{r4, r7, lr}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	//Hall[0] = u, Hall[1] = v, Hall[2] = w
	Hall[0] = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
 800103c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001040:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001044:	f003 fd88 	bl	8004b58 <HAL_GPIO_ReadPin>
 8001048:	4603      	mov	r3, r0
 800104a:	461a      	mov	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	701a      	strb	r2, [r3, #0]
	Hall[1] = HAL_GPIO_ReadPin(GPIOB, H2_Pin);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	1c5c      	adds	r4, r3, #1
 8001054:	2108      	movs	r1, #8
 8001056:	4809      	ldr	r0, [pc, #36]	; (800107c <readHallSignal+0x48>)
 8001058:	f003 fd7e 	bl	8004b58 <HAL_GPIO_ReadPin>
 800105c:	4603      	mov	r3, r0
 800105e:	7023      	strb	r3, [r4, #0]
	Hall[2] = HAL_GPIO_ReadPin(GPIOB, H3_Pin);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	1c9c      	adds	r4, r3, #2
 8001064:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001068:	4804      	ldr	r0, [pc, #16]	; (800107c <readHallSignal+0x48>)
 800106a:	f003 fd75 	bl	8004b58 <HAL_GPIO_ReadPin>
 800106e:	4603      	mov	r3, r0
 8001070:	7023      	strb	r3, [r4, #0]
}
 8001072:	bf00      	nop
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	bd90      	pop	{r4, r7, pc}
 800107a:	bf00      	nop
 800107c:	48000400 	.word	0x48000400

08001080 <writeOutputMode>:

void writeOutputMode(int8_t* outputMode){
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]

	// if the outputMode is OPEN, set Enable Pin to RESET.
	if(outputMode[0] == OUTPUTMODE_OPEN )
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f993 3000 	ldrsb.w	r3, [r3]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d106      	bne.n	80010a0 <writeOutputMode+0x20>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8001092:	2200      	movs	r2, #0
 8001094:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001098:	4819      	ldr	r0, [pc, #100]	; (8001100 <writeOutputMode+0x80>)
 800109a:	f003 fd75 	bl	8004b88 <HAL_GPIO_WritePin>
 800109e:	e005      	b.n	80010ac <writeOutputMode+0x2c>
	else
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80010a0:	2201      	movs	r2, #1
 80010a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010a6:	4816      	ldr	r0, [pc, #88]	; (8001100 <writeOutputMode+0x80>)
 80010a8:	f003 fd6e 	bl	8004b88 <HAL_GPIO_WritePin>

	if(outputMode[1] == OUTPUTMODE_OPEN )
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3301      	adds	r3, #1
 80010b0:	f993 3000 	ldrsb.w	r3, [r3]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d106      	bne.n	80010c6 <writeOutputMode+0x46>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80010b8:	2200      	movs	r2, #0
 80010ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010be:	4810      	ldr	r0, [pc, #64]	; (8001100 <writeOutputMode+0x80>)
 80010c0:	f003 fd62 	bl	8004b88 <HAL_GPIO_WritePin>
 80010c4:	e005      	b.n	80010d2 <writeOutputMode+0x52>
	else
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80010c6:	2201      	movs	r2, #1
 80010c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010cc:	480c      	ldr	r0, [pc, #48]	; (8001100 <writeOutputMode+0x80>)
 80010ce:	f003 fd5b 	bl	8004b88 <HAL_GPIO_WritePin>

	if(outputMode[2] == OUTPUTMODE_OPEN )
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3302      	adds	r3, #2
 80010d6:	f993 3000 	ldrsb.w	r3, [r3]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d106      	bne.n	80010ec <writeOutputMode+0x6c>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010e4:	4806      	ldr	r0, [pc, #24]	; (8001100 <writeOutputMode+0x80>)
 80010e6:	f003 fd4f 	bl	8004b88 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
}
 80010ea:	e005      	b.n	80010f8 <writeOutputMode+0x78>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80010ec:	2201      	movs	r2, #1
 80010ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010f2:	4803      	ldr	r0, [pc, #12]	; (8001100 <writeOutputMode+0x80>)
 80010f4:	f003 fd48 	bl	8004b88 <HAL_GPIO_WritePin>
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	48000800 	.word	0x48000800

08001104 <writeDuty>:

void writeDuty(float* Duty){
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
	// TIM1 -> ARR Means Counter Period of TIM1
	TIM1 -> CCR1 = Duty[0] * (TIM1 -> ARR);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	ed93 7a00 	vldr	s14, [r3]
 8001112:	4b1c      	ldr	r3, [pc, #112]	; (8001184 <writeDuty+0x80>)
 8001114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001116:	ee07 3a90 	vmov	s15, r3
 800111a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800111e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001122:	4b18      	ldr	r3, [pc, #96]	; (8001184 <writeDuty+0x80>)
 8001124:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001128:	ee17 2a90 	vmov	r2, s15
 800112c:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1 -> CCR2 = Duty[1] * (TIM1 -> ARR);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	3304      	adds	r3, #4
 8001132:	ed93 7a00 	vldr	s14, [r3]
 8001136:	4b13      	ldr	r3, [pc, #76]	; (8001184 <writeDuty+0x80>)
 8001138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800113a:	ee07 3a90 	vmov	s15, r3
 800113e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001146:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <writeDuty+0x80>)
 8001148:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800114c:	ee17 2a90 	vmov	r2, s15
 8001150:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1 -> CCR3 = Duty[2] * (TIM1 -> ARR);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	3308      	adds	r3, #8
 8001156:	ed93 7a00 	vldr	s14, [r3]
 800115a:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <writeDuty+0x80>)
 800115c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800115e:	ee07 3a90 	vmov	s15, r3
 8001162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <writeDuty+0x80>)
 800116c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001170:	ee17 2a90 	vmov	r2, s15
 8001174:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	40012c00 	.word	0x40012c00

08001188 <calcElectAngle>:
	outputMode[1] = sOutputMode[1];
	outputMode[2] = sOutputMode[2];

}

void calcElectAngle(uint8_t flgPLL, float* electAngle, float* electAngVelo){
 8001188:	b580      	push	{r7, lr}
 800118a:	b08a      	sub	sp, #40	; 0x28
 800118c:	af00      	add	r7, sp, #0
 800118e:	4603      	mov	r3, r0
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	607a      	str	r2, [r7, #4]
 8001194:	73fb      	strb	r3, [r7, #15]
	float Ki_PLL;
	float Ts_PLL;
	float timeInterval;

	// Read Hall Signals
	readHallSignal(gHall);
 8001196:	4896      	ldr	r0, [pc, #600]	; (80013f0 <calcElectAngle+0x268>)
 8001198:	f7ff ff4c 	bl	8001034 <readHallSignal>

	// Hold & Read Input Capture Count
	gInputCaptureCnt_pre = gInputCaptureCnt;
 800119c:	4b95      	ldr	r3, [pc, #596]	; (80013f4 <calcElectAngle+0x26c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a95      	ldr	r2, [pc, #596]	; (80013f8 <calcElectAngle+0x270>)
 80011a2:	6013      	str	r3, [r2, #0]
	gInputCaptureCnt = readInputCaptureCnt();
 80011a4:	f7ff fe1c 	bl	8000de0 <readInputCaptureCnt>
 80011a8:	4603      	mov	r3, r0
 80011aa:	4a92      	ldr	r2, [pc, #584]	; (80013f4 <calcElectAngle+0x26c>)
 80011ac:	6013      	str	r3, [r2, #0]

	// Calculate Electrical Freq From Input Capture Count
	if(gInputCaptureCnt != gInputCaptureCnt_pre){
 80011ae:	4b91      	ldr	r3, [pc, #580]	; (80013f4 <calcElectAngle+0x26c>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	4b91      	ldr	r3, [pc, #580]	; (80013f8 <calcElectAngle+0x270>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	429a      	cmp	r2, r3
 80011b8:	d023      	beq.n	8001202 <calcElectAngle+0x7a>
		timeInterval = readTimeInterval(gInputCaptureCnt, gInputCaptureCnt_pre);
 80011ba:	4b8e      	ldr	r3, [pc, #568]	; (80013f4 <calcElectAngle+0x26c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4a8e      	ldr	r2, [pc, #568]	; (80013f8 <calcElectAngle+0x270>)
 80011c0:	6812      	ldr	r2, [r2, #0]
 80011c2:	4611      	mov	r1, r2
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff fe19 	bl	8000dfc <readTimeInterval>
 80011ca:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
		if( timeInterval > 0.0001f)
 80011ce:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80011d2:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80013fc <calcElectAngle+0x274>
 80011d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011de:	dd0c      	ble.n	80011fa <calcElectAngle+0x72>
			gElectFreq = gfDivideAvoidZero(1.0f, timeInterval, SYSTEMCLOCKCYCLE);
 80011e0:	ed9f 1a87 	vldr	s2, [pc, #540]	; 8001400 <calcElectAngle+0x278>
 80011e4:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 80011e8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80011ec:	f7ff fb51 	bl	8000892 <gfDivideAvoidZero>
 80011f0:	eef0 7a40 	vmov.f32	s15, s0
 80011f4:	4b83      	ldr	r3, [pc, #524]	; (8001404 <calcElectAngle+0x27c>)
 80011f6:	edc3 7a00 	vstr	s15, [r3]

		sNoInputCaptureCnt = 0;
 80011fa:	4b83      	ldr	r3, [pc, #524]	; (8001408 <calcElectAngle+0x280>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	801a      	strh	r2, [r3, #0]
 8001200:	e00f      	b.n	8001222 <calcElectAngle+0x9a>
	}
	else if(sNoInputCaptureCnt < 2000)
 8001202:	4b81      	ldr	r3, [pc, #516]	; (8001408 <calcElectAngle+0x280>)
 8001204:	881b      	ldrh	r3, [r3, #0]
 8001206:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800120a:	d206      	bcs.n	800121a <calcElectAngle+0x92>
		sNoInputCaptureCnt ++;
 800120c:	4b7e      	ldr	r3, [pc, #504]	; (8001408 <calcElectAngle+0x280>)
 800120e:	881b      	ldrh	r3, [r3, #0]
 8001210:	3301      	adds	r3, #1
 8001212:	b29a      	uxth	r2, r3
 8001214:	4b7c      	ldr	r3, [pc, #496]	; (8001408 <calcElectAngle+0x280>)
 8001216:	801a      	strh	r2, [r3, #0]
 8001218:	e003      	b.n	8001222 <calcElectAngle+0x9a>
	else
		gElectFreq = 0;
 800121a:	4b7a      	ldr	r3, [pc, #488]	; (8001404 <calcElectAngle+0x27c>)
 800121c:	f04f 0200 	mov.w	r2, #0
 8001220:	601a      	str	r2, [r3, #0]


	// Calculate PLL Gain based on Electrical Angle Velocity
	wc_PLL = sElectAngVeloEstimate * 0.5f;
 8001222:	4b7a      	ldr	r3, [pc, #488]	; (800140c <calcElectAngle+0x284>)
 8001224:	edd3 7a00 	vldr	s15, [r3]
 8001228:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800122c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001230:	edc7 7a08 	vstr	s15, [r7, #32]
	Ts_PLL = 1.0f / (sElectAngVeloEstimate * ONEDIVTWOPI * 6.0f);
 8001234:	4b75      	ldr	r3, [pc, #468]	; (800140c <calcElectAngle+0x284>)
 8001236:	edd3 7a00 	vldr	s15, [r3]
 800123a:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001410 <calcElectAngle+0x288>
 800123e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001242:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8001246:	ee27 7a87 	vmul.f32	s14, s15, s14
 800124a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800124e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001252:	edc7 7a07 	vstr	s15, [r7, #28]
	Kp_PLL = wc_PLL;
 8001256:	6a3b      	ldr	r3, [r7, #32]
 8001258:	61bb      	str	r3, [r7, #24]
	Ki_PLL = 0.2f * wc_PLL * wc_PLL * Ts_PLL;
 800125a:	edd7 7a08 	vldr	s15, [r7, #32]
 800125e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001414 <calcElectAngle+0x28c>
 8001262:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001266:	edd7 7a08 	vldr	s15, [r7, #32]
 800126a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800126e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001276:	edc7 7a05 	vstr	s15, [r7, #20]


	// Hold & Calculate Voltage Mode Based on Hall Signals
	sVoltageMode_pre = sVoltageMode;
 800127a:	4b67      	ldr	r3, [pc, #412]	; (8001418 <calcElectAngle+0x290>)
 800127c:	781a      	ldrb	r2, [r3, #0]
 800127e:	4b67      	ldr	r3, [pc, #412]	; (800141c <calcElectAngle+0x294>)
 8001280:	701a      	strb	r2, [r3, #0]
	sVoltageMode = calcVoltageMode(gHall);
 8001282:	485b      	ldr	r0, [pc, #364]	; (80013f0 <calcElectAngle+0x268>)
 8001284:	f000 f8e0 	bl	8001448 <calcVoltageMode>
 8001288:	4603      	mov	r3, r0
 800128a:	461a      	mov	r2, r3
 800128c:	4b62      	ldr	r3, [pc, #392]	; (8001418 <calcElectAngle+0x290>)
 800128e:	701a      	strb	r2, [r3, #0]


	// Hold & Read Actual Electrical Angle Based on Voltage Mode (Consider with Rotational Direction)
	sElectAngleActual_pre = sElectAngleActual;
 8001290:	4b63      	ldr	r3, [pc, #396]	; (8001420 <calcElectAngle+0x298>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a63      	ldr	r2, [pc, #396]	; (8001424 <calcElectAngle+0x29c>)
 8001296:	6013      	str	r3, [r2, #0]
	calcRotDirFromVoltageMode(sVoltageMode_pre, sVoltageMode, &sRotDir);
 8001298:	4b60      	ldr	r3, [pc, #384]	; (800141c <calcElectAngle+0x294>)
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	4a5e      	ldr	r2, [pc, #376]	; (8001418 <calcElectAngle+0x290>)
 800129e:	7811      	ldrb	r1, [r2, #0]
 80012a0:	4a61      	ldr	r2, [pc, #388]	; (8001428 <calcElectAngle+0x2a0>)
 80012a2:	4618      	mov	r0, r3
 80012a4:	f000 f916 	bl	80014d4 <calcRotDirFromVoltageMode>
	sElectAngleActual = calcElectAngleFromVoltageMode(sVoltageMode, sRotDir);
 80012a8:	4b5b      	ldr	r3, [pc, #364]	; (8001418 <calcElectAngle+0x290>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	4a5e      	ldr	r2, [pc, #376]	; (8001428 <calcElectAngle+0x2a0>)
 80012ae:	f992 2000 	ldrsb.w	r2, [r2]
 80012b2:	4611      	mov	r1, r2
 80012b4:	4618      	mov	r0, r3
 80012b6:	f000 f939 	bl	800152c <calcElectAngleFromVoltageMode>
 80012ba:	eef0 7a40 	vmov.f32	s15, s0
 80012be:	4b58      	ldr	r3, [pc, #352]	; (8001420 <calcElectAngle+0x298>)
 80012c0:	edc3 7a00 	vstr	s15, [r3]
	sElectAngleActual = gfWrapTheta(sElectAngleActual);
 80012c4:	4b56      	ldr	r3, [pc, #344]	; (8001420 <calcElectAngle+0x298>)
 80012c6:	edd3 7a00 	vldr	s15, [r3]
 80012ca:	eeb0 0a67 	vmov.f32	s0, s15
 80012ce:	f7ff fb27 	bl	8000920 <gfWrapTheta>
 80012d2:	eef0 7a40 	vmov.f32	s15, s0
 80012d6:	4b52      	ldr	r3, [pc, #328]	; (8001420 <calcElectAngle+0x298>)
 80012d8:	edc3 7a00 	vstr	s15, [r3]

	// Hold & Calculate Whether to Use Lead Angle Control Mode.
	sFlgPLL_pre = sFlgPLL;
 80012dc:	4b53      	ldr	r3, [pc, #332]	; (800142c <calcElectAngle+0x2a4>)
 80012de:	781a      	ldrb	r2, [r3, #0]
 80012e0:	4b53      	ldr	r3, [pc, #332]	; (8001430 <calcElectAngle+0x2a8>)
 80012e2:	701a      	strb	r2, [r3, #0]
	sFlgPLL = flgPLL;
 80012e4:	4a51      	ldr	r2, [pc, #324]	; (800142c <calcElectAngle+0x2a4>)
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	7013      	strb	r3, [r2, #0]

	if(flgPLL == 1){
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d164      	bne.n	80013ba <calcElectAngle+0x232>
		// Six Step Control using Electrical Angle Consider with Lead Angle
		// Reset EstOmega
		if ( sFlgPLL_pre == 0 ){
 80012f0:	4b4f      	ldr	r3, [pc, #316]	; (8001430 <calcElectAngle+0x2a8>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d111      	bne.n	800131c <calcElectAngle+0x194>
			sElectAngVeloEstimate = gElectFreq * TWOPI;
 80012f8:	4b42      	ldr	r3, [pc, #264]	; (8001404 <calcElectAngle+0x27c>)
 80012fa:	edd3 7a00 	vldr	s15, [r3]
 80012fe:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8001434 <calcElectAngle+0x2ac>
 8001302:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001306:	4b41      	ldr	r3, [pc, #260]	; (800140c <calcElectAngle+0x284>)
 8001308:	edc3 7a00 	vstr	s15, [r3]
			sIntegral_ElectAngleErr_Ki = sElectAngVeloEstimate;
 800130c:	4b3f      	ldr	r3, [pc, #252]	; (800140c <calcElectAngle+0x284>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a49      	ldr	r2, [pc, #292]	; (8001438 <calcElectAngle+0x2b0>)
 8001312:	6013      	str	r3, [r2, #0]
			sElectAngleEstimate = sElectAngleActual;
 8001314:	4b42      	ldr	r3, [pc, #264]	; (8001420 <calcElectAngle+0x298>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a48      	ldr	r2, [pc, #288]	; (800143c <calcElectAngle+0x2b4>)
 800131a:	6013      	str	r3, [r2, #0]
		}

		// Estimate Electrical Angle & Velocity using PLL
		sElectAngleEstimate += sElectAngVeloEstimate * CARRIERCYCLE;
 800131c:	4b3b      	ldr	r3, [pc, #236]	; (800140c <calcElectAngle+0x284>)
 800131e:	edd3 7a00 	vldr	s15, [r3]
 8001322:	eddf 6a47 	vldr	s13, [pc, #284]	; 8001440 <calcElectAngle+0x2b8>
 8001326:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800132a:	4b44      	ldr	r3, [pc, #272]	; (800143c <calcElectAngle+0x2b4>)
 800132c:	edd3 7a00 	vldr	s15, [r3]
 8001330:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001334:	4b41      	ldr	r3, [pc, #260]	; (800143c <calcElectAngle+0x2b4>)
 8001336:	edc3 7a00 	vstr	s15, [r3]
		sElectAngleEstimate = gfWrapTheta(sElectAngleEstimate);
 800133a:	4b40      	ldr	r3, [pc, #256]	; (800143c <calcElectAngle+0x2b4>)
 800133c:	edd3 7a00 	vldr	s15, [r3]
 8001340:	eeb0 0a67 	vmov.f32	s0, s15
 8001344:	f7ff faec 	bl	8000920 <gfWrapTheta>
 8001348:	eef0 7a40 	vmov.f32	s15, s0
 800134c:	4b3b      	ldr	r3, [pc, #236]	; (800143c <calcElectAngle+0x2b4>)
 800134e:	edc3 7a00 	vstr	s15, [r3]

		if( sElectAngleActual != sElectAngleActual_pre){
 8001352:	4b33      	ldr	r3, [pc, #204]	; (8001420 <calcElectAngle+0x298>)
 8001354:	ed93 7a00 	vldr	s14, [r3]
 8001358:	4b32      	ldr	r3, [pc, #200]	; (8001424 <calcElectAngle+0x29c>)
 800135a:	edd3 7a00 	vldr	s15, [r3]
 800135e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001366:	d036      	beq.n	80013d6 <calcElectAngle+0x24e>
			sElectAngleErr = sElectAngleActual - sElectAngleEstimate;
 8001368:	4b2d      	ldr	r3, [pc, #180]	; (8001420 <calcElectAngle+0x298>)
 800136a:	ed93 7a00 	vldr	s14, [r3]
 800136e:	4b33      	ldr	r3, [pc, #204]	; (800143c <calcElectAngle+0x2b4>)
 8001370:	edd3 7a00 	vldr	s15, [r3]
 8001374:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001378:	4b32      	ldr	r3, [pc, #200]	; (8001444 <calcElectAngle+0x2bc>)
 800137a:	edc3 7a00 	vstr	s15, [r3]

			// wrap Electrical Angle Err
			sElectAngleErr = gfWrapTheta(sElectAngleErr);
 800137e:	4b31      	ldr	r3, [pc, #196]	; (8001444 <calcElectAngle+0x2bc>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	eeb0 0a67 	vmov.f32	s0, s15
 8001388:	f7ff faca 	bl	8000920 <gfWrapTheta>
 800138c:	eef0 7a40 	vmov.f32	s15, s0
 8001390:	4b2c      	ldr	r3, [pc, #176]	; (8001444 <calcElectAngle+0x2bc>)
 8001392:	edc3 7a00 	vstr	s15, [r3]

			//PLL
			sElectAngVeloEstimate = cfPhaseLockedLoop(sElectAngleErr, Kp_PLL, Ki_PLL, &sIntegral_ElectAngleErr_Ki);
 8001396:	4b2b      	ldr	r3, [pc, #172]	; (8001444 <calcElectAngle+0x2bc>)
 8001398:	edd3 7a00 	vldr	s15, [r3]
 800139c:	4826      	ldr	r0, [pc, #152]	; (8001438 <calcElectAngle+0x2b0>)
 800139e:	ed97 1a05 	vldr	s2, [r7, #20]
 80013a2:	edd7 0a06 	vldr	s1, [r7, #24]
 80013a6:	eeb0 0a67 	vmov.f32	s0, s15
 80013aa:	f7ff fa43 	bl	8000834 <cfPhaseLockedLoop>
 80013ae:	eef0 7a40 	vmov.f32	s15, s0
 80013b2:	4b16      	ldr	r3, [pc, #88]	; (800140c <calcElectAngle+0x284>)
 80013b4:	edc3 7a00 	vstr	s15, [r3]
 80013b8:	e00d      	b.n	80013d6 <calcElectAngle+0x24e>
		}
	}
	else{
		sElectAngleEstimate = sElectAngleActual;
 80013ba:	4b19      	ldr	r3, [pc, #100]	; (8001420 <calcElectAngle+0x298>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a1f      	ldr	r2, [pc, #124]	; (800143c <calcElectAngle+0x2b4>)
 80013c0:	6013      	str	r3, [r2, #0]
		sElectAngVeloEstimate = gElectFreq * TWOPI;
 80013c2:	4b10      	ldr	r3, [pc, #64]	; (8001404 <calcElectAngle+0x27c>)
 80013c4:	edd3 7a00 	vldr	s15, [r3]
 80013c8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001434 <calcElectAngle+0x2ac>
 80013cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013d0:	4b0e      	ldr	r3, [pc, #56]	; (800140c <calcElectAngle+0x284>)
 80013d2:	edc3 7a00 	vstr	s15, [r3]
	}

	*electAngle = sElectAngleEstimate;
 80013d6:	4b19      	ldr	r3, [pc, #100]	; (800143c <calcElectAngle+0x2b4>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	601a      	str	r2, [r3, #0]
	*electAngVelo = sElectAngVeloEstimate;
 80013de:	4b0b      	ldr	r3, [pc, #44]	; (800140c <calcElectAngle+0x284>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	601a      	str	r2, [r3, #0]


}
 80013e6:	bf00      	nop
 80013e8:	3728      	adds	r7, #40	; 0x28
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000090 	.word	0x20000090
 80013f4:	20000094 	.word	0x20000094
 80013f8:	20000098 	.word	0x20000098
 80013fc:	38d1b717 	.word	0x38d1b717
 8001400:	326e9bfb 	.word	0x326e9bfb
 8001404:	2000009c 	.word	0x2000009c
 8001408:	200000e6 	.word	0x200000e6
 800140c:	200000fc 	.word	0x200000fc
 8001410:	3e22f983 	.word	0x3e22f983
 8001414:	3e4ccccd 	.word	0x3e4ccccd
 8001418:	200000e4 	.word	0x200000e4
 800141c:	200000e5 	.word	0x200000e5
 8001420:	200000ec 	.word	0x200000ec
 8001424:	200000f0 	.word	0x200000f0
 8001428:	200000e8 	.word	0x200000e8
 800142c:	200000e9 	.word	0x200000e9
 8001430:	200000ea 	.word	0x200000ea
 8001434:	40c90fdb 	.word	0x40c90fdb
 8001438:	200000f8 	.word	0x200000f8
 800143c:	200000f4 	.word	0x200000f4
 8001440:	45dac000 	.word	0x45dac000
 8001444:	20000100 	.word	0x20000100

08001448 <calcVoltageMode>:
else
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

}*/

static uint8_t calcVoltageMode(uint8_t* Hall){
 8001448:	b480      	push	{r7}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
	uint8_t hallInput;
	uint8_t voltageMode = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	73fb      	strb	r3, [r7, #15]

	// Convert hall input to digital signal
	hallInput = (Hall[2] << 2) + (Hall[1] << 1) + Hall[0];
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3302      	adds	r3, #2
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	b2da      	uxtb	r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	3301      	adds	r3, #1
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	b2db      	uxtb	r3, r3
 8001468:	4413      	add	r3, r2
 800146a:	b2da      	uxtb	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	4413      	add	r3, r2
 8001472:	73bb      	strb	r3, [r7, #14]

	// Decode digital signal to voltage mode
	switch(hallInput){
 8001474:	7bbb      	ldrb	r3, [r7, #14]
 8001476:	3b01      	subs	r3, #1
 8001478:	2b05      	cmp	r3, #5
 800147a:	d821      	bhi.n	80014c0 <calcVoltageMode+0x78>
 800147c:	a201      	add	r2, pc, #4	; (adr r2, 8001484 <calcVoltageMode+0x3c>)
 800147e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001482:	bf00      	nop
 8001484:	080014bb 	.word	0x080014bb
 8001488:	080014a3 	.word	0x080014a3
 800148c:	0800149d 	.word	0x0800149d
 8001490:	080014af 	.word	0x080014af
 8001494:	080014b5 	.word	0x080014b5
 8001498:	080014a9 	.word	0x080014a9
	  case 3:
		voltageMode = 3;
 800149c:	2303      	movs	r3, #3
 800149e:	73fb      	strb	r3, [r7, #15]
		break;
 80014a0:	e011      	b.n	80014c6 <calcVoltageMode+0x7e>
	  case 2:
		voltageMode = 4;
 80014a2:	2304      	movs	r3, #4
 80014a4:	73fb      	strb	r3, [r7, #15]
		break;
 80014a6:	e00e      	b.n	80014c6 <calcVoltageMode+0x7e>
	  case 6:
		voltageMode = 5;
 80014a8:	2305      	movs	r3, #5
 80014aa:	73fb      	strb	r3, [r7, #15]
		break;
 80014ac:	e00b      	b.n	80014c6 <calcVoltageMode+0x7e>
	  case 4:
		voltageMode = 6;
 80014ae:	2306      	movs	r3, #6
 80014b0:	73fb      	strb	r3, [r7, #15]
		break;
 80014b2:	e008      	b.n	80014c6 <calcVoltageMode+0x7e>
	  case 5:
		voltageMode = 1;
 80014b4:	2301      	movs	r3, #1
 80014b6:	73fb      	strb	r3, [r7, #15]
		break;
 80014b8:	e005      	b.n	80014c6 <calcVoltageMode+0x7e>
	  case 1:
		voltageMode = 2;
 80014ba:	2302      	movs	r3, #2
 80014bc:	73fb      	strb	r3, [r7, #15]
		break;
 80014be:	e002      	b.n	80014c6 <calcVoltageMode+0x7e>
	  default :
		voltageMode = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	73fb      	strb	r3, [r7, #15]
	  break;
 80014c4:	bf00      	nop
	}
	return voltageMode;
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3714      	adds	r7, #20
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <calcRotDirFromVoltageMode>:
static void calcRotDirFromVoltageMode(uint8_t voltageMode_pre, uint8_t voltageMode, int8_t* rotDir){
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	603a      	str	r2, [r7, #0]
 80014de:	71fb      	strb	r3, [r7, #7]
 80014e0:	460b      	mov	r3, r1
 80014e2:	71bb      	strb	r3, [r7, #6]
	int8_t voltageMode_Diff;

	voltageMode_Diff = (int8_t)voltageMode - (int8_t)voltageMode_pre;
 80014e4:	79ba      	ldrb	r2, [r7, #6]
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	73fb      	strb	r3, [r7, #15]

	// Limit voltageMode_Diff minus1-prus1
	if(voltageMode_Diff > 1)
 80014ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	dd04      	ble.n	8001500 <calcRotDirFromVoltageMode+0x2c>
		voltageMode_Diff -= 6;
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	3b06      	subs	r3, #6
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	73fb      	strb	r3, [r7, #15]
 80014fe:	e008      	b.n	8001512 <calcRotDirFromVoltageMode+0x3e>
	else if(voltageMode_Diff < -1)
 8001500:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001508:	da03      	bge.n	8001512 <calcRotDirFromVoltageMode+0x3e>
		voltageMode_Diff += 6;
 800150a:	7bfb      	ldrb	r3, [r7, #15]
 800150c:	3306      	adds	r3, #6
 800150e:	b2db      	uxtb	r3, r3
 8001510:	73fb      	strb	r3, [r7, #15]

	// if voltageMode changed, Calculate Rotation direction
	if(voltageMode_Diff != 0)
 8001512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d002      	beq.n	8001520 <calcRotDirFromVoltageMode+0x4c>
		*rotDir = voltageMode_Diff;
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	7bfa      	ldrb	r2, [r7, #15]
 800151e:	701a      	strb	r2, [r3, #0]

}
 8001520:	bf00      	nop
 8001522:	3714      	adds	r7, #20
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr

0800152c <calcElectAngleFromVoltageMode>:

static float calcElectAngleFromVoltageMode(uint8_t voltageMode, int8_t rotDir){
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	460a      	mov	r2, r1
 8001536:	71fb      	strb	r3, [r7, #7]
 8001538:	4613      	mov	r3, r2
 800153a:	71bb      	strb	r3, [r7, #6]
		// Calculate ElectAngle in consideration of rotation direction
		float electAngle;
		float electAngle_Center;

		// Calculate Center ElectAngle of the Area
		switch(voltageMode){
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	3b01      	subs	r3, #1
 8001540:	2b05      	cmp	r3, #5
 8001542:	d822      	bhi.n	800158a <calcElectAngleFromVoltageMode+0x5e>
 8001544:	a201      	add	r2, pc, #4	; (adr r2, 800154c <calcElectAngleFromVoltageMode+0x20>)
 8001546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800154a:	bf00      	nop
 800154c:	0800157f 	.word	0x0800157f
 8001550:	08001585 	.word	0x08001585
 8001554:	08001565 	.word	0x08001565
 8001558:	0800156d 	.word	0x0800156d
 800155c:	08001573 	.word	0x08001573
 8001560:	08001579 	.word	0x08001579
		  case 3:
			  electAngle_Center = 0.0f;
 8001564:	f04f 0300 	mov.w	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
			break;
 800156a:	e012      	b.n	8001592 <calcElectAngleFromVoltageMode+0x66>
		  case 4:
			  electAngle_Center = PIDIV3;
 800156c:	4b16      	ldr	r3, [pc, #88]	; (80015c8 <calcElectAngleFromVoltageMode+0x9c>)
 800156e:	60fb      	str	r3, [r7, #12]
			break;
 8001570:	e00f      	b.n	8001592 <calcElectAngleFromVoltageMode+0x66>
		  case 5:
			  electAngle_Center = PIDIV3 * 2.0f;
 8001572:	4b16      	ldr	r3, [pc, #88]	; (80015cc <calcElectAngleFromVoltageMode+0xa0>)
 8001574:	60fb      	str	r3, [r7, #12]
			break;
 8001576:	e00c      	b.n	8001592 <calcElectAngleFromVoltageMode+0x66>
		  case 6:
			  electAngle_Center = PI;
 8001578:	4b15      	ldr	r3, [pc, #84]	; (80015d0 <calcElectAngleFromVoltageMode+0xa4>)
 800157a:	60fb      	str	r3, [r7, #12]
			break;
 800157c:	e009      	b.n	8001592 <calcElectAngleFromVoltageMode+0x66>
		  case 1:
			  electAngle_Center = -PIDIV3 * 2.0f;
 800157e:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <calcElectAngleFromVoltageMode+0xa8>)
 8001580:	60fb      	str	r3, [r7, #12]
			break;
 8001582:	e006      	b.n	8001592 <calcElectAngleFromVoltageMode+0x66>
		  case 2:
			  electAngle_Center = -PIDIV3;
 8001584:	4b14      	ldr	r3, [pc, #80]	; (80015d8 <calcElectAngleFromVoltageMode+0xac>)
 8001586:	60fb      	str	r3, [r7, #12]
			break;
 8001588:	e003      	b.n	8001592 <calcElectAngleFromVoltageMode+0x66>
		  default :
			  electAngle_Center = 0.0f;
 800158a:	f04f 0300 	mov.w	r3, #0
 800158e:	60fb      	str	r3, [r7, #12]
		  break;
 8001590:	bf00      	nop
		}

		electAngle = electAngle_Center - PIDIV6 * (float)rotDir;
 8001592:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001596:	ee07 3a90 	vmov	s15, r3
 800159a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800159e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80015dc <calcElectAngleFromVoltageMode+0xb0>
 80015a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015a6:	ed97 7a03 	vldr	s14, [r7, #12]
 80015aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015ae:	edc7 7a02 	vstr	s15, [r7, #8]

		return electAngle;
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	ee07 3a90 	vmov	s15, r3
}
 80015b8:	eeb0 0a67 	vmov.f32	s0, s15
 80015bc:	3714      	adds	r7, #20
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	3f860a92 	.word	0x3f860a92
 80015cc:	40060a92 	.word	0x40060a92
 80015d0:	40490fdb 	.word	0x40490fdb
 80015d4:	c0060a92 	.word	0xc0060a92
 80015d8:	bf860a92 	.word	0xbf860a92
 80015dc:	3f060a92 	.word	0x3f060a92

080015e0 <VectorControlTasks>:
static inline float calcAmpFromVect(float* Vect);
static inline float calcModFromVamp(float Vamp, float twoDivVdc);
static inline void Vuvw2Duty(float twoDivVdc, float *Vuvw, float *Duty);
static inline void CurrentFbControl(float *Igd_ref, float *Igd, float electAngVelo, float Vdc, float *Vgd, float* Vamp);

void VectorControlTasks(float *Idq_ref, float theta, float electAngVelo, float *Iuvw, float Vdc, float twoDivVdc, uint8_t flgFB, float* Duty, int8_t* outputMode){
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b08a      	sub	sp, #40	; 0x28
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	61f8      	str	r0, [r7, #28]
 80015e8:	ed87 0a06 	vstr	s0, [r7, #24]
 80015ec:	edc7 0a05 	vstr	s1, [r7, #20]
 80015f0:	6139      	str	r1, [r7, #16]
 80015f2:	ed87 1a03 	vstr	s2, [r7, #12]
 80015f6:	edc7 1a02 	vstr	s3, [r7, #8]
 80015fa:	603b      	str	r3, [r7, #0]
 80015fc:	4613      	mov	r3, r2
 80015fe:	71fb      	strb	r3, [r7, #7]
	float Vq_ref_open;
	if ( flgFB == 0 ){
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d139      	bne.n	800167a <VectorControlTasks+0x9a>
		Vq_ref_open = Idq_ref[1] * 2.0 * Ra;//Vdc * SQRT3DIV2_DIV2 * gVolume;
 8001606:	69fb      	ldr	r3, [r7, #28]
 8001608:	3304      	adds	r3, #4
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff f869 	bl	80006e4 <__aeabi_f2d>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	f7fe ff07 	bl	8000428 <__adddf3>
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4610      	mov	r0, r2
 8001620:	4619      	mov	r1, r3
 8001622:	a397      	add	r3, pc, #604	; (adr r3, 8001880 <VectorControlTasks+0x2a0>)
 8001624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001628:	f7fe fdce 	bl	80001c8 <__aeabi_dmul>
 800162c:	4602      	mov	r2, r0
 800162e:	460b      	mov	r3, r1
 8001630:	4610      	mov	r0, r2
 8001632:	4619      	mov	r1, r3
 8001634:	f7ff f8ae 	bl	8000794 <__aeabi_d2f>
 8001638:	4603      	mov	r3, r0
 800163a:	627b      	str	r3, [r7, #36]	; 0x24
			OpenLoopTasks(Vq_ref_open, theta, Iuvw, twoDivVdc, Duty, outputMode);
 800163c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800163e:	6839      	ldr	r1, [r7, #0]
 8001640:	ed97 1a02 	vldr	s2, [r7, #8]
 8001644:	6938      	ldr	r0, [r7, #16]
 8001646:	edd7 0a06 	vldr	s1, [r7, #24]
 800164a:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 800164e:	f000 f91b 	bl	8001888 <OpenLoopTasks>
			sVdq[0] = 0.0f;
 8001652:	4b75      	ldr	r3, [pc, #468]	; (8001828 <VectorControlTasks+0x248>)
 8001654:	f04f 0200 	mov.w	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
			sVdq[1] = Vq_ref_open;
 800165a:	4a73      	ldr	r2, [pc, #460]	; (8001828 <VectorControlTasks+0x248>)
 800165c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165e:	6053      	str	r3, [r2, #4]
			sVdq_i[0] = 0.0f;
 8001660:	4b72      	ldr	r3, [pc, #456]	; (800182c <VectorControlTasks+0x24c>)
 8001662:	f04f 0200 	mov.w	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
			sVdq_i[1] = 0.0f;
 8001668:	4b70      	ldr	r3, [pc, #448]	; (800182c <VectorControlTasks+0x24c>)
 800166a:	f04f 0200 	mov.w	r2, #0
 800166e:	605a      	str	r2, [r3, #4]
			sIq_ref_LPF = sIq_LPF;
 8001670:	4b6f      	ldr	r3, [pc, #444]	; (8001830 <VectorControlTasks+0x250>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a6f      	ldr	r2, [pc, #444]	; (8001834 <VectorControlTasks+0x254>)
 8001676:	6013      	str	r3, [r2, #0]
 8001678:	e0c5      	b.n	8001806 <VectorControlTasks+0x226>
		}
	else{

		outputMode[0] = OUTPUTMODE_POSITIVE;
 800167a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800167c:	2201      	movs	r2, #1
 800167e:	701a      	strb	r2, [r3, #0]
		outputMode[1] = OUTPUTMODE_POSITIVE;
 8001680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001682:	3301      	adds	r3, #1
 8001684:	2201      	movs	r2, #1
 8001686:	701a      	strb	r2, [r3, #0]
		outputMode[2] = OUTPUTMODE_POSITIVE;
 8001688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800168a:	3302      	adds	r3, #2
 800168c:	2201      	movs	r2, #1
 800168e:	701a      	strb	r2, [r3, #0]


		uvw2ab(gIuvw, sIab);
 8001690:	4969      	ldr	r1, [pc, #420]	; (8001838 <VectorControlTasks+0x258>)
 8001692:	486a      	ldr	r0, [pc, #424]	; (800183c <VectorControlTasks+0x25c>)
 8001694:	f000 f958 	bl	8001948 <uvw2ab>
		ab2dq(theta, sIab, sIdq);
 8001698:	4969      	ldr	r1, [pc, #420]	; (8001840 <VectorControlTasks+0x260>)
 800169a:	4867      	ldr	r0, [pc, #412]	; (8001838 <VectorControlTasks+0x258>)
 800169c:	ed97 0a06 	vldr	s0, [r7, #24]
 80016a0:	f000 f9dc 	bl	8001a5c <ab2dq>

		gLPF(Idq_ref[1], 62.8f, CARRIERCYCLE, &sIq_ref_LPF);
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	3304      	adds	r3, #4
 80016a8:	edd3 7a00 	vldr	s15, [r3]
 80016ac:	4861      	ldr	r0, [pc, #388]	; (8001834 <VectorControlTasks+0x254>)
 80016ae:	ed9f 1a65 	vldr	s2, [pc, #404]	; 8001844 <VectorControlTasks+0x264>
 80016b2:	eddf 0a65 	vldr	s1, [pc, #404]	; 8001848 <VectorControlTasks+0x268>
 80016b6:	eeb0 0a67 	vmov.f32	s0, s15
 80016ba:	f7ff f9bc 	bl	8000a36 <gLPF>
		Idq_ref[1] = sIq_ref_LPF; // zanteisyori
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	3304      	adds	r3, #4
 80016c2:	4a5c      	ldr	r2, [pc, #368]	; (8001834 <VectorControlTasks+0x254>)
 80016c4:	6812      	ldr	r2, [r2, #0]
 80016c6:	601a      	str	r2, [r3, #0]
		CurrentFbControl(Idq_ref, sIdq, electAngVelo, Vdc, sVdq, &sVamp);
 80016c8:	4b60      	ldr	r3, [pc, #384]	; (800184c <VectorControlTasks+0x26c>)
 80016ca:	4a57      	ldr	r2, [pc, #348]	; (8001828 <VectorControlTasks+0x248>)
 80016cc:	edd7 0a03 	vldr	s1, [r7, #12]
 80016d0:	ed97 0a05 	vldr	s0, [r7, #20]
 80016d4:	495a      	ldr	r1, [pc, #360]	; (8001840 <VectorControlTasks+0x260>)
 80016d6:	69f8      	ldr	r0, [r7, #28]
 80016d8:	f000 fb1e 	bl	8001d18 <CurrentFbControl>
		sMod = calcModFromVamp(sVamp, gTwoDivVdc);
 80016dc:	4b5b      	ldr	r3, [pc, #364]	; (800184c <VectorControlTasks+0x26c>)
 80016de:	edd3 7a00 	vldr	s15, [r3]
 80016e2:	4b5b      	ldr	r3, [pc, #364]	; (8001850 <VectorControlTasks+0x270>)
 80016e4:	ed93 7a00 	vldr	s14, [r3]
 80016e8:	eef0 0a47 	vmov.f32	s1, s14
 80016ec:	eeb0 0a67 	vmov.f32	s0, s15
 80016f0:	f000 fa1e 	bl	8001b30 <calcModFromVamp>
 80016f4:	eef0 7a40 	vmov.f32	s15, s0
 80016f8:	4b56      	ldr	r3, [pc, #344]	; (8001854 <VectorControlTasks+0x274>)
 80016fa:	edc3 7a00 	vstr	s15, [r3]

		sEdq[0] = sVdq[0] - Ra * sIdq[0] + La * electAngVelo * sIdq[1];
 80016fe:	4b4a      	ldr	r3, [pc, #296]	; (8001828 <VectorControlTasks+0x248>)
 8001700:	ed93 7a00 	vldr	s14, [r3]
 8001704:	4b4e      	ldr	r3, [pc, #312]	; (8001840 <VectorControlTasks+0x260>)
 8001706:	edd3 7a00 	vldr	s15, [r3]
 800170a:	eddf 6a53 	vldr	s13, [pc, #332]	; 8001858 <VectorControlTasks+0x278>
 800170e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001712:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001716:	edd7 7a05 	vldr	s15, [r7, #20]
 800171a:	eddf 6a50 	vldr	s13, [pc, #320]	; 800185c <VectorControlTasks+0x27c>
 800171e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001722:	4b47      	ldr	r3, [pc, #284]	; (8001840 <VectorControlTasks+0x260>)
 8001724:	edd3 7a01 	vldr	s15, [r3, #4]
 8001728:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800172c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001730:	4b4b      	ldr	r3, [pc, #300]	; (8001860 <VectorControlTasks+0x280>)
 8001732:	edc3 7a00 	vstr	s15, [r3]
		sEdq[1] = sVdq[1] - Ra * sIdq[1] - La * electAngVelo * sIdq[0];
 8001736:	4b3c      	ldr	r3, [pc, #240]	; (8001828 <VectorControlTasks+0x248>)
 8001738:	ed93 7a01 	vldr	s14, [r3, #4]
 800173c:	4b40      	ldr	r3, [pc, #256]	; (8001840 <VectorControlTasks+0x260>)
 800173e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001742:	eddf 6a45 	vldr	s13, [pc, #276]	; 8001858 <VectorControlTasks+0x278>
 8001746:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800174a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800174e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001752:	eddf 6a42 	vldr	s13, [pc, #264]	; 800185c <VectorControlTasks+0x27c>
 8001756:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800175a:	4b39      	ldr	r3, [pc, #228]	; (8001840 <VectorControlTasks+0x260>)
 800175c:	edd3 7a00 	vldr	s15, [r3]
 8001760:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001764:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001768:	4b3d      	ldr	r3, [pc, #244]	; (8001860 <VectorControlTasks+0x280>)
 800176a:	edc3 7a01 	vstr	s15, [r3, #4]
		sAngleErr = atan2f(-1.0f * sEdq[0], sEdq[1]);
 800176e:	4b3c      	ldr	r3, [pc, #240]	; (8001860 <VectorControlTasks+0x280>)
 8001770:	edd3 7a00 	vldr	s15, [r3]
 8001774:	eef1 7a67 	vneg.f32	s15, s15
 8001778:	4b39      	ldr	r3, [pc, #228]	; (8001860 <VectorControlTasks+0x280>)
 800177a:	ed93 7a01 	vldr	s14, [r3, #4]
 800177e:	eef0 0a47 	vmov.f32	s1, s14
 8001782:	eeb0 0a67 	vmov.f32	s0, s15
 8001786:	f006 fd3d 	bl	8008204 <atan2f>
 800178a:	eef0 7a40 	vmov.f32	s15, s0
 800178e:	4b35      	ldr	r3, [pc, #212]	; (8001864 <VectorControlTasks+0x284>)
 8001790:	edc3 7a00 	vstr	s15, [r3]

		dq2ab(theta, sVdq, sVab);
 8001794:	4934      	ldr	r1, [pc, #208]	; (8001868 <VectorControlTasks+0x288>)
 8001796:	4824      	ldr	r0, [pc, #144]	; (8001828 <VectorControlTasks+0x248>)
 8001798:	ed97 0a06 	vldr	s0, [r7, #24]
 800179c:	f000 f9e8 	bl	8001b70 <dq2ab>
		ab2uvw(sVab, sVuvw);
 80017a0:	4932      	ldr	r1, [pc, #200]	; (800186c <VectorControlTasks+0x28c>)
 80017a2:	4831      	ldr	r0, [pc, #196]	; (8001868 <VectorControlTasks+0x288>)
 80017a4:	f000 f918 	bl	80019d8 <ab2uvw>
		Vuvw2Duty(twoDivVdc, sVuvw, Duty);
 80017a8:	6839      	ldr	r1, [r7, #0]
 80017aa:	4830      	ldr	r0, [pc, #192]	; (800186c <VectorControlTasks+0x28c>)
 80017ac:	ed97 0a02 	vldr	s0, [r7, #8]
 80017b0:	f000 fa1e 	bl	8001bf0 <Vuvw2Duty>

		sIdq_ref_1000[0] = Idq_ref[0] * 1000.0f;
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	edd3 7a00 	vldr	s15, [r3]
 80017ba:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001870 <VectorControlTasks+0x290>
 80017be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017c2:	4b2c      	ldr	r3, [pc, #176]	; (8001874 <VectorControlTasks+0x294>)
 80017c4:	edc3 7a00 	vstr	s15, [r3]
		sIdq_ref_1000[1] = Idq_ref[1] * 1000.0f;
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	3304      	adds	r3, #4
 80017cc:	edd3 7a00 	vldr	s15, [r3]
 80017d0:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001870 <VectorControlTasks+0x290>
 80017d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d8:	4b26      	ldr	r3, [pc, #152]	; (8001874 <VectorControlTasks+0x294>)
 80017da:	edc3 7a01 	vstr	s15, [r3, #4]
		sIdq_1000[0] = sIdq[0] * 1000.0f;
 80017de:	4b18      	ldr	r3, [pc, #96]	; (8001840 <VectorControlTasks+0x260>)
 80017e0:	edd3 7a00 	vldr	s15, [r3]
 80017e4:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8001870 <VectorControlTasks+0x290>
 80017e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017ec:	4b22      	ldr	r3, [pc, #136]	; (8001878 <VectorControlTasks+0x298>)
 80017ee:	edc3 7a00 	vstr	s15, [r3]
		sIdq_1000[1] = sIdq[1] * 1000.0f;
 80017f2:	4b13      	ldr	r3, [pc, #76]	; (8001840 <VectorControlTasks+0x260>)
 80017f4:	edd3 7a01 	vldr	s15, [r3, #4]
 80017f8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8001870 <VectorControlTasks+0x290>
 80017fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001800:	4b1d      	ldr	r3, [pc, #116]	; (8001878 <VectorControlTasks+0x298>)
 8001802:	edc3 7a01 	vstr	s15, [r3, #4]
	}

	gLPF(sIdq[1], 125.6f, CARRIERCYCLE, &sIq_LPF);
 8001806:	4b0e      	ldr	r3, [pc, #56]	; (8001840 <VectorControlTasks+0x260>)
 8001808:	edd3 7a01 	vldr	s15, [r3, #4]
 800180c:	4808      	ldr	r0, [pc, #32]	; (8001830 <VectorControlTasks+0x250>)
 800180e:	ed9f 1a0d 	vldr	s2, [pc, #52]	; 8001844 <VectorControlTasks+0x264>
 8001812:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800187c <VectorControlTasks+0x29c>
 8001816:	eeb0 0a67 	vmov.f32	s0, s15
 800181a:	f7ff f90c 	bl	8000a36 <gLPF>

}
 800181e:	bf00      	nop
 8001820:	3728      	adds	r7, #40	; 0x28
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	2000012c 	.word	0x2000012c
 800182c:	20000134 	.word	0x20000134
 8001830:	20000114 	.word	0x20000114
 8001834:	20000118 	.word	0x20000118
 8001838:	20000104 	.word	0x20000104
 800183c:	200000b4 	.word	0x200000b4
 8001840:	2000010c 	.word	0x2000010c
 8001844:	3915cbec 	.word	0x3915cbec
 8001848:	427b3333 	.word	0x427b3333
 800184c:	20000150 	.word	0x20000150
 8001850:	200000ac 	.word	0x200000ac
 8001854:	20000154 	.word	0x20000154
 8001858:	3cdd2f1b 	.word	0x3cdd2f1b
 800185c:	3812ccf7 	.word	0x3812ccf7
 8001860:	20000158 	.word	0x20000158
 8001864:	20000160 	.word	0x20000160
 8001868:	2000013c 	.word	0x2000013c
 800186c:	20000144 	.word	0x20000144
 8001870:	447a0000 	.word	0x447a0000
 8001874:	2000011c 	.word	0x2000011c
 8001878:	20000124 	.word	0x20000124
 800187c:	42fb3333 	.word	0x42fb3333
 8001880:	60000000 	.word	0x60000000
 8001884:	3f9ba5e3 	.word	0x3f9ba5e3

08001888 <OpenLoopTasks>:

void OpenLoopTasks(float VamRef, float theta, float *Iuvw, float twoDivVdc, float* Duty, int8_t* outputMode){
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001892:	edc7 0a04 	vstr	s1, [r7, #16]
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	ed87 1a02 	vstr	s2, [r7, #8]
 800189c:	6079      	str	r1, [r7, #4]
 800189e:	603a      	str	r2, [r7, #0]
	outputMode[0] = OUTPUTMODE_POSITIVE;
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	2201      	movs	r2, #1
 80018a4:	701a      	strb	r2, [r3, #0]
	outputMode[1] = OUTPUTMODE_POSITIVE;
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	3301      	adds	r3, #1
 80018aa:	2201      	movs	r2, #1
 80018ac:	701a      	strb	r2, [r3, #0]
	outputMode[2] = OUTPUTMODE_POSITIVE;
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	3302      	adds	r3, #2
 80018b2:	2201      	movs	r2, #1
 80018b4:	701a      	strb	r2, [r3, #0]

	uvw2ab(gIuvw, sIab);
 80018b6:	491c      	ldr	r1, [pc, #112]	; (8001928 <OpenLoopTasks+0xa0>)
 80018b8:	481c      	ldr	r0, [pc, #112]	; (800192c <OpenLoopTasks+0xa4>)
 80018ba:	f000 f845 	bl	8001948 <uvw2ab>
	ab2dq(theta, sIab, sIdq);
 80018be:	491c      	ldr	r1, [pc, #112]	; (8001930 <OpenLoopTasks+0xa8>)
 80018c0:	4819      	ldr	r0, [pc, #100]	; (8001928 <OpenLoopTasks+0xa0>)
 80018c2:	ed97 0a04 	vldr	s0, [r7, #16]
 80018c6:	f000 f8c9 	bl	8001a5c <ab2dq>
	sVdq[0] = 0.0f;
 80018ca:	4b1a      	ldr	r3, [pc, #104]	; (8001934 <OpenLoopTasks+0xac>)
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
	sVdq[1] = VamRef;
 80018d2:	4a18      	ldr	r2, [pc, #96]	; (8001934 <OpenLoopTasks+0xac>)
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	6053      	str	r3, [r2, #4]
	dq2ab(theta, sVdq, sVab);
 80018d8:	4917      	ldr	r1, [pc, #92]	; (8001938 <OpenLoopTasks+0xb0>)
 80018da:	4816      	ldr	r0, [pc, #88]	; (8001934 <OpenLoopTasks+0xac>)
 80018dc:	ed97 0a04 	vldr	s0, [r7, #16]
 80018e0:	f000 f946 	bl	8001b70 <dq2ab>
	ab2uvw(sVab, sVuvw);
 80018e4:	4915      	ldr	r1, [pc, #84]	; (800193c <OpenLoopTasks+0xb4>)
 80018e6:	4814      	ldr	r0, [pc, #80]	; (8001938 <OpenLoopTasks+0xb0>)
 80018e8:	f000 f876 	bl	80019d8 <ab2uvw>
	Vuvw2Duty(twoDivVdc, sVuvw, Duty);
 80018ec:	6879      	ldr	r1, [r7, #4]
 80018ee:	4813      	ldr	r0, [pc, #76]	; (800193c <OpenLoopTasks+0xb4>)
 80018f0:	ed97 0a02 	vldr	s0, [r7, #8]
 80018f4:	f000 f97c 	bl	8001bf0 <Vuvw2Duty>

	sIdq_1000[0] = sIdq[0] * 1000.0f;
 80018f8:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <OpenLoopTasks+0xa8>)
 80018fa:	edd3 7a00 	vldr	s15, [r3]
 80018fe:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001940 <OpenLoopTasks+0xb8>
 8001902:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001906:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <OpenLoopTasks+0xbc>)
 8001908:	edc3 7a00 	vstr	s15, [r3]
	sIdq_1000[1] = sIdq[1] * 1000.0f;
 800190c:	4b08      	ldr	r3, [pc, #32]	; (8001930 <OpenLoopTasks+0xa8>)
 800190e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001912:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001940 <OpenLoopTasks+0xb8>
 8001916:	ee67 7a87 	vmul.f32	s15, s15, s14
 800191a:	4b0a      	ldr	r3, [pc, #40]	; (8001944 <OpenLoopTasks+0xbc>)
 800191c:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001920:	bf00      	nop
 8001922:	3718      	adds	r7, #24
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20000104 	.word	0x20000104
 800192c:	200000b4 	.word	0x200000b4
 8001930:	2000010c 	.word	0x2000010c
 8001934:	2000012c 	.word	0x2000012c
 8001938:	2000013c 	.word	0x2000013c
 800193c:	20000144 	.word	0x20000144
 8001940:	447a0000 	.word	0x447a0000
 8001944:	20000124 	.word	0x20000124

08001948 <uvw2ab>:

static void uvw2ab(float* uvw, float* ab){
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	ed93 7a00 	vldr	s14, [r3]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3304      	adds	r3, #4
 800195c:	edd3 7a00 	vldr	s15, [r3]
 8001960:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8001964:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001968:	ee37 7a67 	vsub.f32	s14, s14, s15
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	3308      	adds	r3, #8
 8001970:	edd3 7a00 	vldr	s15, [r3]
 8001974:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8001978:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800197c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001980:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80019d0 <uvw2ab+0x88>
 8001984:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV3 * uvw[1] - SQRT3_DIV3 * uvw[2] );
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	3304      	adds	r3, #4
 8001992:	edd3 7a00 	vldr	s15, [r3]
 8001996:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80019d4 <uvw2ab+0x8c>
 800199a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3308      	adds	r3, #8
 80019a2:	edd3 7a00 	vldr	s15, [r3]
 80019a6:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80019d4 <uvw2ab+0x8c>
 80019aa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80019ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	3304      	adds	r3, #4
 80019b6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80019d0 <uvw2ab+0x88>
 80019ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019be:	edc3 7a00 	vstr	s15, [r3]
}
 80019c2:	bf00      	nop
 80019c4:	370c      	adds	r7, #12
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	3f5105ec 	.word	0x3f5105ec
 80019d4:	3f5db3d7 	.word	0x3f5db3d7

080019d8 <ab2uvw>:

static void ab2uvw(float* ab, float* uvw){
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
	uvw[0] = SQRT_2DIV3 * ab[0];
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	edd3 7a00 	vldr	s15, [r3]
 80019e8:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001a54 <ab2uvw+0x7c>
 80019ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	edc3 7a00 	vstr	s15, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV3 * ab[1] );
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	edd3 7a00 	vldr	s15, [r3]
 80019fc:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001a00:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3304      	adds	r3, #4
 8001a08:	edd3 7a00 	vldr	s15, [r3]
 8001a0c:	eddf 6a12 	vldr	s13, [pc, #72]	; 8001a58 <ab2uvw+0x80>
 8001a10:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	3304      	adds	r3, #4
 8001a1c:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001a54 <ab2uvw+0x7c>
 8001a20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a24:	edc3 7a00 	vstr	s15, [r3]
	uvw[2] = - uvw[0] - uvw[1];
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	edd3 7a00 	vldr	s15, [r3]
 8001a2e:	eeb1 7a67 	vneg.f32	s14, s15
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	3304      	adds	r3, #4
 8001a36:	edd3 7a00 	vldr	s15, [r3]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	3308      	adds	r3, #8
 8001a3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a42:	edc3 7a00 	vstr	s15, [r3]
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	3f5105ec 	.word	0x3f5105ec
 8001a58:	3f5db3d7 	.word	0x3f5db3d7

08001a5c <ab2dq>:

static void ab2dq(float theta, float* ab, float* dq){
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a66:	60b8      	str	r0, [r7, #8]
 8001a68:	6079      	str	r1, [r7, #4]
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8001a6a:	ed97 0a03 	vldr	s0, [r7, #12]
 8001a6e:	f006 fb83 	bl	8008178 <sinf>
 8001a72:	ed87 0a05 	vstr	s0, [r7, #20]
	cosTheta = cosf(theta);
 8001a76:	ed97 0a03 	vldr	s0, [r7, #12]
 8001a7a:	f006 fb39 	bl	80080f0 <cosf>
 8001a7e:	ed87 0a04 	vstr	s0, [r7, #16]
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	ed93 7a00 	vldr	s14, [r3]
 8001a88:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	3304      	adds	r3, #4
 8001a94:	edd3 6a00 	vldr	s13, [r3]
 8001a98:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	edc3 7a00 	vstr	s15, [r3]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	edd3 7a00 	vldr	s15, [r3]
 8001ab0:	eeb1 7a67 	vneg.f32	s14, s15
 8001ab4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ab8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	3304      	adds	r3, #4
 8001ac0:	edd3 6a00 	vldr	s13, [r3]
 8001ac4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ac8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3304      	adds	r3, #4
 8001ad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ad4:	edc3 7a00 	vstr	s15, [r3]
}
 8001ad8:	bf00      	nop
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <calcAmpFromVect>:

static float calcAmpFromVect(float* Vect){
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
	float amp;
	float amp2;

	amp2 = Vect[0] * Vect[0] + Vect[1] * Vect[1];
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	ed93 7a00 	vldr	s14, [r3]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	edd3 7a00 	vldr	s15, [r3]
 8001af4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	3304      	adds	r3, #4
 8001afc:	edd3 6a00 	vldr	s13, [r3]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	3304      	adds	r3, #4
 8001b04:	edd3 7a00 	vldr	s15, [r3]
 8001b08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b10:	edc7 7a03 	vstr	s15, [r7, #12]
	amp = sqrtf(amp2);
 8001b14:	ed97 0a03 	vldr	s0, [r7, #12]
 8001b18:	f006 fb96 	bl	8008248 <sqrtf>
 8001b1c:	ed87 0a02 	vstr	s0, [r7, #8]
	return amp;
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	ee07 3a90 	vmov	s15, r3
}
 8001b26:	eeb0 0a67 	vmov.f32	s0, s15
 8001b2a:	3710      	adds	r7, #16
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <calcModFromVamp>:

static float calcModFromVamp(float Vamp, float twoDivVdc){
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	ed87 0a01 	vstr	s0, [r7, #4]
 8001b3a:	edc7 0a00 	vstr	s1, [r7]
	float mod;

	mod = Vamp * twoDivVdc * SQRT_2DIV3;
 8001b3e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b42:	edd7 7a00 	vldr	s15, [r7]
 8001b46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b4a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001b6c <calcModFromVamp+0x3c>
 8001b4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b52:	edc7 7a03 	vstr	s15, [r7, #12]
	return mod;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	ee07 3a90 	vmov	s15, r3
}
 8001b5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b60:	3714      	adds	r7, #20
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	3f5105ec 	.word	0x3f5105ec

08001b70 <dq2ab>:

static void dq2ab(float theta, float* dq, float* ab){
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b7a:	60b8      	str	r0, [r7, #8]
 8001b7c:	6079      	str	r1, [r7, #4]
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8001b7e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001b82:	f006 faf9 	bl	8008178 <sinf>
 8001b86:	ed87 0a05 	vstr	s0, [r7, #20]
	cosTheta = cosf(theta);
 8001b8a:	ed97 0a03 	vldr	s0, [r7, #12]
 8001b8e:	f006 faaf 	bl	80080f0 <cosf>
 8001b92:	ed87 0a04 	vstr	s0, [r7, #16]
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	ed93 7a00 	vldr	s14, [r3]
 8001b9c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ba0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	3304      	adds	r3, #4
 8001ba8:	edd3 6a00 	vldr	s13, [r3]
 8001bac:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	ed93 7a00 	vldr	s14, [r3]
 8001bc4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	3304      	adds	r3, #4
 8001bd0:	edd3 6a00 	vldr	s13, [r3]
 8001bd4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001bd8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3304      	adds	r3, #4
 8001be0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001be4:	edc3 7a00 	vstr	s15, [r3]
}
 8001be8:	bf00      	nop
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <Vuvw2Duty>:

static void Vuvw2Duty(float twoDivVdc, float* Vuvw, float* Duty){
 8001bf0:	b590      	push	{r4, r7, lr}
 8001bf2:	b085      	sub	sp, #20
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	ed87 0a03 	vstr	s0, [r7, #12]
 8001bfa:	60b8      	str	r0, [r7, #8]
 8001bfc:	6079      	str	r1, [r7, #4]
	Duty[0] = (Vuvw[0] * twoDivVdc);
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	ed93 7a00 	vldr	s14, [r3]
 8001c04:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = (Vuvw[1] * twoDivVdc);
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	3304      	adds	r3, #4
 8001c16:	ed93 7a00 	vldr	s14, [r3]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	3304      	adds	r3, #4
 8001c1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c26:	edc3 7a00 	vstr	s15, [r3]
	Duty[2] = -Duty[0] - Duty[1];
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	edd3 7a00 	vldr	s15, [r3]
 8001c30:	eeb1 7a67 	vneg.f32	s14, s15
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	3304      	adds	r3, #4
 8001c38:	edd3 7a00 	vldr	s15, [r3]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3308      	adds	r3, #8
 8001c40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c44:	edc3 7a00 	vstr	s15, [r3]

	Duty[0] = gUpperLowerLimit(Duty[0], DUTYUPPER, DUTYLOWER);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	edd3 7a00 	vldr	s15, [r3]
 8001c4e:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001c52:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001c56:	eeb0 0a67 	vmov.f32	s0, s15
 8001c5a:	f7fe fe9f 	bl	800099c <gUpperLowerLimit>
 8001c5e:	eef0 7a40 	vmov.f32	s15, s0
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = gUpperLowerLimit(Duty[1], DUTYUPPER, DUTYLOWER);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3304      	adds	r3, #4
 8001c6c:	edd3 7a00 	vldr	s15, [r3]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	1d1c      	adds	r4, r3, #4
 8001c74:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001c78:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001c7c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c80:	f7fe fe8c 	bl	800099c <gUpperLowerLimit>
 8001c84:	eef0 7a40 	vmov.f32	s15, s0
 8001c88:	edc4 7a00 	vstr	s15, [r4]
	Duty[2] = gUpperLowerLimit(Duty[2], DUTYUPPER, DUTYLOWER);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	3308      	adds	r3, #8
 8001c90:	edd3 7a00 	vldr	s15, [r3]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f103 0408 	add.w	r4, r3, #8
 8001c9a:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001c9e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001ca2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ca6:	f7fe fe79 	bl	800099c <gUpperLowerLimit>
 8001caa:	eef0 7a40 	vmov.f32	s15, s0
 8001cae:	edc4 7a00 	vstr	s15, [r4]

	//50% CENTER
	Duty[0] = Duty[0] * 0.5f + 0.5f;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	edd3 7a00 	vldr	s15, [r3]
 8001cb8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001cbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cc0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001cc4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = Duty[1] * 0.5f + 0.5f;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	3304      	adds	r3, #4
 8001cd2:	edd3 7a00 	vldr	s15, [r3]
 8001cd6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001cda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	3304      	adds	r3, #4
 8001ce2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001ce6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001cea:	edc3 7a00 	vstr	s15, [r3]
	Duty[2] = Duty[2] * 0.5f + 0.5f;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	3308      	adds	r3, #8
 8001cf2:	edd3 7a00 	vldr	s15, [r3]
 8001cf6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001cfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	3308      	adds	r3, #8
 8001d02:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d06:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d0a:	edc3 7a00 	vstr	s15, [r3]

}
 8001d0e:	bf00      	nop
 8001d10:	3714      	adds	r7, #20
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd90      	pop	{r4, r7, pc}
	...

08001d18 <CurrentFbControl>:



static void CurrentFbControl(float* Igd_ref, float* Igd, float electAngVelo, float Vdc, float* Vgd, float* Vamp){
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08e      	sub	sp, #56	; 0x38
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6178      	str	r0, [r7, #20]
 8001d20:	6139      	str	r1, [r7, #16]
 8001d22:	ed87 0a03 	vstr	s0, [r7, #12]
 8001d26:	edc7 0a02 	vstr	s1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
 8001d2c:	603b      	str	r3, [r7, #0]
	float Kid;
	float VampLimit;
	float Vphase;
	float wc;

	wc = 10.0f * TWOPI;
 8001d2e:	4b65      	ldr	r3, [pc, #404]	; (8001ec4 <CurrentFbControl+0x1ac>)
 8001d30:	637b      	str	r3, [r7, #52]	; 0x34

	Kp = La * wc;
 8001d32:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001d36:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001ec8 <CurrentFbControl+0x1b0>
 8001d3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d3e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	Kig = Ra * wc * CARRIERCYCLE;
 8001d42:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001d46:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8001ecc <CurrentFbControl+0x1b4>
 8001d4a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001d4e:	eddf 6a60 	vldr	s13, [pc, #384]	; 8001ed0 <CurrentFbControl+0x1b8>
 8001d52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d56:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	Kid = Kig;
 8001d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d5c:	62bb      	str	r3, [r7, #40]	; 0x28

	Ierr[0] = Igd_ref[0] - Igd[0];
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	ed93 7a00 	vldr	s14, [r3]
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	edd3 7a00 	vldr	s15, [r3]
 8001d6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d6e:	edc7 7a06 	vstr	s15, [r7, #24]
	Ierr[1] = Igd_ref[1] - Igd[1];
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	3304      	adds	r3, #4
 8001d76:	ed93 7a00 	vldr	s14, [r3]
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	3304      	adds	r3, #4
 8001d7e:	edd3 7a00 	vldr	s15, [r3]
 8001d82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d86:	edc7 7a07 	vstr	s15, [r7, #28]

	sVdq_i[0] += Kig * Ierr[0];
 8001d8a:	4b52      	ldr	r3, [pc, #328]	; (8001ed4 <CurrentFbControl+0x1bc>)
 8001d8c:	ed93 7a00 	vldr	s14, [r3]
 8001d90:	edd7 6a06 	vldr	s13, [r7, #24]
 8001d94:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001d98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001da0:	4b4c      	ldr	r3, [pc, #304]	; (8001ed4 <CurrentFbControl+0x1bc>)
 8001da2:	edc3 7a00 	vstr	s15, [r3]
	sVdq_i[1] += Kid * Ierr[1];
 8001da6:	4b4b      	ldr	r3, [pc, #300]	; (8001ed4 <CurrentFbControl+0x1bc>)
 8001da8:	ed93 7a01 	vldr	s14, [r3, #4]
 8001dac:	edd7 6a07 	vldr	s13, [r7, #28]
 8001db0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001db4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001db8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dbc:	4b45      	ldr	r3, [pc, #276]	; (8001ed4 <CurrentFbControl+0x1bc>)
 8001dbe:	edc3 7a01 	vstr	s15, [r3, #4]

	Vgd[0] = Kp * Ierr[0] + sVdq_i[0];
 8001dc2:	ed97 7a06 	vldr	s14, [r7, #24]
 8001dc6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001dca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dce:	4b41      	ldr	r3, [pc, #260]	; (8001ed4 <CurrentFbControl+0x1bc>)
 8001dd0:	edd3 7a00 	vldr	s15, [r3]
 8001dd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	edc3 7a00 	vstr	s15, [r3]
	Vgd[1] = Ke * electAngVelo + Kp * Ierr[1] + sVdq_i[1];// + Vgd[1] + Kid * Ierr[1] + ;
 8001dde:	edd7 7a03 	vldr	s15, [r7, #12]
 8001de2:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001ed8 <CurrentFbControl+0x1c0>
 8001de6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001dea:	edd7 6a07 	vldr	s13, [r7, #28]
 8001dee:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001df2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001df6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dfa:	4b36      	ldr	r3, [pc, #216]	; (8001ed4 <CurrentFbControl+0x1bc>)
 8001dfc:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	3304      	adds	r3, #4
 8001e04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e08:	edc3 7a00 	vstr	s15, [r3]

	Vphase = atan2f(Vgd[1], Vgd[0]);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3304      	adds	r3, #4
 8001e10:	edd3 7a00 	vldr	s15, [r3]
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	ed93 7a00 	vldr	s14, [r3]
 8001e1a:	eef0 0a47 	vmov.f32	s1, s14
 8001e1e:	eeb0 0a67 	vmov.f32	s0, s15
 8001e22:	f006 f9ef 	bl	8008204 <atan2f>
 8001e26:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

	*Vamp = calcAmpFromVect(Vgd);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f7ff fe58 	bl	8001ae0 <calcAmpFromVect>
 8001e30:	eef0 7a40 	vmov.f32	s15, s0
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	edc3 7a00 	vstr	s15, [r3]

	VampLimit = Vdc * SQRT3DIV2_DIV2;
 8001e3a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e3e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8001edc <CurrentFbControl+0x1c4>
 8001e42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e46:	edc7 7a08 	vstr	s15, [r7, #32]
	if( *Vamp > VampLimit ){
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	edd3 7a00 	vldr	s15, [r3]
 8001e50:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e5c:	d400      	bmi.n	8001e60 <CurrentFbControl+0x148>
		sVdq_i[0] = Vgd[0];
		Vgd[1] = VampLimit * sinf(Vphase);
		sVdq_i[1] = Vgd[1] -  Ke * electAngVelo;

	}
}
 8001e5e:	e02d      	b.n	8001ebc <CurrentFbControl+0x1a4>
		Vgd[0] = VampLimit * cosf(Vphase);
 8001e60:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8001e64:	f006 f944 	bl	80080f0 <cosf>
 8001e68:	eeb0 7a40 	vmov.f32	s14, s0
 8001e6c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	edc3 7a00 	vstr	s15, [r3]
		sVdq_i[0] = Vgd[0];
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a15      	ldr	r2, [pc, #84]	; (8001ed4 <CurrentFbControl+0x1bc>)
 8001e80:	6013      	str	r3, [r2, #0]
		Vgd[1] = VampLimit * sinf(Vphase);
 8001e82:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8001e86:	f006 f977 	bl	8008178 <sinf>
 8001e8a:	eeb0 7a40 	vmov.f32	s14, s0
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	3304      	adds	r3, #4
 8001e92:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e9a:	edc3 7a00 	vstr	s15, [r3]
		sVdq_i[1] = Vgd[1] -  Ke * electAngVelo;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	3304      	adds	r3, #4
 8001ea2:	ed93 7a00 	vldr	s14, [r3]
 8001ea6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001eaa:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001ed8 <CurrentFbControl+0x1c0>
 8001eae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001eb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eb6:	4b07      	ldr	r3, [pc, #28]	; (8001ed4 <CurrentFbControl+0x1bc>)
 8001eb8:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001ebc:	bf00      	nop
 8001ebe:	3738      	adds	r7, #56	; 0x38
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}
 8001ec4:	427b53d2 	.word	0x427b53d2
 8001ec8:	3812ccf7 	.word	0x3812ccf7
 8001ecc:	3cdd2f1b 	.word	0x3cdd2f1b
 8001ed0:	45dac000 	.word	0x45dac000
 8001ed4:	20000134 	.word	0x20000134
 8001ed8:	3c195aaf 	.word	0x3c195aaf
 8001edc:	3f1cc471 	.word	0x3f1cc471

08001ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ee4:	f000 fe22 	bl	8002b2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ee8:	f000 f862 	bl	8001fb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001eec:	f000 fada 	bl	80024a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ef0:	f000 faba 	bl	8002468 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001ef4:	f000 fa88 	bl	8002408 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001ef8:	f000 f8b4 	bl	8002064 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001efc:	f000 f964 	bl	80021c8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001f00:	f000 fa18 	bl	8002334 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001f04:	4824      	ldr	r0, [pc, #144]	; (8001f98 <main+0xb8>)
 8001f06:	f004 fa77 	bl	80063f8 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 8001f0a:	4824      	ldr	r0, [pc, #144]	; (8001f9c <main+0xbc>)
 8001f0c:	f001 fa60 	bl	80033d0 <HAL_ADCEx_InjectedStart_IT>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8001f10:	2201      	movs	r2, #1
 8001f12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f16:	4822      	ldr	r0, [pc, #136]	; (8001fa0 <main+0xc0>)
 8001f18:	f002 fe36 	bl	8004b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f22:	481f      	ldr	r0, [pc, #124]	; (8001fa0 <main+0xc0>)
 8001f24:	f002 fe30 	bl	8004b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8001f28:	2201      	movs	r2, #1
 8001f2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f2e:	481c      	ldr	r0, [pc, #112]	; (8001fa0 <main+0xc0>)
 8001f30:	f002 fe2a 	bl	8004b88 <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001f34:	2100      	movs	r1, #0
 8001f36:	4818      	ldr	r0, [pc, #96]	; (8001f98 <main+0xb8>)
 8001f38:	f004 fb0a 	bl	8006550 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	4816      	ldr	r0, [pc, #88]	; (8001f98 <main+0xb8>)
 8001f40:	f005 fb68 	bl	8007614 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001f44:	2104      	movs	r1, #4
 8001f46:	4814      	ldr	r0, [pc, #80]	; (8001f98 <main+0xb8>)
 8001f48:	f004 fb02 	bl	8006550 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001f4c:	2104      	movs	r1, #4
 8001f4e:	4812      	ldr	r0, [pc, #72]	; (8001f98 <main+0xb8>)
 8001f50:	f005 fb60 	bl	8007614 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001f54:	2108      	movs	r1, #8
 8001f56:	4810      	ldr	r0, [pc, #64]	; (8001f98 <main+0xb8>)
 8001f58:	f004 fafa 	bl	8006550 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001f5c:	2108      	movs	r1, #8
 8001f5e:	480e      	ldr	r0, [pc, #56]	; (8001f98 <main+0xb8>)
 8001f60:	f005 fb58 	bl	8007614 <HAL_TIMEx_PWMN_Start>

  TIM1 -> CCR4 = (TIM1 -> ARR) - 10;//for Carrier Top Interrupt
 8001f64:	4b0f      	ldr	r3, [pc, #60]	; (8001fa4 <main+0xc4>)
 8001f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f68:	4a0e      	ldr	r2, [pc, #56]	; (8001fa4 <main+0xc4>)
 8001f6a:	3b0a      	subs	r3, #10
 8001f6c:	6413      	str	r3, [r2, #64]	; 0x40

  // Start TIM2 Input Capture
  HAL_TIM_Base_Start_IT(&htim2);
 8001f6e:	480e      	ldr	r0, [pc, #56]	; (8001fa8 <main+0xc8>)
 8001f70:	f004 fa42 	bl	80063f8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001f74:	2100      	movs	r1, #0
 8001f76:	480c      	ldr	r0, [pc, #48]	; (8001fa8 <main+0xc8>)
 8001f78:	f004 fc28 	bl	80067cc <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8001f7c:	2104      	movs	r1, #4
 8001f7e:	480a      	ldr	r0, [pc, #40]	; (8001fa8 <main+0xc8>)
 8001f80:	f004 fc24 	bl	80067cc <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 8001f84:	2108      	movs	r1, #8
 8001f86:	4808      	ldr	r0, [pc, #32]	; (8001fa8 <main+0xc8>)
 8001f88:	f004 fc20 	bl	80067cc <HAL_TIM_IC_Start_IT>

  // Start DMA (This function needs to be called after Starting TIM1 & TIM2)
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)gAdcValue, 2);
 8001f8c:	2202      	movs	r2, #2
 8001f8e:	4907      	ldr	r1, [pc, #28]	; (8001fac <main+0xcc>)
 8001f90:	4802      	ldr	r0, [pc, #8]	; (8001f9c <main+0xbc>)
 8001f92:	f000 ffdf 	bl	8002f54 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001f96:	e7fe      	b.n	8001f96 <main+0xb6>
 8001f98:	200001f8 	.word	0x200001f8
 8001f9c:	20000164 	.word	0x20000164
 8001fa0:	48000800 	.word	0x48000800
 8001fa4:	40012c00 	.word	0x40012c00
 8001fa8:	20000244 	.word	0x20000244
 8001fac:	2000008c 	.word	0x2000008c

08001fb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b09c      	sub	sp, #112	; 0x70
 8001fb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fb6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001fba:	2228      	movs	r2, #40	; 0x28
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f006 f88e 	bl	80080e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001fc4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	609a      	str	r2, [r3, #8]
 8001fd0:	60da      	str	r2, [r3, #12]
 8001fd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fd4:	463b      	mov	r3, r7
 8001fd6:	2234      	movs	r2, #52	; 0x34
 8001fd8:	2100      	movs	r1, #0
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f006 f880 	bl	80080e0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fe8:	2310      	movs	r3, #16
 8001fea:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fec:	2302      	movs	r3, #2
 8001fee:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001ff4:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001ff8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ffa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ffe:	4618      	mov	r0, r3
 8002000:	f002 fdf4 	bl	8004bec <HAL_RCC_OscConfig>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800200a:	f000 fac9 	bl	80025a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800200e:	230f      	movs	r3, #15
 8002010:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002012:	2302      	movs	r3, #2
 8002014:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002016:	2300      	movs	r3, #0
 8002018:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800201a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800201e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002020:	2300      	movs	r3, #0
 8002022:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002024:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002028:	2102      	movs	r1, #2
 800202a:	4618      	mov	r0, r3
 800202c:	f003 fe1c 	bl	8005c68 <HAL_RCC_ClockConfig>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002036:	f000 fab3 	bl	80025a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC1;
 800203a:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 800203e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8002040:	2300      	movs	r3, #0
 8002042:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 8002044:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002048:	61bb      	str	r3, [r7, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800204a:	463b      	mov	r3, r7
 800204c:	4618      	mov	r0, r3
 800204e:	f004 f841 	bl	80060d4 <HAL_RCCEx_PeriphCLKConfig>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8002058:	f000 faa2 	bl	80025a0 <Error_Handler>
  }
}
 800205c:	bf00      	nop
 800205e:	3770      	adds	r7, #112	; 0x70
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b090      	sub	sp, #64	; 0x40
 8002068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800206a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	605a      	str	r2, [r3, #4]
 8002074:	609a      	str	r2, [r3, #8]
 8002076:	60da      	str	r2, [r3, #12]
 8002078:	611a      	str	r2, [r3, #16]
 800207a:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 800207c:	463b      	mov	r3, r7
 800207e:	2228      	movs	r2, #40	; 0x28
 8002080:	2100      	movs	r1, #0
 8002082:	4618      	mov	r0, r3
 8002084:	f006 f82c 	bl	80080e0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002088:	4b4e      	ldr	r3, [pc, #312]	; (80021c4 <MX_ADC1_Init+0x160>)
 800208a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800208e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002090:	4b4c      	ldr	r3, [pc, #304]	; (80021c4 <MX_ADC1_Init+0x160>)
 8002092:	2200      	movs	r2, #0
 8002094:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002096:	4b4b      	ldr	r3, [pc, #300]	; (80021c4 <MX_ADC1_Init+0x160>)
 8002098:	2200      	movs	r2, #0
 800209a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800209c:	4b49      	ldr	r3, [pc, #292]	; (80021c4 <MX_ADC1_Init+0x160>)
 800209e:	2201      	movs	r2, #1
 80020a0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80020a2:	4b48      	ldr	r3, [pc, #288]	; (80021c4 <MX_ADC1_Init+0x160>)
 80020a4:	2201      	movs	r2, #1
 80020a6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80020a8:	4b46      	ldr	r3, [pc, #280]	; (80021c4 <MX_ADC1_Init+0x160>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80020b0:	4b44      	ldr	r3, [pc, #272]	; (80021c4 <MX_ADC1_Init+0x160>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80020b6:	4b43      	ldr	r3, [pc, #268]	; (80021c4 <MX_ADC1_Init+0x160>)
 80020b8:	2201      	movs	r2, #1
 80020ba:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020bc:	4b41      	ldr	r3, [pc, #260]	; (80021c4 <MX_ADC1_Init+0x160>)
 80020be:	2200      	movs	r2, #0
 80020c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80020c2:	4b40      	ldr	r3, [pc, #256]	; (80021c4 <MX_ADC1_Init+0x160>)
 80020c4:	2202      	movs	r2, #2
 80020c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80020c8:	4b3e      	ldr	r3, [pc, #248]	; (80021c4 <MX_ADC1_Init+0x160>)
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80020d0:	4b3c      	ldr	r3, [pc, #240]	; (80021c4 <MX_ADC1_Init+0x160>)
 80020d2:	2204      	movs	r2, #4
 80020d4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80020d6:	4b3b      	ldr	r3, [pc, #236]	; (80021c4 <MX_ADC1_Init+0x160>)
 80020d8:	2200      	movs	r2, #0
 80020da:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80020dc:	4b39      	ldr	r3, [pc, #228]	; (80021c4 <MX_ADC1_Init+0x160>)
 80020de:	2200      	movs	r2, #0
 80020e0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80020e2:	4838      	ldr	r0, [pc, #224]	; (80021c4 <MX_ADC1_Init+0x160>)
 80020e4:	f000 fdb0 	bl	8002c48 <HAL_ADC_Init>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80020ee:	f000 fa57 	bl	80025a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80020f2:	2302      	movs	r3, #2
 80020f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80020f6:	2301      	movs	r3, #1
 80020f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80020fa:	2300      	movs	r3, #0
 80020fc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80020fe:	2300      	movs	r3, #0
 8002100:	633b      	str	r3, [r7, #48]	; 0x30
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002102:	2300      	movs	r3, #0
 8002104:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfig.Offset = 0;
 8002106:	2300      	movs	r3, #0
 8002108:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800210a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800210e:	4619      	mov	r1, r3
 8002110:	482c      	ldr	r0, [pc, #176]	; (80021c4 <MX_ADC1_Init+0x160>)
 8002112:	f001 fa0f 	bl	8003534 <HAL_ADC_ConfigChannel>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 800211c:	f000 fa40 	bl	80025a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002120:	2308      	movs	r3, #8
 8002122:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002124:	2302      	movs	r3, #2
 8002126:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002128:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800212c:	4619      	mov	r1, r3
 800212e:	4825      	ldr	r0, [pc, #148]	; (80021c4 <MX_ADC1_Init+0x160>)
 8002130:	f001 fa00 	bl	8003534 <HAL_ADC_ConfigChannel>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800213a:	f000 fa31 	bl	80025a0 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 800213e:	2301      	movs	r3, #1
 8002140:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8002142:	2301      	movs	r3, #1
 8002144:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8002146:	2300      	movs	r3, #0
 8002148:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedNbrOfConversion = 3;
 800214a:	2303      	movs	r3, #3
 800214c:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800214e:	2300      	movs	r3, #0
 8002150:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8002152:	2340      	movs	r3, #64	; 0x40
 8002154:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJECCONV_T1_TRGO;
 8002156:	2300      	movs	r3, #0
 8002158:	623b      	str	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = DISABLE;
 800215a:	2300      	movs	r3, #0
 800215c:	777b      	strb	r3, [r7, #29]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800215e:	2300      	movs	r3, #0
 8002160:	773b      	strb	r3, [r7, #28]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8002162:	2300      	movs	r3, #0
 8002164:	77bb      	strb	r3, [r7, #30]
  sConfigInjected.InjectedOffset = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 800216a:	2300      	movs	r3, #0
 800216c:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800216e:	463b      	mov	r3, r7
 8002170:	4619      	mov	r1, r3
 8002172:	4814      	ldr	r0, [pc, #80]	; (80021c4 <MX_ADC1_Init+0x160>)
 8002174:	f001 fc94 	bl	8003aa0 <HAL_ADCEx_InjectedConfigChannel>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 800217e:	f000 fa0f 	bl	80025a0 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 8002182:	2307      	movs	r3, #7
 8002184:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8002186:	2302      	movs	r3, #2
 8002188:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 800218a:	463b      	mov	r3, r7
 800218c:	4619      	mov	r1, r3
 800218e:	480d      	ldr	r0, [pc, #52]	; (80021c4 <MX_ADC1_Init+0x160>)
 8002190:	f001 fc86 	bl	8003aa0 <HAL_ADCEx_InjectedConfigChannel>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 800219a:	f000 fa01 	bl	80025a0 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 800219e:	2306      	movs	r3, #6
 80021a0:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 80021a2:	2303      	movs	r3, #3
 80021a4:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80021a6:	463b      	mov	r3, r7
 80021a8:	4619      	mov	r1, r3
 80021aa:	4806      	ldr	r0, [pc, #24]	; (80021c4 <MX_ADC1_Init+0x160>)
 80021ac:	f001 fc78 	bl	8003aa0 <HAL_ADCEx_InjectedConfigChannel>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 80021b6:	f000 f9f3 	bl	80025a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80021ba:	bf00      	nop
 80021bc:	3740      	adds	r7, #64	; 0x40
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20000164 	.word	0x20000164

080021c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b096      	sub	sp, #88	; 0x58
 80021cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021ce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80021d2:	2200      	movs	r2, #0
 80021d4:	601a      	str	r2, [r3, #0]
 80021d6:	605a      	str	r2, [r3, #4]
 80021d8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021da:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80021de:	2200      	movs	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]
 80021e2:	605a      	str	r2, [r3, #4]
 80021e4:	609a      	str	r2, [r3, #8]
 80021e6:	60da      	str	r2, [r3, #12]
 80021e8:	611a      	str	r2, [r3, #16]
 80021ea:	615a      	str	r2, [r3, #20]
 80021ec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021ee:	1d3b      	adds	r3, r7, #4
 80021f0:	222c      	movs	r2, #44	; 0x2c
 80021f2:	2100      	movs	r1, #0
 80021f4:	4618      	mov	r0, r3
 80021f6:	f005 ff73 	bl	80080e0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021fa:	4b4c      	ldr	r3, [pc, #304]	; (800232c <MX_TIM1_Init+0x164>)
 80021fc:	4a4c      	ldr	r2, [pc, #304]	; (8002330 <MX_TIM1_Init+0x168>)
 80021fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002200:	4b4a      	ldr	r3, [pc, #296]	; (800232c <MX_TIM1_Init+0x164>)
 8002202:	2200      	movs	r2, #0
 8002204:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002206:	4b49      	ldr	r3, [pc, #292]	; (800232c <MX_TIM1_Init+0x164>)
 8002208:	2220      	movs	r2, #32
 800220a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5000 - 1;
 800220c:	4b47      	ldr	r3, [pc, #284]	; (800232c <MX_TIM1_Init+0x164>)
 800220e:	f241 3287 	movw	r2, #4999	; 0x1387
 8002212:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002214:	4b45      	ldr	r3, [pc, #276]	; (800232c <MX_TIM1_Init+0x164>)
 8002216:	2200      	movs	r2, #0
 8002218:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800221a:	4b44      	ldr	r3, [pc, #272]	; (800232c <MX_TIM1_Init+0x164>)
 800221c:	2200      	movs	r2, #0
 800221e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002220:	4b42      	ldr	r3, [pc, #264]	; (800232c <MX_TIM1_Init+0x164>)
 8002222:	2200      	movs	r2, #0
 8002224:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002226:	4841      	ldr	r0, [pc, #260]	; (800232c <MX_TIM1_Init+0x164>)
 8002228:	f004 f93a 	bl	80064a0 <HAL_TIM_PWM_Init>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8002232:	f000 f9b5 	bl	80025a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8002236:	2370      	movs	r3, #112	; 0x70
 8002238:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800223a:	2300      	movs	r3, #0
 800223c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800223e:	2300      	movs	r3, #0
 8002240:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002242:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002246:	4619      	mov	r1, r3
 8002248:	4838      	ldr	r0, [pc, #224]	; (800232c <MX_TIM1_Init+0x164>)
 800224a:	f005 fa81 	bl	8007750 <HAL_TIMEx_MasterConfigSynchronization>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002254:	f000 f9a4 	bl	80025a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002258:	2360      	movs	r3, #96	; 0x60
 800225a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 800225c:	2300      	movs	r3, #0
 800225e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002260:	2300      	movs	r3, #0
 8002262:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8002264:	2308      	movs	r3, #8
 8002266:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002268:	2300      	movs	r3, #0
 800226a:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800226c:	2300      	movs	r3, #0
 800226e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002270:	2300      	movs	r3, #0
 8002272:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002274:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002278:	2200      	movs	r2, #0
 800227a:	4619      	mov	r1, r3
 800227c:	482b      	ldr	r0, [pc, #172]	; (800232c <MX_TIM1_Init+0x164>)
 800227e:	f004 fc6f 	bl	8006b60 <HAL_TIM_PWM_ConfigChannel>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002288:	f000 f98a 	bl	80025a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800228c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002290:	2204      	movs	r2, #4
 8002292:	4619      	mov	r1, r3
 8002294:	4825      	ldr	r0, [pc, #148]	; (800232c <MX_TIM1_Init+0x164>)
 8002296:	f004 fc63 	bl	8006b60 <HAL_TIM_PWM_ConfigChannel>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80022a0:	f000 f97e 	bl	80025a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022a4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80022a8:	2208      	movs	r2, #8
 80022aa:	4619      	mov	r1, r3
 80022ac:	481f      	ldr	r0, [pc, #124]	; (800232c <MX_TIM1_Init+0x164>)
 80022ae:	f004 fc57 	bl	8006b60 <HAL_TIM_PWM_ConfigChannel>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80022b8:	f000 f972 	bl	80025a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80022bc:	2370      	movs	r3, #112	; 0x70
 80022be:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80022c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80022c4:	220c      	movs	r2, #12
 80022c6:	4619      	mov	r1, r3
 80022c8:	4818      	ldr	r0, [pc, #96]	; (800232c <MX_TIM1_Init+0x164>)
 80022ca:	f004 fc49 	bl	8006b60 <HAL_TIM_PWM_ConfigChannel>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80022d4:	f000 f964 	bl	80025a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80022d8:	2300      	movs	r3, #0
 80022da:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80022dc:	2300      	movs	r3, #0
 80022de:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80022e0:	2300      	movs	r3, #0
 80022e2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80022e4:	2300      	movs	r3, #0
 80022e6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80022e8:	2300      	movs	r3, #0
 80022ea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80022ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022f0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80022f6:	2300      	movs	r3, #0
 80022f8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80022fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022fe:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002300:	2300      	movs	r3, #0
 8002302:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002304:	2300      	movs	r3, #0
 8002306:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002308:	1d3b      	adds	r3, r7, #4
 800230a:	4619      	mov	r1, r3
 800230c:	4807      	ldr	r0, [pc, #28]	; (800232c <MX_TIM1_Init+0x164>)
 800230e:	f005 fa85 	bl	800781c <HAL_TIMEx_ConfigBreakDeadTime>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 8002318:	f000 f942 	bl	80025a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800231c:	4803      	ldr	r0, [pc, #12]	; (800232c <MX_TIM1_Init+0x164>)
 800231e:	f000 fa8f 	bl	8002840 <HAL_TIM_MspPostInit>

}
 8002322:	bf00      	nop
 8002324:	3758      	adds	r7, #88	; 0x58
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	200001f8 	.word	0x200001f8
 8002330:	40012c00 	.word	0x40012c00

08002334 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b088      	sub	sp, #32
 8002338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800233a:	f107 0314 	add.w	r3, r7, #20
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]
 8002344:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002346:	1d3b      	adds	r3, r7, #4
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002352:	4b2c      	ldr	r3, [pc, #176]	; (8002404 <MX_TIM2_Init+0xd0>)
 8002354:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002358:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800235a:	4b2a      	ldr	r3, [pc, #168]	; (8002404 <MX_TIM2_Init+0xd0>)
 800235c:	2200      	movs	r2, #0
 800235e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002360:	4b28      	ldr	r3, [pc, #160]	; (8002404 <MX_TIM2_Init+0xd0>)
 8002362:	2200      	movs	r2, #0
 8002364:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002366:	4b27      	ldr	r3, [pc, #156]	; (8002404 <MX_TIM2_Init+0xd0>)
 8002368:	f04f 32ff 	mov.w	r2, #4294967295
 800236c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800236e:	4b25      	ldr	r3, [pc, #148]	; (8002404 <MX_TIM2_Init+0xd0>)
 8002370:	2200      	movs	r2, #0
 8002372:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002374:	4b23      	ldr	r3, [pc, #140]	; (8002404 <MX_TIM2_Init+0xd0>)
 8002376:	2200      	movs	r2, #0
 8002378:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800237a:	4822      	ldr	r0, [pc, #136]	; (8002404 <MX_TIM2_Init+0xd0>)
 800237c:	f004 f9ce 	bl	800671c <HAL_TIM_IC_Init>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002386:	f000 f90b 	bl	80025a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800238a:	2300      	movs	r3, #0
 800238c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800238e:	2300      	movs	r3, #0
 8002390:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002392:	f107 0314 	add.w	r3, r7, #20
 8002396:	4619      	mov	r1, r3
 8002398:	481a      	ldr	r0, [pc, #104]	; (8002404 <MX_TIM2_Init+0xd0>)
 800239a:	f005 f9d9 	bl	8007750 <HAL_TIMEx_MasterConfigSynchronization>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80023a4:	f000 f8fc 	bl	80025a0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80023a8:	2300      	movs	r3, #0
 80023aa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80023ac:	2301      	movs	r3, #1
 80023ae:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80023b0:	2300      	movs	r3, #0
 80023b2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80023b4:	2300      	movs	r3, #0
 80023b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80023b8:	1d3b      	adds	r3, r7, #4
 80023ba:	2200      	movs	r2, #0
 80023bc:	4619      	mov	r1, r3
 80023be:	4811      	ldr	r0, [pc, #68]	; (8002404 <MX_TIM2_Init+0xd0>)
 80023c0:	f004 fb32 	bl	8006a28 <HAL_TIM_IC_ConfigChannel>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80023ca:	f000 f8e9 	bl	80025a0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80023ce:	1d3b      	adds	r3, r7, #4
 80023d0:	2204      	movs	r2, #4
 80023d2:	4619      	mov	r1, r3
 80023d4:	480b      	ldr	r0, [pc, #44]	; (8002404 <MX_TIM2_Init+0xd0>)
 80023d6:	f004 fb27 	bl	8006a28 <HAL_TIM_IC_ConfigChannel>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80023e0:	f000 f8de 	bl	80025a0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80023e4:	1d3b      	adds	r3, r7, #4
 80023e6:	2208      	movs	r2, #8
 80023e8:	4619      	mov	r1, r3
 80023ea:	4806      	ldr	r0, [pc, #24]	; (8002404 <MX_TIM2_Init+0xd0>)
 80023ec:	f004 fb1c 	bl	8006a28 <HAL_TIM_IC_ConfigChannel>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d001      	beq.n	80023fa <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 80023f6:	f000 f8d3 	bl	80025a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80023fa:	bf00      	nop
 80023fc:	3720      	adds	r7, #32
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000244 	.word	0x20000244

08002408 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800240c:	4b14      	ldr	r3, [pc, #80]	; (8002460 <MX_USART2_UART_Init+0x58>)
 800240e:	4a15      	ldr	r2, [pc, #84]	; (8002464 <MX_USART2_UART_Init+0x5c>)
 8002410:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002412:	4b13      	ldr	r3, [pc, #76]	; (8002460 <MX_USART2_UART_Init+0x58>)
 8002414:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8002418:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800241a:	4b11      	ldr	r3, [pc, #68]	; (8002460 <MX_USART2_UART_Init+0x58>)
 800241c:	2200      	movs	r2, #0
 800241e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002420:	4b0f      	ldr	r3, [pc, #60]	; (8002460 <MX_USART2_UART_Init+0x58>)
 8002422:	2200      	movs	r2, #0
 8002424:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002426:	4b0e      	ldr	r3, [pc, #56]	; (8002460 <MX_USART2_UART_Init+0x58>)
 8002428:	2200      	movs	r2, #0
 800242a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800242c:	4b0c      	ldr	r3, [pc, #48]	; (8002460 <MX_USART2_UART_Init+0x58>)
 800242e:	220c      	movs	r2, #12
 8002430:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002432:	4b0b      	ldr	r3, [pc, #44]	; (8002460 <MX_USART2_UART_Init+0x58>)
 8002434:	2200      	movs	r2, #0
 8002436:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002438:	4b09      	ldr	r3, [pc, #36]	; (8002460 <MX_USART2_UART_Init+0x58>)
 800243a:	2200      	movs	r2, #0
 800243c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800243e:	4b08      	ldr	r3, [pc, #32]	; (8002460 <MX_USART2_UART_Init+0x58>)
 8002440:	2200      	movs	r2, #0
 8002442:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002444:	4b06      	ldr	r3, [pc, #24]	; (8002460 <MX_USART2_UART_Init+0x58>)
 8002446:	2200      	movs	r2, #0
 8002448:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800244a:	4805      	ldr	r0, [pc, #20]	; (8002460 <MX_USART2_UART_Init+0x58>)
 800244c:	f005 fa83 	bl	8007956 <HAL_UART_Init>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002456:	f000 f8a3 	bl	80025a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000290 	.word	0x20000290
 8002464:	40004400 	.word	0x40004400

08002468 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800246e:	4b0c      	ldr	r3, [pc, #48]	; (80024a0 <MX_DMA_Init+0x38>)
 8002470:	695b      	ldr	r3, [r3, #20]
 8002472:	4a0b      	ldr	r2, [pc, #44]	; (80024a0 <MX_DMA_Init+0x38>)
 8002474:	f043 0301 	orr.w	r3, r3, #1
 8002478:	6153      	str	r3, [r2, #20]
 800247a:	4b09      	ldr	r3, [pc, #36]	; (80024a0 <MX_DMA_Init+0x38>)
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	f003 0301 	and.w	r3, r3, #1
 8002482:	607b      	str	r3, [r7, #4]
 8002484:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002486:	2200      	movs	r2, #0
 8002488:	2100      	movs	r1, #0
 800248a:	200b      	movs	r0, #11
 800248c:	f002 f825 	bl	80044da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002490:	200b      	movs	r0, #11
 8002492:	f002 f83e 	bl	8004512 <HAL_NVIC_EnableIRQ>

}
 8002496:	bf00      	nop
 8002498:	3708      	adds	r7, #8
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	40021000 	.word	0x40021000

080024a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08a      	sub	sp, #40	; 0x28
 80024a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024aa:	f107 0314 	add.w	r3, r7, #20
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	605a      	str	r2, [r3, #4]
 80024b4:	609a      	str	r2, [r3, #8]
 80024b6:	60da      	str	r2, [r3, #12]
 80024b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024ba:	4b36      	ldr	r3, [pc, #216]	; (8002594 <MX_GPIO_Init+0xf0>)
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	4a35      	ldr	r2, [pc, #212]	; (8002594 <MX_GPIO_Init+0xf0>)
 80024c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80024c4:	6153      	str	r3, [r2, #20]
 80024c6:	4b33      	ldr	r3, [pc, #204]	; (8002594 <MX_GPIO_Init+0xf0>)
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024d2:	4b30      	ldr	r3, [pc, #192]	; (8002594 <MX_GPIO_Init+0xf0>)
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	4a2f      	ldr	r2, [pc, #188]	; (8002594 <MX_GPIO_Init+0xf0>)
 80024d8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80024dc:	6153      	str	r3, [r2, #20]
 80024de:	4b2d      	ldr	r3, [pc, #180]	; (8002594 <MX_GPIO_Init+0xf0>)
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024e6:	60fb      	str	r3, [r7, #12]
 80024e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ea:	4b2a      	ldr	r3, [pc, #168]	; (8002594 <MX_GPIO_Init+0xf0>)
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	4a29      	ldr	r2, [pc, #164]	; (8002594 <MX_GPIO_Init+0xf0>)
 80024f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024f4:	6153      	str	r3, [r2, #20]
 80024f6:	4b27      	ldr	r3, [pc, #156]	; (8002594 <MX_GPIO_Init+0xf0>)
 80024f8:	695b      	ldr	r3, [r3, #20]
 80024fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024fe:	60bb      	str	r3, [r7, #8]
 8002500:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002502:	4b24      	ldr	r3, [pc, #144]	; (8002594 <MX_GPIO_Init+0xf0>)
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	4a23      	ldr	r2, [pc, #140]	; (8002594 <MX_GPIO_Init+0xf0>)
 8002508:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800250c:	6153      	str	r3, [r2, #20]
 800250e:	4b21      	ldr	r3, [pc, #132]	; (8002594 <MX_GPIO_Init+0xf0>)
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002516:	607b      	str	r3, [r7, #4]
 8002518:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800251a:	2200      	movs	r2, #0
 800251c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002520:	481d      	ldr	r0, [pc, #116]	; (8002598 <MX_GPIO_Init+0xf4>)
 8002522:	f002 fb31 	bl	8004b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 8002526:	2200      	movs	r2, #0
 8002528:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800252c:	481b      	ldr	r0, [pc, #108]	; (800259c <MX_GPIO_Init+0xf8>)
 800252e:	f002 fb2b 	bl	8004b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002532:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002538:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800253c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253e:	2300      	movs	r3, #0
 8002540:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002542:	f107 0314 	add.w	r3, r7, #20
 8002546:	4619      	mov	r1, r3
 8002548:	4814      	ldr	r0, [pc, #80]	; (800259c <MX_GPIO_Init+0xf8>)
 800254a:	f002 f993 	bl	8004874 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800254e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002552:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002554:	2301      	movs	r3, #1
 8002556:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002558:	2300      	movs	r3, #0
 800255a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255c:	2300      	movs	r3, #0
 800255e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002560:	f107 0314 	add.w	r3, r7, #20
 8002564:	4619      	mov	r1, r3
 8002566:	480c      	ldr	r0, [pc, #48]	; (8002598 <MX_GPIO_Init+0xf4>)
 8002568:	f002 f984 	bl	8004874 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin;
 800256c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002572:	2301      	movs	r3, #1
 8002574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002576:	2300      	movs	r3, #0
 8002578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257a:	2300      	movs	r3, #0
 800257c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800257e:	f107 0314 	add.w	r3, r7, #20
 8002582:	4619      	mov	r1, r3
 8002584:	4805      	ldr	r0, [pc, #20]	; (800259c <MX_GPIO_Init+0xf8>)
 8002586:	f002 f975 	bl	8004874 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800258a:	bf00      	nop
 800258c:	3728      	adds	r7, #40	; 0x28
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40021000 	.word	0x40021000
 8002598:	48000400 	.word	0x48000400
 800259c:	48000800 	.word	0x48000800

080025a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025a4:	b672      	cpsid	i
}
 80025a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025a8:	e7fe      	b.n	80025a8 <Error_Handler+0x8>
	...

080025ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b2:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <HAL_MspInit+0x44>)
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	4a0e      	ldr	r2, [pc, #56]	; (80025f0 <HAL_MspInit+0x44>)
 80025b8:	f043 0301 	orr.w	r3, r3, #1
 80025bc:	6193      	str	r3, [r2, #24]
 80025be:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <HAL_MspInit+0x44>)
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	607b      	str	r3, [r7, #4]
 80025c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ca:	4b09      	ldr	r3, [pc, #36]	; (80025f0 <HAL_MspInit+0x44>)
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	4a08      	ldr	r2, [pc, #32]	; (80025f0 <HAL_MspInit+0x44>)
 80025d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025d4:	61d3      	str	r3, [r2, #28]
 80025d6:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <HAL_MspInit+0x44>)
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025de:	603b      	str	r3, [r7, #0]
 80025e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80025e2:	2007      	movs	r0, #7
 80025e4:	f001 ff6e 	bl	80044c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025e8:	bf00      	nop
 80025ea:	3708      	adds	r7, #8
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	40021000 	.word	0x40021000

080025f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b08c      	sub	sp, #48	; 0x30
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025fc:	f107 031c 	add.w	r3, r7, #28
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	605a      	str	r2, [r3, #4]
 8002606:	609a      	str	r2, [r3, #8]
 8002608:	60da      	str	r2, [r3, #12]
 800260a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002614:	f040 8085 	bne.w	8002722 <HAL_ADC_MspInit+0x12e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002618:	4b44      	ldr	r3, [pc, #272]	; (800272c <HAL_ADC_MspInit+0x138>)
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	4a43      	ldr	r2, [pc, #268]	; (800272c <HAL_ADC_MspInit+0x138>)
 800261e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002622:	6153      	str	r3, [r2, #20]
 8002624:	4b41      	ldr	r3, [pc, #260]	; (800272c <HAL_ADC_MspInit+0x138>)
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800262c:	61bb      	str	r3, [r7, #24]
 800262e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002630:	4b3e      	ldr	r3, [pc, #248]	; (800272c <HAL_ADC_MspInit+0x138>)
 8002632:	695b      	ldr	r3, [r3, #20]
 8002634:	4a3d      	ldr	r2, [pc, #244]	; (800272c <HAL_ADC_MspInit+0x138>)
 8002636:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800263a:	6153      	str	r3, [r2, #20]
 800263c:	4b3b      	ldr	r3, [pc, #236]	; (800272c <HAL_ADC_MspInit+0x138>)
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002644:	617b      	str	r3, [r7, #20]
 8002646:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002648:	4b38      	ldr	r3, [pc, #224]	; (800272c <HAL_ADC_MspInit+0x138>)
 800264a:	695b      	ldr	r3, [r3, #20]
 800264c:	4a37      	ldr	r2, [pc, #220]	; (800272c <HAL_ADC_MspInit+0x138>)
 800264e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002652:	6153      	str	r3, [r2, #20]
 8002654:	4b35      	ldr	r3, [pc, #212]	; (800272c <HAL_ADC_MspInit+0x138>)
 8002656:	695b      	ldr	r3, [r3, #20]
 8002658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002660:	4b32      	ldr	r3, [pc, #200]	; (800272c <HAL_ADC_MspInit+0x138>)
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	4a31      	ldr	r2, [pc, #196]	; (800272c <HAL_ADC_MspInit+0x138>)
 8002666:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800266a:	6153      	str	r3, [r2, #20]
 800266c:	4b2f      	ldr	r3, [pc, #188]	; (800272c <HAL_ADC_MspInit+0x138>)
 800266e:	695b      	ldr	r3, [r3, #20]
 8002670:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002678:	230f      	movs	r3, #15
 800267a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800267c:	2303      	movs	r3, #3
 800267e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002680:	2300      	movs	r3, #0
 8002682:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002684:	f107 031c 	add.w	r3, r7, #28
 8002688:	4619      	mov	r1, r3
 800268a:	4829      	ldr	r0, [pc, #164]	; (8002730 <HAL_ADC_MspInit+0x13c>)
 800268c:	f002 f8f2 	bl	8004874 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002690:	2303      	movs	r3, #3
 8002692:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002694:	2303      	movs	r3, #3
 8002696:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002698:	2300      	movs	r3, #0
 800269a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800269c:	f107 031c 	add.w	r3, r7, #28
 80026a0:	4619      	mov	r1, r3
 80026a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026a6:	f002 f8e5 	bl	8004874 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80026aa:	2302      	movs	r3, #2
 80026ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ae:	2303      	movs	r3, #3
 80026b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b2:	2300      	movs	r3, #0
 80026b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026b6:	f107 031c 	add.w	r3, r7, #28
 80026ba:	4619      	mov	r1, r3
 80026bc:	481d      	ldr	r0, [pc, #116]	; (8002734 <HAL_ADC_MspInit+0x140>)
 80026be:	f002 f8d9 	bl	8004874 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80026c2:	4b1d      	ldr	r3, [pc, #116]	; (8002738 <HAL_ADC_MspInit+0x144>)
 80026c4:	4a1d      	ldr	r2, [pc, #116]	; (800273c <HAL_ADC_MspInit+0x148>)
 80026c6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026c8:	4b1b      	ldr	r3, [pc, #108]	; (8002738 <HAL_ADC_MspInit+0x144>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026ce:	4b1a      	ldr	r3, [pc, #104]	; (8002738 <HAL_ADC_MspInit+0x144>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80026d4:	4b18      	ldr	r3, [pc, #96]	; (8002738 <HAL_ADC_MspInit+0x144>)
 80026d6:	2280      	movs	r2, #128	; 0x80
 80026d8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026da:	4b17      	ldr	r3, [pc, #92]	; (8002738 <HAL_ADC_MspInit+0x144>)
 80026dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026e0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026e2:	4b15      	ldr	r3, [pc, #84]	; (8002738 <HAL_ADC_MspInit+0x144>)
 80026e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026e8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80026ea:	4b13      	ldr	r3, [pc, #76]	; (8002738 <HAL_ADC_MspInit+0x144>)
 80026ec:	2220      	movs	r2, #32
 80026ee:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80026f0:	4b11      	ldr	r3, [pc, #68]	; (8002738 <HAL_ADC_MspInit+0x144>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80026f6:	4810      	ldr	r0, [pc, #64]	; (8002738 <HAL_ADC_MspInit+0x144>)
 80026f8:	f001 ff25 	bl	8004546 <HAL_DMA_Init>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <HAL_ADC_MspInit+0x112>
    {
      Error_Handler();
 8002702:	f7ff ff4d 	bl	80025a0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a0b      	ldr	r2, [pc, #44]	; (8002738 <HAL_ADC_MspInit+0x144>)
 800270a:	639a      	str	r2, [r3, #56]	; 0x38
 800270c:	4a0a      	ldr	r2, [pc, #40]	; (8002738 <HAL_ADC_MspInit+0x144>)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002712:	2200      	movs	r2, #0
 8002714:	2100      	movs	r1, #0
 8002716:	2012      	movs	r0, #18
 8002718:	f001 fedf 	bl	80044da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800271c:	2012      	movs	r0, #18
 800271e:	f001 fef8 	bl	8004512 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002722:	bf00      	nop
 8002724:	3730      	adds	r7, #48	; 0x30
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40021000 	.word	0x40021000
 8002730:	48000800 	.word	0x48000800
 8002734:	48000400 	.word	0x48000400
 8002738:	200001b4 	.word	0x200001b4
 800273c:	40020008 	.word	0x40020008

08002740 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002740:	b480      	push	{r7}
 8002742:	b085      	sub	sp, #20
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a0a      	ldr	r2, [pc, #40]	; (8002778 <HAL_TIM_PWM_MspInit+0x38>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d10b      	bne.n	800276a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002752:	4b0a      	ldr	r3, [pc, #40]	; (800277c <HAL_TIM_PWM_MspInit+0x3c>)
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	4a09      	ldr	r2, [pc, #36]	; (800277c <HAL_TIM_PWM_MspInit+0x3c>)
 8002758:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800275c:	6193      	str	r3, [r2, #24]
 800275e:	4b07      	ldr	r3, [pc, #28]	; (800277c <HAL_TIM_PWM_MspInit+0x3c>)
 8002760:	699b      	ldr	r3, [r3, #24]
 8002762:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800276a:	bf00      	nop
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40012c00 	.word	0x40012c00
 800277c:	40021000 	.word	0x40021000

08002780 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b08a      	sub	sp, #40	; 0x28
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002788:	f107 0314 	add.w	r3, r7, #20
 800278c:	2200      	movs	r2, #0
 800278e:	601a      	str	r2, [r3, #0]
 8002790:	605a      	str	r2, [r3, #4]
 8002792:	609a      	str	r2, [r3, #8]
 8002794:	60da      	str	r2, [r3, #12]
 8002796:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027a0:	d146      	bne.n	8002830 <HAL_TIM_IC_MspInit+0xb0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027a2:	4b25      	ldr	r3, [pc, #148]	; (8002838 <HAL_TIM_IC_MspInit+0xb8>)
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	4a24      	ldr	r2, [pc, #144]	; (8002838 <HAL_TIM_IC_MspInit+0xb8>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	61d3      	str	r3, [r2, #28]
 80027ae:	4b22      	ldr	r3, [pc, #136]	; (8002838 <HAL_TIM_IC_MspInit+0xb8>)
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ba:	4b1f      	ldr	r3, [pc, #124]	; (8002838 <HAL_TIM_IC_MspInit+0xb8>)
 80027bc:	695b      	ldr	r3, [r3, #20]
 80027be:	4a1e      	ldr	r2, [pc, #120]	; (8002838 <HAL_TIM_IC_MspInit+0xb8>)
 80027c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027c4:	6153      	str	r3, [r2, #20]
 80027c6:	4b1c      	ldr	r3, [pc, #112]	; (8002838 <HAL_TIM_IC_MspInit+0xb8>)
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027d2:	4b19      	ldr	r3, [pc, #100]	; (8002838 <HAL_TIM_IC_MspInit+0xb8>)
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	4a18      	ldr	r2, [pc, #96]	; (8002838 <HAL_TIM_IC_MspInit+0xb8>)
 80027d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027dc:	6153      	str	r3, [r2, #20]
 80027de:	4b16      	ldr	r3, [pc, #88]	; (8002838 <HAL_TIM_IC_MspInit+0xb8>)
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e6:	60bb      	str	r3, [r7, #8]
 80027e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = H3_Pin|H2_Pin;
 80027ea:	f44f 6381 	mov.w	r3, #1032	; 0x408
 80027ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f0:	2302      	movs	r3, #2
 80027f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f8:	2300      	movs	r3, #0
 80027fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80027fc:	2301      	movs	r3, #1
 80027fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002800:	f107 0314 	add.w	r3, r7, #20
 8002804:	4619      	mov	r1, r3
 8002806:	480d      	ldr	r0, [pc, #52]	; (800283c <HAL_TIM_IC_MspInit+0xbc>)
 8002808:	f002 f834 	bl	8004874 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = H1_Pin;
 800280c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002810:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002812:	2302      	movs	r3, #2
 8002814:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002816:	2300      	movs	r3, #0
 8002818:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281a:	2300      	movs	r3, #0
 800281c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800281e:	2301      	movs	r3, #1
 8002820:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(H1_GPIO_Port, &GPIO_InitStruct);
 8002822:	f107 0314 	add.w	r3, r7, #20
 8002826:	4619      	mov	r1, r3
 8002828:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800282c:	f002 f822 	bl	8004874 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002830:	bf00      	nop
 8002832:	3728      	adds	r7, #40	; 0x28
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40021000 	.word	0x40021000
 800283c:	48000400 	.word	0x48000400

08002840 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b08a      	sub	sp, #40	; 0x28
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002848:	f107 0314 	add.w	r3, r7, #20
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]
 8002850:	605a      	str	r2, [r3, #4]
 8002852:	609a      	str	r2, [r3, #8]
 8002854:	60da      	str	r2, [r3, #12]
 8002856:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a31      	ldr	r2, [pc, #196]	; (8002924 <HAL_TIM_MspPostInit+0xe4>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d15c      	bne.n	800291c <HAL_TIM_MspPostInit+0xdc>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002862:	4b31      	ldr	r3, [pc, #196]	; (8002928 <HAL_TIM_MspPostInit+0xe8>)
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	4a30      	ldr	r2, [pc, #192]	; (8002928 <HAL_TIM_MspPostInit+0xe8>)
 8002868:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800286c:	6153      	str	r3, [r2, #20]
 800286e:	4b2e      	ldr	r3, [pc, #184]	; (8002928 <HAL_TIM_MspPostInit+0xe8>)
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002876:	613b      	str	r3, [r7, #16]
 8002878:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800287a:	4b2b      	ldr	r3, [pc, #172]	; (8002928 <HAL_TIM_MspPostInit+0xe8>)
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	4a2a      	ldr	r2, [pc, #168]	; (8002928 <HAL_TIM_MspPostInit+0xe8>)
 8002880:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002884:	6153      	str	r3, [r2, #20]
 8002886:	4b28      	ldr	r3, [pc, #160]	; (8002928 <HAL_TIM_MspPostInit+0xe8>)
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002892:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8002896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002898:	2302      	movs	r3, #2
 800289a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289c:	2300      	movs	r3, #0
 800289e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a0:	2300      	movs	r3, #0
 80028a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80028a4:	2306      	movs	r3, #6
 80028a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028a8:	f107 0314 	add.w	r3, r7, #20
 80028ac:	4619      	mov	r1, r3
 80028ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028b2:	f001 ffdf 	bl	8004874 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80028b6:	2301      	movs	r3, #1
 80028b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ba:	2302      	movs	r3, #2
 80028bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c2:	2300      	movs	r3, #0
 80028c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80028c6:	2306      	movs	r3, #6
 80028c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ca:	f107 0314 	add.w	r3, r7, #20
 80028ce:	4619      	mov	r1, r3
 80028d0:	4816      	ldr	r0, [pc, #88]	; (800292c <HAL_TIM_MspPostInit+0xec>)
 80028d2:	f001 ffcf 	bl	8004874 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80028d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028dc:	2302      	movs	r3, #2
 80028de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e0:	2300      	movs	r3, #0
 80028e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028e4:	2300      	movs	r3, #0
 80028e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80028e8:	2304      	movs	r3, #4
 80028ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ec:	f107 0314 	add.w	r3, r7, #20
 80028f0:	4619      	mov	r1, r3
 80028f2:	480e      	ldr	r0, [pc, #56]	; (800292c <HAL_TIM_MspPostInit+0xec>)
 80028f4:	f001 ffbe 	bl	8004874 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80028f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fe:	2302      	movs	r3, #2
 8002900:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002902:	2300      	movs	r3, #0
 8002904:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002906:	2300      	movs	r3, #0
 8002908:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 800290a:	230b      	movs	r3, #11
 800290c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800290e:	f107 0314 	add.w	r3, r7, #20
 8002912:	4619      	mov	r1, r3
 8002914:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002918:	f001 ffac 	bl	8004874 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800291c:	bf00      	nop
 800291e:	3728      	adds	r7, #40	; 0x28
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40012c00 	.word	0x40012c00
 8002928:	40021000 	.word	0x40021000
 800292c:	48000400 	.word	0x48000400

08002930 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b08a      	sub	sp, #40	; 0x28
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002938:	f107 0314 	add.w	r3, r7, #20
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a17      	ldr	r2, [pc, #92]	; (80029ac <HAL_UART_MspInit+0x7c>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d128      	bne.n	80029a4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002952:	4b17      	ldr	r3, [pc, #92]	; (80029b0 <HAL_UART_MspInit+0x80>)
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	4a16      	ldr	r2, [pc, #88]	; (80029b0 <HAL_UART_MspInit+0x80>)
 8002958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800295c:	61d3      	str	r3, [r2, #28]
 800295e:	4b14      	ldr	r3, [pc, #80]	; (80029b0 <HAL_UART_MspInit+0x80>)
 8002960:	69db      	ldr	r3, [r3, #28]
 8002962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002966:	613b      	str	r3, [r7, #16]
 8002968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800296a:	4b11      	ldr	r3, [pc, #68]	; (80029b0 <HAL_UART_MspInit+0x80>)
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	4a10      	ldr	r2, [pc, #64]	; (80029b0 <HAL_UART_MspInit+0x80>)
 8002970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002974:	6153      	str	r3, [r2, #20]
 8002976:	4b0e      	ldr	r3, [pc, #56]	; (80029b0 <HAL_UART_MspInit+0x80>)
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002982:	230c      	movs	r3, #12
 8002984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002986:	2302      	movs	r3, #2
 8002988:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	2300      	movs	r3, #0
 800298c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800298e:	2300      	movs	r3, #0
 8002990:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002992:	2307      	movs	r3, #7
 8002994:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002996:	f107 0314 	add.w	r3, r7, #20
 800299a:	4619      	mov	r1, r3
 800299c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029a0:	f001 ff68 	bl	8004874 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80029a4:	bf00      	nop
 80029a6:	3728      	adds	r7, #40	; 0x28
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	40004400 	.word	0x40004400
 80029b0:	40021000 	.word	0x40021000

080029b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029b8:	e7fe      	b.n	80029b8 <NMI_Handler+0x4>

080029ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029ba:	b480      	push	{r7}
 80029bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029be:	e7fe      	b.n	80029be <HardFault_Handler+0x4>

080029c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029c4:	e7fe      	b.n	80029c4 <MemManage_Handler+0x4>

080029c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029c6:	b480      	push	{r7}
 80029c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029ca:	e7fe      	b.n	80029ca <BusFault_Handler+0x4>

080029cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029d0:	e7fe      	b.n	80029d0 <UsageFault_Handler+0x4>

080029d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029d2:	b480      	push	{r7}
 80029d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029d6:	bf00      	nop
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029e4:	bf00      	nop
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029ee:	b480      	push	{r7}
 80029f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029f2:	bf00      	nop
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr

080029fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a00:	f000 f8da 	bl	8002bb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a04:	bf00      	nop
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a0c:	4802      	ldr	r0, [pc, #8]	; (8002a18 <DMA1_Channel1_IRQHandler+0x10>)
 8002a0e:	f001 fe40 	bl	8004692 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a12:	bf00      	nop
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	200001b4 	.word	0x200001b4

08002a1c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN ADC1_IRQn 0 */

	/* USER CODE END ADC1_IRQn 0 */
	HAL_ADC_IRQHandler(&hadc1);
 8002a20:	481c      	ldr	r0, [pc, #112]	; (8002a94 <ADC1_IRQHandler+0x78>)
 8002a22:	f000 fb33 	bl	800308c <HAL_ADC_IRQHandler>

	/* USER CODE BEGIN ADC1_IRQn 1 */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002a26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a2a:	481b      	ldr	r0, [pc, #108]	; (8002a98 <ADC1_IRQHandler+0x7c>)
 8002a2c:	f002 f8c4 	bl	8004bb8 <HAL_GPIO_TogglePin>

	//read IO signals
	gButton1 = readButton1();
 8002a30:	f7fe f9c4 	bl	8000dbc <readButton1>
 8002a34:	4603      	mov	r3, r0
 8002a36:	461a      	mov	r2, r3
 8002a38:	4b18      	ldr	r3, [pc, #96]	; (8002a9c <ADC1_IRQHandler+0x80>)
 8002a3a:	701a      	strb	r2, [r3, #0]
	gVolume = readVolume();
 8002a3c:	f7fe fa26 	bl	8000e8c <readVolume>
 8002a40:	eef0 7a40 	vmov.f32	s15, s0
 8002a44:	4b16      	ldr	r3, [pc, #88]	; (8002aa0 <ADC1_IRQHandler+0x84>)
 8002a46:	edc3 7a00 	vstr	s15, [r3]
	readCurrent(gIuvw_AD, gIuvw);
 8002a4a:	4916      	ldr	r1, [pc, #88]	; (8002aa4 <ADC1_IRQHandler+0x88>)
 8002a4c:	4816      	ldr	r0, [pc, #88]	; (8002aa8 <ADC1_IRQHandler+0x8c>)
 8002a4e:	f7fe fa6b 	bl	8000f28 <readCurrent>
	gVdc = readVdc();
 8002a52:	f7fe fa47 	bl	8000ee4 <readVdc>
 8002a56:	eef0 7a40 	vmov.f32	s15, s0
 8002a5a:	4b14      	ldr	r3, [pc, #80]	; (8002aac <ADC1_IRQHandler+0x90>)
 8002a5c:	edc3 7a00 	vstr	s15, [r3]
	gTwoDivVdc = gfDivideAvoidZero(2.0f, gVdc, 1.0f);
 8002a60:	4b12      	ldr	r3, [pc, #72]	; (8002aac <ADC1_IRQHandler+0x90>)
 8002a62:	edd3 7a00 	vldr	s15, [r3]
 8002a66:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8002a6a:	eef0 0a67 	vmov.f32	s1, s15
 8002a6e:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8002a72:	f7fd ff0e 	bl	8000892 <gfDivideAvoidZero>
 8002a76:	eef0 7a40 	vmov.f32	s15, s0
 8002a7a:	4b0d      	ldr	r3, [pc, #52]	; (8002ab0 <ADC1_IRQHandler+0x94>)
 8002a7c:	edc3 7a00 	vstr	s15, [r3]

	// Sequence Control
	Sequence();
 8002a80:	f7fe f80a 	bl	8000a98 <Sequence>

	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002a84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a88:	4803      	ldr	r0, [pc, #12]	; (8002a98 <ADC1_IRQHandler+0x7c>)
 8002a8a:	f002 f895 	bl	8004bb8 <HAL_GPIO_TogglePin>

  /* USER CODE END ADC1_IRQn 1 */
}
 8002a8e:	bf00      	nop
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	20000164 	.word	0x20000164
 8002a98:	48000400 	.word	0x48000400
 8002a9c:	20000093 	.word	0x20000093
 8002aa0:	200000b0 	.word	0x200000b0
 8002aa4:	200000b4 	.word	0x200000b4
 8002aa8:	200000c0 	.word	0x200000c0
 8002aac:	200000a8 	.word	0x200000a8
 8002ab0:	200000ac 	.word	0x200000ac

08002ab4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ab8:	4b06      	ldr	r3, [pc, #24]	; (8002ad4 <SystemInit+0x20>)
 8002aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002abe:	4a05      	ldr	r2, [pc, #20]	; (8002ad4 <SystemInit+0x20>)
 8002ac0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ac4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ac8:	bf00      	nop
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	e000ed00 	.word	0xe000ed00

08002ad8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002ad8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b10 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002adc:	f7ff ffea 	bl	8002ab4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ae0:	480c      	ldr	r0, [pc, #48]	; (8002b14 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ae2:	490d      	ldr	r1, [pc, #52]	; (8002b18 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ae4:	4a0d      	ldr	r2, [pc, #52]	; (8002b1c <LoopForever+0xe>)
  movs r3, #0
 8002ae6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ae8:	e002      	b.n	8002af0 <LoopCopyDataInit>

08002aea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002aea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002aec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aee:	3304      	adds	r3, #4

08002af0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002af0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002af2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002af4:	d3f9      	bcc.n	8002aea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002af6:	4a0a      	ldr	r2, [pc, #40]	; (8002b20 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002af8:	4c0a      	ldr	r4, [pc, #40]	; (8002b24 <LoopForever+0x16>)
  movs r3, #0
 8002afa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002afc:	e001      	b.n	8002b02 <LoopFillZerobss>

08002afe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002afe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b00:	3204      	adds	r2, #4

08002b02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b04:	d3fb      	bcc.n	8002afe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b06:	f005 fac7 	bl	8008098 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b0a:	f7ff f9e9 	bl	8001ee0 <main>

08002b0e <LoopForever>:

LoopForever:
    b LoopForever
 8002b0e:	e7fe      	b.n	8002b0e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002b10:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002b14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b18:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002b1c:	0800950c 	.word	0x0800950c
  ldr r2, =_sbss
 8002b20:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002b24:	2000031c 	.word	0x2000031c

08002b28 <CAN_RX1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002b28:	e7fe      	b.n	8002b28 <CAN_RX1_IRQHandler>
	...

08002b2c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b30:	4b08      	ldr	r3, [pc, #32]	; (8002b54 <HAL_Init+0x28>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a07      	ldr	r2, [pc, #28]	; (8002b54 <HAL_Init+0x28>)
 8002b36:	f043 0310 	orr.w	r3, r3, #16
 8002b3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b3c:	2003      	movs	r0, #3
 8002b3e:	f001 fcc1 	bl	80044c4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b42:	2000      	movs	r0, #0
 8002b44:	f000 f808 	bl	8002b58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b48:	f7ff fd30 	bl	80025ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b4c:	2300      	movs	r3, #0
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	40022000 	.word	0x40022000

08002b58 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b60:	4b12      	ldr	r3, [pc, #72]	; (8002bac <HAL_InitTick+0x54>)
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	4b12      	ldr	r3, [pc, #72]	; (8002bb0 <HAL_InitTick+0x58>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	4619      	mov	r1, r3
 8002b6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b76:	4618      	mov	r0, r3
 8002b78:	f001 fcd9 	bl	800452e <HAL_SYSTICK_Config>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e00e      	b.n	8002ba4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2b0f      	cmp	r3, #15
 8002b8a:	d80a      	bhi.n	8002ba2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	6879      	ldr	r1, [r7, #4]
 8002b90:	f04f 30ff 	mov.w	r0, #4294967295
 8002b94:	f001 fca1 	bl	80044da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b98:	4a06      	ldr	r2, [pc, #24]	; (8002bb4 <HAL_InitTick+0x5c>)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e000      	b.n	8002ba4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	20000000 	.word	0x20000000
 8002bb0:	20000008 	.word	0x20000008
 8002bb4:	20000004 	.word	0x20000004

08002bb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bbc:	4b06      	ldr	r3, [pc, #24]	; (8002bd8 <HAL_IncTick+0x20>)
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	4b06      	ldr	r3, [pc, #24]	; (8002bdc <HAL_IncTick+0x24>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	4a04      	ldr	r2, [pc, #16]	; (8002bdc <HAL_IncTick+0x24>)
 8002bca:	6013      	str	r3, [r2, #0]
}
 8002bcc:	bf00      	nop
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr
 8002bd6:	bf00      	nop
 8002bd8:	20000008 	.word	0x20000008
 8002bdc:	20000318 	.word	0x20000318

08002be0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  return uwTick;  
 8002be4:	4b03      	ldr	r3, [pc, #12]	; (8002bf4 <HAL_GetTick+0x14>)
 8002be6:	681b      	ldr	r3, [r3, #0]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	20000318 	.word	0x20000318

08002bf8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002c14:	bf00      	nop
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8002c28:	bf00      	nop
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002c3c:	bf00      	nop
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b09a      	sub	sp, #104	; 0x68
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c50:	2300      	movs	r3, #0
 8002c52:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002c56:	2300      	movs	r3, #0
 8002c58:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d101      	bne.n	8002c68 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e169      	b.n	8002f3c <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	691b      	ldr	r3, [r3, #16]
 8002c6c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c72:	f003 0310 	and.w	r3, r3, #16
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d176      	bne.n	8002d68 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d152      	bne.n	8002d28 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7ff fca9 	bl	80025f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d13b      	bne.n	8002d28 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f001 fad1 	bl	8004258 <ADC_Disable>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc0:	f003 0310 	and.w	r3, r3, #16
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d12f      	bne.n	8002d28 <HAL_ADC_Init+0xe0>
 8002cc8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d12b      	bne.n	8002d28 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002cd8:	f023 0302 	bic.w	r3, r3, #2
 8002cdc:	f043 0202 	orr.w	r2, r3, #2
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	689a      	ldr	r2, [r3, #8]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002cf2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	689a      	ldr	r2, [r3, #8]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002d02:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d04:	4b8f      	ldr	r3, [pc, #572]	; (8002f44 <HAL_ADC_Init+0x2fc>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a8f      	ldr	r2, [pc, #572]	; (8002f48 <HAL_ADC_Init+0x300>)
 8002d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0e:	0c9a      	lsrs	r2, r3, #18
 8002d10:	4613      	mov	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d1a:	e002      	b.n	8002d22 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d1f9      	bne.n	8002d1c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d007      	beq.n	8002d46 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002d40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d44:	d110      	bne.n	8002d68 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	f023 0312 	bic.w	r3, r3, #18
 8002d4e:	f043 0210 	orr.w	r2, r3, #16
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d5a:	f043 0201 	orr.w	r2, r3, #1
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6c:	f003 0310 	and.w	r3, r3, #16
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f040 80d6 	bne.w	8002f22 <HAL_ADC_Init+0x2da>
 8002d76:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f040 80d1 	bne.w	8002f22 <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	f040 80c9 	bne.w	8002f22 <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d94:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002d98:	f043 0202 	orr.w	r2, r3, #2
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002da0:	4b6a      	ldr	r3, [pc, #424]	; (8002f4c <HAL_ADC_Init+0x304>)
 8002da2:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002da4:	2300      	movs	r3, #0
 8002da6:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 0303 	and.w	r3, r3, #3
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d108      	bne.n	8002dc8 <HAL_ADC_Init+0x180>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d101      	bne.n	8002dc8 <HAL_ADC_Init+0x180>
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e000      	b.n	8002dca <HAL_ADC_Init+0x182>
 8002dc8:	2300      	movs	r3, #0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d11c      	bne.n	8002e08 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002dce:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d010      	beq.n	8002df6 <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f003 0303 	and.w	r3, r3, #3
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d107      	bne.n	8002df0 <HAL_ADC_Init+0x1a8>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d101      	bne.n	8002df0 <HAL_ADC_Init+0x1a8>
 8002dec:	2301      	movs	r3, #1
 8002dee:	e000      	b.n	8002df2 <HAL_ADC_Init+0x1aa>
 8002df0:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d108      	bne.n	8002e08 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002df6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	431a      	orrs	r2, r3
 8002e04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e06:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	7e5b      	ldrb	r3, [r3, #25]
 8002e0c:	035b      	lsls	r3, r3, #13
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e12:	2a01      	cmp	r2, #1
 8002e14:	d002      	beq.n	8002e1c <HAL_ADC_Init+0x1d4>
 8002e16:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e1a:	e000      	b.n	8002e1e <HAL_ADC_Init+0x1d6>
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	431a      	orrs	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d11b      	bne.n	8002e74 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	7e5b      	ldrb	r3, [r3, #25]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d109      	bne.n	8002e58 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	3b01      	subs	r3, #1
 8002e4a:	045a      	lsls	r2, r3, #17
 8002e4c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e54:	663b      	str	r3, [r7, #96]	; 0x60
 8002e56:	e00d      	b.n	8002e74 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002e60:	f043 0220 	orr.w	r2, r3, #32
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e6c:	f043 0201 	orr.w	r2, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d007      	beq.n	8002e8c <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e84:	4313      	orrs	r3, r2
 8002e86:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 030c 	and.w	r3, r3, #12
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d114      	bne.n	8002ec4 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6812      	ldr	r2, [r2, #0]
 8002ea4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ea8:	f023 0302 	bic.w	r3, r3, #2
 8002eac:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	7e1b      	ldrb	r3, [r3, #24]
 8002eb2:	039a      	lsls	r2, r3, #14
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	68da      	ldr	r2, [r3, #12]
 8002eca:	4b21      	ldr	r3, [pc, #132]	; (8002f50 <HAL_ADC_Init+0x308>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6812      	ldr	r2, [r2, #0]
 8002ed2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002ed4:	430b      	orrs	r3, r1
 8002ed6:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d10c      	bne.n	8002efa <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee6:	f023 010f 	bic.w	r1, r3, #15
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	1e5a      	subs	r2, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	631a      	str	r2, [r3, #48]	; 0x30
 8002ef8:	e007      	b.n	8002f0a <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 020f 	bic.w	r2, r2, #15
 8002f08:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f14:	f023 0303 	bic.w	r3, r3, #3
 8002f18:	f043 0201 	orr.w	r2, r3, #1
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	641a      	str	r2, [r3, #64]	; 0x40
 8002f20:	e00a      	b.n	8002f38 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f26:	f023 0312 	bic.w	r3, r3, #18
 8002f2a:	f043 0210 	orr.w	r2, r3, #16
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002f32:	2301      	movs	r3, #1
 8002f34:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002f38:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3768      	adds	r7, #104	; 0x68
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	20000000 	.word	0x20000000
 8002f48:	431bde83 	.word	0x431bde83
 8002f4c:	50000300 	.word	0x50000300
 8002f50:	fff0c007 	.word	0xfff0c007

08002f54 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f60:	2300      	movs	r3, #0
 8002f62:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 0304 	and.w	r3, r3, #4
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d17e      	bne.n	8003070 <HAL_ADC_Start_DMA+0x11c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d101      	bne.n	8002f80 <HAL_ADC_Start_DMA+0x2c>
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	e07a      	b.n	8003076 <HAL_ADC_Start_DMA+0x122>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002f88:	68f8      	ldr	r0, [r7, #12]
 8002f8a:	f001 f901 	bl	8004190 <ADC_Enable>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002f92:	7dfb      	ldrb	r3, [r7, #23]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d166      	bne.n	8003066 <HAL_ADC_Start_DMA+0x112>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002fa0:	f023 0301 	bic.w	r3, r3, #1
 8002fa4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	641a      	str	r2, [r3, #64]	; 0x40
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d007      	beq.n	8002fd6 <HAL_ADC_Start_DMA+0x82>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	641a      	str	r2, [r3, #64]	; 0x40
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fe2:	d106      	bne.n	8002ff2 <HAL_ADC_Start_DMA+0x9e>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe8:	f023 0206 	bic.w	r2, r3, #6
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	645a      	str	r2, [r3, #68]	; 0x44
 8002ff0:	e002      	b.n	8002ff8 <HAL_ADC_Start_DMA+0xa4>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003004:	4a1e      	ldr	r2, [pc, #120]	; (8003080 <HAL_ADC_Start_DMA+0x12c>)
 8003006:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800300c:	4a1d      	ldr	r2, [pc, #116]	; (8003084 <HAL_ADC_Start_DMA+0x130>)
 800300e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003014:	4a1c      	ldr	r2, [pc, #112]	; (8003088 <HAL_ADC_Start_DMA+0x134>)
 8003016:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	221c      	movs	r2, #28
 800301e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f042 0210 	orr.w	r2, r2, #16
 800302e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68da      	ldr	r2, [r3, #12]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f042 0201 	orr.w	r2, r2, #1
 800303e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	3340      	adds	r3, #64	; 0x40
 800304a:	4619      	mov	r1, r3
 800304c:	68ba      	ldr	r2, [r7, #8]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f001 fac0 	bl	80045d4 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689a      	ldr	r2, [r3, #8]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f042 0204 	orr.w	r2, r2, #4
 8003062:	609a      	str	r2, [r3, #8]
 8003064:	e006      	b.n	8003074 <HAL_ADC_Start_DMA+0x120>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800306e:	e001      	b.n	8003074 <HAL_ADC_Start_DMA+0x120>
      __HAL_UNLOCK(hadc);
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003070:	2302      	movs	r3, #2
 8003072:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003074:	7dfb      	ldrb	r3, [r7, #23]
}
 8003076:	4618      	mov	r0, r3
 8003078:	3718      	adds	r7, #24
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	080040c5 	.word	0x080040c5
 8003084:	0800413f 	.word	0x0800413f
 8003088:	0800415b 	.word	0x0800415b

0800308c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b088      	sub	sp, #32
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 8003094:	2300      	movs	r3, #0
 8003096:	61fb      	str	r3, [r7, #28]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8003098:	2300      	movs	r3, #0
 800309a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr_jqm = 0x0U;
 800309c:	2300      	movs	r3, #0
 800309e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	f003 0304 	and.w	r3, r3, #4
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d004      	beq.n	80030c4 <HAL_ADC_IRQHandler+0x38>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f003 0304 	and.w	r3, r3, #4
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d109      	bne.n	80030d8 <HAL_ADC_IRQHandler+0x4c>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	f003 0308 	and.w	r3, r3, #8
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d05a      	beq.n	8003184 <HAL_ADC_IRQHandler+0xf8>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d055      	beq.n	8003184 <HAL_ADC_IRQHandler+0xf8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030dc:	f003 0310 	and.w	r3, r3, #16
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d105      	bne.n	80030f0 <HAL_ADC_IRQHandler+0x64>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	641a      	str	r2, [r3, #64]	; 0x40
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	61bb      	str	r3, [r7, #24]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003102:	2b00      	cmp	r3, #0
 8003104:	d137      	bne.n	8003176 <HAL_ADC_IRQHandler+0xea>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 800310c:	2b00      	cmp	r3, #0
 800310e:	d132      	bne.n	8003176 <HAL_ADC_IRQHandler+0xea>
    {
      /* If End of Sequence is reached, disable interrupts */
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	f003 0308 	and.w	r3, r3, #8
 8003116:	2b00      	cmp	r3, #0
 8003118:	d02d      	beq.n	8003176 <HAL_ADC_IRQHandler+0xea>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	d11a      	bne.n	800315e <HAL_ADC_IRQHandler+0xd2>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	685a      	ldr	r2, [r3, #4]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f022 020c 	bic.w	r2, r2, #12
 8003136:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003148:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d112      	bne.n	8003176 <HAL_ADC_IRQHandler+0xea>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003154:	f043 0201 	orr.w	r2, r3, #1
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	641a      	str	r2, [r3, #64]	; 0x40
 800315c:	e00b      	b.n	8003176 <HAL_ADC_IRQHandler+0xea>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003162:	f043 0210 	orr.w	r2, r3, #16
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	f043 0201 	orr.w	r2, r3, #1
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f7ff fd3e 	bl	8002bf8 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	220c      	movs	r2, #12
 8003182:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	f003 0320 	and.w	r3, r3, #32
 800318a:	2b00      	cmp	r3, #0
 800318c:	d004      	beq.n	8003198 <HAL_ADC_IRQHandler+0x10c>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f003 0320 	and.w	r3, r3, #32
 8003194:	2b00      	cmp	r3, #0
 8003196:	d109      	bne.n	80031ac <HAL_ADC_IRQHandler+0x120>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d069      	beq.n	8003276 <HAL_ADC_IRQHandler+0x1ea>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d064      	beq.n	8003276 <HAL_ADC_IRQHandler+0x1ea>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	61bb      	str	r3, [r7, #24]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d14c      	bne.n	8003268 <HAL_ADC_IRQHandler+0x1dc>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d00b      	beq.n	80031f0 <HAL_ADC_IRQHandler+0x164>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d140      	bne.n	8003268 <HAL_ADC_IRQHandler+0x1dc>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d13b      	bne.n	8003268 <HAL_ADC_IRQHandler+0x1dc>
      {
        /* If End of Sequence is reached, disable interrupts */
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d036      	beq.n	8003268 <HAL_ADC_IRQHandler+0x1dc>
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	617b      	str	r3, [r7, #20]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d12d      	bne.n	8003268 <HAL_ADC_IRQHandler+0x1dc>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f003 0308 	and.w	r3, r3, #8
 8003216:	2b00      	cmp	r3, #0
 8003218:	d11a      	bne.n	8003250 <HAL_ADC_IRQHandler+0x1c4>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	685a      	ldr	r2, [r3, #4]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003228:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800323a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800323e:	2b00      	cmp	r3, #0
 8003240:	d112      	bne.n	8003268 <HAL_ADC_IRQHandler+0x1dc>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003246:	f043 0201 	orr.w	r2, r3, #1
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	641a      	str	r2, [r3, #64]	; 0x40
 800324e:	e00b      	b.n	8003268 <HAL_ADC_IRQHandler+0x1dc>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003254:	f043 0210 	orr.w	r2, r3, #16
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003260:	f043 0201 	orr.w	r2, r3, #1
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	f000 f93b 	bl	80034e4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2260      	movs	r2, #96	; 0x60
 8003274:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800327c:	2b00      	cmp	r3, #0
 800327e:	d011      	beq.n	80032a4 <HAL_ADC_IRQHandler+0x218>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00c      	beq.n	80032a4 <HAL_ADC_IRQHandler+0x218>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f7ff fcc2 	bl	8002c20 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2280      	movs	r2, #128	; 0x80
 80032a2:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d012      	beq.n	80032d4 <HAL_ADC_IRQHandler+0x248>
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00d      	beq.n	80032d4 <HAL_ADC_IRQHandler+0x248>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032bc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f000 f921 	bl	800350c <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80032d2:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d012      	beq.n	8003304 <HAL_ADC_IRQHandler+0x278>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00d      	beq.n	8003304 <HAL_ADC_IRQHandler+0x278>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ec:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f000 f913 	bl	8003520 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003302:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	f003 0310 	and.w	r3, r3, #16
 800330a:	2b00      	cmp	r3, #0
 800330c:	d03b      	beq.n	8003386 <HAL_ADC_IRQHandler+0x2fa>
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	f003 0310 	and.w	r3, r3, #16
 8003314:	2b00      	cmp	r3, #0
 8003316:	d036      	beq.n	8003386 <HAL_ADC_IRQHandler+0x2fa>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800331c:	2b01      	cmp	r3, #1
 800331e:	d102      	bne.n	8003326 <HAL_ADC_IRQHandler+0x29a>
    {
      overrun_error = 1U;
 8003320:	2301      	movs	r3, #1
 8003322:	61fb      	str	r3, [r7, #28]
 8003324:	e019      	b.n	800335a <HAL_ADC_IRQHandler+0x2ce>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003326:	4b29      	ldr	r3, [pc, #164]	; (80033cc <HAL_ADC_IRQHandler+0x340>)
 8003328:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f003 031f 	and.w	r3, r3, #31
 8003332:	2b00      	cmp	r3, #0
 8003334:	d109      	bne.n	800334a <HAL_ADC_IRQHandler+0x2be>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	f003 0301 	and.w	r3, r3, #1
 8003340:	2b01      	cmp	r3, #1
 8003342:	d10a      	bne.n	800335a <HAL_ADC_IRQHandler+0x2ce>
        {
          overrun_error = 1U;  
 8003344:	2301      	movs	r3, #1
 8003346:	61fb      	str	r3, [r7, #28]
 8003348:	e007      	b.n	800335a <HAL_ADC_IRQHandler+0x2ce>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <HAL_ADC_IRQHandler+0x2ce>
        {
          overrun_error = 1U;  
 8003356:	2301      	movs	r3, #1
 8003358:	61fb      	str	r3, [r7, #28]
        }
      }
    }
    
    if (overrun_error == 1U)
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d10e      	bne.n	800337e <HAL_ADC_IRQHandler+0x2f2>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003364:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003370:	f043 0202 	orr.w	r2, r3, #2
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f7ff fc5b 	bl	8002c34 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	2210      	movs	r2, #16
 8003384:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800338c:	2b00      	cmp	r3, #0
 800338e:	d018      	beq.n	80033c2 <HAL_ADC_IRQHandler+0x336>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003396:	2b00      	cmp	r3, #0
 8003398:	d013      	beq.n	80033c2 <HAL_ADC_IRQHandler+0x336>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033aa:	f043 0208 	orr.w	r2, r3, #8
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033ba:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 f89b 	bl	80034f8 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 80033c2:	bf00      	nop
 80033c4:	3720      	adds	r7, #32
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	50000300 	.word	0x50000300

080033d0 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033d8:	2300      	movs	r3, #0
 80033da:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 0308 	and.w	r3, r3, #8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d175      	bne.n	80034d6 <HAL_ADCEx_InjectedStart_IT+0x106>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d101      	bne.n	80033f8 <HAL_ADCEx_InjectedStart_IT+0x28>
 80033f4:	2302      	movs	r3, #2
 80033f6:	e071      	b.n	80034dc <HAL_ADCEx_InjectedStart_IT+0x10c>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f000 fec5 	bl	8004190 <ADC_Enable>
 8003406:	4603      	mov	r3, r0
 8003408:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
      /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800340a:	7bfb      	ldrb	r3, [r7, #15]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d15d      	bne.n	80034cc <HAL_ADCEx_InjectedStart_IT+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003414:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003418:	f023 0301 	bic.w	r3, r3, #1
 800341c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Case of independent mode or multimode(for devices with several ADCs):*/
      /* Set multimode state.                                                 */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003428:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Check if a regular conversion is ongoing */
      /* Note: On this device, there is no ADC error code fields related to   */
      /*       conversions on group injected only. In case of conversion on   */
      /*       going on group regular, no error code is reset.                */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003438:	2b00      	cmp	r3, #0
 800343a:	d102      	bne.n	8003442 <HAL_ADCEx_InjectedStart_IT+0x72>
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2260      	movs	r2, #96	; 0x60
 8003450:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC Injected context queue overflow interrupt if this feature */
      /* is enabled.                                                          */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != RESET)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d007      	beq.n	8003470 <HAL_ADCEx_InjectedStart_IT+0xa0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	685a      	ldr	r2, [r3, #4]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800346e:	605a      	str	r2, [r3, #4]
      }
      
      /* Enable ADC end of conversion interrupt */
      switch(hadc->Init.EOCSelection)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	2b08      	cmp	r3, #8
 8003476:	d110      	bne.n	800349a <HAL_ADCEx_InjectedStart_IT+0xca>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f022 0220 	bic.w	r2, r2, #32
 8003486:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003496:	605a      	str	r2, [r3, #4]
          break;
 8003498:	e008      	b.n	80034ac <HAL_ADCEx_InjectedStart_IT+0xdc>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	685a      	ldr	r2, [r3, #4]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80034a8:	605a      	str	r2, [r3, #4]
          break;
 80034aa:	bf00      	nop
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (HAL_IS_BIT_CLR(hadc->Instance->CFGR, ADC_CFGR_JAUTO) && 
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10f      	bne.n	80034da <HAL_ADCEx_InjectedStart_IT+0x10a>
          ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc)          )
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_JADSTART);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f042 0208 	orr.w	r2, r2, #8
 80034c8:	609a      	str	r2, [r3, #8]
 80034ca:	e006      	b.n	80034da <HAL_ADCEx_InjectedStart_IT+0x10a>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80034d4:	e001      	b.n	80034da <HAL_ADCEx_InjectedStart_IT+0x10a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80034d6:	2302      	movs	r3, #2
 80034d8:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80034da:	7bfb      	ldrb	r3, [r7, #15]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 8003500:	bf00      	nop
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8003528:	bf00      	nop
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003534:	b480      	push	{r7}
 8003536:	b09b      	sub	sp, #108	; 0x6c
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800353e:	2300      	movs	r3, #0
 8003540:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003544:	2300      	movs	r3, #0
 8003546:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800354e:	2b01      	cmp	r3, #1
 8003550:	d101      	bne.n	8003556 <HAL_ADC_ConfigChannel+0x22>
 8003552:	2302      	movs	r3, #2
 8003554:	e299      	b.n	8003a8a <HAL_ADC_ConfigChannel+0x556>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f003 0304 	and.w	r3, r3, #4
 8003568:	2b00      	cmp	r3, #0
 800356a:	f040 827d 	bne.w	8003a68 <HAL_ADC_ConfigChannel+0x534>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	2b04      	cmp	r3, #4
 8003574:	d81c      	bhi.n	80035b0 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685a      	ldr	r2, [r3, #4]
 8003580:	4613      	mov	r3, r2
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	4413      	add	r3, r2
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	461a      	mov	r2, r3
 800358a:	231f      	movs	r3, #31
 800358c:	4093      	lsls	r3, r2
 800358e:	43db      	mvns	r3, r3
 8003590:	4019      	ands	r1, r3
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	6818      	ldr	r0, [r3, #0]
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685a      	ldr	r2, [r3, #4]
 800359a:	4613      	mov	r3, r2
 800359c:	005b      	lsls	r3, r3, #1
 800359e:	4413      	add	r3, r2
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	fa00 f203 	lsl.w	r2, r0, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	430a      	orrs	r2, r1
 80035ac:	631a      	str	r2, [r3, #48]	; 0x30
 80035ae:	e063      	b.n	8003678 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	2b09      	cmp	r3, #9
 80035b6:	d81e      	bhi.n	80035f6 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	685a      	ldr	r2, [r3, #4]
 80035c2:	4613      	mov	r3, r2
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	4413      	add	r3, r2
 80035c8:	005b      	lsls	r3, r3, #1
 80035ca:	3b1e      	subs	r3, #30
 80035cc:	221f      	movs	r2, #31
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	43db      	mvns	r3, r3
 80035d4:	4019      	ands	r1, r3
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	6818      	ldr	r0, [r3, #0]
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685a      	ldr	r2, [r3, #4]
 80035de:	4613      	mov	r3, r2
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	4413      	add	r3, r2
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	3b1e      	subs	r3, #30
 80035e8:	fa00 f203 	lsl.w	r2, r0, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	430a      	orrs	r2, r1
 80035f2:	635a      	str	r2, [r3, #52]	; 0x34
 80035f4:	e040      	b.n	8003678 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2b0e      	cmp	r3, #14
 80035fc:	d81e      	bhi.n	800363c <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	4613      	mov	r3, r2
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	4413      	add	r3, r2
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	3b3c      	subs	r3, #60	; 0x3c
 8003612:	221f      	movs	r2, #31
 8003614:	fa02 f303 	lsl.w	r3, r2, r3
 8003618:	43db      	mvns	r3, r3
 800361a:	4019      	ands	r1, r3
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	6818      	ldr	r0, [r3, #0]
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	4613      	mov	r3, r2
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	4413      	add	r3, r2
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	3b3c      	subs	r3, #60	; 0x3c
 800362e:	fa00 f203 	lsl.w	r2, r0, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	639a      	str	r2, [r3, #56]	; 0x38
 800363a:	e01d      	b.n	8003678 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	685a      	ldr	r2, [r3, #4]
 8003646:	4613      	mov	r3, r2
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	4413      	add	r3, r2
 800364c:	005b      	lsls	r3, r3, #1
 800364e:	3b5a      	subs	r3, #90	; 0x5a
 8003650:	221f      	movs	r2, #31
 8003652:	fa02 f303 	lsl.w	r3, r2, r3
 8003656:	43db      	mvns	r3, r3
 8003658:	4019      	ands	r1, r3
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	6818      	ldr	r0, [r3, #0]
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	4613      	mov	r3, r2
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	4413      	add	r3, r2
 8003668:	005b      	lsls	r3, r3, #1
 800366a:	3b5a      	subs	r3, #90	; 0x5a
 800366c:	fa00 f203 	lsl.w	r2, r0, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	430a      	orrs	r2, r1
 8003676:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	f003 030c 	and.w	r3, r3, #12
 8003682:	2b00      	cmp	r3, #0
 8003684:	f040 80e5 	bne.w	8003852 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2b09      	cmp	r3, #9
 800368e:	d91c      	bls.n	80036ca <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6999      	ldr	r1, [r3, #24]
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	4613      	mov	r3, r2
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	4413      	add	r3, r2
 80036a0:	3b1e      	subs	r3, #30
 80036a2:	2207      	movs	r2, #7
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	43db      	mvns	r3, r3
 80036aa:	4019      	ands	r1, r3
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	6898      	ldr	r0, [r3, #8]
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	4613      	mov	r3, r2
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	4413      	add	r3, r2
 80036ba:	3b1e      	subs	r3, #30
 80036bc:	fa00 f203 	lsl.w	r2, r0, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	430a      	orrs	r2, r1
 80036c6:	619a      	str	r2, [r3, #24]
 80036c8:	e019      	b.n	80036fe <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	6959      	ldr	r1, [r3, #20]
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	4613      	mov	r3, r2
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	4413      	add	r3, r2
 80036da:	2207      	movs	r2, #7
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	43db      	mvns	r3, r3
 80036e2:	4019      	ands	r1, r3
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	6898      	ldr	r0, [r3, #8]
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681a      	ldr	r2, [r3, #0]
 80036ec:	4613      	mov	r3, r2
 80036ee:	005b      	lsls	r3, r3, #1
 80036f0:	4413      	add	r3, r2
 80036f2:	fa00 f203 	lsl.w	r2, r0, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	695a      	ldr	r2, [r3, #20]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	08db      	lsrs	r3, r3, #3
 800370a:	f003 0303 	and.w	r3, r3, #3
 800370e:	005b      	lsls	r3, r3, #1
 8003710:	fa02 f303 	lsl.w	r3, r2, r3
 8003714:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	691b      	ldr	r3, [r3, #16]
 800371a:	3b01      	subs	r3, #1
 800371c:	2b03      	cmp	r3, #3
 800371e:	d84f      	bhi.n	80037c0 <HAL_ADC_ConfigChannel+0x28c>
 8003720:	a201      	add	r2, pc, #4	; (adr r2, 8003728 <HAL_ADC_ConfigChannel+0x1f4>)
 8003722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003726:	bf00      	nop
 8003728:	08003739 	.word	0x08003739
 800372c:	0800375b 	.word	0x0800375b
 8003730:	0800377d 	.word	0x0800377d
 8003734:	0800379f 	.word	0x0800379f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800373e:	4b99      	ldr	r3, [pc, #612]	; (80039a4 <HAL_ADC_ConfigChannel+0x470>)
 8003740:	4013      	ands	r3, r2
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	6812      	ldr	r2, [r2, #0]
 8003746:	0691      	lsls	r1, r2, #26
 8003748:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800374a:	430a      	orrs	r2, r1
 800374c:	431a      	orrs	r2, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003756:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003758:	e07e      	b.n	8003858 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003760:	4b90      	ldr	r3, [pc, #576]	; (80039a4 <HAL_ADC_ConfigChannel+0x470>)
 8003762:	4013      	ands	r3, r2
 8003764:	683a      	ldr	r2, [r7, #0]
 8003766:	6812      	ldr	r2, [r2, #0]
 8003768:	0691      	lsls	r1, r2, #26
 800376a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800376c:	430a      	orrs	r2, r1
 800376e:	431a      	orrs	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003778:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800377a:	e06d      	b.n	8003858 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003782:	4b88      	ldr	r3, [pc, #544]	; (80039a4 <HAL_ADC_ConfigChannel+0x470>)
 8003784:	4013      	ands	r3, r2
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	6812      	ldr	r2, [r2, #0]
 800378a:	0691      	lsls	r1, r2, #26
 800378c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800378e:	430a      	orrs	r2, r1
 8003790:	431a      	orrs	r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800379a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800379c:	e05c      	b.n	8003858 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80037a4:	4b7f      	ldr	r3, [pc, #508]	; (80039a4 <HAL_ADC_ConfigChannel+0x470>)
 80037a6:	4013      	ands	r3, r2
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	6812      	ldr	r2, [r2, #0]
 80037ac:	0691      	lsls	r1, r2, #26
 80037ae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80037b0:	430a      	orrs	r2, r1
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80037bc:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80037be:	e04b      	b.n	8003858 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	069b      	lsls	r3, r3, #26
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d107      	bne.n	80037e4 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80037e2:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037ea:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	069b      	lsls	r3, r3, #26
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d107      	bne.n	8003808 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003806:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800380e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	069b      	lsls	r3, r3, #26
 8003818:	429a      	cmp	r2, r3
 800381a:	d107      	bne.n	800382c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800382a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003832:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	069b      	lsls	r3, r3, #26
 800383c:	429a      	cmp	r2, r3
 800383e:	d10a      	bne.n	8003856 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800384e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003850:	e001      	b.n	8003856 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8003852:	bf00      	nop
 8003854:	e000      	b.n	8003858 <HAL_ADC_ConfigChannel+0x324>
      break;
 8003856:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f003 0303 	and.w	r3, r3, #3
 8003862:	2b01      	cmp	r3, #1
 8003864:	d108      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x344>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	2b01      	cmp	r3, #1
 8003872:	d101      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x344>
 8003874:	2301      	movs	r3, #1
 8003876:	e000      	b.n	800387a <HAL_ADC_ConfigChannel+0x346>
 8003878:	2300      	movs	r3, #0
 800387a:	2b00      	cmp	r3, #0
 800387c:	f040 80ff 	bne.w	8003a7e <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	2b01      	cmp	r3, #1
 8003886:	d00f      	beq.n	80038a8 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2201      	movs	r2, #1
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	43da      	mvns	r2, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	400a      	ands	r2, r1
 80038a2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80038a6:	e049      	b.n	800393c <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2201      	movs	r2, #1
 80038b6:	409a      	lsls	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	430a      	orrs	r2, r1
 80038be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2b09      	cmp	r3, #9
 80038c8:	d91c      	bls.n	8003904 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	6999      	ldr	r1, [r3, #24]
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	4613      	mov	r3, r2
 80038d6:	005b      	lsls	r3, r3, #1
 80038d8:	4413      	add	r3, r2
 80038da:	3b1b      	subs	r3, #27
 80038dc:	2207      	movs	r2, #7
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	43db      	mvns	r3, r3
 80038e4:	4019      	ands	r1, r3
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	6898      	ldr	r0, [r3, #8]
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	4613      	mov	r3, r2
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	4413      	add	r3, r2
 80038f4:	3b1b      	subs	r3, #27
 80038f6:	fa00 f203 	lsl.w	r2, r0, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	619a      	str	r2, [r3, #24]
 8003902:	e01b      	b.n	800393c <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	6959      	ldr	r1, [r3, #20]
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	1c5a      	adds	r2, r3, #1
 8003910:	4613      	mov	r3, r2
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	4413      	add	r3, r2
 8003916:	2207      	movs	r2, #7
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	43db      	mvns	r3, r3
 800391e:	4019      	ands	r1, r3
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	6898      	ldr	r0, [r3, #8]
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	1c5a      	adds	r2, r3, #1
 800392a:	4613      	mov	r3, r2
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	4413      	add	r3, r2
 8003930:	fa00 f203 	lsl.w	r2, r0, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	430a      	orrs	r2, r1
 800393a:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800393c:	4b1a      	ldr	r3, [pc, #104]	; (80039a8 <HAL_ADC_ConfigChannel+0x474>)
 800393e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2b10      	cmp	r3, #16
 8003946:	d105      	bne.n	8003954 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003948:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003950:	2b00      	cmp	r3, #0
 8003952:	d014      	beq.n	800397e <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003958:	2b11      	cmp	r3, #17
 800395a:	d105      	bne.n	8003968 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800395c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00a      	beq.n	800397e <HAL_ADC_ConfigChannel+0x44a>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800396c:	2b12      	cmp	r3, #18
 800396e:	f040 8086 	bne.w	8003a7e <HAL_ADC_ConfigChannel+0x54a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003972:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800397a:	2b00      	cmp	r3, #0
 800397c:	d17f      	bne.n	8003a7e <HAL_ADC_ConfigChannel+0x54a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800397e:	2300      	movs	r3, #0
 8003980:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f003 0303 	and.w	r3, r3, #3
 800398c:	2b01      	cmp	r3, #1
 800398e:	d10d      	bne.n	80039ac <HAL_ADC_ConfigChannel+0x478>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b01      	cmp	r3, #1
 800399c:	d106      	bne.n	80039ac <HAL_ADC_ConfigChannel+0x478>
 800399e:	2301      	movs	r3, #1
 80039a0:	e005      	b.n	80039ae <HAL_ADC_ConfigChannel+0x47a>
 80039a2:	bf00      	nop
 80039a4:	83fff000 	.word	0x83fff000
 80039a8:	50000300 	.word	0x50000300
 80039ac:	2300      	movs	r3, #0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d150      	bne.n	8003a54 <HAL_ADC_ConfigChannel+0x520>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80039b2:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d010      	beq.n	80039da <HAL_ADC_ConfigChannel+0x4a6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f003 0303 	and.w	r3, r3, #3
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d107      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x4a0>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d101      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x4a0>
 80039d0:	2301      	movs	r3, #1
 80039d2:	e000      	b.n	80039d6 <HAL_ADC_ConfigChannel+0x4a2>
 80039d4:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d13c      	bne.n	8003a54 <HAL_ADC_ConfigChannel+0x520>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2b10      	cmp	r3, #16
 80039e0:	d11d      	bne.n	8003a1e <HAL_ADC_ConfigChannel+0x4ea>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039ea:	d118      	bne.n	8003a1e <HAL_ADC_ConfigChannel+0x4ea>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80039ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80039f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039f6:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80039f8:	4b27      	ldr	r3, [pc, #156]	; (8003a98 <HAL_ADC_ConfigChannel+0x564>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a27      	ldr	r2, [pc, #156]	; (8003a9c <HAL_ADC_ConfigChannel+0x568>)
 80039fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003a02:	0c9a      	lsrs	r2, r3, #18
 8003a04:	4613      	mov	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	4413      	add	r3, r2
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a0e:	e002      	b.n	8003a16 <HAL_ADC_ConfigChannel+0x4e2>
          {
            wait_loop_index--;
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	3b01      	subs	r3, #1
 8003a14:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d1f9      	bne.n	8003a10 <HAL_ADC_ConfigChannel+0x4dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003a1c:	e02e      	b.n	8003a7c <HAL_ADC_ConfigChannel+0x548>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2b11      	cmp	r3, #17
 8003a24:	d10b      	bne.n	8003a3e <HAL_ADC_ConfigChannel+0x50a>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a2e:	d106      	bne.n	8003a3e <HAL_ADC_ConfigChannel+0x50a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003a30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003a38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a3a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003a3c:	e01e      	b.n	8003a7c <HAL_ADC_ConfigChannel+0x548>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2b12      	cmp	r3, #18
 8003a44:	d11a      	bne.n	8003a7c <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003a46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003a4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a50:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003a52:	e013      	b.n	8003a7c <HAL_ADC_ConfigChannel+0x548>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a58:	f043 0220 	orr.w	r2, r3, #32
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003a60:	2301      	movs	r3, #1
 8003a62:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003a66:	e00a      	b.n	8003a7e <HAL_ADC_ConfigChannel+0x54a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6c:	f043 0220 	orr.w	r2, r3, #32
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003a7a:	e000      	b.n	8003a7e <HAL_ADC_ConfigChannel+0x54a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003a7c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003a86:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	376c      	adds	r7, #108	; 0x6c
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	20000000 	.word	0x20000000
 8003a9c:	431bde83 	.word	0x431bde83

08003aa0 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b09d      	sub	sp, #116	; 0x74
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	66bb      	str	r3, [r7, #104]	; 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d101      	bne.n	8003ac6 <HAL_ADCEx_InjectedConfigChannel+0x26>
 8003ac2:	2302      	movs	r3, #2
 8003ac4:	e2f3      	b.n	80040ae <HAL_ADCEx_InjectedConfigChannel+0x60e>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d003      	beq.n	8003ade <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d132      	bne.n	8003b44 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d124      	bne.n	8003b30 <HAL_ADCEx_InjectedConfigChannel+0x90>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d00c      	beq.n	8003b08 <HAL_ADCEx_InjectedConfigChannel+0x68>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	021a      	lsls	r2, r3, #8
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	431a      	orrs	r2, r3
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afe:	4313      	orrs	r3, r2
 8003b00:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003b02:	4313      	orrs	r3, r2
 8003b04:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b06:	e005      	b.n	8003b14 <HAL_ADCEx_InjectedConfigChannel+0x74>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	021b      	lsls	r3, r3, #8
 8003b0e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003b10:	4313      	orrs	r3, r2
 8003b12:	66bb      	str	r3, [r7, #104]	; 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b1a:	4b9c      	ldr	r3, [pc, #624]	; (8003d8c <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	6812      	ldr	r2, [r2, #0]
 8003b22:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003b24:	430b      	orrs	r3, r1
 8003b26:	64d3      	str	r3, [r2, #76]	; 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003b2c:	649a      	str	r2, [r3, #72]	; 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003b2e:	e060      	b.n	8003bf2 <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b34:	f043 0220 	orr.w	r2, r3, #32
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	641a      	str	r2, [r3, #64]	; 0x40
      
      tmp_hal_status = HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003b42:	e056      	b.n	8003bf2 <HAL_ADCEx_InjectedConfigChannel+0x152>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d121      	bne.n	8003b90 <HAL_ADCEx_InjectedConfigChannel+0xf0>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	699a      	ldr	r2, [r3, #24]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	649a      	str	r2, [r3, #72]	; 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	6a1b      	ldr	r3, [r3, #32]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d00e      	beq.n	8003b80 <HAL_ADCEx_InjectedConfigChannel+0xe0>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	1e59      	subs	r1, r3, #1
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
 8003b70:	4319      	orrs	r1, r3
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b76:	430b      	orrs	r3, r1
 8003b78:	431a      	orrs	r2, r3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	649a      	str	r2, [r3, #72]	; 0x48
 8003b7e:	e007      	b.n	8003b90 <HAL_ADCEx_InjectedConfigChannel+0xf0>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	431a      	orrs	r2, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	649a      	str	r2, [r3, #72]	; 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685a      	ldr	r2, [r3, #4]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	4413      	add	r3, r2
 8003b9e:	005b      	lsls	r3, r3, #1
 8003ba0:	3302      	adds	r3, #2
 8003ba2:	221f      	movs	r2, #31
 8003ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	4019      	ands	r1, r3
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	6818      	ldr	r0, [r3, #0]
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	685a      	ldr	r2, [r3, #4]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	005b      	lsls	r3, r3, #1
 8003bb8:	4413      	add	r3, r2
 8003bba:	005b      	lsls	r3, r3, #1
 8003bbc:	3302      	adds	r3, #2
 8003bbe:	fa00 f303 	lsl.w	r3, r0, r3
 8003bc2:	ea41 0203 	orr.w	r2, r1, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	649a      	str	r2, [r3, #72]	; 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bce:	1e5a      	subs	r2, r3, #1
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d10a      	bne.n	8003bf2 <HAL_ADCEx_InjectedConfigChannel+0x152>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003be2:	4b6a      	ldr	r3, [pc, #424]	; (8003d8c <HAL_ADCEx_InjectedConfigChannel+0x2ec>)
 8003be4:	4013      	ands	r3, r2
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	6812      	ldr	r2, [r2, #0]
 8003bee:	430b      	orrs	r3, r1
 8003bf0:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f003 0308 	and.w	r3, r3, #8
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d12d      	bne.n	8003c5c <HAL_ADCEx_InjectedConfigChannel+0x1bc>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	7f5b      	ldrb	r3, [r3, #29]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d110      	bne.n	8003c2a <HAL_ADCEx_InjectedConfigChannel+0x18a>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	7f9b      	ldrb	r3, [r3, #30]
 8003c16:	055a      	lsls	r2, r3, #21
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	7f1b      	ldrb	r3, [r3, #28]
 8003c1c:	051b      	lsls	r3, r3, #20
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	430a      	orrs	r2, r1
 8003c26:	60da      	str	r2, [r3, #12]
 8003c28:	e018      	b.n	8003c5c <HAL_ADCEx_InjectedConfigChannel+0x1bc>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	7f9b      	ldrb	r3, [r3, #30]
 8003c38:	055a      	lsls	r2, r3, #21
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	7f1b      	ldrb	r3, [r3, #28]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d108      	bne.n	8003c5c <HAL_ADCEx_InjectedConfigChannel+0x1bc>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4e:	f043 0220 	orr.w	r2, r3, #32
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f003 030c 	and.w	r3, r3, #12
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f040 8110 	bne.w	8003e8c <HAL_ADCEx_InjectedConfigChannel+0x3ec>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d10c      	bne.n	8003c8e <HAL_ADCEx_InjectedConfigChannel+0x1ee>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	f023 7100 	bic.w	r1, r3, #33554432	; 0x2000000
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	7f5b      	ldrb	r3, [r3, #29]
 8003c82:	065a      	lsls	r2, r3, #25
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	60da      	str	r2, [r3, #12]
 8003c8c:	e014      	b.n	8003cb8 <HAL_ADCEx_InjectedConfigChannel+0x218>
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68da      	ldr	r2, [r3, #12]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8003c9c:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	7f5b      	ldrb	r3, [r3, #29]
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d108      	bne.n	8003cb8 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	f043 0220 	orr.w	r2, r3, #32
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2b09      	cmp	r3, #9
 8003cbe:	d91c      	bls.n	8003cfa <HAL_ADCEx_InjectedConfigChannel+0x25a>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	6999      	ldr	r1, [r3, #24]
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	4613      	mov	r3, r2
 8003ccc:	005b      	lsls	r3, r3, #1
 8003cce:	4413      	add	r3, r2
 8003cd0:	3b1e      	subs	r3, #30
 8003cd2:	2207      	movs	r2, #7
 8003cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd8:	43db      	mvns	r3, r3
 8003cda:	4019      	ands	r1, r3
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	6898      	ldr	r0, [r3, #8]
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	005b      	lsls	r3, r3, #1
 8003ce8:	4413      	add	r3, r2
 8003cea:	3b1e      	subs	r3, #30
 8003cec:	fa00 f203 	lsl.w	r2, r0, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	619a      	str	r2, [r3, #24]
 8003cf8:	e019      	b.n	8003d2e <HAL_ADCEx_InjectedConfigChannel+0x28e>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	6959      	ldr	r1, [r3, #20]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	4613      	mov	r3, r2
 8003d06:	005b      	lsls	r3, r3, #1
 8003d08:	4413      	add	r3, r2
 8003d0a:	2207      	movs	r2, #7
 8003d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d10:	43db      	mvns	r3, r3
 8003d12:	4019      	ands	r1, r3
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	6898      	ldr	r0, [r3, #8]
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	005b      	lsls	r3, r3, #1
 8003d20:	4413      	add	r3, r2
 8003d22:	fa00 f203 	lsl.w	r2, r0, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	695a      	ldr	r2, [r3, #20]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	08db      	lsrs	r3, r3, #3
 8003d3a:	f003 0303 	and.w	r3, r3, #3
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	2b03      	cmp	r3, #3
 8003d4e:	d854      	bhi.n	8003dfa <HAL_ADCEx_InjectedConfigChannel+0x35a>
 8003d50:	a201      	add	r2, pc, #4	; (adr r2, 8003d58 <HAL_ADCEx_InjectedConfigChannel+0x2b8>)
 8003d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d56:	bf00      	nop
 8003d58:	08003d69 	.word	0x08003d69
 8003d5c:	08003d95 	.word	0x08003d95
 8003d60:	08003db7 	.word	0x08003db7
 8003d64:	08003dd9 	.word	0x08003dd9
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003d6e:	4b08      	ldr	r3, [pc, #32]	; (8003d90 <HAL_ADCEx_InjectedConfigChannel+0x2f0>)
 8003d70:	4013      	ands	r3, r2
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	6812      	ldr	r2, [r2, #0]
 8003d76:	0691      	lsls	r1, r2, #26
 8003d78:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	431a      	orrs	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003d86:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003d88:	e083      	b.n	8003e92 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
 8003d8a:	bf00      	nop
 8003d8c:	82082000 	.word	0x82082000
 8003d90:	83fff000 	.word	0x83fff000
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003d9a:	4b9a      	ldr	r3, [pc, #616]	; (8004004 <HAL_ADCEx_InjectedConfigChannel+0x564>)
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	6812      	ldr	r2, [r2, #0]
 8003da2:	0691      	lsls	r1, r2, #26
 8003da4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003da6:	430a      	orrs	r2, r1
 8003da8:	431a      	orrs	r2, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003db2:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003db4:	e06d      	b.n	8003e92 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003dbc:	4b91      	ldr	r3, [pc, #580]	; (8004004 <HAL_ADCEx_InjectedConfigChannel+0x564>)
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	683a      	ldr	r2, [r7, #0]
 8003dc2:	6812      	ldr	r2, [r2, #0]
 8003dc4:	0691      	lsls	r1, r2, #26
 8003dc6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	431a      	orrs	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003dd4:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003dd6:	e05c      	b.n	8003e92 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003dde:	4b89      	ldr	r3, [pc, #548]	; (8004004 <HAL_ADCEx_InjectedConfigChannel+0x564>)
 8003de0:	4013      	ands	r3, r2
 8003de2:	683a      	ldr	r2, [r7, #0]
 8003de4:	6812      	ldr	r2, [r2, #0]
 8003de6:	0691      	lsls	r1, r2, #26
 8003de8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003dea:	430a      	orrs	r2, r1
 8003dec:	431a      	orrs	r2, r3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003df6:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003df8:	e04b      	b.n	8003e92 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e00:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	069b      	lsls	r3, r3, #26
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d107      	bne.n	8003e1e <HAL_ADCEx_InjectedConfigChannel+0x37e>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003e1c:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e24:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	069b      	lsls	r3, r3, #26
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d107      	bne.n	8003e42 <HAL_ADCEx_InjectedConfigChannel+0x3a2>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003e40:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e48:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	069b      	lsls	r3, r3, #26
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d107      	bne.n	8003e66 <HAL_ADCEx_InjectedConfigChannel+0x3c6>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003e64:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e6c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	069b      	lsls	r3, r3, #26
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d10a      	bne.n	8003e90 <HAL_ADCEx_InjectedConfigChannel+0x3f0>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003e88:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003e8a:	e001      	b.n	8003e90 <HAL_ADCEx_InjectedConfigChannel+0x3f0>
    }
    
  }
 8003e8c:	bf00      	nop
 8003e8e:	e000      	b.n	8003e92 <HAL_ADCEx_InjectedConfigChannel+0x3f2>
      break;
 8003e90:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 0303 	and.w	r3, r3, #3
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d108      	bne.n	8003eb2 <HAL_ADCEx_InjectedConfigChannel+0x412>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d101      	bne.n	8003eb2 <HAL_ADCEx_InjectedConfigChannel+0x412>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e000      	b.n	8003eb4 <HAL_ADCEx_InjectedConfigChannel+0x414>
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f040 80f4 	bne.w	80040a2 <HAL_ADCEx_InjectedConfigChannel+0x602>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d00f      	beq.n	8003ee2 <HAL_ADCEx_InjectedConfigChannel+0x442>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed4:	43da      	mvns	r2, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	400a      	ands	r2, r1
 8003edc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003ee0:	e049      	b.n	8003f76 <HAL_ADCEx_InjectedConfigChannel+0x4d6>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	409a      	lsls	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2b09      	cmp	r3, #9
 8003f02:	d91c      	bls.n	8003f3e <HAL_ADCEx_InjectedConfigChannel+0x49e>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	6999      	ldr	r1, [r3, #24]
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	4613      	mov	r3, r2
 8003f10:	005b      	lsls	r3, r3, #1
 8003f12:	4413      	add	r3, r2
 8003f14:	3b1b      	subs	r3, #27
 8003f16:	2207      	movs	r2, #7
 8003f18:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1c:	43db      	mvns	r3, r3
 8003f1e:	4019      	ands	r1, r3
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	6898      	ldr	r0, [r3, #8]
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	4613      	mov	r3, r2
 8003f2a:	005b      	lsls	r3, r3, #1
 8003f2c:	4413      	add	r3, r2
 8003f2e:	3b1b      	subs	r3, #27
 8003f30:	fa00 f203 	lsl.w	r2, r0, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	619a      	str	r2, [r3, #24]
 8003f3c:	e01b      	b.n	8003f76 <HAL_ADCEx_InjectedConfigChannel+0x4d6>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	6959      	ldr	r1, [r3, #20]
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	1c5a      	adds	r2, r3, #1
 8003f4a:	4613      	mov	r3, r2
 8003f4c:	005b      	lsls	r3, r3, #1
 8003f4e:	4413      	add	r3, r2
 8003f50:	2207      	movs	r2, #7
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	43db      	mvns	r3, r3
 8003f58:	4019      	ands	r1, r3
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	6898      	ldr	r0, [r3, #8]
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	1c5a      	adds	r2, r3, #1
 8003f64:	4613      	mov	r3, r2
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	4413      	add	r3, r2
 8003f6a:	fa00 f203 	lsl.w	r2, r0, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	430a      	orrs	r2, r1
 8003f74:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f76:	4b24      	ldr	r3, [pc, #144]	; (8004008 <HAL_ADCEx_InjectedConfigChannel+0x568>)
 8003f78:	663b      	str	r3, [r7, #96]	; 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2b10      	cmp	r3, #16
 8003f80:	d105      	bne.n	8003f8e <HAL_ADCEx_InjectedConfigChannel+0x4ee>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003f82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d013      	beq.n	8003fb6 <HAL_ADCEx_InjectedConfigChannel+0x516>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003f92:	2b11      	cmp	r3, #17
 8003f94:	d105      	bne.n	8003fa2 <HAL_ADCEx_InjectedConfigChannel+0x502>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003f96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d009      	beq.n	8003fb6 <HAL_ADCEx_InjectedConfigChannel+0x516>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003fa6:	2b12      	cmp	r3, #18
 8003fa8:	d17b      	bne.n	80040a2 <HAL_ADCEx_InjectedConfigChannel+0x602>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003faa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d175      	bne.n	80040a2 <HAL_ADCEx_InjectedConfigChannel+0x602>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 0303 	and.w	r3, r3, #3
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d108      	bne.n	8003fda <HAL_ADCEx_InjectedConfigChannel+0x53a>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d101      	bne.n	8003fda <HAL_ADCEx_InjectedConfigChannel+0x53a>
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e000      	b.n	8003fdc <HAL_ADCEx_InjectedConfigChannel+0x53c>
 8003fda:	2300      	movs	r3, #0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d155      	bne.n	800408c <HAL_ADCEx_InjectedConfigChannel+0x5ec>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003fe0:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d015      	beq.n	8004012 <HAL_ADCEx_InjectedConfigChannel+0x572>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f003 0303 	and.w	r3, r3, #3
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d10c      	bne.n	800400c <HAL_ADCEx_InjectedConfigChannel+0x56c>
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d106      	bne.n	800400c <HAL_ADCEx_InjectedConfigChannel+0x56c>
 8003ffe:	2301      	movs	r3, #1
 8004000:	e005      	b.n	800400e <HAL_ADCEx_InjectedConfigChannel+0x56e>
 8004002:	bf00      	nop
 8004004:	83fff000 	.word	0x83fff000
 8004008:	50000300 	.word	0x50000300
 800400c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800400e:	2b00      	cmp	r3, #0
 8004010:	d13c      	bne.n	800408c <HAL_ADCEx_InjectedConfigChannel+0x5ec>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2b10      	cmp	r3, #16
 8004018:	d11d      	bne.n	8004056 <HAL_ADCEx_InjectedConfigChannel+0x5b6>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004022:	d118      	bne.n	8004056 <HAL_ADCEx_InjectedConfigChannel+0x5b6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004024:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800402c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800402e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004030:	4b22      	ldr	r3, [pc, #136]	; (80040bc <HAL_ADCEx_InjectedConfigChannel+0x61c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a22      	ldr	r2, [pc, #136]	; (80040c0 <HAL_ADCEx_InjectedConfigChannel+0x620>)
 8004036:	fba2 2303 	umull	r2, r3, r2, r3
 800403a:	0c9a      	lsrs	r2, r3, #18
 800403c:	4613      	mov	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4413      	add	r3, r2
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8004046:	e002      	b.n	800404e <HAL_ADCEx_InjectedConfigChannel+0x5ae>
          {
            wait_loop_index--;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	3b01      	subs	r3, #1
 800404c:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1f9      	bne.n	8004048 <HAL_ADCEx_InjectedConfigChannel+0x5a8>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004054:	e024      	b.n	80040a0 <HAL_ADCEx_InjectedConfigChannel+0x600>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2b11      	cmp	r3, #17
 800405c:	d10b      	bne.n	8004076 <HAL_ADCEx_InjectedConfigChannel+0x5d6>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004066:	d106      	bne.n	8004076 <HAL_ADCEx_InjectedConfigChannel+0x5d6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8004068:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004070:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004072:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004074:	e014      	b.n	80040a0 <HAL_ADCEx_InjectedConfigChannel+0x600>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	2b12      	cmp	r3, #18
 800407c:	d110      	bne.n	80040a0 <HAL_ADCEx_InjectedConfigChannel+0x600>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800407e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004080:	689b      	ldr	r3, [r3, #8]
 8004082:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004086:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004088:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800408a:	e009      	b.n	80040a0 <HAL_ADCEx_InjectedConfigChannel+0x600>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004090:	f043 0220 	orr.w	r2, r3, #32
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800409e:	e000      	b.n	80040a2 <HAL_ADCEx_InjectedConfigChannel+0x602>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80040a0:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80040aa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3774      	adds	r7, #116	; 0x74
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	20000000 	.word	0x20000000
 80040c0:	431bde83 	.word	0x431bde83

080040c4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d126      	bne.n	800412c <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d115      	bne.n	8004124 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d111      	bne.n	8004124 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004104:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004110:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d105      	bne.n	8004124 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411c:	f043 0201 	orr.w	r2, r3, #1
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8004124:	68f8      	ldr	r0, [r7, #12]
 8004126:	f7fe fd67 	bl	8002bf8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800412a:	e004      	b.n	8004136 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	4798      	blx	r3
}
 8004136:	bf00      	nop
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b084      	sub	sp, #16
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f7fe fd5d 	bl	8002c0c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8004152:	bf00      	nop
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b084      	sub	sp, #16
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004166:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004178:	f043 0204 	orr.w	r2, r3, #4
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f7fe fd57 	bl	8002c34 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004186:	bf00      	nop
 8004188:	3710      	adds	r7, #16
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
	...

08004190 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004198:	2300      	movs	r3, #0
 800419a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	f003 0303 	and.w	r3, r3, #3
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d108      	bne.n	80041bc <ADC_Enable+0x2c>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d101      	bne.n	80041bc <ADC_Enable+0x2c>
 80041b8:	2301      	movs	r3, #1
 80041ba:	e000      	b.n	80041be <ADC_Enable+0x2e>
 80041bc:	2300      	movs	r3, #0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d143      	bne.n	800424a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	689a      	ldr	r2, [r3, #8]
 80041c8:	4b22      	ldr	r3, [pc, #136]	; (8004254 <ADC_Enable+0xc4>)
 80041ca:	4013      	ands	r3, r2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00d      	beq.n	80041ec <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d4:	f043 0210 	orr.w	r2, r3, #16
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041e0:	f043 0201 	orr.w	r2, r3, #1
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e02f      	b.n	800424c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	689a      	ldr	r2, [r3, #8]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f042 0201 	orr.w	r2, r2, #1
 80041fa:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80041fc:	f7fe fcf0 	bl	8002be0 <HAL_GetTick>
 8004200:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004202:	e01b      	b.n	800423c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004204:	f7fe fcec 	bl	8002be0 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	2b02      	cmp	r3, #2
 8004210:	d914      	bls.n	800423c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0301 	and.w	r3, r3, #1
 800421c:	2b01      	cmp	r3, #1
 800421e:	d00d      	beq.n	800423c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004224:	f043 0210 	orr.w	r2, r3, #16
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004230:	f043 0201 	orr.w	r2, r3, #1
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e007      	b.n	800424c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b01      	cmp	r3, #1
 8004248:	d1dc      	bne.n	8004204 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	8000003f 	.word	0x8000003f

08004258 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004260:	2300      	movs	r3, #0
 8004262:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f003 0303 	and.w	r3, r3, #3
 800426e:	2b01      	cmp	r3, #1
 8004270:	d108      	bne.n	8004284 <ADC_Disable+0x2c>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b01      	cmp	r3, #1
 800427e:	d101      	bne.n	8004284 <ADC_Disable+0x2c>
 8004280:	2301      	movs	r3, #1
 8004282:	e000      	b.n	8004286 <ADC_Disable+0x2e>
 8004284:	2300      	movs	r3, #0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d047      	beq.n	800431a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f003 030d 	and.w	r3, r3, #13
 8004294:	2b01      	cmp	r3, #1
 8004296:	d10f      	bne.n	80042b8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	689a      	ldr	r2, [r3, #8]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f042 0202 	orr.w	r2, r2, #2
 80042a6:	609a      	str	r2, [r3, #8]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2203      	movs	r2, #3
 80042ae:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80042b0:	f7fe fc96 	bl	8002be0 <HAL_GetTick>
 80042b4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80042b6:	e029      	b.n	800430c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042bc:	f043 0210 	orr.w	r2, r3, #16
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c8:	f043 0201 	orr.w	r2, r3, #1
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e023      	b.n	800431c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80042d4:	f7fe fc84 	bl	8002be0 <HAL_GetTick>
 80042d8:	4602      	mov	r2, r0
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d914      	bls.n	800430c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d10d      	bne.n	800430c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f4:	f043 0210 	orr.w	r2, r3, #16
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004300:	f043 0201 	orr.w	r2, r3, #1
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e007      	b.n	800431c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f003 0301 	and.w	r3, r3, #1
 8004316:	2b01      	cmp	r3, #1
 8004318:	d0dc      	beq.n	80042d4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f003 0307 	and.w	r3, r3, #7
 8004332:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004334:	4b0c      	ldr	r3, [pc, #48]	; (8004368 <__NVIC_SetPriorityGrouping+0x44>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004340:	4013      	ands	r3, r2
 8004342:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800434c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004350:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004354:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004356:	4a04      	ldr	r2, [pc, #16]	; (8004368 <__NVIC_SetPriorityGrouping+0x44>)
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	60d3      	str	r3, [r2, #12]
}
 800435c:	bf00      	nop
 800435e:	3714      	adds	r7, #20
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr
 8004368:	e000ed00 	.word	0xe000ed00

0800436c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800436c:	b480      	push	{r7}
 800436e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004370:	4b04      	ldr	r3, [pc, #16]	; (8004384 <__NVIC_GetPriorityGrouping+0x18>)
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	0a1b      	lsrs	r3, r3, #8
 8004376:	f003 0307 	and.w	r3, r3, #7
}
 800437a:	4618      	mov	r0, r3
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr
 8004384:	e000ed00 	.word	0xe000ed00

08004388 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	4603      	mov	r3, r0
 8004390:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004396:	2b00      	cmp	r3, #0
 8004398:	db0b      	blt.n	80043b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800439a:	79fb      	ldrb	r3, [r7, #7]
 800439c:	f003 021f 	and.w	r2, r3, #31
 80043a0:	4907      	ldr	r1, [pc, #28]	; (80043c0 <__NVIC_EnableIRQ+0x38>)
 80043a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a6:	095b      	lsrs	r3, r3, #5
 80043a8:	2001      	movs	r0, #1
 80043aa:	fa00 f202 	lsl.w	r2, r0, r2
 80043ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80043b2:	bf00      	nop
 80043b4:	370c      	adds	r7, #12
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	e000e100 	.word	0xe000e100

080043c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	4603      	mov	r3, r0
 80043cc:	6039      	str	r1, [r7, #0]
 80043ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	db0a      	blt.n	80043ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	b2da      	uxtb	r2, r3
 80043dc:	490c      	ldr	r1, [pc, #48]	; (8004410 <__NVIC_SetPriority+0x4c>)
 80043de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e2:	0112      	lsls	r2, r2, #4
 80043e4:	b2d2      	uxtb	r2, r2
 80043e6:	440b      	add	r3, r1
 80043e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043ec:	e00a      	b.n	8004404 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	b2da      	uxtb	r2, r3
 80043f2:	4908      	ldr	r1, [pc, #32]	; (8004414 <__NVIC_SetPriority+0x50>)
 80043f4:	79fb      	ldrb	r3, [r7, #7]
 80043f6:	f003 030f 	and.w	r3, r3, #15
 80043fa:	3b04      	subs	r3, #4
 80043fc:	0112      	lsls	r2, r2, #4
 80043fe:	b2d2      	uxtb	r2, r2
 8004400:	440b      	add	r3, r1
 8004402:	761a      	strb	r2, [r3, #24]
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr
 8004410:	e000e100 	.word	0xe000e100
 8004414:	e000ed00 	.word	0xe000ed00

08004418 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004418:	b480      	push	{r7}
 800441a:	b089      	sub	sp, #36	; 0x24
 800441c:	af00      	add	r7, sp, #0
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f003 0307 	and.w	r3, r3, #7
 800442a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	f1c3 0307 	rsb	r3, r3, #7
 8004432:	2b04      	cmp	r3, #4
 8004434:	bf28      	it	cs
 8004436:	2304      	movcs	r3, #4
 8004438:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	3304      	adds	r3, #4
 800443e:	2b06      	cmp	r3, #6
 8004440:	d902      	bls.n	8004448 <NVIC_EncodePriority+0x30>
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	3b03      	subs	r3, #3
 8004446:	e000      	b.n	800444a <NVIC_EncodePriority+0x32>
 8004448:	2300      	movs	r3, #0
 800444a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800444c:	f04f 32ff 	mov.w	r2, #4294967295
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	fa02 f303 	lsl.w	r3, r2, r3
 8004456:	43da      	mvns	r2, r3
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	401a      	ands	r2, r3
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004460:	f04f 31ff 	mov.w	r1, #4294967295
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	fa01 f303 	lsl.w	r3, r1, r3
 800446a:	43d9      	mvns	r1, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004470:	4313      	orrs	r3, r2
         );
}
 8004472:	4618      	mov	r0, r3
 8004474:	3724      	adds	r7, #36	; 0x24
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
	...

08004480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b082      	sub	sp, #8
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	3b01      	subs	r3, #1
 800448c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004490:	d301      	bcc.n	8004496 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004492:	2301      	movs	r3, #1
 8004494:	e00f      	b.n	80044b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004496:	4a0a      	ldr	r2, [pc, #40]	; (80044c0 <SysTick_Config+0x40>)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	3b01      	subs	r3, #1
 800449c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800449e:	210f      	movs	r1, #15
 80044a0:	f04f 30ff 	mov.w	r0, #4294967295
 80044a4:	f7ff ff8e 	bl	80043c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044a8:	4b05      	ldr	r3, [pc, #20]	; (80044c0 <SysTick_Config+0x40>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044ae:	4b04      	ldr	r3, [pc, #16]	; (80044c0 <SysTick_Config+0x40>)
 80044b0:	2207      	movs	r2, #7
 80044b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	e000e010 	.word	0xe000e010

080044c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044cc:	6878      	ldr	r0, [r7, #4]
 80044ce:	f7ff ff29 	bl	8004324 <__NVIC_SetPriorityGrouping>
}
 80044d2:	bf00      	nop
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b086      	sub	sp, #24
 80044de:	af00      	add	r7, sp, #0
 80044e0:	4603      	mov	r3, r0
 80044e2:	60b9      	str	r1, [r7, #8]
 80044e4:	607a      	str	r2, [r7, #4]
 80044e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80044e8:	2300      	movs	r3, #0
 80044ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80044ec:	f7ff ff3e 	bl	800436c <__NVIC_GetPriorityGrouping>
 80044f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	68b9      	ldr	r1, [r7, #8]
 80044f6:	6978      	ldr	r0, [r7, #20]
 80044f8:	f7ff ff8e 	bl	8004418 <NVIC_EncodePriority>
 80044fc:	4602      	mov	r2, r0
 80044fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004502:	4611      	mov	r1, r2
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff ff5d 	bl	80043c4 <__NVIC_SetPriority>
}
 800450a:	bf00      	nop
 800450c:	3718      	adds	r7, #24
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}

08004512 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004512:	b580      	push	{r7, lr}
 8004514:	b082      	sub	sp, #8
 8004516:	af00      	add	r7, sp, #0
 8004518:	4603      	mov	r3, r0
 800451a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800451c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004520:	4618      	mov	r0, r3
 8004522:	f7ff ff31 	bl	8004388 <__NVIC_EnableIRQ>
}
 8004526:	bf00      	nop
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b082      	sub	sp, #8
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7ff ffa2 	bl	8004480 <SysTick_Config>
 800453c:	4603      	mov	r3, r0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3708      	adds	r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}

08004546 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004546:	b580      	push	{r7, lr}
 8004548:	b084      	sub	sp, #16
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800454e:	2300      	movs	r3, #0
 8004550:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d101      	bne.n	800455c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e037      	b.n	80045cc <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004572:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004576:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004580:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	68db      	ldr	r3, [r3, #12]
 8004586:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800458c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	695b      	ldr	r3, [r3, #20]
 8004592:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004598:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	69db      	ldr	r3, [r3, #28]
 800459e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f000 f940 	bl	8004834 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80045ca:	2300      	movs	r3, #0
}  
 80045cc:	4618      	mov	r0, r3
 80045ce:	3710      	adds	r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
 80045e0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80045e2:	2300      	movs	r3, #0
 80045e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d101      	bne.n	80045f4 <HAL_DMA_Start_IT+0x20>
 80045f0:	2302      	movs	r3, #2
 80045f2:	e04a      	b.n	800468a <HAL_DMA_Start_IT+0xb6>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004602:	2b01      	cmp	r3, #1
 8004604:	d13a      	bne.n	800467c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2202      	movs	r2, #2
 800460a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2200      	movs	r2, #0
 8004612:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f022 0201 	bic.w	r2, r2, #1
 8004622:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	68b9      	ldr	r1, [r7, #8]
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f000 f8d4 	bl	80047d8 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004634:	2b00      	cmp	r3, #0
 8004636:	d008      	beq.n	800464a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f042 020e 	orr.w	r2, r2, #14
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	e00f      	b.n	800466a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f042 020a 	orr.w	r2, r2, #10
 8004658:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 0204 	bic.w	r2, r2, #4
 8004668:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f042 0201 	orr.w	r2, r2, #1
 8004678:	601a      	str	r2, [r3, #0]
 800467a:	e005      	b.n	8004688 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004684:	2302      	movs	r3, #2
 8004686:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8004688:	7dfb      	ldrb	r3, [r7, #23]
} 
 800468a:	4618      	mov	r0, r3
 800468c:	3718      	adds	r7, #24
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}

08004692 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004692:	b580      	push	{r7, lr}
 8004694:	b084      	sub	sp, #16
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ae:	2204      	movs	r2, #4
 80046b0:	409a      	lsls	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	4013      	ands	r3, r2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d024      	beq.n	8004704 <HAL_DMA_IRQHandler+0x72>
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	f003 0304 	and.w	r3, r3, #4
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d01f      	beq.n	8004704 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f003 0320 	and.w	r3, r3, #32
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d107      	bne.n	80046e2 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 0204 	bic.w	r2, r2, #4
 80046e0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ea:	2104      	movs	r1, #4
 80046ec:	fa01 f202 	lsl.w	r2, r1, r2
 80046f0:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d06a      	beq.n	80047d0 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004702:	e065      	b.n	80047d0 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004708:	2202      	movs	r2, #2
 800470a:	409a      	lsls	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	4013      	ands	r3, r2
 8004710:	2b00      	cmp	r3, #0
 8004712:	d02c      	beq.n	800476e <HAL_DMA_IRQHandler+0xdc>
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d027      	beq.n	800476e <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0320 	and.w	r3, r3, #32
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10b      	bne.n	8004744 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f022 020a 	bic.w	r2, r2, #10
 800473a:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800474c:	2102      	movs	r1, #2
 800474e:	fa01 f202 	lsl.w	r2, r1, r2
 8004752:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004760:	2b00      	cmp	r3, #0
 8004762:	d035      	beq.n	80047d0 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800476c:	e030      	b.n	80047d0 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004772:	2208      	movs	r2, #8
 8004774:	409a      	lsls	r2, r3
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	4013      	ands	r3, r2
 800477a:	2b00      	cmp	r3, #0
 800477c:	d028      	beq.n	80047d0 <HAL_DMA_IRQHandler+0x13e>
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	f003 0308 	and.w	r3, r3, #8
 8004784:	2b00      	cmp	r3, #0
 8004786:	d023      	beq.n	80047d0 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f022 020e 	bic.w	r2, r2, #14
 8004796:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047a0:	2101      	movs	r1, #1
 80047a2:	fa01 f202 	lsl.w	r2, r1, r2
 80047a6:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d004      	beq.n	80047d0 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	4798      	blx	r3
    }
  }
}  
 80047ce:	e7ff      	b.n	80047d0 <HAL_DMA_IRQHandler+0x13e>
 80047d0:	bf00      	nop
 80047d2:	3710      	adds	r7, #16
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	607a      	str	r2, [r7, #4]
 80047e4:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ee:	2101      	movs	r1, #1
 80047f0:	fa01 f202 	lsl.w	r2, r1, r2
 80047f4:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	683a      	ldr	r2, [r7, #0]
 80047fc:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	2b10      	cmp	r3, #16
 8004804:	d108      	bne.n	8004818 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	68ba      	ldr	r2, [r7, #8]
 8004814:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004816:	e007      	b.n	8004828 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	60da      	str	r2, [r3, #12]
}
 8004828:	bf00      	nop
 800482a:	3714      	adds	r7, #20
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	461a      	mov	r2, r3
 8004842:	4b09      	ldr	r3, [pc, #36]	; (8004868 <DMA_CalcBaseAndBitshift+0x34>)
 8004844:	4413      	add	r3, r2
 8004846:	4a09      	ldr	r2, [pc, #36]	; (800486c <DMA_CalcBaseAndBitshift+0x38>)
 8004848:	fba2 2303 	umull	r2, r3, r2, r3
 800484c:	091b      	lsrs	r3, r3, #4
 800484e:	009a      	lsls	r2, r3, #2
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a06      	ldr	r2, [pc, #24]	; (8004870 <DMA_CalcBaseAndBitshift+0x3c>)
 8004858:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	bffdfff8 	.word	0xbffdfff8
 800486c:	cccccccd 	.word	0xcccccccd
 8004870:	40020000 	.word	0x40020000

08004874 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004874:	b480      	push	{r7}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800487e:	2300      	movs	r3, #0
 8004880:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004882:	e14e      	b.n	8004b22 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	2101      	movs	r1, #1
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	fa01 f303 	lsl.w	r3, r1, r3
 8004890:	4013      	ands	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 8140 	beq.w	8004b1c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f003 0303 	and.w	r3, r3, #3
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d005      	beq.n	80048b4 <HAL_GPIO_Init+0x40>
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f003 0303 	and.w	r3, r3, #3
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d130      	bne.n	8004916 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80048ba:	697b      	ldr	r3, [r7, #20]
 80048bc:	005b      	lsls	r3, r3, #1
 80048be:	2203      	movs	r2, #3
 80048c0:	fa02 f303 	lsl.w	r3, r2, r3
 80048c4:	43db      	mvns	r3, r3
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	4013      	ands	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	68da      	ldr	r2, [r3, #12]
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	005b      	lsls	r3, r3, #1
 80048d4:	fa02 f303 	lsl.w	r3, r2, r3
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	4313      	orrs	r3, r2
 80048dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048ea:	2201      	movs	r2, #1
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	fa02 f303 	lsl.w	r3, r2, r3
 80048f2:	43db      	mvns	r3, r3
 80048f4:	693a      	ldr	r2, [r7, #16]
 80048f6:	4013      	ands	r3, r2
 80048f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	091b      	lsrs	r3, r3, #4
 8004900:	f003 0201 	and.w	r2, r3, #1
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	fa02 f303 	lsl.w	r3, r2, r3
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	4313      	orrs	r3, r2
 800490e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	693a      	ldr	r2, [r7, #16]
 8004914:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f003 0303 	and.w	r3, r3, #3
 800491e:	2b03      	cmp	r3, #3
 8004920:	d017      	beq.n	8004952 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	005b      	lsls	r3, r3, #1
 800492c:	2203      	movs	r2, #3
 800492e:	fa02 f303 	lsl.w	r3, r2, r3
 8004932:	43db      	mvns	r3, r3
 8004934:	693a      	ldr	r2, [r7, #16]
 8004936:	4013      	ands	r3, r2
 8004938:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	689a      	ldr	r2, [r3, #8]
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	fa02 f303 	lsl.w	r3, r2, r3
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	4313      	orrs	r3, r2
 800494a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	693a      	ldr	r2, [r7, #16]
 8004950:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	f003 0303 	and.w	r3, r3, #3
 800495a:	2b02      	cmp	r3, #2
 800495c:	d123      	bne.n	80049a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	08da      	lsrs	r2, r3, #3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3208      	adds	r2, #8
 8004966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800496a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	220f      	movs	r2, #15
 8004976:	fa02 f303 	lsl.w	r3, r2, r3
 800497a:	43db      	mvns	r3, r3
 800497c:	693a      	ldr	r2, [r7, #16]
 800497e:	4013      	ands	r3, r2
 8004980:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	691a      	ldr	r2, [r3, #16]
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f003 0307 	and.w	r3, r3, #7
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	fa02 f303 	lsl.w	r3, r2, r3
 8004992:	693a      	ldr	r2, [r7, #16]
 8004994:	4313      	orrs	r3, r2
 8004996:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	08da      	lsrs	r2, r3, #3
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	3208      	adds	r2, #8
 80049a0:	6939      	ldr	r1, [r7, #16]
 80049a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	005b      	lsls	r3, r3, #1
 80049b0:	2203      	movs	r2, #3
 80049b2:	fa02 f303 	lsl.w	r3, r2, r3
 80049b6:	43db      	mvns	r3, r3
 80049b8:	693a      	ldr	r2, [r7, #16]
 80049ba:	4013      	ands	r3, r2
 80049bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	f003 0203 	and.w	r2, r3, #3
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	005b      	lsls	r3, r3, #1
 80049ca:	fa02 f303 	lsl.w	r3, r2, r3
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f000 809a 	beq.w	8004b1c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049e8:	4b55      	ldr	r3, [pc, #340]	; (8004b40 <HAL_GPIO_Init+0x2cc>)
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	4a54      	ldr	r2, [pc, #336]	; (8004b40 <HAL_GPIO_Init+0x2cc>)
 80049ee:	f043 0301 	orr.w	r3, r3, #1
 80049f2:	6193      	str	r3, [r2, #24]
 80049f4:	4b52      	ldr	r3, [pc, #328]	; (8004b40 <HAL_GPIO_Init+0x2cc>)
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	f003 0301 	and.w	r3, r3, #1
 80049fc:	60bb      	str	r3, [r7, #8]
 80049fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004a00:	4a50      	ldr	r2, [pc, #320]	; (8004b44 <HAL_GPIO_Init+0x2d0>)
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	089b      	lsrs	r3, r3, #2
 8004a06:	3302      	adds	r3, #2
 8004a08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	f003 0303 	and.w	r3, r3, #3
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	220f      	movs	r2, #15
 8004a18:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1c:	43db      	mvns	r3, r3
 8004a1e:	693a      	ldr	r2, [r7, #16]
 8004a20:	4013      	ands	r3, r2
 8004a22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004a2a:	d013      	beq.n	8004a54 <HAL_GPIO_Init+0x1e0>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4a46      	ldr	r2, [pc, #280]	; (8004b48 <HAL_GPIO_Init+0x2d4>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d00d      	beq.n	8004a50 <HAL_GPIO_Init+0x1dc>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a45      	ldr	r2, [pc, #276]	; (8004b4c <HAL_GPIO_Init+0x2d8>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d007      	beq.n	8004a4c <HAL_GPIO_Init+0x1d8>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a44      	ldr	r2, [pc, #272]	; (8004b50 <HAL_GPIO_Init+0x2dc>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d101      	bne.n	8004a48 <HAL_GPIO_Init+0x1d4>
 8004a44:	2303      	movs	r3, #3
 8004a46:	e006      	b.n	8004a56 <HAL_GPIO_Init+0x1e2>
 8004a48:	2305      	movs	r3, #5
 8004a4a:	e004      	b.n	8004a56 <HAL_GPIO_Init+0x1e2>
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	e002      	b.n	8004a56 <HAL_GPIO_Init+0x1e2>
 8004a50:	2301      	movs	r3, #1
 8004a52:	e000      	b.n	8004a56 <HAL_GPIO_Init+0x1e2>
 8004a54:	2300      	movs	r3, #0
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	f002 0203 	and.w	r2, r2, #3
 8004a5c:	0092      	lsls	r2, r2, #2
 8004a5e:	4093      	lsls	r3, r2
 8004a60:	693a      	ldr	r2, [r7, #16]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004a66:	4937      	ldr	r1, [pc, #220]	; (8004b44 <HAL_GPIO_Init+0x2d0>)
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	089b      	lsrs	r3, r3, #2
 8004a6c:	3302      	adds	r3, #2
 8004a6e:	693a      	ldr	r2, [r7, #16]
 8004a70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a74:	4b37      	ldr	r3, [pc, #220]	; (8004b54 <HAL_GPIO_Init+0x2e0>)
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	43db      	mvns	r3, r3
 8004a7e:	693a      	ldr	r2, [r7, #16]
 8004a80:	4013      	ands	r3, r2
 8004a82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d003      	beq.n	8004a98 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004a98:	4a2e      	ldr	r2, [pc, #184]	; (8004b54 <HAL_GPIO_Init+0x2e0>)
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a9e:	4b2d      	ldr	r3, [pc, #180]	; (8004b54 <HAL_GPIO_Init+0x2e0>)
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	43db      	mvns	r3, r3
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	4013      	ands	r3, r2
 8004aac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d003      	beq.n	8004ac2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8004aba:	693a      	ldr	r2, [r7, #16]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004ac2:	4a24      	ldr	r2, [pc, #144]	; (8004b54 <HAL_GPIO_Init+0x2e0>)
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004ac8:	4b22      	ldr	r3, [pc, #136]	; (8004b54 <HAL_GPIO_Init+0x2e0>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	43db      	mvns	r3, r3
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d003      	beq.n	8004aec <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004aec:	4a19      	ldr	r2, [pc, #100]	; (8004b54 <HAL_GPIO_Init+0x2e0>)
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004af2:	4b18      	ldr	r3, [pc, #96]	; (8004b54 <HAL_GPIO_Init+0x2e0>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	43db      	mvns	r3, r3
 8004afc:	693a      	ldr	r2, [r7, #16]
 8004afe:	4013      	ands	r3, r2
 8004b00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004b16:	4a0f      	ldr	r2, [pc, #60]	; (8004b54 <HAL_GPIO_Init+0x2e0>)
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	fa22 f303 	lsr.w	r3, r2, r3
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	f47f aea9 	bne.w	8004884 <HAL_GPIO_Init+0x10>
  }
}
 8004b32:	bf00      	nop
 8004b34:	bf00      	nop
 8004b36:	371c      	adds	r7, #28
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr
 8004b40:	40021000 	.word	0x40021000
 8004b44:	40010000 	.word	0x40010000
 8004b48:	48000400 	.word	0x48000400
 8004b4c:	48000800 	.word	0x48000800
 8004b50:	48000c00 	.word	0x48000c00
 8004b54:	40010400 	.word	0x40010400

08004b58 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b085      	sub	sp, #20
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	460b      	mov	r3, r1
 8004b62:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	691a      	ldr	r2, [r3, #16]
 8004b68:	887b      	ldrh	r3, [r7, #2]
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d002      	beq.n	8004b76 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b70:	2301      	movs	r3, #1
 8004b72:	73fb      	strb	r3, [r7, #15]
 8004b74:	e001      	b.n	8004b7a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b76:	2300      	movs	r3, #0
 8004b78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3714      	adds	r7, #20
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	460b      	mov	r3, r1
 8004b92:	807b      	strh	r3, [r7, #2]
 8004b94:	4613      	mov	r3, r2
 8004b96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b98:	787b      	ldrb	r3, [r7, #1]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d003      	beq.n	8004ba6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004b9e:	887a      	ldrh	r2, [r7, #2]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ba4:	e002      	b.n	8004bac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004ba6:	887a      	ldrh	r2, [r7, #2]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	695b      	ldr	r3, [r3, #20]
 8004bc8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004bca:	887a      	ldrh	r2, [r7, #2]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	041a      	lsls	r2, r3, #16
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	43d9      	mvns	r1, r3
 8004bd6:	887b      	ldrh	r3, [r7, #2]
 8004bd8:	400b      	ands	r3, r1
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	619a      	str	r2, [r3, #24]
}
 8004be0:	bf00      	nop
 8004be2:	3714      	adds	r7, #20
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bf8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004bfc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d102      	bne.n	8004c12 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	f001 b823 	b.w	8005c58 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c16:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 817d 	beq.w	8004f22 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004c28:	4bbc      	ldr	r3, [pc, #752]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f003 030c 	and.w	r3, r3, #12
 8004c30:	2b04      	cmp	r3, #4
 8004c32:	d00c      	beq.n	8004c4e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c34:	4bb9      	ldr	r3, [pc, #740]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f003 030c 	and.w	r3, r3, #12
 8004c3c:	2b08      	cmp	r3, #8
 8004c3e:	d15c      	bne.n	8004cfa <HAL_RCC_OscConfig+0x10e>
 8004c40:	4bb6      	ldr	r3, [pc, #728]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c4c:	d155      	bne.n	8004cfa <HAL_RCC_OscConfig+0x10e>
 8004c4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c52:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c56:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004c5a:	fa93 f3a3 	rbit	r3, r3
 8004c5e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004c62:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c66:	fab3 f383 	clz	r3, r3
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	095b      	lsrs	r3, r3, #5
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	f043 0301 	orr.w	r3, r3, #1
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d102      	bne.n	8004c80 <HAL_RCC_OscConfig+0x94>
 8004c7a:	4ba8      	ldr	r3, [pc, #672]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	e015      	b.n	8004cac <HAL_RCC_OscConfig+0xc0>
 8004c80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c84:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c88:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004c8c:	fa93 f3a3 	rbit	r3, r3
 8004c90:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004c94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c98:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004c9c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004ca0:	fa93 f3a3 	rbit	r3, r3
 8004ca4:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004ca8:	4b9c      	ldr	r3, [pc, #624]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004cb0:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004cb4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004cb8:	fa92 f2a2 	rbit	r2, r2
 8004cbc:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004cc0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004cc4:	fab2 f282 	clz	r2, r2
 8004cc8:	b2d2      	uxtb	r2, r2
 8004cca:	f042 0220 	orr.w	r2, r2, #32
 8004cce:	b2d2      	uxtb	r2, r2
 8004cd0:	f002 021f 	and.w	r2, r2, #31
 8004cd4:	2101      	movs	r1, #1
 8004cd6:	fa01 f202 	lsl.w	r2, r1, r2
 8004cda:	4013      	ands	r3, r2
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 811f 	beq.w	8004f20 <HAL_RCC_OscConfig+0x334>
 8004ce2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ce6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	f040 8116 	bne.w	8004f20 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	f000 bfaf 	b.w	8005c58 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cfe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d0a:	d106      	bne.n	8004d1a <HAL_RCC_OscConfig+0x12e>
 8004d0c:	4b83      	ldr	r3, [pc, #524]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a82      	ldr	r2, [pc, #520]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d16:	6013      	str	r3, [r2, #0]
 8004d18:	e036      	b.n	8004d88 <HAL_RCC_OscConfig+0x19c>
 8004d1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10c      	bne.n	8004d44 <HAL_RCC_OscConfig+0x158>
 8004d2a:	4b7c      	ldr	r3, [pc, #496]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a7b      	ldr	r2, [pc, #492]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d34:	6013      	str	r3, [r2, #0]
 8004d36:	4b79      	ldr	r3, [pc, #484]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a78      	ldr	r2, [pc, #480]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d40:	6013      	str	r3, [r2, #0]
 8004d42:	e021      	b.n	8004d88 <HAL_RCC_OscConfig+0x19c>
 8004d44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d48:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d54:	d10c      	bne.n	8004d70 <HAL_RCC_OscConfig+0x184>
 8004d56:	4b71      	ldr	r3, [pc, #452]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a70      	ldr	r2, [pc, #448]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d60:	6013      	str	r3, [r2, #0]
 8004d62:	4b6e      	ldr	r3, [pc, #440]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a6d      	ldr	r2, [pc, #436]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d6c:	6013      	str	r3, [r2, #0]
 8004d6e:	e00b      	b.n	8004d88 <HAL_RCC_OscConfig+0x19c>
 8004d70:	4b6a      	ldr	r3, [pc, #424]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a69      	ldr	r2, [pc, #420]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d7a:	6013      	str	r3, [r2, #0]
 8004d7c:	4b67      	ldr	r3, [pc, #412]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a66      	ldr	r2, [pc, #408]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d86:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004d88:	4b64      	ldr	r3, [pc, #400]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d8c:	f023 020f 	bic.w	r2, r3, #15
 8004d90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d94:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	495f      	ldr	r1, [pc, #380]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004da2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004da6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d059      	beq.n	8004e66 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db2:	f7fd ff15 	bl	8002be0 <HAL_GetTick>
 8004db6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dba:	e00a      	b.n	8004dd2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dbc:	f7fd ff10 	bl	8002be0 <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	2b64      	cmp	r3, #100	; 0x64
 8004dca:	d902      	bls.n	8004dd2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	f000 bf43 	b.w	8005c58 <HAL_RCC_OscConfig+0x106c>
 8004dd2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004dd6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dda:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004dde:	fa93 f3a3 	rbit	r3, r3
 8004de2:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004de6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dea:	fab3 f383 	clz	r3, r3
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	095b      	lsrs	r3, r3, #5
 8004df2:	b2db      	uxtb	r3, r3
 8004df4:	f043 0301 	orr.w	r3, r3, #1
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d102      	bne.n	8004e04 <HAL_RCC_OscConfig+0x218>
 8004dfe:	4b47      	ldr	r3, [pc, #284]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	e015      	b.n	8004e30 <HAL_RCC_OscConfig+0x244>
 8004e04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e08:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e0c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004e10:	fa93 f3a3 	rbit	r3, r3
 8004e14:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004e18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e1c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004e20:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004e24:	fa93 f3a3 	rbit	r3, r3
 8004e28:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004e2c:	4b3b      	ldr	r3, [pc, #236]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e30:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e34:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004e38:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004e3c:	fa92 f2a2 	rbit	r2, r2
 8004e40:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004e44:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004e48:	fab2 f282 	clz	r2, r2
 8004e4c:	b2d2      	uxtb	r2, r2
 8004e4e:	f042 0220 	orr.w	r2, r2, #32
 8004e52:	b2d2      	uxtb	r2, r2
 8004e54:	f002 021f 	and.w	r2, r2, #31
 8004e58:	2101      	movs	r1, #1
 8004e5a:	fa01 f202 	lsl.w	r2, r1, r2
 8004e5e:	4013      	ands	r3, r2
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d0ab      	beq.n	8004dbc <HAL_RCC_OscConfig+0x1d0>
 8004e64:	e05d      	b.n	8004f22 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e66:	f7fd febb 	bl	8002be0 <HAL_GetTick>
 8004e6a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e6e:	e00a      	b.n	8004e86 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e70:	f7fd feb6 	bl	8002be0 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	2b64      	cmp	r3, #100	; 0x64
 8004e7e:	d902      	bls.n	8004e86 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8004e80:	2303      	movs	r3, #3
 8004e82:	f000 bee9 	b.w	8005c58 <HAL_RCC_OscConfig+0x106c>
 8004e86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e8a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8004e92:	fa93 f3a3 	rbit	r3, r3
 8004e96:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8004e9a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e9e:	fab3 f383 	clz	r3, r3
 8004ea2:	b2db      	uxtb	r3, r3
 8004ea4:	095b      	lsrs	r3, r3, #5
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	f043 0301 	orr.w	r3, r3, #1
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d102      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x2cc>
 8004eb2:	4b1a      	ldr	r3, [pc, #104]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	e015      	b.n	8004ee4 <HAL_RCC_OscConfig+0x2f8>
 8004eb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ebc:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8004ec4:	fa93 f3a3 	rbit	r3, r3
 8004ec8:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004ecc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ed0:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004ed4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004ed8:	fa93 f3a3 	rbit	r3, r3
 8004edc:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004ee0:	4b0e      	ldr	r3, [pc, #56]	; (8004f1c <HAL_RCC_OscConfig+0x330>)
 8004ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004ee8:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004eec:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004ef0:	fa92 f2a2 	rbit	r2, r2
 8004ef4:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004ef8:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004efc:	fab2 f282 	clz	r2, r2
 8004f00:	b2d2      	uxtb	r2, r2
 8004f02:	f042 0220 	orr.w	r2, r2, #32
 8004f06:	b2d2      	uxtb	r2, r2
 8004f08:	f002 021f 	and.w	r2, r2, #31
 8004f0c:	2101      	movs	r1, #1
 8004f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8004f12:	4013      	ands	r3, r2
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1ab      	bne.n	8004e70 <HAL_RCC_OscConfig+0x284>
 8004f18:	e003      	b.n	8004f22 <HAL_RCC_OscConfig+0x336>
 8004f1a:	bf00      	nop
 8004f1c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f26:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f000 817d 	beq.w	8005232 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004f38:	4ba6      	ldr	r3, [pc, #664]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f003 030c 	and.w	r3, r3, #12
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d00b      	beq.n	8004f5c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004f44:	4ba3      	ldr	r3, [pc, #652]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f003 030c 	and.w	r3, r3, #12
 8004f4c:	2b08      	cmp	r3, #8
 8004f4e:	d172      	bne.n	8005036 <HAL_RCC_OscConfig+0x44a>
 8004f50:	4ba0      	ldr	r3, [pc, #640]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d16c      	bne.n	8005036 <HAL_RCC_OscConfig+0x44a>
 8004f5c:	2302      	movs	r3, #2
 8004f5e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f62:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004f66:	fa93 f3a3 	rbit	r3, r3
 8004f6a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8004f6e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f72:	fab3 f383 	clz	r3, r3
 8004f76:	b2db      	uxtb	r3, r3
 8004f78:	095b      	lsrs	r3, r3, #5
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	f043 0301 	orr.w	r3, r3, #1
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d102      	bne.n	8004f8c <HAL_RCC_OscConfig+0x3a0>
 8004f86:	4b93      	ldr	r3, [pc, #588]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	e013      	b.n	8004fb4 <HAL_RCC_OscConfig+0x3c8>
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f92:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8004f96:	fa93 f3a3 	rbit	r3, r3
 8004f9a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8004fa4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8004fa8:	fa93 f3a3 	rbit	r3, r3
 8004fac:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8004fb0:	4b88      	ldr	r3, [pc, #544]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 8004fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb4:	2202      	movs	r2, #2
 8004fb6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8004fba:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004fbe:	fa92 f2a2 	rbit	r2, r2
 8004fc2:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8004fc6:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8004fca:	fab2 f282 	clz	r2, r2
 8004fce:	b2d2      	uxtb	r2, r2
 8004fd0:	f042 0220 	orr.w	r2, r2, #32
 8004fd4:	b2d2      	uxtb	r2, r2
 8004fd6:	f002 021f 	and.w	r2, r2, #31
 8004fda:	2101      	movs	r1, #1
 8004fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d00a      	beq.n	8004ffc <HAL_RCC_OscConfig+0x410>
 8004fe6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d002      	beq.n	8004ffc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	f000 be2e 	b.w	8005c58 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ffc:	4b75      	ldr	r3, [pc, #468]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005004:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005008:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	21f8      	movs	r1, #248	; 0xf8
 8005012:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005016:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800501a:	fa91 f1a1 	rbit	r1, r1
 800501e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8005022:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8005026:	fab1 f181 	clz	r1, r1
 800502a:	b2c9      	uxtb	r1, r1
 800502c:	408b      	lsls	r3, r1
 800502e:	4969      	ldr	r1, [pc, #420]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 8005030:	4313      	orrs	r3, r2
 8005032:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005034:	e0fd      	b.n	8005232 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005036:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800503a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	691b      	ldr	r3, [r3, #16]
 8005042:	2b00      	cmp	r3, #0
 8005044:	f000 8088 	beq.w	8005158 <HAL_RCC_OscConfig+0x56c>
 8005048:	2301      	movs	r3, #1
 800504a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8005052:	fa93 f3a3 	rbit	r3, r3
 8005056:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800505a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800505e:	fab3 f383 	clz	r3, r3
 8005062:	b2db      	uxtb	r3, r3
 8005064:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005068:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800506c:	009b      	lsls	r3, r3, #2
 800506e:	461a      	mov	r2, r3
 8005070:	2301      	movs	r3, #1
 8005072:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005074:	f7fd fdb4 	bl	8002be0 <HAL_GetTick>
 8005078:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800507c:	e00a      	b.n	8005094 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800507e:	f7fd fdaf 	bl	8002be0 <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005088:	1ad3      	subs	r3, r2, r3
 800508a:	2b02      	cmp	r3, #2
 800508c:	d902      	bls.n	8005094 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800508e:	2303      	movs	r3, #3
 8005090:	f000 bde2 	b.w	8005c58 <HAL_RCC_OscConfig+0x106c>
 8005094:	2302      	movs	r3, #2
 8005096:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800509a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800509e:	fa93 f3a3 	rbit	r3, r3
 80050a2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80050a6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050aa:	fab3 f383 	clz	r3, r3
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	095b      	lsrs	r3, r3, #5
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	f043 0301 	orr.w	r3, r3, #1
 80050b8:	b2db      	uxtb	r3, r3
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d102      	bne.n	80050c4 <HAL_RCC_OscConfig+0x4d8>
 80050be:	4b45      	ldr	r3, [pc, #276]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	e013      	b.n	80050ec <HAL_RCC_OscConfig+0x500>
 80050c4:	2302      	movs	r3, #2
 80050c6:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050ca:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80050ce:	fa93 f3a3 	rbit	r3, r3
 80050d2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80050d6:	2302      	movs	r3, #2
 80050d8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80050dc:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80050e0:	fa93 f3a3 	rbit	r3, r3
 80050e4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80050e8:	4b3a      	ldr	r3, [pc, #232]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 80050ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ec:	2202      	movs	r2, #2
 80050ee:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80050f2:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80050f6:	fa92 f2a2 	rbit	r2, r2
 80050fa:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80050fe:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005102:	fab2 f282 	clz	r2, r2
 8005106:	b2d2      	uxtb	r2, r2
 8005108:	f042 0220 	orr.w	r2, r2, #32
 800510c:	b2d2      	uxtb	r2, r2
 800510e:	f002 021f 	and.w	r2, r2, #31
 8005112:	2101      	movs	r1, #1
 8005114:	fa01 f202 	lsl.w	r2, r1, r2
 8005118:	4013      	ands	r3, r2
 800511a:	2b00      	cmp	r3, #0
 800511c:	d0af      	beq.n	800507e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800511e:	4b2d      	ldr	r3, [pc, #180]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005126:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800512a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	21f8      	movs	r1, #248	; 0xf8
 8005134:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005138:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800513c:	fa91 f1a1 	rbit	r1, r1
 8005140:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8005144:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005148:	fab1 f181 	clz	r1, r1
 800514c:	b2c9      	uxtb	r1, r1
 800514e:	408b      	lsls	r3, r1
 8005150:	4920      	ldr	r1, [pc, #128]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 8005152:	4313      	orrs	r3, r2
 8005154:	600b      	str	r3, [r1, #0]
 8005156:	e06c      	b.n	8005232 <HAL_RCC_OscConfig+0x646>
 8005158:	2301      	movs	r3, #1
 800515a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800515e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005162:	fa93 f3a3 	rbit	r3, r3
 8005166:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800516a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800516e:	fab3 f383 	clz	r3, r3
 8005172:	b2db      	uxtb	r3, r3
 8005174:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005178:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	461a      	mov	r2, r3
 8005180:	2300      	movs	r3, #0
 8005182:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005184:	f7fd fd2c 	bl	8002be0 <HAL_GetTick>
 8005188:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800518c:	e00a      	b.n	80051a4 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800518e:	f7fd fd27 	bl	8002be0 <HAL_GetTick>
 8005192:	4602      	mov	r2, r0
 8005194:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	2b02      	cmp	r3, #2
 800519c:	d902      	bls.n	80051a4 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800519e:	2303      	movs	r3, #3
 80051a0:	f000 bd5a 	b.w	8005c58 <HAL_RCC_OscConfig+0x106c>
 80051a4:	2302      	movs	r3, #2
 80051a6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051aa:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80051ae:	fa93 f3a3 	rbit	r3, r3
 80051b2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80051b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ba:	fab3 f383 	clz	r3, r3
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	095b      	lsrs	r3, r3, #5
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	f043 0301 	orr.w	r3, r3, #1
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d104      	bne.n	80051d8 <HAL_RCC_OscConfig+0x5ec>
 80051ce:	4b01      	ldr	r3, [pc, #4]	; (80051d4 <HAL_RCC_OscConfig+0x5e8>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	e015      	b.n	8005200 <HAL_RCC_OscConfig+0x614>
 80051d4:	40021000 	.word	0x40021000
 80051d8:	2302      	movs	r3, #2
 80051da:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80051e2:	fa93 f3a3 	rbit	r3, r3
 80051e6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80051ea:	2302      	movs	r3, #2
 80051ec:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80051f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80051f4:	fa93 f3a3 	rbit	r3, r3
 80051f8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80051fc:	4bc8      	ldr	r3, [pc, #800]	; (8005520 <HAL_RCC_OscConfig+0x934>)
 80051fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005200:	2202      	movs	r2, #2
 8005202:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005206:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800520a:	fa92 f2a2 	rbit	r2, r2
 800520e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005212:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005216:	fab2 f282 	clz	r2, r2
 800521a:	b2d2      	uxtb	r2, r2
 800521c:	f042 0220 	orr.w	r2, r2, #32
 8005220:	b2d2      	uxtb	r2, r2
 8005222:	f002 021f 	and.w	r2, r2, #31
 8005226:	2101      	movs	r1, #1
 8005228:	fa01 f202 	lsl.w	r2, r1, r2
 800522c:	4013      	ands	r3, r2
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1ad      	bne.n	800518e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005232:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005236:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0308 	and.w	r3, r3, #8
 8005242:	2b00      	cmp	r3, #0
 8005244:	f000 8110 	beq.w	8005468 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005248:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800524c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	699b      	ldr	r3, [r3, #24]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d079      	beq.n	800534c <HAL_RCC_OscConfig+0x760>
 8005258:	2301      	movs	r3, #1
 800525a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800525e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005262:	fa93 f3a3 	rbit	r3, r3
 8005266:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800526a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800526e:	fab3 f383 	clz	r3, r3
 8005272:	b2db      	uxtb	r3, r3
 8005274:	461a      	mov	r2, r3
 8005276:	4bab      	ldr	r3, [pc, #684]	; (8005524 <HAL_RCC_OscConfig+0x938>)
 8005278:	4413      	add	r3, r2
 800527a:	009b      	lsls	r3, r3, #2
 800527c:	461a      	mov	r2, r3
 800527e:	2301      	movs	r3, #1
 8005280:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005282:	f7fd fcad 	bl	8002be0 <HAL_GetTick>
 8005286:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800528a:	e00a      	b.n	80052a2 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800528c:	f7fd fca8 	bl	8002be0 <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	2b02      	cmp	r3, #2
 800529a:	d902      	bls.n	80052a2 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	f000 bcdb 	b.w	8005c58 <HAL_RCC_OscConfig+0x106c>
 80052a2:	2302      	movs	r3, #2
 80052a4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80052ac:	fa93 f3a3 	rbit	r3, r3
 80052b0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80052b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052b8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80052bc:	2202      	movs	r2, #2
 80052be:	601a      	str	r2, [r3, #0]
 80052c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052c4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	fa93 f2a3 	rbit	r2, r3
 80052ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052d2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80052d6:	601a      	str	r2, [r3, #0]
 80052d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052dc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80052e0:	2202      	movs	r2, #2
 80052e2:	601a      	str	r2, [r3, #0]
 80052e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	fa93 f2a3 	rbit	r2, r3
 80052f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80052fa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052fc:	4b88      	ldr	r3, [pc, #544]	; (8005520 <HAL_RCC_OscConfig+0x934>)
 80052fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005300:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005304:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005308:	2102      	movs	r1, #2
 800530a:	6019      	str	r1, [r3, #0]
 800530c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005310:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	fa93 f1a3 	rbit	r1, r3
 800531a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800531e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005322:	6019      	str	r1, [r3, #0]
  return result;
 8005324:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005328:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	fab3 f383 	clz	r3, r3
 8005332:	b2db      	uxtb	r3, r3
 8005334:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005338:	b2db      	uxtb	r3, r3
 800533a:	f003 031f 	and.w	r3, r3, #31
 800533e:	2101      	movs	r1, #1
 8005340:	fa01 f303 	lsl.w	r3, r1, r3
 8005344:	4013      	ands	r3, r2
 8005346:	2b00      	cmp	r3, #0
 8005348:	d0a0      	beq.n	800528c <HAL_RCC_OscConfig+0x6a0>
 800534a:	e08d      	b.n	8005468 <HAL_RCC_OscConfig+0x87c>
 800534c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005350:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005354:	2201      	movs	r2, #1
 8005356:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005358:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800535c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	fa93 f2a3 	rbit	r2, r3
 8005366:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800536a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800536e:	601a      	str	r2, [r3, #0]
  return result;
 8005370:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005374:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005378:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800537a:	fab3 f383 	clz	r3, r3
 800537e:	b2db      	uxtb	r3, r3
 8005380:	461a      	mov	r2, r3
 8005382:	4b68      	ldr	r3, [pc, #416]	; (8005524 <HAL_RCC_OscConfig+0x938>)
 8005384:	4413      	add	r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	461a      	mov	r2, r3
 800538a:	2300      	movs	r3, #0
 800538c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800538e:	f7fd fc27 	bl	8002be0 <HAL_GetTick>
 8005392:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005396:	e00a      	b.n	80053ae <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005398:	f7fd fc22 	bl	8002be0 <HAL_GetTick>
 800539c:	4602      	mov	r2, r0
 800539e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d902      	bls.n	80053ae <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	f000 bc55 	b.w	8005c58 <HAL_RCC_OscConfig+0x106c>
 80053ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053b2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80053b6:	2202      	movs	r2, #2
 80053b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053be:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	fa93 f2a3 	rbit	r2, r3
 80053c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053cc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80053d0:	601a      	str	r2, [r3, #0]
 80053d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053d6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80053da:	2202      	movs	r2, #2
 80053dc:	601a      	str	r2, [r3, #0]
 80053de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053e2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	fa93 f2a3 	rbit	r2, r3
 80053ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80053f4:	601a      	str	r2, [r3, #0]
 80053f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053fa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80053fe:	2202      	movs	r2, #2
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005406:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	fa93 f2a3 	rbit	r2, r3
 8005410:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005414:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005418:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800541a:	4b41      	ldr	r3, [pc, #260]	; (8005520 <HAL_RCC_OscConfig+0x934>)
 800541c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800541e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005422:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005426:	2102      	movs	r1, #2
 8005428:	6019      	str	r1, [r3, #0]
 800542a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800542e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	fa93 f1a3 	rbit	r1, r3
 8005438:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800543c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8005440:	6019      	str	r1, [r3, #0]
  return result;
 8005442:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005446:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	fab3 f383 	clz	r3, r3
 8005450:	b2db      	uxtb	r3, r3
 8005452:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005456:	b2db      	uxtb	r3, r3
 8005458:	f003 031f 	and.w	r3, r3, #31
 800545c:	2101      	movs	r1, #1
 800545e:	fa01 f303 	lsl.w	r3, r1, r3
 8005462:	4013      	ands	r3, r2
 8005464:	2b00      	cmp	r3, #0
 8005466:	d197      	bne.n	8005398 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005468:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800546c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 0304 	and.w	r3, r3, #4
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 81a1 	beq.w	80057c0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800547e:	2300      	movs	r3, #0
 8005480:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005484:	4b26      	ldr	r3, [pc, #152]	; (8005520 <HAL_RCC_OscConfig+0x934>)
 8005486:	69db      	ldr	r3, [r3, #28]
 8005488:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800548c:	2b00      	cmp	r3, #0
 800548e:	d116      	bne.n	80054be <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005490:	4b23      	ldr	r3, [pc, #140]	; (8005520 <HAL_RCC_OscConfig+0x934>)
 8005492:	69db      	ldr	r3, [r3, #28]
 8005494:	4a22      	ldr	r2, [pc, #136]	; (8005520 <HAL_RCC_OscConfig+0x934>)
 8005496:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800549a:	61d3      	str	r3, [r2, #28]
 800549c:	4b20      	ldr	r3, [pc, #128]	; (8005520 <HAL_RCC_OscConfig+0x934>)
 800549e:	69db      	ldr	r3, [r3, #28]
 80054a0:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80054a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054a8:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80054ac:	601a      	str	r2, [r3, #0]
 80054ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054b2:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80054b6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80054b8:	2301      	movs	r3, #1
 80054ba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054be:	4b1a      	ldr	r3, [pc, #104]	; (8005528 <HAL_RCC_OscConfig+0x93c>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d11a      	bne.n	8005500 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054ca:	4b17      	ldr	r3, [pc, #92]	; (8005528 <HAL_RCC_OscConfig+0x93c>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a16      	ldr	r2, [pc, #88]	; (8005528 <HAL_RCC_OscConfig+0x93c>)
 80054d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054d4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054d6:	f7fd fb83 	bl	8002be0 <HAL_GetTick>
 80054da:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054de:	e009      	b.n	80054f4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054e0:	f7fd fb7e 	bl	8002be0 <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b64      	cmp	r3, #100	; 0x64
 80054ee:	d901      	bls.n	80054f4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e3b1      	b.n	8005c58 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054f4:	4b0c      	ldr	r3, [pc, #48]	; (8005528 <HAL_RCC_OscConfig+0x93c>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d0ef      	beq.n	80054e0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005500:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005504:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68db      	ldr	r3, [r3, #12]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d10d      	bne.n	800552c <HAL_RCC_OscConfig+0x940>
 8005510:	4b03      	ldr	r3, [pc, #12]	; (8005520 <HAL_RCC_OscConfig+0x934>)
 8005512:	6a1b      	ldr	r3, [r3, #32]
 8005514:	4a02      	ldr	r2, [pc, #8]	; (8005520 <HAL_RCC_OscConfig+0x934>)
 8005516:	f043 0301 	orr.w	r3, r3, #1
 800551a:	6213      	str	r3, [r2, #32]
 800551c:	e03c      	b.n	8005598 <HAL_RCC_OscConfig+0x9ac>
 800551e:	bf00      	nop
 8005520:	40021000 	.word	0x40021000
 8005524:	10908120 	.word	0x10908120
 8005528:	40007000 	.word	0x40007000
 800552c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005530:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d10c      	bne.n	8005556 <HAL_RCC_OscConfig+0x96a>
 800553c:	4bc1      	ldr	r3, [pc, #772]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	4ac0      	ldr	r2, [pc, #768]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 8005542:	f023 0301 	bic.w	r3, r3, #1
 8005546:	6213      	str	r3, [r2, #32]
 8005548:	4bbe      	ldr	r3, [pc, #760]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 800554a:	6a1b      	ldr	r3, [r3, #32]
 800554c:	4abd      	ldr	r2, [pc, #756]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 800554e:	f023 0304 	bic.w	r3, r3, #4
 8005552:	6213      	str	r3, [r2, #32]
 8005554:	e020      	b.n	8005598 <HAL_RCC_OscConfig+0x9ac>
 8005556:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800555a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	2b05      	cmp	r3, #5
 8005564:	d10c      	bne.n	8005580 <HAL_RCC_OscConfig+0x994>
 8005566:	4bb7      	ldr	r3, [pc, #732]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 8005568:	6a1b      	ldr	r3, [r3, #32]
 800556a:	4ab6      	ldr	r2, [pc, #728]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 800556c:	f043 0304 	orr.w	r3, r3, #4
 8005570:	6213      	str	r3, [r2, #32]
 8005572:	4bb4      	ldr	r3, [pc, #720]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 8005574:	6a1b      	ldr	r3, [r3, #32]
 8005576:	4ab3      	ldr	r2, [pc, #716]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 8005578:	f043 0301 	orr.w	r3, r3, #1
 800557c:	6213      	str	r3, [r2, #32]
 800557e:	e00b      	b.n	8005598 <HAL_RCC_OscConfig+0x9ac>
 8005580:	4bb0      	ldr	r3, [pc, #704]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	4aaf      	ldr	r2, [pc, #700]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 8005586:	f023 0301 	bic.w	r3, r3, #1
 800558a:	6213      	str	r3, [r2, #32]
 800558c:	4bad      	ldr	r3, [pc, #692]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 800558e:	6a1b      	ldr	r3, [r3, #32]
 8005590:	4aac      	ldr	r2, [pc, #688]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 8005592:	f023 0304 	bic.w	r3, r3, #4
 8005596:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800559c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	f000 8081 	beq.w	80056ac <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055aa:	f7fd fb19 	bl	8002be0 <HAL_GetTick>
 80055ae:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055b2:	e00b      	b.n	80055cc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055b4:	f7fd fb14 	bl	8002be0 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d901      	bls.n	80055cc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e345      	b.n	8005c58 <HAL_RCC_OscConfig+0x106c>
 80055cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055d0:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80055d4:	2202      	movs	r2, #2
 80055d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055dc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	fa93 f2a3 	rbit	r2, r3
 80055e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055ea:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80055ee:	601a      	str	r2, [r3, #0]
 80055f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055f4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80055f8:	2202      	movs	r2, #2
 80055fa:	601a      	str	r2, [r3, #0]
 80055fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005600:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	fa93 f2a3 	rbit	r2, r3
 800560a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800560e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005612:	601a      	str	r2, [r3, #0]
  return result;
 8005614:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005618:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800561c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800561e:	fab3 f383 	clz	r3, r3
 8005622:	b2db      	uxtb	r3, r3
 8005624:	095b      	lsrs	r3, r3, #5
 8005626:	b2db      	uxtb	r3, r3
 8005628:	f043 0302 	orr.w	r3, r3, #2
 800562c:	b2db      	uxtb	r3, r3
 800562e:	2b02      	cmp	r3, #2
 8005630:	d102      	bne.n	8005638 <HAL_RCC_OscConfig+0xa4c>
 8005632:	4b84      	ldr	r3, [pc, #528]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	e013      	b.n	8005660 <HAL_RCC_OscConfig+0xa74>
 8005638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800563c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8005640:	2202      	movs	r2, #2
 8005642:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005644:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005648:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	fa93 f2a3 	rbit	r2, r3
 8005652:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005656:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	4b79      	ldr	r3, [pc, #484]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 800565e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005660:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005664:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005668:	2102      	movs	r1, #2
 800566a:	6011      	str	r1, [r2, #0]
 800566c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005670:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8005674:	6812      	ldr	r2, [r2, #0]
 8005676:	fa92 f1a2 	rbit	r1, r2
 800567a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800567e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8005682:	6011      	str	r1, [r2, #0]
  return result;
 8005684:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005688:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800568c:	6812      	ldr	r2, [r2, #0]
 800568e:	fab2 f282 	clz	r2, r2
 8005692:	b2d2      	uxtb	r2, r2
 8005694:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005698:	b2d2      	uxtb	r2, r2
 800569a:	f002 021f 	and.w	r2, r2, #31
 800569e:	2101      	movs	r1, #1
 80056a0:	fa01 f202 	lsl.w	r2, r1, r2
 80056a4:	4013      	ands	r3, r2
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d084      	beq.n	80055b4 <HAL_RCC_OscConfig+0x9c8>
 80056aa:	e07f      	b.n	80057ac <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056ac:	f7fd fa98 	bl	8002be0 <HAL_GetTick>
 80056b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80056b4:	e00b      	b.n	80056ce <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056b6:	f7fd fa93 	bl	8002be0 <HAL_GetTick>
 80056ba:	4602      	mov	r2, r0
 80056bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d901      	bls.n	80056ce <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80056ca:	2303      	movs	r3, #3
 80056cc:	e2c4      	b.n	8005c58 <HAL_RCC_OscConfig+0x106c>
 80056ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056d2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80056d6:	2202      	movs	r2, #2
 80056d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056de:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	fa93 f2a3 	rbit	r2, r3
 80056e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056ec:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80056f0:	601a      	str	r2, [r3, #0]
 80056f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056f6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80056fa:	2202      	movs	r2, #2
 80056fc:	601a      	str	r2, [r3, #0]
 80056fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005702:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	fa93 f2a3 	rbit	r2, r3
 800570c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005710:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005714:	601a      	str	r2, [r3, #0]
  return result;
 8005716:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800571a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800571e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005720:	fab3 f383 	clz	r3, r3
 8005724:	b2db      	uxtb	r3, r3
 8005726:	095b      	lsrs	r3, r3, #5
 8005728:	b2db      	uxtb	r3, r3
 800572a:	f043 0302 	orr.w	r3, r3, #2
 800572e:	b2db      	uxtb	r3, r3
 8005730:	2b02      	cmp	r3, #2
 8005732:	d102      	bne.n	800573a <HAL_RCC_OscConfig+0xb4e>
 8005734:	4b43      	ldr	r3, [pc, #268]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 8005736:	6a1b      	ldr	r3, [r3, #32]
 8005738:	e013      	b.n	8005762 <HAL_RCC_OscConfig+0xb76>
 800573a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800573e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005742:	2202      	movs	r2, #2
 8005744:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005746:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800574a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	fa93 f2a3 	rbit	r2, r3
 8005754:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005758:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800575c:	601a      	str	r2, [r3, #0]
 800575e:	4b39      	ldr	r3, [pc, #228]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 8005760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005762:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005766:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800576a:	2102      	movs	r1, #2
 800576c:	6011      	str	r1, [r2, #0]
 800576e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005772:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005776:	6812      	ldr	r2, [r2, #0]
 8005778:	fa92 f1a2 	rbit	r1, r2
 800577c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005780:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005784:	6011      	str	r1, [r2, #0]
  return result;
 8005786:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800578a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800578e:	6812      	ldr	r2, [r2, #0]
 8005790:	fab2 f282 	clz	r2, r2
 8005794:	b2d2      	uxtb	r2, r2
 8005796:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800579a:	b2d2      	uxtb	r2, r2
 800579c:	f002 021f 	and.w	r2, r2, #31
 80057a0:	2101      	movs	r1, #1
 80057a2:	fa01 f202 	lsl.w	r2, r1, r2
 80057a6:	4013      	ands	r3, r2
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d184      	bne.n	80056b6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80057ac:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d105      	bne.n	80057c0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057b4:	4b23      	ldr	r3, [pc, #140]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 80057b6:	69db      	ldr	r3, [r3, #28]
 80057b8:	4a22      	ldr	r2, [pc, #136]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 80057ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057be:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	69db      	ldr	r3, [r3, #28]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	f000 8242 	beq.w	8005c56 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057d2:	4b1c      	ldr	r3, [pc, #112]	; (8005844 <HAL_RCC_OscConfig+0xc58>)
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	f003 030c 	and.w	r3, r3, #12
 80057da:	2b08      	cmp	r3, #8
 80057dc:	f000 8213 	beq.w	8005c06 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	69db      	ldr	r3, [r3, #28]
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	f040 8162 	bne.w	8005ab6 <HAL_RCC_OscConfig+0xeca>
 80057f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057f6:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80057fa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80057fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005800:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005804:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	fa93 f2a3 	rbit	r2, r3
 800580e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005812:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005816:	601a      	str	r2, [r3, #0]
  return result;
 8005818:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800581c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005820:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005822:	fab3 f383 	clz	r3, r3
 8005826:	b2db      	uxtb	r3, r3
 8005828:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800582c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	461a      	mov	r2, r3
 8005834:	2300      	movs	r3, #0
 8005836:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005838:	f7fd f9d2 	bl	8002be0 <HAL_GetTick>
 800583c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005840:	e00c      	b.n	800585c <HAL_RCC_OscConfig+0xc70>
 8005842:	bf00      	nop
 8005844:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005848:	f7fd f9ca 	bl	8002be0 <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	2b02      	cmp	r3, #2
 8005856:	d901      	bls.n	800585c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e1fd      	b.n	8005c58 <HAL_RCC_OscConfig+0x106c>
 800585c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005860:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005864:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005868:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800586a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800586e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	fa93 f2a3 	rbit	r2, r3
 8005878:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800587c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005880:	601a      	str	r2, [r3, #0]
  return result;
 8005882:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005886:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800588a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800588c:	fab3 f383 	clz	r3, r3
 8005890:	b2db      	uxtb	r3, r3
 8005892:	095b      	lsrs	r3, r3, #5
 8005894:	b2db      	uxtb	r3, r3
 8005896:	f043 0301 	orr.w	r3, r3, #1
 800589a:	b2db      	uxtb	r3, r3
 800589c:	2b01      	cmp	r3, #1
 800589e:	d102      	bne.n	80058a6 <HAL_RCC_OscConfig+0xcba>
 80058a0:	4bb0      	ldr	r3, [pc, #704]	; (8005b64 <HAL_RCC_OscConfig+0xf78>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	e027      	b.n	80058f6 <HAL_RCC_OscConfig+0xd0a>
 80058a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058aa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80058ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058b8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	fa93 f2a3 	rbit	r2, r3
 80058c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058c6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058d0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80058d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80058d8:	601a      	str	r2, [r3, #0]
 80058da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058de:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	fa93 f2a3 	rbit	r2, r3
 80058e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058ec:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80058f0:	601a      	str	r2, [r3, #0]
 80058f2:	4b9c      	ldr	r3, [pc, #624]	; (8005b64 <HAL_RCC_OscConfig+0xf78>)
 80058f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80058fa:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80058fe:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005902:	6011      	str	r1, [r2, #0]
 8005904:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005908:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800590c:	6812      	ldr	r2, [r2, #0]
 800590e:	fa92 f1a2 	rbit	r1, r2
 8005912:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005916:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800591a:	6011      	str	r1, [r2, #0]
  return result;
 800591c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005920:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005924:	6812      	ldr	r2, [r2, #0]
 8005926:	fab2 f282 	clz	r2, r2
 800592a:	b2d2      	uxtb	r2, r2
 800592c:	f042 0220 	orr.w	r2, r2, #32
 8005930:	b2d2      	uxtb	r2, r2
 8005932:	f002 021f 	and.w	r2, r2, #31
 8005936:	2101      	movs	r1, #1
 8005938:	fa01 f202 	lsl.w	r2, r1, r2
 800593c:	4013      	ands	r3, r2
 800593e:	2b00      	cmp	r3, #0
 8005940:	d182      	bne.n	8005848 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005942:	4b88      	ldr	r3, [pc, #544]	; (8005b64 <HAL_RCC_OscConfig+0xf78>)
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800594a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800594e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005956:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800595a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	6a1b      	ldr	r3, [r3, #32]
 8005962:	430b      	orrs	r3, r1
 8005964:	497f      	ldr	r1, [pc, #508]	; (8005b64 <HAL_RCC_OscConfig+0xf78>)
 8005966:	4313      	orrs	r3, r2
 8005968:	604b      	str	r3, [r1, #4]
 800596a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800596e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005972:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005976:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005978:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800597c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	fa93 f2a3 	rbit	r2, r3
 8005986:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800598a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800598e:	601a      	str	r2, [r3, #0]
  return result;
 8005990:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005994:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005998:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800599a:	fab3 f383 	clz	r3, r3
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80059a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	461a      	mov	r2, r3
 80059ac:	2301      	movs	r3, #1
 80059ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059b0:	f7fd f916 	bl	8002be0 <HAL_GetTick>
 80059b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80059b8:	e009      	b.n	80059ce <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059ba:	f7fd f911 	bl	8002be0 <HAL_GetTick>
 80059be:	4602      	mov	r2, r0
 80059c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d901      	bls.n	80059ce <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e144      	b.n	8005c58 <HAL_RCC_OscConfig+0x106c>
 80059ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059d2:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80059d6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80059da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059e0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	fa93 f2a3 	rbit	r2, r3
 80059ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059ee:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80059f2:	601a      	str	r2, [r3, #0]
  return result;
 80059f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059f8:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80059fc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80059fe:	fab3 f383 	clz	r3, r3
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	095b      	lsrs	r3, r3, #5
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	f043 0301 	orr.w	r3, r3, #1
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d102      	bne.n	8005a18 <HAL_RCC_OscConfig+0xe2c>
 8005a12:	4b54      	ldr	r3, [pc, #336]	; (8005b64 <HAL_RCC_OscConfig+0xf78>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	e027      	b.n	8005a68 <HAL_RCC_OscConfig+0xe7c>
 8005a18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a1c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005a20:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a24:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a2a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	fa93 f2a3 	rbit	r2, r3
 8005a34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a38:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005a3c:	601a      	str	r2, [r3, #0]
 8005a3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a42:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005a46:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a4a:	601a      	str	r2, [r3, #0]
 8005a4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a50:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	fa93 f2a3 	rbit	r2, r3
 8005a5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a5e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005a62:	601a      	str	r2, [r3, #0]
 8005a64:	4b3f      	ldr	r3, [pc, #252]	; (8005b64 <HAL_RCC_OscConfig+0xf78>)
 8005a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a68:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a6c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005a70:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005a74:	6011      	str	r1, [r2, #0]
 8005a76:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a7a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005a7e:	6812      	ldr	r2, [r2, #0]
 8005a80:	fa92 f1a2 	rbit	r1, r2
 8005a84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a88:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005a8c:	6011      	str	r1, [r2, #0]
  return result;
 8005a8e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005a92:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005a96:	6812      	ldr	r2, [r2, #0]
 8005a98:	fab2 f282 	clz	r2, r2
 8005a9c:	b2d2      	uxtb	r2, r2
 8005a9e:	f042 0220 	orr.w	r2, r2, #32
 8005aa2:	b2d2      	uxtb	r2, r2
 8005aa4:	f002 021f 	and.w	r2, r2, #31
 8005aa8:	2101      	movs	r1, #1
 8005aaa:	fa01 f202 	lsl.w	r2, r1, r2
 8005aae:	4013      	ands	r3, r2
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d082      	beq.n	80059ba <HAL_RCC_OscConfig+0xdce>
 8005ab4:	e0cf      	b.n	8005c56 <HAL_RCC_OscConfig+0x106a>
 8005ab6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aba:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005abe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005ac2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ac4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ac8:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	fa93 f2a3 	rbit	r2, r3
 8005ad2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ad6:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005ada:	601a      	str	r2, [r3, #0]
  return result;
 8005adc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ae0:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005ae4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ae6:	fab3 f383 	clz	r3, r3
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005af0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005af4:	009b      	lsls	r3, r3, #2
 8005af6:	461a      	mov	r2, r3
 8005af8:	2300      	movs	r3, #0
 8005afa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005afc:	f7fd f870 	bl	8002be0 <HAL_GetTick>
 8005b00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b04:	e009      	b.n	8005b1a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b06:	f7fd f86b 	bl	8002be0 <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d901      	bls.n	8005b1a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005b16:	2303      	movs	r3, #3
 8005b18:	e09e      	b.n	8005c58 <HAL_RCC_OscConfig+0x106c>
 8005b1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b1e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005b22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b26:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b2c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	fa93 f2a3 	rbit	r2, r3
 8005b36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b3a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005b3e:	601a      	str	r2, [r3, #0]
  return result;
 8005b40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b44:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005b48:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b4a:	fab3 f383 	clz	r3, r3
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	095b      	lsrs	r3, r3, #5
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	f043 0301 	orr.w	r3, r3, #1
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d104      	bne.n	8005b68 <HAL_RCC_OscConfig+0xf7c>
 8005b5e:	4b01      	ldr	r3, [pc, #4]	; (8005b64 <HAL_RCC_OscConfig+0xf78>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	e029      	b.n	8005bb8 <HAL_RCC_OscConfig+0xfcc>
 8005b64:	40021000 	.word	0x40021000
 8005b68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b6c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005b70:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b7a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	fa93 f2a3 	rbit	r2, r3
 8005b84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b88:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005b8c:	601a      	str	r2, [r3, #0]
 8005b8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b92:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005b96:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b9a:	601a      	str	r2, [r3, #0]
 8005b9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ba0:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	fa93 f2a3 	rbit	r2, r3
 8005baa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bae:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005bb2:	601a      	str	r2, [r3, #0]
 8005bb4:	4b2b      	ldr	r3, [pc, #172]	; (8005c64 <HAL_RCC_OscConfig+0x1078>)
 8005bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005bbc:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005bc0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005bc4:	6011      	str	r1, [r2, #0]
 8005bc6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005bca:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005bce:	6812      	ldr	r2, [r2, #0]
 8005bd0:	fa92 f1a2 	rbit	r1, r2
 8005bd4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005bd8:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005bdc:	6011      	str	r1, [r2, #0]
  return result;
 8005bde:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005be2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005be6:	6812      	ldr	r2, [r2, #0]
 8005be8:	fab2 f282 	clz	r2, r2
 8005bec:	b2d2      	uxtb	r2, r2
 8005bee:	f042 0220 	orr.w	r2, r2, #32
 8005bf2:	b2d2      	uxtb	r2, r2
 8005bf4:	f002 021f 	and.w	r2, r2, #31
 8005bf8:	2101      	movs	r1, #1
 8005bfa:	fa01 f202 	lsl.w	r2, r1, r2
 8005bfe:	4013      	ands	r3, r2
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d180      	bne.n	8005b06 <HAL_RCC_OscConfig+0xf1a>
 8005c04:	e027      	b.n	8005c56 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c0a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	69db      	ldr	r3, [r3, #28]
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d101      	bne.n	8005c1a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e01e      	b.n	8005c58 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005c1a:	4b12      	ldr	r3, [pc, #72]	; (8005c64 <HAL_RCC_OscConfig+0x1078>)
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005c22:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005c26:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005c2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6a1b      	ldr	r3, [r3, #32]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d10b      	bne.n	8005c52 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005c3a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005c3e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005c42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	d001      	beq.n	8005c56 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e000      	b.n	8005c58 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	40021000 	.word	0x40021000

08005c68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b09e      	sub	sp, #120	; 0x78
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005c72:	2300      	movs	r3, #0
 8005c74:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d101      	bne.n	8005c80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e162      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c80:	4b90      	ldr	r3, [pc, #576]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f003 0307 	and.w	r3, r3, #7
 8005c88:	683a      	ldr	r2, [r7, #0]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d910      	bls.n	8005cb0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c8e:	4b8d      	ldr	r3, [pc, #564]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f023 0207 	bic.w	r2, r3, #7
 8005c96:	498b      	ldr	r1, [pc, #556]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c9e:	4b89      	ldr	r3, [pc, #548]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0307 	and.w	r3, r3, #7
 8005ca6:	683a      	ldr	r2, [r7, #0]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d001      	beq.n	8005cb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e14a      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 0302 	and.w	r3, r3, #2
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d008      	beq.n	8005cce <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cbc:	4b82      	ldr	r3, [pc, #520]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	497f      	ldr	r1, [pc, #508]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0301 	and.w	r3, r3, #1
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	f000 80dc 	beq.w	8005e94 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d13c      	bne.n	8005d5e <HAL_RCC_ClockConfig+0xf6>
 8005ce4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005ce8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005cec:	fa93 f3a3 	rbit	r3, r3
 8005cf0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005cf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cf4:	fab3 f383 	clz	r3, r3
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	095b      	lsrs	r3, r3, #5
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	f043 0301 	orr.w	r3, r3, #1
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d102      	bne.n	8005d0e <HAL_RCC_ClockConfig+0xa6>
 8005d08:	4b6f      	ldr	r3, [pc, #444]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	e00f      	b.n	8005d2e <HAL_RCC_ClockConfig+0xc6>
 8005d0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d12:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005d16:	fa93 f3a3 	rbit	r3, r3
 8005d1a:	667b      	str	r3, [r7, #100]	; 0x64
 8005d1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d20:	663b      	str	r3, [r7, #96]	; 0x60
 8005d22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d24:	fa93 f3a3 	rbit	r3, r3
 8005d28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d2a:	4b67      	ldr	r3, [pc, #412]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005d32:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d36:	fa92 f2a2 	rbit	r2, r2
 8005d3a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005d3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005d3e:	fab2 f282 	clz	r2, r2
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	f042 0220 	orr.w	r2, r2, #32
 8005d48:	b2d2      	uxtb	r2, r2
 8005d4a:	f002 021f 	and.w	r2, r2, #31
 8005d4e:	2101      	movs	r1, #1
 8005d50:	fa01 f202 	lsl.w	r2, r1, r2
 8005d54:	4013      	ands	r3, r2
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d17b      	bne.n	8005e52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e0f3      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d13c      	bne.n	8005de0 <HAL_RCC_ClockConfig+0x178>
 8005d66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d6a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d6e:	fa93 f3a3 	rbit	r3, r3
 8005d72:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005d74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d76:	fab3 f383 	clz	r3, r3
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	095b      	lsrs	r3, r3, #5
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	f043 0301 	orr.w	r3, r3, #1
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d102      	bne.n	8005d90 <HAL_RCC_ClockConfig+0x128>
 8005d8a:	4b4f      	ldr	r3, [pc, #316]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	e00f      	b.n	8005db0 <HAL_RCC_ClockConfig+0x148>
 8005d90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d94:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d98:	fa93 f3a3 	rbit	r3, r3
 8005d9c:	647b      	str	r3, [r7, #68]	; 0x44
 8005d9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005da2:	643b      	str	r3, [r7, #64]	; 0x40
 8005da4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005da6:	fa93 f3a3 	rbit	r3, r3
 8005daa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005dac:	4b46      	ldr	r3, [pc, #280]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005db4:	63ba      	str	r2, [r7, #56]	; 0x38
 8005db6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005db8:	fa92 f2a2 	rbit	r2, r2
 8005dbc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005dbe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005dc0:	fab2 f282 	clz	r2, r2
 8005dc4:	b2d2      	uxtb	r2, r2
 8005dc6:	f042 0220 	orr.w	r2, r2, #32
 8005dca:	b2d2      	uxtb	r2, r2
 8005dcc:	f002 021f 	and.w	r2, r2, #31
 8005dd0:	2101      	movs	r1, #1
 8005dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d13a      	bne.n	8005e52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e0b2      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
 8005de0:	2302      	movs	r3, #2
 8005de2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de6:	fa93 f3a3 	rbit	r3, r3
 8005dea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dee:	fab3 f383 	clz	r3, r3
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	095b      	lsrs	r3, r3, #5
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	f043 0301 	orr.w	r3, r3, #1
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d102      	bne.n	8005e08 <HAL_RCC_ClockConfig+0x1a0>
 8005e02:	4b31      	ldr	r3, [pc, #196]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	e00d      	b.n	8005e24 <HAL_RCC_ClockConfig+0x1bc>
 8005e08:	2302      	movs	r3, #2
 8005e0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e0e:	fa93 f3a3 	rbit	r3, r3
 8005e12:	627b      	str	r3, [r7, #36]	; 0x24
 8005e14:	2302      	movs	r3, #2
 8005e16:	623b      	str	r3, [r7, #32]
 8005e18:	6a3b      	ldr	r3, [r7, #32]
 8005e1a:	fa93 f3a3 	rbit	r3, r3
 8005e1e:	61fb      	str	r3, [r7, #28]
 8005e20:	4b29      	ldr	r3, [pc, #164]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e24:	2202      	movs	r2, #2
 8005e26:	61ba      	str	r2, [r7, #24]
 8005e28:	69ba      	ldr	r2, [r7, #24]
 8005e2a:	fa92 f2a2 	rbit	r2, r2
 8005e2e:	617a      	str	r2, [r7, #20]
  return result;
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	fab2 f282 	clz	r2, r2
 8005e36:	b2d2      	uxtb	r2, r2
 8005e38:	f042 0220 	orr.w	r2, r2, #32
 8005e3c:	b2d2      	uxtb	r2, r2
 8005e3e:	f002 021f 	and.w	r2, r2, #31
 8005e42:	2101      	movs	r1, #1
 8005e44:	fa01 f202 	lsl.w	r2, r1, r2
 8005e48:	4013      	ands	r3, r2
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d101      	bne.n	8005e52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e079      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e52:	4b1d      	ldr	r3, [pc, #116]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	f023 0203 	bic.w	r2, r3, #3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	491a      	ldr	r1, [pc, #104]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005e60:	4313      	orrs	r3, r2
 8005e62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e64:	f7fc febc 	bl	8002be0 <HAL_GetTick>
 8005e68:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e6a:	e00a      	b.n	8005e82 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e6c:	f7fc feb8 	bl	8002be0 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d901      	bls.n	8005e82 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e061      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e82:	4b11      	ldr	r3, [pc, #68]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f003 020c 	and.w	r2, r3, #12
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d1eb      	bne.n	8005e6c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e94:	4b0b      	ldr	r3, [pc, #44]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0307 	and.w	r3, r3, #7
 8005e9c:	683a      	ldr	r2, [r7, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d214      	bcs.n	8005ecc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ea2:	4b08      	ldr	r3, [pc, #32]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f023 0207 	bic.w	r2, r3, #7
 8005eaa:	4906      	ldr	r1, [pc, #24]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eb2:	4b04      	ldr	r3, [pc, #16]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 0307 	and.w	r3, r3, #7
 8005eba:	683a      	ldr	r2, [r7, #0]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d005      	beq.n	8005ecc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e040      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
 8005ec4:	40022000 	.word	0x40022000
 8005ec8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0304 	and.w	r3, r3, #4
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d008      	beq.n	8005eea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ed8:	4b1d      	ldr	r3, [pc, #116]	; (8005f50 <HAL_RCC_ClockConfig+0x2e8>)
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	491a      	ldr	r1, [pc, #104]	; (8005f50 <HAL_RCC_ClockConfig+0x2e8>)
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0308 	and.w	r3, r3, #8
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d009      	beq.n	8005f0a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ef6:	4b16      	ldr	r3, [pc, #88]	; (8005f50 <HAL_RCC_ClockConfig+0x2e8>)
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	00db      	lsls	r3, r3, #3
 8005f04:	4912      	ldr	r1, [pc, #72]	; (8005f50 <HAL_RCC_ClockConfig+0x2e8>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005f0a:	f000 f829 	bl	8005f60 <HAL_RCC_GetSysClockFreq>
 8005f0e:	4601      	mov	r1, r0
 8005f10:	4b0f      	ldr	r3, [pc, #60]	; (8005f50 <HAL_RCC_ClockConfig+0x2e8>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f18:	22f0      	movs	r2, #240	; 0xf0
 8005f1a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	fa92 f2a2 	rbit	r2, r2
 8005f22:	60fa      	str	r2, [r7, #12]
  return result;
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	fab2 f282 	clz	r2, r2
 8005f2a:	b2d2      	uxtb	r2, r2
 8005f2c:	40d3      	lsrs	r3, r2
 8005f2e:	4a09      	ldr	r2, [pc, #36]	; (8005f54 <HAL_RCC_ClockConfig+0x2ec>)
 8005f30:	5cd3      	ldrb	r3, [r2, r3]
 8005f32:	fa21 f303 	lsr.w	r3, r1, r3
 8005f36:	4a08      	ldr	r2, [pc, #32]	; (8005f58 <HAL_RCC_ClockConfig+0x2f0>)
 8005f38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005f3a:	4b08      	ldr	r3, [pc, #32]	; (8005f5c <HAL_RCC_ClockConfig+0x2f4>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f7fc fe0a 	bl	8002b58 <HAL_InitTick>
  
  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3778      	adds	r7, #120	; 0x78
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	40021000 	.word	0x40021000
 8005f54:	080090bc 	.word	0x080090bc
 8005f58:	20000000 	.word	0x20000000
 8005f5c:	20000004 	.word	0x20000004

08005f60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b08b      	sub	sp, #44	; 0x2c
 8005f64:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005f66:	2300      	movs	r3, #0
 8005f68:	61fb      	str	r3, [r7, #28]
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	61bb      	str	r3, [r7, #24]
 8005f6e:	2300      	movs	r3, #0
 8005f70:	627b      	str	r3, [r7, #36]	; 0x24
 8005f72:	2300      	movs	r3, #0
 8005f74:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005f76:	2300      	movs	r3, #0
 8005f78:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005f7a:	4b29      	ldr	r3, [pc, #164]	; (8006020 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	f003 030c 	and.w	r3, r3, #12
 8005f86:	2b04      	cmp	r3, #4
 8005f88:	d002      	beq.n	8005f90 <HAL_RCC_GetSysClockFreq+0x30>
 8005f8a:	2b08      	cmp	r3, #8
 8005f8c:	d003      	beq.n	8005f96 <HAL_RCC_GetSysClockFreq+0x36>
 8005f8e:	e03c      	b.n	800600a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005f90:	4b24      	ldr	r3, [pc, #144]	; (8006024 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005f92:	623b      	str	r3, [r7, #32]
      break;
 8005f94:	e03c      	b.n	8006010 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005f9c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005fa0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	fa92 f2a2 	rbit	r2, r2
 8005fa8:	607a      	str	r2, [r7, #4]
  return result;
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	fab2 f282 	clz	r2, r2
 8005fb0:	b2d2      	uxtb	r2, r2
 8005fb2:	40d3      	lsrs	r3, r2
 8005fb4:	4a1c      	ldr	r2, [pc, #112]	; (8006028 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005fb6:	5cd3      	ldrb	r3, [r2, r3]
 8005fb8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005fba:	4b19      	ldr	r3, [pc, #100]	; (8006020 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fbe:	f003 030f 	and.w	r3, r3, #15
 8005fc2:	220f      	movs	r2, #15
 8005fc4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fc6:	693a      	ldr	r2, [r7, #16]
 8005fc8:	fa92 f2a2 	rbit	r2, r2
 8005fcc:	60fa      	str	r2, [r7, #12]
  return result;
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	fab2 f282 	clz	r2, r2
 8005fd4:	b2d2      	uxtb	r2, r2
 8005fd6:	40d3      	lsrs	r3, r2
 8005fd8:	4a14      	ldr	r2, [pc, #80]	; (800602c <HAL_RCC_GetSysClockFreq+0xcc>)
 8005fda:	5cd3      	ldrb	r3, [r2, r3]
 8005fdc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d008      	beq.n	8005ffa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005fe8:	4a0e      	ldr	r2, [pc, #56]	; (8006024 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	fb02 f303 	mul.w	r3, r2, r3
 8005ff6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ff8:	e004      	b.n	8006004 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	4a0c      	ldr	r2, [pc, #48]	; (8006030 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005ffe:	fb02 f303 	mul.w	r3, r2, r3
 8006002:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006006:	623b      	str	r3, [r7, #32]
      break;
 8006008:	e002      	b.n	8006010 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800600a:	4b06      	ldr	r3, [pc, #24]	; (8006024 <HAL_RCC_GetSysClockFreq+0xc4>)
 800600c:	623b      	str	r3, [r7, #32]
      break;
 800600e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006010:	6a3b      	ldr	r3, [r7, #32]
}
 8006012:	4618      	mov	r0, r3
 8006014:	372c      	adds	r7, #44	; 0x2c
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	40021000 	.word	0x40021000
 8006024:	007a1200 	.word	0x007a1200
 8006028:	080090d4 	.word	0x080090d4
 800602c:	080090e4 	.word	0x080090e4
 8006030:	003d0900 	.word	0x003d0900

08006034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006034:	b480      	push	{r7}
 8006036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006038:	4b03      	ldr	r3, [pc, #12]	; (8006048 <HAL_RCC_GetHCLKFreq+0x14>)
 800603a:	681b      	ldr	r3, [r3, #0]
}
 800603c:	4618      	mov	r0, r3
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	20000000 	.word	0x20000000

0800604c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006052:	f7ff ffef 	bl	8006034 <HAL_RCC_GetHCLKFreq>
 8006056:	4601      	mov	r1, r0
 8006058:	4b0b      	ldr	r3, [pc, #44]	; (8006088 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006060:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006064:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	fa92 f2a2 	rbit	r2, r2
 800606c:	603a      	str	r2, [r7, #0]
  return result;
 800606e:	683a      	ldr	r2, [r7, #0]
 8006070:	fab2 f282 	clz	r2, r2
 8006074:	b2d2      	uxtb	r2, r2
 8006076:	40d3      	lsrs	r3, r2
 8006078:	4a04      	ldr	r2, [pc, #16]	; (800608c <HAL_RCC_GetPCLK1Freq+0x40>)
 800607a:	5cd3      	ldrb	r3, [r2, r3]
 800607c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006080:	4618      	mov	r0, r3
 8006082:	3708      	adds	r7, #8
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	40021000 	.word	0x40021000
 800608c:	080090cc 	.word	0x080090cc

08006090 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b082      	sub	sp, #8
 8006094:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006096:	f7ff ffcd 	bl	8006034 <HAL_RCC_GetHCLKFreq>
 800609a:	4601      	mov	r1, r0
 800609c:	4b0b      	ldr	r3, [pc, #44]	; (80060cc <HAL_RCC_GetPCLK2Freq+0x3c>)
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80060a4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80060a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	fa92 f2a2 	rbit	r2, r2
 80060b0:	603a      	str	r2, [r7, #0]
  return result;
 80060b2:	683a      	ldr	r2, [r7, #0]
 80060b4:	fab2 f282 	clz	r2, r2
 80060b8:	b2d2      	uxtb	r2, r2
 80060ba:	40d3      	lsrs	r3, r2
 80060bc:	4a04      	ldr	r2, [pc, #16]	; (80060d0 <HAL_RCC_GetPCLK2Freq+0x40>)
 80060be:	5cd3      	ldrb	r3, [r2, r3]
 80060c0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80060c4:	4618      	mov	r0, r3
 80060c6:	3708      	adds	r7, #8
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	40021000 	.word	0x40021000
 80060d0:	080090cc 	.word	0x080090cc

080060d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b092      	sub	sp, #72	; 0x48
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060dc:	2300      	movs	r3, #0
 80060de:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80060e0:	2300      	movs	r3, #0
 80060e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80060e4:	2300      	movs	r3, #0
 80060e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	f000 80d4 	beq.w	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060f8:	4b4e      	ldr	r3, [pc, #312]	; (8006234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060fa:	69db      	ldr	r3, [r3, #28]
 80060fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006100:	2b00      	cmp	r3, #0
 8006102:	d10e      	bne.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006104:	4b4b      	ldr	r3, [pc, #300]	; (8006234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006106:	69db      	ldr	r3, [r3, #28]
 8006108:	4a4a      	ldr	r2, [pc, #296]	; (8006234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800610a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800610e:	61d3      	str	r3, [r2, #28]
 8006110:	4b48      	ldr	r3, [pc, #288]	; (8006234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006112:	69db      	ldr	r3, [r3, #28]
 8006114:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006118:	60bb      	str	r3, [r7, #8]
 800611a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800611c:	2301      	movs	r3, #1
 800611e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006122:	4b45      	ldr	r3, [pc, #276]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800612a:	2b00      	cmp	r3, #0
 800612c:	d118      	bne.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800612e:	4b42      	ldr	r3, [pc, #264]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a41      	ldr	r2, [pc, #260]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006138:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800613a:	f7fc fd51 	bl	8002be0 <HAL_GetTick>
 800613e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006140:	e008      	b.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006142:	f7fc fd4d 	bl	8002be0 <HAL_GetTick>
 8006146:	4602      	mov	r2, r0
 8006148:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800614a:	1ad3      	subs	r3, r2, r3
 800614c:	2b64      	cmp	r3, #100	; 0x64
 800614e:	d901      	bls.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e14b      	b.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006154:	4b38      	ldr	r3, [pc, #224]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800615c:	2b00      	cmp	r3, #0
 800615e:	d0f0      	beq.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006160:	4b34      	ldr	r3, [pc, #208]	; (8006234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006162:	6a1b      	ldr	r3, [r3, #32]
 8006164:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006168:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800616a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800616c:	2b00      	cmp	r3, #0
 800616e:	f000 8084 	beq.w	800627a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800617a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800617c:	429a      	cmp	r2, r3
 800617e:	d07c      	beq.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006180:	4b2c      	ldr	r3, [pc, #176]	; (8006234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006182:	6a1b      	ldr	r3, [r3, #32]
 8006184:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006188:	63fb      	str	r3, [r7, #60]	; 0x3c
 800618a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800618e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006192:	fa93 f3a3 	rbit	r3, r3
 8006196:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800619a:	fab3 f383 	clz	r3, r3
 800619e:	b2db      	uxtb	r3, r3
 80061a0:	461a      	mov	r2, r3
 80061a2:	4b26      	ldr	r3, [pc, #152]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80061a4:	4413      	add	r3, r2
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	461a      	mov	r2, r3
 80061aa:	2301      	movs	r3, #1
 80061ac:	6013      	str	r3, [r2, #0]
 80061ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80061b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b6:	fa93 f3a3 	rbit	r3, r3
 80061ba:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80061bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80061be:	fab3 f383 	clz	r3, r3
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	461a      	mov	r2, r3
 80061c6:	4b1d      	ldr	r3, [pc, #116]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80061c8:	4413      	add	r3, r2
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	461a      	mov	r2, r3
 80061ce:	2300      	movs	r3, #0
 80061d0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80061d2:	4a18      	ldr	r2, [pc, #96]	; (8006234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061d6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80061d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061da:	f003 0301 	and.w	r3, r3, #1
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d04b      	beq.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061e2:	f7fc fcfd 	bl	8002be0 <HAL_GetTick>
 80061e6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061e8:	e00a      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061ea:	f7fc fcf9 	bl	8002be0 <HAL_GetTick>
 80061ee:	4602      	mov	r2, r0
 80061f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d901      	bls.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80061fc:	2303      	movs	r3, #3
 80061fe:	e0f5      	b.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x318>
 8006200:	2302      	movs	r3, #2
 8006202:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006206:	fa93 f3a3 	rbit	r3, r3
 800620a:	627b      	str	r3, [r7, #36]	; 0x24
 800620c:	2302      	movs	r3, #2
 800620e:	623b      	str	r3, [r7, #32]
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	fa93 f3a3 	rbit	r3, r3
 8006216:	61fb      	str	r3, [r7, #28]
  return result;
 8006218:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800621a:	fab3 f383 	clz	r3, r3
 800621e:	b2db      	uxtb	r3, r3
 8006220:	095b      	lsrs	r3, r3, #5
 8006222:	b2db      	uxtb	r3, r3
 8006224:	f043 0302 	orr.w	r3, r3, #2
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b02      	cmp	r3, #2
 800622c:	d108      	bne.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800622e:	4b01      	ldr	r3, [pc, #4]	; (8006234 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	e00d      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006234:	40021000 	.word	0x40021000
 8006238:	40007000 	.word	0x40007000
 800623c:	10908100 	.word	0x10908100
 8006240:	2302      	movs	r3, #2
 8006242:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006244:	69bb      	ldr	r3, [r7, #24]
 8006246:	fa93 f3a3 	rbit	r3, r3
 800624a:	617b      	str	r3, [r7, #20]
 800624c:	4b69      	ldr	r3, [pc, #420]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800624e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006250:	2202      	movs	r2, #2
 8006252:	613a      	str	r2, [r7, #16]
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	fa92 f2a2 	rbit	r2, r2
 800625a:	60fa      	str	r2, [r7, #12]
  return result;
 800625c:	68fa      	ldr	r2, [r7, #12]
 800625e:	fab2 f282 	clz	r2, r2
 8006262:	b2d2      	uxtb	r2, r2
 8006264:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006268:	b2d2      	uxtb	r2, r2
 800626a:	f002 021f 	and.w	r2, r2, #31
 800626e:	2101      	movs	r1, #1
 8006270:	fa01 f202 	lsl.w	r2, r1, r2
 8006274:	4013      	ands	r3, r2
 8006276:	2b00      	cmp	r3, #0
 8006278:	d0b7      	beq.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800627a:	4b5e      	ldr	r3, [pc, #376]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	495b      	ldr	r1, [pc, #364]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006288:	4313      	orrs	r3, r2
 800628a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800628c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006290:	2b01      	cmp	r3, #1
 8006292:	d105      	bne.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006294:	4b57      	ldr	r3, [pc, #348]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006296:	69db      	ldr	r3, [r3, #28]
 8006298:	4a56      	ldr	r2, [pc, #344]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800629a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800629e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0301 	and.w	r3, r3, #1
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d008      	beq.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062ac:	4b51      	ldr	r3, [pc, #324]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80062ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062b0:	f023 0203 	bic.w	r2, r3, #3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	494e      	ldr	r1, [pc, #312]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80062ba:	4313      	orrs	r3, r2
 80062bc:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 0320 	and.w	r3, r3, #32
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d008      	beq.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80062ca:	4b4a      	ldr	r3, [pc, #296]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80062cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ce:	f023 0210 	bic.w	r2, r3, #16
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	4947      	ldr	r1, [pc, #284]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80062d8:	4313      	orrs	r3, r2
 80062da:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d008      	beq.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80062e8:	4b42      	ldr	r3, [pc, #264]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062f4:	493f      	ldr	r1, [pc, #252]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80062f6:	4313      	orrs	r3, r2
 80062f8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006302:	2b00      	cmp	r3, #0
 8006304:	d008      	beq.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006306:	4b3b      	ldr	r3, [pc, #236]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630a:	f023 0220 	bic.w	r2, r3, #32
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	4938      	ldr	r1, [pc, #224]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006314:	4313      	orrs	r3, r2
 8006316:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006320:	2b00      	cmp	r3, #0
 8006322:	d008      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006324:	4b33      	ldr	r3, [pc, #204]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006328:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	695b      	ldr	r3, [r3, #20]
 8006330:	4930      	ldr	r1, [pc, #192]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006332:	4313      	orrs	r3, r2
 8006334:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800633e:	2b00      	cmp	r3, #0
 8006340:	d008      	beq.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006342:	4b2c      	ldr	r3, [pc, #176]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	69db      	ldr	r3, [r3, #28]
 800634e:	4929      	ldr	r1, [pc, #164]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006350:	4313      	orrs	r3, r2
 8006352:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800635c:	2b00      	cmp	r3, #0
 800635e:	d008      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8006360:	4b24      	ldr	r3, [pc, #144]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006364:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	4921      	ldr	r1, [pc, #132]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800636e:	4313      	orrs	r3, r2
 8006370:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d008      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800637e:	4b1d      	ldr	r3, [pc, #116]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006382:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	491a      	ldr	r1, [pc, #104]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800638c:	4313      	orrs	r3, r2
 800638e:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006398:	2b00      	cmp	r3, #0
 800639a:	d008      	beq.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800639c:	4b15      	ldr	r3, [pc, #84]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800639e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a8:	4912      	ldr	r1, [pc, #72]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063aa:	4313      	orrs	r3, r2
 80063ac:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d008      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80063ba:	4b0e      	ldr	r3, [pc, #56]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063be:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c6:	490b      	ldr	r1, [pc, #44]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063c8:	4313      	orrs	r3, r2
 80063ca:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d008      	beq.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80063d8:	4b06      	ldr	r3, [pc, #24]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063dc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063e4:	4903      	ldr	r1, [pc, #12]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80063e6:	4313      	orrs	r3, r2
 80063e8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3748      	adds	r7, #72	; 0x48
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}
 80063f4:	40021000 	.word	0x40021000

080063f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b085      	sub	sp, #20
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006406:	b2db      	uxtb	r3, r3
 8006408:	2b01      	cmp	r3, #1
 800640a:	d001      	beq.n	8006410 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800640c:	2301      	movs	r3, #1
 800640e:	e03b      	b.n	8006488 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2202      	movs	r2, #2
 8006414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	68da      	ldr	r2, [r3, #12]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f042 0201 	orr.w	r2, r2, #1
 8006426:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a19      	ldr	r2, [pc, #100]	; (8006494 <HAL_TIM_Base_Start_IT+0x9c>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d009      	beq.n	8006446 <HAL_TIM_Base_Start_IT+0x4e>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800643a:	d004      	beq.n	8006446 <HAL_TIM_Base_Start_IT+0x4e>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a15      	ldr	r2, [pc, #84]	; (8006498 <HAL_TIM_Base_Start_IT+0xa0>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d115      	bne.n	8006472 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	689a      	ldr	r2, [r3, #8]
 800644c:	4b13      	ldr	r3, [pc, #76]	; (800649c <HAL_TIM_Base_Start_IT+0xa4>)
 800644e:	4013      	ands	r3, r2
 8006450:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	2b06      	cmp	r3, #6
 8006456:	d015      	beq.n	8006484 <HAL_TIM_Base_Start_IT+0x8c>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800645e:	d011      	beq.n	8006484 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f042 0201 	orr.w	r2, r2, #1
 800646e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006470:	e008      	b.n	8006484 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f042 0201 	orr.w	r2, r2, #1
 8006480:	601a      	str	r2, [r3, #0]
 8006482:	e000      	b.n	8006486 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006484:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006486:	2300      	movs	r3, #0
}
 8006488:	4618      	mov	r0, r3
 800648a:	3714      	adds	r7, #20
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr
 8006494:	40012c00 	.word	0x40012c00
 8006498:	40014000 	.word	0x40014000
 800649c:	00010007 	.word	0x00010007

080064a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d101      	bne.n	80064b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e049      	b.n	8006546 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d106      	bne.n	80064cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f7fc f93a 	bl	8002740 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2202      	movs	r2, #2
 80064d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	3304      	adds	r3, #4
 80064dc:	4619      	mov	r1, r3
 80064de:	4610      	mov	r0, r2
 80064e0:	f000 fc52 	bl	8006d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3708      	adds	r7, #8
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
	...

08006550 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d109      	bne.n	8006574 <HAL_TIM_PWM_Start+0x24>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006566:	b2db      	uxtb	r3, r3
 8006568:	2b01      	cmp	r3, #1
 800656a:	bf14      	ite	ne
 800656c:	2301      	movne	r3, #1
 800656e:	2300      	moveq	r3, #0
 8006570:	b2db      	uxtb	r3, r3
 8006572:	e03c      	b.n	80065ee <HAL_TIM_PWM_Start+0x9e>
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	2b04      	cmp	r3, #4
 8006578:	d109      	bne.n	800658e <HAL_TIM_PWM_Start+0x3e>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006580:	b2db      	uxtb	r3, r3
 8006582:	2b01      	cmp	r3, #1
 8006584:	bf14      	ite	ne
 8006586:	2301      	movne	r3, #1
 8006588:	2300      	moveq	r3, #0
 800658a:	b2db      	uxtb	r3, r3
 800658c:	e02f      	b.n	80065ee <HAL_TIM_PWM_Start+0x9e>
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	2b08      	cmp	r3, #8
 8006592:	d109      	bne.n	80065a8 <HAL_TIM_PWM_Start+0x58>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800659a:	b2db      	uxtb	r3, r3
 800659c:	2b01      	cmp	r3, #1
 800659e:	bf14      	ite	ne
 80065a0:	2301      	movne	r3, #1
 80065a2:	2300      	moveq	r3, #0
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	e022      	b.n	80065ee <HAL_TIM_PWM_Start+0x9e>
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	2b0c      	cmp	r3, #12
 80065ac:	d109      	bne.n	80065c2 <HAL_TIM_PWM_Start+0x72>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	bf14      	ite	ne
 80065ba:	2301      	movne	r3, #1
 80065bc:	2300      	moveq	r3, #0
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	e015      	b.n	80065ee <HAL_TIM_PWM_Start+0x9e>
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	2b10      	cmp	r3, #16
 80065c6:	d109      	bne.n	80065dc <HAL_TIM_PWM_Start+0x8c>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80065ce:	b2db      	uxtb	r3, r3
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	bf14      	ite	ne
 80065d4:	2301      	movne	r3, #1
 80065d6:	2300      	moveq	r3, #0
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	e008      	b.n	80065ee <HAL_TIM_PWM_Start+0x9e>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	bf14      	ite	ne
 80065e8:	2301      	movne	r3, #1
 80065ea:	2300      	moveq	r3, #0
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d001      	beq.n	80065f6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e083      	b.n	80066fe <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d104      	bne.n	8006606 <HAL_TIM_PWM_Start+0xb6>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2202      	movs	r2, #2
 8006600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006604:	e023      	b.n	800664e <HAL_TIM_PWM_Start+0xfe>
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	2b04      	cmp	r3, #4
 800660a:	d104      	bne.n	8006616 <HAL_TIM_PWM_Start+0xc6>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2202      	movs	r2, #2
 8006610:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006614:	e01b      	b.n	800664e <HAL_TIM_PWM_Start+0xfe>
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	2b08      	cmp	r3, #8
 800661a:	d104      	bne.n	8006626 <HAL_TIM_PWM_Start+0xd6>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2202      	movs	r2, #2
 8006620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006624:	e013      	b.n	800664e <HAL_TIM_PWM_Start+0xfe>
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	2b0c      	cmp	r3, #12
 800662a:	d104      	bne.n	8006636 <HAL_TIM_PWM_Start+0xe6>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2202      	movs	r2, #2
 8006630:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006634:	e00b      	b.n	800664e <HAL_TIM_PWM_Start+0xfe>
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	2b10      	cmp	r3, #16
 800663a:	d104      	bne.n	8006646 <HAL_TIM_PWM_Start+0xf6>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2202      	movs	r2, #2
 8006640:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006644:	e003      	b.n	800664e <HAL_TIM_PWM_Start+0xfe>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2202      	movs	r2, #2
 800664a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2201      	movs	r2, #1
 8006654:	6839      	ldr	r1, [r7, #0]
 8006656:	4618      	mov	r0, r3
 8006658:	f000 ffb6 	bl	80075c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a29      	ldr	r2, [pc, #164]	; (8006708 <HAL_TIM_PWM_Start+0x1b8>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d00e      	beq.n	8006684 <HAL_TIM_PWM_Start+0x134>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a28      	ldr	r2, [pc, #160]	; (800670c <HAL_TIM_PWM_Start+0x1bc>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d009      	beq.n	8006684 <HAL_TIM_PWM_Start+0x134>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a26      	ldr	r2, [pc, #152]	; (8006710 <HAL_TIM_PWM_Start+0x1c0>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d004      	beq.n	8006684 <HAL_TIM_PWM_Start+0x134>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a25      	ldr	r2, [pc, #148]	; (8006714 <HAL_TIM_PWM_Start+0x1c4>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d101      	bne.n	8006688 <HAL_TIM_PWM_Start+0x138>
 8006684:	2301      	movs	r3, #1
 8006686:	e000      	b.n	800668a <HAL_TIM_PWM_Start+0x13a>
 8006688:	2300      	movs	r3, #0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d007      	beq.n	800669e <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800669c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a19      	ldr	r2, [pc, #100]	; (8006708 <HAL_TIM_PWM_Start+0x1b8>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d009      	beq.n	80066bc <HAL_TIM_PWM_Start+0x16c>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066b0:	d004      	beq.n	80066bc <HAL_TIM_PWM_Start+0x16c>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a15      	ldr	r2, [pc, #84]	; (800670c <HAL_TIM_PWM_Start+0x1bc>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d115      	bne.n	80066e8 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689a      	ldr	r2, [r3, #8]
 80066c2:	4b15      	ldr	r3, [pc, #84]	; (8006718 <HAL_TIM_PWM_Start+0x1c8>)
 80066c4:	4013      	ands	r3, r2
 80066c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2b06      	cmp	r3, #6
 80066cc:	d015      	beq.n	80066fa <HAL_TIM_PWM_Start+0x1aa>
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066d4:	d011      	beq.n	80066fa <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f042 0201 	orr.w	r2, r2, #1
 80066e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066e6:	e008      	b.n	80066fa <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f042 0201 	orr.w	r2, r2, #1
 80066f6:	601a      	str	r2, [r3, #0]
 80066f8:	e000      	b.n	80066fc <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066fa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80066fc:	2300      	movs	r3, #0
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3710      	adds	r7, #16
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	40012c00 	.word	0x40012c00
 800670c:	40014000 	.word	0x40014000
 8006710:	40014400 	.word	0x40014400
 8006714:	40014800 	.word	0x40014800
 8006718:	00010007 	.word	0x00010007

0800671c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b082      	sub	sp, #8
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d101      	bne.n	800672e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e049      	b.n	80067c2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006734:	b2db      	uxtb	r3, r3
 8006736:	2b00      	cmp	r3, #0
 8006738:	d106      	bne.n	8006748 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f7fc f81c 	bl	8002780 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2202      	movs	r2, #2
 800674c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	3304      	adds	r3, #4
 8006758:	4619      	mov	r1, r3
 800675a:	4610      	mov	r0, r2
 800675c:	f000 fb14 	bl	8006d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2201      	movs	r2, #1
 8006764:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2201      	movs	r2, #1
 800676c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2201      	movs	r2, #1
 80067a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80067c0:	2300      	movs	r3, #0
}
 80067c2:	4618      	mov	r0, r3
 80067c4:	3708      	adds	r7, #8
 80067c6:	46bd      	mov	sp, r7
 80067c8:	bd80      	pop	{r7, pc}
	...

080067cc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b084      	sub	sp, #16
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80067d6:	2300      	movs	r3, #0
 80067d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d104      	bne.n	80067ea <HAL_TIM_IC_Start_IT+0x1e>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	e023      	b.n	8006832 <HAL_TIM_IC_Start_IT+0x66>
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	2b04      	cmp	r3, #4
 80067ee:	d104      	bne.n	80067fa <HAL_TIM_IC_Start_IT+0x2e>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	e01b      	b.n	8006832 <HAL_TIM_IC_Start_IT+0x66>
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2b08      	cmp	r3, #8
 80067fe:	d104      	bne.n	800680a <HAL_TIM_IC_Start_IT+0x3e>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006806:	b2db      	uxtb	r3, r3
 8006808:	e013      	b.n	8006832 <HAL_TIM_IC_Start_IT+0x66>
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	2b0c      	cmp	r3, #12
 800680e:	d104      	bne.n	800681a <HAL_TIM_IC_Start_IT+0x4e>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006816:	b2db      	uxtb	r3, r3
 8006818:	e00b      	b.n	8006832 <HAL_TIM_IC_Start_IT+0x66>
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	2b10      	cmp	r3, #16
 800681e:	d104      	bne.n	800682a <HAL_TIM_IC_Start_IT+0x5e>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006826:	b2db      	uxtb	r3, r3
 8006828:	e003      	b.n	8006832 <HAL_TIM_IC_Start_IT+0x66>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006830:	b2db      	uxtb	r3, r3
 8006832:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d104      	bne.n	8006844 <HAL_TIM_IC_Start_IT+0x78>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006840:	b2db      	uxtb	r3, r3
 8006842:	e013      	b.n	800686c <HAL_TIM_IC_Start_IT+0xa0>
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	2b04      	cmp	r3, #4
 8006848:	d104      	bne.n	8006854 <HAL_TIM_IC_Start_IT+0x88>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006850:	b2db      	uxtb	r3, r3
 8006852:	e00b      	b.n	800686c <HAL_TIM_IC_Start_IT+0xa0>
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	2b08      	cmp	r3, #8
 8006858:	d104      	bne.n	8006864 <HAL_TIM_IC_Start_IT+0x98>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006860:	b2db      	uxtb	r3, r3
 8006862:	e003      	b.n	800686c <HAL_TIM_IC_Start_IT+0xa0>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800686a:	b2db      	uxtb	r3, r3
 800686c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800686e:	7bbb      	ldrb	r3, [r7, #14]
 8006870:	2b01      	cmp	r3, #1
 8006872:	d102      	bne.n	800687a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006874:	7b7b      	ldrb	r3, [r7, #13]
 8006876:	2b01      	cmp	r3, #1
 8006878:	d001      	beq.n	800687e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e0c9      	b.n	8006a12 <HAL_TIM_IC_Start_IT+0x246>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d104      	bne.n	800688e <HAL_TIM_IC_Start_IT+0xc2>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2202      	movs	r2, #2
 8006888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800688c:	e023      	b.n	80068d6 <HAL_TIM_IC_Start_IT+0x10a>
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	2b04      	cmp	r3, #4
 8006892:	d104      	bne.n	800689e <HAL_TIM_IC_Start_IT+0xd2>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2202      	movs	r2, #2
 8006898:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800689c:	e01b      	b.n	80068d6 <HAL_TIM_IC_Start_IT+0x10a>
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	2b08      	cmp	r3, #8
 80068a2:	d104      	bne.n	80068ae <HAL_TIM_IC_Start_IT+0xe2>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2202      	movs	r2, #2
 80068a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068ac:	e013      	b.n	80068d6 <HAL_TIM_IC_Start_IT+0x10a>
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	2b0c      	cmp	r3, #12
 80068b2:	d104      	bne.n	80068be <HAL_TIM_IC_Start_IT+0xf2>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2202      	movs	r2, #2
 80068b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80068bc:	e00b      	b.n	80068d6 <HAL_TIM_IC_Start_IT+0x10a>
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	2b10      	cmp	r3, #16
 80068c2:	d104      	bne.n	80068ce <HAL_TIM_IC_Start_IT+0x102>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2202      	movs	r2, #2
 80068c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068cc:	e003      	b.n	80068d6 <HAL_TIM_IC_Start_IT+0x10a>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2202      	movs	r2, #2
 80068d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d104      	bne.n	80068e6 <HAL_TIM_IC_Start_IT+0x11a>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068e4:	e013      	b.n	800690e <HAL_TIM_IC_Start_IT+0x142>
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	2b04      	cmp	r3, #4
 80068ea:	d104      	bne.n	80068f6 <HAL_TIM_IC_Start_IT+0x12a>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2202      	movs	r2, #2
 80068f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80068f4:	e00b      	b.n	800690e <HAL_TIM_IC_Start_IT+0x142>
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	2b08      	cmp	r3, #8
 80068fa:	d104      	bne.n	8006906 <HAL_TIM_IC_Start_IT+0x13a>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2202      	movs	r2, #2
 8006900:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006904:	e003      	b.n	800690e <HAL_TIM_IC_Start_IT+0x142>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2202      	movs	r2, #2
 800690a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	2b0c      	cmp	r3, #12
 8006912:	d841      	bhi.n	8006998 <HAL_TIM_IC_Start_IT+0x1cc>
 8006914:	a201      	add	r2, pc, #4	; (adr r2, 800691c <HAL_TIM_IC_Start_IT+0x150>)
 8006916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691a:	bf00      	nop
 800691c:	08006951 	.word	0x08006951
 8006920:	08006999 	.word	0x08006999
 8006924:	08006999 	.word	0x08006999
 8006928:	08006999 	.word	0x08006999
 800692c:	08006963 	.word	0x08006963
 8006930:	08006999 	.word	0x08006999
 8006934:	08006999 	.word	0x08006999
 8006938:	08006999 	.word	0x08006999
 800693c:	08006975 	.word	0x08006975
 8006940:	08006999 	.word	0x08006999
 8006944:	08006999 	.word	0x08006999
 8006948:	08006999 	.word	0x08006999
 800694c:	08006987 	.word	0x08006987
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68da      	ldr	r2, [r3, #12]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f042 0202 	orr.w	r2, r2, #2
 800695e:	60da      	str	r2, [r3, #12]
      break;
 8006960:	e01d      	b.n	800699e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	68da      	ldr	r2, [r3, #12]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f042 0204 	orr.w	r2, r2, #4
 8006970:	60da      	str	r2, [r3, #12]
      break;
 8006972:	e014      	b.n	800699e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68da      	ldr	r2, [r3, #12]
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f042 0208 	orr.w	r2, r2, #8
 8006982:	60da      	str	r2, [r3, #12]
      break;
 8006984:	e00b      	b.n	800699e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68da      	ldr	r2, [r3, #12]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f042 0210 	orr.w	r2, r2, #16
 8006994:	60da      	str	r2, [r3, #12]
      break;
 8006996:	e002      	b.n	800699e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	73fb      	strb	r3, [r7, #15]
      break;
 800699c:	bf00      	nop
  }

  if (status == HAL_OK)
 800699e:	7bfb      	ldrb	r3, [r7, #15]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d135      	bne.n	8006a10 <HAL_TIM_IC_Start_IT+0x244>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2201      	movs	r2, #1
 80069aa:	6839      	ldr	r1, [r7, #0]
 80069ac:	4618      	mov	r0, r3
 80069ae:	f000 fe0b 	bl	80075c8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a19      	ldr	r2, [pc, #100]	; (8006a1c <HAL_TIM_IC_Start_IT+0x250>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d009      	beq.n	80069d0 <HAL_TIM_IC_Start_IT+0x204>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069c4:	d004      	beq.n	80069d0 <HAL_TIM_IC_Start_IT+0x204>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a15      	ldr	r2, [pc, #84]	; (8006a20 <HAL_TIM_IC_Start_IT+0x254>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d115      	bne.n	80069fc <HAL_TIM_IC_Start_IT+0x230>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689a      	ldr	r2, [r3, #8]
 80069d6:	4b13      	ldr	r3, [pc, #76]	; (8006a24 <HAL_TIM_IC_Start_IT+0x258>)
 80069d8:	4013      	ands	r3, r2
 80069da:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	2b06      	cmp	r3, #6
 80069e0:	d015      	beq.n	8006a0e <HAL_TIM_IC_Start_IT+0x242>
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069e8:	d011      	beq.n	8006a0e <HAL_TIM_IC_Start_IT+0x242>
      {
        __HAL_TIM_ENABLE(htim);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f042 0201 	orr.w	r2, r2, #1
 80069f8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069fa:	e008      	b.n	8006a0e <HAL_TIM_IC_Start_IT+0x242>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f042 0201 	orr.w	r2, r2, #1
 8006a0a:	601a      	str	r2, [r3, #0]
 8006a0c:	e000      	b.n	8006a10 <HAL_TIM_IC_Start_IT+0x244>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a0e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8006a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	40012c00 	.word	0x40012c00
 8006a20:	40014000 	.word	0x40014000
 8006a24:	00010007 	.word	0x00010007

08006a28 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b086      	sub	sp, #24
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a34:	2300      	movs	r3, #0
 8006a36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	d101      	bne.n	8006a46 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006a42:	2302      	movs	r3, #2
 8006a44:	e088      	b.n	8006b58 <HAL_TIM_IC_ConfigChannel+0x130>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d11b      	bne.n	8006a8c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	6818      	ldr	r0, [r3, #0]
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	6819      	ldr	r1, [r3, #0]
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	685a      	ldr	r2, [r3, #4]
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f000 fca4 	bl	80073b0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	699a      	ldr	r2, [r3, #24]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f022 020c 	bic.w	r2, r2, #12
 8006a76:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	6999      	ldr	r1, [r3, #24]
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	689a      	ldr	r2, [r3, #8]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	430a      	orrs	r2, r1
 8006a88:	619a      	str	r2, [r3, #24]
 8006a8a:	e060      	b.n	8006b4e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2b04      	cmp	r3, #4
 8006a90:	d11c      	bne.n	8006acc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6818      	ldr	r0, [r3, #0]
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	6819      	ldr	r1, [r3, #0]
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	f000 fcdb 	bl	800745c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	699a      	ldr	r2, [r3, #24]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006ab4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	6999      	ldr	r1, [r3, #24]
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	021a      	lsls	r2, r3, #8
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	430a      	orrs	r2, r1
 8006ac8:	619a      	str	r2, [r3, #24]
 8006aca:	e040      	b.n	8006b4e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2b08      	cmp	r3, #8
 8006ad0:	d11b      	bne.n	8006b0a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	6818      	ldr	r0, [r3, #0]
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	6819      	ldr	r1, [r3, #0]
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	685a      	ldr	r2, [r3, #4]
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	68db      	ldr	r3, [r3, #12]
 8006ae2:	f000 fcf8 	bl	80074d6 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	69da      	ldr	r2, [r3, #28]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f022 020c 	bic.w	r2, r2, #12
 8006af4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	69d9      	ldr	r1, [r3, #28]
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	689a      	ldr	r2, [r3, #8]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	430a      	orrs	r2, r1
 8006b06:	61da      	str	r2, [r3, #28]
 8006b08:	e021      	b.n	8006b4e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2b0c      	cmp	r3, #12
 8006b0e:	d11c      	bne.n	8006b4a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6818      	ldr	r0, [r3, #0]
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	6819      	ldr	r1, [r3, #0]
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	685a      	ldr	r2, [r3, #4]
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	f000 fd15 	bl	800754e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	69da      	ldr	r2, [r3, #28]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006b32:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	69d9      	ldr	r1, [r3, #28]
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	021a      	lsls	r2, r3, #8
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	430a      	orrs	r2, r1
 8006b46:	61da      	str	r2, [r3, #28]
 8006b48:	e001      	b.n	8006b4e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006b56:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3718      	adds	r7, #24
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b086      	sub	sp, #24
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d101      	bne.n	8006b7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006b7a:	2302      	movs	r3, #2
 8006b7c:	e0ff      	b.n	8006d7e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2201      	movs	r2, #1
 8006b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2b14      	cmp	r3, #20
 8006b8a:	f200 80f0 	bhi.w	8006d6e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006b8e:	a201      	add	r2, pc, #4	; (adr r2, 8006b94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b94:	08006be9 	.word	0x08006be9
 8006b98:	08006d6f 	.word	0x08006d6f
 8006b9c:	08006d6f 	.word	0x08006d6f
 8006ba0:	08006d6f 	.word	0x08006d6f
 8006ba4:	08006c29 	.word	0x08006c29
 8006ba8:	08006d6f 	.word	0x08006d6f
 8006bac:	08006d6f 	.word	0x08006d6f
 8006bb0:	08006d6f 	.word	0x08006d6f
 8006bb4:	08006c6b 	.word	0x08006c6b
 8006bb8:	08006d6f 	.word	0x08006d6f
 8006bbc:	08006d6f 	.word	0x08006d6f
 8006bc0:	08006d6f 	.word	0x08006d6f
 8006bc4:	08006cab 	.word	0x08006cab
 8006bc8:	08006d6f 	.word	0x08006d6f
 8006bcc:	08006d6f 	.word	0x08006d6f
 8006bd0:	08006d6f 	.word	0x08006d6f
 8006bd4:	08006ced 	.word	0x08006ced
 8006bd8:	08006d6f 	.word	0x08006d6f
 8006bdc:	08006d6f 	.word	0x08006d6f
 8006be0:	08006d6f 	.word	0x08006d6f
 8006be4:	08006d2d 	.word	0x08006d2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68b9      	ldr	r1, [r7, #8]
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f000 f938 	bl	8006e64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	699a      	ldr	r2, [r3, #24]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f042 0208 	orr.w	r2, r2, #8
 8006c02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	699a      	ldr	r2, [r3, #24]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f022 0204 	bic.w	r2, r2, #4
 8006c12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	6999      	ldr	r1, [r3, #24]
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	691a      	ldr	r2, [r3, #16]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	430a      	orrs	r2, r1
 8006c24:	619a      	str	r2, [r3, #24]
      break;
 8006c26:	e0a5      	b.n	8006d74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68b9      	ldr	r1, [r7, #8]
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f000 f99e 	bl	8006f70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	699a      	ldr	r2, [r3, #24]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	699a      	ldr	r2, [r3, #24]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	6999      	ldr	r1, [r3, #24]
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	021a      	lsls	r2, r3, #8
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	430a      	orrs	r2, r1
 8006c66:	619a      	str	r2, [r3, #24]
      break;
 8006c68:	e084      	b.n	8006d74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68b9      	ldr	r1, [r7, #8]
 8006c70:	4618      	mov	r0, r3
 8006c72:	f000 f9fd 	bl	8007070 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	69da      	ldr	r2, [r3, #28]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f042 0208 	orr.w	r2, r2, #8
 8006c84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	69da      	ldr	r2, [r3, #28]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f022 0204 	bic.w	r2, r2, #4
 8006c94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	69d9      	ldr	r1, [r3, #28]
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	691a      	ldr	r2, [r3, #16]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	430a      	orrs	r2, r1
 8006ca6:	61da      	str	r2, [r3, #28]
      break;
 8006ca8:	e064      	b.n	8006d74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	68b9      	ldr	r1, [r7, #8]
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f000 fa5b 	bl	800716c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	69da      	ldr	r2, [r3, #28]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	69da      	ldr	r2, [r3, #28]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	69d9      	ldr	r1, [r3, #28]
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	021a      	lsls	r2, r3, #8
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	430a      	orrs	r2, r1
 8006ce8:	61da      	str	r2, [r3, #28]
      break;
 8006cea:	e043      	b.n	8006d74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68b9      	ldr	r1, [r7, #8]
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f000 fa9e 	bl	8007234 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f042 0208 	orr.w	r2, r2, #8
 8006d06:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f022 0204 	bic.w	r2, r2, #4
 8006d16:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	691a      	ldr	r2, [r3, #16]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006d2a:	e023      	b.n	8006d74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	68b9      	ldr	r1, [r7, #8]
 8006d32:	4618      	mov	r0, r3
 8006d34:	f000 fadc 	bl	80072f0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d46:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d56:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	021a      	lsls	r2, r3, #8
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	430a      	orrs	r2, r1
 8006d6a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006d6c:	e002      	b.n	8006d74 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	75fb      	strb	r3, [r7, #23]
      break;
 8006d72:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2200      	movs	r2, #0
 8006d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3718      	adds	r7, #24
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop

08006d88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b085      	sub	sp, #20
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
 8006d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a2e      	ldr	r2, [pc, #184]	; (8006e54 <TIM_Base_SetConfig+0xcc>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d003      	beq.n	8006da8 <TIM_Base_SetConfig+0x20>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006da6:	d108      	bne.n	8006dba <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	68fa      	ldr	r2, [r7, #12]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a25      	ldr	r2, [pc, #148]	; (8006e54 <TIM_Base_SetConfig+0xcc>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d00f      	beq.n	8006de2 <TIM_Base_SetConfig+0x5a>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dc8:	d00b      	beq.n	8006de2 <TIM_Base_SetConfig+0x5a>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a22      	ldr	r2, [pc, #136]	; (8006e58 <TIM_Base_SetConfig+0xd0>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d007      	beq.n	8006de2 <TIM_Base_SetConfig+0x5a>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a21      	ldr	r2, [pc, #132]	; (8006e5c <TIM_Base_SetConfig+0xd4>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d003      	beq.n	8006de2 <TIM_Base_SetConfig+0x5a>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a20      	ldr	r2, [pc, #128]	; (8006e60 <TIM_Base_SetConfig+0xd8>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d108      	bne.n	8006df4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006de8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	68db      	ldr	r3, [r3, #12]
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	4313      	orrs	r3, r2
 8006df2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	695b      	ldr	r3, [r3, #20]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68fa      	ldr	r2, [r7, #12]
 8006e06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	689a      	ldr	r2, [r3, #8]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a0e      	ldr	r2, [pc, #56]	; (8006e54 <TIM_Base_SetConfig+0xcc>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d00b      	beq.n	8006e38 <TIM_Base_SetConfig+0xb0>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a0d      	ldr	r2, [pc, #52]	; (8006e58 <TIM_Base_SetConfig+0xd0>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d007      	beq.n	8006e38 <TIM_Base_SetConfig+0xb0>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a0c      	ldr	r2, [pc, #48]	; (8006e5c <TIM_Base_SetConfig+0xd4>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d003      	beq.n	8006e38 <TIM_Base_SetConfig+0xb0>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a0b      	ldr	r2, [pc, #44]	; (8006e60 <TIM_Base_SetConfig+0xd8>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d103      	bne.n	8006e40 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	691a      	ldr	r2, [r3, #16]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2201      	movs	r2, #1
 8006e44:	615a      	str	r2, [r3, #20]
}
 8006e46:	bf00      	nop
 8006e48:	3714      	adds	r7, #20
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e50:	4770      	bx	lr
 8006e52:	bf00      	nop
 8006e54:	40012c00 	.word	0x40012c00
 8006e58:	40014000 	.word	0x40014000
 8006e5c:	40014400 	.word	0x40014400
 8006e60:	40014800 	.word	0x40014800

08006e64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b087      	sub	sp, #28
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
 8006e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a1b      	ldr	r3, [r3, #32]
 8006e72:	f023 0201 	bic.w	r2, r3, #1
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a1b      	ldr	r3, [r3, #32]
 8006e7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	699b      	ldr	r3, [r3, #24]
 8006e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f023 0303 	bic.w	r3, r3, #3
 8006e9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	f023 0302 	bic.w	r3, r3, #2
 8006eb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	689b      	ldr	r3, [r3, #8]
 8006eb6:	697a      	ldr	r2, [r7, #20]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a28      	ldr	r2, [pc, #160]	; (8006f60 <TIM_OC1_SetConfig+0xfc>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d00b      	beq.n	8006edc <TIM_OC1_SetConfig+0x78>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a27      	ldr	r2, [pc, #156]	; (8006f64 <TIM_OC1_SetConfig+0x100>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d007      	beq.n	8006edc <TIM_OC1_SetConfig+0x78>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	4a26      	ldr	r2, [pc, #152]	; (8006f68 <TIM_OC1_SetConfig+0x104>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d003      	beq.n	8006edc <TIM_OC1_SetConfig+0x78>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	4a25      	ldr	r2, [pc, #148]	; (8006f6c <TIM_OC1_SetConfig+0x108>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d10c      	bne.n	8006ef6 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	f023 0308 	bic.w	r3, r3, #8
 8006ee2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	697a      	ldr	r2, [r7, #20]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	f023 0304 	bic.w	r3, r3, #4
 8006ef4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a19      	ldr	r2, [pc, #100]	; (8006f60 <TIM_OC1_SetConfig+0xfc>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d00b      	beq.n	8006f16 <TIM_OC1_SetConfig+0xb2>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a18      	ldr	r2, [pc, #96]	; (8006f64 <TIM_OC1_SetConfig+0x100>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d007      	beq.n	8006f16 <TIM_OC1_SetConfig+0xb2>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a17      	ldr	r2, [pc, #92]	; (8006f68 <TIM_OC1_SetConfig+0x104>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d003      	beq.n	8006f16 <TIM_OC1_SetConfig+0xb2>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a16      	ldr	r2, [pc, #88]	; (8006f6c <TIM_OC1_SetConfig+0x108>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d111      	bne.n	8006f3a <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	695b      	ldr	r3, [r3, #20]
 8006f2a:	693a      	ldr	r2, [r7, #16]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	699b      	ldr	r3, [r3, #24]
 8006f34:	693a      	ldr	r2, [r7, #16]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	693a      	ldr	r2, [r7, #16]
 8006f3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	68fa      	ldr	r2, [r7, #12]
 8006f44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	685a      	ldr	r2, [r3, #4]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	697a      	ldr	r2, [r7, #20]
 8006f52:	621a      	str	r2, [r3, #32]
}
 8006f54:	bf00      	nop
 8006f56:	371c      	adds	r7, #28
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr
 8006f60:	40012c00 	.word	0x40012c00
 8006f64:	40014000 	.word	0x40014000
 8006f68:	40014400 	.word	0x40014400
 8006f6c:	40014800 	.word	0x40014800

08006f70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b087      	sub	sp, #28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6a1b      	ldr	r3, [r3, #32]
 8006f7e:	f023 0210 	bic.w	r2, r3, #16
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a1b      	ldr	r3, [r3, #32]
 8006f8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006f9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006faa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	021b      	lsls	r3, r3, #8
 8006fb2:	68fa      	ldr	r2, [r7, #12]
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	f023 0320 	bic.w	r3, r3, #32
 8006fbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	011b      	lsls	r3, r3, #4
 8006fc6:	697a      	ldr	r2, [r7, #20]
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a24      	ldr	r2, [pc, #144]	; (8007060 <TIM_OC2_SetConfig+0xf0>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d10d      	bne.n	8006ff0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006fda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	011b      	lsls	r3, r3, #4
 8006fe2:	697a      	ldr	r2, [r7, #20]
 8006fe4:	4313      	orrs	r3, r2
 8006fe6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a1b      	ldr	r2, [pc, #108]	; (8007060 <TIM_OC2_SetConfig+0xf0>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d00b      	beq.n	8007010 <TIM_OC2_SetConfig+0xa0>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	4a1a      	ldr	r2, [pc, #104]	; (8007064 <TIM_OC2_SetConfig+0xf4>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d007      	beq.n	8007010 <TIM_OC2_SetConfig+0xa0>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	4a19      	ldr	r2, [pc, #100]	; (8007068 <TIM_OC2_SetConfig+0xf8>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d003      	beq.n	8007010 <TIM_OC2_SetConfig+0xa0>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4a18      	ldr	r2, [pc, #96]	; (800706c <TIM_OC2_SetConfig+0xfc>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d113      	bne.n	8007038 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007016:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800701e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	695b      	ldr	r3, [r3, #20]
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	693a      	ldr	r2, [r7, #16]
 8007028:	4313      	orrs	r3, r2
 800702a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	699b      	ldr	r3, [r3, #24]
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	693a      	ldr	r2, [r7, #16]
 8007034:	4313      	orrs	r3, r2
 8007036:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	693a      	ldr	r2, [r7, #16]
 800703c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	68fa      	ldr	r2, [r7, #12]
 8007042:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	685a      	ldr	r2, [r3, #4]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	621a      	str	r2, [r3, #32]
}
 8007052:	bf00      	nop
 8007054:	371c      	adds	r7, #28
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop
 8007060:	40012c00 	.word	0x40012c00
 8007064:	40014000 	.word	0x40014000
 8007068:	40014400 	.word	0x40014400
 800706c:	40014800 	.word	0x40014800

08007070 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007070:	b480      	push	{r7}
 8007072:	b087      	sub	sp, #28
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
 8007078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6a1b      	ldr	r3, [r3, #32]
 800707e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a1b      	ldr	r3, [r3, #32]
 800708a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	69db      	ldr	r3, [r3, #28]
 8007096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800709e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f023 0303 	bic.w	r3, r3, #3
 80070aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	68fa      	ldr	r2, [r7, #12]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80070bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	021b      	lsls	r3, r3, #8
 80070c4:	697a      	ldr	r2, [r7, #20]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	4a23      	ldr	r2, [pc, #140]	; (800715c <TIM_OC3_SetConfig+0xec>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d10d      	bne.n	80070ee <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80070d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	68db      	ldr	r3, [r3, #12]
 80070de:	021b      	lsls	r3, r3, #8
 80070e0:	697a      	ldr	r2, [r7, #20]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80070ec:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4a1a      	ldr	r2, [pc, #104]	; (800715c <TIM_OC3_SetConfig+0xec>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d00b      	beq.n	800710e <TIM_OC3_SetConfig+0x9e>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a19      	ldr	r2, [pc, #100]	; (8007160 <TIM_OC3_SetConfig+0xf0>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d007      	beq.n	800710e <TIM_OC3_SetConfig+0x9e>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	4a18      	ldr	r2, [pc, #96]	; (8007164 <TIM_OC3_SetConfig+0xf4>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d003      	beq.n	800710e <TIM_OC3_SetConfig+0x9e>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	4a17      	ldr	r2, [pc, #92]	; (8007168 <TIM_OC3_SetConfig+0xf8>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d113      	bne.n	8007136 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007114:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800711c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	695b      	ldr	r3, [r3, #20]
 8007122:	011b      	lsls	r3, r3, #4
 8007124:	693a      	ldr	r2, [r7, #16]
 8007126:	4313      	orrs	r3, r2
 8007128:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	699b      	ldr	r3, [r3, #24]
 800712e:	011b      	lsls	r3, r3, #4
 8007130:	693a      	ldr	r2, [r7, #16]
 8007132:	4313      	orrs	r3, r2
 8007134:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	693a      	ldr	r2, [r7, #16]
 800713a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	68fa      	ldr	r2, [r7, #12]
 8007140:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	685a      	ldr	r2, [r3, #4]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	697a      	ldr	r2, [r7, #20]
 800714e:	621a      	str	r2, [r3, #32]
}
 8007150:	bf00      	nop
 8007152:	371c      	adds	r7, #28
 8007154:	46bd      	mov	sp, r7
 8007156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715a:	4770      	bx	lr
 800715c:	40012c00 	.word	0x40012c00
 8007160:	40014000 	.word	0x40014000
 8007164:	40014400 	.word	0x40014400
 8007168:	40014800 	.word	0x40014800

0800716c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800716c:	b480      	push	{r7}
 800716e:	b087      	sub	sp, #28
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6a1b      	ldr	r3, [r3, #32]
 800717a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a1b      	ldr	r3, [r3, #32]
 8007186:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	69db      	ldr	r3, [r3, #28]
 8007192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800719a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800719e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	021b      	lsls	r3, r3, #8
 80071ae:	68fa      	ldr	r2, [r7, #12]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80071ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	031b      	lsls	r3, r3, #12
 80071c2:	693a      	ldr	r2, [r7, #16]
 80071c4:	4313      	orrs	r3, r2
 80071c6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a16      	ldr	r2, [pc, #88]	; (8007224 <TIM_OC4_SetConfig+0xb8>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d00b      	beq.n	80071e8 <TIM_OC4_SetConfig+0x7c>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4a15      	ldr	r2, [pc, #84]	; (8007228 <TIM_OC4_SetConfig+0xbc>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d007      	beq.n	80071e8 <TIM_OC4_SetConfig+0x7c>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a14      	ldr	r2, [pc, #80]	; (800722c <TIM_OC4_SetConfig+0xc0>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d003      	beq.n	80071e8 <TIM_OC4_SetConfig+0x7c>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4a13      	ldr	r2, [pc, #76]	; (8007230 <TIM_OC4_SetConfig+0xc4>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d109      	bne.n	80071fc <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	695b      	ldr	r3, [r3, #20]
 80071f4:	019b      	lsls	r3, r3, #6
 80071f6:	697a      	ldr	r2, [r7, #20]
 80071f8:	4313      	orrs	r3, r2
 80071fa:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	697a      	ldr	r2, [r7, #20]
 8007200:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	68fa      	ldr	r2, [r7, #12]
 8007206:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	685a      	ldr	r2, [r3, #4]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	693a      	ldr	r2, [r7, #16]
 8007214:	621a      	str	r2, [r3, #32]
}
 8007216:	bf00      	nop
 8007218:	371c      	adds	r7, #28
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr
 8007222:	bf00      	nop
 8007224:	40012c00 	.word	0x40012c00
 8007228:	40014000 	.word	0x40014000
 800722c:	40014400 	.word	0x40014400
 8007230:	40014800 	.word	0x40014800

08007234 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007234:	b480      	push	{r7}
 8007236:	b087      	sub	sp, #28
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6a1b      	ldr	r3, [r3, #32]
 8007242:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6a1b      	ldr	r3, [r3, #32]
 800724e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800725a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007266:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	68fa      	ldr	r2, [r7, #12]
 800726e:	4313      	orrs	r3, r2
 8007270:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007278:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	041b      	lsls	r3, r3, #16
 8007280:	693a      	ldr	r2, [r7, #16]
 8007282:	4313      	orrs	r3, r2
 8007284:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a15      	ldr	r2, [pc, #84]	; (80072e0 <TIM_OC5_SetConfig+0xac>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d00b      	beq.n	80072a6 <TIM_OC5_SetConfig+0x72>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4a14      	ldr	r2, [pc, #80]	; (80072e4 <TIM_OC5_SetConfig+0xb0>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d007      	beq.n	80072a6 <TIM_OC5_SetConfig+0x72>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	4a13      	ldr	r2, [pc, #76]	; (80072e8 <TIM_OC5_SetConfig+0xb4>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d003      	beq.n	80072a6 <TIM_OC5_SetConfig+0x72>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a12      	ldr	r2, [pc, #72]	; (80072ec <TIM_OC5_SetConfig+0xb8>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d109      	bne.n	80072ba <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	695b      	ldr	r3, [r3, #20]
 80072b2:	021b      	lsls	r3, r3, #8
 80072b4:	697a      	ldr	r2, [r7, #20]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	697a      	ldr	r2, [r7, #20]
 80072be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	68fa      	ldr	r2, [r7, #12]
 80072c4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	685a      	ldr	r2, [r3, #4]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	693a      	ldr	r2, [r7, #16]
 80072d2:	621a      	str	r2, [r3, #32]
}
 80072d4:	bf00      	nop
 80072d6:	371c      	adds	r7, #28
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr
 80072e0:	40012c00 	.word	0x40012c00
 80072e4:	40014000 	.word	0x40014000
 80072e8:	40014400 	.word	0x40014400
 80072ec:	40014800 	.word	0x40014800

080072f0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b087      	sub	sp, #28
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a1b      	ldr	r3, [r3, #32]
 80072fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a1b      	ldr	r3, [r3, #32]
 800730a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800731e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007322:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	021b      	lsls	r3, r3, #8
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	4313      	orrs	r3, r2
 800732e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007336:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	689b      	ldr	r3, [r3, #8]
 800733c:	051b      	lsls	r3, r3, #20
 800733e:	693a      	ldr	r2, [r7, #16]
 8007340:	4313      	orrs	r3, r2
 8007342:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	4a16      	ldr	r2, [pc, #88]	; (80073a0 <TIM_OC6_SetConfig+0xb0>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d00b      	beq.n	8007364 <TIM_OC6_SetConfig+0x74>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	4a15      	ldr	r2, [pc, #84]	; (80073a4 <TIM_OC6_SetConfig+0xb4>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d007      	beq.n	8007364 <TIM_OC6_SetConfig+0x74>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	4a14      	ldr	r2, [pc, #80]	; (80073a8 <TIM_OC6_SetConfig+0xb8>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d003      	beq.n	8007364 <TIM_OC6_SetConfig+0x74>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	4a13      	ldr	r2, [pc, #76]	; (80073ac <TIM_OC6_SetConfig+0xbc>)
 8007360:	4293      	cmp	r3, r2
 8007362:	d109      	bne.n	8007378 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800736a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	695b      	ldr	r3, [r3, #20]
 8007370:	029b      	lsls	r3, r3, #10
 8007372:	697a      	ldr	r2, [r7, #20]
 8007374:	4313      	orrs	r3, r2
 8007376:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	697a      	ldr	r2, [r7, #20]
 800737c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	68fa      	ldr	r2, [r7, #12]
 8007382:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	685a      	ldr	r2, [r3, #4]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	693a      	ldr	r2, [r7, #16]
 8007390:	621a      	str	r2, [r3, #32]
}
 8007392:	bf00      	nop
 8007394:	371c      	adds	r7, #28
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	40012c00 	.word	0x40012c00
 80073a4:	40014000 	.word	0x40014000
 80073a8:	40014400 	.word	0x40014400
 80073ac:	40014800 	.word	0x40014800

080073b0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b087      	sub	sp, #28
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	607a      	str	r2, [r7, #4]
 80073bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	6a1b      	ldr	r3, [r3, #32]
 80073c2:	f023 0201 	bic.w	r2, r3, #1
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	699b      	ldr	r3, [r3, #24]
 80073ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6a1b      	ldr	r3, [r3, #32]
 80073d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	4a1e      	ldr	r2, [pc, #120]	; (8007454 <TIM_TI1_SetConfig+0xa4>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d007      	beq.n	80073ee <TIM_TI1_SetConfig+0x3e>
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073e4:	d003      	beq.n	80073ee <TIM_TI1_SetConfig+0x3e>
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	4a1b      	ldr	r2, [pc, #108]	; (8007458 <TIM_TI1_SetConfig+0xa8>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d101      	bne.n	80073f2 <TIM_TI1_SetConfig+0x42>
 80073ee:	2301      	movs	r3, #1
 80073f0:	e000      	b.n	80073f4 <TIM_TI1_SetConfig+0x44>
 80073f2:	2300      	movs	r3, #0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d008      	beq.n	800740a <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	f023 0303 	bic.w	r3, r3, #3
 80073fe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007400:	697a      	ldr	r2, [r7, #20]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	4313      	orrs	r3, r2
 8007406:	617b      	str	r3, [r7, #20]
 8007408:	e003      	b.n	8007412 <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	f043 0301 	orr.w	r3, r3, #1
 8007410:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007418:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	011b      	lsls	r3, r3, #4
 800741e:	b2db      	uxtb	r3, r3
 8007420:	697a      	ldr	r2, [r7, #20]
 8007422:	4313      	orrs	r3, r2
 8007424:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	f023 030a 	bic.w	r3, r3, #10
 800742c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	f003 030a 	and.w	r3, r3, #10
 8007434:	693a      	ldr	r2, [r7, #16]
 8007436:	4313      	orrs	r3, r2
 8007438:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	697a      	ldr	r2, [r7, #20]
 800743e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	693a      	ldr	r2, [r7, #16]
 8007444:	621a      	str	r2, [r3, #32]
}
 8007446:	bf00      	nop
 8007448:	371c      	adds	r7, #28
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop
 8007454:	40012c00 	.word	0x40012c00
 8007458:	40014000 	.word	0x40014000

0800745c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800745c:	b480      	push	{r7}
 800745e:	b087      	sub	sp, #28
 8007460:	af00      	add	r7, sp, #0
 8007462:	60f8      	str	r0, [r7, #12]
 8007464:	60b9      	str	r1, [r7, #8]
 8007466:	607a      	str	r2, [r7, #4]
 8007468:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	6a1b      	ldr	r3, [r3, #32]
 800746e:	f023 0210 	bic.w	r2, r3, #16
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	699b      	ldr	r3, [r3, #24]
 800747a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6a1b      	ldr	r3, [r3, #32]
 8007480:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007488:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	021b      	lsls	r3, r3, #8
 800748e:	697a      	ldr	r2, [r7, #20]
 8007490:	4313      	orrs	r3, r2
 8007492:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800749a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	031b      	lsls	r3, r3, #12
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	697a      	ldr	r2, [r7, #20]
 80074a4:	4313      	orrs	r3, r2
 80074a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80074ae:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	011b      	lsls	r3, r3, #4
 80074b4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80074b8:	693a      	ldr	r2, [r7, #16]
 80074ba:	4313      	orrs	r3, r2
 80074bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	697a      	ldr	r2, [r7, #20]
 80074c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	693a      	ldr	r2, [r7, #16]
 80074c8:	621a      	str	r2, [r3, #32]
}
 80074ca:	bf00      	nop
 80074cc:	371c      	adds	r7, #28
 80074ce:	46bd      	mov	sp, r7
 80074d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d4:	4770      	bx	lr

080074d6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80074d6:	b480      	push	{r7}
 80074d8:	b087      	sub	sp, #28
 80074da:	af00      	add	r7, sp, #0
 80074dc:	60f8      	str	r0, [r7, #12]
 80074de:	60b9      	str	r1, [r7, #8]
 80074e0:	607a      	str	r2, [r7, #4]
 80074e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	6a1b      	ldr	r3, [r3, #32]
 80074e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	69db      	ldr	r3, [r3, #28]
 80074f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	6a1b      	ldr	r3, [r3, #32]
 80074fa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	f023 0303 	bic.w	r3, r3, #3
 8007502:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007504:	697a      	ldr	r2, [r7, #20]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4313      	orrs	r3, r2
 800750a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007512:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	011b      	lsls	r3, r3, #4
 8007518:	b2db      	uxtb	r3, r3
 800751a:	697a      	ldr	r2, [r7, #20]
 800751c:	4313      	orrs	r3, r2
 800751e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007526:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	021b      	lsls	r3, r3, #8
 800752c:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007530:	693a      	ldr	r2, [r7, #16]
 8007532:	4313      	orrs	r3, r2
 8007534:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	697a      	ldr	r2, [r7, #20]
 800753a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	693a      	ldr	r2, [r7, #16]
 8007540:	621a      	str	r2, [r3, #32]
}
 8007542:	bf00      	nop
 8007544:	371c      	adds	r7, #28
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr

0800754e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800754e:	b480      	push	{r7}
 8007550:	b087      	sub	sp, #28
 8007552:	af00      	add	r7, sp, #0
 8007554:	60f8      	str	r0, [r7, #12]
 8007556:	60b9      	str	r1, [r7, #8]
 8007558:	607a      	str	r2, [r7, #4]
 800755a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	6a1b      	ldr	r3, [r3, #32]
 8007560:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	69db      	ldr	r3, [r3, #28]
 800756c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	6a1b      	ldr	r3, [r3, #32]
 8007572:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800757a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	021b      	lsls	r3, r3, #8
 8007580:	697a      	ldr	r2, [r7, #20]
 8007582:	4313      	orrs	r3, r2
 8007584:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800758c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	031b      	lsls	r3, r3, #12
 8007592:	b29b      	uxth	r3, r3
 8007594:	697a      	ldr	r2, [r7, #20]
 8007596:	4313      	orrs	r3, r2
 8007598:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80075a0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	031b      	lsls	r3, r3, #12
 80075a6:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80075aa:	693a      	ldr	r2, [r7, #16]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	697a      	ldr	r2, [r7, #20]
 80075b4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	693a      	ldr	r2, [r7, #16]
 80075ba:	621a      	str	r2, [r3, #32]
}
 80075bc:	bf00      	nop
 80075be:	371c      	adds	r7, #28
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b087      	sub	sp, #28
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	f003 031f 	and.w	r3, r3, #31
 80075da:	2201      	movs	r2, #1
 80075dc:	fa02 f303 	lsl.w	r3, r2, r3
 80075e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	6a1a      	ldr	r2, [r3, #32]
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	43db      	mvns	r3, r3
 80075ea:	401a      	ands	r2, r3
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6a1a      	ldr	r2, [r3, #32]
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	f003 031f 	and.w	r3, r3, #31
 80075fa:	6879      	ldr	r1, [r7, #4]
 80075fc:	fa01 f303 	lsl.w	r3, r1, r3
 8007600:	431a      	orrs	r2, r3
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	621a      	str	r2, [r3, #32]
}
 8007606:	bf00      	nop
 8007608:	371c      	adds	r7, #28
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr
	...

08007614 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d109      	bne.n	8007638 <HAL_TIMEx_PWMN_Start+0x24>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800762a:	b2db      	uxtb	r3, r3
 800762c:	2b01      	cmp	r3, #1
 800762e:	bf14      	ite	ne
 8007630:	2301      	movne	r3, #1
 8007632:	2300      	moveq	r3, #0
 8007634:	b2db      	uxtb	r3, r3
 8007636:	e022      	b.n	800767e <HAL_TIMEx_PWMN_Start+0x6a>
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	2b04      	cmp	r3, #4
 800763c:	d109      	bne.n	8007652 <HAL_TIMEx_PWMN_Start+0x3e>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007644:	b2db      	uxtb	r3, r3
 8007646:	2b01      	cmp	r3, #1
 8007648:	bf14      	ite	ne
 800764a:	2301      	movne	r3, #1
 800764c:	2300      	moveq	r3, #0
 800764e:	b2db      	uxtb	r3, r3
 8007650:	e015      	b.n	800767e <HAL_TIMEx_PWMN_Start+0x6a>
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	2b08      	cmp	r3, #8
 8007656:	d109      	bne.n	800766c <HAL_TIMEx_PWMN_Start+0x58>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800765e:	b2db      	uxtb	r3, r3
 8007660:	2b01      	cmp	r3, #1
 8007662:	bf14      	ite	ne
 8007664:	2301      	movne	r3, #1
 8007666:	2300      	moveq	r3, #0
 8007668:	b2db      	uxtb	r3, r3
 800766a:	e008      	b.n	800767e <HAL_TIMEx_PWMN_Start+0x6a>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b01      	cmp	r3, #1
 8007676:	bf14      	ite	ne
 8007678:	2301      	movne	r3, #1
 800767a:	2300      	moveq	r3, #0
 800767c:	b2db      	uxtb	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	d001      	beq.n	8007686 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e05a      	b.n	800773c <HAL_TIMEx_PWMN_Start+0x128>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d104      	bne.n	8007696 <HAL_TIMEx_PWMN_Start+0x82>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2202      	movs	r2, #2
 8007690:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007694:	e013      	b.n	80076be <HAL_TIMEx_PWMN_Start+0xaa>
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	2b04      	cmp	r3, #4
 800769a:	d104      	bne.n	80076a6 <HAL_TIMEx_PWMN_Start+0x92>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2202      	movs	r2, #2
 80076a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076a4:	e00b      	b.n	80076be <HAL_TIMEx_PWMN_Start+0xaa>
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	2b08      	cmp	r3, #8
 80076aa:	d104      	bne.n	80076b6 <HAL_TIMEx_PWMN_Start+0xa2>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2202      	movs	r2, #2
 80076b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80076b4:	e003      	b.n	80076be <HAL_TIMEx_PWMN_Start+0xaa>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2202      	movs	r2, #2
 80076ba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	2204      	movs	r2, #4
 80076c4:	6839      	ldr	r1, [r7, #0]
 80076c6:	4618      	mov	r0, r3
 80076c8:	f000 f920 	bl	800790c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80076da:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a18      	ldr	r2, [pc, #96]	; (8007744 <HAL_TIMEx_PWMN_Start+0x130>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d009      	beq.n	80076fa <HAL_TIMEx_PWMN_Start+0xe6>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076ee:	d004      	beq.n	80076fa <HAL_TIMEx_PWMN_Start+0xe6>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a14      	ldr	r2, [pc, #80]	; (8007748 <HAL_TIMEx_PWMN_Start+0x134>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d115      	bne.n	8007726 <HAL_TIMEx_PWMN_Start+0x112>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	689a      	ldr	r2, [r3, #8]
 8007700:	4b12      	ldr	r3, [pc, #72]	; (800774c <HAL_TIMEx_PWMN_Start+0x138>)
 8007702:	4013      	ands	r3, r2
 8007704:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2b06      	cmp	r3, #6
 800770a:	d015      	beq.n	8007738 <HAL_TIMEx_PWMN_Start+0x124>
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007712:	d011      	beq.n	8007738 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f042 0201 	orr.w	r2, r2, #1
 8007722:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007724:	e008      	b.n	8007738 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f042 0201 	orr.w	r2, r2, #1
 8007734:	601a      	str	r2, [r3, #0]
 8007736:	e000      	b.n	800773a <HAL_TIMEx_PWMN_Start+0x126>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007738:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800773a:	2300      	movs	r3, #0
}
 800773c:	4618      	mov	r0, r3
 800773e:	3710      	adds	r7, #16
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}
 8007744:	40012c00 	.word	0x40012c00
 8007748:	40014000 	.word	0x40014000
 800774c:	00010007 	.word	0x00010007

08007750 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007760:	2b01      	cmp	r3, #1
 8007762:	d101      	bne.n	8007768 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007764:	2302      	movs	r3, #2
 8007766:	e04f      	b.n	8007808 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2202      	movs	r2, #2
 8007774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	689b      	ldr	r3, [r3, #8]
 8007786:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a21      	ldr	r2, [pc, #132]	; (8007814 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d108      	bne.n	80077a4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007798:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	68fa      	ldr	r2, [r7, #12]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68fa      	ldr	r2, [r7, #12]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	68fa      	ldr	r2, [r7, #12]
 80077bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a14      	ldr	r2, [pc, #80]	; (8007814 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d009      	beq.n	80077dc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077d0:	d004      	beq.n	80077dc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a10      	ldr	r2, [pc, #64]	; (8007818 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d10c      	bne.n	80077f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	68ba      	ldr	r2, [r7, #8]
 80077ea:	4313      	orrs	r3, r2
 80077ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	68ba      	ldr	r2, [r7, #8]
 80077f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2201      	movs	r2, #1
 80077fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2200      	movs	r2, #0
 8007802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007806:	2300      	movs	r3, #0
}
 8007808:	4618      	mov	r0, r3
 800780a:	3714      	adds	r7, #20
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr
 8007814:	40012c00 	.word	0x40012c00
 8007818:	40014000 	.word	0x40014000

0800781c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800781c:	b480      	push	{r7}
 800781e:	b085      	sub	sp, #20
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007826:	2300      	movs	r3, #0
 8007828:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007830:	2b01      	cmp	r3, #1
 8007832:	d101      	bne.n	8007838 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007834:	2302      	movs	r3, #2
 8007836:	e060      	b.n	80078fa <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2201      	movs	r2, #1
 800783c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	68db      	ldr	r3, [r3, #12]
 800784a:	4313      	orrs	r3, r2
 800784c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	4313      	orrs	r3, r2
 800785a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	4313      	orrs	r3, r2
 8007868:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4313      	orrs	r3, r2
 8007876:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	4313      	orrs	r3, r2
 8007884:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	695b      	ldr	r3, [r3, #20]
 8007890:	4313      	orrs	r3, r2
 8007892:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800789e:	4313      	orrs	r3, r2
 80078a0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	041b      	lsls	r3, r3, #16
 80078ae:	4313      	orrs	r3, r2
 80078b0:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a14      	ldr	r2, [pc, #80]	; (8007908 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d115      	bne.n	80078e8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c6:	051b      	lsls	r3, r3, #20
 80078c8:	4313      	orrs	r3, r2
 80078ca:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	69db      	ldr	r3, [r3, #28]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	6a1b      	ldr	r3, [r3, #32]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	68fa      	ldr	r2, [r7, #12]
 80078ee:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3714      	adds	r7, #20
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr
 8007906:	bf00      	nop
 8007908:	40012c00 	.word	0x40012c00

0800790c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800790c:	b480      	push	{r7}
 800790e:	b087      	sub	sp, #28
 8007910:	af00      	add	r7, sp, #0
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	f003 031f 	and.w	r3, r3, #31
 800791e:	2204      	movs	r2, #4
 8007920:	fa02 f303 	lsl.w	r3, r2, r3
 8007924:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	6a1a      	ldr	r2, [r3, #32]
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	43db      	mvns	r3, r3
 800792e:	401a      	ands	r2, r3
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6a1a      	ldr	r2, [r3, #32]
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	f003 031f 	and.w	r3, r3, #31
 800793e:	6879      	ldr	r1, [r7, #4]
 8007940:	fa01 f303 	lsl.w	r3, r1, r3
 8007944:	431a      	orrs	r2, r3
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	621a      	str	r2, [r3, #32]
}
 800794a:	bf00      	nop
 800794c:	371c      	adds	r7, #28
 800794e:	46bd      	mov	sp, r7
 8007950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007954:	4770      	bx	lr

08007956 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007956:	b580      	push	{r7, lr}
 8007958:	b082      	sub	sp, #8
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d101      	bne.n	8007968 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	e040      	b.n	80079ea <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800796c:	2b00      	cmp	r3, #0
 800796e:	d106      	bne.n	800797e <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2200      	movs	r2, #0
 8007974:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f7fa ffd9 	bl	8002930 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2224      	movs	r2, #36	; 0x24
 8007982:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f022 0201 	bic.w	r2, r2, #1
 8007992:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f000 f82d 	bl	80079f4 <UART_SetConfig>
 800799a:	4603      	mov	r3, r0
 800799c:	2b01      	cmp	r3, #1
 800799e:	d101      	bne.n	80079a4 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80079a0:	2301      	movs	r3, #1
 80079a2:	e022      	b.n	80079ea <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d002      	beq.n	80079b2 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f000 f957 	bl	8007c60 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	685a      	ldr	r2, [r3, #4]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80079c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	689a      	ldr	r2, [r3, #8]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80079d0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f042 0201 	orr.w	r2, r2, #1
 80079e0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 f9de 	bl	8007da4 <UART_CheckIdleState>
 80079e8:	4603      	mov	r3, r0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3708      	adds	r7, #8
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
	...

080079f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b088      	sub	sp, #32
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80079fc:	2300      	movs	r3, #0
 80079fe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	689a      	ldr	r2, [r3, #8]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	691b      	ldr	r3, [r3, #16]
 8007a08:	431a      	orrs	r2, r3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	695b      	ldr	r3, [r3, #20]
 8007a0e:	431a      	orrs	r2, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	69db      	ldr	r3, [r3, #28]
 8007a14:	4313      	orrs	r3, r2
 8007a16:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	4b8a      	ldr	r3, [pc, #552]	; (8007c48 <UART_SetConfig+0x254>)
 8007a20:	4013      	ands	r3, r2
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	6812      	ldr	r2, [r2, #0]
 8007a26:	6979      	ldr	r1, [r7, #20]
 8007a28:	430b      	orrs	r3, r1
 8007a2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	68da      	ldr	r2, [r3, #12]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	430a      	orrs	r2, r1
 8007a40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	699b      	ldr	r3, [r3, #24]
 8007a46:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6a1b      	ldr	r3, [r3, #32]
 8007a4c:	697a      	ldr	r2, [r7, #20]
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	689b      	ldr	r3, [r3, #8]
 8007a58:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	697a      	ldr	r2, [r7, #20]
 8007a62:	430a      	orrs	r2, r1
 8007a64:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a78      	ldr	r2, [pc, #480]	; (8007c4c <UART_SetConfig+0x258>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d120      	bne.n	8007ab2 <UART_SetConfig+0xbe>
 8007a70:	4b77      	ldr	r3, [pc, #476]	; (8007c50 <UART_SetConfig+0x25c>)
 8007a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a74:	f003 0303 	and.w	r3, r3, #3
 8007a78:	2b03      	cmp	r3, #3
 8007a7a:	d817      	bhi.n	8007aac <UART_SetConfig+0xb8>
 8007a7c:	a201      	add	r2, pc, #4	; (adr r2, 8007a84 <UART_SetConfig+0x90>)
 8007a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a82:	bf00      	nop
 8007a84:	08007a95 	.word	0x08007a95
 8007a88:	08007aa1 	.word	0x08007aa1
 8007a8c:	08007aa7 	.word	0x08007aa7
 8007a90:	08007a9b 	.word	0x08007a9b
 8007a94:	2300      	movs	r3, #0
 8007a96:	77fb      	strb	r3, [r7, #31]
 8007a98:	e01d      	b.n	8007ad6 <UART_SetConfig+0xe2>
 8007a9a:	2302      	movs	r3, #2
 8007a9c:	77fb      	strb	r3, [r7, #31]
 8007a9e:	e01a      	b.n	8007ad6 <UART_SetConfig+0xe2>
 8007aa0:	2304      	movs	r3, #4
 8007aa2:	77fb      	strb	r3, [r7, #31]
 8007aa4:	e017      	b.n	8007ad6 <UART_SetConfig+0xe2>
 8007aa6:	2308      	movs	r3, #8
 8007aa8:	77fb      	strb	r3, [r7, #31]
 8007aaa:	e014      	b.n	8007ad6 <UART_SetConfig+0xe2>
 8007aac:	2310      	movs	r3, #16
 8007aae:	77fb      	strb	r3, [r7, #31]
 8007ab0:	e011      	b.n	8007ad6 <UART_SetConfig+0xe2>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4a67      	ldr	r2, [pc, #412]	; (8007c54 <UART_SetConfig+0x260>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d102      	bne.n	8007ac2 <UART_SetConfig+0xce>
 8007abc:	2300      	movs	r3, #0
 8007abe:	77fb      	strb	r3, [r7, #31]
 8007ac0:	e009      	b.n	8007ad6 <UART_SetConfig+0xe2>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a64      	ldr	r2, [pc, #400]	; (8007c58 <UART_SetConfig+0x264>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d102      	bne.n	8007ad2 <UART_SetConfig+0xde>
 8007acc:	2300      	movs	r3, #0
 8007ace:	77fb      	strb	r3, [r7, #31]
 8007ad0:	e001      	b.n	8007ad6 <UART_SetConfig+0xe2>
 8007ad2:	2310      	movs	r3, #16
 8007ad4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	69db      	ldr	r3, [r3, #28]
 8007ada:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ade:	d15a      	bne.n	8007b96 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8007ae0:	7ffb      	ldrb	r3, [r7, #31]
 8007ae2:	2b08      	cmp	r3, #8
 8007ae4:	d827      	bhi.n	8007b36 <UART_SetConfig+0x142>
 8007ae6:	a201      	add	r2, pc, #4	; (adr r2, 8007aec <UART_SetConfig+0xf8>)
 8007ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aec:	08007b11 	.word	0x08007b11
 8007af0:	08007b19 	.word	0x08007b19
 8007af4:	08007b21 	.word	0x08007b21
 8007af8:	08007b37 	.word	0x08007b37
 8007afc:	08007b27 	.word	0x08007b27
 8007b00:	08007b37 	.word	0x08007b37
 8007b04:	08007b37 	.word	0x08007b37
 8007b08:	08007b37 	.word	0x08007b37
 8007b0c:	08007b2f 	.word	0x08007b2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b10:	f7fe fa9c 	bl	800604c <HAL_RCC_GetPCLK1Freq>
 8007b14:	61b8      	str	r0, [r7, #24]
        break;
 8007b16:	e013      	b.n	8007b40 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b18:	f7fe faba 	bl	8006090 <HAL_RCC_GetPCLK2Freq>
 8007b1c:	61b8      	str	r0, [r7, #24]
        break;
 8007b1e:	e00f      	b.n	8007b40 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b20:	4b4e      	ldr	r3, [pc, #312]	; (8007c5c <UART_SetConfig+0x268>)
 8007b22:	61bb      	str	r3, [r7, #24]
        break;
 8007b24:	e00c      	b.n	8007b40 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b26:	f7fe fa1b 	bl	8005f60 <HAL_RCC_GetSysClockFreq>
 8007b2a:	61b8      	str	r0, [r7, #24]
        break;
 8007b2c:	e008      	b.n	8007b40 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b32:	61bb      	str	r3, [r7, #24]
        break;
 8007b34:	e004      	b.n	8007b40 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8007b36:	2300      	movs	r3, #0
 8007b38:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	77bb      	strb	r3, [r7, #30]
        break;
 8007b3e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d074      	beq.n	8007c30 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007b46:	69bb      	ldr	r3, [r7, #24]
 8007b48:	005a      	lsls	r2, r3, #1
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	085b      	lsrs	r3, r3, #1
 8007b50:	441a      	add	r2, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b5a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	2b0f      	cmp	r3, #15
 8007b60:	d916      	bls.n	8007b90 <UART_SetConfig+0x19c>
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b68:	d212      	bcs.n	8007b90 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	f023 030f 	bic.w	r3, r3, #15
 8007b72:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	085b      	lsrs	r3, r3, #1
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	f003 0307 	and.w	r3, r3, #7
 8007b7e:	b29a      	uxth	r2, r3
 8007b80:	89fb      	ldrh	r3, [r7, #14]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	89fa      	ldrh	r2, [r7, #14]
 8007b8c:	60da      	str	r2, [r3, #12]
 8007b8e:	e04f      	b.n	8007c30 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
 8007b92:	77bb      	strb	r3, [r7, #30]
 8007b94:	e04c      	b.n	8007c30 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007b96:	7ffb      	ldrb	r3, [r7, #31]
 8007b98:	2b08      	cmp	r3, #8
 8007b9a:	d828      	bhi.n	8007bee <UART_SetConfig+0x1fa>
 8007b9c:	a201      	add	r2, pc, #4	; (adr r2, 8007ba4 <UART_SetConfig+0x1b0>)
 8007b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba2:	bf00      	nop
 8007ba4:	08007bc9 	.word	0x08007bc9
 8007ba8:	08007bd1 	.word	0x08007bd1
 8007bac:	08007bd9 	.word	0x08007bd9
 8007bb0:	08007bef 	.word	0x08007bef
 8007bb4:	08007bdf 	.word	0x08007bdf
 8007bb8:	08007bef 	.word	0x08007bef
 8007bbc:	08007bef 	.word	0x08007bef
 8007bc0:	08007bef 	.word	0x08007bef
 8007bc4:	08007be7 	.word	0x08007be7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bc8:	f7fe fa40 	bl	800604c <HAL_RCC_GetPCLK1Freq>
 8007bcc:	61b8      	str	r0, [r7, #24]
        break;
 8007bce:	e013      	b.n	8007bf8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007bd0:	f7fe fa5e 	bl	8006090 <HAL_RCC_GetPCLK2Freq>
 8007bd4:	61b8      	str	r0, [r7, #24]
        break;
 8007bd6:	e00f      	b.n	8007bf8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bd8:	4b20      	ldr	r3, [pc, #128]	; (8007c5c <UART_SetConfig+0x268>)
 8007bda:	61bb      	str	r3, [r7, #24]
        break;
 8007bdc:	e00c      	b.n	8007bf8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bde:	f7fe f9bf 	bl	8005f60 <HAL_RCC_GetSysClockFreq>
 8007be2:	61b8      	str	r0, [r7, #24]
        break;
 8007be4:	e008      	b.n	8007bf8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007be6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007bea:	61bb      	str	r3, [r7, #24]
        break;
 8007bec:	e004      	b.n	8007bf8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	77bb      	strb	r3, [r7, #30]
        break;
 8007bf6:	bf00      	nop
    }

    if (pclk != 0U)
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d018      	beq.n	8007c30 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	085a      	lsrs	r2, r3, #1
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	441a      	add	r2, r3
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c10:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	2b0f      	cmp	r3, #15
 8007c16:	d909      	bls.n	8007c2c <UART_SetConfig+0x238>
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c1e:	d205      	bcs.n	8007c2c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	b29a      	uxth	r2, r3
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	60da      	str	r2, [r3, #12]
 8007c2a:	e001      	b.n	8007c30 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2200      	movs	r2, #0
 8007c34:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007c3c:	7fbb      	ldrb	r3, [r7, #30]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3720      	adds	r7, #32
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop
 8007c48:	efff69f3 	.word	0xefff69f3
 8007c4c:	40013800 	.word	0x40013800
 8007c50:	40021000 	.word	0x40021000
 8007c54:	40004400 	.word	0x40004400
 8007c58:	40004800 	.word	0x40004800
 8007c5c:	007a1200 	.word	0x007a1200

08007c60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c6c:	f003 0301 	and.w	r3, r3, #1
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d00a      	beq.n	8007c8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	430a      	orrs	r2, r1
 8007c88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8e:	f003 0302 	and.w	r3, r3, #2
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00a      	beq.n	8007cac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	685b      	ldr	r3, [r3, #4]
 8007c9c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	430a      	orrs	r2, r1
 8007caa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb0:	f003 0304 	and.w	r3, r3, #4
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d00a      	beq.n	8007cce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	430a      	orrs	r2, r1
 8007ccc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd2:	f003 0308 	and.w	r3, r3, #8
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00a      	beq.n	8007cf0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	430a      	orrs	r2, r1
 8007cee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf4:	f003 0310 	and.w	r3, r3, #16
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00a      	beq.n	8007d12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d16:	f003 0320 	and.w	r3, r3, #32
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d00a      	beq.n	8007d34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	430a      	orrs	r2, r1
 8007d32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d01a      	beq.n	8007d76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	430a      	orrs	r2, r1
 8007d54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d5e:	d10a      	bne.n	8007d76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	430a      	orrs	r2, r1
 8007d74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00a      	beq.n	8007d98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	430a      	orrs	r2, r1
 8007d96:	605a      	str	r2, [r3, #4]
  }
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b098      	sub	sp, #96	; 0x60
 8007da8:	af02      	add	r7, sp, #8
 8007daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007db4:	f7fa ff14 	bl	8002be0 <HAL_GetTick>
 8007db8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0308 	and.w	r3, r3, #8
 8007dc4:	2b08      	cmp	r3, #8
 8007dc6:	d12e      	bne.n	8007e26 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dc8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007dcc:	9300      	str	r3, [sp, #0]
 8007dce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 f88c 	bl	8007ef4 <UART_WaitOnFlagUntilTimeout>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d021      	beq.n	8007e26 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dea:	e853 3f00 	ldrex	r3, [r3]
 8007dee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007df0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007df6:	653b      	str	r3, [r7, #80]	; 0x50
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e00:	647b      	str	r3, [r7, #68]	; 0x44
 8007e02:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e04:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007e06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e08:	e841 2300 	strex	r3, r2, [r1]
 8007e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007e0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1e6      	bne.n	8007de2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2220      	movs	r2, #32
 8007e18:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e22:	2303      	movs	r3, #3
 8007e24:	e062      	b.n	8007eec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 0304 	and.w	r3, r3, #4
 8007e30:	2b04      	cmp	r3, #4
 8007e32:	d149      	bne.n	8007ec8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007e38:	9300      	str	r3, [sp, #0]
 8007e3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f000 f856 	bl	8007ef4 <UART_WaitOnFlagUntilTimeout>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d03c      	beq.n	8007ec8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e56:	e853 3f00 	ldrex	r3, [r3]
 8007e5a:	623b      	str	r3, [r7, #32]
   return(result);
 8007e5c:	6a3b      	ldr	r3, [r7, #32]
 8007e5e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	461a      	mov	r2, r3
 8007e6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e6c:	633b      	str	r3, [r7, #48]	; 0x30
 8007e6e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e70:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007e74:	e841 2300 	strex	r3, r2, [r1]
 8007e78:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d1e6      	bne.n	8007e4e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	3308      	adds	r3, #8
 8007e86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	e853 3f00 	ldrex	r3, [r3]
 8007e8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f023 0301 	bic.w	r3, r3, #1
 8007e96:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	3308      	adds	r3, #8
 8007e9e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007ea0:	61fa      	str	r2, [r7, #28]
 8007ea2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea4:	69b9      	ldr	r1, [r7, #24]
 8007ea6:	69fa      	ldr	r2, [r7, #28]
 8007ea8:	e841 2300 	strex	r3, r2, [r1]
 8007eac:	617b      	str	r3, [r7, #20]
   return(result);
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d1e5      	bne.n	8007e80 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2220      	movs	r2, #32
 8007eb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	e011      	b.n	8007eec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2220      	movs	r2, #32
 8007ecc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2220      	movs	r2, #32
 8007ed2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007eea:	2300      	movs	r3, #0
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3758      	adds	r7, #88	; 0x58
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b084      	sub	sp, #16
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	60f8      	str	r0, [r7, #12]
 8007efc:	60b9      	str	r1, [r7, #8]
 8007efe:	603b      	str	r3, [r7, #0]
 8007f00:	4613      	mov	r3, r2
 8007f02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f04:	e049      	b.n	8007f9a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f06:	69bb      	ldr	r3, [r7, #24]
 8007f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0c:	d045      	beq.n	8007f9a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f0e:	f7fa fe67 	bl	8002be0 <HAL_GetTick>
 8007f12:	4602      	mov	r2, r0
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	1ad3      	subs	r3, r2, r3
 8007f18:	69ba      	ldr	r2, [r7, #24]
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d302      	bcc.n	8007f24 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d101      	bne.n	8007f28 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f24:	2303      	movs	r3, #3
 8007f26:	e048      	b.n	8007fba <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	f003 0304 	and.w	r3, r3, #4
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d031      	beq.n	8007f9a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	69db      	ldr	r3, [r3, #28]
 8007f3c:	f003 0308 	and.w	r3, r3, #8
 8007f40:	2b08      	cmp	r3, #8
 8007f42:	d110      	bne.n	8007f66 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2208      	movs	r2, #8
 8007f4a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007f4c:	68f8      	ldr	r0, [r7, #12]
 8007f4e:	f000 f838 	bl	8007fc2 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2208      	movs	r2, #8
 8007f56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	e029      	b.n	8007fba <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	69db      	ldr	r3, [r3, #28]
 8007f6c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f74:	d111      	bne.n	8007f9a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007f7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f80:	68f8      	ldr	r0, [r7, #12]
 8007f82:	f000 f81e 	bl	8007fc2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2220      	movs	r2, #32
 8007f8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2200      	movs	r2, #0
 8007f92:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007f96:	2303      	movs	r3, #3
 8007f98:	e00f      	b.n	8007fba <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	69da      	ldr	r2, [r3, #28]
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	68ba      	ldr	r2, [r7, #8]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	bf0c      	ite	eq
 8007faa:	2301      	moveq	r3, #1
 8007fac:	2300      	movne	r3, #0
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	79fb      	ldrb	r3, [r7, #7]
 8007fb4:	429a      	cmp	r2, r3
 8007fb6:	d0a6      	beq.n	8007f06 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3710      	adds	r7, #16
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}

08007fc2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fc2:	b480      	push	{r7}
 8007fc4:	b095      	sub	sp, #84	; 0x54
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fd2:	e853 3f00 	ldrex	r3, [r3]
 8007fd6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fda:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fe8:	643b      	str	r3, [r7, #64]	; 0x40
 8007fea:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007fee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007ff0:	e841 2300 	strex	r3, r2, [r1]
 8007ff4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d1e6      	bne.n	8007fca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	3308      	adds	r3, #8
 8008002:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008004:	6a3b      	ldr	r3, [r7, #32]
 8008006:	e853 3f00 	ldrex	r3, [r3]
 800800a:	61fb      	str	r3, [r7, #28]
   return(result);
 800800c:	69fb      	ldr	r3, [r7, #28]
 800800e:	f023 0301 	bic.w	r3, r3, #1
 8008012:	64bb      	str	r3, [r7, #72]	; 0x48
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	3308      	adds	r3, #8
 800801a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800801c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800801e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008020:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008022:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008024:	e841 2300 	strex	r3, r2, [r1]
 8008028:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800802a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800802c:	2b00      	cmp	r3, #0
 800802e:	d1e5      	bne.n	8007ffc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008034:	2b01      	cmp	r3, #1
 8008036:	d118      	bne.n	800806a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	e853 3f00 	ldrex	r3, [r3]
 8008044:	60bb      	str	r3, [r7, #8]
   return(result);
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	f023 0310 	bic.w	r3, r3, #16
 800804c:	647b      	str	r3, [r7, #68]	; 0x44
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	461a      	mov	r2, r3
 8008054:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008056:	61bb      	str	r3, [r7, #24]
 8008058:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800805a:	6979      	ldr	r1, [r7, #20]
 800805c:	69ba      	ldr	r2, [r7, #24]
 800805e:	e841 2300 	strex	r3, r2, [r1]
 8008062:	613b      	str	r3, [r7, #16]
   return(result);
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1e6      	bne.n	8008038 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2220      	movs	r2, #32
 800806e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800807e:	bf00      	nop
 8008080:	3754      	adds	r7, #84	; 0x54
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr
	...

0800808c <__errno>:
 800808c:	4b01      	ldr	r3, [pc, #4]	; (8008094 <__errno+0x8>)
 800808e:	6818      	ldr	r0, [r3, #0]
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	2000000c 	.word	0x2000000c

08008098 <__libc_init_array>:
 8008098:	b570      	push	{r4, r5, r6, lr}
 800809a:	4d0d      	ldr	r5, [pc, #52]	; (80080d0 <__libc_init_array+0x38>)
 800809c:	4c0d      	ldr	r4, [pc, #52]	; (80080d4 <__libc_init_array+0x3c>)
 800809e:	1b64      	subs	r4, r4, r5
 80080a0:	10a4      	asrs	r4, r4, #2
 80080a2:	2600      	movs	r6, #0
 80080a4:	42a6      	cmp	r6, r4
 80080a6:	d109      	bne.n	80080bc <__libc_init_array+0x24>
 80080a8:	4d0b      	ldr	r5, [pc, #44]	; (80080d8 <__libc_init_array+0x40>)
 80080aa:	4c0c      	ldr	r4, [pc, #48]	; (80080dc <__libc_init_array+0x44>)
 80080ac:	f000 fffa 	bl	80090a4 <_init>
 80080b0:	1b64      	subs	r4, r4, r5
 80080b2:	10a4      	asrs	r4, r4, #2
 80080b4:	2600      	movs	r6, #0
 80080b6:	42a6      	cmp	r6, r4
 80080b8:	d105      	bne.n	80080c6 <__libc_init_array+0x2e>
 80080ba:	bd70      	pop	{r4, r5, r6, pc}
 80080bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80080c0:	4798      	blx	r3
 80080c2:	3601      	adds	r6, #1
 80080c4:	e7ee      	b.n	80080a4 <__libc_init_array+0xc>
 80080c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80080ca:	4798      	blx	r3
 80080cc:	3601      	adds	r6, #1
 80080ce:	e7f2      	b.n	80080b6 <__libc_init_array+0x1e>
 80080d0:	08009504 	.word	0x08009504
 80080d4:	08009504 	.word	0x08009504
 80080d8:	08009504 	.word	0x08009504
 80080dc:	08009508 	.word	0x08009508

080080e0 <memset>:
 80080e0:	4402      	add	r2, r0
 80080e2:	4603      	mov	r3, r0
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d100      	bne.n	80080ea <memset+0xa>
 80080e8:	4770      	bx	lr
 80080ea:	f803 1b01 	strb.w	r1, [r3], #1
 80080ee:	e7f9      	b.n	80080e4 <memset+0x4>

080080f0 <cosf>:
 80080f0:	ee10 3a10 	vmov	r3, s0
 80080f4:	b507      	push	{r0, r1, r2, lr}
 80080f6:	4a1e      	ldr	r2, [pc, #120]	; (8008170 <cosf+0x80>)
 80080f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80080fc:	4293      	cmp	r3, r2
 80080fe:	dc06      	bgt.n	800810e <cosf+0x1e>
 8008100:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8008174 <cosf+0x84>
 8008104:	b003      	add	sp, #12
 8008106:	f85d eb04 	ldr.w	lr, [sp], #4
 800810a:	f000 bb1d 	b.w	8008748 <__kernel_cosf>
 800810e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008112:	db04      	blt.n	800811e <cosf+0x2e>
 8008114:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008118:	b003      	add	sp, #12
 800811a:	f85d fb04 	ldr.w	pc, [sp], #4
 800811e:	4668      	mov	r0, sp
 8008120:	f000 f9d2 	bl	80084c8 <__ieee754_rem_pio2f>
 8008124:	f000 0003 	and.w	r0, r0, #3
 8008128:	2801      	cmp	r0, #1
 800812a:	d009      	beq.n	8008140 <cosf+0x50>
 800812c:	2802      	cmp	r0, #2
 800812e:	d010      	beq.n	8008152 <cosf+0x62>
 8008130:	b9b0      	cbnz	r0, 8008160 <cosf+0x70>
 8008132:	eddd 0a01 	vldr	s1, [sp, #4]
 8008136:	ed9d 0a00 	vldr	s0, [sp]
 800813a:	f000 fb05 	bl	8008748 <__kernel_cosf>
 800813e:	e7eb      	b.n	8008118 <cosf+0x28>
 8008140:	eddd 0a01 	vldr	s1, [sp, #4]
 8008144:	ed9d 0a00 	vldr	s0, [sp]
 8008148:	f000 fdd4 	bl	8008cf4 <__kernel_sinf>
 800814c:	eeb1 0a40 	vneg.f32	s0, s0
 8008150:	e7e2      	b.n	8008118 <cosf+0x28>
 8008152:	eddd 0a01 	vldr	s1, [sp, #4]
 8008156:	ed9d 0a00 	vldr	s0, [sp]
 800815a:	f000 faf5 	bl	8008748 <__kernel_cosf>
 800815e:	e7f5      	b.n	800814c <cosf+0x5c>
 8008160:	eddd 0a01 	vldr	s1, [sp, #4]
 8008164:	ed9d 0a00 	vldr	s0, [sp]
 8008168:	2001      	movs	r0, #1
 800816a:	f000 fdc3 	bl	8008cf4 <__kernel_sinf>
 800816e:	e7d3      	b.n	8008118 <cosf+0x28>
 8008170:	3f490fd8 	.word	0x3f490fd8
 8008174:	00000000 	.word	0x00000000

08008178 <sinf>:
 8008178:	ee10 3a10 	vmov	r3, s0
 800817c:	b507      	push	{r0, r1, r2, lr}
 800817e:	4a1f      	ldr	r2, [pc, #124]	; (80081fc <sinf+0x84>)
 8008180:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008184:	4293      	cmp	r3, r2
 8008186:	dc07      	bgt.n	8008198 <sinf+0x20>
 8008188:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8008200 <sinf+0x88>
 800818c:	2000      	movs	r0, #0
 800818e:	b003      	add	sp, #12
 8008190:	f85d eb04 	ldr.w	lr, [sp], #4
 8008194:	f000 bdae 	b.w	8008cf4 <__kernel_sinf>
 8008198:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800819c:	db04      	blt.n	80081a8 <sinf+0x30>
 800819e:	ee30 0a40 	vsub.f32	s0, s0, s0
 80081a2:	b003      	add	sp, #12
 80081a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80081a8:	4668      	mov	r0, sp
 80081aa:	f000 f98d 	bl	80084c8 <__ieee754_rem_pio2f>
 80081ae:	f000 0003 	and.w	r0, r0, #3
 80081b2:	2801      	cmp	r0, #1
 80081b4:	d00a      	beq.n	80081cc <sinf+0x54>
 80081b6:	2802      	cmp	r0, #2
 80081b8:	d00f      	beq.n	80081da <sinf+0x62>
 80081ba:	b9c0      	cbnz	r0, 80081ee <sinf+0x76>
 80081bc:	eddd 0a01 	vldr	s1, [sp, #4]
 80081c0:	ed9d 0a00 	vldr	s0, [sp]
 80081c4:	2001      	movs	r0, #1
 80081c6:	f000 fd95 	bl	8008cf4 <__kernel_sinf>
 80081ca:	e7ea      	b.n	80081a2 <sinf+0x2a>
 80081cc:	eddd 0a01 	vldr	s1, [sp, #4]
 80081d0:	ed9d 0a00 	vldr	s0, [sp]
 80081d4:	f000 fab8 	bl	8008748 <__kernel_cosf>
 80081d8:	e7e3      	b.n	80081a2 <sinf+0x2a>
 80081da:	eddd 0a01 	vldr	s1, [sp, #4]
 80081de:	ed9d 0a00 	vldr	s0, [sp]
 80081e2:	2001      	movs	r0, #1
 80081e4:	f000 fd86 	bl	8008cf4 <__kernel_sinf>
 80081e8:	eeb1 0a40 	vneg.f32	s0, s0
 80081ec:	e7d9      	b.n	80081a2 <sinf+0x2a>
 80081ee:	eddd 0a01 	vldr	s1, [sp, #4]
 80081f2:	ed9d 0a00 	vldr	s0, [sp]
 80081f6:	f000 faa7 	bl	8008748 <__kernel_cosf>
 80081fa:	e7f5      	b.n	80081e8 <sinf+0x70>
 80081fc:	3f490fd8 	.word	0x3f490fd8
 8008200:	00000000 	.word	0x00000000

08008204 <atan2f>:
 8008204:	f000 b83e 	b.w	8008284 <__ieee754_atan2f>

08008208 <fmodf>:
 8008208:	b508      	push	{r3, lr}
 800820a:	ed2d 8b02 	vpush	{d8}
 800820e:	eef0 8a40 	vmov.f32	s17, s0
 8008212:	eeb0 8a60 	vmov.f32	s16, s1
 8008216:	f000 f8d5 	bl	80083c4 <__ieee754_fmodf>
 800821a:	eef4 8a48 	vcmp.f32	s17, s16
 800821e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008222:	d60c      	bvs.n	800823e <fmodf+0x36>
 8008224:	eddf 8a07 	vldr	s17, [pc, #28]	; 8008244 <fmodf+0x3c>
 8008228:	eeb4 8a68 	vcmp.f32	s16, s17
 800822c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008230:	d105      	bne.n	800823e <fmodf+0x36>
 8008232:	f7ff ff2b 	bl	800808c <__errno>
 8008236:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800823a:	2321      	movs	r3, #33	; 0x21
 800823c:	6003      	str	r3, [r0, #0]
 800823e:	ecbd 8b02 	vpop	{d8}
 8008242:	bd08      	pop	{r3, pc}
 8008244:	00000000 	.word	0x00000000

08008248 <sqrtf>:
 8008248:	b508      	push	{r3, lr}
 800824a:	ed2d 8b02 	vpush	{d8}
 800824e:	eeb0 8a40 	vmov.f32	s16, s0
 8008252:	f000 fa75 	bl	8008740 <__ieee754_sqrtf>
 8008256:	eeb4 8a48 	vcmp.f32	s16, s16
 800825a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800825e:	d60c      	bvs.n	800827a <sqrtf+0x32>
 8008260:	eddf 8a07 	vldr	s17, [pc, #28]	; 8008280 <sqrtf+0x38>
 8008264:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800826c:	d505      	bpl.n	800827a <sqrtf+0x32>
 800826e:	f7ff ff0d 	bl	800808c <__errno>
 8008272:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8008276:	2321      	movs	r3, #33	; 0x21
 8008278:	6003      	str	r3, [r0, #0]
 800827a:	ecbd 8b02 	vpop	{d8}
 800827e:	bd08      	pop	{r3, pc}
 8008280:	00000000 	.word	0x00000000

08008284 <__ieee754_atan2f>:
 8008284:	ee10 2a90 	vmov	r2, s1
 8008288:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800828c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008290:	b510      	push	{r4, lr}
 8008292:	eef0 7a40 	vmov.f32	s15, s0
 8008296:	dc06      	bgt.n	80082a6 <__ieee754_atan2f+0x22>
 8008298:	ee10 0a10 	vmov	r0, s0
 800829c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80082a0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80082a4:	dd04      	ble.n	80082b0 <__ieee754_atan2f+0x2c>
 80082a6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80082aa:	eeb0 0a67 	vmov.f32	s0, s15
 80082ae:	bd10      	pop	{r4, pc}
 80082b0:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 80082b4:	d103      	bne.n	80082be <__ieee754_atan2f+0x3a>
 80082b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082ba:	f000 bd63 	b.w	8008d84 <atanf>
 80082be:	1794      	asrs	r4, r2, #30
 80082c0:	f004 0402 	and.w	r4, r4, #2
 80082c4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80082c8:	b943      	cbnz	r3, 80082dc <__ieee754_atan2f+0x58>
 80082ca:	2c02      	cmp	r4, #2
 80082cc:	d05e      	beq.n	800838c <__ieee754_atan2f+0x108>
 80082ce:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80083a0 <__ieee754_atan2f+0x11c>
 80082d2:	2c03      	cmp	r4, #3
 80082d4:	bf08      	it	eq
 80082d6:	eef0 7a47 	vmoveq.f32	s15, s14
 80082da:	e7e6      	b.n	80082aa <__ieee754_atan2f+0x26>
 80082dc:	b941      	cbnz	r1, 80082f0 <__ieee754_atan2f+0x6c>
 80082de:	eddf 7a31 	vldr	s15, [pc, #196]	; 80083a4 <__ieee754_atan2f+0x120>
 80082e2:	ed9f 0a31 	vldr	s0, [pc, #196]	; 80083a8 <__ieee754_atan2f+0x124>
 80082e6:	2800      	cmp	r0, #0
 80082e8:	bfb8      	it	lt
 80082ea:	eef0 7a40 	vmovlt.f32	s15, s0
 80082ee:	e7dc      	b.n	80082aa <__ieee754_atan2f+0x26>
 80082f0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80082f4:	d110      	bne.n	8008318 <__ieee754_atan2f+0x94>
 80082f6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80082fa:	f104 34ff 	add.w	r4, r4, #4294967295
 80082fe:	d107      	bne.n	8008310 <__ieee754_atan2f+0x8c>
 8008300:	2c02      	cmp	r4, #2
 8008302:	d846      	bhi.n	8008392 <__ieee754_atan2f+0x10e>
 8008304:	4b29      	ldr	r3, [pc, #164]	; (80083ac <__ieee754_atan2f+0x128>)
 8008306:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800830a:	edd4 7a00 	vldr	s15, [r4]
 800830e:	e7cc      	b.n	80082aa <__ieee754_atan2f+0x26>
 8008310:	2c02      	cmp	r4, #2
 8008312:	d841      	bhi.n	8008398 <__ieee754_atan2f+0x114>
 8008314:	4b26      	ldr	r3, [pc, #152]	; (80083b0 <__ieee754_atan2f+0x12c>)
 8008316:	e7f6      	b.n	8008306 <__ieee754_atan2f+0x82>
 8008318:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800831c:	d0df      	beq.n	80082de <__ieee754_atan2f+0x5a>
 800831e:	1a5b      	subs	r3, r3, r1
 8008320:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8008324:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8008328:	da1a      	bge.n	8008360 <__ieee754_atan2f+0xdc>
 800832a:	2a00      	cmp	r2, #0
 800832c:	da01      	bge.n	8008332 <__ieee754_atan2f+0xae>
 800832e:	313c      	adds	r1, #60	; 0x3c
 8008330:	db19      	blt.n	8008366 <__ieee754_atan2f+0xe2>
 8008332:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8008336:	f000 fdf9 	bl	8008f2c <fabsf>
 800833a:	f000 fd23 	bl	8008d84 <atanf>
 800833e:	eef0 7a40 	vmov.f32	s15, s0
 8008342:	2c01      	cmp	r4, #1
 8008344:	d012      	beq.n	800836c <__ieee754_atan2f+0xe8>
 8008346:	2c02      	cmp	r4, #2
 8008348:	d017      	beq.n	800837a <__ieee754_atan2f+0xf6>
 800834a:	2c00      	cmp	r4, #0
 800834c:	d0ad      	beq.n	80082aa <__ieee754_atan2f+0x26>
 800834e:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80083b4 <__ieee754_atan2f+0x130>
 8008352:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008356:	ed9f 0a18 	vldr	s0, [pc, #96]	; 80083b8 <__ieee754_atan2f+0x134>
 800835a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800835e:	e7a4      	b.n	80082aa <__ieee754_atan2f+0x26>
 8008360:	eddf 7a10 	vldr	s15, [pc, #64]	; 80083a4 <__ieee754_atan2f+0x120>
 8008364:	e7ed      	b.n	8008342 <__ieee754_atan2f+0xbe>
 8008366:	eddf 7a15 	vldr	s15, [pc, #84]	; 80083bc <__ieee754_atan2f+0x138>
 800836a:	e7ea      	b.n	8008342 <__ieee754_atan2f+0xbe>
 800836c:	ee17 3a90 	vmov	r3, s15
 8008370:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008374:	ee07 3a90 	vmov	s15, r3
 8008378:	e797      	b.n	80082aa <__ieee754_atan2f+0x26>
 800837a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80083b4 <__ieee754_atan2f+0x130>
 800837e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008382:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80083b8 <__ieee754_atan2f+0x134>
 8008386:	ee70 7a67 	vsub.f32	s15, s0, s15
 800838a:	e78e      	b.n	80082aa <__ieee754_atan2f+0x26>
 800838c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 80083b8 <__ieee754_atan2f+0x134>
 8008390:	e78b      	b.n	80082aa <__ieee754_atan2f+0x26>
 8008392:	eddf 7a0b 	vldr	s15, [pc, #44]	; 80083c0 <__ieee754_atan2f+0x13c>
 8008396:	e788      	b.n	80082aa <__ieee754_atan2f+0x26>
 8008398:	eddf 7a08 	vldr	s15, [pc, #32]	; 80083bc <__ieee754_atan2f+0x138>
 800839c:	e785      	b.n	80082aa <__ieee754_atan2f+0x26>
 800839e:	bf00      	nop
 80083a0:	c0490fdb 	.word	0xc0490fdb
 80083a4:	3fc90fdb 	.word	0x3fc90fdb
 80083a8:	bfc90fdb 	.word	0xbfc90fdb
 80083ac:	080090f4 	.word	0x080090f4
 80083b0:	08009100 	.word	0x08009100
 80083b4:	33bbbd2e 	.word	0x33bbbd2e
 80083b8:	40490fdb 	.word	0x40490fdb
 80083bc:	00000000 	.word	0x00000000
 80083c0:	3f490fdb 	.word	0x3f490fdb

080083c4 <__ieee754_fmodf>:
 80083c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083c6:	ee10 5a90 	vmov	r5, s1
 80083ca:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 80083ce:	d009      	beq.n	80083e4 <__ieee754_fmodf+0x20>
 80083d0:	ee10 2a10 	vmov	r2, s0
 80083d4:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 80083d8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80083dc:	da02      	bge.n	80083e4 <__ieee754_fmodf+0x20>
 80083de:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80083e2:	dd04      	ble.n	80083ee <__ieee754_fmodf+0x2a>
 80083e4:	ee60 0a20 	vmul.f32	s1, s0, s1
 80083e8:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 80083ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083ee:	42a3      	cmp	r3, r4
 80083f0:	dbfc      	blt.n	80083ec <__ieee754_fmodf+0x28>
 80083f2:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 80083f6:	d105      	bne.n	8008404 <__ieee754_fmodf+0x40>
 80083f8:	4b32      	ldr	r3, [pc, #200]	; (80084c4 <__ieee754_fmodf+0x100>)
 80083fa:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 80083fe:	ed93 0a00 	vldr	s0, [r3]
 8008402:	e7f3      	b.n	80083ec <__ieee754_fmodf+0x28>
 8008404:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8008408:	d13f      	bne.n	800848a <__ieee754_fmodf+0xc6>
 800840a:	0219      	lsls	r1, r3, #8
 800840c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8008410:	2900      	cmp	r1, #0
 8008412:	dc37      	bgt.n	8008484 <__ieee754_fmodf+0xc0>
 8008414:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8008418:	d13d      	bne.n	8008496 <__ieee754_fmodf+0xd2>
 800841a:	0227      	lsls	r7, r4, #8
 800841c:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8008420:	2f00      	cmp	r7, #0
 8008422:	da35      	bge.n	8008490 <__ieee754_fmodf+0xcc>
 8008424:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8008428:	bfbb      	ittet	lt
 800842a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800842e:	1a12      	sublt	r2, r2, r0
 8008430:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8008434:	4093      	lsllt	r3, r2
 8008436:	bfa8      	it	ge
 8008438:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800843c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8008440:	bfb5      	itete	lt
 8008442:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8008446:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 800844a:	1a52      	sublt	r2, r2, r1
 800844c:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8008450:	bfb8      	it	lt
 8008452:	4094      	lsllt	r4, r2
 8008454:	1a40      	subs	r0, r0, r1
 8008456:	1b1a      	subs	r2, r3, r4
 8008458:	bb00      	cbnz	r0, 800849c <__ieee754_fmodf+0xd8>
 800845a:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800845e:	bf38      	it	cc
 8008460:	4613      	movcc	r3, r2
 8008462:	2b00      	cmp	r3, #0
 8008464:	d0c8      	beq.n	80083f8 <__ieee754_fmodf+0x34>
 8008466:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800846a:	db1f      	blt.n	80084ac <__ieee754_fmodf+0xe8>
 800846c:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8008470:	db1f      	blt.n	80084b2 <__ieee754_fmodf+0xee>
 8008472:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8008476:	317f      	adds	r1, #127	; 0x7f
 8008478:	4333      	orrs	r3, r6
 800847a:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800847e:	ee00 3a10 	vmov	s0, r3
 8008482:	e7b3      	b.n	80083ec <__ieee754_fmodf+0x28>
 8008484:	3801      	subs	r0, #1
 8008486:	0049      	lsls	r1, r1, #1
 8008488:	e7c2      	b.n	8008410 <__ieee754_fmodf+0x4c>
 800848a:	15d8      	asrs	r0, r3, #23
 800848c:	387f      	subs	r0, #127	; 0x7f
 800848e:	e7c1      	b.n	8008414 <__ieee754_fmodf+0x50>
 8008490:	3901      	subs	r1, #1
 8008492:	007f      	lsls	r7, r7, #1
 8008494:	e7c4      	b.n	8008420 <__ieee754_fmodf+0x5c>
 8008496:	15e1      	asrs	r1, r4, #23
 8008498:	397f      	subs	r1, #127	; 0x7f
 800849a:	e7c3      	b.n	8008424 <__ieee754_fmodf+0x60>
 800849c:	2a00      	cmp	r2, #0
 800849e:	da02      	bge.n	80084a6 <__ieee754_fmodf+0xe2>
 80084a0:	005b      	lsls	r3, r3, #1
 80084a2:	3801      	subs	r0, #1
 80084a4:	e7d7      	b.n	8008456 <__ieee754_fmodf+0x92>
 80084a6:	d0a7      	beq.n	80083f8 <__ieee754_fmodf+0x34>
 80084a8:	0053      	lsls	r3, r2, #1
 80084aa:	e7fa      	b.n	80084a2 <__ieee754_fmodf+0xde>
 80084ac:	005b      	lsls	r3, r3, #1
 80084ae:	3901      	subs	r1, #1
 80084b0:	e7d9      	b.n	8008466 <__ieee754_fmodf+0xa2>
 80084b2:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 80084b6:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 80084ba:	3182      	adds	r1, #130	; 0x82
 80084bc:	410b      	asrs	r3, r1
 80084be:	4333      	orrs	r3, r6
 80084c0:	e7dd      	b.n	800847e <__ieee754_fmodf+0xba>
 80084c2:	bf00      	nop
 80084c4:	0800910c 	.word	0x0800910c

080084c8 <__ieee754_rem_pio2f>:
 80084c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084ca:	ee10 6a10 	vmov	r6, s0
 80084ce:	4b8e      	ldr	r3, [pc, #568]	; (8008708 <__ieee754_rem_pio2f+0x240>)
 80084d0:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80084d4:	429d      	cmp	r5, r3
 80084d6:	b087      	sub	sp, #28
 80084d8:	eef0 7a40 	vmov.f32	s15, s0
 80084dc:	4604      	mov	r4, r0
 80084de:	dc05      	bgt.n	80084ec <__ieee754_rem_pio2f+0x24>
 80084e0:	2300      	movs	r3, #0
 80084e2:	ed80 0a00 	vstr	s0, [r0]
 80084e6:	6043      	str	r3, [r0, #4]
 80084e8:	2000      	movs	r0, #0
 80084ea:	e01a      	b.n	8008522 <__ieee754_rem_pio2f+0x5a>
 80084ec:	4b87      	ldr	r3, [pc, #540]	; (800870c <__ieee754_rem_pio2f+0x244>)
 80084ee:	429d      	cmp	r5, r3
 80084f0:	dc46      	bgt.n	8008580 <__ieee754_rem_pio2f+0xb8>
 80084f2:	2e00      	cmp	r6, #0
 80084f4:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8008710 <__ieee754_rem_pio2f+0x248>
 80084f8:	4b86      	ldr	r3, [pc, #536]	; (8008714 <__ieee754_rem_pio2f+0x24c>)
 80084fa:	f025 050f 	bic.w	r5, r5, #15
 80084fe:	dd1f      	ble.n	8008540 <__ieee754_rem_pio2f+0x78>
 8008500:	429d      	cmp	r5, r3
 8008502:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008506:	d00e      	beq.n	8008526 <__ieee754_rem_pio2f+0x5e>
 8008508:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8008718 <__ieee754_rem_pio2f+0x250>
 800850c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8008510:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008514:	ed80 0a00 	vstr	s0, [r0]
 8008518:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800851c:	2001      	movs	r0, #1
 800851e:	edc4 7a01 	vstr	s15, [r4, #4]
 8008522:	b007      	add	sp, #28
 8008524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008526:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800871c <__ieee754_rem_pio2f+0x254>
 800852a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8008720 <__ieee754_rem_pio2f+0x258>
 800852e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008532:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8008536:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800853a:	edc0 6a00 	vstr	s13, [r0]
 800853e:	e7eb      	b.n	8008518 <__ieee754_rem_pio2f+0x50>
 8008540:	429d      	cmp	r5, r3
 8008542:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008546:	d00e      	beq.n	8008566 <__ieee754_rem_pio2f+0x9e>
 8008548:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8008718 <__ieee754_rem_pio2f+0x250>
 800854c:	ee37 0a87 	vadd.f32	s0, s15, s14
 8008550:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008554:	ed80 0a00 	vstr	s0, [r0]
 8008558:	ee77 7a87 	vadd.f32	s15, s15, s14
 800855c:	f04f 30ff 	mov.w	r0, #4294967295
 8008560:	edc4 7a01 	vstr	s15, [r4, #4]
 8008564:	e7dd      	b.n	8008522 <__ieee754_rem_pio2f+0x5a>
 8008566:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800871c <__ieee754_rem_pio2f+0x254>
 800856a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8008720 <__ieee754_rem_pio2f+0x258>
 800856e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008572:	ee77 6a87 	vadd.f32	s13, s15, s14
 8008576:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800857a:	edc0 6a00 	vstr	s13, [r0]
 800857e:	e7eb      	b.n	8008558 <__ieee754_rem_pio2f+0x90>
 8008580:	4b68      	ldr	r3, [pc, #416]	; (8008724 <__ieee754_rem_pio2f+0x25c>)
 8008582:	429d      	cmp	r5, r3
 8008584:	dc72      	bgt.n	800866c <__ieee754_rem_pio2f+0x1a4>
 8008586:	f000 fcd1 	bl	8008f2c <fabsf>
 800858a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8008728 <__ieee754_rem_pio2f+0x260>
 800858e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8008592:	eee0 7a07 	vfma.f32	s15, s0, s14
 8008596:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800859a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800859e:	ee17 0a90 	vmov	r0, s15
 80085a2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8008710 <__ieee754_rem_pio2f+0x248>
 80085a6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80085aa:	281f      	cmp	r0, #31
 80085ac:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8008718 <__ieee754_rem_pio2f+0x250>
 80085b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085b4:	eeb1 6a47 	vneg.f32	s12, s14
 80085b8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80085bc:	ee16 2a90 	vmov	r2, s13
 80085c0:	dc1c      	bgt.n	80085fc <__ieee754_rem_pio2f+0x134>
 80085c2:	495a      	ldr	r1, [pc, #360]	; (800872c <__ieee754_rem_pio2f+0x264>)
 80085c4:	1e47      	subs	r7, r0, #1
 80085c6:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80085ca:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80085ce:	428b      	cmp	r3, r1
 80085d0:	d014      	beq.n	80085fc <__ieee754_rem_pio2f+0x134>
 80085d2:	6022      	str	r2, [r4, #0]
 80085d4:	ed94 7a00 	vldr	s14, [r4]
 80085d8:	ee30 0a47 	vsub.f32	s0, s0, s14
 80085dc:	2e00      	cmp	r6, #0
 80085de:	ee30 0a67 	vsub.f32	s0, s0, s15
 80085e2:	ed84 0a01 	vstr	s0, [r4, #4]
 80085e6:	da9c      	bge.n	8008522 <__ieee754_rem_pio2f+0x5a>
 80085e8:	eeb1 7a47 	vneg.f32	s14, s14
 80085ec:	eeb1 0a40 	vneg.f32	s0, s0
 80085f0:	ed84 7a00 	vstr	s14, [r4]
 80085f4:	ed84 0a01 	vstr	s0, [r4, #4]
 80085f8:	4240      	negs	r0, r0
 80085fa:	e792      	b.n	8008522 <__ieee754_rem_pio2f+0x5a>
 80085fc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8008600:	15eb      	asrs	r3, r5, #23
 8008602:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8008606:	2d08      	cmp	r5, #8
 8008608:	dde3      	ble.n	80085d2 <__ieee754_rem_pio2f+0x10a>
 800860a:	eddf 7a44 	vldr	s15, [pc, #272]	; 800871c <__ieee754_rem_pio2f+0x254>
 800860e:	eddf 5a44 	vldr	s11, [pc, #272]	; 8008720 <__ieee754_rem_pio2f+0x258>
 8008612:	eef0 6a40 	vmov.f32	s13, s0
 8008616:	eee6 6a27 	vfma.f32	s13, s12, s15
 800861a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800861e:	eea6 0a27 	vfma.f32	s0, s12, s15
 8008622:	eef0 7a40 	vmov.f32	s15, s0
 8008626:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800862a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800862e:	ee15 2a90 	vmov	r2, s11
 8008632:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8008636:	1a5b      	subs	r3, r3, r1
 8008638:	2b19      	cmp	r3, #25
 800863a:	dc04      	bgt.n	8008646 <__ieee754_rem_pio2f+0x17e>
 800863c:	edc4 5a00 	vstr	s11, [r4]
 8008640:	eeb0 0a66 	vmov.f32	s0, s13
 8008644:	e7c6      	b.n	80085d4 <__ieee754_rem_pio2f+0x10c>
 8008646:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8008730 <__ieee754_rem_pio2f+0x268>
 800864a:	eeb0 0a66 	vmov.f32	s0, s13
 800864e:	eea6 0a25 	vfma.f32	s0, s12, s11
 8008652:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8008656:	eddf 6a37 	vldr	s13, [pc, #220]	; 8008734 <__ieee754_rem_pio2f+0x26c>
 800865a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800865e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8008662:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008666:	ed84 7a00 	vstr	s14, [r4]
 800866a:	e7b3      	b.n	80085d4 <__ieee754_rem_pio2f+0x10c>
 800866c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8008670:	db06      	blt.n	8008680 <__ieee754_rem_pio2f+0x1b8>
 8008672:	ee70 7a40 	vsub.f32	s15, s0, s0
 8008676:	edc0 7a01 	vstr	s15, [r0, #4]
 800867a:	edc0 7a00 	vstr	s15, [r0]
 800867e:	e733      	b.n	80084e8 <__ieee754_rem_pio2f+0x20>
 8008680:	15ea      	asrs	r2, r5, #23
 8008682:	3a86      	subs	r2, #134	; 0x86
 8008684:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8008688:	ee07 3a90 	vmov	s15, r3
 800868c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008690:	eddf 6a29 	vldr	s13, [pc, #164]	; 8008738 <__ieee754_rem_pio2f+0x270>
 8008694:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008698:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800869c:	ed8d 7a03 	vstr	s14, [sp, #12]
 80086a0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80086a4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80086a8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80086ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80086b0:	ed8d 7a04 	vstr	s14, [sp, #16]
 80086b4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80086b8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80086bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086c0:	edcd 7a05 	vstr	s15, [sp, #20]
 80086c4:	d11e      	bne.n	8008704 <__ieee754_rem_pio2f+0x23c>
 80086c6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80086ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086ce:	bf14      	ite	ne
 80086d0:	2302      	movne	r3, #2
 80086d2:	2301      	moveq	r3, #1
 80086d4:	4919      	ldr	r1, [pc, #100]	; (800873c <__ieee754_rem_pio2f+0x274>)
 80086d6:	9101      	str	r1, [sp, #4]
 80086d8:	2102      	movs	r1, #2
 80086da:	9100      	str	r1, [sp, #0]
 80086dc:	a803      	add	r0, sp, #12
 80086de:	4621      	mov	r1, r4
 80086e0:	f000 f892 	bl	8008808 <__kernel_rem_pio2f>
 80086e4:	2e00      	cmp	r6, #0
 80086e6:	f6bf af1c 	bge.w	8008522 <__ieee754_rem_pio2f+0x5a>
 80086ea:	edd4 7a00 	vldr	s15, [r4]
 80086ee:	eef1 7a67 	vneg.f32	s15, s15
 80086f2:	edc4 7a00 	vstr	s15, [r4]
 80086f6:	edd4 7a01 	vldr	s15, [r4, #4]
 80086fa:	eef1 7a67 	vneg.f32	s15, s15
 80086fe:	edc4 7a01 	vstr	s15, [r4, #4]
 8008702:	e779      	b.n	80085f8 <__ieee754_rem_pio2f+0x130>
 8008704:	2303      	movs	r3, #3
 8008706:	e7e5      	b.n	80086d4 <__ieee754_rem_pio2f+0x20c>
 8008708:	3f490fd8 	.word	0x3f490fd8
 800870c:	4016cbe3 	.word	0x4016cbe3
 8008710:	3fc90f80 	.word	0x3fc90f80
 8008714:	3fc90fd0 	.word	0x3fc90fd0
 8008718:	37354443 	.word	0x37354443
 800871c:	37354400 	.word	0x37354400
 8008720:	2e85a308 	.word	0x2e85a308
 8008724:	43490f80 	.word	0x43490f80
 8008728:	3f22f984 	.word	0x3f22f984
 800872c:	08009114 	.word	0x08009114
 8008730:	2e85a300 	.word	0x2e85a300
 8008734:	248d3132 	.word	0x248d3132
 8008738:	43800000 	.word	0x43800000
 800873c:	08009194 	.word	0x08009194

08008740 <__ieee754_sqrtf>:
 8008740:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008744:	4770      	bx	lr
	...

08008748 <__kernel_cosf>:
 8008748:	ee10 3a10 	vmov	r3, s0
 800874c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008750:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8008754:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8008758:	da05      	bge.n	8008766 <__kernel_cosf+0x1e>
 800875a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800875e:	ee17 2a90 	vmov	r2, s15
 8008762:	2a00      	cmp	r2, #0
 8008764:	d03d      	beq.n	80087e2 <__kernel_cosf+0x9a>
 8008766:	ee60 5a00 	vmul.f32	s11, s0, s0
 800876a:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80087e8 <__kernel_cosf+0xa0>
 800876e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80087ec <__kernel_cosf+0xa4>
 8008772:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80087f0 <__kernel_cosf+0xa8>
 8008776:	4a1f      	ldr	r2, [pc, #124]	; (80087f4 <__kernel_cosf+0xac>)
 8008778:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800877c:	4293      	cmp	r3, r2
 800877e:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80087f8 <__kernel_cosf+0xb0>
 8008782:	eee7 7a25 	vfma.f32	s15, s14, s11
 8008786:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80087fc <__kernel_cosf+0xb4>
 800878a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800878e:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8008800 <__kernel_cosf+0xb8>
 8008792:	eee7 7a25 	vfma.f32	s15, s14, s11
 8008796:	eeb0 7a66 	vmov.f32	s14, s13
 800879a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800879e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80087a2:	ee65 7aa6 	vmul.f32	s15, s11, s13
 80087a6:	ee67 6a25 	vmul.f32	s13, s14, s11
 80087aa:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 80087ae:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80087b2:	dc04      	bgt.n	80087be <__kernel_cosf+0x76>
 80087b4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80087b8:	ee36 0a47 	vsub.f32	s0, s12, s14
 80087bc:	4770      	bx	lr
 80087be:	4a11      	ldr	r2, [pc, #68]	; (8008804 <__kernel_cosf+0xbc>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	bfda      	itte	le
 80087c4:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80087c8:	ee06 3a90 	vmovle	s13, r3
 80087cc:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 80087d0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80087d4:	ee36 0a66 	vsub.f32	s0, s12, s13
 80087d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80087dc:	ee30 0a67 	vsub.f32	s0, s0, s15
 80087e0:	4770      	bx	lr
 80087e2:	eeb0 0a46 	vmov.f32	s0, s12
 80087e6:	4770      	bx	lr
 80087e8:	ad47d74e 	.word	0xad47d74e
 80087ec:	310f74f6 	.word	0x310f74f6
 80087f0:	3d2aaaab 	.word	0x3d2aaaab
 80087f4:	3e999999 	.word	0x3e999999
 80087f8:	b493f27c 	.word	0xb493f27c
 80087fc:	37d00d01 	.word	0x37d00d01
 8008800:	bab60b61 	.word	0xbab60b61
 8008804:	3f480000 	.word	0x3f480000

08008808 <__kernel_rem_pio2f>:
 8008808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800880c:	ed2d 8b04 	vpush	{d8-d9}
 8008810:	b0d9      	sub	sp, #356	; 0x164
 8008812:	4688      	mov	r8, r1
 8008814:	9002      	str	r0, [sp, #8]
 8008816:	49bb      	ldr	r1, [pc, #748]	; (8008b04 <__kernel_rem_pio2f+0x2fc>)
 8008818:	9866      	ldr	r0, [sp, #408]	; 0x198
 800881a:	9301      	str	r3, [sp, #4]
 800881c:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8008820:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8008824:	1e59      	subs	r1, r3, #1
 8008826:	1d13      	adds	r3, r2, #4
 8008828:	db27      	blt.n	800887a <__kernel_rem_pio2f+0x72>
 800882a:	f1b2 0b03 	subs.w	fp, r2, #3
 800882e:	bf48      	it	mi
 8008830:	f102 0b04 	addmi.w	fp, r2, #4
 8008834:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8008838:	1c45      	adds	r5, r0, #1
 800883a:	00ec      	lsls	r4, r5, #3
 800883c:	1a47      	subs	r7, r0, r1
 800883e:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8008b14 <__kernel_rem_pio2f+0x30c>
 8008842:	9403      	str	r4, [sp, #12]
 8008844:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8008848:	eb0a 0c01 	add.w	ip, sl, r1
 800884c:	ae1c      	add	r6, sp, #112	; 0x70
 800884e:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8008852:	2400      	movs	r4, #0
 8008854:	4564      	cmp	r4, ip
 8008856:	dd12      	ble.n	800887e <__kernel_rem_pio2f+0x76>
 8008858:	9b01      	ldr	r3, [sp, #4]
 800885a:	ac1c      	add	r4, sp, #112	; 0x70
 800885c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8008860:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8008864:	f04f 0c00 	mov.w	ip, #0
 8008868:	45d4      	cmp	ip, sl
 800886a:	dc27      	bgt.n	80088bc <__kernel_rem_pio2f+0xb4>
 800886c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8008870:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8008b14 <__kernel_rem_pio2f+0x30c>
 8008874:	4627      	mov	r7, r4
 8008876:	2600      	movs	r6, #0
 8008878:	e016      	b.n	80088a8 <__kernel_rem_pio2f+0xa0>
 800887a:	2000      	movs	r0, #0
 800887c:	e7dc      	b.n	8008838 <__kernel_rem_pio2f+0x30>
 800887e:	42e7      	cmn	r7, r4
 8008880:	bf5d      	ittte	pl
 8008882:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8008886:	ee07 3a90 	vmovpl	s15, r3
 800888a:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800888e:	eef0 7a47 	vmovmi.f32	s15, s14
 8008892:	ece6 7a01 	vstmia	r6!, {s15}
 8008896:	3401      	adds	r4, #1
 8008898:	e7dc      	b.n	8008854 <__kernel_rem_pio2f+0x4c>
 800889a:	ecf9 6a01 	vldmia	r9!, {s13}
 800889e:	ed97 7a00 	vldr	s14, [r7]
 80088a2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80088a6:	3601      	adds	r6, #1
 80088a8:	428e      	cmp	r6, r1
 80088aa:	f1a7 0704 	sub.w	r7, r7, #4
 80088ae:	ddf4      	ble.n	800889a <__kernel_rem_pio2f+0x92>
 80088b0:	eceb 7a01 	vstmia	fp!, {s15}
 80088b4:	f10c 0c01 	add.w	ip, ip, #1
 80088b8:	3404      	adds	r4, #4
 80088ba:	e7d5      	b.n	8008868 <__kernel_rem_pio2f+0x60>
 80088bc:	ab08      	add	r3, sp, #32
 80088be:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80088c2:	eddf 8a93 	vldr	s17, [pc, #588]	; 8008b10 <__kernel_rem_pio2f+0x308>
 80088c6:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8008b0c <__kernel_rem_pio2f+0x304>
 80088ca:	9304      	str	r3, [sp, #16]
 80088cc:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 80088d0:	4656      	mov	r6, sl
 80088d2:	00b3      	lsls	r3, r6, #2
 80088d4:	9305      	str	r3, [sp, #20]
 80088d6:	ab58      	add	r3, sp, #352	; 0x160
 80088d8:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80088dc:	ac08      	add	r4, sp, #32
 80088de:	ab44      	add	r3, sp, #272	; 0x110
 80088e0:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 80088e4:	46a4      	mov	ip, r4
 80088e6:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 80088ea:	4637      	mov	r7, r6
 80088ec:	2f00      	cmp	r7, #0
 80088ee:	f1a0 0004 	sub.w	r0, r0, #4
 80088f2:	dc4f      	bgt.n	8008994 <__kernel_rem_pio2f+0x18c>
 80088f4:	4628      	mov	r0, r5
 80088f6:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80088fa:	f000 fb61 	bl	8008fc0 <scalbnf>
 80088fe:	eeb0 8a40 	vmov.f32	s16, s0
 8008902:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8008906:	ee28 0a00 	vmul.f32	s0, s16, s0
 800890a:	f000 fb17 	bl	8008f3c <floorf>
 800890e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8008912:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008916:	2d00      	cmp	r5, #0
 8008918:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800891c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8008920:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8008924:	ee17 9a90 	vmov	r9, s15
 8008928:	ee38 8a40 	vsub.f32	s16, s16, s0
 800892c:	dd44      	ble.n	80089b8 <__kernel_rem_pio2f+0x1b0>
 800892e:	f106 3cff 	add.w	ip, r6, #4294967295
 8008932:	ab08      	add	r3, sp, #32
 8008934:	f1c5 0e08 	rsb	lr, r5, #8
 8008938:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800893c:	fa47 f00e 	asr.w	r0, r7, lr
 8008940:	4481      	add	r9, r0
 8008942:	fa00 f00e 	lsl.w	r0, r0, lr
 8008946:	1a3f      	subs	r7, r7, r0
 8008948:	f1c5 0007 	rsb	r0, r5, #7
 800894c:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8008950:	4107      	asrs	r7, r0
 8008952:	2f00      	cmp	r7, #0
 8008954:	dd3f      	ble.n	80089d6 <__kernel_rem_pio2f+0x1ce>
 8008956:	f04f 0e00 	mov.w	lr, #0
 800895a:	f109 0901 	add.w	r9, r9, #1
 800895e:	4673      	mov	r3, lr
 8008960:	4576      	cmp	r6, lr
 8008962:	dc6b      	bgt.n	8008a3c <__kernel_rem_pio2f+0x234>
 8008964:	2d00      	cmp	r5, #0
 8008966:	dd04      	ble.n	8008972 <__kernel_rem_pio2f+0x16a>
 8008968:	2d01      	cmp	r5, #1
 800896a:	d078      	beq.n	8008a5e <__kernel_rem_pio2f+0x256>
 800896c:	2d02      	cmp	r5, #2
 800896e:	f000 8081 	beq.w	8008a74 <__kernel_rem_pio2f+0x26c>
 8008972:	2f02      	cmp	r7, #2
 8008974:	d12f      	bne.n	80089d6 <__kernel_rem_pio2f+0x1ce>
 8008976:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800897a:	ee30 8a48 	vsub.f32	s16, s0, s16
 800897e:	b353      	cbz	r3, 80089d6 <__kernel_rem_pio2f+0x1ce>
 8008980:	4628      	mov	r0, r5
 8008982:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8008986:	f000 fb1b 	bl	8008fc0 <scalbnf>
 800898a:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800898e:	ee38 8a40 	vsub.f32	s16, s16, s0
 8008992:	e020      	b.n	80089d6 <__kernel_rem_pio2f+0x1ce>
 8008994:	ee60 7a28 	vmul.f32	s15, s0, s17
 8008998:	3f01      	subs	r7, #1
 800899a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800899e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80089a2:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80089a6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80089aa:	ecac 0a01 	vstmia	ip!, {s0}
 80089ae:	ed90 0a00 	vldr	s0, [r0]
 80089b2:	ee37 0a80 	vadd.f32	s0, s15, s0
 80089b6:	e799      	b.n	80088ec <__kernel_rem_pio2f+0xe4>
 80089b8:	d105      	bne.n	80089c6 <__kernel_rem_pio2f+0x1be>
 80089ba:	1e70      	subs	r0, r6, #1
 80089bc:	ab08      	add	r3, sp, #32
 80089be:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 80089c2:	11ff      	asrs	r7, r7, #7
 80089c4:	e7c5      	b.n	8008952 <__kernel_rem_pio2f+0x14a>
 80089c6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80089ca:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80089ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089d2:	da31      	bge.n	8008a38 <__kernel_rem_pio2f+0x230>
 80089d4:	2700      	movs	r7, #0
 80089d6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80089da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089de:	f040 809b 	bne.w	8008b18 <__kernel_rem_pio2f+0x310>
 80089e2:	1e74      	subs	r4, r6, #1
 80089e4:	46a4      	mov	ip, r4
 80089e6:	2000      	movs	r0, #0
 80089e8:	45d4      	cmp	ip, sl
 80089ea:	da4a      	bge.n	8008a82 <__kernel_rem_pio2f+0x27a>
 80089ec:	2800      	cmp	r0, #0
 80089ee:	d07a      	beq.n	8008ae6 <__kernel_rem_pio2f+0x2de>
 80089f0:	ab08      	add	r3, sp, #32
 80089f2:	3d08      	subs	r5, #8
 80089f4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	f000 8081 	beq.w	8008b00 <__kernel_rem_pio2f+0x2f8>
 80089fe:	4628      	mov	r0, r5
 8008a00:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008a04:	00a5      	lsls	r5, r4, #2
 8008a06:	f000 fadb 	bl	8008fc0 <scalbnf>
 8008a0a:	aa44      	add	r2, sp, #272	; 0x110
 8008a0c:	1d2b      	adds	r3, r5, #4
 8008a0e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8008b10 <__kernel_rem_pio2f+0x308>
 8008a12:	18d1      	adds	r1, r2, r3
 8008a14:	4622      	mov	r2, r4
 8008a16:	2a00      	cmp	r2, #0
 8008a18:	f280 80ae 	bge.w	8008b78 <__kernel_rem_pio2f+0x370>
 8008a1c:	4622      	mov	r2, r4
 8008a1e:	2a00      	cmp	r2, #0
 8008a20:	f2c0 80cc 	blt.w	8008bbc <__kernel_rem_pio2f+0x3b4>
 8008a24:	a944      	add	r1, sp, #272	; 0x110
 8008a26:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8008a2a:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8008b08 <__kernel_rem_pio2f+0x300>
 8008a2e:	eddf 7a39 	vldr	s15, [pc, #228]	; 8008b14 <__kernel_rem_pio2f+0x30c>
 8008a32:	2000      	movs	r0, #0
 8008a34:	1aa1      	subs	r1, r4, r2
 8008a36:	e0b6      	b.n	8008ba6 <__kernel_rem_pio2f+0x39e>
 8008a38:	2702      	movs	r7, #2
 8008a3a:	e78c      	b.n	8008956 <__kernel_rem_pio2f+0x14e>
 8008a3c:	6820      	ldr	r0, [r4, #0]
 8008a3e:	b94b      	cbnz	r3, 8008a54 <__kernel_rem_pio2f+0x24c>
 8008a40:	b118      	cbz	r0, 8008a4a <__kernel_rem_pio2f+0x242>
 8008a42:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8008a46:	6020      	str	r0, [r4, #0]
 8008a48:	2001      	movs	r0, #1
 8008a4a:	f10e 0e01 	add.w	lr, lr, #1
 8008a4e:	3404      	adds	r4, #4
 8008a50:	4603      	mov	r3, r0
 8008a52:	e785      	b.n	8008960 <__kernel_rem_pio2f+0x158>
 8008a54:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8008a58:	6020      	str	r0, [r4, #0]
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	e7f5      	b.n	8008a4a <__kernel_rem_pio2f+0x242>
 8008a5e:	1e74      	subs	r4, r6, #1
 8008a60:	a808      	add	r0, sp, #32
 8008a62:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8008a66:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8008a6a:	f10d 0c20 	add.w	ip, sp, #32
 8008a6e:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8008a72:	e77e      	b.n	8008972 <__kernel_rem_pio2f+0x16a>
 8008a74:	1e74      	subs	r4, r6, #1
 8008a76:	a808      	add	r0, sp, #32
 8008a78:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8008a7c:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8008a80:	e7f3      	b.n	8008a6a <__kernel_rem_pio2f+0x262>
 8008a82:	ab08      	add	r3, sp, #32
 8008a84:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8008a88:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008a8c:	4318      	orrs	r0, r3
 8008a8e:	e7ab      	b.n	80089e8 <__kernel_rem_pio2f+0x1e0>
 8008a90:	f10c 0c01 	add.w	ip, ip, #1
 8008a94:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8008a98:	2c00      	cmp	r4, #0
 8008a9a:	d0f9      	beq.n	8008a90 <__kernel_rem_pio2f+0x288>
 8008a9c:	9b05      	ldr	r3, [sp, #20]
 8008a9e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8008aa2:	eb0d 0003 	add.w	r0, sp, r3
 8008aa6:	9b01      	ldr	r3, [sp, #4]
 8008aa8:	18f4      	adds	r4, r6, r3
 8008aaa:	ab1c      	add	r3, sp, #112	; 0x70
 8008aac:	1c77      	adds	r7, r6, #1
 8008aae:	384c      	subs	r0, #76	; 0x4c
 8008ab0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008ab4:	4466      	add	r6, ip
 8008ab6:	42be      	cmp	r6, r7
 8008ab8:	f6ff af0b 	blt.w	80088d2 <__kernel_rem_pio2f+0xca>
 8008abc:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8008ac0:	f8dd e008 	ldr.w	lr, [sp, #8]
 8008ac4:	ee07 3a90 	vmov	s15, r3
 8008ac8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008acc:	f04f 0c00 	mov.w	ip, #0
 8008ad0:	ece4 7a01 	vstmia	r4!, {s15}
 8008ad4:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8008b14 <__kernel_rem_pio2f+0x30c>
 8008ad8:	46a1      	mov	r9, r4
 8008ada:	458c      	cmp	ip, r1
 8008adc:	dd07      	ble.n	8008aee <__kernel_rem_pio2f+0x2e6>
 8008ade:	ece0 7a01 	vstmia	r0!, {s15}
 8008ae2:	3701      	adds	r7, #1
 8008ae4:	e7e7      	b.n	8008ab6 <__kernel_rem_pio2f+0x2ae>
 8008ae6:	9804      	ldr	r0, [sp, #16]
 8008ae8:	f04f 0c01 	mov.w	ip, #1
 8008aec:	e7d2      	b.n	8008a94 <__kernel_rem_pio2f+0x28c>
 8008aee:	ecfe 6a01 	vldmia	lr!, {s13}
 8008af2:	ed39 7a01 	vldmdb	r9!, {s14}
 8008af6:	f10c 0c01 	add.w	ip, ip, #1
 8008afa:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008afe:	e7ec      	b.n	8008ada <__kernel_rem_pio2f+0x2d2>
 8008b00:	3c01      	subs	r4, #1
 8008b02:	e775      	b.n	80089f0 <__kernel_rem_pio2f+0x1e8>
 8008b04:	080094d8 	.word	0x080094d8
 8008b08:	080094ac 	.word	0x080094ac
 8008b0c:	43800000 	.word	0x43800000
 8008b10:	3b800000 	.word	0x3b800000
 8008b14:	00000000 	.word	0x00000000
 8008b18:	9b03      	ldr	r3, [sp, #12]
 8008b1a:	eeb0 0a48 	vmov.f32	s0, s16
 8008b1e:	1a98      	subs	r0, r3, r2
 8008b20:	f000 fa4e 	bl	8008fc0 <scalbnf>
 8008b24:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8008b0c <__kernel_rem_pio2f+0x304>
 8008b28:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008b2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b30:	db19      	blt.n	8008b66 <__kernel_rem_pio2f+0x35e>
 8008b32:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8008b10 <__kernel_rem_pio2f+0x308>
 8008b36:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008b3a:	aa08      	add	r2, sp, #32
 8008b3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008b40:	1c74      	adds	r4, r6, #1
 8008b42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008b46:	3508      	adds	r5, #8
 8008b48:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8008b4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008b50:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008b54:	ee10 3a10 	vmov	r3, s0
 8008b58:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8008b5c:	ee17 3a90 	vmov	r3, s15
 8008b60:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8008b64:	e74b      	b.n	80089fe <__kernel_rem_pio2f+0x1f6>
 8008b66:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008b6a:	aa08      	add	r2, sp, #32
 8008b6c:	ee10 3a10 	vmov	r3, s0
 8008b70:	4634      	mov	r4, r6
 8008b72:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8008b76:	e742      	b.n	80089fe <__kernel_rem_pio2f+0x1f6>
 8008b78:	a808      	add	r0, sp, #32
 8008b7a:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8008b7e:	9001      	str	r0, [sp, #4]
 8008b80:	ee07 0a90 	vmov	s15, r0
 8008b84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008b88:	3a01      	subs	r2, #1
 8008b8a:	ee67 7a80 	vmul.f32	s15, s15, s0
 8008b8e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008b92:	ed61 7a01 	vstmdb	r1!, {s15}
 8008b96:	e73e      	b.n	8008a16 <__kernel_rem_pio2f+0x20e>
 8008b98:	ecfc 6a01 	vldmia	ip!, {s13}
 8008b9c:	ecb6 7a01 	vldmia	r6!, {s14}
 8008ba0:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008ba4:	3001      	adds	r0, #1
 8008ba6:	4550      	cmp	r0, sl
 8008ba8:	dc01      	bgt.n	8008bae <__kernel_rem_pio2f+0x3a6>
 8008baa:	4288      	cmp	r0, r1
 8008bac:	ddf4      	ble.n	8008b98 <__kernel_rem_pio2f+0x390>
 8008bae:	a858      	add	r0, sp, #352	; 0x160
 8008bb0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008bb4:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8008bb8:	3a01      	subs	r2, #1
 8008bba:	e730      	b.n	8008a1e <__kernel_rem_pio2f+0x216>
 8008bbc:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8008bbe:	2a02      	cmp	r2, #2
 8008bc0:	dc09      	bgt.n	8008bd6 <__kernel_rem_pio2f+0x3ce>
 8008bc2:	2a00      	cmp	r2, #0
 8008bc4:	dc2a      	bgt.n	8008c1c <__kernel_rem_pio2f+0x414>
 8008bc6:	d043      	beq.n	8008c50 <__kernel_rem_pio2f+0x448>
 8008bc8:	f009 0007 	and.w	r0, r9, #7
 8008bcc:	b059      	add	sp, #356	; 0x164
 8008bce:	ecbd 8b04 	vpop	{d8-d9}
 8008bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bd6:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8008bd8:	2b03      	cmp	r3, #3
 8008bda:	d1f5      	bne.n	8008bc8 <__kernel_rem_pio2f+0x3c0>
 8008bdc:	ab30      	add	r3, sp, #192	; 0xc0
 8008bde:	442b      	add	r3, r5
 8008be0:	461a      	mov	r2, r3
 8008be2:	4619      	mov	r1, r3
 8008be4:	4620      	mov	r0, r4
 8008be6:	2800      	cmp	r0, #0
 8008be8:	f1a1 0104 	sub.w	r1, r1, #4
 8008bec:	dc51      	bgt.n	8008c92 <__kernel_rem_pio2f+0x48a>
 8008bee:	4621      	mov	r1, r4
 8008bf0:	2901      	cmp	r1, #1
 8008bf2:	f1a2 0204 	sub.w	r2, r2, #4
 8008bf6:	dc5c      	bgt.n	8008cb2 <__kernel_rem_pio2f+0x4aa>
 8008bf8:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8008b14 <__kernel_rem_pio2f+0x30c>
 8008bfc:	3304      	adds	r3, #4
 8008bfe:	2c01      	cmp	r4, #1
 8008c00:	dc67      	bgt.n	8008cd2 <__kernel_rem_pio2f+0x4ca>
 8008c02:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8008c06:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8008c0a:	2f00      	cmp	r7, #0
 8008c0c:	d167      	bne.n	8008cde <__kernel_rem_pio2f+0x4d6>
 8008c0e:	edc8 6a00 	vstr	s13, [r8]
 8008c12:	ed88 7a01 	vstr	s14, [r8, #4]
 8008c16:	edc8 7a02 	vstr	s15, [r8, #8]
 8008c1a:	e7d5      	b.n	8008bc8 <__kernel_rem_pio2f+0x3c0>
 8008c1c:	aa30      	add	r2, sp, #192	; 0xc0
 8008c1e:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8008b14 <__kernel_rem_pio2f+0x30c>
 8008c22:	4413      	add	r3, r2
 8008c24:	4622      	mov	r2, r4
 8008c26:	2a00      	cmp	r2, #0
 8008c28:	da24      	bge.n	8008c74 <__kernel_rem_pio2f+0x46c>
 8008c2a:	b34f      	cbz	r7, 8008c80 <__kernel_rem_pio2f+0x478>
 8008c2c:	eef1 7a47 	vneg.f32	s15, s14
 8008c30:	edc8 7a00 	vstr	s15, [r8]
 8008c34:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8008c38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c3c:	aa31      	add	r2, sp, #196	; 0xc4
 8008c3e:	2301      	movs	r3, #1
 8008c40:	429c      	cmp	r4, r3
 8008c42:	da20      	bge.n	8008c86 <__kernel_rem_pio2f+0x47e>
 8008c44:	b10f      	cbz	r7, 8008c4a <__kernel_rem_pio2f+0x442>
 8008c46:	eef1 7a67 	vneg.f32	s15, s15
 8008c4a:	edc8 7a01 	vstr	s15, [r8, #4]
 8008c4e:	e7bb      	b.n	8008bc8 <__kernel_rem_pio2f+0x3c0>
 8008c50:	aa30      	add	r2, sp, #192	; 0xc0
 8008c52:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8008b14 <__kernel_rem_pio2f+0x30c>
 8008c56:	4413      	add	r3, r2
 8008c58:	2c00      	cmp	r4, #0
 8008c5a:	da05      	bge.n	8008c68 <__kernel_rem_pio2f+0x460>
 8008c5c:	b10f      	cbz	r7, 8008c62 <__kernel_rem_pio2f+0x45a>
 8008c5e:	eef1 7a67 	vneg.f32	s15, s15
 8008c62:	edc8 7a00 	vstr	s15, [r8]
 8008c66:	e7af      	b.n	8008bc8 <__kernel_rem_pio2f+0x3c0>
 8008c68:	ed33 7a01 	vldmdb	r3!, {s14}
 8008c6c:	3c01      	subs	r4, #1
 8008c6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008c72:	e7f1      	b.n	8008c58 <__kernel_rem_pio2f+0x450>
 8008c74:	ed73 7a01 	vldmdb	r3!, {s15}
 8008c78:	3a01      	subs	r2, #1
 8008c7a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008c7e:	e7d2      	b.n	8008c26 <__kernel_rem_pio2f+0x41e>
 8008c80:	eef0 7a47 	vmov.f32	s15, s14
 8008c84:	e7d4      	b.n	8008c30 <__kernel_rem_pio2f+0x428>
 8008c86:	ecb2 7a01 	vldmia	r2!, {s14}
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008c90:	e7d6      	b.n	8008c40 <__kernel_rem_pio2f+0x438>
 8008c92:	edd1 7a00 	vldr	s15, [r1]
 8008c96:	edd1 6a01 	vldr	s13, [r1, #4]
 8008c9a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008c9e:	3801      	subs	r0, #1
 8008ca0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008ca4:	ed81 7a00 	vstr	s14, [r1]
 8008ca8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cac:	edc1 7a01 	vstr	s15, [r1, #4]
 8008cb0:	e799      	b.n	8008be6 <__kernel_rem_pio2f+0x3de>
 8008cb2:	edd2 7a00 	vldr	s15, [r2]
 8008cb6:	edd2 6a01 	vldr	s13, [r2, #4]
 8008cba:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008cbe:	3901      	subs	r1, #1
 8008cc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008cc4:	ed82 7a00 	vstr	s14, [r2]
 8008cc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ccc:	edc2 7a01 	vstr	s15, [r2, #4]
 8008cd0:	e78e      	b.n	8008bf0 <__kernel_rem_pio2f+0x3e8>
 8008cd2:	ed33 7a01 	vldmdb	r3!, {s14}
 8008cd6:	3c01      	subs	r4, #1
 8008cd8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008cdc:	e78f      	b.n	8008bfe <__kernel_rem_pio2f+0x3f6>
 8008cde:	eef1 6a66 	vneg.f32	s13, s13
 8008ce2:	eeb1 7a47 	vneg.f32	s14, s14
 8008ce6:	edc8 6a00 	vstr	s13, [r8]
 8008cea:	ed88 7a01 	vstr	s14, [r8, #4]
 8008cee:	eef1 7a67 	vneg.f32	s15, s15
 8008cf2:	e790      	b.n	8008c16 <__kernel_rem_pio2f+0x40e>

08008cf4 <__kernel_sinf>:
 8008cf4:	ee10 3a10 	vmov	r3, s0
 8008cf8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008cfc:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8008d00:	da04      	bge.n	8008d0c <__kernel_sinf+0x18>
 8008d02:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008d06:	ee17 3a90 	vmov	r3, s15
 8008d0a:	b35b      	cbz	r3, 8008d64 <__kernel_sinf+0x70>
 8008d0c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008d10:	eddf 7a15 	vldr	s15, [pc, #84]	; 8008d68 <__kernel_sinf+0x74>
 8008d14:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8008d6c <__kernel_sinf+0x78>
 8008d18:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008d1c:	eddf 7a14 	vldr	s15, [pc, #80]	; 8008d70 <__kernel_sinf+0x7c>
 8008d20:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008d24:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8008d74 <__kernel_sinf+0x80>
 8008d28:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008d2c:	eddf 7a12 	vldr	s15, [pc, #72]	; 8008d78 <__kernel_sinf+0x84>
 8008d30:	ee60 6a07 	vmul.f32	s13, s0, s14
 8008d34:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008d38:	b930      	cbnz	r0, 8008d48 <__kernel_sinf+0x54>
 8008d3a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8008d7c <__kernel_sinf+0x88>
 8008d3e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008d42:	eea6 0a26 	vfma.f32	s0, s12, s13
 8008d46:	4770      	bx	lr
 8008d48:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008d4c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8008d50:	eee0 7a86 	vfma.f32	s15, s1, s12
 8008d54:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8008d58:	eddf 7a09 	vldr	s15, [pc, #36]	; 8008d80 <__kernel_sinf+0x8c>
 8008d5c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8008d60:	ee30 0a60 	vsub.f32	s0, s0, s1
 8008d64:	4770      	bx	lr
 8008d66:	bf00      	nop
 8008d68:	2f2ec9d3 	.word	0x2f2ec9d3
 8008d6c:	b2d72f34 	.word	0xb2d72f34
 8008d70:	3638ef1b 	.word	0x3638ef1b
 8008d74:	b9500d01 	.word	0xb9500d01
 8008d78:	3c088889 	.word	0x3c088889
 8008d7c:	be2aaaab 	.word	0xbe2aaaab
 8008d80:	3e2aaaab 	.word	0x3e2aaaab

08008d84 <atanf>:
 8008d84:	b538      	push	{r3, r4, r5, lr}
 8008d86:	ee10 5a10 	vmov	r5, s0
 8008d8a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8008d8e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8008d92:	eef0 7a40 	vmov.f32	s15, s0
 8008d96:	db10      	blt.n	8008dba <atanf+0x36>
 8008d98:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8008d9c:	dd04      	ble.n	8008da8 <atanf+0x24>
 8008d9e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8008da2:	eeb0 0a67 	vmov.f32	s0, s15
 8008da6:	bd38      	pop	{r3, r4, r5, pc}
 8008da8:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8008ee0 <atanf+0x15c>
 8008dac:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8008ee4 <atanf+0x160>
 8008db0:	2d00      	cmp	r5, #0
 8008db2:	bfd8      	it	le
 8008db4:	eef0 7a40 	vmovle.f32	s15, s0
 8008db8:	e7f3      	b.n	8008da2 <atanf+0x1e>
 8008dba:	4b4b      	ldr	r3, [pc, #300]	; (8008ee8 <atanf+0x164>)
 8008dbc:	429c      	cmp	r4, r3
 8008dbe:	dc10      	bgt.n	8008de2 <atanf+0x5e>
 8008dc0:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8008dc4:	da0a      	bge.n	8008ddc <atanf+0x58>
 8008dc6:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8008eec <atanf+0x168>
 8008dca:	ee30 7a07 	vadd.f32	s14, s0, s14
 8008dce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008dd2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dda:	dce2      	bgt.n	8008da2 <atanf+0x1e>
 8008ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8008de0:	e013      	b.n	8008e0a <atanf+0x86>
 8008de2:	f000 f8a3 	bl	8008f2c <fabsf>
 8008de6:	4b42      	ldr	r3, [pc, #264]	; (8008ef0 <atanf+0x16c>)
 8008de8:	429c      	cmp	r4, r3
 8008dea:	dc4f      	bgt.n	8008e8c <atanf+0x108>
 8008dec:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8008df0:	429c      	cmp	r4, r3
 8008df2:	dc41      	bgt.n	8008e78 <atanf+0xf4>
 8008df4:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8008df8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008dfc:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008e00:	2300      	movs	r3, #0
 8008e02:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008e06:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008e0a:	1c5a      	adds	r2, r3, #1
 8008e0c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8008e10:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8008ef4 <atanf+0x170>
 8008e14:	eddf 5a38 	vldr	s11, [pc, #224]	; 8008ef8 <atanf+0x174>
 8008e18:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8008efc <atanf+0x178>
 8008e1c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8008e20:	eee6 5a87 	vfma.f32	s11, s13, s14
 8008e24:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8008f00 <atanf+0x17c>
 8008e28:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008e2c:	eddf 5a35 	vldr	s11, [pc, #212]	; 8008f04 <atanf+0x180>
 8008e30:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008e34:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8008f08 <atanf+0x184>
 8008e38:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008e3c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008f0c <atanf+0x188>
 8008e40:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008e44:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8008f10 <atanf+0x18c>
 8008e48:	eea6 5a87 	vfma.f32	s10, s13, s14
 8008e4c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8008f14 <atanf+0x190>
 8008e50:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008e54:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8008f18 <atanf+0x194>
 8008e58:	eea7 5a26 	vfma.f32	s10, s14, s13
 8008e5c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8008f1c <atanf+0x198>
 8008e60:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008e64:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008e68:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008e6c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008e70:	d121      	bne.n	8008eb6 <atanf+0x132>
 8008e72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008e76:	e794      	b.n	8008da2 <atanf+0x1e>
 8008e78:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008e7c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008e80:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008e84:	2301      	movs	r3, #1
 8008e86:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008e8a:	e7be      	b.n	8008e0a <atanf+0x86>
 8008e8c:	4b24      	ldr	r3, [pc, #144]	; (8008f20 <atanf+0x19c>)
 8008e8e:	429c      	cmp	r4, r3
 8008e90:	dc0b      	bgt.n	8008eaa <atanf+0x126>
 8008e92:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8008e96:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e9a:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008e9e:	2302      	movs	r3, #2
 8008ea0:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008ea4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ea8:	e7af      	b.n	8008e0a <atanf+0x86>
 8008eaa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008eae:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008eb2:	2303      	movs	r3, #3
 8008eb4:	e7a9      	b.n	8008e0a <atanf+0x86>
 8008eb6:	4a1b      	ldr	r2, [pc, #108]	; (8008f24 <atanf+0x1a0>)
 8008eb8:	491b      	ldr	r1, [pc, #108]	; (8008f28 <atanf+0x1a4>)
 8008eba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008ebe:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8008ec2:	ed93 0a00 	vldr	s0, [r3]
 8008ec6:	ee37 7a40 	vsub.f32	s14, s14, s0
 8008eca:	ed92 0a00 	vldr	s0, [r2]
 8008ece:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008ed2:	2d00      	cmp	r5, #0
 8008ed4:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008ed8:	bfb8      	it	lt
 8008eda:	eef1 7a67 	vneglt.f32	s15, s15
 8008ede:	e760      	b.n	8008da2 <atanf+0x1e>
 8008ee0:	3fc90fdb 	.word	0x3fc90fdb
 8008ee4:	bfc90fdb 	.word	0xbfc90fdb
 8008ee8:	3edfffff 	.word	0x3edfffff
 8008eec:	7149f2ca 	.word	0x7149f2ca
 8008ef0:	3f97ffff 	.word	0x3f97ffff
 8008ef4:	3c8569d7 	.word	0x3c8569d7
 8008ef8:	3d4bda59 	.word	0x3d4bda59
 8008efc:	bd6ef16b 	.word	0xbd6ef16b
 8008f00:	3d886b35 	.word	0x3d886b35
 8008f04:	3dba2e6e 	.word	0x3dba2e6e
 8008f08:	3e124925 	.word	0x3e124925
 8008f0c:	3eaaaaab 	.word	0x3eaaaaab
 8008f10:	bd15a221 	.word	0xbd15a221
 8008f14:	bd9d8795 	.word	0xbd9d8795
 8008f18:	bde38e38 	.word	0xbde38e38
 8008f1c:	be4ccccd 	.word	0xbe4ccccd
 8008f20:	401bffff 	.word	0x401bffff
 8008f24:	080094e4 	.word	0x080094e4
 8008f28:	080094f4 	.word	0x080094f4

08008f2c <fabsf>:
 8008f2c:	ee10 3a10 	vmov	r3, s0
 8008f30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008f34:	ee00 3a10 	vmov	s0, r3
 8008f38:	4770      	bx	lr
	...

08008f3c <floorf>:
 8008f3c:	ee10 3a10 	vmov	r3, s0
 8008f40:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008f44:	3a7f      	subs	r2, #127	; 0x7f
 8008f46:	2a16      	cmp	r2, #22
 8008f48:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008f4c:	dc2a      	bgt.n	8008fa4 <floorf+0x68>
 8008f4e:	2a00      	cmp	r2, #0
 8008f50:	da11      	bge.n	8008f76 <floorf+0x3a>
 8008f52:	eddf 7a18 	vldr	s15, [pc, #96]	; 8008fb4 <floorf+0x78>
 8008f56:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008f5a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f62:	dd05      	ble.n	8008f70 <floorf+0x34>
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	da23      	bge.n	8008fb0 <floorf+0x74>
 8008f68:	4a13      	ldr	r2, [pc, #76]	; (8008fb8 <floorf+0x7c>)
 8008f6a:	2900      	cmp	r1, #0
 8008f6c:	bf18      	it	ne
 8008f6e:	4613      	movne	r3, r2
 8008f70:	ee00 3a10 	vmov	s0, r3
 8008f74:	4770      	bx	lr
 8008f76:	4911      	ldr	r1, [pc, #68]	; (8008fbc <floorf+0x80>)
 8008f78:	4111      	asrs	r1, r2
 8008f7a:	420b      	tst	r3, r1
 8008f7c:	d0fa      	beq.n	8008f74 <floorf+0x38>
 8008f7e:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8008fb4 <floorf+0x78>
 8008f82:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008f86:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f8e:	ddef      	ble.n	8008f70 <floorf+0x34>
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	bfbe      	ittt	lt
 8008f94:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8008f98:	fa40 f202 	asrlt.w	r2, r0, r2
 8008f9c:	189b      	addlt	r3, r3, r2
 8008f9e:	ea23 0301 	bic.w	r3, r3, r1
 8008fa2:	e7e5      	b.n	8008f70 <floorf+0x34>
 8008fa4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008fa8:	d3e4      	bcc.n	8008f74 <floorf+0x38>
 8008faa:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008fae:	4770      	bx	lr
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	e7dd      	b.n	8008f70 <floorf+0x34>
 8008fb4:	7149f2ca 	.word	0x7149f2ca
 8008fb8:	bf800000 	.word	0xbf800000
 8008fbc:	007fffff 	.word	0x007fffff

08008fc0 <scalbnf>:
 8008fc0:	ee10 3a10 	vmov	r3, s0
 8008fc4:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8008fc8:	d025      	beq.n	8009016 <scalbnf+0x56>
 8008fca:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008fce:	d302      	bcc.n	8008fd6 <scalbnf+0x16>
 8008fd0:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008fd4:	4770      	bx	lr
 8008fd6:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8008fda:	d122      	bne.n	8009022 <scalbnf+0x62>
 8008fdc:	4b2a      	ldr	r3, [pc, #168]	; (8009088 <scalbnf+0xc8>)
 8008fde:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800908c <scalbnf+0xcc>
 8008fe2:	4298      	cmp	r0, r3
 8008fe4:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008fe8:	db16      	blt.n	8009018 <scalbnf+0x58>
 8008fea:	ee10 3a10 	vmov	r3, s0
 8008fee:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008ff2:	3a19      	subs	r2, #25
 8008ff4:	4402      	add	r2, r0
 8008ff6:	2afe      	cmp	r2, #254	; 0xfe
 8008ff8:	dd15      	ble.n	8009026 <scalbnf+0x66>
 8008ffa:	ee10 3a10 	vmov	r3, s0
 8008ffe:	eddf 7a24 	vldr	s15, [pc, #144]	; 8009090 <scalbnf+0xd0>
 8009002:	eddf 6a24 	vldr	s13, [pc, #144]	; 8009094 <scalbnf+0xd4>
 8009006:	2b00      	cmp	r3, #0
 8009008:	eeb0 7a67 	vmov.f32	s14, s15
 800900c:	bfb8      	it	lt
 800900e:	eef0 7a66 	vmovlt.f32	s15, s13
 8009012:	ee27 0a27 	vmul.f32	s0, s14, s15
 8009016:	4770      	bx	lr
 8009018:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8009098 <scalbnf+0xd8>
 800901c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009020:	4770      	bx	lr
 8009022:	0dd2      	lsrs	r2, r2, #23
 8009024:	e7e6      	b.n	8008ff4 <scalbnf+0x34>
 8009026:	2a00      	cmp	r2, #0
 8009028:	dd06      	ble.n	8009038 <scalbnf+0x78>
 800902a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800902e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009032:	ee00 3a10 	vmov	s0, r3
 8009036:	4770      	bx	lr
 8009038:	f112 0f16 	cmn.w	r2, #22
 800903c:	da1a      	bge.n	8009074 <scalbnf+0xb4>
 800903e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009042:	4298      	cmp	r0, r3
 8009044:	ee10 3a10 	vmov	r3, s0
 8009048:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800904c:	dd0a      	ble.n	8009064 <scalbnf+0xa4>
 800904e:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8009090 <scalbnf+0xd0>
 8009052:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8009094 <scalbnf+0xd4>
 8009056:	eef0 7a40 	vmov.f32	s15, s0
 800905a:	2b00      	cmp	r3, #0
 800905c:	bf18      	it	ne
 800905e:	eeb0 0a47 	vmovne.f32	s0, s14
 8009062:	e7db      	b.n	800901c <scalbnf+0x5c>
 8009064:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8009098 <scalbnf+0xd8>
 8009068:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800909c <scalbnf+0xdc>
 800906c:	eef0 7a40 	vmov.f32	s15, s0
 8009070:	2b00      	cmp	r3, #0
 8009072:	e7f3      	b.n	800905c <scalbnf+0x9c>
 8009074:	3219      	adds	r2, #25
 8009076:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800907a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800907e:	eddf 7a08 	vldr	s15, [pc, #32]	; 80090a0 <scalbnf+0xe0>
 8009082:	ee07 3a10 	vmov	s14, r3
 8009086:	e7c4      	b.n	8009012 <scalbnf+0x52>
 8009088:	ffff3cb0 	.word	0xffff3cb0
 800908c:	4c000000 	.word	0x4c000000
 8009090:	7149f2ca 	.word	0x7149f2ca
 8009094:	f149f2ca 	.word	0xf149f2ca
 8009098:	0da24260 	.word	0x0da24260
 800909c:	8da24260 	.word	0x8da24260
 80090a0:	33000000 	.word	0x33000000

080090a4 <_init>:
 80090a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090a6:	bf00      	nop
 80090a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090aa:	bc08      	pop	{r3}
 80090ac:	469e      	mov	lr, r3
 80090ae:	4770      	bx	lr

080090b0 <_fini>:
 80090b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b2:	bf00      	nop
 80090b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090b6:	bc08      	pop	{r3}
 80090b8:	469e      	mov	lr, r3
 80090ba:	4770      	bx	lr
