#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb7ecd0a730 .scope module, "Register_File_Sim" "Register_File_Sim" 2 3;
 .timescale 0 0;
v0x7fb7ecd13b70_0 .net "ReadData1", 31 0, v0x7fb7ecd04cb0_0;  1 drivers
v0x7fb7ecd13c40_0 .net "ReadData2", 31 0, v0x7fb7ecd13020_0;  1 drivers
v0x7fb7ecd13cd0_0 .var "ReadReg1", 4 0;
v0x7fb7ecd13d80_0 .var "ReadReg2", 4 0;
v0x7fb7ecd13e30_0 .var "RegWrite", 0 0;
v0x7fb7ecd13f00_0 .var "WriteData", 31 0;
v0x7fb7ecd13fb0_0 .var "WriteReg", 4 0;
v0x7fb7ecd14060_0 .var "print", 0 0;
S_0x7fb7ecd04a90 .scope module, "rf" "Register_File" 2 10, 3 1 0, S_0x7fb7ecd0a730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite"
    .port_info 1 /INPUT 5 "ReadReg1"
    .port_info 2 /INPUT 5 "ReadReg2"
    .port_info 3 /INPUT 5 "WriteReg"
    .port_info 4 /INPUT 32 "WriteData"
    .port_info 5 /OUTPUT 32 "ReadData1"
    .port_info 6 /OUTPUT 32 "ReadData2"
    .port_info 7 /INPUT 1 "print"
v0x7fb7ecd04cb0_0 .var "ReadData1", 31 0;
v0x7fb7ecd13020_0 .var "ReadData2", 31 0;
v0x7fb7ecd130d0_0 .net "ReadReg1", 4 0, v0x7fb7ecd13cd0_0;  1 drivers
v0x7fb7ecd13190_0 .net "ReadReg2", 4 0, v0x7fb7ecd13d80_0;  1 drivers
v0x7fb7ecd13240_0 .net "RegWrite", 0 0, v0x7fb7ecd13e30_0;  1 drivers
v0x7fb7ecd13320_0 .net "WriteData", 31 0, v0x7fb7ecd13f00_0;  1 drivers
v0x7fb7ecd133d0_0 .net "WriteReg", 4 0, v0x7fb7ecd13fb0_0;  1 drivers
v0x7fb7ecd13480_0 .net *"_s11", 31 0, L_0x7fb7ecd14370;  1 drivers
v0x7fb7ecd13530_0 .net *"_s13", 6 0, L_0x7fb7ecd14430;  1 drivers
L_0x7fb7ece63050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7ecd13640_0 .net *"_s16", 1 0, L_0x7fb7ece63050;  1 drivers
v0x7fb7ecd136f0_0 .net *"_s2", 31 0, L_0x7fb7ecd14110;  1 drivers
v0x7fb7ecd137a0_0 .net *"_s4", 6 0, L_0x7fb7ecd141f0;  1 drivers
L_0x7fb7ece63008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb7ecd13850_0 .net *"_s7", 1 0, L_0x7fb7ece63008;  1 drivers
v0x7fb7ecd13900_0 .var/i "i", 31 0;
v0x7fb7ecd139b0_0 .net "print", 0 0, v0x7fb7ecd14060_0;  1 drivers
v0x7fb7ecd13a50 .array "registerMem", 0 31, 31 0;
E_0x7fb7ecd0abe0 .event edge, v0x7fb7ecd139b0_0;
E_0x7fb7ecd0ace0 .event edge, v0x7fb7ecd13320_0, v0x7fb7ecd133d0_0, v0x7fb7ecd13240_0;
E_0x7fb7ecd0b070 .event edge, L_0x7fb7ecd14370, v0x7fb7ecd13190_0;
E_0x7fb7ecd0aef0 .event edge, L_0x7fb7ecd14110, v0x7fb7ecd130d0_0;
L_0x7fb7ecd14110 .array/port v0x7fb7ecd13a50, L_0x7fb7ecd141f0;
L_0x7fb7ecd141f0 .concat [ 5 2 0 0], v0x7fb7ecd13cd0_0, L_0x7fb7ece63008;
L_0x7fb7ecd14370 .array/port v0x7fb7ecd13a50, L_0x7fb7ecd14430;
L_0x7fb7ecd14430 .concat [ 5 2 0 0], v0x7fb7ecd13d80_0, L_0x7fb7ece63050;
    .scope S_0x7fb7ecd04a90;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb7ecd13900_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fb7ecd13900_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb7ecd13900_0;
    %store/vec4a v0x7fb7ecd13a50, 4, 0;
    %load/vec4 v0x7fb7ecd13900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb7ecd13900_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x7fb7ecd04a90;
T_1 ;
    %wait E_0x7fb7ecd0aef0;
    %load/vec4 v0x7fb7ecd130d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb7ecd13a50, 4;
    %store/vec4 v0x7fb7ecd04cb0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb7ecd04a90;
T_2 ;
    %wait E_0x7fb7ecd0b070;
    %load/vec4 v0x7fb7ecd13190_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb7ecd13a50, 4;
    %store/vec4 v0x7fb7ecd13020_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb7ecd04a90;
T_3 ;
    %wait E_0x7fb7ecd0ace0;
    %load/vec4 v0x7fb7ecd13240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fb7ecd13320_0;
    %load/vec4 v0x7fb7ecd133d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fb7ecd13a50, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb7ecd04a90;
T_4 ;
    %wait E_0x7fb7ecd0abe0;
    %vpi_call 3 47 "$display", "===============================================" {0 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x7fb7ecd13900_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fb7ecd13900_0;
    %cmpi/s 23, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x7fb7ecd13900_0;
    %subi 16, 0, 32;
    %vpi_call 3 50 "$write", "[$s%1d] = %h  ", S<0,vec4,s32>, &A<v0x7fb7ecd13a50, v0x7fb7ecd13900_0 > {1 0 0};
    %load/vec4 v0x7fb7ecd13900_0;
    %cmpi/e 18, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb7ecd13900_0;
    %cmpi/e 21, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %vpi_call 3 52 "$display", "\000" {0 0 0};
T_4.2 ;
    %load/vec4 v0x7fb7ecd13900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb7ecd13900_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7fb7ecd13900_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x7fb7ecd13900_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0x7fb7ecd13900_0;
    %subi 8, 0, 32;
    %vpi_call 3 56 "$write", "[$t%1d] = %h  ", S<0,vec4,s32>, &A<v0x7fb7ecd13a50, v0x7fb7ecd13900_0 > {1 0 0};
    %load/vec4 v0x7fb7ecd13900_0;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb7ecd13900_0;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb7ecd13900_0;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.6, 4;
    %vpi_call 3 58 "$display", "\000" {0 0 0};
T_4.6 ;
    %load/vec4 v0x7fb7ecd13900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb7ecd13900_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %vpi_call 3 60 "$write", "[$t8] = %h  ", &A<v0x7fb7ecd13a50, 24> {0 0 0};
    %vpi_call 3 61 "$write", "[$t9] = %h  ", &A<v0x7fb7ecd13a50, 25> {0 0 0};
    %vpi_call 3 62 "$display", "\000" {0 0 0};
    %vpi_call 3 63 "$display", "\000" {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb7ecd0a730;
T_5 ;
    %delay 0, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fb7ecd13fb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb7ecd13cd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb7ecd13d80_0, 0, 5;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7fb7ecd13f00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7ecd14060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7ecd13e30_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 16 "$display", "[%d] = %h, [%d] = %h", v0x7fb7ecd13cd0_0, v0x7fb7ecd13b70_0, v0x7fb7ecd13d80_0, v0x7fb7ecd13c40_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb7ecd13fb0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb7ecd13cd0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb7ecd13d80_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb7ecd13f00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7ecd14060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7ecd13e30_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 18 "$display", "[%d] = %h, [%d] = %h", v0x7fb7ecd13cd0_0, v0x7fb7ecd13b70_0, v0x7fb7ecd13d80_0, v0x7fb7ecd13c40_0 {0 0 0};
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x7fb7ecd13fb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb7ecd13cd0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb7ecd13d80_0, 0, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x7fb7ecd13f00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb7ecd14060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb7ecd13e30_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 20 "$display", "[%d] = %h, [%d] = %h", v0x7fb7ecd13cd0_0, v0x7fb7ecd13b70_0, v0x7fb7ecd13d80_0, v0x7fb7ecd13c40_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fb7ecd0a730;
T_6 ;
    %delay 200, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_File_Sim.v";
    "./Register_File.v";
