Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 04:17:59 2024
| Host         : kharp running 64-bit major release  (build 9200)
| Command      : report_methodology -file msys_wrapper_methodology_drc_routed.rpt -pb msys_wrapper_methodology_drc_routed.pb -rpx msys_wrapper_methodology_drc_routed.rpx
| Design       : msys_wrapper
| Device       : xc7a100tcsg324-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 147
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 2          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 2          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                        | 34         |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 3          |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 96         |
| TIMING-20 | Warning          | Non-clocked latch                                  | 4          |
| LATCH-1   | Advisory         | Existing latches in the design                     | 1          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock msys_i/clk_wiz_0_clk_out2 is created on an inappropriate pin msys_i/clk_wiz_0/inst/clkout2_buf/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#2 Critical Warning
Invalid primary clock source pin  
A primary clock msys_i/microblaze_0_Clk is created on an inappropriate pin msys_i/clk_wiz_0/inst/clkout1_buf/O. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock msys_i/clk_wiz_0_clk_out2 is defined downstream of clock clk_out2_msys_clk_wiz_0_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock msys_i/microblaze_0_Clk is defined downstream of clock clk_out1_msys_clk_wiz_0_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks msys_i/clk_wiz_0_clk_out2 and msys_i/microblaze_0_Clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks msys_i/clk_wiz_0_clk_out2] -to [get_clocks msys_i/microblaze_0_Clk]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks msys_i/microblaze_0_Clk and msys_i/clk_wiz_0_clk_out2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks msys_i/microblaze_0_Clk] -to [get_clocks msys_i/clk_wiz_0_clk_out2]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks msys_i/clk_wiz_0_clk_out2 and msys_i/microblaze_0_Clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks msys_i/clk_wiz_0_clk_out2] -to [get_clocks msys_i/microblaze_0_Clk]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks msys_i/microblaze_0_Clk and msys_i/clk_wiz_0_clk_out2 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks msys_i/microblaze_0_Clk] -to [get_clocks msys_i/clk_wiz_0_clk_out2]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on esp32_mosi relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on esp32_sck relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on esp32_ss relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ext_rst_esp relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i2s_scl relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i2s_sda relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i2s_ws relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on iic_main_scl_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on iic_main_sda_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sdoa relative to the rising and/or falling clock edge(s) of msys_i/clk_wiz_0_clk_out2.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sdob relative to the rising and/or falling clock edge(s) of msys_i/clk_wiz_0_clk_out2.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on spi_flash_io0_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on spi_flash_io1_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on spi_flash_io2_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on spi_flash_io3_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on uart_rxd relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on cs relative to the rising and/or falling clock edge(s) of msys_i/clk_wiz_0_clk_out2.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on esp32_miso relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on heartbeat_led relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on iic_main_scl_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on iic_main_sda_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on pwm_buff_en relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on pwm_fan relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on pwm_out[10] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on pwm_out[11] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on pwm_out[12] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on pwm_out[13] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on pwm_out[14] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on pwm_out[15] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on pwm_out[16] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on pwm_out[17] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on pwm_out[18] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on pwm_out[19] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on pwm_out[1] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on pwm_out[20] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on pwm_out[21] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on pwm_out[22] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on pwm_out[23] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on pwm_out[24] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on pwm_out[25] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on pwm_out[26] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on pwm_out[27] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on pwm_out[28] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on pwm_out[29] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on pwm_out[2] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on pwm_out[30] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on pwm_out[31] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on pwm_out[32] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on pwm_out[33] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on pwm_out[34] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on pwm_out[35] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on pwm_out[36] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on pwm_out[37] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on pwm_out[38] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on pwm_out[39] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on pwm_out[3] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on pwm_out[40] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on pwm_out[41] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on pwm_out[42] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on pwm_out[43] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on pwm_out[44] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on pwm_out[45] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on pwm_out[46] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on pwm_out[47] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on pwm_out[48] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on pwm_out[49] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on pwm_out[4] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on pwm_out[50] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on pwm_out[51] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on pwm_out[52] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on pwm_out[53] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on pwm_out[54] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on pwm_out[55] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on pwm_out[56] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on pwm_out[57] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on pwm_out[58] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on pwm_out[59] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on pwm_out[5] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on pwm_out[60] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on pwm_out[61] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on pwm_out[62] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on pwm_out[63] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on pwm_out[64] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on pwm_out[6] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on pwm_out[7] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on pwm_out[8] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on pwm_out[9] relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on sdi relative to the rising and/or falling clock edge(s) of msys_i/clk_wiz_0_clk_out2.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on spi_flash_io0_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on spi_flash_io1_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on spi_flash_io2_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on spi_flash_io3_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on spi_flash_ss_io relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on tx_active_led relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on uart_txd relative to the rising and/or falling clock edge(s) of msys_i/microblaze_0_Clk.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[0] cannot be properly analyzed as its control pin msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[1] cannot be properly analyzed as its control pin msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[2] cannot be properly analyzed as its control pin msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[3] cannot be properly analyzed as its control pin msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 4 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


