//
// Copyright (c) 2013 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARFLOW_CTLR_H_INC_
#define ___ARFLOW_CTLR_H_INC_

// Register FLOW_CTLR_HALT_CPU_EVENTS_0
#define FLOW_CTLR_HALT_CPU_EVENTS_0                     _MK_ADDR_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SECURE                      0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_WORD_COUNT                  0x1
#define FLOW_CTLR_HALT_CPU_EVENTS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_SHIFT                  _MK_SHIFT_CONST(29)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FIELD                  _MK_FIELD_CONST(0x7, FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_RANGE                  31:29
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_NONE                 _MK_ENUM_CONST(0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_RUN_AND_INT                  _MK_ENUM_CONST(1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_WAITEVENT                    _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_WAITEVENT_AND_INT                    _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ                       _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ_AND_INT                       _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_EVENT_AND_IRQ                     _MK_ENUM_CONST(6)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_STOP                 _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_STOP_AND_INT                 _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT                       _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT_AND_INT                       _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MODE_FLOW_MODE_STOP_OR_INT                  _MK_ENUM_CONST(6)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_JTAG_SHIFT                  _MK_SHIFT_CONST(28)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_JTAG_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_JTAG_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_JTAG_RANGE                  28:28
#define FLOW_CTLR_HALT_CPU_EVENTS_0_JTAG_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_JTAG_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_JTAG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_JTAG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_JTAG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_SCLK_SHIFT                  _MK_SHIFT_CONST(27)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SCLK_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_SCLK_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SCLK_RANGE                  27:27
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SCLK_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_X32K_SHIFT                  _MK_SHIFT_CONST(26)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X32K_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_X32K_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X32K_RANGE                  26:26
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X32K_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X32K_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X32K_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X32K_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X32K_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_uSEC_SHIFT                  _MK_SHIFT_CONST(25)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_uSEC_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_uSEC_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_uSEC_RANGE                  25:25
#define FLOW_CTLR_HALT_CPU_EVENTS_0_uSEC_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_uSEC_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_uSEC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_uSEC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_uSEC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_MSEC_SHIFT                  _MK_SHIFT_CONST(24)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MSEC_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_MSEC_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MSEC_RANGE                  24:24
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MSEC_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MSEC_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MSEC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MSEC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_MSEC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_SEC_SHIFT                   _MK_SHIFT_CONST(23)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SEC_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_SEC_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SEC_RANGE                   23:23
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SEC_WOFFSET                 0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SEC_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SEC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SEC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SEC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_X_RDY_SHIFT                 _MK_SHIFT_CONST(22)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X_RDY_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_X_RDY_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X_RDY_RANGE                 22:22
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X_RDY_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X_RDY_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X_RDY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X_RDY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_X_RDY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP31_SHIFT                 _MK_SHIFT_CONST(21)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP31_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_SMP31_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP31_RANGE                 21:21
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP31_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP31_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP31_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP31_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP31_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP30_SHIFT                 _MK_SHIFT_CONST(20)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP30_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_SMP30_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP30_RANGE                 20:20
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP30_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP30_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP30_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP30_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_SMP30_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_D_SHIFT                 _MK_SHIFT_CONST(19)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_D_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_D_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_D_RANGE                 19:19
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_D_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_D_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_D_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_D_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_D_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_C_SHIFT                 _MK_SHIFT_CONST(18)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_C_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_C_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_C_RANGE                 18:18
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_C_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_B_SHIFT                 _MK_SHIFT_CONST(17)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_B_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_B_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_B_RANGE                 17:17
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_B_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_B_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_A_SHIFT                 _MK_SHIFT_CONST(16)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_A_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_A_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_A_RANGE                 16:16
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_A_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_A_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_A_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_XRQ_A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBE_SHIFT                   _MK_SHIFT_CONST(15)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBE_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_OBE_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBE_RANGE                   15:15
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBE_WOFFSET                 0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBE_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBF_SHIFT                   _MK_SHIFT_CONST(14)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBF_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_OBF_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBF_RANGE                   14:14
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBF_WOFFSET                 0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBF_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_OBF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBE_SHIFT                   _MK_SHIFT_CONST(13)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBE_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_IBE_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBE_RANGE                   13:13
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBE_WOFFSET                 0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBE_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBF_SHIFT                   _MK_SHIFT_CONST(12)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBF_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_IBF_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBF_RANGE                   12:12
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBF_WOFFSET                 0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBF_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_IBF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_IRQ_SHIFT                       _MK_SHIFT_CONST(11)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_IRQ_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_IRQ_RANGE                       11:11
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_IRQ_WOFFSET                     0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_IRQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_IRQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_IRQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_IRQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_FIQ_SHIFT                       _MK_SHIFT_CONST(10)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_FIQ_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_FIQ_RANGE                       10:10
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_FIQ_WOFFSET                     0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_FIQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_FIQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_FIQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_LIC_FIQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_IRQ_SHIFT                       _MK_SHIFT_CONST(9)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_IRQ_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_IRQ_RANGE                       9:9
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_IRQ_WOFFSET                     0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_IRQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_IRQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_IRQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_IRQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_FIQ_SHIFT                       _MK_SHIFT_CONST(8)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_FIQ_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_FIQ_RANGE                       8:8
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_FIQ_WOFFSET                     0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_FIQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_FIQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_FIQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_GIC_FIQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU_EVENTS_0_ZERO_SHIFT                  _MK_SHIFT_CONST(0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_ZERO_FIELD                  _MK_FIELD_CONST(0xff, FLOW_CTLR_HALT_CPU_EVENTS_0_ZERO_SHIFT)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_ZERO_RANGE                  7:0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_ZERO_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU_EVENTS_0_ZERO_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_ZERO_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_ZERO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU_EVENTS_0_ZERO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_HALT_COP_EVENTS_0
#define FLOW_CTLR_HALT_COP_EVENTS_0                     _MK_ADDR_CONST(0x4)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SECURE                      0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_WORD_COUNT                  0x1
#define FLOW_CTLR_HALT_COP_EVENTS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_COP_EVENTS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_SHIFT                  _MK_SHIFT_CONST(29)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FIELD                  _MK_FIELD_CONST(0x7, FLOW_CTLR_HALT_COP_EVENTS_0_MODE_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_RANGE                  31:29
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_NONE                 _MK_ENUM_CONST(0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_RUN_AND_INT                  _MK_ENUM_CONST(1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_WAITEVENT                    _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_WAITEVENT_AND_INT                    _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ                       _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ_AND_INT                       _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_EVENT_AND_IRQ                     _MK_ENUM_CONST(6)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_STOP                 _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_STOP_AND_INT                 _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT                       _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT_AND_INT                       _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MODE_FLOW_MODE_STOP_OR_INT                  _MK_ENUM_CONST(6)

#define FLOW_CTLR_HALT_COP_EVENTS_0_JTAG_SHIFT                  _MK_SHIFT_CONST(28)
#define FLOW_CTLR_HALT_COP_EVENTS_0_JTAG_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_JTAG_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_JTAG_RANGE                  28:28
#define FLOW_CTLR_HALT_COP_EVENTS_0_JTAG_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_JTAG_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_JTAG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_JTAG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_JTAG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_SCLK_SHIFT                  _MK_SHIFT_CONST(27)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SCLK_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_SCLK_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SCLK_RANGE                  27:27
#define FLOW_CTLR_HALT_COP_EVENTS_0_SCLK_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_SCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_X32K_SHIFT                  _MK_SHIFT_CONST(26)
#define FLOW_CTLR_HALT_COP_EVENTS_0_X32K_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_X32K_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_X32K_RANGE                  26:26
#define FLOW_CTLR_HALT_COP_EVENTS_0_X32K_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_X32K_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_X32K_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_X32K_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_X32K_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_uSEC_SHIFT                  _MK_SHIFT_CONST(25)
#define FLOW_CTLR_HALT_COP_EVENTS_0_uSEC_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_uSEC_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_uSEC_RANGE                  25:25
#define FLOW_CTLR_HALT_COP_EVENTS_0_uSEC_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_uSEC_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_uSEC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_uSEC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_uSEC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_MSEC_SHIFT                  _MK_SHIFT_CONST(24)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MSEC_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_MSEC_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MSEC_RANGE                  24:24
#define FLOW_CTLR_HALT_COP_EVENTS_0_MSEC_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_MSEC_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MSEC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MSEC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_MSEC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_SEC_SHIFT                   _MK_SHIFT_CONST(23)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SEC_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_SEC_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SEC_RANGE                   23:23
#define FLOW_CTLR_HALT_COP_EVENTS_0_SEC_WOFFSET                 0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_SEC_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SEC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SEC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SEC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_X_RDY_SHIFT                 _MK_SHIFT_CONST(22)
#define FLOW_CTLR_HALT_COP_EVENTS_0_X_RDY_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_X_RDY_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_X_RDY_RANGE                 22:22
#define FLOW_CTLR_HALT_COP_EVENTS_0_X_RDY_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_X_RDY_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_X_RDY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_X_RDY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_X_RDY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP31_SHIFT                 _MK_SHIFT_CONST(21)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP31_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_SMP31_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP31_RANGE                 21:21
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP31_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP31_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP31_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP31_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP31_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP30_SHIFT                 _MK_SHIFT_CONST(20)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP30_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_SMP30_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP30_RANGE                 20:20
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP30_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP30_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP30_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP30_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_SMP30_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_D_SHIFT                 _MK_SHIFT_CONST(19)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_D_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_D_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_D_RANGE                 19:19
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_D_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_D_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_D_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_D_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_D_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_C_SHIFT                 _MK_SHIFT_CONST(18)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_C_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_C_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_C_RANGE                 18:18
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_C_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_C_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_B_SHIFT                 _MK_SHIFT_CONST(17)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_B_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_B_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_B_RANGE                 17:17
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_B_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_B_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_B_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_A_SHIFT                 _MK_SHIFT_CONST(16)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_A_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_A_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_A_RANGE                 16:16
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_A_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_A_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_A_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_XRQ_A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_OBE_SHIFT                   _MK_SHIFT_CONST(15)
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBE_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_OBE_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBE_RANGE                   15:15
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBE_WOFFSET                 0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBE_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_OBF_SHIFT                   _MK_SHIFT_CONST(14)
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBF_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_OBF_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBF_RANGE                   14:14
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBF_WOFFSET                 0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBF_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_OBF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_IBE_SHIFT                   _MK_SHIFT_CONST(13)
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBE_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_IBE_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBE_RANGE                   13:13
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBE_WOFFSET                 0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBE_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_IBF_SHIFT                   _MK_SHIFT_CONST(12)
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBF_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_IBF_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBF_RANGE                   12:12
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBF_WOFFSET                 0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBF_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_IBF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_IRQ_SHIFT                       _MK_SHIFT_CONST(11)
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_IRQ_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_LIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_IRQ_RANGE                       11:11
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_IRQ_WOFFSET                     0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_IRQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_IRQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_IRQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_IRQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_FIQ_SHIFT                       _MK_SHIFT_CONST(10)
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_FIQ_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_LIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_FIQ_RANGE                       10:10
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_FIQ_WOFFSET                     0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_FIQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_FIQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_FIQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_LIC_FIQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_IRQ_SHIFT                       _MK_SHIFT_CONST(9)
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_IRQ_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_GIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_IRQ_RANGE                       9:9
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_IRQ_WOFFSET                     0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_IRQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_IRQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_IRQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_IRQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_FIQ_SHIFT                       _MK_SHIFT_CONST(8)
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_FIQ_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP_EVENTS_0_GIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_FIQ_RANGE                       8:8
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_FIQ_WOFFSET                     0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_FIQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_FIQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_FIQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_GIC_FIQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP_EVENTS_0_ZERO_SHIFT                  _MK_SHIFT_CONST(0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_ZERO_FIELD                  _MK_FIELD_CONST(0xff, FLOW_CTLR_HALT_COP_EVENTS_0_ZERO_SHIFT)
#define FLOW_CTLR_HALT_COP_EVENTS_0_ZERO_RANGE                  7:0
#define FLOW_CTLR_HALT_COP_EVENTS_0_ZERO_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP_EVENTS_0_ZERO_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_ZERO_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define FLOW_CTLR_HALT_COP_EVENTS_0_ZERO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP_EVENTS_0_ZERO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_CPU_CSR_0
#define FLOW_CTLR_CPU_CSR_0                     _MK_ADDR_CONST(0x8)
#define FLOW_CTLR_CPU_CSR_0_SECURE                      0x0
#define FLOW_CTLR_CPU_CSR_0_WORD_COUNT                  0x1
#define FLOW_CTLR_CPU_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_RESET_MASK                  _MK_MASK_CONST(0xffbffff)
#define FLOW_CTLR_CPU_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_READ_MASK                   _MK_MASK_CONST(0xffbffff)
#define FLOW_CTLR_CPU_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define FLOW_CTLR_CPU_CSR_0_PWR_STATE_SHIFT                     _MK_SHIFT_CONST(24)
#define FLOW_CTLR_CPU_CSR_0_PWR_STATE_FIELD                     _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU_CSR_0_PWR_STATE_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_PWR_STATE_RANGE                     27:24
#define FLOW_CTLR_CPU_CSR_0_PWR_STATE_WOFFSET                   0x0
#define FLOW_CTLR_CPU_CSR_0_PWR_STATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_PWR_STATE_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU_CSR_0_PWR_STATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_PWR_STATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_WAIT_EVENT_SHIFT                    _MK_SHIFT_CONST(23)
#define FLOW_CTLR_CPU_CSR_0_WAIT_EVENT_FIELD                    _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_WAIT_EVENT_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_WAIT_EVENT_RANGE                    23:23
#define FLOW_CTLR_CPU_CSR_0_WAIT_EVENT_WOFFSET                  0x0
#define FLOW_CTLR_CPU_CSR_0_WAIT_EVENT_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_WAIT_EVENT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_WAIT_EVENT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_WAIT_EVENT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_HALT_SHIFT                  _MK_SHIFT_CONST(22)
#define FLOW_CTLR_CPU_CSR_0_HALT_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_HALT_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_HALT_RANGE                  22:22
#define FLOW_CTLR_CPU_CSR_0_HALT_WOFFSET                        0x0
#define FLOW_CTLR_CPU_CSR_0_HALT_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_HALT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_HALT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_HALT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_P2F_ACK_SHIFT                       _MK_SHIFT_CONST(21)
#define FLOW_CTLR_CPU_CSR_0_P2F_ACK_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_P2F_ACK_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_P2F_ACK_RANGE                       21:21
#define FLOW_CTLR_CPU_CSR_0_P2F_ACK_WOFFSET                     0x0
#define FLOW_CTLR_CPU_CSR_0_P2F_ACK_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_P2F_ACK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_P2F_ACK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_P2F_ACK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_F2P_PWRUP_SHIFT                     _MK_SHIFT_CONST(20)
#define FLOW_CTLR_CPU_CSR_0_F2P_PWRUP_FIELD                     _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_F2P_PWRUP_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_F2P_PWRUP_RANGE                     20:20
#define FLOW_CTLR_CPU_CSR_0_F2P_PWRUP_WOFFSET                   0x0
#define FLOW_CTLR_CPU_CSR_0_F2P_PWRUP_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_F2P_PWRUP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_F2P_PWRUP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_F2P_PWRUP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_F2P_REQ_SHIFT                       _MK_SHIFT_CONST(19)
#define FLOW_CTLR_CPU_CSR_0_F2P_REQ_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_F2P_REQ_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_F2P_REQ_RANGE                       19:19
#define FLOW_CTLR_CPU_CSR_0_F2P_REQ_WOFFSET                     0x0
#define FLOW_CTLR_CPU_CSR_0_F2P_REQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_F2P_REQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_F2P_REQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_F2P_REQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_F2C_MPCORE_RST_SHIFT                        _MK_SHIFT_CONST(17)
#define FLOW_CTLR_CPU_CSR_0_F2C_MPCORE_RST_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_F2C_MPCORE_RST_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_F2C_MPCORE_RST_RANGE                        17:17
#define FLOW_CTLR_CPU_CSR_0_F2C_MPCORE_RST_WOFFSET                      0x0
#define FLOW_CTLR_CPU_CSR_0_F2C_MPCORE_RST_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_F2C_MPCORE_RST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_F2C_MPCORE_RST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_F2C_MPCORE_RST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_PWR_OFF_STS_SHIFT                   _MK_SHIFT_CONST(16)
#define FLOW_CTLR_CPU_CSR_0_PWR_OFF_STS_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_PWR_OFF_STS_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_PWR_OFF_STS_RANGE                   16:16
#define FLOW_CTLR_CPU_CSR_0_PWR_OFF_STS_WOFFSET                 0x0
#define FLOW_CTLR_CPU_CSR_0_PWR_OFF_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_PWR_OFF_STS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_PWR_OFF_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_PWR_OFF_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_INTR_FLAG_SHIFT                     _MK_SHIFT_CONST(15)
#define FLOW_CTLR_CPU_CSR_0_INTR_FLAG_FIELD                     _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_INTR_FLAG_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_INTR_FLAG_RANGE                     15:15
#define FLOW_CTLR_CPU_CSR_0_INTR_FLAG_WOFFSET                   0x0
#define FLOW_CTLR_CPU_CSR_0_INTR_FLAG_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_INTR_FLAG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_INTR_FLAG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_INTR_FLAG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_EVENT_FLAG_SHIFT                    _MK_SHIFT_CONST(14)
#define FLOW_CTLR_CPU_CSR_0_EVENT_FLAG_FIELD                    _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_EVENT_FLAG_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_EVENT_FLAG_RANGE                    14:14
#define FLOW_CTLR_CPU_CSR_0_EVENT_FLAG_WOFFSET                  0x0
#define FLOW_CTLR_CPU_CSR_0_EVENT_FLAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_EVENT_FLAG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_EVENT_FLAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_EVENT_FLAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_SHIFT                    _MK_SHIFT_CONST(12)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_FIELD                    _MK_FIELD_CONST(0x3, FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_RANGE                    13:12
#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_WOFFSET                  0x0
#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_POWERGATE_CPU_ONLY                       _MK_ENUM_CONST(0)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_POWERGATE_BOTH_CPU_NONCPU                        _MK_ENUM_CONST(1)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_POWERGATE_CPU_TURNOFF_CPURAIL                    _MK_ENUM_CONST(2)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_EXT_PG_EMULATION                     _MK_ENUM_CONST(3)

#define FLOW_CTLR_CPU_CSR_0_WAIT_WFI_BITMAP_SHIFT                       _MK_SHIFT_CONST(8)
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFI_BITMAP_FIELD                       _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU_CSR_0_WAIT_WFI_BITMAP_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFI_BITMAP_RANGE                       11:8
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFI_BITMAP_WOFFSET                     0x0
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFI_BITMAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFI_BITMAP_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFI_BITMAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFI_BITMAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_WAIT_WFE_BITMAP_SHIFT                       _MK_SHIFT_CONST(4)
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFE_BITMAP_FIELD                       _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU_CSR_0_WAIT_WFE_BITMAP_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFE_BITMAP_RANGE                       7:4
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFE_BITMAP_WOFFSET                     0x0
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFE_BITMAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFE_BITMAP_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFE_BITMAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_WAIT_WFE_BITMAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_IMMEDIATE_WAKE_SHIFT                        _MK_SHIFT_CONST(3)
#define FLOW_CTLR_CPU_CSR_0_IMMEDIATE_WAKE_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_IMMEDIATE_WAKE_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_IMMEDIATE_WAKE_RANGE                        3:3
#define FLOW_CTLR_CPU_CSR_0_IMMEDIATE_WAKE_WOFFSET                      0x0
#define FLOW_CTLR_CPU_CSR_0_IMMEDIATE_WAKE_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_IMMEDIATE_WAKE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_IMMEDIATE_WAKE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_IMMEDIATE_WAKE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_SWITCH_CLUSTER_SHIFT                        _MK_SHIFT_CONST(2)
#define FLOW_CTLR_CPU_CSR_0_SWITCH_CLUSTER_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_SWITCH_CLUSTER_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_SWITCH_CLUSTER_RANGE                        2:2
#define FLOW_CTLR_CPU_CSR_0_SWITCH_CLUSTER_WOFFSET                      0x0
#define FLOW_CTLR_CPU_CSR_0_SWITCH_CLUSTER_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_SWITCH_CLUSTER_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_SWITCH_CLUSTER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_SWITCH_CLUSTER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_EVENT_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define FLOW_CTLR_CPU_CSR_0_EVENT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_EVENT_ENABLE_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_EVENT_ENABLE_RANGE                  1:1
#define FLOW_CTLR_CPU_CSR_0_EVENT_ENABLE_WOFFSET                        0x0
#define FLOW_CTLR_CPU_CSR_0_EVENT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_EVENT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_EVENT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_EVENT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_CSR_0_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_CSR_0_ENABLE_SHIFT)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_RANGE                        0:0
#define FLOW_CTLR_CPU_CSR_0_ENABLE_WOFFSET                      0x0
#define FLOW_CTLR_CPU_CSR_0_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_CSR_0_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_COP_CSR_0
#define FLOW_CTLR_COP_CSR_0                     _MK_ADDR_CONST(0xc)
#define FLOW_CTLR_COP_CSR_0_SECURE                      0x0
#define FLOW_CTLR_COP_CSR_0_WORD_COUNT                  0x1
#define FLOW_CTLR_COP_CSR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP_CSR_0_RESET_MASK                  _MK_MASK_CONST(0x8000)
#define FLOW_CTLR_COP_CSR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP_CSR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP_CSR_0_READ_MASK                   _MK_MASK_CONST(0x8000)
#define FLOW_CTLR_COP_CSR_0_WRITE_MASK                  _MK_MASK_CONST(0x8000)
#define FLOW_CTLR_COP_CSR_0_INTR_FLAG_SHIFT                     _MK_SHIFT_CONST(15)
#define FLOW_CTLR_COP_CSR_0_INTR_FLAG_FIELD                     _MK_FIELD_CONST(0x1, FLOW_CTLR_COP_CSR_0_INTR_FLAG_SHIFT)
#define FLOW_CTLR_COP_CSR_0_INTR_FLAG_RANGE                     15:15
#define FLOW_CTLR_COP_CSR_0_INTR_FLAG_WOFFSET                   0x0
#define FLOW_CTLR_COP_CSR_0_INTR_FLAG_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP_CSR_0_INTR_FLAG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP_CSR_0_INTR_FLAG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP_CSR_0_INTR_FLAG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_XRQ_EVENTS_0
#define FLOW_CTLR_XRQ_EVENTS_0                  _MK_ADDR_CONST(0x10)
#define FLOW_CTLR_XRQ_EVENTS_0_SECURE                   0x0
#define FLOW_CTLR_XRQ_EVENTS_0_WORD_COUNT                       0x1
#define FLOW_CTLR_XRQ_EVENTS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_XRQ_EVENTS_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_XRQ_EVENTS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_XRQ_EVENTS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_XRQ_EVENTS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_XRQ_EVENTS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_D7_XRQ_D0_SHIFT                      _MK_SHIFT_CONST(24)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_D7_XRQ_D0_FIELD                      _MK_FIELD_CONST(0xff, FLOW_CTLR_XRQ_EVENTS_0_XRQ_D7_XRQ_D0_SHIFT)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_D7_XRQ_D0_RANGE                      31:24
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_D7_XRQ_D0_WOFFSET                    0x0
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_D7_XRQ_D0_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_D7_XRQ_D0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_D7_XRQ_D0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_D7_XRQ_D0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_C7_XRQ_C0_SHIFT                      _MK_SHIFT_CONST(16)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_C7_XRQ_C0_FIELD                      _MK_FIELD_CONST(0xff, FLOW_CTLR_XRQ_EVENTS_0_XRQ_C7_XRQ_C0_SHIFT)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_C7_XRQ_C0_RANGE                      23:16
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_C7_XRQ_C0_WOFFSET                    0x0
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_C7_XRQ_C0_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_C7_XRQ_C0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_C7_XRQ_C0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_C7_XRQ_C0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_B7_XRQ_B0_SHIFT                      _MK_SHIFT_CONST(8)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_B7_XRQ_B0_FIELD                      _MK_FIELD_CONST(0xff, FLOW_CTLR_XRQ_EVENTS_0_XRQ_B7_XRQ_B0_SHIFT)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_B7_XRQ_B0_RANGE                      15:8
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_B7_XRQ_B0_WOFFSET                    0x0
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_B7_XRQ_B0_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_B7_XRQ_B0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_B7_XRQ_B0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_B7_XRQ_B0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_A7_XRQ_A0_SHIFT                      _MK_SHIFT_CONST(0)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_A7_XRQ_A0_FIELD                      _MK_FIELD_CONST(0xff, FLOW_CTLR_XRQ_EVENTS_0_XRQ_A7_XRQ_A0_SHIFT)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_A7_XRQ_A0_RANGE                      7:0
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_A7_XRQ_A0_WOFFSET                    0x0
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_A7_XRQ_A0_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_A7_XRQ_A0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_A7_XRQ_A0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_XRQ_EVENTS_0_XRQ_A7_XRQ_A0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_HALT_CPU1_EVENTS_0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0                    _MK_ADDR_CONST(0x14)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SECURE                     0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_WORD_COUNT                         0x1
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_RESET_VAL                  _MK_MASK_CONST(0x40000000)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_SHIFT                 _MK_SHIFT_CONST(29)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FIELD                 _MK_FIELD_CONST(0x7, FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_RANGE                 31:29
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_NONE                        _MK_ENUM_CONST(0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_RUN_AND_INT                 _MK_ENUM_CONST(1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_WAITEVENT                   _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_WAITEVENT_AND_INT                   _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ                      _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ_AND_INT                      _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_EVENT_AND_IRQ                    _MK_ENUM_CONST(6)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_STOP                        _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_STOP_AND_INT                        _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT                      _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT_AND_INT                      _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MODE_FLOW_MODE_STOP_OR_INT                 _MK_ENUM_CONST(6)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_JTAG_SHIFT                 _MK_SHIFT_CONST(28)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_JTAG_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_JTAG_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_JTAG_RANGE                 28:28
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_JTAG_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_JTAG_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_JTAG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_JTAG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_JTAG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SCLK_SHIFT                 _MK_SHIFT_CONST(27)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SCLK_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_SCLK_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SCLK_RANGE                 27:27
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SCLK_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SCLK_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SCLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SCLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SCLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X32K_SHIFT                 _MK_SHIFT_CONST(26)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X32K_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_X32K_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X32K_RANGE                 26:26
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X32K_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X32K_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X32K_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X32K_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X32K_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_uSEC_SHIFT                 _MK_SHIFT_CONST(25)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_uSEC_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_uSEC_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_uSEC_RANGE                 25:25
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_uSEC_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_uSEC_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_uSEC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_uSEC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_uSEC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MSEC_SHIFT                 _MK_SHIFT_CONST(24)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MSEC_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_MSEC_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MSEC_RANGE                 24:24
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MSEC_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MSEC_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MSEC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MSEC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_MSEC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SEC_SHIFT                  _MK_SHIFT_CONST(23)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SEC_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_SEC_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SEC_RANGE                  23:23
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SEC_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SEC_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SEC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SEC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SEC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X_RDY_SHIFT                        _MK_SHIFT_CONST(22)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X_RDY_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_X_RDY_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X_RDY_RANGE                        22:22
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X_RDY_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X_RDY_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X_RDY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X_RDY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_X_RDY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP31_SHIFT                        _MK_SHIFT_CONST(21)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP31_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP31_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP31_RANGE                        21:21
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP31_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP31_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP31_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP31_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP30_SHIFT                        _MK_SHIFT_CONST(20)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP30_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP30_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP30_RANGE                        20:20
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP30_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP30_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP30_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP30_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_SMP30_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_D_SHIFT                        _MK_SHIFT_CONST(19)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_D_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_D_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_D_RANGE                        19:19
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_D_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_D_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_D_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_C_SHIFT                        _MK_SHIFT_CONST(18)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_C_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_C_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_C_RANGE                        18:18
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_C_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_C_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_C_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_B_SHIFT                        _MK_SHIFT_CONST(17)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_B_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_B_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_B_RANGE                        17:17
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_B_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_B_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_B_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_B_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_B_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_A_SHIFT                        _MK_SHIFT_CONST(16)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_A_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_A_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_A_RANGE                        16:16
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_A_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_A_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_A_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_A_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_XRQ_A_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBE_SHIFT                  _MK_SHIFT_CONST(15)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBE_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_OBE_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBE_RANGE                  15:15
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBE_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBF_SHIFT                  _MK_SHIFT_CONST(14)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBF_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_OBF_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBF_RANGE                  14:14
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBF_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBF_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_OBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBE_SHIFT                  _MK_SHIFT_CONST(13)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBE_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_IBE_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBE_RANGE                  13:13
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBE_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBF_SHIFT                  _MK_SHIFT_CONST(12)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBF_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_IBF_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBF_RANGE                  12:12
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBF_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBF_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_IBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_IRQ_SHIFT                      _MK_SHIFT_CONST(11)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_IRQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_IRQ_RANGE                      11:11
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_IRQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_IRQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_IRQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_IRQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_IRQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_FIQ_SHIFT                      _MK_SHIFT_CONST(10)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_FIQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_FIQ_RANGE                      10:10
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_FIQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_FIQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_FIQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_FIQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_LIC_FIQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_IRQ_SHIFT                      _MK_SHIFT_CONST(9)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_IRQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_IRQ_RANGE                      9:9
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_IRQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_IRQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_IRQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_IRQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_IRQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_FIQ_SHIFT                      _MK_SHIFT_CONST(8)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_FIQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_FIQ_RANGE                      8:8
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_FIQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_FIQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_FIQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_FIQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_GIC_FIQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU1_EVENTS_0_ZERO_SHIFT                 _MK_SHIFT_CONST(0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_ZERO_FIELD                 _MK_FIELD_CONST(0xff, FLOW_CTLR_HALT_CPU1_EVENTS_0_ZERO_SHIFT)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_ZERO_RANGE                 7:0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_ZERO_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_ZERO_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_ZERO_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_ZERO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU1_EVENTS_0_ZERO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_CPU1_CSR_0
#define FLOW_CTLR_CPU1_CSR_0                    _MK_ADDR_CONST(0x18)
#define FLOW_CTLR_CPU1_CSR_0_SECURE                     0x0
#define FLOW_CTLR_CPU1_CSR_0_WORD_COUNT                         0x1
#define FLOW_CTLR_CPU1_CSR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_RESET_MASK                         _MK_MASK_CONST(0xffbffff)
#define FLOW_CTLR_CPU1_CSR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_READ_MASK                  _MK_MASK_CONST(0xffbffff)
#define FLOW_CTLR_CPU1_CSR_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define FLOW_CTLR_CPU1_CSR_0_PWR_STATE_SHIFT                    _MK_SHIFT_CONST(24)
#define FLOW_CTLR_CPU1_CSR_0_PWR_STATE_FIELD                    _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU1_CSR_0_PWR_STATE_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_PWR_STATE_RANGE                    27:24
#define FLOW_CTLR_CPU1_CSR_0_PWR_STATE_WOFFSET                  0x0
#define FLOW_CTLR_CPU1_CSR_0_PWR_STATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_PWR_STATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU1_CSR_0_PWR_STATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_PWR_STATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_WAIT_EVENT_SHIFT                   _MK_SHIFT_CONST(23)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_EVENT_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_WAIT_EVENT_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_EVENT_RANGE                   23:23
#define FLOW_CTLR_CPU1_CSR_0_WAIT_EVENT_WOFFSET                 0x0
#define FLOW_CTLR_CPU1_CSR_0_WAIT_EVENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_EVENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_EVENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_EVENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_HALT_SHIFT                 _MK_SHIFT_CONST(22)
#define FLOW_CTLR_CPU1_CSR_0_HALT_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_HALT_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_HALT_RANGE                 22:22
#define FLOW_CTLR_CPU1_CSR_0_HALT_WOFFSET                       0x0
#define FLOW_CTLR_CPU1_CSR_0_HALT_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_HALT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_HALT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_HALT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_P2F_ACK_SHIFT                      _MK_SHIFT_CONST(21)
#define FLOW_CTLR_CPU1_CSR_0_P2F_ACK_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_P2F_ACK_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_P2F_ACK_RANGE                      21:21
#define FLOW_CTLR_CPU1_CSR_0_P2F_ACK_WOFFSET                    0x0
#define FLOW_CTLR_CPU1_CSR_0_P2F_ACK_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_P2F_ACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_P2F_ACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_P2F_ACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_F2P_PWRUP_SHIFT                    _MK_SHIFT_CONST(20)
#define FLOW_CTLR_CPU1_CSR_0_F2P_PWRUP_FIELD                    _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_F2P_PWRUP_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_F2P_PWRUP_RANGE                    20:20
#define FLOW_CTLR_CPU1_CSR_0_F2P_PWRUP_WOFFSET                  0x0
#define FLOW_CTLR_CPU1_CSR_0_F2P_PWRUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_F2P_PWRUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_F2P_PWRUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_F2P_PWRUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_F2P_REQ_SHIFT                      _MK_SHIFT_CONST(19)
#define FLOW_CTLR_CPU1_CSR_0_F2P_REQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_F2P_REQ_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_F2P_REQ_RANGE                      19:19
#define FLOW_CTLR_CPU1_CSR_0_F2P_REQ_WOFFSET                    0x0
#define FLOW_CTLR_CPU1_CSR_0_F2P_REQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_F2P_REQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_F2P_REQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_F2P_REQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_F2C_MPCORE_RST_SHIFT                       _MK_SHIFT_CONST(17)
#define FLOW_CTLR_CPU1_CSR_0_F2C_MPCORE_RST_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_F2C_MPCORE_RST_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_F2C_MPCORE_RST_RANGE                       17:17
#define FLOW_CTLR_CPU1_CSR_0_F2C_MPCORE_RST_WOFFSET                     0x0
#define FLOW_CTLR_CPU1_CSR_0_F2C_MPCORE_RST_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_F2C_MPCORE_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_F2C_MPCORE_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_F2C_MPCORE_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_PWR_OFF_STS_SHIFT                  _MK_SHIFT_CONST(16)
#define FLOW_CTLR_CPU1_CSR_0_PWR_OFF_STS_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_PWR_OFF_STS_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_PWR_OFF_STS_RANGE                  16:16
#define FLOW_CTLR_CPU1_CSR_0_PWR_OFF_STS_WOFFSET                        0x0
#define FLOW_CTLR_CPU1_CSR_0_PWR_OFF_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_PWR_OFF_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_PWR_OFF_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_PWR_OFF_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_INTR_FLAG_SHIFT                    _MK_SHIFT_CONST(15)
#define FLOW_CTLR_CPU1_CSR_0_INTR_FLAG_FIELD                    _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_INTR_FLAG_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_INTR_FLAG_RANGE                    15:15
#define FLOW_CTLR_CPU1_CSR_0_INTR_FLAG_WOFFSET                  0x0
#define FLOW_CTLR_CPU1_CSR_0_INTR_FLAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_INTR_FLAG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_INTR_FLAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_INTR_FLAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_EVENT_FLAG_SHIFT                   _MK_SHIFT_CONST(14)
#define FLOW_CTLR_CPU1_CSR_0_EVENT_FLAG_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_EVENT_FLAG_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_EVENT_FLAG_RANGE                   14:14
#define FLOW_CTLR_CPU1_CSR_0_EVENT_FLAG_WOFFSET                 0x0
#define FLOW_CTLR_CPU1_CSR_0_EVENT_FLAG_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_EVENT_FLAG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_EVENT_FLAG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_EVENT_FLAG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_SHIFT                   _MK_SHIFT_CONST(12)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_FIELD                   _MK_FIELD_CONST(0x3, FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_RANGE                   13:12
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_WOFFSET                 0x0
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_POWERGATE_CPU_ONLY                      _MK_ENUM_CONST(0)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_POWERGATE_BOTH_CPU_NONCPU                       _MK_ENUM_CONST(1)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_POWERGATE_CPU_TURNOFF_CPURAIL                   _MK_ENUM_CONST(2)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_EXT_PG_EMULATION                    _MK_ENUM_CONST(3)

#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFI_BITMAP_SHIFT                      _MK_SHIFT_CONST(8)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFI_BITMAP_FIELD                      _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU1_CSR_0_WAIT_WFI_BITMAP_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFI_BITMAP_RANGE                      11:8
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFI_BITMAP_WOFFSET                    0x0
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFI_BITMAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFI_BITMAP_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFI_BITMAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFI_BITMAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFE_BITMAP_SHIFT                      _MK_SHIFT_CONST(4)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFE_BITMAP_FIELD                      _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU1_CSR_0_WAIT_WFE_BITMAP_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFE_BITMAP_RANGE                      7:4
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFE_BITMAP_WOFFSET                    0x0
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFE_BITMAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFE_BITMAP_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFE_BITMAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_WAIT_WFE_BITMAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_IMMEDIATE_WAKE_SHIFT                       _MK_SHIFT_CONST(3)
#define FLOW_CTLR_CPU1_CSR_0_IMMEDIATE_WAKE_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_IMMEDIATE_WAKE_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_IMMEDIATE_WAKE_RANGE                       3:3
#define FLOW_CTLR_CPU1_CSR_0_IMMEDIATE_WAKE_WOFFSET                     0x0
#define FLOW_CTLR_CPU1_CSR_0_IMMEDIATE_WAKE_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_IMMEDIATE_WAKE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_IMMEDIATE_WAKE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_IMMEDIATE_WAKE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_SWITCH_CLUSTER_SHIFT                       _MK_SHIFT_CONST(2)
#define FLOW_CTLR_CPU1_CSR_0_SWITCH_CLUSTER_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_SWITCH_CLUSTER_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_SWITCH_CLUSTER_RANGE                       2:2
#define FLOW_CTLR_CPU1_CSR_0_SWITCH_CLUSTER_WOFFSET                     0x0
#define FLOW_CTLR_CPU1_CSR_0_SWITCH_CLUSTER_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_SWITCH_CLUSTER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_SWITCH_CLUSTER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_SWITCH_CLUSTER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_EVENT_ENABLE_SHIFT                 _MK_SHIFT_CONST(1)
#define FLOW_CTLR_CPU1_CSR_0_EVENT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_EVENT_ENABLE_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_EVENT_ENABLE_RANGE                 1:1
#define FLOW_CTLR_CPU1_CSR_0_EVENT_ENABLE_WOFFSET                       0x0
#define FLOW_CTLR_CPU1_CSR_0_EVENT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_EVENT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_EVENT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_EVENT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU1_CSR_0_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU1_CSR_0_ENABLE_SHIFT)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_RANGE                       0:0
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_WOFFSET                     0x0
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU1_CSR_0_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_HALT_CPU2_EVENTS_0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0                    _MK_ADDR_CONST(0x1c)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SECURE                     0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_WORD_COUNT                         0x1
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_RESET_VAL                  _MK_MASK_CONST(0x40000000)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_SHIFT                 _MK_SHIFT_CONST(29)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FIELD                 _MK_FIELD_CONST(0x7, FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_RANGE                 31:29
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_NONE                        _MK_ENUM_CONST(0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_RUN_AND_INT                 _MK_ENUM_CONST(1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_WAITEVENT                   _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_WAITEVENT_AND_INT                   _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ                      _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ_AND_INT                      _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_EVENT_AND_IRQ                    _MK_ENUM_CONST(6)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_STOP                        _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_STOP_AND_INT                        _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT                      _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT_AND_INT                      _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MODE_FLOW_MODE_STOP_OR_INT                 _MK_ENUM_CONST(6)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_JTAG_SHIFT                 _MK_SHIFT_CONST(28)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_JTAG_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_JTAG_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_JTAG_RANGE                 28:28
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_JTAG_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_JTAG_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_JTAG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_JTAG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_JTAG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SCLK_SHIFT                 _MK_SHIFT_CONST(27)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SCLK_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_SCLK_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SCLK_RANGE                 27:27
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SCLK_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SCLK_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SCLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SCLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SCLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X32K_SHIFT                 _MK_SHIFT_CONST(26)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X32K_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_X32K_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X32K_RANGE                 26:26
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X32K_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X32K_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X32K_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X32K_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X32K_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_uSEC_SHIFT                 _MK_SHIFT_CONST(25)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_uSEC_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_uSEC_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_uSEC_RANGE                 25:25
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_uSEC_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_uSEC_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_uSEC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_uSEC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_uSEC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MSEC_SHIFT                 _MK_SHIFT_CONST(24)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MSEC_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_MSEC_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MSEC_RANGE                 24:24
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MSEC_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MSEC_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MSEC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MSEC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_MSEC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SEC_SHIFT                  _MK_SHIFT_CONST(23)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SEC_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_SEC_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SEC_RANGE                  23:23
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SEC_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SEC_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SEC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SEC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SEC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X_RDY_SHIFT                        _MK_SHIFT_CONST(22)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X_RDY_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_X_RDY_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X_RDY_RANGE                        22:22
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X_RDY_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X_RDY_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X_RDY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X_RDY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_X_RDY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP31_SHIFT                        _MK_SHIFT_CONST(21)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP31_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP31_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP31_RANGE                        21:21
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP31_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP31_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP31_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP31_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP30_SHIFT                        _MK_SHIFT_CONST(20)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP30_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP30_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP30_RANGE                        20:20
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP30_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP30_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP30_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP30_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_SMP30_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_D_SHIFT                        _MK_SHIFT_CONST(19)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_D_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_D_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_D_RANGE                        19:19
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_D_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_D_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_D_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_C_SHIFT                        _MK_SHIFT_CONST(18)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_C_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_C_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_C_RANGE                        18:18
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_C_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_C_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_C_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_B_SHIFT                        _MK_SHIFT_CONST(17)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_B_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_B_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_B_RANGE                        17:17
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_B_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_B_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_B_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_B_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_B_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_A_SHIFT                        _MK_SHIFT_CONST(16)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_A_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_A_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_A_RANGE                        16:16
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_A_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_A_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_A_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_A_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_XRQ_A_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBE_SHIFT                  _MK_SHIFT_CONST(15)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBE_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_OBE_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBE_RANGE                  15:15
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBE_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBF_SHIFT                  _MK_SHIFT_CONST(14)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBF_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_OBF_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBF_RANGE                  14:14
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBF_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBF_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_OBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBE_SHIFT                  _MK_SHIFT_CONST(13)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBE_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_IBE_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBE_RANGE                  13:13
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBE_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBF_SHIFT                  _MK_SHIFT_CONST(12)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBF_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_IBF_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBF_RANGE                  12:12
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBF_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBF_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_IBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_IRQ_SHIFT                      _MK_SHIFT_CONST(11)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_IRQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_IRQ_RANGE                      11:11
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_IRQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_IRQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_IRQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_IRQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_IRQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_FIQ_SHIFT                      _MK_SHIFT_CONST(10)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_FIQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_FIQ_RANGE                      10:10
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_FIQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_FIQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_FIQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_FIQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_LIC_FIQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_IRQ_SHIFT                      _MK_SHIFT_CONST(9)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_IRQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_IRQ_RANGE                      9:9
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_IRQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_IRQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_IRQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_IRQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_IRQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_FIQ_SHIFT                      _MK_SHIFT_CONST(8)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_FIQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_FIQ_RANGE                      8:8
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_FIQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_FIQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_FIQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_FIQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_GIC_FIQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU2_EVENTS_0_ZERO_SHIFT                 _MK_SHIFT_CONST(0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_ZERO_FIELD                 _MK_FIELD_CONST(0xff, FLOW_CTLR_HALT_CPU2_EVENTS_0_ZERO_SHIFT)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_ZERO_RANGE                 7:0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_ZERO_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_ZERO_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_ZERO_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_ZERO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU2_EVENTS_0_ZERO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_CPU2_CSR_0
#define FLOW_CTLR_CPU2_CSR_0                    _MK_ADDR_CONST(0x20)
#define FLOW_CTLR_CPU2_CSR_0_SECURE                     0x0
#define FLOW_CTLR_CPU2_CSR_0_WORD_COUNT                         0x1
#define FLOW_CTLR_CPU2_CSR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_RESET_MASK                         _MK_MASK_CONST(0xffbffff)
#define FLOW_CTLR_CPU2_CSR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_READ_MASK                  _MK_MASK_CONST(0xffbffff)
#define FLOW_CTLR_CPU2_CSR_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define FLOW_CTLR_CPU2_CSR_0_PWR_STATE_SHIFT                    _MK_SHIFT_CONST(24)
#define FLOW_CTLR_CPU2_CSR_0_PWR_STATE_FIELD                    _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU2_CSR_0_PWR_STATE_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_PWR_STATE_RANGE                    27:24
#define FLOW_CTLR_CPU2_CSR_0_PWR_STATE_WOFFSET                  0x0
#define FLOW_CTLR_CPU2_CSR_0_PWR_STATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_PWR_STATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU2_CSR_0_PWR_STATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_PWR_STATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_WAIT_EVENT_SHIFT                   _MK_SHIFT_CONST(23)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_EVENT_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_WAIT_EVENT_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_EVENT_RANGE                   23:23
#define FLOW_CTLR_CPU2_CSR_0_WAIT_EVENT_WOFFSET                 0x0
#define FLOW_CTLR_CPU2_CSR_0_WAIT_EVENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_EVENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_EVENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_EVENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_HALT_SHIFT                 _MK_SHIFT_CONST(22)
#define FLOW_CTLR_CPU2_CSR_0_HALT_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_HALT_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_HALT_RANGE                 22:22
#define FLOW_CTLR_CPU2_CSR_0_HALT_WOFFSET                       0x0
#define FLOW_CTLR_CPU2_CSR_0_HALT_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_HALT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_HALT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_HALT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_P2F_ACK_SHIFT                      _MK_SHIFT_CONST(21)
#define FLOW_CTLR_CPU2_CSR_0_P2F_ACK_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_P2F_ACK_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_P2F_ACK_RANGE                      21:21
#define FLOW_CTLR_CPU2_CSR_0_P2F_ACK_WOFFSET                    0x0
#define FLOW_CTLR_CPU2_CSR_0_P2F_ACK_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_P2F_ACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_P2F_ACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_P2F_ACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_F2P_PWRUP_SHIFT                    _MK_SHIFT_CONST(20)
#define FLOW_CTLR_CPU2_CSR_0_F2P_PWRUP_FIELD                    _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_F2P_PWRUP_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_F2P_PWRUP_RANGE                    20:20
#define FLOW_CTLR_CPU2_CSR_0_F2P_PWRUP_WOFFSET                  0x0
#define FLOW_CTLR_CPU2_CSR_0_F2P_PWRUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_F2P_PWRUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_F2P_PWRUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_F2P_PWRUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_F2P_REQ_SHIFT                      _MK_SHIFT_CONST(19)
#define FLOW_CTLR_CPU2_CSR_0_F2P_REQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_F2P_REQ_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_F2P_REQ_RANGE                      19:19
#define FLOW_CTLR_CPU2_CSR_0_F2P_REQ_WOFFSET                    0x0
#define FLOW_CTLR_CPU2_CSR_0_F2P_REQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_F2P_REQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_F2P_REQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_F2P_REQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_F2C_MPCORE_RST_SHIFT                       _MK_SHIFT_CONST(17)
#define FLOW_CTLR_CPU2_CSR_0_F2C_MPCORE_RST_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_F2C_MPCORE_RST_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_F2C_MPCORE_RST_RANGE                       17:17
#define FLOW_CTLR_CPU2_CSR_0_F2C_MPCORE_RST_WOFFSET                     0x0
#define FLOW_CTLR_CPU2_CSR_0_F2C_MPCORE_RST_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_F2C_MPCORE_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_F2C_MPCORE_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_F2C_MPCORE_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_PWR_OFF_STS_SHIFT                  _MK_SHIFT_CONST(16)
#define FLOW_CTLR_CPU2_CSR_0_PWR_OFF_STS_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_PWR_OFF_STS_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_PWR_OFF_STS_RANGE                  16:16
#define FLOW_CTLR_CPU2_CSR_0_PWR_OFF_STS_WOFFSET                        0x0
#define FLOW_CTLR_CPU2_CSR_0_PWR_OFF_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_PWR_OFF_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_PWR_OFF_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_PWR_OFF_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_INTR_FLAG_SHIFT                    _MK_SHIFT_CONST(15)
#define FLOW_CTLR_CPU2_CSR_0_INTR_FLAG_FIELD                    _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_INTR_FLAG_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_INTR_FLAG_RANGE                    15:15
#define FLOW_CTLR_CPU2_CSR_0_INTR_FLAG_WOFFSET                  0x0
#define FLOW_CTLR_CPU2_CSR_0_INTR_FLAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_INTR_FLAG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_INTR_FLAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_INTR_FLAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_EVENT_FLAG_SHIFT                   _MK_SHIFT_CONST(14)
#define FLOW_CTLR_CPU2_CSR_0_EVENT_FLAG_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_EVENT_FLAG_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_EVENT_FLAG_RANGE                   14:14
#define FLOW_CTLR_CPU2_CSR_0_EVENT_FLAG_WOFFSET                 0x0
#define FLOW_CTLR_CPU2_CSR_0_EVENT_FLAG_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_EVENT_FLAG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_EVENT_FLAG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_EVENT_FLAG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_SHIFT                   _MK_SHIFT_CONST(12)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_FIELD                   _MK_FIELD_CONST(0x3, FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_RANGE                   13:12
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_WOFFSET                 0x0
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_POWERGATE_CPU_ONLY                      _MK_ENUM_CONST(0)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_POWERGATE_BOTH_CPU_NONCPU                       _MK_ENUM_CONST(1)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_POWERGATE_CPU_TURNOFF_CPURAIL                   _MK_ENUM_CONST(2)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_EXT_PG_EMULATION                    _MK_ENUM_CONST(3)

#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFI_BITMAP_SHIFT                      _MK_SHIFT_CONST(8)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFI_BITMAP_FIELD                      _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU2_CSR_0_WAIT_WFI_BITMAP_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFI_BITMAP_RANGE                      11:8
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFI_BITMAP_WOFFSET                    0x0
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFI_BITMAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFI_BITMAP_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFI_BITMAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFI_BITMAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFE_BITMAP_SHIFT                      _MK_SHIFT_CONST(4)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFE_BITMAP_FIELD                      _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU2_CSR_0_WAIT_WFE_BITMAP_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFE_BITMAP_RANGE                      7:4
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFE_BITMAP_WOFFSET                    0x0
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFE_BITMAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFE_BITMAP_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFE_BITMAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_WAIT_WFE_BITMAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_IMMEDIATE_WAKE_SHIFT                       _MK_SHIFT_CONST(3)
#define FLOW_CTLR_CPU2_CSR_0_IMMEDIATE_WAKE_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_IMMEDIATE_WAKE_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_IMMEDIATE_WAKE_RANGE                       3:3
#define FLOW_CTLR_CPU2_CSR_0_IMMEDIATE_WAKE_WOFFSET                     0x0
#define FLOW_CTLR_CPU2_CSR_0_IMMEDIATE_WAKE_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_IMMEDIATE_WAKE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_IMMEDIATE_WAKE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_IMMEDIATE_WAKE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_SWITCH_CLUSTER_SHIFT                       _MK_SHIFT_CONST(2)
#define FLOW_CTLR_CPU2_CSR_0_SWITCH_CLUSTER_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_SWITCH_CLUSTER_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_SWITCH_CLUSTER_RANGE                       2:2
#define FLOW_CTLR_CPU2_CSR_0_SWITCH_CLUSTER_WOFFSET                     0x0
#define FLOW_CTLR_CPU2_CSR_0_SWITCH_CLUSTER_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_SWITCH_CLUSTER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_SWITCH_CLUSTER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_SWITCH_CLUSTER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_EVENT_ENABLE_SHIFT                 _MK_SHIFT_CONST(1)
#define FLOW_CTLR_CPU2_CSR_0_EVENT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_EVENT_ENABLE_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_EVENT_ENABLE_RANGE                 1:1
#define FLOW_CTLR_CPU2_CSR_0_EVENT_ENABLE_WOFFSET                       0x0
#define FLOW_CTLR_CPU2_CSR_0_EVENT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_EVENT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_EVENT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_EVENT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU2_CSR_0_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU2_CSR_0_ENABLE_SHIFT)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_RANGE                       0:0
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_WOFFSET                     0x0
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU2_CSR_0_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_HALT_CPU3_EVENTS_0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0                    _MK_ADDR_CONST(0x24)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SECURE                     0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_WORD_COUNT                         0x1
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_RESET_VAL                  _MK_MASK_CONST(0x40000000)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_SHIFT                 _MK_SHIFT_CONST(29)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FIELD                 _MK_FIELD_CONST(0x7, FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_RANGE                 31:29
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_NONE                        _MK_ENUM_CONST(0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_RUN_AND_INT                 _MK_ENUM_CONST(1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_WAITEVENT                   _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_WAITEVENT_AND_INT                   _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ                      _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ_AND_INT                      _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_EVENT_AND_IRQ                    _MK_ENUM_CONST(6)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_STOP                        _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_STOP_AND_INT                        _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT                      _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT_AND_INT                      _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MODE_FLOW_MODE_STOP_OR_INT                 _MK_ENUM_CONST(6)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_JTAG_SHIFT                 _MK_SHIFT_CONST(28)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_JTAG_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_JTAG_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_JTAG_RANGE                 28:28
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_JTAG_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_JTAG_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_JTAG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_JTAG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_JTAG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SCLK_SHIFT                 _MK_SHIFT_CONST(27)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SCLK_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_SCLK_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SCLK_RANGE                 27:27
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SCLK_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SCLK_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SCLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SCLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SCLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X32K_SHIFT                 _MK_SHIFT_CONST(26)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X32K_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_X32K_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X32K_RANGE                 26:26
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X32K_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X32K_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X32K_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X32K_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X32K_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_uSEC_SHIFT                 _MK_SHIFT_CONST(25)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_uSEC_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_uSEC_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_uSEC_RANGE                 25:25
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_uSEC_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_uSEC_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_uSEC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_uSEC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_uSEC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MSEC_SHIFT                 _MK_SHIFT_CONST(24)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MSEC_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_MSEC_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MSEC_RANGE                 24:24
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MSEC_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MSEC_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MSEC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MSEC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_MSEC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SEC_SHIFT                  _MK_SHIFT_CONST(23)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SEC_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_SEC_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SEC_RANGE                  23:23
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SEC_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SEC_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SEC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SEC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SEC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X_RDY_SHIFT                        _MK_SHIFT_CONST(22)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X_RDY_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_X_RDY_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X_RDY_RANGE                        22:22
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X_RDY_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X_RDY_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X_RDY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X_RDY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_X_RDY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP31_SHIFT                        _MK_SHIFT_CONST(21)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP31_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP31_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP31_RANGE                        21:21
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP31_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP31_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP31_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP31_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP30_SHIFT                        _MK_SHIFT_CONST(20)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP30_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP30_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP30_RANGE                        20:20
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP30_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP30_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP30_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP30_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_SMP30_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_D_SHIFT                        _MK_SHIFT_CONST(19)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_D_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_D_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_D_RANGE                        19:19
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_D_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_D_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_D_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_C_SHIFT                        _MK_SHIFT_CONST(18)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_C_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_C_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_C_RANGE                        18:18
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_C_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_C_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_C_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_B_SHIFT                        _MK_SHIFT_CONST(17)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_B_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_B_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_B_RANGE                        17:17
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_B_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_B_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_B_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_B_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_B_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_A_SHIFT                        _MK_SHIFT_CONST(16)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_A_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_A_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_A_RANGE                        16:16
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_A_WOFFSET                      0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_A_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_A_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_A_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_XRQ_A_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBE_SHIFT                  _MK_SHIFT_CONST(15)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBE_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_OBE_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBE_RANGE                  15:15
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBE_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBF_SHIFT                  _MK_SHIFT_CONST(14)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBF_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_OBF_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBF_RANGE                  14:14
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBF_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBF_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_OBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBE_SHIFT                  _MK_SHIFT_CONST(13)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBE_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_IBE_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBE_RANGE                  13:13
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBE_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBF_SHIFT                  _MK_SHIFT_CONST(12)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBF_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_IBF_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBF_RANGE                  12:12
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBF_WOFFSET                        0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBF_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_IBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_IRQ_SHIFT                      _MK_SHIFT_CONST(11)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_IRQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_IRQ_RANGE                      11:11
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_IRQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_IRQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_IRQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_IRQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_IRQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_FIQ_SHIFT                      _MK_SHIFT_CONST(10)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_FIQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_FIQ_RANGE                      10:10
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_FIQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_FIQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_FIQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_FIQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_LIC_FIQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_IRQ_SHIFT                      _MK_SHIFT_CONST(9)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_IRQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_IRQ_RANGE                      9:9
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_IRQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_IRQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_IRQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_IRQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_IRQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_FIQ_SHIFT                      _MK_SHIFT_CONST(8)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_FIQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_FIQ_RANGE                      8:8
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_FIQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_FIQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_FIQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_FIQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_GIC_FIQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_CPU3_EVENTS_0_ZERO_SHIFT                 _MK_SHIFT_CONST(0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_ZERO_FIELD                 _MK_FIELD_CONST(0xff, FLOW_CTLR_HALT_CPU3_EVENTS_0_ZERO_SHIFT)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_ZERO_RANGE                 7:0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_ZERO_WOFFSET                       0x0
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_ZERO_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_ZERO_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_ZERO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_CPU3_EVENTS_0_ZERO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_CPU3_CSR_0
#define FLOW_CTLR_CPU3_CSR_0                    _MK_ADDR_CONST(0x28)
#define FLOW_CTLR_CPU3_CSR_0_SECURE                     0x0
#define FLOW_CTLR_CPU3_CSR_0_WORD_COUNT                         0x1
#define FLOW_CTLR_CPU3_CSR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_RESET_MASK                         _MK_MASK_CONST(0xffbffff)
#define FLOW_CTLR_CPU3_CSR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_READ_MASK                  _MK_MASK_CONST(0xffbffff)
#define FLOW_CTLR_CPU3_CSR_0_WRITE_MASK                         _MK_MASK_CONST(0xffff)
#define FLOW_CTLR_CPU3_CSR_0_PWR_STATE_SHIFT                    _MK_SHIFT_CONST(24)
#define FLOW_CTLR_CPU3_CSR_0_PWR_STATE_FIELD                    _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU3_CSR_0_PWR_STATE_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_PWR_STATE_RANGE                    27:24
#define FLOW_CTLR_CPU3_CSR_0_PWR_STATE_WOFFSET                  0x0
#define FLOW_CTLR_CPU3_CSR_0_PWR_STATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_PWR_STATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU3_CSR_0_PWR_STATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_PWR_STATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_WAIT_EVENT_SHIFT                   _MK_SHIFT_CONST(23)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_EVENT_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_WAIT_EVENT_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_EVENT_RANGE                   23:23
#define FLOW_CTLR_CPU3_CSR_0_WAIT_EVENT_WOFFSET                 0x0
#define FLOW_CTLR_CPU3_CSR_0_WAIT_EVENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_EVENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_EVENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_EVENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_HALT_SHIFT                 _MK_SHIFT_CONST(22)
#define FLOW_CTLR_CPU3_CSR_0_HALT_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_HALT_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_HALT_RANGE                 22:22
#define FLOW_CTLR_CPU3_CSR_0_HALT_WOFFSET                       0x0
#define FLOW_CTLR_CPU3_CSR_0_HALT_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_HALT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_HALT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_HALT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_P2F_ACK_SHIFT                      _MK_SHIFT_CONST(21)
#define FLOW_CTLR_CPU3_CSR_0_P2F_ACK_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_P2F_ACK_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_P2F_ACK_RANGE                      21:21
#define FLOW_CTLR_CPU3_CSR_0_P2F_ACK_WOFFSET                    0x0
#define FLOW_CTLR_CPU3_CSR_0_P2F_ACK_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_P2F_ACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_P2F_ACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_P2F_ACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_F2P_PWRUP_SHIFT                    _MK_SHIFT_CONST(20)
#define FLOW_CTLR_CPU3_CSR_0_F2P_PWRUP_FIELD                    _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_F2P_PWRUP_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_F2P_PWRUP_RANGE                    20:20
#define FLOW_CTLR_CPU3_CSR_0_F2P_PWRUP_WOFFSET                  0x0
#define FLOW_CTLR_CPU3_CSR_0_F2P_PWRUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_F2P_PWRUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_F2P_PWRUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_F2P_PWRUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_F2P_REQ_SHIFT                      _MK_SHIFT_CONST(19)
#define FLOW_CTLR_CPU3_CSR_0_F2P_REQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_F2P_REQ_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_F2P_REQ_RANGE                      19:19
#define FLOW_CTLR_CPU3_CSR_0_F2P_REQ_WOFFSET                    0x0
#define FLOW_CTLR_CPU3_CSR_0_F2P_REQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_F2P_REQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_F2P_REQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_F2P_REQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_F2C_MPCORE_RST_SHIFT                       _MK_SHIFT_CONST(17)
#define FLOW_CTLR_CPU3_CSR_0_F2C_MPCORE_RST_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_F2C_MPCORE_RST_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_F2C_MPCORE_RST_RANGE                       17:17
#define FLOW_CTLR_CPU3_CSR_0_F2C_MPCORE_RST_WOFFSET                     0x0
#define FLOW_CTLR_CPU3_CSR_0_F2C_MPCORE_RST_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_F2C_MPCORE_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_F2C_MPCORE_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_F2C_MPCORE_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_PWR_OFF_STS_SHIFT                  _MK_SHIFT_CONST(16)
#define FLOW_CTLR_CPU3_CSR_0_PWR_OFF_STS_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_PWR_OFF_STS_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_PWR_OFF_STS_RANGE                  16:16
#define FLOW_CTLR_CPU3_CSR_0_PWR_OFF_STS_WOFFSET                        0x0
#define FLOW_CTLR_CPU3_CSR_0_PWR_OFF_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_PWR_OFF_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_PWR_OFF_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_PWR_OFF_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_INTR_FLAG_SHIFT                    _MK_SHIFT_CONST(15)
#define FLOW_CTLR_CPU3_CSR_0_INTR_FLAG_FIELD                    _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_INTR_FLAG_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_INTR_FLAG_RANGE                    15:15
#define FLOW_CTLR_CPU3_CSR_0_INTR_FLAG_WOFFSET                  0x0
#define FLOW_CTLR_CPU3_CSR_0_INTR_FLAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_INTR_FLAG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_INTR_FLAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_INTR_FLAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_EVENT_FLAG_SHIFT                   _MK_SHIFT_CONST(14)
#define FLOW_CTLR_CPU3_CSR_0_EVENT_FLAG_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_EVENT_FLAG_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_EVENT_FLAG_RANGE                   14:14
#define FLOW_CTLR_CPU3_CSR_0_EVENT_FLAG_WOFFSET                 0x0
#define FLOW_CTLR_CPU3_CSR_0_EVENT_FLAG_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_EVENT_FLAG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_EVENT_FLAG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_EVENT_FLAG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_SHIFT                   _MK_SHIFT_CONST(12)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_FIELD                   _MK_FIELD_CONST(0x3, FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_RANGE                   13:12
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_WOFFSET                 0x0
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_POWERGATE_CPU_ONLY                      _MK_ENUM_CONST(0)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_POWERGATE_BOTH_CPU_NONCPU                       _MK_ENUM_CONST(1)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_POWERGATE_CPU_TURNOFF_CPURAIL                   _MK_ENUM_CONST(2)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_EXT_PG_EMULATION                    _MK_ENUM_CONST(3)

#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFI_BITMAP_SHIFT                      _MK_SHIFT_CONST(8)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFI_BITMAP_FIELD                      _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU3_CSR_0_WAIT_WFI_BITMAP_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFI_BITMAP_RANGE                      11:8
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFI_BITMAP_WOFFSET                    0x0
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFI_BITMAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFI_BITMAP_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFI_BITMAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFI_BITMAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFE_BITMAP_SHIFT                      _MK_SHIFT_CONST(4)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFE_BITMAP_FIELD                      _MK_FIELD_CONST(0xf, FLOW_CTLR_CPU3_CSR_0_WAIT_WFE_BITMAP_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFE_BITMAP_RANGE                      7:4
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFE_BITMAP_WOFFSET                    0x0
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFE_BITMAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFE_BITMAP_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFE_BITMAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_WAIT_WFE_BITMAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_IMMEDIATE_WAKE_SHIFT                       _MK_SHIFT_CONST(3)
#define FLOW_CTLR_CPU3_CSR_0_IMMEDIATE_WAKE_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_IMMEDIATE_WAKE_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_IMMEDIATE_WAKE_RANGE                       3:3
#define FLOW_CTLR_CPU3_CSR_0_IMMEDIATE_WAKE_WOFFSET                     0x0
#define FLOW_CTLR_CPU3_CSR_0_IMMEDIATE_WAKE_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_IMMEDIATE_WAKE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_IMMEDIATE_WAKE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_IMMEDIATE_WAKE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_SWITCH_CLUSTER_SHIFT                       _MK_SHIFT_CONST(2)
#define FLOW_CTLR_CPU3_CSR_0_SWITCH_CLUSTER_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_SWITCH_CLUSTER_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_SWITCH_CLUSTER_RANGE                       2:2
#define FLOW_CTLR_CPU3_CSR_0_SWITCH_CLUSTER_WOFFSET                     0x0
#define FLOW_CTLR_CPU3_CSR_0_SWITCH_CLUSTER_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_SWITCH_CLUSTER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_SWITCH_CLUSTER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_SWITCH_CLUSTER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_EVENT_ENABLE_SHIFT                 _MK_SHIFT_CONST(1)
#define FLOW_CTLR_CPU3_CSR_0_EVENT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_EVENT_ENABLE_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_EVENT_ENABLE_RANGE                 1:1
#define FLOW_CTLR_CPU3_CSR_0_EVENT_ENABLE_WOFFSET                       0x0
#define FLOW_CTLR_CPU3_CSR_0_EVENT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_EVENT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_EVENT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_EVENT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU3_CSR_0_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU3_CSR_0_ENABLE_SHIFT)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_RANGE                       0:0
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_WOFFSET                     0x0
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU3_CSR_0_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_CLUSTER_CONTROL_0
#define FLOW_CTLR_CLUSTER_CONTROL_0                     _MK_ADDR_CONST(0x2c)
#define FLOW_CTLR_CLUSTER_CONTROL_0_SECURE                      0x0
#define FLOW_CTLR_CLUSTER_CONTROL_0_WORD_COUNT                  0x1
#define FLOW_CTLR_CLUSTER_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x4004000)
#define FLOW_CTLR_CLUSTER_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0xffffff01)
#define FLOW_CTLR_CLUSTER_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CLUSTER_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CLUSTER_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0xffffff01)
#define FLOW_CTLR_CLUSTER_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff01)
#define FLOW_CTLR_CLUSTER_CONTROL_0_POST_SWITCH_DELAY_SHIFT                     _MK_SHIFT_CONST(20)
#define FLOW_CTLR_CLUSTER_CONTROL_0_POST_SWITCH_DELAY_FIELD                     _MK_FIELD_CONST(0xfff, FLOW_CTLR_CLUSTER_CONTROL_0_POST_SWITCH_DELAY_SHIFT)
#define FLOW_CTLR_CLUSTER_CONTROL_0_POST_SWITCH_DELAY_RANGE                     31:20
#define FLOW_CTLR_CLUSTER_CONTROL_0_POST_SWITCH_DELAY_WOFFSET                   0x0
#define FLOW_CTLR_CLUSTER_CONTROL_0_POST_SWITCH_DELAY_DEFAULT                   _MK_MASK_CONST(0x40)
#define FLOW_CTLR_CLUSTER_CONTROL_0_POST_SWITCH_DELAY_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define FLOW_CTLR_CLUSTER_CONTROL_0_POST_SWITCH_DELAY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CLUSTER_CONTROL_0_POST_SWITCH_DELAY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CLUSTER_CONTROL_0_PRE_SWITCH_DELAY_SHIFT                      _MK_SHIFT_CONST(8)
#define FLOW_CTLR_CLUSTER_CONTROL_0_PRE_SWITCH_DELAY_FIELD                      _MK_FIELD_CONST(0xfff, FLOW_CTLR_CLUSTER_CONTROL_0_PRE_SWITCH_DELAY_SHIFT)
#define FLOW_CTLR_CLUSTER_CONTROL_0_PRE_SWITCH_DELAY_RANGE                      19:8
#define FLOW_CTLR_CLUSTER_CONTROL_0_PRE_SWITCH_DELAY_WOFFSET                    0x0
#define FLOW_CTLR_CLUSTER_CONTROL_0_PRE_SWITCH_DELAY_DEFAULT                    _MK_MASK_CONST(0x40)
#define FLOW_CTLR_CLUSTER_CONTROL_0_PRE_SWITCH_DELAY_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define FLOW_CTLR_CLUSTER_CONTROL_0_PRE_SWITCH_DELAY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CLUSTER_CONTROL_0_PRE_SWITCH_DELAY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CLUSTER_CONTROL_0_ACTIVE_SHIFT                        _MK_SHIFT_CONST(0)
#define FLOW_CTLR_CLUSTER_CONTROL_0_ACTIVE_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_CLUSTER_CONTROL_0_ACTIVE_SHIFT)
#define FLOW_CTLR_CLUSTER_CONTROL_0_ACTIVE_RANGE                        0:0
#define FLOW_CTLR_CLUSTER_CONTROL_0_ACTIVE_WOFFSET                      0x0
#define FLOW_CTLR_CLUSTER_CONTROL_0_ACTIVE_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CLUSTER_CONTROL_0_ACTIVE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CLUSTER_CONTROL_0_ACTIVE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CLUSTER_CONTROL_0_ACTIVE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CLUSTER_CONTROL_0_ACTIVE_G                    _MK_ENUM_CONST(0)
#define FLOW_CTLR_CLUSTER_CONTROL_0_ACTIVE_LP                   _MK_ENUM_CONST(1)


// Register FLOW_CTLR_HALT_COP1_EVENTS_0
#define FLOW_CTLR_HALT_COP1_EVENTS_0                    _MK_ADDR_CONST(0x30)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SECURE                     0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_WORD_COUNT                         0x1
#define FLOW_CTLR_HALT_COP1_EVENTS_0_RESET_VAL                  _MK_MASK_CONST(0x40000000)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_SHIFT                 _MK_SHIFT_CONST(29)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FIELD                 _MK_FIELD_CONST(0x7, FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_RANGE                 31:29
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_DEFAULT                       _MK_MASK_CONST(0x2)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_NONE                        _MK_ENUM_CONST(0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_RUN_AND_INT                 _MK_ENUM_CONST(1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_WAITEVENT                   _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_WAITEVENT_AND_INT                   _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ                      _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_IRQ_AND_INT                      _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_EVENT_AND_IRQ                    _MK_ENUM_CONST(6)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_STOP                        _MK_ENUM_CONST(2)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_STOP_AND_INT                        _MK_ENUM_CONST(3)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT                      _MK_ENUM_CONST(4)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_STOP_UNTIL_INT_AND_INT                      _MK_ENUM_CONST(5)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MODE_FLOW_MODE_STOP_OR_INT                 _MK_ENUM_CONST(6)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_JTAG_SHIFT                 _MK_SHIFT_CONST(28)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_JTAG_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_JTAG_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_JTAG_RANGE                 28:28
#define FLOW_CTLR_HALT_COP1_EVENTS_0_JTAG_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_JTAG_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_JTAG_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_JTAG_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_JTAG_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_SCLK_SHIFT                 _MK_SHIFT_CONST(27)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SCLK_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_SCLK_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SCLK_RANGE                 27:27
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SCLK_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SCLK_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SCLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SCLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SCLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_X32K_SHIFT                 _MK_SHIFT_CONST(26)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X32K_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_X32K_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X32K_RANGE                 26:26
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X32K_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X32K_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X32K_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X32K_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X32K_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_uSEC_SHIFT                 _MK_SHIFT_CONST(25)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_uSEC_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_uSEC_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_uSEC_RANGE                 25:25
#define FLOW_CTLR_HALT_COP1_EVENTS_0_uSEC_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_uSEC_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_uSEC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_uSEC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_uSEC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_MSEC_SHIFT                 _MK_SHIFT_CONST(24)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MSEC_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_MSEC_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MSEC_RANGE                 24:24
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MSEC_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MSEC_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MSEC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MSEC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_MSEC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_SEC_SHIFT                  _MK_SHIFT_CONST(23)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SEC_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_SEC_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SEC_RANGE                  23:23
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SEC_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SEC_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SEC_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SEC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SEC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_X_RDY_SHIFT                        _MK_SHIFT_CONST(22)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X_RDY_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_X_RDY_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X_RDY_RANGE                        22:22
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X_RDY_WOFFSET                      0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X_RDY_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X_RDY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X_RDY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_X_RDY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP31_SHIFT                        _MK_SHIFT_CONST(21)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP31_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_SMP31_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP31_RANGE                        21:21
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP31_WOFFSET                      0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP31_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP31_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP31_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP30_SHIFT                        _MK_SHIFT_CONST(20)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP30_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_SMP30_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP30_RANGE                        20:20
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP30_WOFFSET                      0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP30_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP30_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP30_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_SMP30_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_D_SHIFT                        _MK_SHIFT_CONST(19)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_D_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_D_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_D_RANGE                        19:19
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_D_WOFFSET                      0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_D_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_D_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_C_SHIFT                        _MK_SHIFT_CONST(18)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_C_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_C_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_C_RANGE                        18:18
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_C_WOFFSET                      0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_C_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_C_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_C_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_C_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_B_SHIFT                        _MK_SHIFT_CONST(17)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_B_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_B_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_B_RANGE                        17:17
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_B_WOFFSET                      0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_B_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_B_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_B_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_B_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_A_SHIFT                        _MK_SHIFT_CONST(16)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_A_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_A_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_A_RANGE                        16:16
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_A_WOFFSET                      0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_A_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_A_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_A_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_XRQ_A_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBE_SHIFT                  _MK_SHIFT_CONST(15)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBE_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_OBE_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBE_RANGE                  15:15
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBE_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBF_SHIFT                  _MK_SHIFT_CONST(14)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBF_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_OBF_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBF_RANGE                  14:14
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBF_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBF_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_OBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBE_SHIFT                  _MK_SHIFT_CONST(13)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBE_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_IBE_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBE_RANGE                  13:13
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBE_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBF_SHIFT                  _MK_SHIFT_CONST(12)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBF_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_IBF_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBF_RANGE                  12:12
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBF_WOFFSET                        0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBF_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_IBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_IRQ_SHIFT                      _MK_SHIFT_CONST(11)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_IRQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_IRQ_RANGE                      11:11
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_IRQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_IRQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_IRQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_IRQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_IRQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_FIQ_SHIFT                      _MK_SHIFT_CONST(10)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_FIQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_FIQ_RANGE                      10:10
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_FIQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_FIQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_FIQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_FIQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_LIC_FIQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_IRQ_SHIFT                      _MK_SHIFT_CONST(9)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_IRQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_IRQ_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_IRQ_RANGE                      9:9
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_IRQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_IRQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_IRQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_IRQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_IRQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_FIQ_SHIFT                      _MK_SHIFT_CONST(8)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_FIQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_FIQ_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_FIQ_RANGE                      8:8
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_FIQ_WOFFSET                    0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_FIQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_FIQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_FIQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_GIC_FIQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_HALT_COP1_EVENTS_0_ZERO_SHIFT                 _MK_SHIFT_CONST(0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_ZERO_FIELD                 _MK_FIELD_CONST(0xff, FLOW_CTLR_HALT_COP1_EVENTS_0_ZERO_SHIFT)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_ZERO_RANGE                 7:0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_ZERO_WOFFSET                       0x0
#define FLOW_CTLR_HALT_COP1_EVENTS_0_ZERO_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_ZERO_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_ZERO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_HALT_COP1_EVENTS_0_ZERO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_COP1_CSR_0
#define FLOW_CTLR_COP1_CSR_0                    _MK_ADDR_CONST(0x34)
#define FLOW_CTLR_COP1_CSR_0_SECURE                     0x0
#define FLOW_CTLR_COP1_CSR_0_WORD_COUNT                         0x1
#define FLOW_CTLR_COP1_CSR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_RESET_MASK                         _MK_MASK_CONST(0xffbc11b)
#define FLOW_CTLR_COP1_CSR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_READ_MASK                  _MK_MASK_CONST(0xffbc11b)
#define FLOW_CTLR_COP1_CSR_0_WRITE_MASK                         _MK_MASK_CONST(0xc11b)
#define FLOW_CTLR_COP1_CSR_0_PWR_STATE_SHIFT                    _MK_SHIFT_CONST(24)
#define FLOW_CTLR_COP1_CSR_0_PWR_STATE_FIELD                    _MK_FIELD_CONST(0xf, FLOW_CTLR_COP1_CSR_0_PWR_STATE_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_PWR_STATE_RANGE                    27:24
#define FLOW_CTLR_COP1_CSR_0_PWR_STATE_WOFFSET                  0x0
#define FLOW_CTLR_COP1_CSR_0_PWR_STATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_PWR_STATE_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define FLOW_CTLR_COP1_CSR_0_PWR_STATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_PWR_STATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_WAIT_EVENT_SHIFT                   _MK_SHIFT_CONST(23)
#define FLOW_CTLR_COP1_CSR_0_WAIT_EVENT_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_WAIT_EVENT_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_WAIT_EVENT_RANGE                   23:23
#define FLOW_CTLR_COP1_CSR_0_WAIT_EVENT_WOFFSET                 0x0
#define FLOW_CTLR_COP1_CSR_0_WAIT_EVENT_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_WAIT_EVENT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_WAIT_EVENT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_WAIT_EVENT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_HALT_SHIFT                 _MK_SHIFT_CONST(22)
#define FLOW_CTLR_COP1_CSR_0_HALT_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_HALT_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_HALT_RANGE                 22:22
#define FLOW_CTLR_COP1_CSR_0_HALT_WOFFSET                       0x0
#define FLOW_CTLR_COP1_CSR_0_HALT_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_HALT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_HALT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_HALT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_P2F_ACK_SHIFT                      _MK_SHIFT_CONST(21)
#define FLOW_CTLR_COP1_CSR_0_P2F_ACK_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_P2F_ACK_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_P2F_ACK_RANGE                      21:21
#define FLOW_CTLR_COP1_CSR_0_P2F_ACK_WOFFSET                    0x0
#define FLOW_CTLR_COP1_CSR_0_P2F_ACK_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_P2F_ACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_P2F_ACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_P2F_ACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_F2P_PWRUP_SHIFT                    _MK_SHIFT_CONST(20)
#define FLOW_CTLR_COP1_CSR_0_F2P_PWRUP_FIELD                    _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_F2P_PWRUP_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_F2P_PWRUP_RANGE                    20:20
#define FLOW_CTLR_COP1_CSR_0_F2P_PWRUP_WOFFSET                  0x0
#define FLOW_CTLR_COP1_CSR_0_F2P_PWRUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_F2P_PWRUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_F2P_PWRUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_F2P_PWRUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_F2P_REQ_SHIFT                      _MK_SHIFT_CONST(19)
#define FLOW_CTLR_COP1_CSR_0_F2P_REQ_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_F2P_REQ_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_F2P_REQ_RANGE                      19:19
#define FLOW_CTLR_COP1_CSR_0_F2P_REQ_WOFFSET                    0x0
#define FLOW_CTLR_COP1_CSR_0_F2P_REQ_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_F2P_REQ_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_F2P_REQ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_F2P_REQ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_F2C_MPCORE_RST_SHIFT                       _MK_SHIFT_CONST(17)
#define FLOW_CTLR_COP1_CSR_0_F2C_MPCORE_RST_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_F2C_MPCORE_RST_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_F2C_MPCORE_RST_RANGE                       17:17
#define FLOW_CTLR_COP1_CSR_0_F2C_MPCORE_RST_WOFFSET                     0x0
#define FLOW_CTLR_COP1_CSR_0_F2C_MPCORE_RST_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_F2C_MPCORE_RST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_F2C_MPCORE_RST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_F2C_MPCORE_RST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_PWR_OFF_STS_SHIFT                  _MK_SHIFT_CONST(16)
#define FLOW_CTLR_COP1_CSR_0_PWR_OFF_STS_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_PWR_OFF_STS_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_PWR_OFF_STS_RANGE                  16:16
#define FLOW_CTLR_COP1_CSR_0_PWR_OFF_STS_WOFFSET                        0x0
#define FLOW_CTLR_COP1_CSR_0_PWR_OFF_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_PWR_OFF_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_PWR_OFF_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_PWR_OFF_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_INTR_FLAG_SHIFT                    _MK_SHIFT_CONST(15)
#define FLOW_CTLR_COP1_CSR_0_INTR_FLAG_FIELD                    _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_INTR_FLAG_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_INTR_FLAG_RANGE                    15:15
#define FLOW_CTLR_COP1_CSR_0_INTR_FLAG_WOFFSET                  0x0
#define FLOW_CTLR_COP1_CSR_0_INTR_FLAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_INTR_FLAG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_INTR_FLAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_INTR_FLAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_EVENT_FLAG_SHIFT                   _MK_SHIFT_CONST(14)
#define FLOW_CTLR_COP1_CSR_0_EVENT_FLAG_FIELD                   _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_EVENT_FLAG_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_EVENT_FLAG_RANGE                   14:14
#define FLOW_CTLR_COP1_CSR_0_EVENT_FLAG_WOFFSET                 0x0
#define FLOW_CTLR_COP1_CSR_0_EVENT_FLAG_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_EVENT_FLAG_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_EVENT_FLAG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_EVENT_FLAG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_WAIT_WFI_BITMAP_SHIFT                      _MK_SHIFT_CONST(8)
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFI_BITMAP_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_WAIT_WFI_BITMAP_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFI_BITMAP_RANGE                      8:8
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFI_BITMAP_WOFFSET                    0x0
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFI_BITMAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFI_BITMAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFI_BITMAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFI_BITMAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_WAIT_WFE_BITMAP_SHIFT                      _MK_SHIFT_CONST(4)
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFE_BITMAP_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_WAIT_WFE_BITMAP_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFE_BITMAP_RANGE                      4:4
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFE_BITMAP_WOFFSET                    0x0
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFE_BITMAP_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFE_BITMAP_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFE_BITMAP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_WAIT_WFE_BITMAP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_IMMEDIATE_WAKE_SHIFT                       _MK_SHIFT_CONST(3)
#define FLOW_CTLR_COP1_CSR_0_IMMEDIATE_WAKE_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_IMMEDIATE_WAKE_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_IMMEDIATE_WAKE_RANGE                       3:3
#define FLOW_CTLR_COP1_CSR_0_IMMEDIATE_WAKE_WOFFSET                     0x0
#define FLOW_CTLR_COP1_CSR_0_IMMEDIATE_WAKE_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_IMMEDIATE_WAKE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_IMMEDIATE_WAKE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_IMMEDIATE_WAKE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_EVENT_ENABLE_SHIFT                 _MK_SHIFT_CONST(1)
#define FLOW_CTLR_COP1_CSR_0_EVENT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_EVENT_ENABLE_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_EVENT_ENABLE_RANGE                 1:1
#define FLOW_CTLR_COP1_CSR_0_EVENT_ENABLE_WOFFSET                       0x0
#define FLOW_CTLR_COP1_CSR_0_EVENT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_EVENT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_EVENT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_EVENT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define FLOW_CTLR_COP1_CSR_0_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define FLOW_CTLR_COP1_CSR_0_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_COP1_CSR_0_ENABLE_SHIFT)
#define FLOW_CTLR_COP1_CSR_0_ENABLE_RANGE                       0:0
#define FLOW_CTLR_COP1_CSR_0_ENABLE_WOFFSET                     0x0
#define FLOW_CTLR_COP1_CSR_0_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_COP1_CSR_0_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_COP1_CSR_0_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_CPU_PWR_CSR_0
#define FLOW_CTLR_CPU_PWR_CSR_0                 _MK_ADDR_CONST(0x38)
#define FLOW_CTLR_CPU_PWR_CSR_0_SECURE                  0x0
#define FLOW_CTLR_CPU_PWR_CSR_0_WORD_COUNT                      0x1
#define FLOW_CTLR_CPU_PWR_CSR_0_RESET_VAL                       _MK_MASK_CONST(0x100)
#define FLOW_CTLR_CPU_PWR_CSR_0_RESET_MASK                      _MK_MASK_CONST(0x1ff)
#define FLOW_CTLR_CPU_PWR_CSR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_READ_MASK                       _MK_MASK_CONST(0x1ff)
#define FLOW_CTLR_CPU_PWR_CSR_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff)
#define FLOW_CTLR_CPU_PWR_CSR_0_CPU_RG_CFG_SHIFT                        _MK_SHIFT_CONST(8)
#define FLOW_CTLR_CPU_PWR_CSR_0_CPU_RG_CFG_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_PWR_CSR_0_CPU_RG_CFG_SHIFT)
#define FLOW_CTLR_CPU_PWR_CSR_0_CPU_RG_CFG_RANGE                        8:8
#define FLOW_CTLR_CPU_PWR_CSR_0_CPU_RG_CFG_WOFFSET                      0x0
#define FLOW_CTLR_CPU_PWR_CSR_0_CPU_RG_CFG_DEFAULT                      _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_PWR_CSR_0_CPU_RG_CFG_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_PWR_CSR_0_CPU_RG_CFG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_CPU_RG_CFG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_CPU_RG_CFG_DISABLE                      _MK_ENUM_CONST(0)
#define FLOW_CTLR_CPU_PWR_CSR_0_CPU_RG_CFG_ENABLE                       _MK_ENUM_CONST(1)

#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_SHIFT                  _MK_SHIFT_CONST(6)
#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_FIELD                  _MK_FIELD_CONST(0x3, FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_SHIFT)
#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_RANGE                  7:6
#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_WOFFSET                        0x0
#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_PARTITION_OFF                  _MK_ENUM_CONST(0)
#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_PG_IN_PROGRESS                 _MK_ENUM_CONST(1)
#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_PU_IN_PROGRESS                 _MK_ENUM_CONST(2)
#define FLOW_CTLR_CPU_PWR_CSR_0_C1NC_STS_PARTITION_ON                   _MK_ENUM_CONST(3)

#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_SHIFT                  _MK_SHIFT_CONST(4)
#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_FIELD                  _MK_FIELD_CONST(0x3, FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_SHIFT)
#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_RANGE                  5:4
#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_WOFFSET                        0x0
#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_PARTITION_OFF                  _MK_ENUM_CONST(0)
#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_PG_IN_PROGRESS                 _MK_ENUM_CONST(1)
#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_PU_IN_PROGRESS                 _MK_ENUM_CONST(2)
#define FLOW_CTLR_CPU_PWR_CSR_0_C0NC_STS_PARTITION_ON                   _MK_ENUM_CONST(3)

#define FLOW_CTLR_CPU_PWR_CSR_0_USE_FLOW_STS_SHIFT                      _MK_SHIFT_CONST(3)
#define FLOW_CTLR_CPU_PWR_CSR_0_USE_FLOW_STS_FIELD                      _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_PWR_CSR_0_USE_FLOW_STS_SHIFT)
#define FLOW_CTLR_CPU_PWR_CSR_0_USE_FLOW_STS_RANGE                      3:3
#define FLOW_CTLR_CPU_PWR_CSR_0_USE_FLOW_STS_WOFFSET                    0x0
#define FLOW_CTLR_CPU_PWR_CSR_0_USE_FLOW_STS_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_USE_FLOW_STS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_PWR_CSR_0_USE_FLOW_STS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_USE_FLOW_STS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_SHIFT                  _MK_SHIFT_CONST(1)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_FIELD                  _MK_FIELD_CONST(0x3, FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_SHIFT)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_RANGE                  2:1
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_WOFFSET                        0x0
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_RAIL_OFF                       _MK_ENUM_CONST(0)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_RG_IN_PROGRESS                 _MK_ENUM_CONST(1)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_RU_IN_PROGRESS                 _MK_ENUM_CONST(2)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_STS_RAIL_ON                        _MK_ENUM_CONST(3)

#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_CPU_PWR_CSR_0_RAIL_ENABLE_SHIFT)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_ENABLE_RANGE                       0:0
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_ENABLE_WOFFSET                     0x0
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_CPU_PWR_CSR_0_RAIL_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_MPID_0
#define FLOW_CTLR_MPID_0                        _MK_ADDR_CONST(0x3c)
#define FLOW_CTLR_MPID_0_SECURE                         0x0
#define FLOW_CTLR_MPID_0_WORD_COUNT                     0x1
#define FLOW_CTLR_MPID_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_MPID_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define FLOW_CTLR_MPID_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define FLOW_CTLR_MPID_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_MPID_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define FLOW_CTLR_MPID_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define FLOW_CTLR_MPID_0_CPU_ID_SHIFT                   _MK_SHIFT_CONST(0)
#define FLOW_CTLR_MPID_0_CPU_ID_FIELD                   _MK_FIELD_CONST(0x3, FLOW_CTLR_MPID_0_CPU_ID_SHIFT)
#define FLOW_CTLR_MPID_0_CPU_ID_RANGE                   1:0
#define FLOW_CTLR_MPID_0_CPU_ID_WOFFSET                 0x0
#define FLOW_CTLR_MPID_0_CPU_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_MPID_0_CPU_ID_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define FLOW_CTLR_MPID_0_CPU_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_MPID_0_CPU_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_RAM_REPAIR_0
#define FLOW_CTLR_RAM_REPAIR_0                  _MK_ADDR_CONST(0x40)
#define FLOW_CTLR_RAM_REPAIR_0_SECURE                   0x0
#define FLOW_CTLR_RAM_REPAIR_0_WORD_COUNT                       0x1
#define FLOW_CTLR_RAM_REPAIR_0_RESET_VAL                        _MK_MASK_CONST(0x4)
#define FLOW_CTLR_RAM_REPAIR_0_RESET_MASK                       _MK_MASK_CONST(0xffff0f)
#define FLOW_CTLR_RAM_REPAIR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_READ_MASK                        _MK_MASK_CONST(0xffff0f)
#define FLOW_CTLR_RAM_REPAIR_0_WRITE_MASK                       _MK_MASK_CONST(0xff0d)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_STS_SHIFT                    _MK_SHIFT_CONST(16)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_STS_FIELD                    _MK_FIELD_CONST(0xff, FLOW_CTLR_RAM_REPAIR_0_DBG_STS_SHIFT)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_STS_RANGE                    23:16
#define FLOW_CTLR_RAM_REPAIR_0_DBG_STS_WOFFSET                  0x0
#define FLOW_CTLR_RAM_REPAIR_0_DBG_STS_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_STS_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_STS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_STS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_RAM_REPAIR_0_DBG_REQ_SHIFT                    _MK_SHIFT_CONST(8)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_REQ_FIELD                    _MK_FIELD_CONST(0xff, FLOW_CTLR_RAM_REPAIR_0_DBG_REQ_SHIFT)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_REQ_RANGE                    15:8
#define FLOW_CTLR_RAM_REPAIR_0_DBG_REQ_WOFFSET                  0x0
#define FLOW_CTLR_RAM_REPAIR_0_DBG_REQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_REQ_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_REQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_REQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define FLOW_CTLR_RAM_REPAIR_0_DBG_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_EN_FIELD                     _MK_FIELD_CONST(0x1, FLOW_CTLR_RAM_REPAIR_0_DBG_EN_SHIFT)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_EN_RANGE                     3:3
#define FLOW_CTLR_RAM_REPAIR_0_DBG_EN_WOFFSET                   0x0
#define FLOW_CTLR_RAM_REPAIR_0_DBG_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_EN_DISABLE                   _MK_ENUM_CONST(0)
#define FLOW_CTLR_RAM_REPAIR_0_DBG_EN_ENABLE                    _MK_ENUM_CONST(1)

#define FLOW_CTLR_RAM_REPAIR_0_BYPASS_EN_SHIFT                  _MK_SHIFT_CONST(2)
#define FLOW_CTLR_RAM_REPAIR_0_BYPASS_EN_FIELD                  _MK_FIELD_CONST(0x1, FLOW_CTLR_RAM_REPAIR_0_BYPASS_EN_SHIFT)
#define FLOW_CTLR_RAM_REPAIR_0_BYPASS_EN_RANGE                  2:2
#define FLOW_CTLR_RAM_REPAIR_0_BYPASS_EN_WOFFSET                        0x0
#define FLOW_CTLR_RAM_REPAIR_0_BYPASS_EN_DEFAULT                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_RAM_REPAIR_0_BYPASS_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define FLOW_CTLR_RAM_REPAIR_0_BYPASS_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_BYPASS_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_BYPASS_EN_DISABLE                        _MK_ENUM_CONST(0)
#define FLOW_CTLR_RAM_REPAIR_0_BYPASS_EN_ENABLE                 _MK_ENUM_CONST(1)

#define FLOW_CTLR_RAM_REPAIR_0_STS_SHIFT                        _MK_SHIFT_CONST(1)
#define FLOW_CTLR_RAM_REPAIR_0_STS_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_RAM_REPAIR_0_STS_SHIFT)
#define FLOW_CTLR_RAM_REPAIR_0_STS_RANGE                        1:1
#define FLOW_CTLR_RAM_REPAIR_0_STS_WOFFSET                      0x0
#define FLOW_CTLR_RAM_REPAIR_0_STS_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_STS_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_RAM_REPAIR_0_STS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_STS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define FLOW_CTLR_RAM_REPAIR_0_REQ_SHIFT                        _MK_SHIFT_CONST(0)
#define FLOW_CTLR_RAM_REPAIR_0_REQ_FIELD                        _MK_FIELD_CONST(0x1, FLOW_CTLR_RAM_REPAIR_0_REQ_SHIFT)
#define FLOW_CTLR_RAM_REPAIR_0_REQ_RANGE                        0:0
#define FLOW_CTLR_RAM_REPAIR_0_REQ_WOFFSET                      0x0
#define FLOW_CTLR_RAM_REPAIR_0_REQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_REQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define FLOW_CTLR_RAM_REPAIR_0_REQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_REQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_0_REQ_DISABLE                      _MK_ENUM_CONST(0)
#define FLOW_CTLR_RAM_REPAIR_0_REQ_ENABLE                       _MK_ENUM_CONST(1)


// Register FLOW_CTLR_FLOW_DBG_SEL_0
#define FLOW_CTLR_FLOW_DBG_SEL_0                        _MK_ADDR_CONST(0x44)
#define FLOW_CTLR_FLOW_DBG_SEL_0_SECURE                         0x0
#define FLOW_CTLR_FLOW_DBG_SEL_0_WORD_COUNT                     0x1
#define FLOW_CTLR_FLOW_DBG_SEL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RESET_MASK                     _MK_MASK_CONST(0xfff0f)
#define FLOW_CTLR_FLOW_DBG_SEL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_READ_MASK                      _MK_MASK_CONST(0xfff0f)
#define FLOW_CTLR_FLOW_DBG_SEL_0_WRITE_MASK                     _MK_MASK_CONST(0xf0f)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RG_PWR_STATE_SHIFT                     _MK_SHIFT_CONST(18)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RG_PWR_STATE_FIELD                     _MK_FIELD_CONST(0x3, FLOW_CTLR_FLOW_DBG_SEL_0_RG_PWR_STATE_SHIFT)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RG_PWR_STATE_RANGE                     19:18
#define FLOW_CTLR_FLOW_DBG_SEL_0_RG_PWR_STATE_WOFFSET                   0x0
#define FLOW_CTLR_FLOW_DBG_SEL_0_RG_PWR_STATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RG_PWR_STATE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RG_PWR_STATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RG_PWR_STATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define FLOW_CTLR_FLOW_DBG_SEL_0_RU_PWR_STATE_SHIFT                     _MK_SHIFT_CONST(16)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RU_PWR_STATE_FIELD                     _MK_FIELD_CONST(0x3, FLOW_CTLR_FLOW_DBG_SEL_0_RU_PWR_STATE_SHIFT)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RU_PWR_STATE_RANGE                     17:16
#define FLOW_CTLR_FLOW_DBG_SEL_0_RU_PWR_STATE_WOFFSET                   0x0
#define FLOW_CTLR_FLOW_DBG_SEL_0_RU_PWR_STATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RU_PWR_STATE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RU_PWR_STATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_RU_PWR_STATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PG_PWR_STATE_SHIFT                  _MK_SHIFT_CONST(14)
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PG_PWR_STATE_FIELD                  _MK_FIELD_CONST(0x3, FLOW_CTLR_FLOW_DBG_SEL_0_NC_PG_PWR_STATE_SHIFT)
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PG_PWR_STATE_RANGE                  15:14
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PG_PWR_STATE_WOFFSET                        0x0
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PG_PWR_STATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PG_PWR_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PG_PWR_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PG_PWR_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PU_PWR_STATE_SHIFT                  _MK_SHIFT_CONST(12)
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PU_PWR_STATE_FIELD                  _MK_FIELD_CONST(0x3, FLOW_CTLR_FLOW_DBG_SEL_0_NC_PU_PWR_STATE_SHIFT)
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PU_PWR_STATE_RANGE                  13:12
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PU_PWR_STATE_WOFFSET                        0x0
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PU_PWR_STATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PU_PWR_STATE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PU_PWR_STATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_NC_PU_PWR_STATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_SHIFT                 _MK_SHIFT_CONST(8)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_FIELD                 _MK_FIELD_CONST(0xf, FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_SHIFT)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_RANGE                 11:8
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_WOFFSET                       0x0
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_IDLE                  _MK_ENUM_CONST(0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_CPU0_PG                       _MK_ENUM_CONST(1)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_CPU1_PG                       _MK_ENUM_CONST(2)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_CPU2_PG                       _MK_ENUM_CONST(3)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_CPU3_PG                       _MK_ENUM_CONST(4)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_CPU0123_PG                    _MK_ENUM_CONST(5)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_CPULP_PG                      _MK_ENUM_CONST(6)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_C0NC_PG                       _MK_ENUM_CONST(7)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_C1NC_PG                       _MK_ENUM_CONST(8)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_CRAIL_OFF                     _MK_ENUM_CONST(9)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_C0_TO_C1_SWITCH                       _MK_ENUM_CONST(10)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT1_SEL_C1_TO_C0_SWITCH                       _MK_ENUM_CONST(11)

#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_SHIFT                 _MK_SHIFT_CONST(0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_FIELD                 _MK_FIELD_CONST(0xf, FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_SHIFT)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_RANGE                 3:0
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_WOFFSET                       0x0
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_IDLE                  _MK_ENUM_CONST(0)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_CPU0_PG                       _MK_ENUM_CONST(1)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_CPU1_PG                       _MK_ENUM_CONST(2)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_CPU2_PG                       _MK_ENUM_CONST(3)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_CPU3_PG                       _MK_ENUM_CONST(4)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_CPU0123_PG                    _MK_ENUM_CONST(5)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_CPULP_PG                      _MK_ENUM_CONST(6)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_C0NC_PG                       _MK_ENUM_CONST(7)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_C1NC_PG                       _MK_ENUM_CONST(8)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_CRAIL_OFF                     _MK_ENUM_CONST(9)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_C0_TO_C1_SWITCH                       _MK_ENUM_CONST(10)
#define FLOW_CTLR_FLOW_DBG_SEL_0_CNT0_SEL_C1_TO_C0_SWITCH                       _MK_ENUM_CONST(11)


// Register FLOW_CTLR_FLOW_DBG_CNT0_0
#define FLOW_CTLR_FLOW_DBG_CNT0_0                       _MK_ADDR_CONST(0x48)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_SECURE                        0x0
#define FLOW_CTLR_FLOW_DBG_CNT0_0_WORD_COUNT                    0x1
#define FLOW_CTLR_FLOW_DBG_CNT0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_VALUE_SHIFT                   _MK_SHIFT_CONST(0)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_VALUE_FIELD                   _MK_FIELD_CONST(0xffffffff, FLOW_CTLR_FLOW_DBG_CNT0_0_VALUE_SHIFT)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_VALUE_RANGE                   31:0
#define FLOW_CTLR_FLOW_DBG_CNT0_0_VALUE_WOFFSET                 0x0
#define FLOW_CTLR_FLOW_DBG_CNT0_0_VALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_VALUE_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_VALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_CNT0_0_VALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_FLOW_DBG_CNT1_0
#define FLOW_CTLR_FLOW_DBG_CNT1_0                       _MK_ADDR_CONST(0x4c)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_SECURE                        0x0
#define FLOW_CTLR_FLOW_DBG_CNT1_0_WORD_COUNT                    0x1
#define FLOW_CTLR_FLOW_DBG_CNT1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_VALUE_SHIFT                   _MK_SHIFT_CONST(0)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_VALUE_FIELD                   _MK_FIELD_CONST(0xffffffff, FLOW_CTLR_FLOW_DBG_CNT1_0_VALUE_SHIFT)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_VALUE_RANGE                   31:0
#define FLOW_CTLR_FLOW_DBG_CNT1_0_VALUE_WOFFSET                 0x0
#define FLOW_CTLR_FLOW_DBG_CNT1_0_VALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_VALUE_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_VALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_CNT1_0_VALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_FLOW_DBG_QUAL_0
#define FLOW_CTLR_FLOW_DBG_QUAL_0                       _MK_ADDR_CONST(0x50)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_SECURE                        0x0
#define FLOW_CTLR_FLOW_DBG_QUAL_0_WORD_COUNT                    0x1
#define FLOW_CTLR_FLOW_DBG_QUAL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_RESET_MASK                    _MK_MASK_CONST(0xf1f1f1f)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_READ_MASK                     _MK_MASK_CONST(0xf1f1f1f)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_WRITE_MASK                    _MK_MASK_CONST(0xf1f1f1f)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_AXICIF_CG_DIS_SHIFT                   _MK_SHIFT_CONST(24)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_AXICIF_CG_DIS_FIELD                   _MK_FIELD_CONST(0xf, FLOW_CTLR_FLOW_DBG_QUAL_0_AXICIF_CG_DIS_SHIFT)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_AXICIF_CG_DIS_RANGE                   27:24
#define FLOW_CTLR_FLOW_DBG_QUAL_0_AXICIF_CG_DIS_WOFFSET                 0x0
#define FLOW_CTLR_FLOW_DBG_QUAL_0_AXICIF_CG_DIS_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_AXICIF_CG_DIS_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_AXICIF_CG_DIS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_AXICIF_CG_DIS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRUPREQ_QUAL_SHIFT                   _MK_SHIFT_CONST(16)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRUPREQ_QUAL_FIELD                   _MK_FIELD_CONST(0x1f, FLOW_CTLR_FLOW_DBG_QUAL_0_PWRUPREQ_QUAL_SHIFT)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRUPREQ_QUAL_RANGE                   20:16
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRUPREQ_QUAL_WOFFSET                 0x0
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRUPREQ_QUAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRUPREQ_QUAL_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRUPREQ_QUAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRUPREQ_QUAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_FLOW_DBG_QUAL_0_NOPWRDWN_QUAL_SHIFT                   _MK_SHIFT_CONST(8)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_NOPWRDWN_QUAL_FIELD                   _MK_FIELD_CONST(0x1f, FLOW_CTLR_FLOW_DBG_QUAL_0_NOPWRDWN_QUAL_SHIFT)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_NOPWRDWN_QUAL_RANGE                   12:8
#define FLOW_CTLR_FLOW_DBG_QUAL_0_NOPWRDWN_QUAL_WOFFSET                 0x0
#define FLOW_CTLR_FLOW_DBG_QUAL_0_NOPWRDWN_QUAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_NOPWRDWN_QUAL_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_NOPWRDWN_QUAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_NOPWRDWN_QUAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRDNREQ_QUAL_SHIFT                   _MK_SHIFT_CONST(0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRDNREQ_QUAL_FIELD                   _MK_FIELD_CONST(0x1f, FLOW_CTLR_FLOW_DBG_QUAL_0_PWRDNREQ_QUAL_SHIFT)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRDNREQ_QUAL_RANGE                   4:0
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRDNREQ_QUAL_WOFFSET                 0x0
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRDNREQ_QUAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRDNREQ_QUAL_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRDNREQ_QUAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_DBG_QUAL_0_PWRDNREQ_QUAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_FLOW_CTLR_SPARE_0
#define FLOW_CTLR_FLOW_CTLR_SPARE_0                     _MK_ADDR_CONST(0x54)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SECURE                      0x0
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_WORD_COUNT                  0x1
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_RESET_VAL                   _MK_MASK_CONST(0xffff0000)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_LO_SHIFT                      _MK_SHIFT_CONST(0)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_LO_FIELD                      _MK_FIELD_CONST(0xffff, FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_LO_SHIFT)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_LO_RANGE                      15:0
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_LO_WOFFSET                    0x0
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_LO_DEFAULT                    _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_LO_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_LO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_LO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_HI_SHIFT                      _MK_SHIFT_CONST(16)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_HI_FIELD                      _MK_FIELD_CONST(0xffff, FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_HI_SHIFT)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_HI_RANGE                      31:16
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_HI_WOFFSET                    0x0
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_HI_DEFAULT                    _MK_MASK_CONST(0xffff)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_HI_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_HI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_FLOW_CTLR_SPARE_0_SPARE_HI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register FLOW_CTLR_RAM_REPAIR_CLUSTER1_0
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0                 _MK_ADDR_CONST(0x58)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_SECURE                  0x0
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_WORD_COUNT                      0x1
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_RESET_MASK                      _MK_MASK_CONST(0xffff0b)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_READ_MASK                       _MK_MASK_CONST(0xffff0b)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_WRITE_MASK                      _MK_MASK_CONST(0xff09)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_STS_SHIFT                   _MK_SHIFT_CONST(16)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_STS_FIELD                   _MK_FIELD_CONST(0xff, FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_STS_SHIFT)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_STS_RANGE                   23:16
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_STS_WOFFSET                 0x0
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_STS_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_STS_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_STS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_STS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_REQ_SHIFT                   _MK_SHIFT_CONST(8)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_REQ_FIELD                   _MK_FIELD_CONST(0xff, FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_REQ_SHIFT)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_REQ_RANGE                   15:8
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_REQ_WOFFSET                 0x0
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_REQ_DEFAULT                 _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_REQ_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_REQ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_REQ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_EN_SHIFT                    _MK_SHIFT_CONST(3)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_EN_FIELD                    _MK_FIELD_CONST(0x1, FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_EN_SHIFT)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_EN_RANGE                    3:3
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_EN_WOFFSET                  0x0
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_EN_DISABLE                  _MK_ENUM_CONST(0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_DBG_EN_ENABLE                   _MK_ENUM_CONST(1)

#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_STS_SHIFT                       _MK_SHIFT_CONST(1)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_STS_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_STS_SHIFT)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_STS_RANGE                       1:1
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_STS_WOFFSET                     0x0
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_STS_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_STS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_STS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_STS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_REQ_SHIFT                       _MK_SHIFT_CONST(0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_REQ_FIELD                       _MK_FIELD_CONST(0x1, FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_REQ_SHIFT)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_REQ_RANGE                       0:0
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_REQ_WOFFSET                     0x0
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_REQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_REQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_REQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_REQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_REQ_DISABLE                     _MK_ENUM_CONST(0)
#define FLOW_CTLR_RAM_REPAIR_CLUSTER1_0_REQ_ENABLE                      _MK_ENUM_CONST(1)


//
// REGISTER LIST
//
#define LIST_ARFLOW_CTLR_REGS(_op_) \
_op_(FLOW_CTLR_HALT_CPU_EVENTS_0) \
_op_(FLOW_CTLR_HALT_COP_EVENTS_0) \
_op_(FLOW_CTLR_CPU_CSR_0) \
_op_(FLOW_CTLR_COP_CSR_0) \
_op_(FLOW_CTLR_XRQ_EVENTS_0) \
_op_(FLOW_CTLR_HALT_CPU1_EVENTS_0) \
_op_(FLOW_CTLR_CPU1_CSR_0) \
_op_(FLOW_CTLR_HALT_CPU2_EVENTS_0) \
_op_(FLOW_CTLR_CPU2_CSR_0) \
_op_(FLOW_CTLR_HALT_CPU3_EVENTS_0) \
_op_(FLOW_CTLR_CPU3_CSR_0) \
_op_(FLOW_CTLR_CLUSTER_CONTROL_0) \
_op_(FLOW_CTLR_HALT_COP1_EVENTS_0) \
_op_(FLOW_CTLR_COP1_CSR_0) \
_op_(FLOW_CTLR_CPU_PWR_CSR_0) \
_op_(FLOW_CTLR_MPID_0) \
_op_(FLOW_CTLR_RAM_REPAIR_0) \
_op_(FLOW_CTLR_FLOW_DBG_SEL_0) \
_op_(FLOW_CTLR_FLOW_DBG_CNT0_0) \
_op_(FLOW_CTLR_FLOW_DBG_CNT1_0) \
_op_(FLOW_CTLR_FLOW_DBG_QUAL_0) \
_op_(FLOW_CTLR_FLOW_CTLR_SPARE_0) \
_op_(FLOW_CTLR_RAM_REPAIR_CLUSTER1_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_FLOW_CTLR  0x00000000

//
// ARFLOW_CTLR REGISTER BANKS
//

#define FLOW_CTLR0_FIRST_REG 0x0000 // FLOW_CTLR_HALT_CPU_EVENTS_0
#define FLOW_CTLR0_LAST_REG 0x0058 // FLOW_CTLR_RAM_REPAIR_CLUSTER1_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARFLOW_CTLR_H_INC_
