// Seed: 2730404117
module module_0 (
    output tri0 id_0,
    output wand id_1
);
  initial
    if (1) begin : LABEL_0
      foreach (id_3[(1)]) @(posedge -1 or id_3);
    end
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    output wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    output wor id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wand id_11,
    input supply0 id_12,
    output supply0 id_13,
    input wor id_14,
    output uwire id_15,
    input uwire id_16,
    output wire id_17,
    output wand id_18,
    input tri id_19,
    input wire id_20,
    input wand id_21,
    input tri0 id_22,
    output supply1 id_23,
    input supply0 id_24,
    output tri0 id_25,
    input supply0 id_26
);
  logic [1 : 1 'b0] id_28;
  module_0 modCall_1 (
      id_17,
      id_25
  );
endmodule
