###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID vlsi28.ee.iitb.ac.in)
#  Generated on:      Tue Oct 22 00:06:43 2013
#  Command:           reportClockTree -localSkew -report ../reports/clock_lo...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: clk
#
# Mode: preRoute
#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
###############################################################


Nr. of Subtrees                : 1
Nr. of Sinks                   : 105
Nr. of Buffer                  : 4
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): iDFF_31/q_reg/CLK 392.6(ps)
Min trig. edge delay at sink(R): iDFF_2/q_reg/CLK 369.5(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 369.5~392.6(ps)        0~10000(ps)         
Fall Phase Delay               : 362.1~385.3(ps)        0~10000(ps)         
Trig. Edge Skew                : 23.1(ps)               300(ps)             
Rise Skew                      : 23.1(ps)               
Fall Skew                      : 23.2(ps)               
Max. Rise Buffer Tran          : 100(ps)                400(ps)             
Max. Fall Buffer Tran          : 89(ps)                 400(ps)             
Max. Rise Sink Tran            : 328.5(ps)              400(ps)             
Max. Fall Sink Tran            : 273.5(ps)              400(ps)             
Min. Rise Buffer Tran          : 100(ps)                0(ps)               
Min. Fall Buffer Tran          : 89(ps)                 0(ps)               
Min. Rise Sink Tran            : 326.5(ps)              0(ps)               
Min. Fall Sink Tran            : 271.9(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1344

Max. Local Skew                : 22.9(ps)
  iDFF_2/q_reg/CLK(R)->
  DFF_31/q_reg/CLK(R)



***** NO Max Transition Time Violation *****

***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 105
     Rise Delay	   : [369.5(ps)  392.6(ps)]
     Rise Skew	   : 23.1(ps)
     Fall Delay	   : [362.1(ps)  385.3(ps)]
     Fall Skew	   : 23.2(ps)


  Main Tree from clk w/o tracing through gates: 
     nrSink : 105
     nrGate : 0
     Rise Delay [369.5(ps)  392.6(ps)] Skew [23.1(ps)]
     Fall Delay [362.1(ps)  385.3(ps)] Skew=[23.2(ps)]


clk (0 0) load=0.0815764(pf) 

clk__L1_I0/A (0.0012 0.0012) 
clk__L1_I0/Y (0.1071 0.0937) load=0.251158(pf) 

clk__L2_I2/A (0.1141 0.1007) 
clk__L2_I2/Y (0.369 0.3616) load=1.04352(pf) 

clk__L2_I1/A (0.1127 0.0993) 
clk__L2_I1/Y (0.367 0.3597) load=1.04067(pf) 

clk__L2_I0/A (0.1135 0.1001) 
clk__L2_I0/Y (0.3692 0.3618) load=1.04723(pf) 

iDFF_1/q_reg/CLK (0.3759 0.3685) 

iDFF_2/q_reg/CLK (0.3695 0.3621) 

iDFF_3/q_reg/CLK (0.3732 0.3659) 

iDFF_4/q_reg/CLK (0.3758 0.3684) 

iDFF_7/q_reg/CLK (0.3728 0.3654) 

iDFF_8/q_reg/CLK (0.3732 0.3658) 

iDFF_11/q_reg/CLK (0.3758 0.3684) 

iDFF_12/q_reg/CLK (0.3759 0.3685) 

iDFF_14/q_reg/CLK (0.3747 0.3673) 

iDFF_15/q_reg/CLK (0.3752 0.3678) 

iDFF_16/q_reg/CLK (0.376 0.3686) 

DFF_1/q_reg/CLK (0.3774 0.37) 

DFF_2/q_reg/CLK (0.3726 0.3653) 

DFF_3/q_reg/CLK (0.3745 0.3671) 

DFF_4/q_reg/CLK (0.3767 0.3693) 

DFF_5/q_reg/CLK (0.3779 0.3705) 

DFF_7/q_reg/CLK (0.3709 0.3635) 

DFF_8/q_reg/CLK (0.3748 0.3674) 

DFF_11/q_reg/CLK (0.3762 0.3688) 

DFF_12/q_reg/CLK (0.3764 0.369) 

DFF_14/q_reg/CLK (0.3776 0.3702) 

DFF_15/q_reg/CLK (0.3752 0.3678) 

DFF_16/q_reg/CLK (0.3771 0.3697) 

oDFF_1/q_reg/CLK (0.378 0.3706) 

oDFF_2/q_reg/CLK (0.3728 0.3654) 

oDFF_3/q_reg/CLK (0.3753 0.3679) 

oDFF_4/q_reg/CLK (0.3772 0.3698) 

oDFF_6/q_reg/CLK (0.3697 0.3623) 

oDFF_7/q_reg/CLK (0.3726 0.3652) 

oDFF_8/q_reg/CLK (0.3748 0.3674) 

oDFF_11/q_reg/CLK (0.3761 0.3687) 

oDFF_12/q_reg/CLK (0.3766 0.3692) 

oDFF_14/q_reg/CLK (0.3776 0.3702) 

oDFF_15/q_reg/CLK (0.3762 0.3688) 

oDFF_16/q_reg/CLK (0.3768 0.3694) 

iDFF_5/q_reg/CLK (0.3817 0.3744) 

iDFF_6/q_reg/CLK (0.3773 0.37) 

iDFF_9/q_reg/CLK (0.39 0.3827) 

iDFF_10/q_reg/CLK (0.3778 0.3705) 

iDFF_13/q_reg/CLK (0.3801 0.3728) 

iDFF_20/q_reg/CLK (0.3867 0.3794) 

iDFF_23/q_reg/CLK (0.39 0.3827) 

iDFF_24/q_reg/CLK (0.3894 0.3821) 

iDFF_31/q_reg/CLK (0.3926 0.3853) 

iDFF_32/q_reg/CLK (0.3921 0.3847) 

iDFF_33/q_reg/CLK (0.3844 0.3771) 

iDFF_34/q_reg/CLK (0.3699 0.3626) 

iDFF_35/q_reg/CLK (0.3895 0.3822) 

iDFF_36/q_reg/CLK (0.3891 0.3818) 

iDFF_37/q_reg/CLK (0.3877 0.3804) 

iDFF_38/q_reg/CLK (0.3716 0.3643) 

iDFF_40/q_reg/CLK (0.3775 0.3702) 

iDFF_41/q_reg/CLK (0.3884 0.3811) 

DFF_6/q_reg/CLK (0.3742 0.3669) 

DFF_9/q_reg/CLK (0.3891 0.3818) 

DFF_10/q_reg/CLK (0.3861 0.3788) 

DFF_13/q_reg/CLK (0.3895 0.3822) 

DFF_20/q_reg/CLK (0.3884 0.3811) 

DFF_24/q_reg/CLK (0.3879 0.3806) 

DFF_28/q_reg/CLK (0.3909 0.3836) 

DFF_31/q_reg/CLK (0.3924 0.3851) 

DFF_32/q_reg/CLK (0.3831 0.3758) 

oDFF_5/q_reg/CLK (0.3895 0.3822) 

oDFF_9/q_reg/CLK (0.3896 0.3823) 

oDFF_10/q_reg/CLK (0.3902 0.3829) 

oDFF_13/q_reg/CLK (0.39 0.3827) 

oDFF_20/q_reg/CLK (0.3905 0.3832) 

oDFF_24/q_reg/CLK (0.3905 0.3832) 

oDFF_28/q_reg/CLK (0.3918 0.3845) 

oDFF_32/q_reg/CLK (0.3829 0.3756) 

iDFF_17/q_reg/CLK (0.372 0.3646) 

iDFF_18/q_reg/CLK (0.3754 0.368) 

iDFF_19/q_reg/CLK (0.3778 0.3705) 

iDFF_21/q_reg/CLK (0.3727 0.3653) 

iDFF_22/q_reg/CLK (0.3771 0.3697) 

iDFF_25/q_reg/CLK (0.3707 0.3633) 

iDFF_26/q_reg/CLK (0.3798 0.3724) 

iDFF_27/q_reg/CLK (0.3812 0.3738) 

iDFF_28/q_reg/CLK (0.3832 0.3758) 

iDFF_29/q_reg/CLK (0.3711 0.3637) 

iDFF_30/q_reg/CLK (0.3773 0.3699) 

iDFF_39/q_reg/CLK (0.373 0.3656) 

DFF_17/q_reg/CLK (0.3725 0.3651) 

DFF_18/q_reg/CLK (0.3724 0.365) 

DFF_19/q_reg/CLK (0.3773 0.3699) 

DFF_21/q_reg/CLK (0.3715 0.3641) 

DFF_22/q_reg/CLK (0.3765 0.3691) 

DFF_23/q_reg/CLK (0.3783 0.3709) 

DFF_25/q_reg/CLK (0.377 0.3696) 

DFF_26/q_reg/CLK (0.3809 0.3735) 

DFF_27/q_reg/CLK (0.3829 0.3755) 

DFF_29/q_reg/CLK (0.3753 0.3679) 

DFF_30/q_reg/CLK (0.3764 0.369) 

oDFF_17/q_reg/CLK (0.3724 0.365) 

oDFF_18/q_reg/CLK (0.3755 0.3681) 

oDFF_19/q_reg/CLK (0.3773 0.3699) 

oDFF_21/q_reg/CLK (0.3709 0.3635) 

oDFF_22/q_reg/CLK (0.3771 0.3697) 

oDFF_23/q_reg/CLK (0.3783 0.3709) 

oDFF_25/q_reg/CLK (0.38 0.3725) 

oDFF_26/q_reg/CLK (0.3817 0.3743) 

oDFF_27/q_reg/CLK (0.3824 0.375) 

oDFF_29/q_reg/CLK (0.3762 0.3688) 

oDFF_30/q_reg/CLK (0.3767 0.3693) 

oDFF_31/q_reg/CLK (0.3835 0.3761) 

