#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 22 23:26:34 2020
# Process ID: 10732
# Current directory: D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/prj/xilinx/template.runs/FFT_synth_1
# Command line: vivado.exe -log FFT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT.tcl
# Log file: D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/prj/xilinx/template.runs/FFT_synth_1/FFT.vds
# Journal file: D:/project/FPGA/My_FPGA/TCL_project/Sim/FFT_sim/prj/xilinx/template.runs/FFT_synth_1\vivado.jou
#-----------------------------------------------------------
source FFT.tcl -notrace
