<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2022.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info=""/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value=""/>
      <Properties Property="PROBES.FILE" value=""/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/bmp_top.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_hw_i/ila_0" gui_info="">
      <Properties Property="CONTROL.DATA_DEPTH" value="131072"/>
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CONTROL.TRIGGER_MODE" value="BASIC_ONLY"/>
      <Properties Property="CONTROL.TRIGGER_POSITION" value="0"/>
      <Properties Property="CONTROL.WINDOW_COUNT" value="1"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="50"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_hw_i/vio_0_probe_out0" gui_info="dashboard_1/hw_vio_1=0,hw_ila_1/hw_vio_1=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_hw_i/htu21_smp_0_cmd[7]"/>
        <net name="design_hw_i/htu21_smp_0_cmd[6]"/>
        <net name="design_hw_i/htu21_smp_0_cmd[5]"/>
        <net name="design_hw_i/htu21_smp_0_cmd[4]"/>
        <net name="design_hw_i/htu21_smp_0_cmd[3]"/>
        <net name="design_hw_i/htu21_smp_0_cmd[2]"/>
        <net name="design_hw_i/htu21_smp_0_cmd[1]"/>
        <net name="design_hw_i/htu21_smp_0_cmd[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_hw_i/htu21_smp_0_iic_rst"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_hw_i/htu21_smp_0_iic_write[7]"/>
        <net name="design_hw_i/htu21_smp_0_iic_write[6]"/>
        <net name="design_hw_i/htu21_smp_0_iic_write[5]"/>
        <net name="design_hw_i/htu21_smp_0_iic_write[4]"/>
        <net name="design_hw_i/htu21_smp_0_iic_write[3]"/>
        <net name="design_hw_i/htu21_smp_0_iic_write[2]"/>
        <net name="design_hw_i/htu21_smp_0_iic_write[1]"/>
        <net name="design_hw_i/htu21_smp_0_iic_write[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq4&apos;hX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[3:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq4&apos;hX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
        <Option Id="ENUM.IDLE" value="eq4&apos;b1110"/>
        <Option Id="ENUM.SETUP" value="eq4&apos;b0000"/>
        <Option Id="ENUM.START_ADDR" value="eq4&apos;b0100"/>
        <Option Id="ENUM.START_ADDR_TRANS" value="eq4&apos;b0101"/>
        <Option Id="ENUM.START_DATA" value="eq4&apos;b1010"/>
        <Option Id="ENUM.START_DATA_TRANS" value="eq4&apos;b1011"/>
        <Option Id="ENUM.START_REG_ADDR" value="eq4&apos;b0111"/>
        <Option Id="ENUM.START_REG_ADDR_TRANS" value="eq4&apos;b1000"/>
        <Option Id="ENUM.WRITE_ADDR" value="eq4&apos;b0011"/>
        <Option Id="ENUM.WRITE_DATA" value="eq4&apos;b1001"/>
        <Option Id="ENUM.WRITE_REG_ADDR" value="eq4&apos;b0110"/>
        <Option Id="ENUM.WRITE_START" value="eq4&apos;b0001"/>
        <Option Id="ENUM.WRITE_START_TRANS" value="eq4&apos;b0010"/>
        <Option Id="ENUM.WRITE_STOP" value="eq4&apos;b1100"/>
        <Option Id="ENUM.WRITE_STOP_TRANS" value="eq4&apos;b1101"/>
      </probeOptions>
      <nets>
        <net name="design_hw_i/htu21_smp_0_state_debug[3]"/>
        <net name="design_hw_i/htu21_smp_0_state_debug[2]"/>
        <net name="design_hw_i/htu21_smp_0_state_debug[1]"/>
        <net name="design_hw_i/htu21_smp_0_state_debug[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq5&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[4:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq5&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_hw_i/htu21_smp_0_state_debug[4]"/>
        <net name="design_hw_i/htu21_smp_0_state_debug[3]"/>
        <net name="design_hw_i/htu21_smp_0_state_debug[2]"/>
        <net name="design_hw_i/htu21_smp_0_state_debug[1]"/>
        <net name="design_hw_i/htu21_smp_0_state_debug[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_hw_i/i2c_main_0_mod_rdata[7]"/>
        <net name="design_hw_i/i2c_main_0_mod_rdata[6]"/>
        <net name="design_hw_i/i2c_main_0_mod_rdata[5]"/>
        <net name="design_hw_i/i2c_main_0_mod_rdata[4]"/>
        <net name="design_hw_i/i2c_main_0_mod_rdata[3]"/>
        <net name="design_hw_i/i2c_main_0_mod_rdata[2]"/>
        <net name="design_hw_i/i2c_main_0_mod_rdata[1]"/>
        <net name="design_hw_i/i2c_main_0_mod_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila_data" busType="net" source="netlist" spec="ILA_DATA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="design_hw_i/i2c_main_0_mod_sta[7]"/>
        <net name="design_hw_i/i2c_main_0_mod_sta[6]"/>
        <net name="design_hw_i/i2c_main_0_mod_sta[5]"/>
        <net name="design_hw_i/i2c_main_0_mod_sta[4]"/>
        <net name="design_hw_i/i2c_main_0_mod_sta[3]"/>
        <net name="design_hw_i/i2c_main_0_mod_sta[2]"/>
        <net name="design_hw_i/i2c_main_0_mod_sta[1]"/>
        <net name="design_hw_i/i2c_main_0_mod_sta[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="design_hw_i/vio_0_probe_out0"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
