[{"DBLP title": "Sparse matrix computations on manycore GPU's.", "DBLP authors": ["Michael Garland"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391473", "OA papers": [{"PaperId": "https://openalex.org/W2128131218", "PaperTitle": "Sparse matrix computations on manycore GPU's", "Year": 2008, "CitationCount": 71, "EstimatedCitation": 71, "Affiliations": {"Nvidia (United States)": 1.0}, "Authors": ["Michael Garland"]}]}, {"DBLP title": "Parallel programming: can we PLEASE get it right this time?", "DBLP authors": ["Tim Mattson", "Michael Wrinn"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391474", "OA papers": [{"PaperId": "https://openalex.org/W2121845205", "PaperTitle": "Parallel programming", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Intel Corporation, DuPont, WA": 1.0, "Intel (United States)": 1.0}, "Authors": ["Timothy G. Mattson", "Michael Wrinn"]}]}, {"DBLP title": "Parallelizing CAD: a timely research agenda for EDA.", "DBLP authors": ["Bryan Catanzaro", "Kurt Keutzer", "Bor-Yiing Su"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391475", "OA papers": [{"PaperId": "https://openalex.org/W2143006079", "PaperTitle": "Parallelizing CAD", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["Bryan Catanzaro", "Kurt Keutzer", "Bor-Yiing Su"]}]}, {"DBLP title": "Functionally linear decomposition and synthesis of logic circuits for FPGAs.", "DBLP authors": ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391477", "OA papers": [{"PaperId": "https://openalex.org/W2153690766", "PaperTitle": "Functionally linear decomposition and synthesis of logic circuits for FPGAs", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Tomasz Czajkowski", "Stephen J. Brown"]}]}, {"DBLP title": "FPGA area reduction by multi-output function based sequential resynthesis.", "DBLP authors": ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391478", "OA papers": [{"PaperId": "https://openalex.org/W2100249453", "PaperTitle": "FPGA area reduction by multi-output function based sequential resynthesis", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"]}]}, {"DBLP title": "A generalized network flow based algorithm for power-aware FPGA memory mapping.", "DBLP authors": ["Tien-Yuan Hsu", "Ting-Chi Wang"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391479", "OA papers": [{"PaperId": "https://openalex.org/W2136413649", "PaperTitle": "A generalized network flow based algorithm for power-aware FPGA memory mapping", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Tien-Yuan Hsu", "Ting-Chi Wang"]}]}, {"DBLP title": "Enhancing timing-driven FPGA placement for pipelined netlists.", "DBLP authors": ["Kenneth Eguro", "Scott Hauck"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391480", "OA papers": [{"PaperId": "https://openalex.org/W2159108520", "PaperTitle": "Enhancing timing-driven FPGA placement for pipelined netlists", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Seattle University": 2.0}, "Authors": ["Ken Eguro", "Scott Hauck"]}]}, {"DBLP title": "Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations.", "DBLP authors": ["Xin Li", "Hongzhou Liu"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391482", "OA papers": [{"PaperId": "https://openalex.org/W2167508000", "PaperTitle": "Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Carnegie Mellon University": 1.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Xin Li", "Hongzhou Liu"]}]}, {"DBLP title": "Topology synthesis of analog circuits based on adaptively generated building blocks.", "DBLP authors": ["Angan Das", "Ranga Vemuri"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391483", "OA papers": [{"PaperId": "https://openalex.org/W2151778337", "PaperTitle": "Topology synthesis of analog circuits based on adaptively generated building blocks", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Cincinnati": 2.0}, "Authors": ["Angan Das", "Ranga Vemuri"]}]}, {"DBLP title": "Analog placement based on hierarchical module clustering.", "DBLP authors": ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391484", "OA papers": [{"PaperId": "https://openalex.org/W2127708750", "PaperTitle": "Analog placement based on hierarchical module clustering", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"National Taiwan University, Taipei, Taiwan and Springsoft, Inc., Hsinchu, Taiwan#TAB#": 1.0, "National Taiwan University": 1.0}, "Authors": ["Po-Hung Lin", "Shyh-Chang Lin"]}]}, {"DBLP title": "Run-time instruction set selection in a transmutable embedded processor.", "DBLP authors": ["Lars Bauer", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391486", "OA papers": [{"PaperId": "https://openalex.org/W2120828913", "PaperTitle": "Run-time instruction set selection in a transmutable embedded processor", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Dept. for Embedded Syst., Univ. of Karlsruhe, Karlsruhe": 3.0}, "Authors": ["Lars Bauer", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "Rapid application specific floating-point unit generation with bit-alignment.", "DBLP authors": ["Yee Jern Chong", "Sri Parameswaran"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391487", "OA papers": [{"PaperId": "https://openalex.org/W2144340634", "PaperTitle": "Rapid application specific floating-point unit generation with bit-alignment", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Yee Ling Chong", "Sri Parameswaran"]}]}, {"DBLP title": "Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency.", "DBLP authors": ["Houman Homayoun", "Sudeep Pasricha", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391488", "OA papers": [{"PaperId": "https://openalex.org/W2112141687", "PaperTitle": "Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Houman Homayoun", "Sudeep Pasricha", "Mohammad Makhzan", "Alexander V. Veidenbaum"]}]}, {"DBLP title": "C-based design flow: a case study on G.729A for voice over internet protocol (VoIP).", "DBLP authors": ["Mehrdad Reshadi", "Bita Gorjiara", "Daniel Gajski"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391489", "OA papers": [{"PaperId": "https://openalex.org/W2120734319", "PaperTitle": "C-based design flow", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Mehrdad Reshadi", "Bita Gorjara", "Daniel D. Gajski"]}]}, {"DBLP title": "Compositional verification of retiming and sequential optimizations.", "DBLP authors": ["In-Ho Moon"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391506", "OA papers": [{"PaperId": "https://openalex.org/W2138936762", "PaperTitle": "Compositional verification of retiming and sequential optimizations", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Synopsys (United States)": 1.0}, "Authors": ["In-Ho Moon"]}]}, {"DBLP title": "Tunneling and slicing: towards scalable BMC.", "DBLP authors": ["Malay K. Ganai", "Aarti Gupta"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391507", "OA papers": [{"PaperId": "https://openalex.org/W2109040066", "PaperTitle": "Tunneling and slicing", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Malay K. Ganai", "Aarti Gupta"]}]}, {"DBLP title": "Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation.", "DBLP authors": ["Yan Chen", "Fei Xie", "Jin Yang"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391508", "OA papers": [{"PaperId": "https://openalex.org/W2142928983", "PaperTitle": "Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Portland State University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Yan Chen", "Fei Xie", "Jin Yang"]}]}, {"DBLP title": "Faster symmetry discovery using sparsity of symmetries.", "DBLP authors": ["Paul T. Darga", "Karem A. Sakallah", "Igor L. Markov"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391509", "OA papers": [{"PaperId": "https://openalex.org/W2050197389", "PaperTitle": "Faster symmetry discovery using sparsity of symmetries", "Year": 2008, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Paul T. Darga", "Karem A. Sakallah", "Igor L. Markov"]}]}, {"DBLP title": "Application-driven floorplan-aware voltage island design.", "DBLP authors": ["Dipanjan Sengupta", "Resve A. Saleh"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391511", "OA papers": [{"PaperId": "https://openalex.org/W2156974682", "PaperTitle": "Application-driven floorplan-aware voltage island design", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Dipanjan Sengupta", "Resve A. Saleh"]}]}, {"DBLP title": "DeFer: deferred decision making enabled fixed-outline floorplanner.", "DBLP authors": ["Jackey Z. Yan", "Chris Chu"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391512", "OA papers": [{"PaperId": "https://openalex.org/W2141746747", "PaperTitle": "DeFer", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Jackey Z. Yan", "Chris Chu"]}]}, {"DBLP title": "Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs.", "DBLP authors": ["Zhe-Wei Jiang", "Bor-Yiing Su", "Yao-Wen Chang"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391513", "OA papers": [{"PaperId": "https://openalex.org/W2144642377", "PaperTitle": "Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"National Taiwan University": 2.0, "Berkeley, CA": 1.0}, "Authors": ["Zhewei Jiang", "Bor-Yiing Su", "Yao-Wen Chang"]}]}, {"DBLP title": "Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips.", "DBLP authors": ["Tao Xu", "Krishnendu Chakrabarty"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391514", "OA papers": [{"PaperId": "https://openalex.org/W2108056720", "PaperTitle": "Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips", "Year": 2008, "CitationCount": 129, "EstimatedCitation": 129, "Affiliations": {"Duke University": 2.0}, "Authors": ["Tao Xu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications.", "DBLP authors": ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391516", "OA papers": [{"PaperId": "https://openalex.org/W2004880844", "PaperTitle": "Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"UCLA Health": 4.0}, "Authors": ["Zhen Cao", "Brian Foo", "Lei He", "Mihaela van der Schaar"]}]}, {"DBLP title": "Feedback-controlled reliability-aware power management for real-time embedded systems.", "DBLP authors": ["Ranjani Sridharan", "Nikhil Gupta", "Rabi N. Mahapatra"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391517", "OA papers": [{"PaperId": "https://openalex.org/W2154592472", "PaperTitle": "Feedback-controlled reliability-aware power management for real-time embedded systems", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Ranjani Sridharan", "Nikhil Gupta", "Rabi N. Mahapatra"]}]}, {"DBLP title": "Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems.", "DBLP authors": ["Michel Goraczko", "Jie Liu", "Dimitrios Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391518", "OA papers": [{"PaperId": "https://openalex.org/W2122363495", "PaperTitle": "Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems", "Year": 2008, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Microsoft (United States)": 4.0, "Yale University": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Michel Goraczko", "Jie Liu", "Dimitrios K. Lymberopoulos", "Slobodan Matic", "Bodhi Priyantha", "Feng Zhao"]}]}, {"DBLP title": "Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques.", "DBLP authors": ["Ya-Shuai L\u00fc", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391519", "OA papers": [{"PaperId": "https://openalex.org/W2149256572", "PaperTitle": "Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Yashuai Lu", "Li Shen", "Libo Huang", "Zhiying Wang", "Nong Xiao"]}]}, {"DBLP title": "An automatic scratch pad memory management tool and MPEG-4 encoder case study.", "DBLP authors": ["Rogier Baert", "Eddy de Greef", "Erik Brockmeyer"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391520", "OA papers": [{"PaperId": "https://openalex.org/W2002271371", "PaperTitle": "An automatic scratch pad memory management tool and MPEG-4 encoder case study", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Imec": 3.0}, "Authors": ["Rogier Baert", "E. de Greet", "Erik Brockmeyer"]}]}, {"DBLP title": "A methodology for statistical estimation of read access yield in SRAMs.", "DBLP authors": ["Mohamed H. Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Seung Yoon", "Mohab Anis"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391522", "OA papers": [{"PaperId": "https://openalex.org/W2114810610", "PaperTitle": "A methodology for statistical estimation of read access yield in SRAMs", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Qualcomm (United States)": 5.0, "University of Waterloo": 1.0}, "Authors": ["Mohamed Hassan Abu-Rahma", "Kinshuk Chowdhury", "Joseph Wang", "Zhiqin Chen", "Sei Hyung Yoon", "Mohab Anis"]}]}, {"DBLP title": "Automated design of self-adjusting pipelines.", "DBLP authors": ["Jieyi Long", "Seda Ogrenci Memik"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391523", "OA papers": [{"PaperId": "https://openalex.org/W2093474938", "PaperTitle": "Automated design of self-adjusting pipelines", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL.": 2.0}, "Authors": ["Jieyi Long", "Gokhan Memik"]}]}, {"DBLP title": "Speedpath prediction based on learning from a small set of examples.", "DBLP authors": ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391524", "OA papers": [{"PaperId": "https://openalex.org/W2171474236", "PaperTitle": "Speedpath prediction based on learning from a small set of examples", "Year": 2008, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"University of California, Santa Barbara": 2.0, "Intel (United States)": 2.0}, "Authors": ["Pouria Bastani", "Kip Killpack", "Li-C. Wang", "Eli Chiprout"]}]}, {"DBLP title": "Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays.", "DBLP authors": ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391525", "OA papers": [{"PaperId": "https://openalex.org/W2168129320", "PaperTitle": "Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 3.0, "Fudan University": 4.0, "University of North Carolina at Charlotte": 1.0}, "Authors": ["Yi Wang", "Wai-Shing Luk", "Xuan Zeng", "Jun Tao", "Changhao Yan", "Jiarong Tong", "Wei Cai", "Jia Ni"]}]}, {"DBLP title": "Statistical waveform and current source based standard cell models for accurate timing analysis.", "DBLP authors": ["Amit Goel", "Sarma B. K. Vrudhula"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391526", "OA papers": [{"PaperId": "https://openalex.org/W2133970570", "PaperTitle": "Statistical waveform and current source based standard cell models for accurate timing analysis", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Amit Goel", "Sarma Vrudhula"]}]}, {"DBLP title": "SystemVerilog implicit port enhancements accelerate system design & verification.", "DBLP authors": ["Clifford E. Cummings"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391528", "OA papers": [{"PaperId": "https://openalex.org/W2027728092", "PaperTitle": "SystemVerilog implicit port enhancements accelerate system design &amp; verification", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Sunburst Design, Inc., Beaverton, OR": 1.0}, "Authors": ["Clifford I. Cummings"]}]}, {"DBLP title": "WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines.", "DBLP authors": ["Wei Dong", "Peng Li", "Xiaoji Ye"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391531", "OA papers": [{"PaperId": "https://openalex.org/W2169446136", "PaperTitle": "WavePipe", "Year": 2008, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Wei Dong", "Peng Li", "Xiaoji Ye"]}]}, {"DBLP title": "The mixed signal optimum energy point: voltage and parallelism.", "DBLP authors": ["Brian P. Ginsburg", "Anantha P. Chandrakasan"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391532", "OA papers": [{"PaperId": "https://openalex.org/W2114408076", "PaperTitle": "The mixed signal optimum energy point", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"TEXAS INSTRUMENTS (Dallas, TX)": 1.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Brian P. Ginsburg", "Anantha P. Chandrakasan"]}]}, {"DBLP title": "Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs.", "DBLP authors": ["Chaitanya Kshirsagar", "Mohamed N. El-Zeftawi", "Kaustav Banerjee"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391533", "OA papers": [{"PaperId": "https://openalex.org/W2118371127", "PaperTitle": "Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Chaitanya Kshirsagar", "Mohamed N. Elzeftawi", "Kaustav Banerjee"]}]}, {"DBLP title": "Assertion-based verification of a 32 thread SPARCTM CMT microprocessor.", "DBLP authors": ["Babu Turumella", "Mukesh Sharma"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391535", "OA papers": [{"PaperId": "https://openalex.org/W2103283735", "PaperTitle": "Assertion-based verification of a 32 thread SPARC\u2122 CMT microprocessor", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Oracle (United States)": 2.0}, "Authors": ["B. Turumella", "Mukesh Sharma"]}]}, {"DBLP title": "Functional test selection based on unsupervised support vector analysis.", "DBLP authors": ["Onur Guzey", "Li-C. Wang", "Jeremy R. Levitt", "Harry Foster"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391536", "OA papers": [{"PaperId": "https://openalex.org/W2118485338", "PaperTitle": "Functional test selection based on unsupervised support vector analysis", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, Santa Barbara": 2.0, "Siemens (Hungary)": 1.0, "Mentor": 1.0}, "Authors": ["Onur Guzey", "Li-C. Wang", "Jeremy I. Levitt", "Harry Foster"]}]}, {"DBLP title": "Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic.", "DBLP authors": ["C. Richard Ho", "Michael Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David E. Shaw"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391537", "OA papers": [{"PaperId": "https://openalex.org/W2113539181", "PaperTitle": "Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"D. E. Shaw Research": 6.0}, "Authors": ["Chi-Tang Ho", "Matthias Theobald", "Martin M. Deneroff", "Ron O. Dror", "Joseph Gagliardo", "David T. Shaw"]}]}, {"DBLP title": "Technology exploration for graphene nanoribbon FETs.", "DBLP authors": ["Mihir R. Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391539", "OA papers": [{"PaperId": "https://openalex.org/W2133850121", "PaperTitle": "Technology exploration for graphene nanoribbon FETs", "Year": 2008, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Rice University": 2.0, "University of Florida": 2.0}, "Authors": ["Mihir Choudhury", "Youngki Yoon", "Jing Guo", "Kartik Mohanram"]}]}, {"DBLP title": "Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement.", "DBLP authors": ["Jing Li", "Charles Augustine", "Sayeef S. Salahuddin", "Kaushik Roy"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391540", "OA papers": [{"PaperId": "https://openalex.org/W2148394909", "PaperTitle": "Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement", "Year": 2008, "CitationCount": 76, "EstimatedCitation": 76, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Jing Li", "Charles Augustine", "Sayeef Salahuddin", "Kaushik Roy"]}]}, {"DBLP title": "A progressive-ILP based routing algorithm for cross-referencing biochips.", "DBLP authors": ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391541", "OA papers": [{"PaperId": "https://openalex.org/W2124050210", "PaperTitle": "A progressive-ILP based routing algorithm for cross-referencing biochips", "Year": 2008, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"National Taiwan University": 3.0, "University of Minnesota System": 1.0}, "Authors": ["Ping-Hung Yuh", "Sachin S. Sapatnekar", "Chia-Lin Yang", "Yao-Wen Chang"]}]}, {"DBLP title": "High-performance timing simulation of embedded software.", "DBLP authors": ["J\u00fcrgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391543", "OA papers": [{"PaperId": "https://openalex.org/W2096258337", "PaperTitle": "High-performance timing simulation of embedded software", "Year": 2008, "CitationCount": 105, "EstimatedCitation": 105, "Affiliations": {"University of T\u00fcbingen": 1.0, "Research Center for Information Technology": 3.0}, "Authors": ["Jurgen Schnerr", "Oliver Bringmann", "Alexander Viehl", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts.", "DBLP authors": ["Swarup Mohalik", "A. C. Rajeev", "Manoj G. Dixit", "S. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391544", "OA papers": [{"PaperId": "https://openalex.org/W2163212148", "PaperTitle": "Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"General Motors (India)": 4.0, "Tata Institute of Fundamental Research": 2.0, "General Motors (United States)": 1.0}, "Authors": ["Swarup Kumar Mohalik", "A.C. Rajeev", "Manoj Dixit", "K. P. Ramesh", "P. Vijay Suman", "Paritosh K. Pandya", "Shengbing Jiang"]}]}, {"DBLP title": "Exploring locking & partitioning for predictable shared caches on multi-cores.", "DBLP authors": ["Vivy Suhendra", "Tulika Mitra"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391545", "OA papers": [{"PaperId": "https://openalex.org/W2171774238", "PaperTitle": "Exploring locking &amp; partitioning for predictable shared caches on multi-cores", "Year": 2008, "CitationCount": 118, "EstimatedCitation": 118, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Vivy Suhendra", "Tulika Mitra"]}]}, {"DBLP title": "Miss reduction in embedded processors through dynamic, power-friendly cache design.", "DBLP authors": ["Garo Bournoutian", "Alex Orailoglu"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391546", "OA papers": [{"PaperId": "https://openalex.org/W2133369683", "PaperTitle": "Miss reduction in embedded processors through dynamic, power-friendly cache design", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Garo Bournoutian", "Alex Orailoglu"]}]}, {"DBLP title": "Characterizing chip-multiprocessor variability-tolerance.", "DBLP authors": ["Sebastian Herbert", "Diana Marculescu"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391550", "OA papers": [{"PaperId": "https://openalex.org/W1995516682", "PaperTitle": "Characterizing chip-multiprocessor variability-tolerance", "Year": 2008, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Sebastian Herbert", "Diana Marculescu"]}]}, {"DBLP title": "Cache modeling in probabilistic execution time analysis.", "DBLP authors": ["Yun Liang", "Tulika Mitra"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391551", "OA papers": [{"PaperId": "https://openalex.org/W2160227133", "PaperTitle": "Cache modeling in probabilistic execution time analysis", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Yun Liang", "Tulika Mitra"]}]}, {"DBLP title": "Multiprocessor performance estimation using hybrid simulation.", "DBLP authors": ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391552", "OA papers": [{"PaperId": "https://openalex.org/W2120713299", "PaperTitle": "Multiprocessor performance estimation using hybrid simulation", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"RWTH Aachen University": 6.0}, "Authors": ["Lei Gao", "Kingshuk Karuri", "Stefan Kraemer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"]}]}, {"DBLP title": "Multithreaded simulation for synchronous dataflow graphs.", "DBLP authors": ["Chia-Jui Hsu", "Jos\u00e9 Luis Pino", "Shuvra S. Bhattacharyya"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391553", "OA papers": [{"PaperId": "https://openalex.org/W2070708771", "PaperTitle": "Multithreaded simulation for synchronous dataflow graphs", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Agilent Technologies (United States)": 2.0, "University of Maryland, College Park": 1.0}, "Authors": ["Chia-Jui Hsu", "Jos\u00e9 A. Pino", "Shuvra S. Bhattacharyya"]}]}, {"DBLP title": "Statistical diagnosis of unmodeled systematic timing effects.", "DBLP authors": ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391566", "OA papers": [{"PaperId": "https://openalex.org/W2121783291", "PaperTitle": "Statistical diagnosis of unmodeled systematic timing effects", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of California, Santa Barbara": 3.0, "Freescale semiconductor": 1.0}, "Authors": ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"]}]}, {"DBLP title": "Multiple defect diagnosis using no assumptions on failing pattern characteristics.", "DBLP authors": ["Xiaochun Yu", "R. D. (Shawn) Blanton"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391567", "OA papers": [{"PaperId": "https://openalex.org/W2095725913", "PaperTitle": "Multiple defect diagnosis using no assumptions on failing pattern characteristics", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Xiaochun Yu", "Ronald E. Blanton"]}]}, {"DBLP title": "Precise failure localization using automated layout analysis of diagnosis candidates.", "DBLP authors": ["Wing Chiu Tam", "Osei Poku", "R. D. (Shawn) Blanton"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391568", "OA papers": [{"PaperId": "https://openalex.org/W1967088554", "PaperTitle": "Precise failure localization using automated layout analysis of diagnosis candidates", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Wing Chiu Tarn", "Osei Poku", "R.D. Blanton"]}]}, {"DBLP title": "IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors.", "DBLP authors": ["Sung-Boem Park", "Subhasish Mitra"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391569", "OA papers": [{"PaperId": "https://openalex.org/W2145913625", "PaperTitle": "IFRA", "Year": 2008, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Sung-Boem Park", "Subhasish Mitra"]}]}, {"DBLP title": "Automatic architecture refinement techniques for customizing processing elements.", "DBLP authors": ["Bita Gorjiara", "Daniel Gajski"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391571", "OA papers": [{"PaperId": "https://openalex.org/W2096865686", "PaperTitle": "Automatic architecture refinement techniques for customizing processing elements", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Bita Gorjiara", "Daniel D. Gajski"]}]}, {"DBLP title": "Formal datapath representation and manipulation for implementing DSP transforms.", "DBLP authors": ["Peter A. Milder", "Franz Franchetti", "James C. Hoe", "Markus P\u00fcschel"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391572", "OA papers": [{"PaperId": "https://openalex.org/W2138507146", "PaperTitle": "Formal datapath representation and manipulation for implementing DSP transforms", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Peter Milder", "Franz Franchetti", "James C. Hoe", "Markus P\u00fcschel"]}]}, {"DBLP title": "Symbolic noise analysis approach to computational hardware optimization.", "DBLP authors": ["Arash Ahmadi", "Mark Zwolinski"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391573", "OA papers": [{"PaperId": "https://openalex.org/W2159986628", "PaperTitle": "Symbolic noise analysis approach to computational hardware optimization", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Southampton": 2.0}, "Authors": ["Arash Ahmadi", "Mark Zwolinski"]}]}, {"DBLP title": "Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform.", "DBLP authors": ["Yu Pang", "Katarzyna Radecka"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391574", "OA papers": [{"PaperId": "https://openalex.org/W2113155657", "PaperTitle": "Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"McGill University": 2.0}, "Authors": ["Yu Pang", "Katarzyna Radecka"]}]}, {"DBLP title": "Parameterized timing analysis with general delay models and arbitrary variation sources.", "DBLP authors": ["Khaled R. Heloue", "Farid N. Najm"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391576", "OA papers": [{"PaperId": "https://openalex.org/W2159009135", "PaperTitle": "Parameterized timing analysis with general delay models and arbitrary variation sources", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Dept. of ECE, Toronto Univ., Toronto, ON": 2.0}, "Authors": ["Khaled R. Heloue", "Farid N. Najm"]}]}, {"DBLP title": "DeMOR: decentralized model order reduction of linear networks with massive ports.", "DBLP authors": ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce McGaughy"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391577", "OA papers": [{"PaperId": "https://openalex.org/W2010005804", "PaperTitle": "DeMOR", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Riverside": 4.0, "Cadence Design Systems (United States)": 1.0}, "Authors": ["Boyuan Yan", "Lingfei Zhou", "Sheldon X.-D. Tan", "Jie Chen", "Bruce W. McGaughy"]}]}, {"DBLP title": "Stochastic integral equation solver for efficient variation-aware interconnect extraction.", "DBLP authors": ["Tarek Moselhy", "Luca Daniel"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391578", "OA papers": [{"PaperId": "https://openalex.org/W2131797094", "PaperTitle": "Stochastic integral equation solver for efficient variation-aware interconnect extraction", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Massachusetts Institute of Technology": 2.0}, "Authors": ["Tarek Ei-Moselhy", "Daniel K. Sodickson"]}]}, {"DBLP title": "Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects.", "DBLP authors": ["Ki Jin Han", "Madhavan Swaminathan", "Ege Engin"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391579", "OA papers": [{"PaperId": "https://openalex.org/W1992872299", "PaperTitle": "Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Ki Jin Han", "Madhavan Swaminathan", "Ege Engin"]}]}, {"DBLP title": "Driver waveform computation for timing analysis with multiple voltage threshold driver models.", "DBLP authors": ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory Schaeffer", "Revanta Banerji", "Hemlata Gupta"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391580", "OA papers": [{"PaperId": "https://openalex.org/W2105204017", "PaperTitle": "Driver waveform computation for timing analysis with multiple voltage threshold driver models", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"IBM (United States)": 6.0}, "Authors": ["Peter Feldmann", "Soroush Abbaspour", "Debjit Sinha", "Gregory M. Schaeffer", "Revanta Banerji", "Hemlata Gupta"]}]}, {"DBLP title": "Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder.", "DBLP authors": ["Hazem Moussa", "Amer Baghdadi", "Michel J\u00e9z\u00e9quel"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391582", "OA papers": [{"PaperId": "https://openalex.org/W1968275584", "PaperTitle": "Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Institut Mines-T\u00e9l\u00e9com": 3.0}, "Authors": ["Hazem Moussa", "Amer Baghdadi", "Michel Jezequel"]}]}, {"DBLP title": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing.", "DBLP authors": ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391583", "OA papers": [{"PaperId": "https://openalex.org/W2104937637", "PaperTitle": "An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Aydin O. Balkan", "Gang Qu", "Uzi Vishkin"]}]}, {"DBLP title": "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip.", "DBLP authors": ["Zhen Zhang", "Alain Greiner", "Sami Taktak"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391584", "OA papers": [{"PaperId": "https://openalex.org/W2151039403", "PaperTitle": "A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip", "Year": 2008, "CitationCount": 192, "EstimatedCitation": 192, "Affiliations": {"Sorbonne University": 3.0}, "Authors": ["Zhen Zhang", "Alain Greiner", "Sami Taktak"]}]}, {"DBLP title": "A practical approach of memory access parallelization to exploit multiple off-chip DDR memories.", "DBLP authors": ["Woo-Cheol Kwon", "Sungjoo Yoo", "Sung-Min Hong", "Byeong Min", "Kyu-Myung Choi", "Soo-Kwan Eo"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391585", "OA papers": [{"PaperId": "https://openalex.org/W2060069274", "PaperTitle": "A practical approach of memory access parallelization to exploit multiple off-chip DDR memories", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Samsung (South Korea)": 6.0}, "Authors": ["Woocheol Kwon", "Sungjoo Yoo", "Sungmin Hong", "Byeong Mee Min", "Kyu-Myung Choi", "Soo-Kwan Eo"]}]}, {"DBLP title": "Transistor level gate modeling for accurate and fast timing, noise, and power analysis.", "DBLP authors": ["S. Raja", "F. Varadi", "Murat R. Becer", "Joao Geada"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391588", "OA papers": [{"PaperId": "https://openalex.org/W2106251971", "PaperTitle": "Transistor level gate modeling for accurate and fast timing, noise, and power analysis", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"CLK Design Automation, Littleton, MA": 4.0}, "Authors": ["S. Raja", "F. Varadi", "M. Becer", "Joao M. Geada"]}]}, {"DBLP title": "A \"true\" electrical cell model for timing, noise, and power grid verification.", "DBLP authors": ["Noel Menezes", "Chandramouli V. Kashyap", "Chirayu S. Amin"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391589", "OA papers": [{"PaperId": "https://openalex.org/W2031705561", "PaperTitle": "A \"true\" electrical cell model for timing, noise, and power grid verification", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Noel Menezes", "Chandramouli Kashyap", "Chirayu Amin"]}]}, {"DBLP title": "Challenges in gate level modeling for delay and SI at 65nm and below.", "DBLP authors": ["Igor Keller", "King Ho Tam", "Vinod Kariat"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391590", "OA papers": [{"PaperId": "https://openalex.org/W2153387509", "PaperTitle": "Challenges in gate level modeling for delay and SI at 65nm and below", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Cadence Design Systems (United States)": 3.0}, "Authors": ["Igor Keller", "Ho Huu Minh Tarn", "Vinod Kariat"]}]}, {"DBLP title": "Addressing library creation challenges from recent Liberty extensions.", "DBLP authors": ["Richard Trihy"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391591", "OA papers": [{"PaperId": "https://openalex.org/W2090379425", "PaperTitle": "Addressing library creation challenges from recent Liberty extensions", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Synopsys (United States)": 1.0}, "Authors": ["R.J. Trihy"]}]}, {"DBLP title": "SystemClick: a domain-specific framework for early exploration using functional performance models.", "DBLP authors": ["Christian Sauer", "Matthias Gries", "Hans-Peter L\u00f6b"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391593", "OA papers": [{"PaperId": "https://openalex.org/W2106968725", "PaperTitle": "SystemClick", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Infineon Technologies (Germany)": 3.0}, "Authors": ["Christian Sauer", "Matthias Gries", "Hans Peter L\u00f6b"]}]}, {"DBLP title": "Applying passive RFID system to wireless headphones for extreme low power consumption.", "DBLP authors": ["Joon Goo Lee", "Dongha Jung", "Jiho Chu", "Seokjoong Hwang", "Jong-Kook Kim", "Janam Ku", "Seon Wook Kim"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391594", "OA papers": [{"PaperId": "https://openalex.org/W2129312213", "PaperTitle": "Applying passive RFID system to wireless headphones for extreme low power consumption", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea University": 5.0, "Samsung (South Korea)": 1.0, " Korea University, Seoul, Korea": 1.0}, "Authors": ["Joon-Goo Lee", "Dongha Jung", "JiHo Chu", "Seok Joong Hwang", "Joongheon Kim", "Ja-nam Ku", "Seon Jeong Kim"]}]}, {"DBLP title": "Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems.", "DBLP authors": ["Shreyas Sen", "Vishwanath Natarajan", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391595", "OA papers": [{"PaperId": "https://openalex.org/W2116521294", "PaperTitle": "Pro-VIZOR", "Year": 2008, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Shreyas Sen", "V. Natarajan", "R. Senguttuvan", "Abhijit Chatterjee"]}]}, {"DBLP title": "Automated design of tunable impedance matching networks for reconfigurable wireless applications.", "DBLP authors": ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391596", "OA papers": [{"PaperId": "https://openalex.org/W2109576607", "PaperTitle": "Automated design of tunable impedance matching networks for reconfigurable wireless applications", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Rice University": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Arthur Nieuwoudt", "Jamil Kawa", "Yehia Massoud"]}]}, {"DBLP title": "ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction.", "DBLP authors": ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391598", "OA papers": [{"PaperId": "https://openalex.org/W2169435381", "PaperTitle": "ELIAD", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Minsik Cho", "Kun Yuan", "Yongchan Ban", "David Z. Pan"]}]}, {"DBLP title": "Predictive formulae for OPC with applications to lithography-friendly routing.", "DBLP authors": ["Tai-Chen Chen", "Guang-Wan Liao", "Yao-Wen Chang"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391599", "OA papers": [{"PaperId": "https://openalex.org/W2125031708", "PaperTitle": "Predictive formulae for OPC with applications to lithography-friendly routing", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"National Central University": 0.5, "National Taiwan University": 2.5}, "Authors": ["Tai-Chen Chen", "Guang-Wan Liao", "Yao-Wen Chang"]}]}, {"DBLP title": "Dose map and placement co-optimization for timing yield enhancement and leakage power reduction.", "DBLP authors": ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391600", "OA papers": [{"PaperId": "https://openalex.org/W2097335949", "PaperTitle": "Dose map and placement co-optimization for timing yield enhancement and leakage power reduction", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Kwangok Jeong", "Andrew B. Kahng", "Chul-Hong Park", "Hailong Yao"]}]}, {"DBLP title": "Design-process integration for performance-based OPC framework.", "DBLP authors": ["Siew-Hong Teh", "Chun-Huat Heng", "Arthur Tay"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391601", "OA papers": [{"PaperId": "https://openalex.org/W2126654401", "PaperTitle": "Design-process integration for performance-based OPC framework", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National University of Singapore": 3.0}, "Authors": ["Siew-Hong Teh", "Chun-Huat Heng", "Arthur Tay"]}]}, {"DBLP title": "An efficient incremental algorithm for min-area retiming.", "DBLP authors": ["Jia Wang", "Hai Zhou"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391603", "OA papers": [{"PaperId": "https://openalex.org/W2128957415", "PaperTitle": "An efficient incremental algorithm for min-area retiming", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Electr. Eng. & Comput. Sci., Northwestern Univ., Evanston, IL": 2.0}, "Authors": ["Jia Wang", "Hai Zhou"]}]}, {"DBLP title": "Scalable min-register retiming under timing and initializability constraints.", "DBLP authors": ["Aaron P. Hurst", "Alan Mishchenko", "Robert K. Brayton"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391604", "OA papers": [{"PaperId": "https://openalex.org/W2004706337", "PaperTitle": "Scalable min-register retiming under timing and initializability constraints", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Berkeley": 3.0}, "Authors": ["A. M. Hurst", "Alan Mishchenko", "Robert K. Brayton"]}]}, {"DBLP title": "Merging nodes under sequential observability.", "DBLP authors": ["Michael L. Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391605", "OA papers": [{"PaperId": "https://openalex.org/W2152641842", "PaperTitle": "Merging nodes under sequential observability", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California at Berkeley, CA and IBM Systems and Technology Group, Austin, TX#TAB#": 1.0, "IBM (United States)": 1.0, "University of California, Berkeley": 2.0}, "Authors": ["Michael Case", "Victor N. Kravets", "Alan Mishchenko", "Robert K. Brayton"]}]}, {"DBLP title": "N-variant IC design: methodology and applications.", "DBLP authors": ["Yousra Alkabani", "Farinaz Koushanfar"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391606", "OA papers": [{"PaperId": "https://openalex.org/W2127011511", "PaperTitle": "N-variant IC design", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Rice University": 2.0}, "Authors": ["Yousra Alkabani", "Farinaz Koushanfar"]}]}, {"DBLP title": "Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement.", "DBLP authors": ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Hai Li", "Yiran Chen"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391610", "OA papers": [{"PaperId": "https://openalex.org/W2148831941", "PaperTitle": "Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement", "Year": 2008, "CitationCount": 285, "EstimatedCitation": 285, "Affiliations": {"Pennsylvania State University": 4.0, "Seagate (United States)": 2.0}, "Authors": ["Xiangyu Dong", "Xiaoxia Wu", "Guangyu Sun", "Yuan Xie", "Helen K. Li", "Yi Chen"]}]}, {"DBLP title": "Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM.", "DBLP authors": ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391611", "OA papers": [{"PaperId": "https://openalex.org/W2118322550", "PaperTitle": "Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan"]}]}, {"DBLP title": "Topological routing to maximize routability for package substrate.", "DBLP authors": ["Shenghua Liu", "Guoqiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391612", "OA papers": [{"PaperId": "https://openalex.org/W2117840678", "PaperTitle": "Topological routing to maximize routability for package substrate", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 2.0, "Magma Design Autom. Inc., San Jose, CA": 2.0, "University of California, Los Angeles": 2.0, "University of Minnesota": 1.0}, "Authors": ["Sheng Hua Liu", "Guo-Qiang Chen", "Tom Tong Jing", "Lei He", "Tianpei Zhang", "Robi Dutta", "Xianlong Hong"]}]}, {"DBLP title": "Low power passive equalizer optimization using tritonic step response.", "DBLP authors": ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391613", "OA papers": [{"PaperId": "https://openalex.org/W2110792167", "PaperTitle": "Low power passive equalizer optimization using tritonic step response", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 3.0, "Tsinghua University": 1.0, "IBM Research - Thomas J. Watson Research Center": 1.0, "Poughkeepsie Public Library District": 1.0, "IBM System and Technology Group, Austin, TX#TAB#": 1.0, "University of California, Berkeley": 1.0}, "Authors": ["Ling Zhang", "Wenjian Yu", "Haikun Zhu", "Alina Deutsch", "George A. Katopis", "Daniel M. Dreps", "Ernest S. Kuh", "Chung-Kuan Cheng"]}]}, {"DBLP title": "Daedalus: toward composable multimedia MP-SoC design.", "DBLP authors": ["Hristo Nikolov", "Mark Thompson", "Todor P. Stefanov", "Andy D. Pimentel", "Simon Polstra", "Raj Bose", "Claudiu Zissulescu", "Ed F. Deprettere"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391615", "OA papers": [{"PaperId": "https://openalex.org/W2105278657", "PaperTitle": "Daedalus", "Year": 2008, "CitationCount": 106, "EstimatedCitation": 106, "Affiliations": {"Embedded Systems (United States)": 0.5, "Leiden University": 2.5, "UNIVERSITY OF AMSTERDAM, THE NETHERLANDS": 3.0, "Chess B.V., Image Processing Solutions, The Netherlands": 2.0}, "Authors": ["Hristo N. Nikolov", "Matt M. Thompson", "Todor Stefanov", "Andy D. Pimentel", "Simon Polstra", "Ranjan Bose", "Claudiu Zissulescu", "Ed F. Deprettere"]}]}, {"DBLP title": "SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models.", "DBLP authors": ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael Meredith"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391616", "OA papers": [{"PaperId": "https://openalex.org/W2119674509", "PaperTitle": "SystemCoDesigner", "Year": 2008, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"University of Erlangen-Nuremberg": 3.0, "Forte (United States)": 1.0}, "Authors": ["Christian Haubelt", "Thomas Schlichter", "Joachim Keinert", "Michael P. Meredith"]}]}, {"DBLP title": "Specify-explore-refine (SER): from specification to implementation.", "DBLP authors": ["Andreas Gerstlauer", "Junyu Peng", "Dongwan Shin", "Daniel Gajski", "Atsushi Nakamura", "Dai Araki", "Yuuji Nishihara"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391617", "OA papers": [{"PaperId": "https://openalex.org/W2041427688", "PaperTitle": "Specify-explore-refine (SER)", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Irvine": 4.0, "InterDesign Technologies, Inc., Minato-Ku Tokyo, Japan": 2.0, "Japan Aerospace Exploration Agency": 1.0}, "Authors": ["Andreas Gerstlauer", "Jen-Chieh Peng", "Dong M. Shin", "Daniel D. Gajski", "Arao Nakamura", "Daisuke Araki", "Yoshikazu Nishihara"]}]}, {"DBLP title": "Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification.", "DBLP authors": ["Tao Li", "Wenjun Zhang", "Zhiping Yu"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391622", "OA papers": [{"PaperId": "https://openalex.org/W2078640870", "PaperTitle": "Full-chip leakage analysis in nano-scale technologies", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Tsinghua University": 3.0}, "Authors": ["Tao Li", "Wenjun Zhang", "Zhiping Yu"]}]}, {"DBLP title": "Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements.", "DBLP authors": ["Seungwhun Paik", "Youngsoo Shin"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391623", "OA papers": [{"PaperId": "https://openalex.org/W2109343975", "PaperTitle": "Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Seungwhun Paik", "Youngsoo Shin"]}]}, {"DBLP title": "Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability.", "DBLP authors": ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391624", "OA papers": [{"PaperId": "https://openalex.org/W2115710914", "PaperTitle": "Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Rice University": 2.0, "University of California, Los Angeles": 2.0}, "Authors": ["Yousra Alkabani", "Tammara Massey", "Farinaz Koushanfar", "Miodrag Potkonjak"]}]}, {"DBLP title": "Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction.", "DBLP authors": ["Min Ni", "Seda Ogrenci Memik"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391625", "OA papers": [{"PaperId": "https://openalex.org/W2155075225", "PaperTitle": "Leakage power-aware clock skew scheduling", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Northwestern University": 2.0}, "Authors": ["Min Ni", "Gokhan Memik"]}]}, {"DBLP title": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu", "Diana Marculescu"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391627", "OA papers": [{"PaperId": "https://openalex.org/W2103028594", "PaperTitle": "Variation-adaptive feedback control for networks-on-chip with multiple clock domains", "Year": 2008, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Umit Y. Ogras", "Radu Marculescu", "Diana Marculescu"]}]}, {"DBLP title": "Application mapping for chip multiprocessors.", "DBLP authors": ["Guangyu Chen", "Feihui Li", "Seung Woo Son", "Mahmut T. Kandemir"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391628", "OA papers": [{"PaperId": "https://openalex.org/W2126799727", "PaperTitle": "Application mapping for chip multiprocessors", "Year": 2008, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"Microsoft (United States)": 1.0, "Nvidia (United Kingdom)": 1.0, "Pennsylvania State University": 2.0}, "Authors": ["Guangyu Chen", "Feihui Li", "Steven F. Son", "Mahmut Kandemir"]}]}, {"DBLP title": "Concurrent topology and routing optimization in automotive network integration.", "DBLP authors": ["Martin Lukasiewycz", "Michael Gla\u00df", "Christian Haubelt", "J\u00fcrgen Teich", "Richard Regler", "Bardo Lang"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391629", "OA papers": [{"PaperId": "https://openalex.org/W2129687055", "PaperTitle": "Concurrent topology and routing optimization in automotive network integration", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Department of Computer Science 12 - University of Erlangen-Nuremberg": 4.0, "EE-81, Audi AG, Ingolstadt, Germany#TAB#": 2.0}, "Authors": ["Martin Lukasiewycz", "Michael Glass", "Christian Haubelt", "J\u00fcrgen Teich", "R. Regler", "B. W. Lang"]}]}, {"DBLP title": "A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers.", "DBLP authors": ["Ming-che Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391630", "OA papers": [{"PaperId": "https://openalex.org/W2088455826", "PaperTitle": "A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Mingche Lai", "Zhiying Wang", "Lei Gao", "Hongyi Lu", "Kui Dai"]}]}, {"DBLP title": "Bi-decomposing large Boolean functions via interpolation and satisfiability solving.", "DBLP authors": ["Ruei-Rung Lee", "Jie-Hong Roland Jiang", "Wei-Lun Hung"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391634", "OA papers": [{"PaperId": "https://openalex.org/W2114381689", "PaperTitle": "Bi-decomposing large Boolean functions via interpolation and satisfiability solving", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei#TAB#": 3.0}, "Authors": ["Ruei-Rung Lee", "Jie-Hong R. Jiang", "Wei-Lun Hung"]}]}, {"DBLP title": "Signature based Boolean matching in the presence of don't cares.", "DBLP authors": ["Afshin Abdollahi"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391635", "OA papers": [{"PaperId": "https://openalex.org/W2029174117", "PaperTitle": "Signature based Boolean matching in the presence of don't cares", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Riverside": 1.0}, "Authors": ["Afshin Abdollahi"]}]}, {"DBLP title": "The synthesis of robust polynomial arithmetic with stochastic logic.", "DBLP authors": ["Weikang Qian", "Marc D. Riedel"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391636", "OA papers": [{"PaperId": "https://openalex.org/W2118412406", "PaperTitle": "The synthesis of robust polynomial arithmetic with stochastic logic", "Year": 2008, "CitationCount": 106, "EstimatedCitation": 106, "Affiliations": {"Twin Cities Orthopedics": 1.0, "University of Minnesota": 1.0}, "Authors": ["Weikang Qian", "Marc D. Riedel"]}]}, {"DBLP title": "Automatic synthesis of clock gating logic with controlled netlist perturbation.", "DBLP authors": ["Aaron P. Hurst"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391637", "OA papers": [{"PaperId": "https://openalex.org/W2137564865", "PaperTitle": "Automatic synthesis of clock gating logic with controlled netlist perturbation", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of California, Berkeley": 1.0}, "Authors": ["A. M. Hurst"]}]}, {"DBLP title": "A new paradigm for synthesis and propagation of clock gating conditions.", "DBLP authors": ["Ranan Fraer", "Gila Kamhi", "Muhammad K. Mhameed"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391638", "OA papers": [{"PaperId": "https://openalex.org/W2082321038", "PaperTitle": "A new paradigm for synthesis and propagation of clock gating conditions", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Israel Electric (Israel)": 1.5, "Intel (Israel)": 1.5}, "Authors": ["Ranan Fraer", "Gila Kamhi", "Muhammad K. Mhameed"]}]}, {"DBLP title": "Design and CAD for 3D integrated circuits.", "DBLP authors": ["Paul D. Franzon", "W. Rhett Davis", "Michael B. Steer", "Steve Lipa", "Eun Chu Oh", "Thorlindur Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391642", "OA papers": [{"PaperId": "https://openalex.org/W2164994305", "PaperTitle": "Design and CAD for 3D integrated circuits", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"North Carolina State University": 4.0, "North Central State College": 4.0, "PTC (United States)": 4.0}, "Authors": ["Paul D. Franzon", "William J. Davis", "Michael L. Steer", "Steve Lipa", "Eun Hye Oh", "Thor Thorolfsson", "Samson Melamed", "Sonali Luniya", "Tad Doxsee", "Stephen Berkeley", "Ben Shani", "Kurt Obermiller"]}]}, {"DBLP title": "Efficient Monte Carlo based incremental statistical timing analysis.", "DBLP authors": ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391645", "OA papers": [{"PaperId": "https://openalex.org/W1964995055", "PaperTitle": "Efficient Monte Carlo based incremental statistical timing analysis", "Year": 2008, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Vineeth Veetil", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis.", "DBLP authors": ["Zuochang Ye", "Zhenhai Zhu", "Joel R. Phillips"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391646", "OA papers": [{"PaperId": "https://openalex.org/W2150350426", "PaperTitle": "Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Cadence Design Systems (United States)": 3.0}, "Authors": ["Zuochang Ye", "Zhenhai Zhu", "Joel R. Phillips"]}]}, {"DBLP title": "A framework for block-based timing sensitivity analysis.", "DBLP authors": ["Sanjay V. Kumar", "Chandramouli V. Kashyap", "Sachin S. Sapatnekar"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391647", "OA papers": [{"PaperId": "https://openalex.org/W1979183030", "PaperTitle": "A framework for block-based timing sensitivity analysis", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Minnesota": 2.0, "Intel (United States)": 1.0}, "Authors": ["Sanjay Kumar", "Chandramouli Kashyap", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications.", "DBLP authors": ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Lumdo Chen", "Charlie Chung-Ping Chen"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391648", "OA papers": [{"PaperId": "https://openalex.org/W2162827875", "PaperTitle": "Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Jui-Hsiang Liu", "Ming-Feng Tsai", "Liang-Gee Chen", "Charlie C. Chen"]}]}, {"DBLP title": "Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution.", "DBLP authors": ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391649", "OA papers": [{"PaperId": "https://openalex.org/W2146990748", "PaperTitle": "Non-parametric statistical static timing analysis", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tokyo Institute of Technology": 4.0}, "Authors": ["Masanori Imai", "Takashi Sato", "Noriaki Nakayama", "Kazuya Masu"]}]}, {"DBLP title": "An integrated nonlinear placement framework with congestion and porosity aware buffer planning.", "DBLP authors": ["Tung-Chieh Chen", "Ashutosh Chakraborty", "David Z. Pan"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391651", "OA papers": [{"PaperId": "https://openalex.org/W2115106074", "PaperTitle": "An integrated nonlinear placement framework with congestion and porosity aware buffer planning", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Taiwan University": 1.0, "The University of Texas at Austin": 2.0}, "Authors": ["Tung-Chieh Chen", "Ashutosh Chakraborty", "David Z. Pan"]}]}, {"DBLP title": "Circuit-wise buffer insertion and gate sizing algorithm with scalability.", "DBLP authors": ["Zhanyuan Jiang", "Weiping Shi"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391652", "OA papers": [{"PaperId": "https://openalex.org/W2019881864", "PaperTitle": "Circuit-wise buffer insertion and gate sizing algorithm with scalability", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University, College Station, Texas and Atoptech, Inc., Santa Clara, California": 1.0, "Texas A&M University": 1.0}, "Authors": ["Zhanyuan Jiang", "Weiping Shi"]}]}, {"DBLP title": "Type-matching clock tree for zero skew clock gating.", "DBLP authors": ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Zong Lin", "Hsin-Po Wang", "Yu-Sheng Lu"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391653", "OA papers": [{"PaperId": "https://openalex.org/W2139937095", "PaperTitle": "Type-matching clock tree for zero skew clock gating", "Year": 2008, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Chung Yuan Christian University": 4.0, "SpringSoft, Inc., Hsin Chu, Taiwan, R.O.C.": 2.0}, "Authors": ["Chia-Ming Chang", "Shih-Hsu Huang", "Yuan-Kai Ho", "Jia-Horng Lin", "Hsin-Po Wang", "Yusheng Lu"]}]}, {"DBLP title": "Robust chip-level clock tree synthesis for SOC designs.", "DBLP authors": ["Anand Rajaram", "David Z. Pan"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391654", "OA papers": [{"PaperId": "https://openalex.org/W1974413903", "PaperTitle": "Robust chip-level clock tree synthesis for SOC designs", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Anand Rajaram", "David Z. Pan"]}]}, {"DBLP title": "Path smoothing via discrete optimization.", "DBLP authors": ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391655", "OA papers": [{"PaperId": "https://openalex.org/W2113066134", "PaperTitle": "Path smoothing via discrete optimization", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"IBM Research - Austin": 3.5, "University of Michigan\u2013Ann Arbor": 0.5}, "Authors": ["Michael D. Moffitt", "David A. Papa", "Zhuo Li", "Charles J. Alpert"]}]}, {"DBLP title": "Stochastic modeling of a thermally-managed multi-core system.", "DBLP authors": ["Hwisung Jung", "Peng Rong", "Massoud Pedram"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391657", "OA papers": [{"PaperId": "https://openalex.org/W2116550263", "PaperTitle": "Stochastic modeling of a thermally-managed multi-core system", "Year": 2008, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Southern California University for Professional Studies": 2.0, "Brocade (United States)": 1.0}, "Authors": ["Hwisung Jung", "Peng Rong", "Massoud Pedram"]}]}, {"DBLP title": "Predictive dynamic thermal management for multicore systems.", "DBLP authors": ["Inchoon Yeo", "Chih Chun Liu", "Eun Jung Kim"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391658", "OA papers": [{"PaperId": "https://openalex.org/W2099314087", "PaperTitle": "Predictive dynamic thermal management for multicore systems", "Year": 2008, "CitationCount": 176, "EstimatedCitation": 176, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Inchoon Yeo", "Chih Chun Liu", "Eun Kyung Kim"]}]}, {"DBLP title": "Control theory-based DVS for interactive 3D games.", "DBLP authors": ["Yan Gu", "Samarjit Chakraborty"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391659", "OA papers": [{"PaperId": "https://openalex.org/W2111541830", "PaperTitle": "Control theory-based DVS for interactive 3D games", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Yan Gu", "Samarjit Chakraborty"]}]}, {"DBLP title": "Many-core design from a thermal perspective.", "DBLP authors": ["Wei Huang", "Mircea R. Stan", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391660", "OA papers": [{"PaperId": "https://openalex.org/W2112996550", "PaperTitle": "Many-core design from a thermal perspective", "Year": 2008, "CitationCount": 99, "EstimatedCitation": 99, "Affiliations": {"University of Virginia": 5.0}, "Authors": ["Wei Huang", "Mircea R. Stant", "Karthik Sankaranarayanan", "Robert J. Ribando", "Kevin Skadron"]}]}, {"DBLP title": "Compiler-driven register re-assignment for register file power-density and temperature reduction.", "DBLP authors": ["Xiangrong Zhou", "Chenjie Yu", "Peter Petrov"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391661", "OA papers": [{"PaperId": "https://openalex.org/W2096135184", "PaperTitle": "Compiler-driven register re-assignment for register file power-density and temperature reduction", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Maryland, College Park": 3.0}, "Authors": ["Xiangrong Zhou", "Chenjie Yu", "Peter K. Petrov"]}]}, {"DBLP title": "MAPS: an integrated framework for MPSoC application parallelization.", "DBLP authors": ["Jianjiang Ceng", "Jer\u00f3nimo Castrill\u00f3n", "Weihua Sheng", "Hanno Scharw\u00e4chter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hiroaki Kunieda"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391663", "OA papers": [{"PaperId": "https://openalex.org/W2108347055", "PaperTitle": "MAPS", "Year": 2008, "CitationCount": 102, "EstimatedCitation": 102, "Affiliations": {"RWTH Aachen University": 7.0, "Tokyo Institute of Technology": 2.0}, "Authors": ["Jianjiang Ceng", "Jeronimo Castrillon", "Wanan Sheng", "Hanno Scharw\u00e4chter", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr", "Tsuyoshi Isshiki", "Hideyo Kunieda"]}]}, {"DBLP title": "ADAM: run-time agent-based distributed application mapping for on-chip communication.", "DBLP authors": ["Mohammad Abdullah Al Faruque", "Rudolf Krist", "J\u00f6rg Henkel"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391664", "OA papers": [{"PaperId": "https://openalex.org/W1987800471", "PaperTitle": "ADAM", "Year": 2008, "CitationCount": 147, "EstimatedCitation": 147, "Affiliations": {"Dept. for Embedded Syst., Karlsruhe Univ., Karlsruhe": 3.0}, "Authors": ["Mohammad Abdullah Al Faruque", "R. Krist", "Jorg Henkel"]}]}, {"DBLP title": "Latency and bandwidth efficient communication through system customization for embedded multiprocessors.", "DBLP authors": ["Chenjie Yu", "Peter Petrov"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391665", "OA papers": [{"PaperId": "https://openalex.org/W2133708536", "PaperTitle": "Latency and bandwidth efficient communication through system customization for embedded multiprocessors", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Chenjie Yu", "Peter K. Petrov"]}]}, {"DBLP title": "Federation: repurposing scalar cores for out-of-order instruction issue.", "DBLP authors": ["David Tarjan", "Michael Boyer", "Kevin Skadron"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391666", "OA papers": [{"PaperId": "https://openalex.org/W2014665687", "PaperTitle": "Federation", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["David Tarjan", "Michael Boyer", "Kevin Skadron"]}]}, {"DBLP title": "ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor.", "DBLP authors": ["Po-Chun Chang", "I-Wei Wu", "Jean Jyh-Jiun Shann", "Chung-Ping Chung"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391667", "OA papers": [{"PaperId": "https://openalex.org/W2118333478", "PaperTitle": "ETAHM", "Year": 2008, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Po-Chun Chang", "I-Wei Wu", "Jyh-Jiun Shann", "Chung-Ping Chung"]}]}, {"DBLP title": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers.", "DBLP authors": ["John D. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391669", "OA papers": [{"PaperId": "https://openalex.org/W2050918004", "PaperTitle": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers", "Year": 2008, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Silicon Valley Community Foundation": 0.5, "Microsoft (United States)": 0.5, "Berkeley College": 0.5, "University of California, Berkeley": 0.5, "Microsoft Research (India)": 2.0}, "Authors": ["John M. Davis", "Zhangxi Tan", "Fang Yu", "Lintao Zhang"]}]}, {"DBLP title": "Reconfigurable computing using content addressable memory for improved performance and resource usage.", "DBLP authors": ["Somnath Paul", "Swarup Bhunia"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391670", "OA papers": [{"PaperId": "https://openalex.org/W2051646685", "PaperTitle": "Reconfigurable computing using content addressable memory for improved performance and resource usage", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Case Western Reserve University": 2.0}, "Authors": ["Somnath Paul", "Swarup Bhunia"]}]}, {"DBLP title": "Automated transistor sizing for FPGA architecture exploration.", "DBLP authors": ["Ian Kuon", "Jonathan Rose"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391671", "OA papers": [{"PaperId": "https://openalex.org/W2172234488", "PaperTitle": "Automated transistor sizing for FPGA architecture exploration", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Rogers (United States)": 1.0, "University of Toronto": 1.0}, "Authors": ["Ian Kuon", "Jonathan Rose"]}]}, {"DBLP title": "TuneFPGA: post-silicon tuning of dual-Vdd FPGAs.", "DBLP authors": ["Stephen Bijansky", "Adnan Aziz"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391672", "OA papers": [{"PaperId": "https://openalex.org/W2110580417", "PaperTitle": "TuneFPGA", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Stephen Bijansky", "Adnan Aziz"]}]}, {"DBLP title": "Strategies for mainstream usage of formal verification.", "DBLP authors": ["Raj S. Mitra"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391674", "OA papers": [{"PaperId": "https://openalex.org/W2151898345", "PaperTitle": "Strategies for mainstream usage of formal verification", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Texas Instruments (United States)": 1.0}, "Authors": ["R.S. Mitra"]}]}, {"DBLP title": "Pre-RTL formal verification: an intel experience.", "DBLP authors": ["Robert Beers"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391675", "OA papers": [{"PaperId": "https://openalex.org/W2119341106", "PaperTitle": "Pre-RTL formal verification", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Robert Beers"]}]}, {"DBLP title": "Challenges in using system-level models for RTL verification.", "DBLP authors": ["Kelvin Ng"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391676", "OA papers": [{"PaperId": "https://openalex.org/W2130564948", "PaperTitle": "Challenges in using system-level models for RTL verification", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nvidia (United States)": 1.0}, "Authors": ["Kelvin K. Ng"]}]}, {"DBLP title": "Leveraging sequential equivalence checking to enable system-level to RTL flows.", "DBLP authors": ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitin Chawla"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391677", "OA papers": [{"PaperId": "https://openalex.org/W2035049641", "PaperTitle": "Leveraging sequential equivalence checking to enable system-level to RTL flows", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ST Microelectron., Geneva": 4.0, "Calypto Design Systems, Inc, USA": 1.0}, "Authors": ["Pascal Urard", "Asma Maalej", "Roberto Guizzetti", "Nitesh V. Chawla", "V. Krishnaswamy"]}]}, {"DBLP title": "Towards acceleration of fault simulation using graphics processing units.", "DBLP authors": ["Kanupriya Gulati", "Sunil P. Khatri"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391679", "OA papers": [{"PaperId": "https://openalex.org/W1975338463", "PaperTitle": "Towards acceleration of fault simulation using graphics processing units", "Year": 2008, "CitationCount": 97, "EstimatedCitation": 97, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Kanupriya Gulati", "Sunil P. Khatri"]}]}, {"DBLP title": "Scan chain clustering for test power reduction.", "DBLP authors": ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael E. Imhof", "Christian G. Zoellin", "Jens Leenstra", "Nicolas M\u00e4ding"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391680", "OA papers": [{"PaperId": "https://openalex.org/W2118966417", "PaperTitle": "Scan chain clustering for test power reduction", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Stuttgart": 4.0, "IBM (Germany)": 2.0}, "Authors": ["Melanie Elm", "Hans-Joachim Wunderlich", "Michael A. Imhof", "Christian Zoellin", "Jens Leenstra", "Nicolas Maeding"]}]}, {"DBLP title": "On reliable modular testing with vulnerable test access mechanisms.", "DBLP authors": ["Lin Huang", "Feng Yuan", "Qiang Xu"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391681", "OA papers": [{"PaperId": "https://openalex.org/W2102751348", "PaperTitle": "On reliable modular testing with vulnerable test access mechanisms", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["L. Q. Huang", "Feng Yuan", "Qiang Xu"]}]}, {"DBLP title": "On tests to detect via opens in digital CMOS circuits.", "DBLP authors": ["Sudhakar M. Reddy", "Irith Pomeranz", "Chen Liu"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391682", "OA papers": [{"PaperId": "https://openalex.org/W2049269261", "PaperTitle": "On tests to detect via opens in digital CMOS circuits", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Iowa": 2.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Sudhakar M. Reddy", "Irith Pomeranz", "Chen Liu"]}]}, {"DBLP title": "Protecting bus-based hardware IP by secret sharing.", "DBLP authors": ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391684", "OA papers": [{"PaperId": "https://openalex.org/W2033040731", "PaperTitle": "Protecting bus-based hardware IP by secret sharing", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "Rice University": 1.0}, "Authors": ["Jarrod A. Roy", "Farinaz Koushanfar", "Igor L. Markov"]}]}, {"DBLP title": "Design of high performance pattern matching engine through compact deterministic finite automata.", "DBLP authors": ["Piti Piyachon", "Yan Luo"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391685", "OA papers": [{"PaperId": "https://openalex.org/W2099725085", "PaperTitle": "Design of high performance pattern matching engine through compact deterministic finite automata", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Massachusetts Lowell": 2.0}, "Authors": ["Piti Piyachon", "Yan Luo"]}]}, {"DBLP title": "SHIELD: a software hardware design methodology for security and reliability of MPSoCs.", "DBLP authors": ["Krutartha Patel", "Sri Parameswaran"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391686", "OA papers": [{"PaperId": "https://openalex.org/W2162204334", "PaperTitle": "SHIELD", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Krutartha Patel", "Sri Parameswaran"]}]}, {"DBLP title": "A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer.", "DBLP authors": ["Yi-Ting Lin", "Wen-Chi Shiue", "Ing-Jer Huang"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391687", "OA papers": [{"PaperId": "https://openalex.org/W2119356697", "PaperTitle": "A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["Yi-Ting Lin", "Wen-Chi Shiue", "Ing-Jer Huang"]}]}, {"DBLP title": "An embedded infrastructure of debug and trace interface for the DSP platform.", "DBLP authors": ["Ming-Chang Hsieh", "Chih-Tsun Huang"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391688", "OA papers": [{"PaperId": "https://openalex.org/W2121349664", "PaperTitle": "An embedded infrastructure of debug and trace interface for the DSP platform", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Ming-Chang Hsieh", "Chih-Tsun Huang"]}]}, {"DBLP title": "IntellBatt: towards smarter battery design.", "DBLP authors": ["Suman Kalyan Mandal", "Praveen Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391690", "OA papers": [{"PaperId": "https://openalex.org/W1996790626", "PaperTitle": "IntellBatt", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Texas A&M University": 2.0, "Oracle (United States)": 1.0, "University of North Texas": 1.0}, "Authors": ["Suman Mandal", "Praveen S. Bhojwani", "Saraju P. Mohanty", "Rabi N. Mahapatra"]}]}, {"DBLP title": "A power and temperature aware DRAM architecture.", "DBLP authors": ["Song Liu", "Seda Ogrenci Memik", "Yu Zhang", "Gokhan Memik"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391691", "OA papers": [{"PaperId": "https://openalex.org/W2168582504", "PaperTitle": "A power and temperature aware DRAM architecture", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL.": 4.0}, "Authors": ["Song Liu", "Gokhan Memik", "Yu Zhang", "Gokhan Memik"]}]}, {"DBLP title": "Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling.", "DBLP authors": ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391692", "OA papers": [{"PaperId": "https://openalex.org/W2093186064", "PaperTitle": "Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Renesas Electronics (Japan)": 7.0}, "Authors": ["Masanori Kurimoto", "Hiroaki Suzuki", "Rei Akiyama", "Tadao Yamanaka", "Haruyuki Ohkuma", "Hidehiro Takata", "Hirofumi Shinohara"]}]}, {"DBLP title": "Temperature management in multiprocessor SoCs using online learning.", "DBLP authors": ["Ayse Kivilcim Coskun", "Tajana Simunic Rosing", "Kenny C. Gross"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391693", "OA papers": [{"PaperId": "https://openalex.org/W2151443143", "PaperTitle": "Temperature management in multiprocessor SoCs using online learning", "Year": 2008, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"University of California, San Diego": 2.0, "Oracle (United States)": 0.5, "Microsystems (United Kingdom)": 0.5}, "Authors": ["Ayse K. Coskun", "Tajana Rosing", "Kenny C. Gross"]}]}, {"DBLP title": "DVFS in loop accelerators using BLADES.", "DBLP authors": ["Ganesh S. Dasika", "Shidhartha Das", "Kevin Fan", "Scott A. Mahlke", "David M. Bull"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391694", "OA papers": [{"PaperId": "https://openalex.org/W2100215874", "PaperTitle": "DVFS in loop accelerators using BLADES", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0, "ARM (United Kingdom)": 2.0}, "Authors": ["Ganesh Dasika", "Shidhartha Das", "Kangnian Fan", "Scott Mahlke", "David Bull"]}]}, {"DBLP title": "Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness.", "DBLP authors": ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391698", "OA papers": [{"PaperId": "https://openalex.org/W2162586752", "PaperTitle": "Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness", "Year": 2008, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Arizona State University": 2.0, "IBM Research - Austin": 2.0}, "Authors": ["Yun Ye", "Frank Liu", "Sani R. Nassif", "Yu Cao"]}]}, {"DBLP title": "Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters.", "DBLP authors": ["Tarek A. El-Moselhy", "Ibrahim M. Elfadel", "David Widiger"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391699", "OA papers": [{"PaperId": "https://openalex.org/W2130936044", "PaperTitle": "Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Computational Prototyping Group, RLE, MIT, Cambridge, MA#TAB#": 1.0, "IBM (United States)": 1.0, "Systems and Technology Group, IBM Corporation, Austin, TX": 1.0}, "Authors": ["Tarek F. El-Moselhy", "Ibrahim M. Elfadel", "David J. Widiger"]}]}, {"DBLP title": "Leakage power reduction using stress-enhanced layouts.", "DBLP authors": ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David T. Blaauw", "Kanak Agarwal"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391700", "OA papers": [{"PaperId": "https://openalex.org/W2113875468", "PaperTitle": "Leakage power reduction using stress-enhanced layouts", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "IBM Research - Austin": 1.0}, "Authors": ["Vivek Joshi", "Brian Cline", "Dennis Sylvester", "David Blaauw", "Kanak B. Agarwal"]}]}, {"DBLP title": "A fast, analytical estimator for the SEU-induced pulse width in combinational designs.", "DBLP authors": ["Rajesh Garg", "Charu Nagpal", "Sunil P. Khatri"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391702", "OA papers": [{"PaperId": "https://openalex.org/W2140654092", "PaperTitle": "A fast, analytical estimator for the SEU-induced pulse width in combinational designs", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Rajesh Garg", "Charu Nagpal", "Sunil P. Khatri"]}]}, {"DBLP title": "On the role of timing masking in reliable logic circuit design.", "DBLP authors": ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391703", "OA papers": [{"PaperId": "https://openalex.org/W2097385122", "PaperTitle": "On the role of timing masking in reliable logic circuit design", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "The University of Michigan, Ann Arbor, MI and Synplicity Inc., Sunnyvale, CA": 1.0}, "Authors": ["Smita Krishnaswamy", "Igor L. Markov", "John P. Hayes"]}]}, {"DBLP title": "Study of the effects of MBUs on the reliability of a 150 nm SRAM device.", "DBLP authors": ["Juan Antonio Maestro", "Pedro Reviriego"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391704", "OA papers": [{"PaperId": "https://openalex.org/W2150182783", "PaperTitle": "Study of the effects of MBUs on the reliability of a 150 nm SRAM device", "Year": 2008, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Nebrija University": 2.0}, "Authors": ["Juan Antonio Maestro", "Pedro Reviriego"]}]}, {"DBLP title": "Partial order reduction for scalable testing of systemC TLM designs.", "DBLP authors": ["Sudipta Kundu", "Malay K. Ganai", "Rajesh Gupta"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391706", "OA papers": [{"PaperId": "https://openalex.org/W2161189012", "PaperTitle": "Partial order reduction for scalable testing of systemC TLM designs", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of California, San Diego": 2.0, "NEC (United States)": 1.0}, "Authors": ["Sudipta K. Kundu", "Malay K. Ganai", "Rajesh Gupta"]}]}, {"DBLP title": "Construction of concrete verification models from C++.", "DBLP authors": ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant Dwivedi", "Antara Ghosh"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391707", "OA papers": [{"PaperId": "https://openalex.org/W2153441705", "PaperTitle": "Construction of concrete verification models from C++", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Calypto Design Syst., Santa Clara, CA": 5.0}, "Authors": ["Malay Haldar", "Gagandeep Singh", "Saurabh Prabhakar", "Basant K. Dwivedi", "Antara Ghosh"]}]}, {"DBLP title": "Predictive runtime verification of multi-processor SoCs in SystemC.", "DBLP authors": ["Alper Sen", "Vinit Ogale", "Magdy S. Abadir"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391708", "OA papers": [{"PaperId": "https://openalex.org/W2100302143", "PaperTitle": "Predictive runtime verification of multi-processor SoCs in SystemC", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Freescale Semiconductor Inc., Austin, Texas": 2.0, "The University of Texas at Austin": 1.0}, "Authors": ["Alper Sen", "Vinit Ogale", "Magdy S. Abadir"]}]}, {"DBLP title": "Automated hardware-independent scenario identification.", "DBLP authors": ["Juan Hamers", "Lieven Eeckhout"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391710", "OA papers": [{"PaperId": "https://openalex.org/W2106605246", "PaperTitle": "Automated hardware-independent scenario identification", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ghent University Hospital": 2.0}, "Authors": ["Juan Hamers", "Lieven Eeckhout"]}]}, {"DBLP title": "Predictive design space exploration using genetically programmed response surfaces.", "DBLP authors": ["Henry Cook", "Kevin Skadron"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391711", "OA papers": [{"PaperId": "https://openalex.org/W2171117168", "PaperTitle": "Predictive design space exploration using genetically programmed response surfaces", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of California, Berkeley": 1.0, "University of Virginia": 1.0}, "Authors": ["Henry Cook", "Kevin Skadron"]}]}, {"DBLP title": "Efficient system design space exploration using machine learning techniques.", "DBLP authors": ["Berkin \u00d6zisikyilmaz", "Gokhan Memik", "Alok N. Choudhary"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391712", "OA papers": [{"PaperId": "https://openalex.org/W2151338124", "PaperTitle": "Efficient system design space exploration using machine learning techniques", "Year": 2008, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL.": 3.0}, "Authors": ["Berkin Ozisikyilmaz", "Gokhan Memik", "Alok Choudhary"]}]}, {"DBLP title": "Improve simulation efficiency using statistical benchmark subsetting: an ImplantBench case study.", "DBLP authors": ["Zhanpeng Jin", "Allen C. Cheng"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391713", "OA papers": [{"PaperId": "https://openalex.org/W2066542988", "PaperTitle": "Improve simulation efficiency using statistical benchmark subsetting", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Pittsburgh": 2.0}, "Authors": ["Zhanpeng Jin", "Allen C. Cheng"]}]}, {"DBLP title": "Modeling crosstalk in statistical static timing analysis.", "DBLP authors": ["Ravikishore Gandikota", "David T. Blaauw", "Dennis Sylvester"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391715", "OA papers": [{"PaperId": "https://openalex.org/W2171234263", "PaperTitle": "Modeling crosstalk in statistical static timing analysis", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Ravikishore Gandikota", "David Blaauw", "Dennis Sylvester"]}]}, {"DBLP title": "Power gating scheduling for power/ground noise reduction.", "DBLP authors": ["Hailin Jiang", "Malgorzata Marek-Sadowska"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391716", "OA papers": [{"PaperId": "https://openalex.org/W2160457997", "PaperTitle": "Power gating scheduling for power/ground noise reduction", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Hailin Jiang", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "Forbidden transition free crosstalk avoidance CODEC design.", "DBLP authors": ["Chunjie Duan", "Chengyu Zhu", "Sunil P. Khatri"], "year": 2008, "doi": "https://doi.org/10.1145/1391469.1391717", "OA papers": [{"PaperId": "https://openalex.org/W2125686840", "PaperTitle": "Forbidden transition free crosstalk avoidance CODEC design", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Mitsubishi Electric (United States)": 1.0, "Institute of Microelectronics": 1.0, "Texas A&M University": 1.0}, "Authors": ["Chunjie Duan", "Chengyu Zhu", "Sunil P. Khatri"]}]}]