Warning: Clock network timing may not be up-to-date since only 93.750000 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 14:59:45 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: BCCOM   Library: tcb018gbwp7tbc_ccs

Information: Percent of Arnoldi-based delays =  5.62%

Information: Percent of CCS-based delays =  5.61%

  Startpoint: rstn_p (input port clocked by clk_p)
  Endpoint: SA_ctrl_state_overall_reg_0_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  input external delay                                                                                     12.000     12.000 f
  rstn_p (in)                                                                0.500                0.990     0.000     12.000 f    (695.14,895.13)
  rstn_p (net)                                  1        1.970                                    0.990     0.000     12.000 f    [0.00,1.97]
  u_pad_rst_n/PAD (PDUW0208SCDG)                                   0.000     0.500     0.000      0.990     0.063 *   12.063 f    (730.24,897.57)        d 
  u_pad_rst_n/C (PDUW0208SCDG)                                               0.122                0.990     0.708     12.772 f    (713.84,780.50)        d 
  rstn (net)                                    1        0.027                                    0.990     0.000     12.772 f    [0.02,0.03]
  icc_place1454/I (BUFFD3BWP7T)                                    0.000     0.122     0.000      0.990     0.001 *   12.773 f    (597.09,725.17)
  icc_place1454/Z (BUFFD3BWP7T)                                              0.108                0.990     0.160     12.933 f    (594.54,725.52)
  n4509 (net)                                   6        0.137                                    0.990     0.000     12.933 f    [0.06,0.14]
  U3496/A3 (ND3D0BWP7T)                                            0.000     0.108     0.000      0.990     0.011 *   12.944 f    (502.76,447.04)
  U3496/ZN (ND3D0BWP7T)                                                      0.073                0.990     0.083     13.026 r    (501.09,446.99)
  n3097 (net)                                   1        0.004                                    0.990     0.000     13.026 r    [0.00,0.00]
  U3497/B (OAI21D0BWP7T)                                           0.000     0.073     0.000      0.990     0.000 *   13.026 r    (503.02,451.24)
  U3497/ZN (OAI21D0BWP7T)                                                    0.056                0.990     0.049     13.075 f    (501.55,450.81)
  n1089 (net)                                   1        0.007                                    0.990     0.000     13.075 f    [0.00,0.01]
  SA_ctrl_state_overall_reg_0_/D (DFQD0BWP7T)                      0.000     0.056     0.000      0.990     0.000 *   13.075 f    (506.21,435.33)
  data arrival time                                                                                                   13.075

  clock clk_p (rise edge)                                                                                   0.000      0.000
  clk_p (in)                                                                 0.500                1.010     0.000      0.000 r    (134.90, 0.00)
  clk_p (net)                                   1        1.970                                    1.010     0.000      0.000 r    [0.00,1.97]            d 
  u_pad_clk/PAD (PDDW0208SCDG)                                     0.000     0.500     0.000      1.010     0.055 *    0.055 r    (170.00, 2.43)         d 
  u_pad_clk/C (PDDW0208SCDG)                                                 0.101                1.010     0.713 @    0.768 r    (186.40,119.50)        d 
  clk (net)                                     1        0.025                                    1.010     0.000      0.768 r    [0.00,0.02]            d 
  CTSCKND12BWP7T_G2B4I1/I (INVD4BWP7T)                             0.000     0.073     0.000      1.010     0.001 @    0.769 r    (183.98,156.74)        d 
  CTSCKND12BWP7T_G2B4I1/ZN (INVD4BWP7T)                                      0.057                1.010     0.042 c    0.811 f    (185.53,156.82)        d 
  clk_G2B1I1 (net)                              1        0.083                                    1.010     0.000      0.811 f    [0.04,0.08]            d 
  CTSCKND3BWP7T_G2B3I1/I (CKND12BWP7T)                             0.000     0.060     0.000      1.010     0.008 c    0.818 f    (356.93,317.99)        d 
  CTSCKND3BWP7T_G2B3I1/ZN (CKND12BWP7T)                                      0.069                1.010     0.047 c    0.866 r    (353.06,317.73)        d 
  clk_G2B2I1 (net)                              2        0.141                                    1.010     0.000      0.866 r    [0.05,0.14]            d 
  CTSCKND10BWP7T_G2B2I2/I (INVD12BWP7T)                            0.000     0.074     0.000      1.010     0.007 c    0.873 r    (459.34,317.90)        d 
  CTSCKND10BWP7T_G2B2I2/ZN (INVD12BWP7T)                                     0.077                1.010     0.050 c    0.923 f    (455.48,317.80)        d 
  clk_G2B3I2 (net)                              6        0.362                                    1.010     0.000      0.923 f    [0.08,0.36]            d 
  CTSCKND12BWP7T_G2B1I5/I (CKND12BWP7T)                            0.000     0.083     0.000      1.010     0.009 c    0.932 f    (462.21,333.67)        d 
  CTSCKND12BWP7T_G2B1I5/ZN (CKND12BWP7T)                                     0.210                1.010     0.118 c    1.051 r    (458.34,333.41)        d 
  clk_G2B4I5 (net)                             98        0.507                                    1.010     0.000      1.051 r    [0.21,0.51]            d 
  SA_ctrl_state_overall_reg_0_/CP (DFQD0BWP7T)                     0.000     0.219     0.000      1.010     0.012 c    1.063 r    (504.38,435.32)
  clock reconvergence pessimism                                                                             0.000      1.063
  SA_ctrl_state_overall_reg_0_/CP (DFQD0BWP7T)                                                              0.000      1.063 r
  library hold time                                                                                         0.027      1.090
  data required time                                                                                                   1.090
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.090
  data arrival time                                                                                                  -13.075
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         11.985


  Startpoint: SA_core_pe_3_3_Cij_o_reg_5_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: p_shift_out[5]
            (output port clocked by clk_p)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                                                                   0.000      0.000
  clk_p (in)                                                                 0.500                0.990     0.000      0.000 r    (134.90, 0.00)
  clk_p (net)                                   1        1.970                                    0.990     0.000      0.000 r    [0.00,1.97]            d 
  u_pad_clk/PAD (PDDW0208SCDG)                                     0.000     0.500     0.000      0.990     0.054 *    0.054 r    (170.00, 2.43)         d 
  u_pad_clk/C (PDDW0208SCDG)                                                 0.101                0.990     0.699 @    0.753 r    (186.40,119.50)        d 
  clk (net)                                     1        0.025                                    0.990     0.000      0.753 r    [0.00,0.02]            d 
  CTSCKND12BWP7T_G2B4I1/I (INVD4BWP7T)                             0.000     0.073     0.000      0.990     0.001 @    0.754 r    (183.98,156.74)        d 
  CTSCKND12BWP7T_G2B4I1/ZN (INVD4BWP7T)                                      0.057                0.990     0.041 c    0.795 f    (185.53,156.82)        d 
  clk_G2B1I1 (net)                              1        0.083                                    0.990     0.000      0.795 f    [0.04,0.08]            d 
  CTSCKND3BWP7T_G2B3I1/I (CKND12BWP7T)                             0.000     0.060     0.000      0.990     0.007 c    0.802 f    (356.93,317.99)        d 
  CTSCKND3BWP7T_G2B3I1/ZN (CKND12BWP7T)                                      0.069                0.990     0.047 c    0.849 r    (353.06,317.73)        d 
  clk_G2B2I1 (net)                              2        0.141                                    0.990     0.000      0.849 r    [0.05,0.14]            d 
  CTSCKND10BWP7T_G2B2I2/I (INVD12BWP7T)                            0.000     0.074     0.000      0.990     0.007 c    0.855 r    (459.34,317.90)        d 
  CTSCKND10BWP7T_G2B2I2/ZN (INVD12BWP7T)                                     0.077                0.990     0.049 c    0.905 f    (455.48,317.80)        d 
  clk_G2B3I2 (net)                              6        0.362                                    0.990     0.000      0.905 f    [0.08,0.36]            d 
  CTSCKND8BWP7T_G2B1I2/I (INVD10BWP7T)                             0.000     0.087     0.000      0.990     0.017 c    0.921 f    (290.33,498.22)        d 
  CTSCKND8BWP7T_G2B1I2/ZN (INVD10BWP7T)                                      0.163                0.990     0.101 c    1.022 r    (286.95,498.08)        d 
  clk_G2B4I2 (net)                             55        0.315                                    0.990     0.000      1.022 r    [0.15,0.32]            d 
  SA_core_pe_3_3_Cij_o_reg_5_/CP (DFQD1BWP7T)                      0.000     0.167     0.000      0.990     0.008 c    1.031 r    (241.74,450.99)
  SA_core_pe_3_3_Cij_o_reg_5_/CP (DFQD1BWP7T)                      0.000     0.167     0.000      0.990     0.000      1.031 r    (241.74,450.99)
  SA_core_pe_3_3_Cij_o_reg_5_/Q (DFQD1BWP7T)                                 0.117                0.990     0.253      1.284 f    (251.01,451.03)
  SA_core_output_row_3[5] (net)                 2        0.054                                    0.990     0.000      1.284 f    [0.04,0.05]
  U1453/A2 (AOI22D1BWP7T)                                          0.000     0.117     0.000      0.990     0.004 *    1.287 f    (219.40,682.23)
  U1453/ZN (AOI22D1BWP7T)                                                    0.121                0.990     0.105      1.392 r    (218.54,681.75)
  n1102 (net)                                   1        0.011                                    0.990     0.000      1.392 r    [0.01,0.01]
  U1454/A2 (ND2D1BWP7T)                                            0.000     0.121     0.000      0.990     0.000 *    1.393 r    (182.71,674.12)
  U1454/ZN (ND2D1BWP7T)                                                      0.133                0.990     0.097      1.489 f    (181.66,674.19)
  shift_out[5] (net)                            1        0.039                                    0.990     0.000      1.489 f    [0.01,0.04]
  u_pad_data_out_5/I (PDDW0208CDG)                                 0.000     0.133     0.000      0.990     0.002 *    1.491 f    (183.26,780.50)        d 
  u_pad_data_out_5/PAD (PDDW0208CDG)                                         0.677                0.990     1.664      3.155 f    (170.00,897.57)        d 
  p_shift_out[5] (net)                          1        2.073                                    0.990     0.000      3.155 f    [0.00,2.07]
  p_shift_out[5] (out)                                             0.000     0.677     0.000      0.990     0.003 *    3.158 f    (134.90,895.13)
  data arrival time                                                                                                    3.158

  clock clk_p (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  clock reconvergence pessimism                                                                             0.000      0.000
  output external delay                                                                                   -12.000    -12.000
  data required time                                                                                                 -12.000
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -12.000
  data arrival time                                                                                                   -3.158
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         15.158


  Startpoint: SA_ctrl_state_compute_out_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: SA_ctrl_state_compute_out_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: clk_p
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                                                                   0.000      0.000
  clk_p (in)                                                                 0.500                0.990     0.000      0.000 r    (134.90, 0.00)
  clk_p (net)                                   1        1.970                                    0.990     0.000      0.000 r    [0.00,1.97]            d 
  u_pad_clk/PAD (PDDW0208SCDG)                                     0.000     0.500     0.000      0.990     0.054 *    0.054 r    (170.00, 2.43)         d 
  u_pad_clk/C (PDDW0208SCDG)                                                 0.101                0.990     0.699 @    0.753 r    (186.40,119.50)        d 
  clk (net)                                     1        0.025                                    0.990     0.000      0.753 r    [0.00,0.02]            d 
  CTSCKND12BWP7T_G2B4I1/I (INVD4BWP7T)                             0.000     0.073     0.000      0.990     0.001 @    0.754 r    (183.98,156.74)        d 
  CTSCKND12BWP7T_G2B4I1/ZN (INVD4BWP7T)                                      0.057                0.990     0.041 c    0.795 f    (185.53,156.82)        d 
  clk_G2B1I1 (net)                              1        0.083                                    0.990     0.000      0.795 f    [0.04,0.08]            d 
  CTSCKND3BWP7T_G2B3I1/I (CKND12BWP7T)                             0.000     0.060     0.000      0.990     0.007 c    0.802 f    (356.93,317.99)        d 
  CTSCKND3BWP7T_G2B3I1/ZN (CKND12BWP7T)                                      0.069                0.990     0.047 c    0.849 r    (353.06,317.73)        d 
  clk_G2B2I1 (net)                              2        0.141                                    0.990     0.000      0.849 r    [0.05,0.14]            d 
  CTSCKND8BWP7T_G2B2I1/I (INVD10BWP7T)                             0.000     0.077     0.000      0.990     0.012 c    0.860 r    (516.39,572.26)        d 
  CTSCKND8BWP7T_G2B2I1/ZN (INVD10BWP7T)                                      0.068                0.990     0.046 c    0.907 f    (519.77,572.40)        d 
  clk_G2B3I1 (net)                              4        0.253                                    0.990     0.000      0.907 f    [0.08,0.25]            d 
  CTSCKND10BWP7T_G2B1I10/I (INVD10BWP7T)                           0.000     0.071     0.000      0.990     0.006 c    0.912 f    (493.43,580.10)        d 
  CTSCKND10BWP7T_G2B1I10/ZN (INVD10BWP7T)                                    0.198                0.990     0.113 c    1.025 r    (496.80,580.24)        d 
  clk_G2B4I10 (net)                            72        0.399                                    0.990     0.000      1.025 r    [0.18,0.40]            d 
  SA_ctrl_state_compute_out_counter_reg_1_/CP (DFQD0BWP7T)         0.000     0.202     0.000      0.990     0.007 c    1.032 r    (517.38,478.36)
  SA_ctrl_state_compute_out_counter_reg_1_/CP (DFQD0BWP7T)         0.000     0.202     0.000      0.990     0.000      1.032 r    (517.38,478.36)
  SA_ctrl_state_compute_out_counter_reg_1_/Q (DFQD0BWP7T)                    0.132                0.990     0.218      1.251 r    (508.11,478.30)
  SA_ctrl_state_compute_out_counter[1] (net)
                                                3        0.014                                    0.990     0.000      1.251 r    [0.00,0.01]
  U3550/A1 (AOI21D0BWP7T)                                          0.000     0.132     0.000      0.990     0.000 *    1.251 r    (512.02,459.08)
  U3550/ZN (AOI21D0BWP7T)                                                    0.061                0.990     0.059      1.310 f    (511.63,459.10)
  n1077 (net)                                   1        0.008                                    0.990     0.000      1.310 f    [0.00,0.01]
  SA_ctrl_state_compute_out_counter_reg_1_/D (DFQD0BWP7T)          0.000     0.061     0.000      0.990     0.000 *    1.311 f    (515.55,478.35)
  data arrival time                                                                                                    1.311

  clock clk_p (rise edge)                                                                                   0.000      0.000
  clk_p (in)                                                                 0.500                1.010     0.000      0.000 r    (134.90, 0.00)
  clk_p (net)                                   1        1.970                                    1.010     0.000      0.000 r    [0.00,1.97]            d 
  u_pad_clk/PAD (PDDW0208SCDG)                                     0.000     0.500     0.000      1.010     0.055 *    0.055 r    (170.00, 2.43)         d 
  u_pad_clk/C (PDDW0208SCDG)                                                 0.101                1.010     0.713 @    0.768 r    (186.40,119.50)        d 
  clk (net)                                     1        0.025                                    1.010     0.000      0.768 r    [0.00,0.02]            d 
  CTSCKND12BWP7T_G2B4I1/I (INVD4BWP7T)                             0.000     0.073     0.000      1.010     0.001 @    0.769 r    (183.98,156.74)        d 
  CTSCKND12BWP7T_G2B4I1/ZN (INVD4BWP7T)                                      0.057                1.010     0.042 c    0.811 f    (185.53,156.82)        d 
  clk_G2B1I1 (net)                              1        0.083                                    1.010     0.000      0.811 f    [0.04,0.08]            d 
  CTSCKND3BWP7T_G2B3I1/I (CKND12BWP7T)                             0.000     0.060     0.000      1.010     0.008 c    0.818 f    (356.93,317.99)        d 
  CTSCKND3BWP7T_G2B3I1/ZN (CKND12BWP7T)                                      0.069                1.010     0.047 c    0.866 r    (353.06,317.73)        d 
  clk_G2B2I1 (net)                              2        0.141                                    1.010     0.000      0.866 r    [0.05,0.14]            d 
  CTSCKND8BWP7T_G2B2I1/I (INVD10BWP7T)                             0.000     0.077     0.000      1.010     0.012 c    0.878 r    (516.39,572.26)        d 
  CTSCKND8BWP7T_G2B2I1/ZN (INVD10BWP7T)                                      0.068                1.010     0.047 c    0.925 f    (519.77,572.40)        d 
  clk_G2B3I1 (net)                              4        0.253                                    1.010     0.000      0.925 f    [0.08,0.25]            d 
  CTSCKND10BWP7T_G2B1I10/I (INVD10BWP7T)                           0.000     0.071     0.000      1.010     0.006 c    0.931 f    (493.43,580.10)        d 
  CTSCKND10BWP7T_G2B1I10/ZN (INVD10BWP7T)                                    0.198                1.010     0.115 c    1.046 r    (496.80,580.24)        d 
  clk_G2B4I10 (net)                            72        0.399                                    1.010     0.000      1.046 r    [0.18,0.40]            d 
  SA_ctrl_state_compute_out_counter_reg_1_/CP (DFQD0BWP7T)         0.000     0.202     0.000      1.010     0.007 c    1.053 r    (517.38,478.36)
  clock reconvergence pessimism                                                                            -0.018      1.035
  SA_ctrl_state_compute_out_counter_reg_1_/CP (DFQD0BWP7T)                                                  0.000      1.035 r
  library hold time                                                                                         0.026      1.061
  data required time                                                                                                   1.061
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   1.061
  data arrival time                                                                                                   -1.311
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.250


1
