AP807_PLL_CR_1_CPU_CLK_DIV_RATIO_MASK,VAR_0
AP807_PLL_CR_1_CPU_CLK_DIV_RATIO_OFFSET,VAR_1
BIT,FUNC_0
STATUS_POLL_PERIOD_US,VAR_2
STATUS_POLL_TIMEOUT_US,VAR_3
regmap_read,FUNC_1
regmap_read_poll_timeout,FUNC_2
regmap_update_bits,FUNC_3
regmap_write,FUNC_4
to_ap_cpu_clk,FUNC_5
ap_cpu_clk_set_rate,FUNC_6
hw,VAR_4
rate,VAR_5
parent_rate,VAR_6
clk,VAR_7
ret,VAR_8
reg,VAR_9
divider,VAR_10
cpu_clkdiv_reg,VAR_11
cpu_force_reg,VAR_12
cpu_ratio_reg,VAR_13
stable_bit,VAR_14
