{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683376722567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376722567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:08:42 2023 " "Processing started: Sat May 06 18:08:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376722567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376722567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Pipelined -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_Pipelined -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376722567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683376722880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683376722880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-final " "Found design unit 1: pipeline-final" {  } { { "main.vhd" "" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "main.vhd" "" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-if_stage " "Found design unit 1: fetch-if_stage" {  } { { "stage1.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "stage1.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-registers " "Found design unit 1: regfile-registers" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-desc " "Found design unit 1: ram-desc" {  } { { "data_memory.vhd" "" { Text "D:/Semester_4/IITB_RISC23/data_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "data_memory.vhd" "" { Text "D:/Semester_4/IITB_RISC23/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipereg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage12-pipereg1 " "Found design unit 1: stage12-pipereg1" {  } { { "pipereg1.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage12 " "Found entity 1: stage12" {  } { { "pipereg1.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlebit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlebit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_bit_reg-description " "Found design unit 1: single_bit_reg-description" {  } { { "singlebit_reg.vhd" "" { Text "D:/Semester_4/IITB_RISC23/singlebit_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_bit_reg " "Found entity 1: single_bit_reg" {  } { { "singlebit_reg.vhd" "" { Text "D:/Semester_4/IITB_RISC23/singlebit_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-id_stage " "Found design unit 1: decode-id_stage" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipereg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage23-pipereg2 " "Found design unit 1: stage23-pipereg2" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage23 " "Found entity 1: stage23" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_op-rr_stage " "Found design unit 1: read_op-rr_stage" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_op " "Found entity 1: read_op" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipereg3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage34-pipereg2 " "Found design unit 1: stage34-pipereg2" {  } { { "pipereg3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg3.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage34 " "Found entity 1: stage34" {  } { { "pipereg3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "D:/Semester_4/IITB_RISC23/DUT.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/Semester_4/IITB_RISC23/DUT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_memory-memory_a " "Found design unit 1: instr_memory-memory_a" {  } { { "instr_mem.vhd" "" { Text "D:/Semester_4/IITB_RISC23/instr_mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_mem.vhd" "" { Text "D:/Semester_4/IITB_RISC23/instr_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 l_shifter-shift " "Found design unit 1: l_shifter-shift" {  } { { "left_shift.vhd" "" { Text "D:/Semester_4/IITB_RISC23/left_shift.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 l_shifter " "Found entity 1: l_shifter" {  } { { "left_shift.vhd" "" { Text "D:/Semester_4/IITB_RISC23/left_shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit-arch " "Found design unit 1: controlunit-arch" {  } { { "control_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/control_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "control_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signex6_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signex6_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender6to16-arch " "Found design unit 1: signextender6to16-arch" {  } { { "signex6_16.vhd" "" { Text "D:/Semester_4/IITB_RISC23/signex6_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender6to16 " "Found entity 1: signextender6to16" {  } { { "signex6_16.vhd" "" { Text "D:/Semester_4/IITB_RISC23/signex6_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signex9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signex9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextender9to16-description " "Found design unit 1: signextender9to16-description" {  } { { "signex9_16.vhd" "" { Text "D:/Semester_4/IITB_RISC23/signex9_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextender9to16 " "Found entity 1: signextender9to16" {  } { { "signex9_16.vhd" "" { Text "D:/Semester_4/IITB_RISC23/signex9_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padder7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padder7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pad7-pad " "Found design unit 1: pad7-pad" {  } { { "padder7.vhd" "" { Text "D:/Semester_4/IITB_RISC23/padder7.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 pad7 " "Found entity 1: pad7" {  } { { "padder7.vhd" "" { Text "D:/Semester_4/IITB_RISC23/padder7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementor-arch " "Found design unit 1: complementor-arch" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementor " "Found entity 1: complementor" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_hazard_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_hazard_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_hazard-desc " "Found design unit 1: control_hazard-desc" {  } { { "control_hazard_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/control_hazard_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_hazard " "Found entity 1: control_hazard" {  } { { "control_hazard_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/control_hazard_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_cntrl-branch " "Found design unit 1: branch_cntrl-branch" {  } { { "branch_control.vhd" "" { Text "D:/Semester_4/IITB_RISC23/branch_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_cntrl " "Found entity 1: branch_cntrl" {  } { { "branch_control.vhd" "" { Text "D:/Semester_4/IITB_RISC23/branch_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-description " "Found design unit 1: comparator-description" {  } { { "comparator.vhd" "" { Text "D:/Semester_4/IITB_RISC23/comparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/Semester_4/IITB_RISC23/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-ex_stage " "Found design unit 1: execute-ex_stage" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipereg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage45-pipereg4 " "Found design unit 1: stage45-pipereg4" {  } { { "pipereg4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg4.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage45 " "Found entity 1: stage45" {  } { { "pipereg4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-ma_stage " "Found design unit 1: memory-ma_stage" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipereg5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage56-pipereg5 " "Found design unit 1: stage56-pipereg5" {  } { { "pipereg5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage56 " "Found entity 1: stage56" {  } { { "pipereg5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writeback-wb_stage " "Found design unit 1: writeback-wb_stage" {  } { { "stage6.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage6.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""} { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "stage6.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forward-forwarding " "Found design unit 1: forward-forwarding" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731817 ""} { "Info" "ISGN_ENTITY_NAME" "1 forward " "Found entity 1: forward" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_dec-desc " "Found design unit 1: reg_dec-desc" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731817 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_dec " "Found entity 1: reg_dec" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhd" "" { Text "D:/Semester_4/IITB_RISC23/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731817 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhd" "" { Text "D:/Semester_4/IITB_RISC23/testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-bhv " "Found design unit 1: clock_generator-bhv" {  } { { "clk_gen.vhd" "" { Text "D:/Semester_4/IITB_RISC23/clk_gen.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731817 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clk_gen.vhd" "" { Text "D:/Semester_4/IITB_RISC23/clk_gen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683376731817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683376731848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:add_instance " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:add_instance\"" {  } { { "DUT.vhd" "add_instance" { Text "D:/Semester_4/IITB_RISC23/DUT.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "id_reg_read main.vhd(263) " "Verilog HDL or VHDL warning at main.vhd(263): object \"id_reg_read\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683376731848 "|DUT|pipeline:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg4_mem_rd main.vhd(289) " "Verilog HDL or VHDL warning at main.vhd(289): object \"reg4_mem_rd\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683376731848 "|DUT|pipeline:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram pipeline:add_instance\|ram:data_memory " "Elaborating entity \"ram\" for hierarchy \"pipeline:add_instance\|ram:data_memory\"" {  } { { "main.vhd" "data_memory" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeline:add_instance\|regfile:reg " "Elaborating entity \"regfile\" for hierarchy \"pipeline:add_instance\|regfile:reg\"" {  } { { "main.vhd" "reg" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731895 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 registerfile.vhd(106) " "VHDL Process Statement warning at registerfile.vhd(106): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 registerfile.vhd(106) " "VHDL Process Statement warning at registerfile.vhd(106): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DPC registerfile.vhd(106) " "VHDL Process Statement warning at registerfile.vhd(106): inferring latch(es) for signal or variable \"DPC\", which holds its previous value in one or more paths through the process" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[0\] registerfile.vhd(106) " "Inferred latch for \"DPC\[0\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[1\] registerfile.vhd(106) " "Inferred latch for \"DPC\[1\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[2\] registerfile.vhd(106) " "Inferred latch for \"DPC\[2\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[3\] registerfile.vhd(106) " "Inferred latch for \"DPC\[3\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[4\] registerfile.vhd(106) " "Inferred latch for \"DPC\[4\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[5\] registerfile.vhd(106) " "Inferred latch for \"DPC\[5\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[6\] registerfile.vhd(106) " "Inferred latch for \"DPC\[6\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[7\] registerfile.vhd(106) " "Inferred latch for \"DPC\[7\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[8\] registerfile.vhd(106) " "Inferred latch for \"DPC\[8\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[9\] registerfile.vhd(106) " "Inferred latch for \"DPC\[9\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[10\] registerfile.vhd(106) " "Inferred latch for \"DPC\[10\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[11\] registerfile.vhd(106) " "Inferred latch for \"DPC\[11\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[12\] registerfile.vhd(106) " "Inferred latch for \"DPC\[12\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[13\] registerfile.vhd(106) " "Inferred latch for \"DPC\[13\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[14\] registerfile.vhd(106) " "Inferred latch for \"DPC\[14\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DPC\[15\] registerfile.vhd(106) " "Inferred latch for \"DPC\[15\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] registerfile.vhd(106) " "Inferred latch for \"D2\[0\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] registerfile.vhd(106) " "Inferred latch for \"D2\[1\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] registerfile.vhd(106) " "Inferred latch for \"D2\[2\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] registerfile.vhd(106) " "Inferred latch for \"D2\[3\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] registerfile.vhd(106) " "Inferred latch for \"D2\[4\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] registerfile.vhd(106) " "Inferred latch for \"D2\[5\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] registerfile.vhd(106) " "Inferred latch for \"D2\[6\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] registerfile.vhd(106) " "Inferred latch for \"D2\[7\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] registerfile.vhd(106) " "Inferred latch for \"D2\[8\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] registerfile.vhd(106) " "Inferred latch for \"D2\[9\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] registerfile.vhd(106) " "Inferred latch for \"D2\[10\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] registerfile.vhd(106) " "Inferred latch for \"D2\[11\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] registerfile.vhd(106) " "Inferred latch for \"D2\[12\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] registerfile.vhd(106) " "Inferred latch for \"D2\[13\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] registerfile.vhd(106) " "Inferred latch for \"D2\[14\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] registerfile.vhd(106) " "Inferred latch for \"D2\[15\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] registerfile.vhd(106) " "Inferred latch for \"D1\[0\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731926 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] registerfile.vhd(106) " "Inferred latch for \"D1\[1\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] registerfile.vhd(106) " "Inferred latch for \"D1\[2\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] registerfile.vhd(106) " "Inferred latch for \"D1\[3\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] registerfile.vhd(106) " "Inferred latch for \"D1\[4\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] registerfile.vhd(106) " "Inferred latch for \"D1\[5\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] registerfile.vhd(106) " "Inferred latch for \"D1\[6\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] registerfile.vhd(106) " "Inferred latch for \"D1\[7\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] registerfile.vhd(106) " "Inferred latch for \"D1\[8\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] registerfile.vhd(106) " "Inferred latch for \"D1\[9\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] registerfile.vhd(106) " "Inferred latch for \"D1\[10\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] registerfile.vhd(106) " "Inferred latch for \"D1\[11\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] registerfile.vhd(106) " "Inferred latch for \"D1\[12\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] registerfile.vhd(106) " "Inferred latch for \"D1\[13\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] registerfile.vhd(106) " "Inferred latch for \"D1\[14\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] registerfile.vhd(106) " "Inferred latch for \"D1\[15\]\" at registerfile.vhd(106)" {  } { { "registerfile.vhd" "" { Text "D:/Semester_4/IITB_RISC23/registerfile.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|regfile:reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_bit_reg pipeline:add_instance\|single_bit_reg:history_bit " "Elaborating entity \"single_bit_reg\" for hierarchy \"pipeline:add_instance\|single_bit_reg:history_bit\"" {  } { { "main.vhd" "history_bit" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch pipeline:add_instance\|fetch:fetch1 " "Elaborating entity \"fetch\" for hierarchy \"pipeline:add_instance\|fetch:fetch1\"" {  } { { "main.vhd" "fetch1" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory pipeline:add_instance\|fetch:fetch1\|instr_memory:ir_update " "Elaborating entity \"instr_memory\" for hierarchy \"pipeline:add_instance\|fetch:fetch1\|instr_memory:ir_update\"" {  } { { "stage1.vhd" "ir_update" { Text "D:/Semester_4/IITB_RISC23/stage1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeline:add_instance\|fetch:fetch1\|alu:alu_pc " "Elaborating entity \"alu\" for hierarchy \"pipeline:add_instance\|fetch:fetch1\|alu:alu_pc\"" {  } { { "stage1.vhd" "alu_pc" { Text "D:/Semester_4/IITB_RISC23/stage1.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumop alu.vhd(37) " "VHDL Process Statement warning at alu.vhd(37): signal \"sumop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nandop alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"nandop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sumop alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"sumop\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nandop alu.vhd(25) " "VHDL Process Statement warning at alu.vhd(25): inferring latch(es) for signal or variable \"nandop\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[0\] alu.vhd(25) " "Inferred latch for \"nandop\[0\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[1\] alu.vhd(25) " "Inferred latch for \"nandop\[1\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[2\] alu.vhd(25) " "Inferred latch for \"nandop\[2\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[3\] alu.vhd(25) " "Inferred latch for \"nandop\[3\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[4\] alu.vhd(25) " "Inferred latch for \"nandop\[4\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[5\] alu.vhd(25) " "Inferred latch for \"nandop\[5\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[6\] alu.vhd(25) " "Inferred latch for \"nandop\[6\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[7\] alu.vhd(25) " "Inferred latch for \"nandop\[7\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[8\] alu.vhd(25) " "Inferred latch for \"nandop\[8\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[9\] alu.vhd(25) " "Inferred latch for \"nandop\[9\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[10\] alu.vhd(25) " "Inferred latch for \"nandop\[10\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[11\] alu.vhd(25) " "Inferred latch for \"nandop\[11\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[12\] alu.vhd(25) " "Inferred latch for \"nandop\[12\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[13\] alu.vhd(25) " "Inferred latch for \"nandop\[13\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[14\] alu.vhd(25) " "Inferred latch for \"nandop\[14\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nandop\[15\] alu.vhd(25) " "Inferred latch for \"nandop\[15\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhd(25) " "Inferred latch for \"Z\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout alu.vhd(25) " "Inferred latch for \"Cout\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[0\] alu.vhd(25) " "Inferred latch for \"sumop\[0\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[1\] alu.vhd(25) " "Inferred latch for \"sumop\[1\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[2\] alu.vhd(25) " "Inferred latch for \"sumop\[2\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[3\] alu.vhd(25) " "Inferred latch for \"sumop\[3\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[4\] alu.vhd(25) " "Inferred latch for \"sumop\[4\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[5\] alu.vhd(25) " "Inferred latch for \"sumop\[5\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[6\] alu.vhd(25) " "Inferred latch for \"sumop\[6\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[7\] alu.vhd(25) " "Inferred latch for \"sumop\[7\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[8\] alu.vhd(25) " "Inferred latch for \"sumop\[8\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[9\] alu.vhd(25) " "Inferred latch for \"sumop\[9\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[10\] alu.vhd(25) " "Inferred latch for \"sumop\[10\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[11\] alu.vhd(25) " "Inferred latch for \"sumop\[11\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[12\] alu.vhd(25) " "Inferred latch for \"sumop\[12\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[13\] alu.vhd(25) " "Inferred latch for \"sumop\[13\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[14\] alu.vhd(25) " "Inferred latch for \"sumop\[14\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumop\[15\] alu.vhd(25) " "Inferred latch for \"sumop\[15\]\" at alu.vhd(25)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] alu.vhd(23) " "Inferred latch for \"alu_out\[0\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] alu.vhd(23) " "Inferred latch for \"alu_out\[1\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] alu.vhd(23) " "Inferred latch for \"alu_out\[2\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] alu.vhd(23) " "Inferred latch for \"alu_out\[3\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[4\] alu.vhd(23) " "Inferred latch for \"alu_out\[4\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[5\] alu.vhd(23) " "Inferred latch for \"alu_out\[5\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[6\] alu.vhd(23) " "Inferred latch for \"alu_out\[6\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[7\] alu.vhd(23) " "Inferred latch for \"alu_out\[7\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[8\] alu.vhd(23) " "Inferred latch for \"alu_out\[8\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[9\] alu.vhd(23) " "Inferred latch for \"alu_out\[9\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[10\] alu.vhd(23) " "Inferred latch for \"alu_out\[10\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[11\] alu.vhd(23) " "Inferred latch for \"alu_out\[11\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[12\] alu.vhd(23) " "Inferred latch for \"alu_out\[12\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[13\] alu.vhd(23) " "Inferred latch for \"alu_out\[13\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[14\] alu.vhd(23) " "Inferred latch for \"alu_out\[14\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[15\] alu.vhd(23) " "Inferred latch for \"alu_out\[15\]\" at alu.vhd(23)" {  } { { "alu.vhd" "" { Text "D:/Semester_4/IITB_RISC23/alu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|fetch:fetch1|alu:alu_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage12 pipeline:add_instance\|stage12:if_id " "Elaborating entity \"stage12\" for hierarchy \"pipeline:add_instance\|stage12:if_id\"" {  } { { "main.vhd" "if_id" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flush pipereg1.vhd(21) " "VHDL Process Statement warning at pipereg1.vhd(21): signal \"flush\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg1.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|stage12:if_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode pipeline:add_instance\|decode:decode_instr " "Elaborating entity \"decode\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\"" {  } { { "main.vhd" "decode_instr" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rr_read1 stage2.vhd(124) " "VHDL Process Statement warning at stage2.vhd(124): inferring latch(es) for signal or variable \"rr_read1\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rr_read2 stage2.vhd(124) " "VHDL Process Statement warning at stage2.vhd(124): inferring latch(es) for signal or variable \"rr_read2\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wb_wr1 stage2.vhd(124) " "VHDL Process Statement warning at stage2.vhd(124): inferring latch(es) for signal or variable \"wb_wr1\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comp stage2.vhd(124) " "VHDL Process Statement warning at stage2.vhd(124): inferring latch(es) for signal or variable \"comp\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cond stage2.vhd(124) " "VHDL Process Statement warning at stage2.vhd(124): inferring latch(es) for signal or variable \"cond\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm6_16 stage2.vhd(153) " "VHDL Process Statement warning at stage2.vhd(153): signal \"imm6_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "imm9_16 stage2.vhd(155) " "VHDL Process Statement warning at stage2.vhd(155): signal \"imm9_16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "padd7 stage2.vhd(157) " "VHDL Process Statement warning at stage2.vhd(157): signal \"padd7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "imm stage2.vhd(148) " "VHDL Process Statement warning at stage2.vhd(148): inferring latch(es) for signal or variable \"imm\", which holds its previous value in one or more paths through the process" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_up stage2.vhd(168) " "VHDL Process Statement warning at stage2.vhd(168): signal \"pc_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_down stage2.vhd(169) " "VHDL Process Statement warning at stage2.vhd(169): signal \"pc_down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] stage2.vhd(148) " "Inferred latch for \"imm\[0\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] stage2.vhd(148) " "Inferred latch for \"imm\[1\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[2\] stage2.vhd(148) " "Inferred latch for \"imm\[2\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[3\] stage2.vhd(148) " "Inferred latch for \"imm\[3\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[4\] stage2.vhd(148) " "Inferred latch for \"imm\[4\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[5\] stage2.vhd(148) " "Inferred latch for \"imm\[5\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[6\] stage2.vhd(148) " "Inferred latch for \"imm\[6\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[7\] stage2.vhd(148) " "Inferred latch for \"imm\[7\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[8\] stage2.vhd(148) " "Inferred latch for \"imm\[8\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[9\] stage2.vhd(148) " "Inferred latch for \"imm\[9\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[10\] stage2.vhd(148) " "Inferred latch for \"imm\[10\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[11\] stage2.vhd(148) " "Inferred latch for \"imm\[11\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[12\] stage2.vhd(148) " "Inferred latch for \"imm\[12\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[13\] stage2.vhd(148) " "Inferred latch for \"imm\[13\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[14\] stage2.vhd(148) " "Inferred latch for \"imm\[14\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[15\] stage2.vhd(148) " "Inferred latch for \"imm\[15\]\" at stage2.vhd(148)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[0\] stage2.vhd(124) " "Inferred latch for \"cond\[0\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cond\[1\] stage2.vhd(124) " "Inferred latch for \"cond\[1\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp stage2.vhd(124) " "Inferred latch for \"comp\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_wr1\[0\] stage2.vhd(124) " "Inferred latch for \"wb_wr1\[0\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_wr1\[1\] stage2.vhd(124) " "Inferred latch for \"wb_wr1\[1\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wb_wr1\[2\] stage2.vhd(124) " "Inferred latch for \"wb_wr1\[2\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read2\[0\] stage2.vhd(124) " "Inferred latch for \"rr_read2\[0\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read2\[1\] stage2.vhd(124) " "Inferred latch for \"rr_read2\[1\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read2\[2\] stage2.vhd(124) " "Inferred latch for \"rr_read2\[2\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read1\[0\] stage2.vhd(124) " "Inferred latch for \"rr_read1\[0\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read1\[1\] stage2.vhd(124) " "Inferred latch for \"rr_read1\[1\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rr_read1\[2\] stage2.vhd(124) " "Inferred latch for \"rr_read1\[2\]\" at stage2.vhd(124)" {  } { { "stage2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 124 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 "|DUT|pipeline:add_instance|decode:decode_instr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l_shifter pipeline:add_instance\|decode:decode_instr\|l_shifter:immshift " "Elaborating entity \"l_shifter\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|l_shifter:immshift\"" {  } { { "stage2.vhd" "immshift" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit pipeline:add_instance\|decode:decode_instr\|controlunit:control " "Elaborating entity \"controlunit\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|controlunit:control\"" {  } { { "stage2.vhd" "control" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_cntrl pipeline:add_instance\|decode:decode_instr\|branch_cntrl:branch_comp " "Elaborating entity \"branch_cntrl\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|branch_cntrl:branch_comp\"" {  } { { "stage2.vhd" "branch_comp" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender6to16 pipeline:add_instance\|decode:decode_instr\|signextender6to16:extend1 " "Elaborating entity \"signextender6to16\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|signextender6to16:extend1\"" {  } { { "stage2.vhd" "extend1" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextender9to16 pipeline:add_instance\|decode:decode_instr\|signextender9to16:extend2 " "Elaborating entity \"signextender9to16\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|signextender9to16:extend2\"" {  } { { "stage2.vhd" "extend2" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pad7 pipeline:add_instance\|decode:decode_instr\|pad7:padder7 " "Elaborating entity \"pad7\" for hierarchy \"pipeline:add_instance\|decode:decode_instr\|pad7:padder7\"" {  } { { "stage2.vhd" "padder7" { Text "D:/Semester_4/IITB_RISC23/stage2.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage23 pipeline:add_instance\|stage23:id_rr " "Elaborating entity \"stage23\" for hierarchy \"pipeline:add_instance\|stage23:id_rr\"" {  } { { "main.vhd" "id_rr" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "brch_out pipereg2.vhd(21) " "VHDL Signal Declaration warning at pipereg2.vhd(21): used implicit default value for signal \"brch_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0_updt pipereg2.vhd(76) " "VHDL Process Statement warning at pipereg2.vhd(76): signal \"r0_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1_updt pipereg2.vhd(78) " "VHDL Process Statement warning at pipereg2.vhd(78): signal \"r1_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2_updt pipereg2.vhd(80) " "VHDL Process Statement warning at pipereg2.vhd(80): signal \"r2_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3_updt pipereg2.vhd(82) " "VHDL Process Statement warning at pipereg2.vhd(82): signal \"r3_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4_updt pipereg2.vhd(84) " "VHDL Process Statement warning at pipereg2.vhd(84): signal \"r4_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5_updt pipereg2.vhd(86) " "VHDL Process Statement warning at pipereg2.vhd(86): signal \"r5_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6_updt pipereg2.vhd(88) " "VHDL Process Statement warning at pipereg2.vhd(88): signal \"r6_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7_updt pipereg2.vhd(90) " "VHDL Process Statement warning at pipereg2.vhd(90): signal \"r7_updt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg2.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg2.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|stage23:id_rr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dec pipeline:add_instance\|reg_dec:addresses " "Elaborating entity \"reg_dec\" for hierarchy \"pipeline:add_instance\|reg_dec:addresses\"" {  } { { "main.vhd" "addresses" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_add reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"reg_add\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r0_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r0_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r1_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r2_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r2_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r3_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r3_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r4_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r4_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r5_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r5_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r6_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r6_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r7_update reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"r7_update\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_add2 reg_addr.vhd(28) " "VHDL Process Statement warning at reg_addr.vhd(28): inferring latch(es) for signal or variable \"reg_add2\", which holds its previous value in one or more paths through the process" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add2\[0\] reg_addr.vhd(28) " "Inferred latch for \"reg_add2\[0\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add2\[1\] reg_addr.vhd(28) " "Inferred latch for \"reg_add2\[1\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add2\[2\] reg_addr.vhd(28) " "Inferred latch for \"reg_add2\[2\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7_update reg_addr.vhd(28) " "Inferred latch for \"r7_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6_update reg_addr.vhd(28) " "Inferred latch for \"r6_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5_update reg_addr.vhd(28) " "Inferred latch for \"r5_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4_update reg_addr.vhd(28) " "Inferred latch for \"r4_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3_update reg_addr.vhd(28) " "Inferred latch for \"r3_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2_update reg_addr.vhd(28) " "Inferred latch for \"r2_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_update reg_addr.vhd(28) " "Inferred latch for \"r1_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0_update reg_addr.vhd(28) " "Inferred latch for \"r0_update\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add\[0\] reg_addr.vhd(28) " "Inferred latch for \"reg_add\[0\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add\[1\] reg_addr.vhd(28) " "Inferred latch for \"reg_add\[1\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_add\[2\] reg_addr.vhd(28) " "Inferred latch for \"reg_add\[2\]\" at reg_addr.vhd(28)" {  } { { "reg_addr.vhd" "" { Text "D:/Semester_4/IITB_RISC23/reg_addr.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|reg_dec:addresses"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_op pipeline:add_instance\|read_op:read_r " "Elaborating entity \"read_op\" for hierarchy \"pipeline:add_instance\|read_op:read_r\"" {  } { { "main.vhd" "read_r" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump_here stage3.vhd(95) " "VHDL Process Statement warning at stage3.vhd(95): inferring latch(es) for signal or variable \"jump_here\", which holds its previous value in one or more paths through the process" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xin stage3.vhd(136) " "VHDL Process Statement warning at stage3.vhd(136): inferring latch(es) for signal or variable \"xin\", which holds its previous value in one or more paths through the process" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yin stage3.vhd(136) " "VHDL Process Statement warning at stage3.vhd(136): inferring latch(es) for signal or variable \"yin\", which holds its previous value in one or more paths through the process" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[0\] stage3.vhd(136) " "Inferred latch for \"yin\[0\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[1\] stage3.vhd(136) " "Inferred latch for \"yin\[1\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[2\] stage3.vhd(136) " "Inferred latch for \"yin\[2\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[3\] stage3.vhd(136) " "Inferred latch for \"yin\[3\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[4\] stage3.vhd(136) " "Inferred latch for \"yin\[4\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[5\] stage3.vhd(136) " "Inferred latch for \"yin\[5\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[6\] stage3.vhd(136) " "Inferred latch for \"yin\[6\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[7\] stage3.vhd(136) " "Inferred latch for \"yin\[7\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[8\] stage3.vhd(136) " "Inferred latch for \"yin\[8\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[9\] stage3.vhd(136) " "Inferred latch for \"yin\[9\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[10\] stage3.vhd(136) " "Inferred latch for \"yin\[10\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[11\] stage3.vhd(136) " "Inferred latch for \"yin\[11\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[12\] stage3.vhd(136) " "Inferred latch for \"yin\[12\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[13\] stage3.vhd(136) " "Inferred latch for \"yin\[13\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[14\] stage3.vhd(136) " "Inferred latch for \"yin\[14\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[15\] stage3.vhd(136) " "Inferred latch for \"yin\[15\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[0\] stage3.vhd(136) " "Inferred latch for \"xin\[0\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[1\] stage3.vhd(136) " "Inferred latch for \"xin\[1\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[2\] stage3.vhd(136) " "Inferred latch for \"xin\[2\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[3\] stage3.vhd(136) " "Inferred latch for \"xin\[3\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[4\] stage3.vhd(136) " "Inferred latch for \"xin\[4\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[5\] stage3.vhd(136) " "Inferred latch for \"xin\[5\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[6\] stage3.vhd(136) " "Inferred latch for \"xin\[6\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[7\] stage3.vhd(136) " "Inferred latch for \"xin\[7\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[8\] stage3.vhd(136) " "Inferred latch for \"xin\[8\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[9\] stage3.vhd(136) " "Inferred latch for \"xin\[9\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[10\] stage3.vhd(136) " "Inferred latch for \"xin\[10\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[11\] stage3.vhd(136) " "Inferred latch for \"xin\[11\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[12\] stage3.vhd(136) " "Inferred latch for \"xin\[12\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[13\] stage3.vhd(136) " "Inferred latch for \"xin\[13\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[14\] stage3.vhd(136) " "Inferred latch for \"xin\[14\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xin\[15\] stage3.vhd(136) " "Inferred latch for \"xin\[15\]\" at stage3.vhd(136)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[0\] stage3.vhd(95) " "Inferred latch for \"jump_here\[0\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[1\] stage3.vhd(95) " "Inferred latch for \"jump_here\[1\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[2\] stage3.vhd(95) " "Inferred latch for \"jump_here\[2\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[3\] stage3.vhd(95) " "Inferred latch for \"jump_here\[3\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[4\] stage3.vhd(95) " "Inferred latch for \"jump_here\[4\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[5\] stage3.vhd(95) " "Inferred latch for \"jump_here\[5\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[6\] stage3.vhd(95) " "Inferred latch for \"jump_here\[6\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[7\] stage3.vhd(95) " "Inferred latch for \"jump_here\[7\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[8\] stage3.vhd(95) " "Inferred latch for \"jump_here\[8\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[9\] stage3.vhd(95) " "Inferred latch for \"jump_here\[9\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[10\] stage3.vhd(95) " "Inferred latch for \"jump_here\[10\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[11\] stage3.vhd(95) " "Inferred latch for \"jump_here\[11\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[12\] stage3.vhd(95) " "Inferred latch for \"jump_here\[12\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[13\] stage3.vhd(95) " "Inferred latch for \"jump_here\[13\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[14\] stage3.vhd(95) " "Inferred latch for \"jump_here\[14\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_here\[15\] stage3.vhd(95) " "Inferred latch for \"jump_here\[15\]\" at stage3.vhd(95)" {  } { { "stage3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|read_op:read_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator pipeline:add_instance\|read_op:read_r\|comparator:comparator1 " "Elaborating entity \"comparator\" for hierarchy \"pipeline:add_instance\|read_op:read_r\|comparator:comparator1\"" {  } { { "stage3.vhd" "comparator1" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_hazard pipeline:add_instance\|read_op:read_r\|control_hazard:hazard_comp " "Elaborating entity \"control_hazard\" for hierarchy \"pipeline:add_instance\|read_op:read_r\|control_hazard:hazard_comp\"" {  } { { "stage3.vhd" "hazard_comp" { Text "D:/Semester_4/IITB_RISC23/stage3.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage34 pipeline:add_instance\|stage34:rr_ex " "Elaborating entity \"stage34\" for hierarchy \"pipeline:add_instance\|stage34:rr_ex\"" {  } { { "main.vhd" "rr_ex" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm_flag pipereg3.vhd(73) " "VHDL Process Statement warning at pipereg3.vhd(73): signal \"lm_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipereg3.vhd" "" { Text "D:/Semester_4/IITB_RISC23/pipereg3.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|stage34:rr_ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute pipeline:add_instance\|execute:execute1 " "Elaborating entity \"execute\" for hierarchy \"pipeline:add_instance\|execute:execute1\"" {  } { { "main.vhd" "execute1" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb_comp stage4.vhd(90) " "VHDL Process Statement warning at stage4.vhd(90): signal \"rb_comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rb_comp stage4.vhd(117) " "VHDL Process Statement warning at stage4.vhd(117): signal \"rb_comp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_sel stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"alu_sel\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a_in stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"alu_a_in\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_en stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"alu_en\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_o stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"carry_o\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "comp_en stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"comp_en\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b_in stage4.vhd(68) " "VHDL Process Statement warning at stage4.vhd(68): inferring latch(es) for signal or variable \"alu_b_in\", which holds its previous value in one or more paths through the process" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[0\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[0\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[1\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[1\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[2\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[2\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[3\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[3\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[4\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[4\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[5\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[5\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[6\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[6\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[7\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[7\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[8\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[8\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[9\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[9\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[10\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[10\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[11\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[11\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[12\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[12\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[13\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[13\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[14\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[14\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_in\[15\] stage4.vhd(68) " "Inferred latch for \"alu_b_in\[15\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comp_en stage4.vhd(68) " "Inferred latch for \"comp_en\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_o stage4.vhd(68) " "Inferred latch for \"carry_o\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_en stage4.vhd(68) " "Inferred latch for \"alu_en\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[0\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[0\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[1\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[1\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[2\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[2\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[3\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[3\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[4\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[4\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[5\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[5\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[6\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[6\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[7\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[7\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[8\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[8\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[9\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[9\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[10\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[10\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[11\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[11\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[12\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[12\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[13\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[13\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[14\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[14\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_in\[15\] stage4.vhd(68) " "Inferred latch for \"alu_a_in\[15\]\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel stage4.vhd(68) " "Inferred latch for \"alu_sel\" at stage4.vhd(68)" {  } { { "stage4.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 "|DUT|pipeline:add_instance|execute:execute1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementor pipeline:add_instance\|execute:execute1\|complementor:compl " "Elaborating entity \"complementor\" for hierarchy \"pipeline:add_instance\|execute:execute1\|complementor:compl\"" {  } { { "stage4.vhd" "compl" { Text "D:/Semester_4/IITB_RISC23/stage4.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731958 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "complementor_out complement.vhd(16) " "VHDL Process Statement warning at complement.vhd(16): inferring latch(es) for signal or variable \"complementor_out\", which holds its previous value in one or more paths through the process" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[0\] complement.vhd(16) " "Inferred latch for \"complementor_out\[0\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[1\] complement.vhd(16) " "Inferred latch for \"complementor_out\[1\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[2\] complement.vhd(16) " "Inferred latch for \"complementor_out\[2\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[3\] complement.vhd(16) " "Inferred latch for \"complementor_out\[3\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[4\] complement.vhd(16) " "Inferred latch for \"complementor_out\[4\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[5\] complement.vhd(16) " "Inferred latch for \"complementor_out\[5\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[6\] complement.vhd(16) " "Inferred latch for \"complementor_out\[6\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[7\] complement.vhd(16) " "Inferred latch for \"complementor_out\[7\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[8\] complement.vhd(16) " "Inferred latch for \"complementor_out\[8\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[9\] complement.vhd(16) " "Inferred latch for \"complementor_out\[9\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[10\] complement.vhd(16) " "Inferred latch for \"complementor_out\[10\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[11\] complement.vhd(16) " "Inferred latch for \"complementor_out\[11\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[12\] complement.vhd(16) " "Inferred latch for \"complementor_out\[12\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[13\] complement.vhd(16) " "Inferred latch for \"complementor_out\[13\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[14\] complement.vhd(16) " "Inferred latch for \"complementor_out\[14\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complementor_out\[15\] complement.vhd(16) " "Inferred latch for \"complementor_out\[15\]\" at complement.vhd(16)" {  } { { "complement.vhd" "" { Text "D:/Semester_4/IITB_RISC23/complement.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|execute:execute1|complementor:compl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage45 pipeline:add_instance\|stage45:ex_ma " "Elaborating entity \"stage45\" for hierarchy \"pipeline:add_instance\|stage45:ex_ma\"" {  } { { "main.vhd" "ex_ma" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory pipeline:add_instance\|memory:ma " "Elaborating entity \"memory\" for hierarchy \"pipeline:add_instance\|memory:ma\"" {  } { { "main.vhd" "ma" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_data_add stage5.vhd(22) " "VHDL Process Statement warning at stage5.vhd(22): inferring latch(es) for signal or variable \"mem_data_add\", which holds its previous value in one or more paths through the process" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_data_in stage5.vhd(22) " "VHDL Process Statement warning at stage5.vhd(22): inferring latch(es) for signal or variable \"mem_data_in\", which holds its previous value in one or more paths through the process" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[0\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[0\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[1\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[1\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[2\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[2\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[3\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[3\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[4\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[4\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[5\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[5\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[6\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[6\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[7\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[7\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[8\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[8\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[9\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[9\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[10\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[10\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[11\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[11\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[12\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[12\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[13\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[13\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[14\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[14\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_in\[15\] stage5.vhd(22) " "Inferred latch for \"mem_data_in\[15\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[0\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[0\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[1\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[1\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[2\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[2\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[3\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[3\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[4\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[4\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[5\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[5\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[6\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[6\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[7\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[7\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[8\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[8\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[9\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[9\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[10\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[10\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[11\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[11\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[12\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[12\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[13\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[13\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[14\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[14\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_add\[15\] stage5.vhd(22) " "Inferred latch for \"mem_data_add\[15\]\" at stage5.vhd(22)" {  } { { "stage5.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage5.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|memory:ma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage56 pipeline:add_instance\|stage56:ma_wb " "Elaborating entity \"stage56\" for hierarchy \"pipeline:add_instance\|stage56:ma_wb\"" {  } { { "main.vhd" "ma_wb" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback pipeline:add_instance\|writeback:wb " "Elaborating entity \"writeback\" for hierarchy \"pipeline:add_instance\|writeback:wb\"" {  } { { "main.vhd" "wb" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag stage6.vhd(28) " "VHDL Process Statement warning at stage6.vhd(28): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "stage6.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage6.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|writeback:wb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag stage6.vhd(28) " "Inferred latch for \"flag\" at stage6.vhd(28)" {  } { { "stage6.vhd" "" { Text "D:/Semester_4/IITB_RISC23/stage6.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|writeback:wb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward pipeline:add_instance\|forward:fwd_1 " "Elaborating entity \"forward\" for hierarchy \"pipeline:add_instance\|forward:fwd_1\"" {  } { { "main.vhd" "fwd_1" { Text "D:/Semester_4/IITB_RISC23/main.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwd_reg forwarding_unit.vhd(25) " "VHDL Process Statement warning at forwarding_unit.vhd(25): inferring latch(es) for signal or variable \"fwd_reg\", which holds its previous value in one or more paths through the process" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fod_en forwarding_unit.vhd(25) " "VHDL Process Statement warning at forwarding_unit.vhd(25): inferring latch(es) for signal or variable \"fod_en\", which holds its previous value in one or more paths through the process" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fod_en forwarding_unit.vhd(25) " "Inferred latch for \"fod_en\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[0\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[0\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[1\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[1\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[2\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[2\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[3\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[3\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[4\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[4\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[5\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[5\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[6\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[6\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[7\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[7\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[8\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[8\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[9\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[9\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[10\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[10\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[11\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[11\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[12\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[12\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[13\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[13\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[14\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[14\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwd_reg\[15\] forwarding_unit.vhd(25) " "Inferred latch for \"fwd_reg\[15\]\" at forwarding_unit.vhd(25)" {  } { { "forwarding_unit.vhd" "" { Text "D:/Semester_4/IITB_RISC23/forwarding_unit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376731973 "|DUT|pipeline:add_instance|forward:fwd_1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] VCC " "Pin \"output_vector\[0\]\" is stuck at VCC" {  } { { "DUT.vhd" "" { Text "D:/Semester_4/IITB_RISC23/DUT.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683376732379 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683376732379 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683376732504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683376732504 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhd" "" { Text "D:/Semester_4/IITB_RISC23/DUT.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376732536 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhd" "" { Text "D:/Semester_4/IITB_RISC23/DUT.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683376732536 "|DUT|input_vector[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683376732536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683376732536 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683376732536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683376732536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376732567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:08:52 2023 " "Processing ended: Sat May 06 18:08:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376732567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376732567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376732567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683376732567 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683376733895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376733895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:08:53 2023 " "Processing started: Sat May 06 18:08:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376733895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683376733895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC_Pipelined -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC_Pipelined -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683376733895 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683376734027 ""}
{ "Info" "0" "" "Project  = IITB_RISC_Pipelined" {  } {  } 0 0 "Project  = IITB_RISC_Pipelined" 0 0 "Fitter" 0 0 1683376734027 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1683376734027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683376734112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683376734113 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683376734120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683376734160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683376734160 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683376734283 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683376734299 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1683376734362 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683376734377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683376734377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683376734377 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683376734377 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683376734377 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Semester_4/IITB_RISC23/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376734377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Semester_4/IITB_RISC23/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376734377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Semester_4/IITB_RISC23/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376734377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Semester_4/IITB_RISC23/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376734377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Semester_4/IITB_RISC23/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376734377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Semester_4/IITB_RISC23/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376734377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Semester_4/IITB_RISC23/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376734377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Semester_4/IITB_RISC23/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683376734377 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683376734377 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683376734377 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683376734377 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683376734377 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683376734377 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683376734377 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683376734533 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683376735076 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683376735076 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1683376735077 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1683376735077 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683376735077 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1683376735077 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683376735078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683376735079 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683376735079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683376735079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683376735080 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683376735080 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683376735080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683376735080 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683376735080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683376735080 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683376735080 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683376735080 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683376735082 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683376735082 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683376735082 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376735083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376735083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376735083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376735083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376735083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376735083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376735083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376735083 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683376735083 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683376735083 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683376735083 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683376735089 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683376735092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683376735936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683376735967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683376735983 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683376736139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683376736139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683376736592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y24 X35_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36" {  } { { "loc" "" { Generic "D:/Semester_4/IITB_RISC23/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36"} { { 12 { 0 ""} 24 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683376737154 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683376737154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683376737201 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1683376737201 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683376737201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683376737201 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683376737357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683376737373 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683376737545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683376737545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683376737795 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683376738139 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Semester_4/IITB_RISC23/output_files/DUT.fit.smsg " "Generated suppressed messages file D:/Semester_4/IITB_RISC23/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683376738326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5586 " "Peak virtual memory: 5586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376738670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:08:58 2023 " "Processing ended: Sat May 06 18:08:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376738670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376738670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376738670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683376738670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683376739779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376739779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:08:59 2023 " "Processing started: Sat May 06 18:08:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376739779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683376739779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_RISC_Pipelined -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_RISC_Pipelined -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683376739779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683376740029 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683376740897 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683376740975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376741473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:09:01 2023 " "Processing ended: Sat May 06 18:09:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376741473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376741473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376741473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683376741473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683376742536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376742536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:09:02 2023 " "Processing started: Sat May 06 18:09:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376742536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1683376742536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off IITB_RISC_Pipelined -c DUT " "Command: quartus_pow --read_settings_files=off --write_settings_files=off IITB_RISC_Pipelined -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1683376742536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1683376742755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683376742755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1683376742755 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1683376743052 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1683376743052 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683376743052 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1683376743052 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1683376743052 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1683376743224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1683376743255 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1683376743520 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683376743696 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.81 mW " "Total thermal power estimate for the design is 229.81 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1683376743760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376743982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:09:03 2023 " "Processing ended: Sat May 06 18:09:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376743982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376743982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376743982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1683376743982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1683376745247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376745247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:09:05 2023 " "Processing started: Sat May 06 18:09:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376745247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683376745247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_RISC_Pipelined -c DUT " "Command: quartus_sta IITB_RISC_Pipelined -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683376745247 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683376745341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683376745464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683376745464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376745502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376745502 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683376745653 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376745653 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683376745653 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683376745653 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683376745653 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683376745653 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683376745653 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1683376745669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683376745669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376745669 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1683376745669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376745669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376745669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376745669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376745669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376745669 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683376745685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683376745700 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683376745981 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376746028 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683376746028 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683376746028 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683376746028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376746028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376746450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376746450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376746450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376746450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376746450 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683376746450 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683376746591 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1683376746591 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1683376746591 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1683376746591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376746591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376746591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376746606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376746606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683376746606 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683376747263 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683376747263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376747294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:09:07 2023 " "Processing ended: Sat May 06 18:09:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376747294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376747294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376747294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683376747294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683376748341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376748341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:09:08 2023 " "Processing started: Sat May 06 18:09:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376748341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683376748341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB_RISC_Pipelined -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB_RISC_Pipelined -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683376748341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683376748653 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DUT.vho D:/Semester_4/IITB_RISC23/simulation/modelsim/ simulation " "Generated file DUT.vho in folder \"D:/Semester_4/IITB_RISC23/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683376748700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376748724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:09:08 2023 " "Processing ended: Sat May 06 18:09:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376748724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376748724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376748724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683376748724 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 84 s " "Quartus Prime Full Compilation was successful. 0 errors, 84 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683376749443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683376897136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683376897136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:11:37 2023 " "Processing started: Sat May 06 18:11:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683376897136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376897136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp IITB_RISC_Pipelined -c DUT --netlist_type=sgate " "Command: quartus_npp IITB_RISC_Pipelined -c DUT --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376897136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1683376897277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683376897480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:11:37 2023 " "Processing ended: Sat May 06 18:11:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683376897480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683376897480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683376897480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683376897480 ""}
