============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Wed May 15 16:52:26 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1360)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../../../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_HistEQ.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.627783s wall, 1.546875s user + 0.078125s system = 1.625000s CPU (99.8%)

RUN-1004 : used memory is 265 MB, reserved memory is 240 MB, peak memory is 270 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (298 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10765 instances
RUN-0007 : 6735 luts, 3296 seqs, 382 mslices, 196 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11871 nets
RUN-1001 : 6891 nets have 2 pins
RUN-1001 : 3696 nets have [3 - 5] pins
RUN-1001 : 758 nets have [6 - 10] pins
RUN-1001 : 295 nets have [11 - 20] pins
RUN-1001 : 222 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     742     
RUN-1001 :   No   |  No   |  Yes  |    1322     
RUN-1001 :   No   |  Yes  |  No   |     89      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     361     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  51   |     80     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 174
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10761 instances, 6735 luts, 3296 seqs, 578 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Huge net cpuresetn with 1036 pins
PHY-0007 : Cell area utilization is 40%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48916, tnet num: 11823, tinst num: 10761, tnode num: 58637, tedge num: 78637.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.125909s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (99.9%)

RUN-1004 : used memory is 380 MB, reserved memory is 357 MB, peak memory is 380 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11823 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.495538s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (99.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.87107e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10761.
PHY-3001 : Level 1 #clusters 1505.
PHY-3001 : End clustering;  0.078466s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (139.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 798050, overlap = 367.219
PHY-3002 : Step(2): len = 699474, overlap = 369.031
PHY-3002 : Step(3): len = 504490, overlap = 449.906
PHY-3002 : Step(4): len = 467063, overlap = 482.219
PHY-3002 : Step(5): len = 381296, overlap = 551.781
PHY-3002 : Step(6): len = 328215, overlap = 587.656
PHY-3002 : Step(7): len = 269633, overlap = 629.188
PHY-3002 : Step(8): len = 233909, overlap = 668.25
PHY-3002 : Step(9): len = 205804, overlap = 687.688
PHY-3002 : Step(10): len = 187229, overlap = 719.125
PHY-3002 : Step(11): len = 165991, overlap = 739.156
PHY-3002 : Step(12): len = 152217, overlap = 764.531
PHY-3002 : Step(13): len = 137168, overlap = 784.656
PHY-3002 : Step(14): len = 127734, overlap = 788.531
PHY-3002 : Step(15): len = 116019, overlap = 808.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.25223e-06
PHY-3002 : Step(16): len = 120915, overlap = 798.344
PHY-3002 : Step(17): len = 139250, overlap = 787.688
PHY-3002 : Step(18): len = 143037, overlap = 760.969
PHY-3002 : Step(19): len = 147853, overlap = 752.25
PHY-3002 : Step(20): len = 146773, overlap = 706.25
PHY-3002 : Step(21): len = 149158, overlap = 687.25
PHY-3002 : Step(22): len = 148857, overlap = 662.625
PHY-3002 : Step(23): len = 150716, overlap = 643.094
PHY-3002 : Step(24): len = 151053, overlap = 631.062
PHY-3002 : Step(25): len = 152682, overlap = 633.312
PHY-3002 : Step(26): len = 154654, overlap = 647
PHY-3002 : Step(27): len = 155454, overlap = 646
PHY-3002 : Step(28): len = 155120, overlap = 626.719
PHY-3002 : Step(29): len = 154387, overlap = 604.531
PHY-3002 : Step(30): len = 153315, overlap = 600
PHY-3002 : Step(31): len = 152164, overlap = 597.281
PHY-3002 : Step(32): len = 151156, overlap = 611.625
PHY-3002 : Step(33): len = 150549, overlap = 618.469
PHY-3002 : Step(34): len = 149162, overlap = 630.656
PHY-3002 : Step(35): len = 148508, overlap = 631.969
PHY-3002 : Step(36): len = 147502, overlap = 626.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.50445e-06
PHY-3002 : Step(37): len = 155960, overlap = 616.312
PHY-3002 : Step(38): len = 166400, overlap = 588.938
PHY-3002 : Step(39): len = 169889, overlap = 575.719
PHY-3002 : Step(40): len = 173793, overlap = 573.375
PHY-3002 : Step(41): len = 174150, overlap = 576.531
PHY-3002 : Step(42): len = 174139, overlap = 579.562
PHY-3002 : Step(43): len = 172612, overlap = 572.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.0089e-06
PHY-3002 : Step(44): len = 181855, overlap = 553.344
PHY-3002 : Step(45): len = 192435, overlap = 524.781
PHY-3002 : Step(46): len = 197399, overlap = 509.812
PHY-3002 : Step(47): len = 200957, overlap = 507.188
PHY-3002 : Step(48): len = 200961, overlap = 494.594
PHY-3002 : Step(49): len = 201941, overlap = 486.875
PHY-3002 : Step(50): len = 199811, overlap = 484.625
PHY-3002 : Step(51): len = 200139, overlap = 488.25
PHY-3002 : Step(52): len = 200038, overlap = 483.438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.00178e-05
PHY-3002 : Step(53): len = 218858, overlap = 452.969
PHY-3002 : Step(54): len = 231650, overlap = 426.844
PHY-3002 : Step(55): len = 238187, overlap = 371.75
PHY-3002 : Step(56): len = 241872, overlap = 363.938
PHY-3002 : Step(57): len = 242781, overlap = 364.438
PHY-3002 : Step(58): len = 242281, overlap = 355.438
PHY-3002 : Step(59): len = 241001, overlap = 359.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.00356e-05
PHY-3002 : Step(60): len = 264187, overlap = 306.406
PHY-3002 : Step(61): len = 286826, overlap = 282.469
PHY-3002 : Step(62): len = 294714, overlap = 257.062
PHY-3002 : Step(63): len = 296646, overlap = 252.219
PHY-3002 : Step(64): len = 293818, overlap = 259
PHY-3002 : Step(65): len = 292489, overlap = 260.406
PHY-3002 : Step(66): len = 289681, overlap = 262.406
PHY-3002 : Step(67): len = 289293, overlap = 262.594
PHY-3002 : Step(68): len = 288507, overlap = 263.094
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.00712e-05
PHY-3002 : Step(69): len = 312856, overlap = 213.969
PHY-3002 : Step(70): len = 326034, overlap = 206.469
PHY-3002 : Step(71): len = 331149, overlap = 198.406
PHY-3002 : Step(72): len = 334142, overlap = 204.531
PHY-3002 : Step(73): len = 334604, overlap = 208.25
PHY-3002 : Step(74): len = 334343, overlap = 204.688
PHY-3002 : Step(75): len = 333108, overlap = 209.688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.01424e-05
PHY-3002 : Step(76): len = 357154, overlap = 175.969
PHY-3002 : Step(77): len = 370879, overlap = 153.75
PHY-3002 : Step(78): len = 375117, overlap = 131.75
PHY-3002 : Step(79): len = 380079, overlap = 134.625
PHY-3002 : Step(80): len = 381947, overlap = 129
PHY-3002 : Step(81): len = 382859, overlap = 121.406
PHY-3002 : Step(82): len = 379741, overlap = 111.531
PHY-3002 : Step(83): len = 378996, overlap = 115.375
PHY-3002 : Step(84): len = 378916, overlap = 114.094
PHY-3002 : Step(85): len = 379363, overlap = 111.75
PHY-3002 : Step(86): len = 378247, overlap = 107.188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000159587
PHY-3002 : Step(87): len = 397708, overlap = 116.094
PHY-3002 : Step(88): len = 408027, overlap = 109.312
PHY-3002 : Step(89): len = 408103, overlap = 112.656
PHY-3002 : Step(90): len = 409483, overlap = 105.406
PHY-3002 : Step(91): len = 411804, overlap = 106.375
PHY-3002 : Step(92): len = 413873, overlap = 99.5625
PHY-3002 : Step(93): len = 413127, overlap = 93.2812
PHY-3002 : Step(94): len = 413683, overlap = 92.6875
PHY-3002 : Step(95): len = 415485, overlap = 85.9375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000319175
PHY-3002 : Step(96): len = 427602, overlap = 85.1875
PHY-3002 : Step(97): len = 435989, overlap = 77.9375
PHY-3002 : Step(98): len = 437297, overlap = 78.5625
PHY-3002 : Step(99): len = 439939, overlap = 78.7812
PHY-3002 : Step(100): len = 443612, overlap = 72.6562
PHY-3002 : Step(101): len = 445165, overlap = 71.5938
PHY-3002 : Step(102): len = 443300, overlap = 74.875
PHY-3002 : Step(103): len = 442424, overlap = 74.875
PHY-3002 : Step(104): len = 442828, overlap = 75.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000638349
PHY-3002 : Step(105): len = 450317, overlap = 70.2188
PHY-3002 : Step(106): len = 457098, overlap = 69.1875
PHY-3002 : Step(107): len = 458724, overlap = 69.6562
PHY-3002 : Step(108): len = 460357, overlap = 69
PHY-3002 : Step(109): len = 462598, overlap = 70.5
PHY-3002 : Step(110): len = 464208, overlap = 65.75
PHY-3002 : Step(111): len = 463266, overlap = 68.375
PHY-3002 : Step(112): len = 463457, overlap = 68.9062
PHY-3002 : Step(113): len = 465326, overlap = 70.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0012767
PHY-3002 : Step(114): len = 469446, overlap = 63.5
PHY-3002 : Step(115): len = 474945, overlap = 59.5312
PHY-3002 : Step(116): len = 477125, overlap = 59.9688
PHY-3002 : Step(117): len = 479169, overlap = 57.4062
PHY-3002 : Step(118): len = 481231, overlap = 54.8438
PHY-3002 : Step(119): len = 482410, overlap = 57.0938
PHY-3002 : Step(120): len = 482413, overlap = 52.1562
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00230312
PHY-3002 : Step(121): len = 485044, overlap = 52.1562
PHY-3002 : Step(122): len = 487456, overlap = 49.1562
PHY-3002 : Step(123): len = 488473, overlap = 50.1562
PHY-3002 : Step(124): len = 489805, overlap = 52.6562
PHY-3002 : Step(125): len = 491246, overlap = 52.6562
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00427305
PHY-3002 : Step(126): len = 493023, overlap = 53.2812
PHY-3002 : Step(127): len = 494873, overlap = 51.0312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020910s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (224.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11871.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 651936, over cnt = 1370(3%), over = 7143, worst = 41
PHY-1001 : End global iterations;  0.624776s wall, 0.828125s user + 0.078125s system = 0.906250s CPU (145.1%)

PHY-1001 : Congestion index: top1 = 79.25, top5 = 62.37, top10 = 53.32, top15 = 47.32.
PHY-3001 : End congestion estimation;  0.794121s wall, 0.984375s user + 0.093750s system = 1.078125s CPU (135.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11823 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.437555s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000278636
PHY-3002 : Step(128): len = 540254, overlap = 11.1562
PHY-3002 : Step(129): len = 536794, overlap = 9.96875
PHY-3002 : Step(130): len = 533268, overlap = 9.0625
PHY-3002 : Step(131): len = 535191, overlap = 7.96875
PHY-3002 : Step(132): len = 537539, overlap = 6.375
PHY-3002 : Step(133): len = 538026, overlap = 5.84375
PHY-3002 : Step(134): len = 538434, overlap = 6.53125
PHY-3002 : Step(135): len = 539856, overlap = 6
PHY-3002 : Step(136): len = 539502, overlap = 3.875
PHY-3002 : Step(137): len = 537206, overlap = 3.625
PHY-3002 : Step(138): len = 534992, overlap = 3.5625
PHY-3002 : Step(139): len = 533289, overlap = 3.1875
PHY-3002 : Step(140): len = 530836, overlap = 3.875
PHY-3002 : Step(141): len = 528392, overlap = 4.90625
PHY-3002 : Step(142): len = 525809, overlap = 5.3125
PHY-3002 : Step(143): len = 523434, overlap = 5.90625
PHY-3002 : Step(144): len = 520982, overlap = 6.65625
PHY-3002 : Step(145): len = 518635, overlap = 6.9375
PHY-3002 : Step(146): len = 517119, overlap = 8.5
PHY-3002 : Step(147): len = 515352, overlap = 8.53125
PHY-3002 : Step(148): len = 514374, overlap = 9.65625
PHY-3002 : Step(149): len = 513170, overlap = 9.6875
PHY-3002 : Step(150): len = 511566, overlap = 9.09375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000557273
PHY-3002 : Step(151): len = 515290, overlap = 7.28125
PHY-3002 : Step(152): len = 519767, overlap = 5.09375
PHY-3002 : Step(153): len = 524468, overlap = 4.625
PHY-3002 : Step(154): len = 526811, overlap = 4.9375
PHY-3002 : Step(155): len = 529389, overlap = 5.0625
PHY-3002 : Step(156): len = 531536, overlap = 4.9375
PHY-3002 : Step(157): len = 531339, overlap = 5
PHY-3002 : Step(158): len = 531219, overlap = 5.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111455
PHY-3002 : Step(159): len = 535202, overlap = 4.25
PHY-3002 : Step(160): len = 538974, overlap = 4.25
PHY-3002 : Step(161): len = 544298, overlap = 3.25
PHY-3002 : Step(162): len = 546307, overlap = 3.8125
PHY-3002 : Step(163): len = 545728, overlap = 3.8125
PHY-3002 : Step(164): len = 544953, overlap = 3.875
PHY-3002 : Step(165): len = 544664, overlap = 4.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 53/11871.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 643832, over cnt = 1824(5%), over = 6881, worst = 28
PHY-1001 : End global iterations;  0.794742s wall, 1.375000s user + 0.078125s system = 1.453125s CPU (182.8%)

PHY-1001 : Congestion index: top1 = 73.28, top5 = 55.69, top10 = 48.51, top15 = 44.23.
PHY-3001 : End congestion estimation;  0.978021s wall, 1.562500s user + 0.078125s system = 1.640625s CPU (167.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11823 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.551953s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (99.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000355213
PHY-3002 : Step(166): len = 547644, overlap = 77.7812
PHY-3002 : Step(167): len = 542205, overlap = 68.9375
PHY-3002 : Step(168): len = 537754, overlap = 58.5625
PHY-3002 : Step(169): len = 534009, overlap = 48.75
PHY-3002 : Step(170): len = 530971, overlap = 43.9062
PHY-3002 : Step(171): len = 527222, overlap = 41.1875
PHY-3002 : Step(172): len = 523562, overlap = 44.7188
PHY-3002 : Step(173): len = 519982, overlap = 42.3125
PHY-3002 : Step(174): len = 516183, overlap = 45.0312
PHY-3002 : Step(175): len = 512879, overlap = 46.0312
PHY-3002 : Step(176): len = 509938, overlap = 47.25
PHY-3002 : Step(177): len = 506776, overlap = 50.3125
PHY-3002 : Step(178): len = 503356, overlap = 54.9062
PHY-3002 : Step(179): len = 500610, overlap = 55.0312
PHY-3002 : Step(180): len = 498868, overlap = 54.9062
PHY-3002 : Step(181): len = 497011, overlap = 52.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000710426
PHY-3002 : Step(182): len = 500191, overlap = 47.6875
PHY-3002 : Step(183): len = 502619, overlap = 42.8125
PHY-3002 : Step(184): len = 508781, overlap = 44.7188
PHY-3002 : Step(185): len = 511977, overlap = 43
PHY-3002 : Step(186): len = 511098, overlap = 42.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00142085
PHY-3002 : Step(187): len = 513638, overlap = 39.8125
PHY-3002 : Step(188): len = 516065, overlap = 39.125
PHY-3002 : Step(189): len = 522702, overlap = 39.375
PHY-3002 : Step(190): len = 526105, overlap = 32.6875
PHY-3002 : Step(191): len = 526447, overlap = 34.6875
PHY-3002 : Step(192): len = 526245, overlap = 35.0312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 48916, tnet num: 11823, tinst num: 10761, tnode num: 58637, tedge num: 78637.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.267397s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.9%)

RUN-1004 : used memory is 426 MB, reserved memory is 407 MB, peak memory is 493 MB
OPT-1001 : Total overflow 252.06 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 369/11871.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 643224, over cnt = 1855(5%), over = 5825, worst = 29
PHY-1001 : End global iterations;  0.839034s wall, 1.359375s user + 0.093750s system = 1.453125s CPU (173.2%)

PHY-1001 : Congestion index: top1 = 63.81, top5 = 52.24, top10 = 46.29, top15 = 42.65.
PHY-1001 : End incremental global routing;  1.010942s wall, 1.531250s user + 0.093750s system = 1.625000s CPU (160.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11823 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.456156s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.3%)

OPT-1001 : 10 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10626 has valid locations, 70 needs to be replaced
PHY-3001 : design contains 10821 instances, 6744 luts, 3347 seqs, 578 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 532964
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9950/11931.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 648456, over cnt = 1866(5%), over = 5873, worst = 29
PHY-1001 : End global iterations;  0.114915s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.8%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 52.59, top10 = 46.53, top15 = 42.93.
PHY-3001 : End congestion estimation;  0.290756s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (107.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 49159, tnet num: 11883, tinst num: 10821, tnode num: 59033, tedge num: 79003.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.323807s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.1%)

RUN-1004 : used memory is 453 MB, reserved memory is 439 MB, peak memory is 499 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11883 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.825137s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(193): len = 532675, overlap = 0
PHY-3002 : Step(194): len = 532532, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9988/11931.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 647952, over cnt = 1880(5%), over = 5892, worst = 29
PHY-1001 : End global iterations;  0.096505s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.1%)

PHY-1001 : Congestion index: top1 = 64.31, top5 = 52.47, top10 = 46.46, top15 = 42.85.
PHY-3001 : End congestion estimation;  0.267201s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (105.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11883 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.719390s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00253342
PHY-3002 : Step(195): len = 532612, overlap = 34.9375
PHY-3002 : Step(196): len = 532624, overlap = 34.9375
PHY-3001 : Final: Len = 532624, Over = 34.9375
PHY-3001 : End incremental placement;  3.443527s wall, 3.609375s user + 0.078125s system = 3.687500s CPU (107.1%)

OPT-1001 : Total overflow 253.03 peak overflow 3.44
OPT-1001 : End high-fanout net optimization;  5.199872s wall, 6.062500s user + 0.171875s system = 6.234375s CPU (119.9%)

OPT-1001 : Current memory(MB): used = 497, reserve = 481, peak = 506.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9990/11931.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 648208, over cnt = 1864(5%), over = 5784, worst = 29
PHY-1002 : len = 669128, over cnt = 1232(3%), over = 3287, worst = 18
PHY-1002 : len = 695808, over cnt = 347(0%), over = 710, worst = 16
PHY-1002 : len = 700320, over cnt = 108(0%), over = 198, worst = 9
PHY-1002 : len = 702456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.035404s wall, 1.421875s user + 0.062500s system = 1.484375s CPU (143.4%)

PHY-1001 : Congestion index: top1 = 52.37, top5 = 46.46, top10 = 42.68, top15 = 40.28.
OPT-1001 : End congestion update;  1.209592s wall, 1.593750s user + 0.062500s system = 1.656250s CPU (136.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11883 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.386651s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (101.0%)

OPT-0007 : Start: WNS 2012 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2012 TNS 0 NUM_FEPS 0 with 19 cells processed and 2700 slack improved
OPT-0007 : Iter 2: improved WNS 2012 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.610980s wall, 2.000000s user + 0.062500s system = 2.062500s CPU (128.0%)

OPT-1001 : Current memory(MB): used = 497, reserve = 482, peak = 506.
OPT-1001 : End physical optimization;  8.277078s wall, 9.687500s user + 0.234375s system = 9.921875s CPU (119.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6744 LUT to BLE ...
SYN-4008 : Packed 6744 LUT and 1623 SEQ to BLE.
SYN-4003 : Packing 1724 remaining SEQ's ...
SYN-4005 : Packed 1375 SEQ with LUT/SLICE
SYN-4006 : 3833 single LUT's are left
SYN-4006 : 349 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7093/7985 primitive instances ...
PHY-3001 : End packing;  0.815136s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (99.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4685 instances
RUN-1001 : 2265 mslices, 2264 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10581 nets
RUN-1001 : 5327 nets have 2 pins
RUN-1001 : 3808 nets have [3 - 5] pins
RUN-1001 : 851 nets have [6 - 10] pins
RUN-1001 : 324 nets have [11 - 20] pins
RUN-1001 : 265 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 4681 instances, 4529 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : After packing: Len = 550594, Over = 83.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5201/10581.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 695024, over cnt = 1214(3%), over = 1824, worst = 10
PHY-1002 : len = 700320, over cnt = 691(1%), over = 941, worst = 8
PHY-1002 : len = 707960, over cnt = 186(0%), over = 243, worst = 6
PHY-1002 : len = 710336, over cnt = 33(0%), over = 40, worst = 3
PHY-1002 : len = 711168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.103261s wall, 1.515625s user + 0.062500s system = 1.578125s CPU (143.0%)

PHY-1001 : Congestion index: top1 = 56.57, top5 = 47.74, top10 = 43.29, top15 = 40.54.
PHY-3001 : End congestion estimation;  1.340920s wall, 1.765625s user + 0.062500s system = 1.828125s CPU (136.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45902, tnet num: 10533, tinst num: 4681, tnode num: 53935, tedge num: 77098.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.534107s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (99.8%)

RUN-1004 : used memory is 462 MB, reserved memory is 451 MB, peak memory is 506 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.022723s wall, 1.968750s user + 0.046875s system = 2.015625s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.67674e-05
PHY-3002 : Step(197): len = 537166, overlap = 79.75
PHY-3002 : Step(198): len = 531039, overlap = 87.25
PHY-3002 : Step(199): len = 527300, overlap = 95
PHY-3002 : Step(200): len = 523461, overlap = 99
PHY-3002 : Step(201): len = 520137, overlap = 108
PHY-3002 : Step(202): len = 518548, overlap = 113
PHY-3002 : Step(203): len = 516733, overlap = 116.5
PHY-3002 : Step(204): len = 514988, overlap = 118.75
PHY-3002 : Step(205): len = 513248, overlap = 113
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000173535
PHY-3002 : Step(206): len = 522259, overlap = 94
PHY-3002 : Step(207): len = 526200, overlap = 84
PHY-3002 : Step(208): len = 528131, overlap = 79.5
PHY-3002 : Step(209): len = 530939, overlap = 80.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000344058
PHY-3002 : Step(210): len = 540004, overlap = 71.5
PHY-3002 : Step(211): len = 545101, overlap = 64.25
PHY-3002 : Step(212): len = 548803, overlap = 64.25
PHY-3002 : Step(213): len = 552672, overlap = 64.5
PHY-3002 : Step(214): len = 555187, overlap = 62.75
PHY-3002 : Step(215): len = 556083, overlap = 62.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.153610s wall, 1.312500s user + 1.890625s system = 3.203125s CPU (277.7%)

PHY-3001 : Trial Legalized: Len = 589312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 498/10581.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 708824, over cnt = 1446(4%), over = 2438, worst = 7
PHY-1002 : len = 717376, over cnt = 797(2%), over = 1226, worst = 6
PHY-1002 : len = 728888, over cnt = 244(0%), over = 344, worst = 4
PHY-1002 : len = 730848, over cnt = 130(0%), over = 173, worst = 4
PHY-1002 : len = 733016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.512884s wall, 2.343750s user + 0.031250s system = 2.375000s CPU (157.0%)

PHY-1001 : Congestion index: top1 = 53.86, top5 = 47.84, top10 = 44.23, top15 = 41.70.
PHY-3001 : End congestion estimation;  1.768694s wall, 2.609375s user + 0.031250s system = 2.640625s CPU (149.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.461026s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000182523
PHY-3002 : Step(216): len = 571232, overlap = 16
PHY-3002 : Step(217): len = 561166, overlap = 26.25
PHY-3002 : Step(218): len = 552487, overlap = 37.5
PHY-3002 : Step(219): len = 546520, overlap = 48.25
PHY-3002 : Step(220): len = 543683, overlap = 52.25
PHY-3002 : Step(221): len = 542121, overlap = 58.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024781s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (126.1%)

PHY-3001 : Legalized: Len = 557895, Over = 0
PHY-3001 : Spreading special nets. 77 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.035228s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (133.1%)

PHY-3001 : 101 instances has been re-located, deltaX = 11, deltaY = 71, maxDist = 2.
PHY-3001 : Final: Len = 559657, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45902, tnet num: 10533, tinst num: 4682, tnode num: 53935, tedge num: 77098.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.737144s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (99.8%)

RUN-1004 : used memory is 473 MB, reserved memory is 469 MB, peak memory is 521 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2809/10581.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 685232, over cnt = 1521(4%), over = 2507, worst = 6
PHY-1002 : len = 696208, over cnt = 831(2%), over = 1123, worst = 5
PHY-1002 : len = 704648, over cnt = 332(0%), over = 441, worst = 4
PHY-1002 : len = 707744, over cnt = 163(0%), over = 220, worst = 3
PHY-1002 : len = 710256, over cnt = 7(0%), over = 9, worst = 3
PHY-1001 : End global iterations;  1.477404s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (141.7%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 49.08, top10 = 45.43, top15 = 42.58.
PHY-1001 : End incremental global routing;  1.696057s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (136.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.472074s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.469244s wall, 3.078125s user + 0.000000s system = 3.078125s CPU (124.7%)

OPT-1001 : Current memory(MB): used = 505, reserve = 497, peak = 521.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9802/10581.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 710256, over cnt = 7(0%), over = 9, worst = 3
PHY-1002 : len = 710264, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 710280, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 710328, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.376219s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (116.3%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 49.08, top10 = 45.42, top15 = 42.57.
OPT-1001 : End congestion update;  0.588160s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (111.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.370061s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.3%)

OPT-0007 : Start: WNS 2039 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4556 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4682 instances, 4529 slices, 115 macros(578 instances: 382 mslices 196 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 560297, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028328s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.2%)

PHY-3001 : 2 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 2.
PHY-3001 : Final: Len = 560217, Over = 0
PHY-3001 : End incremental legalization;  0.243451s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (128.4%)

OPT-0007 : Iter 1: improved WNS 2731 TNS 0 NUM_FEPS 0 with 13 cells processed and 3112 slack improved
OPT-0007 : Iter 2: improved WNS 2731 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.263788s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (110.0%)

OPT-1001 : Current memory(MB): used = 522, reserve = 512, peak = 524.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.388884s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9758/10581.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 710816, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 710864, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 710864, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 710864, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 710976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.497026s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.6%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 49.08, top10 = 45.42, top15 = 42.58.
PHY-1001 : End incremental global routing;  0.714204s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (100.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.451897s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9803/10581.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 710976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.087628s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.0%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 49.08, top10 = 45.42, top15 = 42.58.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.434773s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2731 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.896552
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2731ps with logic level 1 
RUN-1001 :       #2 path slack 2731ps with logic level 1 
RUN-1001 :       #3 path slack 2817ps with logic level 1 
OPT-1001 : End physical optimization;  7.890727s wall, 8.578125s user + 0.046875s system = 8.625000s CPU (109.3%)

RUN-1003 : finish command "place" in  35.403650s wall, 57.156250s user + 8.000000s system = 65.156250s CPU (184.0%)

RUN-1004 : used memory is 457 MB, reserved memory is 441 MB, peak memory is 524 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.433180s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (165.7%)

RUN-1004 : used memory is 457 MB, reserved memory is 442 MB, peak memory is 524 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 4686 instances
RUN-1001 : 2265 mslices, 2264 lslices, 115 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10581 nets
RUN-1001 : 5327 nets have 2 pins
RUN-1001 : 3808 nets have [3 - 5] pins
RUN-1001 : 851 nets have [6 - 10] pins
RUN-1001 : 324 nets have [11 - 20] pins
RUN-1001 : 265 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45902, tnet num: 10533, tinst num: 4682, tnode num: 53935, tedge num: 77098.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.638939s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.1%)

RUN-1004 : used memory is 469 MB, reserved memory is 458 MB, peak memory is 524 MB
PHY-1001 : 2265 mslices, 2264 lslices, 115 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 669376, over cnt = 1558(4%), over = 2647, worst = 7
PHY-1002 : len = 681424, over cnt = 949(2%), over = 1337, worst = 5
PHY-1002 : len = 692488, over cnt = 386(1%), over = 524, worst = 5
PHY-1002 : len = 699112, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 699208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.563543s wall, 2.296875s user + 0.109375s system = 2.406250s CPU (153.9%)

PHY-1001 : Congestion index: top1 = 55.06, top5 = 49.16, top10 = 45.34, top15 = 42.44.
PHY-1001 : End global routing;  1.809573s wall, 2.546875s user + 0.109375s system = 2.656250s CPU (146.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 522, reserve = 511, peak = 524.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 783, reserve = 774, peak = 783.
PHY-1001 : End build detailed router design. 4.471045s wall, 4.390625s user + 0.078125s system = 4.468750s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 136456, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.915497s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 818, reserve = 810, peak = 818.
PHY-1001 : End phase 1; 2.921435s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 5711 net; 16.274700s wall, 16.265625s user + 0.015625s system = 16.281250s CPU (100.0%)

PHY-1022 : len = 1.41834e+06, over cnt = 1431(0%), over = 1443, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 825, reserve = 816, peak = 825.
PHY-1001 : End initial routed; 39.080193s wall, 50.406250s user + 0.046875s system = 50.453125s CPU (129.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10024(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.306   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.404087s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 828, reserve = 820, peak = 828.
PHY-1001 : End phase 2; 41.484434s wall, 52.812500s user + 0.046875s system = 52.859375s CPU (127.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.41834e+06, over cnt = 1431(0%), over = 1443, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.113752s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.39442e+06, over cnt = 522(0%), over = 523, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.190018s wall, 2.953125s user + 0.015625s system = 2.968750s CPU (135.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.393e+06, over cnt = 136(0%), over = 136, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.844891s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (123.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.39381e+06, over cnt = 30(0%), over = 30, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.504989s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (108.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.39403e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.270268s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (92.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.39411e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.108885s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/10024(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.306   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.413615s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 471 feed throughs used by 294 nets
PHY-1001 : End commit to database; 1.683796s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 896, reserve = 891, peak = 896.
PHY-1001 : End phase 3; 8.530159s wall, 9.484375s user + 0.031250s system = 9.515625s CPU (111.6%)

PHY-1003 : Routed, final wirelength = 1.39411e+06
PHY-1001 : Current memory(MB): used = 899, reserve = 894, peak = 899.
PHY-1001 : End export database. 0.038758s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.6%)

PHY-1001 : End detail routing;  57.807112s wall, 69.984375s user + 0.187500s system = 70.171875s CPU (121.4%)

RUN-1003 : finish command "route" in  61.861687s wall, 74.750000s user + 0.312500s system = 75.062500s CPU (121.3%)

RUN-1004 : used memory is 898 MB, reserved memory is 893 MB, peak memory is 899 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                     8289   out of  19600   42.29%
#reg                     3366   out of  19600   17.17%
#le                      8636
  #lut only              5270   out of   8636   61.02%
  #reg only               347   out of   8636    4.02%
  #lut&reg               3019   out of   8636   34.96%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1513
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             492
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             201
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            77
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   54
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             38
#7        LED_Interface/light_clk                                                                     GCLK               mslice             LED_Interface/light_clk_reg_syn_9.q1      14
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_125.q1    1
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        N16        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |8636   |7723    |566     |3370    |24      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |614    |501     |83      |341     |0       |0       |
|    SD_top_inst                   |SD_top                                             |586    |477     |83      |316     |0       |0       |
|      sd_init_inst                |sd_init                                            |155    |115     |22      |77      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |195    |168     |19      |124     |0       |0       |
|      sd_read_inst                |sd_read                                            |236    |194     |42      |115     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |8      |8       |0       |5       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |517    |316     |101     |317     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |154    |118     |3       |150     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |68     |40      |3       |64      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |2      |2       |0       |2       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |14     |14      |0       |12      |0       |0       |
|    Decoder                       |AHBlite_Decoder                                    |2      |2       |0       |0       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |12     |12      |0       |12      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |90     |74      |9       |59      |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |4      |4       |0       |4       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |2      |2       |0       |2       |0       |0       |
|  PINTO_inst                      |PINTO                                              |282    |156     |18      |254     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |184    |108     |3       |180     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |116    |43      |3       |112     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |13     |13      |0       |11      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |26     |26      |0       |13      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |5      |5       |0       |0       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |2      |2       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |43     |34      |5       |31      |0       |0       |
|    smg_inst                      |smg                                                |30     |24      |5       |18      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |95     |77      |18      |56      |0       |0       |
|  UART1_RX                        |UART_RX                                            |22     |22      |0       |20      |0       |0       |
|  UART1_TX                        |UART_TX                                            |84     |84      |0       |21      |0       |0       |
|    FIFO                          |FIFO                                               |52     |52      |0       |11      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |30     |30      |0       |9       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |21     |16      |5       |9       |0       |0       |
|  kb                              |Keyboard                                           |284    |236     |48      |148     |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |676    |486     |109     |394     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |676    |486     |109     |394     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |274    |227     |40      |124     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |55     |55      |0       |23      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |174    |134     |40      |58      |0       |0       |
|        u_sdram_data              |sdram_data                                         |45     |38      |0       |43      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |402    |259     |69      |270     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |137    |78      |21      |108     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |9      |6       |0       |9       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |32     |16      |0       |32      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |31     |23      |0       |31      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |148    |90      |22      |120     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |26     |22      |0       |26      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |35     |19      |0       |35      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |30     |23      |0       |30      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |334    |275     |54      |193     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |334    |275     |54      |193     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |101    |83      |18      |55      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |91     |73      |18      |43      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |92     |74      |18      |47      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |17     |13      |0       |17      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |5      |5       |0       |5       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |14     |13      |0       |14      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |14     |14      |0       |12      |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5274   |5224    |48      |1422    |0       |3       |
|  video_driver_inst               |video_driver                                       |162    |93      |68      |24      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5267  
    #2          2       2431  
    #3          3       756   
    #4          4       588   
    #5        5-10      917   
    #6        11-50     504   
    #7       51-100      15   
    #8       101-500     1    
  Average     3.14            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.630083s wall, 2.734375s user + 0.015625s system = 2.750000s CPU (168.7%)

RUN-1004 : used memory is 898 MB, reserved memory is 893 MB, peak memory is 953 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 45902, tnet num: 10533, tinst num: 4682, tnode num: 53935, tedge num: 77098.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.530701s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (100.0%)

RUN-1004 : used memory is 896 MB, reserved memory is 891 MB, peak memory is 953 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10533 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		LED_Interface/light_clk_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 4682
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 10581, pip num: 110403
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 471
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3121 valid insts, and 309907 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110001110000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  10.515770s wall, 102.906250s user + 0.296875s system = 103.203125s CPU (981.4%)

RUN-1004 : used memory is 906 MB, reserved memory is 904 MB, peak memory is 1069 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_165226.log"
