Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 18 19:56:29 2022
| Host         : LAPTOP-T1EMALFP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           30 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             236 |          138 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                      Enable Signal                     |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                        | reset_cond/M_reset_cond_in        |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG |                                                        | start_cond/M_edge_startbutton_out |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG |                                                        |                                   |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG | game_beta/control_unit/E[0]                            | reset_cond/Q[0]                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | game_beta/control_unit/M_sequence_count_q[15]_i_3[0]   | reset_cond/Q[0]                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | game_beta/control_unit/M_sequence_count_q[15]_i_7_1[0] | reset_cond/Q[0]                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | game_beta/control_unit/M_sequence_count_q[15]_i_6_0[0] | reset_cond/Q[0]                   |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | game_beta/control_unit/M_sequence_count_q[15]_i_7_0[0] | reset_cond/Q[0]                   |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | game_beta/control_unit/M_sequence_count_q[15]_i_3_0[0] | reset_cond/Q[0]                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | game_beta/control_unit/M_sequence_count_q[15]_i_6_2[0] | reset_cond/Q[0]                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | game_beta/control_unit/M_sequence_count_q[15]_i_4_0[0] | reset_cond/Q[0]                   |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | game_beta/control_unit/M_sequence_count_q[15]_i_4_2[0] | reset_cond/Q[0]                   |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | game_beta/control_unit/M_sequence_count_q[15]_i_4_1[0] | reset_cond/Q[0]                   |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | game_beta/control_unit/M_sequence_count_q[15]_i_6_1[0] | reset_cond/Q[0]                   |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | greencond/M_ctr_q[0]_i_2_n_0                           | greencond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | start_cond/sel                                         | start_cond/sync/clear             |               10 |             20 |         2.00 |
|  clk_IBUF_BUFG | whitecond/M_ctr_q[0]_i_2__0_n_0                        | whitecond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                        | reset_cond/Q[0]                   |               22 |             55 |         2.50 |
+----------------+--------------------------------------------------------+-----------------------------------+------------------+----------------+--------------+


