# This is the QIP file for DSP Builder for Intel FPGAs system 'busFabric_prach_shortFormat_fftShift_prach_3i06i3ib0063663c63o60160760uq5ux5gubo0u'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/short_prach_rtl/prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/short_prach_rtl/prach_shortFormat_fftShift/prach_shortFormat_fftShift_prach_safe_path.vhd
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/short_prach_rtl/prach_shortFormat_fftShift/busFabric_prach_shortFormat_fftShift_prach_3i06i3ib0063663c63o60160760uq5ux5gubo0u.sv
