

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_13_2'
================================================================
* Date:           Mon Aug 12 18:58:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        vecTrans3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2002|     2002|  10.010 us|  10.010 us|  2002|  2002|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_2  |     2000|     2000|         2|          1|          1|  2000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.81>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln13 = store i11 0, i11 %i" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 6 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc10"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 8 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.63ns)   --->   "%icmp_ln13 = icmp_eq  i11 %i_2, i11 2000" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 9 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.63ns)   --->   "%add_ln13 = add i11 %i_2, i11 1" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 10 'add' 'add_ln13' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc10.split, void %for.inc.i.preheader.exitStub" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 11 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln13 = store i11 %add_ln13, i11 %i" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 12 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i11 %i_2" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 13 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 14 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2000, i64 2000, i64 2000" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 16 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln13" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:14]   --->   Operation 17 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.25ns)   --->   "%store_ln14 = store i32 0.6, i11 %A_addr" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:14]   --->   Operation 18 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.inc10" [benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13]   --->   Operation 19 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.815ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13) of constant 0 on local variable 'i', benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13 [3]  (1.588 ns)
	'load' operation 11 bit ('i', benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13) on local variable 'i', benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13 [6]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13) [7]  (1.639 ns)
	'store' operation 0 bit ('store_ln13', benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13) of variable 'add_ln13', benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13 on local variable 'i', benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13 [17]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 11 bit ('A_addr', benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:14) [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln14', benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:14) of constant 0.6 on array 'A' [16]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
