// Seed: 3461091147
`timescale 1ps / 1ps
module module_0 (
    input id_0
    , id_5,
    output logic id_1,
    output logic id_2,
    input id_3,
    input logic id_4
);
  always @(posedge id_0 or id_4)
    case (1)
      1: id_2 = 1;
      1 - id_4: id_1 = id_5;
      id_0: ;
    endcase
endmodule
