Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec  5 14:31:39 2023
| Host         : LAPTOP-V3ASLSR1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                      1           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  256         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.824        0.000                      0                17490        0.063        0.000                      0                17490        1.100        0.000                       0                  5085  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           6.253        0.000                      0                   14        0.145        0.000                      0                   14        4.232        0.000                       0                   103  
  clkout2          34.904        0.000                      0                  298        0.105        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          42.752        0.000                      0                15725        0.063        0.000                      0                15725       49.232        0.000                       0                  4816  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             1.297        0.000                      0                  254        0.201        0.000                      0                  254  
clkout3       clkout0             0.824        0.000                      0                   34        1.074        0.000                      0                   34  
clkout0       clkout2             6.078        0.000                      0                   12        0.120        0.000                      0                   12  
clkout3       clkout2            16.937        0.000                      0                  135        0.230        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.750        0.000                      0                 1166        0.409        0.000                      0                 1166  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 1.309ns (35.964%)  route 2.331ns (64.036%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.814    -1.780    vga/data_buf_reg_0_3_18_23/WCLK
                  SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                                    0.709    -1.071 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694    -0.377    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134    -0.243 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000    -0.243    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.135 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.806     0.671    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[0]_inv_i_5/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     0.795 r  vga/U12/ascii_code[0]_inv_i_5/O
                                       net (fo=3, routed)           0.156     0.951    vga/U12/ascii_code[0]_inv_i_5_n_0
    Routing       SLICE_X35Y28                                                      r  vga/U12/ascii_code[2]_i_5/I4
    Routing       SLICE_X35Y28         LUT5 (Prop_lut5_I4_O)        0.054     1.005 r  vga/U12/ascii_code[2]_i_5/O
                                       net (fo=1, routed)           0.256     1.261    vga/U12/ascii_code[2]_i_5_n_0
    Routing       SLICE_X36Y28                                                      r  vga/U12/ascii_code[2]_i_2/I0
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.137     1.398 r  vga/U12/ascii_code[2]_i_2/O
                                       net (fo=1, routed)           0.419     1.817    vga/U12/ascii_code[2]_i_2_n_0
    Routing       SLICE_X44Y26                                                      r  vga/U12/ascii_code[2]_i_1/I0
    Routing       SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.043     1.860 r  vga/U12/ascii_code[2]_i_1/O
                                       net (fo=1, routed)           0.000     1.860    vga/U12_n_107
    Routing       SLICE_X44Y26         FDRE                                         r  vga/ascii_code_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.648     8.742    vga/CLK_OUT1
                  SLICE_X44Y26         FDRE                                         r  vga/ascii_code_reg[2]/C
                                       clock pessimism             -0.597     8.146    
                                       clock uncertainty           -0.066     8.080    
                  SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.033     8.113    vga/ascii_code_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          8.113    
                                       arrival time                          -1.860    
  ---------------------------------------------------------------------------------
                                       slack                                  6.253    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.204ns (33.527%)  route 2.387ns (66.473%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.814    -1.780    vga/data_buf_reg_0_3_18_23/WCLK
                  SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                                    0.709    -1.071 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694    -0.377    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134    -0.243 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000    -0.243    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.135 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.806     0.671    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[0]_inv_i_5/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     0.795 r  vga/U12/ascii_code[0]_inv_i_5/O
                                       net (fo=3, routed)           0.156     0.951    vga/U12/ascii_code[0]_inv_i_5_n_0
    Routing       SLICE_X35Y28                                                      r  vga/U12/ascii_code[1]_i_5/I3
    Routing       SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.043     0.994 r  vga/U12/ascii_code[1]_i_5/O
                                       net (fo=1, routed)           0.338     1.331    vga/U12/ascii_code[1]_i_5_n_0
    Routing       SLICE_X36Y26                                                      r  vga/U12/ascii_code[1]_i_2/I0
    Routing       SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.043     1.374 r  vga/U12/ascii_code[1]_i_2/O
                                       net (fo=1, routed)           0.394     1.768    vga/U12/ascii_code[1]_i_2_n_0
    Routing       SLICE_X47Y26                                                      r  vga/U12/ascii_code[1]_i_1/I0
    Routing       SLICE_X47Y26         LUT5 (Prop_lut5_I0_O)        0.043     1.811 r  vga/U12/ascii_code[1]_i_1/O
                                       net (fo=1, routed)           0.000     1.811    vga/U12_n_108
    Routing       SLICE_X47Y26         FDRE                                         r  vga/ascii_code_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.646     8.740    vga/CLK_OUT1
                  SLICE_X47Y26         FDRE                                         r  vga/ascii_code_reg[1]/C
                                       clock pessimism             -0.597     8.144    
                                       clock uncertainty           -0.066     8.078    
                  SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.034     8.112    vga/ascii_code_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          8.112    
                                       arrival time                          -1.811    
  ---------------------------------------------------------------------------------
                                       slack                                  6.301    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 1.161ns (33.913%)  route 2.262ns (66.087%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.814    -1.780    vga/data_buf_reg_0_3_18_23/WCLK
                  SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                                    0.709    -1.071 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694    -0.377    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      r  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134    -0.243 r  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000    -0.243    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      r  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.135 r  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.716     0.580    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      r  vga/U12/ascii_code[6]_i_16/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     0.704 r  vga/U12/ascii_code[6]_i_16/O
                                       net (fo=3, routed)           0.446     1.151    vga/U12/ascii_code[6]_i_16_n_0
    Routing       SLICE_X38Y26                                                      r  vga/U12/ascii_code[6]_i_6/I0
    Routing       SLICE_X38Y26         LUT5 (Prop_lut5_I0_O)        0.043     1.194 r  vga/U12/ascii_code[6]_i_6/O
                                       net (fo=1, routed)           0.407     1.600    vga/U12/ascii_code[6]_i_6_n_0
    Routing       SLICE_X45Y26                                                      r  vga/U12/ascii_code[6]_i_2/I0
    Routing       SLICE_X45Y26         LUT5 (Prop_lut5_I0_O)        0.043     1.643 r  vga/U12/ascii_code[6]_i_2/O
                                       net (fo=1, routed)           0.000     1.643    vga/U12_n_103
    Routing       SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.648     8.742    vga/CLK_OUT1
                  SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[6]/C
                                       clock pessimism             -0.597     8.146    
                                       clock uncertainty           -0.066     8.080    
                  SLICE_X45Y26         FDRE (Setup_fdre_C_D)        0.034     8.114    vga/ascii_code_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          8.114    
                                       arrival time                          -1.643    
  ---------------------------------------------------------------------------------
                                       slack                                  6.470    

Slack (MET) :             6.477ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.161ns (33.999%)  route 2.254ns (66.001%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.814    -1.780    vga/data_buf_reg_0_3_18_23/WCLK
                  SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                                    0.709    -1.071 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694    -0.377    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134    -0.243 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000    -0.243    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.135 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.716     0.580    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[6]_i_16/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     0.704 f  vga/U12/ascii_code[6]_i_16/O
                                       net (fo=3, routed)           0.424     1.128    vga/U12/ascii_code[6]_i_16_n_0
    Routing       SLICE_X36Y26                                                      f  vga/U12/ascii_code[4]_i_2/I0
    Routing       SLICE_X36Y26         LUT5 (Prop_lut5_I0_O)        0.043     1.171 r  vga/U12/ascii_code[4]_i_2/O
                                       net (fo=1, routed)           0.420     1.592    vga/U12/ascii_code[4]_i_2_n_0
    Routing       SLICE_X48Y26                                                      r  vga/U12/ascii_code[4]_i_1/I0
    Routing       SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.043     1.635 r  vga/U12/ascii_code[4]_i_1/O
                                       net (fo=1, routed)           0.000     1.635    vga/U12_n_105
    Routing       SLICE_X48Y26         FDRE                                         r  vga/ascii_code_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.646     8.740    vga/CLK_OUT1
                  SLICE_X48Y26         FDRE                                         r  vga/ascii_code_reg[4]/C
                                       clock pessimism             -0.597     8.144    
                                       clock uncertainty           -0.066     8.078    
                  SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.034     8.112    vga/ascii_code_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          8.112    
                                       arrival time                          -1.635    
  ---------------------------------------------------------------------------------
                                       slack                                  6.477    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 1.260ns (36.768%)  route 2.167ns (63.232%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.814    -1.780    vga/data_buf_reg_0_3_18_23/WCLK
                  SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                                    0.709    -1.071 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694    -0.377    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134    -0.243 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000    -0.243    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.135 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.806     0.671    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[3]_i_5/I2
    Routing       SLICE_X35Y28         LUT4 (Prop_lut4_I2_O)        0.130     0.801 r  vga/U12/ascii_code[3]_i_5/O
                                       net (fo=1, routed)           0.285     1.086    vga/U12/ascii_code[3]_i_5_n_0
    Routing       SLICE_X36Y27                                                      r  vga/U12/ascii_code[3]_i_2/I0
    Routing       SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.136     1.222 r  vga/U12/ascii_code[3]_i_2/O
                                       net (fo=1, routed)           0.381     1.604    vga/U12/ascii_code[3]_i_2_n_0
    Routing       SLICE_X46Y27                                                      r  vga/U12/ascii_code[3]_i_1/I0
    Routing       SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.043     1.647 r  vga/U12/ascii_code[3]_i_1/O
                                       net (fo=1, routed)           0.000     1.647    vga/U12_n_106
    Routing       SLICE_X46Y27         FDRE                                         r  vga/ascii_code_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.647     8.741    vga/CLK_OUT1
                  SLICE_X46Y27         FDRE                                         r  vga/ascii_code_reg[3]/C
                                       clock pessimism             -0.597     8.145    
                                       clock uncertainty           -0.066     8.079    
                  SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.064     8.143    vga/ascii_code_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          8.143    
                                       arrival time                          -1.647    
  ---------------------------------------------------------------------------------
                                       slack                                  6.496    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 1.161ns (34.483%)  route 2.206ns (65.517%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.814    -1.780    vga/data_buf_reg_0_3_18_23/WCLK
                  SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                                    0.709    -1.071 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694    -0.377    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134    -0.243 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000    -0.243    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.135 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.716     0.580    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[6]_i_16/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     0.704 f  vga/U12/ascii_code[6]_i_16/O
                                       net (fo=3, routed)           0.417     1.121    vga/U12/ascii_code[6]_i_16_n_0
    Routing       SLICE_X37Y26                                                      f  vga/U12/ascii_code[5]_i_2/I0
    Routing       SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.043     1.164 r  vga/U12/ascii_code[5]_i_2/O
                                       net (fo=1, routed)           0.379     1.544    vga/U12/ascii_code[5]_i_2_n_0
    Routing       SLICE_X46Y26                                                      r  vga/U12/ascii_code[5]_i_1/I0
    Routing       SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.043     1.587 r  vga/U12/ascii_code[5]_i_1/O
                                       net (fo=1, routed)           0.000     1.587    vga/U12_n_104
    Routing       SLICE_X46Y26         FDRE                                         r  vga/ascii_code_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.646     8.740    vga/CLK_OUT1
                  SLICE_X46Y26         FDRE                                         r  vga/ascii_code_reg[5]/C
                                       clock pessimism             -0.597     8.144    
                                       clock uncertainty           -0.066     8.078    
                  SLICE_X46Y26         FDRE (Setup_fdre_C_D)        0.065     8.143    vga/ascii_code_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          8.143    
                                       arrival time                          -1.587    
  ---------------------------------------------------------------------------------
                                       slack                                  6.556    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_18_23/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 1.161ns (35.163%)  route 2.141ns (64.837%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.780ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.814    -1.780    vga/data_buf_reg_0_3_18_23/WCLK
                  SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_CLK_O)
                                                                    0.709    -1.071 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694    -0.377    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134    -0.243 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000    -0.243    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.135 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.806     0.671    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[0]_inv_i_5/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     0.795 r  vga/U12/ascii_code[0]_inv_i_5/O
                                       net (fo=3, routed)           0.337     1.132    vga/U12/ascii_code[0]_inv_i_5_n_0
    Routing       SLICE_X36Y28                                                      r  vga/U12/ascii_code[0]_inv_i_2/I0
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.043     1.175 f  vga/U12/ascii_code[0]_inv_i_2/O
                                       net (fo=1, routed)           0.303     1.479    vga/U12/ascii_code[0]_inv_i_2_n_0
    Routing       SLICE_X45Y26                                                      f  vga/U12/ascii_code[0]_inv_i_1/I0
    Routing       SLICE_X45Y26         LUT5 (Prop_lut5_I0_O)        0.043     1.522 r  vga/U12/ascii_code[0]_inv_i_1/O
                                       net (fo=1, routed)           0.000     1.522    vga/U12_n_109
    Routing       SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.648     8.742    vga/CLK_OUT1
                  SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                                       clock pessimism             -0.597     8.146    
                                       clock uncertainty           -0.066     8.080    
                  SLICE_X45Y26         FDRE (Setup_fdre_C_D)        0.034     8.114    vga/ascii_code_reg[0]_inv
  ---------------------------------------------------------------------------------
                                       required time                          8.114    
                                       arrival time                          -1.522    
  ---------------------------------------------------------------------------------
                                       slack                                  6.592    

Slack (MET) :             8.675ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.223ns (28.884%)  route 0.549ns (71.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.813ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.781    -1.813    vga/CLK_OUT1
                  SLICE_X47Y26         FDRE                                         r  vga/ascii_code_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.223    -1.590 r  vga/ascii_code_reg[1]/Q
                                       net (fo=1, routed)           0.549    -1.041    vga/FONT_8X16/ADDR[8]
    Routing       RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.619     8.713    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                                       clock pessimism             -0.597     8.116    
                                       clock uncertainty           -0.066     8.050    
                  RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                                   -0.416     7.634    vga/FONT_8X16/BRAM_PC_VGA_0
  ---------------------------------------------------------------------------------
                                       required time                          7.634    
                                       arrival time                           1.041    
  ---------------------------------------------------------------------------------
                                       slack                                  8.675    

Slack (MET) :             8.687ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.259ns (34.142%)  route 0.500ns (65.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.811ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.783    -1.811    vga/CLK_OUT1
                  SLICE_X46Y27         FDRE                                         r  vga/ascii_code_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.259    -1.552 r  vga/ascii_code_reg[3]/Q
                                       net (fo=1, routed)           0.500    -1.053    vga/FONT_8X16/ADDR[10]
    Routing       RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.619     8.713    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                                       clock pessimism             -0.597     8.116    
                                       clock uncertainty           -0.066     8.050    
                  RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                                   -0.416     7.634    vga/FONT_8X16/BRAM_PC_VGA_0
  ---------------------------------------------------------------------------------
                                       required time                          7.634    
                                       arrival time                           1.053    
  ---------------------------------------------------------------------------------
                                       slack                                  8.687    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.223ns (29.555%)  route 0.532ns (70.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.811ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.783    -1.811    vga/CLK_OUT1
                  SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.223    -1.588 r  vga/ascii_code_reg[6]/Q
                                       net (fo=1, routed)           0.532    -1.057    vga/FONT_8X16/ADDR[13]
    Routing       RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.619     8.713    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                                       clock pessimism             -0.597     8.116    
                                       clock uncertainty           -0.066     8.050    
                  RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                                   -0.416     7.634    vga/FONT_8X16/BRAM_PC_VGA_0
  ---------------------------------------------------------------------------------
                                       required time                          7.634    
                                       arrival time                           1.057    
  ---------------------------------------------------------------------------------
                                       slack                                  8.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.118ns (33.085%)  route 0.239ns (66.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.720    -0.473    vga/CLK_OUT1
                  SLICE_X46Y26         FDRE                                         r  vga/ascii_code_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.118    -0.355 r  vga/ascii_code_reg[5]/Q
                                       net (fo=1, routed)           0.239    -0.116    vga/FONT_8X16/ADDR[12]
    Routing       RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.977    -0.482    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                                       clock pessimism              0.038    -0.444    
                  RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                                    0.183    -0.261    vga/FONT_8X16/BRAM_PC_VGA_0
  ---------------------------------------------------------------------------------
                                       required time                          0.261    
                                       arrival time                          -0.116    
  ---------------------------------------------------------------------------------
                                       slack                                  0.145    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.100ns (26.160%)  route 0.282ns (73.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.720    -0.473    vga/CLK_OUT1
                  SLICE_X48Y26         FDRE                                         r  vga/ascii_code_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  vga/ascii_code_reg[4]/Q
                                       net (fo=1, routed)           0.282    -0.090    vga/FONT_8X16/ADDR[11]
    Routing       RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.977    -0.482    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                                       clock pessimism              0.038    -0.444    
                  RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                                    0.183    -0.261    vga/FONT_8X16/BRAM_PC_VGA_0
  ---------------------------------------------------------------------------------
                                       required time                          0.261    
                                       arrival time                          -0.090    
  ---------------------------------------------------------------------------------
                                       slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.100ns (25.801%)  route 0.288ns (74.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.722    -0.471    vga/CLK_OUT1
                  SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  vga/ascii_code_reg[0]_inv/Q
                                       net (fo=1, routed)           0.288    -0.083    vga/FONT_8X16/ADDR[7]
    Routing       RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.977    -0.482    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                                       clock pessimism              0.038    -0.444    
                  RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                                    0.183    -0.261    vga/FONT_8X16/BRAM_PC_VGA_0
  ---------------------------------------------------------------------------------
                                       required time                          0.261    
                                       arrival time                          -0.083    
  ---------------------------------------------------------------------------------
                                       slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.100ns (25.673%)  route 0.290ns (74.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.722    -0.471    vga/CLK_OUT1
                  SLICE_X44Y26         FDRE                                         r  vga/ascii_code_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  vga/ascii_code_reg[2]/Q
                                       net (fo=1, routed)           0.290    -0.081    vga/FONT_8X16/ADDR[9]
    Routing       RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.977    -0.482    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                                       clock pessimism              0.038    -0.444    
                  RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                                    0.183    -0.261    vga/FONT_8X16/BRAM_PC_VGA_0
  ---------------------------------------------------------------------------------
                                       required time                          0.261    
                                       arrival time                          -0.081    
  ---------------------------------------------------------------------------------
                                       slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.118ns (29.980%)  route 0.276ns (70.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.721    -0.472    vga/CLK_OUT1
                  SLICE_X46Y27         FDRE                                         r  vga/ascii_code_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X46Y27         FDRE (Prop_fdre_C_Q)         0.118    -0.354 r  vga/ascii_code_reg[3]/Q
                                       net (fo=1, routed)           0.276    -0.078    vga/FONT_8X16/ADDR[10]
    Routing       RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.977    -0.482    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                                       clock pessimism              0.038    -0.444    
                  RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                                    0.183    -0.261    vga/FONT_8X16/BRAM_PC_VGA_0
  ---------------------------------------------------------------------------------
                                       required time                          0.261    
                                       arrival time                          -0.078    
  ---------------------------------------------------------------------------------
                                       slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.100ns (25.282%)  route 0.296ns (74.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.722    -0.471    vga/CLK_OUT1
                  SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  vga/ascii_code_reg[6]/Q
                                       net (fo=1, routed)           0.296    -0.075    vga/FONT_8X16/ADDR[13]
    Routing       RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.977    -0.482    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                                       clock pessimism              0.038    -0.444    
                  RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                                    0.183    -0.261    vga/FONT_8X16/BRAM_PC_VGA_0
  ---------------------------------------------------------------------------------
                                       required time                          0.261    
                                       arrival time                          -0.075    
  ---------------------------------------------------------------------------------
                                       slack                                  0.186    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.100ns (24.152%)  route 0.314ns (75.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.720    -0.473    vga/CLK_OUT1
                  SLICE_X47Y26         FDRE                                         r  vga/ascii_code_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  vga/ascii_code_reg[1]/Q
                                       net (fo=1, routed)           0.314    -0.059    vga/FONT_8X16/ADDR[8]
    Routing       RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.977    -0.482    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                                       clock pessimism              0.038    -0.444    
                  RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                                    0.183    -0.261    vga/FONT_8X16/BRAM_PC_VGA_0
  ---------------------------------------------------------------------------------
                                       required time                          0.261    
                                       arrival time                          -0.059    
  ---------------------------------------------------------------------------------
                                       slack                                  0.202    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 vga/strdata_reg[38]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.267ns (41.389%)  route 0.378ns (58.611%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.724    -0.469    vga/CLK_OUT1
                  SLICE_X39Y26         FDSE                                         r  vga/strdata_reg[38]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y26         FDSE (Prop_fdse_C_Q)         0.100    -0.369 r  vga/strdata_reg[38]/Q
                                       net (fo=1, routed)           0.055    -0.314    vga/U12/strdata[34]
    Routing       SLICE_X38Y26                                                      r  vga/U12/ascii_code[6]_i_36/I3
    Routing       SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.028    -0.286 r  vga/U12/ascii_code[6]_i_36/O
                                       net (fo=1, routed)           0.000    -0.286    vga/U12/ascii_code[6]_i_36_n_0
    Routing       SLICE_X38Y26                                                      r  vga/U12/ascii_code_reg[6]_i_18/I0
    Routing       SLICE_X38Y26         MUXF7 (Prop_muxf7_I0_O)      0.043    -0.243 r  vga/U12/ascii_code_reg[6]_i_18/O
                                       net (fo=1, routed)           0.122    -0.121    vga/U12/ascii_code0[6]
    Routing       SLICE_X38Y26                                                      r  vga/U12/ascii_code[6]_i_6/I3
    Routing       SLICE_X38Y26         LUT5 (Prop_lut5_I3_O)        0.068    -0.053 r  vga/U12/ascii_code[6]_i_6/O
                                       net (fo=1, routed)           0.202     0.149    vga/U12/ascii_code[6]_i_6_n_0
    Routing       SLICE_X45Y26                                                      r  vga/U12/ascii_code[6]_i_2/I0
    Routing       SLICE_X45Y26         LUT5 (Prop_lut5_I0_O)        0.028     0.177 r  vga/U12/ascii_code[6]_i_2/O
                                       net (fo=1, routed)           0.000     0.177    vga/U12_n_103
    Routing       SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.978    -0.480    vga/CLK_OUT1
                  SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[6]/C
                                       clock pessimism              0.038    -0.443    
                  SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.061    -0.382    vga/ascii_code_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          0.382    
                                       arrival time                           0.177    
  ---------------------------------------------------------------------------------
                                       slack                                  0.558    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 vga/strdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.184ns (26.925%)  route 0.499ns (73.075%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.727    -0.466    vga/CLK_OUT1
                  SLICE_X34Y26         FDRE                                         r  vga/strdata_reg[19]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  vga/strdata_reg[19]/Q
                                       net (fo=1, routed)           0.136    -0.230    vga/U12/strdata[17]
    Routing       SLICE_X34Y27                                                      r  vga/U12/ascii_code[3]_i_6/I1
    Routing       SLICE_X34Y27         LUT6 (Prop_lut6_I1_O)        0.028    -0.202 r  vga/U12/ascii_code[3]_i_6/O
                                       net (fo=1, routed)           0.166    -0.035    vga/U12/ascii_code[3]_i_6_n_0
    Routing       SLICE_X36Y27                                                      r  vga/U12/ascii_code[3]_i_2/I2
    Routing       SLICE_X36Y27         LUT6 (Prop_lut6_I2_O)        0.028    -0.007 r  vga/U12/ascii_code[3]_i_2/O
                                       net (fo=1, routed)           0.197     0.190    vga/U12/ascii_code[3]_i_2_n_0
    Routing       SLICE_X46Y27                                                      r  vga/U12/ascii_code[3]_i_1/I0
    Routing       SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.028     0.218 r  vga/U12/ascii_code[3]_i_1/O
                                       net (fo=1, routed)           0.000     0.218    vga/U12_n_106
    Routing       SLICE_X46Y27         FDRE                                         r  vga/ascii_code_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.978    -0.480    vga/CLK_OUT1
                  SLICE_X46Y27         FDRE                                         r  vga/ascii_code_reg[3]/C
                                       clock pessimism              0.038    -0.443    
                  SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.087    -0.356    vga/ascii_code_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.356    
                                       arrival time                           0.218    
  ---------------------------------------------------------------------------------
                                       slack                                  0.573    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 vga/strdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.292ns (41.352%)  route 0.414ns (58.648%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.723    -0.470    vga/CLK_OUT1
                  SLICE_X38Y25         FDRE                                         r  vga/strdata_reg[21]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.118    -0.352 r  vga/strdata_reg[21]/Q
                                       net (fo=1, routed)           0.126    -0.226    vga/U12/strdata[19]
    Routing       SLICE_X37Y25                                                      r  vga/U12/ascii_code[5]_i_12/I1
    Routing       SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.028    -0.198 r  vga/U12/ascii_code[5]_i_12/O
                                       net (fo=1, routed)           0.000    -0.198    vga/U12/ascii_code[5]_i_12_n_0
    Routing       SLICE_X37Y25                                                      r  vga/U12/ascii_code_reg[5]_i_5/I0
    Routing       SLICE_X37Y25         MUXF7 (Prop_muxf7_I0_O)      0.050    -0.148 r  vga/U12/ascii_code_reg[5]_i_5/O
                                       net (fo=1, routed)           0.092    -0.056    vga/U12/ascii_code0[5]
    Routing       SLICE_X37Y26                                                      r  vga/U12/ascii_code[5]_i_2/I3
    Routing       SLICE_X37Y26         LUT5 (Prop_lut5_I3_O)        0.068     0.012 r  vga/U12/ascii_code[5]_i_2/O
                                       net (fo=1, routed)           0.196     0.209    vga/U12/ascii_code[5]_i_2_n_0
    Routing       SLICE_X46Y26                                                      r  vga/U12/ascii_code[5]_i_1/I0
    Routing       SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.028     0.237 r  vga/U12/ascii_code[5]_i_1/O
                                       net (fo=1, routed)           0.000     0.237    vga/U12_n_104
    Routing       SLICE_X46Y26         FDRE                                         r  vga/ascii_code_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.976    -0.482    vga/CLK_OUT1
                  SLICE_X46Y26         FDRE                                         r  vga/ascii_code_reg[5]/C
                                       clock pessimism              0.038    -0.445    
                  SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.087    -0.358    vga/ascii_code_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          0.358    
                                       arrival time                           0.237    
  ---------------------------------------------------------------------------------
                                       slack                                  0.594    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y10     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X39Y25     vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X35Y27     vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X41Y26     vga/strdata_reg[40]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X40Y25     vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X32Y27     vga/strdata_reg[43]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X39Y26     vga/strdata_reg[45]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X34Y26     vga/strdata_reg[48]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y39     vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.904ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 0.535ns (10.803%)  route 4.417ns (89.197%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.871ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.723    -1.871    vga/U12/CLK_OUT3
                  SLICE_X51Y28         FDRE                                         r  vga/U12/v_count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.223    -1.648 r  vga/U12/v_count_reg[3]/Q
                                       net (fo=15, routed)          0.876    -0.772    vga/U12/PRow[3]
    Routing       SLICE_X51Y30                                                      r  vga/U12/strdata[41]_i_3/I0
    Placement     SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.043    -0.729 f  vga/U12/strdata[41]_i_3/O
                                       net (fo=317, routed)         0.868     0.139    vga/U12/v_count_reg[3]_1
    Placement     SLICE_X49Y28                                                      f  vga/U12/ascii_code[6]_i_30/I1
    Routing       SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.043     0.182 r  vga/U12/ascii_code[6]_i_30/O
                                       net (fo=2, routed)           0.514     0.697    vga/U12/ascii_code[6]_i_30_n_0
    Routing       SLICE_X50Y28                                                      r  vga/U12/flag_i_6/I3
    Routing       SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.043     0.740 r  vga/U12/flag_i_6/O
                                       net (fo=2, routed)           0.577     1.317    vga/U12/dout5
    Routing       SLICE_X48Y29                                                      r  vga/U12/R[3]_i_8/I0
    Routing       SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.043     1.360 r  vga/U12/R[3]_i_8/O
                                       net (fo=1, routed)           0.251     1.611    vga/U12/dout3
    Routing       SLICE_X48Y29                                                      r  vga/U12/R[3]_i_3/I0
    Routing       SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.043     1.654 r  vga/U12/R[3]_i_3/O
                                       net (fo=1, routed)           0.315     1.969    vga/U12/R[3]_i_3_n_0
    Routing       SLICE_X48Y28                                                      r  vga/U12/R[3]_i_2/I1
    Routing       SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.043     2.012 r  vga/U12/R[3]_i_2/O
                                       net (fo=3, routed)           0.485     2.496    vga/U12/dout1
    Routing       SLICE_X47Y32                                                      r  vga/U12/G[3]_i_1/I4
    Routing       SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.054     2.550 r  vga/U12/G[3]_i_1/O
                                       net (fo=2, routed)           0.531     3.081    vga/U12/G[3]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                                       clock pessimism             -0.597    38.150    
                                       clock uncertainty           -0.081    38.068    
                  SLICE_X46Y32         FDRE (Setup_fdre_C_D)       -0.083    37.985    vga/U12/G_reg[3]_lopt_replica
  ---------------------------------------------------------------------------------
                                       required time                         37.985    
                                       arrival time                          -3.081    
  ---------------------------------------------------------------------------------
                                       slack                                 34.904    

Slack (MET) :             34.986ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.524ns (10.530%)  route 4.452ns (89.470%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.871ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.723    -1.871    vga/U12/CLK_OUT3
                  SLICE_X51Y28         FDRE                                         r  vga/U12/v_count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.223    -1.648 r  vga/U12/v_count_reg[3]/Q
                                       net (fo=15, routed)          0.876    -0.772    vga/U12/PRow[3]
    Routing       SLICE_X51Y30                                                      r  vga/U12/strdata[41]_i_3/I0
    Placement     SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.043    -0.729 f  vga/U12/strdata[41]_i_3/O
                                       net (fo=317, routed)         0.868     0.139    vga/U12/v_count_reg[3]_1
    Placement     SLICE_X49Y28                                                      f  vga/U12/ascii_code[6]_i_30/I1
    Routing       SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.043     0.182 r  vga/U12/ascii_code[6]_i_30/O
                                       net (fo=2, routed)           0.514     0.697    vga/U12/ascii_code[6]_i_30_n_0
    Routing       SLICE_X50Y28                                                      r  vga/U12/flag_i_6/I3
    Routing       SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.043     0.740 r  vga/U12/flag_i_6/O
                                       net (fo=2, routed)           0.577     1.317    vga/U12/dout5
    Routing       SLICE_X48Y29                                                      r  vga/U12/R[3]_i_8/I0
    Routing       SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.043     1.360 r  vga/U12/R[3]_i_8/O
                                       net (fo=1, routed)           0.251     1.611    vga/U12/dout3
    Routing       SLICE_X48Y29                                                      r  vga/U12/R[3]_i_3/I0
    Routing       SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.043     1.654 r  vga/U12/R[3]_i_3/O
                                       net (fo=1, routed)           0.315     1.969    vga/U12/R[3]_i_3_n_0
    Routing       SLICE_X48Y28                                                      r  vga/U12/R[3]_i_2/I1
    Routing       SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.043     2.012 r  vga/U12/R[3]_i_2/O
                                       net (fo=3, routed)           0.485     2.496    vga/U12/dout1
    Routing       SLICE_X47Y32                                                      r  vga/U12/B[2]_i_1/I4
    Routing       SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.043     2.539 r  vga/U12/B[2]_i_1/O
                                       net (fo=1, routed)           0.566     3.105    vga/U12/B[2]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[2]/C
                                       clock pessimism             -0.597    38.150    
                                       clock uncertainty           -0.081    38.068    
                  SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.023    38.091    vga/U12/B_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         38.091    
                                       arrival time                          -3.105    
  ---------------------------------------------------------------------------------
                                       slack                                 34.986    

Slack (MET) :             35.049ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 0.535ns (11.155%)  route 4.261ns (88.845%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.871ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.723    -1.871    vga/U12/CLK_OUT3
                  SLICE_X51Y28         FDRE                                         r  vga/U12/v_count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.223    -1.648 r  vga/U12/v_count_reg[3]/Q
                                       net (fo=15, routed)          0.876    -0.772    vga/U12/PRow[3]
    Routing       SLICE_X51Y30                                                      r  vga/U12/strdata[41]_i_3/I0
    Placement     SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.043    -0.729 f  vga/U12/strdata[41]_i_3/O
                                       net (fo=317, routed)         0.868     0.139    vga/U12/v_count_reg[3]_1
    Placement     SLICE_X49Y28                                                      f  vga/U12/ascii_code[6]_i_30/I1
    Routing       SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.043     0.182 r  vga/U12/ascii_code[6]_i_30/O
                                       net (fo=2, routed)           0.514     0.697    vga/U12/ascii_code[6]_i_30_n_0
    Routing       SLICE_X50Y28                                                      r  vga/U12/flag_i_6/I3
    Routing       SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.043     0.740 r  vga/U12/flag_i_6/O
                                       net (fo=2, routed)           0.577     1.317    vga/U12/dout5
    Routing       SLICE_X48Y29                                                      r  vga/U12/R[3]_i_8/I0
    Routing       SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.043     1.360 r  vga/U12/R[3]_i_8/O
                                       net (fo=1, routed)           0.251     1.611    vga/U12/dout3
    Routing       SLICE_X48Y29                                                      r  vga/U12/R[3]_i_3/I0
    Routing       SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.043     1.654 r  vga/U12/R[3]_i_3/O
                                       net (fo=1, routed)           0.315     1.969    vga/U12/R[3]_i_3_n_0
    Routing       SLICE_X48Y28                                                      r  vga/U12/R[3]_i_2/I1
    Routing       SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.043     2.012 r  vga/U12/R[3]_i_2/O
                                       net (fo=3, routed)           0.485     2.496    vga/U12/dout1
    Routing       SLICE_X47Y32                                                      r  vga/U12/G[3]_i_1/I4
    Routing       SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.054     2.550 r  vga/U12/G[3]_i_1/O
                                       net (fo=2, routed)           0.375     2.925    vga/U12/G[3]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]/C
                                       clock pessimism             -0.597    38.150    
                                       clock uncertainty           -0.081    38.068    
                  SLICE_X46Y32         FDRE (Setup_fdre_C_D)       -0.094    37.974    vga/U12/G_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         37.974    
                                       arrival time                          -2.925    
  ---------------------------------------------------------------------------------
                                       slack                                 35.049    

Slack (MET) :             35.139ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.530ns (11.313%)  route 4.155ns (88.687%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.871ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.723    -1.871    vga/U12/CLK_OUT3
                  SLICE_X51Y28         FDRE                                         r  vga/U12/v_count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.223    -1.648 r  vga/U12/v_count_reg[3]/Q
                                       net (fo=15, routed)          0.876    -0.772    vga/U12/PRow[3]
    Routing       SLICE_X51Y30                                                      r  vga/U12/strdata[41]_i_3/I0
    Placement     SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.043    -0.729 f  vga/U12/strdata[41]_i_3/O
                                       net (fo=317, routed)         0.868     0.139    vga/U12/v_count_reg[3]_1
    Placement     SLICE_X49Y28                                                      f  vga/U12/ascii_code[6]_i_30/I1
    Routing       SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.043     0.182 r  vga/U12/ascii_code[6]_i_30/O
                                       net (fo=2, routed)           0.514     0.697    vga/U12/ascii_code[6]_i_30_n_0
    Routing       SLICE_X50Y28                                                      r  vga/U12/flag_i_6/I3
    Routing       SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.043     0.740 r  vga/U12/flag_i_6/O
                                       net (fo=2, routed)           0.577     1.317    vga/U12/dout5
    Routing       SLICE_X48Y29                                                      r  vga/U12/R[3]_i_8/I0
    Routing       SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.043     1.360 r  vga/U12/R[3]_i_8/O
                                       net (fo=1, routed)           0.251     1.611    vga/U12/dout3
    Routing       SLICE_X48Y29                                                      r  vga/U12/R[3]_i_3/I0
    Routing       SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.043     1.654 r  vga/U12/R[3]_i_3/O
                                       net (fo=1, routed)           0.315     1.969    vga/U12/R[3]_i_3_n_0
    Routing       SLICE_X48Y28                                                      r  vga/U12/R[3]_i_2/I1
    Routing       SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.043     2.012 r  vga/U12/R[3]_i_2/O
                                       net (fo=3, routed)           0.367     2.378    vga/U12/dout1
    Routing       SLICE_X47Y32                                                      r  vga/U12/R[3]_i_1/I0
    Routing       SLICE_X47Y32         LUT2 (Prop_lut2_I0_O)        0.049     2.427 r  vga/U12/R[3]_i_1/O
                                       net (fo=2, routed)           0.386     2.814    vga/U12/R[3]_i_1_n_0
    Routing       SLICE_X47Y32         FDRE                                         r  vga/U12/R_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X47Y32         FDRE                                         r  vga/U12/R_reg[3]/C
                                       clock pessimism             -0.597    38.150    
                                       clock uncertainty           -0.081    38.068    
                  SLICE_X47Y32         FDRE (Setup_fdre_C_D)       -0.116    37.952    vga/U12/R_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         37.952    
                                       arrival time                          -2.814    
  ---------------------------------------------------------------------------------
                                       slack                                 35.139    

Slack (MET) :             35.148ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.530ns (11.313%)  route 4.155ns (88.687%))
  Logic Levels:           7  (LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.871ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.723    -1.871    vga/U12/CLK_OUT3
                  SLICE_X51Y28         FDRE                                         r  vga/U12/v_count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.223    -1.648 r  vga/U12/v_count_reg[3]/Q
                                       net (fo=15, routed)          0.876    -0.772    vga/U12/PRow[3]
    Routing       SLICE_X51Y30                                                      r  vga/U12/strdata[41]_i_3/I0
    Placement     SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.043    -0.729 f  vga/U12/strdata[41]_i_3/O
                                       net (fo=317, routed)         0.868     0.139    vga/U12/v_count_reg[3]_1
    Placement     SLICE_X49Y28                                                      f  vga/U12/ascii_code[6]_i_30/I1
    Routing       SLICE_X49Y28         LUT2 (Prop_lut2_I1_O)        0.043     0.182 r  vga/U12/ascii_code[6]_i_30/O
                                       net (fo=2, routed)           0.514     0.697    vga/U12/ascii_code[6]_i_30_n_0
    Routing       SLICE_X50Y28                                                      r  vga/U12/flag_i_6/I3
    Routing       SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.043     0.740 r  vga/U12/flag_i_6/O
                                       net (fo=2, routed)           0.577     1.317    vga/U12/dout5
    Routing       SLICE_X48Y29                                                      r  vga/U12/R[3]_i_8/I0
    Routing       SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.043     1.360 r  vga/U12/R[3]_i_8/O
                                       net (fo=1, routed)           0.251     1.611    vga/U12/dout3
    Routing       SLICE_X48Y29                                                      r  vga/U12/R[3]_i_3/I0
    Routing       SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.043     1.654 r  vga/U12/R[3]_i_3/O
                                       net (fo=1, routed)           0.315     1.969    vga/U12/R[3]_i_3_n_0
    Routing       SLICE_X48Y28                                                      r  vga/U12/R[3]_i_2/I1
    Routing       SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.043     2.012 r  vga/U12/R[3]_i_2/O
                                       net (fo=3, routed)           0.367     2.378    vga/U12/dout1
    Routing       SLICE_X47Y32                                                      r  vga/U12/R[3]_i_1/I0
    Routing       SLICE_X47Y32         LUT2 (Prop_lut2_I0_O)        0.049     2.427 r  vga/U12/R[3]_i_1/O
                                       net (fo=2, routed)           0.386     2.814    vga/U12/R[3]_i_1_n_0
    Routing       SLICE_X47Y32         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X47Y32         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                                       clock pessimism             -0.597    38.150    
                                       clock uncertainty           -0.081    38.068    
                  SLICE_X47Y32         FDRE (Setup_fdre_C_D)       -0.107    37.961    vga/U12/R_reg[3]_lopt_replica
  ---------------------------------------------------------------------------------
                                       required time                         37.961    
                                       arrival time                          -2.814    
  ---------------------------------------------------------------------------------
                                       slack                                 35.148    

Slack (MET) :             36.128ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.529ns (13.990%)  route 3.252ns (86.010%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 38.744 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.809ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.785    -1.809    vga/U12/CLK_OUT3
                  SLICE_X42Y27         FDRE                                         r  vga/U12/h_count_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.259    -1.550 r  vga/U12/h_count_reg[4]/Q
                                       net (fo=555, routed)         1.664     0.114    vga/U12/Q[2]
    Placement     SLICE_X33Y37                                                      r  vga/U12/rdn_i_9/I0
    Routing       SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.052     0.166 r  vga/U12/rdn_i_9/O
                                       net (fo=1, routed)           0.700     0.866    vga/U12/rdn_i_9_n_0
    Routing       SLICE_X43Y29                                                      r  vga/U12/rdn_i_8/I0
    Routing       SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.132     0.998 f  vga/U12/rdn_i_8/O
                                       net (fo=1, routed)           0.530     1.528    vga/U12/rdn_i_8_n_0
    Routing       SLICE_X49Y29                                                      f  vga/U12/rdn_i_4/I5
    Routing       SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.043     1.571 r  vga/U12/rdn_i_4/O
                                       net (fo=1, routed)           0.358     1.929    vga/U12/rdn_i_4_n_0
    Routing       SLICE_X48Y29                                                      r  vga/U12/rdn_i_1/I5
    Routing       SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.043     1.972 r  vga/U12/rdn_i_1/O
                                       net (fo=1, routed)           0.000     1.972    vga/U12/rdn_i_1_n_0
    Routing       SLICE_X48Y29         FDRE                                         r  vga/U12/rdn_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.650    38.744    vga/U12/CLK_OUT3
                  SLICE_X48Y29         FDRE                                         r  vga/U12/rdn_reg/C
                                       clock pessimism             -0.597    38.148    
                                       clock uncertainty           -0.081    38.066    
                  SLICE_X48Y29         FDRE (Setup_fdre_C_D)        0.034    38.100    vga/U12/rdn_reg
  ---------------------------------------------------------------------------------
                                       required time                         38.100    
                                       arrival time                          -1.972    
  ---------------------------------------------------------------------------------
                                       slack                                 36.128    

Slack (MET) :             36.440ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.400ns (11.871%)  route 2.970ns (88.129%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.725    -1.869    vga/U12/CLK_OUT3
                  SLICE_X51Y29         FDRE                                         r  vga/U12/v_count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.223    -1.646 r  vga/U12/v_count_reg[2]/Q
                                       net (fo=17, routed)          0.785    -0.861    vga/U12/PRow[2]
    Routing       SLICE_X50Y29                                                      r  vga/U12/G[3]_i_8/I2
    Routing       SLICE_X50Y29         LUT6 (Prop_lut6_I2_O)        0.043    -0.818 r  vga/U12/G[3]_i_8/O
                                       net (fo=6, routed)           0.600    -0.218    vga/U12/G[3]_i_8_n_0
    Routing       SLICE_X50Y28                                                      r  vga/U12/G[3]_i_6/I1
    Routing       SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.043    -0.175 r  vga/U12/G[3]_i_6/O
                                       net (fo=4, routed)           0.626     0.452    vga/U12/G[3]_i_6_n_0
    Routing       SLICE_X48Y30                                                      r  vga/U12/G[3]_i_2/I3
    Placement     SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.043     0.495 r  vga/U12/G[3]_i_2/O
                                       net (fo=100, routed)         0.427     0.922    vga/U12/G[3]_i_2_n_0
    Placement     SLICE_X47Y32                                                      r  vga/U12/G[1]_i_1/I3
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I3_O)        0.048     0.970 r  vga/U12/G[1]_i_1/O
                                       net (fo=2, routed)           0.531     1.500    vga/U12/G[1]_i_1_n_0
    Routing       SLICE_X47Y32         FDRE                                         r  vga/U12/G_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X47Y32         FDRE                                         r  vga/U12/G_reg[1]/C
                                       clock pessimism             -0.597    38.150    
                                       clock uncertainty           -0.081    38.068    
                  SLICE_X47Y32         FDRE (Setup_fdre_C_D)       -0.128    37.940    vga/U12/G_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         37.940    
                                       arrival time                          -1.500    
  ---------------------------------------------------------------------------------
                                       slack                                 36.440    

Slack (MET) :             36.456ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.395ns (11.279%)  route 3.107ns (88.721%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.725    -1.869    vga/U12/CLK_OUT3
                  SLICE_X51Y29         FDRE                                         r  vga/U12/v_count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.223    -1.646 r  vga/U12/v_count_reg[2]/Q
                                       net (fo=17, routed)          0.785    -0.861    vga/U12/PRow[2]
    Routing       SLICE_X50Y29                                                      r  vga/U12/G[3]_i_8/I2
    Routing       SLICE_X50Y29         LUT6 (Prop_lut6_I2_O)        0.043    -0.818 r  vga/U12/G[3]_i_8/O
                                       net (fo=6, routed)           0.600    -0.218    vga/U12/G[3]_i_8_n_0
    Routing       SLICE_X50Y28                                                      r  vga/U12/G[3]_i_6/I1
    Routing       SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.043    -0.175 r  vga/U12/G[3]_i_6/O
                                       net (fo=4, routed)           0.626     0.452    vga/U12/G[3]_i_6_n_0
    Routing       SLICE_X48Y30                                                      r  vga/U12/G[3]_i_2/I3
    Placement     SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.043     0.495 r  vga/U12/G[3]_i_2/O
                                       net (fo=100, routed)         0.450     0.945    vga/U12/G[3]_i_2_n_0
    Placement     SLICE_X47Y32                                                      r  vga/U12/B[1]_i_1/I2
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I2_O)        0.043     0.988 r  vga/U12/B[1]_i_1/O
                                       net (fo=2, routed)           0.645     1.633    vga/U12/B[1]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]/C
                                       clock pessimism             -0.597    38.150    
                                       clock uncertainty           -0.081    38.068    
                  SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.021    38.089    vga/U12/B_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         38.089    
                                       arrival time                          -1.633    
  ---------------------------------------------------------------------------------
                                       slack                                 36.456    

Slack (MET) :             36.459ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.395ns (11.285%)  route 3.105ns (88.715%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.869ns
    Clock Pessimism Removal (CPR):    -0.597ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.725    -1.869    vga/U12/CLK_OUT3
                  SLICE_X51Y29         FDRE                                         r  vga/U12/v_count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.223    -1.646 r  vga/U12/v_count_reg[2]/Q
                                       net (fo=17, routed)          0.785    -0.861    vga/U12/PRow[2]
    Routing       SLICE_X50Y29                                                      r  vga/U12/G[3]_i_8/I2
    Routing       SLICE_X50Y29         LUT6 (Prop_lut6_I2_O)        0.043    -0.818 r  vga/U12/G[3]_i_8/O
                                       net (fo=6, routed)           0.600    -0.218    vga/U12/G[3]_i_8_n_0
    Routing       SLICE_X50Y28                                                      r  vga/U12/G[3]_i_6/I1
    Routing       SLICE_X50Y28         LUT3 (Prop_lut3_I1_O)        0.043    -0.175 r  vga/U12/G[3]_i_6/O
                                       net (fo=4, routed)           0.626     0.452    vga/U12/G[3]_i_6_n_0
    Routing       SLICE_X48Y30                                                      r  vga/U12/G[3]_i_2/I3
    Placement     SLICE_X48Y30         LUT4 (Prop_lut4_I3_O)        0.043     0.495 r  vga/U12/G[3]_i_2/O
                                       net (fo=100, routed)         0.450     0.945    vga/U12/G[3]_i_2_n_0
    Placement     SLICE_X47Y32                                                      r  vga/U12/B[1]_i_1/I2
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I2_O)        0.043     0.988 r  vga/U12/B[1]_i_1/O
                                       net (fo=2, routed)           0.643     1.631    vga/U12/B[1]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                                       clock pessimism             -0.597    38.150    
                                       clock uncertainty           -0.081    38.068    
                  SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.022    38.090    vga/U12/B_reg[1]_lopt_replica
  ---------------------------------------------------------------------------------
                                       required time                         38.090    
                                       arrival time                          -1.631    
  ---------------------------------------------------------------------------------
                                       slack                                 36.459    

Slack (MET) :             36.465ns  (required time - arrival time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.452ns (14.611%)  route 2.641ns (85.389%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 38.649 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.959ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.635    -1.959    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.236    -1.723 r  DISPLAY/P2S_SEG/s_clk_reg/Q
                                       net (fo=25, routed)          1.027    -0.696    DISPLAY/P2S_SEG/s_clk_reg_0
    Routing       SLICE_X8Y82                                                       r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_3/I2
    Routing       SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.123    -0.573 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_3/O
                                       net (fo=1, routed)           0.164    -0.410    DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_3_n_0
    Routing       SLICE_X8Y82                                                       r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/I5
    Routing       SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.043    -0.367 r  DISPLAY/P2S_SEG/FSM_sequential_state[0]_i_1/O
                                       net (fo=4, routed)           0.667     0.300    DISPLAY/P2S_SEG/next_state__0[0]
    Routing       SLICE_X7Y84                                                       r  DISPLAY/P2S_SEG/buff[63]_i_1/I4
    Routing       SLICE_X7Y84          LUT5 (Prop_lut5_I4_O)        0.050     0.350 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                                       net (fo=15, routed)          0.784     1.134    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    Routing       SLICE_X6Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.555    38.649    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X6Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                                       clock pessimism             -0.599    38.051    
                                       clock uncertainty           -0.081    37.969    
                  SLICE_X6Y84          FDSE (Setup_fdse_C_S)       -0.370    37.599    DISPLAY/P2S_SEG/buff_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                         37.599    
                                       arrival time                          -1.134    
  ---------------------------------------------------------------------------------
                                       slack                                 36.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.182%)  route 0.075ns (36.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.530ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.690    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X9Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  DISPLAY/P2S_SEG/data_count_reg[4]/Q
                                       net (fo=3, routed)           0.075    -0.328    DISPLAY/P2S_SEG/sel0[4]
    Routing       SLICE_X8Y82                                                       r  DISPLAY/P2S_SEG/data_count[5]_i_2/I2
    Routing       SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.028    -0.300 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                                       net (fo=1, routed)           0.000    -0.300    DISPLAY/P2S_SEG/data_count[5]_i_2_n_0
    Routing       SLICE_X8Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.928    -0.530    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X8Y82          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                                       clock pessimism              0.039    -0.492    
                  SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.087    -0.405    DISPLAY/P2S_SEG/data_count_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          0.405    
                                       arrival time                          -0.300    
  ---------------------------------------------------------------------------------
                                       slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r_15/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_16/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_15/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  DISPLAY/P2S_SEG/buff_reg_r_15/Q
                                       net (fo=1, routed)           0.055    -0.315    DISPLAY/P2S_SEG/buff_reg_r_15_n_0
    Routing       SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_16/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_16/C
                                       clock pessimism              0.028    -0.470    
                  SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.049    -0.421    DISPLAY/P2S_SEG/buff_reg_r_16
  ---------------------------------------------------------------------------------
                                       required time                          0.421    
                                       arrival time                          -0.315    
  ---------------------------------------------------------------------------------
                                       slack                                  0.106    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y82          FDSE (Prop_fdse_C_Q)         0.100    -0.372 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                                       net (fo=1, routed)           0.148    -0.223    DISPLAY/P2S_SEG/buff__0[7]
    Routing       SLICE_X6Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X6Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
                                       clock pessimism              0.039    -0.461    
                  SLICE_X6Y82          SRL16E (Hold_srl16e_CLK_D)
                                                                    0.102    -0.359    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17
  ---------------------------------------------------------------------------------
                                       required time                          0.359    
                                       arrival time                          -0.223    
  ---------------------------------------------------------------------------------
                                       slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.720%)  route 0.115ns (47.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.726    -0.467    DISPLAY/P2S_LED/CLK_OUT3
                  SLICE_X3Y88          FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.100    -0.367 f  DISPLAY/P2S_LED/s_clk_reg/Q
                                       net (fo=18, routed)          0.115    -0.252    DISPLAY/P2S_LED/s_clk_reg_0
    Routing       SLICE_X2Y88                                                       f  DISPLAY/P2S_LED/FSM_onehot_state[1]_i_1/I2
    Routing       SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.028    -0.224 r  DISPLAY/P2S_LED/FSM_onehot_state[1]_i_1/O
                                       net (fo=1, routed)           0.000    -0.224    DISPLAY/P2S_LED/FSM_onehot_state[1]_i_1_n_0
    Routing       SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_LED/CLK_OUT3
                  SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                                       clock pessimism              0.037    -0.456    
                  SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.087    -0.369    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.369    
                                       arrival time                          -0.224    
  ---------------------------------------------------------------------------------
                                       slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.118ns (62.101%)  route 0.072ns (37.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.691    -0.502    BTN_SCAN/CLK_OUT3
                  SLICE_X14Y86         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                                       net (fo=6, routed)           0.072    -0.312    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    Routing       SLICE_X14Y86         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.931    -0.527    BTN_SCAN/CLK_OUT3
                  SLICE_X14Y86         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                                       clock pessimism              0.026    -0.502    
                  SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.045    -0.457    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          0.457    
                                       arrival time                          -0.312    
  ---------------------------------------------------------------------------------
                                       slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_LED/CLK_OUT3
                  SLICE_X5Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  DISPLAY/P2S_LED/buff_reg[3]/Q
                                       net (fo=1, routed)           0.093    -0.276    DISPLAY/P2S_LED/buff[3]
    Routing       SLICE_X5Y86                                                       r  DISPLAY/P2S_LED/buff[4]_i_1/I0
    Routing       SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.028    -0.248 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                                       net (fo=1, routed)           0.000    -0.248    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    Routing       SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_LED/CLK_OUT3
                  SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C
                                       clock pessimism              0.040    -0.457    
                  SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.060    -0.397    DISPLAY/P2S_LED/buff_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          0.397    
                                       arrival time                          -0.248    
  ---------------------------------------------------------------------------------
                                       slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.091ns (32.748%)  route 0.187ns (67.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.381 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                                       net (fo=1, routed)           0.187    -0.194    DISPLAY/P2S_SEG/buff__0[39]
    Routing       SLICE_X6Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X6Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
                                       clock pessimism              0.039    -0.461    
                  SLICE_X6Y82          SRL16E (Hold_srl16e_CLK_D)
                                                                    0.118    -0.343    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17
  ---------------------------------------------------------------------------------
                                       required time                          0.343    
                                       arrival time                          -0.194    
  ---------------------------------------------------------------------------------
                                       slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.171ns (72.163%)  route 0.066ns (27.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.692    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X8Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.107    -0.394 r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/Q
                                       net (fo=30, routed)          0.066    -0.328    DISPLAY/P2S_SEG/state[0]
    Routing       SLICE_X8Y84                                                       r  DISPLAY/P2S_SEG/FSM_sequential_state[1]_i_1/I2
    Routing       SLICE_X8Y84          LUT3 (Prop_lut3_I2_O)        0.064    -0.264 r  DISPLAY/P2S_SEG/FSM_sequential_state[1]_i_1/O
                                       net (fo=1, routed)           0.000    -0.264    DISPLAY/P2S_SEG/next_state__0[1]
    Routing       SLICE_X8Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.930    -0.528    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X8Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                                       clock pessimism              0.028    -0.501    
                  SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.087    -0.414    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          0.414    
                                       arrival time                          -0.264    
  ---------------------------------------------------------------------------------
                                       slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.296%)  route 0.122ns (48.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  DISPLAY/P2S_SEG/buff_reg[21]/Q
                                       net (fo=1, routed)           0.122    -0.248    DISPLAY/P2S_SEG/buff__0[21]
    Routing       SLICE_X6Y84                                                       r  DISPLAY/P2S_SEG/buff[22]_i_1/I3
    Routing       SLICE_X6Y84          LUT4 (Prop_lut4_I3_O)        0.028    -0.220 r  DISPLAY/P2S_SEG/buff[22]_i_1/O
                                       net (fo=1, routed)           0.000    -0.220    DISPLAY/P2S_SEG/buff[22]_i_1_n_0
    Routing       SLICE_X6Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.961    -0.497    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X6Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                                       clock pessimism              0.039    -0.459    
                  SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.087    -0.372    DISPLAY/P2S_SEG/buff_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                          0.372    
                                       arrival time                          -0.220    
  ---------------------------------------------------------------------------------
                                       slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.171ns (70.319%)  route 0.072ns (29.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.691    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.107    -0.395 f  DISPLAY/P2S_SEG/s_clk_reg/Q
                                       net (fo=25, routed)          0.072    -0.322    DISPLAY/P2S_SEG/s_clk_reg_0
    Routing       SLICE_X8Y83                                                       f  DISPLAY/P2S_SEG/buff[6]_i_1/I1
    Routing       SLICE_X8Y83          LUT6 (Prop_lut6_I1_O)        0.064    -0.258 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                                       net (fo=1, routed)           0.000    -0.258    DISPLAY/P2S_SEG/buff[6]_i_1_n_0
    Routing       SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.929    -0.529    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                                       clock pessimism              0.028    -0.502    
                  SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.087    -0.415    DISPLAY/P2S_SEG/buff_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          0.415    
                                       arrival time                          -0.258    
  ---------------------------------------------------------------------------------
                                       slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X14Y86     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y88      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y87      DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y87      DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y87      DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y89      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X8Y84      DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_18/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y83      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y83      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y83      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y83      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_17/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.752ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][18]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 1.145ns (16.063%)  route 5.983ns (83.937%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.656ns = ( 50.656 - 50.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.526     2.867    core/mem/ram/data_reg_1024_1279_18_18/A1
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/RAMS64E_D/ADR1
    Routing       SLICE_X20Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.120     2.987 r  core/mem/ram/data_reg_1024_1279_18_18/RAMS64E_D/O
                                       net (fo=1, routed)           0.000     2.987    core/mem/ram/data_reg_1024_1279_18_18/OD
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/F7.B/I0
    Routing       SLICE_X20Y64         MUXF7 (Prop_muxf7_I0_O)      0.115     3.102 r  core/mem/ram/data_reg_1024_1279_18_18/F7.B/O
                                       net (fo=1, routed)           0.000     3.102    core/mem/ram/data_reg_1024_1279_18_18/O0
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/F8/I0
    Routing       SLICE_X20Y64         MUXF8 (Prop_muxf8_I0_O)      0.046     3.148 r  core/mem/ram/data_reg_1024_1279_18_18/F8/O
                                       net (fo=1, routed)           0.359     3.507    core/mem/ram/data_reg_1024_1279_18_18_n_0
    Routing       SLICE_X21Y63                                                      r  core/mem/ram/register[1][18]_i_11/I5
    Routing       SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.125     3.632 r  core/mem/ram/register[1][18]_i_11/O
                                       net (fo=1, routed)           0.413     4.045    core/mem/ram/register[1][18]_i_11_n_0
    Routing       SLICE_X21Y54                                                      r  core/mem/ram/register[1][18]_i_4/I2
    Routing       SLICE_X21Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.088 r  core/mem/ram/register[1][18]_i_4/O
                                       net (fo=2, routed)           0.735     4.823    core/ctrl/mem_data_FU[15]
    Routing       SLICE_X31Y45                                                      r  core/ctrl/register[1][18]_i_2/I4
    Routing       SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.043     4.866 r  core/ctrl/register[1][18]_i_2/O
                                       net (fo=2, routed)           0.455     5.320    core/ctrl/register[1][18]_i_2_n_0
    Routing       SLICE_X33Y45                                                      r  core/ctrl/register[1][18]_i_1/I5
    Routing       SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.043     5.363 r  core/ctrl/register[1][18]_i_1/O
                                       net (fo=31, routed)          2.045     7.409    core/register/Wt_data[18]
    Routing       SLICE_X52Y42         FDCE                                         r  core/register/register_reg[10][18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.601    50.656    core/register/debug_clk
                  SLICE_X52Y42         FDCE                                         r  core/register/register_reg[10][18]/C  (IS_INVERTED)
                                       clock pessimism             -0.402    50.254    
                                       clock uncertainty           -0.095    50.160    
                  SLICE_X52Y42         FDCE (Setup_fdce_C_D)        0.001    50.161    core/register/register_reg[10][18]
  ---------------------------------------------------------------------------------
                                       required time                         50.161    
                                       arrival time                          -7.409    
  ---------------------------------------------------------------------------------
                                       slack                                 42.752    

Slack (MET) :             42.897ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][18]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 1.145ns (16.464%)  route 5.810ns (83.536%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.655ns = ( 50.655 - 50.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.526     2.867    core/mem/ram/data_reg_1024_1279_18_18/A1
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/RAMS64E_D/ADR1
    Routing       SLICE_X20Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.120     2.987 r  core/mem/ram/data_reg_1024_1279_18_18/RAMS64E_D/O
                                       net (fo=1, routed)           0.000     2.987    core/mem/ram/data_reg_1024_1279_18_18/OD
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/F7.B/I0
    Routing       SLICE_X20Y64         MUXF7 (Prop_muxf7_I0_O)      0.115     3.102 r  core/mem/ram/data_reg_1024_1279_18_18/F7.B/O
                                       net (fo=1, routed)           0.000     3.102    core/mem/ram/data_reg_1024_1279_18_18/O0
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/F8/I0
    Routing       SLICE_X20Y64         MUXF8 (Prop_muxf8_I0_O)      0.046     3.148 r  core/mem/ram/data_reg_1024_1279_18_18/F8/O
                                       net (fo=1, routed)           0.359     3.507    core/mem/ram/data_reg_1024_1279_18_18_n_0
    Routing       SLICE_X21Y63                                                      r  core/mem/ram/register[1][18]_i_11/I5
    Routing       SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.125     3.632 r  core/mem/ram/register[1][18]_i_11/O
                                       net (fo=1, routed)           0.413     4.045    core/mem/ram/register[1][18]_i_11_n_0
    Routing       SLICE_X21Y54                                                      r  core/mem/ram/register[1][18]_i_4/I2
    Routing       SLICE_X21Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.088 r  core/mem/ram/register[1][18]_i_4/O
                                       net (fo=2, routed)           0.735     4.823    core/ctrl/mem_data_FU[15]
    Routing       SLICE_X31Y45                                                      r  core/ctrl/register[1][18]_i_2/I4
    Routing       SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.043     4.866 r  core/ctrl/register[1][18]_i_2/O
                                       net (fo=2, routed)           0.455     5.320    core/ctrl/register[1][18]_i_2_n_0
    Routing       SLICE_X33Y45                                                      r  core/ctrl/register[1][18]_i_1/I5
    Routing       SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.043     5.363 r  core/ctrl/register[1][18]_i_1/O
                                       net (fo=31, routed)          1.871     7.235    core/register/Wt_data[18]
    Routing       SLICE_X55Y42         FDCE                                         r  core/register/register_reg[28][18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.600    50.655    core/register/debug_clk
                  SLICE_X55Y42         FDCE                                         r  core/register/register_reg[28][18]/C  (IS_INVERTED)
                                       clock pessimism             -0.402    50.253    
                                       clock uncertainty           -0.095    50.159    
                  SLICE_X55Y42         FDCE (Setup_fdce_C_D)       -0.027    50.132    core/register/register_reg[28][18]
  ---------------------------------------------------------------------------------
                                       required time                         50.132    
                                       arrival time                          -7.235    
  ---------------------------------------------------------------------------------
                                       slack                                 42.897    

Slack (MET) :             42.985ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][18]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 1.145ns (16.678%)  route 5.720ns (83.322%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.654ns = ( 50.654 - 50.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.526     2.867    core/mem/ram/data_reg_1024_1279_18_18/A1
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/RAMS64E_D/ADR1
    Routing       SLICE_X20Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.120     2.987 r  core/mem/ram/data_reg_1024_1279_18_18/RAMS64E_D/O
                                       net (fo=1, routed)           0.000     2.987    core/mem/ram/data_reg_1024_1279_18_18/OD
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/F7.B/I0
    Routing       SLICE_X20Y64         MUXF7 (Prop_muxf7_I0_O)      0.115     3.102 r  core/mem/ram/data_reg_1024_1279_18_18/F7.B/O
                                       net (fo=1, routed)           0.000     3.102    core/mem/ram/data_reg_1024_1279_18_18/O0
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/F8/I0
    Routing       SLICE_X20Y64         MUXF8 (Prop_muxf8_I0_O)      0.046     3.148 r  core/mem/ram/data_reg_1024_1279_18_18/F8/O
                                       net (fo=1, routed)           0.359     3.507    core/mem/ram/data_reg_1024_1279_18_18_n_0
    Routing       SLICE_X21Y63                                                      r  core/mem/ram/register[1][18]_i_11/I5
    Routing       SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.125     3.632 r  core/mem/ram/register[1][18]_i_11/O
                                       net (fo=1, routed)           0.413     4.045    core/mem/ram/register[1][18]_i_11_n_0
    Routing       SLICE_X21Y54                                                      r  core/mem/ram/register[1][18]_i_4/I2
    Routing       SLICE_X21Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.088 r  core/mem/ram/register[1][18]_i_4/O
                                       net (fo=2, routed)           0.735     4.823    core/ctrl/mem_data_FU[15]
    Routing       SLICE_X31Y45                                                      r  core/ctrl/register[1][18]_i_2/I4
    Routing       SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.043     4.866 r  core/ctrl/register[1][18]_i_2/O
                                       net (fo=2, routed)           0.455     5.320    core/ctrl/register[1][18]_i_2_n_0
    Routing       SLICE_X33Y45                                                      r  core/ctrl/register[1][18]_i_1/I5
    Routing       SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.043     5.363 r  core/ctrl/register[1][18]_i_1/O
                                       net (fo=31, routed)          1.782     7.146    core/register/Wt_data[18]
    Routing       SLICE_X55Y41         FDCE                                         r  core/register/register_reg[24][18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.599    50.654    core/register/debug_clk
                  SLICE_X55Y41         FDCE                                         r  core/register/register_reg[24][18]/C  (IS_INVERTED)
                                       clock pessimism             -0.402    50.252    
                                       clock uncertainty           -0.095    50.158    
                  SLICE_X55Y41         FDCE (Setup_fdce_C_D)       -0.027    50.131    core/register/register_reg[24][18]
  ---------------------------------------------------------------------------------
                                       required time                         50.131    
                                       arrival time                          -7.146    
  ---------------------------------------------------------------------------------
                                       slack                                 42.985    

Slack (MET) :             43.071ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[14][18]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 1.145ns (16.822%)  route 5.661ns (83.178%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 50.653 - 50.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.526     2.867    core/mem/ram/data_reg_1024_1279_18_18/A1
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/RAMS64E_D/ADR1
    Routing       SLICE_X20Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.120     2.987 r  core/mem/ram/data_reg_1024_1279_18_18/RAMS64E_D/O
                                       net (fo=1, routed)           0.000     2.987    core/mem/ram/data_reg_1024_1279_18_18/OD
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/F7.B/I0
    Routing       SLICE_X20Y64         MUXF7 (Prop_muxf7_I0_O)      0.115     3.102 r  core/mem/ram/data_reg_1024_1279_18_18/F7.B/O
                                       net (fo=1, routed)           0.000     3.102    core/mem/ram/data_reg_1024_1279_18_18/O0
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/F8/I0
    Routing       SLICE_X20Y64         MUXF8 (Prop_muxf8_I0_O)      0.046     3.148 r  core/mem/ram/data_reg_1024_1279_18_18/F8/O
                                       net (fo=1, routed)           0.359     3.507    core/mem/ram/data_reg_1024_1279_18_18_n_0
    Routing       SLICE_X21Y63                                                      r  core/mem/ram/register[1][18]_i_11/I5
    Routing       SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.125     3.632 r  core/mem/ram/register[1][18]_i_11/O
                                       net (fo=1, routed)           0.413     4.045    core/mem/ram/register[1][18]_i_11_n_0
    Routing       SLICE_X21Y54                                                      r  core/mem/ram/register[1][18]_i_4/I2
    Routing       SLICE_X21Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.088 r  core/mem/ram/register[1][18]_i_4/O
                                       net (fo=2, routed)           0.735     4.823    core/ctrl/mem_data_FU[15]
    Routing       SLICE_X31Y45                                                      r  core/ctrl/register[1][18]_i_2/I4
    Routing       SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.043     4.866 r  core/ctrl/register[1][18]_i_2/O
                                       net (fo=2, routed)           0.455     5.320    core/ctrl/register[1][18]_i_2_n_0
    Routing       SLICE_X33Y45                                                      r  core/ctrl/register[1][18]_i_1/I5
    Routing       SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.043     5.363 r  core/ctrl/register[1][18]_i_1/O
                                       net (fo=31, routed)          1.723     7.087    core/register/Wt_data[18]
    Routing       SLICE_X54Y39         FDCE                                         r  core/register/register_reg[14][18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.598    50.653    core/register/debug_clk
                  SLICE_X54Y39         FDCE                                         r  core/register/register_reg[14][18]/C  (IS_INVERTED)
                                       clock pessimism             -0.402    50.251    
                                       clock uncertainty           -0.095    50.157    
                  SLICE_X54Y39         FDCE (Setup_fdce_C_D)        0.001    50.158    core/register/register_reg[14][18]
  ---------------------------------------------------------------------------------
                                       required time                         50.158    
                                       arrival time                          -7.087    
  ---------------------------------------------------------------------------------
                                       slack                                 43.071    

Slack (MET) :             43.094ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[15][18]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 1.145ns (16.898%)  route 5.631ns (83.102%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.654ns = ( 50.654 - 50.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.526     2.867    core/mem/ram/data_reg_1024_1279_18_18/A1
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/RAMS64E_D/ADR1
    Routing       SLICE_X20Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.120     2.987 r  core/mem/ram/data_reg_1024_1279_18_18/RAMS64E_D/O
                                       net (fo=1, routed)           0.000     2.987    core/mem/ram/data_reg_1024_1279_18_18/OD
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/F7.B/I0
    Routing       SLICE_X20Y64         MUXF7 (Prop_muxf7_I0_O)      0.115     3.102 r  core/mem/ram/data_reg_1024_1279_18_18/F7.B/O
                                       net (fo=1, routed)           0.000     3.102    core/mem/ram/data_reg_1024_1279_18_18/O0
    Routing       SLICE_X20Y64                                                      r  core/mem/ram/data_reg_1024_1279_18_18/F8/I0
    Routing       SLICE_X20Y64         MUXF8 (Prop_muxf8_I0_O)      0.046     3.148 r  core/mem/ram/data_reg_1024_1279_18_18/F8/O
                                       net (fo=1, routed)           0.359     3.507    core/mem/ram/data_reg_1024_1279_18_18_n_0
    Routing       SLICE_X21Y63                                                      r  core/mem/ram/register[1][18]_i_11/I5
    Routing       SLICE_X21Y63         LUT6 (Prop_lut6_I5_O)        0.125     3.632 r  core/mem/ram/register[1][18]_i_11/O
                                       net (fo=1, routed)           0.413     4.045    core/mem/ram/register[1][18]_i_11_n_0
    Routing       SLICE_X21Y54                                                      r  core/mem/ram/register[1][18]_i_4/I2
    Routing       SLICE_X21Y54         LUT5 (Prop_lut5_I2_O)        0.043     4.088 r  core/mem/ram/register[1][18]_i_4/O
                                       net (fo=2, routed)           0.735     4.823    core/ctrl/mem_data_FU[15]
    Routing       SLICE_X31Y45                                                      r  core/ctrl/register[1][18]_i_2/I4
    Routing       SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.043     4.866 r  core/ctrl/register[1][18]_i_2/O
                                       net (fo=2, routed)           0.455     5.320    core/ctrl/register[1][18]_i_2_n_0
    Routing       SLICE_X33Y45                                                      r  core/ctrl/register[1][18]_i_1/I5
    Routing       SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.043     5.363 r  core/ctrl/register[1][18]_i_1/O
                                       net (fo=31, routed)          1.693     7.056    core/register/Wt_data[18]
    Routing       SLICE_X54Y40         FDCE                                         r  core/register/register_reg[15][18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.599    50.654    core/register/debug_clk
                  SLICE_X54Y40         FDCE                                         r  core/register/register_reg[15][18]/C  (IS_INVERTED)
                                       clock pessimism             -0.402    50.252    
                                       clock uncertainty           -0.095    50.158    
                  SLICE_X54Y40         FDCE (Setup_fdce_C_D)       -0.007    50.151    core/register/register_reg[15][18]
  ---------------------------------------------------------------------------------
                                       required time                         50.151    
                                       arrival time                          -7.056    
  ---------------------------------------------------------------------------------
                                       slack                                 43.094    

Slack (MET) :             43.148ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[23][9]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 1.252ns (18.474%)  route 5.527ns (81.526%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.711ns = ( 50.711 - 50.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.291     2.632    core/mem/ram/data_reg_1792_2047_9_9/A1
    Routing       SLICE_X6Y49                                                       r  core/mem/ram/data_reg_1792_2047_9_9/RAMS64E_A/ADR1
    Routing       SLICE_X6Y49          RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.242     2.875 r  core/mem/ram/data_reg_1792_2047_9_9/RAMS64E_A/O
                                       net (fo=1, routed)           0.000     2.875    core/mem/ram/data_reg_1792_2047_9_9/OA
    Routing       SLICE_X6Y49                                                       r  core/mem/ram/data_reg_1792_2047_9_9/F7.A/I1
    Routing       SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.103     2.978 r  core/mem/ram/data_reg_1792_2047_9_9/F7.A/O
                                       net (fo=1, routed)           0.000     2.978    core/mem/ram/data_reg_1792_2047_9_9/O1
    Routing       SLICE_X6Y49                                                       r  core/mem/ram/data_reg_1792_2047_9_9/F8/I1
    Routing       SLICE_X6Y49          MUXF8 (Prop_muxf8_I1_O)      0.043     3.021 r  core/mem/ram/data_reg_1792_2047_9_9/F8/O
                                       net (fo=1, routed)           0.494     3.515    core/mem/ram/data_reg_1792_2047_9_9_n_0
    Routing       SLICE_X9Y49                                                       r  core/mem/ram/register[1][9]_i_8/I0
    Routing       SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.125     3.640 r  core/mem/ram/register[1][9]_i_8/O
                                       net (fo=1, routed)           0.195     3.835    core/mem/ram/register[1][9]_i_8_n_0
    Routing       SLICE_X9Y49                                                       r  core/mem/ram/register[1][9]_i_4/I2
    Routing       SLICE_X9Y49          LUT5 (Prop_lut5_I2_O)        0.043     3.878 r  core/mem/ram/register[1][9]_i_4/O
                                       net (fo=2, routed)           0.609     4.487    core/ctrl/mem_data_FU[7]
    Routing       SLICE_X26Y45                                                      r  core/ctrl/register[1][9]_i_2/I4
    Routing       SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.043     4.530 r  core/ctrl/register[1][9]_i_2/O
                                       net (fo=2, routed)           0.682     5.212    core/ctrl/register[1][9]_i_2_n_0
    Routing       SLICE_X27Y45                                                      r  core/ctrl/register[1][9]_i_1/I5
    Placement     SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  core/ctrl/register[1][9]_i_1/O
                                       net (fo=31, routed)          1.805     7.060    core/register/Wt_data[9]
    Placement     SLICE_X42Y34         FDCE                                         r  core/register/register_reg[23][9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.656    50.711    core/register/debug_clk
                  SLICE_X42Y34         FDCE                                         r  core/register/register_reg[23][9]/C  (IS_INVERTED)
                                       clock pessimism             -0.402    50.309    
                                       clock uncertainty           -0.095    50.215    
                  SLICE_X42Y34         FDCE (Setup_fdce_C_D)       -0.007    50.208    core/register/register_reg[23][9]
  ---------------------------------------------------------------------------------
                                       required time                         50.208    
                                       arrival time                          -7.060    
  ---------------------------------------------------------------------------------
                                       slack                                 43.148    

Slack (MET) :             43.155ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[20][9]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 1.252ns (18.487%)  route 5.522ns (81.513%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.711ns = ( 50.711 - 50.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.291     2.632    core/mem/ram/data_reg_1792_2047_9_9/A1
    Routing       SLICE_X6Y49                                                       r  core/mem/ram/data_reg_1792_2047_9_9/RAMS64E_A/ADR1
    Routing       SLICE_X6Y49          RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.242     2.875 r  core/mem/ram/data_reg_1792_2047_9_9/RAMS64E_A/O
                                       net (fo=1, routed)           0.000     2.875    core/mem/ram/data_reg_1792_2047_9_9/OA
    Routing       SLICE_X6Y49                                                       r  core/mem/ram/data_reg_1792_2047_9_9/F7.A/I1
    Routing       SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.103     2.978 r  core/mem/ram/data_reg_1792_2047_9_9/F7.A/O
                                       net (fo=1, routed)           0.000     2.978    core/mem/ram/data_reg_1792_2047_9_9/O1
    Routing       SLICE_X6Y49                                                       r  core/mem/ram/data_reg_1792_2047_9_9/F8/I1
    Routing       SLICE_X6Y49          MUXF8 (Prop_muxf8_I1_O)      0.043     3.021 r  core/mem/ram/data_reg_1792_2047_9_9/F8/O
                                       net (fo=1, routed)           0.494     3.515    core/mem/ram/data_reg_1792_2047_9_9_n_0
    Routing       SLICE_X9Y49                                                       r  core/mem/ram/register[1][9]_i_8/I0
    Routing       SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.125     3.640 r  core/mem/ram/register[1][9]_i_8/O
                                       net (fo=1, routed)           0.195     3.835    core/mem/ram/register[1][9]_i_8_n_0
    Routing       SLICE_X9Y49                                                       r  core/mem/ram/register[1][9]_i_4/I2
    Routing       SLICE_X9Y49          LUT5 (Prop_lut5_I2_O)        0.043     3.878 r  core/mem/ram/register[1][9]_i_4/O
                                       net (fo=2, routed)           0.609     4.487    core/ctrl/mem_data_FU[7]
    Routing       SLICE_X26Y45                                                      r  core/ctrl/register[1][9]_i_2/I4
    Routing       SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.043     4.530 r  core/ctrl/register[1][9]_i_2/O
                                       net (fo=2, routed)           0.682     5.212    core/ctrl/register[1][9]_i_2_n_0
    Routing       SLICE_X27Y45                                                      r  core/ctrl/register[1][9]_i_1/I5
    Placement     SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  core/ctrl/register[1][9]_i_1/O
                                       net (fo=31, routed)          1.800     7.055    core/register/Wt_data[9]
    Placement     SLICE_X47Y36         FDCE                                         r  core/register/register_reg[20][9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.656    50.711    core/register/debug_clk
                  SLICE_X47Y36         FDCE                                         r  core/register/register_reg[20][9]/C  (IS_INVERTED)
                                       clock pessimism             -0.402    50.309    
                                       clock uncertainty           -0.095    50.215    
                  SLICE_X47Y36         FDCE (Setup_fdce_C_D)       -0.004    50.211    core/register/register_reg[20][9]
  ---------------------------------------------------------------------------------
                                       required time                         50.211    
                                       arrival time                          -7.055    
  ---------------------------------------------------------------------------------
                                       slack                                 43.155    

Slack (MET) :             43.234ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[9][6]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 1.204ns (17.967%)  route 5.497ns (82.033%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.716ns = ( 50.716 - 50.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.256     1.289 r  core/mem/add/data_reg_0_255_0_0_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.289    core/mem/add/data_reg_0_255_0_0_i_4_n_0
    Routing       SLICE_X14Y52                                                      r  core/mem/add/data_reg_0_255_0_0_i_3/CI
    Placement     SLICE_X14Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.108     1.397 r  core/mem/add/data_reg_0_255_0_0_i_3/O[0]
                                       net (fo=1024, routed)        1.289     2.686    core/mem/ram/data_reg_256_511_6_6/A2
    Placement     SLICE_X6Y62                                                       r  core/mem/ram/data_reg_256_511_6_6/RAMS64E_D/ADR2
    Routing       SLICE_X6Y62          RAMS64E (Prop_rams64e_ADR2_O)
                                                                    0.123     2.809 r  core/mem/ram/data_reg_256_511_6_6/RAMS64E_D/O
                                       net (fo=1, routed)           0.000     2.809    core/mem/ram/data_reg_256_511_6_6/OD
    Routing       SLICE_X6Y62                                                       r  core/mem/ram/data_reg_256_511_6_6/F7.B/I0
    Routing       SLICE_X6Y62          MUXF7 (Prop_muxf7_I0_O)      0.115     2.924 r  core/mem/ram/data_reg_256_511_6_6/F7.B/O
                                       net (fo=1, routed)           0.000     2.924    core/mem/ram/data_reg_256_511_6_6/O0
    Routing       SLICE_X6Y62                                                       r  core/mem/ram/data_reg_256_511_6_6/F8/I0
    Routing       SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.046     2.970 r  core/mem/ram/data_reg_256_511_6_6/F8/O
                                       net (fo=1, routed)           0.405     3.375    core/mem/ram/data_reg_256_511_6_6_n_0
    Routing       SLICE_X7Y57                                                       r  core/mem/ram/register[1][6]_i_7/I3
    Routing       SLICE_X7Y57          LUT6 (Prop_lut6_I3_O)        0.125     3.500 r  core/mem/ram/register[1][6]_i_7/O
                                       net (fo=1, routed)           0.463     3.963    core/mem/ram/register[1][6]_i_7_n_0
    Routing       SLICE_X11Y57                                                      r  core/mem/ram/register[1][6]_i_4/I0
    Routing       SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.043     4.006 r  core/mem/ram/register[1][6]_i_4/O
                                       net (fo=2, routed)           0.699     4.705    core/ctrl/mem_data_FU[4]
    Routing       SLICE_X17Y44                                                      r  core/ctrl/register[1][6]_i_2/I4
    Routing       SLICE_X17Y44         LUT5 (Prop_lut5_I4_O)        0.043     4.748 r  core/ctrl/register[1][6]_i_2/O
                                       net (fo=2, routed)           0.319     5.066    core/ctrl/register[1][6]_i_2_n_0
    Routing       SLICE_X19Y44                                                      r  core/ctrl/register[1][6]_i_1/I5
    Placement     SLICE_X19Y44         LUT6 (Prop_lut6_I5_O)        0.043     5.109 r  core/ctrl/register[1][6]_i_1/O
                                       net (fo=31, routed)          1.872     6.982    core/register/Wt_data[6]
    Placement     SLICE_X31Y30         FDCE                                         r  core/register/register_reg[9][6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.661    50.716    core/register/debug_clk
                  SLICE_X31Y30         FDCE                                         r  core/register/register_reg[9][6]/C  (IS_INVERTED)
                                       clock pessimism             -0.402    50.314    
                                       clock uncertainty           -0.095    50.220    
                  SLICE_X31Y30         FDCE (Setup_fdce_C_D)       -0.004    50.216    core/register/register_reg[9][6]
  ---------------------------------------------------------------------------------
                                       required time                         50.216    
                                       arrival time                          -6.982    
  ---------------------------------------------------------------------------------
                                       slack                                 43.234    

Slack (MET) :             43.246ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][6]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 1.204ns (18.059%)  route 5.463ns (81.941%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 50.717 - 50.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.256     1.289 r  core/mem/add/data_reg_0_255_0_0_i_4/CO[3]
                                       net (fo=1, routed)           0.000     1.289    core/mem/add/data_reg_0_255_0_0_i_4_n_0
    Routing       SLICE_X14Y52                                                      r  core/mem/add/data_reg_0_255_0_0_i_3/CI
    Placement     SLICE_X14Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.108     1.397 r  core/mem/add/data_reg_0_255_0_0_i_3/O[0]
                                       net (fo=1024, routed)        1.289     2.686    core/mem/ram/data_reg_256_511_6_6/A2
    Placement     SLICE_X6Y62                                                       r  core/mem/ram/data_reg_256_511_6_6/RAMS64E_D/ADR2
    Routing       SLICE_X6Y62          RAMS64E (Prop_rams64e_ADR2_O)
                                                                    0.123     2.809 r  core/mem/ram/data_reg_256_511_6_6/RAMS64E_D/O
                                       net (fo=1, routed)           0.000     2.809    core/mem/ram/data_reg_256_511_6_6/OD
    Routing       SLICE_X6Y62                                                       r  core/mem/ram/data_reg_256_511_6_6/F7.B/I0
    Routing       SLICE_X6Y62          MUXF7 (Prop_muxf7_I0_O)      0.115     2.924 r  core/mem/ram/data_reg_256_511_6_6/F7.B/O
                                       net (fo=1, routed)           0.000     2.924    core/mem/ram/data_reg_256_511_6_6/O0
    Routing       SLICE_X6Y62                                                       r  core/mem/ram/data_reg_256_511_6_6/F8/I0
    Routing       SLICE_X6Y62          MUXF8 (Prop_muxf8_I0_O)      0.046     2.970 r  core/mem/ram/data_reg_256_511_6_6/F8/O
                                       net (fo=1, routed)           0.405     3.375    core/mem/ram/data_reg_256_511_6_6_n_0
    Routing       SLICE_X7Y57                                                       r  core/mem/ram/register[1][6]_i_7/I3
    Routing       SLICE_X7Y57          LUT6 (Prop_lut6_I3_O)        0.125     3.500 r  core/mem/ram/register[1][6]_i_7/O
                                       net (fo=1, routed)           0.463     3.963    core/mem/ram/register[1][6]_i_7_n_0
    Routing       SLICE_X11Y57                                                      r  core/mem/ram/register[1][6]_i_4/I0
    Routing       SLICE_X11Y57         LUT5 (Prop_lut5_I0_O)        0.043     4.006 r  core/mem/ram/register[1][6]_i_4/O
                                       net (fo=2, routed)           0.699     4.705    core/ctrl/mem_data_FU[4]
    Routing       SLICE_X17Y44                                                      r  core/ctrl/register[1][6]_i_2/I4
    Routing       SLICE_X17Y44         LUT5 (Prop_lut5_I4_O)        0.043     4.748 r  core/ctrl/register[1][6]_i_2/O
                                       net (fo=2, routed)           0.319     5.066    core/ctrl/register[1][6]_i_2_n_0
    Routing       SLICE_X19Y44                                                      r  core/ctrl/register[1][6]_i_1/I5
    Placement     SLICE_X19Y44         LUT6 (Prop_lut6_I5_O)        0.043     5.109 r  core/ctrl/register[1][6]_i_1/O
                                       net (fo=31, routed)          1.838     6.947    core/register/Wt_data[6]
    Placement     SLICE_X30Y32         FDCE                                         r  core/register/register_reg[31][6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.662    50.717    core/register/debug_clk
                  SLICE_X30Y32         FDCE                                         r  core/register/register_reg[31][6]/C  (IS_INVERTED)
                                       clock pessimism             -0.402    50.315    
                                       clock uncertainty           -0.095    50.221    
                  SLICE_X30Y32         FDCE (Setup_fdce_C_D)       -0.027    50.194    core/register/register_reg[31][6]
  ---------------------------------------------------------------------------------
                                       required time                         50.194    
                                       arrival time                          -6.947    
  ---------------------------------------------------------------------------------
                                       slack                                 43.246    

Slack (MET) :             43.256ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][9]/D
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 1.252ns (18.714%)  route 5.440ns (81.286%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.711ns = ( 50.711 - 50.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.291     2.632    core/mem/ram/data_reg_1792_2047_9_9/A1
    Routing       SLICE_X6Y49                                                       r  core/mem/ram/data_reg_1792_2047_9_9/RAMS64E_A/ADR1
    Routing       SLICE_X6Y49          RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.242     2.875 r  core/mem/ram/data_reg_1792_2047_9_9/RAMS64E_A/O
                                       net (fo=1, routed)           0.000     2.875    core/mem/ram/data_reg_1792_2047_9_9/OA
    Routing       SLICE_X6Y49                                                       r  core/mem/ram/data_reg_1792_2047_9_9/F7.A/I1
    Routing       SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.103     2.978 r  core/mem/ram/data_reg_1792_2047_9_9/F7.A/O
                                       net (fo=1, routed)           0.000     2.978    core/mem/ram/data_reg_1792_2047_9_9/O1
    Routing       SLICE_X6Y49                                                       r  core/mem/ram/data_reg_1792_2047_9_9/F8/I1
    Routing       SLICE_X6Y49          MUXF8 (Prop_muxf8_I1_O)      0.043     3.021 r  core/mem/ram/data_reg_1792_2047_9_9/F8/O
                                       net (fo=1, routed)           0.494     3.515    core/mem/ram/data_reg_1792_2047_9_9_n_0
    Routing       SLICE_X9Y49                                                       r  core/mem/ram/register[1][9]_i_8/I0
    Routing       SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.125     3.640 r  core/mem/ram/register[1][9]_i_8/O
                                       net (fo=1, routed)           0.195     3.835    core/mem/ram/register[1][9]_i_8_n_0
    Routing       SLICE_X9Y49                                                       r  core/mem/ram/register[1][9]_i_4/I2
    Routing       SLICE_X9Y49          LUT5 (Prop_lut5_I2_O)        0.043     3.878 r  core/mem/ram/register[1][9]_i_4/O
                                       net (fo=2, routed)           0.609     4.487    core/ctrl/mem_data_FU[7]
    Routing       SLICE_X26Y45                                                      r  core/ctrl/register[1][9]_i_2/I4
    Routing       SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.043     4.530 r  core/ctrl/register[1][9]_i_2/O
                                       net (fo=2, routed)           0.682     5.212    core/ctrl/register[1][9]_i_2_n_0
    Routing       SLICE_X27Y45                                                      r  core/ctrl/register[1][9]_i_1/I5
    Placement     SLICE_X27Y45         LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  core/ctrl/register[1][9]_i_1/O
                                       net (fo=31, routed)          1.718     6.973    core/register/Wt_data[9]
    Placement     SLICE_X46Y36         FDCE                                         r  core/register/register_reg[19][9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.656    50.711    core/register/debug_clk
                  SLICE_X46Y36         FDCE                                         r  core/register/register_reg[19][9]/C  (IS_INVERTED)
                                       clock pessimism             -0.402    50.309    
                                       clock uncertainty           -0.095    50.215    
                  SLICE_X46Y36         FDCE (Setup_fdce_C_D)        0.014    50.229    core/register/register_reg[19][9]
  ---------------------------------------------------------------------------------
                                       required time                         50.229    
                                       arrival time                          -6.973    
  ---------------------------------------------------------------------------------
                                       slack                                 43.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.941%)  route 0.150ns (60.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.067ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.743     0.560    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
                  SLICE_X24Y49         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[25]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.100     0.660 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[25]/Q
                                       net (fo=1, routed)           0.150     0.810    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[25]
    Routing       SLICE_X24Y50         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[25]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.931     0.767    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
                  SLICE_X24Y50         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[25]/C
                                       clock pessimism             -0.067     0.700    
                  SLICE_X24Y50         FDRE (Hold_fdre_C_D)         0.047     0.747    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         -0.747    
                                       arrival time                           0.810    
  ---------------------------------------------------------------------------------
                                       slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 core/mem/rs2_data_reg_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_1536_1791_10_10/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.944%)  route 0.097ns (45.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.695     0.512    core/mem/debug_clk
                  SLICE_X14Y54         FDRE                                         r  core/mem/rs2_data_reg_2_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.118     0.630 r  core/mem/rs2_data_reg_2_reg[10]/Q
                                       net (fo=32, routed)          0.097     0.727    core/mem/ram/data_reg_1536_1791_10_10/D
    Routing       SLICE_X12Y53         RAMS64E                                      r  core/mem/ram/data_reg_1536_1791_10_10/RAMS64E_D/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.936     0.772    core/mem/ram/data_reg_1536_1791_10_10/WCLK
                  SLICE_X12Y53         RAMS64E                                      r  core/mem/ram/data_reg_1536_1791_10_10/RAMS64E_D/CLK
                                       clock pessimism             -0.246     0.526    
                  SLICE_X12Y53         RAMS64E (Hold_rams64e_CLK_I)
                                                                    0.129     0.655    core/mem/ram/data_reg_1536_1791_10_10/RAMS64E_D
  ---------------------------------------------------------------------------------
                                       required time                         -0.655    
                                       arrival time                           0.727    
  ---------------------------------------------------------------------------------
                                       slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 core/mem/rs2_data_reg_2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_768_1023_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (44.956%)  route 0.122ns (55.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.245ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.693     0.510    core/mem/debug_clk
                  SLICE_X21Y57         FDRE                                         r  core/mem/rs2_data_reg_2_reg[18]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.100     0.610 r  core/mem/rs2_data_reg_2_reg[18]/Q
                                       net (fo=32, routed)          0.122     0.732    core/mem/ram/data_reg_768_1023_18_18/D
    Routing       SLICE_X20Y56         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_18_18/RAMS64E_D/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.934     0.770    core/mem/ram/data_reg_768_1023_18_18/WCLK
                  SLICE_X20Y56         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_18_18/RAMS64E_D/CLK
                                       clock pessimism             -0.245     0.525    
                  SLICE_X20Y56         RAMS64E (Hold_rams64e_CLK_I)
                                                                    0.129     0.654    core/mem/ram/data_reg_768_1023_18_18/RAMS64E_D
  ---------------------------------------------------------------------------------
                                       required time                         -0.654    
                                       arrival time                           0.732    
  ---------------------------------------------------------------------------------
                                       slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 core/mem/rs2_data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/rs2_data_reg_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.062%)  route 0.284ns (73.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.067ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.697     0.514    core/mem/debug_clk
                  SLICE_X11Y50         FDRE                                         r  core/mem/rs2_data_reg_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.100     0.614 r  core/mem/rs2_data_reg_reg[7]/Q
                                       net (fo=1, routed)           0.284     0.898    core/mem/rs2_data_reg[7]
    Routing       SLICE_X11Y49         FDRE                                         r  core/mem/rs2_data_reg_2_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.009     0.845    core/mem/debug_clk
                  SLICE_X11Y49         FDRE                                         r  core/mem/rs2_data_reg_2_reg[7]/C
                                       clock pessimism             -0.067     0.778    
                  SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.036     0.814    core/mem/rs2_data_reg_2_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         -0.814    
                                       arrival time                           0.898    
  ---------------------------------------------------------------------------------
                                       slack                                  0.084    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 core/mem/rs2_data_reg_2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_768_1023_17_17/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.156%)  route 0.162ns (61.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.247ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.749     0.566    core/mem/debug_clk
                  SLICE_X11Y49         FDRE                                         r  core/mem/rs2_data_reg_2_reg[17]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.100     0.666 r  core/mem/rs2_data_reg_2_reg[17]/Q
                                       net (fo=32, routed)          0.162     0.828    core/mem/ram/data_reg_768_1023_17_17/D
    Routing       SLICE_X14Y48         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_17_17/RAMS64E_D/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.009     0.845    core/mem/ram/data_reg_768_1023_17_17/WCLK
                  SLICE_X14Y48         RAMS64E                                      r  core/mem/ram/data_reg_768_1023_17_17/RAMS64E_D/CLK
                                       clock pessimism             -0.247     0.598    
                  SLICE_X14Y48         RAMS64E (Hold_rams64e_CLK_I)
                                                                    0.129     0.727    core/mem/ram/data_reg_768_1023_17_17/RAMS64E_D
  ---------------------------------------------------------------------------------
                                       required time                         -0.727    
                                       arrival time                           0.828    
  ---------------------------------------------------------------------------------
                                       slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 core/mem/rs2_data_reg_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_1536_1791_10_10/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.944%)  route 0.097ns (45.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.512ns
    Clock Pessimism Removal (CPR):    0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.695     0.512    core/mem/debug_clk
                  SLICE_X14Y54         FDRE                                         r  core/mem/rs2_data_reg_2_reg[10]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.118     0.630 r  core/mem/rs2_data_reg_2_reg[10]/Q
                                       net (fo=32, routed)          0.097     0.727    core/mem/ram/data_reg_1536_1791_10_10/D
    Routing       SLICE_X12Y53         RAMS64E                                      r  core/mem/ram/data_reg_1536_1791_10_10/RAMS64E_B/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.936     0.772    core/mem/ram/data_reg_1536_1791_10_10/WCLK
                  SLICE_X12Y53         RAMS64E                                      r  core/mem/ram/data_reg_1536_1791_10_10/RAMS64E_B/CLK
                                       clock pessimism             -0.246     0.526    
                  SLICE_X12Y53         RAMS64E (Hold_rams64e_CLK_I)
                                                                    0.098     0.624    core/mem/ram/data_reg_1536_1791_10_10/RAMS64E_B
  ---------------------------------------------------------------------------------
                                       required time                         -0.624    
                                       arrival time                           0.727    
  ---------------------------------------------------------------------------------
                                       slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 core/mem/rs2_data_reg_2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_0_255_16_16/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.404%)  route 0.148ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.245ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.696     0.513    core/mem/debug_clk
                  SLICE_X17Y50         FDRE                                         r  core/mem/rs2_data_reg_2_reg[16]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.100     0.613 r  core/mem/rs2_data_reg_2_reg[16]/Q
                                       net (fo=32, routed)          0.148     0.760    core/mem/ram/data_reg_0_255_16_16/D
    Routing       SLICE_X16Y52         RAMS64E                                      r  core/mem/ram/data_reg_0_255_16_16/RAMS64E_D/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.936     0.772    core/mem/ram/data_reg_0_255_16_16/WCLK
                  SLICE_X16Y52         RAMS64E                                      r  core/mem/ram/data_reg_0_255_16_16/RAMS64E_D/CLK
                                       clock pessimism             -0.245     0.527    
                  SLICE_X16Y52         RAMS64E (Hold_rams64e_CLK_I)
                                                                    0.129     0.656    core/mem/ram/data_reg_0_255_16_16/RAMS64E_D
  ---------------------------------------------------------------------------------
                                       required time                         -0.656    
                                       arrival time                           0.760    
  ---------------------------------------------------------------------------------
                                       slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 core/mem/rs2_data_reg_2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_0_255_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.178%)  route 0.169ns (62.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.227ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.693     0.510    core/mem/debug_clk
                  SLICE_X21Y57         FDRE                                         r  core/mem/rs2_data_reg_2_reg[18]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y57         FDRE (Prop_fdre_C_Q)         0.100     0.610 r  core/mem/rs2_data_reg_2_reg[18]/Q
                                       net (fo=32, routed)          0.169     0.779    core/mem/ram/data_reg_0_255_18_18/D
    Routing       SLICE_X18Y55         RAMS64E                                      r  core/mem/ram/data_reg_0_255_18_18/RAMS64E_D/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.935     0.771    core/mem/ram/data_reg_0_255_18_18/WCLK
                  SLICE_X18Y55         RAMS64E                                      r  core/mem/ram/data_reg_0_255_18_18/RAMS64E_D/CLK
                                       clock pessimism             -0.227     0.544    
                  SLICE_X18Y55         RAMS64E (Hold_rams64e_CLK_I)
                                                                    0.129     0.673    core/mem/ram/data_reg_0_255_18_18/RAMS64E_D
  ---------------------------------------------------------------------------------
                                       required time                         -0.673    
                                       arrival time                           0.779    
  ---------------------------------------------------------------------------------
                                       slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 core/mem/rs2_data_reg_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg_1536_1791_20_20/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.933%)  route 0.150ns (60.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.265ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.746     0.563    core/mem/debug_clk
                  SLICE_X21Y46         FDRE                                         r  core/mem/rs2_data_reg_2_reg[20]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.100     0.663 r  core/mem/rs2_data_reg_2_reg[20]/Q
                                       net (fo=32, routed)          0.150     0.813    core/mem/ram/data_reg_1536_1791_20_20/D
    Routing       SLICE_X20Y47         RAMS64E                                      r  core/mem/ram/data_reg_1536_1791_20_20/RAMS64E_D/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.007     0.843    core/mem/ram/data_reg_1536_1791_20_20/WCLK
                  SLICE_X20Y47         RAMS64E                                      r  core/mem/ram/data_reg_1536_1791_20_20/RAMS64E_D/CLK
                                       clock pessimism             -0.265     0.578    
                  SLICE_X20Y47         RAMS64E (Hold_rams64e_CLK_I)
                                                                    0.129     0.707    core/mem/ram/data_reg_1536_1791_20_20/RAMS64E_D
  ---------------------------------------------------------------------------------
                                       required time                         -0.707    
                                       arrival time                           0.813    
  ---------------------------------------------------------------------------------
                                       slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.392%)  route 0.081ns (44.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.267ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.743     0.560    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/aclk
                  SLICE_X13Y34         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.100     0.660 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/Q
                                       net (fo=1, routed)           0.081     0.740    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/D[13]
    Routing       SLICE_X12Y34         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.002     0.838    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/aclk
                  SLICE_X12Y34         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]/C
                                       clock pessimism             -0.267     0.571    
                  SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.063     0.634    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                         -0.634    
                                       arrival time                           0.740    
  ---------------------------------------------------------------------------------
                                       slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    IR_ID_reg[30]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X4Y80      rst_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X5Y80      rst_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X5Y80      rst_count_reg[9]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X33Y42     core/REG_PC/Q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X33Y42     core/REG_PC/Q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X33Y42     core/REG_PC/Q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X33Y43     core/REG_PC/Q_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X6Y60      core/mem/ram/data_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X6Y60      core/mem/ram/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X16Y45     core/mem/ram/data_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X6Y60      core/mem/ram/data_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.768         50.000      49.232     SLICE_X6Y60      core/mem/ram/data_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 1.694ns (20.523%)  route 6.560ns (79.477%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.809ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.785    -1.809    vga/U12/CLK_OUT3
                  SLICE_X42Y27         FDRE                                         r  vga/U12/h_count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.259    -1.550 r  vga/U12/h_count_reg[0]/Q
                                       net (fo=31, routed)          0.570    -0.980    vga/U12/Q[0]
    Routing       SLICE_X42Y28                                                      r  vga/U12/h_count[8]_i_2/I2
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.043    -0.937 r  vga/U12/h_count[8]_i_2/O
                                       net (fo=6, routed)           0.373    -0.564    vga/U12/h_count[8]_i_2_n_0
    Routing       SLICE_X42Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_106/I1
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.046    -0.518 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                                       net (fo=67, routed)          0.566     0.048    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    Routing       SLICE_X42Y27                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_112/I0
    Routing       SLICE_X42Y27         LUT5 (Prop_lut5_I0_O)        0.140     0.188 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                                       net (fo=7, routed)           0.417     0.605    vga/U12/char_index_col[3]
    Routing       SLICE_X41Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_33/DI[1]
    Routing       SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                                    0.351     0.956 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                                       net (fo=4, routed)           0.662     1.618    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_103/I1
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.122     1.740 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                                       net (fo=1, routed)           0.161     1.901    vga/U12/data_buf_reg_0_3_0_5_i_103_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_30/I5
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.043     1.944 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                                       net (fo=2, routed)           0.265     2.209    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_8/I0
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.043     2.252 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                                       net (fo=105, routed)         1.215     3.467    vga/data_buf_reg_0_3_18_23/ADDRA1
    Routing       SLICE_X22Y44                                                      r  vga/data_buf_reg_0_3_18_23/RAMA/RADR1
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                                    0.047     3.514 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694     4.208    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134     4.342 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000     4.342    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108     4.450 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.806     5.256    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[0]_inv_i_5/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  vga/U12/ascii_code[0]_inv_i_5/O
                                       net (fo=3, routed)           0.156     5.536    vga/U12/ascii_code[0]_inv_i_5_n_0
    Routing       SLICE_X35Y28                                                      r  vga/U12/ascii_code[2]_i_5/I4
    Routing       SLICE_X35Y28         LUT5 (Prop_lut5_I4_O)        0.054     5.590 r  vga/U12/ascii_code[2]_i_5/O
                                       net (fo=1, routed)           0.256     5.846    vga/U12/ascii_code[2]_i_5_n_0
    Routing       SLICE_X36Y28                                                      r  vga/U12/ascii_code[2]_i_2/I0
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.137     5.983 r  vga/U12/ascii_code[2]_i_2/O
                                       net (fo=1, routed)           0.419     6.402    vga/U12/ascii_code[2]_i_2_n_0
    Routing       SLICE_X44Y26                                                      r  vga/U12/ascii_code[2]_i_1/I0
    Routing       SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.043     6.445 r  vga/U12/ascii_code[2]_i_1/O
                                       net (fo=1, routed)           0.000     6.445    vga/U12_n_107
    Routing       SLICE_X44Y26         FDRE                                         r  vga/ascii_code_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.648     8.742    vga/CLK_OUT1
                  SLICE_X44Y26         FDRE                                         r  vga/ascii_code_reg[2]/C
                                       clock pessimism             -0.832     7.911    
                                       clock uncertainty           -0.201     7.709    
                  SLICE_X44Y26         FDRE (Setup_fdre_C_D)        0.033     7.742    vga/ascii_code_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          7.742    
                                       arrival time                          -6.445    
  ---------------------------------------------------------------------------------
                                       slack                                  1.297    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 1.589ns (19.365%)  route 6.617ns (80.635%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.809ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.785    -1.809    vga/U12/CLK_OUT3
                  SLICE_X42Y27         FDRE                                         r  vga/U12/h_count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.259    -1.550 r  vga/U12/h_count_reg[0]/Q
                                       net (fo=31, routed)          0.570    -0.980    vga/U12/Q[0]
    Routing       SLICE_X42Y28                                                      r  vga/U12/h_count[8]_i_2/I2
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.043    -0.937 r  vga/U12/h_count[8]_i_2/O
                                       net (fo=6, routed)           0.373    -0.564    vga/U12/h_count[8]_i_2_n_0
    Routing       SLICE_X42Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_106/I1
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.046    -0.518 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                                       net (fo=67, routed)          0.566     0.048    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    Routing       SLICE_X42Y27                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_112/I0
    Routing       SLICE_X42Y27         LUT5 (Prop_lut5_I0_O)        0.140     0.188 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                                       net (fo=7, routed)           0.417     0.605    vga/U12/char_index_col[3]
    Routing       SLICE_X41Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_33/DI[1]
    Routing       SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                                    0.351     0.956 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                                       net (fo=4, routed)           0.662     1.618    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_103/I1
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.122     1.740 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                                       net (fo=1, routed)           0.161     1.901    vga/U12/data_buf_reg_0_3_0_5_i_103_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_30/I5
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.043     1.944 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                                       net (fo=2, routed)           0.265     2.209    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_8/I0
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.043     2.252 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                                       net (fo=105, routed)         1.215     3.467    vga/data_buf_reg_0_3_18_23/ADDRA1
    Routing       SLICE_X22Y44                                                      r  vga/data_buf_reg_0_3_18_23/RAMA/RADR1
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                                    0.047     3.514 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694     4.208    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134     4.342 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000     4.342    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108     4.450 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.806     5.256    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[0]_inv_i_5/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  vga/U12/ascii_code[0]_inv_i_5/O
                                       net (fo=3, routed)           0.156     5.536    vga/U12/ascii_code[0]_inv_i_5_n_0
    Routing       SLICE_X35Y28                                                      r  vga/U12/ascii_code[1]_i_5/I3
    Routing       SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.043     5.579 r  vga/U12/ascii_code[1]_i_5/O
                                       net (fo=1, routed)           0.338     5.917    vga/U12/ascii_code[1]_i_5_n_0
    Routing       SLICE_X36Y26                                                      r  vga/U12/ascii_code[1]_i_2/I0
    Routing       SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.043     5.960 r  vga/U12/ascii_code[1]_i_2/O
                                       net (fo=1, routed)           0.394     6.353    vga/U12/ascii_code[1]_i_2_n_0
    Routing       SLICE_X47Y26                                                      r  vga/U12/ascii_code[1]_i_1/I0
    Routing       SLICE_X47Y26         LUT5 (Prop_lut5_I0_O)        0.043     6.396 r  vga/U12/ascii_code[1]_i_1/O
                                       net (fo=1, routed)           0.000     6.396    vga/U12_n_108
    Routing       SLICE_X47Y26         FDRE                                         r  vga/ascii_code_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.646     8.740    vga/CLK_OUT1
                  SLICE_X47Y26         FDRE                                         r  vga/ascii_code_reg[1]/C
                                       clock pessimism             -0.832     7.909    
                                       clock uncertainty           -0.201     7.707    
                  SLICE_X47Y26         FDRE (Setup_fdre_C_D)        0.034     7.741    vga/ascii_code_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                          7.741    
                                       arrival time                          -6.396    
  ---------------------------------------------------------------------------------
                                       slack                                  1.345    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 1.546ns (19.234%)  route 6.492ns (80.766%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.809ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.785    -1.809    vga/U12/CLK_OUT3
                  SLICE_X42Y27         FDRE                                         r  vga/U12/h_count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.259    -1.550 r  vga/U12/h_count_reg[0]/Q
                                       net (fo=31, routed)          0.570    -0.980    vga/U12/Q[0]
    Routing       SLICE_X42Y28                                                      r  vga/U12/h_count[8]_i_2/I2
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.043    -0.937 r  vga/U12/h_count[8]_i_2/O
                                       net (fo=6, routed)           0.373    -0.564    vga/U12/h_count[8]_i_2_n_0
    Routing       SLICE_X42Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_106/I1
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.046    -0.518 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                                       net (fo=67, routed)          0.566     0.048    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    Routing       SLICE_X42Y27                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_112/I0
    Routing       SLICE_X42Y27         LUT5 (Prop_lut5_I0_O)        0.140     0.188 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                                       net (fo=7, routed)           0.417     0.605    vga/U12/char_index_col[3]
    Routing       SLICE_X41Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_33/DI[1]
    Routing       SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                                    0.351     0.956 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                                       net (fo=4, routed)           0.662     1.618    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_103/I1
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.122     1.740 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                                       net (fo=1, routed)           0.161     1.901    vga/U12/data_buf_reg_0_3_0_5_i_103_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_30/I5
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.043     1.944 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                                       net (fo=2, routed)           0.265     2.209    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_8/I0
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.043     2.252 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                                       net (fo=105, routed)         1.215     3.467    vga/data_buf_reg_0_3_18_23/ADDRA1
    Routing       SLICE_X22Y44                                                      r  vga/data_buf_reg_0_3_18_23/RAMA/RADR1
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                                    0.047     3.514 r  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694     4.208    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      r  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134     4.342 r  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000     4.342    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      r  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108     4.450 r  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.716     5.166    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      r  vga/U12/ascii_code[6]_i_16/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     5.290 r  vga/U12/ascii_code[6]_i_16/O
                                       net (fo=3, routed)           0.446     5.736    vga/U12/ascii_code[6]_i_16_n_0
    Routing       SLICE_X38Y26                                                      r  vga/U12/ascii_code[6]_i_6/I0
    Routing       SLICE_X38Y26         LUT5 (Prop_lut5_I0_O)        0.043     5.779 r  vga/U12/ascii_code[6]_i_6/O
                                       net (fo=1, routed)           0.407     6.186    vga/U12/ascii_code[6]_i_6_n_0
    Routing       SLICE_X45Y26                                                      r  vga/U12/ascii_code[6]_i_2/I0
    Routing       SLICE_X45Y26         LUT5 (Prop_lut5_I0_O)        0.043     6.229 r  vga/U12/ascii_code[6]_i_2/O
                                       net (fo=1, routed)           0.000     6.229    vga/U12_n_103
    Routing       SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.648     8.742    vga/CLK_OUT1
                  SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[6]/C
                                       clock pessimism             -0.832     7.911    
                                       clock uncertainty           -0.201     7.709    
                  SLICE_X45Y26         FDRE (Setup_fdre_C_D)        0.034     7.743    vga/ascii_code_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                          7.743    
                                       arrival time                          -6.229    
  ---------------------------------------------------------------------------------
                                       slack                                  1.515    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.029ns  (logic 1.546ns (19.255%)  route 6.483ns (80.745%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.809ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.785    -1.809    vga/U12/CLK_OUT3
                  SLICE_X42Y27         FDRE                                         r  vga/U12/h_count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.259    -1.550 r  vga/U12/h_count_reg[0]/Q
                                       net (fo=31, routed)          0.570    -0.980    vga/U12/Q[0]
    Routing       SLICE_X42Y28                                                      r  vga/U12/h_count[8]_i_2/I2
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.043    -0.937 r  vga/U12/h_count[8]_i_2/O
                                       net (fo=6, routed)           0.373    -0.564    vga/U12/h_count[8]_i_2_n_0
    Routing       SLICE_X42Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_106/I1
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.046    -0.518 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                                       net (fo=67, routed)          0.566     0.048    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    Routing       SLICE_X42Y27                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_112/I0
    Routing       SLICE_X42Y27         LUT5 (Prop_lut5_I0_O)        0.140     0.188 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                                       net (fo=7, routed)           0.417     0.605    vga/U12/char_index_col[3]
    Routing       SLICE_X41Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_33/DI[1]
    Routing       SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                                    0.351     0.956 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                                       net (fo=4, routed)           0.662     1.618    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_103/I1
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.122     1.740 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                                       net (fo=1, routed)           0.161     1.901    vga/U12/data_buf_reg_0_3_0_5_i_103_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_30/I5
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.043     1.944 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                                       net (fo=2, routed)           0.265     2.209    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_8/I0
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.043     2.252 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                                       net (fo=105, routed)         1.215     3.467    vga/data_buf_reg_0_3_18_23/ADDRA1
    Routing       SLICE_X22Y44                                                      r  vga/data_buf_reg_0_3_18_23/RAMA/RADR1
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                                    0.047     3.514 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694     4.208    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134     4.342 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000     4.342    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108     4.450 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.716     5.166    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[6]_i_16/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     5.290 f  vga/U12/ascii_code[6]_i_16/O
                                       net (fo=3, routed)           0.424     5.714    vga/U12/ascii_code[6]_i_16_n_0
    Routing       SLICE_X36Y26                                                      f  vga/U12/ascii_code[4]_i_2/I0
    Routing       SLICE_X36Y26         LUT5 (Prop_lut5_I0_O)        0.043     5.757 r  vga/U12/ascii_code[4]_i_2/O
                                       net (fo=1, routed)           0.420     6.177    vga/U12/ascii_code[4]_i_2_n_0
    Routing       SLICE_X48Y26                                                      r  vga/U12/ascii_code[4]_i_1/I0
    Routing       SLICE_X48Y26         LUT5 (Prop_lut5_I0_O)        0.043     6.220 r  vga/U12/ascii_code[4]_i_1/O
                                       net (fo=1, routed)           0.000     6.220    vga/U12_n_105
    Routing       SLICE_X48Y26         FDRE                                         r  vga/ascii_code_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.646     8.740    vga/CLK_OUT1
                  SLICE_X48Y26         FDRE                                         r  vga/ascii_code_reg[4]/C
                                       clock pessimism             -0.832     7.909    
                                       clock uncertainty           -0.201     7.707    
                  SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.034     7.741    vga/ascii_code_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          7.741    
                                       arrival time                          -6.220    
  ---------------------------------------------------------------------------------
                                       slack                                  1.521    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 1.645ns (20.457%)  route 6.396ns (79.543%))
  Logic Levels:           13  (CARRY4=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.809ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.785    -1.809    vga/U12/CLK_OUT3
                  SLICE_X42Y27         FDRE                                         r  vga/U12/h_count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.259    -1.550 r  vga/U12/h_count_reg[0]/Q
                                       net (fo=31, routed)          0.570    -0.980    vga/U12/Q[0]
    Routing       SLICE_X42Y28                                                      r  vga/U12/h_count[8]_i_2/I2
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.043    -0.937 r  vga/U12/h_count[8]_i_2/O
                                       net (fo=6, routed)           0.373    -0.564    vga/U12/h_count[8]_i_2_n_0
    Routing       SLICE_X42Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_106/I1
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.046    -0.518 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                                       net (fo=67, routed)          0.566     0.048    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    Routing       SLICE_X42Y27                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_112/I0
    Routing       SLICE_X42Y27         LUT5 (Prop_lut5_I0_O)        0.140     0.188 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                                       net (fo=7, routed)           0.417     0.605    vga/U12/char_index_col[3]
    Routing       SLICE_X41Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_33/DI[1]
    Routing       SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                                    0.351     0.956 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                                       net (fo=4, routed)           0.662     1.618    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_103/I1
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.122     1.740 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                                       net (fo=1, routed)           0.161     1.901    vga/U12/data_buf_reg_0_3_0_5_i_103_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_30/I5
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.043     1.944 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                                       net (fo=2, routed)           0.265     2.209    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_8/I0
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.043     2.252 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                                       net (fo=105, routed)         1.215     3.467    vga/data_buf_reg_0_3_18_23/ADDRA1
    Routing       SLICE_X22Y44                                                      r  vga/data_buf_reg_0_3_18_23/RAMA/RADR1
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                                    0.047     3.514 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694     4.208    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134     4.342 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000     4.342    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108     4.450 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.806     5.256    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[3]_i_5/I2
    Routing       SLICE_X35Y28         LUT4 (Prop_lut4_I2_O)        0.130     5.386 r  vga/U12/ascii_code[3]_i_5/O
                                       net (fo=1, routed)           0.285     5.672    vga/U12/ascii_code[3]_i_5_n_0
    Routing       SLICE_X36Y27                                                      r  vga/U12/ascii_code[3]_i_2/I0
    Routing       SLICE_X36Y27         LUT6 (Prop_lut6_I0_O)        0.136     5.808 r  vga/U12/ascii_code[3]_i_2/O
                                       net (fo=1, routed)           0.381     6.189    vga/U12/ascii_code[3]_i_2_n_0
    Routing       SLICE_X46Y27                                                      r  vga/U12/ascii_code[3]_i_1/I0
    Routing       SLICE_X46Y27         LUT5 (Prop_lut5_I0_O)        0.043     6.232 r  vga/U12/ascii_code[3]_i_1/O
                                       net (fo=1, routed)           0.000     6.232    vga/U12_n_106
    Routing       SLICE_X46Y27         FDRE                                         r  vga/ascii_code_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.647     8.741    vga/CLK_OUT1
                  SLICE_X46Y27         FDRE                                         r  vga/ascii_code_reg[3]/C
                                       clock pessimism             -0.832     7.910    
                                       clock uncertainty           -0.201     7.708    
                  SLICE_X46Y27         FDRE (Setup_fdre_C_D)        0.064     7.772    vga/ascii_code_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          7.772    
                                       arrival time                          -6.232    
  ---------------------------------------------------------------------------------
                                       slack                                  1.540    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.981ns  (logic 1.546ns (19.370%)  route 6.435ns (80.630%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.809ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.785    -1.809    vga/U12/CLK_OUT3
                  SLICE_X42Y27         FDRE                                         r  vga/U12/h_count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.259    -1.550 r  vga/U12/h_count_reg[0]/Q
                                       net (fo=31, routed)          0.570    -0.980    vga/U12/Q[0]
    Routing       SLICE_X42Y28                                                      r  vga/U12/h_count[8]_i_2/I2
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.043    -0.937 r  vga/U12/h_count[8]_i_2/O
                                       net (fo=6, routed)           0.373    -0.564    vga/U12/h_count[8]_i_2_n_0
    Routing       SLICE_X42Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_106/I1
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.046    -0.518 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                                       net (fo=67, routed)          0.566     0.048    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    Routing       SLICE_X42Y27                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_112/I0
    Routing       SLICE_X42Y27         LUT5 (Prop_lut5_I0_O)        0.140     0.188 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                                       net (fo=7, routed)           0.417     0.605    vga/U12/char_index_col[3]
    Routing       SLICE_X41Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_33/DI[1]
    Routing       SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                                    0.351     0.956 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                                       net (fo=4, routed)           0.662     1.618    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_103/I1
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.122     1.740 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                                       net (fo=1, routed)           0.161     1.901    vga/U12/data_buf_reg_0_3_0_5_i_103_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_30/I5
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.043     1.944 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                                       net (fo=2, routed)           0.265     2.209    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_8/I0
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.043     2.252 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                                       net (fo=105, routed)         1.215     3.467    vga/data_buf_reg_0_3_18_23/ADDRA1
    Routing       SLICE_X22Y44                                                      r  vga/data_buf_reg_0_3_18_23/RAMA/RADR1
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                                    0.047     3.514 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694     4.208    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134     4.342 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000     4.342    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108     4.450 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.716     5.166    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[6]_i_16/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     5.290 f  vga/U12/ascii_code[6]_i_16/O
                                       net (fo=3, routed)           0.417     5.707    vga/U12/ascii_code[6]_i_16_n_0
    Routing       SLICE_X37Y26                                                      f  vga/U12/ascii_code[5]_i_2/I0
    Routing       SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.043     5.750 r  vga/U12/ascii_code[5]_i_2/O
                                       net (fo=1, routed)           0.379     6.129    vga/U12/ascii_code[5]_i_2_n_0
    Routing       SLICE_X46Y26                                                      r  vga/U12/ascii_code[5]_i_1/I0
    Routing       SLICE_X46Y26         LUT5 (Prop_lut5_I0_O)        0.043     6.172 r  vga/U12/ascii_code[5]_i_1/O
                                       net (fo=1, routed)           0.000     6.172    vga/U12_n_104
    Routing       SLICE_X46Y26         FDRE                                         r  vga/ascii_code_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.646     8.740    vga/CLK_OUT1
                  SLICE_X46Y26         FDRE                                         r  vga/ascii_code_reg[5]/C
                                       clock pessimism             -0.832     7.909    
                                       clock uncertainty           -0.201     7.707    
                  SLICE_X46Y26         FDRE (Setup_fdre_C_D)        0.065     7.772    vga/ascii_code_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          7.772    
                                       arrival time                          -6.172    
  ---------------------------------------------------------------------------------
                                       slack                                  1.600    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.916ns  (logic 1.546ns (19.530%)  route 6.370ns (80.470%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.258ns = ( 8.742 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.809ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.785    -1.809    vga/U12/CLK_OUT3
                  SLICE_X42Y27         FDRE                                         r  vga/U12/h_count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.259    -1.550 r  vga/U12/h_count_reg[0]/Q
                                       net (fo=31, routed)          0.570    -0.980    vga/U12/Q[0]
    Routing       SLICE_X42Y28                                                      r  vga/U12/h_count[8]_i_2/I2
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I2_O)        0.043    -0.937 r  vga/U12/h_count[8]_i_2/O
                                       net (fo=6, routed)           0.373    -0.564    vga/U12/h_count[8]_i_2_n_0
    Routing       SLICE_X42Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_106/I1
    Routing       SLICE_X42Y28         LUT4 (Prop_lut4_I1_O)        0.046    -0.518 r  vga/U12/data_buf_reg_0_3_0_5_i_106/O
                                       net (fo=67, routed)          0.566     0.048    vga/U12/data_buf_reg_0_3_0_5_i_106_n_0
    Routing       SLICE_X42Y27                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_112/I0
    Routing       SLICE_X42Y27         LUT5 (Prop_lut5_I0_O)        0.140     0.188 r  vga/U12/data_buf_reg_0_3_0_5_i_112/O
                                       net (fo=7, routed)           0.417     0.605    vga/U12/char_index_col[3]
    Routing       SLICE_X41Y28                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_33/DI[1]
    Routing       SLICE_X41Y28         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                                    0.351     0.956 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O[2]
                                       net (fo=4, routed)           0.662     1.618    vga/U12/data_buf_reg_0_3_0_5_i_33_n_5
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_103/I1
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I1_O)        0.122     1.740 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                                       net (fo=1, routed)           0.161     1.901    vga/U12/data_buf_reg_0_3_0_5_i_103_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_30/I5
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I5_O)        0.043     1.944 r  vga/U12/data_buf_reg_0_3_0_5_i_30/O
                                       net (fo=2, routed)           0.265     2.209    vga/U12/data_buf_reg_0_3_0_5_i_30_n_0
    Routing       SLICE_X38Y29                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_8/I0
    Routing       SLICE_X38Y29         LUT6 (Prop_lut6_I0_O)        0.043     2.252 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                                       net (fo=105, routed)         1.215     3.467    vga/data_buf_reg_0_3_18_23/ADDRA1
    Routing       SLICE_X22Y44                                                      r  vga/data_buf_reg_0_3_18_23/RAMA/RADR1
    Routing       SLICE_X22Y44         RAMD32 (Prop_ramd32_RADR1_O)
                                                                    0.047     3.514 f  vga/data_buf_reg_0_3_18_23/RAMA/O
                                       net (fo=1, routed)           0.694     4.208    vga/U12/number0[18]
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code[6]_i_53/I3
    Routing       SLICE_X31Y41         LUT6 (Prop_lut6_I3_O)        0.134     4.342 f  vga/U12/ascii_code[6]_i_53/O
                                       net (fo=1, routed)           0.000     4.342    vga/U12/ascii_code[6]_i_53_n_0
    Routing       SLICE_X31Y41                                                      f  vga/U12/ascii_code_reg[6]_i_32/I1
    Routing       SLICE_X31Y41         MUXF7 (Prop_muxf7_I1_O)      0.108     4.450 f  vga/U12/ascii_code_reg[6]_i_32/O
                                       net (fo=4, routed)           0.806     5.256    vga/U12/number__0[2]
    Routing       SLICE_X35Y28                                                      f  vga/U12/ascii_code[0]_inv_i_5/I1
    Routing       SLICE_X35Y28         LUT3 (Prop_lut3_I1_O)        0.124     5.380 r  vga/U12/ascii_code[0]_inv_i_5/O
                                       net (fo=3, routed)           0.337     5.718    vga/U12/ascii_code[0]_inv_i_5_n_0
    Routing       SLICE_X36Y28                                                      r  vga/U12/ascii_code[0]_inv_i_2/I0
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I0_O)        0.043     5.761 f  vga/U12/ascii_code[0]_inv_i_2/O
                                       net (fo=1, routed)           0.303     6.064    vga/U12/ascii_code[0]_inv_i_2_n_0
    Routing       SLICE_X45Y26                                                      f  vga/U12/ascii_code[0]_inv_i_1/I0
    Routing       SLICE_X45Y26         LUT5 (Prop_lut5_I0_O)        0.043     6.107 r  vga/U12/ascii_code[0]_inv_i_1/O
                                       net (fo=1, routed)           0.000     6.107    vga/U12_n_109
    Routing       SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.648     8.742    vga/CLK_OUT1
                  SLICE_X45Y26         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                                       clock pessimism             -0.832     7.911    
                                       clock uncertainty           -0.201     7.709    
                  SLICE_X45Y26         FDRE (Setup_fdre_C_D)        0.034     7.743    vga/ascii_code_reg[0]_inv
  ---------------------------------------------------------------------------------
                                       required time                          7.743    
                                       arrival time                          -6.107    
  ---------------------------------------------------------------------------------
                                       slack                                  1.636    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 0.497ns (7.660%)  route 5.991ns (92.340%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 8.757 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.871ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.723    -1.871    vga/U12/CLK_OUT3
                  SLICE_X51Y28         FDRE                                         r  vga/U12/v_count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.223    -1.648 r  vga/U12/v_count_reg[3]/Q
                                       net (fo=15, routed)          0.876    -0.772    vga/U12/PRow[3]
    Routing       SLICE_X51Y30                                                      r  vga/U12/strdata[41]_i_3/I0
    Placement     SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.043    -0.729 r  vga/U12/strdata[41]_i_3/O
                                       net (fo=317, routed)         0.868     0.139    vga/U12/v_count_reg[3]_1
    Placement     SLICE_X49Y28                                                      r  vga/U12/strdata[41]_i_2/I0
    Placement     SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.052     0.191 r  vga/U12/strdata[41]_i_2/O
                                       net (fo=173, routed)         2.943     3.135    core/register/data_buf_reg_0_3_24_29_i_3
    Placement     SLICE_X42Y60                                                      r  core/register/data_buf_reg_0_3_24_29_i_12/I4
    Routing       SLICE_X42Y60         LUT6 (Prop_lut6_I4_O)        0.136     3.271 r  core/register/data_buf_reg_0_3_24_29_i_12/O
                                       net (fo=1, routed)           0.782     4.052    vga/U12/debug_regs[24]
    Routing       SLICE_X40Y50                                                      r  vga/U12/data_buf_reg_0_3_24_29_i_2/I5
    Placement     SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.043     4.095 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                                       net (fo=1, routed)           0.522     4.617    vga/data_buf_reg_0_3_24_29/DIA0
    Placement     SLICE_X38Y43         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.663     8.757    vga/data_buf_reg_0_3_24_29/WCLK
                  SLICE_X38Y43         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                                       clock pessimism             -0.832     7.926    
                                       clock uncertainty           -0.201     7.724    
                  SLICE_X38Y43         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.096     7.628    vga/data_buf_reg_0_3_24_29/RAMA
  ---------------------------------------------------------------------------------
                                       required time                          7.628    
                                       arrival time                          -4.617    
  ---------------------------------------------------------------------------------
                                       slack                                  3.011    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.497ns (8.052%)  route 5.675ns (91.948%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 8.758 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.871ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.723    -1.871    vga/U12/CLK_OUT3
                  SLICE_X51Y28         FDRE                                         r  vga/U12/v_count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.223    -1.648 r  vga/U12/v_count_reg[3]/Q
                                       net (fo=15, routed)          0.876    -0.772    vga/U12/PRow[3]
    Routing       SLICE_X51Y30                                                      r  vga/U12/strdata[41]_i_3/I0
    Placement     SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.043    -0.729 r  vga/U12/strdata[41]_i_3/O
                                       net (fo=317, routed)         0.868     0.139    vga/U12/v_count_reg[3]_1
    Placement     SLICE_X49Y28                                                      r  vga/U12/strdata[41]_i_2/I0
    Placement     SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.052     0.191 r  vga/U12/strdata[41]_i_2/O
                                       net (fo=173, routed)         2.638     2.829    core/register/data_buf_reg_0_3_24_29_i_3
    Placement     SLICE_X46Y60                                                      r  core/register/data_buf_reg_0_3_30_31_i_4/I4
    Routing       SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.136     2.965 r  core/register/data_buf_reg_0_3_30_31_i_4/O
                                       net (fo=1, routed)           0.811     3.777    vga/U12/debug_regs[30]
    Routing       SLICE_X36Y50                                                      r  vga/U12/data_buf_reg_0_3_30_31_i_1/I5
    Routing       SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.043     3.820 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                                       net (fo=2, routed)           0.481     4.301    vga/data_buf_reg_0_3_30_31/D
    Routing       SLICE_X38Y44         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.664     8.758    vga/data_buf_reg_0_3_30_31/WCLK
                  SLICE_X38Y44         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                                       clock pessimism             -0.832     7.927    
                                       clock uncertainty           -0.201     7.725    
                  SLICE_X38Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.147     7.578    vga/data_buf_reg_0_3_30_31/DP
  ---------------------------------------------------------------------------------
                                       required time                          7.578    
                                       arrival time                          -4.301    
  ---------------------------------------------------------------------------------
                                       slack                                  3.277    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 0.497ns (8.019%)  route 5.701ns (91.981%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 8.758 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.871ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.723    -1.871    vga/U12/CLK_OUT3
                  SLICE_X51Y28         FDRE                                         r  vga/U12/v_count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.223    -1.648 r  vga/U12/v_count_reg[3]/Q
                                       net (fo=15, routed)          0.876    -0.772    vga/U12/PRow[3]
    Routing       SLICE_X51Y30                                                      r  vga/U12/strdata[41]_i_3/I0
    Placement     SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.043    -0.729 r  vga/U12/strdata[41]_i_3/O
                                       net (fo=317, routed)         0.868     0.139    vga/U12/v_count_reg[3]_1
    Placement     SLICE_X49Y28                                                      r  vga/U12/strdata[41]_i_2/I0
    Placement     SLICE_X49Y28         LUT2 (Prop_lut2_I0_O)        0.052     0.191 r  vga/U12/strdata[41]_i_2/O
                                       net (fo=173, routed)         2.638     2.829    core/register/data_buf_reg_0_3_24_29_i_3
    Placement     SLICE_X46Y60                                                      r  core/register/data_buf_reg_0_3_30_31_i_4/I4
    Routing       SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.136     2.965 r  core/register/data_buf_reg_0_3_30_31_i_4/O
                                       net (fo=1, routed)           0.811     3.777    vga/U12/debug_regs[30]
    Routing       SLICE_X36Y50                                                      r  vga/U12/data_buf_reg_0_3_30_31_i_1/I5
    Routing       SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.043     3.820 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                                       net (fo=2, routed)           0.507     4.327    vga/data_buf_reg_0_3_30_31/D
    Routing       SLICE_X38Y44         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.664     8.758    vga/data_buf_reg_0_3_30_31/WCLK
                  SLICE_X38Y44         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/CLK
                                       clock pessimism             -0.832     7.927    
                                       clock uncertainty           -0.201     7.725    
                  SLICE_X38Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.117     7.608    vga/data_buf_reg_0_3_30_31/SP
  ---------------------------------------------------------------------------------
                                       required time                          7.608    
                                       arrival time                          -4.327    
  ---------------------------------------------------------------------------------
                                       slack                                  3.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.185ns (22.402%)  route 0.641ns (77.598%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
                  SLICE_X51Y30         FDRE                                         r  vga/U12/v_count_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[6]/Q
                                       net (fo=16, routed)          0.277    -0.133    vga/U12/PRow[6]
    Routing       SLICE_X49Y29                                                      r  vga/U12/G[3]_i_3/I2
    Placement     SLICE_X49Y29         LUT6 (Prop_lut6_I2_O)        0.066    -0.067 r  vga/U12/G[3]_i_3/O
                                       net (fo=97, routed)          0.364     0.297    vga/U12/v_count_reg[8]_21
    Placement     SLICE_X37Y26                                                      r  vga/U12/strdata[18]_i_1/I4
    Routing       SLICE_X37Y26         LUT6 (Prop_lut6_I4_O)        0.028     0.325 r  vga/U12/strdata[18]_i_1/O
                                       net (fo=1, routed)           0.000     0.325    vga/U12_n_98
    Routing       SLICE_X37Y26         FDRE                                         r  vga/strdata_reg[18]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.982    -0.476    vga/CLK_OUT1
                  SLICE_X37Y26         FDRE                                         r  vga/strdata_reg[18]/C
                                       clock pessimism              0.339    -0.138    
                                       clock uncertainty            0.201     0.064    
                  SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.060     0.124    vga/strdata_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                         -0.124    
                                       arrival time                           0.325    
  ---------------------------------------------------------------------------------
                                       slack                                  0.201    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.128ns (15.824%)  route 0.681ns (84.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.724    -0.469    vga/U12/CLK_OUT3
                  SLICE_X43Y28         FDRE                                         r  vga/U12/h_count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  vga/U12/h_count_reg[2]/Q
                                       net (fo=27, routed)          0.457     0.088    vga/U12/h_count_reg_n_0_[2]
    Routing       SLICE_X44Y26                                                      r  vga/U12/ascii_code[6]_i_1/I3
    Placement     SLICE_X44Y26         LUT6 (Prop_lut6_I3_O)        0.028     0.116 r  vga/U12/ascii_code[6]_i_1/O
                                       net (fo=7, routed)           0.224     0.340    vga/ascii_code
    Placement     SLICE_X44Y26         FDRE                                         r  vga/ascii_code_reg[2]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.978    -0.480    vga/CLK_OUT1
                  SLICE_X44Y26         FDRE                                         r  vga/ascii_code_reg[2]/C
                                       clock pessimism              0.339    -0.142    
                                       clock uncertainty            0.201     0.060    
                  SLICE_X44Y26         FDRE (Hold_fdre_C_CE)        0.010     0.070    vga/ascii_code_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -0.070    
                                       arrival time                           0.340    
  ---------------------------------------------------------------------------------
                                       slack                                  0.270    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.212ns (23.407%)  route 0.694ns (76.593%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.690    -0.503    vga/U12/CLK_OUT3
                  SLICE_X51Y28         FDRE                                         r  vga/U12/v_count_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  vga/U12/v_count_reg[7]/Q
                                       net (fo=14, routed)          0.157    -0.245    vga/U12/PRow[7]
    Routing       SLICE_X50Y28                                                      r  vga/U12/ascii_code[6]_i_12/I3
    Routing       SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.028    -0.217 f  vga/U12/ascii_code[6]_i_12/O
                                       net (fo=1, routed)           0.192    -0.026    vga/U12/ascii_code[6]_i_12_n_0
    Routing       SLICE_X48Y28                                                      f  vga/U12/ascii_code[6]_i_5/I1
    Routing       SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.028     0.002 r  vga/U12/ascii_code[6]_i_5/O
                                       net (fo=16, routed)          0.224     0.227    vga/U12/flag117_out
    Routing       SLICE_X47Y26                                                      r  vga/U12/ascii_code[1]_i_3/I5
    Routing       SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.028     0.255 r  vga/U12/ascii_code[1]_i_3/O
                                       net (fo=1, routed)           0.120     0.375    vga/U12/ascii_code[1]_i_3_n_0
    Routing       SLICE_X47Y26                                                      r  vga/U12/ascii_code[1]_i_1/I1
    Routing       SLICE_X47Y26         LUT5 (Prop_lut5_I1_O)        0.028     0.403 r  vga/U12/ascii_code[1]_i_1/O
                                       net (fo=1, routed)           0.000     0.403    vga/U12_n_108
    Routing       SLICE_X47Y26         FDRE                                         r  vga/ascii_code_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.976    -0.482    vga/CLK_OUT1
                  SLICE_X47Y26         FDRE                                         r  vga/ascii_code_reg[1]/C
                                       clock pessimism              0.339    -0.144    
                                       clock uncertainty            0.201     0.058    
                  SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.060     0.118    vga/ascii_code_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -0.118    
                                       arrival time                           0.403    
  ---------------------------------------------------------------------------------
                                       slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.184ns (20.238%)  route 0.725ns (79.762%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
                  SLICE_X51Y30         FDRE                                         r  vga/U12/v_count_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.100    -0.401 r  vga/U12/v_count_reg[4]/Q
                                       net (fo=12, routed)          0.138    -0.262    vga/U12/PRow[4]
    Routing       SLICE_X50Y30                                                      r  vga/U12/G[3]_i_4/I3
    Routing       SLICE_X50Y30         LUT6 (Prop_lut6_I3_O)        0.028    -0.234 r  vga/U12/G[3]_i_4/O
                                       net (fo=7, routed)           0.283     0.049    vga/U12/G[3]_i_4_n_0
    Routing       SLICE_X49Y30                                                      r  vga/U12/ascii_code[6]_i_4/I2
    Routing       SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.028     0.077 f  vga/U12/ascii_code[6]_i_4/O
                                       net (fo=9, routed)           0.304     0.381    vga/U12/ascii_code[6]_i_4_n_0
    Routing       SLICE_X44Y26                                                      f  vga/U12/ascii_code[2]_i_1/I3
    Routing       SLICE_X44Y26         LUT5 (Prop_lut5_I3_O)        0.028     0.409 r  vga/U12/ascii_code[2]_i_1/O
                                       net (fo=1, routed)           0.000     0.409    vga/U12_n_107
    Routing       SLICE_X44Y26         FDRE                                         r  vga/ascii_code_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.978    -0.480    vga/CLK_OUT1
                  SLICE_X44Y26         FDRE                                         r  vga/ascii_code_reg[2]/C
                                       clock pessimism              0.339    -0.142    
                                       clock uncertainty            0.201     0.060    
                  SLICE_X44Y26         FDRE (Hold_fdre_C_D)         0.060     0.120    vga/ascii_code_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -0.120    
                                       arrival time                           0.409    
  ---------------------------------------------------------------------------------
                                       slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.118ns (11.764%)  route 0.885ns (88.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.482ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.723    -0.470    vga/U12/CLK_OUT3
                  SLICE_X42Y27         FDRE                                         r  vga/U12/h_count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.118    -0.352 r  vga/U12/h_count_reg[0]/Q
                                       net (fo=31, routed)          0.885     0.533    vga/FONT_8X16/ADDR[0]
    Routing       RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.977    -0.482    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                                       clock pessimism              0.339    -0.143    
                                       clock uncertainty            0.201     0.058    
                  RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                                    0.183     0.241    vga/FONT_8X16/BRAM_PC_VGA_0
  ---------------------------------------------------------------------------------
                                       required time                         -0.241    
                                       arrival time                           0.533    
  ---------------------------------------------------------------------------------
                                       slack                                  0.292    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.188ns (20.045%)  route 0.750ns (79.955%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
                  SLICE_X51Y30         FDRE                                         r  vga/U12/v_count_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[6]/Q
                                       net (fo=16, routed)          0.277    -0.133    vga/U12/PRow[6]
    Routing       SLICE_X49Y29                                                      r  vga/U12/G[3]_i_3/I2
    Placement     SLICE_X49Y29         LUT6 (Prop_lut6_I2_O)        0.066    -0.067 r  vga/U12/G[3]_i_3/O
                                       net (fo=97, routed)          0.473     0.406    vga/U12/v_count_reg[8]_21
    Placement     SLICE_X41Y26                                                      r  vga/U12/strdata[40]_i_1/I0
    Routing       SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.031     0.437 r  vga/U12/strdata[40]_i_1/O
                                       net (fo=1, routed)           0.000     0.437    vga/U12_n_76
    Routing       SLICE_X41Y26         FDRE                                         r  vga/strdata_reg[40]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.980    -0.478    vga/CLK_OUT1
                  SLICE_X41Y26         FDRE                                         r  vga/strdata_reg[40]/C
                                       clock pessimism              0.339    -0.140    
                                       clock uncertainty            0.201     0.062    
                  SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.075     0.137    vga/strdata_reg[40]
  ---------------------------------------------------------------------------------
                                       required time                         -0.137    
                                       arrival time                           0.437    
  ---------------------------------------------------------------------------------
                                       slack                                  0.300    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.185ns (19.789%)  route 0.750ns (80.211%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
                  SLICE_X51Y30         FDRE                                         r  vga/U12/v_count_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[6]/Q
                                       net (fo=16, routed)          0.277    -0.133    vga/U12/PRow[6]
    Routing       SLICE_X49Y29                                                      r  vga/U12/G[3]_i_3/I2
    Placement     SLICE_X49Y29         LUT6 (Prop_lut6_I2_O)        0.066    -0.067 f  vga/U12/G[3]_i_3/O
                                       net (fo=97, routed)          0.473     0.406    vga/U12/v_count_reg[8]_21
    Placement     SLICE_X41Y26                                                      f  vga/U12/strdata[22]_i_1/I0
    Routing       SLICE_X41Y26         LUT2 (Prop_lut2_I0_O)        0.028     0.434 r  vga/U12/strdata[22]_i_1/O
                                       net (fo=1, routed)           0.000     0.434    vga/U12_n_90
    Routing       SLICE_X41Y26         FDRE                                         r  vga/strdata_reg[22]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.980    -0.478    vga/CLK_OUT1
                  SLICE_X41Y26         FDRE                                         r  vga/strdata_reg[22]/C
                                       clock pessimism              0.339    -0.140    
                                       clock uncertainty            0.201     0.062    
                  SLICE_X41Y26         FDRE (Hold_fdre_C_D)         0.060     0.122    vga/strdata_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                         -0.122    
                                       arrival time                           0.434    
  ---------------------------------------------------------------------------------
                                       slack                                  0.312    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.188ns (19.600%)  route 0.771ns (80.400%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
                  SLICE_X51Y30         FDRE                                         r  vga/U12/v_count_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[6]/Q
                                       net (fo=16, routed)          0.277    -0.133    vga/U12/PRow[6]
    Routing       SLICE_X49Y29                                                      r  vga/U12/G[3]_i_3/I2
    Placement     SLICE_X49Y29         LUT6 (Prop_lut6_I2_O)        0.066    -0.067 r  vga/U12/G[3]_i_3/O
                                       net (fo=97, routed)          0.495     0.428    vga/U12/v_count_reg[8]_21
    Placement     SLICE_X36Y25                                                      r  vga/U12/strdata[5]_i_1/I1
    Routing       SLICE_X36Y25         LUT4 (Prop_lut4_I1_O)        0.031     0.459 r  vga/U12/strdata[5]_i_1/O
                                       net (fo=1, routed)           0.000     0.459    vga/U12_n_88
    Routing       SLICE_X36Y25         FDRE                                         r  vga/strdata_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.981    -0.477    vga/CLK_OUT1
                  SLICE_X36Y25         FDRE                                         r  vga/strdata_reg[5]/C
                                       clock pessimism              0.339    -0.139    
                                       clock uncertainty            0.201     0.063    
                  SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.075     0.138    vga/strdata_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         -0.138    
                                       arrival time                           0.459    
  ---------------------------------------------------------------------------------
                                       slack                                  0.321    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.188ns (19.623%)  route 0.770ns (80.377%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
                  SLICE_X51Y30         FDRE                                         r  vga/U12/v_count_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[6]/Q
                                       net (fo=16, routed)          0.277    -0.133    vga/U12/PRow[6]
    Routing       SLICE_X49Y29                                                      r  vga/U12/G[3]_i_3/I2
    Placement     SLICE_X49Y29         LUT6 (Prop_lut6_I2_O)        0.066    -0.067 r  vga/U12/G[3]_i_3/O
                                       net (fo=97, routed)          0.493     0.426    vga/U12/v_count_reg[8]_21
    Placement     SLICE_X39Y25                                                      r  vga/U12/strdata[32]_i_1/I1
    Routing       SLICE_X39Y25         LUT3 (Prop_lut3_I1_O)        0.031     0.457 r  vga/U12/strdata[32]_i_1/O
                                       net (fo=1, routed)           0.000     0.457    vga/U12_n_93
    Routing       SLICE_X39Y25         FDRE                                         r  vga/strdata_reg[32]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.979    -0.479    vga/CLK_OUT1
                  SLICE_X39Y25         FDRE                                         r  vga/strdata_reg[32]/C
                                       clock pessimism              0.339    -0.141    
                                       clock uncertainty            0.201     0.061    
                  SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.075     0.136    vga/strdata_reg[32]
  ---------------------------------------------------------------------------------
                                       required time                         -0.136    
                                       arrival time                           0.457    
  ---------------------------------------------------------------------------------
                                       slack                                  0.322    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.185ns (19.454%)  route 0.766ns (80.546%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
                  SLICE_X51Y30         FDRE                                         r  vga/U12/v_count_reg[6]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[6]/Q
                                       net (fo=16, routed)          0.277    -0.133    vga/U12/PRow[6]
    Routing       SLICE_X49Y29                                                      r  vga/U12/G[3]_i_3/I2
    Placement     SLICE_X49Y29         LUT6 (Prop_lut6_I2_O)        0.066    -0.067 r  vga/U12/G[3]_i_3/O
                                       net (fo=97, routed)          0.489     0.422    vga/U12/v_count_reg[8]_21
    Placement     SLICE_X36Y25                                                      r  vga/U12/strdata[9]_i_1/I2
    Routing       SLICE_X36Y25         LUT6 (Prop_lut6_I2_O)        0.028     0.450 r  vga/U12/strdata[9]_i_1/O
                                       net (fo=1, routed)           0.000     0.450    vga/U12_n_79
    Routing       SLICE_X36Y25         FDRE                                         r  vga/strdata_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.981    -0.477    vga/CLK_OUT1
                  SLICE_X36Y25         FDRE                                         r  vga/strdata_reg[9]/C
                                       clock pessimism              0.339    -0.139    
                                       clock uncertainty            0.201     0.063    
                  SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.060     0.123    vga/strdata_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         -0.123    
                                       arrival time                           0.450    
  ---------------------------------------------------------------------------------
                                       slack                                  0.328    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 1.231ns (18.923%)  route 5.274ns (81.077%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 8.767 - 10.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.306     2.648    core/mem/ram/data_reg_768_1023_10_10/A1
    Routing       SLICE_X6Y64                                                       r  core/mem/ram/data_reg_768_1023_10_10/RAMS64E_D/ADR1
    Routing       SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.120     2.768 r  core/mem/ram/data_reg_768_1023_10_10/RAMS64E_D/O
                                       net (fo=1, routed)           0.000     2.768    core/mem/ram/data_reg_768_1023_10_10/OD
    Routing       SLICE_X6Y64                                                       r  core/mem/ram/data_reg_768_1023_10_10/F7.B/I0
    Routing       SLICE_X6Y64          MUXF7 (Prop_muxf7_I0_O)      0.115     2.883 r  core/mem/ram/data_reg_768_1023_10_10/F7.B/O
                                       net (fo=1, routed)           0.000     2.883    core/mem/ram/data_reg_768_1023_10_10/O0
    Routing       SLICE_X6Y64                                                       r  core/mem/ram/data_reg_768_1023_10_10/F8/I0
    Routing       SLICE_X6Y64          MUXF8 (Prop_muxf8_I0_O)      0.046     2.929 r  core/mem/ram/data_reg_768_1023_10_10/F8/O
                                       net (fo=1, routed)           0.538     3.467    core/mem/ram/data_reg_768_1023_10_10_n_0
    Routing       SLICE_X9Y63                                                       r  core/mem/ram/register[1][10]_i_7/I0
    Routing       SLICE_X9Y63          LUT6 (Prop_lut6_I0_O)        0.125     3.592 r  core/mem/ram/register[1][10]_i_7/O
                                       net (fo=1, routed)           0.409     4.001    core/mem/ram/register[1][10]_i_7_n_0
    Routing       SLICE_X9Y57                                                       r  core/mem/ram/register[1][10]_i_4/I0
    Placement     SLICE_X9Y57          LUT5 (Prop_lut5_I0_O)        0.043     4.044 r  core/mem/ram/register[1][10]_i_4/O
                                       net (fo=2, routed)           0.731     4.775    core/ctrl/mem_data_FU[8]
    Moved         SLICE_X23Y47                                                      r  core/ctrl/register[1][10]_i_2/I4
    Moved         SLICE_X23Y47         LUT5 (Prop_lut5_I4_O)        0.043     4.818 r  core/ctrl/register[1][10]_i_2/O
                                       net (fo=2, routed)           0.414     5.233    core/ctrl/register[1][10]_i_2_n_0
    Placement     SLICE_X21Y47                                                      r  core/ctrl/data_buf_reg_0_3_6_11_i_72/I1
    Placement     SLICE_X21Y47         LUT6 (Prop_lut6_I1_O)        0.043     5.276 r  core/ctrl/data_buf_reg_0_3_6_11_i_72/O
                                       net (fo=1, routed)           0.479     5.754    vga/U12/data_buf_reg_0_3_6_11_i_6_1
    Moved         SLICE_X23Y40                                                      r  vga/U12/data_buf_reg_0_3_6_11_i_22/I1
    Moved         SLICE_X23Y40         LUT6 (Prop_lut6_I1_O)        0.043     5.797 r  vga/U12/data_buf_reg_0_3_6_11_i_22/O
                                       net (fo=1, routed)           0.418     6.216    vga/U12/data_buf_reg_0_3_6_11_i_22_n_0
    Placement     SLICE_X23Y35                                                      r  vga/U12/data_buf_reg_0_3_6_11_i_6/I1
    Routing       SLICE_X23Y35         LUT6 (Prop_lut6_I1_O)        0.043     6.259 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                                       net (fo=1, routed)           0.527     6.785    vga/data_buf_reg_0_3_6_11/DIC0
    Routing       SLICE_X22Y41         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.673     8.767    vga/data_buf_reg_0_3_6_11/WCLK
                  SLICE_X22Y41         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                                       clock pessimism             -0.832     7.936    
                                       clock uncertainty           -0.215     7.721    
                  SLICE_X22Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.112     7.609    vga/data_buf_reg_0_3_6_11/RAMC
  ---------------------------------------------------------------------------------
                                       required time                          7.609    
                                       arrival time                          -6.785    
  ---------------------------------------------------------------------------------
                                       slack                                  0.824    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 core/reg_ID/IR_ID_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 0.803ns (13.098%)  route 5.328ns (86.902%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT6=5)
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 8.766 - 10.000 ) 
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.809     0.445    core/reg_ID/debug_clk
                  SLICE_X22Y36         FDCE                                         r  core/reg_ID/IR_ID_reg[26]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X22Y36         FDCE (Prop_fdce_C_Q)         0.259     0.704 f  core/reg_ID/IR_ID_reg[26]/Q
                                       net (fo=13, routed)          0.695     1.399    core/reg_ID/inst_ID[26]
    New           SLICE_X26Y36                                                      f  core/reg_ID/B_1[30]_i_7/I2
    New           SLICE_X26Y36         LUT4 (Prop_lut4_I2_O)        0.049     1.448 f  core/reg_ID/B_1[30]_i_7/O
                                       net (fo=5, routed)           0.656     2.104    core/reg_ID/B_1[30]_i_7_n_0
    New           SLICE_X23Y39                                                      f  core/reg_ID/B_1[30]_i_6/I0
    New           SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.136     2.240 r  core/reg_ID/B_1[30]_i_6/O
                                       net (fo=58, routed)          0.566     2.806    core/reg_ID/ALUSrcB_ctrl
    Placement     SLICE_X23Y42                                                      r  core/reg_ID/imm_reg[10]_i_2/I2
    Placement     SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.857 r  core/reg_ID/imm_reg[10]_i_2/O
                                       net (fo=27, routed)          0.839     3.696    core/reg_ID/ImmSel_ctrl[0]
    Moved         SLICE_X36Y47                                                      r  core/reg_ID/imm_reg[12]_i_2/I2
    Moved         SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.136     3.832 r  core/reg_ID/imm_reg[12]_i_2/O
                                       net (fo=19, routed)          0.881     4.713    core/reg_ID/imm_gen/J
    Placement     SLICE_X21Y39                                                      r  core/reg_ID/imm_reg[4]_i_1/I4
    Routing       SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.043     4.756 r  core/reg_ID/imm_reg[4]_i_1/O
                                       net (fo=5, routed)           0.438     5.193    core/reg_ID/Imm_out_ID[4]
    Routing       SLICE_X26Y40                                                      r  core/reg_ID/data_buf_reg_0_3_0_5_i_94/I5
    Routing       SLICE_X26Y40         LUT6 (Prop_lut6_I5_O)        0.043     5.236 r  core/reg_ID/data_buf_reg_0_3_0_5_i_94/O
                                       net (fo=1, routed)           0.425     5.661    core/reg_ID/data_buf_reg_0_3_0_5_i_94_n_0
    Routing       SLICE_X25Y40                                                      r  core/reg_ID/data_buf_reg_0_3_0_5_i_28/I0
    Routing       SLICE_X25Y40         LUT6 (Prop_lut6_I0_O)        0.043     5.704 r  core/reg_ID/data_buf_reg_0_3_0_5_i_28/O
                                       net (fo=1, routed)           0.385     6.090    vga/U12/data_buf_reg_0_3_0_5_1
    Routing       SLICE_X22Y38                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_7/I3
    Routing       SLICE_X22Y38         LUT6 (Prop_lut6_I3_O)        0.043     6.133 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                                       net (fo=1, routed)           0.443     6.576    vga/data_buf_reg_0_3_0_5/DIC0
    Routing       SLICE_X22Y39         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.672     8.766    vga/data_buf_reg_0_3_0_5/WCLK
                  SLICE_X22Y39         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                                       clock pessimism             -0.832     7.935    
                                       clock uncertainty           -0.215     7.720    
                  SLICE_X22Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.112     7.608    vga/data_buf_reg_0_3_0_5/RAMC
  ---------------------------------------------------------------------------------
                                       required time                          7.608    
                                       arrival time                          -6.576    
  ---------------------------------------------------------------------------------
                                       slack                                  1.032    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 1.231ns (19.918%)  route 4.949ns (80.082%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 8.769 - 10.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.183     2.524    core/mem/ram/data_reg_1792_2047_23_23/A1
    Routing       SLICE_X6Y58                                                       r  core/mem/ram/data_reg_1792_2047_23_23/RAMS64E_D/ADR1
    Routing       SLICE_X6Y58          RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.120     2.644 r  core/mem/ram/data_reg_1792_2047_23_23/RAMS64E_D/O
                                       net (fo=1, routed)           0.000     2.644    core/mem/ram/data_reg_1792_2047_23_23/OD
    Routing       SLICE_X6Y58                                                       r  core/mem/ram/data_reg_1792_2047_23_23/F7.B/I0
    Routing       SLICE_X6Y58          MUXF7 (Prop_muxf7_I0_O)      0.115     2.759 r  core/mem/ram/data_reg_1792_2047_23_23/F7.B/O
                                       net (fo=1, routed)           0.000     2.759    core/mem/ram/data_reg_1792_2047_23_23/O0
    Routing       SLICE_X6Y58                                                       r  core/mem/ram/data_reg_1792_2047_23_23/F8/I0
    Routing       SLICE_X6Y58          MUXF8 (Prop_muxf8_I0_O)      0.046     2.805 r  core/mem/ram/data_reg_1792_2047_23_23/F8/O
                                       net (fo=1, routed)           0.671     3.476    core/mem/ram/data_reg_1792_2047_23_23_n_0
    Routing       SLICE_X11Y56                                                      r  core/mem/ram/register[1][23]_i_9/I0
    Routing       SLICE_X11Y56         LUT6 (Prop_lut6_I0_O)        0.125     3.601 r  core/mem/ram/register[1][23]_i_9/O
                                       net (fo=1, routed)           0.484     4.085    core/mem/ram/register[1][23]_i_9_n_0
    Routing       SLICE_X23Y55                                                      r  core/mem/ram/register[1][23]_i_4/I2
    Routing       SLICE_X23Y55         LUT5 (Prop_lut5_I2_O)        0.043     4.128 r  core/mem/ram/register[1][23]_i_4/O
                                       net (fo=2, routed)           0.592     4.720    core/ctrl/mem_data_FU[20]
    Routing       SLICE_X38Y50                                                      r  core/ctrl/register[1][23]_i_2/I4
    Routing       SLICE_X38Y50         LUT5 (Prop_lut5_I4_O)        0.043     4.763 r  core/ctrl/register[1][23]_i_2/O
                                       net (fo=2, routed)           0.371     5.135    core/ctrl/register[1][23]_i_2_n_0
    Routing       SLICE_X38Y50                                                      r  core/ctrl/data_buf_reg_0_3_18_23_i_69/I1
    Routing       SLICE_X38Y50         LUT6 (Prop_lut6_I1_O)        0.043     5.178 r  core/ctrl/data_buf_reg_0_3_18_23_i_69/O
                                       net (fo=1, routed)           0.275     5.452    vga/U12/data_buf_reg_0_3_18_23_i_5_0
    Routing       SLICE_X38Y49                                                      r  vga/U12/data_buf_reg_0_3_18_23_i_19/I1
    Routing       SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.495 r  vga/U12/data_buf_reg_0_3_18_23_i_19/O
                                       net (fo=1, routed)           0.255     5.750    vga/U12/data_buf_reg_0_3_18_23_i_19_n_0
    Routing       SLICE_X38Y49                                                      r  vga/U12/data_buf_reg_0_3_18_23_i_5/I1
    Routing       SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.793 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                                       net (fo=1, routed)           0.668     6.461    vga/data_buf_reg_0_3_18_23/DIC1
    Routing       SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.675     8.769    vga/data_buf_reg_0_3_18_23/WCLK
                  SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                                       clock pessimism             -0.832     7.938    
                                       clock uncertainty           -0.215     7.723    
                  SLICE_X22Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.147     7.576    vga/data_buf_reg_0_3_18_23/RAMC_D1
  ---------------------------------------------------------------------------------
                                       required time                          7.576    
                                       arrival time                          -6.461    
  ---------------------------------------------------------------------------------
                                       slack                                  1.116    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.231ns (20.007%)  route 4.922ns (79.993%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 8.757 - 10.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.318     2.660    core/mem/ram/data_reg_1280_1535_29_29/A1
    Routing       SLICE_X18Y68                                                      r  core/mem/ram/data_reg_1280_1535_29_29/RAMS64E_D/ADR1
    Routing       SLICE_X18Y68         RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.120     2.780 r  core/mem/ram/data_reg_1280_1535_29_29/RAMS64E_D/O
                                       net (fo=1, routed)           0.000     2.780    core/mem/ram/data_reg_1280_1535_29_29/OD
    Routing       SLICE_X18Y68                                                      r  core/mem/ram/data_reg_1280_1535_29_29/F7.B/I0
    Routing       SLICE_X18Y68         MUXF7 (Prop_muxf7_I0_O)      0.115     2.895 r  core/mem/ram/data_reg_1280_1535_29_29/F7.B/O
                                       net (fo=1, routed)           0.000     2.895    core/mem/ram/data_reg_1280_1535_29_29/O0
    Routing       SLICE_X18Y68                                                      r  core/mem/ram/data_reg_1280_1535_29_29/F8/I0
    Routing       SLICE_X18Y68         MUXF8 (Prop_muxf8_I0_O)      0.046     2.941 r  core/mem/ram/data_reg_1280_1535_29_29/F8/O
                                       net (fo=1, routed)           0.409     3.350    core/mem/ram/data_reg_1280_1535_29_29_n_0
    Routing       SLICE_X19Y66                                                      r  core/mem/ram/register[1][29]_i_8/I3
    Routing       SLICE_X19Y66         LUT6 (Prop_lut6_I3_O)        0.125     3.475 r  core/mem/ram/register[1][29]_i_8/O
                                       net (fo=1, routed)           0.329     3.804    core/mem/ram/register[1][29]_i_8_n_0
    Routing       SLICE_X21Y66                                                      r  core/mem/ram/register[1][29]_i_4/I2
    Routing       SLICE_X21Y66         LUT5 (Prop_lut5_I2_O)        0.043     3.847 r  core/mem/ram/register[1][29]_i_4/O
                                       net (fo=2, routed)           0.657     4.505    core/ctrl/mem_data_FU[26]
    Routing       SLICE_X24Y53                                                      r  core/ctrl/register[1][29]_i_2/I4
    Routing       SLICE_X24Y53         LUT5 (Prop_lut5_I4_O)        0.043     4.548 r  core/ctrl/register[1][29]_i_2/O
                                       net (fo=2, routed)           0.337     4.885    core/ctrl/register[1][29]_i_2_n_0
    Routing       SLICE_X24Y53                                                      r  core/ctrl/data_buf_reg_0_3_24_29_i_67/I1
    Routing       SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.043     4.928 r  core/ctrl/data_buf_reg_0_3_24_29_i_67/O
                                       net (fo=1, routed)           0.315     5.242    vga/U12/data_buf_reg_0_3_24_29_i_5_0
    Routing       SLICE_X24Y52                                                      r  vga/U12/data_buf_reg_0_3_24_29_i_19/I1
    Placement     SLICE_X24Y52         LUT6 (Prop_lut6_I1_O)        0.043     5.285 r  vga/U12/data_buf_reg_0_3_24_29_i_19/O
                                       net (fo=1, routed)           0.585     5.870    vga/U12/data_buf_reg_0_3_24_29_i_19_n_0
    Moved         SLICE_X38Y49                                                      r  vga/U12/data_buf_reg_0_3_24_29_i_5/I1
    Moved         SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.913 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                                       net (fo=1, routed)           0.520     6.433    vga/data_buf_reg_0_3_24_29/DIC1
    Placement     SLICE_X38Y43         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.663     8.757    vga/data_buf_reg_0_3_24_29/WCLK
                  SLICE_X38Y43         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                                       clock pessimism             -0.832     7.926    
                                       clock uncertainty           -0.215     7.711    
                  SLICE_X38Y43         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.147     7.564    vga/data_buf_reg_0_3_24_29/RAMC_D1
  ---------------------------------------------------------------------------------
                                       required time                          7.564    
                                       arrival time                          -6.433    
  ---------------------------------------------------------------------------------
                                       slack                                  1.131    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.228ns (19.931%)  route 4.932ns (80.069%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 8.757 - 10.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.278     1.311 r  core/mem/add/data_reg_0_255_0_0_i_4/O[2]
                                       net (fo=1024, routed)        1.210     2.521    core/mem/ram/data_reg_768_1023_27_27/A0
    Routing       SLICE_X20Y62                                                      r  core/mem/ram/data_reg_768_1023_27_27/RAMS64E_A/ADR0
    Routing       SLICE_X20Y62         RAMS64E (Prop_rams64e_ADR0_O)
                                                                    0.162     2.683 r  core/mem/ram/data_reg_768_1023_27_27/RAMS64E_A/O
                                       net (fo=1, routed)           0.000     2.683    core/mem/ram/data_reg_768_1023_27_27/OA
    Routing       SLICE_X20Y62                                                      r  core/mem/ram/data_reg_768_1023_27_27/F7.A/I1
    Routing       SLICE_X20Y62         MUXF7 (Prop_muxf7_I1_O)      0.103     2.786 r  core/mem/ram/data_reg_768_1023_27_27/F7.A/O
                                       net (fo=1, routed)           0.000     2.786    core/mem/ram/data_reg_768_1023_27_27/O1
    Routing       SLICE_X20Y62                                                      r  core/mem/ram/data_reg_768_1023_27_27/F8/I1
    Routing       SLICE_X20Y62         MUXF8 (Prop_muxf8_I1_O)      0.043     2.829 r  core/mem/ram/data_reg_768_1023_27_27/F8/O
                                       net (fo=1, routed)           0.842     3.671    core/mem/ram/data_reg_768_1023_27_27_n_0
    Routing       SLICE_X21Y43                                                      r  core/mem/ram/register[1][27]_i_8/I0
    Routing       SLICE_X21Y43         LUT6 (Prop_lut6_I0_O)        0.125     3.796 r  core/mem/ram/register[1][27]_i_8/O
                                       net (fo=1, routed)           0.335     4.130    core/mem/ram/register[1][27]_i_8_n_0
    Routing       SLICE_X21Y47                                                      r  core/mem/ram/register[1][27]_i_4/I0
    Routing       SLICE_X21Y47         LUT5 (Prop_lut5_I0_O)        0.043     4.173 r  core/mem/ram/register[1][27]_i_4/O
                                       net (fo=2, routed)           0.578     4.752    core/ctrl/mem_data_FU[24]
    Routing       SLICE_X28Y54                                                      r  core/ctrl/register[1][27]_i_2/I4
    Routing       SLICE_X28Y54         LUT5 (Prop_lut5_I4_O)        0.043     4.795 r  core/ctrl/register[1][27]_i_2/O
                                       net (fo=2, routed)           0.193     4.988    core/ctrl/register[1][27]_i_2_n_0
    Routing       SLICE_X28Y55                                                      r  core/ctrl/data_buf_reg_0_3_24_29_i_47/I1
    Routing       SLICE_X28Y55         LUT6 (Prop_lut6_I1_O)        0.043     5.031 r  core/ctrl/data_buf_reg_0_3_24_29_i_47/O
                                       net (fo=1, routed)           0.309     5.340    vga/U12/data_buf_reg_0_3_24_29_i_3_0
    Routing       SLICE_X31Y54                                                      r  vga/U12/data_buf_reg_0_3_24_29_i_13/I1
    Routing       SLICE_X31Y54         LUT6 (Prop_lut6_I1_O)        0.043     5.383 r  vga/U12/data_buf_reg_0_3_24_29_i_13/O
                                       net (fo=1, routed)           0.546     5.929    vga/U12/data_buf_reg_0_3_24_29_i_13_n_0
    Routing       SLICE_X39Y50                                                      r  vga/U12/data_buf_reg_0_3_24_29_i_3/I1
    Routing       SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.043     5.972 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                                       net (fo=1, routed)           0.468     6.440    vga/data_buf_reg_0_3_24_29/DIB1
    Routing       SLICE_X38Y43         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.663     8.757    vga/data_buf_reg_0_3_24_29/WCLK
                  SLICE_X38Y43         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                                       clock pessimism             -0.832     7.926    
                                       clock uncertainty           -0.215     7.711    
                  SLICE_X38Y43         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.135     7.576    vga/data_buf_reg_0_3_24_29/RAMB_D1
  ---------------------------------------------------------------------------------
                                       required time                          7.576    
                                       arrival time                          -6.440    
  ---------------------------------------------------------------------------------
                                       slack                                  1.136    

Slack (MET) :             1.160ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 1.372ns (22.273%)  route 4.787ns (77.727%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 8.757 - 10.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.007     2.348    core/mem/ram/data_reg_1024_1279_28_28/A1
    Routing       SLICE_X12Y61                                                      r  core/mem/ram/data_reg_1024_1279_28_28/RAMS64E_A/ADR1
    Routing       SLICE_X12Y61         RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.276     2.624 r  core/mem/ram/data_reg_1024_1279_28_28/RAMS64E_A/O
                                       net (fo=1, routed)           0.000     2.624    core/mem/ram/data_reg_1024_1279_28_28/OA
    Routing       SLICE_X12Y61                                                      r  core/mem/ram/data_reg_1024_1279_28_28/F7.A/I1
    Routing       SLICE_X12Y61         MUXF7 (Prop_muxf7_I1_O)      0.103     2.727 r  core/mem/ram/data_reg_1024_1279_28_28/F7.A/O
                                       net (fo=1, routed)           0.000     2.727    core/mem/ram/data_reg_1024_1279_28_28/O1
    Routing       SLICE_X12Y61                                                      r  core/mem/ram/data_reg_1024_1279_28_28/F8/I1
    Routing       SLICE_X12Y61         MUXF8 (Prop_muxf8_I1_O)      0.043     2.770 r  core/mem/ram/data_reg_1024_1279_28_28/F8/O
                                       net (fo=1, routed)           0.409     3.179    core/mem/ram/data_reg_1024_1279_28_28_n_0
    Routing       SLICE_X13Y59                                                      r  core/mem/ram/register[1][28]_i_9/I5
    Routing       SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.125     3.304 r  core/mem/ram/register[1][28]_i_9/O
                                       net (fo=1, routed)           0.502     3.806    core/mem/ram/register[1][28]_i_9_n_0
    Routing       SLICE_X21Y63                                                      r  core/mem/ram/register[1][28]_i_5/I2
    Routing       SLICE_X21Y63         LUT5 (Prop_lut5_I2_O)        0.043     3.849 r  core/mem/ram/register[1][28]_i_5/O
                                       net (fo=2, routed)           0.560     4.409    core/ctrl/mem_data_FU[25]
    Routing       SLICE_X25Y52                                                      r  core/ctrl/register[1][28]_i_3/I4
    Routing       SLICE_X25Y52         LUT5 (Prop_lut5_I4_O)        0.043     4.452 r  core/ctrl/register[1][28]_i_3/O
                                       net (fo=2, routed)           0.366     4.817    core/ctrl/register[1][28]_i_3_n_0
    Routing       SLICE_X25Y51                                                      r  core/ctrl/data_buf_reg_0_3_24_29_i_76/I1
    Routing       SLICE_X25Y51         LUT6 (Prop_lut6_I1_O)        0.043     4.860 r  core/ctrl/data_buf_reg_0_3_24_29_i_76/O
                                       net (fo=1, routed)           0.426     5.286    vga/U12/data_buf_reg_0_3_24_29_i_6_0
    Routing       SLICE_X30Y49                                                      r  vga/U12/data_buf_reg_0_3_24_29_i_22/I1
    Routing       SLICE_X30Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.329 r  vga/U12/data_buf_reg_0_3_24_29_i_22/O
                                       net (fo=1, routed)           0.565     5.894    vga/U12/data_buf_reg_0_3_24_29_i_22_n_0
    Routing       SLICE_X40Y49                                                      r  vga/U12/data_buf_reg_0_3_24_29_i_6/I1
    Routing       SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.937 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                                       net (fo=1, routed)           0.502     6.440    vga/data_buf_reg_0_3_24_29/DIC0
    Routing       SLICE_X38Y43         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.663     8.757    vga/data_buf_reg_0_3_24_29/WCLK
                  SLICE_X38Y43         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                                       clock pessimism             -0.832     7.926    
                                       clock uncertainty           -0.215     7.711    
                  SLICE_X38Y43         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.112     7.599    vga/data_buf_reg_0_3_24_29/RAMC
  ---------------------------------------------------------------------------------
                                       required time                          7.599    
                                       arrival time                          -6.440    
  ---------------------------------------------------------------------------------
                                       slack                                  1.160    

Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 core/reg_ID/IR_ID_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 0.902ns (15.125%)  route 5.061ns (84.875%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 8.766 - 10.000 ) 
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.809     0.445    core/reg_ID/debug_clk
                  SLICE_X22Y36         FDCE                                         r  core/reg_ID/IR_ID_reg[26]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X22Y36         FDCE (Prop_fdce_C_Q)         0.259     0.704 f  core/reg_ID/IR_ID_reg[26]/Q
                                       net (fo=13, routed)          0.695     1.399    core/reg_ID/inst_ID[26]
    New           SLICE_X26Y36                                                      f  core/reg_ID/B_1[30]_i_7/I2
    New           SLICE_X26Y36         LUT4 (Prop_lut4_I2_O)        0.049     1.448 f  core/reg_ID/B_1[30]_i_7/O
                                       net (fo=5, routed)           0.656     2.104    core/reg_ID/B_1[30]_i_7_n_0
    New           SLICE_X23Y39                                                      f  core/reg_ID/B_1[30]_i_6/I0
    New           SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.136     2.240 r  core/reg_ID/B_1[30]_i_6/O
                                       net (fo=58, routed)          0.566     2.806    core/reg_ID/ALUSrcB_ctrl
    Placement     SLICE_X23Y42                                                      r  core/reg_ID/imm_reg[10]_i_2/I2
    Placement     SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.857 r  core/reg_ID/imm_reg[10]_i_2/O
                                       net (fo=27, routed)          0.576     3.433    core/mux_imm_ALU_ID_B/ImmSel_ctrl[0]
    New           SLICE_X35Y40                                                      r  core/mux_imm_ALU_ID_B/B_1[3]_i_2/I4
    New           SLICE_X35Y40         LUT6 (Prop_lut6_I4_O)        0.136     3.569 f  core/mux_imm_ALU_ID_B/B_1[3]_i_2/O
                                       net (fo=1, routed)           0.548     4.117    core/mux_imm_ALU_ID_B/B_1[3]_i_2_n_0
    Placement     SLICE_X37Y44                                                      f  core/mux_imm_ALU_ID_B/B_1[3]_i_1/I0
    Placement     SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.049     4.166 r  core/mux_imm_ALU_ID_B/B_1[3]_i_1/O
                                       net (fo=2, routed)           0.561     4.727    core/reg_ID/D[3]
    New           SLICE_X30Y38                                                      r  core/reg_ID/data_buf_reg_0_3_0_5_i_63/I0
    New           SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.136     4.863 r  core/reg_ID/data_buf_reg_0_3_0_5_i_63/O
                                       net (fo=1, routed)           0.604     5.468    core/reg_ID/data_buf_reg_0_3_0_5_i_63_n_0
    Placement     SLICE_X17Y38                                                      r  core/reg_ID/data_buf_reg_0_3_0_5_i_19/I0
    Routing       SLICE_X17Y38         LUT6 (Prop_lut6_I0_O)        0.043     5.511 r  core/reg_ID/data_buf_reg_0_3_0_5_i_19/O
                                       net (fo=1, routed)           0.377     5.888    vga/U12/data_buf_reg_0_3_0_5_3
    Routing       SLICE_X21Y36                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_4/I3
    Routing       SLICE_X21Y36         LUT6 (Prop_lut6_I3_O)        0.043     5.931 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                                       net (fo=1, routed)           0.478     6.409    vga/data_buf_reg_0_3_0_5/DIB1
    Routing       SLICE_X22Y39         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.672     8.766    vga/data_buf_reg_0_3_0_5/WCLK
                  SLICE_X22Y39         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                                       clock pessimism             -0.832     7.935    
                                       clock uncertainty           -0.215     7.720    
                  SLICE_X22Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.135     7.585    vga/data_buf_reg_0_3_0_5/RAMB_D1
  ---------------------------------------------------------------------------------
                                       required time                          7.585    
                                       arrival time                          -6.409    
  ---------------------------------------------------------------------------------
                                       slack                                  1.176    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.285ns (21.202%)  route 4.774ns (78.798%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 8.767 - 10.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.369     2.711    core/mem/ram/data_reg_768_1023_7_7/A1
    Routing       SLICE_X6Y42                                                       r  core/mem/ram/data_reg_768_1023_7_7/RAMS64E_A/ADR1
    Routing       SLICE_X6Y42          RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.189     2.899 r  core/mem/ram/data_reg_768_1023_7_7/RAMS64E_A/O
                                       net (fo=1, routed)           0.000     2.899    core/mem/ram/data_reg_768_1023_7_7/OA
    Routing       SLICE_X6Y42                                                       r  core/mem/ram/data_reg_768_1023_7_7/F7.A/I1
    Routing       SLICE_X6Y42          MUXF7 (Prop_muxf7_I1_O)      0.103     3.002 r  core/mem/ram/data_reg_768_1023_7_7/F7.A/O
                                       net (fo=1, routed)           0.000     3.002    core/mem/ram/data_reg_768_1023_7_7/O1
    Routing       SLICE_X6Y42                                                       r  core/mem/ram/data_reg_768_1023_7_7/F8/I1
    Routing       SLICE_X6Y42          MUXF8 (Prop_muxf8_I1_O)      0.043     3.045 r  core/mem/ram/data_reg_768_1023_7_7/F8/O
                                       net (fo=1, routed)           0.637     3.682    core/mem/ram/data_reg_768_1023_7_7_n_0
    Routing       SLICE_X9Y47                                                       r  core/mem/ram/register[1][7]_i_8/I0
    Routing       SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.125     3.807 r  core/mem/ram/register[1][7]_i_8/O
                                       net (fo=1, routed)           0.236     4.043    core/mem/ram/register[1][7]_i_8_n_0
    Routing       SLICE_X9Y47                                                       r  core/mem/ram/register[1][7]_i_4/I0
    Routing       SLICE_X9Y47          LUT5 (Prop_lut5_I0_O)        0.043     4.086 r  core/mem/ram/register[1][7]_i_4/O
                                       net (fo=2, routed)           0.682     4.769    core/ctrl/mem_data_FU[5]
    Routing       SLICE_X19Y43                                                      r  core/ctrl/register[1][7]_i_2/I4
    Routing       SLICE_X19Y43         LUT5 (Prop_lut5_I4_O)        0.043     4.812 r  core/ctrl/register[1][7]_i_2/O
                                       net (fo=2, routed)           0.276     5.088    core/ctrl/register[1][7]_i_2_n_0
    Routing       SLICE_X17Y41                                                      r  core/ctrl/data_buf_reg_0_3_6_11_i_25/I1
    Routing       SLICE_X17Y41         LUT6 (Prop_lut6_I1_O)        0.043     5.131 r  core/ctrl/data_buf_reg_0_3_6_11_i_25/O
                                       net (fo=1, routed)           0.316     5.447    vga/U12/data_buf_reg_0_3_6_11_i_1_1
    Routing       SLICE_X19Y41                                                      r  vga/U12/data_buf_reg_0_3_6_11_i_7/I1
    Routing       SLICE_X19Y41         LUT6 (Prop_lut6_I1_O)        0.043     5.490 r  vga/U12/data_buf_reg_0_3_6_11_i_7/O
                                       net (fo=1, routed)           0.428     5.918    vga/U12/data_buf_reg_0_3_6_11_i_7_n_0
    Routing       SLICE_X23Y40                                                      r  vga/U12/data_buf_reg_0_3_6_11_i_1/I1
    Routing       SLICE_X23Y40         LUT6 (Prop_lut6_I1_O)        0.043     5.961 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                                       net (fo=1, routed)           0.378     6.339    vga/data_buf_reg_0_3_6_11/DIA1
    Routing       SLICE_X22Y41         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.673     8.767    vga/data_buf_reg_0_3_6_11/WCLK
                  SLICE_X22Y41         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                                       clock pessimism             -0.832     7.936    
                                       clock uncertainty           -0.215     7.721    
                  SLICE_X22Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.140     7.581    vga/data_buf_reg_0_3_6_11/RAMA_D1
  ---------------------------------------------------------------------------------
                                       required time                          7.581    
                                       arrival time                          -6.339    
  ---------------------------------------------------------------------------------
                                       slack                                  1.242    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 core/reg_ID/IR_ID_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.891ns  (logic 0.803ns (13.632%)  route 5.088ns (86.368%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 8.766 - 10.000 ) 
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.809     0.445    core/reg_ID/debug_clk
                  SLICE_X22Y36         FDCE                                         r  core/reg_ID/IR_ID_reg[26]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X22Y36         FDCE (Prop_fdce_C_Q)         0.259     0.704 f  core/reg_ID/IR_ID_reg[26]/Q
                                       net (fo=13, routed)          0.695     1.399    core/reg_ID/inst_ID[26]
    New           SLICE_X26Y36                                                      f  core/reg_ID/B_1[30]_i_7/I2
    New           SLICE_X26Y36         LUT4 (Prop_lut4_I2_O)        0.049     1.448 f  core/reg_ID/B_1[30]_i_7/O
                                       net (fo=5, routed)           0.656     2.104    core/reg_ID/B_1[30]_i_7_n_0
    New           SLICE_X23Y39                                                      f  core/reg_ID/B_1[30]_i_6/I0
    New           SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.136     2.240 r  core/reg_ID/B_1[30]_i_6/O
                                       net (fo=58, routed)          0.566     2.806    core/reg_ID/ALUSrcB_ctrl
    Placement     SLICE_X23Y42                                                      r  core/reg_ID/imm_reg[10]_i_2/I2
    Placement     SLICE_X23Y42         LUT3 (Prop_lut3_I2_O)        0.051     2.857 r  core/reg_ID/imm_reg[10]_i_2/O
                                       net (fo=27, routed)          0.839     3.696    core/reg_ID/ImmSel_ctrl[0]
    Moved         SLICE_X36Y47                                                      r  core/reg_ID/imm_reg[12]_i_2/I2
    Moved         SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.136     3.832 r  core/reg_ID/imm_reg[12]_i_2/O
                                       net (fo=19, routed)          0.852     4.683    core/reg_ID/imm_gen/J
    Placement     SLICE_X19Y39                                                      r  core/reg_ID/imm_reg[1]_i_1/I4
    Routing       SLICE_X19Y39         LUT6 (Prop_lut6_I4_O)        0.043     4.726 r  core/reg_ID/imm_reg[1]_i_1/O
                                       net (fo=3, routed)           0.499     5.226    core/reg_ID/Imm_out_ID[1]
    Routing       SLICE_X27Y39                                                      r  core/reg_ID/data_buf_reg_0_3_0_5_i_42/I2
    Routing       SLICE_X27Y39         LUT5 (Prop_lut5_I2_O)        0.043     5.269 r  core/reg_ID/data_buf_reg_0_3_0_5_i_42/O
                                       net (fo=1, routed)           0.366     5.635    core/reg_ID/data_buf_reg_0_3_0_5_i_42_n_0
    Routing       SLICE_X28Y37                                                      r  core/reg_ID/data_buf_reg_0_3_0_5_i_13/I1
    Placement     SLICE_X28Y37         LUT6 (Prop_lut6_I1_O)        0.043     5.678 r  core/reg_ID/data_buf_reg_0_3_0_5_i_13/O
                                       net (fo=1, routed)           0.103     5.781    vga/U12/data_buf_reg_0_3_0_5_7
    Placement     SLICE_X28Y37                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_2/I3
    Routing       SLICE_X28Y37         LUT6 (Prop_lut6_I3_O)        0.043     5.824 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                                       net (fo=1, routed)           0.512     6.336    vga/data_buf_reg_0_3_0_5/DIA1
    Routing       SLICE_X22Y39         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.672     8.766    vga/data_buf_reg_0_3_0_5/WCLK
                  SLICE_X22Y39         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                                       clock pessimism             -0.832     7.935    
                                       clock uncertainty           -0.215     7.720    
                  SLICE_X22Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.140     7.580    vga/data_buf_reg_0_3_0_5/RAMA_D1
  ---------------------------------------------------------------------------------
                                       required time                          7.580    
                                       arrival time                          -6.336    
  ---------------------------------------------------------------------------------
                                       slack                                  1.244    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 1.231ns (20.261%)  route 4.845ns (79.739%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -2.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 8.757 - 10.000 ) 
    Source Clock Delay      (SCD):    0.280ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.644     0.280    core/mem/debug_clk
                  SLICE_X14Y51         FDRE                                         r  core/mem/rs1_data_reg_2_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.259     0.539 r  core/mem/rs1_data_reg_2_reg[1]/Q
                                       net (fo=2, routed)           0.451     0.990    core/mem/add/Q[1]
    Placement     SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_16/I0
    Routing       SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.043     1.033 r  core/mem/add/data_reg_0_255_0_0_i_16/O
                                       net (fo=1, routed)           0.000     1.033    core/mem/add/data_reg_0_255_0_0_i_16_n_0
    Routing       SLICE_X14Y51                                                      r  core/mem/add/data_reg_0_255_0_0_i_4/S[1]
    Routing       SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                                    0.308     1.341 r  core/mem/add/data_reg_0_255_0_0_i_4/O[3]
                                       net (fo=1024, routed)        1.305     2.646    core/mem/ram/data_reg_768_1023_24_24/A1
    Routing       SLICE_X14Y68                                                      r  core/mem/ram/data_reg_768_1023_24_24/RAMS64E_D/ADR1
    Routing       SLICE_X14Y68         RAMS64E (Prop_rams64e_ADR1_O)
                                                                    0.120     2.766 r  core/mem/ram/data_reg_768_1023_24_24/RAMS64E_D/O
                                       net (fo=1, routed)           0.000     2.766    core/mem/ram/data_reg_768_1023_24_24/OD
    Routing       SLICE_X14Y68                                                      r  core/mem/ram/data_reg_768_1023_24_24/F7.B/I0
    Routing       SLICE_X14Y68         MUXF7 (Prop_muxf7_I0_O)      0.115     2.881 r  core/mem/ram/data_reg_768_1023_24_24/F7.B/O
                                       net (fo=1, routed)           0.000     2.881    core/mem/ram/data_reg_768_1023_24_24/O0
    Routing       SLICE_X14Y68                                                      r  core/mem/ram/data_reg_768_1023_24_24/F8/I0
    Routing       SLICE_X14Y68         MUXF8 (Prop_muxf8_I0_O)      0.046     2.927 r  core/mem/ram/data_reg_768_1023_24_24/F8/O
                                       net (fo=1, routed)           0.436     3.363    core/mem/ram/data_reg_768_1023_24_24_n_0
    Routing       SLICE_X15Y67                                                      r  core/mem/ram/register[1][24]_i_8/I0
    Routing       SLICE_X15Y67         LUT6 (Prop_lut6_I0_O)        0.125     3.488 r  core/mem/ram/register[1][24]_i_8/O
                                       net (fo=1, routed)           0.501     3.989    core/mem/ram/register[1][24]_i_8_n_0
    Routing       SLICE_X21Y66                                                      r  core/mem/ram/register[1][24]_i_5/I0
    Routing       SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.043     4.032 r  core/mem/ram/register[1][24]_i_5/O
                                       net (fo=2, routed)           0.665     4.698    core/ctrl/mem_data_FU[21]
    Routing       SLICE_X29Y56                                                      r  core/ctrl/register[1][24]_i_3/I4
    Routing       SLICE_X29Y56         LUT5 (Prop_lut5_I4_O)        0.043     4.741 r  core/ctrl/register[1][24]_i_3/O
                                       net (fo=2, routed)           0.351     5.092    core/ctrl/register[1][24]_i_3_n_0
    Routing       SLICE_X30Y56                                                      r  core/ctrl/data_buf_reg_0_3_24_29_i_36/I1
    Routing       SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     5.135 r  core/ctrl/data_buf_reg_0_3_24_29_i_36/O
                                       net (fo=1, routed)           0.107     5.242    vga/U12/data_buf_reg_0_3_24_29_i_2_0
    Routing       SLICE_X30Y56                                                      r  vga/U12/data_buf_reg_0_3_24_29_i_10/I1
    Routing       SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     5.285 r  vga/U12/data_buf_reg_0_3_24_29_i_10/O
                                       net (fo=1, routed)           0.506     5.791    vga/U12/data_buf_reg_0_3_24_29_i_10_n_0
    Routing       SLICE_X40Y50                                                      r  vga/U12/data_buf_reg_0_3_24_29_i_2/I1
    Placement     SLICE_X40Y50         LUT6 (Prop_lut6_I1_O)        0.043     5.834 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                                       net (fo=1, routed)           0.522     6.356    vga/data_buf_reg_0_3_24_29/DIA0
    Placement     SLICE_X38Y43         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)   10.000    10.000 r  
                  AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.663     8.757    vga/data_buf_reg_0_3_24_29/WCLK
                  SLICE_X38Y43         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                                       clock pessimism             -0.832     7.926    
                                       clock uncertainty           -0.215     7.711    
                  SLICE_X38Y43         RAMD32 (Setup_ramd32_CLK_I)
                                                                   -0.096     7.615    vga/data_buf_reg_0_3_24_29/RAMA
  ---------------------------------------------------------------------------------
                                       required time                          7.615    
                                       arrival time                          -6.356    
  ---------------------------------------------------------------------------------
                                       slack                                  1.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 core/reg_ID/PCurrent_ID_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.184ns (25.147%)  route 0.548ns (74.853%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.739     0.556    core/reg_ID/debug_clk
                  SLICE_X32Y43         FDCE                                         r  core/reg_ID/PCurrent_ID_reg[15]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.100     0.656 r  core/reg_ID/PCurrent_ID_reg[15]/Q
                                       net (fo=3, routed)           0.115     0.771    core/reg_ID/PCurrent_ID_reg[31]_0[15]
    Routing       SLICE_X34Y42                                                      r  core/reg_ID/data_buf_reg_0_3_12_17_i_53/I1
    Routing       SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.028     0.799 r  core/reg_ID/data_buf_reg_0_3_12_17_i_53/O
                                       net (fo=1, routed)           0.055     0.854    core/reg_ID/data_buf_reg_0_3_12_17_i_53_n_0
    Routing       SLICE_X34Y42                                                      r  core/reg_ID/data_buf_reg_0_3_12_17_i_14/I5
    Placement     SLICE_X34Y42         LUT6 (Prop_lut6_I5_O)        0.028     0.882 r  core/reg_ID/data_buf_reg_0_3_12_17_i_14/O
                                       net (fo=1, routed)           0.152     1.034    vga/U12/data_buf_reg_0_3_12_17_1
    Moved         SLICE_X26Y42                                                      r  vga/U12/data_buf_reg_0_3_12_17_i_3/I3
    Moved         SLICE_X26Y42         LUT6 (Prop_lut6_I3_O)        0.028     1.062 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                                       net (fo=1, routed)           0.226     1.288    vga/data_buf_reg_0_3_12_17/DIB1
    Placement     SLICE_X22Y42         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.004    -0.454    vga/data_buf_reg_0_3_12_17/WCLK
                  SLICE_X22Y42         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                                       clock pessimism              0.339    -0.116    
                                       clock uncertainty            0.215     0.099    
                  SLICE_X22Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.115     0.214    vga/data_buf_reg_0_3_12_17/RAMB_D1
  ---------------------------------------------------------------------------------
                                       required time                         -0.214    
                                       arrival time                           1.288    
  ---------------------------------------------------------------------------------
                                       slack                                  1.074    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.184ns (22.192%)  route 0.645ns (77.807%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.743     0.560    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
                  SLICE_X25Y48         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[21]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.100     0.660 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[21]/Q
                                       net (fo=4, routed)           0.129     0.789    core/du/m_axis_dout_tdata[21]
    Routing       SLICE_X24Y48                                                      r  core/du/data_buf_reg_0_3_18_23_i_49/I0
    Routing       SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.028     0.817 r  core/du/data_buf_reg_0_3_18_23_i_49/O
                                       net (fo=1, routed)           0.086     0.903    vga/U12/data_buf_reg_0_3_18_23_i_3_1
    Routing       SLICE_X24Y48                                                      r  vga/U12/data_buf_reg_0_3_18_23_i_13/I5
    Routing       SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.028     0.931 r  vga/U12/data_buf_reg_0_3_18_23_i_13/O
                                       net (fo=1, routed)           0.125     1.056    vga/U12/data_buf_reg_0_3_18_23_i_13_n_0
    Routing       SLICE_X24Y48                                                      r  vga/U12/data_buf_reg_0_3_18_23_i_3/I1
    Routing       SLICE_X24Y48         LUT6 (Prop_lut6_I1_O)        0.028     1.084 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                                       net (fo=1, routed)           0.305     1.389    vga/data_buf_reg_0_3_18_23/DIB1
    Routing       SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.005    -0.453    vga/data_buf_reg_0_3_18_23/WCLK
                  SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                                       clock pessimism              0.339    -0.115    
                                       clock uncertainty            0.215     0.100    
                  SLICE_X22Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.115     0.215    vga/data_buf_reg_0_3_18_23/RAMB_D1
  ---------------------------------------------------------------------------------
                                       required time                         -0.215    
                                       arrival time                           1.389    
  ---------------------------------------------------------------------------------
                                       slack                                  1.174    

Slack (MET) :             1.185ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.184ns (21.909%)  route 0.656ns (78.090%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.742     0.559    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
                  SLICE_X25Y45         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.100     0.659 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/Q
                                       net (fo=4, routed)           0.168     0.827    core/du/m_axis_dout_tdata[9]
    Routing       SLICE_X26Y45                                                      r  core/du/data_buf_reg_0_3_6_11_i_45/I0
    Routing       SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.028     0.855 r  core/du/data_buf_reg_0_3_6_11_i_45/O
                                       net (fo=1, routed)           0.086     0.941    vga/U12/data_buf_reg_0_3_6_11_i_3_2
    Routing       SLICE_X26Y45                                                      r  vga/U12/data_buf_reg_0_3_6_11_i_13/I5
    Routing       SLICE_X26Y45         LUT6 (Prop_lut6_I5_O)        0.028     0.969 r  vga/U12/data_buf_reg_0_3_6_11_i_13/O
                                       net (fo=1, routed)           0.172     1.141    vga/U12/data_buf_reg_0_3_6_11_i_13_n_0
    Routing       SLICE_X26Y40                                                      r  vga/U12/data_buf_reg_0_3_6_11_i_3/I1
    Routing       SLICE_X26Y40         LUT6 (Prop_lut6_I1_O)        0.028     1.169 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                                       net (fo=1, routed)           0.230     1.399    vga/data_buf_reg_0_3_6_11/DIB1
    Routing       SLICE_X22Y41         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.004    -0.454    vga/data_buf_reg_0_3_6_11/WCLK
                  SLICE_X22Y41         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                                       clock pessimism              0.339    -0.116    
                                       clock uncertainty            0.215     0.099    
                  SLICE_X22Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.115     0.214    vga/data_buf_reg_0_3_6_11/RAMB_D1
  ---------------------------------------------------------------------------------
                                       required time                         -0.214    
                                       arrival time                           1.399    
  ---------------------------------------------------------------------------------
                                       slack                                  1.185    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 core/ctrl/write_sel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.202ns (23.288%)  route 0.665ns (76.712%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.742     0.559    core/ctrl/debug_clk
                  SLICE_X20Y36         FDCE                                         r  core/ctrl/write_sel_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.118     0.677 r  core/ctrl/write_sel_reg[2]/Q
                                       net (fo=60, routed)          0.243     0.920    core/ctrl/DatatoReg_ctrl[2]
    Placement     SLICE_X21Y40                                                      r  core/ctrl/data_buf_reg_0_3_12_17_i_80/I2
    Placement     SLICE_X21Y40         LUT6 (Prop_lut6_I2_O)        0.028     0.948 r  core/ctrl/data_buf_reg_0_3_12_17_i_80/O
                                       net (fo=1, routed)           0.156     1.104    vga/U12/data_buf_reg_0_3_12_17_i_6_0
    Placement     SLICE_X21Y41                                                      r  vga/U12/data_buf_reg_0_3_12_17_i_22/I1
    Placement     SLICE_X21Y41         LUT6 (Prop_lut6_I1_O)        0.028     1.132 r  vga/U12/data_buf_reg_0_3_12_17_i_22/O
                                       net (fo=1, routed)           0.124     1.256    vga/U12/data_buf_reg_0_3_12_17_i_22_n_0
    Placement     SLICE_X23Y41                                                      r  vga/U12/data_buf_reg_0_3_12_17_i_6/I1
    Routing       SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.028     1.284 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                                       net (fo=1, routed)           0.142     1.426    vga/data_buf_reg_0_3_12_17/DIC0
    Routing       SLICE_X22Y42         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.004    -0.454    vga/data_buf_reg_0_3_12_17/WCLK
                  SLICE_X22Y42         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                                       clock pessimism              0.339    -0.116    
                                       clock uncertainty            0.215     0.099    
                  SLICE_X22Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.129     0.228    vga/data_buf_reg_0_3_12_17/RAMC
  ---------------------------------------------------------------------------------
                                       required time                         -0.228    
                                       arrival time                           1.426    
  ---------------------------------------------------------------------------------
                                       slack                                  1.198    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.184ns (20.338%)  route 0.721ns (79.662%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.690     0.507    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X26Y54         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.100     0.607 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][30]/Q
                                       net (fo=2, routed)           0.151     0.758    core/du/P[29]
    Routing       SLICE_X31Y55                                                      r  core/du/data_buf_reg_0_3_30_31_i_7/I1
    Routing       SLICE_X31Y55         LUT6 (Prop_lut6_I1_O)        0.028     0.786 r  core/du/data_buf_reg_0_3_30_31_i_7/O
                                       net (fo=1, routed)           0.076     0.862    vga/U12/data_buf_reg_0_3_30_31_i_1_1
    Routing       SLICE_X31Y55                                                      r  vga/U12/data_buf_reg_0_3_30_31_i_2/I5
    Routing       SLICE_X31Y55         LUT6 (Prop_lut6_I5_O)        0.028     0.890 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                                       net (fo=1, routed)           0.246     1.136    vga/U12/data_buf_reg_0_3_30_31_i_2_n_0
    Routing       SLICE_X36Y50                                                      r  vga/U12/data_buf_reg_0_3_30_31_i_1/I1
    Routing       SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.028     1.164 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                                       net (fo=2, routed)           0.247     1.412    vga/data_buf_reg_0_3_30_31/D
    Routing       SLICE_X38Y44         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.995    -0.463    vga/data_buf_reg_0_3_30_31/WCLK
                  SLICE_X38Y44         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                                       clock pessimism              0.339    -0.125    
                                       clock uncertainty            0.215     0.090    
                  SLICE_X38Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.106     0.196    vga/data_buf_reg_0_3_30_31/DP
  ---------------------------------------------------------------------------------
                                       required time                         -0.196    
                                       arrival time                           1.412    
  ---------------------------------------------------------------------------------
                                       slack                                  1.216    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 core/ctrl/write_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.211ns (23.717%)  route 0.679ns (76.283%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.742     0.559    core/ctrl/debug_clk
                  SLICE_X21Y35         FDCE                                         r  core/ctrl/write_sel_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.091     0.650 r  core/ctrl/write_sel_reg[0]/Q
                                       net (fo=119, routed)         0.175     0.825    core/ctrl/DatatoReg_ctrl[0]
    Placement     SLICE_X22Y35                                                      r  core/ctrl/data_buf_reg_0_3_0_5_i_49/I1
    Routing       SLICE_X22Y35         LUT6 (Prop_lut6_I1_O)        0.064     0.889 r  core/ctrl/data_buf_reg_0_3_0_5_i_49/O
                                       net (fo=1, routed)           0.173     1.062    core/ctrl/data_buf_reg_0_3_0_5_i_49_n_0
    Routing       SLICE_X19Y38                                                      r  core/ctrl/data_buf_reg_0_3_0_5_i_15/I0
    Routing       SLICE_X19Y38         LUT6 (Prop_lut6_I0_O)        0.028     1.090 r  core/ctrl/data_buf_reg_0_3_0_5_i_15/O
                                       net (fo=1, routed)           0.180     1.270    vga/U12/data_buf_reg_0_3_0_5_4
    Routing       SLICE_X22Y38                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_3/I1
    Routing       SLICE_X22Y38         LUT6 (Prop_lut6_I1_O)        0.028     1.298 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                                       net (fo=1, routed)           0.151     1.449    vga/data_buf_reg_0_3_0_5/DIA0
    Routing       SLICE_X22Y39         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.003    -0.455    vga/data_buf_reg_0_3_0_5/WCLK
                  SLICE_X22Y39         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                                       clock pessimism              0.339    -0.117    
                                       clock uncertainty            0.215     0.098    
                  SLICE_X22Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.131     0.229    vga/data_buf_reg_0_3_0_5/RAMA
  ---------------------------------------------------------------------------------
                                       required time                         -0.229    
                                       arrival time                           1.449    
  ---------------------------------------------------------------------------------
                                       slack                                  1.219    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 core/reg_ID/PCurrent_ID_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.274ns (31.485%)  route 0.596ns (68.515%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.741     0.558    core/reg_ID/debug_clk
                  SLICE_X27Y40         FDCE                                         r  core/reg_ID/PCurrent_ID_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.100     0.658 r  core/reg_ID/PCurrent_ID_reg[7]/Q
                                       net (fo=3, routed)           0.175     0.833    core/reg_ID/PCurrent_ID_reg[31]_0[7]
    Routing       SLICE_X27Y40                                                      r  core/reg_ID/data_buf_reg_0_3_6_11_i_83/I1
    Routing       SLICE_X27Y40         LUT6 (Prop_lut6_I1_O)        0.028     0.861 r  core/reg_ID/data_buf_reg_0_3_6_11_i_83/O
                                       net (fo=1, routed)           0.050     0.910    core/register/data_buf_reg_0_3_6_11_i_8
    Routing       SLICE_X27Y40                                                      r  core/register/data_buf_reg_0_3_6_11_i_28/I5
    Routing       SLICE_X27Y40         LUT6 (Prop_lut6_I5_O)        0.028     0.938 r  core/register/data_buf_reg_0_3_6_11_i_28/O
                                       net (fo=1, routed)           0.000     0.938    vga/U12/data_buf_reg_0_3_6_11_i_1_0
    Routing       SLICE_X27Y40                                                      r  vga/U12/data_buf_reg_0_3_6_11_i_8/I0
    Routing       SLICE_X27Y40         MUXF7 (Prop_muxf7_I0_O)      0.050     0.988 r  vga/U12/data_buf_reg_0_3_6_11_i_8/O
                                       net (fo=1, routed)           0.181     1.169    vga/U12/data_buf_reg_0_3_6_11_i_8_n_0
    Routing       SLICE_X23Y40                                                      r  vga/U12/data_buf_reg_0_3_6_11_i_1/I3
    Routing       SLICE_X23Y40         LUT6 (Prop_lut6_I3_O)        0.068     1.237 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                                       net (fo=1, routed)           0.191     1.428    vga/data_buf_reg_0_3_6_11/DIA1
    Routing       SLICE_X22Y41         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.004    -0.454    vga/data_buf_reg_0_3_6_11/WCLK
                  SLICE_X22Y41         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                                       clock pessimism              0.339    -0.116    
                                       clock uncertainty            0.215     0.099    
                  SLICE_X22Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.108     0.207    vga/data_buf_reg_0_3_6_11/RAMA_D1
  ---------------------------------------------------------------------------------
                                       required time                         -0.207    
                                       arrival time                           1.428    
  ---------------------------------------------------------------------------------
                                       slack                                  1.221    

Slack (MET) :             1.224ns  (arrival time - required time)
  Source:                 core/ctrl/write_sel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.202ns (22.575%)  route 0.693ns (77.425%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.742     0.559    core/ctrl/debug_clk
                  SLICE_X20Y36         FDCE                                         r  core/ctrl/write_sel_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.118     0.677 r  core/ctrl/write_sel_reg[2]/Q
                                       net (fo=60, routed)          0.167     0.844    core/ctrl/DatatoReg_ctrl[2]
    Placement     SLICE_X21Y38                                                      r  core/ctrl/data_buf_reg_0_3_0_5_i_71/I1
    Routing       SLICE_X21Y38         LUT5 (Prop_lut5_I1_O)        0.028     0.872 r  core/ctrl/data_buf_reg_0_3_0_5_i_71/O
                                       net (fo=1, routed)           0.182     1.054    core/ctrl/data_buf_reg_0_3_0_5_i_71_n_0
    Routing       SLICE_X21Y38                                                      r  core/ctrl/data_buf_reg_0_3_0_5_i_21/I0
    Routing       SLICE_X21Y38         LUT6 (Prop_lut6_I0_O)        0.028     1.082 r  core/ctrl/data_buf_reg_0_3_0_5_i_21/O
                                       net (fo=1, routed)           0.123     1.205    vga/U12/data_buf_reg_0_3_0_5
    Routing       SLICE_X21Y38                                                      r  vga/U12/data_buf_reg_0_3_0_5_i_5/I1
    Routing       SLICE_X21Y38         LUT6 (Prop_lut6_I1_O)        0.028     1.233 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                                       net (fo=1, routed)           0.221     1.454    vga/data_buf_reg_0_3_0_5/DIB0
    Routing       SLICE_X22Y39         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.003    -0.455    vga/data_buf_reg_0_3_0_5/WCLK
                  SLICE_X22Y39         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                                       clock pessimism              0.339    -0.117    
                                       clock uncertainty            0.215     0.098    
                  SLICE_X22Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.132     0.230    vga/data_buf_reg_0_3_0_5/RAMB
  ---------------------------------------------------------------------------------
                                       required time                         -0.230    
                                       arrival time                           1.454    
  ---------------------------------------------------------------------------------
                                       slack                                  1.224    

Slack (MET) :             1.229ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.184ns (20.480%)  route 0.714ns (79.520%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.743     0.560    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
                  SLICE_X25Y48         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.100     0.660 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/Q
                                       net (fo=4, routed)           0.171     0.831    core/du/m_axis_dout_tdata[22]
    Routing       SLICE_X26Y49                                                      r  core/du/data_buf_reg_0_3_18_23_i_82/I0
    Routing       SLICE_X26Y49         LUT6 (Prop_lut6_I0_O)        0.028     0.859 r  core/du/data_buf_reg_0_3_18_23_i_82/O
                                       net (fo=1, routed)           0.102     0.961    vga/U12/data_buf_reg_0_3_18_23_i_6_1
    Routing       SLICE_X26Y47                                                      r  vga/U12/data_buf_reg_0_3_18_23_i_22/I5
    Routing       SLICE_X26Y47         LUT6 (Prop_lut6_I5_O)        0.028     0.989 r  vga/U12/data_buf_reg_0_3_18_23_i_22/O
                                       net (fo=1, routed)           0.162     1.151    vga/U12/data_buf_reg_0_3_18_23_i_22_n_0
    Routing       SLICE_X29Y47                                                      r  vga/U12/data_buf_reg_0_3_18_23_i_6/I1
    Routing       SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.028     1.179 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                                       net (fo=1, routed)           0.280     1.458    vga/data_buf_reg_0_3_18_23/DIC0
    Routing       SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.005    -0.453    vga/data_buf_reg_0_3_18_23/WCLK
                  SLICE_X22Y44         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                                       clock pessimism              0.339    -0.115    
                                       clock uncertainty            0.215     0.100    
                  SLICE_X22Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.129     0.229    vga/data_buf_reg_0_3_18_23/RAMC
  ---------------------------------------------------------------------------------
                                       required time                         -0.229    
                                       arrival time                           1.458    
  ---------------------------------------------------------------------------------
                                       slack                                  1.229    

Slack (MET) :             1.230ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.184ns (19.929%)  route 0.739ns (80.071%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.463ns
    Source Clock Delay      (SCD):    0.507ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.690     0.507    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
                  SLICE_X26Y54         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X26Y54         FDRE (Prop_fdre_C_Q)         0.100     0.607 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][30]/Q
                                       net (fo=2, routed)           0.151     0.758    core/du/P[29]
    Routing       SLICE_X31Y55                                                      r  core/du/data_buf_reg_0_3_30_31_i_7/I1
    Routing       SLICE_X31Y55         LUT6 (Prop_lut6_I1_O)        0.028     0.786 r  core/du/data_buf_reg_0_3_30_31_i_7/O
                                       net (fo=1, routed)           0.076     0.862    vga/U12/data_buf_reg_0_3_30_31_i_1_1
    Routing       SLICE_X31Y55                                                      r  vga/U12/data_buf_reg_0_3_30_31_i_2/I5
    Routing       SLICE_X31Y55         LUT6 (Prop_lut6_I5_O)        0.028     0.890 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                                       net (fo=1, routed)           0.246     1.136    vga/U12/data_buf_reg_0_3_30_31_i_2_n_0
    Routing       SLICE_X36Y50                                                      r  vga/U12/data_buf_reg_0_3_30_31_i_1/I1
    Routing       SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.028     1.164 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                                       net (fo=2, routed)           0.266     1.430    vga/data_buf_reg_0_3_30_31/D
    Routing       SLICE_X38Y44         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/I
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.995    -0.463    vga/data_buf_reg_0_3_30_31/WCLK
                  SLICE_X38Y44         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/CLK
                                       clock pessimism              0.339    -0.125    
                                       clock uncertainty            0.215     0.090    
                  SLICE_X38Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                                    0.110     0.200    vga/data_buf_reg_0_3_30_31/SP
  ---------------------------------------------------------------------------------
                                       required time                         -0.200    
                                       arrival time                           1.430    
  ---------------------------------------------------------------------------------
                                       slack                                  1.230    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.349ns  (logic 1.850ns (55.234%)  route 1.499ns (44.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.842ns = ( 28.158 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)   30.000    30.000 r  
                  AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.753    28.158    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    1.800    29.958 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.969    30.927    vga/U12/DO[0]
    Routing       SLICE_X47Y32                                                      r  vga/U12/G[1]_i_1/I1
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I1_O)        0.050    30.977 r  vga/U12/G[1]_i_1/O
                                       net (fo=2, routed)           0.531    31.508    vga/U12/G[1]_i_1_n_0
    Routing       SLICE_X47Y32         FDRE                                         r  vga/U12/G_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X47Y32         FDRE                                         r  vga/U12/G_reg[1]/C
                                       clock pessimism             -0.832    37.915    
                                       clock uncertainty           -0.201    37.713    
                  SLICE_X47Y32         FDRE (Setup_fdre_C_D)       -0.128    37.585    vga/U12/G_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         37.585    
                                       arrival time                         -31.508    
  ---------------------------------------------------------------------------------
                                       slack                                  6.078    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.464ns  (logic 1.843ns (53.206%)  route 1.621ns (46.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.842ns = ( 28.158 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)   30.000    30.000 r  
                  AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.753    28.158    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    1.800    29.958 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.976    30.934    vga/U12/DO[0]
    Routing       SLICE_X47Y32                                                      r  vga/U12/B[1]_i_1/I0
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.043    30.977 r  vga/U12/B[1]_i_1/O
                                       net (fo=2, routed)           0.645    31.622    vga/U12/B[1]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]/C
                                       clock pessimism             -0.832    37.915    
                                       clock uncertainty           -0.201    37.713    
                  SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.021    37.734    vga/U12/B_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         37.734    
                                       arrival time                         -31.622    
  ---------------------------------------------------------------------------------
                                       slack                                  6.112    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.462ns  (logic 1.843ns (53.236%)  route 1.619ns (46.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.842ns = ( 28.158 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)   30.000    30.000 r  
                  AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.753    28.158    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    1.800    29.958 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.976    30.934    vga/U12/DO[0]
    Routing       SLICE_X47Y32                                                      r  vga/U12/B[1]_i_1/I0
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.043    30.977 r  vga/U12/B[1]_i_1/O
                                       net (fo=2, routed)           0.643    31.620    vga/U12/B[1]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                                       clock pessimism             -0.832    37.915    
                                       clock uncertainty           -0.201    37.713    
                  SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.022    37.735    vga/U12/B_reg[1]_lopt_replica
  ---------------------------------------------------------------------------------
                                       required time                         37.735    
                                       arrival time                         -31.620    
  ---------------------------------------------------------------------------------
                                       slack                                  6.115    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.211ns  (logic 1.849ns (57.585%)  route 1.362ns (42.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.842ns = ( 28.158 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)   30.000    30.000 r  
                  AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.753    28.158    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    1.800    29.958 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.976    30.934    vga/U12/DO[0]
    Routing       SLICE_X47Y32                                                      r  vga/U12/R[3]_i_1/I1
    Routing       SLICE_X47Y32         LUT2 (Prop_lut2_I1_O)        0.049    30.983 r  vga/U12/R[3]_i_1/O
                                       net (fo=2, routed)           0.386    31.369    vga/U12/R[3]_i_1_n_0
    Routing       SLICE_X47Y32         FDRE                                         r  vga/U12/R_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X47Y32         FDRE                                         r  vga/U12/R_reg[3]/C
                                       clock pessimism             -0.832    37.915    
                                       clock uncertainty           -0.201    37.713    
                  SLICE_X47Y32         FDRE (Setup_fdre_C_D)       -0.116    37.597    vga/U12/R_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         37.597    
                                       arrival time                         -31.369    
  ---------------------------------------------------------------------------------
                                       slack                                  6.228    

Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.211ns  (logic 1.849ns (57.585%)  route 1.362ns (42.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.842ns = ( 28.158 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)   30.000    30.000 r  
                  AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.753    28.158    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    1.800    29.958 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.976    30.934    vga/U12/DO[0]
    Routing       SLICE_X47Y32                                                      r  vga/U12/R[3]_i_1/I1
    Routing       SLICE_X47Y32         LUT2 (Prop_lut2_I1_O)        0.049    30.983 r  vga/U12/R[3]_i_1/O
                                       net (fo=2, routed)           0.386    31.369    vga/U12/R[3]_i_1_n_0
    Routing       SLICE_X47Y32         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X47Y32         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                                       clock pessimism             -0.832    37.915    
                                       clock uncertainty           -0.201    37.713    
                  SLICE_X47Y32         FDRE (Setup_fdre_C_D)       -0.107    37.606    vga/U12/R_reg[3]_lopt_replica
  ---------------------------------------------------------------------------------
                                       required time                         37.606    
                                       arrival time                         -31.369    
  ---------------------------------------------------------------------------------
                                       slack                                  6.237    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.284ns  (logic 1.843ns (56.116%)  route 1.441ns (43.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.842ns = ( 28.158 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)   30.000    30.000 r  
                  AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.753    28.158    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    1.800    29.958 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.969    30.927    vga/U12/DO[0]
    Routing       SLICE_X47Y32                                                      f  vga/U12/B[3]_i_1/I0
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.043    30.970 r  vga/U12/B[3]_i_1/O
                                       net (fo=1, routed)           0.473    31.443    vga/U12/B[3]_i_1_n_0
    Routing       SLICE_X47Y32         FDRE                                         r  vga/U12/B_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X47Y32         FDRE                                         r  vga/U12/B_reg[3]/C
                                       clock pessimism             -0.832    37.915    
                                       clock uncertainty           -0.201    37.713    
                  SLICE_X47Y32         FDRE (Setup_fdre_C_D)       -0.022    37.691    vga/U12/B_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         37.691    
                                       arrival time                         -31.443    
  ---------------------------------------------------------------------------------
                                       slack                                  6.249    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.112ns  (logic 1.855ns (59.612%)  route 1.257ns (40.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.842ns = ( 28.158 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)   30.000    30.000 r  
                  AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.753    28.158    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    1.800    29.958 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.726    30.684    vga/U12/DO[0]
    Routing       SLICE_X47Y32                                                      r  vga/U12/G[3]_i_1/I3
    Routing       SLICE_X47Y32         LUT5 (Prop_lut5_I3_O)        0.055    30.739 r  vga/U12/G[3]_i_1/O
                                       net (fo=2, routed)           0.531    31.270    vga/U12/G[3]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                                       clock pessimism             -0.832    37.915    
                                       clock uncertainty           -0.201    37.713    
                  SLICE_X46Y32         FDRE (Setup_fdre_C_D)       -0.083    37.630    vga/U12/G_reg[3]_lopt_replica
  ---------------------------------------------------------------------------------
                                       required time                         37.630    
                                       arrival time                         -31.270    
  ---------------------------------------------------------------------------------
                                       slack                                  6.360    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.135ns  (logic 1.843ns (58.793%)  route 1.292ns (41.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.842ns = ( 28.158 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)   30.000    30.000 r  
                  AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.753    28.158    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    1.800    29.958 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.726    30.684    vga/U12/DO[0]
    Routing       SLICE_X47Y32                                                      r  vga/U12/B[2]_i_1/I3
    Routing       SLICE_X47Y32         LUT5 (Prop_lut5_I3_O)        0.043    30.727 r  vga/U12/B[2]_i_1/O
                                       net (fo=1, routed)           0.566    31.293    vga/U12/B[2]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[2]/C
                                       clock pessimism             -0.832    37.915    
                                       clock uncertainty           -0.201    37.713    
                  SLICE_X46Y32         FDRE (Setup_fdre_C_D)        0.023    37.736    vga/U12/B_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         37.736    
                                       arrival time                         -31.293    
  ---------------------------------------------------------------------------------
                                       slack                                  6.443    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.956ns  (logic 1.855ns (62.758%)  route 1.101ns (37.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.842ns = ( 28.158 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)   30.000    30.000 r  
                  AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.753    28.158    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    1.800    29.958 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.726    30.684    vga/U12/DO[0]
    Routing       SLICE_X47Y32                                                      r  vga/U12/G[3]_i_1/I3
    Routing       SLICE_X47Y32         LUT5 (Prop_lut5_I3_O)        0.055    30.739 r  vga/U12/G[3]_i_1/O
                                       net (fo=2, routed)           0.375    31.114    vga/U12/G[3]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]/C
                                       clock pessimism             -0.832    37.915    
                                       clock uncertainty           -0.201    37.713    
                  SLICE_X46Y32         FDRE (Setup_fdre_C_D)       -0.094    37.619    vga/U12/G_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         37.619    
                                       arrival time                         -31.114    
  ---------------------------------------------------------------------------------
                                       slack                                  6.505    

Slack (MET) :             6.776ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.819ns  (logic 1.850ns (65.637%)  route 0.969ns (34.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 38.746 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.842ns = ( 28.158 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)   30.000    30.000 r  
                  AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         1.753    28.158    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    1.800    29.958 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.969    30.927    vga/U12/DO[0]
    Routing       SLICE_X47Y32                                                      r  vga/U12/G[1]_i_1/I1
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I1_O)        0.050    30.977 r  vga/U12/G[1]_i_1/O
                                       net (fo=2, routed)           0.000    30.977    vga/U12/G[1]_i_1_n_0
    Routing       SLICE_X47Y32         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)   40.000    40.000 r  
                  AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.652    38.746    vga/U12/CLK_OUT3
                  SLICE_X47Y32         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                                       clock pessimism             -0.832    37.915    
                                       clock uncertainty           -0.201    37.713    
                  SLICE_X47Y32         FDRE (Setup_fdre_C_D)        0.040    37.753    vga/U12/G_reg[1]_lopt_replica
  ---------------------------------------------------------------------------------
                                       required time                         37.753    
                                       arrival time                         -30.977    
  ---------------------------------------------------------------------------------
                                       slack                                  6.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.129ns (17.834%)  route 0.594ns (82.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.721    -0.472    vga/CLK_OUT1
                  SLICE_X47Y27         FDRE                                         r  vga/flag_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.100    -0.372 f  vga/flag_reg/Q
                                       net (fo=5, routed)           0.594     0.223    vga/U12/flag__0
    Routing       SLICE_X47Y32                                                      f  vga/U12/G[1]_i_1/I0
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.029     0.252 r  vga/U12/G[1]_i_1/O
                                       net (fo=2, routed)           0.000     0.252    vga/U12/G[1]_i_1_n_0
    Routing       SLICE_X47Y32         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.983    -0.475    vga/U12/CLK_OUT3
                  SLICE_X47Y32         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                                       clock pessimism              0.339    -0.137    
                                       clock uncertainty            0.201     0.065    
                  SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.067     0.132    vga/U12/G_reg[1]_lopt_replica
  ---------------------------------------------------------------------------------
                                       required time                         -0.132    
                                       arrival time                           0.252    
  ---------------------------------------------------------------------------------
                                       slack                                  0.120    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.133ns (16.282%)  route 0.684ns (83.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.721    -0.472    vga/CLK_OUT1
                  SLICE_X47Y27         FDRE                                         r  vga/flag_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.100    -0.372 f  vga/flag_reg/Q
                                       net (fo=5, routed)           0.493     0.122    vga/U12/flag__0
    Routing       SLICE_X47Y32                                                      f  vga/U12/G[3]_i_1/I0
    Routing       SLICE_X47Y32         LUT5 (Prop_lut5_I0_O)        0.033     0.155 r  vga/U12/G[3]_i_1/O
                                       net (fo=2, routed)           0.191     0.345    vga/U12/G[3]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.983    -0.475    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]/C
                                       clock pessimism              0.339    -0.137    
                                       clock uncertainty            0.201     0.065    
                  SLICE_X46Y32         FDRE (Hold_fdre_C_D)        -0.001     0.064    vga/U12/G_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -0.064    
                                       arrival time                           0.345    
  ---------------------------------------------------------------------------------
                                       slack                                  0.281    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.585ns (63.583%)  route 0.335ns (36.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.720    -0.473    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    0.585     0.112 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.335     0.447    vga/U12/DO[0]
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/R_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.983    -0.475    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/R_reg[1]/C
                                       clock pessimism              0.339    -0.137    
                                       clock uncertainty            0.201     0.065    
                  SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.038     0.103    vga/U12/R_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -0.103    
                                       arrival time                           0.447    
  ---------------------------------------------------------------------------------
                                       slack                                  0.344    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.133ns (15.030%)  route 0.752ns (84.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.721    -0.472    vga/CLK_OUT1
                  SLICE_X47Y27         FDRE                                         r  vga/flag_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.100    -0.372 f  vga/flag_reg/Q
                                       net (fo=5, routed)           0.493     0.122    vga/U12/flag__0
    Routing       SLICE_X47Y32                                                      f  vga/U12/G[3]_i_1/I0
    Routing       SLICE_X47Y32         LUT5 (Prop_lut5_I0_O)        0.033     0.155 r  vga/U12/G[3]_i_1/O
                                       net (fo=2, routed)           0.259     0.413    vga/U12/G[3]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.983    -0.475    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                                       clock pessimism              0.339    -0.137    
                                       clock uncertainty            0.201     0.065    
                  SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.001     0.066    vga/U12/G_reg[3]_lopt_replica
  ---------------------------------------------------------------------------------
                                       required time                         -0.066    
                                       arrival time                           0.413    
  ---------------------------------------------------------------------------------
                                       slack                                  0.347    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.128ns (13.491%)  route 0.821ns (86.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.721    -0.472    vga/CLK_OUT1
                  SLICE_X47Y27         FDRE                                         r  vga/flag_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.100    -0.372 f  vga/flag_reg/Q
                                       net (fo=5, routed)           0.493     0.122    vga/U12/flag__0
    Routing       SLICE_X47Y32                                                      f  vga/U12/B[2]_i_1/I1
    Routing       SLICE_X47Y32         LUT5 (Prop_lut5_I1_O)        0.028     0.150 r  vga/U12/B[2]_i_1/O
                                       net (fo=1, routed)           0.328     0.477    vga/U12/B[2]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.983    -0.475    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[2]/C
                                       clock pessimism              0.339    -0.137    
                                       clock uncertainty            0.201     0.065    
                  SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.059     0.124    vga/U12/B_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -0.124    
                                       arrival time                           0.477    
  ---------------------------------------------------------------------------------
                                       slack                                  0.353    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.128ns (13.263%)  route 0.837ns (86.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.721    -0.472    vga/CLK_OUT1
                  SLICE_X47Y27         FDRE                                         r  vga/flag_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.100    -0.372 f  vga/flag_reg/Q
                                       net (fo=5, routed)           0.594     0.223    vga/U12/flag__0
    Routing       SLICE_X47Y32                                                      f  vga/U12/B[3]_i_1/I2
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I2_O)        0.028     0.251 r  vga/U12/B[3]_i_1/O
                                       net (fo=1, routed)           0.243     0.494    vga/U12/B[3]_i_1_n_0
    Routing       SLICE_X47Y32         FDRE                                         r  vga/U12/B_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.983    -0.475    vga/U12/CLK_OUT3
                  SLICE_X47Y32         FDRE                                         r  vga/U12/B_reg[3]/C
                                       clock pessimism              0.339    -0.137    
                                       clock uncertainty            0.201     0.065    
                  SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.040     0.105    vga/U12/B_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -0.105    
                                       arrival time                           0.494    
  ---------------------------------------------------------------------------------
                                       slack                                  0.389    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.128ns (12.857%)  route 0.868ns (87.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.721    -0.472    vga/CLK_OUT1
                  SLICE_X47Y27         FDRE                                         r  vga/flag_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.100    -0.372 f  vga/flag_reg/Q
                                       net (fo=5, routed)           0.494     0.123    vga/U12/flag__0
    Routing       SLICE_X47Y32                                                      f  vga/U12/B[1]_i_1/I1
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I1_O)        0.028     0.151 r  vga/U12/B[1]_i_1/O
                                       net (fo=2, routed)           0.373     0.524    vga/U12/B[1]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.983    -0.475    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                                       clock pessimism              0.339    -0.137    
                                       clock uncertainty            0.201     0.065    
                  SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.059     0.124    vga/U12/B_reg[1]_lopt_replica
  ---------------------------------------------------------------------------------
                                       required time                         -0.124    
                                       arrival time                           0.524    
  ---------------------------------------------------------------------------------
                                       slack                                  0.400    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.128ns (12.845%)  route 0.869ns (87.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.721    -0.472    vga/CLK_OUT1
                  SLICE_X47Y27         FDRE                                         r  vga/flag_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.100    -0.372 f  vga/flag_reg/Q
                                       net (fo=5, routed)           0.494     0.123    vga/U12/flag__0
    Routing       SLICE_X47Y32                                                      f  vga/U12/B[1]_i_1/I1
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I1_O)        0.028     0.151 r  vga/U12/B[1]_i_1/O
                                       net (fo=2, routed)           0.374     0.525    vga/U12/B[1]_i_1_n_0
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.983    -0.475    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/B_reg[1]/C
                                       clock pessimism              0.339    -0.137    
                                       clock uncertainty            0.201     0.065    
                  SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.059     0.124    vga/U12/B_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -0.124    
                                       arrival time                           0.525    
  ---------------------------------------------------------------------------------
                                       slack                                  0.401    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.585ns (59.178%)  route 0.404ns (40.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.720    -0.473    vga/FONT_8X16/CLK_OUT1
                  RAMB18_X2Y10         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                                    0.585     0.112 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                                       net (fo=8, routed)           0.404     0.516    vga/U12/DO[0]
    Routing       SLICE_X46Y32         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.983    -0.475    vga/U12/CLK_OUT3
                  SLICE_X46Y32         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                                       clock pessimism              0.339    -0.137    
                                       clock uncertainty            0.201     0.065    
                  SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.045     0.110    vga/U12/R_reg[1]_lopt_replica
  ---------------------------------------------------------------------------------
                                       required time                         -0.110    
                                       arrival time                           0.516    
  ---------------------------------------------------------------------------------
                                       slack                                  0.406    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.129ns (13.121%)  route 0.854ns (86.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout0 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
                  BUFGCTRL_X0Y2                                                     r  CLK_GEN/clkout1_buf/I
                  BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                                       net (fo=101, routed)         0.721    -0.472    vga/CLK_OUT1
                  SLICE_X47Y27         FDRE                                         r  vga/flag_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.100    -0.372 f  vga/flag_reg/Q
                                       net (fo=5, routed)           0.594     0.223    vga/U12/flag__0
    Routing       SLICE_X47Y32                                                      f  vga/U12/G[1]_i_1/I0
    Routing       SLICE_X47Y32         LUT4 (Prop_lut4_I0_O)        0.029     0.252 r  vga/U12/G[1]_i_1/O
                                       net (fo=2, routed)           0.260     0.512    vga/U12/G[1]_i_1_n_0
    Routing       SLICE_X47Y32         FDRE                                         r  vga/U12/G_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.983    -0.475    vga/U12/CLK_OUT3
                  SLICE_X47Y32         FDRE                                         r  vga/U12/G_reg[1]/C
                                       clock pessimism              0.339    -0.137    
                                       clock uncertainty            0.201     0.065    
                  SLICE_X47Y32         FDRE (Hold_fdre_C_D)        -0.005     0.060    vga/U12/G_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -0.060    
                                       arrival time                           0.512    
  ---------------------------------------------------------------------------------
                                       slack                                  0.452    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.937ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.270ns  (logic 0.266ns (11.720%)  route 2.004ns (88.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)  100.000   100.000 r  
                  AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    98.093    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    98.316 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.103    99.419    DISPLAY/P2S_SEG/rst_all
    Placement     SLICE_X7Y84                                                       f  DISPLAY/P2S_SEG/buff[64]_i_1/I3
    Routing       SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.043    99.462 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                                       net (fo=13, routed)          0.901   100.362    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    Routing       SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)  120.000   120.000 r  
                  AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                                       clock pessimism             -0.832   117.818    
                                       clock uncertainty           -0.215   117.603    
                  SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.304   117.299    DISPLAY/P2S_SEG/buff_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                        117.299    
                                       arrival time                        -100.362    
  ---------------------------------------------------------------------------------
                                       slack                                 16.937    

Slack (MET) :             16.937ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.270ns  (logic 0.266ns (11.720%)  route 2.004ns (88.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)  100.000   100.000 r  
                  AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    98.093    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    98.316 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.103    99.419    DISPLAY/P2S_SEG/rst_all
    Placement     SLICE_X7Y84                                                       f  DISPLAY/P2S_SEG/buff[64]_i_1/I3
    Routing       SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.043    99.462 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                                       net (fo=13, routed)          0.901   100.362    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    Routing       SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)  120.000   120.000 r  
                  AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                                       clock pessimism             -0.832   117.818    
                                       clock uncertainty           -0.215   117.603    
                  SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.304   117.299    DISPLAY/P2S_SEG/buff_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                        117.299    
                                       arrival time                        -100.362    
  ---------------------------------------------------------------------------------
                                       slack                                 16.937    

Slack (MET) :             16.937ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.270ns  (logic 0.266ns (11.720%)  route 2.004ns (88.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)  100.000   100.000 r  
                  AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    98.093    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    98.316 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.103    99.419    DISPLAY/P2S_SEG/rst_all
    Placement     SLICE_X7Y84                                                       f  DISPLAY/P2S_SEG/buff[64]_i_1/I3
    Routing       SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.043    99.462 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                                       net (fo=13, routed)          0.901   100.362    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    Routing       SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)  120.000   120.000 r  
                  AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
                                       clock pessimism             -0.832   117.818    
                                       clock uncertainty           -0.215   117.603    
                  SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.304   117.299    DISPLAY/P2S_SEG/buff_reg[53]
  ---------------------------------------------------------------------------------
                                       required time                        117.299    
                                       arrival time                        -100.362    
  ---------------------------------------------------------------------------------
                                       slack                                 16.937    

Slack (MET) :             16.937ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.270ns  (logic 0.266ns (11.720%)  route 2.004ns (88.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)  100.000   100.000 r  
                  AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    98.093    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    98.316 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.103    99.419    DISPLAY/P2S_SEG/rst_all
    Placement     SLICE_X7Y84                                                       f  DISPLAY/P2S_SEG/buff[64]_i_1/I3
    Routing       SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.043    99.462 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                                       net (fo=13, routed)          0.901   100.362    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    Routing       SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)  120.000   120.000 r  
                  AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/C
                                       clock pessimism             -0.832   117.818    
                                       clock uncertainty           -0.215   117.603    
                  SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.304   117.299    DISPLAY/P2S_SEG/buff_reg[61]
  ---------------------------------------------------------------------------------
                                       required time                        117.299    
                                       arrival time                        -100.362    
  ---------------------------------------------------------------------------------
                                       slack                                 16.937    

Slack (MET) :             16.937ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.270ns  (logic 0.266ns (11.720%)  route 2.004ns (88.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)  100.000   100.000 r  
                  AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    98.093    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    98.316 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.103    99.419    DISPLAY/P2S_SEG/rst_all
    Placement     SLICE_X7Y84                                                       f  DISPLAY/P2S_SEG/buff[64]_i_1/I3
    Routing       SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.043    99.462 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                                       net (fo=13, routed)          0.901   100.362    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    Routing       SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)  120.000   120.000 r  
                  AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
                                       clock pessimism             -0.832   117.818    
                                       clock uncertainty           -0.215   117.603    
                  SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.304   117.299    DISPLAY/P2S_SEG/buff_reg_r
  ---------------------------------------------------------------------------------
                                       required time                        117.299    
                                       arrival time                        -100.362    
  ---------------------------------------------------------------------------------
                                       slack                                 16.937    

Slack (MET) :             16.937ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_15/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.270ns  (logic 0.266ns (11.720%)  route 2.004ns (88.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)  100.000   100.000 r  
                  AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    98.093    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    98.316 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.103    99.419    DISPLAY/P2S_SEG/rst_all
    Placement     SLICE_X7Y84                                                       f  DISPLAY/P2S_SEG/buff[64]_i_1/I3
    Routing       SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.043    99.462 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                                       net (fo=13, routed)          0.901   100.362    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    Routing       SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_15/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)  120.000   120.000 r  
                  AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_15/C
                                       clock pessimism             -0.832   117.818    
                                       clock uncertainty           -0.215   117.603    
                  SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.304   117.299    DISPLAY/P2S_SEG/buff_reg_r_15
  ---------------------------------------------------------------------------------
                                       required time                        117.299    
                                       arrival time                        -100.362    
  ---------------------------------------------------------------------------------
                                       slack                                 16.937    

Slack (MET) :             16.937ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_16/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.270ns  (logic 0.266ns (11.720%)  route 2.004ns (88.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)  100.000   100.000 r  
                  AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    98.093    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    98.316 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.103    99.419    DISPLAY/P2S_SEG/rst_all
    Placement     SLICE_X7Y84                                                       f  DISPLAY/P2S_SEG/buff[64]_i_1/I3
    Routing       SLICE_X7Y84          LUT4 (Prop_lut4_I3_O)        0.043    99.462 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                                       net (fo=13, routed)          0.901   100.362    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    Routing       SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_16/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)  120.000   120.000 r  
                  AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X7Y84          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_16/C
                                       clock pessimism             -0.832   117.818    
                                       clock uncertainty           -0.215   117.603    
                  SLICE_X7Y84          FDRE (Setup_fdre_C_R)       -0.304   117.299    DISPLAY/P2S_SEG/buff_reg_r_16
  ---------------------------------------------------------------------------------
                                       required time                        117.299    
                                       arrival time                        -100.362    
  ---------------------------------------------------------------------------------
                                       slack                                 16.937    

Slack (MET) :             16.978ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.162ns  (logic 0.275ns (12.719%)  route 1.887ns (87.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)  100.000   100.000 r  
                  AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    98.093    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    98.316 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.103    99.419    DISPLAY/P2S_SEG/rst_all
    Placement     SLICE_X7Y84                                                       f  DISPLAY/P2S_SEG/buff[63]_i_1/I0
    Routing       SLICE_X7Y84          LUT5 (Prop_lut5_I0_O)        0.052    99.471 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                                       net (fo=15, routed)          0.784   100.255    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    Routing       SLICE_X6Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)  120.000   120.000 r  
                  AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X6Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                                       clock pessimism             -0.832   117.818    
                                       clock uncertainty           -0.215   117.603    
                  SLICE_X6Y84          FDSE (Setup_fdse_C_S)       -0.370   117.233    DISPLAY/P2S_SEG/buff_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                        117.233    
                                       arrival time                        -100.255    
  ---------------------------------------------------------------------------------
                                       slack                                 16.978    

Slack (MET) :             16.978ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.162ns  (logic 0.275ns (12.719%)  route 1.887ns (87.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)  100.000   100.000 r  
                  AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    98.093    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    98.316 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.103    99.419    DISPLAY/P2S_SEG/rst_all
    Placement     SLICE_X7Y84                                                       f  DISPLAY/P2S_SEG/buff[63]_i_1/I0
    Routing       SLICE_X7Y84          LUT5 (Prop_lut5_I0_O)        0.052    99.471 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                                       net (fo=15, routed)          0.784   100.255    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    Routing       SLICE_X6Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)  120.000   120.000 r  
                  AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X6Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                                       clock pessimism             -0.832   117.818    
                                       clock uncertainty           -0.215   117.603    
                  SLICE_X6Y84          FDSE (Setup_fdse_C_S)       -0.370   117.233    DISPLAY/P2S_SEG/buff_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                        117.233    
                                       arrival time                        -100.255    
  ---------------------------------------------------------------------------------
                                       slack                                 16.978    

Slack (MET) :             16.978ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.162ns  (logic 0.275ns (12.719%)  route 1.887ns (87.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 118.649 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)  100.000   100.000 r  
                  AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    98.093    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    98.316 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.103    99.419    DISPLAY/P2S_SEG/rst_all
    Placement     SLICE_X7Y84                                                       f  DISPLAY/P2S_SEG/buff[63]_i_1/I0
    Routing       SLICE_X7Y84          LUT5 (Prop_lut5_I0_O)        0.052    99.471 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                                       net (fo=15, routed)          0.784   100.255    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    Routing       SLICE_X6Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)  120.000   120.000 r  
                  AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         1.555   118.649    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X6Y84          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[30]/C
                                       clock pessimism             -0.832   117.818    
                                       clock uncertainty           -0.215   117.603    
                  SLICE_X6Y84          FDSE (Setup_fdse_C_S)       -0.370   117.233    DISPLAY/P2S_SEG/buff_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                        117.233    
                                       arrival time                        -100.255    
  ---------------------------------------------------------------------------------
                                       slack                                 16.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.100ns (13.495%)  route 0.641ns (86.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  rst_all_reg/Q
                                       net (fo=1212, routed)        0.641     0.267    DISPLAY/rst_all
    Placement     SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[20]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.956    -0.502    DISPLAY/CLK_OUT3
                  SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[20]/C
                                       clock pessimism              0.339    -0.164    
                                       clock uncertainty            0.215     0.051    
                  SLICE_X3Y78          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/clk_count_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                         -0.037    
                                       arrival time                           0.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.100ns (13.495%)  route 0.641ns (86.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  rst_all_reg/Q
                                       net (fo=1212, routed)        0.641     0.267    DISPLAY/rst_all
    Placement     SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[21]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.956    -0.502    DISPLAY/CLK_OUT3
                  SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[21]/C
                                       clock pessimism              0.339    -0.164    
                                       clock uncertainty            0.215     0.051    
                  SLICE_X3Y78          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/clk_count_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                         -0.037    
                                       arrival time                           0.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.230    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.395%)  route 0.703ns (84.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  rst_all_reg/Q
                                       net (fo=1212, routed)        0.703     0.330    DISPLAY/P2S_SEG/rst_all
    Placement     SLICE_X8Y83                                                       r  DISPLAY/P2S_SEG/buff[6]_i_1/I4
    Routing       SLICE_X8Y83          LUT6 (Prop_lut6_I4_O)        0.028     0.358 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                                       net (fo=1, routed)           0.000     0.358    DISPLAY/P2S_SEG/buff[6]_i_1_n_0
    Routing       SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.929    -0.529    DISPLAY/P2S_SEG/CLK_OUT3
                  SLICE_X8Y83          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                                       clock pessimism              0.339    -0.191    
                                       clock uncertainty            0.215     0.024    
                  SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.087     0.111    DISPLAY/P2S_SEG/buff_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         -0.111    
                                       arrival time                           0.358    
  ---------------------------------------------------------------------------------
                                       slack                                  0.247    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.100ns (12.701%)  route 0.687ns (87.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  rst_all_reg/Q
                                       net (fo=1212, routed)        0.687     0.314    DISPLAY/rst_all
    Placement     SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[16]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
                  SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[16]/C
                                       clock pessimism              0.339    -0.165    
                                       clock uncertainty            0.215     0.050    
                  SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[16]
  ---------------------------------------------------------------------------------
                                       required time                         -0.036    
                                       arrival time                           0.314    
  ---------------------------------------------------------------------------------
                                       slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.100ns (12.701%)  route 0.687ns (87.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  rst_all_reg/Q
                                       net (fo=1212, routed)        0.687     0.314    DISPLAY/rst_all
    Placement     SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[17]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
                  SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[17]/C
                                       clock pessimism              0.339    -0.165    
                                       clock uncertainty            0.215     0.050    
                  SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         -0.036    
                                       arrival time                           0.314    
  ---------------------------------------------------------------------------------
                                       slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.100ns (12.701%)  route 0.687ns (87.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  rst_all_reg/Q
                                       net (fo=1212, routed)        0.687     0.314    DISPLAY/rst_all
    Placement     SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[18]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
                  SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[18]/C
                                       clock pessimism              0.339    -0.165    
                                       clock uncertainty            0.215     0.050    
                  SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[18]
  ---------------------------------------------------------------------------------
                                       required time                         -0.036    
                                       arrival time                           0.314    
  ---------------------------------------------------------------------------------
                                       slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.100ns (12.701%)  route 0.687ns (87.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  rst_all_reg/Q
                                       net (fo=1212, routed)        0.687     0.314    DISPLAY/rst_all
    Placement     SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[19]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
                  SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[19]/C
                                       clock pessimism              0.339    -0.165    
                                       clock uncertainty            0.215     0.050    
                  SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[19]
  ---------------------------------------------------------------------------------
                                       required time                         -0.036    
                                       arrival time                           0.314    
  ---------------------------------------------------------------------------------
                                       slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.100ns (12.091%)  route 0.727ns (87.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  rst_all_reg/Q
                                       net (fo=1212, routed)        0.727     0.354    DISPLAY/P2S_LED/rst_all
    Placement     SLICE_X2Y88          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/S
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_LED/CLK_OUT3
                  SLICE_X2Y88          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                                       clock pessimism              0.339    -0.154    
                                       clock uncertainty            0.215     0.061    
                  SLICE_X2Y88          FDSE (Hold_fdse_C_S)         0.006     0.067    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -0.067    
                                       arrival time                           0.354    
  ---------------------------------------------------------------------------------
                                       slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.100ns (12.091%)  route 0.727ns (87.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  rst_all_reg/Q
                                       net (fo=1212, routed)        0.727     0.354    DISPLAY/P2S_LED/rst_all
    Placement     SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_LED/CLK_OUT3
                  SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                                       clock pessimism              0.339    -0.154    
                                       clock uncertainty            0.215     0.061    
                  SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.006     0.067    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -0.067    
                                       arrival time                           0.354    
  ---------------------------------------------------------------------------------
                                       slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.100ns (12.091%)  route 0.727ns (87.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  rst_all_reg/Q
                                       net (fo=1212, routed)        0.727     0.354    DISPLAY/P2S_LED/rst_all
    Placement     SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/R
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout2 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
                  BUFGCTRL_X0Y1                                                     r  CLK_GEN/clkout3_buf/I
                  BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                                       net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_LED/CLK_OUT3
                  SLICE_X2Y88          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                                       clock pessimism              0.339    -0.154    
                                       clock uncertainty            0.215     0.061    
                  SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.006     0.067    DISPLAY/P2S_LED/FSM_onehot_state_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -0.067    
                                       arrival time                           0.354    
  ---------------------------------------------------------------------------------
                                       slack                                  0.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.750ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 0.223ns (3.240%)  route 6.660ns (96.760%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 50.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.907ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    -1.907    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    -1.684 f  rst_all_reg/Q
                                       net (fo=1212, routed)        6.660     4.976    core/register/rst_all
    Placement     SLICE_X24Y30         FDCE                                         f  core/register/register_reg[21][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.662    50.717    core/register/debug_clk
                  SLICE_X24Y30         FDCE                                         r  core/register/register_reg[21][3]/C  (IS_INVERTED)
                                       clock pessimism             -0.689    50.028    
                                       clock uncertainty           -0.095    49.934    
                  SLICE_X24Y30         FDCE (Recov_fdce_C_CLR)     -0.208    49.726    core/register/register_reg[21][3]
  ---------------------------------------------------------------------------------
                                       required time                         49.726    
                                       arrival time                          -4.976    
  ---------------------------------------------------------------------------------
                                       slack                                 44.750    

Slack (MET) :             44.752ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 0.223ns (3.241%)  route 6.658ns (96.759%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 50.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.907ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    -1.907    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    -1.684 f  rst_all_reg/Q
                                       net (fo=1212, routed)        6.658     4.974    core/register/rst_all
    Placement     SLICE_X25Y30         FDCE                                         f  core/register/register_reg[17][11]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.662    50.717    core/register/debug_clk
                  SLICE_X25Y30         FDCE                                         r  core/register/register_reg[17][11]/C  (IS_INVERTED)
                                       clock pessimism             -0.689    50.028    
                                       clock uncertainty           -0.095    49.934    
                  SLICE_X25Y30         FDCE (Recov_fdce_C_CLR)     -0.208    49.726    core/register/register_reg[17][11]
  ---------------------------------------------------------------------------------
                                       required time                         49.726    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                 44.752    

Slack (MET) :             44.752ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 0.223ns (3.241%)  route 6.658ns (96.759%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 50.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.907ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    -1.907    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    -1.684 f  rst_all_reg/Q
                                       net (fo=1212, routed)        6.658     4.974    core/register/rst_all
    Placement     SLICE_X25Y30         FDCE                                         f  core/register/register_reg[17][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.662    50.717    core/register/debug_clk
                  SLICE_X25Y30         FDCE                                         r  core/register/register_reg[17][3]/C  (IS_INVERTED)
                                       clock pessimism             -0.689    50.028    
                                       clock uncertainty           -0.095    49.934    
                  SLICE_X25Y30         FDCE (Recov_fdce_C_CLR)     -0.208    49.726    core/register/register_reg[17][3]
  ---------------------------------------------------------------------------------
                                       required time                         49.726    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                 44.752    

Slack (MET) :             44.752ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 0.223ns (3.241%)  route 6.658ns (96.759%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 50.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.907ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    -1.907    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    -1.684 f  rst_all_reg/Q
                                       net (fo=1212, routed)        6.658     4.974    core/register/rst_all
    Placement     SLICE_X25Y30         FDCE                                         f  core/register/register_reg[17][4]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.662    50.717    core/register/debug_clk
                  SLICE_X25Y30         FDCE                                         r  core/register/register_reg[17][4]/C  (IS_INVERTED)
                                       clock pessimism             -0.689    50.028    
                                       clock uncertainty           -0.095    49.934    
                  SLICE_X25Y30         FDCE (Recov_fdce_C_CLR)     -0.208    49.726    core/register/register_reg[17][4]
  ---------------------------------------------------------------------------------
                                       required time                         49.726    
                                       arrival time                          -4.974    
  ---------------------------------------------------------------------------------
                                       slack                                 44.752    

Slack (MET) :             45.270ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[14][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 0.223ns (3.505%)  route 6.139ns (96.495%))
  Logic Levels:           0  
  Clock Path Skew:        1.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.716ns = ( 50.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.907ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    -1.907    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    -1.684 f  rst_all_reg/Q
                                       net (fo=1212, routed)        6.139     4.454    core/register/rst_all
    Placement     SLICE_X24Y29         FDCE                                         f  core/register/register_reg[14][11]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.661    50.716    core/register/debug_clk
                  SLICE_X24Y29         FDCE                                         r  core/register/register_reg[14][11]/C  (IS_INVERTED)
                                       clock pessimism             -0.689    50.027    
                                       clock uncertainty           -0.095    49.933    
                  SLICE_X24Y29         FDCE (Recov_fdce_C_CLR)     -0.208    49.725    core/register/register_reg[14][11]
  ---------------------------------------------------------------------------------
                                       required time                         49.725    
                                       arrival time                          -4.454    
  ---------------------------------------------------------------------------------
                                       slack                                 45.270    

Slack (MET) :             45.270ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[14][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 0.223ns (3.505%)  route 6.139ns (96.495%))
  Logic Levels:           0  
  Clock Path Skew:        1.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.716ns = ( 50.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.907ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    -1.907    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    -1.684 f  rst_all_reg/Q
                                       net (fo=1212, routed)        6.139     4.454    core/register/rst_all
    Placement     SLICE_X24Y29         FDCE                                         f  core/register/register_reg[14][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.661    50.716    core/register/debug_clk
                  SLICE_X24Y29         FDCE                                         r  core/register/register_reg[14][3]/C  (IS_INVERTED)
                                       clock pessimism             -0.689    50.027    
                                       clock uncertainty           -0.095    49.933    
                  SLICE_X24Y29         FDCE (Recov_fdce_C_CLR)     -0.208    49.725    core/register/register_reg[14][3]
  ---------------------------------------------------------------------------------
                                       required time                         49.725    
                                       arrival time                          -4.454    
  ---------------------------------------------------------------------------------
                                       slack                                 45.270    

Slack (MET) :             45.272ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 0.223ns (3.507%)  route 6.136ns (96.493%))
  Logic Levels:           0  
  Clock Path Skew:        1.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.716ns = ( 50.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.907ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    -1.907    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    -1.684 f  rst_all_reg/Q
                                       net (fo=1212, routed)        6.136     4.452    core/register/rst_all
    Placement     SLICE_X25Y29         FDCE                                         f  core/register/register_reg[12][11]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.661    50.716    core/register/debug_clk
                  SLICE_X25Y29         FDCE                                         r  core/register/register_reg[12][11]/C  (IS_INVERTED)
                                       clock pessimism             -0.689    50.027    
                                       clock uncertainty           -0.095    49.933    
                  SLICE_X25Y29         FDCE (Recov_fdce_C_CLR)     -0.208    49.725    core/register/register_reg[12][11]
  ---------------------------------------------------------------------------------
                                       required time                         49.725    
                                       arrival time                          -4.452    
  ---------------------------------------------------------------------------------
                                       slack                                 45.272    

Slack (MET) :             45.272ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 0.223ns (3.507%)  route 6.136ns (96.493%))
  Logic Levels:           0  
  Clock Path Skew:        1.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.716ns = ( 50.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.907ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    -1.907    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    -1.684 f  rst_all_reg/Q
                                       net (fo=1212, routed)        6.136     4.452    core/register/rst_all
    Placement     SLICE_X25Y29         FDCE                                         f  core/register/register_reg[12][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.661    50.716    core/register/debug_clk
                  SLICE_X25Y29         FDCE                                         r  core/register/register_reg[12][3]/C  (IS_INVERTED)
                                       clock pessimism             -0.689    50.027    
                                       clock uncertainty           -0.095    49.933    
                  SLICE_X25Y29         FDCE (Recov_fdce_C_CLR)     -0.208    49.725    core/register/register_reg[12][3]
  ---------------------------------------------------------------------------------
                                       required time                         49.725    
                                       arrival time                          -4.452    
  ---------------------------------------------------------------------------------
                                       slack                                 45.272    

Slack (MET) :             45.272ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[12][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.359ns  (logic 0.223ns (3.507%)  route 6.136ns (96.493%))
  Logic Levels:           0  
  Clock Path Skew:        1.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.716ns = ( 50.716 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.907ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    -1.907    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    -1.684 f  rst_all_reg/Q
                                       net (fo=1212, routed)        6.136     4.452    core/register/rst_all
    Placement     SLICE_X25Y29         FDCE                                         f  core/register/register_reg[12][4]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.661    50.716    core/register/debug_clk
                  SLICE_X25Y29         FDCE                                         r  core/register/register_reg[12][4]/C  (IS_INVERTED)
                                       clock pessimism             -0.689    50.027    
                                       clock uncertainty           -0.095    49.933    
                  SLICE_X25Y29         FDCE (Recov_fdce_C_CLR)     -0.208    49.725    core/register/register_reg[12][4]
  ---------------------------------------------------------------------------------
                                       required time                         49.725    
                                       arrival time                          -4.452    
  ---------------------------------------------------------------------------------
                                       slack                                 45.272    

Slack (MET) :             45.481ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 0.223ns (3.625%)  route 5.928ns (96.375%))
  Logic Levels:           0  
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 50.717 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.907ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.687    -1.907    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.223    -1.684 f  rst_all_reg/Q
                                       net (fo=1212, routed)        5.928     4.244    core/register/rst_all
    Placement     SLICE_X24Y31         FDCE                                         f  core/register/register_reg[21][11]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 fall edge)   50.000    50.000 f  
                  AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                                       net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              f  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   f  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     f  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     f  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     f  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.662    50.717    core/register/debug_clk
                  SLICE_X24Y31         FDCE                                         r  core/register/register_reg[21][11]/C  (IS_INVERTED)
                                       clock pessimism             -0.689    50.028    
                                       clock uncertainty           -0.095    49.934    
                  SLICE_X24Y31         FDCE (Recov_fdce_C_CLR)     -0.208    49.726    core/register/register_reg[21][11]
  ---------------------------------------------------------------------------------
                                       required time                         49.726    
                                       arrival time                          -4.244    
  ---------------------------------------------------------------------------------
                                       slack                                 45.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/PCurrent_ID_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.100ns (5.219%)  route 1.816ns (94.781%))
  Logic Levels:           0  
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.816     1.442    core/reg_ID/rst_all
    Placement     SLICE_X33Y49         FDCE                                         f  core/reg_ID/PCurrent_ID_reg[27]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.000     0.836    core/reg_ID/debug_clk
                  SLICE_X33Y49         FDCE                                         r  core/reg_ID/PCurrent_ID_reg[27]/C
                                       clock pessimism              0.266     1.102    
                  SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.069     1.033    core/reg_ID/PCurrent_ID_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         -1.033    
                                       arrival time                           1.442    
  ---------------------------------------------------------------------------------
                                       slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/PCurrent_ID_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.100ns (5.219%)  route 1.816ns (94.781%))
  Logic Levels:           0  
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.816     1.442    core/reg_ID/rst_all
    Placement     SLICE_X33Y49         FDCE                                         f  core/reg_ID/PCurrent_ID_reg[29]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.000     0.836    core/reg_ID/debug_clk
                  SLICE_X33Y49         FDCE                                         r  core/reg_ID/PCurrent_ID_reg[29]/C
                                       clock pessimism              0.266     1.102    
                  SLICE_X33Y49         FDCE (Remov_fdce_C_CLR)     -0.069     1.033    core/reg_ID/PCurrent_ID_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         -1.033    
                                       arrival time                           1.442    
  ---------------------------------------------------------------------------------
                                       slack                                  0.409    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.100ns (4.977%)  route 1.909ns (95.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.909     1.536    core/REG_PC/rst_all
    Placement     SLICE_X32Y48         FDCE                                         f  core/REG_PC/Q_reg[28]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.000     0.836    core/REG_PC/debug_clk
                  SLICE_X32Y48         FDCE                                         r  core/REG_PC/Q_reg[28]/C
                                       clock pessimism              0.266     1.102    
                  SLICE_X32Y48         FDCE (Remov_fdce_C_CLR)     -0.069     1.033    core/REG_PC/Q_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                         -1.033    
                                       arrival time                           1.536    
  ---------------------------------------------------------------------------------
                                       slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.100ns (4.977%)  route 1.909ns (95.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 f  rst_all_reg/Q
                                       net (fo=1212, routed)        1.909     1.536    core/REG_PC/rst_all
    Placement     SLICE_X32Y48         FDCE                                         f  core/REG_PC/Q_reg[29]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        1.000     0.836    core/REG_PC/debug_clk
                  SLICE_X32Y48         FDCE                                         r  core/REG_PC/Q_reg[29]/C
                                       clock pessimism              0.266     1.102    
                  SLICE_X32Y48         FDCE (Remov_fdce_C_CLR)     -0.069     1.033    core/REG_PC/Q_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         -1.033    
                                       arrival time                           1.536    
  ---------------------------------------------------------------------------------
                                       slack                                  0.503    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/PCurrent_ID_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.100ns (4.719%)  route 2.019ns (95.281%))
  Logic Levels:           0  
  Clock Path Skew:        1.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 f  rst_all_reg/Q
                                       net (fo=1212, routed)        2.019     1.645    core/reg_ID/rst_all
    Placement     SLICE_X42Y46         FDCE                                         f  core/reg_ID/PCurrent_ID_reg[22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.993     0.829    core/reg_ID/debug_clk
                  SLICE_X42Y46         FDCE                                         r  core/reg_ID/PCurrent_ID_reg[22]/C
                                       clock pessimism              0.266     1.095    
                  SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.050     1.045    core/reg_ID/PCurrent_ID_reg[22]
  ---------------------------------------------------------------------------------
                                       required time                         -1.045    
                                       arrival time                           1.645    
  ---------------------------------------------------------------------------------
                                       slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/PCurrent_ID_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.100ns (4.719%)  route 2.019ns (95.281%))
  Logic Levels:           0  
  Clock Path Skew:        1.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 f  rst_all_reg/Q
                                       net (fo=1212, routed)        2.019     1.645    core/reg_ID/rst_all
    Placement     SLICE_X42Y46         FDCE                                         f  core/reg_ID/PCurrent_ID_reg[23]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.993     0.829    core/reg_ID/debug_clk
                  SLICE_X42Y46         FDCE                                         r  core/reg_ID/PCurrent_ID_reg[23]/C
                                       clock pessimism              0.266     1.095    
                  SLICE_X42Y46         FDCE (Remov_fdce_C_CLR)     -0.050     1.045    core/reg_ID/PCurrent_ID_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                         -1.045    
                                       arrival time                           1.645    
  ---------------------------------------------------------------------------------
                                       slack                                  0.600    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.100ns (4.049%)  route 2.370ns (95.951%))
  Logic Levels:           0  
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 f  rst_all_reg/Q
                                       net (fo=1212, routed)        2.370     1.996    core/reg_ID/rst_all
    Placement     SLICE_X39Y37         FDCE                                         f  core/reg_ID/IR_ID_reg[20]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.991     0.827    core/reg_ID/debug_clk
                  SLICE_X39Y37         FDCE                                         r  core/reg_ID/IR_ID_reg[20]/C
                                       clock pessimism              0.266     1.093    
                  SLICE_X39Y37         FDCE (Remov_fdce_C_CLR)     -0.069     1.024    core/reg_ID/IR_ID_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                         -1.024    
                                       arrival time                           1.996    
  ---------------------------------------------------------------------------------
                                       slack                                  0.972    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[21]_rep__0/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.100ns (4.049%)  route 2.370ns (95.951%))
  Logic Levels:           0  
  Clock Path Skew:        1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 f  rst_all_reg/Q
                                       net (fo=1212, routed)        2.370     1.996    core/reg_ID/rst_all
    Placement     SLICE_X39Y37         FDCE                                         f  core/reg_ID/IR_ID_reg[21]_rep__0/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.991     0.827    core/reg_ID/debug_clk
                  SLICE_X39Y37         FDCE                                         r  core/reg_ID/IR_ID_reg[21]_rep__0/C
                                       clock pessimism              0.266     1.093    
                  SLICE_X39Y37         FDCE (Remov_fdce_C_CLR)     -0.069     1.024    core/reg_ID/IR_ID_reg[21]_rep__0
  ---------------------------------------------------------------------------------
                                       required time                         -1.024    
                                       arrival time                           1.996    
  ---------------------------------------------------------------------------------
                                       slack                                  0.972    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.100ns (3.974%)  route 2.416ns (96.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 f  rst_all_reg/Q
                                       net (fo=1212, routed)        2.416     2.043    core/REG_PC/rst_all
    Placement     SLICE_X33Y43         FDCE                                         f  core/REG_PC/Q_reg[16]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.999     0.835    core/REG_PC/debug_clk
                  SLICE_X33Y43         FDCE                                         r  core/REG_PC/Q_reg[16]/C
                                       clock pessimism              0.266     1.101    
                  SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.069     1.032    core/REG_PC/Q_reg[16]
  ---------------------------------------------------------------------------------
                                       required time                         -1.032    
                                       arrival time                           2.043    
  ---------------------------------------------------------------------------------
                                       slack                                  1.011    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.100ns (3.974%)  route 2.416ns (96.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.719    -0.474    clk_cpu
                  SLICE_X4Y80          FDRE                                         r  rst_all_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.374 f  rst_all_reg/Q
                                       net (fo=1212, routed)        2.416     2.043    core/REG_PC/rst_all
    Placement     SLICE_X33Y43         FDCE                                         f  core/REG_PC/Q_reg[17]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clkout3 rise edge)    0.000     0.000 r  
                  AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                                       net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
                  AC18                                                              r  CLK_DIFF/IBUFGDS_inst/I
                  AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                                       net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
                  MMCME2_ADV_X1Y0                                                   r  CLK_GEN/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                                   -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                                       net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
                  BUFGCTRL_X0Y3                                                     r  CLK_GEN/clkout4_buf/I
                  BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                                       net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
                  SLICE_X80Y192                                                     r  BTN_SCAN/IR_ID[30]_i_4/I2
                  SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/IR_ID[30]_i_4/O
                                       net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
                  BUFGCTRL_X0Y0                                                     r  IR_ID_reg[30]_i_3/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  IR_ID_reg[30]_i_3/O
                                       net (fo=4796, routed)        0.999     0.835    core/REG_PC/debug_clk
                  SLICE_X33Y43         FDCE                                         r  core/REG_PC/Q_reg[17]/C
                                       clock pessimism              0.266     1.101    
                  SLICE_X33Y43         FDCE (Remov_fdce_C_CLR)     -0.069     1.032    core/REG_PC/Q_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         -1.032    
                                       arrival time                           2.043    
  ---------------------------------------------------------------------------------
                                       slack                                  1.011    





