#밑바닥부터만드는컴퓨터시스템/1장_불논리
#2020년/01월/03일

# Chap01. Gate Implementation Project
## 목표
- 모든 게이트의 기본이 되는 Nand Gate를 조합하여 아래의 논리 게이트를 HDL로 구현

	- **Nand Gate**
	- Not
	- And
	- Or
	- Xor
	- Mux
	- DMux
	- Multibit And
	- Multibit Or
	- Multibit Mux16
	- Multibit DMux

## 구현 언어
- Hdl ( Hardware Description Language )

## 주의점
- 배열의 인덱스가 역순이다. 예시) sel[3]:=[5,3,2] -> sel[2]는 5이다.  

## 구현
- Not
```vhdl
/**
 * Not gate:
 * out = not in
 */

CHIP Not {
    IN in;
    OUT out;

    PARTS:
    // Put your code here:
    Nand(a=in, b=in, out=out);
}

```

- And
```vhdl
/**
 * And gate:
 * out = 1 if (a == 1 and b == 1)
 *       0 otherwise
 */

CHIP And {
    IN a, b;
    OUT out;

    PARTS:
    // Put your code here:
    Nand(a=a, b=b, out=nout);
    Not(in=nout, out=out);
}

```

- Or
```vhdl
 /**
 * Or gate:
 * out = 1 if (a == 1 or b == 1)
 *       0 otherwise
 */

CHIP Or {
    IN a, b;
    OUT out;

    PARTS:
    // Put your code here:
    Not(in=a, out=nota);
    Not(in=b, out=notb);
    Nand(a=nota, b=notb, out=out);
}


```

- Xor
```vhdl
/**
 * Exclusive-or gate:
 * out = not (a == b)
 */

CHIP Xor {
    IN a, b;
    OUT out;

    PARTS:
    // Put your code here:
    Not(in=a, out=nota);
    Not(in=b, out=notb);
    And(a=a, b=notb, out=w1);
    And(a=b, b=nota, out=w2);
    Or(a=w1, b=w2, out=out);
}

```

- Mux
```vhdl
/** 
 * Multiplexor:
 * out = a if sel == 0
 *       b otherwise
 */

CHIP Mux {
    IN a, b, sel;
    OUT out;

    PARTS:
    // Put your code here:
    Not(in=sel, out=notsel);
    And(a=a, b=notsel, out=w1);
    And(a=b, b=sel, out=w2);
    Or(a=w1, b=w2, out=out);
}

```
- DMux
```vhdl
/**
 * Demultiplexor:
 * {a, b} = {in, 0} if sel == 0
 *          {0, in} if sel == 1
 */

CHIP DMux {
    IN in, sel;
    OUT a, b;

    PARTS:
    // Put your code here:
    Not(in=sel, out=notsel);
    And(a=in, b=notsel, out=a);
    And(a=in, b=sel, out=b);

}
```

- Mux4Way16
```vhdl
/**
 * 4-way 16-bit multiplexor:
 * out = a if sel == 00
 *       b if sel == 01
 *       c if sel == 10
 *       d if sel == 11
 */

CHIP Mux4Way16 {
    IN a[16], b[16], c[16], d[16], sel[2];
    OUT out[16];

    PARTS:
    // Put your code here:
    Mux16(a=a, b=c, sel=sel[1], out=out1);
    Mux16(a=b, b=d, sel=sel[1], out=out2);
    Mux16(a=out1, b=out2, sel=sel[0], out=out);

}

```

- Mux8Way16
```vhdl
/**
 * 8-way 16-bit multiplexor:
 * out = a if sel == 000
 *       b if sel == 001
 *       etc.
 *       h if sel == 111
 */

CHIP Mux8Way16 {
    IN a[16], b[16], c[16], d[16],
       e[16], f[16], g[16], h[16],
       sel[3];
    OUT out[16];

    PARTS:
    // Put your code here:
    Mux16(a=a, b=e, sel=sel[2], out=out1);
    Mux16(a=b, b=f, sel=sel[2], out=out2);
    Mux16(a=c, b=g, sel=sel[2], out=out3);
    Mux16(a=d, b=h, sel=sel[2], out=out4);

    Mux16(a=out1, b=out3, sel=sel[1], out=out5);
    Mux16(a=out2, b=out4, sel=sel[1], out=out6);
    Mux16(a=out5, b=out6, sel=sel[0], out=out);
}

```

- DMux4Way
```vhdl
CHIP DMux4Way {
    IN in, sel[2];
    OUT a, b, c, d;

    PARTS:
    DMux(in=in,sel=sel[1],a=ao,b=bo);
    DMux(in=ao,sel=sel[0],a=a,b=b);
    DMux(in=bo,sel=sel[0],a=c,b=d);
}

```
- DMux8Way
```vhdl
CHIP DMux8Way {
    IN in, sel[3];
    OUT a, b, c, d, e, f, g, h;

    PARTS:
  DMux(in=in,sel=sel[2],a=ao,b=bo);
  DMux(in=ao,sel=sel[1],a=aoo,b=boo);
  DMux(in=bo,sel=sel[1],a=coo,b=doo);
  DMux(in=aoo,sel=sel[0],a=a,b=b);
  DMux(in=boo,sel=sel[0],a=c,b=d);
  DMux(in=coo,sel=sel[0],a=e,b=f);
  DMux(in=doo,sel=sel[0],a=g,b=h);
}

```


## 수식을 도식화하는 습관을 갖자.
- 이론적인 부분(불 대수식) -> HW를 이용한 구현(논리 게이트 도식화 & 설계)
![](%E1%84%86%E1%85%B5%E1%87%80%E1%84%87%E1%85%A1%E1%84%83%E1%85%A1%E1%86%A8%E1%84%87%E1%85%AE%E1%84%90%E1%85%A5%E1%84%86%E1%85%A1%E1%86%AB%E1%84%83%E1%85%B3%E1%84%82%E1%85%B3%E1%86%AB%E1%84%8F%E1%85%A5%E1%86%B7%E1%84%91%E1%85%B2%E1%84%90%E1%85%A5%E1%84%89%E1%85%B5%E1%84%89%E1%85%B3%E1%84%90%E1%85%A6%E1%86%B71%E1%84%8C%E1%85%A1%E1%86%BC_%E1%84%87%E1%85%AE%E1%86%AF%E1%84%82%E1%85%A9%E1%86%AB%E1%84%85%E1%85%B5/5978DD1B-C847-49BE-A285-719F3008A9F8.png)

