# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Progetto_10.srcs/sources_1/imports/sources_1/new/MEM.vhd" \
"../../../../Progetto_10.srcs/sources_1/new/ROM_8x8.vhd" \
"../../../../Progetto_10.srcs/sources_1/imports/Interfaccia DiligentRS232Ref/RS232RefComp.vhd" \
"../../../../Progetto_10.srcs/sources_1/imports/new/clock_divider.vhd" \
"../../../../Progetto_10.srcs/sources_1/new/control_unit_a.vhd" \
"../../../../Progetto_10.srcs/sources_1/new/control_unit_b.vhd" \
"../../../../Progetto_10.srcs/sources_1/imports/sources_1/imports/new/gen_counter.vhd" \
"../../../../Progetto_10.srcs/sources_1/new/system.vhd" \
"../../../../Progetto_10.srcs/sources_1/new/system_a.vhd" \
"../../../../Progetto_10.srcs/sources_1/new/system_b.vhd" \
"../../../../Progetto_10.srcs/sim_systems/new/system_ab_tb.vhd" \

# Do not sort compile order
nosort
