Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 03:34:56 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_104_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum16_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 1.012ns (28.284%)  route 2.566ns (71.716%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.189ns = ( 6.189 - 4.000 ) 
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.757ns (routing 0.711ns, distribution 1.046ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.646ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13271, routed)       1.757     2.708    Delay1No12_instance/clk_IBUF_BUFG
    SLICE_X122Y378       FDCE                                         r  Delay1No12_instance/Y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y378       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.786 r  Delay1No12_instance/Y_reg[9]/Q
                         net (fo=4, routed)           0.660     3.446    Delay1No12_instance/Q[9]
    SLICE_X128Y394       LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.570 r  Delay1No12_instance/geqOp_carry_i_12__3/O
                         net (fo=1, routed)           0.014     3.584    Sum16_2_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X128Y394       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.740 r  Sum16_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.766    Sum16_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X128Y395       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.781 r  Sum16_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.807    Sum16_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X128Y396       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.859 r  Sum16_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.391     4.250    Delay1No12_instance/CO[0]
    SLICE_X126Y395       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     4.302 f  Delay1No12_instance/shiftedFracY_d1[49]_i_10__3/O
                         net (fo=2, routed)           0.361     4.663    Delay1No12_instance/shiftedFracY_d1[49]_i_10__3_n_0
    SLICE_X129Y395       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     4.764 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.302     5.066    Delay1No12_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X126Y396       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.164 r  Delay1No12_instance/shiftedFracY_d1[49]_i_7__3/O
                         net (fo=32, routed)          0.291     5.455    Delay1No13_instance/Y_reg[23]_0
    SLICE_X123Y394       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.544 r  Delay1No13_instance/shiftedFracY_d1[38]_i_2__3/O
                         net (fo=4, routed)           0.309     5.853    Delay1No13_instance/Sum16_2_impl_instance/level2[15]
    SLICE_X121Y397       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.978 r  Delay1No13_instance/shiftedFracY_d1[30]_i_3__3/O
                         net (fo=2, routed)           0.114     6.092    Delay1No12_instance/Y_reg[26]_0[7]
    SLICE_X122Y397       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     6.214 r  Delay1No12_instance/shiftedFracY_d1[30]_i_1__3/O
                         net (fo=1, routed)           0.072     6.286    Sum16_2_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X122Y397       FDRE                                         r  Sum16_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13271, routed)       1.529     6.189    Sum16_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X122Y397       FDRE                                         r  Sum16_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.406     6.595    
                         clock uncertainty           -0.035     6.559    
    SLICE_X122Y397       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.584    Sum16_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                  0.299    




