$date
	Fri Jan 19 12:48:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module series_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module SER $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 32 % s0 $end
$var parameter 32 & s1 $end
$var parameter 32 ' s2 $end
$var parameter 32 ( s3 $end
$var parameter 32 ) s4 $end
$var parameter 32 * s5 $end
$var reg 3 + nstate [0:2] $end
$var reg 3 , pstate [0:2] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 *
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx ,
bx +
x$
x#
0"
x!
$end
#1
0$
0#
#2
b0 +
0!
b0 ,
1#
#3
0#
#5
1"
#10
0"
#13
b1 +
1$
#15
b1 ,
1"
#20
0"
#25
1"
#30
0"
#33
b10 +
0$
#35
b0 +
b10 ,
1"
#40
0"
#43
b11 +
1$
#45
b0 +
b11 ,
1"
#50
0"
#53
b100 +
0$
#55
b0 +
b100 ,
1"
#60
0"
#63
b101 +
1$
#65
b100 +
1!
b101 ,
1"
#70
0"
#73
b0 +
0$
#75
0!
b0 ,
1"
#80
0"
#83
b1 +
1$
#85
b1 ,
1"
#90
0"
#95
1"
#100
0"
#103
