// Seed: 3729121486
module module_0 (
    output wire id_0,
    output tri1 id_1,
    output supply1 id_2,
    output wire id_3
);
  always disable id_5;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri id_8,
    input uwire id_9,
    output uwire id_10,
    output wire id_11,
    input supply1 id_12,
    output supply1 id_13,
    input supply0 id_14,
    input supply0 id_15,
    output wor id_16,
    input wire id_17,
    inout tri0 id_18,
    output wire id_19,
    input wire id_20,
    output wor id_21,
    output wand id_22,
    output supply0 id_23
);
  module_0 modCall_1 (
      id_7,
      id_18,
      id_13,
      id_13
  );
  wire id_25, id_26, id_27, id_28, id_29;
  initial id_16 = 1;
endmodule
