
AD7177_H723ZG_20250612_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001af68  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e68  0801b238  0801b238  0001c238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801e0a0  0801e0a0  0001f0a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801e0a8  0801e0a8  0001f0a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801e0ac  0801e0ac  0001f0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000098  24004984  0801e0b0  0001f984  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .lwip_sec     00004983  24000000  24000000  00020000  2**2
                  ALLOC
  8 .bss          00010404  24004a1c  0801e148  0001fa1c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  24014e20  0801e148  0001fe20  2**0
                  ALLOC
 10 .lwip_sec     00000160  30000000  30000000  00020000  2**2
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0001fa1c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00037bcf  00000000  00000000  0001fa4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000080f3  00000000  00000000  00057619  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000027b8  00000000  00000000  0005f710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001f4b  00000000  00000000  00061ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012d27  00000000  00000000  00063e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003d80c  00000000  00000000  00076b3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00171d2c  00000000  00000000  000b4346  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00226072  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ae00  00000000  00000000  002260b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00230eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24004a1c 	.word	0x24004a1c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801b220 	.word	0x0801b220

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24004a20 	.word	0x24004a20
 800030c:	0801b220 	.word	0x0801b220

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b084      	sub	sp, #16
 80003b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80003b6:	f000 fe9b 	bl	80010f0 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003ba:	4b4e      	ldr	r3, [pc, #312]	@ (80004f4 <main+0x144>)
 80003bc:	695b      	ldr	r3, [r3, #20]
 80003be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d11b      	bne.n	80003fe <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80003c6:	f3bf 8f4f 	dsb	sy
}
 80003ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003cc:	f3bf 8f6f 	isb	sy
}
 80003d0:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80003d2:	4b48      	ldr	r3, [pc, #288]	@ (80004f4 <main+0x144>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80003da:	f3bf 8f4f 	dsb	sy
}
 80003de:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003e0:	f3bf 8f6f 	isb	sy
}
 80003e4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80003e6:	4b43      	ldr	r3, [pc, #268]	@ (80004f4 <main+0x144>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	4a42      	ldr	r2, [pc, #264]	@ (80004f4 <main+0x144>)
 80003ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003f0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80003f2:	f3bf 8f4f 	dsb	sy
}
 80003f6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003f8:	f3bf 8f6f 	isb	sy
}
 80003fc:	e000      	b.n	8000400 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003fe:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000400:	4b3c      	ldr	r3, [pc, #240]	@ (80004f4 <main+0x144>)
 8000402:	695b      	ldr	r3, [r3, #20]
 8000404:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000408:	2b00      	cmp	r3, #0
 800040a:	d138      	bne.n	800047e <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800040c:	4b39      	ldr	r3, [pc, #228]	@ (80004f4 <main+0x144>)
 800040e:	2200      	movs	r2, #0
 8000410:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000414:	f3bf 8f4f 	dsb	sy
}
 8000418:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800041a:	4b36      	ldr	r3, [pc, #216]	@ (80004f4 <main+0x144>)
 800041c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000420:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000422:	68fb      	ldr	r3, [r7, #12]
 8000424:	0b5b      	lsrs	r3, r3, #13
 8000426:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800042a:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	08db      	lsrs	r3, r3, #3
 8000430:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000434:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000436:	68bb      	ldr	r3, [r7, #8]
 8000438:	015a      	lsls	r2, r3, #5
 800043a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800043e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000440:	687a      	ldr	r2, [r7, #4]
 8000442:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000444:	492b      	ldr	r1, [pc, #172]	@ (80004f4 <main+0x144>)
 8000446:	4313      	orrs	r3, r2
 8000448:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	1e5a      	subs	r2, r3, #1
 8000450:	607a      	str	r2, [r7, #4]
 8000452:	2b00      	cmp	r3, #0
 8000454:	d1ef      	bne.n	8000436 <main+0x86>
    } while(sets-- != 0U);
 8000456:	68bb      	ldr	r3, [r7, #8]
 8000458:	1e5a      	subs	r2, r3, #1
 800045a:	60ba      	str	r2, [r7, #8]
 800045c:	2b00      	cmp	r3, #0
 800045e:	d1e5      	bne.n	800042c <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000460:	f3bf 8f4f 	dsb	sy
}
 8000464:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000466:	4b23      	ldr	r3, [pc, #140]	@ (80004f4 <main+0x144>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	4a22      	ldr	r2, [pc, #136]	@ (80004f4 <main+0x144>)
 800046c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000470:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000472:	f3bf 8f4f 	dsb	sy
}
 8000476:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000478:	f3bf 8f6f 	isb	sy
}
 800047c:	e000      	b.n	8000480 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800047e:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000480:	f001 fc38 	bl	8001cf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000484:	f000 f84a 	bl	800051c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000488:	f000 f8ba 	bl	8000600 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048c:	f000 fb2c 	bl	8000ae8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000490:	f000 faf2 	bl	8000a78 <MX_DMA_Init>
  MX_TIM2_Init();
 8000494:	f000 fa2c 	bl	80008f0 <MX_TIM2_Init>
  MX_SPI4_Init();
 8000498:	f000 f928 	bl	80006ec <MX_SPI4_Init>
  MX_TIM23_Init();
 800049c:	f000 fa9c 	bl	80009d8 <MX_TIM23_Init>
  MX_TIM1_Init();
 80004a0:	f000 f97c 	bl	800079c <MX_TIM1_Init>
  MX_SPI1_Init();
 80004a4:	f000 f8ca 	bl	800063c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	2140      	movs	r1, #64	@ 0x40
 80004ac:	4812      	ldr	r0, [pc, #72]	@ (80004f8 <main+0x148>)
 80004ae:	f005 fc21 	bl	8005cf4 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, (uint8_t*)resetSequence, 8, 50);
 80004b2:	2332      	movs	r3, #50	@ 0x32
 80004b4:	2208      	movs	r2, #8
 80004b6:	4911      	ldr	r1, [pc, #68]	@ (80004fc <main+0x14c>)
 80004b8:	4811      	ldr	r0, [pc, #68]	@ (8000500 <main+0x150>)
 80004ba:	f008 f843 	bl	8008544 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80004be:	2201      	movs	r2, #1
 80004c0:	2140      	movs	r1, #64	@ 0x40
 80004c2:	480d      	ldr	r0, [pc, #52]	@ (80004f8 <main+0x148>)
 80004c4:	f005 fc16 	bl	8005cf4 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004c8:	f00b f928 	bl	800b71c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80004cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000504 <main+0x154>)
 80004ce:	2100      	movs	r1, #0
 80004d0:	480d      	ldr	r0, [pc, #52]	@ (8000508 <main+0x158>)
 80004d2:	f00b f982 	bl	800b7da <osThreadNew>
 80004d6:	4603      	mov	r3, r0
 80004d8:	4a0c      	ldr	r2, [pc, #48]	@ (800050c <main+0x15c>)
 80004da:	6013      	str	r3, [r2, #0]

  /* creation of ethernetTask */
  ethernetTaskHandle = osThreadNew(startEthernetTask, NULL, &ethernetTask_attributes);
 80004dc:	4a0c      	ldr	r2, [pc, #48]	@ (8000510 <main+0x160>)
 80004de:	2100      	movs	r1, #0
 80004e0:	480c      	ldr	r0, [pc, #48]	@ (8000514 <main+0x164>)
 80004e2:	f00b f97a 	bl	800b7da <osThreadNew>
 80004e6:	4603      	mov	r3, r0
 80004e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000518 <main+0x168>)
 80004ea:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80004ec:	f00b f93a 	bl	800b764 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004f0:	bf00      	nop
 80004f2:	e7fd      	b.n	80004f0 <main+0x140>
 80004f4:	e000ed00 	.word	0xe000ed00
 80004f8:	58020400 	.word	0x58020400
 80004fc:	24004984 	.word	0x24004984
 8000500:	24004a38 	.word	0x24004a38
 8000504:	0801de24 	.word	0x0801de24
 8000508:	08000fc9 	.word	0x08000fc9
 800050c:	24004e0c 	.word	0x24004e0c
 8000510:	0801de48 	.word	0x0801de48
 8000514:	08000fd9 	.word	0x08000fd9
 8000518:	24004e10 	.word	0x24004e10

0800051c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b09c      	sub	sp, #112	@ 0x70
 8000520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000522:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000526:	224c      	movs	r2, #76	@ 0x4c
 8000528:	2100      	movs	r1, #0
 800052a:	4618      	mov	r0, r3
 800052c:	f019 ff77 	bl	801a41e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000530:	1d3b      	adds	r3, r7, #4
 8000532:	2220      	movs	r2, #32
 8000534:	2100      	movs	r1, #0
 8000536:	4618      	mov	r0, r3
 8000538:	f019 ff71 	bl	801a41e <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800053c:	2002      	movs	r0, #2
 800053e:	f005 fc0d 	bl	8005d5c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000542:	2300      	movs	r3, #0
 8000544:	603b      	str	r3, [r7, #0]
 8000546:	4b2d      	ldr	r3, [pc, #180]	@ (80005fc <SystemClock_Config+0xe0>)
 8000548:	699b      	ldr	r3, [r3, #24]
 800054a:	4a2c      	ldr	r2, [pc, #176]	@ (80005fc <SystemClock_Config+0xe0>)
 800054c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000550:	6193      	str	r3, [r2, #24]
 8000552:	4b2a      	ldr	r3, [pc, #168]	@ (80005fc <SystemClock_Config+0xe0>)
 8000554:	699b      	ldr	r3, [r3, #24]
 8000556:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800055a:	603b      	str	r3, [r7, #0]
 800055c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800055e:	bf00      	nop
 8000560:	4b26      	ldr	r3, [pc, #152]	@ (80005fc <SystemClock_Config+0xe0>)
 8000562:	699b      	ldr	r3, [r3, #24]
 8000564:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000568:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800056c:	d1f8      	bne.n	8000560 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800056e:	2303      	movs	r3, #3
 8000570:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000572:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000576:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000578:	2301      	movs	r3, #1
 800057a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800057c:	2340      	movs	r3, #64	@ 0x40
 800057e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000580:	2302      	movs	r3, #2
 8000582:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000584:	2302      	movs	r3, #2
 8000586:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000588:	2304      	movs	r3, #4
 800058a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 800058c:	f240 1313 	movw	r3, #275	@ 0x113
 8000590:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000592:	2301      	movs	r3, #1
 8000594:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000596:	2304      	movs	r3, #4
 8000598:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800059a:	2302      	movs	r3, #2
 800059c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 800059e:	2304      	movs	r3, #4
 80005a0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80005a2:	2300      	movs	r3, #0
 80005a4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005ae:	4618      	mov	r0, r3
 80005b0:	f005 fc0e 	bl	8005dd0 <HAL_RCC_OscConfig>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80005ba:	f000 fdfb 	bl	80011b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005be:	233f      	movs	r3, #63	@ 0x3f
 80005c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c2:	2303      	movs	r3, #3
 80005c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80005c6:	2300      	movs	r3, #0
 80005c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80005ca:	2308      	movs	r3, #8
 80005cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80005ce:	2340      	movs	r3, #64	@ 0x40
 80005d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80005d2:	2340      	movs	r3, #64	@ 0x40
 80005d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 80005d6:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80005da:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80005dc:	2340      	movs	r3, #64	@ 0x40
 80005de:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80005e0:	1d3b      	adds	r3, r7, #4
 80005e2:	2103      	movs	r1, #3
 80005e4:	4618      	mov	r0, r3
 80005e6:	f005 ffcd 	bl	8006584 <HAL_RCC_ClockConfig>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 80005f0:	f000 fde0 	bl	80011b4 <Error_Handler>
  }
}
 80005f4:	bf00      	nop
 80005f6:	3770      	adds	r7, #112	@ 0x70
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	58024800 	.word	0x58024800

08000600 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b0ae      	sub	sp, #184	@ 0xb8
 8000604:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000606:	463b      	mov	r3, r7
 8000608:	22b8      	movs	r2, #184	@ 0xb8
 800060a:	2100      	movs	r1, #0
 800060c:	4618      	mov	r0, r3
 800060e:	f019 ff06 	bl	801a41e <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000612:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000616:	f04f 0300 	mov.w	r3, #0
 800061a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 800061e:	2300      	movs	r3, #0
 8000620:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000622:	463b      	mov	r3, r7
 8000624:	4618      	mov	r0, r3
 8000626:	f006 fb65 	bl	8006cf4 <HAL_RCCEx_PeriphCLKConfig>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d001      	beq.n	8000634 <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 8000630:	f000 fdc0 	bl	80011b4 <Error_Handler>
  }
}
 8000634:	bf00      	nop
 8000636:	37b8      	adds	r7, #184	@ 0xb8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000640:	4b28      	ldr	r3, [pc, #160]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000642:	4a29      	ldr	r2, [pc, #164]	@ (80006e8 <MX_SPI1_Init+0xac>)
 8000644:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000646:	4b27      	ldr	r3, [pc, #156]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000648:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800064c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800064e:	4b25      	ldr	r3, [pc, #148]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000650:	2200      	movs	r2, #0
 8000652:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000654:	4b23      	ldr	r3, [pc, #140]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000656:	2207      	movs	r2, #7
 8000658:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800065a:	4b22      	ldr	r3, [pc, #136]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 800065c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000660:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000662:	4b20      	ldr	r3, [pc, #128]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000664:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000668:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800066a:	4b1e      	ldr	r3, [pc, #120]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 800066c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000670:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000672:	4b1c      	ldr	r3, [pc, #112]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000674:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000678:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800067a:	4b1a      	ldr	r3, [pc, #104]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 800067c:	2200      	movs	r2, #0
 800067e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000680:	4b18      	ldr	r3, [pc, #96]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000682:	2200      	movs	r2, #0
 8000684:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000686:	4b17      	ldr	r3, [pc, #92]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000688:	2200      	movs	r2, #0
 800068a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 800068c:	4b15      	ldr	r3, [pc, #84]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 800068e:	2200      	movs	r2, #0
 8000690:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000692:	4b14      	ldr	r3, [pc, #80]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 8000694:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000698:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800069a:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 800069c:	2200      	movs	r2, #0
 800069e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80006a0:	4b10      	ldr	r3, [pc, #64]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80006a6:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80006ac:	4b0d      	ldr	r3, [pc, #52]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80006b2:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80006b8:	4b0a      	ldr	r3, [pc, #40]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80006be:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80006c4:	4b07      	ldr	r3, [pc, #28]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80006ca:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006d0:	4804      	ldr	r0, [pc, #16]	@ (80006e4 <MX_SPI1_Init+0xa8>)
 80006d2:	f007 fe13 	bl	80082fc <HAL_SPI_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_SPI1_Init+0xa4>
  {
    Error_Handler();
 80006dc:	f000 fd6a 	bl	80011b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	24004a38 	.word	0x24004a38
 80006e8:	40013000 	.word	0x40013000

080006ec <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 80006f0:	4b28      	ldr	r3, [pc, #160]	@ (8000794 <MX_SPI4_Init+0xa8>)
 80006f2:	4a29      	ldr	r2, [pc, #164]	@ (8000798 <MX_SPI4_Init+0xac>)
 80006f4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80006f6:	4b27      	ldr	r3, [pc, #156]	@ (8000794 <MX_SPI4_Init+0xa8>)
 80006f8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80006fc:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80006fe:	4b25      	ldr	r3, [pc, #148]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000704:	4b23      	ldr	r3, [pc, #140]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000706:	2207      	movs	r2, #7
 8000708:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800070a:	4b22      	ldr	r3, [pc, #136]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800070c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000710:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000712:	4b20      	ldr	r3, [pc, #128]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000714:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000718:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800071a:	4b1e      	ldr	r3, [pc, #120]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800071c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000720:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000722:	4b1c      	ldr	r3, [pc, #112]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000724:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
 8000728:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800072a:	4b1a      	ldr	r3, [pc, #104]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800072c:	2200      	movs	r2, #0
 800072e:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000730:	4b18      	ldr	r3, [pc, #96]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000732:	2200      	movs	r2, #0
 8000734:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000736:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000738:	2200      	movs	r2, #0
 800073a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800073e:	2200      	movs	r2, #0
 8000740:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000742:	4b14      	ldr	r3, [pc, #80]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000744:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000748:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800074a:	4b12      	ldr	r3, [pc, #72]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800074c:	2200      	movs	r2, #0
 800074e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000750:	4b10      	ldr	r3, [pc, #64]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000752:	2200      	movs	r2, #0
 8000754:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000756:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000758:	2200      	movs	r2, #0
 800075a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800075c:	4b0d      	ldr	r3, [pc, #52]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800075e:	2200      	movs	r2, #0
 8000760:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000762:	4b0c      	ldr	r3, [pc, #48]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000764:	2200      	movs	r2, #0
 8000766:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000768:	4b0a      	ldr	r3, [pc, #40]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800076a:	2200      	movs	r2, #0
 800076c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800076e:	4b09      	ldr	r3, [pc, #36]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000770:	2200      	movs	r2, #0
 8000772:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000774:	4b07      	ldr	r3, [pc, #28]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000776:	2200      	movs	r2, #0
 8000778:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800077a:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <MX_SPI4_Init+0xa8>)
 800077c:	2200      	movs	r2, #0
 800077e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000780:	4804      	ldr	r0, [pc, #16]	@ (8000794 <MX_SPI4_Init+0xa8>)
 8000782:	f007 fdbb 	bl	80082fc <HAL_SPI_Init>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_SPI4_Init+0xa4>
  {
    Error_Handler();
 800078c:	f000 fd12 	bl	80011b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000790:	bf00      	nop
 8000792:	bd80      	pop	{r7, pc}
 8000794:	24004ac0 	.word	0x24004ac0
 8000798:	40013400 	.word	0x40013400

0800079c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b09c      	sub	sp, #112	@ 0x70
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007a2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
 80007aa:	605a      	str	r2, [r3, #4]
 80007ac:	609a      	str	r2, [r3, #8]
 80007ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007bc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
 80007c6:	609a      	str	r2, [r3, #8]
 80007c8:	60da      	str	r2, [r3, #12]
 80007ca:	611a      	str	r2, [r3, #16]
 80007cc:	615a      	str	r2, [r3, #20]
 80007ce:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80007d0:	1d3b      	adds	r3, r7, #4
 80007d2:	2234      	movs	r2, #52	@ 0x34
 80007d4:	2100      	movs	r1, #0
 80007d6:	4618      	mov	r0, r3
 80007d8:	f019 fe21 	bl	801a41e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80007dc:	4b42      	ldr	r3, [pc, #264]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80007de:	4a43      	ldr	r2, [pc, #268]	@ (80008ec <MX_TIM1_Init+0x150>)
 80007e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1375-1;
 80007e2:	4b41      	ldr	r3, [pc, #260]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80007e4:	f240 525e 	movw	r2, #1374	@ 0x55e
 80007e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ea:	4b3f      	ldr	r3, [pc, #252]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80007f0:	4b3d      	ldr	r3, [pc, #244]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80007f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007f8:	4b3b      	ldr	r3, [pc, #236]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80007fe:	4b3a      	ldr	r3, [pc, #232]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 8000800:	2200      	movs	r2, #0
 8000802:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000804:	4b38      	ldr	r3, [pc, #224]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 8000806:	2200      	movs	r2, #0
 8000808:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800080a:	4837      	ldr	r0, [pc, #220]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 800080c:	f008 fda7 	bl	800935e <HAL_TIM_Base_Init>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000816:	f000 fccd 	bl	80011b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800081a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800081e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000820:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000824:	4619      	mov	r1, r3
 8000826:	4830      	ldr	r0, [pc, #192]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 8000828:	f009 fa4c 	bl	8009cc4 <HAL_TIM_ConfigClockSource>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8000832:	f000 fcbf 	bl	80011b4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000836:	482c      	ldr	r0, [pc, #176]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 8000838:	f008 feec 	bl	8009614 <HAL_TIM_OC_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8000842:	f000 fcb7 	bl	80011b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000846:	2300      	movs	r3, #0
 8000848:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800084a:	2300      	movs	r3, #0
 800084c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800084e:	2300      	movs	r3, #0
 8000850:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000852:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000856:	4619      	mov	r1, r3
 8000858:	4823      	ldr	r0, [pc, #140]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 800085a:	f009 ff73 	bl	800a744 <HAL_TIMEx_MasterConfigSynchronization>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8000864:	f000 fca6 	bl	80011b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000868:	2300      	movs	r3, #0
 800086a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800086c:	2300      	movs	r3, #0
 800086e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000870:	2300      	movs	r3, #0
 8000872:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000874:	2300      	movs	r3, #0
 8000876:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000878:	2300      	movs	r3, #0
 800087a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800087c:	2300      	movs	r3, #0
 800087e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000880:	2300      	movs	r3, #0
 8000882:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000884:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000888:	2200      	movs	r2, #0
 800088a:	4619      	mov	r1, r3
 800088c:	4816      	ldr	r0, [pc, #88]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 800088e:	f009 f88b 	bl	80099a8 <HAL_TIM_OC_ConfigChannel>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000898:	f000 fc8c 	bl	80011b4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800089c:	2300      	movs	r3, #0
 800089e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80008a0:	2300      	movs	r3, #0
 80008a2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008a4:	2300      	movs	r3, #0
 80008a6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80008a8:	2300      	movs	r3, #0
 80008aa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008b4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80008b6:	2300      	movs	r3, #0
 80008b8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80008be:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80008c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008c8:	2300      	movs	r3, #0
 80008ca:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80008cc:	1d3b      	adds	r3, r7, #4
 80008ce:	4619      	mov	r1, r3
 80008d0:	4805      	ldr	r0, [pc, #20]	@ (80008e8 <MX_TIM1_Init+0x14c>)
 80008d2:	f009 ffd3 	bl	800a87c <HAL_TIMEx_ConfigBreakDeadTime>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80008dc:	f000 fc6a 	bl	80011b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80008e0:	bf00      	nop
 80008e2:	3770      	adds	r7, #112	@ 0x70
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	24004d28 	.word	0x24004d28
 80008ec:	40010000 	.word	0x40010000

080008f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08e      	sub	sp, #56	@ 0x38
 80008f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000904:	f107 031c 	add.w	r3, r7, #28
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000910:	463b      	mov	r3, r7
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	605a      	str	r2, [r3, #4]
 8000918:	609a      	str	r2, [r3, #8]
 800091a:	60da      	str	r2, [r3, #12]
 800091c:	611a      	str	r2, [r3, #16]
 800091e:	615a      	str	r2, [r3, #20]
 8000920:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000922:	4b2c      	ldr	r3, [pc, #176]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 8000924:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000928:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 275-1;
 800092a:	4b2a      	ldr	r3, [pc, #168]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 800092c:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8000930:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000932:	4b28      	ldr	r3, [pc, #160]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 8000934:	2200      	movs	r2, #0
 8000936:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000938:	4b26      	ldr	r3, [pc, #152]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 800093a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800093e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000940:	4b24      	ldr	r3, [pc, #144]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 8000942:	2200      	movs	r2, #0
 8000944:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000946:	4b23      	ldr	r3, [pc, #140]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800094c:	4821      	ldr	r0, [pc, #132]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 800094e:	f008 fd06 	bl	800935e <HAL_TIM_Base_Init>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8000958:	f000 fc2c 	bl	80011b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800095c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000960:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000962:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000966:	4619      	mov	r1, r3
 8000968:	481a      	ldr	r0, [pc, #104]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 800096a:	f009 f9ab 	bl	8009cc4 <HAL_TIM_ConfigClockSource>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000974:	f000 fc1e 	bl	80011b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000978:	4816      	ldr	r0, [pc, #88]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 800097a:	f008 feac 	bl	80096d6 <HAL_TIM_PWM_Init>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000984:	f000 fc16 	bl	80011b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000988:	2300      	movs	r3, #0
 800098a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800098c:	2300      	movs	r3, #0
 800098e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000990:	f107 031c 	add.w	r3, r7, #28
 8000994:	4619      	mov	r1, r3
 8000996:	480f      	ldr	r0, [pc, #60]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 8000998:	f009 fed4 	bl	800a744 <HAL_TIMEx_MasterConfigSynchronization>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80009a2:	f000 fc07 	bl	80011b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009a6:	2360      	movs	r3, #96	@ 0x60
 80009a8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80009aa:	2300      	movs	r3, #0
 80009ac:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009ae:	2300      	movs	r3, #0
 80009b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009b2:	2300      	movs	r3, #0
 80009b4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009b6:	463b      	mov	r3, r7
 80009b8:	2200      	movs	r2, #0
 80009ba:	4619      	mov	r1, r3
 80009bc:	4805      	ldr	r0, [pc, #20]	@ (80009d4 <MX_TIM2_Init+0xe4>)
 80009be:	f009 f86d 	bl	8009a9c <HAL_TIM_PWM_ConfigChannel>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80009c8:	f000 fbf4 	bl	80011b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009cc:	bf00      	nop
 80009ce:	3738      	adds	r7, #56	@ 0x38
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	24004d74 	.word	0x24004d74

080009d8 <MX_TIM23_Init>:
  * @brief TIM23 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM23_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b088      	sub	sp, #32
 80009dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM23_Init 0 */

  /* USER CODE END TIM23_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009de:	f107 0310 	add.w	r3, r7, #16
 80009e2:	2200      	movs	r2, #0
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	605a      	str	r2, [r3, #4]
 80009e8:	609a      	str	r2, [r3, #8]
 80009ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ec:	1d3b      	adds	r3, r7, #4
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	605a      	str	r2, [r3, #4]
 80009f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM23_Init 1 */

  /* USER CODE END TIM23_Init 1 */
  htim23.Instance = TIM23;
 80009f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a70 <MX_TIM23_Init+0x98>)
 80009f8:	4a1e      	ldr	r2, [pc, #120]	@ (8000a74 <MX_TIM23_Init+0x9c>)
 80009fa:	601a      	str	r2, [r3, #0]
  htim23.Init.Prescaler = 275-1;
 80009fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a70 <MX_TIM23_Init+0x98>)
 80009fe:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8000a02:	605a      	str	r2, [r3, #4]
  htim23.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a04:	4b1a      	ldr	r3, [pc, #104]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	609a      	str	r2, [r3, #8]
  htim23.Init.Period = 4294967295;
 8000a0a:	4b19      	ldr	r3, [pc, #100]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a10:	60da      	str	r2, [r3, #12]
  htim23.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a12:	4b17      	ldr	r3, [pc, #92]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	611a      	str	r2, [r3, #16]
  htim23.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a18:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim23) != HAL_OK)
 8000a1e:	4814      	ldr	r0, [pc, #80]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a20:	f008 fc9d 	bl	800935e <HAL_TIM_Base_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_TIM23_Init+0x56>
  {
    Error_Handler();
 8000a2a:	f000 fbc3 	bl	80011b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a32:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim23, &sClockSourceConfig) != HAL_OK)
 8000a34:	f107 0310 	add.w	r3, r7, #16
 8000a38:	4619      	mov	r1, r3
 8000a3a:	480d      	ldr	r0, [pc, #52]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a3c:	f009 f942 	bl	8009cc4 <HAL_TIM_ConfigClockSource>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_TIM23_Init+0x72>
  {
    Error_Handler();
 8000a46:	f000 fbb5 	bl	80011b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim23, &sMasterConfig) != HAL_OK)
 8000a52:	1d3b      	adds	r3, r7, #4
 8000a54:	4619      	mov	r1, r3
 8000a56:	4806      	ldr	r0, [pc, #24]	@ (8000a70 <MX_TIM23_Init+0x98>)
 8000a58:	f009 fe74 	bl	800a744 <HAL_TIMEx_MasterConfigSynchronization>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_TIM23_Init+0x8e>
  {
    Error_Handler();
 8000a62:	f000 fba7 	bl	80011b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM23_Init 2 */

  /* USER CODE END TIM23_Init 2 */

}
 8000a66:	bf00      	nop
 8000a68:	3720      	adds	r7, #32
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	24004dc0 	.word	0x24004dc0
 8000a74:	4000e000 	.word	0x4000e000

08000a78 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a7e:	4b19      	ldr	r3, [pc, #100]	@ (8000ae4 <MX_DMA_Init+0x6c>)
 8000a80:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a84:	4a17      	ldr	r2, [pc, #92]	@ (8000ae4 <MX_DMA_Init+0x6c>)
 8000a86:	f043 0301 	orr.w	r3, r3, #1
 8000a8a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ae4 <MX_DMA_Init+0x6c>)
 8000a90:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a94:	f003 0301 	and.w	r3, r3, #1
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	2105      	movs	r1, #5
 8000aa0:	200b      	movs	r0, #11
 8000aa2:	f001 fa73 	bl	8001f8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000aa6:	200b      	movs	r0, #11
 8000aa8:	f001 fa8a 	bl	8001fc0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2105      	movs	r1, #5
 8000ab0:	200c      	movs	r0, #12
 8000ab2:	f001 fa6b 	bl	8001f8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ab6:	200c      	movs	r0, #12
 8000ab8:	f001 fa82 	bl	8001fc0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8000abc:	2200      	movs	r2, #0
 8000abe:	2105      	movs	r1, #5
 8000ac0:	200d      	movs	r0, #13
 8000ac2:	f001 fa63 	bl	8001f8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000ac6:	200d      	movs	r0, #13
 8000ac8:	f001 fa7a 	bl	8001fc0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000acc:	2200      	movs	r2, #0
 8000ace:	2105      	movs	r1, #5
 8000ad0:	200e      	movs	r0, #14
 8000ad2:	f001 fa5b 	bl	8001f8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000ad6:	200e      	movs	r0, #14
 8000ad8:	f001 fa72 	bl	8001fc0 <HAL_NVIC_EnableIRQ>

}
 8000adc:	bf00      	nop
 8000ade:	3708      	adds	r7, #8
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	58024400 	.word	0x58024400

08000ae8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b08c      	sub	sp, #48	@ 0x30
 8000aec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aee:	f107 031c 	add.w	r3, r7, #28
 8000af2:	2200      	movs	r2, #0
 8000af4:	601a      	str	r2, [r3, #0]
 8000af6:	605a      	str	r2, [r3, #4]
 8000af8:	609a      	str	r2, [r3, #8]
 8000afa:	60da      	str	r2, [r3, #12]
 8000afc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000afe:	4b42      	ldr	r3, [pc, #264]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b04:	4a40      	ldr	r2, [pc, #256]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b0e:	4b3e      	ldr	r3, [pc, #248]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b18:	61bb      	str	r3, [r7, #24]
 8000b1a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b1c:	4b3a      	ldr	r3, [pc, #232]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b22:	4a39      	ldr	r2, [pc, #228]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b24:	f043 0304 	orr.w	r3, r3, #4
 8000b28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b2c:	4b36      	ldr	r3, [pc, #216]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b32:	f003 0304 	and.w	r3, r3, #4
 8000b36:	617b      	str	r3, [r7, #20]
 8000b38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3a:	4b33      	ldr	r3, [pc, #204]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b40:	4a31      	ldr	r2, [pc, #196]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b42:	f043 0301 	orr.w	r3, r3, #1
 8000b46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b4a:	4b2f      	ldr	r3, [pc, #188]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b50:	f003 0301 	and.w	r3, r3, #1
 8000b54:	613b      	str	r3, [r7, #16]
 8000b56:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b58:	4b2b      	ldr	r3, [pc, #172]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b5e:	4a2a      	ldr	r2, [pc, #168]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b60:	f043 0310 	orr.w	r3, r3, #16
 8000b64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b68:	4b27      	ldr	r3, [pc, #156]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b6e:	f003 0310 	and.w	r3, r3, #16
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b76:	4b24      	ldr	r3, [pc, #144]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b7c:	4a22      	ldr	r2, [pc, #136]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b7e:	f043 0302 	orr.w	r3, r3, #2
 8000b82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b86:	4b20      	ldr	r3, [pc, #128]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b8c:	f003 0302 	and.w	r3, r3, #2
 8000b90:	60bb      	str	r3, [r7, #8]
 8000b92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b94:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b9a:	4a1b      	ldr	r2, [pc, #108]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000b9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ba0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ba4:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <MX_GPIO_Init+0x120>)
 8000ba6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000baa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bae:	607b      	str	r3, [r7, #4]
 8000bb0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2140      	movs	r1, #64	@ 0x40
 8000bb6:	4815      	ldr	r0, [pc, #84]	@ (8000c0c <MX_GPIO_Init+0x124>)
 8000bb8:	f005 f89c 	bl	8005cf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000bbc:	2340      	movs	r3, #64	@ 0x40
 8000bbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bcc:	f107 031c 	add.w	r3, r7, #28
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	480e      	ldr	r0, [pc, #56]	@ (8000c0c <MX_GPIO_Init+0x124>)
 8000bd4:	f004 fee6 	bl	80059a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000bd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bde:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000be2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000be4:	2301      	movs	r3, #1
 8000be6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be8:	f107 031c 	add.w	r3, r7, #28
 8000bec:	4619      	mov	r1, r3
 8000bee:	4807      	ldr	r0, [pc, #28]	@ (8000c0c <MX_GPIO_Init+0x124>)
 8000bf0:	f004 fed8 	bl	80059a4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	2105      	movs	r1, #5
 8000bf8:	2017      	movs	r0, #23
 8000bfa:	f001 f9c7 	bl	8001f8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  //remove HAL_NVIC_EnableIRQ above
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bfe:	bf00      	nop
 8000c00:	3730      	adds	r7, #48	@ 0x30
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	58024400 	.word	0x58024400
 8000c0c:	58020400 	.word	0x58020400

08000c10 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 4 */


// EXTI Line8 External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_8) // If The interrupt Source Is EXTI Line8 (PB8 Pin), which means that fresh data is ready
 8000c1a:	88fb      	ldrh	r3, [r7, #6]
 8000c1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000c20:	d10f      	bne.n	8000c42 <HAL_GPIO_EXTI_Callback+0x32>
    {
      uint8_t txBuffer24bit[5] = {AD7177_READ_DATA_REG, 0x00, 0x00, 0x00, 0x00};
 8000c22:	2344      	movs	r3, #68	@ 0x44
 8000c24:	60bb      	str	r3, [r7, #8]
 8000c26:	2300      	movs	r3, #0
 8000c28:	733b      	strb	r3, [r7, #12]
	  HAL_SPI_TransmitReceive_IT(&hspi1, (uint8_t *)txBuffer24bit, (uint8_t *)rxBuffer24bit, 5); // read the data register and trigger SPI callback function
 8000c2a:	f107 0108 	add.w	r1, r7, #8
 8000c2e:	2305      	movs	r3, #5
 8000c30:	4a06      	ldr	r2, [pc, #24]	@ (8000c4c <HAL_GPIO_EXTI_Callback+0x3c>)
 8000c32:	4807      	ldr	r0, [pc, #28]	@ (8000c50 <HAL_GPIO_EXTI_Callback+0x40>)
 8000c34:	f007 fe74 	bl	8008920 <HAL_SPI_TransmitReceive_IT>
	  timer23val = __HAL_TIM_GET_COUNTER(&htim23);
 8000c38:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <HAL_GPIO_EXTI_Callback+0x44>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c3e:	4a06      	ldr	r2, [pc, #24]	@ (8000c58 <HAL_GPIO_EXTI_Callback+0x48>)
 8000c40:	6013      	str	r3, [r2, #0]
    }
}
 8000c42:	bf00      	nop
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	24005840 	.word	0x24005840
 8000c50:	24004a38 	.word	0x24004a38
 8000c54:	24004dc0 	.word	0x24004dc0
 8000c58:	24005860 	.word	0x24005860

08000c5c <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b088      	sub	sp, #32
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == SPI1)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a81      	ldr	r2, [pc, #516]	@ (8000e70 <HAL_SPI_TxRxCpltCallback+0x214>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	f040 80fb 	bne.w	8000e66 <HAL_SPI_TxRxCpltCallback+0x20a>
  {
	  uint32_t value_24Bit =
	              (rxBuffer24bit[1] << 16) |
 8000c70:	4b80      	ldr	r3, [pc, #512]	@ (8000e74 <HAL_SPI_TxRxCpltCallback+0x218>)
 8000c72:	785b      	ldrb	r3, [r3, #1]
 8000c74:	041a      	lsls	r2, r3, #16
	              (rxBuffer24bit[2] << 8) |
 8000c76:	4b7f      	ldr	r3, [pc, #508]	@ (8000e74 <HAL_SPI_TxRxCpltCallback+0x218>)
 8000c78:	789b      	ldrb	r3, [r3, #2]
 8000c7a:	021b      	lsls	r3, r3, #8
	              (rxBuffer24bit[1] << 16) |
 8000c7c:	4313      	orrs	r3, r2
	               rxBuffer24bit[3];
 8000c7e:	4a7d      	ldr	r2, [pc, #500]	@ (8000e74 <HAL_SPI_TxRxCpltCallback+0x218>)
 8000c80:	78d2      	ldrb	r2, [r2, #3]
	              (rxBuffer24bit[2] << 8) |
 8000c82:	4313      	orrs	r3, r2
	  uint32_t value_24Bit =
 8000c84:	617b      	str	r3, [r7, #20]

	  uint8_t  status       = rxBuffer24bit[4];              // Bottom byte = status
 8000c86:	4b7b      	ldr	r3, [pc, #492]	@ (8000e74 <HAL_SPI_TxRxCpltCallback+0x218>)
 8000c88:	791b      	ldrb	r3, [r3, #4]
 8000c8a:	74fb      	strb	r3, [r7, #19]

	  		bool rdy        = !(status & 0x80);   // Bit 7: 0 = data ready
 8000c8c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000c90:	43db      	mvns	r3, r3
 8000c92:	b2db      	uxtb	r3, r3
 8000c94:	09db      	lsrs	r3, r3, #7
 8000c96:	74bb      	strb	r3, [r7, #18]
	  		bool adc_error  =  (status & 0x40);   // Bit 6: 1 = ADC error
 8000c98:	7cfb      	ldrb	r3, [r7, #19]
 8000c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	bf14      	ite	ne
 8000ca2:	2301      	movne	r3, #1
 8000ca4:	2300      	moveq	r3, #0
 8000ca6:	747b      	strb	r3, [r7, #17]
	  		bool crc_error  =  (status & 0x20);   // Bit 5: 1 = CRC error
 8000ca8:	7cfb      	ldrb	r3, [r7, #19]
 8000caa:	f003 0320 	and.w	r3, r3, #32
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	bf14      	ite	ne
 8000cb2:	2301      	movne	r3, #1
 8000cb4:	2300      	moveq	r3, #0
 8000cb6:	743b      	strb	r3, [r7, #16]
	  		uint8_t channel_id = status & 0x0F;   // Bits 3:0 = Channel ID
 8000cb8:	7cfb      	ldrb	r3, [r7, #19]
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	73fb      	strb	r3, [r7, #15]

	  		// Check that the data is fresh and without error
	  		if (rdy && !adc_error && !crc_error && channel_id < NUM_CH_ENABLED) {
 8000cc0:	7cbb      	ldrb	r3, [r7, #18]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d017      	beq.n	8000cf6 <HAL_SPI_TxRxCpltCallback+0x9a>
 8000cc6:	7c7b      	ldrb	r3, [r7, #17]
 8000cc8:	f083 0301 	eor.w	r3, r3, #1
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d011      	beq.n	8000cf6 <HAL_SPI_TxRxCpltCallback+0x9a>
 8000cd2:	7c3b      	ldrb	r3, [r7, #16]
 8000cd4:	f083 0301 	eor.w	r3, r3, #1
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d00b      	beq.n	8000cf6 <HAL_SPI_TxRxCpltCallback+0x9a>
 8000cde:	7bfb      	ldrb	r3, [r7, #15]
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	d808      	bhi.n	8000cf6 <HAL_SPI_TxRxCpltCallback+0x9a>
	  			channel_data[channel_id] = value_24Bit; // store data temporarily
 8000ce4:	7bfb      	ldrb	r3, [r7, #15]
 8000ce6:	4964      	ldr	r1, [pc, #400]	@ (8000e78 <HAL_SPI_TxRxCpltCallback+0x21c>)
 8000ce8:	697a      	ldr	r2, [r7, #20]
 8000cea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  			channel_ready[channel_id] = 1; //s et that channel's ready flag high (this is different from rdy)
 8000cee:	7bfb      	ldrb	r3, [r7, #15]
 8000cf0:	4a62      	ldr	r2, [pc, #392]	@ (8000e7c <HAL_SPI_TxRxCpltCallback+0x220>)
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	54d1      	strb	r1, [r2, r3]
	  		}

	  		// Once all 4 channels have been read, build and store packet
	  		if (channel_ready[0] && channel_ready[1] && channel_ready[2]) {
 8000cf6:	4b61      	ldr	r3, [pc, #388]	@ (8000e7c <HAL_SPI_TxRxCpltCallback+0x220>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	f000 80b2 	beq.w	8000e66 <HAL_SPI_TxRxCpltCallback+0x20a>
 8000d02:	4b5e      	ldr	r3, [pc, #376]	@ (8000e7c <HAL_SPI_TxRxCpltCallback+0x220>)
 8000d04:	785b      	ldrb	r3, [r3, #1]
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	f000 80ac 	beq.w	8000e66 <HAL_SPI_TxRxCpltCallback+0x20a>
 8000d0e:	4b5b      	ldr	r3, [pc, #364]	@ (8000e7c <HAL_SPI_TxRxCpltCallback+0x220>)
 8000d10:	789b      	ldrb	r3, [r3, #2]
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	f000 80a6 	beq.w	8000e66 <HAL_SPI_TxRxCpltCallback+0x20a>

	  			// Clear ready flags
	  			for (int i = 0; i < NUM_CH_ENABLED; i++) channel_ready[i] = 0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61fb      	str	r3, [r7, #28]
 8000d1e:	e007      	b.n	8000d30 <HAL_SPI_TxRxCpltCallback+0xd4>
 8000d20:	4a56      	ldr	r2, [pc, #344]	@ (8000e7c <HAL_SPI_TxRxCpltCallback+0x220>)
 8000d22:	69fb      	ldr	r3, [r7, #28]
 8000d24:	4413      	add	r3, r2
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	61fb      	str	r3, [r7, #28]
 8000d30:	69fb      	ldr	r3, [r7, #28]
 8000d32:	2b02      	cmp	r3, #2
 8000d34:	ddf4      	ble.n	8000d20 <HAL_SPI_TxRxCpltCallback+0xc4>

	  			// Fill spiData
	  			for (int i = 0; i < NUM_CH_ENABLED; i++) {
 8000d36:	2300      	movs	r3, #0
 8000d38:	61bb      	str	r3, [r7, #24]
 8000d3a:	e028      	b.n	8000d8e <HAL_SPI_TxRxCpltCallback+0x132>
	  				spiData[spiIndex + (i * 2)]     = channel_data[i] & 0xFFFF; // bits 15:0
 8000d3c:	4a4e      	ldr	r2, [pc, #312]	@ (8000e78 <HAL_SPI_TxRxCpltCallback+0x21c>)
 8000d3e:	69bb      	ldr	r3, [r7, #24]
 8000d40:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d44:	4b4e      	ldr	r3, [pc, #312]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	b29b      	uxth	r3, r3
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	005b      	lsls	r3, r3, #1
 8000d50:	440b      	add	r3, r1
 8000d52:	b291      	uxth	r1, r2
 8000d54:	4a4b      	ldr	r2, [pc, #300]	@ (8000e84 <HAL_SPI_TxRxCpltCallback+0x228>)
 8000d56:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  				spiData[spiIndex + (i * 2) + 1] = (channel_data[i] >> 16) << 8 | i; // bits 23:16 + channel id
 8000d5a:	4a47      	ldr	r2, [pc, #284]	@ (8000e78 <HAL_SPI_TxRxCpltCallback+0x21c>)
 8000d5c:	69bb      	ldr	r3, [r7, #24]
 8000d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d62:	0c1b      	lsrs	r3, r3, #16
 8000d64:	b29b      	uxth	r3, r3
 8000d66:	021b      	lsls	r3, r3, #8
 8000d68:	b299      	uxth	r1, r3
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	b29a      	uxth	r2, r3
 8000d6e:	4b44      	ldr	r3, [pc, #272]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000d70:	881b      	ldrh	r3, [r3, #0]
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	4618      	mov	r0, r3
 8000d76:	69bb      	ldr	r3, [r7, #24]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	4403      	add	r3, r0
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	430a      	orrs	r2, r1
 8000d80:	b291      	uxth	r1, r2
 8000d82:	4a40      	ldr	r2, [pc, #256]	@ (8000e84 <HAL_SPI_TxRxCpltCallback+0x228>)
 8000d84:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  			for (int i = 0; i < NUM_CH_ENABLED; i++) {
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	61bb      	str	r3, [r7, #24]
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	ddd3      	ble.n	8000d3c <HAL_SPI_TxRxCpltCallback+0xe0>
	  			}

	  			// Add timestamp
	  			spiData[spiIndex + 6]  = timer23val & 0xFFFF;
 8000d94:	4b3c      	ldr	r3, [pc, #240]	@ (8000e88 <HAL_SPI_TxRxCpltCallback+0x22c>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b39      	ldr	r3, [pc, #228]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000d9a:	881b      	ldrh	r3, [r3, #0]
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	3306      	adds	r3, #6
 8000da0:	b291      	uxth	r1, r2
 8000da2:	4a38      	ldr	r2, [pc, #224]	@ (8000e84 <HAL_SPI_TxRxCpltCallback+0x228>)
 8000da4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  			spiData[spiIndex + 7]  = (timer23val >> 16) & 0xFFFF;
 8000da8:	4b37      	ldr	r3, [pc, #220]	@ (8000e88 <HAL_SPI_TxRxCpltCallback+0x22c>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	0c1a      	lsrs	r2, r3, #16
 8000dae:	4b34      	ldr	r3, [pc, #208]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	3307      	adds	r3, #7
 8000db6:	b291      	uxth	r1, r2
 8000db8:	4a32      	ldr	r2, [pc, #200]	@ (8000e84 <HAL_SPI_TxRxCpltCallback+0x228>)
 8000dba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	  			//spacers (may change this later)
	  			spiData[spiIndex + 8] = 0xAB89;
 8000dbe:	4b30      	ldr	r3, [pc, #192]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000dc0:	881b      	ldrh	r3, [r3, #0]
 8000dc2:	b29b      	uxth	r3, r3
 8000dc4:	3308      	adds	r3, #8
 8000dc6:	4a2f      	ldr	r2, [pc, #188]	@ (8000e84 <HAL_SPI_TxRxCpltCallback+0x228>)
 8000dc8:	f64a 3189 	movw	r1, #43913	@ 0xab89
 8000dcc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  			spiData[spiIndex + 9] = 0xEFCD;
 8000dd0:	4b2b      	ldr	r3, [pc, #172]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000dd2:	881b      	ldrh	r3, [r3, #0]
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	3309      	adds	r3, #9
 8000dd8:	4a2a      	ldr	r2, [pc, #168]	@ (8000e84 <HAL_SPI_TxRxCpltCallback+0x228>)
 8000dda:	f64e 71cd 	movw	r1, #61389	@ 0xefcd
 8000dde:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

	  			// Advance index
	  			spiIndex += 10;
 8000de2:	4b27      	ldr	r3, [pc, #156]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000de4:	881b      	ldrh	r3, [r3, #0]
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	330a      	adds	r3, #10
 8000dea:	b29a      	uxth	r2, r3
 8000dec:	4b24      	ldr	r3, [pc, #144]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000dee:	801a      	strh	r2, [r3, #0]

	  			if (spiIndex >= 700) {
 8000df0:	4b23      	ldr	r3, [pc, #140]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000df2:	881b      	ldrh	r3, [r3, #0]
 8000df4:	b29b      	uxth	r3, r3
 8000df6:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8000dfa:	d303      	bcc.n	8000e04 <HAL_SPI_TxRxCpltCallback+0x1a8>
	  				spiIndex = 0;
 8000dfc:	4b20      	ldr	r3, [pc, #128]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	801a      	strh	r2, [r3, #0]
	  				vTaskNotifyGiveFromISR(ethernetTaskHandle, &xHigherPriorityTaskWoken); // function will set xHigherPriorityTaskWoken to pdTRUE if the unblocked task (ethernetTaskHandle) has a higher priority than the currently running task. Also unblocks task
	  				portYIELD_FROM_ISR(xHigherPriorityTaskWoken); // if xHigherPriorityTaskWoken is pdTURE, scheduler will switch to the ethernetTaskHandle task as soon as the ISR completes. Otherwise, currently running task will continue to run after ISR completes
	  			}
	  		}
  }
}
 8000e02:	e030      	b.n	8000e66 <HAL_SPI_TxRxCpltCallback+0x20a>
	  			else if (spiIndex == 600) { // packet is ready
 8000e04:	4b1e      	ldr	r3, [pc, #120]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	b29b      	uxth	r3, r3
 8000e0a:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8000e0e:	d12a      	bne.n	8000e66 <HAL_SPI_TxRxCpltCallback+0x20a>
	  				spiData[spiIndex] = sampleNum;
 8000e10:	4b1e      	ldr	r3, [pc, #120]	@ (8000e8c <HAL_SPI_TxRxCpltCallback+0x230>)
 8000e12:	6819      	ldr	r1, [r3, #0]
 8000e14:	4b1a      	ldr	r3, [pc, #104]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000e16:	881b      	ldrh	r3, [r3, #0]
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	b289      	uxth	r1, r1
 8000e1e:	4b19      	ldr	r3, [pc, #100]	@ (8000e84 <HAL_SPI_TxRxCpltCallback+0x228>)
 8000e20:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	  				sampleNum++;
 8000e24:	4b19      	ldr	r3, [pc, #100]	@ (8000e8c <HAL_SPI_TxRxCpltCallback+0x230>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	4a18      	ldr	r2, [pc, #96]	@ (8000e8c <HAL_SPI_TxRxCpltCallback+0x230>)
 8000e2c:	6013      	str	r3, [r2, #0]
	  				spiIndex++;
 8000e2e:	4b14      	ldr	r3, [pc, #80]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000e30:	881b      	ldrh	r3, [r3, #0]
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	3301      	adds	r3, #1
 8000e36:	b29a      	uxth	r2, r3
 8000e38:	4b11      	ldr	r3, [pc, #68]	@ (8000e80 <HAL_SPI_TxRxCpltCallback+0x224>)
 8000e3a:	801a      	strh	r2, [r3, #0]
	  				BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	60bb      	str	r3, [r7, #8]
	  				vTaskNotifyGiveFromISR(ethernetTaskHandle, &xHigherPriorityTaskWoken); // function will set xHigherPriorityTaskWoken to pdTRUE if the unblocked task (ethernetTaskHandle) has a higher priority than the currently running task. Also unblocks task
 8000e40:	4b13      	ldr	r3, [pc, #76]	@ (8000e90 <HAL_SPI_TxRxCpltCallback+0x234>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f107 0208 	add.w	r2, r7, #8
 8000e48:	4611      	mov	r1, r2
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f00d fb66 	bl	800e51c <vTaskNotifyGiveFromISR>
	  				portYIELD_FROM_ISR(xHigherPriorityTaskWoken); // if xHigherPriorityTaskWoken is pdTURE, scheduler will switch to the ethernetTaskHandle task as soon as the ISR completes. Otherwise, currently running task will continue to run after ISR completes
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d007      	beq.n	8000e66 <HAL_SPI_TxRxCpltCallback+0x20a>
 8000e56:	4b0f      	ldr	r3, [pc, #60]	@ (8000e94 <HAL_SPI_TxRxCpltCallback+0x238>)
 8000e58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000e5c:	601a      	str	r2, [r3, #0]
 8000e5e:	f3bf 8f4f 	dsb	sy
 8000e62:	f3bf 8f6f 	isb	sy
}
 8000e66:	bf00      	nop
 8000e68:	3720      	adds	r7, #32
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	40013000 	.word	0x40013000
 8000e74:	24005840 	.word	0x24005840
 8000e78:	2400584c 	.word	0x2400584c
 8000e7c:	2400585c 	.word	0x2400585c
 8000e80:	24005846 	.word	0x24005846
 8000e84:	24004e14 	.word	0x24004e14
 8000e88:	24005860 	.word	0x24005860
 8000e8c:	24005848 	.word	0x24005848
 8000e90:	24004e10 	.word	0x24004e10
 8000e94:	e000ed04 	.word	0xe000ed04

08000e98 <AD7177_WriteRegister>:

void AD7177_WriteRegister(uint8_t reg, uint32_t value, uint8_t num_bytes){
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	6039      	str	r1, [r7, #0]
 8000ea2:	71fb      	strb	r3, [r7, #7]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	71bb      	strb	r3, [r7, #6]
    uint8_t cmd = (reg & 0x3F);
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000eae:	73fb      	strb	r3, [r7, #15]
    uint8_t tx[4] = { cmd, 0, 0, 0 };
 8000eb0:	7bfb      	ldrb	r3, [r7, #15]
 8000eb2:	723b      	strb	r3, [r7, #8]
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	727b      	strb	r3, [r7, #9]
 8000eb8:	2300      	movs	r3, #0
 8000eba:	72bb      	strb	r3, [r7, #10]
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	72fb      	strb	r3, [r7, #11]
    if (num_bytes == 3) {
 8000ec0:	79bb      	ldrb	r3, [r7, #6]
 8000ec2:	2b03      	cmp	r3, #3
 8000ec4:	d10b      	bne.n	8000ede <AD7177_WriteRegister+0x46>
        tx[1] = (value >> 16) & 0xFF;
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	0c1b      	lsrs	r3, r3, #16
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	727b      	strb	r3, [r7, #9]
        tx[2] = (value >> 8) & 0xFF;
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	0a1b      	lsrs	r3, r3, #8
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	72bb      	strb	r3, [r7, #10]
        tx[3] = value & 0xFF;
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	72fb      	strb	r3, [r7, #11]
 8000edc:	e010      	b.n	8000f00 <AD7177_WriteRegister+0x68>
    } else if (num_bytes == 2) {
 8000ede:	79bb      	ldrb	r3, [r7, #6]
 8000ee0:	2b02      	cmp	r3, #2
 8000ee2:	d107      	bne.n	8000ef4 <AD7177_WriteRegister+0x5c>
        tx[1] = (value >> 8) & 0xFF;
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	0a1b      	lsrs	r3, r3, #8
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	727b      	strb	r3, [r7, #9]
        tx[2] = value & 0xFF;
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	72bb      	strb	r3, [r7, #10]
 8000ef2:	e005      	b.n	8000f00 <AD7177_WriteRegister+0x68>
    } else if (num_bytes == 1) {
 8000ef4:	79bb      	ldrb	r3, [r7, #6]
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d102      	bne.n	8000f00 <AD7177_WriteRegister+0x68>
        tx[1] = value & 0xFF;
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	727b      	strb	r3, [r7, #9]
    }
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	2140      	movs	r1, #64	@ 0x40
 8000f04:	480b      	ldr	r0, [pc, #44]	@ (8000f34 <AD7177_WriteRegister+0x9c>)
 8000f06:	f004 fef5 	bl	8005cf4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx, num_bytes + 1, HAL_MAX_DELAY);
 8000f0a:	79bb      	ldrb	r3, [r7, #6]
 8000f0c:	b29b      	uxth	r3, r3
 8000f0e:	3301      	adds	r3, #1
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	f107 0108 	add.w	r1, r7, #8
 8000f16:	f04f 33ff 	mov.w	r3, #4294967295
 8000f1a:	4807      	ldr	r0, [pc, #28]	@ (8000f38 <AD7177_WriteRegister+0xa0>)
 8000f1c:	f007 fb12 	bl	8008544 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000f20:	2201      	movs	r2, #1
 8000f22:	2140      	movs	r1, #64	@ 0x40
 8000f24:	4803      	ldr	r0, [pc, #12]	@ (8000f34 <AD7177_WriteRegister+0x9c>)
 8000f26:	f004 fee5 	bl	8005cf4 <HAL_GPIO_WritePin>
}
 8000f2a:	bf00      	nop
 8000f2c:	3710      	adds	r7, #16
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	58020400 	.word	0x58020400
 8000f38:	24004a38 	.word	0x24004a38

08000f3c <initializeAD7177Board>:
        result = (result << 8) | rx[i + 1];
    }
    return result;
}

void initializeAD7177Board() {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
    // Reset
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000f40:	2200      	movs	r2, #0
 8000f42:	2140      	movs	r1, #64	@ 0x40
 8000f44:	481d      	ldr	r0, [pc, #116]	@ (8000fbc <initializeAD7177Board+0x80>)
 8000f46:	f004 fed5 	bl	8005cf4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)resetSequence, 8, HAL_MAX_DELAY);
 8000f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f4e:	2208      	movs	r2, #8
 8000f50:	491b      	ldr	r1, [pc, #108]	@ (8000fc0 <initializeAD7177Board+0x84>)
 8000f52:	481c      	ldr	r0, [pc, #112]	@ (8000fc4 <initializeAD7177Board+0x88>)
 8000f54:	f007 faf6 	bl	8008544 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2140      	movs	r1, #64	@ 0x40
 8000f5c:	4817      	ldr	r0, [pc, #92]	@ (8000fbc <initializeAD7177Board+0x80>)
 8000f5e:	f004 fec9 	bl	8005cf4 <HAL_GPIO_WritePin>

    HAL_Delay(5);
 8000f62:	2005      	movs	r0, #5
 8000f64:	f000 ff22 	bl	8001dac <HAL_Delay>

    // set up ADC Mode
    AD7177_WriteRegister(AD7177_REG_ADCMODE, AD7177_ADCMODE, 2);
 8000f68:	2202      	movs	r2, #2
 8000f6a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f6e:	2001      	movs	r0, #1
 8000f70:	f7ff ff92 	bl	8000e98 <AD7177_WriteRegister>

    // set up IF Mode, enable DATA_STAT byte, and continuous conversion mode
    AD7177_WriteRegister(AD7177_REG_IFMODE, AD7177_IFMODE, 2);
 8000f74:	2202      	movs	r2, #2
 8000f76:	2140      	movs	r1, #64	@ 0x40
 8000f78:	2002      	movs	r0, #2
 8000f7a:	f7ff ff8d 	bl	8000e98 <AD7177_WriteRegister>

    // Configure filter mode 0
    AD7177_WriteRegister(AD7177_REG_FILTCON0, AD7177_FILTCON0, 2);
 8000f7e:	2202      	movs	r2, #2
 8000f80:	2109      	movs	r1, #9
 8000f82:	2028      	movs	r0, #40	@ 0x28
 8000f84:	f7ff ff88 	bl	8000e98 <AD7177_WriteRegister>

    // Configure setup mode 0
    AD7177_WriteRegister(AD7177_REG_SETUPCON0, AD7177_SETUPCON0, 2);
 8000f88:	2202      	movs	r2, #2
 8000f8a:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 8000f8e:	2020      	movs	r0, #32
 8000f90:	f7ff ff82 	bl	8000e98 <AD7177_WriteRegister>

    // Setup channels 0 to 2
    AD7177_WriteRegister(AD7177_REG_CH0, AD7177_CH0_SETUP0, 2);
 8000f94:	2202      	movs	r2, #2
 8000f96:	f248 0104 	movw	r1, #32772	@ 0x8004
 8000f9a:	2010      	movs	r0, #16
 8000f9c:	f7ff ff7c 	bl	8000e98 <AD7177_WriteRegister>
    AD7177_WriteRegister(AD7177_REG_CH1, AD7177_CH1_SETUP0, 2);
 8000fa0:	2202      	movs	r2, #2
 8000fa2:	f248 0124 	movw	r1, #32804	@ 0x8024
 8000fa6:	2011      	movs	r0, #17
 8000fa8:	f7ff ff76 	bl	8000e98 <AD7177_WriteRegister>
    AD7177_WriteRegister(AD7177_REG_CH2, AD7177_CH2_SETUP0, 2);
 8000fac:	2202      	movs	r2, #2
 8000fae:	f248 0144 	movw	r1, #32836	@ 0x8044
 8000fb2:	2012      	movs	r0, #18
 8000fb4:	f7ff ff70 	bl	8000e98 <AD7177_WriteRegister>
}
 8000fb8:	bf00      	nop
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	58020400 	.word	0x58020400
 8000fc0:	24004984 	.word	0x24004984
 8000fc4:	24004a38 	.word	0x24004a38

08000fc8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	// MAKE SURE TO DELETE ANY "MX_LWIP_Init()" ABOVE
  /* Infinite loop */
  for(;;)
  {
	  vTaskDelete(NULL); //deletes task
 8000fd0:	2000      	movs	r0, #0
 8000fd2:	f00c fb99 	bl	800d708 <vTaskDelete>
 8000fd6:	e7fb      	b.n	8000fd0 <StartDefaultTask+0x8>

08000fd8 <startEthernetTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startEthernetTask */
void startEthernetTask(void *argument)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startEthernetTask */
	MX_LWIP_Init(); // initialize LWIP stack
 8000fe0:	f009 fcf6 	bl	800a9d0 <MX_LWIP_Init>
	osDelay(100); // let LWIP be initialized
 8000fe4:	2064      	movs	r0, #100	@ 0x64
 8000fe6:	f00a fc8a 	bl	800b8fe <osDelay>

	extern struct netif gnetif;
	netif_set_up(&gnetif);
 8000fea:	4836      	ldr	r0, [pc, #216]	@ (80010c4 <startEthernetTask+0xec>)
 8000fec:	f00f fcbc 	bl	8010968 <netif_set_up>
	netif_set_link_up(&gnetif); // Forces link status if not auto-detected
 8000ff0:	4834      	ldr	r0, [pc, #208]	@ (80010c4 <startEthernetTask+0xec>)
 8000ff2:	f00f fd57 	bl	8010aa4 <netif_set_link_up>

	// Own IP (STM32)
	ip_addr_t myIPaddr;
	IP_ADDR4(&myIPaddr, 10, 20, 3, 3);
 8000ff6:	4b34      	ldr	r3, [pc, #208]	@ (80010c8 <startEthernetTask+0xf0>)
 8000ff8:	60fb      	str	r3, [r7, #12]

	// Computer IP
	ip_addr_t PC_IPADDR;
	IP_ADDR4(&PC_IPADDR, 10, 20, 1, 3);
 8000ffa:	4b34      	ldr	r3, [pc, #208]	@ (80010cc <startEthernetTask+0xf4>)
 8000ffc:	60bb      	str	r3, [r7, #8]
	struct udp_pcb* my_udp = udp_new();
 8000ffe:	f016 fc77 	bl	80178f0 <udp_new>
 8001002:	6178      	str	r0, [r7, #20]

	udp_bind(my_udp, &myIPaddr, 8);
 8001004:	f107 030c 	add.w	r3, r7, #12
 8001008:	2208      	movs	r2, #8
 800100a:	4619      	mov	r1, r3
 800100c:	6978      	ldr	r0, [r7, #20]
 800100e:	f016 fb79 	bl	8017704 <udp_bind>
	udp_connect(my_udp, &PC_IPADDR, 12345);
 8001012:	f107 0308 	add.w	r3, r7, #8
 8001016:	f243 0239 	movw	r2, #12345	@ 0x3039
 800101a:	4619      	mov	r1, r3
 800101c:	6978      	ldr	r0, [r7, #20]
 800101e:	f016 fbf9 	bl	8017814 <udp_connect>
	struct pbuf* udp_buffer = NULL;
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]

	// Start timer 23
	HAL_TIM_Base_Start(&htim23);
 8001026:	482a      	ldr	r0, [pc, #168]	@ (80010d0 <startEthernetTask+0xf8>)
 8001028:	f008 f9f0 	bl	800940c <HAL_TIM_Base_Start>
	// Start timer 1
	HAL_TIM_Base_Start(&htim1);
 800102c:	4829      	ldr	r0, [pc, #164]	@ (80010d4 <startEthernetTask+0xfc>)
 800102e:	f008 f9ed 	bl	800940c <HAL_TIM_Base_Start>
	// Start timer 2 with 1ms interrupts
	HAL_TIM_Base_Start_IT(&htim2);
 8001032:	4829      	ldr	r0, [pc, #164]	@ (80010d8 <startEthernetTask+0x100>)
 8001034:	f008 fa68 	bl	8009508 <HAL_TIM_Base_Start_IT>

	initializeAD7177Board();
 8001038:	f7ff ff80 	bl	8000f3c <initializeAD7177Board>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); // pull CS low
 800103c:	2200      	movs	r2, #0
 800103e:	2140      	movs	r1, #64	@ 0x40
 8001040:	4826      	ldr	r0, [pc, #152]	@ (80010dc <startEthernetTask+0x104>)
 8001042:	f004 fe57 	bl	8005cf4 <HAL_GPIO_WritePin>

	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn); // enable interrupt for shared DOUT/RDY pin
 8001046:	2017      	movs	r0, #23
 8001048:	f000 ffba 	bl	8001fc0 <HAL_NVIC_EnableIRQ>
	for (;;)
	{
		// wait for notification from the SPI callback function when a full packet is ready
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 800104c:	f04f 31ff 	mov.w	r1, #4294967295
 8001050:	2001      	movs	r0, #1
 8001052:	f00d fa17 	bl	800e484 <ulTaskNotifyTake>

		// Copy samples from spiData to tempBuffer
		memcpy(tempBuffer, spiData, sizeof(tempBuffer));
 8001056:	4a22      	ldr	r2, [pc, #136]	@ (80010e0 <startEthernetTask+0x108>)
 8001058:	4b22      	ldr	r3, [pc, #136]	@ (80010e4 <startEthernetTask+0x10c>)
 800105a:	4610      	mov	r0, r2
 800105c:	4619      	mov	r1, r3
 800105e:	f240 43b2 	movw	r3, #1202	@ 0x4b2
 8001062:	461a      	mov	r2, r3
 8001064:	f019 faaf 	bl	801a5c6 <memcpy>

		// Send the data over Ethernet
		udp_buffer = pbuf_alloc(PBUF_TRANSPORT, sizeof(tempBuffer), PBUF_RAM);
 8001068:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800106c:	f240 41b2 	movw	r1, #1202	@ 0x4b2
 8001070:	2036      	movs	r0, #54	@ 0x36
 8001072:	f00f fe45 	bl	8010d00 <pbuf_alloc>
 8001076:	6138      	str	r0, [r7, #16]
		if (udp_buffer != NULL)
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d00e      	beq.n	800109c <startEthernetTask+0xc4>
		{
			memcpy(udp_buffer->payload, tempBuffer, sizeof(tempBuffer));
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f240 42b2 	movw	r2, #1202	@ 0x4b2
 8001086:	4916      	ldr	r1, [pc, #88]	@ (80010e0 <startEthernetTask+0x108>)
 8001088:	4618      	mov	r0, r3
 800108a:	f019 fa9c 	bl	801a5c6 <memcpy>
			udp_send(my_udp, udp_buffer);
 800108e:	6939      	ldr	r1, [r7, #16]
 8001090:	6978      	ldr	r0, [r7, #20]
 8001092:	f016 f94d 	bl	8017330 <udp_send>
			pbuf_free(udp_buffer);
 8001096:	6938      	ldr	r0, [r7, #16]
 8001098:	f010 f91a 	bl	80112d0 <pbuf_free>
		}

		// Shift the remaining samples up in the spiData buffer (pointer to dest, pointer to source, number of bytes)
		memmove(spiData, &spiData[601], sizeof(spiData) - sizeof(tempBuffer));
 800109c:	4a11      	ldr	r2, [pc, #68]	@ (80010e4 <startEthernetTask+0x10c>)
 800109e:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <startEthernetTask+0x110>)
 80010a0:	4610      	mov	r0, r2
 80010a2:	4619      	mov	r1, r3
 80010a4:	23c6      	movs	r3, #198	@ 0xc6
 80010a6:	461a      	mov	r2, r3
 80010a8:	f019 fa8d 	bl	801a5c6 <memcpy>

		// Update spiIndex to reflect the new starting position
		spiIndex -= 601;
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <startEthernetTask+0x114>)
 80010ae:	881b      	ldrh	r3, [r3, #0]
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	f2a3 2359 	subw	r3, r3, #601	@ 0x259
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	4b0c      	ldr	r3, [pc, #48]	@ (80010ec <startEthernetTask+0x114>)
 80010ba:	801a      	strh	r2, [r3, #0]

		osDelay(1);
 80010bc:	2001      	movs	r0, #1
 80010be:	f00a fc1e 	bl	800b8fe <osDelay>
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80010c2:	e7c3      	b.n	800104c <startEthernetTask+0x74>
 80010c4:	240058b8 	.word	0x240058b8
 80010c8:	0303140a 	.word	0x0303140a
 80010cc:	0301140a 	.word	0x0301140a
 80010d0:	24004dc0 	.word	0x24004dc0
 80010d4:	24004d28 	.word	0x24004d28
 80010d8:	24004d74 	.word	0x24004d74
 80010dc:	58020400 	.word	0x58020400
 80010e0:	2400538c 	.word	0x2400538c
 80010e4:	24004e14 	.word	0x24004e14
 80010e8:	240052c6 	.word	0x240052c6
 80010ec:	24005846 	.word	0x24005846

080010f0 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80010f6:	463b      	mov	r3, r7
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
 8001100:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001102:	f000 ff6b 	bl	8001fdc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001106:	2301      	movs	r3, #1
 8001108:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800110a:	2300      	movs	r3, #0
 800110c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800110e:	2300      	movs	r3, #0
 8001110:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001112:	231f      	movs	r3, #31
 8001114:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001116:	2387      	movs	r3, #135	@ 0x87
 8001118:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800111a:	2300      	movs	r3, #0
 800111c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800111e:	2300      	movs	r3, #0
 8001120:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001122:	2301      	movs	r3, #1
 8001124:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001126:	2301      	movs	r3, #1
 8001128:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800112a:	2300      	movs	r3, #0
 800112c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800112e:	2300      	movs	r3, #0
 8001130:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001132:	463b      	mov	r3, r7
 8001134:	4618      	mov	r0, r3
 8001136:	f000 ff89 	bl	800204c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 800113a:	2301      	movs	r3, #1
 800113c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 800113e:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8001142:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_1KB;
 8001144:	2309      	movs	r3, #9
 8001146:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001148:	2300      	movs	r3, #0
 800114a:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800114c:	2303      	movs	r3, #3
 800114e:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001150:	2301      	movs	r3, #1
 8001152:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001154:	463b      	mov	r3, r7
 8001156:	4618      	mov	r0, r3
 8001158:	f000 ff78 	bl	800204c <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 800115c:	2302      	movs	r3, #2
 800115e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000200;
 8001160:	4b0a      	ldr	r3, [pc, #40]	@ (800118c <MPU_Config+0x9c>)
 8001162:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
 8001164:	230f      	movs	r3, #15
 8001166:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001168:	2301      	movs	r3, #1
 800116a:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800116c:	2300      	movs	r3, #0
 800116e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001170:	2300      	movs	r3, #0
 8001172:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001174:	463b      	mov	r3, r7
 8001176:	4618      	mov	r0, r3
 8001178:	f000 ff68 	bl	800204c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800117c:	2004      	movs	r0, #4
 800117e:	f000 ff45 	bl	800200c <HAL_MPU_Enable>

}
 8001182:	bf00      	nop
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	30000200 	.word	0x30000200

08001190 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a04      	ldr	r2, [pc, #16]	@ (80011b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d101      	bne.n	80011a6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011a2:	f000 fde3 	bl	8001d6c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011a6:	bf00      	nop
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40001000 	.word	0x40001000

080011b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80011b8:	b672      	cpsid	i
}
 80011ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011bc:	bf00      	nop
 80011be:	e7fd      	b.n	80011bc <Error_Handler+0x8>

080011c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c6:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <HAL_MspInit+0x38>)
 80011c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011cc:	4a0a      	ldr	r2, [pc, #40]	@ (80011f8 <HAL_MspInit+0x38>)
 80011ce:	f043 0302 	orr.w	r3, r3, #2
 80011d2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80011d6:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <HAL_MspInit+0x38>)
 80011d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	607b      	str	r3, [r7, #4]
 80011e2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011e4:	2200      	movs	r2, #0
 80011e6:	210f      	movs	r1, #15
 80011e8:	f06f 0001 	mvn.w	r0, #1
 80011ec:	f000 fece 	bl	8001f8c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	58024400 	.word	0x58024400

080011fc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b0bc      	sub	sp, #240	@ 0xf0
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001204:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
 8001212:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001214:	f107 0320 	add.w	r3, r7, #32
 8001218:	22b8      	movs	r2, #184	@ 0xb8
 800121a:	2100      	movs	r1, #0
 800121c:	4618      	mov	r0, r3
 800121e:	f019 f8fe 	bl	801a41e <memset>
  if(hspi->Instance==SPI1)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a69      	ldr	r2, [pc, #420]	@ (80013cc <HAL_SPI_MspInit+0x1d0>)
 8001228:	4293      	cmp	r3, r2
 800122a:	f040 80df 	bne.w	80013ec <HAL_SPI_MspInit+0x1f0>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800122e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001232:	f04f 0300 	mov.w	r3, #0
 8001236:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 800123a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800123e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001240:	f107 0320 	add.w	r3, r7, #32
 8001244:	4618      	mov	r0, r3
 8001246:	f005 fd55 	bl	8006cf4 <HAL_RCCEx_PeriphCLKConfig>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8001250:	f7ff ffb0 	bl	80011b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001254:	4b5e      	ldr	r3, [pc, #376]	@ (80013d0 <HAL_SPI_MspInit+0x1d4>)
 8001256:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800125a:	4a5d      	ldr	r2, [pc, #372]	@ (80013d0 <HAL_SPI_MspInit+0x1d4>)
 800125c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001260:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001264:	4b5a      	ldr	r3, [pc, #360]	@ (80013d0 <HAL_SPI_MspInit+0x1d4>)
 8001266:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800126a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800126e:	61fb      	str	r3, [r7, #28]
 8001270:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	4b57      	ldr	r3, [pc, #348]	@ (80013d0 <HAL_SPI_MspInit+0x1d4>)
 8001274:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001278:	4a55      	ldr	r2, [pc, #340]	@ (80013d0 <HAL_SPI_MspInit+0x1d4>)
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001282:	4b53      	ldr	r3, [pc, #332]	@ (80013d0 <HAL_SPI_MspInit+0x1d4>)
 8001284:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	61bb      	str	r3, [r7, #24]
 800128e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001290:	4b4f      	ldr	r3, [pc, #316]	@ (80013d0 <HAL_SPI_MspInit+0x1d4>)
 8001292:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001296:	4a4e      	ldr	r2, [pc, #312]	@ (80013d0 <HAL_SPI_MspInit+0x1d4>)
 8001298:	f043 0302 	orr.w	r3, r3, #2
 800129c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012a0:	4b4b      	ldr	r3, [pc, #300]	@ (80013d0 <HAL_SPI_MspInit+0x1d4>)
 80012a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	617b      	str	r3, [r7, #20]
 80012ac:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80012ae:	2360      	movs	r3, #96	@ 0x60
 80012b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b4:	2302      	movs	r3, #2
 80012b6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c0:	2300      	movs	r3, #0
 80012c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012c6:	2305      	movs	r3, #5
 80012c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012cc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012d0:	4619      	mov	r1, r3
 80012d2:	4840      	ldr	r0, [pc, #256]	@ (80013d4 <HAL_SPI_MspInit+0x1d8>)
 80012d4:	f004 fb66 	bl	80059a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80012d8:	2320      	movs	r3, #32
 80012da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012de:	2302      	movs	r3, #2
 80012e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ea:	2300      	movs	r3, #0
 80012ec:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012f0:	2305      	movs	r3, #5
 80012f2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80012fa:	4619      	mov	r1, r3
 80012fc:	4836      	ldr	r0, [pc, #216]	@ (80013d8 <HAL_SPI_MspInit+0x1dc>)
 80012fe:	f004 fb51 	bl	80059a4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream2;
 8001302:	4b36      	ldr	r3, [pc, #216]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 8001304:	4a36      	ldr	r2, [pc, #216]	@ (80013e0 <HAL_SPI_MspInit+0x1e4>)
 8001306:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8001308:	4b34      	ldr	r3, [pc, #208]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 800130a:	2225      	movs	r2, #37	@ 0x25
 800130c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800130e:	4b33      	ldr	r3, [pc, #204]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001314:	4b31      	ldr	r3, [pc, #196]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 8001316:	2200      	movs	r2, #0
 8001318:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800131a:	4b30      	ldr	r3, [pc, #192]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 800131c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001320:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001322:	4b2e      	ldr	r3, [pc, #184]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 8001324:	2200      	movs	r2, #0
 8001326:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001328:	4b2c      	ldr	r3, [pc, #176]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 800132a:	2200      	movs	r2, #0
 800132c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800132e:	4b2b      	ldr	r3, [pc, #172]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 8001330:	2200      	movs	r2, #0
 8001332:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001334:	4b29      	ldr	r3, [pc, #164]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 8001336:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800133a:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800133c:	4b27      	ldr	r3, [pc, #156]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 800133e:	2200      	movs	r2, #0
 8001340:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001342:	4826      	ldr	r0, [pc, #152]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 8001344:	f000 fec2 	bl	80020cc <HAL_DMA_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <HAL_SPI_MspInit+0x156>
    {
      Error_Handler();
 800134e:	f7ff ff31 	bl	80011b4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a21      	ldr	r2, [pc, #132]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 8001356:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001358:	4a20      	ldr	r2, [pc, #128]	@ (80013dc <HAL_SPI_MspInit+0x1e0>)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream3;
 800135e:	4b21      	ldr	r3, [pc, #132]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 8001360:	4a21      	ldr	r2, [pc, #132]	@ (80013e8 <HAL_SPI_MspInit+0x1ec>)
 8001362:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001364:	4b1f      	ldr	r3, [pc, #124]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 8001366:	2226      	movs	r2, #38	@ 0x26
 8001368:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800136a:	4b1e      	ldr	r3, [pc, #120]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 800136c:	2240      	movs	r2, #64	@ 0x40
 800136e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001370:	4b1c      	ldr	r3, [pc, #112]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 8001372:	2200      	movs	r2, #0
 8001374:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001376:	4b1b      	ldr	r3, [pc, #108]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 8001378:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800137c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800137e:	4b19      	ldr	r3, [pc, #100]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 8001380:	2200      	movs	r2, #0
 8001382:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001384:	4b17      	ldr	r3, [pc, #92]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 8001386:	2200      	movs	r2, #0
 8001388:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800138a:	4b16      	ldr	r3, [pc, #88]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 800138c:	2200      	movs	r2, #0
 800138e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001390:	4b14      	ldr	r3, [pc, #80]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 8001392:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001396:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001398:	4b12      	ldr	r3, [pc, #72]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 800139a:	2200      	movs	r2, #0
 800139c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800139e:	4811      	ldr	r0, [pc, #68]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 80013a0:	f000 fe94 	bl	80020cc <HAL_DMA_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <HAL_SPI_MspInit+0x1b2>
    {
      Error_Handler();
 80013aa:	f7ff ff03 	bl	80011b4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a0c      	ldr	r2, [pc, #48]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 80013b2:	679a      	str	r2, [r3, #120]	@ 0x78
 80013b4:	4a0b      	ldr	r2, [pc, #44]	@ (80013e4 <HAL_SPI_MspInit+0x1e8>)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2105      	movs	r1, #5
 80013be:	2023      	movs	r0, #35	@ 0x23
 80013c0:	f000 fde4 	bl	8001f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80013c4:	2023      	movs	r0, #35	@ 0x23
 80013c6:	f000 fdfb 	bl	8001fc0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 80013ca:	e0c0      	b.n	800154e <HAL_SPI_MspInit+0x352>
 80013cc:	40013000 	.word	0x40013000
 80013d0:	58024400 	.word	0x58024400
 80013d4:	58020000 	.word	0x58020000
 80013d8:	58020400 	.word	0x58020400
 80013dc:	24004b48 	.word	0x24004b48
 80013e0:	40020040 	.word	0x40020040
 80013e4:	24004bc0 	.word	0x24004bc0
 80013e8:	40020058 	.word	0x40020058
  else if(hspi->Instance==SPI4)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a59      	ldr	r2, [pc, #356]	@ (8001558 <HAL_SPI_MspInit+0x35c>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	f040 80ab 	bne.w	800154e <HAL_SPI_MspInit+0x352>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80013f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013fc:	f04f 0300 	mov.w	r3, #0
 8001400:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8001404:	2300      	movs	r3, #0
 8001406:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800140a:	f107 0320 	add.w	r3, r7, #32
 800140e:	4618      	mov	r0, r3
 8001410:	f005 fc70 	bl	8006cf4 <HAL_RCCEx_PeriphCLKConfig>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <HAL_SPI_MspInit+0x222>
      Error_Handler();
 800141a:	f7ff fecb 	bl	80011b4 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800141e:	4b4f      	ldr	r3, [pc, #316]	@ (800155c <HAL_SPI_MspInit+0x360>)
 8001420:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001424:	4a4d      	ldr	r2, [pc, #308]	@ (800155c <HAL_SPI_MspInit+0x360>)
 8001426:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800142a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800142e:	4b4b      	ldr	r3, [pc, #300]	@ (800155c <HAL_SPI_MspInit+0x360>)
 8001430:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001434:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001438:	613b      	str	r3, [r7, #16]
 800143a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800143c:	4b47      	ldr	r3, [pc, #284]	@ (800155c <HAL_SPI_MspInit+0x360>)
 800143e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001442:	4a46      	ldr	r2, [pc, #280]	@ (800155c <HAL_SPI_MspInit+0x360>)
 8001444:	f043 0310 	orr.w	r3, r3, #16
 8001448:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800144c:	4b43      	ldr	r3, [pc, #268]	@ (800155c <HAL_SPI_MspInit+0x360>)
 800144e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001452:	f003 0310 	and.w	r3, r3, #16
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800145a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800145e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001462:	2302      	movs	r3, #2
 8001464:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146e:	2300      	movs	r3, #0
 8001470:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001474:	2305      	movs	r3, #5
 8001476:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800147a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800147e:	4619      	mov	r1, r3
 8001480:	4837      	ldr	r0, [pc, #220]	@ (8001560 <HAL_SPI_MspInit+0x364>)
 8001482:	f004 fa8f 	bl	80059a4 <HAL_GPIO_Init>
    hdma_spi4_tx.Instance = DMA1_Stream0;
 8001486:	4b37      	ldr	r3, [pc, #220]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 8001488:	4a37      	ldr	r2, [pc, #220]	@ (8001568 <HAL_SPI_MspInit+0x36c>)
 800148a:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Request = DMA_REQUEST_SPI4_TX;
 800148c:	4b35      	ldr	r3, [pc, #212]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 800148e:	2254      	movs	r2, #84	@ 0x54
 8001490:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001492:	4b34      	ldr	r3, [pc, #208]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 8001494:	2240      	movs	r2, #64	@ 0x40
 8001496:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001498:	4b32      	ldr	r3, [pc, #200]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 800149a:	2200      	movs	r2, #0
 800149c:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800149e:	4b31      	ldr	r3, [pc, #196]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 80014a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014a4:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_NORMAL;
 80014b2:	4b2c      	ldr	r3, [pc, #176]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80014b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 80014ba:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80014be:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80014c0:	4b28      	ldr	r3, [pc, #160]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 80014c6:	4827      	ldr	r0, [pc, #156]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 80014c8:	f000 fe00 	bl	80020cc <HAL_DMA_Init>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <HAL_SPI_MspInit+0x2da>
      Error_Handler();
 80014d2:	f7ff fe6f 	bl	80011b4 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a22      	ldr	r2, [pc, #136]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 80014da:	679a      	str	r2, [r3, #120]	@ 0x78
 80014dc:	4a21      	ldr	r2, [pc, #132]	@ (8001564 <HAL_SPI_MspInit+0x368>)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi4_rx.Instance = DMA1_Stream1;
 80014e2:	4b22      	ldr	r3, [pc, #136]	@ (800156c <HAL_SPI_MspInit+0x370>)
 80014e4:	4a22      	ldr	r2, [pc, #136]	@ (8001570 <HAL_SPI_MspInit+0x374>)
 80014e6:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Request = DMA_REQUEST_SPI4_RX;
 80014e8:	4b20      	ldr	r3, [pc, #128]	@ (800156c <HAL_SPI_MspInit+0x370>)
 80014ea:	2253      	movs	r2, #83	@ 0x53
 80014ec:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014ee:	4b1f      	ldr	r3, [pc, #124]	@ (800156c <HAL_SPI_MspInit+0x370>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014f4:	4b1d      	ldr	r3, [pc, #116]	@ (800156c <HAL_SPI_MspInit+0x370>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014fa:	4b1c      	ldr	r3, [pc, #112]	@ (800156c <HAL_SPI_MspInit+0x370>)
 80014fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001500:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001502:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <HAL_SPI_MspInit+0x370>)
 8001504:	2200      	movs	r2, #0
 8001506:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001508:	4b18      	ldr	r3, [pc, #96]	@ (800156c <HAL_SPI_MspInit+0x370>)
 800150a:	2200      	movs	r2, #0
 800150c:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_NORMAL;
 800150e:	4b17      	ldr	r3, [pc, #92]	@ (800156c <HAL_SPI_MspInit+0x370>)
 8001510:	2200      	movs	r2, #0
 8001512:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001514:	4b15      	ldr	r3, [pc, #84]	@ (800156c <HAL_SPI_MspInit+0x370>)
 8001516:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800151a:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800151c:	4b13      	ldr	r3, [pc, #76]	@ (800156c <HAL_SPI_MspInit+0x370>)
 800151e:	2200      	movs	r2, #0
 8001520:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8001522:	4812      	ldr	r0, [pc, #72]	@ (800156c <HAL_SPI_MspInit+0x370>)
 8001524:	f000 fdd2 	bl	80020cc <HAL_DMA_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <HAL_SPI_MspInit+0x336>
      Error_Handler();
 800152e:	f7ff fe41 	bl	80011b4 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a0d      	ldr	r2, [pc, #52]	@ (800156c <HAL_SPI_MspInit+0x370>)
 8001536:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001538:	4a0c      	ldr	r2, [pc, #48]	@ (800156c <HAL_SPI_MspInit+0x370>)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI4_IRQn, 5, 0);
 800153e:	2200      	movs	r2, #0
 8001540:	2105      	movs	r1, #5
 8001542:	2054      	movs	r0, #84	@ 0x54
 8001544:	f000 fd22 	bl	8001f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8001548:	2054      	movs	r0, #84	@ 0x54
 800154a:	f000 fd39 	bl	8001fc0 <HAL_NVIC_EnableIRQ>
}
 800154e:	bf00      	nop
 8001550:	37f0      	adds	r7, #240	@ 0xf0
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40013400 	.word	0x40013400
 800155c:	58024400 	.word	0x58024400
 8001560:	58021000 	.word	0x58021000
 8001564:	24004c38 	.word	0x24004c38
 8001568:	40020010 	.word	0x40020010
 800156c:	24004cb0 	.word	0x24004cb0
 8001570:	40020028 	.word	0x40020028

08001574 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a23      	ldr	r2, [pc, #140]	@ (8001610 <HAL_TIM_Base_MspInit+0x9c>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d10f      	bne.n	80015a6 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001586:	4b23      	ldr	r3, [pc, #140]	@ (8001614 <HAL_TIM_Base_MspInit+0xa0>)
 8001588:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800158c:	4a21      	ldr	r2, [pc, #132]	@ (8001614 <HAL_TIM_Base_MspInit+0xa0>)
 800158e:	f043 0301 	orr.w	r3, r3, #1
 8001592:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001596:	4b1f      	ldr	r3, [pc, #124]	@ (8001614 <HAL_TIM_Base_MspInit+0xa0>)
 8001598:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800159c:	f003 0301 	and.w	r3, r3, #1
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM23_MspInit 1 */

    /* USER CODE END TIM23_MspInit 1 */
  }

}
 80015a4:	e030      	b.n	8001608 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM2)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015ae:	d117      	bne.n	80015e0 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015b0:	4b18      	ldr	r3, [pc, #96]	@ (8001614 <HAL_TIM_Base_MspInit+0xa0>)
 80015b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015b6:	4a17      	ldr	r2, [pc, #92]	@ (8001614 <HAL_TIM_Base_MspInit+0xa0>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80015c0:	4b14      	ldr	r3, [pc, #80]	@ (8001614 <HAL_TIM_Base_MspInit+0xa0>)
 80015c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	613b      	str	r3, [r7, #16]
 80015cc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80015ce:	2200      	movs	r2, #0
 80015d0:	2105      	movs	r1, #5
 80015d2:	201c      	movs	r0, #28
 80015d4:	f000 fcda 	bl	8001f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015d8:	201c      	movs	r0, #28
 80015da:	f000 fcf1 	bl	8001fc0 <HAL_NVIC_EnableIRQ>
}
 80015de:	e013      	b.n	8001608 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM23)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a0c      	ldr	r2, [pc, #48]	@ (8001618 <HAL_TIM_Base_MspInit+0xa4>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d10e      	bne.n	8001608 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM23_CLK_ENABLE();
 80015ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001614 <HAL_TIM_Base_MspInit+0xa0>)
 80015ec:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80015f0:	4a08      	ldr	r2, [pc, #32]	@ (8001614 <HAL_TIM_Base_MspInit+0xa0>)
 80015f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015f6:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80015fa:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <HAL_TIM_Base_MspInit+0xa0>)
 80015fc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001600:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	68fb      	ldr	r3, [r7, #12]
}
 8001608:	bf00      	nop
 800160a:	3718      	adds	r7, #24
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}
 8001610:	40010000 	.word	0x40010000
 8001614:	58024400 	.word	0x58024400
 8001618:	4000e000 	.word	0x4000e000

0800161c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b090      	sub	sp, #64	@ 0x40
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2b0f      	cmp	r3, #15
 8001628:	d827      	bhi.n	800167a <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800162a:	2200      	movs	r2, #0
 800162c:	6879      	ldr	r1, [r7, #4]
 800162e:	2036      	movs	r0, #54	@ 0x36
 8001630:	f000 fcac 	bl	8001f8c <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001634:	2036      	movs	r0, #54	@ 0x36
 8001636:	f000 fcc3 	bl	8001fc0 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 800163a:	4a29      	ldr	r2, [pc, #164]	@ (80016e0 <HAL_InitTick+0xc4>)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001640:	4b28      	ldr	r3, [pc, #160]	@ (80016e4 <HAL_InitTick+0xc8>)
 8001642:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001646:	4a27      	ldr	r2, [pc, #156]	@ (80016e4 <HAL_InitTick+0xc8>)
 8001648:	f043 0310 	orr.w	r3, r3, #16
 800164c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001650:	4b24      	ldr	r3, [pc, #144]	@ (80016e4 <HAL_InitTick+0xc8>)
 8001652:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001656:	f003 0310 	and.w	r3, r3, #16
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800165e:	f107 0210 	add.w	r2, r7, #16
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	4611      	mov	r1, r2
 8001668:	4618      	mov	r0, r3
 800166a:	f005 fb01 	bl	8006c70 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800166e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001670:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001674:	2b00      	cmp	r3, #0
 8001676:	d106      	bne.n	8001686 <HAL_InitTick+0x6a>
 8001678:	e001      	b.n	800167e <HAL_InitTick+0x62>
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e02b      	b.n	80016d6 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800167e:	f005 fae1 	bl	8006c44 <HAL_RCC_GetPCLK1Freq>
 8001682:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8001684:	e004      	b.n	8001690 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001686:	f005 fadd 	bl	8006c44 <HAL_RCC_GetPCLK1Freq>
 800168a:	4603      	mov	r3, r0
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001690:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001692:	4a15      	ldr	r2, [pc, #84]	@ (80016e8 <HAL_InitTick+0xcc>)
 8001694:	fba2 2303 	umull	r2, r3, r2, r3
 8001698:	0c9b      	lsrs	r3, r3, #18
 800169a:	3b01      	subs	r3, #1
 800169c:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800169e:	4b13      	ldr	r3, [pc, #76]	@ (80016ec <HAL_InitTick+0xd0>)
 80016a0:	4a13      	ldr	r2, [pc, #76]	@ (80016f0 <HAL_InitTick+0xd4>)
 80016a2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016a4:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <HAL_InitTick+0xd0>)
 80016a6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016aa:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80016ac:	4a0f      	ldr	r2, [pc, #60]	@ (80016ec <HAL_InitTick+0xd0>)
 80016ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016b0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80016b2:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <HAL_InitTick+0xd0>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b8:	4b0c      	ldr	r3, [pc, #48]	@ (80016ec <HAL_InitTick+0xd0>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80016be:	480b      	ldr	r0, [pc, #44]	@ (80016ec <HAL_InitTick+0xd0>)
 80016c0:	f007 fe4d 	bl	800935e <HAL_TIM_Base_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d104      	bne.n	80016d4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80016ca:	4808      	ldr	r0, [pc, #32]	@ (80016ec <HAL_InitTick+0xd0>)
 80016cc:	f007 ff1c 	bl	8009508 <HAL_TIM_Base_Start_IT>
 80016d0:	4603      	mov	r3, r0
 80016d2:	e000      	b.n	80016d6 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3740      	adds	r7, #64	@ 0x40
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	24004994 	.word	0x24004994
 80016e4:	58024400 	.word	0x58024400
 80016e8:	431bde83 	.word	0x431bde83
 80016ec:	24005864 	.word	0x24005864
 80016f0:	40001000 	.word	0x40001000

080016f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016f8:	bf00      	nop
 80016fa:	e7fd      	b.n	80016f8 <NMI_Handler+0x4>

080016fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <HardFault_Handler+0x4>

08001704 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001708:	bf00      	nop
 800170a:	e7fd      	b.n	8001708 <MemManage_Handler+0x4>

0800170c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001710:	bf00      	nop
 8001712:	e7fd      	b.n	8001710 <BusFault_Handler+0x4>

08001714 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001718:	bf00      	nop
 800171a:	e7fd      	b.n	8001718 <UsageFault_Handler+0x4>

0800171c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
	...

0800172c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8001730:	4802      	ldr	r0, [pc, #8]	@ (800173c <DMA1_Stream0_IRQHandler+0x10>)
 8001732:	f001 fa69 	bl	8002c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001736:	bf00      	nop
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	24004c38 	.word	0x24004c38

08001740 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8001744:	4802      	ldr	r0, [pc, #8]	@ (8001750 <DMA1_Stream1_IRQHandler+0x10>)
 8001746:	f001 fa5f 	bl	8002c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	24004cb0 	.word	0x24004cb0

08001754 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001758:	4802      	ldr	r0, [pc, #8]	@ (8001764 <DMA1_Stream2_IRQHandler+0x10>)
 800175a:	f001 fa55 	bl	8002c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	24004b48 	.word	0x24004b48

08001768 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800176c:	4802      	ldr	r0, [pc, #8]	@ (8001778 <DMA1_Stream3_IRQHandler+0x10>)
 800176e:	f001 fa4b 	bl	8002c08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	24004bc0 	.word	0x24004bc0

0800177c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001780:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001784:	f004 facf 	bl	8005d26 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001788:	bf00      	nop
 800178a:	bd80      	pop	{r7, pc}

0800178c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001790:	4802      	ldr	r0, [pc, #8]	@ (800179c <TIM2_IRQHandler+0x10>)
 8001792:	f008 f801 	bl	8009798 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	24004d74 	.word	0x24004d74

080017a0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80017a4:	4802      	ldr	r0, [pc, #8]	@ (80017b0 <SPI1_IRQHandler+0x10>)
 80017a6:	f007 f9cd 	bl	8008b44 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	24004a38 	.word	0x24004a38

080017b4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80017b8:	4802      	ldr	r0, [pc, #8]	@ (80017c4 <TIM6_DAC_IRQHandler+0x10>)
 80017ba:	f007 ffed 	bl	8009798 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	24005864 	.word	0x24005864

080017c8 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80017cc:	4802      	ldr	r0, [pc, #8]	@ (80017d8 <ETH_IRQHandler+0x10>)
 80017ce:	f002 ff55 	bl	800467c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	24005938 	.word	0x24005938

080017dc <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 80017e0:	4802      	ldr	r0, [pc, #8]	@ (80017ec <SPI4_IRQHandler+0x10>)
 80017e2:	f007 f9af 	bl	8008b44 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	24004ac0 	.word	0x24004ac0

080017f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  return 1;
 80017f4:	2301      	movs	r3, #1
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <_kill>:

int _kill(int pid, int sig)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800180a:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <_kill+0x20>)
 800180c:	2216      	movs	r2, #22
 800180e:	601a      	str	r2, [r3, #0]
  return -1;
 8001810:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001814:	4618      	mov	r0, r3
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	24014e10 	.word	0x24014e10

08001824 <_exit>:

void _exit (int status)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800182c:	f04f 31ff 	mov.w	r1, #4294967295
 8001830:	6878      	ldr	r0, [r7, #4]
 8001832:	f7ff ffe5 	bl	8001800 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001836:	bf00      	nop
 8001838:	e7fd      	b.n	8001836 <_exit+0x12>

0800183a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b086      	sub	sp, #24
 800183e:	af00      	add	r7, sp, #0
 8001840:	60f8      	str	r0, [r7, #12]
 8001842:	60b9      	str	r1, [r7, #8]
 8001844:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001846:	2300      	movs	r3, #0
 8001848:	617b      	str	r3, [r7, #20]
 800184a:	e00a      	b.n	8001862 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800184c:	f3af 8000 	nop.w
 8001850:	4601      	mov	r1, r0
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	1c5a      	adds	r2, r3, #1
 8001856:	60ba      	str	r2, [r7, #8]
 8001858:	b2ca      	uxtb	r2, r1
 800185a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	3301      	adds	r3, #1
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	697a      	ldr	r2, [r7, #20]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	429a      	cmp	r2, r3
 8001868:	dbf0      	blt.n	800184c <_read+0x12>
  }

  return len;
 800186a:	687b      	ldr	r3, [r7, #4]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3718      	adds	r7, #24
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]
 8001884:	e009      	b.n	800189a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	1c5a      	adds	r2, r3, #1
 800188a:	60ba      	str	r2, [r7, #8]
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	4618      	mov	r0, r3
 8001890:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	3301      	adds	r3, #1
 8001898:	617b      	str	r3, [r7, #20]
 800189a:	697a      	ldr	r2, [r7, #20]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	429a      	cmp	r2, r3
 80018a0:	dbf1      	blt.n	8001886 <_write+0x12>
  }
  return len;
 80018a2:	687b      	ldr	r3, [r7, #4]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	3718      	adds	r7, #24
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}

080018ac <_close>:

int _close(int file)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018d4:	605a      	str	r2, [r3, #4]
  return 0;
 80018d6:	2300      	movs	r3, #0
}
 80018d8:	4618      	mov	r0, r3
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr

080018e4 <_isatty>:

int _isatty(int file)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018ec:	2301      	movs	r3, #1
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr

080018fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018fa:	b480      	push	{r7}
 80018fc:	b085      	sub	sp, #20
 80018fe:	af00      	add	r7, sp, #0
 8001900:	60f8      	str	r0, [r7, #12]
 8001902:	60b9      	str	r1, [r7, #8]
 8001904:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	3714      	adds	r7, #20
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001914:	b480      	push	{r7}
 8001916:	b087      	sub	sp, #28
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800191c:	4a14      	ldr	r2, [pc, #80]	@ (8001970 <_sbrk+0x5c>)
 800191e:	4b15      	ldr	r3, [pc, #84]	@ (8001974 <_sbrk+0x60>)
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001928:	4b13      	ldr	r3, [pc, #76]	@ (8001978 <_sbrk+0x64>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d102      	bne.n	8001936 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001930:	4b11      	ldr	r3, [pc, #68]	@ (8001978 <_sbrk+0x64>)
 8001932:	4a12      	ldr	r2, [pc, #72]	@ (800197c <_sbrk+0x68>)
 8001934:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001936:	4b10      	ldr	r3, [pc, #64]	@ (8001978 <_sbrk+0x64>)
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4413      	add	r3, r2
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	429a      	cmp	r2, r3
 8001942:	d205      	bcs.n	8001950 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001944:	4b0e      	ldr	r3, [pc, #56]	@ (8001980 <_sbrk+0x6c>)
 8001946:	220c      	movs	r2, #12
 8001948:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800194a:	f04f 33ff 	mov.w	r3, #4294967295
 800194e:	e009      	b.n	8001964 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001950:	4b09      	ldr	r3, [pc, #36]	@ (8001978 <_sbrk+0x64>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001956:	4b08      	ldr	r3, [pc, #32]	@ (8001978 <_sbrk+0x64>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4413      	add	r3, r2
 800195e:	4a06      	ldr	r2, [pc, #24]	@ (8001978 <_sbrk+0x64>)
 8001960:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001962:	68fb      	ldr	r3, [r7, #12]
}
 8001964:	4618      	mov	r0, r3
 8001966:	371c      	adds	r7, #28
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	24050000 	.word	0x24050000
 8001974:	00000400 	.word	0x00000400
 8001978:	240058b0 	.word	0x240058b0
 800197c:	24014e20 	.word	0x24014e20
 8001980:	24014e10 	.word	0x24014e10

08001984 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800198a:	4b3a      	ldr	r3, [pc, #232]	@ (8001a74 <SystemInit+0xf0>)
 800198c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001990:	4a38      	ldr	r2, [pc, #224]	@ (8001a74 <SystemInit+0xf0>)
 8001992:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001996:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800199a:	4b37      	ldr	r3, [pc, #220]	@ (8001a78 <SystemInit+0xf4>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 030f 	and.w	r3, r3, #15
 80019a2:	2b06      	cmp	r3, #6
 80019a4:	d807      	bhi.n	80019b6 <SystemInit+0x32>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80019a6:	4b34      	ldr	r3, [pc, #208]	@ (8001a78 <SystemInit+0xf4>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f023 030f 	bic.w	r3, r3, #15
 80019ae:	4a32      	ldr	r2, [pc, #200]	@ (8001a78 <SystemInit+0xf4>)
 80019b0:	f043 0307 	orr.w	r3, r3, #7
 80019b4:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80019b6:	4b31      	ldr	r3, [pc, #196]	@ (8001a7c <SystemInit+0xf8>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a30      	ldr	r2, [pc, #192]	@ (8001a7c <SystemInit+0xf8>)
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80019c2:	4b2e      	ldr	r3, [pc, #184]	@ (8001a7c <SystemInit+0xf8>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80019c8:	4b2c      	ldr	r3, [pc, #176]	@ (8001a7c <SystemInit+0xf8>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	492b      	ldr	r1, [pc, #172]	@ (8001a7c <SystemInit+0xf8>)
 80019ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001a80 <SystemInit+0xfc>)
 80019d0:	4013      	ands	r3, r2
 80019d2:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80019d4:	4b28      	ldr	r3, [pc, #160]	@ (8001a78 <SystemInit+0xf4>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d007      	beq.n	80019f0 <SystemInit+0x6c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80019e0:	4b25      	ldr	r3, [pc, #148]	@ (8001a78 <SystemInit+0xf4>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f023 030f 	bic.w	r3, r3, #15
 80019e8:	4a23      	ldr	r2, [pc, #140]	@ (8001a78 <SystemInit+0xf4>)
 80019ea:	f043 0307 	orr.w	r3, r3, #7
 80019ee:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80019f0:	4b22      	ldr	r3, [pc, #136]	@ (8001a7c <SystemInit+0xf8>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80019f6:	4b21      	ldr	r3, [pc, #132]	@ (8001a7c <SystemInit+0xf8>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80019fc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a7c <SystemInit+0xf8>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001a02:	4b1e      	ldr	r3, [pc, #120]	@ (8001a7c <SystemInit+0xf8>)
 8001a04:	4a1f      	ldr	r2, [pc, #124]	@ (8001a84 <SystemInit+0x100>)
 8001a06:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001a08:	4b1c      	ldr	r3, [pc, #112]	@ (8001a7c <SystemInit+0xf8>)
 8001a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8001a88 <SystemInit+0x104>)
 8001a0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8001a7c <SystemInit+0xf8>)
 8001a10:	4a1e      	ldr	r2, [pc, #120]	@ (8001a8c <SystemInit+0x108>)
 8001a12:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001a14:	4b19      	ldr	r3, [pc, #100]	@ (8001a7c <SystemInit+0xf8>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001a1a:	4b18      	ldr	r3, [pc, #96]	@ (8001a7c <SystemInit+0xf8>)
 8001a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8001a8c <SystemInit+0x108>)
 8001a1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001a20:	4b16      	ldr	r3, [pc, #88]	@ (8001a7c <SystemInit+0xf8>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001a26:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <SystemInit+0xf8>)
 8001a28:	4a18      	ldr	r2, [pc, #96]	@ (8001a8c <SystemInit+0x108>)
 8001a2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001a2c:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <SystemInit+0xf8>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a32:	4b12      	ldr	r3, [pc, #72]	@ (8001a7c <SystemInit+0xf8>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a11      	ldr	r2, [pc, #68]	@ (8001a7c <SystemInit+0xf8>)
 8001a38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a3c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <SystemInit+0xf8>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(DATA_IN_D2_SRAM)
  /* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) */
#if defined(RCC_AHB2ENR_D2SRAM3EN)
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
#elif defined(RCC_AHB2ENR_D2SRAM2EN)
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
 8001a44:	4b0d      	ldr	r3, [pc, #52]	@ (8001a7c <SystemInit+0xf8>)
 8001a46:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001a4a:	4a0c      	ldr	r2, [pc, #48]	@ (8001a7c <SystemInit+0xf8>)
 8001a4c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8001a50:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
#else
  RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
#endif /* RCC_AHB2ENR_D2SRAM3EN */

  tmpreg = RCC->AHB2ENR;
 8001a54:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <SystemInit+0xf8>)
 8001a56:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001a5a:	607b      	str	r3, [r7, #4]
  (void) tmpreg;
 8001a5c:	687b      	ldr	r3, [r7, #4]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <SystemInit+0x10c>)
 8001a60:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001a64:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	e000ed00 	.word	0xe000ed00
 8001a78:	52002000 	.word	0x52002000
 8001a7c:	58024400 	.word	0x58024400
 8001a80:	eaf6ed7f 	.word	0xeaf6ed7f
 8001a84:	02020200 	.word	0x02020200
 8001a88:	01ff0000 	.word	0x01ff0000
 8001a8c:	01010280 	.word	0x01010280
 8001a90:	52004000 	.word	0x52004000

08001a94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001a94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001acc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a98:	f7ff ff74 	bl	8001984 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a9c:	480c      	ldr	r0, [pc, #48]	@ (8001ad0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a9e:	490d      	ldr	r1, [pc, #52]	@ (8001ad4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001aa0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001aa2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aa4:	e002      	b.n	8001aac <LoopCopyDataInit>

08001aa6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aa6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aa8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aaa:	3304      	adds	r3, #4

08001aac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ab0:	d3f9      	bcc.n	8001aa6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8001adc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ab4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ae0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ab6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ab8:	e001      	b.n	8001abe <LoopFillZerobss>

08001aba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001abc:	3204      	adds	r2, #4

08001abe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001abe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ac0:	d3fb      	bcc.n	8001aba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ac2:	f018 fd59 	bl	801a578 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ac6:	f7fe fc73 	bl	80003b0 <main>
  bx  lr
 8001aca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001acc:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001ad0:	24004984 	.word	0x24004984
  ldr r1, =_edata
 8001ad4:	24004a1c 	.word	0x24004a1c
  ldr r2, =_sidata
 8001ad8:	0801e0b0 	.word	0x0801e0b0
  ldr r2, =_sbss
 8001adc:	24004a1c 	.word	0x24004a1c
  ldr r4, =_ebss
 8001ae0:	24014e20 	.word	0x24014e20

08001ae4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ae4:	e7fe      	b.n	8001ae4 <ADC3_IRQHandler>

08001ae6 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	b083      	sub	sp, #12
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
 8001aee:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d00b      	beq.n	8001b0e <LAN8742_RegisterBusIO+0x28>
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	68db      	ldr	r3, [r3, #12]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d007      	beq.n	8001b0e <LAN8742_RegisterBusIO+0x28>
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d003      	beq.n	8001b0e <LAN8742_RegisterBusIO+0x28>
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	691b      	ldr	r3, [r3, #16]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d102      	bne.n	8001b14 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b12:	e014      	b.n	8001b3e <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685a      	ldr	r2, [r3, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	68da      	ldr	r2, [r3, #12]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	689a      	ldr	r2, [r3, #8]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	691a      	ldr	r2, [r3, #16]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b086      	sub	sp, #24
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
 8001b56:	2300      	movs	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d139      	bne.n	8001bda <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d002      	beq.n	8001b74 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2220      	movs	r2, #32
 8001b78:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
 8001b7e:	e01c      	b.n	8001bba <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	695b      	ldr	r3, [r3, #20]
 8001b84:	f107 020c 	add.w	r2, r7, #12
 8001b88:	2112      	movs	r1, #18
 8001b8a:	6978      	ldr	r0, [r7, #20]
 8001b8c:	4798      	blx	r3
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	da03      	bge.n	8001b9c <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8001b94:	f06f 0304 	mvn.w	r3, #4
 8001b98:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8001b9a:	e00b      	b.n	8001bb4 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f003 031f 	and.w	r3, r3, #31
 8001ba2:	697a      	ldr	r2, [r7, #20]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d105      	bne.n	8001bb4 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	697a      	ldr	r2, [r7, #20]
 8001bac:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	613b      	str	r3, [r7, #16]
         break;
 8001bb2:	e005      	b.n	8001bc0 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	617b      	str	r3, [r7, #20]
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	2b1f      	cmp	r3, #31
 8001bbe:	d9df      	bls.n	8001b80 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	2b1f      	cmp	r3, #31
 8001bc6:	d902      	bls.n	8001bce <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001bc8:	f06f 0302 	mvn.w	r3, #2
 8001bcc:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d102      	bne.n	8001bda <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8001bda:	693b      	ldr	r3, [r7, #16]
 }
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	695b      	ldr	r3, [r3, #20]
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	6810      	ldr	r0, [r2, #0]
 8001bf8:	f107 020c 	add.w	r2, r7, #12
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	4798      	blx	r3
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	da02      	bge.n	8001c0c <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001c06:	f06f 0304 	mvn.w	r3, #4
 8001c0a:	e06e      	b.n	8001cea <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	687a      	ldr	r2, [r7, #4]
 8001c12:	6810      	ldr	r0, [r2, #0]
 8001c14:	f107 020c 	add.w	r2, r7, #12
 8001c18:	2101      	movs	r1, #1
 8001c1a:	4798      	blx	r3
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	da02      	bge.n	8001c28 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001c22:	f06f 0304 	mvn.w	r3, #4
 8001c26:	e060      	b.n	8001cea <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f003 0304 	and.w	r3, r3, #4
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e059      	b.n	8001cea <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	695b      	ldr	r3, [r3, #20]
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	6810      	ldr	r0, [r2, #0]
 8001c3e:	f107 020c 	add.w	r2, r7, #12
 8001c42:	2100      	movs	r1, #0
 8001c44:	4798      	blx	r3
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	da02      	bge.n	8001c52 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001c4c:	f06f 0304 	mvn.w	r3, #4
 8001c50:	e04b      	b.n	8001cea <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d11b      	bne.n	8001c94 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d006      	beq.n	8001c74 <LAN8742_GetLinkState+0x90>
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001c70:	2302      	movs	r3, #2
 8001c72:	e03a      	b.n	8001cea <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e033      	b.n	8001cea <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	e02c      	b.n	8001cea <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001c90:	2305      	movs	r3, #5
 8001c92:	e02a      	b.n	8001cea <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	695b      	ldr	r3, [r3, #20]
 8001c98:	687a      	ldr	r2, [r7, #4]
 8001c9a:	6810      	ldr	r0, [r2, #0]
 8001c9c:	f107 020c 	add.w	r2, r7, #12
 8001ca0:	211f      	movs	r1, #31
 8001ca2:	4798      	blx	r3
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	da02      	bge.n	8001cb0 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001caa:	f06f 0304 	mvn.w	r3, #4
 8001cae:	e01c      	b.n	8001cea <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001cba:	2306      	movs	r3, #6
 8001cbc:	e015      	b.n	8001cea <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f003 031c 	and.w	r3, r3, #28
 8001cc4:	2b18      	cmp	r3, #24
 8001cc6:	d101      	bne.n	8001ccc <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	e00e      	b.n	8001cea <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f003 031c 	and.w	r3, r3, #28
 8001cd2:	2b08      	cmp	r3, #8
 8001cd4:	d101      	bne.n	8001cda <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e007      	b.n	8001cea <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	f003 031c 	and.w	r3, r3, #28
 8001ce0:	2b14      	cmp	r3, #20
 8001ce2:	d101      	bne.n	8001ce8 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	e000      	b.n	8001cea <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001ce8:	2305      	movs	r3, #5
    }
  }
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cfa:	2003      	movs	r0, #3
 8001cfc:	f000 f93b 	bl	8001f76 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001d00:	f004 fdf6 	bl	80068f0 <HAL_RCC_GetSysClockFreq>
 8001d04:	4602      	mov	r2, r0
 8001d06:	4b15      	ldr	r3, [pc, #84]	@ (8001d5c <HAL_Init+0x68>)
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	0a1b      	lsrs	r3, r3, #8
 8001d0c:	f003 030f 	and.w	r3, r3, #15
 8001d10:	4913      	ldr	r1, [pc, #76]	@ (8001d60 <HAL_Init+0x6c>)
 8001d12:	5ccb      	ldrb	r3, [r1, r3]
 8001d14:	f003 031f 	and.w	r3, r3, #31
 8001d18:	fa22 f303 	lsr.w	r3, r2, r3
 8001d1c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d5c <HAL_Init+0x68>)
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	f003 030f 	and.w	r3, r3, #15
 8001d26:	4a0e      	ldr	r2, [pc, #56]	@ (8001d60 <HAL_Init+0x6c>)
 8001d28:	5cd3      	ldrb	r3, [r2, r3]
 8001d2a:	f003 031f 	and.w	r3, r3, #31
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	fa22 f303 	lsr.w	r3, r2, r3
 8001d34:	4a0b      	ldr	r2, [pc, #44]	@ (8001d64 <HAL_Init+0x70>)
 8001d36:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001d38:	4a0b      	ldr	r2, [pc, #44]	@ (8001d68 <HAL_Init+0x74>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d3e:	200f      	movs	r0, #15
 8001d40:	f7ff fc6c 	bl	800161c <HAL_InitTick>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e002      	b.n	8001d54 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001d4e:	f7ff fa37 	bl	80011c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	58024400 	.word	0x58024400
 8001d60:	0801de6c 	.word	0x0801de6c
 8001d64:	24004990 	.word	0x24004990
 8001d68:	2400498c 	.word	0x2400498c

08001d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d70:	4b06      	ldr	r3, [pc, #24]	@ (8001d8c <HAL_IncTick+0x20>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	461a      	mov	r2, r3
 8001d76:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <HAL_IncTick+0x24>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	4a04      	ldr	r2, [pc, #16]	@ (8001d90 <HAL_IncTick+0x24>)
 8001d7e:	6013      	str	r3, [r2, #0]
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	24004998 	.word	0x24004998
 8001d90:	240058b4 	.word	0x240058b4

08001d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  return uwTick;
 8001d98:	4b03      	ldr	r3, [pc, #12]	@ (8001da8 <HAL_GetTick+0x14>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	240058b4 	.word	0x240058b4

08001dac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001db4:	f7ff ffee 	bl	8001d94 <HAL_GetTick>
 8001db8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc4:	d005      	beq.n	8001dd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001df0 <HAL_Delay+0x44>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4413      	add	r3, r2
 8001dd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dd2:	bf00      	nop
 8001dd4:	f7ff ffde 	bl	8001d94 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d8f7      	bhi.n	8001dd4 <HAL_Delay+0x28>
  {
  }
}
 8001de4:	bf00      	nop
 8001de6:	bf00      	nop
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	24004998 	.word	0x24004998

08001df4 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001dfc:	4b06      	ldr	r3, [pc, #24]	@ (8001e18 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001e04:	4904      	ldr	r1, [pc, #16]	@ (8001e18 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	604b      	str	r3, [r1, #4]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	58000400 	.word	0x58000400

08001e1c <__NVIC_SetPriorityGrouping>:
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e5c <__NVIC_SetPriorityGrouping+0x40>)
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e32:	68ba      	ldr	r2, [r7, #8]
 8001e34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e38:	4013      	ands	r3, r2
 8001e3a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001e44:	4b06      	ldr	r3, [pc, #24]	@ (8001e60 <__NVIC_SetPriorityGrouping+0x44>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e4a:	4a04      	ldr	r2, [pc, #16]	@ (8001e5c <__NVIC_SetPriorityGrouping+0x40>)
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	60d3      	str	r3, [r2, #12]
}
 8001e50:	bf00      	nop
 8001e52:	3714      	adds	r7, #20
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	e000ed00 	.word	0xe000ed00
 8001e60:	05fa0000 	.word	0x05fa0000

08001e64 <__NVIC_GetPriorityGrouping>:
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e68:	4b04      	ldr	r3, [pc, #16]	@ (8001e7c <__NVIC_GetPriorityGrouping+0x18>)
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	0a1b      	lsrs	r3, r3, #8
 8001e6e:	f003 0307 	and.w	r3, r3, #7
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <__NVIC_EnableIRQ>:
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	4603      	mov	r3, r0
 8001e88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001e8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	db0b      	blt.n	8001eaa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e92:	88fb      	ldrh	r3, [r7, #6]
 8001e94:	f003 021f 	and.w	r2, r3, #31
 8001e98:	4907      	ldr	r1, [pc, #28]	@ (8001eb8 <__NVIC_EnableIRQ+0x38>)
 8001e9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e9e:	095b      	lsrs	r3, r3, #5
 8001ea0:	2001      	movs	r0, #1
 8001ea2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001eaa:	bf00      	nop
 8001eac:	370c      	adds	r7, #12
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	e000e100 	.word	0xe000e100

08001ebc <__NVIC_SetPriority>:
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	6039      	str	r1, [r7, #0]
 8001ec6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ec8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	db0a      	blt.n	8001ee6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	b2da      	uxtb	r2, r3
 8001ed4:	490c      	ldr	r1, [pc, #48]	@ (8001f08 <__NVIC_SetPriority+0x4c>)
 8001ed6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001eda:	0112      	lsls	r2, r2, #4
 8001edc:	b2d2      	uxtb	r2, r2
 8001ede:	440b      	add	r3, r1
 8001ee0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001ee4:	e00a      	b.n	8001efc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	b2da      	uxtb	r2, r3
 8001eea:	4908      	ldr	r1, [pc, #32]	@ (8001f0c <__NVIC_SetPriority+0x50>)
 8001eec:	88fb      	ldrh	r3, [r7, #6]
 8001eee:	f003 030f 	and.w	r3, r3, #15
 8001ef2:	3b04      	subs	r3, #4
 8001ef4:	0112      	lsls	r2, r2, #4
 8001ef6:	b2d2      	uxtb	r2, r2
 8001ef8:	440b      	add	r3, r1
 8001efa:	761a      	strb	r2, [r3, #24]
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr
 8001f08:	e000e100 	.word	0xe000e100
 8001f0c:	e000ed00 	.word	0xe000ed00

08001f10 <NVIC_EncodePriority>:
{
 8001f10:	b480      	push	{r7}
 8001f12:	b089      	sub	sp, #36	@ 0x24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f003 0307 	and.w	r3, r3, #7
 8001f22:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	f1c3 0307 	rsb	r3, r3, #7
 8001f2a:	2b04      	cmp	r3, #4
 8001f2c:	bf28      	it	cs
 8001f2e:	2304      	movcs	r3, #4
 8001f30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	3304      	adds	r3, #4
 8001f36:	2b06      	cmp	r3, #6
 8001f38:	d902      	bls.n	8001f40 <NVIC_EncodePriority+0x30>
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	3b03      	subs	r3, #3
 8001f3e:	e000      	b.n	8001f42 <NVIC_EncodePriority+0x32>
 8001f40:	2300      	movs	r3, #0
 8001f42:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f44:	f04f 32ff 	mov.w	r2, #4294967295
 8001f48:	69bb      	ldr	r3, [r7, #24]
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	43da      	mvns	r2, r3
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	401a      	ands	r2, r3
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f58:	f04f 31ff 	mov.w	r1, #4294967295
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f62:	43d9      	mvns	r1, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f68:	4313      	orrs	r3, r2
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3724      	adds	r7, #36	@ 0x24
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr

08001f76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b082      	sub	sp, #8
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff ff4c 	bl	8001e1c <__NVIC_SetPriorityGrouping>
}
 8001f84:	bf00      	nop
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	4603      	mov	r3, r0
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
 8001f98:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f9a:	f7ff ff63 	bl	8001e64 <__NVIC_GetPriorityGrouping>
 8001f9e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	68b9      	ldr	r1, [r7, #8]
 8001fa4:	6978      	ldr	r0, [r7, #20]
 8001fa6:	f7ff ffb3 	bl	8001f10 <NVIC_EncodePriority>
 8001faa:	4602      	mov	r2, r0
 8001fac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fb0:	4611      	mov	r1, r2
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff ff82 	bl	8001ebc <__NVIC_SetPriority>
}
 8001fb8:	bf00      	nop
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff ff56 	bl	8001e80 <__NVIC_EnableIRQ>
}
 8001fd4:	bf00      	nop
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001fe0:	f3bf 8f5f 	dmb	sy
}
 8001fe4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001fe6:	4b07      	ldr	r3, [pc, #28]	@ (8002004 <HAL_MPU_Disable+0x28>)
 8001fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fea:	4a06      	ldr	r2, [pc, #24]	@ (8002004 <HAL_MPU_Disable+0x28>)
 8001fec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ff0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001ff2:	4b05      	ldr	r3, [pc, #20]	@ (8002008 <HAL_MPU_Disable+0x2c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	605a      	str	r2, [r3, #4]
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
 8002002:	bf00      	nop
 8002004:	e000ed00 	.word	0xe000ed00
 8002008:	e000ed90 	.word	0xe000ed90

0800200c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002014:	4a0b      	ldr	r2, [pc, #44]	@ (8002044 <HAL_MPU_Enable+0x38>)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800201e:	4b0a      	ldr	r3, [pc, #40]	@ (8002048 <HAL_MPU_Enable+0x3c>)
 8002020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002022:	4a09      	ldr	r2, [pc, #36]	@ (8002048 <HAL_MPU_Enable+0x3c>)
 8002024:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002028:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800202a:	f3bf 8f4f 	dsb	sy
}
 800202e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002030:	f3bf 8f6f 	isb	sy
}
 8002034:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002036:	bf00      	nop
 8002038:	370c      	adds	r7, #12
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	e000ed90 	.word	0xe000ed90
 8002048:	e000ed00 	.word	0xe000ed00

0800204c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	785a      	ldrb	r2, [r3, #1]
 8002058:	4b1b      	ldr	r3, [pc, #108]	@ (80020c8 <HAL_MPU_ConfigRegion+0x7c>)
 800205a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800205c:	4b1a      	ldr	r3, [pc, #104]	@ (80020c8 <HAL_MPU_ConfigRegion+0x7c>)
 800205e:	691b      	ldr	r3, [r3, #16]
 8002060:	4a19      	ldr	r2, [pc, #100]	@ (80020c8 <HAL_MPU_ConfigRegion+0x7c>)
 8002062:	f023 0301 	bic.w	r3, r3, #1
 8002066:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002068:	4a17      	ldr	r2, [pc, #92]	@ (80020c8 <HAL_MPU_ConfigRegion+0x7c>)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	7b1b      	ldrb	r3, [r3, #12]
 8002074:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	7adb      	ldrb	r3, [r3, #11]
 800207a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800207c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	7a9b      	ldrb	r3, [r3, #10]
 8002082:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002084:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	7b5b      	ldrb	r3, [r3, #13]
 800208a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800208c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	7b9b      	ldrb	r3, [r3, #14]
 8002092:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002094:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	7bdb      	ldrb	r3, [r3, #15]
 800209a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800209c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	7a5b      	ldrb	r3, [r3, #9]
 80020a2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80020a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	7a1b      	ldrb	r3, [r3, #8]
 80020aa:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80020ac:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	7812      	ldrb	r2, [r2, #0]
 80020b2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80020b4:	4a04      	ldr	r2, [pc, #16]	@ (80020c8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80020b6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80020b8:	6113      	str	r3, [r2, #16]
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	e000ed90 	.word	0xe000ed90

080020cc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b086      	sub	sp, #24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80020d4:	f7ff fe5e 	bl	8001d94 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d101      	bne.n	80020e4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e312      	b.n	800270a <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a66      	ldr	r2, [pc, #408]	@ (8002284 <HAL_DMA_Init+0x1b8>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d04a      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a65      	ldr	r2, [pc, #404]	@ (8002288 <HAL_DMA_Init+0x1bc>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d045      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a63      	ldr	r2, [pc, #396]	@ (800228c <HAL_DMA_Init+0x1c0>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d040      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a62      	ldr	r2, [pc, #392]	@ (8002290 <HAL_DMA_Init+0x1c4>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d03b      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a60      	ldr	r2, [pc, #384]	@ (8002294 <HAL_DMA_Init+0x1c8>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d036      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a5f      	ldr	r2, [pc, #380]	@ (8002298 <HAL_DMA_Init+0x1cc>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d031      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a5d      	ldr	r2, [pc, #372]	@ (800229c <HAL_DMA_Init+0x1d0>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d02c      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a5c      	ldr	r2, [pc, #368]	@ (80022a0 <HAL_DMA_Init+0x1d4>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d027      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a5a      	ldr	r2, [pc, #360]	@ (80022a4 <HAL_DMA_Init+0x1d8>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d022      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a59      	ldr	r2, [pc, #356]	@ (80022a8 <HAL_DMA_Init+0x1dc>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d01d      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a57      	ldr	r2, [pc, #348]	@ (80022ac <HAL_DMA_Init+0x1e0>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d018      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a56      	ldr	r2, [pc, #344]	@ (80022b0 <HAL_DMA_Init+0x1e4>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d013      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a54      	ldr	r2, [pc, #336]	@ (80022b4 <HAL_DMA_Init+0x1e8>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d00e      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a53      	ldr	r2, [pc, #332]	@ (80022b8 <HAL_DMA_Init+0x1ec>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d009      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a51      	ldr	r2, [pc, #324]	@ (80022bc <HAL_DMA_Init+0x1f0>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d004      	beq.n	8002184 <HAL_DMA_Init+0xb8>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a50      	ldr	r2, [pc, #320]	@ (80022c0 <HAL_DMA_Init+0x1f4>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d101      	bne.n	8002188 <HAL_DMA_Init+0xbc>
 8002184:	2301      	movs	r3, #1
 8002186:	e000      	b.n	800218a <HAL_DMA_Init+0xbe>
 8002188:	2300      	movs	r3, #0
 800218a:	2b00      	cmp	r3, #0
 800218c:	f000 813c 	beq.w	8002408 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2202      	movs	r2, #2
 8002194:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a37      	ldr	r2, [pc, #220]	@ (8002284 <HAL_DMA_Init+0x1b8>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d04a      	beq.n	8002240 <HAL_DMA_Init+0x174>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a36      	ldr	r2, [pc, #216]	@ (8002288 <HAL_DMA_Init+0x1bc>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d045      	beq.n	8002240 <HAL_DMA_Init+0x174>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a34      	ldr	r2, [pc, #208]	@ (800228c <HAL_DMA_Init+0x1c0>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d040      	beq.n	8002240 <HAL_DMA_Init+0x174>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a33      	ldr	r2, [pc, #204]	@ (8002290 <HAL_DMA_Init+0x1c4>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d03b      	beq.n	8002240 <HAL_DMA_Init+0x174>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a31      	ldr	r2, [pc, #196]	@ (8002294 <HAL_DMA_Init+0x1c8>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d036      	beq.n	8002240 <HAL_DMA_Init+0x174>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a30      	ldr	r2, [pc, #192]	@ (8002298 <HAL_DMA_Init+0x1cc>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d031      	beq.n	8002240 <HAL_DMA_Init+0x174>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a2e      	ldr	r2, [pc, #184]	@ (800229c <HAL_DMA_Init+0x1d0>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d02c      	beq.n	8002240 <HAL_DMA_Init+0x174>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a2d      	ldr	r2, [pc, #180]	@ (80022a0 <HAL_DMA_Init+0x1d4>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d027      	beq.n	8002240 <HAL_DMA_Init+0x174>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a2b      	ldr	r2, [pc, #172]	@ (80022a4 <HAL_DMA_Init+0x1d8>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d022      	beq.n	8002240 <HAL_DMA_Init+0x174>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	4a2a      	ldr	r2, [pc, #168]	@ (80022a8 <HAL_DMA_Init+0x1dc>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d01d      	beq.n	8002240 <HAL_DMA_Init+0x174>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a28      	ldr	r2, [pc, #160]	@ (80022ac <HAL_DMA_Init+0x1e0>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d018      	beq.n	8002240 <HAL_DMA_Init+0x174>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a27      	ldr	r2, [pc, #156]	@ (80022b0 <HAL_DMA_Init+0x1e4>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d013      	beq.n	8002240 <HAL_DMA_Init+0x174>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a25      	ldr	r2, [pc, #148]	@ (80022b4 <HAL_DMA_Init+0x1e8>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d00e      	beq.n	8002240 <HAL_DMA_Init+0x174>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a24      	ldr	r2, [pc, #144]	@ (80022b8 <HAL_DMA_Init+0x1ec>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d009      	beq.n	8002240 <HAL_DMA_Init+0x174>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a22      	ldr	r2, [pc, #136]	@ (80022bc <HAL_DMA_Init+0x1f0>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d004      	beq.n	8002240 <HAL_DMA_Init+0x174>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a21      	ldr	r2, [pc, #132]	@ (80022c0 <HAL_DMA_Init+0x1f4>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d108      	bne.n	8002252 <HAL_DMA_Init+0x186>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f022 0201 	bic.w	r2, r2, #1
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	e007      	b.n	8002262 <HAL_DMA_Init+0x196>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f022 0201 	bic.w	r2, r2, #1
 8002260:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002262:	e02f      	b.n	80022c4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002264:	f7ff fd96 	bl	8001d94 <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b05      	cmp	r3, #5
 8002270:	d928      	bls.n	80022c4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2220      	movs	r2, #32
 8002276:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2203      	movs	r2, #3
 800227c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e242      	b.n	800270a <HAL_DMA_Init+0x63e>
 8002284:	40020010 	.word	0x40020010
 8002288:	40020028 	.word	0x40020028
 800228c:	40020040 	.word	0x40020040
 8002290:	40020058 	.word	0x40020058
 8002294:	40020070 	.word	0x40020070
 8002298:	40020088 	.word	0x40020088
 800229c:	400200a0 	.word	0x400200a0
 80022a0:	400200b8 	.word	0x400200b8
 80022a4:	40020410 	.word	0x40020410
 80022a8:	40020428 	.word	0x40020428
 80022ac:	40020440 	.word	0x40020440
 80022b0:	40020458 	.word	0x40020458
 80022b4:	40020470 	.word	0x40020470
 80022b8:	40020488 	.word	0x40020488
 80022bc:	400204a0 	.word	0x400204a0
 80022c0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1c8      	bne.n	8002264 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80022da:	697a      	ldr	r2, [r7, #20]
 80022dc:	4b83      	ldr	r3, [pc, #524]	@ (80024ec <HAL_DMA_Init+0x420>)
 80022de:	4013      	ands	r3, r2
 80022e0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80022ea:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022f6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002302:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a1b      	ldr	r3, [r3, #32]
 8002308:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	4313      	orrs	r3, r2
 800230e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002314:	2b04      	cmp	r3, #4
 8002316:	d107      	bne.n	8002328 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002320:	4313      	orrs	r3, r2
 8002322:	697a      	ldr	r2, [r7, #20]
 8002324:	4313      	orrs	r3, r2
 8002326:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	2b28      	cmp	r3, #40	@ 0x28
 800232e:	d903      	bls.n	8002338 <HAL_DMA_Init+0x26c>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	2b2e      	cmp	r3, #46	@ 0x2e
 8002336:	d91f      	bls.n	8002378 <HAL_DMA_Init+0x2ac>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2b3e      	cmp	r3, #62	@ 0x3e
 800233e:	d903      	bls.n	8002348 <HAL_DMA_Init+0x27c>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2b42      	cmp	r3, #66	@ 0x42
 8002346:	d917      	bls.n	8002378 <HAL_DMA_Init+0x2ac>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2b46      	cmp	r3, #70	@ 0x46
 800234e:	d903      	bls.n	8002358 <HAL_DMA_Init+0x28c>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	2b48      	cmp	r3, #72	@ 0x48
 8002356:	d90f      	bls.n	8002378 <HAL_DMA_Init+0x2ac>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b4e      	cmp	r3, #78	@ 0x4e
 800235e:	d903      	bls.n	8002368 <HAL_DMA_Init+0x29c>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	2b52      	cmp	r3, #82	@ 0x52
 8002366:	d907      	bls.n	8002378 <HAL_DMA_Init+0x2ac>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	2b73      	cmp	r3, #115	@ 0x73
 800236e:	d905      	bls.n	800237c <HAL_DMA_Init+0x2b0>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b77      	cmp	r3, #119	@ 0x77
 8002376:	d801      	bhi.n	800237c <HAL_DMA_Init+0x2b0>
 8002378:	2301      	movs	r3, #1
 800237a:	e000      	b.n	800237e <HAL_DMA_Init+0x2b2>
 800237c:	2300      	movs	r3, #0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d003      	beq.n	800238a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002388:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	697a      	ldr	r2, [r7, #20]
 8002390:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	695b      	ldr	r3, [r3, #20]
 8002398:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	f023 0307 	bic.w	r3, r3, #7
 80023a0:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a6:	697a      	ldr	r2, [r7, #20]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b0:	2b04      	cmp	r3, #4
 80023b2:	d117      	bne.n	80023e4 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00e      	beq.n	80023e4 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f001 fbfa 	bl	8003bc0 <DMA_CheckFifoParam>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d008      	beq.n	80023e4 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2240      	movs	r2, #64	@ 0x40
 80023d6:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e192      	b.n	800270a <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	697a      	ldr	r2, [r7, #20]
 80023ea:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f001 fb35 	bl	8003a5c <DMA_CalcBaseAndBitshift>
 80023f2:	4603      	mov	r3, r0
 80023f4:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023fa:	f003 031f 	and.w	r3, r3, #31
 80023fe:	223f      	movs	r2, #63	@ 0x3f
 8002400:	409a      	lsls	r2, r3
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	609a      	str	r2, [r3, #8]
 8002406:	e0c8      	b.n	800259a <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a38      	ldr	r2, [pc, #224]	@ (80024f0 <HAL_DMA_Init+0x424>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d022      	beq.n	8002458 <HAL_DMA_Init+0x38c>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a37      	ldr	r2, [pc, #220]	@ (80024f4 <HAL_DMA_Init+0x428>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d01d      	beq.n	8002458 <HAL_DMA_Init+0x38c>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a35      	ldr	r2, [pc, #212]	@ (80024f8 <HAL_DMA_Init+0x42c>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d018      	beq.n	8002458 <HAL_DMA_Init+0x38c>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a34      	ldr	r2, [pc, #208]	@ (80024fc <HAL_DMA_Init+0x430>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d013      	beq.n	8002458 <HAL_DMA_Init+0x38c>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a32      	ldr	r2, [pc, #200]	@ (8002500 <HAL_DMA_Init+0x434>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d00e      	beq.n	8002458 <HAL_DMA_Init+0x38c>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a31      	ldr	r2, [pc, #196]	@ (8002504 <HAL_DMA_Init+0x438>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d009      	beq.n	8002458 <HAL_DMA_Init+0x38c>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a2f      	ldr	r2, [pc, #188]	@ (8002508 <HAL_DMA_Init+0x43c>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d004      	beq.n	8002458 <HAL_DMA_Init+0x38c>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4a2e      	ldr	r2, [pc, #184]	@ (800250c <HAL_DMA_Init+0x440>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d101      	bne.n	800245c <HAL_DMA_Init+0x390>
 8002458:	2301      	movs	r3, #1
 800245a:	e000      	b.n	800245e <HAL_DMA_Init+0x392>
 800245c:	2300      	movs	r3, #0
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 8092 	beq.w	8002588 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a21      	ldr	r2, [pc, #132]	@ (80024f0 <HAL_DMA_Init+0x424>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d021      	beq.n	80024b2 <HAL_DMA_Init+0x3e6>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a20      	ldr	r2, [pc, #128]	@ (80024f4 <HAL_DMA_Init+0x428>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d01c      	beq.n	80024b2 <HAL_DMA_Init+0x3e6>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a1e      	ldr	r2, [pc, #120]	@ (80024f8 <HAL_DMA_Init+0x42c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d017      	beq.n	80024b2 <HAL_DMA_Init+0x3e6>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a1d      	ldr	r2, [pc, #116]	@ (80024fc <HAL_DMA_Init+0x430>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d012      	beq.n	80024b2 <HAL_DMA_Init+0x3e6>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a1b      	ldr	r2, [pc, #108]	@ (8002500 <HAL_DMA_Init+0x434>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d00d      	beq.n	80024b2 <HAL_DMA_Init+0x3e6>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a1a      	ldr	r2, [pc, #104]	@ (8002504 <HAL_DMA_Init+0x438>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d008      	beq.n	80024b2 <HAL_DMA_Init+0x3e6>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a18      	ldr	r2, [pc, #96]	@ (8002508 <HAL_DMA_Init+0x43c>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d003      	beq.n	80024b2 <HAL_DMA_Init+0x3e6>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a17      	ldr	r2, [pc, #92]	@ (800250c <HAL_DMA_Init+0x440>)
 80024b0:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2202      	movs	r2, #2
 80024b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80024ca:	697a      	ldr	r2, [r7, #20]
 80024cc:	4b10      	ldr	r3, [pc, #64]	@ (8002510 <HAL_DMA_Init+0x444>)
 80024ce:	4013      	ands	r3, r2
 80024d0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	2b40      	cmp	r3, #64	@ 0x40
 80024d8:	d01c      	beq.n	8002514 <HAL_DMA_Init+0x448>
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	2b80      	cmp	r3, #128	@ 0x80
 80024e0:	d102      	bne.n	80024e8 <HAL_DMA_Init+0x41c>
 80024e2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80024e6:	e016      	b.n	8002516 <HAL_DMA_Init+0x44a>
 80024e8:	2300      	movs	r3, #0
 80024ea:	e014      	b.n	8002516 <HAL_DMA_Init+0x44a>
 80024ec:	fe10803f 	.word	0xfe10803f
 80024f0:	58025408 	.word	0x58025408
 80024f4:	5802541c 	.word	0x5802541c
 80024f8:	58025430 	.word	0x58025430
 80024fc:	58025444 	.word	0x58025444
 8002500:	58025458 	.word	0x58025458
 8002504:	5802546c 	.word	0x5802546c
 8002508:	58025480 	.word	0x58025480
 800250c:	58025494 	.word	0x58025494
 8002510:	fffe000f 	.word	0xfffe000f
 8002514:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	68d2      	ldr	r2, [r2, #12]
 800251a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800251c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002524:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800252c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002534:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	69db      	ldr	r3, [r3, #28]
 800253a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800253c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002544:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002546:	697a      	ldr	r2, [r7, #20]
 8002548:	4313      	orrs	r3, r2
 800254a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	697a      	ldr	r2, [r7, #20]
 8002552:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	461a      	mov	r2, r3
 800255a:	4b6e      	ldr	r3, [pc, #440]	@ (8002714 <HAL_DMA_Init+0x648>)
 800255c:	4413      	add	r3, r2
 800255e:	4a6e      	ldr	r2, [pc, #440]	@ (8002718 <HAL_DMA_Init+0x64c>)
 8002560:	fba2 2303 	umull	r2, r3, r2, r3
 8002564:	091b      	lsrs	r3, r3, #4
 8002566:	009a      	lsls	r2, r3, #2
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f001 fa75 	bl	8003a5c <DMA_CalcBaseAndBitshift>
 8002572:	4603      	mov	r3, r0
 8002574:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257a:	f003 031f 	and.w	r3, r3, #31
 800257e:	2201      	movs	r2, #1
 8002580:	409a      	lsls	r2, r3
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	605a      	str	r2, [r3, #4]
 8002586:	e008      	b.n	800259a <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2240      	movs	r2, #64	@ 0x40
 800258c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2203      	movs	r2, #3
 8002592:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e0b7      	b.n	800270a <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a5f      	ldr	r2, [pc, #380]	@ (800271c <HAL_DMA_Init+0x650>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d072      	beq.n	800268a <HAL_DMA_Init+0x5be>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a5d      	ldr	r2, [pc, #372]	@ (8002720 <HAL_DMA_Init+0x654>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d06d      	beq.n	800268a <HAL_DMA_Init+0x5be>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a5c      	ldr	r2, [pc, #368]	@ (8002724 <HAL_DMA_Init+0x658>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d068      	beq.n	800268a <HAL_DMA_Init+0x5be>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a5a      	ldr	r2, [pc, #360]	@ (8002728 <HAL_DMA_Init+0x65c>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d063      	beq.n	800268a <HAL_DMA_Init+0x5be>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a59      	ldr	r2, [pc, #356]	@ (800272c <HAL_DMA_Init+0x660>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d05e      	beq.n	800268a <HAL_DMA_Init+0x5be>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a57      	ldr	r2, [pc, #348]	@ (8002730 <HAL_DMA_Init+0x664>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d059      	beq.n	800268a <HAL_DMA_Init+0x5be>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a56      	ldr	r2, [pc, #344]	@ (8002734 <HAL_DMA_Init+0x668>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d054      	beq.n	800268a <HAL_DMA_Init+0x5be>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a54      	ldr	r2, [pc, #336]	@ (8002738 <HAL_DMA_Init+0x66c>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d04f      	beq.n	800268a <HAL_DMA_Init+0x5be>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a53      	ldr	r2, [pc, #332]	@ (800273c <HAL_DMA_Init+0x670>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d04a      	beq.n	800268a <HAL_DMA_Init+0x5be>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a51      	ldr	r2, [pc, #324]	@ (8002740 <HAL_DMA_Init+0x674>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d045      	beq.n	800268a <HAL_DMA_Init+0x5be>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a50      	ldr	r2, [pc, #320]	@ (8002744 <HAL_DMA_Init+0x678>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d040      	beq.n	800268a <HAL_DMA_Init+0x5be>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a4e      	ldr	r2, [pc, #312]	@ (8002748 <HAL_DMA_Init+0x67c>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d03b      	beq.n	800268a <HAL_DMA_Init+0x5be>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a4d      	ldr	r2, [pc, #308]	@ (800274c <HAL_DMA_Init+0x680>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d036      	beq.n	800268a <HAL_DMA_Init+0x5be>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a4b      	ldr	r2, [pc, #300]	@ (8002750 <HAL_DMA_Init+0x684>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d031      	beq.n	800268a <HAL_DMA_Init+0x5be>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a4a      	ldr	r2, [pc, #296]	@ (8002754 <HAL_DMA_Init+0x688>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d02c      	beq.n	800268a <HAL_DMA_Init+0x5be>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a48      	ldr	r2, [pc, #288]	@ (8002758 <HAL_DMA_Init+0x68c>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d027      	beq.n	800268a <HAL_DMA_Init+0x5be>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a47      	ldr	r2, [pc, #284]	@ (800275c <HAL_DMA_Init+0x690>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d022      	beq.n	800268a <HAL_DMA_Init+0x5be>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a45      	ldr	r2, [pc, #276]	@ (8002760 <HAL_DMA_Init+0x694>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d01d      	beq.n	800268a <HAL_DMA_Init+0x5be>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a44      	ldr	r2, [pc, #272]	@ (8002764 <HAL_DMA_Init+0x698>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d018      	beq.n	800268a <HAL_DMA_Init+0x5be>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a42      	ldr	r2, [pc, #264]	@ (8002768 <HAL_DMA_Init+0x69c>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d013      	beq.n	800268a <HAL_DMA_Init+0x5be>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a41      	ldr	r2, [pc, #260]	@ (800276c <HAL_DMA_Init+0x6a0>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d00e      	beq.n	800268a <HAL_DMA_Init+0x5be>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a3f      	ldr	r2, [pc, #252]	@ (8002770 <HAL_DMA_Init+0x6a4>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d009      	beq.n	800268a <HAL_DMA_Init+0x5be>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a3e      	ldr	r2, [pc, #248]	@ (8002774 <HAL_DMA_Init+0x6a8>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d004      	beq.n	800268a <HAL_DMA_Init+0x5be>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a3c      	ldr	r2, [pc, #240]	@ (8002778 <HAL_DMA_Init+0x6ac>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d101      	bne.n	800268e <HAL_DMA_Init+0x5c2>
 800268a:	2301      	movs	r3, #1
 800268c:	e000      	b.n	8002690 <HAL_DMA_Init+0x5c4>
 800268e:	2300      	movs	r3, #0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d032      	beq.n	80026fa <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f001 fb0f 	bl	8003cb8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	689b      	ldr	r3, [r3, #8]
 800269e:	2b80      	cmp	r3, #128	@ 0x80
 80026a0:	d102      	bne.n	80026a8 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685a      	ldr	r2, [r3, #4]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026b0:	b2d2      	uxtb	r2, r2
 80026b2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80026bc:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d010      	beq.n	80026e8 <HAL_DMA_Init+0x61c>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	2b08      	cmp	r3, #8
 80026cc:	d80c      	bhi.n	80026e8 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f001 fb8c 	bl	8003dec <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80026e4:	605a      	str	r2, [r3, #4]
 80026e6:	e008      	b.n	80026fa <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2200      	movs	r2, #0
 80026f2:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3718      	adds	r7, #24
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	a7fdabf8 	.word	0xa7fdabf8
 8002718:	cccccccd 	.word	0xcccccccd
 800271c:	40020010 	.word	0x40020010
 8002720:	40020028 	.word	0x40020028
 8002724:	40020040 	.word	0x40020040
 8002728:	40020058 	.word	0x40020058
 800272c:	40020070 	.word	0x40020070
 8002730:	40020088 	.word	0x40020088
 8002734:	400200a0 	.word	0x400200a0
 8002738:	400200b8 	.word	0x400200b8
 800273c:	40020410 	.word	0x40020410
 8002740:	40020428 	.word	0x40020428
 8002744:	40020440 	.word	0x40020440
 8002748:	40020458 	.word	0x40020458
 800274c:	40020470 	.word	0x40020470
 8002750:	40020488 	.word	0x40020488
 8002754:	400204a0 	.word	0x400204a0
 8002758:	400204b8 	.word	0x400204b8
 800275c:	58025408 	.word	0x58025408
 8002760:	5802541c 	.word	0x5802541c
 8002764:	58025430 	.word	0x58025430
 8002768:	58025444 	.word	0x58025444
 800276c:	58025458 	.word	0x58025458
 8002770:	5802546c 	.word	0x5802546c
 8002774:	58025480 	.word	0x58025480
 8002778:	58025494 	.word	0x58025494

0800277c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d101      	bne.n	800278e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e237      	b.n	8002bfe <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b02      	cmp	r3, #2
 8002798:	d004      	beq.n	80027a4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2280      	movs	r2, #128	@ 0x80
 800279e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e22c      	b.n	8002bfe <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a5c      	ldr	r2, [pc, #368]	@ (800291c <HAL_DMA_Abort_IT+0x1a0>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d04a      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a5b      	ldr	r2, [pc, #364]	@ (8002920 <HAL_DMA_Abort_IT+0x1a4>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d045      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a59      	ldr	r2, [pc, #356]	@ (8002924 <HAL_DMA_Abort_IT+0x1a8>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d040      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a58      	ldr	r2, [pc, #352]	@ (8002928 <HAL_DMA_Abort_IT+0x1ac>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d03b      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a56      	ldr	r2, [pc, #344]	@ (800292c <HAL_DMA_Abort_IT+0x1b0>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d036      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a55      	ldr	r2, [pc, #340]	@ (8002930 <HAL_DMA_Abort_IT+0x1b4>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d031      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a53      	ldr	r2, [pc, #332]	@ (8002934 <HAL_DMA_Abort_IT+0x1b8>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d02c      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a52      	ldr	r2, [pc, #328]	@ (8002938 <HAL_DMA_Abort_IT+0x1bc>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d027      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a50      	ldr	r2, [pc, #320]	@ (800293c <HAL_DMA_Abort_IT+0x1c0>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d022      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a4f      	ldr	r2, [pc, #316]	@ (8002940 <HAL_DMA_Abort_IT+0x1c4>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d01d      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a4d      	ldr	r2, [pc, #308]	@ (8002944 <HAL_DMA_Abort_IT+0x1c8>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d018      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a4c      	ldr	r2, [pc, #304]	@ (8002948 <HAL_DMA_Abort_IT+0x1cc>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d013      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a4a      	ldr	r2, [pc, #296]	@ (800294c <HAL_DMA_Abort_IT+0x1d0>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d00e      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a49      	ldr	r2, [pc, #292]	@ (8002950 <HAL_DMA_Abort_IT+0x1d4>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d009      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a47      	ldr	r2, [pc, #284]	@ (8002954 <HAL_DMA_Abort_IT+0x1d8>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d004      	beq.n	8002844 <HAL_DMA_Abort_IT+0xc8>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a46      	ldr	r2, [pc, #280]	@ (8002958 <HAL_DMA_Abort_IT+0x1dc>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d101      	bne.n	8002848 <HAL_DMA_Abort_IT+0xcc>
 8002844:	2301      	movs	r3, #1
 8002846:	e000      	b.n	800284a <HAL_DMA_Abort_IT+0xce>
 8002848:	2300      	movs	r3, #0
 800284a:	2b00      	cmp	r3, #0
 800284c:	f000 8086 	beq.w	800295c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2204      	movs	r2, #4
 8002854:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a2f      	ldr	r2, [pc, #188]	@ (800291c <HAL_DMA_Abort_IT+0x1a0>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d04a      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a2e      	ldr	r2, [pc, #184]	@ (8002920 <HAL_DMA_Abort_IT+0x1a4>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d045      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a2c      	ldr	r2, [pc, #176]	@ (8002924 <HAL_DMA_Abort_IT+0x1a8>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d040      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a2b      	ldr	r2, [pc, #172]	@ (8002928 <HAL_DMA_Abort_IT+0x1ac>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d03b      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a29      	ldr	r2, [pc, #164]	@ (800292c <HAL_DMA_Abort_IT+0x1b0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d036      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a28      	ldr	r2, [pc, #160]	@ (8002930 <HAL_DMA_Abort_IT+0x1b4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d031      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a26      	ldr	r2, [pc, #152]	@ (8002934 <HAL_DMA_Abort_IT+0x1b8>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d02c      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a25      	ldr	r2, [pc, #148]	@ (8002938 <HAL_DMA_Abort_IT+0x1bc>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d027      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a23      	ldr	r2, [pc, #140]	@ (800293c <HAL_DMA_Abort_IT+0x1c0>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d022      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a22      	ldr	r2, [pc, #136]	@ (8002940 <HAL_DMA_Abort_IT+0x1c4>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d01d      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a20      	ldr	r2, [pc, #128]	@ (8002944 <HAL_DMA_Abort_IT+0x1c8>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d018      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a1f      	ldr	r2, [pc, #124]	@ (8002948 <HAL_DMA_Abort_IT+0x1cc>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d013      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a1d      	ldr	r2, [pc, #116]	@ (800294c <HAL_DMA_Abort_IT+0x1d0>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d00e      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a1c      	ldr	r2, [pc, #112]	@ (8002950 <HAL_DMA_Abort_IT+0x1d4>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d009      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a1a      	ldr	r2, [pc, #104]	@ (8002954 <HAL_DMA_Abort_IT+0x1d8>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d004      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x17c>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a19      	ldr	r2, [pc, #100]	@ (8002958 <HAL_DMA_Abort_IT+0x1dc>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d108      	bne.n	800290a <HAL_DMA_Abort_IT+0x18e>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 0201 	bic.w	r2, r2, #1
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	e178      	b.n	8002bfc <HAL_DMA_Abort_IT+0x480>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 0201 	bic.w	r2, r2, #1
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	e16f      	b.n	8002bfc <HAL_DMA_Abort_IT+0x480>
 800291c:	40020010 	.word	0x40020010
 8002920:	40020028 	.word	0x40020028
 8002924:	40020040 	.word	0x40020040
 8002928:	40020058 	.word	0x40020058
 800292c:	40020070 	.word	0x40020070
 8002930:	40020088 	.word	0x40020088
 8002934:	400200a0 	.word	0x400200a0
 8002938:	400200b8 	.word	0x400200b8
 800293c:	40020410 	.word	0x40020410
 8002940:	40020428 	.word	0x40020428
 8002944:	40020440 	.word	0x40020440
 8002948:	40020458 	.word	0x40020458
 800294c:	40020470 	.word	0x40020470
 8002950:	40020488 	.word	0x40020488
 8002954:	400204a0 	.word	0x400204a0
 8002958:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 020e 	bic.w	r2, r2, #14
 800296a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a6c      	ldr	r2, [pc, #432]	@ (8002b24 <HAL_DMA_Abort_IT+0x3a8>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d04a      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a6b      	ldr	r2, [pc, #428]	@ (8002b28 <HAL_DMA_Abort_IT+0x3ac>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d045      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a69      	ldr	r2, [pc, #420]	@ (8002b2c <HAL_DMA_Abort_IT+0x3b0>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d040      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a68      	ldr	r2, [pc, #416]	@ (8002b30 <HAL_DMA_Abort_IT+0x3b4>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d03b      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a66      	ldr	r2, [pc, #408]	@ (8002b34 <HAL_DMA_Abort_IT+0x3b8>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d036      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a65      	ldr	r2, [pc, #404]	@ (8002b38 <HAL_DMA_Abort_IT+0x3bc>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d031      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a63      	ldr	r2, [pc, #396]	@ (8002b3c <HAL_DMA_Abort_IT+0x3c0>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d02c      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a62      	ldr	r2, [pc, #392]	@ (8002b40 <HAL_DMA_Abort_IT+0x3c4>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d027      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a60      	ldr	r2, [pc, #384]	@ (8002b44 <HAL_DMA_Abort_IT+0x3c8>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d022      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a5f      	ldr	r2, [pc, #380]	@ (8002b48 <HAL_DMA_Abort_IT+0x3cc>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d01d      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a5d      	ldr	r2, [pc, #372]	@ (8002b4c <HAL_DMA_Abort_IT+0x3d0>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d018      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a5c      	ldr	r2, [pc, #368]	@ (8002b50 <HAL_DMA_Abort_IT+0x3d4>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d013      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a5a      	ldr	r2, [pc, #360]	@ (8002b54 <HAL_DMA_Abort_IT+0x3d8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d00e      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a59      	ldr	r2, [pc, #356]	@ (8002b58 <HAL_DMA_Abort_IT+0x3dc>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d009      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a57      	ldr	r2, [pc, #348]	@ (8002b5c <HAL_DMA_Abort_IT+0x3e0>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d004      	beq.n	8002a0c <HAL_DMA_Abort_IT+0x290>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a56      	ldr	r2, [pc, #344]	@ (8002b60 <HAL_DMA_Abort_IT+0x3e4>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d108      	bne.n	8002a1e <HAL_DMA_Abort_IT+0x2a2>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 0201 	bic.w	r2, r2, #1
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	e007      	b.n	8002a2e <HAL_DMA_Abort_IT+0x2b2>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f022 0201 	bic.w	r2, r2, #1
 8002a2c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a3c      	ldr	r2, [pc, #240]	@ (8002b24 <HAL_DMA_Abort_IT+0x3a8>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d072      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a3a      	ldr	r2, [pc, #232]	@ (8002b28 <HAL_DMA_Abort_IT+0x3ac>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d06d      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a39      	ldr	r2, [pc, #228]	@ (8002b2c <HAL_DMA_Abort_IT+0x3b0>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d068      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a37      	ldr	r2, [pc, #220]	@ (8002b30 <HAL_DMA_Abort_IT+0x3b4>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d063      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a36      	ldr	r2, [pc, #216]	@ (8002b34 <HAL_DMA_Abort_IT+0x3b8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d05e      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a34      	ldr	r2, [pc, #208]	@ (8002b38 <HAL_DMA_Abort_IT+0x3bc>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d059      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a33      	ldr	r2, [pc, #204]	@ (8002b3c <HAL_DMA_Abort_IT+0x3c0>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d054      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a31      	ldr	r2, [pc, #196]	@ (8002b40 <HAL_DMA_Abort_IT+0x3c4>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d04f      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a30      	ldr	r2, [pc, #192]	@ (8002b44 <HAL_DMA_Abort_IT+0x3c8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d04a      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a2e      	ldr	r2, [pc, #184]	@ (8002b48 <HAL_DMA_Abort_IT+0x3cc>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d045      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a2d      	ldr	r2, [pc, #180]	@ (8002b4c <HAL_DMA_Abort_IT+0x3d0>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d040      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a2b      	ldr	r2, [pc, #172]	@ (8002b50 <HAL_DMA_Abort_IT+0x3d4>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d03b      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a2a      	ldr	r2, [pc, #168]	@ (8002b54 <HAL_DMA_Abort_IT+0x3d8>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d036      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a28      	ldr	r2, [pc, #160]	@ (8002b58 <HAL_DMA_Abort_IT+0x3dc>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d031      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a27      	ldr	r2, [pc, #156]	@ (8002b5c <HAL_DMA_Abort_IT+0x3e0>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d02c      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a25      	ldr	r2, [pc, #148]	@ (8002b60 <HAL_DMA_Abort_IT+0x3e4>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d027      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a24      	ldr	r2, [pc, #144]	@ (8002b64 <HAL_DMA_Abort_IT+0x3e8>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d022      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a22      	ldr	r2, [pc, #136]	@ (8002b68 <HAL_DMA_Abort_IT+0x3ec>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d01d      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a21      	ldr	r2, [pc, #132]	@ (8002b6c <HAL_DMA_Abort_IT+0x3f0>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d018      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a1f      	ldr	r2, [pc, #124]	@ (8002b70 <HAL_DMA_Abort_IT+0x3f4>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d013      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a1e      	ldr	r2, [pc, #120]	@ (8002b74 <HAL_DMA_Abort_IT+0x3f8>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d00e      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a1c      	ldr	r2, [pc, #112]	@ (8002b78 <HAL_DMA_Abort_IT+0x3fc>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d009      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a1b      	ldr	r2, [pc, #108]	@ (8002b7c <HAL_DMA_Abort_IT+0x400>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d004      	beq.n	8002b1e <HAL_DMA_Abort_IT+0x3a2>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a19      	ldr	r2, [pc, #100]	@ (8002b80 <HAL_DMA_Abort_IT+0x404>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d132      	bne.n	8002b84 <HAL_DMA_Abort_IT+0x408>
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e031      	b.n	8002b86 <HAL_DMA_Abort_IT+0x40a>
 8002b22:	bf00      	nop
 8002b24:	40020010 	.word	0x40020010
 8002b28:	40020028 	.word	0x40020028
 8002b2c:	40020040 	.word	0x40020040
 8002b30:	40020058 	.word	0x40020058
 8002b34:	40020070 	.word	0x40020070
 8002b38:	40020088 	.word	0x40020088
 8002b3c:	400200a0 	.word	0x400200a0
 8002b40:	400200b8 	.word	0x400200b8
 8002b44:	40020410 	.word	0x40020410
 8002b48:	40020428 	.word	0x40020428
 8002b4c:	40020440 	.word	0x40020440
 8002b50:	40020458 	.word	0x40020458
 8002b54:	40020470 	.word	0x40020470
 8002b58:	40020488 	.word	0x40020488
 8002b5c:	400204a0 	.word	0x400204a0
 8002b60:	400204b8 	.word	0x400204b8
 8002b64:	58025408 	.word	0x58025408
 8002b68:	5802541c 	.word	0x5802541c
 8002b6c:	58025430 	.word	0x58025430
 8002b70:	58025444 	.word	0x58025444
 8002b74:	58025458 	.word	0x58025458
 8002b78:	5802546c 	.word	0x5802546c
 8002b7c:	58025480 	.word	0x58025480
 8002b80:	58025494 	.word	0x58025494
 8002b84:	2300      	movs	r3, #0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d028      	beq.n	8002bdc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b98:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b9e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba4:	f003 031f 	and.w	r3, r3, #31
 8002ba8:	2201      	movs	r2, #1
 8002baa:	409a      	lsls	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002bb8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00c      	beq.n	8002bdc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bcc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bd0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002bda:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d003      	beq.n	8002bfc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	3710      	adds	r7, #16
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop

08002c08 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b08a      	sub	sp, #40	@ 0x28
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c14:	4b67      	ldr	r3, [pc, #412]	@ (8002db4 <HAL_DMA_IRQHandler+0x1ac>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a67      	ldr	r2, [pc, #412]	@ (8002db8 <HAL_DMA_IRQHandler+0x1b0>)
 8002c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1e:	0a9b      	lsrs	r3, r3, #10
 8002c20:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c26:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c2c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8002c2e:	6a3b      	ldr	r3, [r7, #32]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a5f      	ldr	r2, [pc, #380]	@ (8002dbc <HAL_DMA_IRQHandler+0x1b4>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d04a      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a5d      	ldr	r2, [pc, #372]	@ (8002dc0 <HAL_DMA_IRQHandler+0x1b8>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d045      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a5c      	ldr	r2, [pc, #368]	@ (8002dc4 <HAL_DMA_IRQHandler+0x1bc>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d040      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a5a      	ldr	r2, [pc, #360]	@ (8002dc8 <HAL_DMA_IRQHandler+0x1c0>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d03b      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a59      	ldr	r2, [pc, #356]	@ (8002dcc <HAL_DMA_IRQHandler+0x1c4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d036      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a57      	ldr	r2, [pc, #348]	@ (8002dd0 <HAL_DMA_IRQHandler+0x1c8>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d031      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a56      	ldr	r2, [pc, #344]	@ (8002dd4 <HAL_DMA_IRQHandler+0x1cc>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d02c      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a54      	ldr	r2, [pc, #336]	@ (8002dd8 <HAL_DMA_IRQHandler+0x1d0>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d027      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a53      	ldr	r2, [pc, #332]	@ (8002ddc <HAL_DMA_IRQHandler+0x1d4>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d022      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a51      	ldr	r2, [pc, #324]	@ (8002de0 <HAL_DMA_IRQHandler+0x1d8>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d01d      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a50      	ldr	r2, [pc, #320]	@ (8002de4 <HAL_DMA_IRQHandler+0x1dc>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d018      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a4e      	ldr	r2, [pc, #312]	@ (8002de8 <HAL_DMA_IRQHandler+0x1e0>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d013      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a4d      	ldr	r2, [pc, #308]	@ (8002dec <HAL_DMA_IRQHandler+0x1e4>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d00e      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a4b      	ldr	r2, [pc, #300]	@ (8002df0 <HAL_DMA_IRQHandler+0x1e8>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d009      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a4a      	ldr	r2, [pc, #296]	@ (8002df4 <HAL_DMA_IRQHandler+0x1ec>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d004      	beq.n	8002cda <HAL_DMA_IRQHandler+0xd2>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a48      	ldr	r2, [pc, #288]	@ (8002df8 <HAL_DMA_IRQHandler+0x1f0>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d101      	bne.n	8002cde <HAL_DMA_IRQHandler+0xd6>
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e000      	b.n	8002ce0 <HAL_DMA_IRQHandler+0xd8>
 8002cde:	2300      	movs	r3, #0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f000 842b 	beq.w	800353c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cea:	f003 031f 	and.w	r3, r3, #31
 8002cee:	2208      	movs	r2, #8
 8002cf0:	409a      	lsls	r2, r3
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f000 80a2 	beq.w	8002e40 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a2e      	ldr	r2, [pc, #184]	@ (8002dbc <HAL_DMA_IRQHandler+0x1b4>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d04a      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a2d      	ldr	r2, [pc, #180]	@ (8002dc0 <HAL_DMA_IRQHandler+0x1b8>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d045      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a2b      	ldr	r2, [pc, #172]	@ (8002dc4 <HAL_DMA_IRQHandler+0x1bc>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d040      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a2a      	ldr	r2, [pc, #168]	@ (8002dc8 <HAL_DMA_IRQHandler+0x1c0>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d03b      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a28      	ldr	r2, [pc, #160]	@ (8002dcc <HAL_DMA_IRQHandler+0x1c4>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d036      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a27      	ldr	r2, [pc, #156]	@ (8002dd0 <HAL_DMA_IRQHandler+0x1c8>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d031      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a25      	ldr	r2, [pc, #148]	@ (8002dd4 <HAL_DMA_IRQHandler+0x1cc>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d02c      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a24      	ldr	r2, [pc, #144]	@ (8002dd8 <HAL_DMA_IRQHandler+0x1d0>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d027      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a22      	ldr	r2, [pc, #136]	@ (8002ddc <HAL_DMA_IRQHandler+0x1d4>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d022      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a21      	ldr	r2, [pc, #132]	@ (8002de0 <HAL_DMA_IRQHandler+0x1d8>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d01d      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a1f      	ldr	r2, [pc, #124]	@ (8002de4 <HAL_DMA_IRQHandler+0x1dc>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d018      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a1e      	ldr	r2, [pc, #120]	@ (8002de8 <HAL_DMA_IRQHandler+0x1e0>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d013      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a1c      	ldr	r2, [pc, #112]	@ (8002dec <HAL_DMA_IRQHandler+0x1e4>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d00e      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a1b      	ldr	r2, [pc, #108]	@ (8002df0 <HAL_DMA_IRQHandler+0x1e8>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d009      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a19      	ldr	r2, [pc, #100]	@ (8002df4 <HAL_DMA_IRQHandler+0x1ec>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d004      	beq.n	8002d9c <HAL_DMA_IRQHandler+0x194>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a18      	ldr	r2, [pc, #96]	@ (8002df8 <HAL_DMA_IRQHandler+0x1f0>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d12f      	bne.n	8002dfc <HAL_DMA_IRQHandler+0x1f4>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0304 	and.w	r3, r3, #4
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	bf14      	ite	ne
 8002daa:	2301      	movne	r3, #1
 8002dac:	2300      	moveq	r3, #0
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	e02e      	b.n	8002e10 <HAL_DMA_IRQHandler+0x208>
 8002db2:	bf00      	nop
 8002db4:	2400498c 	.word	0x2400498c
 8002db8:	1b4e81b5 	.word	0x1b4e81b5
 8002dbc:	40020010 	.word	0x40020010
 8002dc0:	40020028 	.word	0x40020028
 8002dc4:	40020040 	.word	0x40020040
 8002dc8:	40020058 	.word	0x40020058
 8002dcc:	40020070 	.word	0x40020070
 8002dd0:	40020088 	.word	0x40020088
 8002dd4:	400200a0 	.word	0x400200a0
 8002dd8:	400200b8 	.word	0x400200b8
 8002ddc:	40020410 	.word	0x40020410
 8002de0:	40020428 	.word	0x40020428
 8002de4:	40020440 	.word	0x40020440
 8002de8:	40020458 	.word	0x40020458
 8002dec:	40020470 	.word	0x40020470
 8002df0:	40020488 	.word	0x40020488
 8002df4:	400204a0 	.word	0x400204a0
 8002df8:	400204b8 	.word	0x400204b8
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0308 	and.w	r3, r3, #8
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	bf14      	ite	ne
 8002e0a:	2301      	movne	r3, #1
 8002e0c:	2300      	moveq	r3, #0
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d015      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 0204 	bic.w	r2, r2, #4
 8002e22:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e28:	f003 031f 	and.w	r3, r3, #31
 8002e2c:	2208      	movs	r2, #8
 8002e2e:	409a      	lsls	r2, r3
 8002e30:	6a3b      	ldr	r3, [r7, #32]
 8002e32:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e38:	f043 0201 	orr.w	r2, r3, #1
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e44:	f003 031f 	and.w	r3, r3, #31
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d06e      	beq.n	8002f34 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a69      	ldr	r2, [pc, #420]	@ (8003000 <HAL_DMA_IRQHandler+0x3f8>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d04a      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a67      	ldr	r2, [pc, #412]	@ (8003004 <HAL_DMA_IRQHandler+0x3fc>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d045      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a66      	ldr	r2, [pc, #408]	@ (8003008 <HAL_DMA_IRQHandler+0x400>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d040      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a64      	ldr	r2, [pc, #400]	@ (800300c <HAL_DMA_IRQHandler+0x404>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d03b      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a63      	ldr	r2, [pc, #396]	@ (8003010 <HAL_DMA_IRQHandler+0x408>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d036      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a61      	ldr	r2, [pc, #388]	@ (8003014 <HAL_DMA_IRQHandler+0x40c>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d031      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a60      	ldr	r2, [pc, #384]	@ (8003018 <HAL_DMA_IRQHandler+0x410>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d02c      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a5e      	ldr	r2, [pc, #376]	@ (800301c <HAL_DMA_IRQHandler+0x414>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d027      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a5d      	ldr	r2, [pc, #372]	@ (8003020 <HAL_DMA_IRQHandler+0x418>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d022      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a5b      	ldr	r2, [pc, #364]	@ (8003024 <HAL_DMA_IRQHandler+0x41c>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d01d      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a5a      	ldr	r2, [pc, #360]	@ (8003028 <HAL_DMA_IRQHandler+0x420>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d018      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a58      	ldr	r2, [pc, #352]	@ (800302c <HAL_DMA_IRQHandler+0x424>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d013      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a57      	ldr	r2, [pc, #348]	@ (8003030 <HAL_DMA_IRQHandler+0x428>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d00e      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a55      	ldr	r2, [pc, #340]	@ (8003034 <HAL_DMA_IRQHandler+0x42c>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d009      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a54      	ldr	r2, [pc, #336]	@ (8003038 <HAL_DMA_IRQHandler+0x430>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d004      	beq.n	8002ef6 <HAL_DMA_IRQHandler+0x2ee>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a52      	ldr	r2, [pc, #328]	@ (800303c <HAL_DMA_IRQHandler+0x434>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d10a      	bne.n	8002f0c <HAL_DMA_IRQHandler+0x304>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	695b      	ldr	r3, [r3, #20]
 8002efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	bf14      	ite	ne
 8002f04:	2301      	movne	r3, #1
 8002f06:	2300      	moveq	r3, #0
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	e003      	b.n	8002f14 <HAL_DMA_IRQHandler+0x30c>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	2300      	movs	r3, #0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d00d      	beq.n	8002f34 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f1c:	f003 031f 	and.w	r3, r3, #31
 8002f20:	2201      	movs	r2, #1
 8002f22:	409a      	lsls	r2, r3
 8002f24:	6a3b      	ldr	r3, [r7, #32]
 8002f26:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f2c:	f043 0202 	orr.w	r2, r3, #2
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f38:	f003 031f 	and.w	r3, r3, #31
 8002f3c:	2204      	movs	r2, #4
 8002f3e:	409a      	lsls	r2, r3
 8002f40:	69bb      	ldr	r3, [r7, #24]
 8002f42:	4013      	ands	r3, r2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f000 808f 	beq.w	8003068 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a2c      	ldr	r2, [pc, #176]	@ (8003000 <HAL_DMA_IRQHandler+0x3f8>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d04a      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a2a      	ldr	r2, [pc, #168]	@ (8003004 <HAL_DMA_IRQHandler+0x3fc>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d045      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a29      	ldr	r2, [pc, #164]	@ (8003008 <HAL_DMA_IRQHandler+0x400>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d040      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a27      	ldr	r2, [pc, #156]	@ (800300c <HAL_DMA_IRQHandler+0x404>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d03b      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a26      	ldr	r2, [pc, #152]	@ (8003010 <HAL_DMA_IRQHandler+0x408>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d036      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a24      	ldr	r2, [pc, #144]	@ (8003014 <HAL_DMA_IRQHandler+0x40c>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d031      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a23      	ldr	r2, [pc, #140]	@ (8003018 <HAL_DMA_IRQHandler+0x410>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d02c      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a21      	ldr	r2, [pc, #132]	@ (800301c <HAL_DMA_IRQHandler+0x414>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d027      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a20      	ldr	r2, [pc, #128]	@ (8003020 <HAL_DMA_IRQHandler+0x418>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d022      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a1e      	ldr	r2, [pc, #120]	@ (8003024 <HAL_DMA_IRQHandler+0x41c>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d01d      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a1d      	ldr	r2, [pc, #116]	@ (8003028 <HAL_DMA_IRQHandler+0x420>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d018      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a1b      	ldr	r2, [pc, #108]	@ (800302c <HAL_DMA_IRQHandler+0x424>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d013      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a1a      	ldr	r2, [pc, #104]	@ (8003030 <HAL_DMA_IRQHandler+0x428>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d00e      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a18      	ldr	r2, [pc, #96]	@ (8003034 <HAL_DMA_IRQHandler+0x42c>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d009      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a17      	ldr	r2, [pc, #92]	@ (8003038 <HAL_DMA_IRQHandler+0x430>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d004      	beq.n	8002fea <HAL_DMA_IRQHandler+0x3e2>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a15      	ldr	r2, [pc, #84]	@ (800303c <HAL_DMA_IRQHandler+0x434>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d12a      	bne.n	8003040 <HAL_DMA_IRQHandler+0x438>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	bf14      	ite	ne
 8002ff8:	2301      	movne	r3, #1
 8002ffa:	2300      	moveq	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	e023      	b.n	8003048 <HAL_DMA_IRQHandler+0x440>
 8003000:	40020010 	.word	0x40020010
 8003004:	40020028 	.word	0x40020028
 8003008:	40020040 	.word	0x40020040
 800300c:	40020058 	.word	0x40020058
 8003010:	40020070 	.word	0x40020070
 8003014:	40020088 	.word	0x40020088
 8003018:	400200a0 	.word	0x400200a0
 800301c:	400200b8 	.word	0x400200b8
 8003020:	40020410 	.word	0x40020410
 8003024:	40020428 	.word	0x40020428
 8003028:	40020440 	.word	0x40020440
 800302c:	40020458 	.word	0x40020458
 8003030:	40020470 	.word	0x40020470
 8003034:	40020488 	.word	0x40020488
 8003038:	400204a0 	.word	0x400204a0
 800303c:	400204b8 	.word	0x400204b8
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2300      	movs	r3, #0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00d      	beq.n	8003068 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003050:	f003 031f 	and.w	r3, r3, #31
 8003054:	2204      	movs	r2, #4
 8003056:	409a      	lsls	r2, r3
 8003058:	6a3b      	ldr	r3, [r7, #32]
 800305a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003060:	f043 0204 	orr.w	r2, r3, #4
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306c:	f003 031f 	and.w	r3, r3, #31
 8003070:	2210      	movs	r2, #16
 8003072:	409a      	lsls	r2, r3
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	4013      	ands	r3, r2
 8003078:	2b00      	cmp	r3, #0
 800307a:	f000 80a6 	beq.w	80031ca <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a85      	ldr	r2, [pc, #532]	@ (8003298 <HAL_DMA_IRQHandler+0x690>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d04a      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a83      	ldr	r2, [pc, #524]	@ (800329c <HAL_DMA_IRQHandler+0x694>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d045      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a82      	ldr	r2, [pc, #520]	@ (80032a0 <HAL_DMA_IRQHandler+0x698>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d040      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a80      	ldr	r2, [pc, #512]	@ (80032a4 <HAL_DMA_IRQHandler+0x69c>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d03b      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a7f      	ldr	r2, [pc, #508]	@ (80032a8 <HAL_DMA_IRQHandler+0x6a0>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d036      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a7d      	ldr	r2, [pc, #500]	@ (80032ac <HAL_DMA_IRQHandler+0x6a4>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d031      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a7c      	ldr	r2, [pc, #496]	@ (80032b0 <HAL_DMA_IRQHandler+0x6a8>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d02c      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a7a      	ldr	r2, [pc, #488]	@ (80032b4 <HAL_DMA_IRQHandler+0x6ac>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d027      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a79      	ldr	r2, [pc, #484]	@ (80032b8 <HAL_DMA_IRQHandler+0x6b0>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d022      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a77      	ldr	r2, [pc, #476]	@ (80032bc <HAL_DMA_IRQHandler+0x6b4>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d01d      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a76      	ldr	r2, [pc, #472]	@ (80032c0 <HAL_DMA_IRQHandler+0x6b8>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d018      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a74      	ldr	r2, [pc, #464]	@ (80032c4 <HAL_DMA_IRQHandler+0x6bc>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d013      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a73      	ldr	r2, [pc, #460]	@ (80032c8 <HAL_DMA_IRQHandler+0x6c0>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d00e      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a71      	ldr	r2, [pc, #452]	@ (80032cc <HAL_DMA_IRQHandler+0x6c4>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d009      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a70      	ldr	r2, [pc, #448]	@ (80032d0 <HAL_DMA_IRQHandler+0x6c8>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d004      	beq.n	800311e <HAL_DMA_IRQHandler+0x516>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a6e      	ldr	r2, [pc, #440]	@ (80032d4 <HAL_DMA_IRQHandler+0x6cc>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d10a      	bne.n	8003134 <HAL_DMA_IRQHandler+0x52c>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0308 	and.w	r3, r3, #8
 8003128:	2b00      	cmp	r3, #0
 800312a:	bf14      	ite	ne
 800312c:	2301      	movne	r3, #1
 800312e:	2300      	moveq	r3, #0
 8003130:	b2db      	uxtb	r3, r3
 8003132:	e009      	b.n	8003148 <HAL_DMA_IRQHandler+0x540>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0304 	and.w	r3, r3, #4
 800313e:	2b00      	cmp	r3, #0
 8003140:	bf14      	ite	ne
 8003142:	2301      	movne	r3, #1
 8003144:	2300      	moveq	r3, #0
 8003146:	b2db      	uxtb	r3, r3
 8003148:	2b00      	cmp	r3, #0
 800314a:	d03e      	beq.n	80031ca <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003150:	f003 031f 	and.w	r3, r3, #31
 8003154:	2210      	movs	r2, #16
 8003156:	409a      	lsls	r2, r3
 8003158:	6a3b      	ldr	r3, [r7, #32]
 800315a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d018      	beq.n	800319c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d108      	bne.n	800318a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317c:	2b00      	cmp	r3, #0
 800317e:	d024      	beq.n	80031ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	4798      	blx	r3
 8003188:	e01f      	b.n	80031ca <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800318e:	2b00      	cmp	r3, #0
 8003190:	d01b      	beq.n	80031ca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	4798      	blx	r3
 800319a:	e016      	b.n	80031ca <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d107      	bne.n	80031ba <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f022 0208 	bic.w	r2, r2, #8
 80031b8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d003      	beq.n	80031ca <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ce:	f003 031f 	and.w	r3, r3, #31
 80031d2:	2220      	movs	r2, #32
 80031d4:	409a      	lsls	r2, r3
 80031d6:	69bb      	ldr	r3, [r7, #24]
 80031d8:	4013      	ands	r3, r2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	f000 8110 	beq.w	8003400 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a2c      	ldr	r2, [pc, #176]	@ (8003298 <HAL_DMA_IRQHandler+0x690>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d04a      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a2b      	ldr	r2, [pc, #172]	@ (800329c <HAL_DMA_IRQHandler+0x694>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d045      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a29      	ldr	r2, [pc, #164]	@ (80032a0 <HAL_DMA_IRQHandler+0x698>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d040      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a28      	ldr	r2, [pc, #160]	@ (80032a4 <HAL_DMA_IRQHandler+0x69c>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d03b      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a26      	ldr	r2, [pc, #152]	@ (80032a8 <HAL_DMA_IRQHandler+0x6a0>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d036      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a25      	ldr	r2, [pc, #148]	@ (80032ac <HAL_DMA_IRQHandler+0x6a4>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d031      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a23      	ldr	r2, [pc, #140]	@ (80032b0 <HAL_DMA_IRQHandler+0x6a8>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d02c      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a22      	ldr	r2, [pc, #136]	@ (80032b4 <HAL_DMA_IRQHandler+0x6ac>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d027      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a20      	ldr	r2, [pc, #128]	@ (80032b8 <HAL_DMA_IRQHandler+0x6b0>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d022      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a1f      	ldr	r2, [pc, #124]	@ (80032bc <HAL_DMA_IRQHandler+0x6b4>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d01d      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a1d      	ldr	r2, [pc, #116]	@ (80032c0 <HAL_DMA_IRQHandler+0x6b8>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d018      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a1c      	ldr	r2, [pc, #112]	@ (80032c4 <HAL_DMA_IRQHandler+0x6bc>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d013      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a1a      	ldr	r2, [pc, #104]	@ (80032c8 <HAL_DMA_IRQHandler+0x6c0>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d00e      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a19      	ldr	r2, [pc, #100]	@ (80032cc <HAL_DMA_IRQHandler+0x6c4>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d009      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a17      	ldr	r2, [pc, #92]	@ (80032d0 <HAL_DMA_IRQHandler+0x6c8>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d004      	beq.n	8003280 <HAL_DMA_IRQHandler+0x678>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a16      	ldr	r2, [pc, #88]	@ (80032d4 <HAL_DMA_IRQHandler+0x6cc>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d12b      	bne.n	80032d8 <HAL_DMA_IRQHandler+0x6d0>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0310 	and.w	r3, r3, #16
 800328a:	2b00      	cmp	r3, #0
 800328c:	bf14      	ite	ne
 800328e:	2301      	movne	r3, #1
 8003290:	2300      	moveq	r3, #0
 8003292:	b2db      	uxtb	r3, r3
 8003294:	e02a      	b.n	80032ec <HAL_DMA_IRQHandler+0x6e4>
 8003296:	bf00      	nop
 8003298:	40020010 	.word	0x40020010
 800329c:	40020028 	.word	0x40020028
 80032a0:	40020040 	.word	0x40020040
 80032a4:	40020058 	.word	0x40020058
 80032a8:	40020070 	.word	0x40020070
 80032ac:	40020088 	.word	0x40020088
 80032b0:	400200a0 	.word	0x400200a0
 80032b4:	400200b8 	.word	0x400200b8
 80032b8:	40020410 	.word	0x40020410
 80032bc:	40020428 	.word	0x40020428
 80032c0:	40020440 	.word	0x40020440
 80032c4:	40020458 	.word	0x40020458
 80032c8:	40020470 	.word	0x40020470
 80032cc:	40020488 	.word	0x40020488
 80032d0:	400204a0 	.word	0x400204a0
 80032d4:	400204b8 	.word	0x400204b8
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	bf14      	ite	ne
 80032e6:	2301      	movne	r3, #1
 80032e8:	2300      	moveq	r3, #0
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 8087 	beq.w	8003400 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f6:	f003 031f 	and.w	r3, r3, #31
 80032fa:	2220      	movs	r2, #32
 80032fc:	409a      	lsls	r2, r3
 80032fe:	6a3b      	ldr	r3, [r7, #32]
 8003300:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b04      	cmp	r3, #4
 800330c:	d139      	bne.n	8003382 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f022 0216 	bic.w	r2, r2, #22
 800331c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	695a      	ldr	r2, [r3, #20]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800332c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003332:	2b00      	cmp	r3, #0
 8003334:	d103      	bne.n	800333e <HAL_DMA_IRQHandler+0x736>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800333a:	2b00      	cmp	r3, #0
 800333c:	d007      	beq.n	800334e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f022 0208 	bic.w	r2, r2, #8
 800334c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003352:	f003 031f 	and.w	r3, r3, #31
 8003356:	223f      	movs	r2, #63	@ 0x3f
 8003358:	409a      	lsls	r2, r3
 800335a:	6a3b      	ldr	r3, [r7, #32]
 800335c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2201      	movs	r2, #1
 8003362:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 834a 	beq.w	8003a0c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	4798      	blx	r3
          }
          return;
 8003380:	e344      	b.n	8003a0c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d018      	beq.n	80033c2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d108      	bne.n	80033b0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d02c      	beq.n	8003400 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	4798      	blx	r3
 80033ae:	e027      	b.n	8003400 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d023      	beq.n	8003400 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	4798      	blx	r3
 80033c0:	e01e      	b.n	8003400 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d10f      	bne.n	80033f0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f022 0210 	bic.w	r2, r2, #16
 80033de:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d003      	beq.n	8003400 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 8306 	beq.w	8003a16 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b00      	cmp	r3, #0
 8003414:	f000 8088 	beq.w	8003528 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2204      	movs	r2, #4
 800341c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a7a      	ldr	r2, [pc, #488]	@ (8003610 <HAL_DMA_IRQHandler+0xa08>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d04a      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a79      	ldr	r2, [pc, #484]	@ (8003614 <HAL_DMA_IRQHandler+0xa0c>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d045      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a77      	ldr	r2, [pc, #476]	@ (8003618 <HAL_DMA_IRQHandler+0xa10>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d040      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a76      	ldr	r2, [pc, #472]	@ (800361c <HAL_DMA_IRQHandler+0xa14>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d03b      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a74      	ldr	r2, [pc, #464]	@ (8003620 <HAL_DMA_IRQHandler+0xa18>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d036      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a73      	ldr	r2, [pc, #460]	@ (8003624 <HAL_DMA_IRQHandler+0xa1c>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d031      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a71      	ldr	r2, [pc, #452]	@ (8003628 <HAL_DMA_IRQHandler+0xa20>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d02c      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a70      	ldr	r2, [pc, #448]	@ (800362c <HAL_DMA_IRQHandler+0xa24>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d027      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a6e      	ldr	r2, [pc, #440]	@ (8003630 <HAL_DMA_IRQHandler+0xa28>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d022      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a6d      	ldr	r2, [pc, #436]	@ (8003634 <HAL_DMA_IRQHandler+0xa2c>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d01d      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a6b      	ldr	r2, [pc, #428]	@ (8003638 <HAL_DMA_IRQHandler+0xa30>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d018      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a6a      	ldr	r2, [pc, #424]	@ (800363c <HAL_DMA_IRQHandler+0xa34>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d013      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a68      	ldr	r2, [pc, #416]	@ (8003640 <HAL_DMA_IRQHandler+0xa38>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d00e      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a67      	ldr	r2, [pc, #412]	@ (8003644 <HAL_DMA_IRQHandler+0xa3c>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d009      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a65      	ldr	r2, [pc, #404]	@ (8003648 <HAL_DMA_IRQHandler+0xa40>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d004      	beq.n	80034c0 <HAL_DMA_IRQHandler+0x8b8>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a64      	ldr	r2, [pc, #400]	@ (800364c <HAL_DMA_IRQHandler+0xa44>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d108      	bne.n	80034d2 <HAL_DMA_IRQHandler+0x8ca>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f022 0201 	bic.w	r2, r2, #1
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	e007      	b.n	80034e2 <HAL_DMA_IRQHandler+0x8da>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0201 	bic.w	r2, r2, #1
 80034e0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	3301      	adds	r3, #1
 80034e6:	60fb      	str	r3, [r7, #12]
 80034e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d307      	bcc.n	80034fe <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0301 	and.w	r3, r3, #1
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d1f2      	bne.n	80034e2 <HAL_DMA_IRQHandler+0x8da>
 80034fc:	e000      	b.n	8003500 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80034fe:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d004      	beq.n	8003518 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2203      	movs	r2, #3
 8003512:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003516:	e003      	b.n	8003520 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2200      	movs	r2, #0
 8003524:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800352c:	2b00      	cmp	r3, #0
 800352e:	f000 8272 	beq.w	8003a16 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	4798      	blx	r3
 800353a:	e26c      	b.n	8003a16 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a43      	ldr	r2, [pc, #268]	@ (8003650 <HAL_DMA_IRQHandler+0xa48>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d022      	beq.n	800358c <HAL_DMA_IRQHandler+0x984>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a42      	ldr	r2, [pc, #264]	@ (8003654 <HAL_DMA_IRQHandler+0xa4c>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d01d      	beq.n	800358c <HAL_DMA_IRQHandler+0x984>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a40      	ldr	r2, [pc, #256]	@ (8003658 <HAL_DMA_IRQHandler+0xa50>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d018      	beq.n	800358c <HAL_DMA_IRQHandler+0x984>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a3f      	ldr	r2, [pc, #252]	@ (800365c <HAL_DMA_IRQHandler+0xa54>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d013      	beq.n	800358c <HAL_DMA_IRQHandler+0x984>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a3d      	ldr	r2, [pc, #244]	@ (8003660 <HAL_DMA_IRQHandler+0xa58>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d00e      	beq.n	800358c <HAL_DMA_IRQHandler+0x984>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a3c      	ldr	r2, [pc, #240]	@ (8003664 <HAL_DMA_IRQHandler+0xa5c>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d009      	beq.n	800358c <HAL_DMA_IRQHandler+0x984>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a3a      	ldr	r2, [pc, #232]	@ (8003668 <HAL_DMA_IRQHandler+0xa60>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d004      	beq.n	800358c <HAL_DMA_IRQHandler+0x984>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a39      	ldr	r2, [pc, #228]	@ (800366c <HAL_DMA_IRQHandler+0xa64>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d101      	bne.n	8003590 <HAL_DMA_IRQHandler+0x988>
 800358c:	2301      	movs	r3, #1
 800358e:	e000      	b.n	8003592 <HAL_DMA_IRQHandler+0x98a>
 8003590:	2300      	movs	r3, #0
 8003592:	2b00      	cmp	r3, #0
 8003594:	f000 823f 	beq.w	8003a16 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a4:	f003 031f 	and.w	r3, r3, #31
 80035a8:	2204      	movs	r2, #4
 80035aa:	409a      	lsls	r2, r3
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	4013      	ands	r3, r2
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	f000 80cd 	beq.w	8003750 <HAL_DMA_IRQHandler+0xb48>
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 80c7 	beq.w	8003750 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035c6:	f003 031f 	and.w	r3, r3, #31
 80035ca:	2204      	movs	r2, #4
 80035cc:	409a      	lsls	r2, r3
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d049      	beq.n	8003670 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d109      	bne.n	80035fa <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f000 8210 	beq.w	8003a10 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80035f8:	e20a      	b.n	8003a10 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f000 8206 	beq.w	8003a10 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800360c:	e200      	b.n	8003a10 <HAL_DMA_IRQHandler+0xe08>
 800360e:	bf00      	nop
 8003610:	40020010 	.word	0x40020010
 8003614:	40020028 	.word	0x40020028
 8003618:	40020040 	.word	0x40020040
 800361c:	40020058 	.word	0x40020058
 8003620:	40020070 	.word	0x40020070
 8003624:	40020088 	.word	0x40020088
 8003628:	400200a0 	.word	0x400200a0
 800362c:	400200b8 	.word	0x400200b8
 8003630:	40020410 	.word	0x40020410
 8003634:	40020428 	.word	0x40020428
 8003638:	40020440 	.word	0x40020440
 800363c:	40020458 	.word	0x40020458
 8003640:	40020470 	.word	0x40020470
 8003644:	40020488 	.word	0x40020488
 8003648:	400204a0 	.word	0x400204a0
 800364c:	400204b8 	.word	0x400204b8
 8003650:	58025408 	.word	0x58025408
 8003654:	5802541c 	.word	0x5802541c
 8003658:	58025430 	.word	0x58025430
 800365c:	58025444 	.word	0x58025444
 8003660:	58025458 	.word	0x58025458
 8003664:	5802546c 	.word	0x5802546c
 8003668:	58025480 	.word	0x58025480
 800366c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	f003 0320 	and.w	r3, r3, #32
 8003676:	2b00      	cmp	r3, #0
 8003678:	d160      	bne.n	800373c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a7f      	ldr	r2, [pc, #508]	@ (800387c <HAL_DMA_IRQHandler+0xc74>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d04a      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a7d      	ldr	r2, [pc, #500]	@ (8003880 <HAL_DMA_IRQHandler+0xc78>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d045      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a7c      	ldr	r2, [pc, #496]	@ (8003884 <HAL_DMA_IRQHandler+0xc7c>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d040      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a7a      	ldr	r2, [pc, #488]	@ (8003888 <HAL_DMA_IRQHandler+0xc80>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d03b      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a79      	ldr	r2, [pc, #484]	@ (800388c <HAL_DMA_IRQHandler+0xc84>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d036      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a77      	ldr	r2, [pc, #476]	@ (8003890 <HAL_DMA_IRQHandler+0xc88>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d031      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a76      	ldr	r2, [pc, #472]	@ (8003894 <HAL_DMA_IRQHandler+0xc8c>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d02c      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a74      	ldr	r2, [pc, #464]	@ (8003898 <HAL_DMA_IRQHandler+0xc90>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d027      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a73      	ldr	r2, [pc, #460]	@ (800389c <HAL_DMA_IRQHandler+0xc94>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d022      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a71      	ldr	r2, [pc, #452]	@ (80038a0 <HAL_DMA_IRQHandler+0xc98>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d01d      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a70      	ldr	r2, [pc, #448]	@ (80038a4 <HAL_DMA_IRQHandler+0xc9c>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d018      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a6e      	ldr	r2, [pc, #440]	@ (80038a8 <HAL_DMA_IRQHandler+0xca0>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d013      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a6d      	ldr	r2, [pc, #436]	@ (80038ac <HAL_DMA_IRQHandler+0xca4>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d00e      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a6b      	ldr	r2, [pc, #428]	@ (80038b0 <HAL_DMA_IRQHandler+0xca8>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d009      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a6a      	ldr	r2, [pc, #424]	@ (80038b4 <HAL_DMA_IRQHandler+0xcac>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d004      	beq.n	800371a <HAL_DMA_IRQHandler+0xb12>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a68      	ldr	r2, [pc, #416]	@ (80038b8 <HAL_DMA_IRQHandler+0xcb0>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d108      	bne.n	800372c <HAL_DMA_IRQHandler+0xb24>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f022 0208 	bic.w	r2, r2, #8
 8003728:	601a      	str	r2, [r3, #0]
 800372a:	e007      	b.n	800373c <HAL_DMA_IRQHandler+0xb34>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f022 0204 	bic.w	r2, r2, #4
 800373a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003740:	2b00      	cmp	r3, #0
 8003742:	f000 8165 	beq.w	8003a10 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800374e:	e15f      	b.n	8003a10 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003754:	f003 031f 	and.w	r3, r3, #31
 8003758:	2202      	movs	r2, #2
 800375a:	409a      	lsls	r2, r3
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	4013      	ands	r3, r2
 8003760:	2b00      	cmp	r3, #0
 8003762:	f000 80c5 	beq.w	80038f0 <HAL_DMA_IRQHandler+0xce8>
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 80bf 	beq.w	80038f0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003776:	f003 031f 	and.w	r3, r3, #31
 800377a:	2202      	movs	r2, #2
 800377c:	409a      	lsls	r2, r3
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d018      	beq.n	80037be <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d109      	bne.n	80037aa <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379a:	2b00      	cmp	r3, #0
 800379c:	f000 813a 	beq.w	8003a14 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037a8:	e134      	b.n	8003a14 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 8130 	beq.w	8003a14 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80037bc:	e12a      	b.n	8003a14 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	f003 0320 	and.w	r3, r3, #32
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f040 8089 	bne.w	80038dc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4a2b      	ldr	r2, [pc, #172]	@ (800387c <HAL_DMA_IRQHandler+0xc74>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d04a      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a29      	ldr	r2, [pc, #164]	@ (8003880 <HAL_DMA_IRQHandler+0xc78>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d045      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a28      	ldr	r2, [pc, #160]	@ (8003884 <HAL_DMA_IRQHandler+0xc7c>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d040      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a26      	ldr	r2, [pc, #152]	@ (8003888 <HAL_DMA_IRQHandler+0xc80>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d03b      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a25      	ldr	r2, [pc, #148]	@ (800388c <HAL_DMA_IRQHandler+0xc84>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d036      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a23      	ldr	r2, [pc, #140]	@ (8003890 <HAL_DMA_IRQHandler+0xc88>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d031      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a22      	ldr	r2, [pc, #136]	@ (8003894 <HAL_DMA_IRQHandler+0xc8c>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d02c      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	4a20      	ldr	r2, [pc, #128]	@ (8003898 <HAL_DMA_IRQHandler+0xc90>)
 8003816:	4293      	cmp	r3, r2
 8003818:	d027      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a1f      	ldr	r2, [pc, #124]	@ (800389c <HAL_DMA_IRQHandler+0xc94>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d022      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a1d      	ldr	r2, [pc, #116]	@ (80038a0 <HAL_DMA_IRQHandler+0xc98>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d01d      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a1c      	ldr	r2, [pc, #112]	@ (80038a4 <HAL_DMA_IRQHandler+0xc9c>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d018      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a1a      	ldr	r2, [pc, #104]	@ (80038a8 <HAL_DMA_IRQHandler+0xca0>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d013      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a19      	ldr	r2, [pc, #100]	@ (80038ac <HAL_DMA_IRQHandler+0xca4>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d00e      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a17      	ldr	r2, [pc, #92]	@ (80038b0 <HAL_DMA_IRQHandler+0xca8>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d009      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a16      	ldr	r2, [pc, #88]	@ (80038b4 <HAL_DMA_IRQHandler+0xcac>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d004      	beq.n	800386a <HAL_DMA_IRQHandler+0xc62>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a14      	ldr	r2, [pc, #80]	@ (80038b8 <HAL_DMA_IRQHandler+0xcb0>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d128      	bne.n	80038bc <HAL_DMA_IRQHandler+0xcb4>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f022 0214 	bic.w	r2, r2, #20
 8003878:	601a      	str	r2, [r3, #0]
 800387a:	e027      	b.n	80038cc <HAL_DMA_IRQHandler+0xcc4>
 800387c:	40020010 	.word	0x40020010
 8003880:	40020028 	.word	0x40020028
 8003884:	40020040 	.word	0x40020040
 8003888:	40020058 	.word	0x40020058
 800388c:	40020070 	.word	0x40020070
 8003890:	40020088 	.word	0x40020088
 8003894:	400200a0 	.word	0x400200a0
 8003898:	400200b8 	.word	0x400200b8
 800389c:	40020410 	.word	0x40020410
 80038a0:	40020428 	.word	0x40020428
 80038a4:	40020440 	.word	0x40020440
 80038a8:	40020458 	.word	0x40020458
 80038ac:	40020470 	.word	0x40020470
 80038b0:	40020488 	.word	0x40020488
 80038b4:	400204a0 	.word	0x400204a0
 80038b8:	400204b8 	.word	0x400204b8
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f022 020a 	bic.w	r2, r2, #10
 80038ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f000 8097 	beq.w	8003a14 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80038ee:	e091      	b.n	8003a14 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f4:	f003 031f 	and.w	r3, r3, #31
 80038f8:	2208      	movs	r2, #8
 80038fa:	409a      	lsls	r2, r3
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	4013      	ands	r3, r2
 8003900:	2b00      	cmp	r3, #0
 8003902:	f000 8088 	beq.w	8003a16 <HAL_DMA_IRQHandler+0xe0e>
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	f003 0308 	and.w	r3, r3, #8
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 8082 	beq.w	8003a16 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a41      	ldr	r2, [pc, #260]	@ (8003a1c <HAL_DMA_IRQHandler+0xe14>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d04a      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a3f      	ldr	r2, [pc, #252]	@ (8003a20 <HAL_DMA_IRQHandler+0xe18>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d045      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a3e      	ldr	r2, [pc, #248]	@ (8003a24 <HAL_DMA_IRQHandler+0xe1c>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d040      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a3c      	ldr	r2, [pc, #240]	@ (8003a28 <HAL_DMA_IRQHandler+0xe20>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d03b      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a3b      	ldr	r2, [pc, #236]	@ (8003a2c <HAL_DMA_IRQHandler+0xe24>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d036      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a39      	ldr	r2, [pc, #228]	@ (8003a30 <HAL_DMA_IRQHandler+0xe28>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d031      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a38      	ldr	r2, [pc, #224]	@ (8003a34 <HAL_DMA_IRQHandler+0xe2c>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d02c      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a36      	ldr	r2, [pc, #216]	@ (8003a38 <HAL_DMA_IRQHandler+0xe30>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d027      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a35      	ldr	r2, [pc, #212]	@ (8003a3c <HAL_DMA_IRQHandler+0xe34>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d022      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a33      	ldr	r2, [pc, #204]	@ (8003a40 <HAL_DMA_IRQHandler+0xe38>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d01d      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a32      	ldr	r2, [pc, #200]	@ (8003a44 <HAL_DMA_IRQHandler+0xe3c>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d018      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a30      	ldr	r2, [pc, #192]	@ (8003a48 <HAL_DMA_IRQHandler+0xe40>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d013      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a2f      	ldr	r2, [pc, #188]	@ (8003a4c <HAL_DMA_IRQHandler+0xe44>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d00e      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a2d      	ldr	r2, [pc, #180]	@ (8003a50 <HAL_DMA_IRQHandler+0xe48>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d009      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a2c      	ldr	r2, [pc, #176]	@ (8003a54 <HAL_DMA_IRQHandler+0xe4c>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d004      	beq.n	80039b2 <HAL_DMA_IRQHandler+0xdaa>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a2a      	ldr	r2, [pc, #168]	@ (8003a58 <HAL_DMA_IRQHandler+0xe50>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d108      	bne.n	80039c4 <HAL_DMA_IRQHandler+0xdbc>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 021c 	bic.w	r2, r2, #28
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	e007      	b.n	80039d4 <HAL_DMA_IRQHandler+0xdcc>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 020e 	bic.w	r2, r2, #14
 80039d2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d8:	f003 031f 	and.w	r3, r3, #31
 80039dc:	2201      	movs	r2, #1
 80039de:	409a      	lsls	r2, r3
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d009      	beq.n	8003a16 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	4798      	blx	r3
 8003a0a:	e004      	b.n	8003a16 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003a0c:	bf00      	nop
 8003a0e:	e002      	b.n	8003a16 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a10:	bf00      	nop
 8003a12:	e000      	b.n	8003a16 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003a14:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003a16:	3728      	adds	r7, #40	@ 0x28
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	40020010 	.word	0x40020010
 8003a20:	40020028 	.word	0x40020028
 8003a24:	40020040 	.word	0x40020040
 8003a28:	40020058 	.word	0x40020058
 8003a2c:	40020070 	.word	0x40020070
 8003a30:	40020088 	.word	0x40020088
 8003a34:	400200a0 	.word	0x400200a0
 8003a38:	400200b8 	.word	0x400200b8
 8003a3c:	40020410 	.word	0x40020410
 8003a40:	40020428 	.word	0x40020428
 8003a44:	40020440 	.word	0x40020440
 8003a48:	40020458 	.word	0x40020458
 8003a4c:	40020470 	.word	0x40020470
 8003a50:	40020488 	.word	0x40020488
 8003a54:	400204a0 	.word	0x400204a0
 8003a58:	400204b8 	.word	0x400204b8

08003a5c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b085      	sub	sp, #20
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a42      	ldr	r2, [pc, #264]	@ (8003b74 <DMA_CalcBaseAndBitshift+0x118>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d04a      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a41      	ldr	r2, [pc, #260]	@ (8003b78 <DMA_CalcBaseAndBitshift+0x11c>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d045      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a3f      	ldr	r2, [pc, #252]	@ (8003b7c <DMA_CalcBaseAndBitshift+0x120>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d040      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a3e      	ldr	r2, [pc, #248]	@ (8003b80 <DMA_CalcBaseAndBitshift+0x124>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d03b      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a3c      	ldr	r2, [pc, #240]	@ (8003b84 <DMA_CalcBaseAndBitshift+0x128>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d036      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a3b      	ldr	r2, [pc, #236]	@ (8003b88 <DMA_CalcBaseAndBitshift+0x12c>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d031      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a39      	ldr	r2, [pc, #228]	@ (8003b8c <DMA_CalcBaseAndBitshift+0x130>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d02c      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a38      	ldr	r2, [pc, #224]	@ (8003b90 <DMA_CalcBaseAndBitshift+0x134>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d027      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a36      	ldr	r2, [pc, #216]	@ (8003b94 <DMA_CalcBaseAndBitshift+0x138>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d022      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a35      	ldr	r2, [pc, #212]	@ (8003b98 <DMA_CalcBaseAndBitshift+0x13c>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d01d      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a33      	ldr	r2, [pc, #204]	@ (8003b9c <DMA_CalcBaseAndBitshift+0x140>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d018      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a32      	ldr	r2, [pc, #200]	@ (8003ba0 <DMA_CalcBaseAndBitshift+0x144>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d013      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a30      	ldr	r2, [pc, #192]	@ (8003ba4 <DMA_CalcBaseAndBitshift+0x148>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d00e      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a2f      	ldr	r2, [pc, #188]	@ (8003ba8 <DMA_CalcBaseAndBitshift+0x14c>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d009      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a2d      	ldr	r2, [pc, #180]	@ (8003bac <DMA_CalcBaseAndBitshift+0x150>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d004      	beq.n	8003b04 <DMA_CalcBaseAndBitshift+0xa8>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a2c      	ldr	r2, [pc, #176]	@ (8003bb0 <DMA_CalcBaseAndBitshift+0x154>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d101      	bne.n	8003b08 <DMA_CalcBaseAndBitshift+0xac>
 8003b04:	2301      	movs	r3, #1
 8003b06:	e000      	b.n	8003b0a <DMA_CalcBaseAndBitshift+0xae>
 8003b08:	2300      	movs	r3, #0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d024      	beq.n	8003b58 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	3b10      	subs	r3, #16
 8003b16:	4a27      	ldr	r2, [pc, #156]	@ (8003bb4 <DMA_CalcBaseAndBitshift+0x158>)
 8003b18:	fba2 2303 	umull	r2, r3, r2, r3
 8003b1c:	091b      	lsrs	r3, r3, #4
 8003b1e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f003 0307 	and.w	r3, r3, #7
 8003b26:	4a24      	ldr	r2, [pc, #144]	@ (8003bb8 <DMA_CalcBaseAndBitshift+0x15c>)
 8003b28:	5cd3      	ldrb	r3, [r2, r3]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2b03      	cmp	r3, #3
 8003b34:	d908      	bls.n	8003b48 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	4b1f      	ldr	r3, [pc, #124]	@ (8003bbc <DMA_CalcBaseAndBitshift+0x160>)
 8003b3e:	4013      	ands	r3, r2
 8003b40:	1d1a      	adds	r2, r3, #4
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b46:	e00d      	b.n	8003b64 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	4b1b      	ldr	r3, [pc, #108]	@ (8003bbc <DMA_CalcBaseAndBitshift+0x160>)
 8003b50:	4013      	ands	r3, r2
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b56:	e005      	b.n	8003b64 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3714      	adds	r7, #20
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr
 8003b74:	40020010 	.word	0x40020010
 8003b78:	40020028 	.word	0x40020028
 8003b7c:	40020040 	.word	0x40020040
 8003b80:	40020058 	.word	0x40020058
 8003b84:	40020070 	.word	0x40020070
 8003b88:	40020088 	.word	0x40020088
 8003b8c:	400200a0 	.word	0x400200a0
 8003b90:	400200b8 	.word	0x400200b8
 8003b94:	40020410 	.word	0x40020410
 8003b98:	40020428 	.word	0x40020428
 8003b9c:	40020440 	.word	0x40020440
 8003ba0:	40020458 	.word	0x40020458
 8003ba4:	40020470 	.word	0x40020470
 8003ba8:	40020488 	.word	0x40020488
 8003bac:	400204a0 	.word	0x400204a0
 8003bb0:	400204b8 	.word	0x400204b8
 8003bb4:	aaaaaaab 	.word	0xaaaaaaab
 8003bb8:	0801de7c 	.word	0x0801de7c
 8003bbc:	fffffc00 	.word	0xfffffc00

08003bc0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	699b      	ldr	r3, [r3, #24]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d120      	bne.n	8003c16 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bd8:	2b03      	cmp	r3, #3
 8003bda:	d858      	bhi.n	8003c8e <DMA_CheckFifoParam+0xce>
 8003bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8003be4 <DMA_CheckFifoParam+0x24>)
 8003bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be2:	bf00      	nop
 8003be4:	08003bf5 	.word	0x08003bf5
 8003be8:	08003c07 	.word	0x08003c07
 8003bec:	08003bf5 	.word	0x08003bf5
 8003bf0:	08003c8f 	.word	0x08003c8f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d048      	beq.n	8003c92 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c04:	e045      	b.n	8003c92 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c0e:	d142      	bne.n	8003c96 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c14:	e03f      	b.n	8003c96 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c1e:	d123      	bne.n	8003c68 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c24:	2b03      	cmp	r3, #3
 8003c26:	d838      	bhi.n	8003c9a <DMA_CheckFifoParam+0xda>
 8003c28:	a201      	add	r2, pc, #4	@ (adr r2, 8003c30 <DMA_CheckFifoParam+0x70>)
 8003c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2e:	bf00      	nop
 8003c30:	08003c41 	.word	0x08003c41
 8003c34:	08003c47 	.word	0x08003c47
 8003c38:	08003c41 	.word	0x08003c41
 8003c3c:	08003c59 	.word	0x08003c59
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	73fb      	strb	r3, [r7, #15]
        break;
 8003c44:	e030      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c4a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d025      	beq.n	8003c9e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c56:	e022      	b.n	8003c9e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c60:	d11f      	bne.n	8003ca2 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003c66:	e01c      	b.n	8003ca2 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d902      	bls.n	8003c76 <DMA_CheckFifoParam+0xb6>
 8003c70:	2b03      	cmp	r3, #3
 8003c72:	d003      	beq.n	8003c7c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003c74:	e018      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	73fb      	strb	r3, [r7, #15]
        break;
 8003c7a:	e015      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00e      	beq.n	8003ca6 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	73fb      	strb	r3, [r7, #15]
    break;
 8003c8c:	e00b      	b.n	8003ca6 <DMA_CheckFifoParam+0xe6>
        break;
 8003c8e:	bf00      	nop
 8003c90:	e00a      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
        break;
 8003c92:	bf00      	nop
 8003c94:	e008      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
        break;
 8003c96:	bf00      	nop
 8003c98:	e006      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
        break;
 8003c9a:	bf00      	nop
 8003c9c:	e004      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
        break;
 8003c9e:	bf00      	nop
 8003ca0:	e002      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
        break;
 8003ca2:	bf00      	nop
 8003ca4:	e000      	b.n	8003ca8 <DMA_CheckFifoParam+0xe8>
    break;
 8003ca6:	bf00      	nop
    }
  }

  return status;
 8003ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3714      	adds	r7, #20
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop

08003cb8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b085      	sub	sp, #20
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a38      	ldr	r2, [pc, #224]	@ (8003dac <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d022      	beq.n	8003d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a36      	ldr	r2, [pc, #216]	@ (8003db0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d01d      	beq.n	8003d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a35      	ldr	r2, [pc, #212]	@ (8003db4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d018      	beq.n	8003d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a33      	ldr	r2, [pc, #204]	@ (8003db8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d013      	beq.n	8003d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a32      	ldr	r2, [pc, #200]	@ (8003dbc <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d00e      	beq.n	8003d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a30      	ldr	r2, [pc, #192]	@ (8003dc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d009      	beq.n	8003d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a2f      	ldr	r2, [pc, #188]	@ (8003dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d004      	beq.n	8003d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a2d      	ldr	r2, [pc, #180]	@ (8003dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d101      	bne.n	8003d1a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d01a      	beq.n	8003d56 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	3b08      	subs	r3, #8
 8003d28:	4a28      	ldr	r2, [pc, #160]	@ (8003dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2e:	091b      	lsrs	r3, r3, #4
 8003d30:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003d32:	68fa      	ldr	r2, [r7, #12]
 8003d34:	4b26      	ldr	r3, [pc, #152]	@ (8003dd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003d36:	4413      	add	r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a24      	ldr	r2, [pc, #144]	@ (8003dd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003d44:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f003 031f 	and.w	r3, r3, #31
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	409a      	lsls	r2, r3
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003d54:	e024      	b.n	8003da0 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	3b10      	subs	r3, #16
 8003d5e:	4a1e      	ldr	r2, [pc, #120]	@ (8003dd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8003d60:	fba2 2303 	umull	r2, r3, r2, r3
 8003d64:	091b      	lsrs	r3, r3, #4
 8003d66:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4a1c      	ldr	r2, [pc, #112]	@ (8003ddc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d806      	bhi.n	8003d7e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	4a1b      	ldr	r2, [pc, #108]	@ (8003de0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d902      	bls.n	8003d7e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	3308      	adds	r3, #8
 8003d7c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	4b18      	ldr	r3, [pc, #96]	@ (8003de4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8003d82:	4413      	add	r3, r2
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	461a      	mov	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a16      	ldr	r2, [pc, #88]	@ (8003de8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8003d90:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	f003 031f 	and.w	r3, r3, #31
 8003d98:	2201      	movs	r2, #1
 8003d9a:	409a      	lsls	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003da0:	bf00      	nop
 8003da2:	3714      	adds	r7, #20
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	58025408 	.word	0x58025408
 8003db0:	5802541c 	.word	0x5802541c
 8003db4:	58025430 	.word	0x58025430
 8003db8:	58025444 	.word	0x58025444
 8003dbc:	58025458 	.word	0x58025458
 8003dc0:	5802546c 	.word	0x5802546c
 8003dc4:	58025480 	.word	0x58025480
 8003dc8:	58025494 	.word	0x58025494
 8003dcc:	cccccccd 	.word	0xcccccccd
 8003dd0:	16009600 	.word	0x16009600
 8003dd4:	58025880 	.word	0x58025880
 8003dd8:	aaaaaaab 	.word	0xaaaaaaab
 8003ddc:	400204b8 	.word	0x400204b8
 8003de0:	4002040f 	.word	0x4002040f
 8003de4:	10008200 	.word	0x10008200
 8003de8:	40020880 	.word	0x40020880

08003dec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b085      	sub	sp, #20
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d04a      	beq.n	8003e98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2b08      	cmp	r3, #8
 8003e06:	d847      	bhi.n	8003e98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a25      	ldr	r2, [pc, #148]	@ (8003ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d022      	beq.n	8003e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a24      	ldr	r2, [pc, #144]	@ (8003ea8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d01d      	beq.n	8003e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a22      	ldr	r2, [pc, #136]	@ (8003eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d018      	beq.n	8003e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a21      	ldr	r2, [pc, #132]	@ (8003eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d013      	beq.n	8003e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a1f      	ldr	r2, [pc, #124]	@ (8003eb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d00e      	beq.n	8003e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a1e      	ldr	r2, [pc, #120]	@ (8003eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d009      	beq.n	8003e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a1c      	ldr	r2, [pc, #112]	@ (8003ebc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d004      	beq.n	8003e58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a1b      	ldr	r2, [pc, #108]	@ (8003ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d101      	bne.n	8003e5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e000      	b.n	8003e5e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00a      	beq.n	8003e78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	4b17      	ldr	r3, [pc, #92]	@ (8003ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003e66:	4413      	add	r3, r2
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a15      	ldr	r2, [pc, #84]	@ (8003ec8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003e74:	671a      	str	r2, [r3, #112]	@ 0x70
 8003e76:	e009      	b.n	8003e8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003e78:	68fa      	ldr	r2, [r7, #12]
 8003e7a:	4b14      	ldr	r3, [pc, #80]	@ (8003ecc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003e7c:	4413      	add	r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	461a      	mov	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	4a11      	ldr	r2, [pc, #68]	@ (8003ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003e8a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	2201      	movs	r2, #1
 8003e92:	409a      	lsls	r2, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8003e98:	bf00      	nop
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr
 8003ea4:	58025408 	.word	0x58025408
 8003ea8:	5802541c 	.word	0x5802541c
 8003eac:	58025430 	.word	0x58025430
 8003eb0:	58025444 	.word	0x58025444
 8003eb4:	58025458 	.word	0x58025458
 8003eb8:	5802546c 	.word	0x5802546c
 8003ebc:	58025480 	.word	0x58025480
 8003ec0:	58025494 	.word	0x58025494
 8003ec4:	1600963f 	.word	0x1600963f
 8003ec8:	58025940 	.word	0x58025940
 8003ecc:	1000823f 	.word	0x1000823f
 8003ed0:	40020940 	.word	0x40020940

08003ed4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d101      	bne.n	8003ee6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e0e3      	b.n	80040ae <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d106      	bne.n	8003efe <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2220      	movs	r2, #32
 8003ef4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f007 f975 	bl	800b1e8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efe:	4b6e      	ldr	r3, [pc, #440]	@ (80040b8 <HAL_ETH_Init+0x1e4>)
 8003f00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f04:	4a6c      	ldr	r2, [pc, #432]	@ (80040b8 <HAL_ETH_Init+0x1e4>)
 8003f06:	f043 0302 	orr.w	r3, r3, #2
 8003f0a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003f0e:	4b6a      	ldr	r3, [pc, #424]	@ (80040b8 <HAL_ETH_Init+0x1e4>)
 8003f10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	60bb      	str	r3, [r7, #8]
 8003f1a:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	7a1b      	ldrb	r3, [r3, #8]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d103      	bne.n	8003f2c <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8003f24:	2000      	movs	r0, #0
 8003f26:	f7fd ff65 	bl	8001df4 <HAL_SYSCFG_ETHInterfaceSelect>
 8003f2a:	e003      	b.n	8003f34 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8003f2c:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8003f30:	f7fd ff60 	bl	8001df4 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8003f34:	4b61      	ldr	r3, [pc, #388]	@ (80040bc <HAL_ETH_Init+0x1e8>)
 8003f36:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	6812      	ldr	r2, [r2, #0]
 8003f46:	f043 0301 	orr.w	r3, r3, #1
 8003f4a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003f4e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f50:	f7fd ff20 	bl	8001d94 <HAL_GetTick>
 8003f54:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003f56:	e011      	b.n	8003f7c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003f58:	f7fd ff1c 	bl	8001d94 <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003f66:	d909      	bls.n	8003f7c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2204      	movs	r2, #4
 8003f6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	22e0      	movs	r2, #224	@ 0xe0
 8003f74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e098      	b.n	80040ae <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1e4      	bne.n	8003f58 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 ff1c 	bl	8004dcc <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8003f94:	f002 fe26 	bl	8006be4 <HAL_RCC_GetHCLKFreq>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	4a49      	ldr	r2, [pc, #292]	@ (80040c0 <HAL_ETH_Init+0x1ec>)
 8003f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa0:	0c9a      	lsrs	r2, r3, #18
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	3a01      	subs	r2, #1
 8003fa8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f001 f919 	bl	80051e4 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003fba:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8003fbe:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	6812      	ldr	r2, [r2, #0]
 8003fc6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003fca:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003fce:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d009      	beq.n	8003ff2 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	22e0      	movs	r2, #224	@ 0xe0
 8003fea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e05d      	b.n	80040ae <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003ffa:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8003ffe:	4b31      	ldr	r3, [pc, #196]	@ (80040c4 <HAL_ETH_Init+0x1f0>)
 8004000:	4013      	ands	r3, r2
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	6952      	ldr	r2, [r2, #20]
 8004006:	0051      	lsls	r1, r2, #1
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	6812      	ldr	r2, [r2, #0]
 800400c:	430b      	orrs	r3, r1
 800400e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004012:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f001 f981 	bl	800531e <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800401c:	6878      	ldr	r0, [r7, #4]
 800401e:	f001 f9c7 	bl	80053b0 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	3305      	adds	r3, #5
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	021a      	lsls	r2, r3, #8
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	3304      	adds	r3, #4
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	4619      	mov	r1, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	430a      	orrs	r2, r1
 800403c:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	3303      	adds	r3, #3
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	061a      	lsls	r2, r3, #24
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	3302      	adds	r3, #2
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	041b      	lsls	r3, r3, #16
 8004054:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	3301      	adds	r3, #1
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004060:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800406e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004070:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	4b11      	ldr	r3, [pc, #68]	@ (80040c8 <HAL_ETH_Init+0x1f4>)
 8004082:	430b      	orrs	r3, r1
 8004084:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	4b0d      	ldr	r3, [pc, #52]	@ (80040cc <HAL_ETH_Init+0x1f8>)
 8004096:	430b      	orrs	r3, r1
 8004098:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2210      	movs	r2, #16
 80040a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	58024400 	.word	0x58024400
 80040bc:	58000400 	.word	0x58000400
 80040c0:	431bde83 	.word	0x431bde83
 80040c4:	ffff8001 	.word	0xffff8001
 80040c8:	0c020060 	.word	0x0c020060
 80040cc:	0c20c000 	.word	0x0c20c000

080040d0 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040de:	2b10      	cmp	r3, #16
 80040e0:	d165      	bne.n	80041ae <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2220      	movs	r2, #32
 80040e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2201      	movs	r2, #1
 80040ee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2204      	movs	r2, #4
 80040f4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 f9e4 	bl	80044c4 <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004104:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	6812      	ldr	r2, [r2, #0]
 800410c:	f043 0301 	orr.w	r3, r3, #1
 8004110:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004114:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004120:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6812      	ldr	r2, [r2, #0]
 8004128:	f043 0301 	orr.w	r3, r3, #1
 800412c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004130:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800413c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	6812      	ldr	r2, [r2, #0]
 8004144:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8004148:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800414c:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f042 0201 	orr.w	r2, r2, #1
 8004160:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f042 0202 	orr.w	r2, r2, #2
 8004172:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f042 0201 	orr.w	r2, r2, #1
 8004182:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800418c:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 8004198:	430b      	orrs	r3, r1
 800419a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800419e:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2240      	movs	r2, #64	@ 0x40
 80041a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80041aa:	2300      	movs	r3, #0
 80041ac:	e000      	b.n	80041b0 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
  }
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3708      	adds	r7, #8
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041c6:	2b40      	cmp	r3, #64	@ 0x40
 80041c8:	d165      	bne.n	8004296 <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2220      	movs	r2, #32
 80041ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80041da:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	4b30      	ldr	r3, [pc, #192]	@ (80042a4 <HAL_ETH_Stop_IT+0xec>)
 80041e4:	400b      	ands	r3, r1
 80041e6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80041ea:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80041f6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6812      	ldr	r2, [r2, #0]
 80041fe:	f023 0301 	bic.w	r3, r3, #1
 8004202:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004206:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004212:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	6812      	ldr	r2, [r2, #0]
 800421a:	f023 0301 	bic.w	r3, r3, #1
 800421e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004222:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 0201 	bic.w	r2, r2, #1
 8004234:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f042 0201 	orr.w	r2, r2, #1
 8004246:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 0202 	bic.w	r2, r2, #2
 8004258:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800425a:	2300      	movs	r3, #0
 800425c:	60fb      	str	r3, [r7, #12]
 800425e:	e00e      	b.n	800427e <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	68fa      	ldr	r2, [r7, #12]
 8004264:	3212      	adds	r2, #18
 8004266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800426a:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	3301      	adds	r3, #1
 800427c:	60fb      	str	r3, [r7, #12]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2b03      	cmp	r3, #3
 8004282:	d9ed      	bls.n	8004260 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2210      	movs	r2, #16
 800428e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8004292:	2300      	movs	r3, #0
 8004294:	e000      	b.n	8004298 <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
  }
}
 8004298:	4618      	mov	r0, r3
 800429a:	3714      	adds	r7, #20
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr
 80042a4:	ffff2f3e 	.word	0xffff2f3e

080042a8 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d109      	bne.n	80042cc <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042be:	f043 0201 	orr.w	r2, r3, #1
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e03a      	b.n	8004342 <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042d2:	2b40      	cmp	r3, #64	@ 0x40
 80042d4:	d134      	bne.n	8004340 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 80042de:	2201      	movs	r2, #1
 80042e0:	6839      	ldr	r1, [r7, #0]
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f001 f8c2 	bl	800546c <ETH_Prepare_Tx_Descriptors>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d009      	beq.n	8004302 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f4:	f043 0202 	orr.w	r2, r3, #2
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e01f      	b.n	8004342 <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 8004302:	f3bf 8f4f 	dsb	sy
}
 8004306:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800430c:	1c5a      	adds	r2, r3, #1
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	629a      	str	r2, [r3, #40]	@ 0x28
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004316:	2b03      	cmp	r3, #3
 8004318:	d904      	bls.n	8004324 <HAL_ETH_Transmit_IT+0x7c>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800431e:	1f1a      	subs	r2, r3, #4
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	3106      	adds	r1, #6
 8004330:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004334:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004338:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 800433c:	2300      	movs	r3, #0
 800433e:	e000      	b.n	8004342 <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
  }
}
 8004342:	4618      	mov	r0, r3
 8004344:	3708      	adds	r7, #8
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}

0800434a <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	b088      	sub	sp, #32
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
 8004352:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8004354:	2300      	movs	r3, #0
 8004356:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004358:	2300      	movs	r3, #0
 800435a:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d109      	bne.n	8004376 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004368:	f043 0201 	orr.w	r2, r3, #1
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e0a2      	b.n	80044bc <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800437c:	2b40      	cmp	r3, #64	@ 0x40
 800437e:	d001      	beq.n	8004384 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e09b      	b.n	80044bc <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004388:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	69fa      	ldr	r2, [r7, #28]
 800438e:	3212      	adds	r2, #18
 8004390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004394:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800439a:	f1c3 0304 	rsb	r3, r3, #4
 800439e:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80043a0:	e064      	b.n	800446c <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d007      	beq.n	80043be <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	685a      	ldr	r2, [r3, #4]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d103      	bne.n	80043d2 <HAL_ETH_ReadData+0x88>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d03a      	beq.n	8004448 <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d005      	beq.n	80043ea <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d005      	beq.n	8004412 <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	68da      	ldr	r2, [r3, #12]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 800440e:	2301      	movs	r3, #1
 8004410:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004422:	461a      	mov	r2, r3
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	b29b      	uxth	r3, r3
 8004428:	f007 f8c0 	bl	800b5ac <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	441a      	add	r2, r3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	2200      	movs	r2, #0
 8004446:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	3301      	adds	r3, #1
 800444c:	61fb      	str	r3, [r7, #28]
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	2b03      	cmp	r3, #3
 8004452:	d902      	bls.n	800445a <HAL_ETH_ReadData+0x110>
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	3b04      	subs	r3, #4
 8004458:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	69fa      	ldr	r2, [r7, #28]
 800445e:	3212      	adds	r2, #18
 8004460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004464:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	3301      	adds	r3, #1
 800446a:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800446c:	69bb      	ldr	r3, [r7, #24]
 800446e:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 8004470:	2b00      	cmp	r3, #0
 8004472:	db06      	blt.n	8004482 <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004474:	697a      	ldr	r2, [r7, #20]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	429a      	cmp	r2, r3
 800447a:	d202      	bcs.n	8004482 <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 800447c:	7cfb      	ldrb	r3, [r7, #19]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d08f      	beq.n	80043a2 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	441a      	add	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004492:	2b00      	cmp	r3, #0
 8004494:	d002      	beq.n	800449c <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f814 	bl	80044c4 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	69fa      	ldr	r2, [r7, #28]
 80044a0:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 80044a2:	7cfb      	ldrb	r3, [r7, #19]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d108      	bne.n	80044ba <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80044b6:	2300      	movs	r3, #0
 80044b8:	e000      	b.n	80044bc <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3720      	adds	r7, #32
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b088      	sub	sp, #32
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 80044cc:	2300      	movs	r3, #0
 80044ce:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 80044d0:	2301      	movs	r3, #1
 80044d2:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044d8:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	69fa      	ldr	r2, [r7, #28]
 80044de:	3212      	adds	r2, #18
 80044e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044e4:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044ea:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 80044ec:	e038      	b.n	8004560 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d112      	bne.n	800451c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 80044f6:	f107 0308 	add.w	r3, r7, #8
 80044fa:	4618      	mov	r0, r3
 80044fc:	f007 f826 	bl	800b54c <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d102      	bne.n	800450c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8004506:	2300      	movs	r3, #0
 8004508:	74fb      	strb	r3, [r7, #19]
 800450a:	e007      	b.n	800451c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	461a      	mov	r2, r3
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	461a      	mov	r2, r3
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 800451c:	7cfb      	ldrb	r3, [r7, #19]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d01e      	beq.n	8004560 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004526:	2b00      	cmp	r3, #0
 8004528:	d004      	beq.n	8004534 <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 8004530:	60da      	str	r2, [r3, #12]
 8004532:	e003      	b.n	800453c <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 800453a:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	3301      	adds	r3, #1
 8004540:	61fb      	str	r3, [r7, #28]
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	2b03      	cmp	r3, #3
 8004546:	d902      	bls.n	800454e <ETH_UpdateDescriptor+0x8a>
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	3b04      	subs	r3, #4
 800454c:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	69fa      	ldr	r2, [r7, #28]
 8004552:	3212      	adds	r2, #18
 8004554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004558:	617b      	str	r3, [r7, #20]
      desccount--;
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	3b01      	subs	r3, #1
 800455e:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d002      	beq.n	800456c <ETH_UpdateDescriptor+0xa8>
 8004566:	7cfb      	ldrb	r3, [r7, #19]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1c0      	bne.n	80044ee <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	429a      	cmp	r2, r3
 8004574:	d01b      	beq.n	80045ae <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	3303      	adds	r3, #3
 800457a:	f003 0303 	and.w	r3, r3, #3
 800457e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8004580:	f3bf 8f5f 	dmb	sy
}
 8004584:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6919      	ldr	r1, [r3, #16]
 800458a:	68fa      	ldr	r2, [r7, #12]
 800458c:	4613      	mov	r3, r2
 800458e:	005b      	lsls	r3, r3, #1
 8004590:	4413      	add	r3, r2
 8004592:	00db      	lsls	r3, r3, #3
 8004594:	18ca      	adds	r2, r1, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800459e:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	69fa      	ldr	r2, [r7, #28]
 80045a6:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	69ba      	ldr	r2, [r7, #24]
 80045ac:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 80045ae:	bf00      	nop
 80045b0:	3720      	adds	r7, #32
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}

080045b6 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b086      	sub	sp, #24
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	3318      	adds	r3, #24
 80045c2:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c8:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045ce:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 80045d0:	2301      	movs	r3, #1
 80045d2:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 80045d4:	e047      	b.n	8004666 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 80045d6:	2301      	movs	r3, #1
 80045d8:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	3b01      	subs	r3, #1
 80045de:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 80045e0:	68ba      	ldr	r2, [r7, #8]
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	3304      	adds	r3, #4
 80045e6:	009b      	lsls	r3, r3, #2
 80045e8:	4413      	add	r3, r2
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d10a      	bne.n	8004606 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	3301      	adds	r3, #1
 80045f4:	613b      	str	r3, [r7, #16]
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	2b03      	cmp	r3, #3
 80045fa:	d902      	bls.n	8004602 <HAL_ETH_ReleaseTxPacket+0x4c>
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	3b04      	subs	r3, #4
 8004600:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8004602:	2300      	movs	r3, #0
 8004604:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8004606:	7bbb      	ldrb	r3, [r7, #14]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d02c      	beq.n	8004666 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	68d9      	ldr	r1, [r3, #12]
 8004610:	693a      	ldr	r2, [r7, #16]
 8004612:	4613      	mov	r3, r2
 8004614:	005b      	lsls	r3, r3, #1
 8004616:	4413      	add	r3, r2
 8004618:	00db      	lsls	r3, r3, #3
 800461a:	440b      	add	r3, r1
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	2b00      	cmp	r3, #0
 8004620:	db1f      	blt.n	8004662 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8004622:	68ba      	ldr	r2, [r7, #8]
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	3304      	adds	r3, #4
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	4413      	add	r3, r2
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	4618      	mov	r0, r3
 8004630:	f007 f824 	bl	800b67c <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	3304      	adds	r3, #4
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	4413      	add	r3, r2
 800463e:	2200      	movs	r2, #0
 8004640:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	3301      	adds	r3, #1
 8004646:	613b      	str	r3, [r7, #16]
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	2b03      	cmp	r3, #3
 800464c:	d902      	bls.n	8004654 <HAL_ETH_ReleaseTxPacket+0x9e>
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	3b04      	subs	r3, #4
 8004652:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004660:	e001      	b.n	8004666 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8004662:	2300      	movs	r3, #0
 8004664:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d002      	beq.n	8004672 <HAL_ETH_ReleaseTxPacket+0xbc>
 800466c:	7bfb      	ldrb	r3, [r7, #15]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1b1      	bne.n	80045d6 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3718      	adds	r7, #24
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b086      	sub	sp, #24
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800468c:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004696:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 800469a:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046a4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80046a8:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 80046aa:	4b6d      	ldr	r3, [pc, #436]	@ (8004860 <HAL_ETH_IRQHandler+0x1e4>)
 80046ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ae:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d010      	beq.n	80046dc <HAL_ETH_IRQHandler+0x60>
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d00b      	beq.n	80046dc <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046cc:	461a      	mov	r2, r3
 80046ce:	f248 0340 	movw	r3, #32832	@ 0x8040
 80046d2:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f006 fac6 	bl	800ac68 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	f003 0301 	and.w	r3, r3, #1
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d010      	beq.n	8004708 <HAL_ETH_IRQHandler+0x8c>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00b      	beq.n	8004708 <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80046f8:	461a      	mov	r2, r3
 80046fa:	f248 0301 	movw	r3, #32769	@ 0x8001
 80046fe:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f006 fac0 	bl	800ac88 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d047      	beq.n	80047a2 <HAL_ETH_IRQHandler+0x126>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d042      	beq.n	80047a2 <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004722:	f043 0208 	orr.w	r2, r3, #8
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d01e      	beq.n	8004774 <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800473e:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8004742:	f241 1302 	movw	r3, #4354	@ 0x1102
 8004746:	4013      	ands	r3, r2
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004756:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	6812      	ldr	r2, [r2, #0]
 800475e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004762:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004766:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	22e0      	movs	r2, #224	@ 0xe0
 800476e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8004772:	e013      	b.n	800479c <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800477c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8004780:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004792:	461a      	mov	r2, r3
 8004794:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8004798:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f006 fa83 	bl	800aca8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d104      	bne.n	80047b6 <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d019      	beq.n	80047ea <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047bc:	f043 0210 	orr.w	r2, r3, #16
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	22e0      	movs	r2, #224	@ 0xe0
 80047d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f006 fa63 	bl	800aca8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	f003 0310 	and.w	r3, r3, #16
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00f      	beq.n	8004814 <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80047fc:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 f82c 	bl	8004864 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	f003 0320 	and.w	r3, r3, #32
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00f      	beq.n	800483e <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8004826:	f003 020f 	and.w	r2, r3, #15
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8004830:	6878      	ldr	r0, [r7, #4]
 8004832:	f000 f821 	bl	8004878 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d006      	beq.n	8004856 <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004848:	4b05      	ldr	r3, [pc, #20]	@ (8004860 <HAL_ETH_IRQHandler+0x1e4>)
 800484a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800484e:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 f81b 	bl	800488c <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8004856:	bf00      	nop
 8004858:	3718      	adds	r7, #24
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
 800485e:	bf00      	nop
 8004860:	58000080 	.word	0x58000080

08004864 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8004880:	bf00      	nop
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
 80048ac:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80048b6:	f003 0301 	and.w	r3, r3, #1
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d001      	beq.n	80048c2 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e03e      	b.n	8004940 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80048ca:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 80048cc:	697b      	ldr	r3, [r7, #20]
 80048ce:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	055b      	lsls	r3, r3, #21
 80048d6:	4313      	orrs	r3, r2
 80048d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	041b      	lsls	r3, r3, #16
 80048e4:	4313      	orrs	r3, r2
 80048e6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	f043 030c 	orr.w	r3, r3, #12
 80048ee:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	f043 0301 	orr.w	r3, r3, #1
 80048f6:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	697a      	ldr	r2, [r7, #20]
 80048fe:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8004902:	f7fd fa47 	bl	8001d94 <HAL_GetTick>
 8004906:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8004908:	e009      	b.n	800491e <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 800490a:	f7fd fa43 	bl	8001d94 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004918:	d901      	bls.n	800491e <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e010      	b.n	8004940 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1ed      	bne.n	800490a <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8004936:	b29b      	uxth	r3, r3
 8004938:	461a      	mov	r2, r3
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800493e:	2300      	movs	r3, #0
}
 8004940:	4618      	mov	r0, r3
 8004942:	3718      	adds	r7, #24
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
 8004954:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800495e:	f003 0301 	and.w	r3, r3, #1
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e03c      	b.n	80049e4 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004972:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	055b      	lsls	r3, r3, #21
 800497e:	4313      	orrs	r3, r2
 8004980:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	041b      	lsls	r3, r3, #16
 800498c:	4313      	orrs	r3, r2
 800498e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	f023 030c 	bic.w	r3, r3, #12
 8004996:	f043 0304 	orr.w	r3, r3, #4
 800499a:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f043 0301 	orr.w	r3, r3, #1
 80049a2:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	4b10      	ldr	r3, [pc, #64]	@ (80049ec <HAL_ETH_WritePHYRegister+0xa4>)
 80049aa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 80049ae:	4a0f      	ldr	r2, [pc, #60]	@ (80049ec <HAL_ETH_WritePHYRegister+0xa4>)
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 80049b6:	f7fd f9ed 	bl	8001d94 <HAL_GetTick>
 80049ba:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80049bc:	e009      	b.n	80049d2 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 80049be:	f7fd f9e9 	bl	8001d94 <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80049cc:	d901      	bls.n	80049d2 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e008      	b.n	80049e4 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d1ed      	bne.n	80049be <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	40028000 	.word	0x40028000

080049f0 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d101      	bne.n	8004a04 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e1c3      	b.n	8004d8c <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 020c 	and.w	r2, r3, #12
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0310 	and.w	r3, r3, #16
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	bf14      	ite	ne
 8004a20:	2301      	movne	r3, #1
 8004a22:	2300      	moveq	r3, #0
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	461a      	mov	r2, r3
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	bf0c      	ite	eq
 8004a4a:	2301      	moveq	r3, #1
 8004a4c:	2300      	movne	r3, #0
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	461a      	mov	r2, r3
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	bf14      	ite	ne
 8004a66:	2301      	movne	r3, #1
 8004a68:	2300      	moveq	r3, #0
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	bf0c      	ite	eq
 8004a80:	2301      	moveq	r3, #1
 8004a82:	2300      	movne	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	461a      	mov	r2, r3
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8004a92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	bf14      	ite	ne
 8004a9a:	2301      	movne	r3, #1
 8004a9c:	2300      	moveq	r3, #0
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	bf14      	ite	ne
 8004ab4:	2301      	movne	r3, #1
 8004ab6:	2300      	moveq	r3, #0
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	461a      	mov	r2, r3
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	bf14      	ite	ne
 8004aea:	2301      	movne	r3, #1
 8004aec:	2300      	moveq	r3, #0
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	461a      	mov	r2, r3
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	bf0c      	ite	eq
 8004b04:	2301      	moveq	r3, #1
 8004b06:	2300      	movne	r3, #0
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	bf0c      	ite	eq
 8004b1e:	2301      	moveq	r3, #1
 8004b20:	2300      	movne	r3, #0
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	461a      	mov	r2, r3
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	bf14      	ite	ne
 8004b38:	2301      	movne	r3, #1
 8004b3a:	2300      	moveq	r3, #0
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	461a      	mov	r2, r3
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	bf14      	ite	ne
 8004b52:	2301      	movne	r3, #1
 8004b54:	2300      	moveq	r3, #0
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	461a      	mov	r2, r3
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	bf14      	ite	ne
 8004b6c:	2301      	movne	r3, #1
 8004b6e:	2300      	moveq	r3, #0
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	461a      	mov	r2, r3
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8004b7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	bf14      	ite	ne
 8004b86:	2301      	movne	r3, #1
 8004b88:	2300      	moveq	r3, #0
 8004b8a:	b2db      	uxtb	r3, r3
 8004b8c:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	bf14      	ite	ne
 8004bae:	2301      	movne	r3, #1
 8004bb0:	2300      	moveq	r3, #0
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	bf0c      	ite	eq
 8004be4:	2301      	moveq	r3, #1
 8004be6:	2300      	movne	r3, #0
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	461a      	mov	r2, r3
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	bf14      	ite	ne
 8004c00:	2301      	movne	r3, #1
 8004c02:	2300      	moveq	r3, #0
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	461a      	mov	r2, r3
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8004c14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	bf14      	ite	ne
 8004c1c:	2301      	movne	r3, #1
 8004c1e:	2300      	moveq	r3, #0
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	bf14      	ite	ne
 8004c38:	2301      	movne	r3, #1
 8004c3a:	2300      	moveq	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	0e5b      	lsrs	r3, r3, #25
 8004c4e:	f003 021f 	and.w	r2, r3, #31
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	bf14      	ite	ne
 8004c64:	2301      	movne	r3, #1
 8004c66:	2300      	moveq	r3, #0
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	f003 020f 	and.w	r2, r3, #15
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c86:	f003 0302 	and.w	r3, r3, #2
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	bf14      	ite	ne
 8004c8e:	2301      	movne	r3, #1
 8004c90:	2300      	moveq	r3, #0
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	461a      	mov	r2, r3
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	bf0c      	ite	eq
 8004caa:	2301      	moveq	r3, #1
 8004cac:	2300      	movne	r3, #0
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cbe:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ccc:	0c1b      	lsrs	r3, r3, #16
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cdc:	f003 0301 	and.w	r3, r3, #1
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	bf14      	ite	ne
 8004ce4:	2301      	movne	r3, #1
 8004ce6:	2300      	moveq	r3, #0
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	461a      	mov	r2, r3
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cfa:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	bf14      	ite	ne
 8004d02:	2301      	movne	r3, #1
 8004d04:	2300      	moveq	r3, #0
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8004d18:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8004d28:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8004d38:	f003 0308 	and.w	r3, r3, #8
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	bf14      	ite	ne
 8004d40:	2301      	movne	r3, #1
 8004d42:	2300      	moveq	r3, #0
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8004d56:	f003 0310 	and.w	r3, r3, #16
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	bf14      	ite	ne
 8004d5e:	2301      	movne	r3, #1
 8004d60:	2300      	moveq	r3, #0
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	461a      	mov	r2, r3
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8004d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	bf0c      	ite	eq
 8004d7c:	2301      	moveq	r3, #1
 8004d7e:	2300      	movne	r3, #0
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 8004d8a:	2300      	movs	r3, #0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
 8004da0:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e00b      	b.n	8004dc4 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004db2:	2b10      	cmp	r3, #16
 8004db4:	d105      	bne.n	8004dc2 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8004db6:	6839      	ldr	r1, [r7, #0]
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f000 f871 	bl	8004ea0 <ETH_SetMACConfig>

    return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	e000      	b.n	8004dc4 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
  }
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3708      	adds	r7, #8
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004ddc:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004de4:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004de6:	f001 fefd 	bl	8006be4 <HAL_RCC_GetHCLKFreq>
 8004dea:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	4a1a      	ldr	r2, [pc, #104]	@ (8004e58 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d804      	bhi.n	8004dfe <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004dfa:	60fb      	str	r3, [r7, #12]
 8004dfc:	e022      	b.n	8004e44 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	4a16      	ldr	r2, [pc, #88]	@ (8004e5c <HAL_ETH_SetMDIOClockRange+0x90>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d204      	bcs.n	8004e10 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8004e0c:	60fb      	str	r3, [r7, #12]
 8004e0e:	e019      	b.n	8004e44 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	4a13      	ldr	r2, [pc, #76]	@ (8004e60 <HAL_ETH_SetMDIOClockRange+0x94>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d915      	bls.n	8004e44 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	4a12      	ldr	r2, [pc, #72]	@ (8004e64 <HAL_ETH_SetMDIOClockRange+0x98>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d804      	bhi.n	8004e2a <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e26:	60fb      	str	r3, [r7, #12]
 8004e28:	e00c      	b.n	8004e44 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	4a0e      	ldr	r2, [pc, #56]	@ (8004e68 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d804      	bhi.n	8004e3c <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e38:	60fb      	str	r3, [r7, #12]
 8004e3a:	e003      	b.n	8004e44 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8004e42:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68fa      	ldr	r2, [r7, #12]
 8004e4a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8004e4e:	bf00      	nop
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	02160ebf 	.word	0x02160ebf
 8004e5c:	03938700 	.word	0x03938700
 8004e60:	05f5e0ff 	.word	0x05f5e0ff
 8004e64:	08f0d17f 	.word	0x08f0d17f
 8004e68:	0ee6b27f 	.word	0x0ee6b27f

08004e6c <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	370c      	adds	r7, #12
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b083      	sub	sp, #12
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	370c      	adds	r7, #12
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b085      	sub	sp, #20
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8004eb2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	791b      	ldrb	r3, [r3, #4]
 8004eb8:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8004eba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	7b1b      	ldrb	r3, [r3, #12]
 8004ec0:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8004ec2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	7b5b      	ldrb	r3, [r3, #13]
 8004ec8:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004eca:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	7b9b      	ldrb	r3, [r3, #14]
 8004ed0:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8004ed2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	7bdb      	ldrb	r3, [r3, #15]
 8004ed8:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004eda:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	7c12      	ldrb	r2, [r2, #16]
 8004ee0:	2a00      	cmp	r2, #0
 8004ee2:	d102      	bne.n	8004eea <ETH_SetMACConfig+0x4a>
 8004ee4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8004ee8:	e000      	b.n	8004eec <ETH_SetMACConfig+0x4c>
 8004eea:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004eec:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004eee:	683a      	ldr	r2, [r7, #0]
 8004ef0:	7c52      	ldrb	r2, [r2, #17]
 8004ef2:	2a00      	cmp	r2, #0
 8004ef4:	d102      	bne.n	8004efc <ETH_SetMACConfig+0x5c>
 8004ef6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004efa:	e000      	b.n	8004efe <ETH_SetMACConfig+0x5e>
 8004efc:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004efe:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	7c9b      	ldrb	r3, [r3, #18]
 8004f04:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004f06:	431a      	orrs	r2, r3
               macconf->Speed |
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8004f0c:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8004f12:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	7f1b      	ldrb	r3, [r3, #28]
 8004f18:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8004f1a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	7f5b      	ldrb	r3, [r3, #29]
 8004f20:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8004f22:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	7f92      	ldrb	r2, [r2, #30]
 8004f28:	2a00      	cmp	r2, #0
 8004f2a:	d102      	bne.n	8004f32 <ETH_SetMACConfig+0x92>
 8004f2c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004f30:	e000      	b.n	8004f34 <ETH_SetMACConfig+0x94>
 8004f32:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8004f34:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	7fdb      	ldrb	r3, [r3, #31]
 8004f3a:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8004f3c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004f44:	2a00      	cmp	r2, #0
 8004f46:	d102      	bne.n	8004f4e <ETH_SetMACConfig+0xae>
 8004f48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f4c:	e000      	b.n	8004f50 <ETH_SetMACConfig+0xb0>
 8004f4e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8004f50:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8004f56:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f5e:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8004f60:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8004f66:	4313      	orrs	r3, r2
 8004f68:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	4b56      	ldr	r3, [pc, #344]	@ (80050cc <ETH_SetMACConfig+0x22c>)
 8004f72:	4013      	ands	r3, r2
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	6812      	ldr	r2, [r2, #0]
 8004f78:	68f9      	ldr	r1, [r7, #12]
 8004f7a:	430b      	orrs	r3, r1
 8004f7c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f82:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004f8a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004f8c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004f94:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8004f96:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004f9e:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8004fa0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8004fa2:	683a      	ldr	r2, [r7, #0]
 8004fa4:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8004fa8:	2a00      	cmp	r2, #0
 8004faa:	d102      	bne.n	8004fb2 <ETH_SetMACConfig+0x112>
 8004fac:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004fb0:	e000      	b.n	8004fb4 <ETH_SetMACConfig+0x114>
 8004fb2:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8004fb4:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685a      	ldr	r2, [r3, #4]
 8004fc4:	4b42      	ldr	r3, [pc, #264]	@ (80050d0 <ETH_SetMACConfig+0x230>)
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6812      	ldr	r2, [r2, #0]
 8004fcc:	68f9      	ldr	r1, [r7, #12]
 8004fce:	430b      	orrs	r3, r1
 8004fd0:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004fd8:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68da      	ldr	r2, [r3, #12]
 8004fe8:	4b3a      	ldr	r3, [pc, #232]	@ (80050d4 <ETH_SetMACConfig+0x234>)
 8004fea:	4013      	ands	r3, r2
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	6812      	ldr	r2, [r2, #0]
 8004ff0:	68f9      	ldr	r1, [r7, #12]
 8004ff2:	430b      	orrs	r3, r1
 8004ff4:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004ffc:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8005002:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8005004:	683a      	ldr	r2, [r7, #0]
 8005006:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800500a:	2a00      	cmp	r2, #0
 800500c:	d101      	bne.n	8005012 <ETH_SetMACConfig+0x172>
 800500e:	2280      	movs	r2, #128	@ 0x80
 8005010:	e000      	b.n	8005014 <ETH_SetMACConfig+0x174>
 8005012:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8005014:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800501a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800501c:	4313      	orrs	r3, r2
 800501e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005026:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 800502a:	4013      	ands	r3, r2
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	6812      	ldr	r2, [r2, #0]
 8005030:	68f9      	ldr	r1, [r7, #12]
 8005032:	430b      	orrs	r3, r1
 8005034:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800503c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8005044:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8005046:	4313      	orrs	r3, r2
 8005048:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005052:	f023 0103 	bic.w	r1, r3, #3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68fa      	ldr	r2, [r7, #12]
 800505c:	430a      	orrs	r2, r1
 800505e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800506a:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	430a      	orrs	r2, r1
 8005078:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8005080:	683a      	ldr	r2, [r7, #0]
 8005082:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8005086:	2a00      	cmp	r2, #0
 8005088:	d101      	bne.n	800508e <ETH_SetMACConfig+0x1ee>
 800508a:	2240      	movs	r2, #64	@ 0x40
 800508c:	e000      	b.n	8005090 <ETH_SetMACConfig+0x1f0>
 800508e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8005090:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8005098:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800509a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 80050a2:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80050a4:	4313      	orrs	r3, r2
 80050a6:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80050b0:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68fa      	ldr	r2, [r7, #12]
 80050ba:	430a      	orrs	r2, r1
 80050bc:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 80050c0:	bf00      	nop
 80050c2:	3714      	adds	r7, #20
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr
 80050cc:	00048083 	.word	0x00048083
 80050d0:	c0f88000 	.word	0xc0f88000
 80050d4:	fffffef0 	.word	0xfffffef0

080050d8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80050d8:	b480      	push	{r7}
 80050da:	b085      	sub	sp, #20
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
 80050e0:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	4b38      	ldr	r3, [pc, #224]	@ (80051d0 <ETH_SetDMAConfig+0xf8>)
 80050ee:	4013      	ands	r3, r2
 80050f0:	683a      	ldr	r2, [r7, #0]
 80050f2:	6811      	ldr	r1, [r2, #0]
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	6812      	ldr	r2, [r2, #0]
 80050f8:	430b      	orrs	r3, r1
 80050fa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80050fe:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	791b      	ldrb	r3, [r3, #4]
 8005104:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800510a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	7b1b      	ldrb	r3, [r3, #12]
 8005110:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8005112:	4313      	orrs	r3, r2
 8005114:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800511e:	685a      	ldr	r2, [r3, #4]
 8005120:	4b2c      	ldr	r3, [pc, #176]	@ (80051d4 <ETH_SetDMAConfig+0xfc>)
 8005122:	4013      	ands	r3, r2
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	6812      	ldr	r2, [r2, #0]
 8005128:	68f9      	ldr	r1, [r7, #12]
 800512a:	430b      	orrs	r3, r1
 800512c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005130:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	7b5b      	ldrb	r3, [r3, #13]
 8005136:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800513c:	4313      	orrs	r3, r2
 800513e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005148:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800514c:	4b22      	ldr	r3, [pc, #136]	@ (80051d8 <ETH_SetDMAConfig+0x100>)
 800514e:	4013      	ands	r3, r2
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	6812      	ldr	r2, [r2, #0]
 8005154:	68f9      	ldr	r1, [r7, #12]
 8005156:	430b      	orrs	r3, r1
 8005158:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800515c:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	7d1b      	ldrb	r3, [r3, #20]
 8005168:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800516a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	7f5b      	ldrb	r3, [r3, #29]
 8005170:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8005172:	4313      	orrs	r3, r2
 8005174:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800517e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8005182:	4b16      	ldr	r3, [pc, #88]	@ (80051dc <ETH_SetDMAConfig+0x104>)
 8005184:	4013      	ands	r3, r2
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	6812      	ldr	r2, [r2, #0]
 800518a:	68f9      	ldr	r1, [r7, #12]
 800518c:	430b      	orrs	r3, r1
 800518e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005192:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	7f1b      	ldrb	r3, [r3, #28]
 800519a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80051a0:	4313      	orrs	r3, r2
 80051a2:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80051ac:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80051b0:	4b0b      	ldr	r3, [pc, #44]	@ (80051e0 <ETH_SetDMAConfig+0x108>)
 80051b2:	4013      	ands	r3, r2
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	6812      	ldr	r2, [r2, #0]
 80051b8:	68f9      	ldr	r1, [r7, #12]
 80051ba:	430b      	orrs	r3, r1
 80051bc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80051c0:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80051c4:	bf00      	nop
 80051c6:	3714      	adds	r7, #20
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr
 80051d0:	ffff87fd 	.word	0xffff87fd
 80051d4:	ffff2ffe 	.word	0xffff2ffe
 80051d8:	fffec000 	.word	0xfffec000
 80051dc:	ffc0efef 	.word	0xffc0efef
 80051e0:	7fc0ffff 	.word	0x7fc0ffff

080051e4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b0a4      	sub	sp, #144	@ 0x90
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 80051ec:	2301      	movs	r3, #1
 80051ee:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80051f2:	2300      	movs	r3, #0
 80051f4:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 80051f6:	2300      	movs	r3, #0
 80051f8:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80051fc:	2300      	movs	r3, #0
 80051fe:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8005202:	2301      	movs	r3, #1
 8005204:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8005208:	2301      	movs	r3, #1
 800520a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800520e:	2301      	movs	r3, #1
 8005210:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8005214:	2300      	movs	r3, #0
 8005216:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800521a:	2301      	movs	r3, #1
 800521c:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8005220:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005224:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8005226:	2300      	movs	r3, #0
 8005228:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 800522c:	2300      	movs	r3, #0
 800522e:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8005230:	2300      	movs	r3, #0
 8005232:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8005236:	2300      	movs	r3, #0
 8005238:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 800523c:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8005240:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8005242:	2300      	movs	r3, #0
 8005244:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8005248:	2300      	movs	r3, #0
 800524a:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 800524c:	2301      	movs	r3, #1
 800524e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8005252:	2300      	movs	r3, #0
 8005254:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8005258:	2300      	movs	r3, #0
 800525a:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800525e:	2300      	movs	r3, #0
 8005260:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8005262:	2300      	movs	r3, #0
 8005264:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8005266:	2300      	movs	r3, #0
 8005268:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800526a:	2300      	movs	r3, #0
 800526c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005270:	2300      	movs	r3, #0
 8005272:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8005276:	2301      	movs	r3, #1
 8005278:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800527c:	2320      	movs	r3, #32
 800527e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8005282:	2301      	movs	r3, #1
 8005284:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8005288:	2300      	movs	r3, #0
 800528a:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800528e:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8005292:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005294:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005298:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800529a:	2300      	movs	r3, #0
 800529c:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80052a0:	2302      	movs	r3, #2
 80052a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80052a6:	2300      	movs	r3, #0
 80052a8:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80052ac:	2300      	movs	r3, #0
 80052ae:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80052b2:	2300      	movs	r3, #0
 80052b4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80052b8:	2301      	movs	r3, #1
 80052ba:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80052be:	2300      	movs	r3, #0
 80052c0:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80052c2:	2301      	movs	r3, #1
 80052c4:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80052c8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80052cc:	4619      	mov	r1, r3
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f7ff fde6 	bl	8004ea0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80052d4:	2301      	movs	r3, #1
 80052d6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80052d8:	2301      	movs	r3, #1
 80052da:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80052dc:	2300      	movs	r3, #0
 80052de:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 80052e0:	2300      	movs	r3, #0
 80052e2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 80052e6:	2300      	movs	r3, #0
 80052e8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 80052ea:	2300      	movs	r3, #0
 80052ec:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80052ee:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80052f2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 80052f4:	2300      	movs	r3, #0
 80052f6:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80052f8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80052fc:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 80052fe:	2300      	movs	r3, #0
 8005300:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8005304:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8005308:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800530a:	f107 0308 	add.w	r3, r7, #8
 800530e:	4619      	mov	r1, r3
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f7ff fee1 	bl	80050d8 <ETH_SetDMAConfig>
}
 8005316:	bf00      	nop
 8005318:	3790      	adds	r7, #144	@ 0x90
 800531a:	46bd      	mov	sp, r7
 800531c:	bd80      	pop	{r7, pc}

0800531e <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800531e:	b480      	push	{r7}
 8005320:	b085      	sub	sp, #20
 8005322:	af00      	add	r7, sp, #0
 8005324:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005326:	2300      	movs	r3, #0
 8005328:	60fb      	str	r3, [r7, #12]
 800532a:	e01d      	b.n	8005368 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	68d9      	ldr	r1, [r3, #12]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	4613      	mov	r3, r2
 8005334:	005b      	lsls	r3, r3, #1
 8005336:	4413      	add	r3, r2
 8005338:	00db      	lsls	r3, r3, #3
 800533a:	440b      	add	r3, r1
 800533c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	2200      	movs	r2, #0
 8005342:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	2200      	movs	r2, #0
 8005348:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	2200      	movs	r2, #0
 800534e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	2200      	movs	r2, #0
 8005354:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8005356:	68b9      	ldr	r1, [r7, #8]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	3206      	adds	r2, #6
 800535e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	3301      	adds	r3, #1
 8005366:	60fb      	str	r3, [r7, #12]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2b03      	cmp	r3, #3
 800536c:	d9de      	bls.n	800532c <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800537c:	461a      	mov	r2, r3
 800537e:	2303      	movs	r3, #3
 8005380:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68da      	ldr	r2, [r3, #12]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005390:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68da      	ldr	r2, [r3, #12]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053a0:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 80053a4:	bf00      	nop
 80053a6:	3714      	adds	r7, #20
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b085      	sub	sp, #20
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80053b8:	2300      	movs	r3, #0
 80053ba:	60fb      	str	r3, [r7, #12]
 80053bc:	e023      	b.n	8005406 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6919      	ldr	r1, [r3, #16]
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	4613      	mov	r3, r2
 80053c6:	005b      	lsls	r3, r3, #1
 80053c8:	4413      	add	r3, r2
 80053ca:	00db      	lsls	r3, r3, #3
 80053cc:	440b      	add	r3, r1
 80053ce:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2200      	movs	r2, #0
 80053d4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	2200      	movs	r2, #0
 80053da:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	2200      	movs	r2, #0
 80053e0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	2200      	movs	r2, #0
 80053e6:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	2200      	movs	r2, #0
 80053ec:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	2200      	movs	r2, #0
 80053f2:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80053f4:	68b9      	ldr	r1, [r7, #8]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	68fa      	ldr	r2, [r7, #12]
 80053fa:	3212      	adds	r2, #18
 80053fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	3301      	adds	r3, #1
 8005404:	60fb      	str	r3, [r7, #12]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2b03      	cmp	r3, #3
 800540a:	d9d8      	bls.n	80053be <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005432:	461a      	mov	r2, r3
 8005434:	2303      	movs	r3, #3
 8005436:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	691a      	ldr	r2, [r3, #16]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005446:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800545a:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 800545e:	bf00      	nop
 8005460:	3714      	adds	r7, #20
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr
	...

0800546c <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 800546c:	b480      	push	{r7}
 800546e:	b091      	sub	sp, #68	@ 0x44
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	60b9      	str	r1, [r7, #8]
 8005476:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	3318      	adds	r3, #24
 800547c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800547e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005480:	691b      	ldr	r3, [r3, #16]
 8005482:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005486:	691b      	ldr	r3, [r3, #16]
 8005488:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 800548a:	2300      	movs	r3, #0
 800548c:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800548e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005490:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005496:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800549e:	2300      	movs	r3, #0
 80054a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80054a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054a4:	68db      	ldr	r3, [r3, #12]
 80054a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054ae:	d007      	beq.n	80054c0 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80054b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054b4:	3304      	adds	r3, #4
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d001      	beq.n	80054c4 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80054c0:	2302      	movs	r3, #2
 80054c2:	e266      	b.n	8005992 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 0304 	and.w	r3, r3, #4
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d044      	beq.n	800555a <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80054d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d2:	68da      	ldr	r2, [r3, #12]
 80054d4:	4b75      	ldr	r3, [pc, #468]	@ (80056ac <ETH_Prepare_Tx_Descriptors+0x240>)
 80054d6:	4013      	ands	r3, r2
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80054dc:	431a      	orrs	r2, r3
 80054de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e0:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 80054e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80054ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ec:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80054fc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f003 0308 	and.w	r3, r3, #8
 8005506:	2b00      	cmp	r3, #0
 8005508:	d027      	beq.n	800555a <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 800550a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	b29a      	uxth	r2, r3
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005514:	041b      	lsls	r3, r3, #16
 8005516:	431a      	orrs	r2, r3
 8005518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551a:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 800551c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005526:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8005528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005534:	431a      	orrs	r2, r3
 8005536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005538:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005548:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8005558:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0310 	and.w	r3, r3, #16
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00e      	beq.n	8005584 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8005566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005568:	689a      	ldr	r2, [r3, #8]
 800556a:	4b51      	ldr	r3, [pc, #324]	@ (80056b0 <ETH_Prepare_Tx_Descriptors+0x244>)
 800556c:	4013      	ands	r3, r2
 800556e:	68ba      	ldr	r2, [r7, #8]
 8005570:	6992      	ldr	r2, [r2, #24]
 8005572:	431a      	orrs	r2, r3
 8005574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005576:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8005578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8005580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005582:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0304 	and.w	r3, r3, #4
 800558c:	2b00      	cmp	r3, #0
 800558e:	d105      	bne.n	800559c <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0310 	and.w	r3, r3, #16
 8005598:	2b00      	cmp	r3, #0
 800559a:	d036      	beq.n	800560a <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 800559c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80055a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80055a8:	f3bf 8f5f 	dmb	sy
}
 80055ac:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80055ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80055b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b8:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 80055ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055bc:	3301      	adds	r3, #1
 80055be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80055c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c2:	2b03      	cmp	r3, #3
 80055c4:	d902      	bls.n	80055cc <ETH_Prepare_Tx_Descriptors+0x160>
 80055c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c8:	3b04      	subs	r3, #4
 80055ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80055cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80055d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055d4:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 80055d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055d8:	3301      	adds	r3, #1
 80055da:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80055dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80055e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055e8:	d10f      	bne.n	800560a <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 80055ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ec:	6a3a      	ldr	r2, [r7, #32]
 80055ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055f2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 80055f4:	f3bf 8f5f 	dmb	sy
}
 80055f8:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 80055fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005604:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8005606:	2302      	movs	r3, #2
 8005608:	e1c3      	b.n	8005992 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 800560a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800560c:	3301      	adds	r3, #1
 800560e:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8005610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	461a      	mov	r2, r3
 8005616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005618:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 800561a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800561c:	689a      	ldr	r2, [r3, #8]
 800561e:	4b24      	ldr	r3, [pc, #144]	@ (80056b0 <ETH_Prepare_Tx_Descriptors+0x244>)
 8005620:	4013      	ands	r3, r2
 8005622:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005624:	6852      	ldr	r2, [r2, #4]
 8005626:	431a      	orrs	r2, r3
 8005628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562a:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 800562c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d012      	beq.n	800565a <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 8005634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 800563a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	461a      	mov	r2, r3
 8005640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005642:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8005644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005646:	689a      	ldr	r2, [r3, #8]
 8005648:	4b1a      	ldr	r3, [pc, #104]	@ (80056b4 <ETH_Prepare_Tx_Descriptors+0x248>)
 800564a:	4013      	ands	r3, r2
 800564c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800564e:	6852      	ldr	r2, [r2, #4]
 8005650:	0412      	lsls	r2, r2, #16
 8005652:	431a      	orrs	r2, r3
 8005654:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005656:	609a      	str	r2, [r3, #8]
 8005658:	e008      	b.n	800566c <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800565a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800565c:	2200      	movs	r2, #0
 800565e:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8005660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	4b13      	ldr	r3, [pc, #76]	@ (80056b4 <ETH_Prepare_Tx_Descriptors+0x248>)
 8005666:	4013      	ands	r3, r2
 8005668:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800566a:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0310 	and.w	r3, r3, #16
 8005674:	2b00      	cmp	r3, #0
 8005676:	d021      	beq.n	80056bc <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8005678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	6a1b      	ldr	r3, [r3, #32]
 8005684:	04db      	lsls	r3, r3, #19
 8005686:	431a      	orrs	r2, r3
 8005688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800568a:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800568c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800568e:	68da      	ldr	r2, [r3, #12]
 8005690:	4b09      	ldr	r3, [pc, #36]	@ (80056b8 <ETH_Prepare_Tx_Descriptors+0x24c>)
 8005692:	4013      	ands	r3, r2
 8005694:	68ba      	ldr	r2, [r7, #8]
 8005696:	69d2      	ldr	r2, [r2, #28]
 8005698:	431a      	orrs	r2, r3
 800569a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800569c:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800569e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80056a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a8:	60da      	str	r2, [r3, #12]
 80056aa:	e02e      	b.n	800570a <ETH_Prepare_Tx_Descriptors+0x29e>
 80056ac:	ffff0000 	.word	0xffff0000
 80056b0:	ffffc000 	.word	0xffffc000
 80056b4:	c000ffff 	.word	0xc000ffff
 80056b8:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80056bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056be:	68da      	ldr	r2, [r3, #12]
 80056c0:	4b7b      	ldr	r3, [pc, #492]	@ (80058b0 <ETH_Prepare_Tx_Descriptors+0x444>)
 80056c2:	4013      	ands	r3, r2
 80056c4:	68ba      	ldr	r2, [r7, #8]
 80056c6:	6852      	ldr	r2, [r2, #4]
 80056c8:	431a      	orrs	r2, r3
 80056ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056cc:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0301 	and.w	r3, r3, #1
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d008      	beq.n	80056ec <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80056da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	431a      	orrs	r2, r3
 80056e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056ea:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 0320 	and.w	r3, r3, #32
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d008      	beq.n	800570a <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 80056f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	431a      	orrs	r2, r3
 8005706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005708:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0304 	and.w	r3, r3, #4
 8005712:	2b00      	cmp	r3, #0
 8005714:	d008      	beq.n	8005728 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8005716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005718:	689b      	ldr	r3, [r3, #8]
 800571a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005722:	431a      	orrs	r2, r3
 8005724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005726:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8005728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800572a:	68db      	ldr	r3, [r3, #12]
 800572c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005732:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8005734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800573c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800573e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8005740:	f3bf 8f5f 	dmb	sy
}
 8005744:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8005746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800574e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005750:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b00      	cmp	r3, #0
 800575c:	f000 80da 	beq.w	8005914 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8005760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	431a      	orrs	r2, r3
 800576e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005770:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8005772:	e0cf      	b.n	8005914 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8005774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800577c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800577e:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005782:	3301      	adds	r3, #1
 8005784:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005788:	2b03      	cmp	r3, #3
 800578a:	d902      	bls.n	8005792 <ETH_Prepare_Tx_Descriptors+0x326>
 800578c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800578e:	3b04      	subs	r3, #4
 8005790:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005794:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800579a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800579c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80057a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057a6:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 80057a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057b4:	d007      	beq.n	80057c6 <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80057b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057ba:	3304      	adds	r3, #4
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	4413      	add	r3, r2
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d029      	beq.n	800581a <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 80057c6:	6a3b      	ldr	r3, [r7, #32]
 80057c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80057ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80057ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057d2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80057d4:	2300      	movs	r3, #0
 80057d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80057d8:	e019      	b.n	800580e <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 80057da:	f3bf 8f5f 	dmb	sy
}
 80057de:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80057e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80057e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ea:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80057ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057ee:	3301      	adds	r3, #1
 80057f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057f4:	2b03      	cmp	r3, #3
 80057f6:	d902      	bls.n	80057fe <ETH_Prepare_Tx_Descriptors+0x392>
 80057f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057fa:	3b04      	subs	r3, #4
 80057fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80057fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005800:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005806:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8005808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800580a:	3301      	adds	r3, #1
 800580c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800580e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005812:	429a      	cmp	r2, r3
 8005814:	d3e1      	bcc.n	80057da <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 8005816:	2302      	movs	r3, #2
 8005818:	e0bb      	b.n	8005992 <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 800581a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800581c:	3301      	adds	r3, #1
 800581e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8005826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	461a      	mov	r2, r3
 800582c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582e:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8005830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005832:	689a      	ldr	r2, [r3, #8]
 8005834:	4b1f      	ldr	r3, [pc, #124]	@ (80058b4 <ETH_Prepare_Tx_Descriptors+0x448>)
 8005836:	4013      	ands	r3, r2
 8005838:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800583a:	6852      	ldr	r2, [r2, #4]
 800583c:	431a      	orrs	r2, r3
 800583e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005840:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8005842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d012      	beq.n	8005870 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 800584a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8005850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	461a      	mov	r2, r3
 8005856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005858:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 800585a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800585c:	689a      	ldr	r2, [r3, #8]
 800585e:	4b16      	ldr	r3, [pc, #88]	@ (80058b8 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8005860:	4013      	ands	r3, r2
 8005862:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005864:	6852      	ldr	r2, [r2, #4]
 8005866:	0412      	lsls	r2, r2, #16
 8005868:	431a      	orrs	r2, r3
 800586a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586c:	609a      	str	r2, [r3, #8]
 800586e:	e008      	b.n	8005882 <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8005870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005872:	2200      	movs	r2, #0
 8005874:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8005876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005878:	689a      	ldr	r2, [r3, #8]
 800587a:	4b0f      	ldr	r3, [pc, #60]	@ (80058b8 <ETH_Prepare_Tx_Descriptors+0x44c>)
 800587c:	4013      	ands	r3, r2
 800587e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005880:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0310 	and.w	r3, r3, #16
 800588a:	2b00      	cmp	r3, #0
 800588c:	d018      	beq.n	80058c0 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800588e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005890:	68da      	ldr	r2, [r3, #12]
 8005892:	4b0a      	ldr	r3, [pc, #40]	@ (80058bc <ETH_Prepare_Tx_Descriptors+0x450>)
 8005894:	4013      	ands	r3, r2
 8005896:	68ba      	ldr	r2, [r7, #8]
 8005898:	69d2      	ldr	r2, [r2, #28]
 800589a:	431a      	orrs	r2, r3
 800589c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800589e:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 80058a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a2:	68db      	ldr	r3, [r3, #12]
 80058a4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80058a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058aa:	60da      	str	r2, [r3, #12]
 80058ac:	e020      	b.n	80058f0 <ETH_Prepare_Tx_Descriptors+0x484>
 80058ae:	bf00      	nop
 80058b0:	ffff8000 	.word	0xffff8000
 80058b4:	ffffc000 	.word	0xffffc000
 80058b8:	c000ffff 	.word	0xc000ffff
 80058bc:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 80058c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058c2:	68da      	ldr	r2, [r3, #12]
 80058c4:	4b36      	ldr	r3, [pc, #216]	@ (80059a0 <ETH_Prepare_Tx_Descriptors+0x534>)
 80058c6:	4013      	ands	r3, r2
 80058c8:	68ba      	ldr	r2, [r7, #8]
 80058ca:	6852      	ldr	r2, [r2, #4]
 80058cc:	431a      	orrs	r2, r3
 80058ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d0:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d008      	beq.n	80058f0 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 80058de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	695b      	ldr	r3, [r3, #20]
 80058ea:	431a      	orrs	r2, r3
 80058ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ee:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 80058f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f2:	3301      	adds	r3, #1
 80058f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 80058f6:	f3bf 8f5f 	dmb	sy
}
 80058fa:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80058fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005906:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8005908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005912:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8005914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	2b00      	cmp	r3, #0
 800591a:	f47f af2b 	bne.w	8005774 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d006      	beq.n	8005932 <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8005924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800592c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800592e:	609a      	str	r2, [r3, #8]
 8005930:	e005      	b.n	800593e <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8005932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800593a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800593c:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 800593e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005948:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 800594a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800594e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005952:	3304      	adds	r3, #4
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	440b      	add	r3, r1
 8005958:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 800595a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800595e:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005960:	f3ef 8310 	mrs	r3, PRIMASK
 8005964:	61bb      	str	r3, [r7, #24]
  return(result);
 8005966:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8005968:	61fb      	str	r3, [r7, #28]
 800596a:	2301      	movs	r3, #1
 800596c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f383 8810 	msr	PRIMASK, r3
}
 8005974:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8005976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005978:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800597a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800597c:	4413      	add	r3, r2
 800597e:	1c5a      	adds	r2, r3, #1
 8005980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005982:	629a      	str	r2, [r3, #40]	@ 0x28
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	f383 8810 	msr	PRIMASK, r3
}
 800598e:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3744      	adds	r7, #68	@ 0x44
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr
 800599e:	bf00      	nop
 80059a0:	ffff8000 	.word	0xffff8000

080059a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b089      	sub	sp, #36	@ 0x24
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80059ae:	2300      	movs	r3, #0
 80059b0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80059b2:	4b86      	ldr	r3, [pc, #536]	@ (8005bcc <HAL_GPIO_Init+0x228>)
 80059b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80059b6:	e18c      	b.n	8005cd2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	2101      	movs	r1, #1
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	fa01 f303 	lsl.w	r3, r1, r3
 80059c4:	4013      	ands	r3, r2
 80059c6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 817e 	beq.w	8005ccc <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	f003 0303 	and.w	r3, r3, #3
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d005      	beq.n	80059e8 <HAL_GPIO_Init+0x44>
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	f003 0303 	and.w	r3, r3, #3
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d130      	bne.n	8005a4a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	005b      	lsls	r3, r3, #1
 80059f2:	2203      	movs	r2, #3
 80059f4:	fa02 f303 	lsl.w	r3, r2, r3
 80059f8:	43db      	mvns	r3, r3
 80059fa:	69ba      	ldr	r2, [r7, #24]
 80059fc:	4013      	ands	r3, r2
 80059fe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	68da      	ldr	r2, [r3, #12]
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	005b      	lsls	r3, r3, #1
 8005a08:	fa02 f303 	lsl.w	r3, r2, r3
 8005a0c:	69ba      	ldr	r2, [r7, #24]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	69ba      	ldr	r2, [r7, #24]
 8005a16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005a1e:	2201      	movs	r2, #1
 8005a20:	69fb      	ldr	r3, [r7, #28]
 8005a22:	fa02 f303 	lsl.w	r3, r2, r3
 8005a26:	43db      	mvns	r3, r3
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	091b      	lsrs	r3, r3, #4
 8005a34:	f003 0201 	and.w	r2, r3, #1
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a3e:	69ba      	ldr	r2, [r7, #24]
 8005a40:	4313      	orrs	r3, r2
 8005a42:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	69ba      	ldr	r2, [r7, #24]
 8005a48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f003 0303 	and.w	r3, r3, #3
 8005a52:	2b03      	cmp	r3, #3
 8005a54:	d017      	beq.n	8005a86 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	005b      	lsls	r3, r3, #1
 8005a60:	2203      	movs	r2, #3
 8005a62:	fa02 f303 	lsl.w	r3, r2, r3
 8005a66:	43db      	mvns	r3, r3
 8005a68:	69ba      	ldr	r2, [r7, #24]
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	689a      	ldr	r2, [r3, #8]
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	005b      	lsls	r3, r3, #1
 8005a76:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7a:	69ba      	ldr	r2, [r7, #24]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	69ba      	ldr	r2, [r7, #24]
 8005a84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	f003 0303 	and.w	r3, r3, #3
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d123      	bne.n	8005ada <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	08da      	lsrs	r2, r3, #3
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	3208      	adds	r2, #8
 8005a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	f003 0307 	and.w	r3, r3, #7
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	220f      	movs	r2, #15
 8005aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8005aae:	43db      	mvns	r3, r3
 8005ab0:	69ba      	ldr	r2, [r7, #24]
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	691a      	ldr	r2, [r3, #16]
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	f003 0307 	and.w	r3, r3, #7
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	08da      	lsrs	r2, r3, #3
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	3208      	adds	r2, #8
 8005ad4:	69b9      	ldr	r1, [r7, #24]
 8005ad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	005b      	lsls	r3, r3, #1
 8005ae4:	2203      	movs	r2, #3
 8005ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8005aea:	43db      	mvns	r3, r3
 8005aec:	69ba      	ldr	r2, [r7, #24]
 8005aee:	4013      	ands	r3, r2
 8005af0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f003 0203 	and.w	r2, r3, #3
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	005b      	lsls	r3, r3, #1
 8005afe:	fa02 f303 	lsl.w	r3, r2, r3
 8005b02:	69ba      	ldr	r2, [r7, #24]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	69ba      	ldr	r2, [r7, #24]
 8005b0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	f000 80d8 	beq.w	8005ccc <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b1c:	4b2c      	ldr	r3, [pc, #176]	@ (8005bd0 <HAL_GPIO_Init+0x22c>)
 8005b1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005b22:	4a2b      	ldr	r2, [pc, #172]	@ (8005bd0 <HAL_GPIO_Init+0x22c>)
 8005b24:	f043 0302 	orr.w	r3, r3, #2
 8005b28:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005b2c:	4b28      	ldr	r3, [pc, #160]	@ (8005bd0 <HAL_GPIO_Init+0x22c>)
 8005b2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	60fb      	str	r3, [r7, #12]
 8005b38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005b3a:	4a26      	ldr	r2, [pc, #152]	@ (8005bd4 <HAL_GPIO_Init+0x230>)
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	089b      	lsrs	r3, r3, #2
 8005b40:	3302      	adds	r3, #2
 8005b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005b48:	69fb      	ldr	r3, [r7, #28]
 8005b4a:	f003 0303 	and.w	r3, r3, #3
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	220f      	movs	r2, #15
 8005b52:	fa02 f303 	lsl.w	r3, r2, r3
 8005b56:	43db      	mvns	r3, r3
 8005b58:	69ba      	ldr	r2, [r7, #24]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a1d      	ldr	r2, [pc, #116]	@ (8005bd8 <HAL_GPIO_Init+0x234>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d04a      	beq.n	8005bfc <HAL_GPIO_Init+0x258>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a1c      	ldr	r2, [pc, #112]	@ (8005bdc <HAL_GPIO_Init+0x238>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d02b      	beq.n	8005bc6 <HAL_GPIO_Init+0x222>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a1b      	ldr	r2, [pc, #108]	@ (8005be0 <HAL_GPIO_Init+0x23c>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d025      	beq.n	8005bc2 <HAL_GPIO_Init+0x21e>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a1a      	ldr	r2, [pc, #104]	@ (8005be4 <HAL_GPIO_Init+0x240>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d01f      	beq.n	8005bbe <HAL_GPIO_Init+0x21a>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a19      	ldr	r2, [pc, #100]	@ (8005be8 <HAL_GPIO_Init+0x244>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d019      	beq.n	8005bba <HAL_GPIO_Init+0x216>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a18      	ldr	r2, [pc, #96]	@ (8005bec <HAL_GPIO_Init+0x248>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d013      	beq.n	8005bb6 <HAL_GPIO_Init+0x212>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a17      	ldr	r2, [pc, #92]	@ (8005bf0 <HAL_GPIO_Init+0x24c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d00d      	beq.n	8005bb2 <HAL_GPIO_Init+0x20e>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a16      	ldr	r2, [pc, #88]	@ (8005bf4 <HAL_GPIO_Init+0x250>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d007      	beq.n	8005bae <HAL_GPIO_Init+0x20a>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a15      	ldr	r2, [pc, #84]	@ (8005bf8 <HAL_GPIO_Init+0x254>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d101      	bne.n	8005baa <HAL_GPIO_Init+0x206>
 8005ba6:	2309      	movs	r3, #9
 8005ba8:	e029      	b.n	8005bfe <HAL_GPIO_Init+0x25a>
 8005baa:	230a      	movs	r3, #10
 8005bac:	e027      	b.n	8005bfe <HAL_GPIO_Init+0x25a>
 8005bae:	2307      	movs	r3, #7
 8005bb0:	e025      	b.n	8005bfe <HAL_GPIO_Init+0x25a>
 8005bb2:	2306      	movs	r3, #6
 8005bb4:	e023      	b.n	8005bfe <HAL_GPIO_Init+0x25a>
 8005bb6:	2305      	movs	r3, #5
 8005bb8:	e021      	b.n	8005bfe <HAL_GPIO_Init+0x25a>
 8005bba:	2304      	movs	r3, #4
 8005bbc:	e01f      	b.n	8005bfe <HAL_GPIO_Init+0x25a>
 8005bbe:	2303      	movs	r3, #3
 8005bc0:	e01d      	b.n	8005bfe <HAL_GPIO_Init+0x25a>
 8005bc2:	2302      	movs	r3, #2
 8005bc4:	e01b      	b.n	8005bfe <HAL_GPIO_Init+0x25a>
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e019      	b.n	8005bfe <HAL_GPIO_Init+0x25a>
 8005bca:	bf00      	nop
 8005bcc:	58000080 	.word	0x58000080
 8005bd0:	58024400 	.word	0x58024400
 8005bd4:	58000400 	.word	0x58000400
 8005bd8:	58020000 	.word	0x58020000
 8005bdc:	58020400 	.word	0x58020400
 8005be0:	58020800 	.word	0x58020800
 8005be4:	58020c00 	.word	0x58020c00
 8005be8:	58021000 	.word	0x58021000
 8005bec:	58021400 	.word	0x58021400
 8005bf0:	58021800 	.word	0x58021800
 8005bf4:	58021c00 	.word	0x58021c00
 8005bf8:	58022400 	.word	0x58022400
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	69fa      	ldr	r2, [r7, #28]
 8005c00:	f002 0203 	and.w	r2, r2, #3
 8005c04:	0092      	lsls	r2, r2, #2
 8005c06:	4093      	lsls	r3, r2
 8005c08:	69ba      	ldr	r2, [r7, #24]
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005c0e:	4938      	ldr	r1, [pc, #224]	@ (8005cf0 <HAL_GPIO_Init+0x34c>)
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	089b      	lsrs	r3, r3, #2
 8005c14:	3302      	adds	r3, #2
 8005c16:	69ba      	ldr	r2, [r7, #24]
 8005c18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005c1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005c24:	693b      	ldr	r3, [r7, #16]
 8005c26:	43db      	mvns	r3, r3
 8005c28:	69ba      	ldr	r2, [r7, #24]
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d003      	beq.n	8005c42 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8005c3a:	69ba      	ldr	r2, [r7, #24]
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005c42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005c4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	43db      	mvns	r3, r3
 8005c56:	69ba      	ldr	r2, [r7, #24]
 8005c58:	4013      	ands	r3, r2
 8005c5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d003      	beq.n	8005c70 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8005c68:	69ba      	ldr	r2, [r7, #24]
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005c70:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	43db      	mvns	r3, r3
 8005c82:	69ba      	ldr	r2, [r7, #24]
 8005c84:	4013      	ands	r3, r2
 8005c86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d003      	beq.n	8005c9c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8005c94:	69ba      	ldr	r2, [r7, #24]
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	69ba      	ldr	r2, [r7, #24]
 8005ca0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	43db      	mvns	r3, r3
 8005cac:	69ba      	ldr	r2, [r7, #24]
 8005cae:	4013      	ands	r3, r2
 8005cb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d003      	beq.n	8005cc6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8005cbe:	69ba      	ldr	r2, [r7, #24]
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	69ba      	ldr	r2, [r7, #24]
 8005cca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	3301      	adds	r3, #1
 8005cd0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	f47f ae6b 	bne.w	80059b8 <HAL_GPIO_Init+0x14>
  }
}
 8005ce2:	bf00      	nop
 8005ce4:	bf00      	nop
 8005ce6:	3724      	adds	r7, #36	@ 0x24
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr
 8005cf0:	58000400 	.word	0x58000400

08005cf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
 8005cfc:	460b      	mov	r3, r1
 8005cfe:	807b      	strh	r3, [r7, #2]
 8005d00:	4613      	mov	r3, r2
 8005d02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005d04:	787b      	ldrb	r3, [r7, #1]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d003      	beq.n	8005d12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005d0a:	887a      	ldrh	r2, [r7, #2]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005d10:	e003      	b.n	8005d1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005d12:	887b      	ldrh	r3, [r7, #2]
 8005d14:	041a      	lsls	r2, r3, #16
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	619a      	str	r2, [r3, #24]
}
 8005d1a:	bf00      	nop
 8005d1c:	370c      	adds	r7, #12
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr

08005d26 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005d26:	b580      	push	{r7, lr}
 8005d28:	b082      	sub	sp, #8
 8005d2a:	af00      	add	r7, sp, #0
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8005d30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d34:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005d38:	88fb      	ldrh	r3, [r7, #6]
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d008      	beq.n	8005d52 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005d40:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005d44:	88fb      	ldrh	r3, [r7, #6]
 8005d46:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005d4a:	88fb      	ldrh	r3, [r7, #6]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7fa ff5f 	bl	8000c10 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8005d52:	bf00      	nop
 8005d54:	3708      	adds	r7, #8
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
	...

08005d5c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005d64:	4b19      	ldr	r3, [pc, #100]	@ (8005dcc <HAL_PWREx_ConfigSupply+0x70>)
 8005d66:	68db      	ldr	r3, [r3, #12]
 8005d68:	f003 0304 	and.w	r3, r3, #4
 8005d6c:	2b04      	cmp	r3, #4
 8005d6e:	d00a      	beq.n	8005d86 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005d70:	4b16      	ldr	r3, [pc, #88]	@ (8005dcc <HAL_PWREx_ConfigSupply+0x70>)
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	f003 0307 	and.w	r3, r3, #7
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d001      	beq.n	8005d82 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e01f      	b.n	8005dc2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005d82:	2300      	movs	r3, #0
 8005d84:	e01d      	b.n	8005dc2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005d86:	4b11      	ldr	r3, [pc, #68]	@ (8005dcc <HAL_PWREx_ConfigSupply+0x70>)
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	f023 0207 	bic.w	r2, r3, #7
 8005d8e:	490f      	ldr	r1, [pc, #60]	@ (8005dcc <HAL_PWREx_ConfigSupply+0x70>)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005d96:	f7fb fffd 	bl	8001d94 <HAL_GetTick>
 8005d9a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005d9c:	e009      	b.n	8005db2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005d9e:	f7fb fff9 	bl	8001d94 <HAL_GetTick>
 8005da2:	4602      	mov	r2, r0
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	1ad3      	subs	r3, r2, r3
 8005da8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005dac:	d901      	bls.n	8005db2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e007      	b.n	8005dc2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005db2:	4b06      	ldr	r3, [pc, #24]	@ (8005dcc <HAL_PWREx_ConfigSupply+0x70>)
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005dba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dbe:	d1ee      	bne.n	8005d9e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3710      	adds	r7, #16
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	58024800 	.word	0x58024800

08005dd0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b08c      	sub	sp, #48	@ 0x30
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d101      	bne.n	8005de2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e3c8      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 0301 	and.w	r3, r3, #1
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	f000 8087 	beq.w	8005efe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005df0:	4b88      	ldr	r3, [pc, #544]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005dfa:	4b86      	ldr	r3, [pc, #536]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e02:	2b10      	cmp	r3, #16
 8005e04:	d007      	beq.n	8005e16 <HAL_RCC_OscConfig+0x46>
 8005e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e08:	2b18      	cmp	r3, #24
 8005e0a:	d110      	bne.n	8005e2e <HAL_RCC_OscConfig+0x5e>
 8005e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e0e:	f003 0303 	and.w	r3, r3, #3
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d10b      	bne.n	8005e2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e16:	4b7f      	ldr	r3, [pc, #508]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d06c      	beq.n	8005efc <HAL_RCC_OscConfig+0x12c>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d168      	bne.n	8005efc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e3a2      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e36:	d106      	bne.n	8005e46 <HAL_RCC_OscConfig+0x76>
 8005e38:	4b76      	ldr	r3, [pc, #472]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a75      	ldr	r2, [pc, #468]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e42:	6013      	str	r3, [r2, #0]
 8005e44:	e02e      	b.n	8005ea4 <HAL_RCC_OscConfig+0xd4>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d10c      	bne.n	8005e68 <HAL_RCC_OscConfig+0x98>
 8005e4e:	4b71      	ldr	r3, [pc, #452]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a70      	ldr	r2, [pc, #448]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e58:	6013      	str	r3, [r2, #0]
 8005e5a:	4b6e      	ldr	r3, [pc, #440]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a6d      	ldr	r2, [pc, #436]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e64:	6013      	str	r3, [r2, #0]
 8005e66:	e01d      	b.n	8005ea4 <HAL_RCC_OscConfig+0xd4>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e70:	d10c      	bne.n	8005e8c <HAL_RCC_OscConfig+0xbc>
 8005e72:	4b68      	ldr	r3, [pc, #416]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a67      	ldr	r2, [pc, #412]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e7c:	6013      	str	r3, [r2, #0]
 8005e7e:	4b65      	ldr	r3, [pc, #404]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a64      	ldr	r2, [pc, #400]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e88:	6013      	str	r3, [r2, #0]
 8005e8a:	e00b      	b.n	8005ea4 <HAL_RCC_OscConfig+0xd4>
 8005e8c:	4b61      	ldr	r3, [pc, #388]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a60      	ldr	r2, [pc, #384]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e96:	6013      	str	r3, [r2, #0]
 8005e98:	4b5e      	ldr	r3, [pc, #376]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a5d      	ldr	r2, [pc, #372]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005e9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005ea2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d013      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eac:	f7fb ff72 	bl	8001d94 <HAL_GetTick>
 8005eb0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005eb2:	e008      	b.n	8005ec6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005eb4:	f7fb ff6e 	bl	8001d94 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b64      	cmp	r3, #100	@ 0x64
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e356      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005ec6:	4b53      	ldr	r3, [pc, #332]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d0f0      	beq.n	8005eb4 <HAL_RCC_OscConfig+0xe4>
 8005ed2:	e014      	b.n	8005efe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ed4:	f7fb ff5e 	bl	8001d94 <HAL_GetTick>
 8005ed8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005eda:	e008      	b.n	8005eee <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005edc:	f7fb ff5a 	bl	8001d94 <HAL_GetTick>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	2b64      	cmp	r3, #100	@ 0x64
 8005ee8:	d901      	bls.n	8005eee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e342      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005eee:	4b49      	ldr	r3, [pc, #292]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1f0      	bne.n	8005edc <HAL_RCC_OscConfig+0x10c>
 8005efa:	e000      	b.n	8005efe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005efc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0302 	and.w	r3, r3, #2
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	f000 808c 	beq.w	8006024 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f0c:	4b41      	ldr	r3, [pc, #260]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f14:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005f16:	4b3f      	ldr	r3, [pc, #252]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f1a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005f1c:	6a3b      	ldr	r3, [r7, #32]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d007      	beq.n	8005f32 <HAL_RCC_OscConfig+0x162>
 8005f22:	6a3b      	ldr	r3, [r7, #32]
 8005f24:	2b18      	cmp	r3, #24
 8005f26:	d137      	bne.n	8005f98 <HAL_RCC_OscConfig+0x1c8>
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	f003 0303 	and.w	r3, r3, #3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d132      	bne.n	8005f98 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f32:	4b38      	ldr	r3, [pc, #224]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0304 	and.w	r3, r3, #4
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d005      	beq.n	8005f4a <HAL_RCC_OscConfig+0x17a>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e314      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005f4a:	4b32      	ldr	r3, [pc, #200]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f023 0219 	bic.w	r2, r3, #25
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	492f      	ldr	r1, [pc, #188]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f5c:	f7fb ff1a 	bl	8001d94 <HAL_GetTick>
 8005f60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f62:	e008      	b.n	8005f76 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f64:	f7fb ff16 	bl	8001d94 <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d901      	bls.n	8005f76 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	e2fe      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f76:	4b27      	ldr	r3, [pc, #156]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 0304 	and.w	r3, r3, #4
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d0f0      	beq.n	8005f64 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f82:	4b24      	ldr	r3, [pc, #144]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	061b      	lsls	r3, r3, #24
 8005f90:	4920      	ldr	r1, [pc, #128]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005f92:	4313      	orrs	r3, r2
 8005f94:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f96:	e045      	b.n	8006024 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	68db      	ldr	r3, [r3, #12]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d026      	beq.n	8005fee <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005fa0:	4b1c      	ldr	r3, [pc, #112]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f023 0219 	bic.w	r2, r3, #25
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	4919      	ldr	r1, [pc, #100]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fb2:	f7fb feef 	bl	8001d94 <HAL_GetTick>
 8005fb6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005fb8:	e008      	b.n	8005fcc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005fba:	f7fb feeb 	bl	8001d94 <HAL_GetTick>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	d901      	bls.n	8005fcc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005fc8:	2303      	movs	r3, #3
 8005fca:	e2d3      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005fcc:	4b11      	ldr	r3, [pc, #68]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 0304 	and.w	r3, r3, #4
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d0f0      	beq.n	8005fba <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	061b      	lsls	r3, r3, #24
 8005fe6:	490b      	ldr	r1, [pc, #44]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	604b      	str	r3, [r1, #4]
 8005fec:	e01a      	b.n	8006024 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005fee:	4b09      	ldr	r3, [pc, #36]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a08      	ldr	r2, [pc, #32]	@ (8006014 <HAL_RCC_OscConfig+0x244>)
 8005ff4:	f023 0301 	bic.w	r3, r3, #1
 8005ff8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ffa:	f7fb fecb 	bl	8001d94 <HAL_GetTick>
 8005ffe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006000:	e00a      	b.n	8006018 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006002:	f7fb fec7 	bl	8001d94 <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	2b02      	cmp	r3, #2
 800600e:	d903      	bls.n	8006018 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	e2af      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
 8006014:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006018:	4b96      	ldr	r3, [pc, #600]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0304 	and.w	r3, r3, #4
 8006020:	2b00      	cmp	r3, #0
 8006022:	d1ee      	bne.n	8006002 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0310 	and.w	r3, r3, #16
 800602c:	2b00      	cmp	r3, #0
 800602e:	d06a      	beq.n	8006106 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006030:	4b90      	ldr	r3, [pc, #576]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006032:	691b      	ldr	r3, [r3, #16]
 8006034:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006038:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800603a:	4b8e      	ldr	r3, [pc, #568]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 800603c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800603e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006040:	69bb      	ldr	r3, [r7, #24]
 8006042:	2b08      	cmp	r3, #8
 8006044:	d007      	beq.n	8006056 <HAL_RCC_OscConfig+0x286>
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	2b18      	cmp	r3, #24
 800604a:	d11b      	bne.n	8006084 <HAL_RCC_OscConfig+0x2b4>
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	f003 0303 	and.w	r3, r3, #3
 8006052:	2b01      	cmp	r3, #1
 8006054:	d116      	bne.n	8006084 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006056:	4b87      	ldr	r3, [pc, #540]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800605e:	2b00      	cmp	r3, #0
 8006060:	d005      	beq.n	800606e <HAL_RCC_OscConfig+0x29e>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	69db      	ldr	r3, [r3, #28]
 8006066:	2b80      	cmp	r3, #128	@ 0x80
 8006068:	d001      	beq.n	800606e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800606a:	2301      	movs	r3, #1
 800606c:	e282      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800606e:	4b81      	ldr	r3, [pc, #516]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006070:	68db      	ldr	r3, [r3, #12]
 8006072:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a1b      	ldr	r3, [r3, #32]
 800607a:	061b      	lsls	r3, r3, #24
 800607c:	497d      	ldr	r1, [pc, #500]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 800607e:	4313      	orrs	r3, r2
 8006080:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006082:	e040      	b.n	8006106 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	69db      	ldr	r3, [r3, #28]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d023      	beq.n	80060d4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800608c:	4b79      	ldr	r3, [pc, #484]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a78      	ldr	r2, [pc, #480]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006092:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006096:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006098:	f7fb fe7c 	bl	8001d94 <HAL_GetTick>
 800609c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800609e:	e008      	b.n	80060b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80060a0:	f7fb fe78 	bl	8001d94 <HAL_GetTick>
 80060a4:	4602      	mov	r2, r0
 80060a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	2b02      	cmp	r3, #2
 80060ac:	d901      	bls.n	80060b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e260      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80060b2:	4b70      	ldr	r3, [pc, #448]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d0f0      	beq.n	80060a0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80060be:	4b6d      	ldr	r3, [pc, #436]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	061b      	lsls	r3, r3, #24
 80060cc:	4969      	ldr	r1, [pc, #420]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 80060ce:	4313      	orrs	r3, r2
 80060d0:	60cb      	str	r3, [r1, #12]
 80060d2:	e018      	b.n	8006106 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80060d4:	4b67      	ldr	r3, [pc, #412]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a66      	ldr	r2, [pc, #408]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 80060da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060e0:	f7fb fe58 	bl	8001d94 <HAL_GetTick>
 80060e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80060e6:	e008      	b.n	80060fa <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80060e8:	f7fb fe54 	bl	8001d94 <HAL_GetTick>
 80060ec:	4602      	mov	r2, r0
 80060ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d901      	bls.n	80060fa <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80060f6:	2303      	movs	r3, #3
 80060f8:	e23c      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80060fa:	4b5e      	ldr	r3, [pc, #376]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006102:	2b00      	cmp	r3, #0
 8006104:	d1f0      	bne.n	80060e8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0308 	and.w	r3, r3, #8
 800610e:	2b00      	cmp	r3, #0
 8006110:	d036      	beq.n	8006180 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	695b      	ldr	r3, [r3, #20]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d019      	beq.n	800614e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800611a:	4b56      	ldr	r3, [pc, #344]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 800611c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800611e:	4a55      	ldr	r2, [pc, #340]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006120:	f043 0301 	orr.w	r3, r3, #1
 8006124:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006126:	f7fb fe35 	bl	8001d94 <HAL_GetTick>
 800612a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800612c:	e008      	b.n	8006140 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800612e:	f7fb fe31 	bl	8001d94 <HAL_GetTick>
 8006132:	4602      	mov	r2, r0
 8006134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006136:	1ad3      	subs	r3, r2, r3
 8006138:	2b02      	cmp	r3, #2
 800613a:	d901      	bls.n	8006140 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800613c:	2303      	movs	r3, #3
 800613e:	e219      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006140:	4b4c      	ldr	r3, [pc, #304]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006142:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006144:	f003 0302 	and.w	r3, r3, #2
 8006148:	2b00      	cmp	r3, #0
 800614a:	d0f0      	beq.n	800612e <HAL_RCC_OscConfig+0x35e>
 800614c:	e018      	b.n	8006180 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800614e:	4b49      	ldr	r3, [pc, #292]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006150:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006152:	4a48      	ldr	r2, [pc, #288]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006154:	f023 0301 	bic.w	r3, r3, #1
 8006158:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800615a:	f7fb fe1b 	bl	8001d94 <HAL_GetTick>
 800615e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006160:	e008      	b.n	8006174 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006162:	f7fb fe17 	bl	8001d94 <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	2b02      	cmp	r3, #2
 800616e:	d901      	bls.n	8006174 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e1ff      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006174:	4b3f      	ldr	r3, [pc, #252]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006176:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006178:	f003 0302 	and.w	r3, r3, #2
 800617c:	2b00      	cmp	r3, #0
 800617e:	d1f0      	bne.n	8006162 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0320 	and.w	r3, r3, #32
 8006188:	2b00      	cmp	r3, #0
 800618a:	d036      	beq.n	80061fa <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d019      	beq.n	80061c8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006194:	4b37      	ldr	r3, [pc, #220]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a36      	ldr	r2, [pc, #216]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 800619a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800619e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80061a0:	f7fb fdf8 	bl	8001d94 <HAL_GetTick>
 80061a4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80061a6:	e008      	b.n	80061ba <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061a8:	f7fb fdf4 	bl	8001d94 <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d901      	bls.n	80061ba <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e1dc      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80061ba:	4b2e      	ldr	r3, [pc, #184]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d0f0      	beq.n	80061a8 <HAL_RCC_OscConfig+0x3d8>
 80061c6:	e018      	b.n	80061fa <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80061c8:	4b2a      	ldr	r3, [pc, #168]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4a29      	ldr	r2, [pc, #164]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 80061ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061d2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80061d4:	f7fb fdde 	bl	8001d94 <HAL_GetTick>
 80061d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80061da:	e008      	b.n	80061ee <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80061dc:	f7fb fdda 	bl	8001d94 <HAL_GetTick>
 80061e0:	4602      	mov	r2, r0
 80061e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e4:	1ad3      	subs	r3, r2, r3
 80061e6:	2b02      	cmp	r3, #2
 80061e8:	d901      	bls.n	80061ee <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80061ea:	2303      	movs	r3, #3
 80061ec:	e1c2      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80061ee:	4b21      	ldr	r3, [pc, #132]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d1f0      	bne.n	80061dc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0304 	and.w	r3, r3, #4
 8006202:	2b00      	cmp	r3, #0
 8006204:	f000 8086 	beq.w	8006314 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006208:	4b1b      	ldr	r3, [pc, #108]	@ (8006278 <HAL_RCC_OscConfig+0x4a8>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a1a      	ldr	r2, [pc, #104]	@ (8006278 <HAL_RCC_OscConfig+0x4a8>)
 800620e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006212:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006214:	f7fb fdbe 	bl	8001d94 <HAL_GetTick>
 8006218:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800621a:	e008      	b.n	800622e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800621c:	f7fb fdba 	bl	8001d94 <HAL_GetTick>
 8006220:	4602      	mov	r2, r0
 8006222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006224:	1ad3      	subs	r3, r2, r3
 8006226:	2b64      	cmp	r3, #100	@ 0x64
 8006228:	d901      	bls.n	800622e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e1a2      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800622e:	4b12      	ldr	r3, [pc, #72]	@ (8006278 <HAL_RCC_OscConfig+0x4a8>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006236:	2b00      	cmp	r3, #0
 8006238:	d0f0      	beq.n	800621c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	2b01      	cmp	r3, #1
 8006240:	d106      	bne.n	8006250 <HAL_RCC_OscConfig+0x480>
 8006242:	4b0c      	ldr	r3, [pc, #48]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006246:	4a0b      	ldr	r2, [pc, #44]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006248:	f043 0301 	orr.w	r3, r3, #1
 800624c:	6713      	str	r3, [r2, #112]	@ 0x70
 800624e:	e032      	b.n	80062b6 <HAL_RCC_OscConfig+0x4e6>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d111      	bne.n	800627c <HAL_RCC_OscConfig+0x4ac>
 8006258:	4b06      	ldr	r3, [pc, #24]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 800625a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800625c:	4a05      	ldr	r2, [pc, #20]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 800625e:	f023 0301 	bic.w	r3, r3, #1
 8006262:	6713      	str	r3, [r2, #112]	@ 0x70
 8006264:	4b03      	ldr	r3, [pc, #12]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 8006266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006268:	4a02      	ldr	r2, [pc, #8]	@ (8006274 <HAL_RCC_OscConfig+0x4a4>)
 800626a:	f023 0304 	bic.w	r3, r3, #4
 800626e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006270:	e021      	b.n	80062b6 <HAL_RCC_OscConfig+0x4e6>
 8006272:	bf00      	nop
 8006274:	58024400 	.word	0x58024400
 8006278:	58024800 	.word	0x58024800
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	2b05      	cmp	r3, #5
 8006282:	d10c      	bne.n	800629e <HAL_RCC_OscConfig+0x4ce>
 8006284:	4b83      	ldr	r3, [pc, #524]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006288:	4a82      	ldr	r2, [pc, #520]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 800628a:	f043 0304 	orr.w	r3, r3, #4
 800628e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006290:	4b80      	ldr	r3, [pc, #512]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006292:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006294:	4a7f      	ldr	r2, [pc, #508]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006296:	f043 0301 	orr.w	r3, r3, #1
 800629a:	6713      	str	r3, [r2, #112]	@ 0x70
 800629c:	e00b      	b.n	80062b6 <HAL_RCC_OscConfig+0x4e6>
 800629e:	4b7d      	ldr	r3, [pc, #500]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80062a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062a2:	4a7c      	ldr	r2, [pc, #496]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80062a4:	f023 0301 	bic.w	r3, r3, #1
 80062a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80062aa:	4b7a      	ldr	r3, [pc, #488]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80062ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062ae:	4a79      	ldr	r2, [pc, #484]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80062b0:	f023 0304 	bic.w	r3, r3, #4
 80062b4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d015      	beq.n	80062ea <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062be:	f7fb fd69 	bl	8001d94 <HAL_GetTick>
 80062c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062c4:	e00a      	b.n	80062dc <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062c6:	f7fb fd65 	bl	8001d94 <HAL_GetTick>
 80062ca:	4602      	mov	r2, r0
 80062cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ce:	1ad3      	subs	r3, r2, r3
 80062d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d901      	bls.n	80062dc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	e14b      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80062dc:	4b6d      	ldr	r3, [pc, #436]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80062de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062e0:	f003 0302 	and.w	r3, r3, #2
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d0ee      	beq.n	80062c6 <HAL_RCC_OscConfig+0x4f6>
 80062e8:	e014      	b.n	8006314 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062ea:	f7fb fd53 	bl	8001d94 <HAL_GetTick>
 80062ee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80062f0:	e00a      	b.n	8006308 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062f2:	f7fb fd4f 	bl	8001d94 <HAL_GetTick>
 80062f6:	4602      	mov	r2, r0
 80062f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fa:	1ad3      	subs	r3, r2, r3
 80062fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006300:	4293      	cmp	r3, r2
 8006302:	d901      	bls.n	8006308 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8006304:	2303      	movs	r3, #3
 8006306:	e135      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006308:	4b62      	ldr	r3, [pc, #392]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 800630a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800630c:	f003 0302 	and.w	r3, r3, #2
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1ee      	bne.n	80062f2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006318:	2b00      	cmp	r3, #0
 800631a:	f000 812a 	beq.w	8006572 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800631e:	4b5d      	ldr	r3, [pc, #372]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006326:	2b18      	cmp	r3, #24
 8006328:	f000 80ba 	beq.w	80064a0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006330:	2b02      	cmp	r3, #2
 8006332:	f040 8095 	bne.w	8006460 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006336:	4b57      	ldr	r3, [pc, #348]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a56      	ldr	r2, [pc, #344]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 800633c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006340:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006342:	f7fb fd27 	bl	8001d94 <HAL_GetTick>
 8006346:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006348:	e008      	b.n	800635c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800634a:	f7fb fd23 	bl	8001d94 <HAL_GetTick>
 800634e:	4602      	mov	r2, r0
 8006350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006352:	1ad3      	subs	r3, r2, r3
 8006354:	2b02      	cmp	r3, #2
 8006356:	d901      	bls.n	800635c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8006358:	2303      	movs	r3, #3
 800635a:	e10b      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800635c:	4b4d      	ldr	r3, [pc, #308]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d1f0      	bne.n	800634a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006368:	4b4a      	ldr	r3, [pc, #296]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 800636a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800636c:	4b4a      	ldr	r3, [pc, #296]	@ (8006498 <HAL_RCC_OscConfig+0x6c8>)
 800636e:	4013      	ands	r3, r2
 8006370:	687a      	ldr	r2, [r7, #4]
 8006372:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006378:	0112      	lsls	r2, r2, #4
 800637a:	430a      	orrs	r2, r1
 800637c:	4945      	ldr	r1, [pc, #276]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 800637e:	4313      	orrs	r3, r2
 8006380:	628b      	str	r3, [r1, #40]	@ 0x28
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006386:	3b01      	subs	r3, #1
 8006388:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006390:	3b01      	subs	r3, #1
 8006392:	025b      	lsls	r3, r3, #9
 8006394:	b29b      	uxth	r3, r3
 8006396:	431a      	orrs	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800639c:	3b01      	subs	r3, #1
 800639e:	041b      	lsls	r3, r3, #16
 80063a0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80063a4:	431a      	orrs	r2, r3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063aa:	3b01      	subs	r3, #1
 80063ac:	061b      	lsls	r3, r3, #24
 80063ae:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80063b2:	4938      	ldr	r1, [pc, #224]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80063b4:	4313      	orrs	r3, r2
 80063b6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80063b8:	4b36      	ldr	r3, [pc, #216]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80063ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063bc:	4a35      	ldr	r2, [pc, #212]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80063be:	f023 0301 	bic.w	r3, r3, #1
 80063c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80063c4:	4b33      	ldr	r3, [pc, #204]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80063c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063c8:	4b34      	ldr	r3, [pc, #208]	@ (800649c <HAL_RCC_OscConfig+0x6cc>)
 80063ca:	4013      	ands	r3, r2
 80063cc:	687a      	ldr	r2, [r7, #4]
 80063ce:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80063d0:	00d2      	lsls	r2, r2, #3
 80063d2:	4930      	ldr	r1, [pc, #192]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80063d8:	4b2e      	ldr	r3, [pc, #184]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80063da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063dc:	f023 020c 	bic.w	r2, r3, #12
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e4:	492b      	ldr	r1, [pc, #172]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80063e6:	4313      	orrs	r3, r2
 80063e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80063ea:	4b2a      	ldr	r3, [pc, #168]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80063ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063ee:	f023 0202 	bic.w	r2, r3, #2
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063f6:	4927      	ldr	r1, [pc, #156]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80063f8:	4313      	orrs	r3, r2
 80063fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80063fc:	4b25      	ldr	r3, [pc, #148]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 80063fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006400:	4a24      	ldr	r2, [pc, #144]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006402:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006406:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006408:	4b22      	ldr	r3, [pc, #136]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 800640a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800640c:	4a21      	ldr	r2, [pc, #132]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 800640e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006412:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006414:	4b1f      	ldr	r3, [pc, #124]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006418:	4a1e      	ldr	r2, [pc, #120]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 800641a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800641e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006420:	4b1c      	ldr	r3, [pc, #112]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006424:	4a1b      	ldr	r2, [pc, #108]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006426:	f043 0301 	orr.w	r3, r3, #1
 800642a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800642c:	4b19      	ldr	r3, [pc, #100]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a18      	ldr	r2, [pc, #96]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006432:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006436:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006438:	f7fb fcac 	bl	8001d94 <HAL_GetTick>
 800643c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800643e:	e008      	b.n	8006452 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006440:	f7fb fca8 	bl	8001d94 <HAL_GetTick>
 8006444:	4602      	mov	r2, r0
 8006446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006448:	1ad3      	subs	r3, r2, r3
 800644a:	2b02      	cmp	r3, #2
 800644c:	d901      	bls.n	8006452 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e090      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006452:	4b10      	ldr	r3, [pc, #64]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800645a:	2b00      	cmp	r3, #0
 800645c:	d0f0      	beq.n	8006440 <HAL_RCC_OscConfig+0x670>
 800645e:	e088      	b.n	8006572 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006460:	4b0c      	ldr	r3, [pc, #48]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a0b      	ldr	r2, [pc, #44]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006466:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800646a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800646c:	f7fb fc92 	bl	8001d94 <HAL_GetTick>
 8006470:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006472:	e008      	b.n	8006486 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006474:	f7fb fc8e 	bl	8001d94 <HAL_GetTick>
 8006478:	4602      	mov	r2, r0
 800647a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647c:	1ad3      	subs	r3, r2, r3
 800647e:	2b02      	cmp	r3, #2
 8006480:	d901      	bls.n	8006486 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006482:	2303      	movs	r3, #3
 8006484:	e076      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006486:	4b03      	ldr	r3, [pc, #12]	@ (8006494 <HAL_RCC_OscConfig+0x6c4>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1f0      	bne.n	8006474 <HAL_RCC_OscConfig+0x6a4>
 8006492:	e06e      	b.n	8006572 <HAL_RCC_OscConfig+0x7a2>
 8006494:	58024400 	.word	0x58024400
 8006498:	fffffc0c 	.word	0xfffffc0c
 800649c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80064a0:	4b36      	ldr	r3, [pc, #216]	@ (800657c <HAL_RCC_OscConfig+0x7ac>)
 80064a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80064a6:	4b35      	ldr	r3, [pc, #212]	@ (800657c <HAL_RCC_OscConfig+0x7ac>)
 80064a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064aa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d031      	beq.n	8006518 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	f003 0203 	and.w	r2, r3, #3
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80064be:	429a      	cmp	r2, r3
 80064c0:	d12a      	bne.n	8006518 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	091b      	lsrs	r3, r3, #4
 80064c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d122      	bne.n	8006518 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064dc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80064de:	429a      	cmp	r2, r3
 80064e0:	d11a      	bne.n	8006518 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	0a5b      	lsrs	r3, r3, #9
 80064e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064ee:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d111      	bne.n	8006518 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	0c1b      	lsrs	r3, r3, #16
 80064f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006500:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006502:	429a      	cmp	r2, r3
 8006504:	d108      	bne.n	8006518 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	0e1b      	lsrs	r3, r3, #24
 800650a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006512:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006514:	429a      	cmp	r2, r3
 8006516:	d001      	beq.n	800651c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e02b      	b.n	8006574 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800651c:	4b17      	ldr	r3, [pc, #92]	@ (800657c <HAL_RCC_OscConfig+0x7ac>)
 800651e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006520:	08db      	lsrs	r3, r3, #3
 8006522:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006526:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800652c:	693a      	ldr	r2, [r7, #16]
 800652e:	429a      	cmp	r2, r3
 8006530:	d01f      	beq.n	8006572 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006532:	4b12      	ldr	r3, [pc, #72]	@ (800657c <HAL_RCC_OscConfig+0x7ac>)
 8006534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006536:	4a11      	ldr	r2, [pc, #68]	@ (800657c <HAL_RCC_OscConfig+0x7ac>)
 8006538:	f023 0301 	bic.w	r3, r3, #1
 800653c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800653e:	f7fb fc29 	bl	8001d94 <HAL_GetTick>
 8006542:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006544:	bf00      	nop
 8006546:	f7fb fc25 	bl	8001d94 <HAL_GetTick>
 800654a:	4602      	mov	r2, r0
 800654c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654e:	4293      	cmp	r3, r2
 8006550:	d0f9      	beq.n	8006546 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006552:	4b0a      	ldr	r3, [pc, #40]	@ (800657c <HAL_RCC_OscConfig+0x7ac>)
 8006554:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006556:	4b0a      	ldr	r3, [pc, #40]	@ (8006580 <HAL_RCC_OscConfig+0x7b0>)
 8006558:	4013      	ands	r3, r2
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800655e:	00d2      	lsls	r2, r2, #3
 8006560:	4906      	ldr	r1, [pc, #24]	@ (800657c <HAL_RCC_OscConfig+0x7ac>)
 8006562:	4313      	orrs	r3, r2
 8006564:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006566:	4b05      	ldr	r3, [pc, #20]	@ (800657c <HAL_RCC_OscConfig+0x7ac>)
 8006568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800656a:	4a04      	ldr	r2, [pc, #16]	@ (800657c <HAL_RCC_OscConfig+0x7ac>)
 800656c:	f043 0301 	orr.w	r3, r3, #1
 8006570:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006572:	2300      	movs	r3, #0
}
 8006574:	4618      	mov	r0, r3
 8006576:	3730      	adds	r7, #48	@ 0x30
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}
 800657c:	58024400 	.word	0x58024400
 8006580:	ffff0007 	.word	0xffff0007

08006584 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b086      	sub	sp, #24
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d101      	bne.n	8006598 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	e19c      	b.n	80068d2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006598:	4b8a      	ldr	r3, [pc, #552]	@ (80067c4 <HAL_RCC_ClockConfig+0x240>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 030f 	and.w	r3, r3, #15
 80065a0:	683a      	ldr	r2, [r7, #0]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d910      	bls.n	80065c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065a6:	4b87      	ldr	r3, [pc, #540]	@ (80067c4 <HAL_RCC_ClockConfig+0x240>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f023 020f 	bic.w	r2, r3, #15
 80065ae:	4985      	ldr	r1, [pc, #532]	@ (80067c4 <HAL_RCC_ClockConfig+0x240>)
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065b6:	4b83      	ldr	r3, [pc, #524]	@ (80067c4 <HAL_RCC_ClockConfig+0x240>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f003 030f 	and.w	r3, r3, #15
 80065be:	683a      	ldr	r2, [r7, #0]
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d001      	beq.n	80065c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80065c4:	2301      	movs	r3, #1
 80065c6:	e184      	b.n	80068d2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 0304 	and.w	r3, r3, #4
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d010      	beq.n	80065f6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	691a      	ldr	r2, [r3, #16]
 80065d8:	4b7b      	ldr	r3, [pc, #492]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 80065da:	699b      	ldr	r3, [r3, #24]
 80065dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d908      	bls.n	80065f6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80065e4:	4b78      	ldr	r3, [pc, #480]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 80065e6:	699b      	ldr	r3, [r3, #24]
 80065e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	691b      	ldr	r3, [r3, #16]
 80065f0:	4975      	ldr	r1, [pc, #468]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 0308 	and.w	r3, r3, #8
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d010      	beq.n	8006624 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	695a      	ldr	r2, [r3, #20]
 8006606:	4b70      	ldr	r3, [pc, #448]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006608:	69db      	ldr	r3, [r3, #28]
 800660a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800660e:	429a      	cmp	r2, r3
 8006610:	d908      	bls.n	8006624 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006612:	4b6d      	ldr	r3, [pc, #436]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006614:	69db      	ldr	r3, [r3, #28]
 8006616:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	496a      	ldr	r1, [pc, #424]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006620:	4313      	orrs	r3, r2
 8006622:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f003 0310 	and.w	r3, r3, #16
 800662c:	2b00      	cmp	r3, #0
 800662e:	d010      	beq.n	8006652 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	699a      	ldr	r2, [r3, #24]
 8006634:	4b64      	ldr	r3, [pc, #400]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006636:	69db      	ldr	r3, [r3, #28]
 8006638:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800663c:	429a      	cmp	r2, r3
 800663e:	d908      	bls.n	8006652 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006640:	4b61      	ldr	r3, [pc, #388]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006642:	69db      	ldr	r3, [r3, #28]
 8006644:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	495e      	ldr	r1, [pc, #376]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 800664e:	4313      	orrs	r3, r2
 8006650:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 0320 	and.w	r3, r3, #32
 800665a:	2b00      	cmp	r3, #0
 800665c:	d010      	beq.n	8006680 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	69da      	ldr	r2, [r3, #28]
 8006662:	4b59      	ldr	r3, [pc, #356]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800666a:	429a      	cmp	r2, r3
 800666c:	d908      	bls.n	8006680 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800666e:	4b56      	ldr	r3, [pc, #344]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006670:	6a1b      	ldr	r3, [r3, #32]
 8006672:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	69db      	ldr	r3, [r3, #28]
 800667a:	4953      	ldr	r1, [pc, #332]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 800667c:	4313      	orrs	r3, r2
 800667e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0302 	and.w	r3, r3, #2
 8006688:	2b00      	cmp	r3, #0
 800668a:	d010      	beq.n	80066ae <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	68da      	ldr	r2, [r3, #12]
 8006690:	4b4d      	ldr	r3, [pc, #308]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006692:	699b      	ldr	r3, [r3, #24]
 8006694:	f003 030f 	and.w	r3, r3, #15
 8006698:	429a      	cmp	r2, r3
 800669a:	d908      	bls.n	80066ae <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800669c:	4b4a      	ldr	r3, [pc, #296]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 800669e:	699b      	ldr	r3, [r3, #24]
 80066a0:	f023 020f 	bic.w	r2, r3, #15
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	4947      	ldr	r1, [pc, #284]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 80066aa:	4313      	orrs	r3, r2
 80066ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 0301 	and.w	r3, r3, #1
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d055      	beq.n	8006766 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80066ba:	4b43      	ldr	r3, [pc, #268]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 80066bc:	699b      	ldr	r3, [r3, #24]
 80066be:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	4940      	ldr	r1, [pc, #256]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	d107      	bne.n	80066e4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80066d4:	4b3c      	ldr	r3, [pc, #240]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d121      	bne.n	8006724 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e0f6      	b.n	80068d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	2b03      	cmp	r3, #3
 80066ea:	d107      	bne.n	80066fc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80066ec:	4b36      	ldr	r3, [pc, #216]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d115      	bne.n	8006724 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	e0ea      	b.n	80068d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	2b01      	cmp	r3, #1
 8006702:	d107      	bne.n	8006714 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006704:	4b30      	ldr	r3, [pc, #192]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800670c:	2b00      	cmp	r3, #0
 800670e:	d109      	bne.n	8006724 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	e0de      	b.n	80068d2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006714:	4b2c      	ldr	r3, [pc, #176]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0304 	and.w	r3, r3, #4
 800671c:	2b00      	cmp	r3, #0
 800671e:	d101      	bne.n	8006724 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e0d6      	b.n	80068d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006724:	4b28      	ldr	r3, [pc, #160]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	f023 0207 	bic.w	r2, r3, #7
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	4925      	ldr	r1, [pc, #148]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006732:	4313      	orrs	r3, r2
 8006734:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006736:	f7fb fb2d 	bl	8001d94 <HAL_GetTick>
 800673a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800673c:	e00a      	b.n	8006754 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800673e:	f7fb fb29 	bl	8001d94 <HAL_GetTick>
 8006742:	4602      	mov	r2, r0
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	1ad3      	subs	r3, r2, r3
 8006748:	f241 3288 	movw	r2, #5000	@ 0x1388
 800674c:	4293      	cmp	r3, r2
 800674e:	d901      	bls.n	8006754 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006750:	2303      	movs	r3, #3
 8006752:	e0be      	b.n	80068d2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006754:	4b1c      	ldr	r3, [pc, #112]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006756:	691b      	ldr	r3, [r3, #16]
 8006758:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	00db      	lsls	r3, r3, #3
 8006762:	429a      	cmp	r2, r3
 8006764:	d1eb      	bne.n	800673e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 0302 	and.w	r3, r3, #2
 800676e:	2b00      	cmp	r3, #0
 8006770:	d010      	beq.n	8006794 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	68da      	ldr	r2, [r3, #12]
 8006776:	4b14      	ldr	r3, [pc, #80]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	f003 030f 	and.w	r3, r3, #15
 800677e:	429a      	cmp	r2, r3
 8006780:	d208      	bcs.n	8006794 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006782:	4b11      	ldr	r3, [pc, #68]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	f023 020f 	bic.w	r2, r3, #15
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	490e      	ldr	r1, [pc, #56]	@ (80067c8 <HAL_RCC_ClockConfig+0x244>)
 8006790:	4313      	orrs	r3, r2
 8006792:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006794:	4b0b      	ldr	r3, [pc, #44]	@ (80067c4 <HAL_RCC_ClockConfig+0x240>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f003 030f 	and.w	r3, r3, #15
 800679c:	683a      	ldr	r2, [r7, #0]
 800679e:	429a      	cmp	r2, r3
 80067a0:	d214      	bcs.n	80067cc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067a2:	4b08      	ldr	r3, [pc, #32]	@ (80067c4 <HAL_RCC_ClockConfig+0x240>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f023 020f 	bic.w	r2, r3, #15
 80067aa:	4906      	ldr	r1, [pc, #24]	@ (80067c4 <HAL_RCC_ClockConfig+0x240>)
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067b2:	4b04      	ldr	r3, [pc, #16]	@ (80067c4 <HAL_RCC_ClockConfig+0x240>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 030f 	and.w	r3, r3, #15
 80067ba:	683a      	ldr	r2, [r7, #0]
 80067bc:	429a      	cmp	r2, r3
 80067be:	d005      	beq.n	80067cc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80067c0:	2301      	movs	r3, #1
 80067c2:	e086      	b.n	80068d2 <HAL_RCC_ClockConfig+0x34e>
 80067c4:	52002000 	.word	0x52002000
 80067c8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 0304 	and.w	r3, r3, #4
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d010      	beq.n	80067fa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	691a      	ldr	r2, [r3, #16]
 80067dc:	4b3f      	ldr	r3, [pc, #252]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 80067de:	699b      	ldr	r3, [r3, #24]
 80067e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d208      	bcs.n	80067fa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80067e8:	4b3c      	ldr	r3, [pc, #240]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 80067ea:	699b      	ldr	r3, [r3, #24]
 80067ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	691b      	ldr	r3, [r3, #16]
 80067f4:	4939      	ldr	r1, [pc, #228]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 80067f6:	4313      	orrs	r3, r2
 80067f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0308 	and.w	r3, r3, #8
 8006802:	2b00      	cmp	r3, #0
 8006804:	d010      	beq.n	8006828 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	695a      	ldr	r2, [r3, #20]
 800680a:	4b34      	ldr	r3, [pc, #208]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 800680c:	69db      	ldr	r3, [r3, #28]
 800680e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006812:	429a      	cmp	r2, r3
 8006814:	d208      	bcs.n	8006828 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006816:	4b31      	ldr	r3, [pc, #196]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 8006818:	69db      	ldr	r3, [r3, #28]
 800681a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	695b      	ldr	r3, [r3, #20]
 8006822:	492e      	ldr	r1, [pc, #184]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 8006824:	4313      	orrs	r3, r2
 8006826:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0310 	and.w	r3, r3, #16
 8006830:	2b00      	cmp	r3, #0
 8006832:	d010      	beq.n	8006856 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	699a      	ldr	r2, [r3, #24]
 8006838:	4b28      	ldr	r3, [pc, #160]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 800683a:	69db      	ldr	r3, [r3, #28]
 800683c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006840:	429a      	cmp	r2, r3
 8006842:	d208      	bcs.n	8006856 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006844:	4b25      	ldr	r3, [pc, #148]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 8006846:	69db      	ldr	r3, [r3, #28]
 8006848:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	699b      	ldr	r3, [r3, #24]
 8006850:	4922      	ldr	r1, [pc, #136]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 8006852:	4313      	orrs	r3, r2
 8006854:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f003 0320 	and.w	r3, r3, #32
 800685e:	2b00      	cmp	r3, #0
 8006860:	d010      	beq.n	8006884 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	69da      	ldr	r2, [r3, #28]
 8006866:	4b1d      	ldr	r3, [pc, #116]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800686e:	429a      	cmp	r2, r3
 8006870:	d208      	bcs.n	8006884 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006872:	4b1a      	ldr	r3, [pc, #104]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 8006874:	6a1b      	ldr	r3, [r3, #32]
 8006876:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	69db      	ldr	r3, [r3, #28]
 800687e:	4917      	ldr	r1, [pc, #92]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 8006880:	4313      	orrs	r3, r2
 8006882:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006884:	f000 f834 	bl	80068f0 <HAL_RCC_GetSysClockFreq>
 8006888:	4602      	mov	r2, r0
 800688a:	4b14      	ldr	r3, [pc, #80]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 800688c:	699b      	ldr	r3, [r3, #24]
 800688e:	0a1b      	lsrs	r3, r3, #8
 8006890:	f003 030f 	and.w	r3, r3, #15
 8006894:	4912      	ldr	r1, [pc, #72]	@ (80068e0 <HAL_RCC_ClockConfig+0x35c>)
 8006896:	5ccb      	ldrb	r3, [r1, r3]
 8006898:	f003 031f 	and.w	r3, r3, #31
 800689c:	fa22 f303 	lsr.w	r3, r2, r3
 80068a0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80068a2:	4b0e      	ldr	r3, [pc, #56]	@ (80068dc <HAL_RCC_ClockConfig+0x358>)
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	f003 030f 	and.w	r3, r3, #15
 80068aa:	4a0d      	ldr	r2, [pc, #52]	@ (80068e0 <HAL_RCC_ClockConfig+0x35c>)
 80068ac:	5cd3      	ldrb	r3, [r2, r3]
 80068ae:	f003 031f 	and.w	r3, r3, #31
 80068b2:	693a      	ldr	r2, [r7, #16]
 80068b4:	fa22 f303 	lsr.w	r3, r2, r3
 80068b8:	4a0a      	ldr	r2, [pc, #40]	@ (80068e4 <HAL_RCC_ClockConfig+0x360>)
 80068ba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80068bc:	4a0a      	ldr	r2, [pc, #40]	@ (80068e8 <HAL_RCC_ClockConfig+0x364>)
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80068c2:	4b0a      	ldr	r3, [pc, #40]	@ (80068ec <HAL_RCC_ClockConfig+0x368>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f7fa fea8 	bl	800161c <HAL_InitTick>
 80068cc:	4603      	mov	r3, r0
 80068ce:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80068d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3718      	adds	r7, #24
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	58024400 	.word	0x58024400
 80068e0:	0801de6c 	.word	0x0801de6c
 80068e4:	24004990 	.word	0x24004990
 80068e8:	2400498c 	.word	0x2400498c
 80068ec:	24004994 	.word	0x24004994

080068f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b089      	sub	sp, #36	@ 0x24
 80068f4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068f6:	4bb3      	ldr	r3, [pc, #716]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068fe:	2b18      	cmp	r3, #24
 8006900:	f200 8155 	bhi.w	8006bae <HAL_RCC_GetSysClockFreq+0x2be>
 8006904:	a201      	add	r2, pc, #4	@ (adr r2, 800690c <HAL_RCC_GetSysClockFreq+0x1c>)
 8006906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800690a:	bf00      	nop
 800690c:	08006971 	.word	0x08006971
 8006910:	08006baf 	.word	0x08006baf
 8006914:	08006baf 	.word	0x08006baf
 8006918:	08006baf 	.word	0x08006baf
 800691c:	08006baf 	.word	0x08006baf
 8006920:	08006baf 	.word	0x08006baf
 8006924:	08006baf 	.word	0x08006baf
 8006928:	08006baf 	.word	0x08006baf
 800692c:	08006997 	.word	0x08006997
 8006930:	08006baf 	.word	0x08006baf
 8006934:	08006baf 	.word	0x08006baf
 8006938:	08006baf 	.word	0x08006baf
 800693c:	08006baf 	.word	0x08006baf
 8006940:	08006baf 	.word	0x08006baf
 8006944:	08006baf 	.word	0x08006baf
 8006948:	08006baf 	.word	0x08006baf
 800694c:	0800699d 	.word	0x0800699d
 8006950:	08006baf 	.word	0x08006baf
 8006954:	08006baf 	.word	0x08006baf
 8006958:	08006baf 	.word	0x08006baf
 800695c:	08006baf 	.word	0x08006baf
 8006960:	08006baf 	.word	0x08006baf
 8006964:	08006baf 	.word	0x08006baf
 8006968:	08006baf 	.word	0x08006baf
 800696c:	080069a3 	.word	0x080069a3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006970:	4b94      	ldr	r3, [pc, #592]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 0320 	and.w	r3, r3, #32
 8006978:	2b00      	cmp	r3, #0
 800697a:	d009      	beq.n	8006990 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800697c:	4b91      	ldr	r3, [pc, #580]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	08db      	lsrs	r3, r3, #3
 8006982:	f003 0303 	and.w	r3, r3, #3
 8006986:	4a90      	ldr	r2, [pc, #576]	@ (8006bc8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006988:	fa22 f303 	lsr.w	r3, r2, r3
 800698c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800698e:	e111      	b.n	8006bb4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006990:	4b8d      	ldr	r3, [pc, #564]	@ (8006bc8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006992:	61bb      	str	r3, [r7, #24]
      break;
 8006994:	e10e      	b.n	8006bb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006996:	4b8d      	ldr	r3, [pc, #564]	@ (8006bcc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006998:	61bb      	str	r3, [r7, #24]
      break;
 800699a:	e10b      	b.n	8006bb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800699c:	4b8c      	ldr	r3, [pc, #560]	@ (8006bd0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800699e:	61bb      	str	r3, [r7, #24]
      break;
 80069a0:	e108      	b.n	8006bb4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069a2:	4b88      	ldr	r3, [pc, #544]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069a6:	f003 0303 	and.w	r3, r3, #3
 80069aa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80069ac:	4b85      	ldr	r3, [pc, #532]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b0:	091b      	lsrs	r3, r3, #4
 80069b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80069b6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80069b8:	4b82      	ldr	r3, [pc, #520]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069bc:	f003 0301 	and.w	r3, r3, #1
 80069c0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80069c2:	4b80      	ldr	r3, [pc, #512]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069c6:	08db      	lsrs	r3, r3, #3
 80069c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	fb02 f303 	mul.w	r3, r2, r3
 80069d2:	ee07 3a90 	vmov	s15, r3
 80069d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069da:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 80e1 	beq.w	8006ba8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	2b02      	cmp	r3, #2
 80069ea:	f000 8083 	beq.w	8006af4 <HAL_RCC_GetSysClockFreq+0x204>
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	f200 80a1 	bhi.w	8006b38 <HAL_RCC_GetSysClockFreq+0x248>
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d003      	beq.n	8006a04 <HAL_RCC_GetSysClockFreq+0x114>
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	2b01      	cmp	r3, #1
 8006a00:	d056      	beq.n	8006ab0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006a02:	e099      	b.n	8006b38 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a04:	4b6f      	ldr	r3, [pc, #444]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 0320 	and.w	r3, r3, #32
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d02d      	beq.n	8006a6c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a10:	4b6c      	ldr	r3, [pc, #432]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	08db      	lsrs	r3, r3, #3
 8006a16:	f003 0303 	and.w	r3, r3, #3
 8006a1a:	4a6b      	ldr	r2, [pc, #428]	@ (8006bc8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8006a20:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	ee07 3a90 	vmov	s15, r3
 8006a28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	ee07 3a90 	vmov	s15, r3
 8006a32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a3a:	4b62      	ldr	r3, [pc, #392]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a42:	ee07 3a90 	vmov	s15, r3
 8006a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a4e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006bd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a66:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006a6a:	e087      	b.n	8006b7c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	ee07 3a90 	vmov	s15, r3
 8006a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a76:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006bd8 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006a7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a7e:	4b51      	ldr	r3, [pc, #324]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a86:	ee07 3a90 	vmov	s15, r3
 8006a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a92:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006bd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006aa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aaa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006aae:	e065      	b.n	8006b7c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	ee07 3a90 	vmov	s15, r3
 8006ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aba:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006bdc <HAL_RCC_GetSysClockFreq+0x2ec>
 8006abe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ac2:	4b40      	ldr	r3, [pc, #256]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aca:	ee07 3a90 	vmov	s15, r3
 8006ace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ad2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ad6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006bd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006af2:	e043      	b.n	8006b7c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	ee07 3a90 	vmov	s15, r3
 8006afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006afe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006be0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006b02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b06:	4b2f      	ldr	r3, [pc, #188]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b0e:	ee07 3a90 	vmov	s15, r3
 8006b12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b16:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b1a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006bd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b32:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006b36:	e021      	b.n	8006b7c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	ee07 3a90 	vmov	s15, r3
 8006b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b42:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006bdc <HAL_RCC_GetSysClockFreq+0x2ec>
 8006b46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b52:	ee07 3a90 	vmov	s15, r3
 8006b56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b5a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006b5e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006bd4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006b62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b6a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b76:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006b7a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006b7c:	4b11      	ldr	r3, [pc, #68]	@ (8006bc4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006b7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b80:	0a5b      	lsrs	r3, r3, #9
 8006b82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b86:	3301      	adds	r3, #1
 8006b88:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	ee07 3a90 	vmov	s15, r3
 8006b90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006b94:	edd7 6a07 	vldr	s13, [r7, #28]
 8006b98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ba0:	ee17 3a90 	vmov	r3, s15
 8006ba4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006ba6:	e005      	b.n	8006bb4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	61bb      	str	r3, [r7, #24]
      break;
 8006bac:	e002      	b.n	8006bb4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006bae:	4b07      	ldr	r3, [pc, #28]	@ (8006bcc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006bb0:	61bb      	str	r3, [r7, #24]
      break;
 8006bb2:	bf00      	nop
  }

  return sysclockfreq;
 8006bb4:	69bb      	ldr	r3, [r7, #24]
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3724      	adds	r7, #36	@ 0x24
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr
 8006bc2:	bf00      	nop
 8006bc4:	58024400 	.word	0x58024400
 8006bc8:	03d09000 	.word	0x03d09000
 8006bcc:	003d0900 	.word	0x003d0900
 8006bd0:	007a1200 	.word	0x007a1200
 8006bd4:	46000000 	.word	0x46000000
 8006bd8:	4c742400 	.word	0x4c742400
 8006bdc:	4a742400 	.word	0x4a742400
 8006be0:	4af42400 	.word	0x4af42400

08006be4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b082      	sub	sp, #8
 8006be8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006bea:	f7ff fe81 	bl	80068f0 <HAL_RCC_GetSysClockFreq>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	4b10      	ldr	r3, [pc, #64]	@ (8006c34 <HAL_RCC_GetHCLKFreq+0x50>)
 8006bf2:	699b      	ldr	r3, [r3, #24]
 8006bf4:	0a1b      	lsrs	r3, r3, #8
 8006bf6:	f003 030f 	and.w	r3, r3, #15
 8006bfa:	490f      	ldr	r1, [pc, #60]	@ (8006c38 <HAL_RCC_GetHCLKFreq+0x54>)
 8006bfc:	5ccb      	ldrb	r3, [r1, r3]
 8006bfe:	f003 031f 	and.w	r3, r3, #31
 8006c02:	fa22 f303 	lsr.w	r3, r2, r3
 8006c06:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006c08:	4b0a      	ldr	r3, [pc, #40]	@ (8006c34 <HAL_RCC_GetHCLKFreq+0x50>)
 8006c0a:	699b      	ldr	r3, [r3, #24]
 8006c0c:	f003 030f 	and.w	r3, r3, #15
 8006c10:	4a09      	ldr	r2, [pc, #36]	@ (8006c38 <HAL_RCC_GetHCLKFreq+0x54>)
 8006c12:	5cd3      	ldrb	r3, [r2, r3]
 8006c14:	f003 031f 	and.w	r3, r3, #31
 8006c18:	687a      	ldr	r2, [r7, #4]
 8006c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c1e:	4a07      	ldr	r2, [pc, #28]	@ (8006c3c <HAL_RCC_GetHCLKFreq+0x58>)
 8006c20:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006c22:	4a07      	ldr	r2, [pc, #28]	@ (8006c40 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006c28:	4b04      	ldr	r3, [pc, #16]	@ (8006c3c <HAL_RCC_GetHCLKFreq+0x58>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3708      	adds	r7, #8
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}
 8006c34:	58024400 	.word	0x58024400
 8006c38:	0801de6c 	.word	0x0801de6c
 8006c3c:	24004990 	.word	0x24004990
 8006c40:	2400498c 	.word	0x2400498c

08006c44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006c48:	f7ff ffcc 	bl	8006be4 <HAL_RCC_GetHCLKFreq>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	4b06      	ldr	r3, [pc, #24]	@ (8006c68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c50:	69db      	ldr	r3, [r3, #28]
 8006c52:	091b      	lsrs	r3, r3, #4
 8006c54:	f003 0307 	and.w	r3, r3, #7
 8006c58:	4904      	ldr	r1, [pc, #16]	@ (8006c6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006c5a:	5ccb      	ldrb	r3, [r1, r3]
 8006c5c:	f003 031f 	and.w	r3, r3, #31
 8006c60:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	58024400 	.word	0x58024400
 8006c6c:	0801de6c 	.word	0x0801de6c

08006c70 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b083      	sub	sp, #12
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	223f      	movs	r2, #63	@ 0x3f
 8006c7e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006c80:	4b1a      	ldr	r3, [pc, #104]	@ (8006cec <HAL_RCC_GetClockConfig+0x7c>)
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	f003 0207 	and.w	r2, r3, #7
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8006c8c:	4b17      	ldr	r3, [pc, #92]	@ (8006cec <HAL_RCC_GetClockConfig+0x7c>)
 8006c8e:	699b      	ldr	r3, [r3, #24]
 8006c90:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8006c98:	4b14      	ldr	r3, [pc, #80]	@ (8006cec <HAL_RCC_GetClockConfig+0x7c>)
 8006c9a:	699b      	ldr	r3, [r3, #24]
 8006c9c:	f003 020f 	and.w	r2, r3, #15
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8006ca4:	4b11      	ldr	r3, [pc, #68]	@ (8006cec <HAL_RCC_GetClockConfig+0x7c>)
 8006ca6:	699b      	ldr	r3, [r3, #24]
 8006ca8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8006cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8006cec <HAL_RCC_GetClockConfig+0x7c>)
 8006cb2:	69db      	ldr	r3, [r3, #28]
 8006cb4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8006cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8006cec <HAL_RCC_GetClockConfig+0x7c>)
 8006cbe:	69db      	ldr	r3, [r3, #28]
 8006cc0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8006cc8:	4b08      	ldr	r3, [pc, #32]	@ (8006cec <HAL_RCC_GetClockConfig+0x7c>)
 8006cca:	6a1b      	ldr	r3, [r3, #32]
 8006ccc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006cd4:	4b06      	ldr	r3, [pc, #24]	@ (8006cf0 <HAL_RCC_GetClockConfig+0x80>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f003 020f 	and.w	r2, r3, #15
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	601a      	str	r2, [r3, #0]
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr
 8006cec:	58024400 	.word	0x58024400
 8006cf0:	52002000 	.word	0x52002000

08006cf4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006cf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cf8:	b0c6      	sub	sp, #280	@ 0x118
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006d00:	2300      	movs	r3, #0
 8006d02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006d06:	2300      	movs	r3, #0
 8006d08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d14:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006d18:	2500      	movs	r5, #0
 8006d1a:	ea54 0305 	orrs.w	r3, r4, r5
 8006d1e:	d049      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006d20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006d26:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d2a:	d02f      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006d2c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006d30:	d828      	bhi.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006d32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d36:	d01a      	beq.n	8006d6e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006d38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006d3c:	d822      	bhi.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d003      	beq.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006d42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d46:	d007      	beq.n	8006d58 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006d48:	e01c      	b.n	8006d84 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d4a:	4bab      	ldr	r3, [pc, #684]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d4e:	4aaa      	ldr	r2, [pc, #680]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006d50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d56:	e01a      	b.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006d58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d5c:	3308      	adds	r3, #8
 8006d5e:	2102      	movs	r1, #2
 8006d60:	4618      	mov	r0, r3
 8006d62:	f001 f967 	bl	8008034 <RCCEx_PLL2_Config>
 8006d66:	4603      	mov	r3, r0
 8006d68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d6c:	e00f      	b.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d72:	3328      	adds	r3, #40	@ 0x28
 8006d74:	2102      	movs	r1, #2
 8006d76:	4618      	mov	r0, r3
 8006d78:	f001 fa0e 	bl	8008198 <RCCEx_PLL3_Config>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006d82:	e004      	b.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006d8a:	e000      	b.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006d8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d10a      	bne.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006d96:	4b98      	ldr	r3, [pc, #608]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d9a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006d9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006da2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006da4:	4a94      	ldr	r2, [pc, #592]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006da6:	430b      	orrs	r3, r1
 8006da8:	6513      	str	r3, [r2, #80]	@ 0x50
 8006daa:	e003      	b.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006db0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006db4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dbc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006dc0:	f04f 0900 	mov.w	r9, #0
 8006dc4:	ea58 0309 	orrs.w	r3, r8, r9
 8006dc8:	d047      	beq.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006dca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dd0:	2b04      	cmp	r3, #4
 8006dd2:	d82a      	bhi.n	8006e2a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8006ddc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dda:	bf00      	nop
 8006ddc:	08006df1 	.word	0x08006df1
 8006de0:	08006dff 	.word	0x08006dff
 8006de4:	08006e15 	.word	0x08006e15
 8006de8:	08006e33 	.word	0x08006e33
 8006dec:	08006e33 	.word	0x08006e33
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006df0:	4b81      	ldr	r3, [pc, #516]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df4:	4a80      	ldr	r2, [pc, #512]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006df6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006dfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006dfc:	e01a      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006dfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e02:	3308      	adds	r3, #8
 8006e04:	2100      	movs	r1, #0
 8006e06:	4618      	mov	r0, r3
 8006e08:	f001 f914 	bl	8008034 <RCCEx_PLL2_Config>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e12:	e00f      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e18:	3328      	adds	r3, #40	@ 0x28
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f001 f9bb 	bl	8008198 <RCCEx_PLL3_Config>
 8006e22:	4603      	mov	r3, r0
 8006e24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e28:	e004      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006e30:	e000      	b.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006e32:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d10a      	bne.n	8006e52 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e3c:	4b6e      	ldr	r3, [pc, #440]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006e3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e40:	f023 0107 	bic.w	r1, r3, #7
 8006e44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e4a:	4a6b      	ldr	r2, [pc, #428]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006e4c:	430b      	orrs	r3, r1
 8006e4e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006e50:	e003      	b.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e52:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006e56:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006e5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e62:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8006e66:	f04f 0b00 	mov.w	fp, #0
 8006e6a:	ea5a 030b 	orrs.w	r3, sl, fp
 8006e6e:	d05b      	beq.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006e70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006e78:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006e7c:	d03b      	beq.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8006e7e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006e82:	d834      	bhi.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006e84:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006e88:	d037      	beq.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006e8a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006e8e:	d82e      	bhi.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006e90:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006e94:	d033      	beq.n	8006efe <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006e96:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006e9a:	d828      	bhi.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006e9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ea0:	d01a      	beq.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8006ea2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ea6:	d822      	bhi.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d003      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8006eac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006eb0:	d007      	beq.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8006eb2:	e01c      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006eb4:	4b50      	ldr	r3, [pc, #320]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eb8:	4a4f      	ldr	r2, [pc, #316]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006eba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ebe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006ec0:	e01e      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ec2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ec6:	3308      	adds	r3, #8
 8006ec8:	2100      	movs	r1, #0
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f001 f8b2 	bl	8008034 <RCCEx_PLL2_Config>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006ed6:	e013      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006ed8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006edc:	3328      	adds	r3, #40	@ 0x28
 8006ede:	2100      	movs	r1, #0
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	f001 f959 	bl	8008198 <RCCEx_PLL3_Config>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006eec:	e008      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006ef4:	e004      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006ef6:	bf00      	nop
 8006ef8:	e002      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006efa:	bf00      	nop
 8006efc:	e000      	b.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8006efe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f00:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d10b      	bne.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006f08:	4b3b      	ldr	r3, [pc, #236]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f0c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f14:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006f18:	4a37      	ldr	r2, [pc, #220]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006f1a:	430b      	orrs	r3, r1
 8006f1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f1e:	e003      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006f24:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f30:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006f34:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006f38:	2300      	movs	r3, #0
 8006f3a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006f3e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006f42:	460b      	mov	r3, r1
 8006f44:	4313      	orrs	r3, r2
 8006f46:	d05d      	beq.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006f48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f4c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006f50:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006f54:	d03b      	beq.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006f56:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8006f5a:	d834      	bhi.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006f5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f60:	d037      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8006f62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006f66:	d82e      	bhi.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006f68:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006f6c:	d033      	beq.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8006f6e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006f72:	d828      	bhi.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006f74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f78:	d01a      	beq.n	8006fb0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8006f7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f7e:	d822      	bhi.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d003      	beq.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006f84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f88:	d007      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006f8a:	e01c      	b.n	8006fc6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f8c:	4b1a      	ldr	r3, [pc, #104]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f90:	4a19      	ldr	r2, [pc, #100]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006f92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f98:	e01e      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f9e:	3308      	adds	r3, #8
 8006fa0:	2100      	movs	r1, #0
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f001 f846 	bl	8008034 <RCCEx_PLL2_Config>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006fae:	e013      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006fb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fb4:	3328      	adds	r3, #40	@ 0x28
 8006fb6:	2100      	movs	r1, #0
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f001 f8ed 	bl	8008198 <RCCEx_PLL3_Config>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006fc4:	e008      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8006fcc:	e004      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006fce:	bf00      	nop
 8006fd0:	e002      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006fd2:	bf00      	nop
 8006fd4:	e000      	b.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8006fd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fd8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d10d      	bne.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006fe0:	4b05      	ldr	r3, [pc, #20]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fe4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006fe8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fec:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006ff0:	4a01      	ldr	r2, [pc, #4]	@ (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006ff2:	430b      	orrs	r3, r1
 8006ff4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ff6:	e005      	b.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006ff8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ffc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007000:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007004:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007010:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007014:	2300      	movs	r3, #0
 8007016:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800701a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800701e:	460b      	mov	r3, r1
 8007020:	4313      	orrs	r3, r2
 8007022:	d03a      	beq.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8007024:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800702a:	2b30      	cmp	r3, #48	@ 0x30
 800702c:	d01f      	beq.n	800706e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800702e:	2b30      	cmp	r3, #48	@ 0x30
 8007030:	d819      	bhi.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8007032:	2b20      	cmp	r3, #32
 8007034:	d00c      	beq.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007036:	2b20      	cmp	r3, #32
 8007038:	d815      	bhi.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800703a:	2b00      	cmp	r3, #0
 800703c:	d019      	beq.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800703e:	2b10      	cmp	r3, #16
 8007040:	d111      	bne.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007042:	4baa      	ldr	r3, [pc, #680]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007046:	4aa9      	ldr	r2, [pc, #676]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007048:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800704c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800704e:	e011      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007050:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007054:	3308      	adds	r3, #8
 8007056:	2102      	movs	r1, #2
 8007058:	4618      	mov	r0, r3
 800705a:	f000 ffeb 	bl	8008034 <RCCEx_PLL2_Config>
 800705e:	4603      	mov	r3, r0
 8007060:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007064:	e006      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007066:	2301      	movs	r3, #1
 8007068:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800706c:	e002      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800706e:	bf00      	nop
 8007070:	e000      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007072:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007074:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007078:	2b00      	cmp	r3, #0
 800707a:	d10a      	bne.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800707c:	4b9b      	ldr	r3, [pc, #620]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800707e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007080:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007084:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800708a:	4a98      	ldr	r2, [pc, #608]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800708c:	430b      	orrs	r3, r1
 800708e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007090:	e003      	b.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007092:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007096:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800709a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800709e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80070a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80070aa:	2300      	movs	r3, #0
 80070ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80070b0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80070b4:	460b      	mov	r3, r1
 80070b6:	4313      	orrs	r3, r2
 80070b8:	d051      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80070ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070c4:	d035      	beq.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80070c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80070ca:	d82e      	bhi.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80070cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80070d0:	d031      	beq.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0x442>
 80070d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80070d6:	d828      	bhi.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80070d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070dc:	d01a      	beq.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80070de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070e2:	d822      	bhi.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d003      	beq.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80070e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070ec:	d007      	beq.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80070ee:	e01c      	b.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070f0:	4b7e      	ldr	r3, [pc, #504]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80070f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f4:	4a7d      	ldr	r2, [pc, #500]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80070f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80070fc:	e01c      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80070fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007102:	3308      	adds	r3, #8
 8007104:	2100      	movs	r1, #0
 8007106:	4618      	mov	r0, r3
 8007108:	f000 ff94 	bl	8008034 <RCCEx_PLL2_Config>
 800710c:	4603      	mov	r3, r0
 800710e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007112:	e011      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007114:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007118:	3328      	adds	r3, #40	@ 0x28
 800711a:	2100      	movs	r1, #0
 800711c:	4618      	mov	r0, r3
 800711e:	f001 f83b 	bl	8008198 <RCCEx_PLL3_Config>
 8007122:	4603      	mov	r3, r0
 8007124:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007128:	e006      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007130:	e002      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007132:	bf00      	nop
 8007134:	e000      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007136:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007138:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800713c:	2b00      	cmp	r3, #0
 800713e:	d10a      	bne.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007140:	4b6a      	ldr	r3, [pc, #424]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007144:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007148:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800714c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800714e:	4a67      	ldr	r2, [pc, #412]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007150:	430b      	orrs	r3, r1
 8007152:	6513      	str	r3, [r2, #80]	@ 0x50
 8007154:	e003      	b.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007156:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800715a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800715e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007166:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800716a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800716e:	2300      	movs	r3, #0
 8007170:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007174:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007178:	460b      	mov	r3, r1
 800717a:	4313      	orrs	r3, r2
 800717c:	d053      	beq.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800717e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007184:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007188:	d033      	beq.n	80071f2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800718a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800718e:	d82c      	bhi.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007190:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007194:	d02f      	beq.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8007196:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800719a:	d826      	bhi.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800719c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80071a0:	d02b      	beq.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x506>
 80071a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80071a6:	d820      	bhi.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80071a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071ac:	d012      	beq.n	80071d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80071ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80071b2:	d81a      	bhi.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d022      	beq.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80071b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80071bc:	d115      	bne.n	80071ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071c2:	3308      	adds	r3, #8
 80071c4:	2101      	movs	r1, #1
 80071c6:	4618      	mov	r0, r3
 80071c8:	f000 ff34 	bl	8008034 <RCCEx_PLL2_Config>
 80071cc:	4603      	mov	r3, r0
 80071ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80071d2:	e015      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80071d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071d8:	3328      	adds	r3, #40	@ 0x28
 80071da:	2101      	movs	r1, #1
 80071dc:	4618      	mov	r0, r3
 80071de:	f000 ffdb 	bl	8008198 <RCCEx_PLL3_Config>
 80071e2:	4603      	mov	r3, r0
 80071e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80071e8:	e00a      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071ea:	2301      	movs	r3, #1
 80071ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80071f0:	e006      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80071f2:	bf00      	nop
 80071f4:	e004      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80071f6:	bf00      	nop
 80071f8:	e002      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80071fa:	bf00      	nop
 80071fc:	e000      	b.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80071fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007200:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007204:	2b00      	cmp	r3, #0
 8007206:	d10a      	bne.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007208:	4b38      	ldr	r3, [pc, #224]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800720a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800720c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007210:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007216:	4a35      	ldr	r2, [pc, #212]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007218:	430b      	orrs	r3, r1
 800721a:	6513      	str	r3, [r2, #80]	@ 0x50
 800721c:	e003      	b.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800721e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007222:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007226:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800722a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007232:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007236:	2300      	movs	r3, #0
 8007238:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800723c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007240:	460b      	mov	r3, r1
 8007242:	4313      	orrs	r3, r2
 8007244:	d058      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007246:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800724a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800724e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007252:	d033      	beq.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8007254:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007258:	d82c      	bhi.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800725a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800725e:	d02f      	beq.n	80072c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8007260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007264:	d826      	bhi.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007266:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800726a:	d02b      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800726c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007270:	d820      	bhi.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007272:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007276:	d012      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8007278:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800727c:	d81a      	bhi.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800727e:	2b00      	cmp	r3, #0
 8007280:	d022      	beq.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007282:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007286:	d115      	bne.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007288:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800728c:	3308      	adds	r3, #8
 800728e:	2101      	movs	r1, #1
 8007290:	4618      	mov	r0, r3
 8007292:	f000 fecf 	bl	8008034 <RCCEx_PLL2_Config>
 8007296:	4603      	mov	r3, r0
 8007298:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800729c:	e015      	b.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800729e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072a2:	3328      	adds	r3, #40	@ 0x28
 80072a4:	2101      	movs	r1, #1
 80072a6:	4618      	mov	r0, r3
 80072a8:	f000 ff76 	bl	8008198 <RCCEx_PLL3_Config>
 80072ac:	4603      	mov	r3, r0
 80072ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80072b2:	e00a      	b.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80072b4:	2301      	movs	r3, #1
 80072b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80072ba:	e006      	b.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072bc:	bf00      	nop
 80072be:	e004      	b.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072c0:	bf00      	nop
 80072c2:	e002      	b.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072c4:	bf00      	nop
 80072c6:	e000      	b.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80072c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d10e      	bne.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80072d2:	4b06      	ldr	r3, [pc, #24]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80072d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072d6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80072da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80072e2:	4a02      	ldr	r2, [pc, #8]	@ (80072ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80072e4:	430b      	orrs	r3, r1
 80072e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80072e8:	e006      	b.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80072ea:	bf00      	nop
 80072ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80072f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80072f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007300:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007304:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007308:	2300      	movs	r3, #0
 800730a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800730e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007312:	460b      	mov	r3, r1
 8007314:	4313      	orrs	r3, r2
 8007316:	d037      	beq.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007318:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800731c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800731e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007322:	d00e      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007324:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007328:	d816      	bhi.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800732a:	2b00      	cmp	r3, #0
 800732c:	d018      	beq.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800732e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007332:	d111      	bne.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007334:	4bc4      	ldr	r3, [pc, #784]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007338:	4ac3      	ldr	r2, [pc, #780]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800733a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800733e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007340:	e00f      	b.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007342:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007346:	3308      	adds	r3, #8
 8007348:	2101      	movs	r1, #1
 800734a:	4618      	mov	r0, r3
 800734c:	f000 fe72 	bl	8008034 <RCCEx_PLL2_Config>
 8007350:	4603      	mov	r3, r0
 8007352:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007356:	e004      	b.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800735e:	e000      	b.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8007360:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007362:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007366:	2b00      	cmp	r3, #0
 8007368:	d10a      	bne.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800736a:	4bb7      	ldr	r3, [pc, #732]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800736c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800736e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007372:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007376:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007378:	4ab3      	ldr	r2, [pc, #716]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800737a:	430b      	orrs	r3, r1
 800737c:	6513      	str	r3, [r2, #80]	@ 0x50
 800737e:	e003      	b.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007380:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007384:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007388:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800738c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007390:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007394:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007398:	2300      	movs	r3, #0
 800739a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800739e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80073a2:	460b      	mov	r3, r1
 80073a4:	4313      	orrs	r3, r2
 80073a6:	d039      	beq.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80073a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073ae:	2b03      	cmp	r3, #3
 80073b0:	d81c      	bhi.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80073b2:	a201      	add	r2, pc, #4	@ (adr r2, 80073b8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80073b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073b8:	080073f5 	.word	0x080073f5
 80073bc:	080073c9 	.word	0x080073c9
 80073c0:	080073d7 	.word	0x080073d7
 80073c4:	080073f5 	.word	0x080073f5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073c8:	4b9f      	ldr	r3, [pc, #636]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80073ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073cc:	4a9e      	ldr	r2, [pc, #632]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80073ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80073d4:	e00f      	b.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80073d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073da:	3308      	adds	r3, #8
 80073dc:	2102      	movs	r1, #2
 80073de:	4618      	mov	r0, r3
 80073e0:	f000 fe28 	bl	8008034 <RCCEx_PLL2_Config>
 80073e4:	4603      	mov	r3, r0
 80073e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80073ea:	e004      	b.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80073ec:	2301      	movs	r3, #1
 80073ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073f2:	e000      	b.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80073f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d10a      	bne.n	8007414 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80073fe:	4b92      	ldr	r3, [pc, #584]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007400:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007402:	f023 0103 	bic.w	r1, r3, #3
 8007406:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800740a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800740c:	4a8e      	ldr	r2, [pc, #568]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800740e:	430b      	orrs	r3, r1
 8007410:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007412:	e003      	b.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007414:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007418:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800741c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007424:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007428:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800742c:	2300      	movs	r3, #0
 800742e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007432:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007436:	460b      	mov	r3, r1
 8007438:	4313      	orrs	r3, r2
 800743a:	f000 8099 	beq.w	8007570 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800743e:	4b83      	ldr	r3, [pc, #524]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4a82      	ldr	r2, [pc, #520]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007448:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800744a:	f7fa fca3 	bl	8001d94 <HAL_GetTick>
 800744e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007452:	e00b      	b.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007454:	f7fa fc9e 	bl	8001d94 <HAL_GetTick>
 8007458:	4602      	mov	r2, r0
 800745a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	2b64      	cmp	r3, #100	@ 0x64
 8007462:	d903      	bls.n	800746c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007464:	2303      	movs	r3, #3
 8007466:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800746a:	e005      	b.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800746c:	4b77      	ldr	r3, [pc, #476]	@ (800764c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007474:	2b00      	cmp	r3, #0
 8007476:	d0ed      	beq.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8007478:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800747c:	2b00      	cmp	r3, #0
 800747e:	d173      	bne.n	8007568 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007480:	4b71      	ldr	r3, [pc, #452]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007482:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007488:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800748c:	4053      	eors	r3, r2
 800748e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007492:	2b00      	cmp	r3, #0
 8007494:	d015      	beq.n	80074c2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007496:	4b6c      	ldr	r3, [pc, #432]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800749a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800749e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80074a2:	4b69      	ldr	r3, [pc, #420]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074a6:	4a68      	ldr	r2, [pc, #416]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074ac:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80074ae:	4b66      	ldr	r3, [pc, #408]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074b2:	4a65      	ldr	r2, [pc, #404]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074b8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80074ba:	4a63      	ldr	r2, [pc, #396]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80074c0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80074c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80074ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074ce:	d118      	bne.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074d0:	f7fa fc60 	bl	8001d94 <HAL_GetTick>
 80074d4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80074d8:	e00d      	b.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80074da:	f7fa fc5b 	bl	8001d94 <HAL_GetTick>
 80074de:	4602      	mov	r2, r0
 80074e0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80074e4:	1ad2      	subs	r2, r2, r3
 80074e6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d903      	bls.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80074ee:	2303      	movs	r3, #3
 80074f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80074f4:	e005      	b.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80074f6:	4b54      	ldr	r3, [pc, #336]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80074f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80074fa:	f003 0302 	and.w	r3, r3, #2
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d0eb      	beq.n	80074da <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007502:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007506:	2b00      	cmp	r3, #0
 8007508:	d129      	bne.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800750a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800750e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007512:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007516:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800751a:	d10e      	bne.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800751c:	4b4a      	ldr	r3, [pc, #296]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007524:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007528:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800752c:	091a      	lsrs	r2, r3, #4
 800752e:	4b48      	ldr	r3, [pc, #288]	@ (8007650 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007530:	4013      	ands	r3, r2
 8007532:	4a45      	ldr	r2, [pc, #276]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007534:	430b      	orrs	r3, r1
 8007536:	6113      	str	r3, [r2, #16]
 8007538:	e005      	b.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800753a:	4b43      	ldr	r3, [pc, #268]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800753c:	691b      	ldr	r3, [r3, #16]
 800753e:	4a42      	ldr	r2, [pc, #264]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007540:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007544:	6113      	str	r3, [r2, #16]
 8007546:	4b40      	ldr	r3, [pc, #256]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007548:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800754a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800754e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007552:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007556:	4a3c      	ldr	r2, [pc, #240]	@ (8007648 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007558:	430b      	orrs	r3, r1
 800755a:	6713      	str	r3, [r2, #112]	@ 0x70
 800755c:	e008      	b.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800755e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007562:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8007566:	e003      	b.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007568:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800756c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007570:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007578:	f002 0301 	and.w	r3, r2, #1
 800757c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007580:	2300      	movs	r3, #0
 8007582:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007586:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800758a:	460b      	mov	r3, r1
 800758c:	4313      	orrs	r3, r2
 800758e:	f000 808f 	beq.w	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007592:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007596:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007598:	2b28      	cmp	r3, #40	@ 0x28
 800759a:	d871      	bhi.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800759c:	a201      	add	r2, pc, #4	@ (adr r2, 80075a4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800759e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a2:	bf00      	nop
 80075a4:	08007689 	.word	0x08007689
 80075a8:	08007681 	.word	0x08007681
 80075ac:	08007681 	.word	0x08007681
 80075b0:	08007681 	.word	0x08007681
 80075b4:	08007681 	.word	0x08007681
 80075b8:	08007681 	.word	0x08007681
 80075bc:	08007681 	.word	0x08007681
 80075c0:	08007681 	.word	0x08007681
 80075c4:	08007655 	.word	0x08007655
 80075c8:	08007681 	.word	0x08007681
 80075cc:	08007681 	.word	0x08007681
 80075d0:	08007681 	.word	0x08007681
 80075d4:	08007681 	.word	0x08007681
 80075d8:	08007681 	.word	0x08007681
 80075dc:	08007681 	.word	0x08007681
 80075e0:	08007681 	.word	0x08007681
 80075e4:	0800766b 	.word	0x0800766b
 80075e8:	08007681 	.word	0x08007681
 80075ec:	08007681 	.word	0x08007681
 80075f0:	08007681 	.word	0x08007681
 80075f4:	08007681 	.word	0x08007681
 80075f8:	08007681 	.word	0x08007681
 80075fc:	08007681 	.word	0x08007681
 8007600:	08007681 	.word	0x08007681
 8007604:	08007689 	.word	0x08007689
 8007608:	08007681 	.word	0x08007681
 800760c:	08007681 	.word	0x08007681
 8007610:	08007681 	.word	0x08007681
 8007614:	08007681 	.word	0x08007681
 8007618:	08007681 	.word	0x08007681
 800761c:	08007681 	.word	0x08007681
 8007620:	08007681 	.word	0x08007681
 8007624:	08007689 	.word	0x08007689
 8007628:	08007681 	.word	0x08007681
 800762c:	08007681 	.word	0x08007681
 8007630:	08007681 	.word	0x08007681
 8007634:	08007681 	.word	0x08007681
 8007638:	08007681 	.word	0x08007681
 800763c:	08007681 	.word	0x08007681
 8007640:	08007681 	.word	0x08007681
 8007644:	08007689 	.word	0x08007689
 8007648:	58024400 	.word	0x58024400
 800764c:	58024800 	.word	0x58024800
 8007650:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007654:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007658:	3308      	adds	r3, #8
 800765a:	2101      	movs	r1, #1
 800765c:	4618      	mov	r0, r3
 800765e:	f000 fce9 	bl	8008034 <RCCEx_PLL2_Config>
 8007662:	4603      	mov	r3, r0
 8007664:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007668:	e00f      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800766a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800766e:	3328      	adds	r3, #40	@ 0x28
 8007670:	2101      	movs	r1, #1
 8007672:	4618      	mov	r0, r3
 8007674:	f000 fd90 	bl	8008198 <RCCEx_PLL3_Config>
 8007678:	4603      	mov	r3, r0
 800767a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800767e:	e004      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007680:	2301      	movs	r3, #1
 8007682:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007686:	e000      	b.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007688:	bf00      	nop
    }

    if (ret == HAL_OK)
 800768a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800768e:	2b00      	cmp	r3, #0
 8007690:	d10a      	bne.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007692:	4bbf      	ldr	r3, [pc, #764]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007696:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800769a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800769e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076a0:	4abb      	ldr	r2, [pc, #748]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80076a2:	430b      	orrs	r3, r1
 80076a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80076a6:	e003      	b.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80076b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076b8:	f002 0302 	and.w	r3, r2, #2
 80076bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076c0:	2300      	movs	r3, #0
 80076c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076c6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80076ca:	460b      	mov	r3, r1
 80076cc:	4313      	orrs	r3, r2
 80076ce:	d041      	beq.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80076d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076d6:	2b05      	cmp	r3, #5
 80076d8:	d824      	bhi.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80076da:	a201      	add	r2, pc, #4	@ (adr r2, 80076e0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80076dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076e0:	0800772d 	.word	0x0800772d
 80076e4:	080076f9 	.word	0x080076f9
 80076e8:	0800770f 	.word	0x0800770f
 80076ec:	0800772d 	.word	0x0800772d
 80076f0:	0800772d 	.word	0x0800772d
 80076f4:	0800772d 	.word	0x0800772d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80076f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076fc:	3308      	adds	r3, #8
 80076fe:	2101      	movs	r1, #1
 8007700:	4618      	mov	r0, r3
 8007702:	f000 fc97 	bl	8008034 <RCCEx_PLL2_Config>
 8007706:	4603      	mov	r3, r0
 8007708:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800770c:	e00f      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800770e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007712:	3328      	adds	r3, #40	@ 0x28
 8007714:	2101      	movs	r1, #1
 8007716:	4618      	mov	r0, r3
 8007718:	f000 fd3e 	bl	8008198 <RCCEx_PLL3_Config>
 800771c:	4603      	mov	r3, r0
 800771e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007722:	e004      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800772a:	e000      	b.n	800772e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800772c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800772e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007732:	2b00      	cmp	r3, #0
 8007734:	d10a      	bne.n	800774c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007736:	4b96      	ldr	r3, [pc, #600]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800773a:	f023 0107 	bic.w	r1, r3, #7
 800773e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007742:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007744:	4a92      	ldr	r2, [pc, #584]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007746:	430b      	orrs	r3, r1
 8007748:	6553      	str	r3, [r2, #84]	@ 0x54
 800774a:	e003      	b.n	8007754 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800774c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007750:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007754:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775c:	f002 0304 	and.w	r3, r2, #4
 8007760:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007764:	2300      	movs	r3, #0
 8007766:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800776a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800776e:	460b      	mov	r3, r1
 8007770:	4313      	orrs	r3, r2
 8007772:	d044      	beq.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007774:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800777c:	2b05      	cmp	r3, #5
 800777e:	d825      	bhi.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007780:	a201      	add	r2, pc, #4	@ (adr r2, 8007788 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007786:	bf00      	nop
 8007788:	080077d5 	.word	0x080077d5
 800778c:	080077a1 	.word	0x080077a1
 8007790:	080077b7 	.word	0x080077b7
 8007794:	080077d5 	.word	0x080077d5
 8007798:	080077d5 	.word	0x080077d5
 800779c:	080077d5 	.word	0x080077d5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077a4:	3308      	adds	r3, #8
 80077a6:	2101      	movs	r1, #1
 80077a8:	4618      	mov	r0, r3
 80077aa:	f000 fc43 	bl	8008034 <RCCEx_PLL2_Config>
 80077ae:	4603      	mov	r3, r0
 80077b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80077b4:	e00f      	b.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80077b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077ba:	3328      	adds	r3, #40	@ 0x28
 80077bc:	2101      	movs	r1, #1
 80077be:	4618      	mov	r0, r3
 80077c0:	f000 fcea 	bl	8008198 <RCCEx_PLL3_Config>
 80077c4:	4603      	mov	r3, r0
 80077c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80077ca:	e004      	b.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077d2:	e000      	b.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80077d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10b      	bne.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80077de:	4b6c      	ldr	r3, [pc, #432]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80077e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80077e2:	f023 0107 	bic.w	r1, r3, #7
 80077e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077ee:	4a68      	ldr	r2, [pc, #416]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80077f0:	430b      	orrs	r3, r1
 80077f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80077f4:	e003      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077fa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80077fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007806:	f002 0320 	and.w	r3, r2, #32
 800780a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800780e:	2300      	movs	r3, #0
 8007810:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007814:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007818:	460b      	mov	r3, r1
 800781a:	4313      	orrs	r3, r2
 800781c:	d055      	beq.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800781e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007822:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007826:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800782a:	d033      	beq.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800782c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007830:	d82c      	bhi.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007832:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007836:	d02f      	beq.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007838:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800783c:	d826      	bhi.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800783e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007842:	d02b      	beq.n	800789c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007844:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007848:	d820      	bhi.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800784a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800784e:	d012      	beq.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007850:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007854:	d81a      	bhi.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007856:	2b00      	cmp	r3, #0
 8007858:	d022      	beq.n	80078a0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800785a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800785e:	d115      	bne.n	800788c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007860:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007864:	3308      	adds	r3, #8
 8007866:	2100      	movs	r1, #0
 8007868:	4618      	mov	r0, r3
 800786a:	f000 fbe3 	bl	8008034 <RCCEx_PLL2_Config>
 800786e:	4603      	mov	r3, r0
 8007870:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007874:	e015      	b.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007876:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800787a:	3328      	adds	r3, #40	@ 0x28
 800787c:	2102      	movs	r1, #2
 800787e:	4618      	mov	r0, r3
 8007880:	f000 fc8a 	bl	8008198 <RCCEx_PLL3_Config>
 8007884:	4603      	mov	r3, r0
 8007886:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800788a:	e00a      	b.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800788c:	2301      	movs	r3, #1
 800788e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007892:	e006      	b.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007894:	bf00      	nop
 8007896:	e004      	b.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007898:	bf00      	nop
 800789a:	e002      	b.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800789c:	bf00      	nop
 800789e:	e000      	b.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80078a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d10b      	bne.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80078aa:	4b39      	ldr	r3, [pc, #228]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80078ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ae:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80078b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80078ba:	4a35      	ldr	r2, [pc, #212]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80078bc:	430b      	orrs	r3, r1
 80078be:	6553      	str	r3, [r2, #84]	@ 0x54
 80078c0:	e003      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80078ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80078d6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80078da:	2300      	movs	r3, #0
 80078dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80078e0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80078e4:	460b      	mov	r3, r1
 80078e6:	4313      	orrs	r3, r2
 80078e8:	d058      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80078ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078f2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80078f6:	d033      	beq.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80078f8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80078fc:	d82c      	bhi.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80078fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007902:	d02f      	beq.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007904:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007908:	d826      	bhi.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800790a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800790e:	d02b      	beq.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007910:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007914:	d820      	bhi.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007916:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800791a:	d012      	beq.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800791c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007920:	d81a      	bhi.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007922:	2b00      	cmp	r3, #0
 8007924:	d022      	beq.n	800796c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007926:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800792a:	d115      	bne.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800792c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007930:	3308      	adds	r3, #8
 8007932:	2100      	movs	r1, #0
 8007934:	4618      	mov	r0, r3
 8007936:	f000 fb7d 	bl	8008034 <RCCEx_PLL2_Config>
 800793a:	4603      	mov	r3, r0
 800793c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007940:	e015      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007942:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007946:	3328      	adds	r3, #40	@ 0x28
 8007948:	2102      	movs	r1, #2
 800794a:	4618      	mov	r0, r3
 800794c:	f000 fc24 	bl	8008198 <RCCEx_PLL3_Config>
 8007950:	4603      	mov	r3, r0
 8007952:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007956:	e00a      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800795e:	e006      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007960:	bf00      	nop
 8007962:	e004      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007964:	bf00      	nop
 8007966:	e002      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007968:	bf00      	nop
 800796a:	e000      	b.n	800796e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800796c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800796e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007972:	2b00      	cmp	r3, #0
 8007974:	d10e      	bne.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007976:	4b06      	ldr	r3, [pc, #24]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800797a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800797e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007982:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007986:	4a02      	ldr	r2, [pc, #8]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007988:	430b      	orrs	r3, r1
 800798a:	6593      	str	r3, [r2, #88]	@ 0x58
 800798c:	e006      	b.n	800799c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800798e:	bf00      	nop
 8007990:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007994:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007998:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800799c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80079a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80079ac:	2300      	movs	r3, #0
 80079ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80079b2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80079b6:	460b      	mov	r3, r1
 80079b8:	4313      	orrs	r3, r2
 80079ba:	d055      	beq.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80079bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80079c4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80079c8:	d033      	beq.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80079ca:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80079ce:	d82c      	bhi.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80079d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079d4:	d02f      	beq.n	8007a36 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80079d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079da:	d826      	bhi.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80079dc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80079e0:	d02b      	beq.n	8007a3a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80079e2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80079e6:	d820      	bhi.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80079e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80079ec:	d012      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80079ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80079f2:	d81a      	bhi.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d022      	beq.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80079f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80079fc:	d115      	bne.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a02:	3308      	adds	r3, #8
 8007a04:	2100      	movs	r1, #0
 8007a06:	4618      	mov	r0, r3
 8007a08:	f000 fb14 	bl	8008034 <RCCEx_PLL2_Config>
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007a12:	e015      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007a14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a18:	3328      	adds	r3, #40	@ 0x28
 8007a1a:	2102      	movs	r1, #2
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f000 fbbb 	bl	8008198 <RCCEx_PLL3_Config>
 8007a22:	4603      	mov	r3, r0
 8007a24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007a28:	e00a      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a30:	e006      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007a32:	bf00      	nop
 8007a34:	e004      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007a36:	bf00      	nop
 8007a38:	e002      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007a3a:	bf00      	nop
 8007a3c:	e000      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007a3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10b      	bne.n	8007a60 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007a48:	4ba0      	ldr	r3, [pc, #640]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007a4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a4c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007a50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a54:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007a58:	4a9c      	ldr	r2, [pc, #624]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007a5a:	430b      	orrs	r3, r1
 8007a5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007a5e:	e003      	b.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007a68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a70:	f002 0308 	and.w	r3, r2, #8
 8007a74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a78:	2300      	movs	r3, #0
 8007a7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007a7e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007a82:	460b      	mov	r3, r1
 8007a84:	4313      	orrs	r3, r2
 8007a86:	d01e      	beq.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007a88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a94:	d10c      	bne.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007a96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a9a:	3328      	adds	r3, #40	@ 0x28
 8007a9c:	2102      	movs	r1, #2
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f000 fb7a 	bl	8008198 <RCCEx_PLL3_Config>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d002      	beq.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007ab0:	4b86      	ldr	r3, [pc, #536]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ab4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007abc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ac0:	4a82      	ldr	r2, [pc, #520]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007ac2:	430b      	orrs	r3, r1
 8007ac4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007ac6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ace:	f002 0310 	and.w	r3, r2, #16
 8007ad2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007adc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	d01e      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007ae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007aee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007af2:	d10c      	bne.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007af8:	3328      	adds	r3, #40	@ 0x28
 8007afa:	2102      	movs	r1, #2
 8007afc:	4618      	mov	r0, r3
 8007afe:	f000 fb4b 	bl	8008198 <RCCEx_PLL3_Config>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d002      	beq.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007b0e:	4b6f      	ldr	r3, [pc, #444]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b12:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007b16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b1e:	4a6b      	ldr	r2, [pc, #428]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007b20:	430b      	orrs	r3, r1
 8007b22:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b2c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007b30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007b32:	2300      	movs	r3, #0
 8007b34:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007b36:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	d03e      	beq.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007b40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007b48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b4c:	d022      	beq.n	8007b94 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007b4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b52:	d81b      	bhi.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d003      	beq.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007b58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b5c:	d00b      	beq.n	8007b76 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007b5e:	e015      	b.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b64:	3308      	adds	r3, #8
 8007b66:	2100      	movs	r1, #0
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f000 fa63 	bl	8008034 <RCCEx_PLL2_Config>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007b74:	e00f      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b7a:	3328      	adds	r3, #40	@ 0x28
 8007b7c:	2102      	movs	r1, #2
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f000 fb0a 	bl	8008198 <RCCEx_PLL3_Config>
 8007b84:	4603      	mov	r3, r0
 8007b86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007b8a:	e004      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b92:	e000      	b.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007b94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10b      	bne.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007b9e:	4b4b      	ldr	r3, [pc, #300]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ba2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007ba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007baa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007bae:	4a47      	ldr	r2, [pc, #284]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007bb0:	430b      	orrs	r3, r1
 8007bb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8007bb4:	e003      	b.n	8007bbe <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007bbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bc6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007bca:	673b      	str	r3, [r7, #112]	@ 0x70
 8007bcc:	2300      	movs	r3, #0
 8007bce:	677b      	str	r3, [r7, #116]	@ 0x74
 8007bd0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	d03b      	beq.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007bda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007be2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007be6:	d01f      	beq.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007be8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007bec:	d818      	bhi.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8007bee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bf2:	d003      	beq.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8007bf4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007bf8:	d007      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8007bfa:	e011      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bfc:	4b33      	ldr	r3, [pc, #204]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c00:	4a32      	ldr	r2, [pc, #200]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007c02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007c08:	e00f      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c0e:	3328      	adds	r3, #40	@ 0x28
 8007c10:	2101      	movs	r1, #1
 8007c12:	4618      	mov	r0, r3
 8007c14:	f000 fac0 	bl	8008198 <RCCEx_PLL3_Config>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8007c1e:	e004      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c26:	e000      	b.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8007c28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d10b      	bne.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c32:	4b26      	ldr	r3, [pc, #152]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c36:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007c3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007c42:	4a22      	ldr	r2, [pc, #136]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007c44:	430b      	orrs	r3, r1
 8007c46:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c48:	e003      	b.n	8007c52 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c4e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007c52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007c5e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c60:	2300      	movs	r3, #0
 8007c62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c64:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007c68:	460b      	mov	r3, r1
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	d034      	beq.n	8007cd8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007c6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d003      	beq.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8007c78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c7c:	d007      	beq.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8007c7e:	e011      	b.n	8007ca4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c80:	4b12      	ldr	r3, [pc, #72]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c84:	4a11      	ldr	r2, [pc, #68]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007c86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007c8c:	e00e      	b.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007c8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c92:	3308      	adds	r3, #8
 8007c94:	2102      	movs	r1, #2
 8007c96:	4618      	mov	r0, r3
 8007c98:	f000 f9cc 	bl	8008034 <RCCEx_PLL2_Config>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007ca2:	e003      	b.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007caa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10d      	bne.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007cb4:	4b05      	ldr	r3, [pc, #20]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007cb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cb8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007cbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cc2:	4a02      	ldr	r2, [pc, #8]	@ (8007ccc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007cc4:	430b      	orrs	r3, r1
 8007cc6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007cc8:	e006      	b.n	8007cd8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8007cca:	bf00      	nop
 8007ccc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cd4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007cd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007ce4:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	667b      	str	r3, [r7, #100]	@ 0x64
 8007cea:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007cee:	460b      	mov	r3, r1
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	d00c      	beq.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007cf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cf8:	3328      	adds	r3, #40	@ 0x28
 8007cfa:	2102      	movs	r1, #2
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f000 fa4b 	bl	8008198 <RCCEx_PLL3_Config>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d002      	beq.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007d0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d16:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007d1a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d20:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007d24:	460b      	mov	r3, r1
 8007d26:	4313      	orrs	r3, r2
 8007d28:	d036      	beq.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007d2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d30:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d34:	d018      	beq.n	8007d68 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8007d36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d3a:	d811      	bhi.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007d3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d40:	d014      	beq.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8007d42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d46:	d80b      	bhi.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d011      	beq.n	8007d70 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8007d4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d50:	d106      	bne.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d52:	4bb7      	ldr	r3, [pc, #732]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d56:	4ab6      	ldr	r2, [pc, #728]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007d58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007d5e:	e008      	b.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d60:	2301      	movs	r3, #1
 8007d62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d66:	e004      	b.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007d68:	bf00      	nop
 8007d6a:	e002      	b.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007d6c:	bf00      	nop
 8007d6e:	e000      	b.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8007d70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d10a      	bne.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007d7a:	4bad      	ldr	r3, [pc, #692]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d7e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007d82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007d88:	4aa9      	ldr	r2, [pc, #676]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007d8a:	430b      	orrs	r3, r1
 8007d8c:	6553      	str	r3, [r2, #84]	@ 0x54
 8007d8e:	e003      	b.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d94:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007d98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007da4:	653b      	str	r3, [r7, #80]	@ 0x50
 8007da6:	2300      	movs	r3, #0
 8007da8:	657b      	str	r3, [r7, #84]	@ 0x54
 8007daa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007dae:	460b      	mov	r3, r1
 8007db0:	4313      	orrs	r3, r2
 8007db2:	d009      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007db4:	4b9e      	ldr	r3, [pc, #632]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007db8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007dbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007dc2:	4a9b      	ldr	r2, [pc, #620]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007dc4:	430b      	orrs	r3, r1
 8007dc6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007dc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007dd4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007dda:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007dde:	460b      	mov	r3, r1
 8007de0:	4313      	orrs	r3, r2
 8007de2:	d009      	beq.n	8007df8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007de4:	4b92      	ldr	r3, [pc, #584]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007de8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007df0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007df2:	4a8f      	ldr	r2, [pc, #572]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007df4:	430b      	orrs	r3, r1
 8007df6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007df8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e00:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007e04:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e06:	2300      	movs	r3, #0
 8007e08:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e0a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007e0e:	460b      	mov	r3, r1
 8007e10:	4313      	orrs	r3, r2
 8007e12:	d00e      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007e14:	4b86      	ldr	r3, [pc, #536]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e16:	691b      	ldr	r3, [r3, #16]
 8007e18:	4a85      	ldr	r2, [pc, #532]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e1a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007e1e:	6113      	str	r3, [r2, #16]
 8007e20:	4b83      	ldr	r3, [pc, #524]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e22:	6919      	ldr	r1, [r3, #16]
 8007e24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e28:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007e2c:	4a80      	ldr	r2, [pc, #512]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e2e:	430b      	orrs	r3, r1
 8007e30:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007e32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e3a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007e3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007e40:	2300      	movs	r3, #0
 8007e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e44:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007e48:	460b      	mov	r3, r1
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	d009      	beq.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007e4e:	4b78      	ldr	r3, [pc, #480]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e52:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007e56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e5c:	4a74      	ldr	r2, [pc, #464]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e5e:	430b      	orrs	r3, r1
 8007e60:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007e62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007e6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e70:	2300      	movs	r3, #0
 8007e72:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e74:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007e78:	460b      	mov	r3, r1
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	d00a      	beq.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007e7e:	4b6c      	ldr	r3, [pc, #432]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e82:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007e86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e8e:	4a68      	ldr	r2, [pc, #416]	@ (8008030 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8007e90:	430b      	orrs	r3, r1
 8007e92:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e9c:	2100      	movs	r1, #0
 8007e9e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007ea0:	f003 0301 	and.w	r3, r3, #1
 8007ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ea6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007eaa:	460b      	mov	r3, r1
 8007eac:	4313      	orrs	r3, r2
 8007eae:	d011      	beq.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007eb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eb4:	3308      	adds	r3, #8
 8007eb6:	2100      	movs	r1, #0
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f000 f8bb 	bl	8008034 <RCCEx_PLL2_Config>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007ec4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d003      	beq.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ecc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ed0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007ed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007edc:	2100      	movs	r1, #0
 8007ede:	6239      	str	r1, [r7, #32]
 8007ee0:	f003 0302 	and.w	r3, r3, #2
 8007ee4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ee6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007eea:	460b      	mov	r3, r1
 8007eec:	4313      	orrs	r3, r2
 8007eee:	d011      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ef4:	3308      	adds	r3, #8
 8007ef6:	2101      	movs	r1, #1
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f000 f89b 	bl	8008034 <RCCEx_PLL2_Config>
 8007efe:	4603      	mov	r3, r0
 8007f00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007f04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d003      	beq.n	8007f14 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007f14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	61b9      	str	r1, [r7, #24]
 8007f20:	f003 0304 	and.w	r3, r3, #4
 8007f24:	61fb      	str	r3, [r7, #28]
 8007f26:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	d011      	beq.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f34:	3308      	adds	r3, #8
 8007f36:	2102      	movs	r1, #2
 8007f38:	4618      	mov	r0, r3
 8007f3a:	f000 f87b 	bl	8008034 <RCCEx_PLL2_Config>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007f44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d003      	beq.n	8007f54 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5c:	2100      	movs	r1, #0
 8007f5e:	6139      	str	r1, [r7, #16]
 8007f60:	f003 0308 	and.w	r3, r3, #8
 8007f64:	617b      	str	r3, [r7, #20]
 8007f66:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007f6a:	460b      	mov	r3, r1
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	d011      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007f70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f74:	3328      	adds	r3, #40	@ 0x28
 8007f76:	2100      	movs	r1, #0
 8007f78:	4618      	mov	r0, r3
 8007f7a:	f000 f90d 	bl	8008198 <RCCEx_PLL3_Config>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8007f84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d003      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f90:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007f94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9c:	2100      	movs	r1, #0
 8007f9e:	60b9      	str	r1, [r7, #8]
 8007fa0:	f003 0310 	and.w	r3, r3, #16
 8007fa4:	60fb      	str	r3, [r7, #12]
 8007fa6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007faa:	460b      	mov	r3, r1
 8007fac:	4313      	orrs	r3, r2
 8007fae:	d011      	beq.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007fb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fb4:	3328      	adds	r3, #40	@ 0x28
 8007fb6:	2101      	movs	r1, #1
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f000 f8ed 	bl	8008198 <RCCEx_PLL3_Config>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8007fc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d003      	beq.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fdc:	2100      	movs	r1, #0
 8007fde:	6039      	str	r1, [r7, #0]
 8007fe0:	f003 0320 	and.w	r3, r3, #32
 8007fe4:	607b      	str	r3, [r7, #4]
 8007fe6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007fea:	460b      	mov	r3, r1
 8007fec:	4313      	orrs	r3, r2
 8007fee:	d011      	beq.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ff0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ff4:	3328      	adds	r3, #40	@ 0x28
 8007ff6:	2102      	movs	r1, #2
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f000 f8cd 	bl	8008198 <RCCEx_PLL3_Config>
 8007ffe:	4603      	mov	r3, r0
 8008000:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008004:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008008:	2b00      	cmp	r3, #0
 800800a:	d003      	beq.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800800c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008010:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8008014:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8008018:	2b00      	cmp	r3, #0
 800801a:	d101      	bne.n	8008020 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800801c:	2300      	movs	r3, #0
 800801e:	e000      	b.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
}
 8008022:	4618      	mov	r0, r3
 8008024:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8008028:	46bd      	mov	sp, r7
 800802a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800802e:	bf00      	nop
 8008030:	58024400 	.word	0x58024400

08008034 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800803e:	2300      	movs	r3, #0
 8008040:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008042:	4b53      	ldr	r3, [pc, #332]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008046:	f003 0303 	and.w	r3, r3, #3
 800804a:	2b03      	cmp	r3, #3
 800804c:	d101      	bne.n	8008052 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800804e:	2301      	movs	r3, #1
 8008050:	e099      	b.n	8008186 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008052:	4b4f      	ldr	r3, [pc, #316]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a4e      	ldr	r2, [pc, #312]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008058:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800805c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800805e:	f7f9 fe99 	bl	8001d94 <HAL_GetTick>
 8008062:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008064:	e008      	b.n	8008078 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008066:	f7f9 fe95 	bl	8001d94 <HAL_GetTick>
 800806a:	4602      	mov	r2, r0
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	1ad3      	subs	r3, r2, r3
 8008070:	2b02      	cmp	r3, #2
 8008072:	d901      	bls.n	8008078 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008074:	2303      	movs	r3, #3
 8008076:	e086      	b.n	8008186 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008078:	4b45      	ldr	r3, [pc, #276]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008080:	2b00      	cmp	r3, #0
 8008082:	d1f0      	bne.n	8008066 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008084:	4b42      	ldr	r3, [pc, #264]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008088:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	031b      	lsls	r3, r3, #12
 8008092:	493f      	ldr	r1, [pc, #252]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008094:	4313      	orrs	r3, r2
 8008096:	628b      	str	r3, [r1, #40]	@ 0x28
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	3b01      	subs	r3, #1
 800809e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	3b01      	subs	r3, #1
 80080a8:	025b      	lsls	r3, r3, #9
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	431a      	orrs	r2, r3
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	3b01      	subs	r3, #1
 80080b4:	041b      	lsls	r3, r3, #16
 80080b6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80080ba:	431a      	orrs	r2, r3
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	691b      	ldr	r3, [r3, #16]
 80080c0:	3b01      	subs	r3, #1
 80080c2:	061b      	lsls	r3, r3, #24
 80080c4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80080c8:	4931      	ldr	r1, [pc, #196]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 80080ca:	4313      	orrs	r3, r2
 80080cc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80080ce:	4b30      	ldr	r3, [pc, #192]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 80080d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	695b      	ldr	r3, [r3, #20]
 80080da:	492d      	ldr	r1, [pc, #180]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 80080dc:	4313      	orrs	r3, r2
 80080de:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80080e0:	4b2b      	ldr	r3, [pc, #172]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 80080e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e4:	f023 0220 	bic.w	r2, r3, #32
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	699b      	ldr	r3, [r3, #24]
 80080ec:	4928      	ldr	r1, [pc, #160]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 80080ee:	4313      	orrs	r3, r2
 80080f0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80080f2:	4b27      	ldr	r3, [pc, #156]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 80080f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080f6:	4a26      	ldr	r2, [pc, #152]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 80080f8:	f023 0310 	bic.w	r3, r3, #16
 80080fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80080fe:	4b24      	ldr	r3, [pc, #144]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008100:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008102:	4b24      	ldr	r3, [pc, #144]	@ (8008194 <RCCEx_PLL2_Config+0x160>)
 8008104:	4013      	ands	r3, r2
 8008106:	687a      	ldr	r2, [r7, #4]
 8008108:	69d2      	ldr	r2, [r2, #28]
 800810a:	00d2      	lsls	r2, r2, #3
 800810c:	4920      	ldr	r1, [pc, #128]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 800810e:	4313      	orrs	r3, r2
 8008110:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008112:	4b1f      	ldr	r3, [pc, #124]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008116:	4a1e      	ldr	r2, [pc, #120]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008118:	f043 0310 	orr.w	r3, r3, #16
 800811c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d106      	bne.n	8008132 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008124:	4b1a      	ldr	r3, [pc, #104]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008128:	4a19      	ldr	r2, [pc, #100]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 800812a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800812e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008130:	e00f      	b.n	8008152 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	2b01      	cmp	r3, #1
 8008136:	d106      	bne.n	8008146 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008138:	4b15      	ldr	r3, [pc, #84]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 800813a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800813c:	4a14      	ldr	r2, [pc, #80]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 800813e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008142:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008144:	e005      	b.n	8008152 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008146:	4b12      	ldr	r3, [pc, #72]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800814a:	4a11      	ldr	r2, [pc, #68]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 800814c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008150:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008152:	4b0f      	ldr	r3, [pc, #60]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a0e      	ldr	r2, [pc, #56]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 8008158:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800815c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800815e:	f7f9 fe19 	bl	8001d94 <HAL_GetTick>
 8008162:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008164:	e008      	b.n	8008178 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008166:	f7f9 fe15 	bl	8001d94 <HAL_GetTick>
 800816a:	4602      	mov	r2, r0
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	1ad3      	subs	r3, r2, r3
 8008170:	2b02      	cmp	r3, #2
 8008172:	d901      	bls.n	8008178 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008174:	2303      	movs	r3, #3
 8008176:	e006      	b.n	8008186 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008178:	4b05      	ldr	r3, [pc, #20]	@ (8008190 <RCCEx_PLL2_Config+0x15c>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008180:	2b00      	cmp	r3, #0
 8008182:	d0f0      	beq.n	8008166 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008184:	7bfb      	ldrb	r3, [r7, #15]
}
 8008186:	4618      	mov	r0, r3
 8008188:	3710      	adds	r7, #16
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}
 800818e:	bf00      	nop
 8008190:	58024400 	.word	0x58024400
 8008194:	ffff0007 	.word	0xffff0007

08008198 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b084      	sub	sp, #16
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80081a2:	2300      	movs	r3, #0
 80081a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80081a6:	4b53      	ldr	r3, [pc, #332]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80081a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081aa:	f003 0303 	and.w	r3, r3, #3
 80081ae:	2b03      	cmp	r3, #3
 80081b0:	d101      	bne.n	80081b6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	e099      	b.n	80082ea <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80081b6:	4b4f      	ldr	r3, [pc, #316]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a4e      	ldr	r2, [pc, #312]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80081bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081c2:	f7f9 fde7 	bl	8001d94 <HAL_GetTick>
 80081c6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80081c8:	e008      	b.n	80081dc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80081ca:	f7f9 fde3 	bl	8001d94 <HAL_GetTick>
 80081ce:	4602      	mov	r2, r0
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	1ad3      	subs	r3, r2, r3
 80081d4:	2b02      	cmp	r3, #2
 80081d6:	d901      	bls.n	80081dc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80081d8:	2303      	movs	r3, #3
 80081da:	e086      	b.n	80082ea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80081dc:	4b45      	ldr	r3, [pc, #276]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d1f0      	bne.n	80081ca <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80081e8:	4b42      	ldr	r3, [pc, #264]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80081ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ec:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	051b      	lsls	r3, r3, #20
 80081f6:	493f      	ldr	r1, [pc, #252]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80081f8:	4313      	orrs	r3, r2
 80081fa:	628b      	str	r3, [r1, #40]	@ 0x28
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	3b01      	subs	r3, #1
 8008202:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	689b      	ldr	r3, [r3, #8]
 800820a:	3b01      	subs	r3, #1
 800820c:	025b      	lsls	r3, r3, #9
 800820e:	b29b      	uxth	r3, r3
 8008210:	431a      	orrs	r2, r3
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	3b01      	subs	r3, #1
 8008218:	041b      	lsls	r3, r3, #16
 800821a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800821e:	431a      	orrs	r2, r3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	691b      	ldr	r3, [r3, #16]
 8008224:	3b01      	subs	r3, #1
 8008226:	061b      	lsls	r3, r3, #24
 8008228:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800822c:	4931      	ldr	r1, [pc, #196]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 800822e:	4313      	orrs	r3, r2
 8008230:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008232:	4b30      	ldr	r3, [pc, #192]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 8008234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008236:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	695b      	ldr	r3, [r3, #20]
 800823e:	492d      	ldr	r1, [pc, #180]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 8008240:	4313      	orrs	r3, r2
 8008242:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008244:	4b2b      	ldr	r3, [pc, #172]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 8008246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008248:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	699b      	ldr	r3, [r3, #24]
 8008250:	4928      	ldr	r1, [pc, #160]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 8008252:	4313      	orrs	r3, r2
 8008254:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008256:	4b27      	ldr	r3, [pc, #156]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 8008258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800825a:	4a26      	ldr	r2, [pc, #152]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 800825c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008260:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008262:	4b24      	ldr	r3, [pc, #144]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 8008264:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008266:	4b24      	ldr	r3, [pc, #144]	@ (80082f8 <RCCEx_PLL3_Config+0x160>)
 8008268:	4013      	ands	r3, r2
 800826a:	687a      	ldr	r2, [r7, #4]
 800826c:	69d2      	ldr	r2, [r2, #28]
 800826e:	00d2      	lsls	r2, r2, #3
 8008270:	4920      	ldr	r1, [pc, #128]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 8008272:	4313      	orrs	r3, r2
 8008274:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008276:	4b1f      	ldr	r3, [pc, #124]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 8008278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800827a:	4a1e      	ldr	r2, [pc, #120]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 800827c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008280:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d106      	bne.n	8008296 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008288:	4b1a      	ldr	r3, [pc, #104]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 800828a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800828c:	4a19      	ldr	r2, [pc, #100]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 800828e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008292:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008294:	e00f      	b.n	80082b6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	2b01      	cmp	r3, #1
 800829a:	d106      	bne.n	80082aa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800829c:	4b15      	ldr	r3, [pc, #84]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 800829e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082a0:	4a14      	ldr	r2, [pc, #80]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80082a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80082a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80082a8:	e005      	b.n	80082b6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80082aa:	4b12      	ldr	r3, [pc, #72]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80082ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ae:	4a11      	ldr	r2, [pc, #68]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80082b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80082b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80082b6:	4b0f      	ldr	r3, [pc, #60]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4a0e      	ldr	r2, [pc, #56]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80082bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80082c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80082c2:	f7f9 fd67 	bl	8001d94 <HAL_GetTick>
 80082c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80082c8:	e008      	b.n	80082dc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80082ca:	f7f9 fd63 	bl	8001d94 <HAL_GetTick>
 80082ce:	4602      	mov	r2, r0
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	1ad3      	subs	r3, r2, r3
 80082d4:	2b02      	cmp	r3, #2
 80082d6:	d901      	bls.n	80082dc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80082d8:	2303      	movs	r3, #3
 80082da:	e006      	b.n	80082ea <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80082dc:	4b05      	ldr	r3, [pc, #20]	@ (80082f4 <RCCEx_PLL3_Config+0x15c>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d0f0      	beq.n	80082ca <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80082e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3710      	adds	r7, #16
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}
 80082f2:	bf00      	nop
 80082f4:	58024400 	.word	0x58024400
 80082f8:	ffff0007 	.word	0xffff0007

080082fc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b084      	sub	sp, #16
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d101      	bne.n	800830e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800830a:	2301      	movs	r3, #1
 800830c:	e10f      	b.n	800852e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2200      	movs	r2, #0
 8008312:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a87      	ldr	r2, [pc, #540]	@ (8008538 <HAL_SPI_Init+0x23c>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d00f      	beq.n	800833e <HAL_SPI_Init+0x42>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a86      	ldr	r2, [pc, #536]	@ (800853c <HAL_SPI_Init+0x240>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d00a      	beq.n	800833e <HAL_SPI_Init+0x42>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a84      	ldr	r2, [pc, #528]	@ (8008540 <HAL_SPI_Init+0x244>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d005      	beq.n	800833e <HAL_SPI_Init+0x42>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	68db      	ldr	r3, [r3, #12]
 8008336:	2b0f      	cmp	r3, #15
 8008338:	d901      	bls.n	800833e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800833a:	2301      	movs	r3, #1
 800833c:	e0f7      	b.n	800852e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 fff2 	bl	8009328 <SPI_GetPacketSize>
 8008344:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a7b      	ldr	r2, [pc, #492]	@ (8008538 <HAL_SPI_Init+0x23c>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d00c      	beq.n	800836a <HAL_SPI_Init+0x6e>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a79      	ldr	r2, [pc, #484]	@ (800853c <HAL_SPI_Init+0x240>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d007      	beq.n	800836a <HAL_SPI_Init+0x6e>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a78      	ldr	r2, [pc, #480]	@ (8008540 <HAL_SPI_Init+0x244>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d002      	beq.n	800836a <HAL_SPI_Init+0x6e>
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2b08      	cmp	r3, #8
 8008368:	d811      	bhi.n	800838e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800836e:	4a72      	ldr	r2, [pc, #456]	@ (8008538 <HAL_SPI_Init+0x23c>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d009      	beq.n	8008388 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a70      	ldr	r2, [pc, #448]	@ (800853c <HAL_SPI_Init+0x240>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d004      	beq.n	8008388 <HAL_SPI_Init+0x8c>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a6f      	ldr	r2, [pc, #444]	@ (8008540 <HAL_SPI_Init+0x244>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d104      	bne.n	8008392 <HAL_SPI_Init+0x96>
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2b10      	cmp	r3, #16
 800838c:	d901      	bls.n	8008392 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800838e:	2301      	movs	r3, #1
 8008390:	e0cd      	b.n	800852e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008398:	b2db      	uxtb	r3, r3
 800839a:	2b00      	cmp	r3, #0
 800839c:	d106      	bne.n	80083ac <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f7f8 ff28 	bl	80011fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2202      	movs	r2, #2
 80083b0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	681a      	ldr	r2, [r3, #0]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f022 0201 	bic.w	r2, r2, #1
 80083c2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80083ce:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	699b      	ldr	r3, [r3, #24]
 80083d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083d8:	d119      	bne.n	800840e <HAL_SPI_Init+0x112>
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083e2:	d103      	bne.n	80083ec <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d008      	beq.n	80083fe <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d10c      	bne.n	800840e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80083f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083fc:	d107      	bne.n	800840e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800840c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008416:	2b00      	cmp	r3, #0
 8008418:	d00f      	beq.n	800843a <HAL_SPI_Init+0x13e>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	68db      	ldr	r3, [r3, #12]
 800841e:	2b06      	cmp	r3, #6
 8008420:	d90b      	bls.n	800843a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	430a      	orrs	r2, r1
 8008436:	601a      	str	r2, [r3, #0]
 8008438:	e007      	b.n	800844a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	681a      	ldr	r2, [r3, #0]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008448:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	69da      	ldr	r2, [r3, #28]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008452:	431a      	orrs	r2, r3
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	431a      	orrs	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800845c:	ea42 0103 	orr.w	r1, r2, r3
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	68da      	ldr	r2, [r3, #12]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	430a      	orrs	r2, r1
 800846a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008474:	431a      	orrs	r2, r3
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800847a:	431a      	orrs	r2, r3
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	699b      	ldr	r3, [r3, #24]
 8008480:	431a      	orrs	r2, r3
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	691b      	ldr	r3, [r3, #16]
 8008486:	431a      	orrs	r2, r3
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	695b      	ldr	r3, [r3, #20]
 800848c:	431a      	orrs	r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6a1b      	ldr	r3, [r3, #32]
 8008492:	431a      	orrs	r2, r3
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	431a      	orrs	r2, r3
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800849e:	431a      	orrs	r2, r3
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	689b      	ldr	r3, [r3, #8]
 80084a4:	431a      	orrs	r2, r3
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80084aa:	ea42 0103 	orr.w	r1, r2, r3
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	430a      	orrs	r2, r1
 80084b8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d113      	bne.n	80084ea <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	689b      	ldr	r3, [r3, #8]
 80084c8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084d4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80084e8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f022 0201 	bic.w	r2, r2, #1
 80084f8:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008502:	2b00      	cmp	r3, #0
 8008504:	d00a      	beq.n	800851c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	68db      	ldr	r3, [r3, #12]
 800850c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	430a      	orrs	r2, r1
 800851a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	3710      	adds	r7, #16
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
 8008536:	bf00      	nop
 8008538:	40013000 	.word	0x40013000
 800853c:	40003800 	.word	0x40003800
 8008540:	40003c00 	.word	0x40003c00

08008544 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b088      	sub	sp, #32
 8008548:	af02      	add	r7, sp, #8
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	603b      	str	r3, [r7, #0]
 8008550:	4613      	mov	r3, r2
 8008552:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	3320      	adds	r3, #32
 800855a:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800855c:	f7f9 fc1a 	bl	8001d94 <HAL_GetTick>
 8008560:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008568:	b2db      	uxtb	r3, r3
 800856a:	2b01      	cmp	r3, #1
 800856c:	d001      	beq.n	8008572 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800856e:	2302      	movs	r3, #2
 8008570:	e1d1      	b.n	8008916 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d002      	beq.n	800857e <HAL_SPI_Transmit+0x3a>
 8008578:	88fb      	ldrh	r3, [r7, #6]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d101      	bne.n	8008582 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800857e:	2301      	movs	r3, #1
 8008580:	e1c9      	b.n	8008916 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008588:	2b01      	cmp	r3, #1
 800858a:	d101      	bne.n	8008590 <HAL_SPI_Transmit+0x4c>
 800858c:	2302      	movs	r3, #2
 800858e:	e1c2      	b.n	8008916 <HAL_SPI_Transmit+0x3d2>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2201      	movs	r2, #1
 8008594:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2203      	movs	r2, #3
 800859c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	68ba      	ldr	r2, [r7, #8]
 80085ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	88fa      	ldrh	r2, [r7, #6]
 80085b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	88fa      	ldrh	r2, [r7, #6]
 80085ba:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2200      	movs	r2, #0
 80085c2:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2200      	movs	r2, #0
 80085c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2200      	movs	r2, #0
 80085d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2200      	movs	r2, #0
 80085d8:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2200      	movs	r2, #0
 80085de:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	689b      	ldr	r3, [r3, #8]
 80085e4:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80085e8:	d108      	bne.n	80085fc <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80085f8:	601a      	str	r2, [r3, #0]
 80085fa:	e009      	b.n	8008610 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	68db      	ldr	r3, [r3, #12]
 8008602:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800860e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	685a      	ldr	r2, [r3, #4]
 8008616:	4b96      	ldr	r3, [pc, #600]	@ (8008870 <HAL_SPI_Transmit+0x32c>)
 8008618:	4013      	ands	r3, r2
 800861a:	88f9      	ldrh	r1, [r7, #6]
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	6812      	ldr	r2, [r2, #0]
 8008620:	430b      	orrs	r3, r1
 8008622:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f042 0201 	orr.w	r2, r2, #1
 8008632:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800863c:	d107      	bne.n	800864e <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800864c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	2b0f      	cmp	r3, #15
 8008654:	d947      	bls.n	80086e6 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008656:	e03f      	b.n	80086d8 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	695b      	ldr	r3, [r3, #20]
 800865e:	f003 0302 	and.w	r3, r3, #2
 8008662:	2b02      	cmp	r3, #2
 8008664:	d114      	bne.n	8008690 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	6812      	ldr	r2, [r2, #0]
 8008670:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008676:	1d1a      	adds	r2, r3, #4
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008682:	b29b      	uxth	r3, r3
 8008684:	3b01      	subs	r3, #1
 8008686:	b29a      	uxth	r2, r3
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800868e:	e023      	b.n	80086d8 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008690:	f7f9 fb80 	bl	8001d94 <HAL_GetTick>
 8008694:	4602      	mov	r2, r0
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	1ad3      	subs	r3, r2, r3
 800869a:	683a      	ldr	r2, [r7, #0]
 800869c:	429a      	cmp	r2, r3
 800869e:	d803      	bhi.n	80086a8 <HAL_SPI_Transmit+0x164>
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086a6:	d102      	bne.n	80086ae <HAL_SPI_Transmit+0x16a>
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d114      	bne.n	80086d8 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80086ae:	68f8      	ldr	r0, [r7, #12]
 80086b0:	f000 fd6c 	bl	800918c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80086ba:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2200      	movs	r2, #0
 80086d0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80086d4:	2303      	movs	r3, #3
 80086d6:	e11e      	b.n	8008916 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80086de:	b29b      	uxth	r3, r3
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d1b9      	bne.n	8008658 <HAL_SPI_Transmit+0x114>
 80086e4:	e0f1      	b.n	80088ca <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	68db      	ldr	r3, [r3, #12]
 80086ea:	2b07      	cmp	r3, #7
 80086ec:	f240 80e6 	bls.w	80088bc <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80086f0:	e05d      	b.n	80087ae <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	695b      	ldr	r3, [r3, #20]
 80086f8:	f003 0302 	and.w	r3, r3, #2
 80086fc:	2b02      	cmp	r3, #2
 80086fe:	d132      	bne.n	8008766 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008706:	b29b      	uxth	r3, r3
 8008708:	2b01      	cmp	r3, #1
 800870a:	d918      	bls.n	800873e <HAL_SPI_Transmit+0x1fa>
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008710:	2b00      	cmp	r3, #0
 8008712:	d014      	beq.n	800873e <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	6812      	ldr	r2, [r2, #0]
 800871e:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008724:	1d1a      	adds	r2, r3, #4
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008730:	b29b      	uxth	r3, r3
 8008732:	3b02      	subs	r3, #2
 8008734:	b29a      	uxth	r2, r3
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800873c:	e037      	b.n	80087ae <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008742:	881a      	ldrh	r2, [r3, #0]
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800874c:	1c9a      	adds	r2, r3, #2
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008758:	b29b      	uxth	r3, r3
 800875a:	3b01      	subs	r3, #1
 800875c:	b29a      	uxth	r2, r3
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008764:	e023      	b.n	80087ae <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008766:	f7f9 fb15 	bl	8001d94 <HAL_GetTick>
 800876a:	4602      	mov	r2, r0
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	1ad3      	subs	r3, r2, r3
 8008770:	683a      	ldr	r2, [r7, #0]
 8008772:	429a      	cmp	r2, r3
 8008774:	d803      	bhi.n	800877e <HAL_SPI_Transmit+0x23a>
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800877c:	d102      	bne.n	8008784 <HAL_SPI_Transmit+0x240>
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d114      	bne.n	80087ae <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008784:	68f8      	ldr	r0, [r7, #12]
 8008786:	f000 fd01 	bl	800918c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008790:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2201      	movs	r2, #1
 800879e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	2200      	movs	r2, #0
 80087a6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80087aa:	2303      	movs	r3, #3
 80087ac:	e0b3      	b.n	8008916 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d19b      	bne.n	80086f2 <HAL_SPI_Transmit+0x1ae>
 80087ba:	e086      	b.n	80088ca <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	695b      	ldr	r3, [r3, #20]
 80087c2:	f003 0302 	and.w	r3, r3, #2
 80087c6:	2b02      	cmp	r3, #2
 80087c8:	d154      	bne.n	8008874 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80087d0:	b29b      	uxth	r3, r3
 80087d2:	2b03      	cmp	r3, #3
 80087d4:	d918      	bls.n	8008808 <HAL_SPI_Transmit+0x2c4>
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087da:	2b40      	cmp	r3, #64	@ 0x40
 80087dc:	d914      	bls.n	8008808 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	6812      	ldr	r2, [r2, #0]
 80087e8:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087ee:	1d1a      	adds	r2, r3, #4
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80087fa:	b29b      	uxth	r3, r3
 80087fc:	3b04      	subs	r3, #4
 80087fe:	b29a      	uxth	r2, r3
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008806:	e059      	b.n	80088bc <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800880e:	b29b      	uxth	r3, r3
 8008810:	2b01      	cmp	r3, #1
 8008812:	d917      	bls.n	8008844 <HAL_SPI_Transmit+0x300>
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008818:	2b00      	cmp	r3, #0
 800881a:	d013      	beq.n	8008844 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008820:	881a      	ldrh	r2, [r3, #0]
 8008822:	697b      	ldr	r3, [r7, #20]
 8008824:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800882a:	1c9a      	adds	r2, r3, #2
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008836:	b29b      	uxth	r3, r3
 8008838:	3b02      	subs	r3, #2
 800883a:	b29a      	uxth	r2, r3
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8008842:	e03b      	b.n	80088bc <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	3320      	adds	r3, #32
 800884e:	7812      	ldrb	r2, [r2, #0]
 8008850:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008856:	1c5a      	adds	r2, r3, #1
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008862:	b29b      	uxth	r3, r3
 8008864:	3b01      	subs	r3, #1
 8008866:	b29a      	uxth	r2, r3
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800886e:	e025      	b.n	80088bc <HAL_SPI_Transmit+0x378>
 8008870:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008874:	f7f9 fa8e 	bl	8001d94 <HAL_GetTick>
 8008878:	4602      	mov	r2, r0
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	1ad3      	subs	r3, r2, r3
 800887e:	683a      	ldr	r2, [r7, #0]
 8008880:	429a      	cmp	r2, r3
 8008882:	d803      	bhi.n	800888c <HAL_SPI_Transmit+0x348>
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800888a:	d102      	bne.n	8008892 <HAL_SPI_Transmit+0x34e>
 800888c:	683b      	ldr	r3, [r7, #0]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d114      	bne.n	80088bc <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008892:	68f8      	ldr	r0, [r7, #12]
 8008894:	f000 fc7a 	bl	800918c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800889e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2201      	movs	r2, #1
 80088ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	2200      	movs	r2, #0
 80088b4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80088b8:	2303      	movs	r3, #3
 80088ba:	e02c      	b.n	8008916 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80088c2:	b29b      	uxth	r3, r3
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f47f af79 	bne.w	80087bc <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	9300      	str	r3, [sp, #0]
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	2200      	movs	r2, #0
 80088d2:	2108      	movs	r1, #8
 80088d4:	68f8      	ldr	r0, [r7, #12]
 80088d6:	f000 fcf9 	bl	80092cc <SPI_WaitOnFlagUntilTimeout>
 80088da:	4603      	mov	r3, r0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d007      	beq.n	80088f0 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088e6:	f043 0220 	orr.w	r2, r3, #32
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80088f0:	68f8      	ldr	r0, [r7, #12]
 80088f2:	f000 fc4b 	bl	800918c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2201      	movs	r2, #1
 80088fa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2200      	movs	r2, #0
 8008902:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800890c:	2b00      	cmp	r3, #0
 800890e:	d001      	beq.n	8008914 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8008910:	2301      	movs	r3, #1
 8008912:	e000      	b.n	8008916 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8008914:	2300      	movs	r3, #0
  }
}
 8008916:	4618      	mov	r0, r3
 8008918:	3718      	adds	r7, #24
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop

08008920 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size   : amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 8008920:	b480      	push	{r7}
 8008922:	b087      	sub	sp, #28
 8008924:	af00      	add	r7, sp, #0
 8008926:	60f8      	str	r0, [r7, #12]
 8008928:	60b9      	str	r1, [r7, #8]
 800892a:	607a      	str	r2, [r7, #4]
 800892c:	807b      	strh	r3, [r7, #2]
  uint32_t tmp_TxXferCount;
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	3320      	adds	r3, #32
 8008934:	613b      	str	r3, [r7, #16]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800893c:	b2db      	uxtb	r3, r3
 800893e:	2b01      	cmp	r3, #1
 8008940:	d001      	beq.n	8008946 <HAL_SPI_TransmitReceive_IT+0x26>
  {
    return HAL_BUSY;
 8008942:	2302      	movs	r3, #2
 8008944:	e0e9      	b.n	8008b1a <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d005      	beq.n	8008958 <HAL_SPI_TransmitReceive_IT+0x38>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d002      	beq.n	8008958 <HAL_SPI_TransmitReceive_IT+0x38>
 8008952:	887b      	ldrh	r3, [r7, #2]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d101      	bne.n	800895c <HAL_SPI_TransmitReceive_IT+0x3c>
  {
    return HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	e0de      	b.n	8008b1a <HAL_SPI_TransmitReceive_IT+0x1fa>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8008962:	2b01      	cmp	r3, #1
 8008964:	d101      	bne.n	800896a <HAL_SPI_TransmitReceive_IT+0x4a>
 8008966:	2302      	movs	r3, #2
 8008968:	e0d7      	b.n	8008b1a <HAL_SPI_TransmitReceive_IT+0x1fa>
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	2201      	movs	r2, #1
 800896e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2205      	movs	r2, #5
 8008976:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2200      	movs	r2, #0
 800897e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	68ba      	ldr	r2, [r7, #8]
 8008986:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	887a      	ldrh	r2, [r7, #2]
 800898c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	887a      	ldrh	r2, [r7, #2]
 8008994:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	887a      	ldrh	r2, [r7, #2]
 80089a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	887a      	ldrh	r2, [r7, #2]
 80089aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  tmp_TxXferCount   = hspi->TxXferCount;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	617b      	str	r3, [r7, #20]
  hspi->Reload.pTxBuffPtr  = NULL;
  hspi->Reload.TxXferSize  = NULL;
#endif /* USE_SPI_RELOAD_TRANSFER */

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	68db      	ldr	r3, [r3, #12]
 80089bc:	2b0f      	cmp	r3, #15
 80089be:	d906      	bls.n	80089ce <HAL_SPI_TransmitReceive_IT+0xae>
  {
    hspi->TxISR     = SPI_TxISR_32BIT;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	4a59      	ldr	r2, [pc, #356]	@ (8008b28 <HAL_SPI_TransmitReceive_IT+0x208>)
 80089c4:	675a      	str	r2, [r3, #116]	@ 0x74
    hspi->RxISR     = SPI_RxISR_32BIT;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	4a58      	ldr	r2, [pc, #352]	@ (8008b2c <HAL_SPI_TransmitReceive_IT+0x20c>)
 80089ca:	671a      	str	r2, [r3, #112]	@ 0x70
 80089cc:	e010      	b.n	80089f0 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	2b07      	cmp	r3, #7
 80089d4:	d906      	bls.n	80089e4 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_RxISR_16BIT;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	4a55      	ldr	r2, [pc, #340]	@ (8008b30 <HAL_SPI_TransmitReceive_IT+0x210>)
 80089da:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_16BIT;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	4a55      	ldr	r2, [pc, #340]	@ (8008b34 <HAL_SPI_TransmitReceive_IT+0x214>)
 80089e0:	675a      	str	r2, [r3, #116]	@ 0x74
 80089e2:	e005      	b.n	80089f0 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_RxISR_8BIT;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	4a54      	ldr	r2, [pc, #336]	@ (8008b38 <HAL_SPI_TransmitReceive_IT+0x218>)
 80089e8:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->TxISR     = SPI_TxISR_8BIT;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	4a53      	ldr	r2, [pc, #332]	@ (8008b3c <HAL_SPI_TransmitReceive_IT+0x21c>)
 80089ee:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68da      	ldr	r2, [r3, #12]
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 80089fe:	60da      	str	r2, [r3, #12]

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	685a      	ldr	r2, [r3, #4]
 8008a06:	4b4e      	ldr	r3, [pc, #312]	@ (8008b40 <HAL_SPI_TransmitReceive_IT+0x220>)
 8008a08:	4013      	ands	r3, r2
 8008a0a:	8879      	ldrh	r1, [r7, #2]
 8008a0c:	68fa      	ldr	r2, [r7, #12]
 8008a0e:	6812      	ldr	r2, [r2, #0]
 8008a10:	430b      	orrs	r3, r1
 8008a12:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f042 0201 	orr.w	r2, r2, #1
 8008a22:	601a      	str	r2, [r3, #0]

  /* Fill in the TxFIFO */
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8008a24:	e054      	b.n	8008ad0 <HAL_SPI_TransmitReceive_IT+0x1b0>
  {
    /* Transmit data in 32 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	68db      	ldr	r3, [r3, #12]
 8008a2a:	2b0f      	cmp	r3, #15
 8008a2c:	d919      	bls.n	8008a62 <HAL_SPI_TransmitReceive_IT+0x142>
    {
      *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	6812      	ldr	r2, [r2, #0]
 8008a38:	621a      	str	r2, [r3, #32]
      hspi->pTxBuffPtr += sizeof(uint32_t);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a3e:	1d1a      	adds	r2, r3, #4
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008a4a:	b29b      	uxth	r3, r3
 8008a4c:	3b01      	subs	r3, #1
 8008a4e:	b29a      	uxth	r2, r3
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008a5c:	b29b      	uxth	r3, r3
 8008a5e:	617b      	str	r3, [r7, #20]
 8008a60:	e036      	b.n	8008ad0 <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 16 Bit mode */
    else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	2b07      	cmp	r3, #7
 8008a68:	d918      	bls.n	8008a9c <HAL_SPI_TransmitReceive_IT+0x17c>
    {
#if defined (__GNUC__)
      *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a6e:	881a      	ldrh	r2, [r3, #0]
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	801a      	strh	r2, [r3, #0]
#else
      *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a78:	1c9a      	adds	r2, r3, #2
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008a84:	b29b      	uxth	r3, r3
 8008a86:	3b01      	subs	r3, #1
 8008a88:	b29a      	uxth	r2, r3
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008a96:	b29b      	uxth	r3, r3
 8008a98:	617b      	str	r3, [r7, #20]
 8008a9a:	e019      	b.n	8008ad0 <HAL_SPI_TransmitReceive_IT+0x1b0>
    }
    /* Transmit data in 8 Bit mode */
    else
    {
      *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	3320      	adds	r3, #32
 8008aa6:	7812      	ldrb	r2, [r2, #0]
 8008aa8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008aae:	1c5a      	adds	r2, r3, #1
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	65da      	str	r2, [r3, #92]	@ 0x5c
      hspi->TxXferCount--;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008aba:	b29b      	uxth	r3, r3
 8008abc:	3b01      	subs	r3, #1
 8008abe:	b29a      	uxth	r2, r3
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      tmp_TxXferCount = hspi->TxXferCount;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8008acc:	b29b      	uxth	r3, r3
 8008ace:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	695b      	ldr	r3, [r3, #20]
 8008ad6:	f003 0302 	and.w	r3, r3, #2
 8008ada:	2b02      	cmp	r3, #2
 8008adc:	d102      	bne.n	8008ae4 <HAL_SPI_TransmitReceive_IT+0x1c4>
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d1a0      	bne.n	8008a26 <HAL_SPI_TransmitReceive_IT+0x106>
    }
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Enable EOT, DXP, UDR, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR |
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	6919      	ldr	r1, [r3, #16]
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	f240 736c 	movw	r3, #1900	@ 0x76c
 8008afa:	430b      	orrs	r3, r1
 8008afc:	6113      	str	r3, [r2, #16]
                             SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b06:	d107      	bne.n	8008b18 <HAL_SPI_TransmitReceive_IT+0x1f8>
  {
    /* Start Master transfer */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	681a      	ldr	r2, [r3, #0]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b16:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	371c      	adds	r7, #28
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr
 8008b26:	bf00      	nop
 8008b28:	08009133 	.word	0x08009133
 8008b2c:	08009023 	.word	0x08009023
 8008b30:	08008fc3 	.word	0x08008fc3
 8008b34:	080090d5 	.word	0x080090d5
 8008b38:	08008f65 	.word	0x08008f65
 8008b3c:	0800907b 	.word	0x0800907b
 8008b40:	ffff0000 	.word	0xffff0000

08008b44 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b08a      	sub	sp, #40	@ 0x28
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	691b      	ldr	r3, [r3, #16]
 8008b52:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	695b      	ldr	r3, [r3, #20]
 8008b5a:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8008b5c:	6a3a      	ldr	r2, [r7, #32]
 8008b5e:	69fb      	ldr	r3, [r7, #28]
 8008b60:	4013      	ands	r3, r2
 8008b62:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008b76:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	3330      	adds	r3, #48	@ 0x30
 8008b7e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008b80:	69fb      	ldr	r3, [r7, #28]
 8008b82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d010      	beq.n	8008bac <HAL_SPI_IRQHandler+0x68>
 8008b8a:	6a3b      	ldr	r3, [r7, #32]
 8008b8c:	f003 0308 	and.w	r3, r3, #8
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d00b      	beq.n	8008bac <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	699a      	ldr	r2, [r3, #24]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ba2:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 f9b9 	bl	8008f1c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8008baa:	e192      	b.n	8008ed2 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008bac:	69bb      	ldr	r3, [r7, #24]
 8008bae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d113      	bne.n	8008bde <HAL_SPI_IRQHandler+0x9a>
 8008bb6:	69bb      	ldr	r3, [r7, #24]
 8008bb8:	f003 0320 	and.w	r3, r3, #32
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d10e      	bne.n	8008bde <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8008bc0:	69bb      	ldr	r3, [r7, #24]
 8008bc2:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d009      	beq.n	8008bde <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	4798      	blx	r3
    handled = 1UL;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008bde:	69bb      	ldr	r3, [r7, #24]
 8008be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d10f      	bne.n	8008c08 <HAL_SPI_IRQHandler+0xc4>
 8008be8:	69bb      	ldr	r3, [r7, #24]
 8008bea:	f003 0301 	and.w	r3, r3, #1
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d00a      	beq.n	8008c08 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008bf2:	69bb      	ldr	r3, [r7, #24]
 8008bf4:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d105      	bne.n	8008c08 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	4798      	blx	r3
    handled = 1UL;
 8008c04:	2301      	movs	r3, #1
 8008c06:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008c08:	69bb      	ldr	r3, [r7, #24]
 8008c0a:	f003 0320 	and.w	r3, r3, #32
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d10f      	bne.n	8008c32 <HAL_SPI_IRQHandler+0xee>
 8008c12:	69bb      	ldr	r3, [r7, #24]
 8008c14:	f003 0302 	and.w	r3, r3, #2
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d00a      	beq.n	8008c32 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008c1c:	69bb      	ldr	r3, [r7, #24]
 8008c1e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d105      	bne.n	8008c32 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	4798      	blx	r3
    handled = 1UL;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8008c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	f040 8147 	bne.w	8008ec8 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	f003 0308 	and.w	r3, r3, #8
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	f000 808b 	beq.w	8008d5c <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	699a      	ldr	r2, [r3, #24]
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f042 0208 	orr.w	r2, r2, #8
 8008c54:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	699a      	ldr	r2, [r3, #24]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f042 0210 	orr.w	r2, r2, #16
 8008c64:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	699a      	ldr	r2, [r3, #24]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c74:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	691a      	ldr	r2, [r3, #16]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f022 0208 	bic.w	r2, r2, #8
 8008c84:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	689b      	ldr	r3, [r3, #8]
 8008c8c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d13d      	bne.n	8008d10 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8008c94:	e036      	b.n	8008d04 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	68db      	ldr	r3, [r3, #12]
 8008c9a:	2b0f      	cmp	r3, #15
 8008c9c:	d90b      	bls.n	8008cb6 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ca6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8008ca8:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cae:	1d1a      	adds	r2, r3, #4
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	665a      	str	r2, [r3, #100]	@ 0x64
 8008cb4:	e01d      	b.n	8008cf2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	2b07      	cmp	r3, #7
 8008cbc:	d90b      	bls.n	8008cd6 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cc2:	68fa      	ldr	r2, [r7, #12]
 8008cc4:	8812      	ldrh	r2, [r2, #0]
 8008cc6:	b292      	uxth	r2, r2
 8008cc8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cce:	1c9a      	adds	r2, r3, #2
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	665a      	str	r2, [r3, #100]	@ 0x64
 8008cd4:	e00d      	b.n	8008cf2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ce2:	7812      	ldrb	r2, [r2, #0]
 8008ce4:	b2d2      	uxtb	r2, r2
 8008ce6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cec:	1c5a      	adds	r2, r3, #1
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	3b01      	subs	r3, #1
 8008cfc:	b29a      	uxth	r2, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008d0a:	b29b      	uxth	r3, r3
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d1c2      	bne.n	8008c96 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 fa3b 	bl	800918c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2201      	movs	r2, #1
 8008d1a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d003      	beq.n	8008d30 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 f8ed 	bl	8008f08 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008d2e:	e0d0      	b.n	8008ed2 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008d30:	7cfb      	ldrb	r3, [r7, #19]
 8008d32:	2b05      	cmp	r3, #5
 8008d34:	d103      	bne.n	8008d3e <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f7f7 ff90 	bl	8000c5c <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8008d3c:	e0c6      	b.n	8008ecc <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008d3e:	7cfb      	ldrb	r3, [r7, #19]
 8008d40:	2b04      	cmp	r3, #4
 8008d42:	d103      	bne.n	8008d4c <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 f8d5 	bl	8008ef4 <HAL_SPI_RxCpltCallback>
    return;
 8008d4a:	e0bf      	b.n	8008ecc <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8008d4c:	7cfb      	ldrb	r3, [r7, #19]
 8008d4e:	2b03      	cmp	r3, #3
 8008d50:	f040 80bc 	bne.w	8008ecc <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f000 f8c3 	bl	8008ee0 <HAL_SPI_TxCpltCallback>
    return;
 8008d5a:	e0b7      	b.n	8008ecc <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8008d5c:	69bb      	ldr	r3, [r7, #24]
 8008d5e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	f000 80b5 	beq.w	8008ed2 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8008d68:	69bb      	ldr	r3, [r7, #24]
 8008d6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d00f      	beq.n	8008d92 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008d78:	f043 0204 	orr.w	r2, r3, #4
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	699a      	ldr	r2, [r3, #24]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d90:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8008d92:	69bb      	ldr	r3, [r7, #24]
 8008d94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d00f      	beq.n	8008dbc <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008da2:	f043 0201 	orr.w	r2, r3, #1
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	699a      	ldr	r2, [r3, #24]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008dba:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8008dbc:	69bb      	ldr	r3, [r7, #24]
 8008dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d00f      	beq.n	8008de6 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008dcc:	f043 0208 	orr.w	r2, r3, #8
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	699a      	ldr	r2, [r3, #24]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008de4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8008de6:	69bb      	ldr	r3, [r7, #24]
 8008de8:	f003 0320 	and.w	r3, r3, #32
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d00f      	beq.n	8008e10 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008df6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	699a      	ldr	r2, [r3, #24]
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f042 0220 	orr.w	r2, r2, #32
 8008e0e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d05a      	beq.n	8008ed0 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	681a      	ldr	r2, [r3, #0]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f022 0201 	bic.w	r2, r2, #1
 8008e28:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	6919      	ldr	r1, [r3, #16]
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	4b28      	ldr	r3, [pc, #160]	@ (8008ed8 <HAL_SPI_IRQHandler+0x394>)
 8008e36:	400b      	ands	r3, r1
 8008e38:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008e40:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008e44:	d138      	bne.n	8008eb8 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	689a      	ldr	r2, [r3, #8]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8008e54:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d013      	beq.n	8008e86 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e62:	4a1e      	ldr	r2, [pc, #120]	@ (8008edc <HAL_SPI_IRQHandler+0x398>)
 8008e64:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f7f9 fc86 	bl	800277c <HAL_DMA_Abort_IT>
 8008e70:	4603      	mov	r3, r0
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d007      	beq.n	8008e86 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008e7c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d020      	beq.n	8008ed0 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008e92:	4a12      	ldr	r2, [pc, #72]	@ (8008edc <HAL_SPI_IRQHandler+0x398>)
 8008e94:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	f7f9 fc6e 	bl	800277c <HAL_DMA_Abort_IT>
 8008ea0:	4603      	mov	r3, r0
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d014      	beq.n	8008ed0 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008eac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008eb6:	e00b      	b.n	8008ed0 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f000 f821 	bl	8008f08 <HAL_SPI_ErrorCallback>
    return;
 8008ec6:	e003      	b.n	8008ed0 <HAL_SPI_IRQHandler+0x38c>
    return;
 8008ec8:	bf00      	nop
 8008eca:	e002      	b.n	8008ed2 <HAL_SPI_IRQHandler+0x38e>
    return;
 8008ecc:	bf00      	nop
 8008ece:	e000      	b.n	8008ed2 <HAL_SPI_IRQHandler+0x38e>
    return;
 8008ed0:	bf00      	nop
  }
}
 8008ed2:	3728      	adds	r7, #40	@ 0x28
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	fffffc94 	.word	0xfffffc94
 8008edc:	08008f31 	.word	0x08008f31

08008ee0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b083      	sub	sp, #12
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008ee8:	bf00      	nop
 8008eea:	370c      	adds	r7, #12
 8008eec:	46bd      	mov	sp, r7
 8008eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef2:	4770      	bx	lr

08008ef4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b083      	sub	sp, #12
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008efc:	bf00      	nop
 8008efe:	370c      	adds	r7, #12
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr

08008f08 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b083      	sub	sp, #12
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008f10:	bf00      	nop
 8008f12:	370c      	adds	r7, #12
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr

08008f1c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b083      	sub	sp, #12
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8008f24:	bf00      	nop
 8008f26:	370c      	adds	r7, #12
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr

08008f30 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b084      	sub	sp, #16
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f3c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	2200      	movs	r2, #0
 8008f42:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	2200      	movs	r2, #0
 8008f4a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2201      	movs	r2, #1
 8008f52:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008f56:	68f8      	ldr	r0, [r7, #12]
 8008f58:	f7ff ffd6 	bl	8008f08 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008f5c:	bf00      	nop
 8008f5e:	3710      	adds	r7, #16
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 8008f64:	b480      	push	{r7}
 8008f66:	b083      	sub	sp, #12
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f78:	7812      	ldrb	r2, [r2, #0]
 8008f7a:	b2d2      	uxtb	r2, r2
 8008f7c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f82:	1c5a      	adds	r2, r3, #1
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008f8e:	b29b      	uxth	r3, r3
 8008f90:	3b01      	subs	r3, #1
 8008f92:	b29a      	uxth	r2, r3
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008fa0:	b29b      	uxth	r3, r3
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d107      	bne.n	8008fb6 <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	691a      	ldr	r2, [r3, #16]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f022 0201 	bic.w	r2, r2, #1
 8008fb4:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8008fb6:	bf00      	nop
 8008fb8:	370c      	adds	r7, #12
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc0:	4770      	bx	lr

08008fc2 <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 8008fc2:	b480      	push	{r7}
 8008fc4:	b085      	sub	sp, #20
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	3330      	adds	r3, #48	@ 0x30
 8008fd0:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008fd6:	68fa      	ldr	r2, [r7, #12]
 8008fd8:	8812      	ldrh	r2, [r2, #0]
 8008fda:	b292      	uxth	r2, r2
 8008fdc:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008fe2:	1c9a      	adds	r2, r3, #2
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	b29a      	uxth	r2, r3
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009000:	b29b      	uxth	r3, r3
 8009002:	2b00      	cmp	r3, #0
 8009004:	d107      	bne.n	8009016 <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	691a      	ldr	r2, [r3, #16]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f022 0201 	bic.w	r2, r2, #1
 8009014:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8009016:	bf00      	nop
 8009018:	3714      	adds	r7, #20
 800901a:	46bd      	mov	sp, r7
 800901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009020:	4770      	bx	lr

08009022 <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8009022:	b480      	push	{r7}
 8009024:	b083      	sub	sp, #12
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681a      	ldr	r2, [r3, #0]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009032:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009034:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800903a:	1d1a      	adds	r2, r3, #4
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount--;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009046:	b29b      	uxth	r3, r3
 8009048:	3b01      	subs	r3, #1
 800904a:	b29a      	uxth	r2, r3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009058:	b29b      	uxth	r3, r3
 800905a:	2b00      	cmp	r3, #0
 800905c:	d107      	bne.n	800906e <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	691a      	ldr	r2, [r3, #16]
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f022 0201 	bic.w	r2, r2, #1
 800906c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 800906e:	bf00      	nop
 8009070:	370c      	adds	r7, #12
 8009072:	46bd      	mov	sp, r7
 8009074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009078:	4770      	bx	lr

0800907a <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 800907a:	b480      	push	{r7}
 800907c:	b083      	sub	sp, #12
 800907e:	af00      	add	r7, sp, #0
 8009080:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	3320      	adds	r3, #32
 800908c:	7812      	ldrb	r2, [r2, #0]
 800908e:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009094:	1c5a      	adds	r2, r3, #1
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80090a0:	b29b      	uxth	r3, r3
 80090a2:	3b01      	subs	r3, #1
 80090a4:	b29a      	uxth	r2, r3
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80090b2:	b29b      	uxth	r3, r3
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d107      	bne.n	80090c8 <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	691a      	ldr	r2, [r3, #16]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f022 0202 	bic.w	r2, r2, #2
 80090c6:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 80090c8:	bf00      	nop
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b085      	sub	sp, #20
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	3320      	adds	r3, #32
 80090e2:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090e8:	881a      	ldrh	r2, [r3, #0]
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090f2:	1c9a      	adds	r2, r3, #2
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80090fe:	b29b      	uxth	r3, r3
 8009100:	3b01      	subs	r3, #1
 8009102:	b29a      	uxth	r2, r3
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009110:	b29b      	uxth	r3, r3
 8009112:	2b00      	cmp	r3, #0
 8009114:	d107      	bne.n	8009126 <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	691a      	ldr	r2, [r3, #16]
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f022 0202 	bic.w	r2, r2, #2
 8009124:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8009126:	bf00      	nop
 8009128:	3714      	adds	r7, #20
 800912a:	46bd      	mov	sp, r7
 800912c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009130:	4770      	bx	lr

08009132 <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 8009132:	b480      	push	{r7}
 8009134:	b083      	sub	sp, #12
 8009136:	af00      	add	r7, sp, #0
 8009138:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	6812      	ldr	r2, [r2, #0]
 8009144:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800914a:	1d1a      	adds	r2, r3, #4
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount--;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009156:	b29b      	uxth	r3, r3
 8009158:	3b01      	subs	r3, #1
 800915a:	b29a      	uxth	r2, r3
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009168:	b29b      	uxth	r3, r3
 800916a:	2b00      	cmp	r3, #0
 800916c:	d107      	bne.n	800917e <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	691a      	ldr	r2, [r3, #16]
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f022 0202 	bic.w	r2, r2, #2
 800917c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 800917e:	bf00      	nop
 8009180:	370c      	adds	r7, #12
 8009182:	46bd      	mov	sp, r7
 8009184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009188:	4770      	bx	lr
	...

0800918c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800918c:	b480      	push	{r7}
 800918e:	b085      	sub	sp, #20
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	695b      	ldr	r3, [r3, #20]
 800919a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	699a      	ldr	r2, [r3, #24]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f042 0208 	orr.w	r2, r2, #8
 80091aa:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	699a      	ldr	r2, [r3, #24]
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f042 0210 	orr.w	r2, r2, #16
 80091ba:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	681a      	ldr	r2, [r3, #0]
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f022 0201 	bic.w	r2, r2, #1
 80091ca:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	6919      	ldr	r1, [r3, #16]
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681a      	ldr	r2, [r3, #0]
 80091d6:	4b3c      	ldr	r3, [pc, #240]	@ (80092c8 <SPI_CloseTransfer+0x13c>)
 80091d8:	400b      	ands	r3, r1
 80091da:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	689a      	ldr	r2, [r3, #8]
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80091ea:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80091f2:	b2db      	uxtb	r3, r3
 80091f4:	2b04      	cmp	r3, #4
 80091f6:	d014      	beq.n	8009222 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f003 0320 	and.w	r3, r3, #32
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d00f      	beq.n	8009222 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009208:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	699a      	ldr	r2, [r3, #24]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f042 0220 	orr.w	r2, r2, #32
 8009220:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009228:	b2db      	uxtb	r3, r3
 800922a:	2b03      	cmp	r3, #3
 800922c:	d014      	beq.n	8009258 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009234:	2b00      	cmp	r3, #0
 8009236:	d00f      	beq.n	8009258 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800923e:	f043 0204 	orr.w	r2, r3, #4
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	699a      	ldr	r2, [r3, #24]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009256:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800925e:	2b00      	cmp	r3, #0
 8009260:	d00f      	beq.n	8009282 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009268:	f043 0201 	orr.w	r2, r3, #1
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	699a      	ldr	r2, [r3, #24]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009280:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009288:	2b00      	cmp	r3, #0
 800928a:	d00f      	beq.n	80092ac <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009292:	f043 0208 	orr.w	r2, r3, #8
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	699a      	ldr	r2, [r3, #24]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80092aa:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2200      	movs	r2, #0
 80092b0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2200      	movs	r2, #0
 80092b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80092bc:	bf00      	nop
 80092be:	3714      	adds	r7, #20
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr
 80092c8:	fffffc90 	.word	0xfffffc90

080092cc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b084      	sub	sp, #16
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	60f8      	str	r0, [r7, #12]
 80092d4:	60b9      	str	r1, [r7, #8]
 80092d6:	603b      	str	r3, [r7, #0]
 80092d8:	4613      	mov	r3, r2
 80092da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80092dc:	e010      	b.n	8009300 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092de:	f7f8 fd59 	bl	8001d94 <HAL_GetTick>
 80092e2:	4602      	mov	r2, r0
 80092e4:	69bb      	ldr	r3, [r7, #24]
 80092e6:	1ad3      	subs	r3, r2, r3
 80092e8:	683a      	ldr	r2, [r7, #0]
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d803      	bhi.n	80092f6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092f4:	d102      	bne.n	80092fc <SPI_WaitOnFlagUntilTimeout+0x30>
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d101      	bne.n	8009300 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80092fc:	2303      	movs	r3, #3
 80092fe:	e00f      	b.n	8009320 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	695a      	ldr	r2, [r3, #20]
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	4013      	ands	r3, r2
 800930a:	68ba      	ldr	r2, [r7, #8]
 800930c:	429a      	cmp	r2, r3
 800930e:	bf0c      	ite	eq
 8009310:	2301      	moveq	r3, #1
 8009312:	2300      	movne	r3, #0
 8009314:	b2db      	uxtb	r3, r3
 8009316:	461a      	mov	r2, r3
 8009318:	79fb      	ldrb	r3, [r7, #7]
 800931a:	429a      	cmp	r2, r3
 800931c:	d0df      	beq.n	80092de <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800931e:	2300      	movs	r3, #0
}
 8009320:	4618      	mov	r0, r3
 8009322:	3710      	adds	r7, #16
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}

08009328 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009328:	b480      	push	{r7}
 800932a:	b085      	sub	sp, #20
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009334:	095b      	lsrs	r3, r3, #5
 8009336:	3301      	adds	r3, #1
 8009338:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	68db      	ldr	r3, [r3, #12]
 800933e:	3301      	adds	r3, #1
 8009340:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	3307      	adds	r3, #7
 8009346:	08db      	lsrs	r3, r3, #3
 8009348:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	68fa      	ldr	r2, [r7, #12]
 800934e:	fb02 f303 	mul.w	r3, r2, r3
}
 8009352:	4618      	mov	r0, r3
 8009354:	3714      	adds	r7, #20
 8009356:	46bd      	mov	sp, r7
 8009358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935c:	4770      	bx	lr

0800935e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800935e:	b580      	push	{r7, lr}
 8009360:	b082      	sub	sp, #8
 8009362:	af00      	add	r7, sp, #0
 8009364:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d101      	bne.n	8009370 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800936c:	2301      	movs	r3, #1
 800936e:	e049      	b.n	8009404 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009376:	b2db      	uxtb	r3, r3
 8009378:	2b00      	cmp	r3, #0
 800937a:	d106      	bne.n	800938a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f7f8 f8f5 	bl	8001574 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2202      	movs	r2, #2
 800938e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	3304      	adds	r3, #4
 800939a:	4619      	mov	r1, r3
 800939c:	4610      	mov	r0, r2
 800939e:	f000 fdb1 	bl	8009f04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2201      	movs	r2, #1
 80093a6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2201      	movs	r2, #1
 80093ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2201      	movs	r2, #1
 80093b6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2201      	movs	r2, #1
 80093be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2201      	movs	r2, #1
 80093c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	2201      	movs	r2, #1
 80093ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2201      	movs	r2, #1
 80093d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2201      	movs	r2, #1
 80093de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2201      	movs	r2, #1
 80093e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2201      	movs	r2, #1
 80093ee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2201      	movs	r2, #1
 80093f6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2201      	movs	r2, #1
 80093fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009402:	2300      	movs	r3, #0
}
 8009404:	4618      	mov	r0, r3
 8009406:	3708      	adds	r7, #8
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800940c:	b480      	push	{r7}
 800940e:	b085      	sub	sp, #20
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800941a:	b2db      	uxtb	r3, r3
 800941c:	2b01      	cmp	r3, #1
 800941e:	d001      	beq.n	8009424 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009420:	2301      	movs	r3, #1
 8009422:	e056      	b.n	80094d2 <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2202      	movs	r2, #2
 8009428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4a2b      	ldr	r2, [pc, #172]	@ (80094e0 <HAL_TIM_Base_Start+0xd4>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d02c      	beq.n	8009490 <HAL_TIM_Base_Start+0x84>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800943e:	d027      	beq.n	8009490 <HAL_TIM_Base_Start+0x84>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	4a27      	ldr	r2, [pc, #156]	@ (80094e4 <HAL_TIM_Base_Start+0xd8>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d022      	beq.n	8009490 <HAL_TIM_Base_Start+0x84>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	4a26      	ldr	r2, [pc, #152]	@ (80094e8 <HAL_TIM_Base_Start+0xdc>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d01d      	beq.n	8009490 <HAL_TIM_Base_Start+0x84>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a24      	ldr	r2, [pc, #144]	@ (80094ec <HAL_TIM_Base_Start+0xe0>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d018      	beq.n	8009490 <HAL_TIM_Base_Start+0x84>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a23      	ldr	r2, [pc, #140]	@ (80094f0 <HAL_TIM_Base_Start+0xe4>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d013      	beq.n	8009490 <HAL_TIM_Base_Start+0x84>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	4a21      	ldr	r2, [pc, #132]	@ (80094f4 <HAL_TIM_Base_Start+0xe8>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d00e      	beq.n	8009490 <HAL_TIM_Base_Start+0x84>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	4a20      	ldr	r2, [pc, #128]	@ (80094f8 <HAL_TIM_Base_Start+0xec>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d009      	beq.n	8009490 <HAL_TIM_Base_Start+0x84>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4a1e      	ldr	r2, [pc, #120]	@ (80094fc <HAL_TIM_Base_Start+0xf0>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d004      	beq.n	8009490 <HAL_TIM_Base_Start+0x84>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4a1d      	ldr	r2, [pc, #116]	@ (8009500 <HAL_TIM_Base_Start+0xf4>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d115      	bne.n	80094bc <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	689a      	ldr	r2, [r3, #8]
 8009496:	4b1b      	ldr	r3, [pc, #108]	@ (8009504 <HAL_TIM_Base_Start+0xf8>)
 8009498:	4013      	ands	r3, r2
 800949a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2b06      	cmp	r3, #6
 80094a0:	d015      	beq.n	80094ce <HAL_TIM_Base_Start+0xc2>
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094a8:	d011      	beq.n	80094ce <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f042 0201 	orr.w	r2, r2, #1
 80094b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094ba:	e008      	b.n	80094ce <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	681a      	ldr	r2, [r3, #0]
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f042 0201 	orr.w	r2, r2, #1
 80094ca:	601a      	str	r2, [r3, #0]
 80094cc:	e000      	b.n	80094d0 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094ce:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80094d0:	2300      	movs	r3, #0
}
 80094d2:	4618      	mov	r0, r3
 80094d4:	3714      	adds	r7, #20
 80094d6:	46bd      	mov	sp, r7
 80094d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094dc:	4770      	bx	lr
 80094de:	bf00      	nop
 80094e0:	40010000 	.word	0x40010000
 80094e4:	40000400 	.word	0x40000400
 80094e8:	40000800 	.word	0x40000800
 80094ec:	40000c00 	.word	0x40000c00
 80094f0:	40010400 	.word	0x40010400
 80094f4:	40001800 	.word	0x40001800
 80094f8:	40014000 	.word	0x40014000
 80094fc:	4000e000 	.word	0x4000e000
 8009500:	4000e400 	.word	0x4000e400
 8009504:	00010007 	.word	0x00010007

08009508 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009508:	b480      	push	{r7}
 800950a:	b085      	sub	sp, #20
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009516:	b2db      	uxtb	r3, r3
 8009518:	2b01      	cmp	r3, #1
 800951a:	d001      	beq.n	8009520 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800951c:	2301      	movs	r3, #1
 800951e:	e05e      	b.n	80095de <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2202      	movs	r2, #2
 8009524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	68da      	ldr	r2, [r3, #12]
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f042 0201 	orr.w	r2, r2, #1
 8009536:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a2b      	ldr	r2, [pc, #172]	@ (80095ec <HAL_TIM_Base_Start_IT+0xe4>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d02c      	beq.n	800959c <HAL_TIM_Base_Start_IT+0x94>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800954a:	d027      	beq.n	800959c <HAL_TIM_Base_Start_IT+0x94>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a27      	ldr	r2, [pc, #156]	@ (80095f0 <HAL_TIM_Base_Start_IT+0xe8>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d022      	beq.n	800959c <HAL_TIM_Base_Start_IT+0x94>
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	4a26      	ldr	r2, [pc, #152]	@ (80095f4 <HAL_TIM_Base_Start_IT+0xec>)
 800955c:	4293      	cmp	r3, r2
 800955e:	d01d      	beq.n	800959c <HAL_TIM_Base_Start_IT+0x94>
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a24      	ldr	r2, [pc, #144]	@ (80095f8 <HAL_TIM_Base_Start_IT+0xf0>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d018      	beq.n	800959c <HAL_TIM_Base_Start_IT+0x94>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a23      	ldr	r2, [pc, #140]	@ (80095fc <HAL_TIM_Base_Start_IT+0xf4>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d013      	beq.n	800959c <HAL_TIM_Base_Start_IT+0x94>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a21      	ldr	r2, [pc, #132]	@ (8009600 <HAL_TIM_Base_Start_IT+0xf8>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d00e      	beq.n	800959c <HAL_TIM_Base_Start_IT+0x94>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a20      	ldr	r2, [pc, #128]	@ (8009604 <HAL_TIM_Base_Start_IT+0xfc>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d009      	beq.n	800959c <HAL_TIM_Base_Start_IT+0x94>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a1e      	ldr	r2, [pc, #120]	@ (8009608 <HAL_TIM_Base_Start_IT+0x100>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d004      	beq.n	800959c <HAL_TIM_Base_Start_IT+0x94>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a1d      	ldr	r2, [pc, #116]	@ (800960c <HAL_TIM_Base_Start_IT+0x104>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d115      	bne.n	80095c8 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	689a      	ldr	r2, [r3, #8]
 80095a2:	4b1b      	ldr	r3, [pc, #108]	@ (8009610 <HAL_TIM_Base_Start_IT+0x108>)
 80095a4:	4013      	ands	r3, r2
 80095a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2b06      	cmp	r3, #6
 80095ac:	d015      	beq.n	80095da <HAL_TIM_Base_Start_IT+0xd2>
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80095b4:	d011      	beq.n	80095da <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f042 0201 	orr.w	r2, r2, #1
 80095c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095c6:	e008      	b.n	80095da <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f042 0201 	orr.w	r2, r2, #1
 80095d6:	601a      	str	r2, [r3, #0]
 80095d8:	e000      	b.n	80095dc <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80095dc:	2300      	movs	r3, #0
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3714      	adds	r7, #20
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr
 80095ea:	bf00      	nop
 80095ec:	40010000 	.word	0x40010000
 80095f0:	40000400 	.word	0x40000400
 80095f4:	40000800 	.word	0x40000800
 80095f8:	40000c00 	.word	0x40000c00
 80095fc:	40010400 	.word	0x40010400
 8009600:	40001800 	.word	0x40001800
 8009604:	40014000 	.word	0x40014000
 8009608:	4000e000 	.word	0x4000e000
 800960c:	4000e400 	.word	0x4000e400
 8009610:	00010007 	.word	0x00010007

08009614 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b082      	sub	sp, #8
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d101      	bne.n	8009626 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	e049      	b.n	80096ba <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800962c:	b2db      	uxtb	r3, r3
 800962e:	2b00      	cmp	r3, #0
 8009630:	d106      	bne.n	8009640 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f000 f841 	bl	80096c2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2202      	movs	r2, #2
 8009644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	3304      	adds	r3, #4
 8009650:	4619      	mov	r1, r3
 8009652:	4610      	mov	r0, r2
 8009654:	f000 fc56 	bl	8009f04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2201      	movs	r2, #1
 800965c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2201      	movs	r2, #1
 800966c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2201      	movs	r2, #1
 8009694:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2201      	movs	r2, #1
 80096a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2201      	movs	r2, #1
 80096ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2201      	movs	r2, #1
 80096b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80096b8:	2300      	movs	r3, #0
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3708      	adds	r7, #8
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}

080096c2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80096c2:	b480      	push	{r7}
 80096c4:	b083      	sub	sp, #12
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80096ca:	bf00      	nop
 80096cc:	370c      	adds	r7, #12
 80096ce:	46bd      	mov	sp, r7
 80096d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d4:	4770      	bx	lr

080096d6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80096d6:	b580      	push	{r7, lr}
 80096d8:	b082      	sub	sp, #8
 80096da:	af00      	add	r7, sp, #0
 80096dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d101      	bne.n	80096e8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	e049      	b.n	800977c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096ee:	b2db      	uxtb	r3, r3
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d106      	bne.n	8009702 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2200      	movs	r2, #0
 80096f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f000 f841 	bl	8009784 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	2202      	movs	r2, #2
 8009706:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681a      	ldr	r2, [r3, #0]
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	3304      	adds	r3, #4
 8009712:	4619      	mov	r1, r3
 8009714:	4610      	mov	r0, r2
 8009716:	f000 fbf5 	bl	8009f04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2201      	movs	r2, #1
 800971e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2201      	movs	r2, #1
 8009726:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2201      	movs	r2, #1
 800972e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2201      	movs	r2, #1
 8009736:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2201      	movs	r2, #1
 800973e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2201      	movs	r2, #1
 8009746:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2201      	movs	r2, #1
 800974e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2201      	movs	r2, #1
 8009756:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2201      	movs	r2, #1
 800975e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2201      	movs	r2, #1
 8009766:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2201      	movs	r2, #1
 800976e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2201      	movs	r2, #1
 8009776:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800977a:	2300      	movs	r3, #0
}
 800977c:	4618      	mov	r0, r3
 800977e:	3708      	adds	r7, #8
 8009780:	46bd      	mov	sp, r7
 8009782:	bd80      	pop	{r7, pc}

08009784 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009784:	b480      	push	{r7}
 8009786:	b083      	sub	sp, #12
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800978c:	bf00      	nop
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b084      	sub	sp, #16
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	68db      	ldr	r3, [r3, #12]
 80097a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	691b      	ldr	r3, [r3, #16]
 80097ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	f003 0302 	and.w	r3, r3, #2
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d020      	beq.n	80097fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	f003 0302 	and.w	r3, r3, #2
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d01b      	beq.n	80097fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f06f 0202 	mvn.w	r2, #2
 80097cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2201      	movs	r2, #1
 80097d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	699b      	ldr	r3, [r3, #24]
 80097da:	f003 0303 	and.w	r3, r3, #3
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d003      	beq.n	80097ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f000 fb70 	bl	8009ec8 <HAL_TIM_IC_CaptureCallback>
 80097e8:	e005      	b.n	80097f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80097ea:	6878      	ldr	r0, [r7, #4]
 80097ec:	f000 fb62 	bl	8009eb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f000 fb73 	bl	8009edc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2200      	movs	r2, #0
 80097fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	f003 0304 	and.w	r3, r3, #4
 8009802:	2b00      	cmp	r3, #0
 8009804:	d020      	beq.n	8009848 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f003 0304 	and.w	r3, r3, #4
 800980c:	2b00      	cmp	r3, #0
 800980e:	d01b      	beq.n	8009848 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f06f 0204 	mvn.w	r2, #4
 8009818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2202      	movs	r2, #2
 800981e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	699b      	ldr	r3, [r3, #24]
 8009826:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800982a:	2b00      	cmp	r3, #0
 800982c:	d003      	beq.n	8009836 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800982e:	6878      	ldr	r0, [r7, #4]
 8009830:	f000 fb4a 	bl	8009ec8 <HAL_TIM_IC_CaptureCallback>
 8009834:	e005      	b.n	8009842 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009836:	6878      	ldr	r0, [r7, #4]
 8009838:	f000 fb3c 	bl	8009eb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800983c:	6878      	ldr	r0, [r7, #4]
 800983e:	f000 fb4d 	bl	8009edc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	2200      	movs	r2, #0
 8009846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	f003 0308 	and.w	r3, r3, #8
 800984e:	2b00      	cmp	r3, #0
 8009850:	d020      	beq.n	8009894 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f003 0308 	and.w	r3, r3, #8
 8009858:	2b00      	cmp	r3, #0
 800985a:	d01b      	beq.n	8009894 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	f06f 0208 	mvn.w	r2, #8
 8009864:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2204      	movs	r2, #4
 800986a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	69db      	ldr	r3, [r3, #28]
 8009872:	f003 0303 	and.w	r3, r3, #3
 8009876:	2b00      	cmp	r3, #0
 8009878:	d003      	beq.n	8009882 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f000 fb24 	bl	8009ec8 <HAL_TIM_IC_CaptureCallback>
 8009880:	e005      	b.n	800988e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f000 fb16 	bl	8009eb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 fb27 	bl	8009edc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	2200      	movs	r2, #0
 8009892:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	f003 0310 	and.w	r3, r3, #16
 800989a:	2b00      	cmp	r3, #0
 800989c:	d020      	beq.n	80098e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	f003 0310 	and.w	r3, r3, #16
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d01b      	beq.n	80098e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f06f 0210 	mvn.w	r2, #16
 80098b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2208      	movs	r2, #8
 80098b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	69db      	ldr	r3, [r3, #28]
 80098be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d003      	beq.n	80098ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f000 fafe 	bl	8009ec8 <HAL_TIM_IC_CaptureCallback>
 80098cc:	e005      	b.n	80098da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 faf0 	bl	8009eb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f000 fb01 	bl	8009edc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2200      	movs	r2, #0
 80098de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	f003 0301 	and.w	r3, r3, #1
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d00c      	beq.n	8009904 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	f003 0301 	and.w	r3, r3, #1
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d007      	beq.n	8009904 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f06f 0201 	mvn.w	r2, #1
 80098fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f7f7 fc46 	bl	8001190 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800990a:	2b00      	cmp	r3, #0
 800990c:	d104      	bne.n	8009918 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009914:	2b00      	cmp	r3, #0
 8009916:	d00c      	beq.n	8009932 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800991e:	2b00      	cmp	r3, #0
 8009920:	d007      	beq.n	8009932 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800992a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	f001 f83b 	bl	800a9a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00c      	beq.n	8009956 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009942:	2b00      	cmp	r3, #0
 8009944:	d007      	beq.n	8009956 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800994e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f001 f833 	bl	800a9bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800995c:	2b00      	cmp	r3, #0
 800995e:	d00c      	beq.n	800997a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009966:	2b00      	cmp	r3, #0
 8009968:	d007      	beq.n	800997a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009972:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f000 fabb 	bl	8009ef0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	f003 0320 	and.w	r3, r3, #32
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00c      	beq.n	800999e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	f003 0320 	and.w	r3, r3, #32
 800998a:	2b00      	cmp	r3, #0
 800998c:	d007      	beq.n	800999e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f06f 0220 	mvn.w	r2, #32
 8009996:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f000 fffb 	bl	800a994 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800999e:	bf00      	nop
 80099a0:	3710      	adds	r7, #16
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}
	...

080099a8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b086      	sub	sp, #24
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	60f8      	str	r0, [r7, #12]
 80099b0:	60b9      	str	r1, [r7, #8]
 80099b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80099b4:	2300      	movs	r3, #0
 80099b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80099be:	2b01      	cmp	r3, #1
 80099c0:	d101      	bne.n	80099c6 <HAL_TIM_OC_ConfigChannel+0x1e>
 80099c2:	2302      	movs	r3, #2
 80099c4:	e066      	b.n	8009a94 <HAL_TIM_OC_ConfigChannel+0xec>
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2201      	movs	r2, #1
 80099ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2b14      	cmp	r3, #20
 80099d2:	d857      	bhi.n	8009a84 <HAL_TIM_OC_ConfigChannel+0xdc>
 80099d4:	a201      	add	r2, pc, #4	@ (adr r2, 80099dc <HAL_TIM_OC_ConfigChannel+0x34>)
 80099d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099da:	bf00      	nop
 80099dc:	08009a31 	.word	0x08009a31
 80099e0:	08009a85 	.word	0x08009a85
 80099e4:	08009a85 	.word	0x08009a85
 80099e8:	08009a85 	.word	0x08009a85
 80099ec:	08009a3f 	.word	0x08009a3f
 80099f0:	08009a85 	.word	0x08009a85
 80099f4:	08009a85 	.word	0x08009a85
 80099f8:	08009a85 	.word	0x08009a85
 80099fc:	08009a4d 	.word	0x08009a4d
 8009a00:	08009a85 	.word	0x08009a85
 8009a04:	08009a85 	.word	0x08009a85
 8009a08:	08009a85 	.word	0x08009a85
 8009a0c:	08009a5b 	.word	0x08009a5b
 8009a10:	08009a85 	.word	0x08009a85
 8009a14:	08009a85 	.word	0x08009a85
 8009a18:	08009a85 	.word	0x08009a85
 8009a1c:	08009a69 	.word	0x08009a69
 8009a20:	08009a85 	.word	0x08009a85
 8009a24:	08009a85 	.word	0x08009a85
 8009a28:	08009a85 	.word	0x08009a85
 8009a2c:	08009a77 	.word	0x08009a77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	68b9      	ldr	r1, [r7, #8]
 8009a36:	4618      	mov	r0, r3
 8009a38:	f000 fb10 	bl	800a05c <TIM_OC1_SetConfig>
      break;
 8009a3c:	e025      	b.n	8009a8a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	68b9      	ldr	r1, [r7, #8]
 8009a44:	4618      	mov	r0, r3
 8009a46:	f000 fb99 	bl	800a17c <TIM_OC2_SetConfig>
      break;
 8009a4a:	e01e      	b.n	8009a8a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	68b9      	ldr	r1, [r7, #8]
 8009a52:	4618      	mov	r0, r3
 8009a54:	f000 fc1c 	bl	800a290 <TIM_OC3_SetConfig>
      break;
 8009a58:	e017      	b.n	8009a8a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	68b9      	ldr	r1, [r7, #8]
 8009a60:	4618      	mov	r0, r3
 8009a62:	f000 fc9d 	bl	800a3a0 <TIM_OC4_SetConfig>
      break;
 8009a66:	e010      	b.n	8009a8a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	68b9      	ldr	r1, [r7, #8]
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f000 fd00 	bl	800a474 <TIM_OC5_SetConfig>
      break;
 8009a74:	e009      	b.n	8009a8a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	68b9      	ldr	r1, [r7, #8]
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f000 fd5d 	bl	800a53c <TIM_OC6_SetConfig>
      break;
 8009a82:	e002      	b.n	8009a8a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8009a84:	2301      	movs	r3, #1
 8009a86:	75fb      	strb	r3, [r7, #23]
      break;
 8009a88:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3718      	adds	r7, #24
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b086      	sub	sp, #24
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	60b9      	str	r1, [r7, #8]
 8009aa6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009ab2:	2b01      	cmp	r3, #1
 8009ab4:	d101      	bne.n	8009aba <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009ab6:	2302      	movs	r3, #2
 8009ab8:	e0ff      	b.n	8009cba <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2201      	movs	r2, #1
 8009abe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2b14      	cmp	r3, #20
 8009ac6:	f200 80f0 	bhi.w	8009caa <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009aca:	a201      	add	r2, pc, #4	@ (adr r2, 8009ad0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ad0:	08009b25 	.word	0x08009b25
 8009ad4:	08009cab 	.word	0x08009cab
 8009ad8:	08009cab 	.word	0x08009cab
 8009adc:	08009cab 	.word	0x08009cab
 8009ae0:	08009b65 	.word	0x08009b65
 8009ae4:	08009cab 	.word	0x08009cab
 8009ae8:	08009cab 	.word	0x08009cab
 8009aec:	08009cab 	.word	0x08009cab
 8009af0:	08009ba7 	.word	0x08009ba7
 8009af4:	08009cab 	.word	0x08009cab
 8009af8:	08009cab 	.word	0x08009cab
 8009afc:	08009cab 	.word	0x08009cab
 8009b00:	08009be7 	.word	0x08009be7
 8009b04:	08009cab 	.word	0x08009cab
 8009b08:	08009cab 	.word	0x08009cab
 8009b0c:	08009cab 	.word	0x08009cab
 8009b10:	08009c29 	.word	0x08009c29
 8009b14:	08009cab 	.word	0x08009cab
 8009b18:	08009cab 	.word	0x08009cab
 8009b1c:	08009cab 	.word	0x08009cab
 8009b20:	08009c69 	.word	0x08009c69
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	68b9      	ldr	r1, [r7, #8]
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f000 fa96 	bl	800a05c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	699a      	ldr	r2, [r3, #24]
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f042 0208 	orr.w	r2, r2, #8
 8009b3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	699a      	ldr	r2, [r3, #24]
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f022 0204 	bic.w	r2, r2, #4
 8009b4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	6999      	ldr	r1, [r3, #24]
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	691a      	ldr	r2, [r3, #16]
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	430a      	orrs	r2, r1
 8009b60:	619a      	str	r2, [r3, #24]
      break;
 8009b62:	e0a5      	b.n	8009cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	68b9      	ldr	r1, [r7, #8]
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f000 fb06 	bl	800a17c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	699a      	ldr	r2, [r3, #24]
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	699a      	ldr	r2, [r3, #24]
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009b8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	6999      	ldr	r1, [r3, #24]
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	691b      	ldr	r3, [r3, #16]
 8009b9a:	021a      	lsls	r2, r3, #8
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	430a      	orrs	r2, r1
 8009ba2:	619a      	str	r2, [r3, #24]
      break;
 8009ba4:	e084      	b.n	8009cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	68b9      	ldr	r1, [r7, #8]
 8009bac:	4618      	mov	r0, r3
 8009bae:	f000 fb6f 	bl	800a290 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	69da      	ldr	r2, [r3, #28]
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f042 0208 	orr.w	r2, r2, #8
 8009bc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	69da      	ldr	r2, [r3, #28]
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f022 0204 	bic.w	r2, r2, #4
 8009bd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	69d9      	ldr	r1, [r3, #28]
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	691a      	ldr	r2, [r3, #16]
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	430a      	orrs	r2, r1
 8009be2:	61da      	str	r2, [r3, #28]
      break;
 8009be4:	e064      	b.n	8009cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	68b9      	ldr	r1, [r7, #8]
 8009bec:	4618      	mov	r0, r3
 8009bee:	f000 fbd7 	bl	800a3a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	69da      	ldr	r2, [r3, #28]
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	69da      	ldr	r2, [r3, #28]
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	69d9      	ldr	r1, [r3, #28]
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	691b      	ldr	r3, [r3, #16]
 8009c1c:	021a      	lsls	r2, r3, #8
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	430a      	orrs	r2, r1
 8009c24:	61da      	str	r2, [r3, #28]
      break;
 8009c26:	e043      	b.n	8009cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	68b9      	ldr	r1, [r7, #8]
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f000 fc20 	bl	800a474 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f042 0208 	orr.w	r2, r2, #8
 8009c42:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f022 0204 	bic.w	r2, r2, #4
 8009c52:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	691a      	ldr	r2, [r3, #16]
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	430a      	orrs	r2, r1
 8009c64:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009c66:	e023      	b.n	8009cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	68b9      	ldr	r1, [r7, #8]
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f000 fc64 	bl	800a53c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c82:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c92:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8009c9a:	68bb      	ldr	r3, [r7, #8]
 8009c9c:	691b      	ldr	r3, [r3, #16]
 8009c9e:	021a      	lsls	r2, r3, #8
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	430a      	orrs	r2, r1
 8009ca6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8009ca8:	e002      	b.n	8009cb0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009caa:	2301      	movs	r3, #1
 8009cac:	75fb      	strb	r3, [r7, #23]
      break;
 8009cae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009cb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3718      	adds	r7, #24
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}
 8009cc2:	bf00      	nop

08009cc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009cce:	2300      	movs	r3, #0
 8009cd0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d101      	bne.n	8009ce0 <HAL_TIM_ConfigClockSource+0x1c>
 8009cdc:	2302      	movs	r3, #2
 8009cde:	e0dc      	b.n	8009e9a <HAL_TIM_ConfigClockSource+0x1d6>
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2202      	movs	r2, #2
 8009cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	689b      	ldr	r3, [r3, #8]
 8009cf6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009cf8:	68ba      	ldr	r2, [r7, #8]
 8009cfa:	4b6a      	ldr	r3, [pc, #424]	@ (8009ea4 <HAL_TIM_ConfigClockSource+0x1e0>)
 8009cfc:	4013      	ands	r3, r2
 8009cfe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009d06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	68ba      	ldr	r2, [r7, #8]
 8009d0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	4a64      	ldr	r2, [pc, #400]	@ (8009ea8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009d16:	4293      	cmp	r3, r2
 8009d18:	f000 80a9 	beq.w	8009e6e <HAL_TIM_ConfigClockSource+0x1aa>
 8009d1c:	4a62      	ldr	r2, [pc, #392]	@ (8009ea8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	f200 80ae 	bhi.w	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009d24:	4a61      	ldr	r2, [pc, #388]	@ (8009eac <HAL_TIM_ConfigClockSource+0x1e8>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	f000 80a1 	beq.w	8009e6e <HAL_TIM_ConfigClockSource+0x1aa>
 8009d2c:	4a5f      	ldr	r2, [pc, #380]	@ (8009eac <HAL_TIM_ConfigClockSource+0x1e8>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	f200 80a6 	bhi.w	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009d34:	4a5e      	ldr	r2, [pc, #376]	@ (8009eb0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	f000 8099 	beq.w	8009e6e <HAL_TIM_ConfigClockSource+0x1aa>
 8009d3c:	4a5c      	ldr	r2, [pc, #368]	@ (8009eb0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	f200 809e 	bhi.w	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009d44:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009d48:	f000 8091 	beq.w	8009e6e <HAL_TIM_ConfigClockSource+0x1aa>
 8009d4c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009d50:	f200 8096 	bhi.w	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009d54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d58:	f000 8089 	beq.w	8009e6e <HAL_TIM_ConfigClockSource+0x1aa>
 8009d5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d60:	f200 808e 	bhi.w	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009d64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d68:	d03e      	beq.n	8009de8 <HAL_TIM_ConfigClockSource+0x124>
 8009d6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d6e:	f200 8087 	bhi.w	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009d72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d76:	f000 8086 	beq.w	8009e86 <HAL_TIM_ConfigClockSource+0x1c2>
 8009d7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d7e:	d87f      	bhi.n	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009d80:	2b70      	cmp	r3, #112	@ 0x70
 8009d82:	d01a      	beq.n	8009dba <HAL_TIM_ConfigClockSource+0xf6>
 8009d84:	2b70      	cmp	r3, #112	@ 0x70
 8009d86:	d87b      	bhi.n	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009d88:	2b60      	cmp	r3, #96	@ 0x60
 8009d8a:	d050      	beq.n	8009e2e <HAL_TIM_ConfigClockSource+0x16a>
 8009d8c:	2b60      	cmp	r3, #96	@ 0x60
 8009d8e:	d877      	bhi.n	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009d90:	2b50      	cmp	r3, #80	@ 0x50
 8009d92:	d03c      	beq.n	8009e0e <HAL_TIM_ConfigClockSource+0x14a>
 8009d94:	2b50      	cmp	r3, #80	@ 0x50
 8009d96:	d873      	bhi.n	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009d98:	2b40      	cmp	r3, #64	@ 0x40
 8009d9a:	d058      	beq.n	8009e4e <HAL_TIM_ConfigClockSource+0x18a>
 8009d9c:	2b40      	cmp	r3, #64	@ 0x40
 8009d9e:	d86f      	bhi.n	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009da0:	2b30      	cmp	r3, #48	@ 0x30
 8009da2:	d064      	beq.n	8009e6e <HAL_TIM_ConfigClockSource+0x1aa>
 8009da4:	2b30      	cmp	r3, #48	@ 0x30
 8009da6:	d86b      	bhi.n	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009da8:	2b20      	cmp	r3, #32
 8009daa:	d060      	beq.n	8009e6e <HAL_TIM_ConfigClockSource+0x1aa>
 8009dac:	2b20      	cmp	r3, #32
 8009dae:	d867      	bhi.n	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d05c      	beq.n	8009e6e <HAL_TIM_ConfigClockSource+0x1aa>
 8009db4:	2b10      	cmp	r3, #16
 8009db6:	d05a      	beq.n	8009e6e <HAL_TIM_ConfigClockSource+0x1aa>
 8009db8:	e062      	b.n	8009e80 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009dca:	f000 fc9b 	bl	800a704 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	689b      	ldr	r3, [r3, #8]
 8009dd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009ddc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	68ba      	ldr	r2, [r7, #8]
 8009de4:	609a      	str	r2, [r3, #8]
      break;
 8009de6:	e04f      	b.n	8009e88 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009df8:	f000 fc84 	bl	800a704 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	689a      	ldr	r2, [r3, #8]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009e0a:	609a      	str	r2, [r3, #8]
      break;
 8009e0c:	e03c      	b.n	8009e88 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	f000 fbf4 	bl	800a608 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	2150      	movs	r1, #80	@ 0x50
 8009e26:	4618      	mov	r0, r3
 8009e28:	f000 fc4e 	bl	800a6c8 <TIM_ITRx_SetConfig>
      break;
 8009e2c:	e02c      	b.n	8009e88 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009e3a:	461a      	mov	r2, r3
 8009e3c:	f000 fc13 	bl	800a666 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	2160      	movs	r1, #96	@ 0x60
 8009e46:	4618      	mov	r0, r3
 8009e48:	f000 fc3e 	bl	800a6c8 <TIM_ITRx_SetConfig>
      break;
 8009e4c:	e01c      	b.n	8009e88 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009e52:	683b      	ldr	r3, [r7, #0]
 8009e54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e5a:	461a      	mov	r2, r3
 8009e5c:	f000 fbd4 	bl	800a608 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	2140      	movs	r1, #64	@ 0x40
 8009e66:	4618      	mov	r0, r3
 8009e68:	f000 fc2e 	bl	800a6c8 <TIM_ITRx_SetConfig>
      break;
 8009e6c:	e00c      	b.n	8009e88 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4619      	mov	r1, r3
 8009e78:	4610      	mov	r0, r2
 8009e7a:	f000 fc25 	bl	800a6c8 <TIM_ITRx_SetConfig>
      break;
 8009e7e:	e003      	b.n	8009e88 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8009e80:	2301      	movs	r3, #1
 8009e82:	73fb      	strb	r3, [r7, #15]
      break;
 8009e84:	e000      	b.n	8009e88 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009e86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2200      	movs	r2, #0
 8009e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009e98:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3710      	adds	r7, #16
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	ffceff88 	.word	0xffceff88
 8009ea8:	00100040 	.word	0x00100040
 8009eac:	00100030 	.word	0x00100030
 8009eb0:	00100020 	.word	0x00100020

08009eb4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b083      	sub	sp, #12
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009ebc:	bf00      	nop
 8009ebe:	370c      	adds	r7, #12
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec6:	4770      	bx	lr

08009ec8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b083      	sub	sp, #12
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009ed0:	bf00      	nop
 8009ed2:	370c      	adds	r7, #12
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eda:	4770      	bx	lr

08009edc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b083      	sub	sp, #12
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009ee4:	bf00      	nop
 8009ee6:	370c      	adds	r7, #12
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eee:	4770      	bx	lr

08009ef0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b083      	sub	sp, #12
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009ef8:	bf00      	nop
 8009efa:	370c      	adds	r7, #12
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr

08009f04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b085      	sub	sp, #20
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	4a47      	ldr	r2, [pc, #284]	@ (800a034 <TIM_Base_SetConfig+0x130>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d013      	beq.n	8009f44 <TIM_Base_SetConfig+0x40>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f22:	d00f      	beq.n	8009f44 <TIM_Base_SetConfig+0x40>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	4a44      	ldr	r2, [pc, #272]	@ (800a038 <TIM_Base_SetConfig+0x134>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d00b      	beq.n	8009f44 <TIM_Base_SetConfig+0x40>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	4a43      	ldr	r2, [pc, #268]	@ (800a03c <TIM_Base_SetConfig+0x138>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d007      	beq.n	8009f44 <TIM_Base_SetConfig+0x40>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	4a42      	ldr	r2, [pc, #264]	@ (800a040 <TIM_Base_SetConfig+0x13c>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d003      	beq.n	8009f44 <TIM_Base_SetConfig+0x40>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	4a41      	ldr	r2, [pc, #260]	@ (800a044 <TIM_Base_SetConfig+0x140>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d108      	bne.n	8009f56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009f4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	68fa      	ldr	r2, [r7, #12]
 8009f52:	4313      	orrs	r3, r2
 8009f54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4a36      	ldr	r2, [pc, #216]	@ (800a034 <TIM_Base_SetConfig+0x130>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d027      	beq.n	8009fae <TIM_Base_SetConfig+0xaa>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f64:	d023      	beq.n	8009fae <TIM_Base_SetConfig+0xaa>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a33      	ldr	r2, [pc, #204]	@ (800a038 <TIM_Base_SetConfig+0x134>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d01f      	beq.n	8009fae <TIM_Base_SetConfig+0xaa>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	4a32      	ldr	r2, [pc, #200]	@ (800a03c <TIM_Base_SetConfig+0x138>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d01b      	beq.n	8009fae <TIM_Base_SetConfig+0xaa>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	4a31      	ldr	r2, [pc, #196]	@ (800a040 <TIM_Base_SetConfig+0x13c>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d017      	beq.n	8009fae <TIM_Base_SetConfig+0xaa>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	4a30      	ldr	r2, [pc, #192]	@ (800a044 <TIM_Base_SetConfig+0x140>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d013      	beq.n	8009fae <TIM_Base_SetConfig+0xaa>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	4a2f      	ldr	r2, [pc, #188]	@ (800a048 <TIM_Base_SetConfig+0x144>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d00f      	beq.n	8009fae <TIM_Base_SetConfig+0xaa>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	4a2e      	ldr	r2, [pc, #184]	@ (800a04c <TIM_Base_SetConfig+0x148>)
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d00b      	beq.n	8009fae <TIM_Base_SetConfig+0xaa>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	4a2d      	ldr	r2, [pc, #180]	@ (800a050 <TIM_Base_SetConfig+0x14c>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d007      	beq.n	8009fae <TIM_Base_SetConfig+0xaa>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	4a2c      	ldr	r2, [pc, #176]	@ (800a054 <TIM_Base_SetConfig+0x150>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d003      	beq.n	8009fae <TIM_Base_SetConfig+0xaa>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	4a2b      	ldr	r2, [pc, #172]	@ (800a058 <TIM_Base_SetConfig+0x154>)
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d108      	bne.n	8009fc0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009fb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	68db      	ldr	r3, [r3, #12]
 8009fba:	68fa      	ldr	r2, [r7, #12]
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	695b      	ldr	r3, [r3, #20]
 8009fca:	4313      	orrs	r3, r2
 8009fcc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	689a      	ldr	r2, [r3, #8]
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	681a      	ldr	r2, [r3, #0]
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	4a14      	ldr	r2, [pc, #80]	@ (800a034 <TIM_Base_SetConfig+0x130>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d00f      	beq.n	800a006 <TIM_Base_SetConfig+0x102>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	4a16      	ldr	r2, [pc, #88]	@ (800a044 <TIM_Base_SetConfig+0x140>)
 8009fea:	4293      	cmp	r3, r2
 8009fec:	d00b      	beq.n	800a006 <TIM_Base_SetConfig+0x102>
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	4a15      	ldr	r2, [pc, #84]	@ (800a048 <TIM_Base_SetConfig+0x144>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d007      	beq.n	800a006 <TIM_Base_SetConfig+0x102>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	4a14      	ldr	r2, [pc, #80]	@ (800a04c <TIM_Base_SetConfig+0x148>)
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	d003      	beq.n	800a006 <TIM_Base_SetConfig+0x102>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	4a13      	ldr	r2, [pc, #76]	@ (800a050 <TIM_Base_SetConfig+0x14c>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d103      	bne.n	800a00e <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	691a      	ldr	r2, [r3, #16]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f043 0204 	orr.w	r2, r3, #4
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	2201      	movs	r2, #1
 800a01e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	68fa      	ldr	r2, [r7, #12]
 800a024:	601a      	str	r2, [r3, #0]
}
 800a026:	bf00      	nop
 800a028:	3714      	adds	r7, #20
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr
 800a032:	bf00      	nop
 800a034:	40010000 	.word	0x40010000
 800a038:	40000400 	.word	0x40000400
 800a03c:	40000800 	.word	0x40000800
 800a040:	40000c00 	.word	0x40000c00
 800a044:	40010400 	.word	0x40010400
 800a048:	40014000 	.word	0x40014000
 800a04c:	40014400 	.word	0x40014400
 800a050:	40014800 	.word	0x40014800
 800a054:	4000e000 	.word	0x4000e000
 800a058:	4000e400 	.word	0x4000e400

0800a05c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b087      	sub	sp, #28
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
 800a064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6a1b      	ldr	r3, [r3, #32]
 800a06a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	6a1b      	ldr	r3, [r3, #32]
 800a070:	f023 0201 	bic.w	r2, r3, #1
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	699b      	ldr	r3, [r3, #24]
 800a082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a084:	68fa      	ldr	r2, [r7, #12]
 800a086:	4b37      	ldr	r3, [pc, #220]	@ (800a164 <TIM_OC1_SetConfig+0x108>)
 800a088:	4013      	ands	r3, r2
 800a08a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f023 0303 	bic.w	r3, r3, #3
 800a092:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	68fa      	ldr	r2, [r7, #12]
 800a09a:	4313      	orrs	r3, r2
 800a09c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a09e:	697b      	ldr	r3, [r7, #20]
 800a0a0:	f023 0302 	bic.w	r3, r3, #2
 800a0a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	689b      	ldr	r3, [r3, #8]
 800a0aa:	697a      	ldr	r2, [r7, #20]
 800a0ac:	4313      	orrs	r3, r2
 800a0ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	4a2d      	ldr	r2, [pc, #180]	@ (800a168 <TIM_OC1_SetConfig+0x10c>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d00f      	beq.n	800a0d8 <TIM_OC1_SetConfig+0x7c>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	4a2c      	ldr	r2, [pc, #176]	@ (800a16c <TIM_OC1_SetConfig+0x110>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d00b      	beq.n	800a0d8 <TIM_OC1_SetConfig+0x7c>
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	4a2b      	ldr	r2, [pc, #172]	@ (800a170 <TIM_OC1_SetConfig+0x114>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d007      	beq.n	800a0d8 <TIM_OC1_SetConfig+0x7c>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	4a2a      	ldr	r2, [pc, #168]	@ (800a174 <TIM_OC1_SetConfig+0x118>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d003      	beq.n	800a0d8 <TIM_OC1_SetConfig+0x7c>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	4a29      	ldr	r2, [pc, #164]	@ (800a178 <TIM_OC1_SetConfig+0x11c>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d10c      	bne.n	800a0f2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	f023 0308 	bic.w	r3, r3, #8
 800a0de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	68db      	ldr	r3, [r3, #12]
 800a0e4:	697a      	ldr	r2, [r7, #20]
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	f023 0304 	bic.w	r3, r3, #4
 800a0f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	4a1c      	ldr	r2, [pc, #112]	@ (800a168 <TIM_OC1_SetConfig+0x10c>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d00f      	beq.n	800a11a <TIM_OC1_SetConfig+0xbe>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	4a1b      	ldr	r2, [pc, #108]	@ (800a16c <TIM_OC1_SetConfig+0x110>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d00b      	beq.n	800a11a <TIM_OC1_SetConfig+0xbe>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4a1a      	ldr	r2, [pc, #104]	@ (800a170 <TIM_OC1_SetConfig+0x114>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d007      	beq.n	800a11a <TIM_OC1_SetConfig+0xbe>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a19      	ldr	r2, [pc, #100]	@ (800a174 <TIM_OC1_SetConfig+0x118>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d003      	beq.n	800a11a <TIM_OC1_SetConfig+0xbe>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a18      	ldr	r2, [pc, #96]	@ (800a178 <TIM_OC1_SetConfig+0x11c>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d111      	bne.n	800a13e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a120:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a128:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	695b      	ldr	r3, [r3, #20]
 800a12e:	693a      	ldr	r2, [r7, #16]
 800a130:	4313      	orrs	r3, r2
 800a132:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	699b      	ldr	r3, [r3, #24]
 800a138:	693a      	ldr	r2, [r7, #16]
 800a13a:	4313      	orrs	r3, r2
 800a13c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	693a      	ldr	r2, [r7, #16]
 800a142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	68fa      	ldr	r2, [r7, #12]
 800a148:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	685a      	ldr	r2, [r3, #4]
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	697a      	ldr	r2, [r7, #20]
 800a156:	621a      	str	r2, [r3, #32]
}
 800a158:	bf00      	nop
 800a15a:	371c      	adds	r7, #28
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr
 800a164:	fffeff8f 	.word	0xfffeff8f
 800a168:	40010000 	.word	0x40010000
 800a16c:	40010400 	.word	0x40010400
 800a170:	40014000 	.word	0x40014000
 800a174:	40014400 	.word	0x40014400
 800a178:	40014800 	.word	0x40014800

0800a17c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b087      	sub	sp, #28
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
 800a184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6a1b      	ldr	r3, [r3, #32]
 800a18a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	6a1b      	ldr	r3, [r3, #32]
 800a190:	f023 0210 	bic.w	r2, r3, #16
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	699b      	ldr	r3, [r3, #24]
 800a1a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a1a4:	68fa      	ldr	r2, [r7, #12]
 800a1a6:	4b34      	ldr	r3, [pc, #208]	@ (800a278 <TIM_OC2_SetConfig+0xfc>)
 800a1a8:	4013      	ands	r3, r2
 800a1aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a1b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	021b      	lsls	r3, r3, #8
 800a1ba:	68fa      	ldr	r2, [r7, #12]
 800a1bc:	4313      	orrs	r3, r2
 800a1be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	f023 0320 	bic.w	r3, r3, #32
 800a1c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	689b      	ldr	r3, [r3, #8]
 800a1cc:	011b      	lsls	r3, r3, #4
 800a1ce:	697a      	ldr	r2, [r7, #20]
 800a1d0:	4313      	orrs	r3, r2
 800a1d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	4a29      	ldr	r2, [pc, #164]	@ (800a27c <TIM_OC2_SetConfig+0x100>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d003      	beq.n	800a1e4 <TIM_OC2_SetConfig+0x68>
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	4a28      	ldr	r2, [pc, #160]	@ (800a280 <TIM_OC2_SetConfig+0x104>)
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d10d      	bne.n	800a200 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a1ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a1ec:	683b      	ldr	r3, [r7, #0]
 800a1ee:	68db      	ldr	r3, [r3, #12]
 800a1f0:	011b      	lsls	r3, r3, #4
 800a1f2:	697a      	ldr	r2, [r7, #20]
 800a1f4:	4313      	orrs	r3, r2
 800a1f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a1fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	4a1e      	ldr	r2, [pc, #120]	@ (800a27c <TIM_OC2_SetConfig+0x100>)
 800a204:	4293      	cmp	r3, r2
 800a206:	d00f      	beq.n	800a228 <TIM_OC2_SetConfig+0xac>
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	4a1d      	ldr	r2, [pc, #116]	@ (800a280 <TIM_OC2_SetConfig+0x104>)
 800a20c:	4293      	cmp	r3, r2
 800a20e:	d00b      	beq.n	800a228 <TIM_OC2_SetConfig+0xac>
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	4a1c      	ldr	r2, [pc, #112]	@ (800a284 <TIM_OC2_SetConfig+0x108>)
 800a214:	4293      	cmp	r3, r2
 800a216:	d007      	beq.n	800a228 <TIM_OC2_SetConfig+0xac>
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	4a1b      	ldr	r2, [pc, #108]	@ (800a288 <TIM_OC2_SetConfig+0x10c>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d003      	beq.n	800a228 <TIM_OC2_SetConfig+0xac>
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	4a1a      	ldr	r2, [pc, #104]	@ (800a28c <TIM_OC2_SetConfig+0x110>)
 800a224:	4293      	cmp	r3, r2
 800a226:	d113      	bne.n	800a250 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a22e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a236:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	695b      	ldr	r3, [r3, #20]
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	693a      	ldr	r2, [r7, #16]
 800a240:	4313      	orrs	r3, r2
 800a242:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a244:	683b      	ldr	r3, [r7, #0]
 800a246:	699b      	ldr	r3, [r3, #24]
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	693a      	ldr	r2, [r7, #16]
 800a24c:	4313      	orrs	r3, r2
 800a24e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	693a      	ldr	r2, [r7, #16]
 800a254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	68fa      	ldr	r2, [r7, #12]
 800a25a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	685a      	ldr	r2, [r3, #4]
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	697a      	ldr	r2, [r7, #20]
 800a268:	621a      	str	r2, [r3, #32]
}
 800a26a:	bf00      	nop
 800a26c:	371c      	adds	r7, #28
 800a26e:	46bd      	mov	sp, r7
 800a270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a274:	4770      	bx	lr
 800a276:	bf00      	nop
 800a278:	feff8fff 	.word	0xfeff8fff
 800a27c:	40010000 	.word	0x40010000
 800a280:	40010400 	.word	0x40010400
 800a284:	40014000 	.word	0x40014000
 800a288:	40014400 	.word	0x40014400
 800a28c:	40014800 	.word	0x40014800

0800a290 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a290:	b480      	push	{r7}
 800a292:	b087      	sub	sp, #28
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6a1b      	ldr	r3, [r3, #32]
 800a29e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6a1b      	ldr	r3, [r3, #32]
 800a2a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	685b      	ldr	r3, [r3, #4]
 800a2b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	69db      	ldr	r3, [r3, #28]
 800a2b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a2b8:	68fa      	ldr	r2, [r7, #12]
 800a2ba:	4b33      	ldr	r3, [pc, #204]	@ (800a388 <TIM_OC3_SetConfig+0xf8>)
 800a2bc:	4013      	ands	r3, r2
 800a2be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	f023 0303 	bic.w	r3, r3, #3
 800a2c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	68fa      	ldr	r2, [r7, #12]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a2d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	689b      	ldr	r3, [r3, #8]
 800a2de:	021b      	lsls	r3, r3, #8
 800a2e0:	697a      	ldr	r2, [r7, #20]
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4a28      	ldr	r2, [pc, #160]	@ (800a38c <TIM_OC3_SetConfig+0xfc>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d003      	beq.n	800a2f6 <TIM_OC3_SetConfig+0x66>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	4a27      	ldr	r2, [pc, #156]	@ (800a390 <TIM_OC3_SetConfig+0x100>)
 800a2f2:	4293      	cmp	r3, r2
 800a2f4:	d10d      	bne.n	800a312 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a2fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	68db      	ldr	r3, [r3, #12]
 800a302:	021b      	lsls	r3, r3, #8
 800a304:	697a      	ldr	r2, [r7, #20]
 800a306:	4313      	orrs	r3, r2
 800a308:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a310:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	4a1d      	ldr	r2, [pc, #116]	@ (800a38c <TIM_OC3_SetConfig+0xfc>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d00f      	beq.n	800a33a <TIM_OC3_SetConfig+0xaa>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	4a1c      	ldr	r2, [pc, #112]	@ (800a390 <TIM_OC3_SetConfig+0x100>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d00b      	beq.n	800a33a <TIM_OC3_SetConfig+0xaa>
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	4a1b      	ldr	r2, [pc, #108]	@ (800a394 <TIM_OC3_SetConfig+0x104>)
 800a326:	4293      	cmp	r3, r2
 800a328:	d007      	beq.n	800a33a <TIM_OC3_SetConfig+0xaa>
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	4a1a      	ldr	r2, [pc, #104]	@ (800a398 <TIM_OC3_SetConfig+0x108>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d003      	beq.n	800a33a <TIM_OC3_SetConfig+0xaa>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	4a19      	ldr	r2, [pc, #100]	@ (800a39c <TIM_OC3_SetConfig+0x10c>)
 800a336:	4293      	cmp	r3, r2
 800a338:	d113      	bne.n	800a362 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a33a:	693b      	ldr	r3, [r7, #16]
 800a33c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a340:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a348:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	695b      	ldr	r3, [r3, #20]
 800a34e:	011b      	lsls	r3, r3, #4
 800a350:	693a      	ldr	r2, [r7, #16]
 800a352:	4313      	orrs	r3, r2
 800a354:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	699b      	ldr	r3, [r3, #24]
 800a35a:	011b      	lsls	r3, r3, #4
 800a35c:	693a      	ldr	r2, [r7, #16]
 800a35e:	4313      	orrs	r3, r2
 800a360:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	693a      	ldr	r2, [r7, #16]
 800a366:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	68fa      	ldr	r2, [r7, #12]
 800a36c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	685a      	ldr	r2, [r3, #4]
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	697a      	ldr	r2, [r7, #20]
 800a37a:	621a      	str	r2, [r3, #32]
}
 800a37c:	bf00      	nop
 800a37e:	371c      	adds	r7, #28
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr
 800a388:	fffeff8f 	.word	0xfffeff8f
 800a38c:	40010000 	.word	0x40010000
 800a390:	40010400 	.word	0x40010400
 800a394:	40014000 	.word	0x40014000
 800a398:	40014400 	.word	0x40014400
 800a39c:	40014800 	.word	0x40014800

0800a3a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b087      	sub	sp, #28
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6a1b      	ldr	r3, [r3, #32]
 800a3ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6a1b      	ldr	r3, [r3, #32]
 800a3b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	685b      	ldr	r3, [r3, #4]
 800a3c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	69db      	ldr	r3, [r3, #28]
 800a3c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a3c8:	68fa      	ldr	r2, [r7, #12]
 800a3ca:	4b24      	ldr	r3, [pc, #144]	@ (800a45c <TIM_OC4_SetConfig+0xbc>)
 800a3cc:	4013      	ands	r3, r2
 800a3ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a3d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a3d8:	683b      	ldr	r3, [r7, #0]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	021b      	lsls	r3, r3, #8
 800a3de:	68fa      	ldr	r2, [r7, #12]
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a3ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	689b      	ldr	r3, [r3, #8]
 800a3f0:	031b      	lsls	r3, r3, #12
 800a3f2:	693a      	ldr	r2, [r7, #16]
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	4a19      	ldr	r2, [pc, #100]	@ (800a460 <TIM_OC4_SetConfig+0xc0>)
 800a3fc:	4293      	cmp	r3, r2
 800a3fe:	d00f      	beq.n	800a420 <TIM_OC4_SetConfig+0x80>
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	4a18      	ldr	r2, [pc, #96]	@ (800a464 <TIM_OC4_SetConfig+0xc4>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d00b      	beq.n	800a420 <TIM_OC4_SetConfig+0x80>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	4a17      	ldr	r2, [pc, #92]	@ (800a468 <TIM_OC4_SetConfig+0xc8>)
 800a40c:	4293      	cmp	r3, r2
 800a40e:	d007      	beq.n	800a420 <TIM_OC4_SetConfig+0x80>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	4a16      	ldr	r2, [pc, #88]	@ (800a46c <TIM_OC4_SetConfig+0xcc>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d003      	beq.n	800a420 <TIM_OC4_SetConfig+0x80>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	4a15      	ldr	r2, [pc, #84]	@ (800a470 <TIM_OC4_SetConfig+0xd0>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d109      	bne.n	800a434 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a420:	697b      	ldr	r3, [r7, #20]
 800a422:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a426:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	695b      	ldr	r3, [r3, #20]
 800a42c:	019b      	lsls	r3, r3, #6
 800a42e:	697a      	ldr	r2, [r7, #20]
 800a430:	4313      	orrs	r3, r2
 800a432:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	697a      	ldr	r2, [r7, #20]
 800a438:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	68fa      	ldr	r2, [r7, #12]
 800a43e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	685a      	ldr	r2, [r3, #4]
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	693a      	ldr	r2, [r7, #16]
 800a44c:	621a      	str	r2, [r3, #32]
}
 800a44e:	bf00      	nop
 800a450:	371c      	adds	r7, #28
 800a452:	46bd      	mov	sp, r7
 800a454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a458:	4770      	bx	lr
 800a45a:	bf00      	nop
 800a45c:	feff8fff 	.word	0xfeff8fff
 800a460:	40010000 	.word	0x40010000
 800a464:	40010400 	.word	0x40010400
 800a468:	40014000 	.word	0x40014000
 800a46c:	40014400 	.word	0x40014400
 800a470:	40014800 	.word	0x40014800

0800a474 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a474:	b480      	push	{r7}
 800a476:	b087      	sub	sp, #28
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
 800a47c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6a1b      	ldr	r3, [r3, #32]
 800a482:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6a1b      	ldr	r3, [r3, #32]
 800a488:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	685b      	ldr	r3, [r3, #4]
 800a494:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a49a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a49c:	68fa      	ldr	r2, [r7, #12]
 800a49e:	4b21      	ldr	r3, [pc, #132]	@ (800a524 <TIM_OC5_SetConfig+0xb0>)
 800a4a0:	4013      	ands	r3, r2
 800a4a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	68fa      	ldr	r2, [r7, #12]
 800a4aa:	4313      	orrs	r3, r2
 800a4ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a4b4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a4b6:	683b      	ldr	r3, [r7, #0]
 800a4b8:	689b      	ldr	r3, [r3, #8]
 800a4ba:	041b      	lsls	r3, r3, #16
 800a4bc:	693a      	ldr	r2, [r7, #16]
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	4a18      	ldr	r2, [pc, #96]	@ (800a528 <TIM_OC5_SetConfig+0xb4>)
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	d00f      	beq.n	800a4ea <TIM_OC5_SetConfig+0x76>
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	4a17      	ldr	r2, [pc, #92]	@ (800a52c <TIM_OC5_SetConfig+0xb8>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d00b      	beq.n	800a4ea <TIM_OC5_SetConfig+0x76>
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	4a16      	ldr	r2, [pc, #88]	@ (800a530 <TIM_OC5_SetConfig+0xbc>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	d007      	beq.n	800a4ea <TIM_OC5_SetConfig+0x76>
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	4a15      	ldr	r2, [pc, #84]	@ (800a534 <TIM_OC5_SetConfig+0xc0>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d003      	beq.n	800a4ea <TIM_OC5_SetConfig+0x76>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	4a14      	ldr	r2, [pc, #80]	@ (800a538 <TIM_OC5_SetConfig+0xc4>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d109      	bne.n	800a4fe <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a4f0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	695b      	ldr	r3, [r3, #20]
 800a4f6:	021b      	lsls	r3, r3, #8
 800a4f8:	697a      	ldr	r2, [r7, #20]
 800a4fa:	4313      	orrs	r3, r2
 800a4fc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	697a      	ldr	r2, [r7, #20]
 800a502:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	68fa      	ldr	r2, [r7, #12]
 800a508:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	685a      	ldr	r2, [r3, #4]
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	693a      	ldr	r2, [r7, #16]
 800a516:	621a      	str	r2, [r3, #32]
}
 800a518:	bf00      	nop
 800a51a:	371c      	adds	r7, #28
 800a51c:	46bd      	mov	sp, r7
 800a51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a522:	4770      	bx	lr
 800a524:	fffeff8f 	.word	0xfffeff8f
 800a528:	40010000 	.word	0x40010000
 800a52c:	40010400 	.word	0x40010400
 800a530:	40014000 	.word	0x40014000
 800a534:	40014400 	.word	0x40014400
 800a538:	40014800 	.word	0x40014800

0800a53c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b087      	sub	sp, #28
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
 800a544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6a1b      	ldr	r3, [r3, #32]
 800a54a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6a1b      	ldr	r3, [r3, #32]
 800a550:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a564:	68fa      	ldr	r2, [r7, #12]
 800a566:	4b22      	ldr	r3, [pc, #136]	@ (800a5f0 <TIM_OC6_SetConfig+0xb4>)
 800a568:	4013      	ands	r3, r2
 800a56a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	021b      	lsls	r3, r3, #8
 800a572:	68fa      	ldr	r2, [r7, #12]
 800a574:	4313      	orrs	r3, r2
 800a576:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a57e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	051b      	lsls	r3, r3, #20
 800a586:	693a      	ldr	r2, [r7, #16]
 800a588:	4313      	orrs	r3, r2
 800a58a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	4a19      	ldr	r2, [pc, #100]	@ (800a5f4 <TIM_OC6_SetConfig+0xb8>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d00f      	beq.n	800a5b4 <TIM_OC6_SetConfig+0x78>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	4a18      	ldr	r2, [pc, #96]	@ (800a5f8 <TIM_OC6_SetConfig+0xbc>)
 800a598:	4293      	cmp	r3, r2
 800a59a:	d00b      	beq.n	800a5b4 <TIM_OC6_SetConfig+0x78>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	4a17      	ldr	r2, [pc, #92]	@ (800a5fc <TIM_OC6_SetConfig+0xc0>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d007      	beq.n	800a5b4 <TIM_OC6_SetConfig+0x78>
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	4a16      	ldr	r2, [pc, #88]	@ (800a600 <TIM_OC6_SetConfig+0xc4>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d003      	beq.n	800a5b4 <TIM_OC6_SetConfig+0x78>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	4a15      	ldr	r2, [pc, #84]	@ (800a604 <TIM_OC6_SetConfig+0xc8>)
 800a5b0:	4293      	cmp	r3, r2
 800a5b2:	d109      	bne.n	800a5c8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a5b4:	697b      	ldr	r3, [r7, #20]
 800a5b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a5ba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	695b      	ldr	r3, [r3, #20]
 800a5c0:	029b      	lsls	r3, r3, #10
 800a5c2:	697a      	ldr	r2, [r7, #20]
 800a5c4:	4313      	orrs	r3, r2
 800a5c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	697a      	ldr	r2, [r7, #20]
 800a5cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	68fa      	ldr	r2, [r7, #12]
 800a5d2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a5d4:	683b      	ldr	r3, [r7, #0]
 800a5d6:	685a      	ldr	r2, [r3, #4]
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	693a      	ldr	r2, [r7, #16]
 800a5e0:	621a      	str	r2, [r3, #32]
}
 800a5e2:	bf00      	nop
 800a5e4:	371c      	adds	r7, #28
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ec:	4770      	bx	lr
 800a5ee:	bf00      	nop
 800a5f0:	feff8fff 	.word	0xfeff8fff
 800a5f4:	40010000 	.word	0x40010000
 800a5f8:	40010400 	.word	0x40010400
 800a5fc:	40014000 	.word	0x40014000
 800a600:	40014400 	.word	0x40014400
 800a604:	40014800 	.word	0x40014800

0800a608 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a608:	b480      	push	{r7}
 800a60a:	b087      	sub	sp, #28
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	60f8      	str	r0, [r7, #12]
 800a610:	60b9      	str	r1, [r7, #8]
 800a612:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	6a1b      	ldr	r3, [r3, #32]
 800a618:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	6a1b      	ldr	r3, [r3, #32]
 800a61e:	f023 0201 	bic.w	r2, r3, #1
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	699b      	ldr	r3, [r3, #24]
 800a62a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a62c:	693b      	ldr	r3, [r7, #16]
 800a62e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a632:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	011b      	lsls	r3, r3, #4
 800a638:	693a      	ldr	r2, [r7, #16]
 800a63a:	4313      	orrs	r3, r2
 800a63c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	f023 030a 	bic.w	r3, r3, #10
 800a644:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a646:	697a      	ldr	r2, [r7, #20]
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	4313      	orrs	r3, r2
 800a64c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	693a      	ldr	r2, [r7, #16]
 800a652:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	697a      	ldr	r2, [r7, #20]
 800a658:	621a      	str	r2, [r3, #32]
}
 800a65a:	bf00      	nop
 800a65c:	371c      	adds	r7, #28
 800a65e:	46bd      	mov	sp, r7
 800a660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a664:	4770      	bx	lr

0800a666 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a666:	b480      	push	{r7}
 800a668:	b087      	sub	sp, #28
 800a66a:	af00      	add	r7, sp, #0
 800a66c:	60f8      	str	r0, [r7, #12]
 800a66e:	60b9      	str	r1, [r7, #8]
 800a670:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	6a1b      	ldr	r3, [r3, #32]
 800a676:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	6a1b      	ldr	r3, [r3, #32]
 800a67c:	f023 0210 	bic.w	r2, r3, #16
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	699b      	ldr	r3, [r3, #24]
 800a688:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a68a:	693b      	ldr	r3, [r7, #16]
 800a68c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a690:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	031b      	lsls	r3, r3, #12
 800a696:	693a      	ldr	r2, [r7, #16]
 800a698:	4313      	orrs	r3, r2
 800a69a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a69c:	697b      	ldr	r3, [r7, #20]
 800a69e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a6a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	011b      	lsls	r3, r3, #4
 800a6a8:	697a      	ldr	r2, [r7, #20]
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	693a      	ldr	r2, [r7, #16]
 800a6b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	697a      	ldr	r2, [r7, #20]
 800a6b8:	621a      	str	r2, [r3, #32]
}
 800a6ba:	bf00      	nop
 800a6bc:	371c      	adds	r7, #28
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c4:	4770      	bx	lr
	...

0800a6c8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	b085      	sub	sp, #20
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
 800a6d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	689b      	ldr	r3, [r3, #8]
 800a6d6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a6d8:	68fa      	ldr	r2, [r7, #12]
 800a6da:	4b09      	ldr	r3, [pc, #36]	@ (800a700 <TIM_ITRx_SetConfig+0x38>)
 800a6dc:	4013      	ands	r3, r2
 800a6de:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a6e0:	683a      	ldr	r2, [r7, #0]
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	4313      	orrs	r3, r2
 800a6e6:	f043 0307 	orr.w	r3, r3, #7
 800a6ea:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	68fa      	ldr	r2, [r7, #12]
 800a6f0:	609a      	str	r2, [r3, #8]
}
 800a6f2:	bf00      	nop
 800a6f4:	3714      	adds	r7, #20
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fc:	4770      	bx	lr
 800a6fe:	bf00      	nop
 800a700:	ffcfff8f 	.word	0xffcfff8f

0800a704 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a704:	b480      	push	{r7}
 800a706:	b087      	sub	sp, #28
 800a708:	af00      	add	r7, sp, #0
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	60b9      	str	r1, [r7, #8]
 800a70e:	607a      	str	r2, [r7, #4]
 800a710:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	689b      	ldr	r3, [r3, #8]
 800a716:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a718:	697b      	ldr	r3, [r7, #20]
 800a71a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a71e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	021a      	lsls	r2, r3, #8
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	431a      	orrs	r2, r3
 800a728:	68bb      	ldr	r3, [r7, #8]
 800a72a:	4313      	orrs	r3, r2
 800a72c:	697a      	ldr	r2, [r7, #20]
 800a72e:	4313      	orrs	r3, r2
 800a730:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	697a      	ldr	r2, [r7, #20]
 800a736:	609a      	str	r2, [r3, #8]
}
 800a738:	bf00      	nop
 800a73a:	371c      	adds	r7, #28
 800a73c:	46bd      	mov	sp, r7
 800a73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a742:	4770      	bx	lr

0800a744 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a744:	b480      	push	{r7}
 800a746:	b085      	sub	sp, #20
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
 800a74c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a754:	2b01      	cmp	r3, #1
 800a756:	d101      	bne.n	800a75c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a758:	2302      	movs	r3, #2
 800a75a:	e077      	b.n	800a84c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2201      	movs	r2, #1
 800a760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2202      	movs	r2, #2
 800a768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	685b      	ldr	r3, [r3, #4]
 800a772:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	689b      	ldr	r3, [r3, #8]
 800a77a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a35      	ldr	r2, [pc, #212]	@ (800a858 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d004      	beq.n	800a790 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4a34      	ldr	r2, [pc, #208]	@ (800a85c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a78c:	4293      	cmp	r3, r2
 800a78e:	d108      	bne.n	800a7a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a796:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	68fa      	ldr	r2, [r7, #12]
 800a79e:	4313      	orrs	r3, r2
 800a7a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	68fa      	ldr	r2, [r7, #12]
 800a7b0:	4313      	orrs	r3, r2
 800a7b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	68fa      	ldr	r2, [r7, #12]
 800a7ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4a25      	ldr	r2, [pc, #148]	@ (800a858 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a7c2:	4293      	cmp	r3, r2
 800a7c4:	d02c      	beq.n	800a820 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7ce:	d027      	beq.n	800a820 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4a22      	ldr	r2, [pc, #136]	@ (800a860 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d022      	beq.n	800a820 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	4a21      	ldr	r2, [pc, #132]	@ (800a864 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a7e0:	4293      	cmp	r3, r2
 800a7e2:	d01d      	beq.n	800a820 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	4a1f      	ldr	r2, [pc, #124]	@ (800a868 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d018      	beq.n	800a820 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	4a1a      	ldr	r2, [pc, #104]	@ (800a85c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a7f4:	4293      	cmp	r3, r2
 800a7f6:	d013      	beq.n	800a820 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	4a1b      	ldr	r2, [pc, #108]	@ (800a86c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d00e      	beq.n	800a820 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4a1a      	ldr	r2, [pc, #104]	@ (800a870 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800a808:	4293      	cmp	r3, r2
 800a80a:	d009      	beq.n	800a820 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	4a18      	ldr	r2, [pc, #96]	@ (800a874 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800a812:	4293      	cmp	r3, r2
 800a814:	d004      	beq.n	800a820 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	4a17      	ldr	r2, [pc, #92]	@ (800a878 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d10c      	bne.n	800a83a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a826:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	689b      	ldr	r3, [r3, #8]
 800a82c:	68ba      	ldr	r2, [r7, #8]
 800a82e:	4313      	orrs	r3, r2
 800a830:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	68ba      	ldr	r2, [r7, #8]
 800a838:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2201      	movs	r2, #1
 800a83e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	2200      	movs	r2, #0
 800a846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a84a:	2300      	movs	r3, #0
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3714      	adds	r7, #20
 800a850:	46bd      	mov	sp, r7
 800a852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a856:	4770      	bx	lr
 800a858:	40010000 	.word	0x40010000
 800a85c:	40010400 	.word	0x40010400
 800a860:	40000400 	.word	0x40000400
 800a864:	40000800 	.word	0x40000800
 800a868:	40000c00 	.word	0x40000c00
 800a86c:	40001800 	.word	0x40001800
 800a870:	40014000 	.word	0x40014000
 800a874:	4000e000 	.word	0x4000e000
 800a878:	4000e400 	.word	0x4000e400

0800a87c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a87c:	b480      	push	{r7}
 800a87e:	b085      	sub	sp, #20
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
 800a884:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a886:	2300      	movs	r3, #0
 800a888:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a890:	2b01      	cmp	r3, #1
 800a892:	d101      	bne.n	800a898 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a894:	2302      	movs	r3, #2
 800a896:	e073      	b.n	800a980 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	2201      	movs	r2, #1
 800a89c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	68db      	ldr	r3, [r3, #12]
 800a8aa:	4313      	orrs	r3, r2
 800a8ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	4313      	orrs	r3, r2
 800a8ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	685b      	ldr	r3, [r3, #4]
 800a8c6:	4313      	orrs	r3, r2
 800a8c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	4313      	orrs	r3, r2
 800a8d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a8de:	683b      	ldr	r3, [r7, #0]
 800a8e0:	691b      	ldr	r3, [r3, #16]
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	695b      	ldr	r3, [r3, #20]
 800a8f0:	4313      	orrs	r3, r2
 800a8f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8fe:	4313      	orrs	r3, r2
 800a900:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	699b      	ldr	r3, [r3, #24]
 800a90c:	041b      	lsls	r3, r3, #16
 800a90e:	4313      	orrs	r3, r2
 800a910:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a918:	683b      	ldr	r3, [r7, #0]
 800a91a:	69db      	ldr	r3, [r3, #28]
 800a91c:	4313      	orrs	r3, r2
 800a91e:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	4a19      	ldr	r2, [pc, #100]	@ (800a98c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800a926:	4293      	cmp	r3, r2
 800a928:	d004      	beq.n	800a934 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	4a18      	ldr	r2, [pc, #96]	@ (800a990 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800a930:	4293      	cmp	r3, r2
 800a932:	d11c      	bne.n	800a96e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a93e:	051b      	lsls	r3, r3, #20
 800a940:	4313      	orrs	r3, r2
 800a942:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	6a1b      	ldr	r3, [r3, #32]
 800a94e:	4313      	orrs	r3, r2
 800a950:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a95c:	4313      	orrs	r3, r2
 800a95e:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a96a:	4313      	orrs	r3, r2
 800a96c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	68fa      	ldr	r2, [r7, #12]
 800a974:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2200      	movs	r2, #0
 800a97a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a97e:	2300      	movs	r3, #0
}
 800a980:	4618      	mov	r0, r3
 800a982:	3714      	adds	r7, #20
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr
 800a98c:	40010000 	.word	0x40010000
 800a990:	40010400 	.word	0x40010400

0800a994 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a994:	b480      	push	{r7}
 800a996:	b083      	sub	sp, #12
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a99c:	bf00      	nop
 800a99e:	370c      	adds	r7, #12
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr

0800a9a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b083      	sub	sp, #12
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a9b0:	bf00      	nop
 800a9b2:	370c      	adds	r7, #12
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ba:	4770      	bx	lr

0800a9bc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a9bc:	b480      	push	{r7}
 800a9be:	b083      	sub	sp, #12
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a9c4:	bf00      	nop
 800a9c6:	370c      	adds	r7, #12
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr

0800a9d0 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b084      	sub	sp, #16
 800a9d4:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 10;
 800a9d6:	4b92      	ldr	r3, [pc, #584]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800a9d8:	220a      	movs	r2, #10
 800a9da:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 20;
 800a9dc:	4b90      	ldr	r3, [pc, #576]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800a9de:	2214      	movs	r2, #20
 800a9e0:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 3;
 800a9e2:	4b8f      	ldr	r3, [pc, #572]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800a9e4:	2203      	movs	r2, #3
 800a9e6:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 3;
 800a9e8:	4b8d      	ldr	r3, [pc, #564]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800a9ea:	2203      	movs	r2, #3
 800a9ec:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a9ee:	4b8d      	ldr	r3, [pc, #564]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800a9f0:	22ff      	movs	r2, #255	@ 0xff
 800a9f2:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a9f4:	4b8b      	ldr	r3, [pc, #556]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800a9f6:	22ff      	movs	r2, #255	@ 0xff
 800a9f8:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 0;
 800a9fa:	4b8a      	ldr	r3, [pc, #552]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800aa00:	4b88      	ldr	r3, [pc, #544]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800aa02:	2200      	movs	r2, #0
 800aa04:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 10;
 800aa06:	4b88      	ldr	r3, [pc, #544]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800aa08:	220a      	movs	r2, #10
 800aa0a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 20;
 800aa0c:	4b86      	ldr	r3, [pc, #536]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800aa0e:	2214      	movs	r2, #20
 800aa10:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800aa12:	4b85      	ldr	r3, [pc, #532]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800aa14:	2201      	movs	r2, #1
 800aa16:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 3;
 800aa18:	4b83      	ldr	r3, [pc, #524]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800aa1a:	2203      	movs	r2, #3
 800aa1c:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800aa1e:	2100      	movs	r1, #0
 800aa20:	2000      	movs	r0, #0
 800aa22:	f004 ff59 	bl	800f8d8 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800aa26:	4b7e      	ldr	r3, [pc, #504]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa28:	781b      	ldrb	r3, [r3, #0]
 800aa2a:	061a      	lsls	r2, r3, #24
 800aa2c:	4b7c      	ldr	r3, [pc, #496]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa2e:	785b      	ldrb	r3, [r3, #1]
 800aa30:	041b      	lsls	r3, r3, #16
 800aa32:	431a      	orrs	r2, r3
 800aa34:	4b7a      	ldr	r3, [pc, #488]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa36:	789b      	ldrb	r3, [r3, #2]
 800aa38:	021b      	lsls	r3, r3, #8
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	4a78      	ldr	r2, [pc, #480]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa3e:	78d2      	ldrb	r2, [r2, #3]
 800aa40:	4313      	orrs	r3, r2
 800aa42:	061a      	lsls	r2, r3, #24
 800aa44:	4b76      	ldr	r3, [pc, #472]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	0619      	lsls	r1, r3, #24
 800aa4a:	4b75      	ldr	r3, [pc, #468]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa4c:	785b      	ldrb	r3, [r3, #1]
 800aa4e:	041b      	lsls	r3, r3, #16
 800aa50:	4319      	orrs	r1, r3
 800aa52:	4b73      	ldr	r3, [pc, #460]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa54:	789b      	ldrb	r3, [r3, #2]
 800aa56:	021b      	lsls	r3, r3, #8
 800aa58:	430b      	orrs	r3, r1
 800aa5a:	4971      	ldr	r1, [pc, #452]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa5c:	78c9      	ldrb	r1, [r1, #3]
 800aa5e:	430b      	orrs	r3, r1
 800aa60:	021b      	lsls	r3, r3, #8
 800aa62:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aa66:	431a      	orrs	r2, r3
 800aa68:	4b6d      	ldr	r3, [pc, #436]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa6a:	781b      	ldrb	r3, [r3, #0]
 800aa6c:	0619      	lsls	r1, r3, #24
 800aa6e:	4b6c      	ldr	r3, [pc, #432]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa70:	785b      	ldrb	r3, [r3, #1]
 800aa72:	041b      	lsls	r3, r3, #16
 800aa74:	4319      	orrs	r1, r3
 800aa76:	4b6a      	ldr	r3, [pc, #424]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa78:	789b      	ldrb	r3, [r3, #2]
 800aa7a:	021b      	lsls	r3, r3, #8
 800aa7c:	430b      	orrs	r3, r1
 800aa7e:	4968      	ldr	r1, [pc, #416]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa80:	78c9      	ldrb	r1, [r1, #3]
 800aa82:	430b      	orrs	r3, r1
 800aa84:	0a1b      	lsrs	r3, r3, #8
 800aa86:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800aa8a:	431a      	orrs	r2, r3
 800aa8c:	4b64      	ldr	r3, [pc, #400]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa8e:	781b      	ldrb	r3, [r3, #0]
 800aa90:	0619      	lsls	r1, r3, #24
 800aa92:	4b63      	ldr	r3, [pc, #396]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa94:	785b      	ldrb	r3, [r3, #1]
 800aa96:	041b      	lsls	r3, r3, #16
 800aa98:	4319      	orrs	r1, r3
 800aa9a:	4b61      	ldr	r3, [pc, #388]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aa9c:	789b      	ldrb	r3, [r3, #2]
 800aa9e:	021b      	lsls	r3, r3, #8
 800aaa0:	430b      	orrs	r3, r1
 800aaa2:	495f      	ldr	r1, [pc, #380]	@ (800ac20 <MX_LWIP_Init+0x250>)
 800aaa4:	78c9      	ldrb	r1, [r1, #3]
 800aaa6:	430b      	orrs	r3, r1
 800aaa8:	0e1b      	lsrs	r3, r3, #24
 800aaaa:	4313      	orrs	r3, r2
 800aaac:	4a5f      	ldr	r2, [pc, #380]	@ (800ac2c <MX_LWIP_Init+0x25c>)
 800aaae:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800aab0:	4b5c      	ldr	r3, [pc, #368]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800aab2:	781b      	ldrb	r3, [r3, #0]
 800aab4:	061a      	lsls	r2, r3, #24
 800aab6:	4b5b      	ldr	r3, [pc, #364]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800aab8:	785b      	ldrb	r3, [r3, #1]
 800aaba:	041b      	lsls	r3, r3, #16
 800aabc:	431a      	orrs	r2, r3
 800aabe:	4b59      	ldr	r3, [pc, #356]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800aac0:	789b      	ldrb	r3, [r3, #2]
 800aac2:	021b      	lsls	r3, r3, #8
 800aac4:	4313      	orrs	r3, r2
 800aac6:	4a57      	ldr	r2, [pc, #348]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800aac8:	78d2      	ldrb	r2, [r2, #3]
 800aaca:	4313      	orrs	r3, r2
 800aacc:	061a      	lsls	r2, r3, #24
 800aace:	4b55      	ldr	r3, [pc, #340]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800aad0:	781b      	ldrb	r3, [r3, #0]
 800aad2:	0619      	lsls	r1, r3, #24
 800aad4:	4b53      	ldr	r3, [pc, #332]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800aad6:	785b      	ldrb	r3, [r3, #1]
 800aad8:	041b      	lsls	r3, r3, #16
 800aada:	4319      	orrs	r1, r3
 800aadc:	4b51      	ldr	r3, [pc, #324]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800aade:	789b      	ldrb	r3, [r3, #2]
 800aae0:	021b      	lsls	r3, r3, #8
 800aae2:	430b      	orrs	r3, r1
 800aae4:	494f      	ldr	r1, [pc, #316]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800aae6:	78c9      	ldrb	r1, [r1, #3]
 800aae8:	430b      	orrs	r3, r1
 800aaea:	021b      	lsls	r3, r3, #8
 800aaec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aaf0:	431a      	orrs	r2, r3
 800aaf2:	4b4c      	ldr	r3, [pc, #304]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800aaf4:	781b      	ldrb	r3, [r3, #0]
 800aaf6:	0619      	lsls	r1, r3, #24
 800aaf8:	4b4a      	ldr	r3, [pc, #296]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800aafa:	785b      	ldrb	r3, [r3, #1]
 800aafc:	041b      	lsls	r3, r3, #16
 800aafe:	4319      	orrs	r1, r3
 800ab00:	4b48      	ldr	r3, [pc, #288]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800ab02:	789b      	ldrb	r3, [r3, #2]
 800ab04:	021b      	lsls	r3, r3, #8
 800ab06:	430b      	orrs	r3, r1
 800ab08:	4946      	ldr	r1, [pc, #280]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800ab0a:	78c9      	ldrb	r1, [r1, #3]
 800ab0c:	430b      	orrs	r3, r1
 800ab0e:	0a1b      	lsrs	r3, r3, #8
 800ab10:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ab14:	431a      	orrs	r2, r3
 800ab16:	4b43      	ldr	r3, [pc, #268]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	0619      	lsls	r1, r3, #24
 800ab1c:	4b41      	ldr	r3, [pc, #260]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800ab1e:	785b      	ldrb	r3, [r3, #1]
 800ab20:	041b      	lsls	r3, r3, #16
 800ab22:	4319      	orrs	r1, r3
 800ab24:	4b3f      	ldr	r3, [pc, #252]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800ab26:	789b      	ldrb	r3, [r3, #2]
 800ab28:	021b      	lsls	r3, r3, #8
 800ab2a:	430b      	orrs	r3, r1
 800ab2c:	493d      	ldr	r1, [pc, #244]	@ (800ac24 <MX_LWIP_Init+0x254>)
 800ab2e:	78c9      	ldrb	r1, [r1, #3]
 800ab30:	430b      	orrs	r3, r1
 800ab32:	0e1b      	lsrs	r3, r3, #24
 800ab34:	4313      	orrs	r3, r2
 800ab36:	4a3e      	ldr	r2, [pc, #248]	@ (800ac30 <MX_LWIP_Init+0x260>)
 800ab38:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800ab3a:	4b3b      	ldr	r3, [pc, #236]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab3c:	781b      	ldrb	r3, [r3, #0]
 800ab3e:	061a      	lsls	r2, r3, #24
 800ab40:	4b39      	ldr	r3, [pc, #228]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab42:	785b      	ldrb	r3, [r3, #1]
 800ab44:	041b      	lsls	r3, r3, #16
 800ab46:	431a      	orrs	r2, r3
 800ab48:	4b37      	ldr	r3, [pc, #220]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab4a:	789b      	ldrb	r3, [r3, #2]
 800ab4c:	021b      	lsls	r3, r3, #8
 800ab4e:	4313      	orrs	r3, r2
 800ab50:	4a35      	ldr	r2, [pc, #212]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab52:	78d2      	ldrb	r2, [r2, #3]
 800ab54:	4313      	orrs	r3, r2
 800ab56:	061a      	lsls	r2, r3, #24
 800ab58:	4b33      	ldr	r3, [pc, #204]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab5a:	781b      	ldrb	r3, [r3, #0]
 800ab5c:	0619      	lsls	r1, r3, #24
 800ab5e:	4b32      	ldr	r3, [pc, #200]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab60:	785b      	ldrb	r3, [r3, #1]
 800ab62:	041b      	lsls	r3, r3, #16
 800ab64:	4319      	orrs	r1, r3
 800ab66:	4b30      	ldr	r3, [pc, #192]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab68:	789b      	ldrb	r3, [r3, #2]
 800ab6a:	021b      	lsls	r3, r3, #8
 800ab6c:	430b      	orrs	r3, r1
 800ab6e:	492e      	ldr	r1, [pc, #184]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab70:	78c9      	ldrb	r1, [r1, #3]
 800ab72:	430b      	orrs	r3, r1
 800ab74:	021b      	lsls	r3, r3, #8
 800ab76:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ab7a:	431a      	orrs	r2, r3
 800ab7c:	4b2a      	ldr	r3, [pc, #168]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab7e:	781b      	ldrb	r3, [r3, #0]
 800ab80:	0619      	lsls	r1, r3, #24
 800ab82:	4b29      	ldr	r3, [pc, #164]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab84:	785b      	ldrb	r3, [r3, #1]
 800ab86:	041b      	lsls	r3, r3, #16
 800ab88:	4319      	orrs	r1, r3
 800ab8a:	4b27      	ldr	r3, [pc, #156]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab8c:	789b      	ldrb	r3, [r3, #2]
 800ab8e:	021b      	lsls	r3, r3, #8
 800ab90:	430b      	orrs	r3, r1
 800ab92:	4925      	ldr	r1, [pc, #148]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800ab94:	78c9      	ldrb	r1, [r1, #3]
 800ab96:	430b      	orrs	r3, r1
 800ab98:	0a1b      	lsrs	r3, r3, #8
 800ab9a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ab9e:	431a      	orrs	r2, r3
 800aba0:	4b21      	ldr	r3, [pc, #132]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	0619      	lsls	r1, r3, #24
 800aba6:	4b20      	ldr	r3, [pc, #128]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800aba8:	785b      	ldrb	r3, [r3, #1]
 800abaa:	041b      	lsls	r3, r3, #16
 800abac:	4319      	orrs	r1, r3
 800abae:	4b1e      	ldr	r3, [pc, #120]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800abb0:	789b      	ldrb	r3, [r3, #2]
 800abb2:	021b      	lsls	r3, r3, #8
 800abb4:	430b      	orrs	r3, r1
 800abb6:	491c      	ldr	r1, [pc, #112]	@ (800ac28 <MX_LWIP_Init+0x258>)
 800abb8:	78c9      	ldrb	r1, [r1, #3]
 800abba:	430b      	orrs	r3, r1
 800abbc:	0e1b      	lsrs	r3, r3, #24
 800abbe:	4313      	orrs	r3, r2
 800abc0:	4a1c      	ldr	r2, [pc, #112]	@ (800ac34 <MX_LWIP_Init+0x264>)
 800abc2:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800abc4:	4b1c      	ldr	r3, [pc, #112]	@ (800ac38 <MX_LWIP_Init+0x268>)
 800abc6:	9302      	str	r3, [sp, #8]
 800abc8:	4b1c      	ldr	r3, [pc, #112]	@ (800ac3c <MX_LWIP_Init+0x26c>)
 800abca:	9301      	str	r3, [sp, #4]
 800abcc:	2300      	movs	r3, #0
 800abce:	9300      	str	r3, [sp, #0]
 800abd0:	4b18      	ldr	r3, [pc, #96]	@ (800ac34 <MX_LWIP_Init+0x264>)
 800abd2:	4a17      	ldr	r2, [pc, #92]	@ (800ac30 <MX_LWIP_Init+0x260>)
 800abd4:	4915      	ldr	r1, [pc, #84]	@ (800ac2c <MX_LWIP_Init+0x25c>)
 800abd6:	481a      	ldr	r0, [pc, #104]	@ (800ac40 <MX_LWIP_Init+0x270>)
 800abd8:	f005 fd00 	bl	80105dc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800abdc:	4818      	ldr	r0, [pc, #96]	@ (800ac40 <MX_LWIP_Init+0x270>)
 800abde:	f005 feb3 	bl	8010948 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800abe2:	4817      	ldr	r0, [pc, #92]	@ (800ac40 <MX_LWIP_Init+0x270>)
 800abe4:	f005 fec0 	bl	8010968 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800abe8:	4916      	ldr	r1, [pc, #88]	@ (800ac44 <MX_LWIP_Init+0x274>)
 800abea:	4815      	ldr	r0, [pc, #84]	@ (800ac40 <MX_LWIP_Init+0x270>)
 800abec:	f005 ffbe 	bl	8010b6c <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800abf0:	2224      	movs	r2, #36	@ 0x24
 800abf2:	2100      	movs	r1, #0
 800abf4:	4814      	ldr	r0, [pc, #80]	@ (800ac48 <MX_LWIP_Init+0x278>)
 800abf6:	f00f fc12 	bl	801a41e <memset>
  attributes.name = "EthLink";
 800abfa:	4b13      	ldr	r3, [pc, #76]	@ (800ac48 <MX_LWIP_Init+0x278>)
 800abfc:	4a13      	ldr	r2, [pc, #76]	@ (800ac4c <MX_LWIP_Init+0x27c>)
 800abfe:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800ac00:	4b11      	ldr	r3, [pc, #68]	@ (800ac48 <MX_LWIP_Init+0x278>)
 800ac02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800ac06:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800ac08:	4b0f      	ldr	r3, [pc, #60]	@ (800ac48 <MX_LWIP_Init+0x278>)
 800ac0a:	2210      	movs	r2, #16
 800ac0c:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800ac0e:	4a0e      	ldr	r2, [pc, #56]	@ (800ac48 <MX_LWIP_Init+0x278>)
 800ac10:	490b      	ldr	r1, [pc, #44]	@ (800ac40 <MX_LWIP_Init+0x270>)
 800ac12:	480f      	ldr	r0, [pc, #60]	@ (800ac50 <MX_LWIP_Init+0x280>)
 800ac14:	f000 fde1 	bl	800b7da <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800ac18:	bf00      	nop
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	bd80      	pop	{r7, pc}
 800ac1e:	bf00      	nop
 800ac20:	240058f8 	.word	0x240058f8
 800ac24:	240058fc 	.word	0x240058fc
 800ac28:	24005900 	.word	0x24005900
 800ac2c:	240058ec 	.word	0x240058ec
 800ac30:	240058f0 	.word	0x240058f0
 800ac34:	240058f4 	.word	0x240058f4
 800ac38:	0800f815 	.word	0x0800f815
 800ac3c:	0800b13d 	.word	0x0800b13d
 800ac40:	240058b8 	.word	0x240058b8
 800ac44:	0800ac55 	.word	0x0800ac55
 800ac48:	24005904 	.word	0x24005904
 800ac4c:	0801b254 	.word	0x0801b254
 800ac50:	0800b431 	.word	0x0800b431

0800ac54 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800ac54:	b480      	push	{r7}
 800ac56:	b083      	sub	sp, #12
 800ac58:	af00      	add	r7, sp, #0
 800ac5a:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800ac5c:	bf00      	nop
 800ac5e:	370c      	adds	r7, #12
 800ac60:	46bd      	mov	sp, r7
 800ac62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac66:	4770      	bx	lr

0800ac68 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b082      	sub	sp, #8
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800ac70:	4b04      	ldr	r3, [pc, #16]	@ (800ac84 <HAL_ETH_RxCpltCallback+0x1c>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	4618      	mov	r0, r3
 800ac76:	f001 f847 	bl	800bd08 <osSemaphoreRelease>
}
 800ac7a:	bf00      	nop
 800ac7c:	3708      	adds	r7, #8
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}
 800ac82:	bf00      	nop
 800ac84:	24005930 	.word	0x24005930

0800ac88 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b082      	sub	sp, #8
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800ac90:	4b04      	ldr	r3, [pc, #16]	@ (800aca4 <HAL_ETH_TxCpltCallback+0x1c>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	4618      	mov	r0, r3
 800ac96:	f001 f837 	bl	800bd08 <osSemaphoreRelease>
}
 800ac9a:	bf00      	nop
 800ac9c:	3708      	adds	r7, #8
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bd80      	pop	{r7, pc}
 800aca2:	bf00      	nop
 800aca4:	24005934 	.word	0x24005934

0800aca8 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	b082      	sub	sp, #8
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f7fa f8e8 	bl	8004e86 <HAL_ETH_GetDMAError>
 800acb6:	4603      	mov	r3, r0
 800acb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800acbc:	2b80      	cmp	r3, #128	@ 0x80
 800acbe:	d104      	bne.n	800acca <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800acc0:	4b04      	ldr	r3, [pc, #16]	@ (800acd4 <HAL_ETH_ErrorCallback+0x2c>)
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4618      	mov	r0, r3
 800acc6:	f001 f81f 	bl	800bd08 <osSemaphoreRelease>
  }
}
 800acca:	bf00      	nop
 800accc:	3708      	adds	r7, #8
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	24005930 	.word	0x24005930

0800acd8 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b0aa      	sub	sp, #168	@ 0xa8
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800ace0:	2300      	movs	r3, #0
 800ace2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 800ace6:	2300      	movs	r3, #0
 800ace8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 800acec:	2300      	movs	r3, #0
 800acee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 800acf2:	f107 0310 	add.w	r3, r7, #16
 800acf6:	2264      	movs	r2, #100	@ 0x64
 800acf8:	2100      	movs	r1, #0
 800acfa:	4618      	mov	r0, r3
 800acfc:	f00f fb8f 	bl	801a41e <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800ad00:	4b89      	ldr	r3, [pc, #548]	@ (800af28 <low_level_init+0x250>)
 800ad02:	4a8a      	ldr	r2, [pc, #552]	@ (800af2c <low_level_init+0x254>)
 800ad04:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800ad06:	2300      	movs	r3, #0
 800ad08:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800ad0a:	2380      	movs	r3, #128	@ 0x80
 800ad0c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800ad0e:	23e1      	movs	r3, #225	@ 0xe1
 800ad10:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800ad12:	2300      	movs	r3, #0
 800ad14:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800ad16:	2300      	movs	r3, #0
 800ad18:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800ad1a:	2300      	movs	r3, #0
 800ad1c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800ad1e:	4a82      	ldr	r2, [pc, #520]	@ (800af28 <low_level_init+0x250>)
 800ad20:	f107 0308 	add.w	r3, r7, #8
 800ad24:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800ad26:	4b80      	ldr	r3, [pc, #512]	@ (800af28 <low_level_init+0x250>)
 800ad28:	2201      	movs	r2, #1
 800ad2a:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800ad2c:	4b7e      	ldr	r3, [pc, #504]	@ (800af28 <low_level_init+0x250>)
 800ad2e:	4a80      	ldr	r2, [pc, #512]	@ (800af30 <low_level_init+0x258>)
 800ad30:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800ad32:	4b7d      	ldr	r3, [pc, #500]	@ (800af28 <low_level_init+0x250>)
 800ad34:	4a7f      	ldr	r2, [pc, #508]	@ (800af34 <low_level_init+0x25c>)
 800ad36:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800ad38:	4b7b      	ldr	r3, [pc, #492]	@ (800af28 <low_level_init+0x250>)
 800ad3a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800ad3e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800ad40:	4879      	ldr	r0, [pc, #484]	@ (800af28 <low_level_init+0x250>)
 800ad42:	f7f9 f8c7 	bl	8003ed4 <HAL_ETH_Init>
 800ad46:	4603      	mov	r3, r0
 800ad48:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800ad4c:	2238      	movs	r2, #56	@ 0x38
 800ad4e:	2100      	movs	r1, #0
 800ad50:	4879      	ldr	r0, [pc, #484]	@ (800af38 <low_level_init+0x260>)
 800ad52:	f00f fb64 	bl	801a41e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800ad56:	4b78      	ldr	r3, [pc, #480]	@ (800af38 <low_level_init+0x260>)
 800ad58:	2221      	movs	r2, #33	@ 0x21
 800ad5a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800ad5c:	4b76      	ldr	r3, [pc, #472]	@ (800af38 <low_level_init+0x260>)
 800ad5e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800ad62:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800ad64:	4b74      	ldr	r3, [pc, #464]	@ (800af38 <low_level_init+0x260>)
 800ad66:	2200      	movs	r2, #0
 800ad68:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800ad6a:	4874      	ldr	r0, [pc, #464]	@ (800af3c <low_level_init+0x264>)
 800ad6c:	f005 faf0 	bl	8010350 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2206      	movs	r2, #6
 800ad74:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800ad78:	4b6b      	ldr	r3, [pc, #428]	@ (800af28 <low_level_init+0x250>)
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	781a      	ldrb	r2, [r3, #0]
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800ad84:	4b68      	ldr	r3, [pc, #416]	@ (800af28 <low_level_init+0x250>)
 800ad86:	685b      	ldr	r3, [r3, #4]
 800ad88:	785a      	ldrb	r2, [r3, #1]
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800ad90:	4b65      	ldr	r3, [pc, #404]	@ (800af28 <low_level_init+0x250>)
 800ad92:	685b      	ldr	r3, [r3, #4]
 800ad94:	789a      	ldrb	r2, [r3, #2]
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800ad9c:	4b62      	ldr	r3, [pc, #392]	@ (800af28 <low_level_init+0x250>)
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	78da      	ldrb	r2, [r3, #3]
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800ada8:	4b5f      	ldr	r3, [pc, #380]	@ (800af28 <low_level_init+0x250>)
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	791a      	ldrb	r2, [r3, #4]
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800adb4:	4b5c      	ldr	r3, [pc, #368]	@ (800af28 <low_level_init+0x250>)
 800adb6:	685b      	ldr	r3, [r3, #4]
 800adb8:	795a      	ldrb	r2, [r3, #5]
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800adc6:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800adce:	f043 030a 	orr.w	r3, r3, #10
 800add2:	b2da      	uxtb	r2, r3
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800adda:	2200      	movs	r2, #0
 800addc:	2100      	movs	r1, #0
 800adde:	2001      	movs	r0, #1
 800ade0:	f000 feb6 	bl	800bb50 <osSemaphoreNew>
 800ade4:	4603      	mov	r3, r0
 800ade6:	4a56      	ldr	r2, [pc, #344]	@ (800af40 <low_level_init+0x268>)
 800ade8:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800adea:	2200      	movs	r2, #0
 800adec:	2100      	movs	r1, #0
 800adee:	2001      	movs	r0, #1
 800adf0:	f000 feae 	bl	800bb50 <osSemaphoreNew>
 800adf4:	4603      	mov	r3, r0
 800adf6:	4a53      	ldr	r2, [pc, #332]	@ (800af44 <low_level_init+0x26c>)
 800adf8:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800adfa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800adfe:	2224      	movs	r2, #36	@ 0x24
 800ae00:	2100      	movs	r1, #0
 800ae02:	4618      	mov	r0, r3
 800ae04:	f00f fb0b 	bl	801a41e <memset>
  attributes.name = "EthIf";
 800ae08:	4b4f      	ldr	r3, [pc, #316]	@ (800af48 <low_level_init+0x270>)
 800ae0a:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800ae0c:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 800ae10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 800ae14:	2330      	movs	r3, #48	@ 0x30
 800ae16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800ae1a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800ae1e:	461a      	mov	r2, r3
 800ae20:	6879      	ldr	r1, [r7, #4]
 800ae22:	484a      	ldr	r0, [pc, #296]	@ (800af4c <low_level_init+0x274>)
 800ae24:	f000 fcd9 	bl	800b7da <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800ae28:	4949      	ldr	r1, [pc, #292]	@ (800af50 <low_level_init+0x278>)
 800ae2a:	484a      	ldr	r0, [pc, #296]	@ (800af54 <low_level_init+0x27c>)
 800ae2c:	f7f6 fe5b 	bl	8001ae6 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800ae30:	4848      	ldr	r0, [pc, #288]	@ (800af54 <low_level_init+0x27c>)
 800ae32:	f7f6 fe8a 	bl	8001b4a <LAN8742_Init>
 800ae36:	4603      	mov	r3, r0
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d006      	beq.n	800ae4a <low_level_init+0x172>
  {
    netif_set_link_down(netif);
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f005 fe65 	bl	8010b0c <netif_set_link_down>
    netif_set_down(netif);
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f005 fdfc 	bl	8010a40 <netif_set_down>
 800ae48:	e06b      	b.n	800af22 <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800ae4a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d165      	bne.n	800af1e <low_level_init+0x246>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800ae52:	4840      	ldr	r0, [pc, #256]	@ (800af54 <low_level_init+0x27c>)
 800ae54:	f7f6 fec6 	bl	8001be4 <LAN8742_GetLinkState>
 800ae58:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800ae5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae60:	2b01      	cmp	r3, #1
 800ae62:	dc06      	bgt.n	800ae72 <low_level_init+0x19a>
    {
      netif_set_link_down(netif);
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f005 fe51 	bl	8010b0c <netif_set_link_down>
      netif_set_down(netif);
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f005 fde8 	bl	8010a40 <netif_set_down>
 800ae70:	e057      	b.n	800af22 <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 800ae72:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae76:	3b02      	subs	r3, #2
 800ae78:	2b03      	cmp	r3, #3
 800ae7a:	d82b      	bhi.n	800aed4 <low_level_init+0x1fc>
 800ae7c:	a201      	add	r2, pc, #4	@ (adr r2, 800ae84 <low_level_init+0x1ac>)
 800ae7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae82:	bf00      	nop
 800ae84:	0800ae95 	.word	0x0800ae95
 800ae88:	0800aea7 	.word	0x0800aea7
 800ae8c:	0800aeb7 	.word	0x0800aeb7
 800ae90:	0800aec7 	.word	0x0800aec7
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800ae94:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ae98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800ae9c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800aea0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800aea4:	e01f      	b.n	800aee6 <low_level_init+0x20e>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800aea6:	2300      	movs	r3, #0
 800aea8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800aeac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800aeb0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800aeb4:	e017      	b.n	800aee6 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800aeb6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800aeba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800aebe:	2300      	movs	r3, #0
 800aec0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800aec4:	e00f      	b.n	800aee6 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800aec6:	2300      	movs	r3, #0
 800aec8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 800aecc:	2300      	movs	r3, #0
 800aece:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800aed2:	e008      	b.n	800aee6 <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800aed4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800aed8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800aedc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800aee0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 800aee4:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800aee6:	f107 0310 	add.w	r3, r7, #16
 800aeea:	4619      	mov	r1, r3
 800aeec:	480e      	ldr	r0, [pc, #56]	@ (800af28 <low_level_init+0x250>)
 800aeee:	f7f9 fd7f 	bl	80049f0 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800aef2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800aef6:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 800aef8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aefc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800aefe:	f107 0310 	add.w	r3, r7, #16
 800af02:	4619      	mov	r1, r3
 800af04:	4808      	ldr	r0, [pc, #32]	@ (800af28 <low_level_init+0x250>)
 800af06:	f7f9 ff47 	bl	8004d98 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800af0a:	4807      	ldr	r0, [pc, #28]	@ (800af28 <low_level_init+0x250>)
 800af0c:	f7f9 f8e0 	bl	80040d0 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f005 fd29 	bl	8010968 <netif_set_up>
    netif_set_link_up(netif);
 800af16:	6878      	ldr	r0, [r7, #4]
 800af18:	f005 fdc4 	bl	8010aa4 <netif_set_link_up>
 800af1c:	e001      	b.n	800af22 <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 800af1e:	f7f6 f949 	bl	80011b4 <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800af22:	37a8      	adds	r7, #168	@ 0xa8
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}
 800af28:	24005938 	.word	0x24005938
 800af2c:	40028000 	.word	0x40028000
 800af30:	30000100 	.word	0x30000100
 800af34:	30000000 	.word	0x30000000
 800af38:	240059e8 	.word	0x240059e8
 800af3c:	0801de84 	.word	0x0801de84
 800af40:	24005930 	.word	0x24005930
 800af44:	24005934 	.word	0x24005934
 800af48:	0801b25c 	.word	0x0801b25c
 800af4c:	0800b0e9 	.word	0x0800b0e9
 800af50:	2400499c 	.word	0x2400499c
 800af54:	24005a20 	.word	0x24005a20

0800af58 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b092      	sub	sp, #72	@ 0x48
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
 800af60:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800af62:	2300      	movs	r3, #0
 800af64:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800af66:	2300      	movs	r3, #0
 800af68:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800af6a:	2300      	movs	r3, #0
 800af6c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800af70:	f107 030c 	add.w	r3, r7, #12
 800af74:	2230      	movs	r2, #48	@ 0x30
 800af76:	2100      	movs	r1, #0
 800af78:	4618      	mov	r0, r3
 800af7a:	f00f fa50 	bl	801a41e <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800af7e:	f107 030c 	add.w	r3, r7, #12
 800af82:	2230      	movs	r2, #48	@ 0x30
 800af84:	2100      	movs	r1, #0
 800af86:	4618      	mov	r0, r3
 800af88:	f00f fa49 	bl	801a41e <memset>

  for(q = p; q != NULL; q = q->next)
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	643b      	str	r3, [r7, #64]	@ 0x40
 800af90:	e045      	b.n	800b01e <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800af92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af94:	2b03      	cmp	r3, #3
 800af96:	d902      	bls.n	800af9e <low_level_output+0x46>
      return ERR_IF;
 800af98:	f06f 030b 	mvn.w	r3, #11
 800af9c:	e07f      	b.n	800b09e <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800af9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afa0:	6859      	ldr	r1, [r3, #4]
 800afa2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afa4:	4613      	mov	r3, r2
 800afa6:	005b      	lsls	r3, r3, #1
 800afa8:	4413      	add	r3, r2
 800afaa:	009b      	lsls	r3, r3, #2
 800afac:	3348      	adds	r3, #72	@ 0x48
 800afae:	443b      	add	r3, r7
 800afb0:	3b3c      	subs	r3, #60	@ 0x3c
 800afb2:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800afb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800afb6:	895b      	ldrh	r3, [r3, #10]
 800afb8:	4619      	mov	r1, r3
 800afba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800afbc:	4613      	mov	r3, r2
 800afbe:	005b      	lsls	r3, r3, #1
 800afc0:	4413      	add	r3, r2
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	3348      	adds	r3, #72	@ 0x48
 800afc6:	443b      	add	r3, r7
 800afc8:	3b38      	subs	r3, #56	@ 0x38
 800afca:	6019      	str	r1, [r3, #0]

    if(i>0)
 800afcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d011      	beq.n	800aff6 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800afd2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afd4:	1e5a      	subs	r2, r3, #1
 800afd6:	f107 000c 	add.w	r0, r7, #12
 800afda:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800afdc:	460b      	mov	r3, r1
 800afde:	005b      	lsls	r3, r3, #1
 800afe0:	440b      	add	r3, r1
 800afe2:	009b      	lsls	r3, r3, #2
 800afe4:	18c1      	adds	r1, r0, r3
 800afe6:	4613      	mov	r3, r2
 800afe8:	005b      	lsls	r3, r3, #1
 800afea:	4413      	add	r3, r2
 800afec:	009b      	lsls	r3, r3, #2
 800afee:	3348      	adds	r3, #72	@ 0x48
 800aff0:	443b      	add	r3, r7
 800aff2:	3b34      	subs	r3, #52	@ 0x34
 800aff4:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800aff6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d109      	bne.n	800b012 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800affe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b000:	4613      	mov	r3, r2
 800b002:	005b      	lsls	r3, r3, #1
 800b004:	4413      	add	r3, r2
 800b006:	009b      	lsls	r3, r3, #2
 800b008:	3348      	adds	r3, #72	@ 0x48
 800b00a:	443b      	add	r3, r7
 800b00c:	3b34      	subs	r3, #52	@ 0x34
 800b00e:	2200      	movs	r2, #0
 800b010:	601a      	str	r2, [r3, #0]
    }

    i++;
 800b012:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b014:	3301      	adds	r3, #1
 800b016:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800b018:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b01e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b020:	2b00      	cmp	r3, #0
 800b022:	d1b6      	bne.n	800af92 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	891b      	ldrh	r3, [r3, #8]
 800b028:	461a      	mov	r2, r3
 800b02a:	4b1f      	ldr	r3, [pc, #124]	@ (800b0a8 <low_level_output+0x150>)
 800b02c:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800b02e:	4a1e      	ldr	r2, [pc, #120]	@ (800b0a8 <low_level_output+0x150>)
 800b030:	f107 030c 	add.w	r3, r7, #12
 800b034:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800b036:	4a1c      	ldr	r2, [pc, #112]	@ (800b0a8 <low_level_output+0x150>)
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800b03c:	6838      	ldr	r0, [r7, #0]
 800b03e:	f006 f9ed 	bl	801141c <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800b042:	4919      	ldr	r1, [pc, #100]	@ (800b0a8 <low_level_output+0x150>)
 800b044:	4819      	ldr	r0, [pc, #100]	@ (800b0ac <low_level_output+0x154>)
 800b046:	f7f9 f92f 	bl	80042a8 <HAL_ETH_Transmit_IT>
 800b04a:	4603      	mov	r3, r0
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d103      	bne.n	800b058 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800b050:	2300      	movs	r3, #0
 800b052:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b056:	e01b      	b.n	800b090 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800b058:	4814      	ldr	r0, [pc, #80]	@ (800b0ac <low_level_output+0x154>)
 800b05a:	f7f9 ff07 	bl	8004e6c <HAL_ETH_GetError>
 800b05e:	4603      	mov	r3, r0
 800b060:	f003 0302 	and.w	r3, r3, #2
 800b064:	2b00      	cmp	r3, #0
 800b066:	d00d      	beq.n	800b084 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800b068:	4b11      	ldr	r3, [pc, #68]	@ (800b0b0 <low_level_output+0x158>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800b070:	4618      	mov	r0, r3
 800b072:	f000 fdf7 	bl	800bc64 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800b076:	480d      	ldr	r0, [pc, #52]	@ (800b0ac <low_level_output+0x154>)
 800b078:	f7f9 fa9d 	bl	80045b6 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800b07c:	23fe      	movs	r3, #254	@ 0xfe
 800b07e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800b082:	e005      	b.n	800b090 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800b084:	6838      	ldr	r0, [r7, #0]
 800b086:	f006 f923 	bl	80112d0 <pbuf_free>
        errval =  ERR_IF;
 800b08a:	23f4      	movs	r3, #244	@ 0xf4
 800b08c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800b090:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b094:	f113 0f02 	cmn.w	r3, #2
 800b098:	d0d3      	beq.n	800b042 <low_level_output+0xea>

  return errval;
 800b09a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800b09e:	4618      	mov	r0, r3
 800b0a0:	3748      	adds	r7, #72	@ 0x48
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	bd80      	pop	{r7, pc}
 800b0a6:	bf00      	nop
 800b0a8:	240059e8 	.word	0x240059e8
 800b0ac:	24005938 	.word	0x24005938
 800b0b0:	24005934 	.word	0x24005934

0800b0b4 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b084      	sub	sp, #16
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b0bc:	2300      	movs	r3, #0
 800b0be:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800b0c0:	4b07      	ldr	r3, [pc, #28]	@ (800b0e0 <low_level_input+0x2c>)
 800b0c2:	781b      	ldrb	r3, [r3, #0]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d105      	bne.n	800b0d4 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800b0c8:	f107 030c 	add.w	r3, r7, #12
 800b0cc:	4619      	mov	r1, r3
 800b0ce:	4805      	ldr	r0, [pc, #20]	@ (800b0e4 <low_level_input+0x30>)
 800b0d0:	f7f9 f93b 	bl	800434a <HAL_ETH_ReadData>
  }

  return p;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	3710      	adds	r7, #16
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}
 800b0de:	bf00      	nop
 800b0e0:	2400592c 	.word	0x2400592c
 800b0e4:	24005938 	.word	0x24005938

0800b0e8 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800b0e8:	b580      	push	{r7, lr}
 800b0ea:	b084      	sub	sp, #16
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b0f8:	4b0f      	ldr	r3, [pc, #60]	@ (800b138 <ethernetif_input+0x50>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	f04f 31ff 	mov.w	r1, #4294967295
 800b100:	4618      	mov	r0, r3
 800b102:	f000 fdaf 	bl	800bc64 <osSemaphoreAcquire>
 800b106:	4603      	mov	r3, r0
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d1f5      	bne.n	800b0f8 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800b10c:	68b8      	ldr	r0, [r7, #8]
 800b10e:	f7ff ffd1 	bl	800b0b4 <low_level_input>
 800b112:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d00a      	beq.n	800b130 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	691b      	ldr	r3, [r3, #16]
 800b11e:	68b9      	ldr	r1, [r7, #8]
 800b120:	68f8      	ldr	r0, [r7, #12]
 800b122:	4798      	blx	r3
 800b124:	4603      	mov	r3, r0
 800b126:	2b00      	cmp	r3, #0
 800b128:	d002      	beq.n	800b130 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800b12a:	68f8      	ldr	r0, [r7, #12]
 800b12c:	f006 f8d0 	bl	80112d0 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d1ea      	bne.n	800b10c <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800b136:	e7df      	b.n	800b0f8 <ethernetif_input+0x10>
 800b138:	24005930 	.word	0x24005930

0800b13c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b082      	sub	sp, #8
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d106      	bne.n	800b158 <ethernetif_init+0x1c>
 800b14a:	4b0e      	ldr	r3, [pc, #56]	@ (800b184 <ethernetif_init+0x48>)
 800b14c:	f44f 7205 	mov.w	r2, #532	@ 0x214
 800b150:	490d      	ldr	r1, [pc, #52]	@ (800b188 <ethernetif_init+0x4c>)
 800b152:	480e      	ldr	r0, [pc, #56]	@ (800b18c <ethernetif_init+0x50>)
 800b154:	f00f f8fe 	bl	801a354 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	2273      	movs	r2, #115	@ 0x73
 800b15c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2274      	movs	r2, #116	@ 0x74
 800b164:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	4a09      	ldr	r2, [pc, #36]	@ (800b190 <ethernetif_init+0x54>)
 800b16c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	4a08      	ldr	r2, [pc, #32]	@ (800b194 <ethernetif_init+0x58>)
 800b172:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f7ff fdaf 	bl	800acd8 <low_level_init>

  return ERR_OK;
 800b17a:	2300      	movs	r3, #0
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3708      	adds	r7, #8
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}
 800b184:	0801b264 	.word	0x0801b264
 800b188:	0801b280 	.word	0x0801b280
 800b18c:	0801b290 	.word	0x0801b290
 800b190:	08018219 	.word	0x08018219
 800b194:	0800af59 	.word	0x0800af59

0800b198 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b084      	sub	sp, #16
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800b1a4:	68f9      	ldr	r1, [r7, #12]
 800b1a6:	4809      	ldr	r0, [pc, #36]	@ (800b1cc <pbuf_free_custom+0x34>)
 800b1a8:	f005 f9c2 	bl	8010530 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800b1ac:	4b08      	ldr	r3, [pc, #32]	@ (800b1d0 <pbuf_free_custom+0x38>)
 800b1ae:	781b      	ldrb	r3, [r3, #0]
 800b1b0:	2b01      	cmp	r3, #1
 800b1b2:	d107      	bne.n	800b1c4 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800b1b4:	4b06      	ldr	r3, [pc, #24]	@ (800b1d0 <pbuf_free_custom+0x38>)
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800b1ba:	4b06      	ldr	r3, [pc, #24]	@ (800b1d4 <pbuf_free_custom+0x3c>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	4618      	mov	r0, r3
 800b1c0:	f000 fda2 	bl	800bd08 <osSemaphoreRelease>
  }
}
 800b1c4:	bf00      	nop
 800b1c6:	3710      	adds	r7, #16
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}
 800b1cc:	0801de84 	.word	0x0801de84
 800b1d0:	2400592c 	.word	0x2400592c
 800b1d4:	24005930 	.word	0x24005930

0800b1d8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b1dc:	f7f6 fdda 	bl	8001d94 <HAL_GetTick>
 800b1e0:	4603      	mov	r3, r0
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	bd80      	pop	{r7, pc}
	...

0800b1e8 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b08e      	sub	sp, #56	@ 0x38
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b1f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	601a      	str	r2, [r3, #0]
 800b1f8:	605a      	str	r2, [r3, #4]
 800b1fa:	609a      	str	r2, [r3, #8]
 800b1fc:	60da      	str	r2, [r3, #12]
 800b1fe:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	4a5d      	ldr	r2, [pc, #372]	@ (800b37c <HAL_ETH_MspInit+0x194>)
 800b206:	4293      	cmp	r3, r2
 800b208:	f040 80b3 	bne.w	800b372 <HAL_ETH_MspInit+0x18a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800b20c:	4b5c      	ldr	r3, [pc, #368]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b20e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b212:	4a5b      	ldr	r2, [pc, #364]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b214:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b218:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800b21c:	4b58      	ldr	r3, [pc, #352]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b21e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b222:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b226:	623b      	str	r3, [r7, #32]
 800b228:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800b22a:	4b55      	ldr	r3, [pc, #340]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b22c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b230:	4a53      	ldr	r2, [pc, #332]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b232:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b236:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800b23a:	4b51      	ldr	r3, [pc, #324]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b23c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b244:	61fb      	str	r3, [r7, #28]
 800b246:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800b248:	4b4d      	ldr	r3, [pc, #308]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b24a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b24e:	4a4c      	ldr	r2, [pc, #304]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b250:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b254:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800b258:	4b49      	ldr	r3, [pc, #292]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b25a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800b25e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b262:	61bb      	str	r3, [r7, #24]
 800b264:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b266:	4b46      	ldr	r3, [pc, #280]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b26c:	4a44      	ldr	r2, [pc, #272]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b26e:	f043 0304 	orr.w	r3, r3, #4
 800b272:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b276:	4b42      	ldr	r3, [pc, #264]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b278:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b27c:	f003 0304 	and.w	r3, r3, #4
 800b280:	617b      	str	r3, [r7, #20]
 800b282:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b284:	4b3e      	ldr	r3, [pc, #248]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b286:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b28a:	4a3d      	ldr	r2, [pc, #244]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b28c:	f043 0301 	orr.w	r3, r3, #1
 800b290:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b294:	4b3a      	ldr	r3, [pc, #232]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b296:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b29a:	f003 0301 	and.w	r3, r3, #1
 800b29e:	613b      	str	r3, [r7, #16]
 800b2a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b2a2:	4b37      	ldr	r3, [pc, #220]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b2a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b2a8:	4a35      	ldr	r2, [pc, #212]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b2aa:	f043 0302 	orr.w	r3, r3, #2
 800b2ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b2b2:	4b33      	ldr	r3, [pc, #204]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b2b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b2b8:	f003 0302 	and.w	r3, r3, #2
 800b2bc:	60fb      	str	r3, [r7, #12]
 800b2be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800b2c0:	4b2f      	ldr	r3, [pc, #188]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b2c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b2c6:	4a2e      	ldr	r2, [pc, #184]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b2c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b2cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800b2d0:	4b2b      	ldr	r3, [pc, #172]	@ (800b380 <HAL_ETH_MspInit+0x198>)
 800b2d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b2d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2da:	60bb      	str	r3, [r7, #8]
 800b2dc:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800b2de:	2332      	movs	r3, #50	@ 0x32
 800b2e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b2e2:	2302      	movs	r3, #2
 800b2e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b2ea:	2303      	movs	r3, #3
 800b2ec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b2ee:	230b      	movs	r3, #11
 800b2f0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b2f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b2f6:	4619      	mov	r1, r3
 800b2f8:	4822      	ldr	r0, [pc, #136]	@ (800b384 <HAL_ETH_MspInit+0x19c>)
 800b2fa:	f7fa fb53 	bl	80059a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800b2fe:	2386      	movs	r3, #134	@ 0x86
 800b300:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b302:	2302      	movs	r3, #2
 800b304:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b306:	2300      	movs	r3, #0
 800b308:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b30a:	2303      	movs	r3, #3
 800b30c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b30e:	230b      	movs	r3, #11
 800b310:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b312:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b316:	4619      	mov	r1, r3
 800b318:	481b      	ldr	r0, [pc, #108]	@ (800b388 <HAL_ETH_MspInit+0x1a0>)
 800b31a:	f7fa fb43 	bl	80059a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800b31e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b322:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b324:	2302      	movs	r3, #2
 800b326:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b328:	2300      	movs	r3, #0
 800b32a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b32c:	2303      	movs	r3, #3
 800b32e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b330:	230b      	movs	r3, #11
 800b332:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b334:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b338:	4619      	mov	r1, r3
 800b33a:	4814      	ldr	r0, [pc, #80]	@ (800b38c <HAL_ETH_MspInit+0x1a4>)
 800b33c:	f7fa fb32 	bl	80059a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800b340:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800b344:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b346:	2302      	movs	r3, #2
 800b348:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b34a:	2300      	movs	r3, #0
 800b34c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b34e:	2303      	movs	r3, #3
 800b350:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b352:	230b      	movs	r3, #11
 800b354:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b356:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b35a:	4619      	mov	r1, r3
 800b35c:	480c      	ldr	r0, [pc, #48]	@ (800b390 <HAL_ETH_MspInit+0x1a8>)
 800b35e:	f7fa fb21 	bl	80059a4 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800b362:	2200      	movs	r2, #0
 800b364:	2105      	movs	r1, #5
 800b366:	203d      	movs	r0, #61	@ 0x3d
 800b368:	f7f6 fe10 	bl	8001f8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800b36c:	203d      	movs	r0, #61	@ 0x3d
 800b36e:	f7f6 fe27 	bl	8001fc0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800b372:	bf00      	nop
 800b374:	3738      	adds	r7, #56	@ 0x38
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}
 800b37a:	bf00      	nop
 800b37c:	40028000 	.word	0x40028000
 800b380:	58024400 	.word	0x58024400
 800b384:	58020800 	.word	0x58020800
 800b388:	58020000 	.word	0x58020000
 800b38c:	58020400 	.word	0x58020400
 800b390:	58021800 	.word	0x58021800

0800b394 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800b394:	b580      	push	{r7, lr}
 800b396:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800b398:	4802      	ldr	r0, [pc, #8]	@ (800b3a4 <ETH_PHY_IO_Init+0x10>)
 800b39a:	f7f9 fd17 	bl	8004dcc <HAL_ETH_SetMDIOClockRange>

  return 0;
 800b39e:	2300      	movs	r3, #0
}
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	bd80      	pop	{r7, pc}
 800b3a4:	24005938 	.word	0x24005938

0800b3a8 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	af00      	add	r7, sp, #0
  return 0;
 800b3ac:	2300      	movs	r3, #0
}
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b6:	4770      	bx	lr

0800b3b8 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b084      	sub	sp, #16
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	60f8      	str	r0, [r7, #12]
 800b3c0:	60b9      	str	r1, [r7, #8]
 800b3c2:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	68ba      	ldr	r2, [r7, #8]
 800b3c8:	68f9      	ldr	r1, [r7, #12]
 800b3ca:	4807      	ldr	r0, [pc, #28]	@ (800b3e8 <ETH_PHY_IO_ReadReg+0x30>)
 800b3cc:	f7f9 fa68 	bl	80048a0 <HAL_ETH_ReadPHYRegister>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d002      	beq.n	800b3dc <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800b3d6:	f04f 33ff 	mov.w	r3, #4294967295
 800b3da:	e000      	b.n	800b3de <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800b3dc:	2300      	movs	r3, #0
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	3710      	adds	r7, #16
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}
 800b3e6:	bf00      	nop
 800b3e8:	24005938 	.word	0x24005938

0800b3ec <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b084      	sub	sp, #16
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	60f8      	str	r0, [r7, #12]
 800b3f4:	60b9      	str	r1, [r7, #8]
 800b3f6:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	68ba      	ldr	r2, [r7, #8]
 800b3fc:	68f9      	ldr	r1, [r7, #12]
 800b3fe:	4807      	ldr	r0, [pc, #28]	@ (800b41c <ETH_PHY_IO_WriteReg+0x30>)
 800b400:	f7f9 faa2 	bl	8004948 <HAL_ETH_WritePHYRegister>
 800b404:	4603      	mov	r3, r0
 800b406:	2b00      	cmp	r3, #0
 800b408:	d002      	beq.n	800b410 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800b40a:	f04f 33ff 	mov.w	r3, #4294967295
 800b40e:	e000      	b.n	800b412 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800b410:	2300      	movs	r3, #0
}
 800b412:	4618      	mov	r0, r3
 800b414:	3710      	adds	r7, #16
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}
 800b41a:	bf00      	nop
 800b41c:	24005938 	.word	0x24005938

0800b420 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800b420:	b580      	push	{r7, lr}
 800b422:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b424:	f7f6 fcb6 	bl	8001d94 <HAL_GetTick>
 800b428:	4603      	mov	r3, r0
}
 800b42a:	4618      	mov	r0, r3
 800b42c:	bd80      	pop	{r7, pc}
	...

0800b430 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b0a0      	sub	sp, #128	@ 0x80
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800b438:	f107 0308 	add.w	r3, r7, #8
 800b43c:	2264      	movs	r2, #100	@ 0x64
 800b43e:	2100      	movs	r1, #0
 800b440:	4618      	mov	r0, r3
 800b442:	f00e ffec 	bl	801a41e <memset>
  int32_t PHYLinkState = 0;
 800b446:	2300      	movs	r3, #0
 800b448:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800b44a:	2300      	movs	r3, #0
 800b44c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b44e:	2300      	movs	r3, #0
 800b450:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b452:	2300      	movs	r3, #0
 800b454:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b45a:	483a      	ldr	r0, [pc, #232]	@ (800b544 <ethernet_link_thread+0x114>)
 800b45c:	f7f6 fbc2 	bl	8001be4 <LAN8742_GetLinkState>
 800b460:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800b462:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b464:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b468:	089b      	lsrs	r3, r3, #2
 800b46a:	f003 0301 	and.w	r3, r3, #1
 800b46e:	b2db      	uxtb	r3, r3
 800b470:	2b00      	cmp	r3, #0
 800b472:	d00c      	beq.n	800b48e <ethernet_link_thread+0x5e>
 800b474:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b476:	2b01      	cmp	r3, #1
 800b478:	dc09      	bgt.n	800b48e <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800b47a:	4833      	ldr	r0, [pc, #204]	@ (800b548 <ethernet_link_thread+0x118>)
 800b47c:	f7f8 fe9c 	bl	80041b8 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800b480:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b482:	f005 fadd 	bl	8010a40 <netif_set_down>
    netif_set_link_down(netif);
 800b486:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b488:	f005 fb40 	bl	8010b0c <netif_set_link_down>
 800b48c:	e055      	b.n	800b53a <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800b48e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b490:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b494:	f003 0304 	and.w	r3, r3, #4
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d14e      	bne.n	800b53a <ethernet_link_thread+0x10a>
 800b49c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b49e:	2b01      	cmp	r3, #1
 800b4a0:	dd4b      	ble.n	800b53a <ethernet_link_thread+0x10a>
  {

    switch (PHYLinkState)
 800b4a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b4a4:	3b02      	subs	r3, #2
 800b4a6:	2b03      	cmp	r3, #3
 800b4a8:	d82a      	bhi.n	800b500 <ethernet_link_thread+0xd0>
 800b4aa:	a201      	add	r2, pc, #4	@ (adr r2, 800b4b0 <ethernet_link_thread+0x80>)
 800b4ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4b0:	0800b4c1 	.word	0x0800b4c1
 800b4b4:	0800b4d3 	.word	0x0800b4d3
 800b4b8:	0800b4e3 	.word	0x0800b4e3
 800b4bc:	0800b4f3 	.word	0x0800b4f3
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b4c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b4c4:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b4c6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b4ca:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b4cc:	2301      	movs	r3, #1
 800b4ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b4d0:	e017      	b.n	800b502 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b4d6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b4da:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b4dc:	2301      	movs	r3, #1
 800b4de:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b4e0:	e00f      	b.n	800b502 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800b4e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b4e6:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b4ec:	2301      	movs	r3, #1
 800b4ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b4f0:	e007      	b.n	800b502 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b4fe:	e000      	b.n	800b502 <ethernet_link_thread+0xd2>
    default:
      break;
 800b500:	bf00      	nop
    }

    if(linkchanged)
 800b502:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b504:	2b00      	cmp	r3, #0
 800b506:	d018      	beq.n	800b53a <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b508:	f107 0308 	add.w	r3, r7, #8
 800b50c:	4619      	mov	r1, r3
 800b50e:	480e      	ldr	r0, [pc, #56]	@ (800b548 <ethernet_link_thread+0x118>)
 800b510:	f7f9 fa6e 	bl	80049f0 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800b514:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b516:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800b518:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b51a:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b51c:	f107 0308 	add.w	r3, r7, #8
 800b520:	4619      	mov	r1, r3
 800b522:	4809      	ldr	r0, [pc, #36]	@ (800b548 <ethernet_link_thread+0x118>)
 800b524:	f7f9 fc38 	bl	8004d98 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800b528:	4807      	ldr	r0, [pc, #28]	@ (800b548 <ethernet_link_thread+0x118>)
 800b52a:	f7f8 fdd1 	bl	80040d0 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800b52e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b530:	f005 fa1a 	bl	8010968 <netif_set_up>
      netif_set_link_up(netif);
 800b534:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b536:	f005 fab5 	bl	8010aa4 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800b53a:	2064      	movs	r0, #100	@ 0x64
 800b53c:	f000 f9df 	bl	800b8fe <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b540:	e78b      	b.n	800b45a <ethernet_link_thread+0x2a>
 800b542:	bf00      	nop
 800b544:	24005a20 	.word	0x24005a20
 800b548:	24005938 	.word	0x24005938

0800b54c <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b086      	sub	sp, #24
 800b550:	af02      	add	r7, sp, #8
 800b552:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800b554:	4812      	ldr	r0, [pc, #72]	@ (800b5a0 <HAL_ETH_RxAllocateCallback+0x54>)
 800b556:	f004 ff77 	bl	8010448 <memp_malloc_pool>
 800b55a:	60f8      	str	r0, [r7, #12]
  if (p)
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d014      	beq.n	800b58c <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	f103 0220 	add.w	r2, r3, #32
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	4a0d      	ldr	r2, [pc, #52]	@ (800b5a4 <HAL_ETH_RxAllocateCallback+0x58>)
 800b570:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b57a:	9201      	str	r2, [sp, #4]
 800b57c:	9300      	str	r3, [sp, #0]
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	2241      	movs	r2, #65	@ 0x41
 800b582:	2100      	movs	r1, #0
 800b584:	2000      	movs	r0, #0
 800b586:	f005 fce9 	bl	8010f5c <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800b58a:	e005      	b.n	800b598 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800b58c:	4b06      	ldr	r3, [pc, #24]	@ (800b5a8 <HAL_ETH_RxAllocateCallback+0x5c>)
 800b58e:	2201      	movs	r2, #1
 800b590:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2200      	movs	r2, #0
 800b596:	601a      	str	r2, [r3, #0]
}
 800b598:	bf00      	nop
 800b59a:	3710      	adds	r7, #16
 800b59c:	46bd      	mov	sp, r7
 800b59e:	bd80      	pop	{r7, pc}
 800b5a0:	0801de84 	.word	0x0801de84
 800b5a4:	0800b199 	.word	0x0800b199
 800b5a8:	2400592c 	.word	0x2400592c

0800b5ac <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b08d      	sub	sp, #52	@ 0x34
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	60f8      	str	r0, [r7, #12]
 800b5b4:	60b9      	str	r1, [r7, #8]
 800b5b6:	607a      	str	r2, [r7, #4]
 800b5b8:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	3b20      	subs	r3, #32
 800b5ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  p->next = NULL;
 800b5cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800b5d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800b5d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5da:	887a      	ldrh	r2, [r7, #2]
 800b5dc:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800b5de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d103      	bne.n	800b5ee <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800b5e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b5ea:	601a      	str	r2, [r3, #0]
 800b5ec:	e003      	b.n	800b5f6 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800b5ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b5f4:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800b5f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b5fa:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800b5fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b602:	e009      	b.n	800b618 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800b604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b606:	891a      	ldrh	r2, [r3, #8]
 800b608:	887b      	ldrh	r3, [r7, #2]
 800b60a:	4413      	add	r3, r2
 800b60c:	b29a      	uxth	r2, r3
 800b60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b610:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800b612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d1f2      	bne.n	800b604 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800b61e:	887b      	ldrh	r3, [r7, #2]
 800b620:	687a      	ldr	r2, [r7, #4]
 800b622:	623a      	str	r2, [r7, #32]
 800b624:	61fb      	str	r3, [r7, #28]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 800b626:	69fb      	ldr	r3, [r7, #28]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	dd1d      	ble.n	800b668 <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800b62c:	6a3b      	ldr	r3, [r7, #32]
 800b62e:	f003 021f 	and.w	r2, r3, #31
 800b632:	69fb      	ldr	r3, [r7, #28]
 800b634:	4413      	add	r3, r2
 800b636:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800b638:	6a3b      	ldr	r3, [r7, #32]
 800b63a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800b63c:	f3bf 8f4f 	dsb	sy
}
 800b640:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800b642:	4a0d      	ldr	r2, [pc, #52]	@ (800b678 <HAL_ETH_RxLinkCallback+0xcc>)
 800b644:	697b      	ldr	r3, [r7, #20]
 800b646:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800b64a:	697b      	ldr	r3, [r7, #20]
 800b64c:	3320      	adds	r3, #32
 800b64e:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800b650:	69bb      	ldr	r3, [r7, #24]
 800b652:	3b20      	subs	r3, #32
 800b654:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 800b656:	69bb      	ldr	r3, [r7, #24]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	dcf2      	bgt.n	800b642 <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 800b65c:	f3bf 8f4f 	dsb	sy
}
 800b660:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800b662:	f3bf 8f6f 	isb	sy
}
 800b666:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 800b668:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 800b66a:	bf00      	nop
 800b66c:	3734      	adds	r7, #52	@ 0x34
 800b66e:	46bd      	mov	sp, r7
 800b670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b674:	4770      	bx	lr
 800b676:	bf00      	nop
 800b678:	e000ed00 	.word	0xe000ed00

0800b67c <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b082      	sub	sp, #8
 800b680:	af00      	add	r7, sp, #0
 800b682:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800b684:	6878      	ldr	r0, [r7, #4]
 800b686:	f005 fe23 	bl	80112d0 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800b68a:	bf00      	nop
 800b68c:	3708      	adds	r7, #8
 800b68e:	46bd      	mov	sp, r7
 800b690:	bd80      	pop	{r7, pc}
	...

0800b694 <__NVIC_SetPriority>:
{
 800b694:	b480      	push	{r7}
 800b696:	b083      	sub	sp, #12
 800b698:	af00      	add	r7, sp, #0
 800b69a:	4603      	mov	r3, r0
 800b69c:	6039      	str	r1, [r7, #0]
 800b69e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800b6a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	db0a      	blt.n	800b6be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b6a8:	683b      	ldr	r3, [r7, #0]
 800b6aa:	b2da      	uxtb	r2, r3
 800b6ac:	490c      	ldr	r1, [pc, #48]	@ (800b6e0 <__NVIC_SetPriority+0x4c>)
 800b6ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b6b2:	0112      	lsls	r2, r2, #4
 800b6b4:	b2d2      	uxtb	r2, r2
 800b6b6:	440b      	add	r3, r1
 800b6b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800b6bc:	e00a      	b.n	800b6d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b6be:	683b      	ldr	r3, [r7, #0]
 800b6c0:	b2da      	uxtb	r2, r3
 800b6c2:	4908      	ldr	r1, [pc, #32]	@ (800b6e4 <__NVIC_SetPriority+0x50>)
 800b6c4:	88fb      	ldrh	r3, [r7, #6]
 800b6c6:	f003 030f 	and.w	r3, r3, #15
 800b6ca:	3b04      	subs	r3, #4
 800b6cc:	0112      	lsls	r2, r2, #4
 800b6ce:	b2d2      	uxtb	r2, r2
 800b6d0:	440b      	add	r3, r1
 800b6d2:	761a      	strb	r2, [r3, #24]
}
 800b6d4:	bf00      	nop
 800b6d6:	370c      	adds	r7, #12
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6de:	4770      	bx	lr
 800b6e0:	e000e100 	.word	0xe000e100
 800b6e4:	e000ed00 	.word	0xe000ed00

0800b6e8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800b6ec:	4b05      	ldr	r3, [pc, #20]	@ (800b704 <SysTick_Handler+0x1c>)
 800b6ee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b6f0:	f002 fd3a 	bl	800e168 <xTaskGetSchedulerState>
 800b6f4:	4603      	mov	r3, r0
 800b6f6:	2b01      	cmp	r3, #1
 800b6f8:	d001      	beq.n	800b6fe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b6fa:	f003 fd15 	bl	800f128 <xPortSysTickHandler>
  }
}
 800b6fe:	bf00      	nop
 800b700:	bd80      	pop	{r7, pc}
 800b702:	bf00      	nop
 800b704:	e000e010 	.word	0xe000e010

0800b708 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b708:	b580      	push	{r7, lr}
 800b70a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b70c:	2100      	movs	r1, #0
 800b70e:	f06f 0004 	mvn.w	r0, #4
 800b712:	f7ff ffbf 	bl	800b694 <__NVIC_SetPriority>
#endif
}
 800b716:	bf00      	nop
 800b718:	bd80      	pop	{r7, pc}
	...

0800b71c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b71c:	b480      	push	{r7}
 800b71e:	b083      	sub	sp, #12
 800b720:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b722:	f3ef 8305 	mrs	r3, IPSR
 800b726:	603b      	str	r3, [r7, #0]
  return(result);
 800b728:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d003      	beq.n	800b736 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b72e:	f06f 0305 	mvn.w	r3, #5
 800b732:	607b      	str	r3, [r7, #4]
 800b734:	e00c      	b.n	800b750 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b736:	4b0a      	ldr	r3, [pc, #40]	@ (800b760 <osKernelInitialize+0x44>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d105      	bne.n	800b74a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b73e:	4b08      	ldr	r3, [pc, #32]	@ (800b760 <osKernelInitialize+0x44>)
 800b740:	2201      	movs	r2, #1
 800b742:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b744:	2300      	movs	r3, #0
 800b746:	607b      	str	r3, [r7, #4]
 800b748:	e002      	b.n	800b750 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b74a:	f04f 33ff 	mov.w	r3, #4294967295
 800b74e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b750:	687b      	ldr	r3, [r7, #4]
}
 800b752:	4618      	mov	r0, r3
 800b754:	370c      	adds	r7, #12
 800b756:	46bd      	mov	sp, r7
 800b758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b75c:	4770      	bx	lr
 800b75e:	bf00      	nop
 800b760:	24005a40 	.word	0x24005a40

0800b764 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b764:	b580      	push	{r7, lr}
 800b766:	b082      	sub	sp, #8
 800b768:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b76a:	f3ef 8305 	mrs	r3, IPSR
 800b76e:	603b      	str	r3, [r7, #0]
  return(result);
 800b770:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b772:	2b00      	cmp	r3, #0
 800b774:	d003      	beq.n	800b77e <osKernelStart+0x1a>
    stat = osErrorISR;
 800b776:	f06f 0305 	mvn.w	r3, #5
 800b77a:	607b      	str	r3, [r7, #4]
 800b77c:	e010      	b.n	800b7a0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b77e:	4b0b      	ldr	r3, [pc, #44]	@ (800b7ac <osKernelStart+0x48>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	2b01      	cmp	r3, #1
 800b784:	d109      	bne.n	800b79a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b786:	f7ff ffbf 	bl	800b708 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b78a:	4b08      	ldr	r3, [pc, #32]	@ (800b7ac <osKernelStart+0x48>)
 800b78c:	2202      	movs	r2, #2
 800b78e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b790:	f002 f864 	bl	800d85c <vTaskStartScheduler>
      stat = osOK;
 800b794:	2300      	movs	r3, #0
 800b796:	607b      	str	r3, [r7, #4]
 800b798:	e002      	b.n	800b7a0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b79a:	f04f 33ff 	mov.w	r3, #4294967295
 800b79e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b7a0:	687b      	ldr	r3, [r7, #4]
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	3708      	adds	r7, #8
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}
 800b7aa:	bf00      	nop
 800b7ac:	24005a40 	.word	0x24005a40

0800b7b0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b082      	sub	sp, #8
 800b7b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b7b6:	f3ef 8305 	mrs	r3, IPSR
 800b7ba:	603b      	str	r3, [r7, #0]
  return(result);
 800b7bc:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d003      	beq.n	800b7ca <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800b7c2:	f002 f977 	bl	800dab4 <xTaskGetTickCountFromISR>
 800b7c6:	6078      	str	r0, [r7, #4]
 800b7c8:	e002      	b.n	800b7d0 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800b7ca:	f002 f963 	bl	800da94 <xTaskGetTickCount>
 800b7ce:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800b7d0:	687b      	ldr	r3, [r7, #4]
}
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	3708      	adds	r7, #8
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	bd80      	pop	{r7, pc}

0800b7da <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b7da:	b580      	push	{r7, lr}
 800b7dc:	b08e      	sub	sp, #56	@ 0x38
 800b7de:	af04      	add	r7, sp, #16
 800b7e0:	60f8      	str	r0, [r7, #12]
 800b7e2:	60b9      	str	r1, [r7, #8]
 800b7e4:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b7ea:	f3ef 8305 	mrs	r3, IPSR
 800b7ee:	617b      	str	r3, [r7, #20]
  return(result);
 800b7f0:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d17e      	bne.n	800b8f4 <osThreadNew+0x11a>
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d07b      	beq.n	800b8f4 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800b7fc:	2380      	movs	r3, #128	@ 0x80
 800b7fe:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b800:	2318      	movs	r3, #24
 800b802:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b804:	2300      	movs	r3, #0
 800b806:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800b808:	f04f 33ff 	mov.w	r3, #4294967295
 800b80c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d045      	beq.n	800b8a0 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d002      	beq.n	800b822 <osThreadNew+0x48>
        name = attr->name;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	699b      	ldr	r3, [r3, #24]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d002      	beq.n	800b830 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	699b      	ldr	r3, [r3, #24]
 800b82e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b830:	69fb      	ldr	r3, [r7, #28]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d008      	beq.n	800b848 <osThreadNew+0x6e>
 800b836:	69fb      	ldr	r3, [r7, #28]
 800b838:	2b38      	cmp	r3, #56	@ 0x38
 800b83a:	d805      	bhi.n	800b848 <osThreadNew+0x6e>
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	685b      	ldr	r3, [r3, #4]
 800b840:	f003 0301 	and.w	r3, r3, #1
 800b844:	2b00      	cmp	r3, #0
 800b846:	d001      	beq.n	800b84c <osThreadNew+0x72>
        return (NULL);
 800b848:	2300      	movs	r3, #0
 800b84a:	e054      	b.n	800b8f6 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	695b      	ldr	r3, [r3, #20]
 800b850:	2b00      	cmp	r3, #0
 800b852:	d003      	beq.n	800b85c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	695b      	ldr	r3, [r3, #20]
 800b858:	089b      	lsrs	r3, r3, #2
 800b85a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	689b      	ldr	r3, [r3, #8]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d00e      	beq.n	800b882 <osThreadNew+0xa8>
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	68db      	ldr	r3, [r3, #12]
 800b868:	2ba7      	cmp	r3, #167	@ 0xa7
 800b86a:	d90a      	bls.n	800b882 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b870:	2b00      	cmp	r3, #0
 800b872:	d006      	beq.n	800b882 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	695b      	ldr	r3, [r3, #20]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d002      	beq.n	800b882 <osThreadNew+0xa8>
        mem = 1;
 800b87c:	2301      	movs	r3, #1
 800b87e:	61bb      	str	r3, [r7, #24]
 800b880:	e010      	b.n	800b8a4 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	689b      	ldr	r3, [r3, #8]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d10c      	bne.n	800b8a4 <osThreadNew+0xca>
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	68db      	ldr	r3, [r3, #12]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d108      	bne.n	800b8a4 <osThreadNew+0xca>
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	691b      	ldr	r3, [r3, #16]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d104      	bne.n	800b8a4 <osThreadNew+0xca>
          mem = 0;
 800b89a:	2300      	movs	r3, #0
 800b89c:	61bb      	str	r3, [r7, #24]
 800b89e:	e001      	b.n	800b8a4 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b8a4:	69bb      	ldr	r3, [r7, #24]
 800b8a6:	2b01      	cmp	r3, #1
 800b8a8:	d110      	bne.n	800b8cc <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b8ae:	687a      	ldr	r2, [r7, #4]
 800b8b0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b8b2:	9202      	str	r2, [sp, #8]
 800b8b4:	9301      	str	r3, [sp, #4]
 800b8b6:	69fb      	ldr	r3, [r7, #28]
 800b8b8:	9300      	str	r3, [sp, #0]
 800b8ba:	68bb      	ldr	r3, [r7, #8]
 800b8bc:	6a3a      	ldr	r2, [r7, #32]
 800b8be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b8c0:	68f8      	ldr	r0, [r7, #12]
 800b8c2:	f001 fd63 	bl	800d38c <xTaskCreateStatic>
 800b8c6:	4603      	mov	r3, r0
 800b8c8:	613b      	str	r3, [r7, #16]
 800b8ca:	e013      	b.n	800b8f4 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b8cc:	69bb      	ldr	r3, [r7, #24]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d110      	bne.n	800b8f4 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b8d2:	6a3b      	ldr	r3, [r7, #32]
 800b8d4:	b29a      	uxth	r2, r3
 800b8d6:	f107 0310 	add.w	r3, r7, #16
 800b8da:	9301      	str	r3, [sp, #4]
 800b8dc:	69fb      	ldr	r3, [r7, #28]
 800b8de:	9300      	str	r3, [sp, #0]
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b8e4:	68f8      	ldr	r0, [r7, #12]
 800b8e6:	f001 fdb1 	bl	800d44c <xTaskCreate>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	2b01      	cmp	r3, #1
 800b8ee:	d001      	beq.n	800b8f4 <osThreadNew+0x11a>
            hTask = NULL;
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b8f4:	693b      	ldr	r3, [r7, #16]
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3728      	adds	r7, #40	@ 0x28
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}

0800b8fe <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b8fe:	b580      	push	{r7, lr}
 800b900:	b084      	sub	sp, #16
 800b902:	af00      	add	r7, sp, #0
 800b904:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b906:	f3ef 8305 	mrs	r3, IPSR
 800b90a:	60bb      	str	r3, [r7, #8]
  return(result);
 800b90c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d003      	beq.n	800b91a <osDelay+0x1c>
    stat = osErrorISR;
 800b912:	f06f 0305 	mvn.w	r3, #5
 800b916:	60fb      	str	r3, [r7, #12]
 800b918:	e007      	b.n	800b92a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b91a:	2300      	movs	r3, #0
 800b91c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d002      	beq.n	800b92a <osDelay+0x2c>
      vTaskDelay(ticks);
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f001 ff63 	bl	800d7f0 <vTaskDelay>
    }
  }

  return (stat);
 800b92a:	68fb      	ldr	r3, [r7, #12]
}
 800b92c:	4618      	mov	r0, r3
 800b92e:	3710      	adds	r7, #16
 800b930:	46bd      	mov	sp, r7
 800b932:	bd80      	pop	{r7, pc}

0800b934 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800b934:	b580      	push	{r7, lr}
 800b936:	b088      	sub	sp, #32
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800b93c:	2300      	movs	r3, #0
 800b93e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b940:	f3ef 8305 	mrs	r3, IPSR
 800b944:	60bb      	str	r3, [r7, #8]
  return(result);
 800b946:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d174      	bne.n	800ba36 <osMutexNew+0x102>
    if (attr != NULL) {
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d003      	beq.n	800b95a <osMutexNew+0x26>
      type = attr->attr_bits;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	685b      	ldr	r3, [r3, #4]
 800b956:	61bb      	str	r3, [r7, #24]
 800b958:	e001      	b.n	800b95e <osMutexNew+0x2a>
    } else {
      type = 0U;
 800b95a:	2300      	movs	r3, #0
 800b95c:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800b95e:	69bb      	ldr	r3, [r7, #24]
 800b960:	f003 0301 	and.w	r3, r3, #1
 800b964:	2b00      	cmp	r3, #0
 800b966:	d002      	beq.n	800b96e <osMutexNew+0x3a>
      rmtx = 1U;
 800b968:	2301      	movs	r3, #1
 800b96a:	617b      	str	r3, [r7, #20]
 800b96c:	e001      	b.n	800b972 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800b96e:	2300      	movs	r3, #0
 800b970:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800b972:	69bb      	ldr	r3, [r7, #24]
 800b974:	f003 0308 	and.w	r3, r3, #8
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d15c      	bne.n	800ba36 <osMutexNew+0x102>
      mem = -1;
 800b97c:	f04f 33ff 	mov.w	r3, #4294967295
 800b980:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d015      	beq.n	800b9b4 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	689b      	ldr	r3, [r3, #8]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d006      	beq.n	800b99e <osMutexNew+0x6a>
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	68db      	ldr	r3, [r3, #12]
 800b994:	2b4f      	cmp	r3, #79	@ 0x4f
 800b996:	d902      	bls.n	800b99e <osMutexNew+0x6a>
          mem = 1;
 800b998:	2301      	movs	r3, #1
 800b99a:	613b      	str	r3, [r7, #16]
 800b99c:	e00c      	b.n	800b9b8 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	689b      	ldr	r3, [r3, #8]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d108      	bne.n	800b9b8 <osMutexNew+0x84>
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	68db      	ldr	r3, [r3, #12]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d104      	bne.n	800b9b8 <osMutexNew+0x84>
            mem = 0;
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	613b      	str	r3, [r7, #16]
 800b9b2:	e001      	b.n	800b9b8 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800b9b8:	693b      	ldr	r3, [r7, #16]
 800b9ba:	2b01      	cmp	r3, #1
 800b9bc:	d112      	bne.n	800b9e4 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800b9be:	697b      	ldr	r3, [r7, #20]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d007      	beq.n	800b9d4 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	689b      	ldr	r3, [r3, #8]
 800b9c8:	4619      	mov	r1, r3
 800b9ca:	2004      	movs	r0, #4
 800b9cc:	f000 fd71 	bl	800c4b2 <xQueueCreateMutexStatic>
 800b9d0:	61f8      	str	r0, [r7, #28]
 800b9d2:	e016      	b.n	800ba02 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	689b      	ldr	r3, [r3, #8]
 800b9d8:	4619      	mov	r1, r3
 800b9da:	2001      	movs	r0, #1
 800b9dc:	f000 fd69 	bl	800c4b2 <xQueueCreateMutexStatic>
 800b9e0:	61f8      	str	r0, [r7, #28]
 800b9e2:	e00e      	b.n	800ba02 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d10b      	bne.n	800ba02 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800b9ea:	697b      	ldr	r3, [r7, #20]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d004      	beq.n	800b9fa <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800b9f0:	2004      	movs	r0, #4
 800b9f2:	f000 fd46 	bl	800c482 <xQueueCreateMutex>
 800b9f6:	61f8      	str	r0, [r7, #28]
 800b9f8:	e003      	b.n	800ba02 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800b9fa:	2001      	movs	r0, #1
 800b9fc:	f000 fd41 	bl	800c482 <xQueueCreateMutex>
 800ba00:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800ba02:	69fb      	ldr	r3, [r7, #28]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d00c      	beq.n	800ba22 <osMutexNew+0xee>
        if (attr != NULL) {
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d003      	beq.n	800ba16 <osMutexNew+0xe2>
          name = attr->name;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	60fb      	str	r3, [r7, #12]
 800ba14:	e001      	b.n	800ba1a <osMutexNew+0xe6>
        } else {
          name = NULL;
 800ba16:	2300      	movs	r3, #0
 800ba18:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800ba1a:	68f9      	ldr	r1, [r7, #12]
 800ba1c:	69f8      	ldr	r0, [r7, #28]
 800ba1e:	f001 fc2d 	bl	800d27c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800ba22:	69fb      	ldr	r3, [r7, #28]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d006      	beq.n	800ba36 <osMutexNew+0x102>
 800ba28:	697b      	ldr	r3, [r7, #20]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d003      	beq.n	800ba36 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800ba2e:	69fb      	ldr	r3, [r7, #28]
 800ba30:	f043 0301 	orr.w	r3, r3, #1
 800ba34:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800ba36:	69fb      	ldr	r3, [r7, #28]
}
 800ba38:	4618      	mov	r0, r3
 800ba3a:	3720      	adds	r7, #32
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b086      	sub	sp, #24
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	f023 0301 	bic.w	r3, r3, #1
 800ba50:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	f003 0301 	and.w	r3, r3, #1
 800ba58:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ba5e:	f3ef 8305 	mrs	r3, IPSR
 800ba62:	60bb      	str	r3, [r7, #8]
  return(result);
 800ba64:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d003      	beq.n	800ba72 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800ba6a:	f06f 0305 	mvn.w	r3, #5
 800ba6e:	617b      	str	r3, [r7, #20]
 800ba70:	e02c      	b.n	800bacc <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800ba72:	693b      	ldr	r3, [r7, #16]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d103      	bne.n	800ba80 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800ba78:	f06f 0303 	mvn.w	r3, #3
 800ba7c:	617b      	str	r3, [r7, #20]
 800ba7e:	e025      	b.n	800bacc <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d011      	beq.n	800baaa <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800ba86:	6839      	ldr	r1, [r7, #0]
 800ba88:	6938      	ldr	r0, [r7, #16]
 800ba8a:	f000 fd62 	bl	800c552 <xQueueTakeMutexRecursive>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d01b      	beq.n	800bacc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d003      	beq.n	800baa2 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800ba9a:	f06f 0301 	mvn.w	r3, #1
 800ba9e:	617b      	str	r3, [r7, #20]
 800baa0:	e014      	b.n	800bacc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800baa2:	f06f 0302 	mvn.w	r3, #2
 800baa6:	617b      	str	r3, [r7, #20]
 800baa8:	e010      	b.n	800bacc <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800baaa:	6839      	ldr	r1, [r7, #0]
 800baac:	6938      	ldr	r0, [r7, #16]
 800baae:	f001 f907 	bl	800ccc0 <xQueueSemaphoreTake>
 800bab2:	4603      	mov	r3, r0
 800bab4:	2b01      	cmp	r3, #1
 800bab6:	d009      	beq.n	800bacc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d003      	beq.n	800bac6 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800babe:	f06f 0301 	mvn.w	r3, #1
 800bac2:	617b      	str	r3, [r7, #20]
 800bac4:	e002      	b.n	800bacc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800bac6:	f06f 0302 	mvn.w	r3, #2
 800baca:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800bacc:	697b      	ldr	r3, [r7, #20]
}
 800bace:	4618      	mov	r0, r3
 800bad0:	3718      	adds	r7, #24
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bd80      	pop	{r7, pc}

0800bad6 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800bad6:	b580      	push	{r7, lr}
 800bad8:	b086      	sub	sp, #24
 800bada:	af00      	add	r7, sp, #0
 800badc:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f023 0301 	bic.w	r3, r3, #1
 800bae4:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	f003 0301 	and.w	r3, r3, #1
 800baec:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800baee:	2300      	movs	r3, #0
 800baf0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800baf2:	f3ef 8305 	mrs	r3, IPSR
 800baf6:	60bb      	str	r3, [r7, #8]
  return(result);
 800baf8:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d003      	beq.n	800bb06 <osMutexRelease+0x30>
    stat = osErrorISR;
 800bafe:	f06f 0305 	mvn.w	r3, #5
 800bb02:	617b      	str	r3, [r7, #20]
 800bb04:	e01f      	b.n	800bb46 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d103      	bne.n	800bb14 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800bb0c:	f06f 0303 	mvn.w	r3, #3
 800bb10:	617b      	str	r3, [r7, #20]
 800bb12:	e018      	b.n	800bb46 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d009      	beq.n	800bb2e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800bb1a:	6938      	ldr	r0, [r7, #16]
 800bb1c:	f000 fce4 	bl	800c4e8 <xQueueGiveMutexRecursive>
 800bb20:	4603      	mov	r3, r0
 800bb22:	2b01      	cmp	r3, #1
 800bb24:	d00f      	beq.n	800bb46 <osMutexRelease+0x70>
        stat = osErrorResource;
 800bb26:	f06f 0302 	mvn.w	r3, #2
 800bb2a:	617b      	str	r3, [r7, #20]
 800bb2c:	e00b      	b.n	800bb46 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800bb2e:	2300      	movs	r3, #0
 800bb30:	2200      	movs	r2, #0
 800bb32:	2100      	movs	r1, #0
 800bb34:	6938      	ldr	r0, [r7, #16]
 800bb36:	f000 fdb1 	bl	800c69c <xQueueGenericSend>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	2b01      	cmp	r3, #1
 800bb3e:	d002      	beq.n	800bb46 <osMutexRelease+0x70>
        stat = osErrorResource;
 800bb40:	f06f 0302 	mvn.w	r3, #2
 800bb44:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800bb46:	697b      	ldr	r3, [r7, #20]
}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	3718      	adds	r7, #24
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	bd80      	pop	{r7, pc}

0800bb50 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b08a      	sub	sp, #40	@ 0x28
 800bb54:	af02      	add	r7, sp, #8
 800bb56:	60f8      	str	r0, [r7, #12]
 800bb58:	60b9      	str	r1, [r7, #8]
 800bb5a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bb60:	f3ef 8305 	mrs	r3, IPSR
 800bb64:	613b      	str	r3, [r7, #16]
  return(result);
 800bb66:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d175      	bne.n	800bc58 <osSemaphoreNew+0x108>
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d072      	beq.n	800bc58 <osSemaphoreNew+0x108>
 800bb72:	68ba      	ldr	r2, [r7, #8]
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	429a      	cmp	r2, r3
 800bb78:	d86e      	bhi.n	800bc58 <osSemaphoreNew+0x108>
    mem = -1;
 800bb7a:	f04f 33ff 	mov.w	r3, #4294967295
 800bb7e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d015      	beq.n	800bbb2 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	689b      	ldr	r3, [r3, #8]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d006      	beq.n	800bb9c <osSemaphoreNew+0x4c>
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	68db      	ldr	r3, [r3, #12]
 800bb92:	2b4f      	cmp	r3, #79	@ 0x4f
 800bb94:	d902      	bls.n	800bb9c <osSemaphoreNew+0x4c>
        mem = 1;
 800bb96:	2301      	movs	r3, #1
 800bb98:	61bb      	str	r3, [r7, #24]
 800bb9a:	e00c      	b.n	800bbb6 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	689b      	ldr	r3, [r3, #8]
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d108      	bne.n	800bbb6 <osSemaphoreNew+0x66>
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	68db      	ldr	r3, [r3, #12]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d104      	bne.n	800bbb6 <osSemaphoreNew+0x66>
          mem = 0;
 800bbac:	2300      	movs	r3, #0
 800bbae:	61bb      	str	r3, [r7, #24]
 800bbb0:	e001      	b.n	800bbb6 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800bbb6:	69bb      	ldr	r3, [r7, #24]
 800bbb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbbc:	d04c      	beq.n	800bc58 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	2b01      	cmp	r3, #1
 800bbc2:	d128      	bne.n	800bc16 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800bbc4:	69bb      	ldr	r3, [r7, #24]
 800bbc6:	2b01      	cmp	r3, #1
 800bbc8:	d10a      	bne.n	800bbe0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	689b      	ldr	r3, [r3, #8]
 800bbce:	2203      	movs	r2, #3
 800bbd0:	9200      	str	r2, [sp, #0]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	2100      	movs	r1, #0
 800bbd6:	2001      	movs	r0, #1
 800bbd8:	f000 fb5e 	bl	800c298 <xQueueGenericCreateStatic>
 800bbdc:	61f8      	str	r0, [r7, #28]
 800bbde:	e005      	b.n	800bbec <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800bbe0:	2203      	movs	r2, #3
 800bbe2:	2100      	movs	r1, #0
 800bbe4:	2001      	movs	r0, #1
 800bbe6:	f000 fbd4 	bl	800c392 <xQueueGenericCreate>
 800bbea:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800bbec:	69fb      	ldr	r3, [r7, #28]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d022      	beq.n	800bc38 <osSemaphoreNew+0xe8>
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	d01f      	beq.n	800bc38 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	2100      	movs	r1, #0
 800bbfe:	69f8      	ldr	r0, [r7, #28]
 800bc00:	f000 fd4c 	bl	800c69c <xQueueGenericSend>
 800bc04:	4603      	mov	r3, r0
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	d016      	beq.n	800bc38 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800bc0a:	69f8      	ldr	r0, [r7, #28]
 800bc0c:	f001 f9ea 	bl	800cfe4 <vQueueDelete>
            hSemaphore = NULL;
 800bc10:	2300      	movs	r3, #0
 800bc12:	61fb      	str	r3, [r7, #28]
 800bc14:	e010      	b.n	800bc38 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800bc16:	69bb      	ldr	r3, [r7, #24]
 800bc18:	2b01      	cmp	r3, #1
 800bc1a:	d108      	bne.n	800bc2e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	689b      	ldr	r3, [r3, #8]
 800bc20:	461a      	mov	r2, r3
 800bc22:	68b9      	ldr	r1, [r7, #8]
 800bc24:	68f8      	ldr	r0, [r7, #12]
 800bc26:	f000 fccb 	bl	800c5c0 <xQueueCreateCountingSemaphoreStatic>
 800bc2a:	61f8      	str	r0, [r7, #28]
 800bc2c:	e004      	b.n	800bc38 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800bc2e:	68b9      	ldr	r1, [r7, #8]
 800bc30:	68f8      	ldr	r0, [r7, #12]
 800bc32:	f000 fcfe 	bl	800c632 <xQueueCreateCountingSemaphore>
 800bc36:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800bc38:	69fb      	ldr	r3, [r7, #28]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d00c      	beq.n	800bc58 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d003      	beq.n	800bc4c <osSemaphoreNew+0xfc>
          name = attr->name;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	617b      	str	r3, [r7, #20]
 800bc4a:	e001      	b.n	800bc50 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800bc50:	6979      	ldr	r1, [r7, #20]
 800bc52:	69f8      	ldr	r0, [r7, #28]
 800bc54:	f001 fb12 	bl	800d27c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800bc58:	69fb      	ldr	r3, [r7, #28]
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3720      	adds	r7, #32
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}
	...

0800bc64 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b086      	sub	sp, #24
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800bc72:	2300      	movs	r3, #0
 800bc74:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800bc76:	693b      	ldr	r3, [r7, #16]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d103      	bne.n	800bc84 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800bc7c:	f06f 0303 	mvn.w	r3, #3
 800bc80:	617b      	str	r3, [r7, #20]
 800bc82:	e039      	b.n	800bcf8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bc84:	f3ef 8305 	mrs	r3, IPSR
 800bc88:	60fb      	str	r3, [r7, #12]
  return(result);
 800bc8a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d022      	beq.n	800bcd6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d003      	beq.n	800bc9e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800bc96:	f06f 0303 	mvn.w	r3, #3
 800bc9a:	617b      	str	r3, [r7, #20]
 800bc9c:	e02c      	b.n	800bcf8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800bc9e:	2300      	movs	r3, #0
 800bca0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800bca2:	f107 0308 	add.w	r3, r7, #8
 800bca6:	461a      	mov	r2, r3
 800bca8:	2100      	movs	r1, #0
 800bcaa:	6938      	ldr	r0, [r7, #16]
 800bcac:	f001 f918 	bl	800cee0 <xQueueReceiveFromISR>
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	2b01      	cmp	r3, #1
 800bcb4:	d003      	beq.n	800bcbe <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800bcb6:	f06f 0302 	mvn.w	r3, #2
 800bcba:	617b      	str	r3, [r7, #20]
 800bcbc:	e01c      	b.n	800bcf8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800bcbe:	68bb      	ldr	r3, [r7, #8]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d019      	beq.n	800bcf8 <osSemaphoreAcquire+0x94>
 800bcc4:	4b0f      	ldr	r3, [pc, #60]	@ (800bd04 <osSemaphoreAcquire+0xa0>)
 800bcc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bcca:	601a      	str	r2, [r3, #0]
 800bccc:	f3bf 8f4f 	dsb	sy
 800bcd0:	f3bf 8f6f 	isb	sy
 800bcd4:	e010      	b.n	800bcf8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800bcd6:	6839      	ldr	r1, [r7, #0]
 800bcd8:	6938      	ldr	r0, [r7, #16]
 800bcda:	f000 fff1 	bl	800ccc0 <xQueueSemaphoreTake>
 800bcde:	4603      	mov	r3, r0
 800bce0:	2b01      	cmp	r3, #1
 800bce2:	d009      	beq.n	800bcf8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800bce4:	683b      	ldr	r3, [r7, #0]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d003      	beq.n	800bcf2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800bcea:	f06f 0301 	mvn.w	r3, #1
 800bcee:	617b      	str	r3, [r7, #20]
 800bcf0:	e002      	b.n	800bcf8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800bcf2:	f06f 0302 	mvn.w	r3, #2
 800bcf6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800bcf8:	697b      	ldr	r3, [r7, #20]
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	3718      	adds	r7, #24
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	bd80      	pop	{r7, pc}
 800bd02:	bf00      	nop
 800bd04:	e000ed04 	.word	0xe000ed04

0800bd08 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b086      	sub	sp, #24
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800bd14:	2300      	movs	r3, #0
 800bd16:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800bd18:	693b      	ldr	r3, [r7, #16]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d103      	bne.n	800bd26 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800bd1e:	f06f 0303 	mvn.w	r3, #3
 800bd22:	617b      	str	r3, [r7, #20]
 800bd24:	e02c      	b.n	800bd80 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bd26:	f3ef 8305 	mrs	r3, IPSR
 800bd2a:	60fb      	str	r3, [r7, #12]
  return(result);
 800bd2c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d01a      	beq.n	800bd68 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800bd32:	2300      	movs	r3, #0
 800bd34:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800bd36:	f107 0308 	add.w	r3, r7, #8
 800bd3a:	4619      	mov	r1, r3
 800bd3c:	6938      	ldr	r0, [r7, #16]
 800bd3e:	f000 fe4d 	bl	800c9dc <xQueueGiveFromISR>
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b01      	cmp	r3, #1
 800bd46:	d003      	beq.n	800bd50 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800bd48:	f06f 0302 	mvn.w	r3, #2
 800bd4c:	617b      	str	r3, [r7, #20]
 800bd4e:	e017      	b.n	800bd80 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d014      	beq.n	800bd80 <osSemaphoreRelease+0x78>
 800bd56:	4b0d      	ldr	r3, [pc, #52]	@ (800bd8c <osSemaphoreRelease+0x84>)
 800bd58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd5c:	601a      	str	r2, [r3, #0]
 800bd5e:	f3bf 8f4f 	dsb	sy
 800bd62:	f3bf 8f6f 	isb	sy
 800bd66:	e00b      	b.n	800bd80 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800bd68:	2300      	movs	r3, #0
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	2100      	movs	r1, #0
 800bd6e:	6938      	ldr	r0, [r7, #16]
 800bd70:	f000 fc94 	bl	800c69c <xQueueGenericSend>
 800bd74:	4603      	mov	r3, r0
 800bd76:	2b01      	cmp	r3, #1
 800bd78:	d002      	beq.n	800bd80 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800bd7a:	f06f 0302 	mvn.w	r3, #2
 800bd7e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800bd80:	697b      	ldr	r3, [r7, #20]
}
 800bd82:	4618      	mov	r0, r3
 800bd84:	3718      	adds	r7, #24
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}
 800bd8a:	bf00      	nop
 800bd8c:	e000ed04 	.word	0xe000ed04

0800bd90 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800bd90:	b580      	push	{r7, lr}
 800bd92:	b08a      	sub	sp, #40	@ 0x28
 800bd94:	af02      	add	r7, sp, #8
 800bd96:	60f8      	str	r0, [r7, #12]
 800bd98:	60b9      	str	r1, [r7, #8]
 800bd9a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bda0:	f3ef 8305 	mrs	r3, IPSR
 800bda4:	613b      	str	r3, [r7, #16]
  return(result);
 800bda6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d15f      	bne.n	800be6c <osMessageQueueNew+0xdc>
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d05c      	beq.n	800be6c <osMessageQueueNew+0xdc>
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d059      	beq.n	800be6c <osMessageQueueNew+0xdc>
    mem = -1;
 800bdb8:	f04f 33ff 	mov.w	r3, #4294967295
 800bdbc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d029      	beq.n	800be18 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	689b      	ldr	r3, [r3, #8]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d012      	beq.n	800bdf2 <osMessageQueueNew+0x62>
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	68db      	ldr	r3, [r3, #12]
 800bdd0:	2b4f      	cmp	r3, #79	@ 0x4f
 800bdd2:	d90e      	bls.n	800bdf2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d00a      	beq.n	800bdf2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	695a      	ldr	r2, [r3, #20]
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	68b9      	ldr	r1, [r7, #8]
 800bde4:	fb01 f303 	mul.w	r3, r1, r3
 800bde8:	429a      	cmp	r2, r3
 800bdea:	d302      	bcc.n	800bdf2 <osMessageQueueNew+0x62>
        mem = 1;
 800bdec:	2301      	movs	r3, #1
 800bdee:	61bb      	str	r3, [r7, #24]
 800bdf0:	e014      	b.n	800be1c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	689b      	ldr	r3, [r3, #8]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d110      	bne.n	800be1c <osMessageQueueNew+0x8c>
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	68db      	ldr	r3, [r3, #12]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d10c      	bne.n	800be1c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800be06:	2b00      	cmp	r3, #0
 800be08:	d108      	bne.n	800be1c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	695b      	ldr	r3, [r3, #20]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d104      	bne.n	800be1c <osMessageQueueNew+0x8c>
          mem = 0;
 800be12:	2300      	movs	r3, #0
 800be14:	61bb      	str	r3, [r7, #24]
 800be16:	e001      	b.n	800be1c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800be18:	2300      	movs	r3, #0
 800be1a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800be1c:	69bb      	ldr	r3, [r7, #24]
 800be1e:	2b01      	cmp	r3, #1
 800be20:	d10b      	bne.n	800be3a <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	691a      	ldr	r2, [r3, #16]
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	689b      	ldr	r3, [r3, #8]
 800be2a:	2100      	movs	r1, #0
 800be2c:	9100      	str	r1, [sp, #0]
 800be2e:	68b9      	ldr	r1, [r7, #8]
 800be30:	68f8      	ldr	r0, [r7, #12]
 800be32:	f000 fa31 	bl	800c298 <xQueueGenericCreateStatic>
 800be36:	61f8      	str	r0, [r7, #28]
 800be38:	e008      	b.n	800be4c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800be3a:	69bb      	ldr	r3, [r7, #24]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d105      	bne.n	800be4c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800be40:	2200      	movs	r2, #0
 800be42:	68b9      	ldr	r1, [r7, #8]
 800be44:	68f8      	ldr	r0, [r7, #12]
 800be46:	f000 faa4 	bl	800c392 <xQueueGenericCreate>
 800be4a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800be4c:	69fb      	ldr	r3, [r7, #28]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d00c      	beq.n	800be6c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2b00      	cmp	r3, #0
 800be56:	d003      	beq.n	800be60 <osMessageQueueNew+0xd0>
        name = attr->name;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	617b      	str	r3, [r7, #20]
 800be5e:	e001      	b.n	800be64 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800be60:	2300      	movs	r3, #0
 800be62:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800be64:	6979      	ldr	r1, [r7, #20]
 800be66:	69f8      	ldr	r0, [r7, #28]
 800be68:	f001 fa08 	bl	800d27c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800be6c:	69fb      	ldr	r3, [r7, #28]
}
 800be6e:	4618      	mov	r0, r3
 800be70:	3720      	adds	r7, #32
 800be72:	46bd      	mov	sp, r7
 800be74:	bd80      	pop	{r7, pc}
	...

0800be78 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800be78:	b580      	push	{r7, lr}
 800be7a:	b088      	sub	sp, #32
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	60f8      	str	r0, [r7, #12]
 800be80:	60b9      	str	r1, [r7, #8]
 800be82:	603b      	str	r3, [r7, #0]
 800be84:	4613      	mov	r3, r2
 800be86:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800be8c:	2300      	movs	r3, #0
 800be8e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be90:	f3ef 8305 	mrs	r3, IPSR
 800be94:	617b      	str	r3, [r7, #20]
  return(result);
 800be96:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d028      	beq.n	800beee <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800be9c:	69bb      	ldr	r3, [r7, #24]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d005      	beq.n	800beae <osMessageQueuePut+0x36>
 800bea2:	68bb      	ldr	r3, [r7, #8]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d002      	beq.n	800beae <osMessageQueuePut+0x36>
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d003      	beq.n	800beb6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800beae:	f06f 0303 	mvn.w	r3, #3
 800beb2:	61fb      	str	r3, [r7, #28]
 800beb4:	e038      	b.n	800bf28 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800beb6:	2300      	movs	r3, #0
 800beb8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800beba:	f107 0210 	add.w	r2, r7, #16
 800bebe:	2300      	movs	r3, #0
 800bec0:	68b9      	ldr	r1, [r7, #8]
 800bec2:	69b8      	ldr	r0, [r7, #24]
 800bec4:	f000 fcec 	bl	800c8a0 <xQueueGenericSendFromISR>
 800bec8:	4603      	mov	r3, r0
 800beca:	2b01      	cmp	r3, #1
 800becc:	d003      	beq.n	800bed6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800bece:	f06f 0302 	mvn.w	r3, #2
 800bed2:	61fb      	str	r3, [r7, #28]
 800bed4:	e028      	b.n	800bf28 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800bed6:	693b      	ldr	r3, [r7, #16]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d025      	beq.n	800bf28 <osMessageQueuePut+0xb0>
 800bedc:	4b15      	ldr	r3, [pc, #84]	@ (800bf34 <osMessageQueuePut+0xbc>)
 800bede:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bee2:	601a      	str	r2, [r3, #0]
 800bee4:	f3bf 8f4f 	dsb	sy
 800bee8:	f3bf 8f6f 	isb	sy
 800beec:	e01c      	b.n	800bf28 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800beee:	69bb      	ldr	r3, [r7, #24]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d002      	beq.n	800befa <osMessageQueuePut+0x82>
 800bef4:	68bb      	ldr	r3, [r7, #8]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d103      	bne.n	800bf02 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800befa:	f06f 0303 	mvn.w	r3, #3
 800befe:	61fb      	str	r3, [r7, #28]
 800bf00:	e012      	b.n	800bf28 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800bf02:	2300      	movs	r3, #0
 800bf04:	683a      	ldr	r2, [r7, #0]
 800bf06:	68b9      	ldr	r1, [r7, #8]
 800bf08:	69b8      	ldr	r0, [r7, #24]
 800bf0a:	f000 fbc7 	bl	800c69c <xQueueGenericSend>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	2b01      	cmp	r3, #1
 800bf12:	d009      	beq.n	800bf28 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d003      	beq.n	800bf22 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800bf1a:	f06f 0301 	mvn.w	r3, #1
 800bf1e:	61fb      	str	r3, [r7, #28]
 800bf20:	e002      	b.n	800bf28 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800bf22:	f06f 0302 	mvn.w	r3, #2
 800bf26:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800bf28:	69fb      	ldr	r3, [r7, #28]
}
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	3720      	adds	r7, #32
 800bf2e:	46bd      	mov	sp, r7
 800bf30:	bd80      	pop	{r7, pc}
 800bf32:	bf00      	nop
 800bf34:	e000ed04 	.word	0xe000ed04

0800bf38 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b088      	sub	sp, #32
 800bf3c:	af00      	add	r7, sp, #0
 800bf3e:	60f8      	str	r0, [r7, #12]
 800bf40:	60b9      	str	r1, [r7, #8]
 800bf42:	607a      	str	r2, [r7, #4]
 800bf44:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800bf4e:	f3ef 8305 	mrs	r3, IPSR
 800bf52:	617b      	str	r3, [r7, #20]
  return(result);
 800bf54:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d028      	beq.n	800bfac <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800bf5a:	69bb      	ldr	r3, [r7, #24]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d005      	beq.n	800bf6c <osMessageQueueGet+0x34>
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d002      	beq.n	800bf6c <osMessageQueueGet+0x34>
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d003      	beq.n	800bf74 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800bf6c:	f06f 0303 	mvn.w	r3, #3
 800bf70:	61fb      	str	r3, [r7, #28]
 800bf72:	e037      	b.n	800bfe4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800bf74:	2300      	movs	r3, #0
 800bf76:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800bf78:	f107 0310 	add.w	r3, r7, #16
 800bf7c:	461a      	mov	r2, r3
 800bf7e:	68b9      	ldr	r1, [r7, #8]
 800bf80:	69b8      	ldr	r0, [r7, #24]
 800bf82:	f000 ffad 	bl	800cee0 <xQueueReceiveFromISR>
 800bf86:	4603      	mov	r3, r0
 800bf88:	2b01      	cmp	r3, #1
 800bf8a:	d003      	beq.n	800bf94 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800bf8c:	f06f 0302 	mvn.w	r3, #2
 800bf90:	61fb      	str	r3, [r7, #28]
 800bf92:	e027      	b.n	800bfe4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800bf94:	693b      	ldr	r3, [r7, #16]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d024      	beq.n	800bfe4 <osMessageQueueGet+0xac>
 800bf9a:	4b15      	ldr	r3, [pc, #84]	@ (800bff0 <osMessageQueueGet+0xb8>)
 800bf9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bfa0:	601a      	str	r2, [r3, #0]
 800bfa2:	f3bf 8f4f 	dsb	sy
 800bfa6:	f3bf 8f6f 	isb	sy
 800bfaa:	e01b      	b.n	800bfe4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800bfac:	69bb      	ldr	r3, [r7, #24]
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d002      	beq.n	800bfb8 <osMessageQueueGet+0x80>
 800bfb2:	68bb      	ldr	r3, [r7, #8]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d103      	bne.n	800bfc0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800bfb8:	f06f 0303 	mvn.w	r3, #3
 800bfbc:	61fb      	str	r3, [r7, #28]
 800bfbe:	e011      	b.n	800bfe4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800bfc0:	683a      	ldr	r2, [r7, #0]
 800bfc2:	68b9      	ldr	r1, [r7, #8]
 800bfc4:	69b8      	ldr	r0, [r7, #24]
 800bfc6:	f000 fd99 	bl	800cafc <xQueueReceive>
 800bfca:	4603      	mov	r3, r0
 800bfcc:	2b01      	cmp	r3, #1
 800bfce:	d009      	beq.n	800bfe4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800bfd0:	683b      	ldr	r3, [r7, #0]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d003      	beq.n	800bfde <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800bfd6:	f06f 0301 	mvn.w	r3, #1
 800bfda:	61fb      	str	r3, [r7, #28]
 800bfdc:	e002      	b.n	800bfe4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800bfde:	f06f 0302 	mvn.w	r3, #2
 800bfe2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800bfe4:	69fb      	ldr	r3, [r7, #28]
}
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	3720      	adds	r7, #32
 800bfea:	46bd      	mov	sp, r7
 800bfec:	bd80      	pop	{r7, pc}
 800bfee:	bf00      	nop
 800bff0:	e000ed04 	.word	0xe000ed04

0800bff4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800bff4:	b480      	push	{r7}
 800bff6:	b085      	sub	sp, #20
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	60f8      	str	r0, [r7, #12]
 800bffc:	60b9      	str	r1, [r7, #8]
 800bffe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	4a07      	ldr	r2, [pc, #28]	@ (800c020 <vApplicationGetIdleTaskMemory+0x2c>)
 800c004:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	4a06      	ldr	r2, [pc, #24]	@ (800c024 <vApplicationGetIdleTaskMemory+0x30>)
 800c00a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	2280      	movs	r2, #128	@ 0x80
 800c010:	601a      	str	r2, [r3, #0]
}
 800c012:	bf00      	nop
 800c014:	3714      	adds	r7, #20
 800c016:	46bd      	mov	sp, r7
 800c018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01c:	4770      	bx	lr
 800c01e:	bf00      	nop
 800c020:	24005a44 	.word	0x24005a44
 800c024:	24005aec 	.word	0x24005aec

0800c028 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c028:	b480      	push	{r7}
 800c02a:	b085      	sub	sp, #20
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	60f8      	str	r0, [r7, #12]
 800c030:	60b9      	str	r1, [r7, #8]
 800c032:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	4a07      	ldr	r2, [pc, #28]	@ (800c054 <vApplicationGetTimerTaskMemory+0x2c>)
 800c038:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c03a:	68bb      	ldr	r3, [r7, #8]
 800c03c:	4a06      	ldr	r2, [pc, #24]	@ (800c058 <vApplicationGetTimerTaskMemory+0x30>)
 800c03e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c046:	601a      	str	r2, [r3, #0]
}
 800c048:	bf00      	nop
 800c04a:	3714      	adds	r7, #20
 800c04c:	46bd      	mov	sp, r7
 800c04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c052:	4770      	bx	lr
 800c054:	24005cec 	.word	0x24005cec
 800c058:	24005d94 	.word	0x24005d94

0800c05c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c05c:	b480      	push	{r7}
 800c05e:	b083      	sub	sp, #12
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	f103 0208 	add.w	r2, r3, #8
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f04f 32ff 	mov.w	r2, #4294967295
 800c074:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	f103 0208 	add.w	r2, r3, #8
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f103 0208 	add.w	r2, r3, #8
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2200      	movs	r2, #0
 800c08e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c090:	bf00      	nop
 800c092:	370c      	adds	r7, #12
 800c094:	46bd      	mov	sp, r7
 800c096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09a:	4770      	bx	lr

0800c09c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c09c:	b480      	push	{r7}
 800c09e:	b083      	sub	sp, #12
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c0aa:	bf00      	nop
 800c0ac:	370c      	adds	r7, #12
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b4:	4770      	bx	lr

0800c0b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c0b6:	b480      	push	{r7}
 800c0b8:	b085      	sub	sp, #20
 800c0ba:	af00      	add	r7, sp, #0
 800c0bc:	6078      	str	r0, [r7, #4]
 800c0be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	685b      	ldr	r3, [r3, #4]
 800c0c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	68fa      	ldr	r2, [r7, #12]
 800c0ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	689a      	ldr	r2, [r3, #8]
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	689b      	ldr	r3, [r3, #8]
 800c0d8:	683a      	ldr	r2, [r7, #0]
 800c0da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	683a      	ldr	r2, [r7, #0]
 800c0e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c0e2:	683b      	ldr	r3, [r7, #0]
 800c0e4:	687a      	ldr	r2, [r7, #4]
 800c0e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	1c5a      	adds	r2, r3, #1
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	601a      	str	r2, [r3, #0]
}
 800c0f2:	bf00      	nop
 800c0f4:	3714      	adds	r7, #20
 800c0f6:	46bd      	mov	sp, r7
 800c0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fc:	4770      	bx	lr

0800c0fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c0fe:	b480      	push	{r7}
 800c100:	b085      	sub	sp, #20
 800c102:	af00      	add	r7, sp, #0
 800c104:	6078      	str	r0, [r7, #4]
 800c106:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c10e:	68bb      	ldr	r3, [r7, #8]
 800c110:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c114:	d103      	bne.n	800c11e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	691b      	ldr	r3, [r3, #16]
 800c11a:	60fb      	str	r3, [r7, #12]
 800c11c:	e00c      	b.n	800c138 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	3308      	adds	r3, #8
 800c122:	60fb      	str	r3, [r7, #12]
 800c124:	e002      	b.n	800c12c <vListInsert+0x2e>
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	685b      	ldr	r3, [r3, #4]
 800c12a:	60fb      	str	r3, [r7, #12]
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	685b      	ldr	r3, [r3, #4]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	68ba      	ldr	r2, [r7, #8]
 800c134:	429a      	cmp	r2, r3
 800c136:	d2f6      	bcs.n	800c126 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	685a      	ldr	r2, [r3, #4]
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	685b      	ldr	r3, [r3, #4]
 800c144:	683a      	ldr	r2, [r7, #0]
 800c146:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	68fa      	ldr	r2, [r7, #12]
 800c14c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	683a      	ldr	r2, [r7, #0]
 800c152:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c154:	683b      	ldr	r3, [r7, #0]
 800c156:	687a      	ldr	r2, [r7, #4]
 800c158:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	1c5a      	adds	r2, r3, #1
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	601a      	str	r2, [r3, #0]
}
 800c164:	bf00      	nop
 800c166:	3714      	adds	r7, #20
 800c168:	46bd      	mov	sp, r7
 800c16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16e:	4770      	bx	lr

0800c170 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c170:	b480      	push	{r7}
 800c172:	b085      	sub	sp, #20
 800c174:	af00      	add	r7, sp, #0
 800c176:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	691b      	ldr	r3, [r3, #16]
 800c17c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	685b      	ldr	r3, [r3, #4]
 800c182:	687a      	ldr	r2, [r7, #4]
 800c184:	6892      	ldr	r2, [r2, #8]
 800c186:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	689b      	ldr	r3, [r3, #8]
 800c18c:	687a      	ldr	r2, [r7, #4]
 800c18e:	6852      	ldr	r2, [r2, #4]
 800c190:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	685b      	ldr	r3, [r3, #4]
 800c196:	687a      	ldr	r2, [r7, #4]
 800c198:	429a      	cmp	r2, r3
 800c19a:	d103      	bne.n	800c1a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	689a      	ldr	r2, [r3, #8]
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2200      	movs	r2, #0
 800c1a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	1e5a      	subs	r2, r3, #1
 800c1b0:	68fb      	ldr	r3, [r7, #12]
 800c1b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	681b      	ldr	r3, [r3, #0]
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	3714      	adds	r7, #20
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c2:	4770      	bx	lr

0800c1c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c1c4:	b580      	push	{r7, lr}
 800c1c6:	b084      	sub	sp, #16
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
 800c1cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d10b      	bne.n	800c1f0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c1d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1dc:	f383 8811 	msr	BASEPRI, r3
 800c1e0:	f3bf 8f6f 	isb	sy
 800c1e4:	f3bf 8f4f 	dsb	sy
 800c1e8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c1ea:	bf00      	nop
 800c1ec:	bf00      	nop
 800c1ee:	e7fd      	b.n	800c1ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c1f0:	f002 ff0a 	bl	800f008 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681a      	ldr	r2, [r3, #0]
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1fc:	68f9      	ldr	r1, [r7, #12]
 800c1fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c200:	fb01 f303 	mul.w	r3, r1, r3
 800c204:	441a      	add	r2, r3
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	2200      	movs	r2, #0
 800c20e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	681a      	ldr	r2, [r3, #0]
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	681a      	ldr	r2, [r3, #0]
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c220:	3b01      	subs	r3, #1
 800c222:	68f9      	ldr	r1, [r7, #12]
 800c224:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c226:	fb01 f303 	mul.w	r3, r1, r3
 800c22a:	441a      	add	r2, r3
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	22ff      	movs	r2, #255	@ 0xff
 800c234:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	22ff      	movs	r2, #255	@ 0xff
 800c23c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d114      	bne.n	800c270 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	691b      	ldr	r3, [r3, #16]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d01a      	beq.n	800c284 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	3310      	adds	r3, #16
 800c252:	4618      	mov	r0, r3
 800c254:	f001 fdb2 	bl	800ddbc <xTaskRemoveFromEventList>
 800c258:	4603      	mov	r3, r0
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d012      	beq.n	800c284 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c25e:	4b0d      	ldr	r3, [pc, #52]	@ (800c294 <xQueueGenericReset+0xd0>)
 800c260:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c264:	601a      	str	r2, [r3, #0]
 800c266:	f3bf 8f4f 	dsb	sy
 800c26a:	f3bf 8f6f 	isb	sy
 800c26e:	e009      	b.n	800c284 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	3310      	adds	r3, #16
 800c274:	4618      	mov	r0, r3
 800c276:	f7ff fef1 	bl	800c05c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	3324      	adds	r3, #36	@ 0x24
 800c27e:	4618      	mov	r0, r3
 800c280:	f7ff feec 	bl	800c05c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c284:	f002 fef2 	bl	800f06c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c288:	2301      	movs	r3, #1
}
 800c28a:	4618      	mov	r0, r3
 800c28c:	3710      	adds	r7, #16
 800c28e:	46bd      	mov	sp, r7
 800c290:	bd80      	pop	{r7, pc}
 800c292:	bf00      	nop
 800c294:	e000ed04 	.word	0xe000ed04

0800c298 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b08e      	sub	sp, #56	@ 0x38
 800c29c:	af02      	add	r7, sp, #8
 800c29e:	60f8      	str	r0, [r7, #12]
 800c2a0:	60b9      	str	r1, [r7, #8]
 800c2a2:	607a      	str	r2, [r7, #4]
 800c2a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c2a6:	68fb      	ldr	r3, [r7, #12]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d10b      	bne.n	800c2c4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800c2ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2b0:	f383 8811 	msr	BASEPRI, r3
 800c2b4:	f3bf 8f6f 	isb	sy
 800c2b8:	f3bf 8f4f 	dsb	sy
 800c2bc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c2be:	bf00      	nop
 800c2c0:	bf00      	nop
 800c2c2:	e7fd      	b.n	800c2c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c2c4:	683b      	ldr	r3, [r7, #0]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d10b      	bne.n	800c2e2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800c2ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2ce:	f383 8811 	msr	BASEPRI, r3
 800c2d2:	f3bf 8f6f 	isb	sy
 800c2d6:	f3bf 8f4f 	dsb	sy
 800c2da:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c2dc:	bf00      	nop
 800c2de:	bf00      	nop
 800c2e0:	e7fd      	b.n	800c2de <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d002      	beq.n	800c2ee <xQueueGenericCreateStatic+0x56>
 800c2e8:	68bb      	ldr	r3, [r7, #8]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d001      	beq.n	800c2f2 <xQueueGenericCreateStatic+0x5a>
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	e000      	b.n	800c2f4 <xQueueGenericCreateStatic+0x5c>
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d10b      	bne.n	800c310 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800c2f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2fc:	f383 8811 	msr	BASEPRI, r3
 800c300:	f3bf 8f6f 	isb	sy
 800c304:	f3bf 8f4f 	dsb	sy
 800c308:	623b      	str	r3, [r7, #32]
}
 800c30a:	bf00      	nop
 800c30c:	bf00      	nop
 800c30e:	e7fd      	b.n	800c30c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	2b00      	cmp	r3, #0
 800c314:	d102      	bne.n	800c31c <xQueueGenericCreateStatic+0x84>
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d101      	bne.n	800c320 <xQueueGenericCreateStatic+0x88>
 800c31c:	2301      	movs	r3, #1
 800c31e:	e000      	b.n	800c322 <xQueueGenericCreateStatic+0x8a>
 800c320:	2300      	movs	r3, #0
 800c322:	2b00      	cmp	r3, #0
 800c324:	d10b      	bne.n	800c33e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800c326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c32a:	f383 8811 	msr	BASEPRI, r3
 800c32e:	f3bf 8f6f 	isb	sy
 800c332:	f3bf 8f4f 	dsb	sy
 800c336:	61fb      	str	r3, [r7, #28]
}
 800c338:	bf00      	nop
 800c33a:	bf00      	nop
 800c33c:	e7fd      	b.n	800c33a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c33e:	2350      	movs	r3, #80	@ 0x50
 800c340:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c342:	697b      	ldr	r3, [r7, #20]
 800c344:	2b50      	cmp	r3, #80	@ 0x50
 800c346:	d00b      	beq.n	800c360 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800c348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c34c:	f383 8811 	msr	BASEPRI, r3
 800c350:	f3bf 8f6f 	isb	sy
 800c354:	f3bf 8f4f 	dsb	sy
 800c358:	61bb      	str	r3, [r7, #24]
}
 800c35a:	bf00      	nop
 800c35c:	bf00      	nop
 800c35e:	e7fd      	b.n	800c35c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c360:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c362:	683b      	ldr	r3, [r7, #0]
 800c364:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d00d      	beq.n	800c388 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c36c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c36e:	2201      	movs	r2, #1
 800c370:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c374:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c37a:	9300      	str	r3, [sp, #0]
 800c37c:	4613      	mov	r3, r2
 800c37e:	687a      	ldr	r2, [r7, #4]
 800c380:	68b9      	ldr	r1, [r7, #8]
 800c382:	68f8      	ldr	r0, [r7, #12]
 800c384:	f000 f840 	bl	800c408 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c38a:	4618      	mov	r0, r3
 800c38c:	3730      	adds	r7, #48	@ 0x30
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}

0800c392 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c392:	b580      	push	{r7, lr}
 800c394:	b08a      	sub	sp, #40	@ 0x28
 800c396:	af02      	add	r7, sp, #8
 800c398:	60f8      	str	r0, [r7, #12]
 800c39a:	60b9      	str	r1, [r7, #8]
 800c39c:	4613      	mov	r3, r2
 800c39e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d10b      	bne.n	800c3be <xQueueGenericCreate+0x2c>
	__asm volatile
 800c3a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3aa:	f383 8811 	msr	BASEPRI, r3
 800c3ae:	f3bf 8f6f 	isb	sy
 800c3b2:	f3bf 8f4f 	dsb	sy
 800c3b6:	613b      	str	r3, [r7, #16]
}
 800c3b8:	bf00      	nop
 800c3ba:	bf00      	nop
 800c3bc:	e7fd      	b.n	800c3ba <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	68ba      	ldr	r2, [r7, #8]
 800c3c2:	fb02 f303 	mul.w	r3, r2, r3
 800c3c6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c3c8:	69fb      	ldr	r3, [r7, #28]
 800c3ca:	3350      	adds	r3, #80	@ 0x50
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	f002 ff3d 	bl	800f24c <pvPortMalloc>
 800c3d2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c3d4:	69bb      	ldr	r3, [r7, #24]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d011      	beq.n	800c3fe <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c3da:	69bb      	ldr	r3, [r7, #24]
 800c3dc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c3de:	697b      	ldr	r3, [r7, #20]
 800c3e0:	3350      	adds	r3, #80	@ 0x50
 800c3e2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c3e4:	69bb      	ldr	r3, [r7, #24]
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c3ec:	79fa      	ldrb	r2, [r7, #7]
 800c3ee:	69bb      	ldr	r3, [r7, #24]
 800c3f0:	9300      	str	r3, [sp, #0]
 800c3f2:	4613      	mov	r3, r2
 800c3f4:	697a      	ldr	r2, [r7, #20]
 800c3f6:	68b9      	ldr	r1, [r7, #8]
 800c3f8:	68f8      	ldr	r0, [r7, #12]
 800c3fa:	f000 f805 	bl	800c408 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c3fe:	69bb      	ldr	r3, [r7, #24]
	}
 800c400:	4618      	mov	r0, r3
 800c402:	3720      	adds	r7, #32
 800c404:	46bd      	mov	sp, r7
 800c406:	bd80      	pop	{r7, pc}

0800c408 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b084      	sub	sp, #16
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	60f8      	str	r0, [r7, #12]
 800c410:	60b9      	str	r1, [r7, #8]
 800c412:	607a      	str	r2, [r7, #4]
 800c414:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c416:	68bb      	ldr	r3, [r7, #8]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d103      	bne.n	800c424 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c41c:	69bb      	ldr	r3, [r7, #24]
 800c41e:	69ba      	ldr	r2, [r7, #24]
 800c420:	601a      	str	r2, [r3, #0]
 800c422:	e002      	b.n	800c42a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c424:	69bb      	ldr	r3, [r7, #24]
 800c426:	687a      	ldr	r2, [r7, #4]
 800c428:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c42a:	69bb      	ldr	r3, [r7, #24]
 800c42c:	68fa      	ldr	r2, [r7, #12]
 800c42e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c430:	69bb      	ldr	r3, [r7, #24]
 800c432:	68ba      	ldr	r2, [r7, #8]
 800c434:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c436:	2101      	movs	r1, #1
 800c438:	69b8      	ldr	r0, [r7, #24]
 800c43a:	f7ff fec3 	bl	800c1c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800c43e:	69bb      	ldr	r3, [r7, #24]
 800c440:	78fa      	ldrb	r2, [r7, #3]
 800c442:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c446:	bf00      	nop
 800c448:	3710      	adds	r7, #16
 800c44a:	46bd      	mov	sp, r7
 800c44c:	bd80      	pop	{r7, pc}

0800c44e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c44e:	b580      	push	{r7, lr}
 800c450:	b082      	sub	sp, #8
 800c452:	af00      	add	r7, sp, #0
 800c454:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d00e      	beq.n	800c47a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	2200      	movs	r2, #0
 800c460:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	2200      	movs	r2, #0
 800c466:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2200      	movs	r2, #0
 800c46c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c46e:	2300      	movs	r3, #0
 800c470:	2200      	movs	r2, #0
 800c472:	2100      	movs	r1, #0
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	f000 f911 	bl	800c69c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c47a:	bf00      	nop
 800c47c:	3708      	adds	r7, #8
 800c47e:	46bd      	mov	sp, r7
 800c480:	bd80      	pop	{r7, pc}

0800c482 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c482:	b580      	push	{r7, lr}
 800c484:	b086      	sub	sp, #24
 800c486:	af00      	add	r7, sp, #0
 800c488:	4603      	mov	r3, r0
 800c48a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c48c:	2301      	movs	r3, #1
 800c48e:	617b      	str	r3, [r7, #20]
 800c490:	2300      	movs	r3, #0
 800c492:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c494:	79fb      	ldrb	r3, [r7, #7]
 800c496:	461a      	mov	r2, r3
 800c498:	6939      	ldr	r1, [r7, #16]
 800c49a:	6978      	ldr	r0, [r7, #20]
 800c49c:	f7ff ff79 	bl	800c392 <xQueueGenericCreate>
 800c4a0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c4a2:	68f8      	ldr	r0, [r7, #12]
 800c4a4:	f7ff ffd3 	bl	800c44e <prvInitialiseMutex>

		return xNewQueue;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
	}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	3718      	adds	r7, #24
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}

0800c4b2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800c4b2:	b580      	push	{r7, lr}
 800c4b4:	b088      	sub	sp, #32
 800c4b6:	af02      	add	r7, sp, #8
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	6039      	str	r1, [r7, #0]
 800c4bc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c4be:	2301      	movs	r3, #1
 800c4c0:	617b      	str	r3, [r7, #20]
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800c4c6:	79fb      	ldrb	r3, [r7, #7]
 800c4c8:	9300      	str	r3, [sp, #0]
 800c4ca:	683b      	ldr	r3, [r7, #0]
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	6939      	ldr	r1, [r7, #16]
 800c4d0:	6978      	ldr	r0, [r7, #20]
 800c4d2:	f7ff fee1 	bl	800c298 <xQueueGenericCreateStatic>
 800c4d6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c4d8:	68f8      	ldr	r0, [r7, #12]
 800c4da:	f7ff ffb8 	bl	800c44e <prvInitialiseMutex>

		return xNewQueue;
 800c4de:	68fb      	ldr	r3, [r7, #12]
	}
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	3718      	adds	r7, #24
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bd80      	pop	{r7, pc}

0800c4e8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800c4e8:	b590      	push	{r4, r7, lr}
 800c4ea:	b087      	sub	sp, #28
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800c4f4:	693b      	ldr	r3, [r7, #16]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d10b      	bne.n	800c512 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800c4fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4fe:	f383 8811 	msr	BASEPRI, r3
 800c502:	f3bf 8f6f 	isb	sy
 800c506:	f3bf 8f4f 	dsb	sy
 800c50a:	60fb      	str	r3, [r7, #12]
}
 800c50c:	bf00      	nop
 800c50e:	bf00      	nop
 800c510:	e7fd      	b.n	800c50e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800c512:	693b      	ldr	r3, [r7, #16]
 800c514:	689c      	ldr	r4, [r3, #8]
 800c516:	f001 fe17 	bl	800e148 <xTaskGetCurrentTaskHandle>
 800c51a:	4603      	mov	r3, r0
 800c51c:	429c      	cmp	r4, r3
 800c51e:	d111      	bne.n	800c544 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800c520:	693b      	ldr	r3, [r7, #16]
 800c522:	68db      	ldr	r3, [r3, #12]
 800c524:	1e5a      	subs	r2, r3, #1
 800c526:	693b      	ldr	r3, [r7, #16]
 800c528:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800c52a:	693b      	ldr	r3, [r7, #16]
 800c52c:	68db      	ldr	r3, [r3, #12]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d105      	bne.n	800c53e <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800c532:	2300      	movs	r3, #0
 800c534:	2200      	movs	r2, #0
 800c536:	2100      	movs	r1, #0
 800c538:	6938      	ldr	r0, [r7, #16]
 800c53a:	f000 f8af 	bl	800c69c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800c53e:	2301      	movs	r3, #1
 800c540:	617b      	str	r3, [r7, #20]
 800c542:	e001      	b.n	800c548 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800c544:	2300      	movs	r3, #0
 800c546:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800c548:	697b      	ldr	r3, [r7, #20]
	}
 800c54a:	4618      	mov	r0, r3
 800c54c:	371c      	adds	r7, #28
 800c54e:	46bd      	mov	sp, r7
 800c550:	bd90      	pop	{r4, r7, pc}

0800c552 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800c552:	b590      	push	{r4, r7, lr}
 800c554:	b087      	sub	sp, #28
 800c556:	af00      	add	r7, sp, #0
 800c558:	6078      	str	r0, [r7, #4]
 800c55a:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800c560:	693b      	ldr	r3, [r7, #16]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d10b      	bne.n	800c57e <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800c566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c56a:	f383 8811 	msr	BASEPRI, r3
 800c56e:	f3bf 8f6f 	isb	sy
 800c572:	f3bf 8f4f 	dsb	sy
 800c576:	60fb      	str	r3, [r7, #12]
}
 800c578:	bf00      	nop
 800c57a:	bf00      	nop
 800c57c:	e7fd      	b.n	800c57a <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800c57e:	693b      	ldr	r3, [r7, #16]
 800c580:	689c      	ldr	r4, [r3, #8]
 800c582:	f001 fde1 	bl	800e148 <xTaskGetCurrentTaskHandle>
 800c586:	4603      	mov	r3, r0
 800c588:	429c      	cmp	r4, r3
 800c58a:	d107      	bne.n	800c59c <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	68db      	ldr	r3, [r3, #12]
 800c590:	1c5a      	adds	r2, r3, #1
 800c592:	693b      	ldr	r3, [r7, #16]
 800c594:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800c596:	2301      	movs	r3, #1
 800c598:	617b      	str	r3, [r7, #20]
 800c59a:	e00c      	b.n	800c5b6 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800c59c:	6839      	ldr	r1, [r7, #0]
 800c59e:	6938      	ldr	r0, [r7, #16]
 800c5a0:	f000 fb8e 	bl	800ccc0 <xQueueSemaphoreTake>
 800c5a4:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800c5a6:	697b      	ldr	r3, [r7, #20]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d004      	beq.n	800c5b6 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800c5ac:	693b      	ldr	r3, [r7, #16]
 800c5ae:	68db      	ldr	r3, [r3, #12]
 800c5b0:	1c5a      	adds	r2, r3, #1
 800c5b2:	693b      	ldr	r3, [r7, #16]
 800c5b4:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800c5b6:	697b      	ldr	r3, [r7, #20]
	}
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	371c      	adds	r7, #28
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	bd90      	pop	{r4, r7, pc}

0800c5c0 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b08a      	sub	sp, #40	@ 0x28
 800c5c4:	af02      	add	r7, sp, #8
 800c5c6:	60f8      	str	r0, [r7, #12]
 800c5c8:	60b9      	str	r1, [r7, #8]
 800c5ca:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d10b      	bne.n	800c5ea <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800c5d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5d6:	f383 8811 	msr	BASEPRI, r3
 800c5da:	f3bf 8f6f 	isb	sy
 800c5de:	f3bf 8f4f 	dsb	sy
 800c5e2:	61bb      	str	r3, [r7, #24]
}
 800c5e4:	bf00      	nop
 800c5e6:	bf00      	nop
 800c5e8:	e7fd      	b.n	800c5e6 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c5ea:	68ba      	ldr	r2, [r7, #8]
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	429a      	cmp	r2, r3
 800c5f0:	d90b      	bls.n	800c60a <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800c5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f6:	f383 8811 	msr	BASEPRI, r3
 800c5fa:	f3bf 8f6f 	isb	sy
 800c5fe:	f3bf 8f4f 	dsb	sy
 800c602:	617b      	str	r3, [r7, #20]
}
 800c604:	bf00      	nop
 800c606:	bf00      	nop
 800c608:	e7fd      	b.n	800c606 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c60a:	2302      	movs	r3, #2
 800c60c:	9300      	str	r3, [sp, #0]
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	2200      	movs	r2, #0
 800c612:	2100      	movs	r1, #0
 800c614:	68f8      	ldr	r0, [r7, #12]
 800c616:	f7ff fe3f 	bl	800c298 <xQueueGenericCreateStatic>
 800c61a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800c61c:	69fb      	ldr	r3, [r7, #28]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d002      	beq.n	800c628 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c622:	69fb      	ldr	r3, [r7, #28]
 800c624:	68ba      	ldr	r2, [r7, #8]
 800c626:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c628:	69fb      	ldr	r3, [r7, #28]
	}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3720      	adds	r7, #32
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}

0800c632 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800c632:	b580      	push	{r7, lr}
 800c634:	b086      	sub	sp, #24
 800c636:	af00      	add	r7, sp, #0
 800c638:	6078      	str	r0, [r7, #4]
 800c63a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d10b      	bne.n	800c65a <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800c642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c646:	f383 8811 	msr	BASEPRI, r3
 800c64a:	f3bf 8f6f 	isb	sy
 800c64e:	f3bf 8f4f 	dsb	sy
 800c652:	613b      	str	r3, [r7, #16]
}
 800c654:	bf00      	nop
 800c656:	bf00      	nop
 800c658:	e7fd      	b.n	800c656 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c65a:	683a      	ldr	r2, [r7, #0]
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	429a      	cmp	r2, r3
 800c660:	d90b      	bls.n	800c67a <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800c662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c666:	f383 8811 	msr	BASEPRI, r3
 800c66a:	f3bf 8f6f 	isb	sy
 800c66e:	f3bf 8f4f 	dsb	sy
 800c672:	60fb      	str	r3, [r7, #12]
}
 800c674:	bf00      	nop
 800c676:	bf00      	nop
 800c678:	e7fd      	b.n	800c676 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c67a:	2202      	movs	r2, #2
 800c67c:	2100      	movs	r1, #0
 800c67e:	6878      	ldr	r0, [r7, #4]
 800c680:	f7ff fe87 	bl	800c392 <xQueueGenericCreate>
 800c684:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800c686:	697b      	ldr	r3, [r7, #20]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d002      	beq.n	800c692 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c68c:	697b      	ldr	r3, [r7, #20]
 800c68e:	683a      	ldr	r2, [r7, #0]
 800c690:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c692:	697b      	ldr	r3, [r7, #20]
	}
 800c694:	4618      	mov	r0, r3
 800c696:	3718      	adds	r7, #24
 800c698:	46bd      	mov	sp, r7
 800c69a:	bd80      	pop	{r7, pc}

0800c69c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b08e      	sub	sp, #56	@ 0x38
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	60f8      	str	r0, [r7, #12]
 800c6a4:	60b9      	str	r1, [r7, #8]
 800c6a6:	607a      	str	r2, [r7, #4]
 800c6a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c6b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d10b      	bne.n	800c6d0 <xQueueGenericSend+0x34>
	__asm volatile
 800c6b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6bc:	f383 8811 	msr	BASEPRI, r3
 800c6c0:	f3bf 8f6f 	isb	sy
 800c6c4:	f3bf 8f4f 	dsb	sy
 800c6c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c6ca:	bf00      	nop
 800c6cc:	bf00      	nop
 800c6ce:	e7fd      	b.n	800c6cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c6d0:	68bb      	ldr	r3, [r7, #8]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d103      	bne.n	800c6de <xQueueGenericSend+0x42>
 800c6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c6d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d101      	bne.n	800c6e2 <xQueueGenericSend+0x46>
 800c6de:	2301      	movs	r3, #1
 800c6e0:	e000      	b.n	800c6e4 <xQueueGenericSend+0x48>
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d10b      	bne.n	800c700 <xQueueGenericSend+0x64>
	__asm volatile
 800c6e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6ec:	f383 8811 	msr	BASEPRI, r3
 800c6f0:	f3bf 8f6f 	isb	sy
 800c6f4:	f3bf 8f4f 	dsb	sy
 800c6f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c6fa:	bf00      	nop
 800c6fc:	bf00      	nop
 800c6fe:	e7fd      	b.n	800c6fc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c700:	683b      	ldr	r3, [r7, #0]
 800c702:	2b02      	cmp	r3, #2
 800c704:	d103      	bne.n	800c70e <xQueueGenericSend+0x72>
 800c706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c70a:	2b01      	cmp	r3, #1
 800c70c:	d101      	bne.n	800c712 <xQueueGenericSend+0x76>
 800c70e:	2301      	movs	r3, #1
 800c710:	e000      	b.n	800c714 <xQueueGenericSend+0x78>
 800c712:	2300      	movs	r3, #0
 800c714:	2b00      	cmp	r3, #0
 800c716:	d10b      	bne.n	800c730 <xQueueGenericSend+0x94>
	__asm volatile
 800c718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c71c:	f383 8811 	msr	BASEPRI, r3
 800c720:	f3bf 8f6f 	isb	sy
 800c724:	f3bf 8f4f 	dsb	sy
 800c728:	623b      	str	r3, [r7, #32]
}
 800c72a:	bf00      	nop
 800c72c:	bf00      	nop
 800c72e:	e7fd      	b.n	800c72c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c730:	f001 fd1a 	bl	800e168 <xTaskGetSchedulerState>
 800c734:	4603      	mov	r3, r0
 800c736:	2b00      	cmp	r3, #0
 800c738:	d102      	bne.n	800c740 <xQueueGenericSend+0xa4>
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d101      	bne.n	800c744 <xQueueGenericSend+0xa8>
 800c740:	2301      	movs	r3, #1
 800c742:	e000      	b.n	800c746 <xQueueGenericSend+0xaa>
 800c744:	2300      	movs	r3, #0
 800c746:	2b00      	cmp	r3, #0
 800c748:	d10b      	bne.n	800c762 <xQueueGenericSend+0xc6>
	__asm volatile
 800c74a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c74e:	f383 8811 	msr	BASEPRI, r3
 800c752:	f3bf 8f6f 	isb	sy
 800c756:	f3bf 8f4f 	dsb	sy
 800c75a:	61fb      	str	r3, [r7, #28]
}
 800c75c:	bf00      	nop
 800c75e:	bf00      	nop
 800c760:	e7fd      	b.n	800c75e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c762:	f002 fc51 	bl	800f008 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c768:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c76a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c76c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c76e:	429a      	cmp	r2, r3
 800c770:	d302      	bcc.n	800c778 <xQueueGenericSend+0xdc>
 800c772:	683b      	ldr	r3, [r7, #0]
 800c774:	2b02      	cmp	r3, #2
 800c776:	d129      	bne.n	800c7cc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c778:	683a      	ldr	r2, [r7, #0]
 800c77a:	68b9      	ldr	r1, [r7, #8]
 800c77c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c77e:	f000 fc6d 	bl	800d05c <prvCopyDataToQueue>
 800c782:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d010      	beq.n	800c7ae <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c78c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c78e:	3324      	adds	r3, #36	@ 0x24
 800c790:	4618      	mov	r0, r3
 800c792:	f001 fb13 	bl	800ddbc <xTaskRemoveFromEventList>
 800c796:	4603      	mov	r3, r0
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d013      	beq.n	800c7c4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c79c:	4b3f      	ldr	r3, [pc, #252]	@ (800c89c <xQueueGenericSend+0x200>)
 800c79e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c7a2:	601a      	str	r2, [r3, #0]
 800c7a4:	f3bf 8f4f 	dsb	sy
 800c7a8:	f3bf 8f6f 	isb	sy
 800c7ac:	e00a      	b.n	800c7c4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c7ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d007      	beq.n	800c7c4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c7b4:	4b39      	ldr	r3, [pc, #228]	@ (800c89c <xQueueGenericSend+0x200>)
 800c7b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c7ba:	601a      	str	r2, [r3, #0]
 800c7bc:	f3bf 8f4f 	dsb	sy
 800c7c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c7c4:	f002 fc52 	bl	800f06c <vPortExitCritical>
				return pdPASS;
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	e063      	b.n	800c894 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d103      	bne.n	800c7da <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c7d2:	f002 fc4b 	bl	800f06c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	e05c      	b.n	800c894 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c7da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d106      	bne.n	800c7ee <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c7e0:	f107 0314 	add.w	r3, r7, #20
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	f001 fb4d 	bl	800de84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c7ee:	f002 fc3d 	bl	800f06c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c7f2:	f001 f8a3 	bl	800d93c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c7f6:	f002 fc07 	bl	800f008 <vPortEnterCritical>
 800c7fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c800:	b25b      	sxtb	r3, r3
 800c802:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c806:	d103      	bne.n	800c810 <xQueueGenericSend+0x174>
 800c808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c80a:	2200      	movs	r2, #0
 800c80c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c812:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c816:	b25b      	sxtb	r3, r3
 800c818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c81c:	d103      	bne.n	800c826 <xQueueGenericSend+0x18a>
 800c81e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c820:	2200      	movs	r2, #0
 800c822:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c826:	f002 fc21 	bl	800f06c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c82a:	1d3a      	adds	r2, r7, #4
 800c82c:	f107 0314 	add.w	r3, r7, #20
 800c830:	4611      	mov	r1, r2
 800c832:	4618      	mov	r0, r3
 800c834:	f001 fb3c 	bl	800deb0 <xTaskCheckForTimeOut>
 800c838:	4603      	mov	r3, r0
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d124      	bne.n	800c888 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c83e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c840:	f000 fd04 	bl	800d24c <prvIsQueueFull>
 800c844:	4603      	mov	r3, r0
 800c846:	2b00      	cmp	r3, #0
 800c848:	d018      	beq.n	800c87c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c84a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c84c:	3310      	adds	r3, #16
 800c84e:	687a      	ldr	r2, [r7, #4]
 800c850:	4611      	mov	r1, r2
 800c852:	4618      	mov	r0, r3
 800c854:	f001 fa60 	bl	800dd18 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c858:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c85a:	f000 fc8f 	bl	800d17c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c85e:	f001 f87b 	bl	800d958 <xTaskResumeAll>
 800c862:	4603      	mov	r3, r0
 800c864:	2b00      	cmp	r3, #0
 800c866:	f47f af7c 	bne.w	800c762 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800c86a:	4b0c      	ldr	r3, [pc, #48]	@ (800c89c <xQueueGenericSend+0x200>)
 800c86c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c870:	601a      	str	r2, [r3, #0]
 800c872:	f3bf 8f4f 	dsb	sy
 800c876:	f3bf 8f6f 	isb	sy
 800c87a:	e772      	b.n	800c762 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c87c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c87e:	f000 fc7d 	bl	800d17c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c882:	f001 f869 	bl	800d958 <xTaskResumeAll>
 800c886:	e76c      	b.n	800c762 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c888:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c88a:	f000 fc77 	bl	800d17c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c88e:	f001 f863 	bl	800d958 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c892:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c894:	4618      	mov	r0, r3
 800c896:	3738      	adds	r7, #56	@ 0x38
 800c898:	46bd      	mov	sp, r7
 800c89a:	bd80      	pop	{r7, pc}
 800c89c:	e000ed04 	.word	0xe000ed04

0800c8a0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b090      	sub	sp, #64	@ 0x40
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	60f8      	str	r0, [r7, #12]
 800c8a8:	60b9      	str	r1, [r7, #8]
 800c8aa:	607a      	str	r2, [r7, #4]
 800c8ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800c8b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d10b      	bne.n	800c8d0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800c8b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8bc:	f383 8811 	msr	BASEPRI, r3
 800c8c0:	f3bf 8f6f 	isb	sy
 800c8c4:	f3bf 8f4f 	dsb	sy
 800c8c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c8ca:	bf00      	nop
 800c8cc:	bf00      	nop
 800c8ce:	e7fd      	b.n	800c8cc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c8d0:	68bb      	ldr	r3, [r7, #8]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d103      	bne.n	800c8de <xQueueGenericSendFromISR+0x3e>
 800c8d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d101      	bne.n	800c8e2 <xQueueGenericSendFromISR+0x42>
 800c8de:	2301      	movs	r3, #1
 800c8e0:	e000      	b.n	800c8e4 <xQueueGenericSendFromISR+0x44>
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d10b      	bne.n	800c900 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800c8e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8ec:	f383 8811 	msr	BASEPRI, r3
 800c8f0:	f3bf 8f6f 	isb	sy
 800c8f4:	f3bf 8f4f 	dsb	sy
 800c8f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c8fa:	bf00      	nop
 800c8fc:	bf00      	nop
 800c8fe:	e7fd      	b.n	800c8fc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c900:	683b      	ldr	r3, [r7, #0]
 800c902:	2b02      	cmp	r3, #2
 800c904:	d103      	bne.n	800c90e <xQueueGenericSendFromISR+0x6e>
 800c906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c90a:	2b01      	cmp	r3, #1
 800c90c:	d101      	bne.n	800c912 <xQueueGenericSendFromISR+0x72>
 800c90e:	2301      	movs	r3, #1
 800c910:	e000      	b.n	800c914 <xQueueGenericSendFromISR+0x74>
 800c912:	2300      	movs	r3, #0
 800c914:	2b00      	cmp	r3, #0
 800c916:	d10b      	bne.n	800c930 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800c918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c91c:	f383 8811 	msr	BASEPRI, r3
 800c920:	f3bf 8f6f 	isb	sy
 800c924:	f3bf 8f4f 	dsb	sy
 800c928:	623b      	str	r3, [r7, #32]
}
 800c92a:	bf00      	nop
 800c92c:	bf00      	nop
 800c92e:	e7fd      	b.n	800c92c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c930:	f002 fc4a 	bl	800f1c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c934:	f3ef 8211 	mrs	r2, BASEPRI
 800c938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c93c:	f383 8811 	msr	BASEPRI, r3
 800c940:	f3bf 8f6f 	isb	sy
 800c944:	f3bf 8f4f 	dsb	sy
 800c948:	61fa      	str	r2, [r7, #28]
 800c94a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c94c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c94e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c952:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c958:	429a      	cmp	r2, r3
 800c95a:	d302      	bcc.n	800c962 <xQueueGenericSendFromISR+0xc2>
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	2b02      	cmp	r3, #2
 800c960:	d12f      	bne.n	800c9c2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c964:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c968:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c96c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c96e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c970:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c972:	683a      	ldr	r2, [r7, #0]
 800c974:	68b9      	ldr	r1, [r7, #8]
 800c976:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c978:	f000 fb70 	bl	800d05c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c97c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800c980:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c984:	d112      	bne.n	800c9ac <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d016      	beq.n	800c9bc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c98e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c990:	3324      	adds	r3, #36	@ 0x24
 800c992:	4618      	mov	r0, r3
 800c994:	f001 fa12 	bl	800ddbc <xTaskRemoveFromEventList>
 800c998:	4603      	mov	r3, r0
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d00e      	beq.n	800c9bc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d00b      	beq.n	800c9bc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	2201      	movs	r2, #1
 800c9a8:	601a      	str	r2, [r3, #0]
 800c9aa:	e007      	b.n	800c9bc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c9ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c9b0:	3301      	adds	r3, #1
 800c9b2:	b2db      	uxtb	r3, r3
 800c9b4:	b25a      	sxtb	r2, r3
 800c9b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800c9bc:	2301      	movs	r3, #1
 800c9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800c9c0:	e001      	b.n	800c9c6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c9c8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c9ca:	697b      	ldr	r3, [r7, #20]
 800c9cc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c9d0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c9d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	3740      	adds	r7, #64	@ 0x40
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	bd80      	pop	{r7, pc}

0800c9dc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b08e      	sub	sp, #56	@ 0x38
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
 800c9e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c9ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d10b      	bne.n	800ca08 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800c9f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9f4:	f383 8811 	msr	BASEPRI, r3
 800c9f8:	f3bf 8f6f 	isb	sy
 800c9fc:	f3bf 8f4f 	dsb	sy
 800ca00:	623b      	str	r3, [r7, #32]
}
 800ca02:	bf00      	nop
 800ca04:	bf00      	nop
 800ca06:	e7fd      	b.n	800ca04 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ca08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d00b      	beq.n	800ca28 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800ca10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca14:	f383 8811 	msr	BASEPRI, r3
 800ca18:	f3bf 8f6f 	isb	sy
 800ca1c:	f3bf 8f4f 	dsb	sy
 800ca20:	61fb      	str	r3, [r7, #28]
}
 800ca22:	bf00      	nop
 800ca24:	bf00      	nop
 800ca26:	e7fd      	b.n	800ca24 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800ca28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d103      	bne.n	800ca38 <xQueueGiveFromISR+0x5c>
 800ca30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca32:	689b      	ldr	r3, [r3, #8]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d101      	bne.n	800ca3c <xQueueGiveFromISR+0x60>
 800ca38:	2301      	movs	r3, #1
 800ca3a:	e000      	b.n	800ca3e <xQueueGiveFromISR+0x62>
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d10b      	bne.n	800ca5a <xQueueGiveFromISR+0x7e>
	__asm volatile
 800ca42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca46:	f383 8811 	msr	BASEPRI, r3
 800ca4a:	f3bf 8f6f 	isb	sy
 800ca4e:	f3bf 8f4f 	dsb	sy
 800ca52:	61bb      	str	r3, [r7, #24]
}
 800ca54:	bf00      	nop
 800ca56:	bf00      	nop
 800ca58:	e7fd      	b.n	800ca56 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ca5a:	f002 fbb5 	bl	800f1c8 <vPortValidateInterruptPriority>
	__asm volatile
 800ca5e:	f3ef 8211 	mrs	r2, BASEPRI
 800ca62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca66:	f383 8811 	msr	BASEPRI, r3
 800ca6a:	f3bf 8f6f 	isb	sy
 800ca6e:	f3bf 8f4f 	dsb	sy
 800ca72:	617a      	str	r2, [r7, #20]
 800ca74:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800ca76:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ca78:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ca7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca7e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ca80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ca86:	429a      	cmp	r2, r3
 800ca88:	d22b      	bcs.n	800cae2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ca8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ca90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ca94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca96:	1c5a      	adds	r2, r3, #1
 800ca98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca9a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ca9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800caa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caa4:	d112      	bne.n	800cacc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800caa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800caa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d016      	beq.n	800cadc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800caae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cab0:	3324      	adds	r3, #36	@ 0x24
 800cab2:	4618      	mov	r0, r3
 800cab4:	f001 f982 	bl	800ddbc <xTaskRemoveFromEventList>
 800cab8:	4603      	mov	r3, r0
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d00e      	beq.n	800cadc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d00b      	beq.n	800cadc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800cac4:	683b      	ldr	r3, [r7, #0]
 800cac6:	2201      	movs	r2, #1
 800cac8:	601a      	str	r2, [r3, #0]
 800caca:	e007      	b.n	800cadc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800cacc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cad0:	3301      	adds	r3, #1
 800cad2:	b2db      	uxtb	r3, r3
 800cad4:	b25a      	sxtb	r2, r3
 800cad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cad8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800cadc:	2301      	movs	r3, #1
 800cade:	637b      	str	r3, [r7, #52]	@ 0x34
 800cae0:	e001      	b.n	800cae6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800cae2:	2300      	movs	r3, #0
 800cae4:	637b      	str	r3, [r7, #52]	@ 0x34
 800cae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cae8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	f383 8811 	msr	BASEPRI, r3
}
 800caf0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800caf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800caf4:	4618      	mov	r0, r3
 800caf6:	3738      	adds	r7, #56	@ 0x38
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bd80      	pop	{r7, pc}

0800cafc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b08c      	sub	sp, #48	@ 0x30
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	60f8      	str	r0, [r7, #12]
 800cb04:	60b9      	str	r1, [r7, #8]
 800cb06:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800cb08:	2300      	movs	r3, #0
 800cb0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cb10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d10b      	bne.n	800cb2e <xQueueReceive+0x32>
	__asm volatile
 800cb16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb1a:	f383 8811 	msr	BASEPRI, r3
 800cb1e:	f3bf 8f6f 	isb	sy
 800cb22:	f3bf 8f4f 	dsb	sy
 800cb26:	623b      	str	r3, [r7, #32]
}
 800cb28:	bf00      	nop
 800cb2a:	bf00      	nop
 800cb2c:	e7fd      	b.n	800cb2a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cb2e:	68bb      	ldr	r3, [r7, #8]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d103      	bne.n	800cb3c <xQueueReceive+0x40>
 800cb34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d101      	bne.n	800cb40 <xQueueReceive+0x44>
 800cb3c:	2301      	movs	r3, #1
 800cb3e:	e000      	b.n	800cb42 <xQueueReceive+0x46>
 800cb40:	2300      	movs	r3, #0
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d10b      	bne.n	800cb5e <xQueueReceive+0x62>
	__asm volatile
 800cb46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb4a:	f383 8811 	msr	BASEPRI, r3
 800cb4e:	f3bf 8f6f 	isb	sy
 800cb52:	f3bf 8f4f 	dsb	sy
 800cb56:	61fb      	str	r3, [r7, #28]
}
 800cb58:	bf00      	nop
 800cb5a:	bf00      	nop
 800cb5c:	e7fd      	b.n	800cb5a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cb5e:	f001 fb03 	bl	800e168 <xTaskGetSchedulerState>
 800cb62:	4603      	mov	r3, r0
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d102      	bne.n	800cb6e <xQueueReceive+0x72>
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d101      	bne.n	800cb72 <xQueueReceive+0x76>
 800cb6e:	2301      	movs	r3, #1
 800cb70:	e000      	b.n	800cb74 <xQueueReceive+0x78>
 800cb72:	2300      	movs	r3, #0
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d10b      	bne.n	800cb90 <xQueueReceive+0x94>
	__asm volatile
 800cb78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb7c:	f383 8811 	msr	BASEPRI, r3
 800cb80:	f3bf 8f6f 	isb	sy
 800cb84:	f3bf 8f4f 	dsb	sy
 800cb88:	61bb      	str	r3, [r7, #24]
}
 800cb8a:	bf00      	nop
 800cb8c:	bf00      	nop
 800cb8e:	e7fd      	b.n	800cb8c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cb90:	f002 fa3a 	bl	800f008 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cb94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb98:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cb9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d01f      	beq.n	800cbe0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cba0:	68b9      	ldr	r1, [r7, #8]
 800cba2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cba4:	f000 fac4 	bl	800d130 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbaa:	1e5a      	subs	r2, r3, #1
 800cbac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbae:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cbb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbb2:	691b      	ldr	r3, [r3, #16]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d00f      	beq.n	800cbd8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cbb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbba:	3310      	adds	r3, #16
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	f001 f8fd 	bl	800ddbc <xTaskRemoveFromEventList>
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d007      	beq.n	800cbd8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cbc8:	4b3c      	ldr	r3, [pc, #240]	@ (800ccbc <xQueueReceive+0x1c0>)
 800cbca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cbce:	601a      	str	r2, [r3, #0]
 800cbd0:	f3bf 8f4f 	dsb	sy
 800cbd4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cbd8:	f002 fa48 	bl	800f06c <vPortExitCritical>
				return pdPASS;
 800cbdc:	2301      	movs	r3, #1
 800cbde:	e069      	b.n	800ccb4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d103      	bne.n	800cbee <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cbe6:	f002 fa41 	bl	800f06c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cbea:	2300      	movs	r3, #0
 800cbec:	e062      	b.n	800ccb4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cbee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d106      	bne.n	800cc02 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cbf4:	f107 0310 	add.w	r3, r7, #16
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	f001 f943 	bl	800de84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cbfe:	2301      	movs	r3, #1
 800cc00:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cc02:	f002 fa33 	bl	800f06c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cc06:	f000 fe99 	bl	800d93c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cc0a:	f002 f9fd 	bl	800f008 <vPortEnterCritical>
 800cc0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc10:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cc14:	b25b      	sxtb	r3, r3
 800cc16:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc1a:	d103      	bne.n	800cc24 <xQueueReceive+0x128>
 800cc1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc1e:	2200      	movs	r2, #0
 800cc20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cc24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc26:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800cc2a:	b25b      	sxtb	r3, r3
 800cc2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc30:	d103      	bne.n	800cc3a <xQueueReceive+0x13e>
 800cc32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc34:	2200      	movs	r2, #0
 800cc36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cc3a:	f002 fa17 	bl	800f06c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cc3e:	1d3a      	adds	r2, r7, #4
 800cc40:	f107 0310 	add.w	r3, r7, #16
 800cc44:	4611      	mov	r1, r2
 800cc46:	4618      	mov	r0, r3
 800cc48:	f001 f932 	bl	800deb0 <xTaskCheckForTimeOut>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d123      	bne.n	800cc9a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cc52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc54:	f000 fae4 	bl	800d220 <prvIsQueueEmpty>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d017      	beq.n	800cc8e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cc5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc60:	3324      	adds	r3, #36	@ 0x24
 800cc62:	687a      	ldr	r2, [r7, #4]
 800cc64:	4611      	mov	r1, r2
 800cc66:	4618      	mov	r0, r3
 800cc68:	f001 f856 	bl	800dd18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cc6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc6e:	f000 fa85 	bl	800d17c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800cc72:	f000 fe71 	bl	800d958 <xTaskResumeAll>
 800cc76:	4603      	mov	r3, r0
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d189      	bne.n	800cb90 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800cc7c:	4b0f      	ldr	r3, [pc, #60]	@ (800ccbc <xQueueReceive+0x1c0>)
 800cc7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc82:	601a      	str	r2, [r3, #0]
 800cc84:	f3bf 8f4f 	dsb	sy
 800cc88:	f3bf 8f6f 	isb	sy
 800cc8c:	e780      	b.n	800cb90 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800cc8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc90:	f000 fa74 	bl	800d17c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cc94:	f000 fe60 	bl	800d958 <xTaskResumeAll>
 800cc98:	e77a      	b.n	800cb90 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800cc9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cc9c:	f000 fa6e 	bl	800d17c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cca0:	f000 fe5a 	bl	800d958 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cca4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cca6:	f000 fabb 	bl	800d220 <prvIsQueueEmpty>
 800ccaa:	4603      	mov	r3, r0
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	f43f af6f 	beq.w	800cb90 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ccb2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ccb4:	4618      	mov	r0, r3
 800ccb6:	3730      	adds	r7, #48	@ 0x30
 800ccb8:	46bd      	mov	sp, r7
 800ccba:	bd80      	pop	{r7, pc}
 800ccbc:	e000ed04 	.word	0xe000ed04

0800ccc0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ccc0:	b580      	push	{r7, lr}
 800ccc2:	b08e      	sub	sp, #56	@ 0x38
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	6078      	str	r0, [r7, #4]
 800ccc8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ccca:	2300      	movs	r3, #0
 800cccc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ccd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	d10b      	bne.n	800ccf4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800ccdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cce0:	f383 8811 	msr	BASEPRI, r3
 800cce4:	f3bf 8f6f 	isb	sy
 800cce8:	f3bf 8f4f 	dsb	sy
 800ccec:	623b      	str	r3, [r7, #32]
}
 800ccee:	bf00      	nop
 800ccf0:	bf00      	nop
 800ccf2:	e7fd      	b.n	800ccf0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ccf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d00b      	beq.n	800cd14 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800ccfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd00:	f383 8811 	msr	BASEPRI, r3
 800cd04:	f3bf 8f6f 	isb	sy
 800cd08:	f3bf 8f4f 	dsb	sy
 800cd0c:	61fb      	str	r3, [r7, #28]
}
 800cd0e:	bf00      	nop
 800cd10:	bf00      	nop
 800cd12:	e7fd      	b.n	800cd10 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cd14:	f001 fa28 	bl	800e168 <xTaskGetSchedulerState>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	d102      	bne.n	800cd24 <xQueueSemaphoreTake+0x64>
 800cd1e:	683b      	ldr	r3, [r7, #0]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d101      	bne.n	800cd28 <xQueueSemaphoreTake+0x68>
 800cd24:	2301      	movs	r3, #1
 800cd26:	e000      	b.n	800cd2a <xQueueSemaphoreTake+0x6a>
 800cd28:	2300      	movs	r3, #0
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d10b      	bne.n	800cd46 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800cd2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cd32:	f383 8811 	msr	BASEPRI, r3
 800cd36:	f3bf 8f6f 	isb	sy
 800cd3a:	f3bf 8f4f 	dsb	sy
 800cd3e:	61bb      	str	r3, [r7, #24]
}
 800cd40:	bf00      	nop
 800cd42:	bf00      	nop
 800cd44:	e7fd      	b.n	800cd42 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cd46:	f002 f95f 	bl	800f008 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800cd4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd4e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800cd50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d024      	beq.n	800cda0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800cd56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd58:	1e5a      	subs	r2, r3, #1
 800cd5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd5c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cd5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d104      	bne.n	800cd70 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800cd66:	f001 fb79 	bl	800e45c <pvTaskIncrementMutexHeldCount>
 800cd6a:	4602      	mov	r2, r0
 800cd6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd6e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cd70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd72:	691b      	ldr	r3, [r3, #16]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d00f      	beq.n	800cd98 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cd78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd7a:	3310      	adds	r3, #16
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	f001 f81d 	bl	800ddbc <xTaskRemoveFromEventList>
 800cd82:	4603      	mov	r3, r0
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d007      	beq.n	800cd98 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cd88:	4b54      	ldr	r3, [pc, #336]	@ (800cedc <xQueueSemaphoreTake+0x21c>)
 800cd8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd8e:	601a      	str	r2, [r3, #0]
 800cd90:	f3bf 8f4f 	dsb	sy
 800cd94:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cd98:	f002 f968 	bl	800f06c <vPortExitCritical>
				return pdPASS;
 800cd9c:	2301      	movs	r3, #1
 800cd9e:	e098      	b.n	800ced2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cda0:	683b      	ldr	r3, [r7, #0]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d112      	bne.n	800cdcc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800cda6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d00b      	beq.n	800cdc4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800cdac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdb0:	f383 8811 	msr	BASEPRI, r3
 800cdb4:	f3bf 8f6f 	isb	sy
 800cdb8:	f3bf 8f4f 	dsb	sy
 800cdbc:	617b      	str	r3, [r7, #20]
}
 800cdbe:	bf00      	nop
 800cdc0:	bf00      	nop
 800cdc2:	e7fd      	b.n	800cdc0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800cdc4:	f002 f952 	bl	800f06c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cdc8:	2300      	movs	r3, #0
 800cdca:	e082      	b.n	800ced2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cdcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d106      	bne.n	800cde0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cdd2:	f107 030c 	add.w	r3, r7, #12
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	f001 f854 	bl	800de84 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cddc:	2301      	movs	r3, #1
 800cdde:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cde0:	f002 f944 	bl	800f06c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cde4:	f000 fdaa 	bl	800d93c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cde8:	f002 f90e 	bl	800f008 <vPortEnterCritical>
 800cdec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cdf2:	b25b      	sxtb	r3, r3
 800cdf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdf8:	d103      	bne.n	800ce02 <xQueueSemaphoreTake+0x142>
 800cdfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ce02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ce08:	b25b      	sxtb	r3, r3
 800ce0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce0e:	d103      	bne.n	800ce18 <xQueueSemaphoreTake+0x158>
 800ce10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce12:	2200      	movs	r2, #0
 800ce14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ce18:	f002 f928 	bl	800f06c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ce1c:	463a      	mov	r2, r7
 800ce1e:	f107 030c 	add.w	r3, r7, #12
 800ce22:	4611      	mov	r1, r2
 800ce24:	4618      	mov	r0, r3
 800ce26:	f001 f843 	bl	800deb0 <xTaskCheckForTimeOut>
 800ce2a:	4603      	mov	r3, r0
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d132      	bne.n	800ce96 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ce30:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ce32:	f000 f9f5 	bl	800d220 <prvIsQueueEmpty>
 800ce36:	4603      	mov	r3, r0
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d026      	beq.n	800ce8a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ce3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d109      	bne.n	800ce58 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800ce44:	f002 f8e0 	bl	800f008 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ce48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce4a:	689b      	ldr	r3, [r3, #8]
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	f001 f9a9 	bl	800e1a4 <xTaskPriorityInherit>
 800ce52:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800ce54:	f002 f90a 	bl	800f06c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ce58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce5a:	3324      	adds	r3, #36	@ 0x24
 800ce5c:	683a      	ldr	r2, [r7, #0]
 800ce5e:	4611      	mov	r1, r2
 800ce60:	4618      	mov	r0, r3
 800ce62:	f000 ff59 	bl	800dd18 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ce66:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ce68:	f000 f988 	bl	800d17c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ce6c:	f000 fd74 	bl	800d958 <xTaskResumeAll>
 800ce70:	4603      	mov	r3, r0
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	f47f af67 	bne.w	800cd46 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800ce78:	4b18      	ldr	r3, [pc, #96]	@ (800cedc <xQueueSemaphoreTake+0x21c>)
 800ce7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ce7e:	601a      	str	r2, [r3, #0]
 800ce80:	f3bf 8f4f 	dsb	sy
 800ce84:	f3bf 8f6f 	isb	sy
 800ce88:	e75d      	b.n	800cd46 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ce8a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ce8c:	f000 f976 	bl	800d17c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ce90:	f000 fd62 	bl	800d958 <xTaskResumeAll>
 800ce94:	e757      	b.n	800cd46 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ce96:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ce98:	f000 f970 	bl	800d17c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ce9c:	f000 fd5c 	bl	800d958 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cea0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800cea2:	f000 f9bd 	bl	800d220 <prvIsQueueEmpty>
 800cea6:	4603      	mov	r3, r0
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	f43f af4c 	beq.w	800cd46 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ceae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d00d      	beq.n	800ced0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800ceb4:	f002 f8a8 	bl	800f008 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ceb8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ceba:	f000 f8b7 	bl	800d02c <prvGetDisinheritPriorityAfterTimeout>
 800cebe:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800cec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cec2:	689b      	ldr	r3, [r3, #8]
 800cec4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cec6:	4618      	mov	r0, r3
 800cec8:	f001 fa44 	bl	800e354 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800cecc:	f002 f8ce 	bl	800f06c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ced0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ced2:	4618      	mov	r0, r3
 800ced4:	3738      	adds	r7, #56	@ 0x38
 800ced6:	46bd      	mov	sp, r7
 800ced8:	bd80      	pop	{r7, pc}
 800ceda:	bf00      	nop
 800cedc:	e000ed04 	.word	0xe000ed04

0800cee0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800cee0:	b580      	push	{r7, lr}
 800cee2:	b08e      	sub	sp, #56	@ 0x38
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	60f8      	str	r0, [r7, #12]
 800cee8:	60b9      	str	r1, [r7, #8]
 800ceea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800cef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d10b      	bne.n	800cf0e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800cef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cefa:	f383 8811 	msr	BASEPRI, r3
 800cefe:	f3bf 8f6f 	isb	sy
 800cf02:	f3bf 8f4f 	dsb	sy
 800cf06:	623b      	str	r3, [r7, #32]
}
 800cf08:	bf00      	nop
 800cf0a:	bf00      	nop
 800cf0c:	e7fd      	b.n	800cf0a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cf0e:	68bb      	ldr	r3, [r7, #8]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d103      	bne.n	800cf1c <xQueueReceiveFromISR+0x3c>
 800cf14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d101      	bne.n	800cf20 <xQueueReceiveFromISR+0x40>
 800cf1c:	2301      	movs	r3, #1
 800cf1e:	e000      	b.n	800cf22 <xQueueReceiveFromISR+0x42>
 800cf20:	2300      	movs	r3, #0
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d10b      	bne.n	800cf3e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800cf26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf2a:	f383 8811 	msr	BASEPRI, r3
 800cf2e:	f3bf 8f6f 	isb	sy
 800cf32:	f3bf 8f4f 	dsb	sy
 800cf36:	61fb      	str	r3, [r7, #28]
}
 800cf38:	bf00      	nop
 800cf3a:	bf00      	nop
 800cf3c:	e7fd      	b.n	800cf3a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cf3e:	f002 f943 	bl	800f1c8 <vPortValidateInterruptPriority>
	__asm volatile
 800cf42:	f3ef 8211 	mrs	r2, BASEPRI
 800cf46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf4a:	f383 8811 	msr	BASEPRI, r3
 800cf4e:	f3bf 8f6f 	isb	sy
 800cf52:	f3bf 8f4f 	dsb	sy
 800cf56:	61ba      	str	r2, [r7, #24]
 800cf58:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800cf5a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cf5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cf5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf62:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cf64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d02f      	beq.n	800cfca <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800cf6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800cf70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cf74:	68b9      	ldr	r1, [r7, #8]
 800cf76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800cf78:	f000 f8da 	bl	800d130 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cf7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf7e:	1e5a      	subs	r2, r3, #1
 800cf80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf82:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800cf84:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800cf88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf8c:	d112      	bne.n	800cfb4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cf8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf90:	691b      	ldr	r3, [r3, #16]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d016      	beq.n	800cfc4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cf96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf98:	3310      	adds	r3, #16
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	f000 ff0e 	bl	800ddbc <xTaskRemoveFromEventList>
 800cfa0:	4603      	mov	r3, r0
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d00e      	beq.n	800cfc4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d00b      	beq.n	800cfc4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	2201      	movs	r2, #1
 800cfb0:	601a      	str	r2, [r3, #0]
 800cfb2:	e007      	b.n	800cfc4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800cfb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cfb8:	3301      	adds	r3, #1
 800cfba:	b2db      	uxtb	r3, r3
 800cfbc:	b25a      	sxtb	r2, r3
 800cfbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	637b      	str	r3, [r7, #52]	@ 0x34
 800cfc8:	e001      	b.n	800cfce <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800cfca:	2300      	movs	r3, #0
 800cfcc:	637b      	str	r3, [r7, #52]	@ 0x34
 800cfce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfd0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800cfd2:	693b      	ldr	r3, [r7, #16]
 800cfd4:	f383 8811 	msr	BASEPRI, r3
}
 800cfd8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800cfda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800cfdc:	4618      	mov	r0, r3
 800cfde:	3738      	adds	r7, #56	@ 0x38
 800cfe0:	46bd      	mov	sp, r7
 800cfe2:	bd80      	pop	{r7, pc}

0800cfe4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800cfe4:	b580      	push	{r7, lr}
 800cfe6:	b084      	sub	sp, #16
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d10b      	bne.n	800d00e <vQueueDelete+0x2a>
	__asm volatile
 800cff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cffa:	f383 8811 	msr	BASEPRI, r3
 800cffe:	f3bf 8f6f 	isb	sy
 800d002:	f3bf 8f4f 	dsb	sy
 800d006:	60bb      	str	r3, [r7, #8]
}
 800d008:	bf00      	nop
 800d00a:	bf00      	nop
 800d00c:	e7fd      	b.n	800d00a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800d00e:	68f8      	ldr	r0, [r7, #12]
 800d010:	f000 f95e 	bl	800d2d0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d102      	bne.n	800d024 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800d01e:	68f8      	ldr	r0, [r7, #12]
 800d020:	f002 f9e2 	bl	800f3e8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800d024:	bf00      	nop
 800d026:	3710      	adds	r7, #16
 800d028:	46bd      	mov	sp, r7
 800d02a:	bd80      	pop	{r7, pc}

0800d02c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d02c:	b480      	push	{r7}
 800d02e:	b085      	sub	sp, #20
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d006      	beq.n	800d04a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800d046:	60fb      	str	r3, [r7, #12]
 800d048:	e001      	b.n	800d04e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d04a:	2300      	movs	r3, #0
 800d04c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d04e:	68fb      	ldr	r3, [r7, #12]
	}
 800d050:	4618      	mov	r0, r3
 800d052:	3714      	adds	r7, #20
 800d054:	46bd      	mov	sp, r7
 800d056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05a:	4770      	bx	lr

0800d05c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b086      	sub	sp, #24
 800d060:	af00      	add	r7, sp, #0
 800d062:	60f8      	str	r0, [r7, #12]
 800d064:	60b9      	str	r1, [r7, #8]
 800d066:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d068:	2300      	movs	r3, #0
 800d06a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d070:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d076:	2b00      	cmp	r3, #0
 800d078:	d10d      	bne.n	800d096 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d14d      	bne.n	800d11e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	689b      	ldr	r3, [r3, #8]
 800d086:	4618      	mov	r0, r3
 800d088:	f001 f8f4 	bl	800e274 <xTaskPriorityDisinherit>
 800d08c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	2200      	movs	r2, #0
 800d092:	609a      	str	r2, [r3, #8]
 800d094:	e043      	b.n	800d11e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d119      	bne.n	800d0d0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	6858      	ldr	r0, [r3, #4]
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0a4:	461a      	mov	r2, r3
 800d0a6:	68b9      	ldr	r1, [r7, #8]
 800d0a8:	f00d fa8d 	bl	801a5c6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	685a      	ldr	r2, [r3, #4]
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0b4:	441a      	add	r2, r3
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	685a      	ldr	r2, [r3, #4]
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	689b      	ldr	r3, [r3, #8]
 800d0c2:	429a      	cmp	r2, r3
 800d0c4:	d32b      	bcc.n	800d11e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	681a      	ldr	r2, [r3, #0]
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	605a      	str	r2, [r3, #4]
 800d0ce:	e026      	b.n	800d11e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	68d8      	ldr	r0, [r3, #12]
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0d8:	461a      	mov	r2, r3
 800d0da:	68b9      	ldr	r1, [r7, #8]
 800d0dc:	f00d fa73 	bl	801a5c6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	68da      	ldr	r2, [r3, #12]
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0e8:	425b      	negs	r3, r3
 800d0ea:	441a      	add	r2, r3
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	68da      	ldr	r2, [r3, #12]
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	429a      	cmp	r2, r3
 800d0fa:	d207      	bcs.n	800d10c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	689a      	ldr	r2, [r3, #8]
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d104:	425b      	negs	r3, r3
 800d106:	441a      	add	r2, r3
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2b02      	cmp	r3, #2
 800d110:	d105      	bne.n	800d11e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d112:	693b      	ldr	r3, [r7, #16]
 800d114:	2b00      	cmp	r3, #0
 800d116:	d002      	beq.n	800d11e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d118:	693b      	ldr	r3, [r7, #16]
 800d11a:	3b01      	subs	r3, #1
 800d11c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d11e:	693b      	ldr	r3, [r7, #16]
 800d120:	1c5a      	adds	r2, r3, #1
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800d126:	697b      	ldr	r3, [r7, #20]
}
 800d128:	4618      	mov	r0, r3
 800d12a:	3718      	adds	r7, #24
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}

0800d130 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b082      	sub	sp, #8
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
 800d138:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d018      	beq.n	800d174 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	68da      	ldr	r2, [r3, #12]
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d14a:	441a      	add	r2, r3
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	68da      	ldr	r2, [r3, #12]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	689b      	ldr	r3, [r3, #8]
 800d158:	429a      	cmp	r2, r3
 800d15a:	d303      	bcc.n	800d164 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681a      	ldr	r2, [r3, #0]
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	68d9      	ldr	r1, [r3, #12]
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d16c:	461a      	mov	r2, r3
 800d16e:	6838      	ldr	r0, [r7, #0]
 800d170:	f00d fa29 	bl	801a5c6 <memcpy>
	}
}
 800d174:	bf00      	nop
 800d176:	3708      	adds	r7, #8
 800d178:	46bd      	mov	sp, r7
 800d17a:	bd80      	pop	{r7, pc}

0800d17c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b084      	sub	sp, #16
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d184:	f001 ff40 	bl	800f008 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d18e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d190:	e011      	b.n	800d1b6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d196:	2b00      	cmp	r3, #0
 800d198:	d012      	beq.n	800d1c0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	3324      	adds	r3, #36	@ 0x24
 800d19e:	4618      	mov	r0, r3
 800d1a0:	f000 fe0c 	bl	800ddbc <xTaskRemoveFromEventList>
 800d1a4:	4603      	mov	r3, r0
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d001      	beq.n	800d1ae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d1aa:	f000 fee5 	bl	800df78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d1ae:	7bfb      	ldrb	r3, [r7, #15]
 800d1b0:	3b01      	subs	r3, #1
 800d1b2:	b2db      	uxtb	r3, r3
 800d1b4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d1b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	dce9      	bgt.n	800d192 <prvUnlockQueue+0x16>
 800d1be:	e000      	b.n	800d1c2 <prvUnlockQueue+0x46>
					break;
 800d1c0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	22ff      	movs	r2, #255	@ 0xff
 800d1c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800d1ca:	f001 ff4f 	bl	800f06c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d1ce:	f001 ff1b 	bl	800f008 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d1d8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d1da:	e011      	b.n	800d200 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	691b      	ldr	r3, [r3, #16]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d012      	beq.n	800d20a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	3310      	adds	r3, #16
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	f000 fde7 	bl	800ddbc <xTaskRemoveFromEventList>
 800d1ee:	4603      	mov	r3, r0
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d001      	beq.n	800d1f8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d1f4:	f000 fec0 	bl	800df78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d1f8:	7bbb      	ldrb	r3, [r7, #14]
 800d1fa:	3b01      	subs	r3, #1
 800d1fc:	b2db      	uxtb	r3, r3
 800d1fe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d200:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d204:	2b00      	cmp	r3, #0
 800d206:	dce9      	bgt.n	800d1dc <prvUnlockQueue+0x60>
 800d208:	e000      	b.n	800d20c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d20a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	22ff      	movs	r2, #255	@ 0xff
 800d210:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800d214:	f001 ff2a 	bl	800f06c <vPortExitCritical>
}
 800d218:	bf00      	nop
 800d21a:	3710      	adds	r7, #16
 800d21c:	46bd      	mov	sp, r7
 800d21e:	bd80      	pop	{r7, pc}

0800d220 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b084      	sub	sp, #16
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d228:	f001 feee 	bl	800f008 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d230:	2b00      	cmp	r3, #0
 800d232:	d102      	bne.n	800d23a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d234:	2301      	movs	r3, #1
 800d236:	60fb      	str	r3, [r7, #12]
 800d238:	e001      	b.n	800d23e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d23a:	2300      	movs	r3, #0
 800d23c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d23e:	f001 ff15 	bl	800f06c <vPortExitCritical>

	return xReturn;
 800d242:	68fb      	ldr	r3, [r7, #12]
}
 800d244:	4618      	mov	r0, r3
 800d246:	3710      	adds	r7, #16
 800d248:	46bd      	mov	sp, r7
 800d24a:	bd80      	pop	{r7, pc}

0800d24c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b084      	sub	sp, #16
 800d250:	af00      	add	r7, sp, #0
 800d252:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d254:	f001 fed8 	bl	800f008 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d260:	429a      	cmp	r2, r3
 800d262:	d102      	bne.n	800d26a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d264:	2301      	movs	r3, #1
 800d266:	60fb      	str	r3, [r7, #12]
 800d268:	e001      	b.n	800d26e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d26a:	2300      	movs	r3, #0
 800d26c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d26e:	f001 fefd 	bl	800f06c <vPortExitCritical>

	return xReturn;
 800d272:	68fb      	ldr	r3, [r7, #12]
}
 800d274:	4618      	mov	r0, r3
 800d276:	3710      	adds	r7, #16
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}

0800d27c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d27c:	b480      	push	{r7}
 800d27e:	b085      	sub	sp, #20
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
 800d284:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d286:	2300      	movs	r3, #0
 800d288:	60fb      	str	r3, [r7, #12]
 800d28a:	e014      	b.n	800d2b6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d28c:	4a0f      	ldr	r2, [pc, #60]	@ (800d2cc <vQueueAddToRegistry+0x50>)
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d10b      	bne.n	800d2b0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d298:	490c      	ldr	r1, [pc, #48]	@ (800d2cc <vQueueAddToRegistry+0x50>)
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	683a      	ldr	r2, [r7, #0]
 800d29e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d2a2:	4a0a      	ldr	r2, [pc, #40]	@ (800d2cc <vQueueAddToRegistry+0x50>)
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	00db      	lsls	r3, r3, #3
 800d2a8:	4413      	add	r3, r2
 800d2aa:	687a      	ldr	r2, [r7, #4]
 800d2ac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d2ae:	e006      	b.n	800d2be <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	3301      	adds	r3, #1
 800d2b4:	60fb      	str	r3, [r7, #12]
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	2b07      	cmp	r3, #7
 800d2ba:	d9e7      	bls.n	800d28c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d2bc:	bf00      	nop
 800d2be:	bf00      	nop
 800d2c0:	3714      	adds	r7, #20
 800d2c2:	46bd      	mov	sp, r7
 800d2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c8:	4770      	bx	lr
 800d2ca:	bf00      	nop
 800d2cc:	24006194 	.word	0x24006194

0800d2d0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800d2d0:	b480      	push	{r7}
 800d2d2:	b085      	sub	sp, #20
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d2d8:	2300      	movs	r3, #0
 800d2da:	60fb      	str	r3, [r7, #12]
 800d2dc:	e016      	b.n	800d30c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800d2de:	4a10      	ldr	r2, [pc, #64]	@ (800d320 <vQueueUnregisterQueue+0x50>)
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	00db      	lsls	r3, r3, #3
 800d2e4:	4413      	add	r3, r2
 800d2e6:	685b      	ldr	r3, [r3, #4]
 800d2e8:	687a      	ldr	r2, [r7, #4]
 800d2ea:	429a      	cmp	r2, r3
 800d2ec:	d10b      	bne.n	800d306 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800d2ee:	4a0c      	ldr	r2, [pc, #48]	@ (800d320 <vQueueUnregisterQueue+0x50>)
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	2100      	movs	r1, #0
 800d2f4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800d2f8:	4a09      	ldr	r2, [pc, #36]	@ (800d320 <vQueueUnregisterQueue+0x50>)
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	00db      	lsls	r3, r3, #3
 800d2fe:	4413      	add	r3, r2
 800d300:	2200      	movs	r2, #0
 800d302:	605a      	str	r2, [r3, #4]
				break;
 800d304:	e006      	b.n	800d314 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	3301      	adds	r3, #1
 800d30a:	60fb      	str	r3, [r7, #12]
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	2b07      	cmp	r3, #7
 800d310:	d9e5      	bls.n	800d2de <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800d312:	bf00      	nop
 800d314:	bf00      	nop
 800d316:	3714      	adds	r7, #20
 800d318:	46bd      	mov	sp, r7
 800d31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31e:	4770      	bx	lr
 800d320:	24006194 	.word	0x24006194

0800d324 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d324:	b580      	push	{r7, lr}
 800d326:	b086      	sub	sp, #24
 800d328:	af00      	add	r7, sp, #0
 800d32a:	60f8      	str	r0, [r7, #12]
 800d32c:	60b9      	str	r1, [r7, #8]
 800d32e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d334:	f001 fe68 	bl	800f008 <vPortEnterCritical>
 800d338:	697b      	ldr	r3, [r7, #20]
 800d33a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d33e:	b25b      	sxtb	r3, r3
 800d340:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d344:	d103      	bne.n	800d34e <vQueueWaitForMessageRestricted+0x2a>
 800d346:	697b      	ldr	r3, [r7, #20]
 800d348:	2200      	movs	r2, #0
 800d34a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d34e:	697b      	ldr	r3, [r7, #20]
 800d350:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d354:	b25b      	sxtb	r3, r3
 800d356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d35a:	d103      	bne.n	800d364 <vQueueWaitForMessageRestricted+0x40>
 800d35c:	697b      	ldr	r3, [r7, #20]
 800d35e:	2200      	movs	r2, #0
 800d360:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d364:	f001 fe82 	bl	800f06c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d368:	697b      	ldr	r3, [r7, #20]
 800d36a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d106      	bne.n	800d37e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	3324      	adds	r3, #36	@ 0x24
 800d374:	687a      	ldr	r2, [r7, #4]
 800d376:	68b9      	ldr	r1, [r7, #8]
 800d378:	4618      	mov	r0, r3
 800d37a:	f000 fcf3 	bl	800dd64 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d37e:	6978      	ldr	r0, [r7, #20]
 800d380:	f7ff fefc 	bl	800d17c <prvUnlockQueue>
	}
 800d384:	bf00      	nop
 800d386:	3718      	adds	r7, #24
 800d388:	46bd      	mov	sp, r7
 800d38a:	bd80      	pop	{r7, pc}

0800d38c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d38c:	b580      	push	{r7, lr}
 800d38e:	b08e      	sub	sp, #56	@ 0x38
 800d390:	af04      	add	r7, sp, #16
 800d392:	60f8      	str	r0, [r7, #12]
 800d394:	60b9      	str	r1, [r7, #8]
 800d396:	607a      	str	r2, [r7, #4]
 800d398:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d39a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d10b      	bne.n	800d3b8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800d3a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3a4:	f383 8811 	msr	BASEPRI, r3
 800d3a8:	f3bf 8f6f 	isb	sy
 800d3ac:	f3bf 8f4f 	dsb	sy
 800d3b0:	623b      	str	r3, [r7, #32]
}
 800d3b2:	bf00      	nop
 800d3b4:	bf00      	nop
 800d3b6:	e7fd      	b.n	800d3b4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d3b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d10b      	bne.n	800d3d6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800d3be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3c2:	f383 8811 	msr	BASEPRI, r3
 800d3c6:	f3bf 8f6f 	isb	sy
 800d3ca:	f3bf 8f4f 	dsb	sy
 800d3ce:	61fb      	str	r3, [r7, #28]
}
 800d3d0:	bf00      	nop
 800d3d2:	bf00      	nop
 800d3d4:	e7fd      	b.n	800d3d2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d3d6:	23a8      	movs	r3, #168	@ 0xa8
 800d3d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d3da:	693b      	ldr	r3, [r7, #16]
 800d3dc:	2ba8      	cmp	r3, #168	@ 0xa8
 800d3de:	d00b      	beq.n	800d3f8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800d3e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3e4:	f383 8811 	msr	BASEPRI, r3
 800d3e8:	f3bf 8f6f 	isb	sy
 800d3ec:	f3bf 8f4f 	dsb	sy
 800d3f0:	61bb      	str	r3, [r7, #24]
}
 800d3f2:	bf00      	nop
 800d3f4:	bf00      	nop
 800d3f6:	e7fd      	b.n	800d3f4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d3f8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d3fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d01e      	beq.n	800d43e <xTaskCreateStatic+0xb2>
 800d400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d402:	2b00      	cmp	r3, #0
 800d404:	d01b      	beq.n	800d43e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d408:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d40a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d40c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d40e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d412:	2202      	movs	r2, #2
 800d414:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d418:	2300      	movs	r3, #0
 800d41a:	9303      	str	r3, [sp, #12]
 800d41c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d41e:	9302      	str	r3, [sp, #8]
 800d420:	f107 0314 	add.w	r3, r7, #20
 800d424:	9301      	str	r3, [sp, #4]
 800d426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d428:	9300      	str	r3, [sp, #0]
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	687a      	ldr	r2, [r7, #4]
 800d42e:	68b9      	ldr	r1, [r7, #8]
 800d430:	68f8      	ldr	r0, [r7, #12]
 800d432:	f000 f851 	bl	800d4d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d436:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d438:	f000 f8f6 	bl	800d628 <prvAddNewTaskToReadyList>
 800d43c:	e001      	b.n	800d442 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800d43e:	2300      	movs	r3, #0
 800d440:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d442:	697b      	ldr	r3, [r7, #20]
	}
 800d444:	4618      	mov	r0, r3
 800d446:	3728      	adds	r7, #40	@ 0x28
 800d448:	46bd      	mov	sp, r7
 800d44a:	bd80      	pop	{r7, pc}

0800d44c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d44c:	b580      	push	{r7, lr}
 800d44e:	b08c      	sub	sp, #48	@ 0x30
 800d450:	af04      	add	r7, sp, #16
 800d452:	60f8      	str	r0, [r7, #12]
 800d454:	60b9      	str	r1, [r7, #8]
 800d456:	603b      	str	r3, [r7, #0]
 800d458:	4613      	mov	r3, r2
 800d45a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d45c:	88fb      	ldrh	r3, [r7, #6]
 800d45e:	009b      	lsls	r3, r3, #2
 800d460:	4618      	mov	r0, r3
 800d462:	f001 fef3 	bl	800f24c <pvPortMalloc>
 800d466:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d468:	697b      	ldr	r3, [r7, #20]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d00e      	beq.n	800d48c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d46e:	20a8      	movs	r0, #168	@ 0xa8
 800d470:	f001 feec 	bl	800f24c <pvPortMalloc>
 800d474:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d476:	69fb      	ldr	r3, [r7, #28]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d003      	beq.n	800d484 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d47c:	69fb      	ldr	r3, [r7, #28]
 800d47e:	697a      	ldr	r2, [r7, #20]
 800d480:	631a      	str	r2, [r3, #48]	@ 0x30
 800d482:	e005      	b.n	800d490 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d484:	6978      	ldr	r0, [r7, #20]
 800d486:	f001 ffaf 	bl	800f3e8 <vPortFree>
 800d48a:	e001      	b.n	800d490 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d48c:	2300      	movs	r3, #0
 800d48e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d490:	69fb      	ldr	r3, [r7, #28]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d017      	beq.n	800d4c6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d496:	69fb      	ldr	r3, [r7, #28]
 800d498:	2200      	movs	r2, #0
 800d49a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d49e:	88fa      	ldrh	r2, [r7, #6]
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	9303      	str	r3, [sp, #12]
 800d4a4:	69fb      	ldr	r3, [r7, #28]
 800d4a6:	9302      	str	r3, [sp, #8]
 800d4a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4aa:	9301      	str	r3, [sp, #4]
 800d4ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4ae:	9300      	str	r3, [sp, #0]
 800d4b0:	683b      	ldr	r3, [r7, #0]
 800d4b2:	68b9      	ldr	r1, [r7, #8]
 800d4b4:	68f8      	ldr	r0, [r7, #12]
 800d4b6:	f000 f80f 	bl	800d4d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d4ba:	69f8      	ldr	r0, [r7, #28]
 800d4bc:	f000 f8b4 	bl	800d628 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d4c0:	2301      	movs	r3, #1
 800d4c2:	61bb      	str	r3, [r7, #24]
 800d4c4:	e002      	b.n	800d4cc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d4c6:	f04f 33ff 	mov.w	r3, #4294967295
 800d4ca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d4cc:	69bb      	ldr	r3, [r7, #24]
	}
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	3720      	adds	r7, #32
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	bd80      	pop	{r7, pc}
	...

0800d4d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d4d8:	b580      	push	{r7, lr}
 800d4da:	b088      	sub	sp, #32
 800d4dc:	af00      	add	r7, sp, #0
 800d4de:	60f8      	str	r0, [r7, #12]
 800d4e0:	60b9      	str	r1, [r7, #8]
 800d4e2:	607a      	str	r2, [r7, #4]
 800d4e4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d4e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4e8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	009b      	lsls	r3, r3, #2
 800d4ee:	461a      	mov	r2, r3
 800d4f0:	21a5      	movs	r1, #165	@ 0xa5
 800d4f2:	f00c ff94 	bl	801a41e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d4fa:	6879      	ldr	r1, [r7, #4]
 800d4fc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800d500:	440b      	add	r3, r1
 800d502:	009b      	lsls	r3, r3, #2
 800d504:	4413      	add	r3, r2
 800d506:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d508:	69bb      	ldr	r3, [r7, #24]
 800d50a:	f023 0307 	bic.w	r3, r3, #7
 800d50e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d510:	69bb      	ldr	r3, [r7, #24]
 800d512:	f003 0307 	and.w	r3, r3, #7
 800d516:	2b00      	cmp	r3, #0
 800d518:	d00b      	beq.n	800d532 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800d51a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d51e:	f383 8811 	msr	BASEPRI, r3
 800d522:	f3bf 8f6f 	isb	sy
 800d526:	f3bf 8f4f 	dsb	sy
 800d52a:	617b      	str	r3, [r7, #20]
}
 800d52c:	bf00      	nop
 800d52e:	bf00      	nop
 800d530:	e7fd      	b.n	800d52e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d01f      	beq.n	800d578 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d538:	2300      	movs	r3, #0
 800d53a:	61fb      	str	r3, [r7, #28]
 800d53c:	e012      	b.n	800d564 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d53e:	68ba      	ldr	r2, [r7, #8]
 800d540:	69fb      	ldr	r3, [r7, #28]
 800d542:	4413      	add	r3, r2
 800d544:	7819      	ldrb	r1, [r3, #0]
 800d546:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d548:	69fb      	ldr	r3, [r7, #28]
 800d54a:	4413      	add	r3, r2
 800d54c:	3334      	adds	r3, #52	@ 0x34
 800d54e:	460a      	mov	r2, r1
 800d550:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d552:	68ba      	ldr	r2, [r7, #8]
 800d554:	69fb      	ldr	r3, [r7, #28]
 800d556:	4413      	add	r3, r2
 800d558:	781b      	ldrb	r3, [r3, #0]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d006      	beq.n	800d56c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d55e:	69fb      	ldr	r3, [r7, #28]
 800d560:	3301      	adds	r3, #1
 800d562:	61fb      	str	r3, [r7, #28]
 800d564:	69fb      	ldr	r3, [r7, #28]
 800d566:	2b0f      	cmp	r3, #15
 800d568:	d9e9      	bls.n	800d53e <prvInitialiseNewTask+0x66>
 800d56a:	e000      	b.n	800d56e <prvInitialiseNewTask+0x96>
			{
				break;
 800d56c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d56e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d570:	2200      	movs	r2, #0
 800d572:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800d576:	e003      	b.n	800d580 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d57a:	2200      	movs	r2, #0
 800d57c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d582:	2b37      	cmp	r3, #55	@ 0x37
 800d584:	d901      	bls.n	800d58a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d586:	2337      	movs	r3, #55	@ 0x37
 800d588:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d58a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d58c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d58e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d592:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d594:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d598:	2200      	movs	r2, #0
 800d59a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d59c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d59e:	3304      	adds	r3, #4
 800d5a0:	4618      	mov	r0, r3
 800d5a2:	f7fe fd7b 	bl	800c09c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a8:	3318      	adds	r3, #24
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	f7fe fd76 	bl	800c09c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d5b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5b4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d5b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800d5bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5be:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d5c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d5c4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d5c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5c8:	2200      	movs	r2, #0
 800d5ca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5d8:	3354      	adds	r3, #84	@ 0x54
 800d5da:	224c      	movs	r2, #76	@ 0x4c
 800d5dc:	2100      	movs	r1, #0
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f00c ff1d 	bl	801a41e <memset>
 800d5e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5e6:	4a0d      	ldr	r2, [pc, #52]	@ (800d61c <prvInitialiseNewTask+0x144>)
 800d5e8:	659a      	str	r2, [r3, #88]	@ 0x58
 800d5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5ec:	4a0c      	ldr	r2, [pc, #48]	@ (800d620 <prvInitialiseNewTask+0x148>)
 800d5ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 800d5f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5f2:	4a0c      	ldr	r2, [pc, #48]	@ (800d624 <prvInitialiseNewTask+0x14c>)
 800d5f4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d5f6:	683a      	ldr	r2, [r7, #0]
 800d5f8:	68f9      	ldr	r1, [r7, #12]
 800d5fa:	69b8      	ldr	r0, [r7, #24]
 800d5fc:	f001 fbd2 	bl	800eda4 <pxPortInitialiseStack>
 800d600:	4602      	mov	r2, r0
 800d602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d604:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d002      	beq.n	800d612 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d60c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d60e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d610:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d612:	bf00      	nop
 800d614:	3720      	adds	r7, #32
 800d616:	46bd      	mov	sp, r7
 800d618:	bd80      	pop	{r7, pc}
 800d61a:	bf00      	nop
 800d61c:	24014cd4 	.word	0x24014cd4
 800d620:	24014d3c 	.word	0x24014d3c
 800d624:	24014da4 	.word	0x24014da4

0800d628 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b082      	sub	sp, #8
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d630:	f001 fcea 	bl	800f008 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d634:	4b2d      	ldr	r3, [pc, #180]	@ (800d6ec <prvAddNewTaskToReadyList+0xc4>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	3301      	adds	r3, #1
 800d63a:	4a2c      	ldr	r2, [pc, #176]	@ (800d6ec <prvAddNewTaskToReadyList+0xc4>)
 800d63c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d63e:	4b2c      	ldr	r3, [pc, #176]	@ (800d6f0 <prvAddNewTaskToReadyList+0xc8>)
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d109      	bne.n	800d65a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d646:	4a2a      	ldr	r2, [pc, #168]	@ (800d6f0 <prvAddNewTaskToReadyList+0xc8>)
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d64c:	4b27      	ldr	r3, [pc, #156]	@ (800d6ec <prvAddNewTaskToReadyList+0xc4>)
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	2b01      	cmp	r3, #1
 800d652:	d110      	bne.n	800d676 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d654:	f000 fcb4 	bl	800dfc0 <prvInitialiseTaskLists>
 800d658:	e00d      	b.n	800d676 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d65a:	4b26      	ldr	r3, [pc, #152]	@ (800d6f4 <prvAddNewTaskToReadyList+0xcc>)
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d109      	bne.n	800d676 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d662:	4b23      	ldr	r3, [pc, #140]	@ (800d6f0 <prvAddNewTaskToReadyList+0xc8>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d66c:	429a      	cmp	r2, r3
 800d66e:	d802      	bhi.n	800d676 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d670:	4a1f      	ldr	r2, [pc, #124]	@ (800d6f0 <prvAddNewTaskToReadyList+0xc8>)
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d676:	4b20      	ldr	r3, [pc, #128]	@ (800d6f8 <prvAddNewTaskToReadyList+0xd0>)
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	3301      	adds	r3, #1
 800d67c:	4a1e      	ldr	r2, [pc, #120]	@ (800d6f8 <prvAddNewTaskToReadyList+0xd0>)
 800d67e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d680:	4b1d      	ldr	r3, [pc, #116]	@ (800d6f8 <prvAddNewTaskToReadyList+0xd0>)
 800d682:	681a      	ldr	r2, [r3, #0]
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d68c:	4b1b      	ldr	r3, [pc, #108]	@ (800d6fc <prvAddNewTaskToReadyList+0xd4>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	429a      	cmp	r2, r3
 800d692:	d903      	bls.n	800d69c <prvAddNewTaskToReadyList+0x74>
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d698:	4a18      	ldr	r2, [pc, #96]	@ (800d6fc <prvAddNewTaskToReadyList+0xd4>)
 800d69a:	6013      	str	r3, [r2, #0]
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6a0:	4613      	mov	r3, r2
 800d6a2:	009b      	lsls	r3, r3, #2
 800d6a4:	4413      	add	r3, r2
 800d6a6:	009b      	lsls	r3, r3, #2
 800d6a8:	4a15      	ldr	r2, [pc, #84]	@ (800d700 <prvAddNewTaskToReadyList+0xd8>)
 800d6aa:	441a      	add	r2, r3
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	3304      	adds	r3, #4
 800d6b0:	4619      	mov	r1, r3
 800d6b2:	4610      	mov	r0, r2
 800d6b4:	f7fe fcff 	bl	800c0b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d6b8:	f001 fcd8 	bl	800f06c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d6bc:	4b0d      	ldr	r3, [pc, #52]	@ (800d6f4 <prvAddNewTaskToReadyList+0xcc>)
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d00e      	beq.n	800d6e2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d6c4:	4b0a      	ldr	r3, [pc, #40]	@ (800d6f0 <prvAddNewTaskToReadyList+0xc8>)
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6ce:	429a      	cmp	r2, r3
 800d6d0:	d207      	bcs.n	800d6e2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d6d2:	4b0c      	ldr	r3, [pc, #48]	@ (800d704 <prvAddNewTaskToReadyList+0xdc>)
 800d6d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d6d8:	601a      	str	r2, [r3, #0]
 800d6da:	f3bf 8f4f 	dsb	sy
 800d6de:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d6e2:	bf00      	nop
 800d6e4:	3708      	adds	r7, #8
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}
 800d6ea:	bf00      	nop
 800d6ec:	240066a8 	.word	0x240066a8
 800d6f0:	240061d4 	.word	0x240061d4
 800d6f4:	240066b4 	.word	0x240066b4
 800d6f8:	240066c4 	.word	0x240066c4
 800d6fc:	240066b0 	.word	0x240066b0
 800d700:	240061d8 	.word	0x240061d8
 800d704:	e000ed04 	.word	0xe000ed04

0800d708 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b084      	sub	sp, #16
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800d710:	f001 fc7a 	bl	800f008 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d102      	bne.n	800d720 <vTaskDelete+0x18>
 800d71a:	4b2d      	ldr	r3, [pc, #180]	@ (800d7d0 <vTaskDelete+0xc8>)
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	e000      	b.n	800d722 <vTaskDelete+0x1a>
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	3304      	adds	r3, #4
 800d728:	4618      	mov	r0, r3
 800d72a:	f7fe fd21 	bl	800c170 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d732:	2b00      	cmp	r3, #0
 800d734:	d004      	beq.n	800d740 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	3318      	adds	r3, #24
 800d73a:	4618      	mov	r0, r3
 800d73c:	f7fe fd18 	bl	800c170 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800d740:	4b24      	ldr	r3, [pc, #144]	@ (800d7d4 <vTaskDelete+0xcc>)
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	3301      	adds	r3, #1
 800d746:	4a23      	ldr	r2, [pc, #140]	@ (800d7d4 <vTaskDelete+0xcc>)
 800d748:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800d74a:	4b21      	ldr	r3, [pc, #132]	@ (800d7d0 <vTaskDelete+0xc8>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	68fa      	ldr	r2, [r7, #12]
 800d750:	429a      	cmp	r2, r3
 800d752:	d10b      	bne.n	800d76c <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	3304      	adds	r3, #4
 800d758:	4619      	mov	r1, r3
 800d75a:	481f      	ldr	r0, [pc, #124]	@ (800d7d8 <vTaskDelete+0xd0>)
 800d75c:	f7fe fcab 	bl	800c0b6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800d760:	4b1e      	ldr	r3, [pc, #120]	@ (800d7dc <vTaskDelete+0xd4>)
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	3301      	adds	r3, #1
 800d766:	4a1d      	ldr	r2, [pc, #116]	@ (800d7dc <vTaskDelete+0xd4>)
 800d768:	6013      	str	r3, [r2, #0]
 800d76a:	e009      	b.n	800d780 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800d76c:	4b1c      	ldr	r3, [pc, #112]	@ (800d7e0 <vTaskDelete+0xd8>)
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	3b01      	subs	r3, #1
 800d772:	4a1b      	ldr	r2, [pc, #108]	@ (800d7e0 <vTaskDelete+0xd8>)
 800d774:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800d776:	68f8      	ldr	r0, [r7, #12]
 800d778:	f000 fc90 	bl	800e09c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800d77c:	f000 fcc4 	bl	800e108 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800d780:	f001 fc74 	bl	800f06c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800d784:	4b17      	ldr	r3, [pc, #92]	@ (800d7e4 <vTaskDelete+0xdc>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d01c      	beq.n	800d7c6 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 800d78c:	4b10      	ldr	r3, [pc, #64]	@ (800d7d0 <vTaskDelete+0xc8>)
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	68fa      	ldr	r2, [r7, #12]
 800d792:	429a      	cmp	r2, r3
 800d794:	d117      	bne.n	800d7c6 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800d796:	4b14      	ldr	r3, [pc, #80]	@ (800d7e8 <vTaskDelete+0xe0>)
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	2b00      	cmp	r3, #0
 800d79c:	d00b      	beq.n	800d7b6 <vTaskDelete+0xae>
	__asm volatile
 800d79e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7a2:	f383 8811 	msr	BASEPRI, r3
 800d7a6:	f3bf 8f6f 	isb	sy
 800d7aa:	f3bf 8f4f 	dsb	sy
 800d7ae:	60bb      	str	r3, [r7, #8]
}
 800d7b0:	bf00      	nop
 800d7b2:	bf00      	nop
 800d7b4:	e7fd      	b.n	800d7b2 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800d7b6:	4b0d      	ldr	r3, [pc, #52]	@ (800d7ec <vTaskDelete+0xe4>)
 800d7b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d7bc:	601a      	str	r2, [r3, #0]
 800d7be:	f3bf 8f4f 	dsb	sy
 800d7c2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d7c6:	bf00      	nop
 800d7c8:	3710      	adds	r7, #16
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	bd80      	pop	{r7, pc}
 800d7ce:	bf00      	nop
 800d7d0:	240061d4 	.word	0x240061d4
 800d7d4:	240066c4 	.word	0x240066c4
 800d7d8:	2400667c 	.word	0x2400667c
 800d7dc:	24006690 	.word	0x24006690
 800d7e0:	240066a8 	.word	0x240066a8
 800d7e4:	240066b4 	.word	0x240066b4
 800d7e8:	240066d0 	.word	0x240066d0
 800d7ec:	e000ed04 	.word	0xe000ed04

0800d7f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d7f0:	b580      	push	{r7, lr}
 800d7f2:	b084      	sub	sp, #16
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d018      	beq.n	800d834 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d802:	4b14      	ldr	r3, [pc, #80]	@ (800d854 <vTaskDelay+0x64>)
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d00b      	beq.n	800d822 <vTaskDelay+0x32>
	__asm volatile
 800d80a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d80e:	f383 8811 	msr	BASEPRI, r3
 800d812:	f3bf 8f6f 	isb	sy
 800d816:	f3bf 8f4f 	dsb	sy
 800d81a:	60bb      	str	r3, [r7, #8]
}
 800d81c:	bf00      	nop
 800d81e:	bf00      	nop
 800d820:	e7fd      	b.n	800d81e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d822:	f000 f88b 	bl	800d93c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d826:	2100      	movs	r1, #0
 800d828:	6878      	ldr	r0, [r7, #4]
 800d82a:	f000 ff0d 	bl	800e648 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d82e:	f000 f893 	bl	800d958 <xTaskResumeAll>
 800d832:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d107      	bne.n	800d84a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800d83a:	4b07      	ldr	r3, [pc, #28]	@ (800d858 <vTaskDelay+0x68>)
 800d83c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d840:	601a      	str	r2, [r3, #0]
 800d842:	f3bf 8f4f 	dsb	sy
 800d846:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d84a:	bf00      	nop
 800d84c:	3710      	adds	r7, #16
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}
 800d852:	bf00      	nop
 800d854:	240066d0 	.word	0x240066d0
 800d858:	e000ed04 	.word	0xe000ed04

0800d85c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b08a      	sub	sp, #40	@ 0x28
 800d860:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d862:	2300      	movs	r3, #0
 800d864:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d866:	2300      	movs	r3, #0
 800d868:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d86a:	463a      	mov	r2, r7
 800d86c:	1d39      	adds	r1, r7, #4
 800d86e:	f107 0308 	add.w	r3, r7, #8
 800d872:	4618      	mov	r0, r3
 800d874:	f7fe fbbe 	bl	800bff4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d878:	6839      	ldr	r1, [r7, #0]
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	68ba      	ldr	r2, [r7, #8]
 800d87e:	9202      	str	r2, [sp, #8]
 800d880:	9301      	str	r3, [sp, #4]
 800d882:	2300      	movs	r3, #0
 800d884:	9300      	str	r3, [sp, #0]
 800d886:	2300      	movs	r3, #0
 800d888:	460a      	mov	r2, r1
 800d88a:	4924      	ldr	r1, [pc, #144]	@ (800d91c <vTaskStartScheduler+0xc0>)
 800d88c:	4824      	ldr	r0, [pc, #144]	@ (800d920 <vTaskStartScheduler+0xc4>)
 800d88e:	f7ff fd7d 	bl	800d38c <xTaskCreateStatic>
 800d892:	4603      	mov	r3, r0
 800d894:	4a23      	ldr	r2, [pc, #140]	@ (800d924 <vTaskStartScheduler+0xc8>)
 800d896:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d898:	4b22      	ldr	r3, [pc, #136]	@ (800d924 <vTaskStartScheduler+0xc8>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d002      	beq.n	800d8a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d8a0:	2301      	movs	r3, #1
 800d8a2:	617b      	str	r3, [r7, #20]
 800d8a4:	e001      	b.n	800d8aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d8aa:	697b      	ldr	r3, [r7, #20]
 800d8ac:	2b01      	cmp	r3, #1
 800d8ae:	d102      	bne.n	800d8b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d8b0:	f000 ff1e 	bl	800e6f0 <xTimerCreateTimerTask>
 800d8b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d8b6:	697b      	ldr	r3, [r7, #20]
 800d8b8:	2b01      	cmp	r3, #1
 800d8ba:	d11b      	bne.n	800d8f4 <vTaskStartScheduler+0x98>
	__asm volatile
 800d8bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8c0:	f383 8811 	msr	BASEPRI, r3
 800d8c4:	f3bf 8f6f 	isb	sy
 800d8c8:	f3bf 8f4f 	dsb	sy
 800d8cc:	613b      	str	r3, [r7, #16]
}
 800d8ce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d8d0:	4b15      	ldr	r3, [pc, #84]	@ (800d928 <vTaskStartScheduler+0xcc>)
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	3354      	adds	r3, #84	@ 0x54
 800d8d6:	4a15      	ldr	r2, [pc, #84]	@ (800d92c <vTaskStartScheduler+0xd0>)
 800d8d8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d8da:	4b15      	ldr	r3, [pc, #84]	@ (800d930 <vTaskStartScheduler+0xd4>)
 800d8dc:	f04f 32ff 	mov.w	r2, #4294967295
 800d8e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d8e2:	4b14      	ldr	r3, [pc, #80]	@ (800d934 <vTaskStartScheduler+0xd8>)
 800d8e4:	2201      	movs	r2, #1
 800d8e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d8e8:	4b13      	ldr	r3, [pc, #76]	@ (800d938 <vTaskStartScheduler+0xdc>)
 800d8ea:	2200      	movs	r2, #0
 800d8ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d8ee:	f001 fae7 	bl	800eec0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d8f2:	e00f      	b.n	800d914 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d8f4:	697b      	ldr	r3, [r7, #20]
 800d8f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8fa:	d10b      	bne.n	800d914 <vTaskStartScheduler+0xb8>
	__asm volatile
 800d8fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d900:	f383 8811 	msr	BASEPRI, r3
 800d904:	f3bf 8f6f 	isb	sy
 800d908:	f3bf 8f4f 	dsb	sy
 800d90c:	60fb      	str	r3, [r7, #12]
}
 800d90e:	bf00      	nop
 800d910:	bf00      	nop
 800d912:	e7fd      	b.n	800d910 <vTaskStartScheduler+0xb4>
}
 800d914:	bf00      	nop
 800d916:	3718      	adds	r7, #24
 800d918:	46bd      	mov	sp, r7
 800d91a:	bd80      	pop	{r7, pc}
 800d91c:	0801b2b8 	.word	0x0801b2b8
 800d920:	0800df91 	.word	0x0800df91
 800d924:	240066cc 	.word	0x240066cc
 800d928:	240061d4 	.word	0x240061d4
 800d92c:	240049cc 	.word	0x240049cc
 800d930:	240066c8 	.word	0x240066c8
 800d934:	240066b4 	.word	0x240066b4
 800d938:	240066ac 	.word	0x240066ac

0800d93c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d93c:	b480      	push	{r7}
 800d93e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d940:	4b04      	ldr	r3, [pc, #16]	@ (800d954 <vTaskSuspendAll+0x18>)
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	3301      	adds	r3, #1
 800d946:	4a03      	ldr	r2, [pc, #12]	@ (800d954 <vTaskSuspendAll+0x18>)
 800d948:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d94a:	bf00      	nop
 800d94c:	46bd      	mov	sp, r7
 800d94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d952:	4770      	bx	lr
 800d954:	240066d0 	.word	0x240066d0

0800d958 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b084      	sub	sp, #16
 800d95c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d95e:	2300      	movs	r3, #0
 800d960:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d962:	2300      	movs	r3, #0
 800d964:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d966:	4b42      	ldr	r3, [pc, #264]	@ (800da70 <xTaskResumeAll+0x118>)
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d10b      	bne.n	800d986 <xTaskResumeAll+0x2e>
	__asm volatile
 800d96e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d972:	f383 8811 	msr	BASEPRI, r3
 800d976:	f3bf 8f6f 	isb	sy
 800d97a:	f3bf 8f4f 	dsb	sy
 800d97e:	603b      	str	r3, [r7, #0]
}
 800d980:	bf00      	nop
 800d982:	bf00      	nop
 800d984:	e7fd      	b.n	800d982 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d986:	f001 fb3f 	bl	800f008 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d98a:	4b39      	ldr	r3, [pc, #228]	@ (800da70 <xTaskResumeAll+0x118>)
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	3b01      	subs	r3, #1
 800d990:	4a37      	ldr	r2, [pc, #220]	@ (800da70 <xTaskResumeAll+0x118>)
 800d992:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d994:	4b36      	ldr	r3, [pc, #216]	@ (800da70 <xTaskResumeAll+0x118>)
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d162      	bne.n	800da62 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d99c:	4b35      	ldr	r3, [pc, #212]	@ (800da74 <xTaskResumeAll+0x11c>)
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d05e      	beq.n	800da62 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d9a4:	e02f      	b.n	800da06 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d9a6:	4b34      	ldr	r3, [pc, #208]	@ (800da78 <xTaskResumeAll+0x120>)
 800d9a8:	68db      	ldr	r3, [r3, #12]
 800d9aa:	68db      	ldr	r3, [r3, #12]
 800d9ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	3318      	adds	r3, #24
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	f7fe fbdc 	bl	800c170 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	3304      	adds	r3, #4
 800d9bc:	4618      	mov	r0, r3
 800d9be:	f7fe fbd7 	bl	800c170 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9c6:	4b2d      	ldr	r3, [pc, #180]	@ (800da7c <xTaskResumeAll+0x124>)
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	429a      	cmp	r2, r3
 800d9cc:	d903      	bls.n	800d9d6 <xTaskResumeAll+0x7e>
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9d2:	4a2a      	ldr	r2, [pc, #168]	@ (800da7c <xTaskResumeAll+0x124>)
 800d9d4:	6013      	str	r3, [r2, #0]
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9da:	4613      	mov	r3, r2
 800d9dc:	009b      	lsls	r3, r3, #2
 800d9de:	4413      	add	r3, r2
 800d9e0:	009b      	lsls	r3, r3, #2
 800d9e2:	4a27      	ldr	r2, [pc, #156]	@ (800da80 <xTaskResumeAll+0x128>)
 800d9e4:	441a      	add	r2, r3
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	3304      	adds	r3, #4
 800d9ea:	4619      	mov	r1, r3
 800d9ec:	4610      	mov	r0, r2
 800d9ee:	f7fe fb62 	bl	800c0b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9f6:	4b23      	ldr	r3, [pc, #140]	@ (800da84 <xTaskResumeAll+0x12c>)
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9fc:	429a      	cmp	r2, r3
 800d9fe:	d302      	bcc.n	800da06 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800da00:	4b21      	ldr	r3, [pc, #132]	@ (800da88 <xTaskResumeAll+0x130>)
 800da02:	2201      	movs	r2, #1
 800da04:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800da06:	4b1c      	ldr	r3, [pc, #112]	@ (800da78 <xTaskResumeAll+0x120>)
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d1cb      	bne.n	800d9a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d001      	beq.n	800da18 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800da14:	f000 fb78 	bl	800e108 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800da18:	4b1c      	ldr	r3, [pc, #112]	@ (800da8c <xTaskResumeAll+0x134>)
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d010      	beq.n	800da46 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800da24:	f000 f858 	bl	800dad8 <xTaskIncrementTick>
 800da28:	4603      	mov	r3, r0
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d002      	beq.n	800da34 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800da2e:	4b16      	ldr	r3, [pc, #88]	@ (800da88 <xTaskResumeAll+0x130>)
 800da30:	2201      	movs	r2, #1
 800da32:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	3b01      	subs	r3, #1
 800da38:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d1f1      	bne.n	800da24 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800da40:	4b12      	ldr	r3, [pc, #72]	@ (800da8c <xTaskResumeAll+0x134>)
 800da42:	2200      	movs	r2, #0
 800da44:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800da46:	4b10      	ldr	r3, [pc, #64]	@ (800da88 <xTaskResumeAll+0x130>)
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d009      	beq.n	800da62 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800da4e:	2301      	movs	r3, #1
 800da50:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800da52:	4b0f      	ldr	r3, [pc, #60]	@ (800da90 <xTaskResumeAll+0x138>)
 800da54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da58:	601a      	str	r2, [r3, #0]
 800da5a:	f3bf 8f4f 	dsb	sy
 800da5e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800da62:	f001 fb03 	bl	800f06c <vPortExitCritical>

	return xAlreadyYielded;
 800da66:	68bb      	ldr	r3, [r7, #8]
}
 800da68:	4618      	mov	r0, r3
 800da6a:	3710      	adds	r7, #16
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}
 800da70:	240066d0 	.word	0x240066d0
 800da74:	240066a8 	.word	0x240066a8
 800da78:	24006668 	.word	0x24006668
 800da7c:	240066b0 	.word	0x240066b0
 800da80:	240061d8 	.word	0x240061d8
 800da84:	240061d4 	.word	0x240061d4
 800da88:	240066bc 	.word	0x240066bc
 800da8c:	240066b8 	.word	0x240066b8
 800da90:	e000ed04 	.word	0xe000ed04

0800da94 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800da94:	b480      	push	{r7}
 800da96:	b083      	sub	sp, #12
 800da98:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800da9a:	4b05      	ldr	r3, [pc, #20]	@ (800dab0 <xTaskGetTickCount+0x1c>)
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800daa0:	687b      	ldr	r3, [r7, #4]
}
 800daa2:	4618      	mov	r0, r3
 800daa4:	370c      	adds	r7, #12
 800daa6:	46bd      	mov	sp, r7
 800daa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daac:	4770      	bx	lr
 800daae:	bf00      	nop
 800dab0:	240066ac 	.word	0x240066ac

0800dab4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800dab4:	b580      	push	{r7, lr}
 800dab6:	b082      	sub	sp, #8
 800dab8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800daba:	f001 fb85 	bl	800f1c8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800dabe:	2300      	movs	r3, #0
 800dac0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800dac2:	4b04      	ldr	r3, [pc, #16]	@ (800dad4 <xTaskGetTickCountFromISR+0x20>)
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dac8:	683b      	ldr	r3, [r7, #0]
}
 800daca:	4618      	mov	r0, r3
 800dacc:	3708      	adds	r7, #8
 800dace:	46bd      	mov	sp, r7
 800dad0:	bd80      	pop	{r7, pc}
 800dad2:	bf00      	nop
 800dad4:	240066ac 	.word	0x240066ac

0800dad8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b086      	sub	sp, #24
 800dadc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800dade:	2300      	movs	r3, #0
 800dae0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dae2:	4b4f      	ldr	r3, [pc, #316]	@ (800dc20 <xTaskIncrementTick+0x148>)
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	f040 8090 	bne.w	800dc0c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800daec:	4b4d      	ldr	r3, [pc, #308]	@ (800dc24 <xTaskIncrementTick+0x14c>)
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	3301      	adds	r3, #1
 800daf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800daf4:	4a4b      	ldr	r2, [pc, #300]	@ (800dc24 <xTaskIncrementTick+0x14c>)
 800daf6:	693b      	ldr	r3, [r7, #16]
 800daf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800dafa:	693b      	ldr	r3, [r7, #16]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d121      	bne.n	800db44 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800db00:	4b49      	ldr	r3, [pc, #292]	@ (800dc28 <xTaskIncrementTick+0x150>)
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d00b      	beq.n	800db22 <xTaskIncrementTick+0x4a>
	__asm volatile
 800db0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db0e:	f383 8811 	msr	BASEPRI, r3
 800db12:	f3bf 8f6f 	isb	sy
 800db16:	f3bf 8f4f 	dsb	sy
 800db1a:	603b      	str	r3, [r7, #0]
}
 800db1c:	bf00      	nop
 800db1e:	bf00      	nop
 800db20:	e7fd      	b.n	800db1e <xTaskIncrementTick+0x46>
 800db22:	4b41      	ldr	r3, [pc, #260]	@ (800dc28 <xTaskIncrementTick+0x150>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	60fb      	str	r3, [r7, #12]
 800db28:	4b40      	ldr	r3, [pc, #256]	@ (800dc2c <xTaskIncrementTick+0x154>)
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	4a3e      	ldr	r2, [pc, #248]	@ (800dc28 <xTaskIncrementTick+0x150>)
 800db2e:	6013      	str	r3, [r2, #0]
 800db30:	4a3e      	ldr	r2, [pc, #248]	@ (800dc2c <xTaskIncrementTick+0x154>)
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	6013      	str	r3, [r2, #0]
 800db36:	4b3e      	ldr	r3, [pc, #248]	@ (800dc30 <xTaskIncrementTick+0x158>)
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	3301      	adds	r3, #1
 800db3c:	4a3c      	ldr	r2, [pc, #240]	@ (800dc30 <xTaskIncrementTick+0x158>)
 800db3e:	6013      	str	r3, [r2, #0]
 800db40:	f000 fae2 	bl	800e108 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800db44:	4b3b      	ldr	r3, [pc, #236]	@ (800dc34 <xTaskIncrementTick+0x15c>)
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	693a      	ldr	r2, [r7, #16]
 800db4a:	429a      	cmp	r2, r3
 800db4c:	d349      	bcc.n	800dbe2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800db4e:	4b36      	ldr	r3, [pc, #216]	@ (800dc28 <xTaskIncrementTick+0x150>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d104      	bne.n	800db62 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db58:	4b36      	ldr	r3, [pc, #216]	@ (800dc34 <xTaskIncrementTick+0x15c>)
 800db5a:	f04f 32ff 	mov.w	r2, #4294967295
 800db5e:	601a      	str	r2, [r3, #0]
					break;
 800db60:	e03f      	b.n	800dbe2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800db62:	4b31      	ldr	r3, [pc, #196]	@ (800dc28 <xTaskIncrementTick+0x150>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	68db      	ldr	r3, [r3, #12]
 800db68:	68db      	ldr	r3, [r3, #12]
 800db6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800db6c:	68bb      	ldr	r3, [r7, #8]
 800db6e:	685b      	ldr	r3, [r3, #4]
 800db70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800db72:	693a      	ldr	r2, [r7, #16]
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	429a      	cmp	r2, r3
 800db78:	d203      	bcs.n	800db82 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800db7a:	4a2e      	ldr	r2, [pc, #184]	@ (800dc34 <xTaskIncrementTick+0x15c>)
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800db80:	e02f      	b.n	800dbe2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800db82:	68bb      	ldr	r3, [r7, #8]
 800db84:	3304      	adds	r3, #4
 800db86:	4618      	mov	r0, r3
 800db88:	f7fe faf2 	bl	800c170 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800db8c:	68bb      	ldr	r3, [r7, #8]
 800db8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800db90:	2b00      	cmp	r3, #0
 800db92:	d004      	beq.n	800db9e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800db94:	68bb      	ldr	r3, [r7, #8]
 800db96:	3318      	adds	r3, #24
 800db98:	4618      	mov	r0, r3
 800db9a:	f7fe fae9 	bl	800c170 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800db9e:	68bb      	ldr	r3, [r7, #8]
 800dba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dba2:	4b25      	ldr	r3, [pc, #148]	@ (800dc38 <xTaskIncrementTick+0x160>)
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	429a      	cmp	r2, r3
 800dba8:	d903      	bls.n	800dbb2 <xTaskIncrementTick+0xda>
 800dbaa:	68bb      	ldr	r3, [r7, #8]
 800dbac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbae:	4a22      	ldr	r2, [pc, #136]	@ (800dc38 <xTaskIncrementTick+0x160>)
 800dbb0:	6013      	str	r3, [r2, #0]
 800dbb2:	68bb      	ldr	r3, [r7, #8]
 800dbb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbb6:	4613      	mov	r3, r2
 800dbb8:	009b      	lsls	r3, r3, #2
 800dbba:	4413      	add	r3, r2
 800dbbc:	009b      	lsls	r3, r3, #2
 800dbbe:	4a1f      	ldr	r2, [pc, #124]	@ (800dc3c <xTaskIncrementTick+0x164>)
 800dbc0:	441a      	add	r2, r3
 800dbc2:	68bb      	ldr	r3, [r7, #8]
 800dbc4:	3304      	adds	r3, #4
 800dbc6:	4619      	mov	r1, r3
 800dbc8:	4610      	mov	r0, r2
 800dbca:	f7fe fa74 	bl	800c0b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dbce:	68bb      	ldr	r3, [r7, #8]
 800dbd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbd2:	4b1b      	ldr	r3, [pc, #108]	@ (800dc40 <xTaskIncrementTick+0x168>)
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbd8:	429a      	cmp	r2, r3
 800dbda:	d3b8      	bcc.n	800db4e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800dbdc:	2301      	movs	r3, #1
 800dbde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dbe0:	e7b5      	b.n	800db4e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800dbe2:	4b17      	ldr	r3, [pc, #92]	@ (800dc40 <xTaskIncrementTick+0x168>)
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dbe8:	4914      	ldr	r1, [pc, #80]	@ (800dc3c <xTaskIncrementTick+0x164>)
 800dbea:	4613      	mov	r3, r2
 800dbec:	009b      	lsls	r3, r3, #2
 800dbee:	4413      	add	r3, r2
 800dbf0:	009b      	lsls	r3, r3, #2
 800dbf2:	440b      	add	r3, r1
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	2b01      	cmp	r3, #1
 800dbf8:	d901      	bls.n	800dbfe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800dbfa:	2301      	movs	r3, #1
 800dbfc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800dbfe:	4b11      	ldr	r3, [pc, #68]	@ (800dc44 <xTaskIncrementTick+0x16c>)
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d007      	beq.n	800dc16 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800dc06:	2301      	movs	r3, #1
 800dc08:	617b      	str	r3, [r7, #20]
 800dc0a:	e004      	b.n	800dc16 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800dc0c:	4b0e      	ldr	r3, [pc, #56]	@ (800dc48 <xTaskIncrementTick+0x170>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	3301      	adds	r3, #1
 800dc12:	4a0d      	ldr	r2, [pc, #52]	@ (800dc48 <xTaskIncrementTick+0x170>)
 800dc14:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800dc16:	697b      	ldr	r3, [r7, #20]
}
 800dc18:	4618      	mov	r0, r3
 800dc1a:	3718      	adds	r7, #24
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	bd80      	pop	{r7, pc}
 800dc20:	240066d0 	.word	0x240066d0
 800dc24:	240066ac 	.word	0x240066ac
 800dc28:	24006660 	.word	0x24006660
 800dc2c:	24006664 	.word	0x24006664
 800dc30:	240066c0 	.word	0x240066c0
 800dc34:	240066c8 	.word	0x240066c8
 800dc38:	240066b0 	.word	0x240066b0
 800dc3c:	240061d8 	.word	0x240061d8
 800dc40:	240061d4 	.word	0x240061d4
 800dc44:	240066bc 	.word	0x240066bc
 800dc48:	240066b8 	.word	0x240066b8

0800dc4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dc4c:	b480      	push	{r7}
 800dc4e:	b085      	sub	sp, #20
 800dc50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dc52:	4b2b      	ldr	r3, [pc, #172]	@ (800dd00 <vTaskSwitchContext+0xb4>)
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d003      	beq.n	800dc62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dc5a:	4b2a      	ldr	r3, [pc, #168]	@ (800dd04 <vTaskSwitchContext+0xb8>)
 800dc5c:	2201      	movs	r2, #1
 800dc5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dc60:	e047      	b.n	800dcf2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800dc62:	4b28      	ldr	r3, [pc, #160]	@ (800dd04 <vTaskSwitchContext+0xb8>)
 800dc64:	2200      	movs	r2, #0
 800dc66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc68:	4b27      	ldr	r3, [pc, #156]	@ (800dd08 <vTaskSwitchContext+0xbc>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	60fb      	str	r3, [r7, #12]
 800dc6e:	e011      	b.n	800dc94 <vTaskSwitchContext+0x48>
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d10b      	bne.n	800dc8e <vTaskSwitchContext+0x42>
	__asm volatile
 800dc76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dc7a:	f383 8811 	msr	BASEPRI, r3
 800dc7e:	f3bf 8f6f 	isb	sy
 800dc82:	f3bf 8f4f 	dsb	sy
 800dc86:	607b      	str	r3, [r7, #4]
}
 800dc88:	bf00      	nop
 800dc8a:	bf00      	nop
 800dc8c:	e7fd      	b.n	800dc8a <vTaskSwitchContext+0x3e>
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	3b01      	subs	r3, #1
 800dc92:	60fb      	str	r3, [r7, #12]
 800dc94:	491d      	ldr	r1, [pc, #116]	@ (800dd0c <vTaskSwitchContext+0xc0>)
 800dc96:	68fa      	ldr	r2, [r7, #12]
 800dc98:	4613      	mov	r3, r2
 800dc9a:	009b      	lsls	r3, r3, #2
 800dc9c:	4413      	add	r3, r2
 800dc9e:	009b      	lsls	r3, r3, #2
 800dca0:	440b      	add	r3, r1
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d0e3      	beq.n	800dc70 <vTaskSwitchContext+0x24>
 800dca8:	68fa      	ldr	r2, [r7, #12]
 800dcaa:	4613      	mov	r3, r2
 800dcac:	009b      	lsls	r3, r3, #2
 800dcae:	4413      	add	r3, r2
 800dcb0:	009b      	lsls	r3, r3, #2
 800dcb2:	4a16      	ldr	r2, [pc, #88]	@ (800dd0c <vTaskSwitchContext+0xc0>)
 800dcb4:	4413      	add	r3, r2
 800dcb6:	60bb      	str	r3, [r7, #8]
 800dcb8:	68bb      	ldr	r3, [r7, #8]
 800dcba:	685b      	ldr	r3, [r3, #4]
 800dcbc:	685a      	ldr	r2, [r3, #4]
 800dcbe:	68bb      	ldr	r3, [r7, #8]
 800dcc0:	605a      	str	r2, [r3, #4]
 800dcc2:	68bb      	ldr	r3, [r7, #8]
 800dcc4:	685a      	ldr	r2, [r3, #4]
 800dcc6:	68bb      	ldr	r3, [r7, #8]
 800dcc8:	3308      	adds	r3, #8
 800dcca:	429a      	cmp	r2, r3
 800dccc:	d104      	bne.n	800dcd8 <vTaskSwitchContext+0x8c>
 800dcce:	68bb      	ldr	r3, [r7, #8]
 800dcd0:	685b      	ldr	r3, [r3, #4]
 800dcd2:	685a      	ldr	r2, [r3, #4]
 800dcd4:	68bb      	ldr	r3, [r7, #8]
 800dcd6:	605a      	str	r2, [r3, #4]
 800dcd8:	68bb      	ldr	r3, [r7, #8]
 800dcda:	685b      	ldr	r3, [r3, #4]
 800dcdc:	68db      	ldr	r3, [r3, #12]
 800dcde:	4a0c      	ldr	r2, [pc, #48]	@ (800dd10 <vTaskSwitchContext+0xc4>)
 800dce0:	6013      	str	r3, [r2, #0]
 800dce2:	4a09      	ldr	r2, [pc, #36]	@ (800dd08 <vTaskSwitchContext+0xbc>)
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800dce8:	4b09      	ldr	r3, [pc, #36]	@ (800dd10 <vTaskSwitchContext+0xc4>)
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	3354      	adds	r3, #84	@ 0x54
 800dcee:	4a09      	ldr	r2, [pc, #36]	@ (800dd14 <vTaskSwitchContext+0xc8>)
 800dcf0:	6013      	str	r3, [r2, #0]
}
 800dcf2:	bf00      	nop
 800dcf4:	3714      	adds	r7, #20
 800dcf6:	46bd      	mov	sp, r7
 800dcf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfc:	4770      	bx	lr
 800dcfe:	bf00      	nop
 800dd00:	240066d0 	.word	0x240066d0
 800dd04:	240066bc 	.word	0x240066bc
 800dd08:	240066b0 	.word	0x240066b0
 800dd0c:	240061d8 	.word	0x240061d8
 800dd10:	240061d4 	.word	0x240061d4
 800dd14:	240049cc 	.word	0x240049cc

0800dd18 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	b084      	sub	sp, #16
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
 800dd20:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d10b      	bne.n	800dd40 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800dd28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd2c:	f383 8811 	msr	BASEPRI, r3
 800dd30:	f3bf 8f6f 	isb	sy
 800dd34:	f3bf 8f4f 	dsb	sy
 800dd38:	60fb      	str	r3, [r7, #12]
}
 800dd3a:	bf00      	nop
 800dd3c:	bf00      	nop
 800dd3e:	e7fd      	b.n	800dd3c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dd40:	4b07      	ldr	r3, [pc, #28]	@ (800dd60 <vTaskPlaceOnEventList+0x48>)
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	3318      	adds	r3, #24
 800dd46:	4619      	mov	r1, r3
 800dd48:	6878      	ldr	r0, [r7, #4]
 800dd4a:	f7fe f9d8 	bl	800c0fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800dd4e:	2101      	movs	r1, #1
 800dd50:	6838      	ldr	r0, [r7, #0]
 800dd52:	f000 fc79 	bl	800e648 <prvAddCurrentTaskToDelayedList>
}
 800dd56:	bf00      	nop
 800dd58:	3710      	adds	r7, #16
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	bd80      	pop	{r7, pc}
 800dd5e:	bf00      	nop
 800dd60:	240061d4 	.word	0x240061d4

0800dd64 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b086      	sub	sp, #24
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	60f8      	str	r0, [r7, #12]
 800dd6c:	60b9      	str	r1, [r7, #8]
 800dd6e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d10b      	bne.n	800dd8e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800dd76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd7a:	f383 8811 	msr	BASEPRI, r3
 800dd7e:	f3bf 8f6f 	isb	sy
 800dd82:	f3bf 8f4f 	dsb	sy
 800dd86:	617b      	str	r3, [r7, #20]
}
 800dd88:	bf00      	nop
 800dd8a:	bf00      	nop
 800dd8c:	e7fd      	b.n	800dd8a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dd8e:	4b0a      	ldr	r3, [pc, #40]	@ (800ddb8 <vTaskPlaceOnEventListRestricted+0x54>)
 800dd90:	681b      	ldr	r3, [r3, #0]
 800dd92:	3318      	adds	r3, #24
 800dd94:	4619      	mov	r1, r3
 800dd96:	68f8      	ldr	r0, [r7, #12]
 800dd98:	f7fe f98d 	bl	800c0b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d002      	beq.n	800dda8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800dda2:	f04f 33ff 	mov.w	r3, #4294967295
 800dda6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800dda8:	6879      	ldr	r1, [r7, #4]
 800ddaa:	68b8      	ldr	r0, [r7, #8]
 800ddac:	f000 fc4c 	bl	800e648 <prvAddCurrentTaskToDelayedList>
	}
 800ddb0:	bf00      	nop
 800ddb2:	3718      	adds	r7, #24
 800ddb4:	46bd      	mov	sp, r7
 800ddb6:	bd80      	pop	{r7, pc}
 800ddb8:	240061d4 	.word	0x240061d4

0800ddbc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b086      	sub	sp, #24
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	68db      	ldr	r3, [r3, #12]
 800ddc8:	68db      	ldr	r3, [r3, #12]
 800ddca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ddcc:	693b      	ldr	r3, [r7, #16]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d10b      	bne.n	800ddea <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ddd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddd6:	f383 8811 	msr	BASEPRI, r3
 800ddda:	f3bf 8f6f 	isb	sy
 800ddde:	f3bf 8f4f 	dsb	sy
 800dde2:	60fb      	str	r3, [r7, #12]
}
 800dde4:	bf00      	nop
 800dde6:	bf00      	nop
 800dde8:	e7fd      	b.n	800dde6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ddea:	693b      	ldr	r3, [r7, #16]
 800ddec:	3318      	adds	r3, #24
 800ddee:	4618      	mov	r0, r3
 800ddf0:	f7fe f9be 	bl	800c170 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ddf4:	4b1d      	ldr	r3, [pc, #116]	@ (800de6c <xTaskRemoveFromEventList+0xb0>)
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d11d      	bne.n	800de38 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ddfc:	693b      	ldr	r3, [r7, #16]
 800ddfe:	3304      	adds	r3, #4
 800de00:	4618      	mov	r0, r3
 800de02:	f7fe f9b5 	bl	800c170 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800de06:	693b      	ldr	r3, [r7, #16]
 800de08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de0a:	4b19      	ldr	r3, [pc, #100]	@ (800de70 <xTaskRemoveFromEventList+0xb4>)
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	429a      	cmp	r2, r3
 800de10:	d903      	bls.n	800de1a <xTaskRemoveFromEventList+0x5e>
 800de12:	693b      	ldr	r3, [r7, #16]
 800de14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de16:	4a16      	ldr	r2, [pc, #88]	@ (800de70 <xTaskRemoveFromEventList+0xb4>)
 800de18:	6013      	str	r3, [r2, #0]
 800de1a:	693b      	ldr	r3, [r7, #16]
 800de1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de1e:	4613      	mov	r3, r2
 800de20:	009b      	lsls	r3, r3, #2
 800de22:	4413      	add	r3, r2
 800de24:	009b      	lsls	r3, r3, #2
 800de26:	4a13      	ldr	r2, [pc, #76]	@ (800de74 <xTaskRemoveFromEventList+0xb8>)
 800de28:	441a      	add	r2, r3
 800de2a:	693b      	ldr	r3, [r7, #16]
 800de2c:	3304      	adds	r3, #4
 800de2e:	4619      	mov	r1, r3
 800de30:	4610      	mov	r0, r2
 800de32:	f7fe f940 	bl	800c0b6 <vListInsertEnd>
 800de36:	e005      	b.n	800de44 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800de38:	693b      	ldr	r3, [r7, #16]
 800de3a:	3318      	adds	r3, #24
 800de3c:	4619      	mov	r1, r3
 800de3e:	480e      	ldr	r0, [pc, #56]	@ (800de78 <xTaskRemoveFromEventList+0xbc>)
 800de40:	f7fe f939 	bl	800c0b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800de44:	693b      	ldr	r3, [r7, #16]
 800de46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de48:	4b0c      	ldr	r3, [pc, #48]	@ (800de7c <xTaskRemoveFromEventList+0xc0>)
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de4e:	429a      	cmp	r2, r3
 800de50:	d905      	bls.n	800de5e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800de52:	2301      	movs	r3, #1
 800de54:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800de56:	4b0a      	ldr	r3, [pc, #40]	@ (800de80 <xTaskRemoveFromEventList+0xc4>)
 800de58:	2201      	movs	r2, #1
 800de5a:	601a      	str	r2, [r3, #0]
 800de5c:	e001      	b.n	800de62 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800de5e:	2300      	movs	r3, #0
 800de60:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800de62:	697b      	ldr	r3, [r7, #20]
}
 800de64:	4618      	mov	r0, r3
 800de66:	3718      	adds	r7, #24
 800de68:	46bd      	mov	sp, r7
 800de6a:	bd80      	pop	{r7, pc}
 800de6c:	240066d0 	.word	0x240066d0
 800de70:	240066b0 	.word	0x240066b0
 800de74:	240061d8 	.word	0x240061d8
 800de78:	24006668 	.word	0x24006668
 800de7c:	240061d4 	.word	0x240061d4
 800de80:	240066bc 	.word	0x240066bc

0800de84 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800de84:	b480      	push	{r7}
 800de86:	b083      	sub	sp, #12
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800de8c:	4b06      	ldr	r3, [pc, #24]	@ (800dea8 <vTaskInternalSetTimeOutState+0x24>)
 800de8e:	681a      	ldr	r2, [r3, #0]
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800de94:	4b05      	ldr	r3, [pc, #20]	@ (800deac <vTaskInternalSetTimeOutState+0x28>)
 800de96:	681a      	ldr	r2, [r3, #0]
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	605a      	str	r2, [r3, #4]
}
 800de9c:	bf00      	nop
 800de9e:	370c      	adds	r7, #12
 800dea0:	46bd      	mov	sp, r7
 800dea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dea6:	4770      	bx	lr
 800dea8:	240066c0 	.word	0x240066c0
 800deac:	240066ac 	.word	0x240066ac

0800deb0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	b088      	sub	sp, #32
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
 800deb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d10b      	bne.n	800ded8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800dec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dec4:	f383 8811 	msr	BASEPRI, r3
 800dec8:	f3bf 8f6f 	isb	sy
 800decc:	f3bf 8f4f 	dsb	sy
 800ded0:	613b      	str	r3, [r7, #16]
}
 800ded2:	bf00      	nop
 800ded4:	bf00      	nop
 800ded6:	e7fd      	b.n	800ded4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ded8:	683b      	ldr	r3, [r7, #0]
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d10b      	bne.n	800def6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800dede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dee2:	f383 8811 	msr	BASEPRI, r3
 800dee6:	f3bf 8f6f 	isb	sy
 800deea:	f3bf 8f4f 	dsb	sy
 800deee:	60fb      	str	r3, [r7, #12]
}
 800def0:	bf00      	nop
 800def2:	bf00      	nop
 800def4:	e7fd      	b.n	800def2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800def6:	f001 f887 	bl	800f008 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800defa:	4b1d      	ldr	r3, [pc, #116]	@ (800df70 <xTaskCheckForTimeOut+0xc0>)
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	685b      	ldr	r3, [r3, #4]
 800df04:	69ba      	ldr	r2, [r7, #24]
 800df06:	1ad3      	subs	r3, r2, r3
 800df08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df12:	d102      	bne.n	800df1a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800df14:	2300      	movs	r3, #0
 800df16:	61fb      	str	r3, [r7, #28]
 800df18:	e023      	b.n	800df62 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	681a      	ldr	r2, [r3, #0]
 800df1e:	4b15      	ldr	r3, [pc, #84]	@ (800df74 <xTaskCheckForTimeOut+0xc4>)
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	429a      	cmp	r2, r3
 800df24:	d007      	beq.n	800df36 <xTaskCheckForTimeOut+0x86>
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	685b      	ldr	r3, [r3, #4]
 800df2a:	69ba      	ldr	r2, [r7, #24]
 800df2c:	429a      	cmp	r2, r3
 800df2e:	d302      	bcc.n	800df36 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800df30:	2301      	movs	r3, #1
 800df32:	61fb      	str	r3, [r7, #28]
 800df34:	e015      	b.n	800df62 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800df36:	683b      	ldr	r3, [r7, #0]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	697a      	ldr	r2, [r7, #20]
 800df3c:	429a      	cmp	r2, r3
 800df3e:	d20b      	bcs.n	800df58 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800df40:	683b      	ldr	r3, [r7, #0]
 800df42:	681a      	ldr	r2, [r3, #0]
 800df44:	697b      	ldr	r3, [r7, #20]
 800df46:	1ad2      	subs	r2, r2, r3
 800df48:	683b      	ldr	r3, [r7, #0]
 800df4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800df4c:	6878      	ldr	r0, [r7, #4]
 800df4e:	f7ff ff99 	bl	800de84 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800df52:	2300      	movs	r3, #0
 800df54:	61fb      	str	r3, [r7, #28]
 800df56:	e004      	b.n	800df62 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800df58:	683b      	ldr	r3, [r7, #0]
 800df5a:	2200      	movs	r2, #0
 800df5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800df5e:	2301      	movs	r3, #1
 800df60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800df62:	f001 f883 	bl	800f06c <vPortExitCritical>

	return xReturn;
 800df66:	69fb      	ldr	r3, [r7, #28]
}
 800df68:	4618      	mov	r0, r3
 800df6a:	3720      	adds	r7, #32
 800df6c:	46bd      	mov	sp, r7
 800df6e:	bd80      	pop	{r7, pc}
 800df70:	240066ac 	.word	0x240066ac
 800df74:	240066c0 	.word	0x240066c0

0800df78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800df78:	b480      	push	{r7}
 800df7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800df7c:	4b03      	ldr	r3, [pc, #12]	@ (800df8c <vTaskMissedYield+0x14>)
 800df7e:	2201      	movs	r2, #1
 800df80:	601a      	str	r2, [r3, #0]
}
 800df82:	bf00      	nop
 800df84:	46bd      	mov	sp, r7
 800df86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8a:	4770      	bx	lr
 800df8c:	240066bc 	.word	0x240066bc

0800df90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800df90:	b580      	push	{r7, lr}
 800df92:	b082      	sub	sp, #8
 800df94:	af00      	add	r7, sp, #0
 800df96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800df98:	f000 f852 	bl	800e040 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800df9c:	4b06      	ldr	r3, [pc, #24]	@ (800dfb8 <prvIdleTask+0x28>)
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	2b01      	cmp	r3, #1
 800dfa2:	d9f9      	bls.n	800df98 <prvIdleTask+0x8>
			{
				taskYIELD();
 800dfa4:	4b05      	ldr	r3, [pc, #20]	@ (800dfbc <prvIdleTask+0x2c>)
 800dfa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dfaa:	601a      	str	r2, [r3, #0]
 800dfac:	f3bf 8f4f 	dsb	sy
 800dfb0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800dfb4:	e7f0      	b.n	800df98 <prvIdleTask+0x8>
 800dfb6:	bf00      	nop
 800dfb8:	240061d8 	.word	0x240061d8
 800dfbc:	e000ed04 	.word	0xe000ed04

0800dfc0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800dfc0:	b580      	push	{r7, lr}
 800dfc2:	b082      	sub	sp, #8
 800dfc4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	607b      	str	r3, [r7, #4]
 800dfca:	e00c      	b.n	800dfe6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800dfcc:	687a      	ldr	r2, [r7, #4]
 800dfce:	4613      	mov	r3, r2
 800dfd0:	009b      	lsls	r3, r3, #2
 800dfd2:	4413      	add	r3, r2
 800dfd4:	009b      	lsls	r3, r3, #2
 800dfd6:	4a12      	ldr	r2, [pc, #72]	@ (800e020 <prvInitialiseTaskLists+0x60>)
 800dfd8:	4413      	add	r3, r2
 800dfda:	4618      	mov	r0, r3
 800dfdc:	f7fe f83e 	bl	800c05c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	3301      	adds	r3, #1
 800dfe4:	607b      	str	r3, [r7, #4]
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	2b37      	cmp	r3, #55	@ 0x37
 800dfea:	d9ef      	bls.n	800dfcc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800dfec:	480d      	ldr	r0, [pc, #52]	@ (800e024 <prvInitialiseTaskLists+0x64>)
 800dfee:	f7fe f835 	bl	800c05c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800dff2:	480d      	ldr	r0, [pc, #52]	@ (800e028 <prvInitialiseTaskLists+0x68>)
 800dff4:	f7fe f832 	bl	800c05c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800dff8:	480c      	ldr	r0, [pc, #48]	@ (800e02c <prvInitialiseTaskLists+0x6c>)
 800dffa:	f7fe f82f 	bl	800c05c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800dffe:	480c      	ldr	r0, [pc, #48]	@ (800e030 <prvInitialiseTaskLists+0x70>)
 800e000:	f7fe f82c 	bl	800c05c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e004:	480b      	ldr	r0, [pc, #44]	@ (800e034 <prvInitialiseTaskLists+0x74>)
 800e006:	f7fe f829 	bl	800c05c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e00a:	4b0b      	ldr	r3, [pc, #44]	@ (800e038 <prvInitialiseTaskLists+0x78>)
 800e00c:	4a05      	ldr	r2, [pc, #20]	@ (800e024 <prvInitialiseTaskLists+0x64>)
 800e00e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e010:	4b0a      	ldr	r3, [pc, #40]	@ (800e03c <prvInitialiseTaskLists+0x7c>)
 800e012:	4a05      	ldr	r2, [pc, #20]	@ (800e028 <prvInitialiseTaskLists+0x68>)
 800e014:	601a      	str	r2, [r3, #0]
}
 800e016:	bf00      	nop
 800e018:	3708      	adds	r7, #8
 800e01a:	46bd      	mov	sp, r7
 800e01c:	bd80      	pop	{r7, pc}
 800e01e:	bf00      	nop
 800e020:	240061d8 	.word	0x240061d8
 800e024:	24006638 	.word	0x24006638
 800e028:	2400664c 	.word	0x2400664c
 800e02c:	24006668 	.word	0x24006668
 800e030:	2400667c 	.word	0x2400667c
 800e034:	24006694 	.word	0x24006694
 800e038:	24006660 	.word	0x24006660
 800e03c:	24006664 	.word	0x24006664

0800e040 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e040:	b580      	push	{r7, lr}
 800e042:	b082      	sub	sp, #8
 800e044:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e046:	e019      	b.n	800e07c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e048:	f000 ffde 	bl	800f008 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e04c:	4b10      	ldr	r3, [pc, #64]	@ (800e090 <prvCheckTasksWaitingTermination+0x50>)
 800e04e:	68db      	ldr	r3, [r3, #12]
 800e050:	68db      	ldr	r3, [r3, #12]
 800e052:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	3304      	adds	r3, #4
 800e058:	4618      	mov	r0, r3
 800e05a:	f7fe f889 	bl	800c170 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e05e:	4b0d      	ldr	r3, [pc, #52]	@ (800e094 <prvCheckTasksWaitingTermination+0x54>)
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	3b01      	subs	r3, #1
 800e064:	4a0b      	ldr	r2, [pc, #44]	@ (800e094 <prvCheckTasksWaitingTermination+0x54>)
 800e066:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e068:	4b0b      	ldr	r3, [pc, #44]	@ (800e098 <prvCheckTasksWaitingTermination+0x58>)
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	3b01      	subs	r3, #1
 800e06e:	4a0a      	ldr	r2, [pc, #40]	@ (800e098 <prvCheckTasksWaitingTermination+0x58>)
 800e070:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e072:	f000 fffb 	bl	800f06c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e076:	6878      	ldr	r0, [r7, #4]
 800e078:	f000 f810 	bl	800e09c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e07c:	4b06      	ldr	r3, [pc, #24]	@ (800e098 <prvCheckTasksWaitingTermination+0x58>)
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	2b00      	cmp	r3, #0
 800e082:	d1e1      	bne.n	800e048 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e084:	bf00      	nop
 800e086:	bf00      	nop
 800e088:	3708      	adds	r7, #8
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}
 800e08e:	bf00      	nop
 800e090:	2400667c 	.word	0x2400667c
 800e094:	240066a8 	.word	0x240066a8
 800e098:	24006690 	.word	0x24006690

0800e09c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b084      	sub	sp, #16
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	3354      	adds	r3, #84	@ 0x54
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	f00c f9d1 	bl	801a450 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d108      	bne.n	800e0ca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e0bc:	4618      	mov	r0, r3
 800e0be:	f001 f993 	bl	800f3e8 <vPortFree>
				vPortFree( pxTCB );
 800e0c2:	6878      	ldr	r0, [r7, #4]
 800e0c4:	f001 f990 	bl	800f3e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e0c8:	e019      	b.n	800e0fe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e0d0:	2b01      	cmp	r3, #1
 800e0d2:	d103      	bne.n	800e0dc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f001 f987 	bl	800f3e8 <vPortFree>
	}
 800e0da:	e010      	b.n	800e0fe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800e0e2:	2b02      	cmp	r3, #2
 800e0e4:	d00b      	beq.n	800e0fe <prvDeleteTCB+0x62>
	__asm volatile
 800e0e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0ea:	f383 8811 	msr	BASEPRI, r3
 800e0ee:	f3bf 8f6f 	isb	sy
 800e0f2:	f3bf 8f4f 	dsb	sy
 800e0f6:	60fb      	str	r3, [r7, #12]
}
 800e0f8:	bf00      	nop
 800e0fa:	bf00      	nop
 800e0fc:	e7fd      	b.n	800e0fa <prvDeleteTCB+0x5e>
	}
 800e0fe:	bf00      	nop
 800e100:	3710      	adds	r7, #16
 800e102:	46bd      	mov	sp, r7
 800e104:	bd80      	pop	{r7, pc}
	...

0800e108 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e108:	b480      	push	{r7}
 800e10a:	b083      	sub	sp, #12
 800e10c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e10e:	4b0c      	ldr	r3, [pc, #48]	@ (800e140 <prvResetNextTaskUnblockTime+0x38>)
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d104      	bne.n	800e122 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e118:	4b0a      	ldr	r3, [pc, #40]	@ (800e144 <prvResetNextTaskUnblockTime+0x3c>)
 800e11a:	f04f 32ff 	mov.w	r2, #4294967295
 800e11e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e120:	e008      	b.n	800e134 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e122:	4b07      	ldr	r3, [pc, #28]	@ (800e140 <prvResetNextTaskUnblockTime+0x38>)
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	68db      	ldr	r3, [r3, #12]
 800e128:	68db      	ldr	r3, [r3, #12]
 800e12a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	685b      	ldr	r3, [r3, #4]
 800e130:	4a04      	ldr	r2, [pc, #16]	@ (800e144 <prvResetNextTaskUnblockTime+0x3c>)
 800e132:	6013      	str	r3, [r2, #0]
}
 800e134:	bf00      	nop
 800e136:	370c      	adds	r7, #12
 800e138:	46bd      	mov	sp, r7
 800e13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13e:	4770      	bx	lr
 800e140:	24006660 	.word	0x24006660
 800e144:	240066c8 	.word	0x240066c8

0800e148 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800e148:	b480      	push	{r7}
 800e14a:	b083      	sub	sp, #12
 800e14c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800e14e:	4b05      	ldr	r3, [pc, #20]	@ (800e164 <xTaskGetCurrentTaskHandle+0x1c>)
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	607b      	str	r3, [r7, #4]

		return xReturn;
 800e154:	687b      	ldr	r3, [r7, #4]
	}
 800e156:	4618      	mov	r0, r3
 800e158:	370c      	adds	r7, #12
 800e15a:	46bd      	mov	sp, r7
 800e15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e160:	4770      	bx	lr
 800e162:	bf00      	nop
 800e164:	240061d4 	.word	0x240061d4

0800e168 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e168:	b480      	push	{r7}
 800e16a:	b083      	sub	sp, #12
 800e16c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e16e:	4b0b      	ldr	r3, [pc, #44]	@ (800e19c <xTaskGetSchedulerState+0x34>)
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d102      	bne.n	800e17c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e176:	2301      	movs	r3, #1
 800e178:	607b      	str	r3, [r7, #4]
 800e17a:	e008      	b.n	800e18e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e17c:	4b08      	ldr	r3, [pc, #32]	@ (800e1a0 <xTaskGetSchedulerState+0x38>)
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	2b00      	cmp	r3, #0
 800e182:	d102      	bne.n	800e18a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e184:	2302      	movs	r3, #2
 800e186:	607b      	str	r3, [r7, #4]
 800e188:	e001      	b.n	800e18e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e18a:	2300      	movs	r3, #0
 800e18c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e18e:	687b      	ldr	r3, [r7, #4]
	}
 800e190:	4618      	mov	r0, r3
 800e192:	370c      	adds	r7, #12
 800e194:	46bd      	mov	sp, r7
 800e196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e19a:	4770      	bx	lr
 800e19c:	240066b4 	.word	0x240066b4
 800e1a0:	240066d0 	.word	0x240066d0

0800e1a4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e1a4:	b580      	push	{r7, lr}
 800e1a6:	b084      	sub	sp, #16
 800e1a8:	af00      	add	r7, sp, #0
 800e1aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d051      	beq.n	800e25e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e1ba:	68bb      	ldr	r3, [r7, #8]
 800e1bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1be:	4b2a      	ldr	r3, [pc, #168]	@ (800e268 <xTaskPriorityInherit+0xc4>)
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1c4:	429a      	cmp	r2, r3
 800e1c6:	d241      	bcs.n	800e24c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	699b      	ldr	r3, [r3, #24]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	db06      	blt.n	800e1de <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e1d0:	4b25      	ldr	r3, [pc, #148]	@ (800e268 <xTaskPriorityInherit+0xc4>)
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e1da:	68bb      	ldr	r3, [r7, #8]
 800e1dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e1de:	68bb      	ldr	r3, [r7, #8]
 800e1e0:	6959      	ldr	r1, [r3, #20]
 800e1e2:	68bb      	ldr	r3, [r7, #8]
 800e1e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1e6:	4613      	mov	r3, r2
 800e1e8:	009b      	lsls	r3, r3, #2
 800e1ea:	4413      	add	r3, r2
 800e1ec:	009b      	lsls	r3, r3, #2
 800e1ee:	4a1f      	ldr	r2, [pc, #124]	@ (800e26c <xTaskPriorityInherit+0xc8>)
 800e1f0:	4413      	add	r3, r2
 800e1f2:	4299      	cmp	r1, r3
 800e1f4:	d122      	bne.n	800e23c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e1f6:	68bb      	ldr	r3, [r7, #8]
 800e1f8:	3304      	adds	r3, #4
 800e1fa:	4618      	mov	r0, r3
 800e1fc:	f7fd ffb8 	bl	800c170 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e200:	4b19      	ldr	r3, [pc, #100]	@ (800e268 <xTaskPriorityInherit+0xc4>)
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e206:	68bb      	ldr	r3, [r7, #8]
 800e208:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e20a:	68bb      	ldr	r3, [r7, #8]
 800e20c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e20e:	4b18      	ldr	r3, [pc, #96]	@ (800e270 <xTaskPriorityInherit+0xcc>)
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	429a      	cmp	r2, r3
 800e214:	d903      	bls.n	800e21e <xTaskPriorityInherit+0x7a>
 800e216:	68bb      	ldr	r3, [r7, #8]
 800e218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e21a:	4a15      	ldr	r2, [pc, #84]	@ (800e270 <xTaskPriorityInherit+0xcc>)
 800e21c:	6013      	str	r3, [r2, #0]
 800e21e:	68bb      	ldr	r3, [r7, #8]
 800e220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e222:	4613      	mov	r3, r2
 800e224:	009b      	lsls	r3, r3, #2
 800e226:	4413      	add	r3, r2
 800e228:	009b      	lsls	r3, r3, #2
 800e22a:	4a10      	ldr	r2, [pc, #64]	@ (800e26c <xTaskPriorityInherit+0xc8>)
 800e22c:	441a      	add	r2, r3
 800e22e:	68bb      	ldr	r3, [r7, #8]
 800e230:	3304      	adds	r3, #4
 800e232:	4619      	mov	r1, r3
 800e234:	4610      	mov	r0, r2
 800e236:	f7fd ff3e 	bl	800c0b6 <vListInsertEnd>
 800e23a:	e004      	b.n	800e246 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e23c:	4b0a      	ldr	r3, [pc, #40]	@ (800e268 <xTaskPriorityInherit+0xc4>)
 800e23e:	681b      	ldr	r3, [r3, #0]
 800e240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e242:	68bb      	ldr	r3, [r7, #8]
 800e244:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e246:	2301      	movs	r3, #1
 800e248:	60fb      	str	r3, [r7, #12]
 800e24a:	e008      	b.n	800e25e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e24c:	68bb      	ldr	r3, [r7, #8]
 800e24e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e250:	4b05      	ldr	r3, [pc, #20]	@ (800e268 <xTaskPriorityInherit+0xc4>)
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e256:	429a      	cmp	r2, r3
 800e258:	d201      	bcs.n	800e25e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e25a:	2301      	movs	r3, #1
 800e25c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e25e:	68fb      	ldr	r3, [r7, #12]
	}
 800e260:	4618      	mov	r0, r3
 800e262:	3710      	adds	r7, #16
 800e264:	46bd      	mov	sp, r7
 800e266:	bd80      	pop	{r7, pc}
 800e268:	240061d4 	.word	0x240061d4
 800e26c:	240061d8 	.word	0x240061d8
 800e270:	240066b0 	.word	0x240066b0

0800e274 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e274:	b580      	push	{r7, lr}
 800e276:	b086      	sub	sp, #24
 800e278:	af00      	add	r7, sp, #0
 800e27a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e280:	2300      	movs	r3, #0
 800e282:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d058      	beq.n	800e33c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e28a:	4b2f      	ldr	r3, [pc, #188]	@ (800e348 <xTaskPriorityDisinherit+0xd4>)
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	693a      	ldr	r2, [r7, #16]
 800e290:	429a      	cmp	r2, r3
 800e292:	d00b      	beq.n	800e2ac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800e294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e298:	f383 8811 	msr	BASEPRI, r3
 800e29c:	f3bf 8f6f 	isb	sy
 800e2a0:	f3bf 8f4f 	dsb	sy
 800e2a4:	60fb      	str	r3, [r7, #12]
}
 800e2a6:	bf00      	nop
 800e2a8:	bf00      	nop
 800e2aa:	e7fd      	b.n	800e2a8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e2ac:	693b      	ldr	r3, [r7, #16]
 800e2ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d10b      	bne.n	800e2cc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800e2b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2b8:	f383 8811 	msr	BASEPRI, r3
 800e2bc:	f3bf 8f6f 	isb	sy
 800e2c0:	f3bf 8f4f 	dsb	sy
 800e2c4:	60bb      	str	r3, [r7, #8]
}
 800e2c6:	bf00      	nop
 800e2c8:	bf00      	nop
 800e2ca:	e7fd      	b.n	800e2c8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800e2cc:	693b      	ldr	r3, [r7, #16]
 800e2ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2d0:	1e5a      	subs	r2, r3, #1
 800e2d2:	693b      	ldr	r3, [r7, #16]
 800e2d4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e2d6:	693b      	ldr	r3, [r7, #16]
 800e2d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e2da:	693b      	ldr	r3, [r7, #16]
 800e2dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e2de:	429a      	cmp	r2, r3
 800e2e0:	d02c      	beq.n	800e33c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e2e2:	693b      	ldr	r3, [r7, #16]
 800e2e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d128      	bne.n	800e33c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e2ea:	693b      	ldr	r3, [r7, #16]
 800e2ec:	3304      	adds	r3, #4
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	f7fd ff3e 	bl	800c170 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e2f4:	693b      	ldr	r3, [r7, #16]
 800e2f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e2f8:	693b      	ldr	r3, [r7, #16]
 800e2fa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e2fc:	693b      	ldr	r3, [r7, #16]
 800e2fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e300:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e304:	693b      	ldr	r3, [r7, #16]
 800e306:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e308:	693b      	ldr	r3, [r7, #16]
 800e30a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e30c:	4b0f      	ldr	r3, [pc, #60]	@ (800e34c <xTaskPriorityDisinherit+0xd8>)
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	429a      	cmp	r2, r3
 800e312:	d903      	bls.n	800e31c <xTaskPriorityDisinherit+0xa8>
 800e314:	693b      	ldr	r3, [r7, #16]
 800e316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e318:	4a0c      	ldr	r2, [pc, #48]	@ (800e34c <xTaskPriorityDisinherit+0xd8>)
 800e31a:	6013      	str	r3, [r2, #0]
 800e31c:	693b      	ldr	r3, [r7, #16]
 800e31e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e320:	4613      	mov	r3, r2
 800e322:	009b      	lsls	r3, r3, #2
 800e324:	4413      	add	r3, r2
 800e326:	009b      	lsls	r3, r3, #2
 800e328:	4a09      	ldr	r2, [pc, #36]	@ (800e350 <xTaskPriorityDisinherit+0xdc>)
 800e32a:	441a      	add	r2, r3
 800e32c:	693b      	ldr	r3, [r7, #16]
 800e32e:	3304      	adds	r3, #4
 800e330:	4619      	mov	r1, r3
 800e332:	4610      	mov	r0, r2
 800e334:	f7fd febf 	bl	800c0b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e338:	2301      	movs	r3, #1
 800e33a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e33c:	697b      	ldr	r3, [r7, #20]
	}
 800e33e:	4618      	mov	r0, r3
 800e340:	3718      	adds	r7, #24
 800e342:	46bd      	mov	sp, r7
 800e344:	bd80      	pop	{r7, pc}
 800e346:	bf00      	nop
 800e348:	240061d4 	.word	0x240061d4
 800e34c:	240066b0 	.word	0x240066b0
 800e350:	240061d8 	.word	0x240061d8

0800e354 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e354:	b580      	push	{r7, lr}
 800e356:	b088      	sub	sp, #32
 800e358:	af00      	add	r7, sp, #0
 800e35a:	6078      	str	r0, [r7, #4]
 800e35c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e362:	2301      	movs	r3, #1
 800e364:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d06c      	beq.n	800e446 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e36c:	69bb      	ldr	r3, [r7, #24]
 800e36e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e370:	2b00      	cmp	r3, #0
 800e372:	d10b      	bne.n	800e38c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800e374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e378:	f383 8811 	msr	BASEPRI, r3
 800e37c:	f3bf 8f6f 	isb	sy
 800e380:	f3bf 8f4f 	dsb	sy
 800e384:	60fb      	str	r3, [r7, #12]
}
 800e386:	bf00      	nop
 800e388:	bf00      	nop
 800e38a:	e7fd      	b.n	800e388 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e38c:	69bb      	ldr	r3, [r7, #24]
 800e38e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e390:	683a      	ldr	r2, [r7, #0]
 800e392:	429a      	cmp	r2, r3
 800e394:	d902      	bls.n	800e39c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e396:	683b      	ldr	r3, [r7, #0]
 800e398:	61fb      	str	r3, [r7, #28]
 800e39a:	e002      	b.n	800e3a2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e39c:	69bb      	ldr	r3, [r7, #24]
 800e39e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e3a0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e3a2:	69bb      	ldr	r3, [r7, #24]
 800e3a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3a6:	69fa      	ldr	r2, [r7, #28]
 800e3a8:	429a      	cmp	r2, r3
 800e3aa:	d04c      	beq.n	800e446 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e3ac:	69bb      	ldr	r3, [r7, #24]
 800e3ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e3b0:	697a      	ldr	r2, [r7, #20]
 800e3b2:	429a      	cmp	r2, r3
 800e3b4:	d147      	bne.n	800e446 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e3b6:	4b26      	ldr	r3, [pc, #152]	@ (800e450 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	69ba      	ldr	r2, [r7, #24]
 800e3bc:	429a      	cmp	r2, r3
 800e3be:	d10b      	bne.n	800e3d8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800e3c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e3c4:	f383 8811 	msr	BASEPRI, r3
 800e3c8:	f3bf 8f6f 	isb	sy
 800e3cc:	f3bf 8f4f 	dsb	sy
 800e3d0:	60bb      	str	r3, [r7, #8]
}
 800e3d2:	bf00      	nop
 800e3d4:	bf00      	nop
 800e3d6:	e7fd      	b.n	800e3d4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e3d8:	69bb      	ldr	r3, [r7, #24]
 800e3da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3dc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e3de:	69bb      	ldr	r3, [r7, #24]
 800e3e0:	69fa      	ldr	r2, [r7, #28]
 800e3e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e3e4:	69bb      	ldr	r3, [r7, #24]
 800e3e6:	699b      	ldr	r3, [r3, #24]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	db04      	blt.n	800e3f6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e3ec:	69fb      	ldr	r3, [r7, #28]
 800e3ee:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e3f2:	69bb      	ldr	r3, [r7, #24]
 800e3f4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e3f6:	69bb      	ldr	r3, [r7, #24]
 800e3f8:	6959      	ldr	r1, [r3, #20]
 800e3fa:	693a      	ldr	r2, [r7, #16]
 800e3fc:	4613      	mov	r3, r2
 800e3fe:	009b      	lsls	r3, r3, #2
 800e400:	4413      	add	r3, r2
 800e402:	009b      	lsls	r3, r3, #2
 800e404:	4a13      	ldr	r2, [pc, #76]	@ (800e454 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e406:	4413      	add	r3, r2
 800e408:	4299      	cmp	r1, r3
 800e40a:	d11c      	bne.n	800e446 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e40c:	69bb      	ldr	r3, [r7, #24]
 800e40e:	3304      	adds	r3, #4
 800e410:	4618      	mov	r0, r3
 800e412:	f7fd fead 	bl	800c170 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e416:	69bb      	ldr	r3, [r7, #24]
 800e418:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e41a:	4b0f      	ldr	r3, [pc, #60]	@ (800e458 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	429a      	cmp	r2, r3
 800e420:	d903      	bls.n	800e42a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800e422:	69bb      	ldr	r3, [r7, #24]
 800e424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e426:	4a0c      	ldr	r2, [pc, #48]	@ (800e458 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800e428:	6013      	str	r3, [r2, #0]
 800e42a:	69bb      	ldr	r3, [r7, #24]
 800e42c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e42e:	4613      	mov	r3, r2
 800e430:	009b      	lsls	r3, r3, #2
 800e432:	4413      	add	r3, r2
 800e434:	009b      	lsls	r3, r3, #2
 800e436:	4a07      	ldr	r2, [pc, #28]	@ (800e454 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e438:	441a      	add	r2, r3
 800e43a:	69bb      	ldr	r3, [r7, #24]
 800e43c:	3304      	adds	r3, #4
 800e43e:	4619      	mov	r1, r3
 800e440:	4610      	mov	r0, r2
 800e442:	f7fd fe38 	bl	800c0b6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e446:	bf00      	nop
 800e448:	3720      	adds	r7, #32
 800e44a:	46bd      	mov	sp, r7
 800e44c:	bd80      	pop	{r7, pc}
 800e44e:	bf00      	nop
 800e450:	240061d4 	.word	0x240061d4
 800e454:	240061d8 	.word	0x240061d8
 800e458:	240066b0 	.word	0x240066b0

0800e45c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e45c:	b480      	push	{r7}
 800e45e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e460:	4b07      	ldr	r3, [pc, #28]	@ (800e480 <pvTaskIncrementMutexHeldCount+0x24>)
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d004      	beq.n	800e472 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e468:	4b05      	ldr	r3, [pc, #20]	@ (800e480 <pvTaskIncrementMutexHeldCount+0x24>)
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e46e:	3201      	adds	r2, #1
 800e470:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800e472:	4b03      	ldr	r3, [pc, #12]	@ (800e480 <pvTaskIncrementMutexHeldCount+0x24>)
 800e474:	681b      	ldr	r3, [r3, #0]
	}
 800e476:	4618      	mov	r0, r3
 800e478:	46bd      	mov	sp, r7
 800e47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e47e:	4770      	bx	lr
 800e480:	240061d4 	.word	0x240061d4

0800e484 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800e484:	b580      	push	{r7, lr}
 800e486:	b084      	sub	sp, #16
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
 800e48c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800e48e:	f000 fdbb 	bl	800f008 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800e492:	4b20      	ldr	r3, [pc, #128]	@ (800e514 <ulTaskNotifyTake+0x90>)
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d113      	bne.n	800e4c6 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800e49e:	4b1d      	ldr	r3, [pc, #116]	@ (800e514 <ulTaskNotifyTake+0x90>)
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	2201      	movs	r2, #1
 800e4a4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800e4a8:	683b      	ldr	r3, [r7, #0]
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d00b      	beq.n	800e4c6 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e4ae:	2101      	movs	r1, #1
 800e4b0:	6838      	ldr	r0, [r7, #0]
 800e4b2:	f000 f8c9 	bl	800e648 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800e4b6:	4b18      	ldr	r3, [pc, #96]	@ (800e518 <ulTaskNotifyTake+0x94>)
 800e4b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e4bc:	601a      	str	r2, [r3, #0]
 800e4be:	f3bf 8f4f 	dsb	sy
 800e4c2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800e4c6:	f000 fdd1 	bl	800f06c <vPortExitCritical>

		taskENTER_CRITICAL();
 800e4ca:	f000 fd9d 	bl	800f008 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800e4ce:	4b11      	ldr	r3, [pc, #68]	@ (800e514 <ulTaskNotifyTake+0x90>)
 800e4d0:	681b      	ldr	r3, [r3, #0]
 800e4d2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e4d6:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d00e      	beq.n	800e4fc <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d005      	beq.n	800e4f0 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800e4e4:	4b0b      	ldr	r3, [pc, #44]	@ (800e514 <ulTaskNotifyTake+0x90>)
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800e4ee:	e005      	b.n	800e4fc <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800e4f0:	4b08      	ldr	r3, [pc, #32]	@ (800e514 <ulTaskNotifyTake+0x90>)
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	68fa      	ldr	r2, [r7, #12]
 800e4f6:	3a01      	subs	r2, #1
 800e4f8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e4fc:	4b05      	ldr	r3, [pc, #20]	@ (800e514 <ulTaskNotifyTake+0x90>)
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	2200      	movs	r2, #0
 800e502:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800e506:	f000 fdb1 	bl	800f06c <vPortExitCritical>

		return ulReturn;
 800e50a:	68fb      	ldr	r3, [r7, #12]
	}
 800e50c:	4618      	mov	r0, r3
 800e50e:	3710      	adds	r7, #16
 800e510:	46bd      	mov	sp, r7
 800e512:	bd80      	pop	{r7, pc}
 800e514:	240061d4 	.word	0x240061d4
 800e518:	e000ed04 	.word	0xe000ed04

0800e51c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b08a      	sub	sp, #40	@ 0x28
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
 800e524:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d10b      	bne.n	800e544 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 800e52c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e530:	f383 8811 	msr	BASEPRI, r3
 800e534:	f3bf 8f6f 	isb	sy
 800e538:	f3bf 8f4f 	dsb	sy
 800e53c:	61bb      	str	r3, [r7, #24]
}
 800e53e:	bf00      	nop
 800e540:	bf00      	nop
 800e542:	e7fd      	b.n	800e540 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e544:	f000 fe40 	bl	800f1c8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 800e54c:	f3ef 8211 	mrs	r2, BASEPRI
 800e550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e554:	f383 8811 	msr	BASEPRI, r3
 800e558:	f3bf 8f6f 	isb	sy
 800e55c:	f3bf 8f4f 	dsb	sy
 800e560:	617a      	str	r2, [r7, #20]
 800e562:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800e564:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e566:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800e568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e56a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800e56e:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800e570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e572:	2202      	movs	r2, #2
 800e574:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 800e578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e57a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800e57e:	1c5a      	adds	r2, r3, #1
 800e580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e582:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800e586:	7ffb      	ldrb	r3, [r7, #31]
 800e588:	2b01      	cmp	r3, #1
 800e58a:	d147      	bne.n	800e61c <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800e58c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e58e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e590:	2b00      	cmp	r3, #0
 800e592:	d00b      	beq.n	800e5ac <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 800e594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e598:	f383 8811 	msr	BASEPRI, r3
 800e59c:	f3bf 8f6f 	isb	sy
 800e5a0:	f3bf 8f4f 	dsb	sy
 800e5a4:	60fb      	str	r3, [r7, #12]
}
 800e5a6:	bf00      	nop
 800e5a8:	bf00      	nop
 800e5aa:	e7fd      	b.n	800e5a8 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e5ac:	4b20      	ldr	r3, [pc, #128]	@ (800e630 <vTaskNotifyGiveFromISR+0x114>)
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d11d      	bne.n	800e5f0 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5b6:	3304      	adds	r3, #4
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	f7fd fdd9 	bl	800c170 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5c2:	4b1c      	ldr	r3, [pc, #112]	@ (800e634 <vTaskNotifyGiveFromISR+0x118>)
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	429a      	cmp	r2, r3
 800e5c8:	d903      	bls.n	800e5d2 <vTaskNotifyGiveFromISR+0xb6>
 800e5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5ce:	4a19      	ldr	r2, [pc, #100]	@ (800e634 <vTaskNotifyGiveFromISR+0x118>)
 800e5d0:	6013      	str	r3, [r2, #0]
 800e5d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5d6:	4613      	mov	r3, r2
 800e5d8:	009b      	lsls	r3, r3, #2
 800e5da:	4413      	add	r3, r2
 800e5dc:	009b      	lsls	r3, r3, #2
 800e5de:	4a16      	ldr	r2, [pc, #88]	@ (800e638 <vTaskNotifyGiveFromISR+0x11c>)
 800e5e0:	441a      	add	r2, r3
 800e5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5e4:	3304      	adds	r3, #4
 800e5e6:	4619      	mov	r1, r3
 800e5e8:	4610      	mov	r0, r2
 800e5ea:	f7fd fd64 	bl	800c0b6 <vListInsertEnd>
 800e5ee:	e005      	b.n	800e5fc <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800e5f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5f2:	3318      	adds	r3, #24
 800e5f4:	4619      	mov	r1, r3
 800e5f6:	4811      	ldr	r0, [pc, #68]	@ (800e63c <vTaskNotifyGiveFromISR+0x120>)
 800e5f8:	f7fd fd5d 	bl	800c0b6 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e5fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e600:	4b0f      	ldr	r3, [pc, #60]	@ (800e640 <vTaskNotifyGiveFromISR+0x124>)
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e606:	429a      	cmp	r2, r3
 800e608:	d908      	bls.n	800e61c <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800e60a:	683b      	ldr	r3, [r7, #0]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d002      	beq.n	800e616 <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	2201      	movs	r2, #1
 800e614:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800e616:	4b0b      	ldr	r3, [pc, #44]	@ (800e644 <vTaskNotifyGiveFromISR+0x128>)
 800e618:	2201      	movs	r2, #1
 800e61a:	601a      	str	r2, [r3, #0]
 800e61c:	6a3b      	ldr	r3, [r7, #32]
 800e61e:	60bb      	str	r3, [r7, #8]
	__asm volatile
 800e620:	68bb      	ldr	r3, [r7, #8]
 800e622:	f383 8811 	msr	BASEPRI, r3
}
 800e626:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800e628:	bf00      	nop
 800e62a:	3728      	adds	r7, #40	@ 0x28
 800e62c:	46bd      	mov	sp, r7
 800e62e:	bd80      	pop	{r7, pc}
 800e630:	240066d0 	.word	0x240066d0
 800e634:	240066b0 	.word	0x240066b0
 800e638:	240061d8 	.word	0x240061d8
 800e63c:	24006668 	.word	0x24006668
 800e640:	240061d4 	.word	0x240061d4
 800e644:	240066bc 	.word	0x240066bc

0800e648 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e648:	b580      	push	{r7, lr}
 800e64a:	b084      	sub	sp, #16
 800e64c:	af00      	add	r7, sp, #0
 800e64e:	6078      	str	r0, [r7, #4]
 800e650:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e652:	4b21      	ldr	r3, [pc, #132]	@ (800e6d8 <prvAddCurrentTaskToDelayedList+0x90>)
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e658:	4b20      	ldr	r3, [pc, #128]	@ (800e6dc <prvAddCurrentTaskToDelayedList+0x94>)
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	3304      	adds	r3, #4
 800e65e:	4618      	mov	r0, r3
 800e660:	f7fd fd86 	bl	800c170 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e66a:	d10a      	bne.n	800e682 <prvAddCurrentTaskToDelayedList+0x3a>
 800e66c:	683b      	ldr	r3, [r7, #0]
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d007      	beq.n	800e682 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e672:	4b1a      	ldr	r3, [pc, #104]	@ (800e6dc <prvAddCurrentTaskToDelayedList+0x94>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	3304      	adds	r3, #4
 800e678:	4619      	mov	r1, r3
 800e67a:	4819      	ldr	r0, [pc, #100]	@ (800e6e0 <prvAddCurrentTaskToDelayedList+0x98>)
 800e67c:	f7fd fd1b 	bl	800c0b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e680:	e026      	b.n	800e6d0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e682:	68fa      	ldr	r2, [r7, #12]
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	4413      	add	r3, r2
 800e688:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e68a:	4b14      	ldr	r3, [pc, #80]	@ (800e6dc <prvAddCurrentTaskToDelayedList+0x94>)
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	68ba      	ldr	r2, [r7, #8]
 800e690:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e692:	68ba      	ldr	r2, [r7, #8]
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	429a      	cmp	r2, r3
 800e698:	d209      	bcs.n	800e6ae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e69a:	4b12      	ldr	r3, [pc, #72]	@ (800e6e4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e69c:	681a      	ldr	r2, [r3, #0]
 800e69e:	4b0f      	ldr	r3, [pc, #60]	@ (800e6dc <prvAddCurrentTaskToDelayedList+0x94>)
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	3304      	adds	r3, #4
 800e6a4:	4619      	mov	r1, r3
 800e6a6:	4610      	mov	r0, r2
 800e6a8:	f7fd fd29 	bl	800c0fe <vListInsert>
}
 800e6ac:	e010      	b.n	800e6d0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e6ae:	4b0e      	ldr	r3, [pc, #56]	@ (800e6e8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e6b0:	681a      	ldr	r2, [r3, #0]
 800e6b2:	4b0a      	ldr	r3, [pc, #40]	@ (800e6dc <prvAddCurrentTaskToDelayedList+0x94>)
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	3304      	adds	r3, #4
 800e6b8:	4619      	mov	r1, r3
 800e6ba:	4610      	mov	r0, r2
 800e6bc:	f7fd fd1f 	bl	800c0fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e6c0:	4b0a      	ldr	r3, [pc, #40]	@ (800e6ec <prvAddCurrentTaskToDelayedList+0xa4>)
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	68ba      	ldr	r2, [r7, #8]
 800e6c6:	429a      	cmp	r2, r3
 800e6c8:	d202      	bcs.n	800e6d0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e6ca:	4a08      	ldr	r2, [pc, #32]	@ (800e6ec <prvAddCurrentTaskToDelayedList+0xa4>)
 800e6cc:	68bb      	ldr	r3, [r7, #8]
 800e6ce:	6013      	str	r3, [r2, #0]
}
 800e6d0:	bf00      	nop
 800e6d2:	3710      	adds	r7, #16
 800e6d4:	46bd      	mov	sp, r7
 800e6d6:	bd80      	pop	{r7, pc}
 800e6d8:	240066ac 	.word	0x240066ac
 800e6dc:	240061d4 	.word	0x240061d4
 800e6e0:	24006694 	.word	0x24006694
 800e6e4:	24006664 	.word	0x24006664
 800e6e8:	24006660 	.word	0x24006660
 800e6ec:	240066c8 	.word	0x240066c8

0800e6f0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e6f0:	b580      	push	{r7, lr}
 800e6f2:	b08a      	sub	sp, #40	@ 0x28
 800e6f4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e6f6:	2300      	movs	r3, #0
 800e6f8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e6fa:	f000 fb13 	bl	800ed24 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e6fe:	4b1d      	ldr	r3, [pc, #116]	@ (800e774 <xTimerCreateTimerTask+0x84>)
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	2b00      	cmp	r3, #0
 800e704:	d021      	beq.n	800e74a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e706:	2300      	movs	r3, #0
 800e708:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e70a:	2300      	movs	r3, #0
 800e70c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e70e:	1d3a      	adds	r2, r7, #4
 800e710:	f107 0108 	add.w	r1, r7, #8
 800e714:	f107 030c 	add.w	r3, r7, #12
 800e718:	4618      	mov	r0, r3
 800e71a:	f7fd fc85 	bl	800c028 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e71e:	6879      	ldr	r1, [r7, #4]
 800e720:	68bb      	ldr	r3, [r7, #8]
 800e722:	68fa      	ldr	r2, [r7, #12]
 800e724:	9202      	str	r2, [sp, #8]
 800e726:	9301      	str	r3, [sp, #4]
 800e728:	2302      	movs	r3, #2
 800e72a:	9300      	str	r3, [sp, #0]
 800e72c:	2300      	movs	r3, #0
 800e72e:	460a      	mov	r2, r1
 800e730:	4911      	ldr	r1, [pc, #68]	@ (800e778 <xTimerCreateTimerTask+0x88>)
 800e732:	4812      	ldr	r0, [pc, #72]	@ (800e77c <xTimerCreateTimerTask+0x8c>)
 800e734:	f7fe fe2a 	bl	800d38c <xTaskCreateStatic>
 800e738:	4603      	mov	r3, r0
 800e73a:	4a11      	ldr	r2, [pc, #68]	@ (800e780 <xTimerCreateTimerTask+0x90>)
 800e73c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e73e:	4b10      	ldr	r3, [pc, #64]	@ (800e780 <xTimerCreateTimerTask+0x90>)
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	2b00      	cmp	r3, #0
 800e744:	d001      	beq.n	800e74a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e746:	2301      	movs	r3, #1
 800e748:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e74a:	697b      	ldr	r3, [r7, #20]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d10b      	bne.n	800e768 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800e750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e754:	f383 8811 	msr	BASEPRI, r3
 800e758:	f3bf 8f6f 	isb	sy
 800e75c:	f3bf 8f4f 	dsb	sy
 800e760:	613b      	str	r3, [r7, #16]
}
 800e762:	bf00      	nop
 800e764:	bf00      	nop
 800e766:	e7fd      	b.n	800e764 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e768:	697b      	ldr	r3, [r7, #20]
}
 800e76a:	4618      	mov	r0, r3
 800e76c:	3718      	adds	r7, #24
 800e76e:	46bd      	mov	sp, r7
 800e770:	bd80      	pop	{r7, pc}
 800e772:	bf00      	nop
 800e774:	24006704 	.word	0x24006704
 800e778:	0801b2c0 	.word	0x0801b2c0
 800e77c:	0800e8bd 	.word	0x0800e8bd
 800e780:	24006708 	.word	0x24006708

0800e784 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e784:	b580      	push	{r7, lr}
 800e786:	b08a      	sub	sp, #40	@ 0x28
 800e788:	af00      	add	r7, sp, #0
 800e78a:	60f8      	str	r0, [r7, #12]
 800e78c:	60b9      	str	r1, [r7, #8]
 800e78e:	607a      	str	r2, [r7, #4]
 800e790:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e792:	2300      	movs	r3, #0
 800e794:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d10b      	bne.n	800e7b4 <xTimerGenericCommand+0x30>
	__asm volatile
 800e79c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7a0:	f383 8811 	msr	BASEPRI, r3
 800e7a4:	f3bf 8f6f 	isb	sy
 800e7a8:	f3bf 8f4f 	dsb	sy
 800e7ac:	623b      	str	r3, [r7, #32]
}
 800e7ae:	bf00      	nop
 800e7b0:	bf00      	nop
 800e7b2:	e7fd      	b.n	800e7b0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e7b4:	4b19      	ldr	r3, [pc, #100]	@ (800e81c <xTimerGenericCommand+0x98>)
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d02a      	beq.n	800e812 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e7bc:	68bb      	ldr	r3, [r7, #8]
 800e7be:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e7c4:	68fb      	ldr	r3, [r7, #12]
 800e7c6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e7c8:	68bb      	ldr	r3, [r7, #8]
 800e7ca:	2b05      	cmp	r3, #5
 800e7cc:	dc18      	bgt.n	800e800 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e7ce:	f7ff fccb 	bl	800e168 <xTaskGetSchedulerState>
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	2b02      	cmp	r3, #2
 800e7d6:	d109      	bne.n	800e7ec <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e7d8:	4b10      	ldr	r3, [pc, #64]	@ (800e81c <xTimerGenericCommand+0x98>)
 800e7da:	6818      	ldr	r0, [r3, #0]
 800e7dc:	f107 0110 	add.w	r1, r7, #16
 800e7e0:	2300      	movs	r3, #0
 800e7e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e7e4:	f7fd ff5a 	bl	800c69c <xQueueGenericSend>
 800e7e8:	6278      	str	r0, [r7, #36]	@ 0x24
 800e7ea:	e012      	b.n	800e812 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e7ec:	4b0b      	ldr	r3, [pc, #44]	@ (800e81c <xTimerGenericCommand+0x98>)
 800e7ee:	6818      	ldr	r0, [r3, #0]
 800e7f0:	f107 0110 	add.w	r1, r7, #16
 800e7f4:	2300      	movs	r3, #0
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	f7fd ff50 	bl	800c69c <xQueueGenericSend>
 800e7fc:	6278      	str	r0, [r7, #36]	@ 0x24
 800e7fe:	e008      	b.n	800e812 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e800:	4b06      	ldr	r3, [pc, #24]	@ (800e81c <xTimerGenericCommand+0x98>)
 800e802:	6818      	ldr	r0, [r3, #0]
 800e804:	f107 0110 	add.w	r1, r7, #16
 800e808:	2300      	movs	r3, #0
 800e80a:	683a      	ldr	r2, [r7, #0]
 800e80c:	f7fe f848 	bl	800c8a0 <xQueueGenericSendFromISR>
 800e810:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800e814:	4618      	mov	r0, r3
 800e816:	3728      	adds	r7, #40	@ 0x28
 800e818:	46bd      	mov	sp, r7
 800e81a:	bd80      	pop	{r7, pc}
 800e81c:	24006704 	.word	0x24006704

0800e820 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b088      	sub	sp, #32
 800e824:	af02      	add	r7, sp, #8
 800e826:	6078      	str	r0, [r7, #4]
 800e828:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e82a:	4b23      	ldr	r3, [pc, #140]	@ (800e8b8 <prvProcessExpiredTimer+0x98>)
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	68db      	ldr	r3, [r3, #12]
 800e830:	68db      	ldr	r3, [r3, #12]
 800e832:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e834:	697b      	ldr	r3, [r7, #20]
 800e836:	3304      	adds	r3, #4
 800e838:	4618      	mov	r0, r3
 800e83a:	f7fd fc99 	bl	800c170 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e83e:	697b      	ldr	r3, [r7, #20]
 800e840:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e844:	f003 0304 	and.w	r3, r3, #4
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d023      	beq.n	800e894 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e84c:	697b      	ldr	r3, [r7, #20]
 800e84e:	699a      	ldr	r2, [r3, #24]
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	18d1      	adds	r1, r2, r3
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	683a      	ldr	r2, [r7, #0]
 800e858:	6978      	ldr	r0, [r7, #20]
 800e85a:	f000 f8d5 	bl	800ea08 <prvInsertTimerInActiveList>
 800e85e:	4603      	mov	r3, r0
 800e860:	2b00      	cmp	r3, #0
 800e862:	d020      	beq.n	800e8a6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e864:	2300      	movs	r3, #0
 800e866:	9300      	str	r3, [sp, #0]
 800e868:	2300      	movs	r3, #0
 800e86a:	687a      	ldr	r2, [r7, #4]
 800e86c:	2100      	movs	r1, #0
 800e86e:	6978      	ldr	r0, [r7, #20]
 800e870:	f7ff ff88 	bl	800e784 <xTimerGenericCommand>
 800e874:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e876:	693b      	ldr	r3, [r7, #16]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d114      	bne.n	800e8a6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800e87c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e880:	f383 8811 	msr	BASEPRI, r3
 800e884:	f3bf 8f6f 	isb	sy
 800e888:	f3bf 8f4f 	dsb	sy
 800e88c:	60fb      	str	r3, [r7, #12]
}
 800e88e:	bf00      	nop
 800e890:	bf00      	nop
 800e892:	e7fd      	b.n	800e890 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e894:	697b      	ldr	r3, [r7, #20]
 800e896:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e89a:	f023 0301 	bic.w	r3, r3, #1
 800e89e:	b2da      	uxtb	r2, r3
 800e8a0:	697b      	ldr	r3, [r7, #20]
 800e8a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e8a6:	697b      	ldr	r3, [r7, #20]
 800e8a8:	6a1b      	ldr	r3, [r3, #32]
 800e8aa:	6978      	ldr	r0, [r7, #20]
 800e8ac:	4798      	blx	r3
}
 800e8ae:	bf00      	nop
 800e8b0:	3718      	adds	r7, #24
 800e8b2:	46bd      	mov	sp, r7
 800e8b4:	bd80      	pop	{r7, pc}
 800e8b6:	bf00      	nop
 800e8b8:	240066fc 	.word	0x240066fc

0800e8bc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e8bc:	b580      	push	{r7, lr}
 800e8be:	b084      	sub	sp, #16
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e8c4:	f107 0308 	add.w	r3, r7, #8
 800e8c8:	4618      	mov	r0, r3
 800e8ca:	f000 f859 	bl	800e980 <prvGetNextExpireTime>
 800e8ce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e8d0:	68bb      	ldr	r3, [r7, #8]
 800e8d2:	4619      	mov	r1, r3
 800e8d4:	68f8      	ldr	r0, [r7, #12]
 800e8d6:	f000 f805 	bl	800e8e4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e8da:	f000 f8d7 	bl	800ea8c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e8de:	bf00      	nop
 800e8e0:	e7f0      	b.n	800e8c4 <prvTimerTask+0x8>
	...

0800e8e4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e8e4:	b580      	push	{r7, lr}
 800e8e6:	b084      	sub	sp, #16
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]
 800e8ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e8ee:	f7ff f825 	bl	800d93c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e8f2:	f107 0308 	add.w	r3, r7, #8
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	f000 f866 	bl	800e9c8 <prvSampleTimeNow>
 800e8fc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e8fe:	68bb      	ldr	r3, [r7, #8]
 800e900:	2b00      	cmp	r3, #0
 800e902:	d130      	bne.n	800e966 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e904:	683b      	ldr	r3, [r7, #0]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d10a      	bne.n	800e920 <prvProcessTimerOrBlockTask+0x3c>
 800e90a:	687a      	ldr	r2, [r7, #4]
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	429a      	cmp	r2, r3
 800e910:	d806      	bhi.n	800e920 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e912:	f7ff f821 	bl	800d958 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e916:	68f9      	ldr	r1, [r7, #12]
 800e918:	6878      	ldr	r0, [r7, #4]
 800e91a:	f7ff ff81 	bl	800e820 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e91e:	e024      	b.n	800e96a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e920:	683b      	ldr	r3, [r7, #0]
 800e922:	2b00      	cmp	r3, #0
 800e924:	d008      	beq.n	800e938 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e926:	4b13      	ldr	r3, [pc, #76]	@ (800e974 <prvProcessTimerOrBlockTask+0x90>)
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d101      	bne.n	800e934 <prvProcessTimerOrBlockTask+0x50>
 800e930:	2301      	movs	r3, #1
 800e932:	e000      	b.n	800e936 <prvProcessTimerOrBlockTask+0x52>
 800e934:	2300      	movs	r3, #0
 800e936:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e938:	4b0f      	ldr	r3, [pc, #60]	@ (800e978 <prvProcessTimerOrBlockTask+0x94>)
 800e93a:	6818      	ldr	r0, [r3, #0]
 800e93c:	687a      	ldr	r2, [r7, #4]
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	1ad3      	subs	r3, r2, r3
 800e942:	683a      	ldr	r2, [r7, #0]
 800e944:	4619      	mov	r1, r3
 800e946:	f7fe fced 	bl	800d324 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e94a:	f7ff f805 	bl	800d958 <xTaskResumeAll>
 800e94e:	4603      	mov	r3, r0
 800e950:	2b00      	cmp	r3, #0
 800e952:	d10a      	bne.n	800e96a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e954:	4b09      	ldr	r3, [pc, #36]	@ (800e97c <prvProcessTimerOrBlockTask+0x98>)
 800e956:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e95a:	601a      	str	r2, [r3, #0]
 800e95c:	f3bf 8f4f 	dsb	sy
 800e960:	f3bf 8f6f 	isb	sy
}
 800e964:	e001      	b.n	800e96a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e966:	f7fe fff7 	bl	800d958 <xTaskResumeAll>
}
 800e96a:	bf00      	nop
 800e96c:	3710      	adds	r7, #16
 800e96e:	46bd      	mov	sp, r7
 800e970:	bd80      	pop	{r7, pc}
 800e972:	bf00      	nop
 800e974:	24006700 	.word	0x24006700
 800e978:	24006704 	.word	0x24006704
 800e97c:	e000ed04 	.word	0xe000ed04

0800e980 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e980:	b480      	push	{r7}
 800e982:	b085      	sub	sp, #20
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e988:	4b0e      	ldr	r3, [pc, #56]	@ (800e9c4 <prvGetNextExpireTime+0x44>)
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d101      	bne.n	800e996 <prvGetNextExpireTime+0x16>
 800e992:	2201      	movs	r2, #1
 800e994:	e000      	b.n	800e998 <prvGetNextExpireTime+0x18>
 800e996:	2200      	movs	r2, #0
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d105      	bne.n	800e9b0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e9a4:	4b07      	ldr	r3, [pc, #28]	@ (800e9c4 <prvGetNextExpireTime+0x44>)
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	68db      	ldr	r3, [r3, #12]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	60fb      	str	r3, [r7, #12]
 800e9ae:	e001      	b.n	800e9b4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e9b4:	68fb      	ldr	r3, [r7, #12]
}
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	3714      	adds	r7, #20
 800e9ba:	46bd      	mov	sp, r7
 800e9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c0:	4770      	bx	lr
 800e9c2:	bf00      	nop
 800e9c4:	240066fc 	.word	0x240066fc

0800e9c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e9c8:	b580      	push	{r7, lr}
 800e9ca:	b084      	sub	sp, #16
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e9d0:	f7ff f860 	bl	800da94 <xTaskGetTickCount>
 800e9d4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e9d6:	4b0b      	ldr	r3, [pc, #44]	@ (800ea04 <prvSampleTimeNow+0x3c>)
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	68fa      	ldr	r2, [r7, #12]
 800e9dc:	429a      	cmp	r2, r3
 800e9de:	d205      	bcs.n	800e9ec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e9e0:	f000 f93a 	bl	800ec58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	2201      	movs	r2, #1
 800e9e8:	601a      	str	r2, [r3, #0]
 800e9ea:	e002      	b.n	800e9f2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e9f2:	4a04      	ldr	r2, [pc, #16]	@ (800ea04 <prvSampleTimeNow+0x3c>)
 800e9f4:	68fb      	ldr	r3, [r7, #12]
 800e9f6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e9f8:	68fb      	ldr	r3, [r7, #12]
}
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	3710      	adds	r7, #16
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	bd80      	pop	{r7, pc}
 800ea02:	bf00      	nop
 800ea04:	2400670c 	.word	0x2400670c

0800ea08 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ea08:	b580      	push	{r7, lr}
 800ea0a:	b086      	sub	sp, #24
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	60f8      	str	r0, [r7, #12]
 800ea10:	60b9      	str	r1, [r7, #8]
 800ea12:	607a      	str	r2, [r7, #4]
 800ea14:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ea16:	2300      	movs	r3, #0
 800ea18:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ea1a:	68fb      	ldr	r3, [r7, #12]
 800ea1c:	68ba      	ldr	r2, [r7, #8]
 800ea1e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	68fa      	ldr	r2, [r7, #12]
 800ea24:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ea26:	68ba      	ldr	r2, [r7, #8]
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	429a      	cmp	r2, r3
 800ea2c:	d812      	bhi.n	800ea54 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ea2e:	687a      	ldr	r2, [r7, #4]
 800ea30:	683b      	ldr	r3, [r7, #0]
 800ea32:	1ad2      	subs	r2, r2, r3
 800ea34:	68fb      	ldr	r3, [r7, #12]
 800ea36:	699b      	ldr	r3, [r3, #24]
 800ea38:	429a      	cmp	r2, r3
 800ea3a:	d302      	bcc.n	800ea42 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ea3c:	2301      	movs	r3, #1
 800ea3e:	617b      	str	r3, [r7, #20]
 800ea40:	e01b      	b.n	800ea7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ea42:	4b10      	ldr	r3, [pc, #64]	@ (800ea84 <prvInsertTimerInActiveList+0x7c>)
 800ea44:	681a      	ldr	r2, [r3, #0]
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	3304      	adds	r3, #4
 800ea4a:	4619      	mov	r1, r3
 800ea4c:	4610      	mov	r0, r2
 800ea4e:	f7fd fb56 	bl	800c0fe <vListInsert>
 800ea52:	e012      	b.n	800ea7a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ea54:	687a      	ldr	r2, [r7, #4]
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	429a      	cmp	r2, r3
 800ea5a:	d206      	bcs.n	800ea6a <prvInsertTimerInActiveList+0x62>
 800ea5c:	68ba      	ldr	r2, [r7, #8]
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	429a      	cmp	r2, r3
 800ea62:	d302      	bcc.n	800ea6a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ea64:	2301      	movs	r3, #1
 800ea66:	617b      	str	r3, [r7, #20]
 800ea68:	e007      	b.n	800ea7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ea6a:	4b07      	ldr	r3, [pc, #28]	@ (800ea88 <prvInsertTimerInActiveList+0x80>)
 800ea6c:	681a      	ldr	r2, [r3, #0]
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	3304      	adds	r3, #4
 800ea72:	4619      	mov	r1, r3
 800ea74:	4610      	mov	r0, r2
 800ea76:	f7fd fb42 	bl	800c0fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ea7a:	697b      	ldr	r3, [r7, #20]
}
 800ea7c:	4618      	mov	r0, r3
 800ea7e:	3718      	adds	r7, #24
 800ea80:	46bd      	mov	sp, r7
 800ea82:	bd80      	pop	{r7, pc}
 800ea84:	24006700 	.word	0x24006700
 800ea88:	240066fc 	.word	0x240066fc

0800ea8c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b08e      	sub	sp, #56	@ 0x38
 800ea90:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ea92:	e0ce      	b.n	800ec32 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	da19      	bge.n	800eace <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ea9a:	1d3b      	adds	r3, r7, #4
 800ea9c:	3304      	adds	r3, #4
 800ea9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800eaa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d10b      	bne.n	800eabe <prvProcessReceivedCommands+0x32>
	__asm volatile
 800eaa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eaaa:	f383 8811 	msr	BASEPRI, r3
 800eaae:	f3bf 8f6f 	isb	sy
 800eab2:	f3bf 8f4f 	dsb	sy
 800eab6:	61fb      	str	r3, [r7, #28]
}
 800eab8:	bf00      	nop
 800eaba:	bf00      	nop
 800eabc:	e7fd      	b.n	800eaba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800eabe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eac4:	6850      	ldr	r0, [r2, #4]
 800eac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eac8:	6892      	ldr	r2, [r2, #8]
 800eaca:	4611      	mov	r1, r2
 800eacc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	f2c0 80ae 	blt.w	800ec32 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ead6:	68fb      	ldr	r3, [r7, #12]
 800ead8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800eada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eadc:	695b      	ldr	r3, [r3, #20]
 800eade:	2b00      	cmp	r3, #0
 800eae0:	d004      	beq.n	800eaec <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800eae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eae4:	3304      	adds	r3, #4
 800eae6:	4618      	mov	r0, r3
 800eae8:	f7fd fb42 	bl	800c170 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800eaec:	463b      	mov	r3, r7
 800eaee:	4618      	mov	r0, r3
 800eaf0:	f7ff ff6a 	bl	800e9c8 <prvSampleTimeNow>
 800eaf4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	2b09      	cmp	r3, #9
 800eafa:	f200 8097 	bhi.w	800ec2c <prvProcessReceivedCommands+0x1a0>
 800eafe:	a201      	add	r2, pc, #4	@ (adr r2, 800eb04 <prvProcessReceivedCommands+0x78>)
 800eb00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb04:	0800eb2d 	.word	0x0800eb2d
 800eb08:	0800eb2d 	.word	0x0800eb2d
 800eb0c:	0800eb2d 	.word	0x0800eb2d
 800eb10:	0800eba3 	.word	0x0800eba3
 800eb14:	0800ebb7 	.word	0x0800ebb7
 800eb18:	0800ec03 	.word	0x0800ec03
 800eb1c:	0800eb2d 	.word	0x0800eb2d
 800eb20:	0800eb2d 	.word	0x0800eb2d
 800eb24:	0800eba3 	.word	0x0800eba3
 800eb28:	0800ebb7 	.word	0x0800ebb7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800eb2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eb32:	f043 0301 	orr.w	r3, r3, #1
 800eb36:	b2da      	uxtb	r2, r3
 800eb38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800eb3e:	68ba      	ldr	r2, [r7, #8]
 800eb40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb42:	699b      	ldr	r3, [r3, #24]
 800eb44:	18d1      	adds	r1, r2, r3
 800eb46:	68bb      	ldr	r3, [r7, #8]
 800eb48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eb4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eb4c:	f7ff ff5c 	bl	800ea08 <prvInsertTimerInActiveList>
 800eb50:	4603      	mov	r3, r0
 800eb52:	2b00      	cmp	r3, #0
 800eb54:	d06c      	beq.n	800ec30 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eb56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb58:	6a1b      	ldr	r3, [r3, #32]
 800eb5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eb5c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800eb5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eb64:	f003 0304 	and.w	r3, r3, #4
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d061      	beq.n	800ec30 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800eb6c:	68ba      	ldr	r2, [r7, #8]
 800eb6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb70:	699b      	ldr	r3, [r3, #24]
 800eb72:	441a      	add	r2, r3
 800eb74:	2300      	movs	r3, #0
 800eb76:	9300      	str	r3, [sp, #0]
 800eb78:	2300      	movs	r3, #0
 800eb7a:	2100      	movs	r1, #0
 800eb7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800eb7e:	f7ff fe01 	bl	800e784 <xTimerGenericCommand>
 800eb82:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800eb84:	6a3b      	ldr	r3, [r7, #32]
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d152      	bne.n	800ec30 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800eb8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb8e:	f383 8811 	msr	BASEPRI, r3
 800eb92:	f3bf 8f6f 	isb	sy
 800eb96:	f3bf 8f4f 	dsb	sy
 800eb9a:	61bb      	str	r3, [r7, #24]
}
 800eb9c:	bf00      	nop
 800eb9e:	bf00      	nop
 800eba0:	e7fd      	b.n	800eb9e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800eba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eba4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800eba8:	f023 0301 	bic.w	r3, r3, #1
 800ebac:	b2da      	uxtb	r2, r3
 800ebae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebb0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ebb4:	e03d      	b.n	800ec32 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ebb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ebbc:	f043 0301 	orr.w	r3, r3, #1
 800ebc0:	b2da      	uxtb	r2, r3
 800ebc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebc4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ebc8:	68ba      	ldr	r2, [r7, #8]
 800ebca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebcc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ebce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebd0:	699b      	ldr	r3, [r3, #24]
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d10b      	bne.n	800ebee <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ebd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebda:	f383 8811 	msr	BASEPRI, r3
 800ebde:	f3bf 8f6f 	isb	sy
 800ebe2:	f3bf 8f4f 	dsb	sy
 800ebe6:	617b      	str	r3, [r7, #20]
}
 800ebe8:	bf00      	nop
 800ebea:	bf00      	nop
 800ebec:	e7fd      	b.n	800ebea <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ebee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebf0:	699a      	ldr	r2, [r3, #24]
 800ebf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebf4:	18d1      	adds	r1, r2, r3
 800ebf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ebfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ebfc:	f7ff ff04 	bl	800ea08 <prvInsertTimerInActiveList>
					break;
 800ec00:	e017      	b.n	800ec32 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ec02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ec08:	f003 0302 	and.w	r3, r3, #2
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d103      	bne.n	800ec18 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ec10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ec12:	f000 fbe9 	bl	800f3e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ec16:	e00c      	b.n	800ec32 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ec18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ec1e:	f023 0301 	bic.w	r3, r3, #1
 800ec22:	b2da      	uxtb	r2, r3
 800ec24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ec2a:	e002      	b.n	800ec32 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ec2c:	bf00      	nop
 800ec2e:	e000      	b.n	800ec32 <prvProcessReceivedCommands+0x1a6>
					break;
 800ec30:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ec32:	4b08      	ldr	r3, [pc, #32]	@ (800ec54 <prvProcessReceivedCommands+0x1c8>)
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	1d39      	adds	r1, r7, #4
 800ec38:	2200      	movs	r2, #0
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	f7fd ff5e 	bl	800cafc <xQueueReceive>
 800ec40:	4603      	mov	r3, r0
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	f47f af26 	bne.w	800ea94 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ec48:	bf00      	nop
 800ec4a:	bf00      	nop
 800ec4c:	3730      	adds	r7, #48	@ 0x30
 800ec4e:	46bd      	mov	sp, r7
 800ec50:	bd80      	pop	{r7, pc}
 800ec52:	bf00      	nop
 800ec54:	24006704 	.word	0x24006704

0800ec58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	b088      	sub	sp, #32
 800ec5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ec5e:	e049      	b.n	800ecf4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ec60:	4b2e      	ldr	r3, [pc, #184]	@ (800ed1c <prvSwitchTimerLists+0xc4>)
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	68db      	ldr	r3, [r3, #12]
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ec6a:	4b2c      	ldr	r3, [pc, #176]	@ (800ed1c <prvSwitchTimerLists+0xc4>)
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	68db      	ldr	r3, [r3, #12]
 800ec70:	68db      	ldr	r3, [r3, #12]
 800ec72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	3304      	adds	r3, #4
 800ec78:	4618      	mov	r0, r3
 800ec7a:	f7fd fa79 	bl	800c170 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	6a1b      	ldr	r3, [r3, #32]
 800ec82:	68f8      	ldr	r0, [r7, #12]
 800ec84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ec8c:	f003 0304 	and.w	r3, r3, #4
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	d02f      	beq.n	800ecf4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	699b      	ldr	r3, [r3, #24]
 800ec98:	693a      	ldr	r2, [r7, #16]
 800ec9a:	4413      	add	r3, r2
 800ec9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ec9e:	68ba      	ldr	r2, [r7, #8]
 800eca0:	693b      	ldr	r3, [r7, #16]
 800eca2:	429a      	cmp	r2, r3
 800eca4:	d90e      	bls.n	800ecc4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	68ba      	ldr	r2, [r7, #8]
 800ecaa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	68fa      	ldr	r2, [r7, #12]
 800ecb0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ecb2:	4b1a      	ldr	r3, [pc, #104]	@ (800ed1c <prvSwitchTimerLists+0xc4>)
 800ecb4:	681a      	ldr	r2, [r3, #0]
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	3304      	adds	r3, #4
 800ecba:	4619      	mov	r1, r3
 800ecbc:	4610      	mov	r0, r2
 800ecbe:	f7fd fa1e 	bl	800c0fe <vListInsert>
 800ecc2:	e017      	b.n	800ecf4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ecc4:	2300      	movs	r3, #0
 800ecc6:	9300      	str	r3, [sp, #0]
 800ecc8:	2300      	movs	r3, #0
 800ecca:	693a      	ldr	r2, [r7, #16]
 800eccc:	2100      	movs	r1, #0
 800ecce:	68f8      	ldr	r0, [r7, #12]
 800ecd0:	f7ff fd58 	bl	800e784 <xTimerGenericCommand>
 800ecd4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d10b      	bne.n	800ecf4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ecdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ece0:	f383 8811 	msr	BASEPRI, r3
 800ece4:	f3bf 8f6f 	isb	sy
 800ece8:	f3bf 8f4f 	dsb	sy
 800ecec:	603b      	str	r3, [r7, #0]
}
 800ecee:	bf00      	nop
 800ecf0:	bf00      	nop
 800ecf2:	e7fd      	b.n	800ecf0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ecf4:	4b09      	ldr	r3, [pc, #36]	@ (800ed1c <prvSwitchTimerLists+0xc4>)
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d1b0      	bne.n	800ec60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ecfe:	4b07      	ldr	r3, [pc, #28]	@ (800ed1c <prvSwitchTimerLists+0xc4>)
 800ed00:	681b      	ldr	r3, [r3, #0]
 800ed02:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ed04:	4b06      	ldr	r3, [pc, #24]	@ (800ed20 <prvSwitchTimerLists+0xc8>)
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	4a04      	ldr	r2, [pc, #16]	@ (800ed1c <prvSwitchTimerLists+0xc4>)
 800ed0a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ed0c:	4a04      	ldr	r2, [pc, #16]	@ (800ed20 <prvSwitchTimerLists+0xc8>)
 800ed0e:	697b      	ldr	r3, [r7, #20]
 800ed10:	6013      	str	r3, [r2, #0]
}
 800ed12:	bf00      	nop
 800ed14:	3718      	adds	r7, #24
 800ed16:	46bd      	mov	sp, r7
 800ed18:	bd80      	pop	{r7, pc}
 800ed1a:	bf00      	nop
 800ed1c:	240066fc 	.word	0x240066fc
 800ed20:	24006700 	.word	0x24006700

0800ed24 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ed24:	b580      	push	{r7, lr}
 800ed26:	b082      	sub	sp, #8
 800ed28:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ed2a:	f000 f96d 	bl	800f008 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ed2e:	4b15      	ldr	r3, [pc, #84]	@ (800ed84 <prvCheckForValidListAndQueue+0x60>)
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d120      	bne.n	800ed78 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ed36:	4814      	ldr	r0, [pc, #80]	@ (800ed88 <prvCheckForValidListAndQueue+0x64>)
 800ed38:	f7fd f990 	bl	800c05c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ed3c:	4813      	ldr	r0, [pc, #76]	@ (800ed8c <prvCheckForValidListAndQueue+0x68>)
 800ed3e:	f7fd f98d 	bl	800c05c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ed42:	4b13      	ldr	r3, [pc, #76]	@ (800ed90 <prvCheckForValidListAndQueue+0x6c>)
 800ed44:	4a10      	ldr	r2, [pc, #64]	@ (800ed88 <prvCheckForValidListAndQueue+0x64>)
 800ed46:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ed48:	4b12      	ldr	r3, [pc, #72]	@ (800ed94 <prvCheckForValidListAndQueue+0x70>)
 800ed4a:	4a10      	ldr	r2, [pc, #64]	@ (800ed8c <prvCheckForValidListAndQueue+0x68>)
 800ed4c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ed4e:	2300      	movs	r3, #0
 800ed50:	9300      	str	r3, [sp, #0]
 800ed52:	4b11      	ldr	r3, [pc, #68]	@ (800ed98 <prvCheckForValidListAndQueue+0x74>)
 800ed54:	4a11      	ldr	r2, [pc, #68]	@ (800ed9c <prvCheckForValidListAndQueue+0x78>)
 800ed56:	2110      	movs	r1, #16
 800ed58:	200a      	movs	r0, #10
 800ed5a:	f7fd fa9d 	bl	800c298 <xQueueGenericCreateStatic>
 800ed5e:	4603      	mov	r3, r0
 800ed60:	4a08      	ldr	r2, [pc, #32]	@ (800ed84 <prvCheckForValidListAndQueue+0x60>)
 800ed62:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ed64:	4b07      	ldr	r3, [pc, #28]	@ (800ed84 <prvCheckForValidListAndQueue+0x60>)
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d005      	beq.n	800ed78 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ed6c:	4b05      	ldr	r3, [pc, #20]	@ (800ed84 <prvCheckForValidListAndQueue+0x60>)
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	490b      	ldr	r1, [pc, #44]	@ (800eda0 <prvCheckForValidListAndQueue+0x7c>)
 800ed72:	4618      	mov	r0, r3
 800ed74:	f7fe fa82 	bl	800d27c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ed78:	f000 f978 	bl	800f06c <vPortExitCritical>
}
 800ed7c:	bf00      	nop
 800ed7e:	46bd      	mov	sp, r7
 800ed80:	bd80      	pop	{r7, pc}
 800ed82:	bf00      	nop
 800ed84:	24006704 	.word	0x24006704
 800ed88:	240066d4 	.word	0x240066d4
 800ed8c:	240066e8 	.word	0x240066e8
 800ed90:	240066fc 	.word	0x240066fc
 800ed94:	24006700 	.word	0x24006700
 800ed98:	240067b0 	.word	0x240067b0
 800ed9c:	24006710 	.word	0x24006710
 800eda0:	0801b2c8 	.word	0x0801b2c8

0800eda4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800eda4:	b480      	push	{r7}
 800eda6:	b085      	sub	sp, #20
 800eda8:	af00      	add	r7, sp, #0
 800edaa:	60f8      	str	r0, [r7, #12]
 800edac:	60b9      	str	r1, [r7, #8]
 800edae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	3b04      	subs	r3, #4
 800edb4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800edbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	3b04      	subs	r3, #4
 800edc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800edc4:	68bb      	ldr	r3, [r7, #8]
 800edc6:	f023 0201 	bic.w	r2, r3, #1
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	3b04      	subs	r3, #4
 800edd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800edd4:	4a0c      	ldr	r2, [pc, #48]	@ (800ee08 <pxPortInitialiseStack+0x64>)
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	3b14      	subs	r3, #20
 800edde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ede0:	687a      	ldr	r2, [r7, #4]
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	3b04      	subs	r3, #4
 800edea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	f06f 0202 	mvn.w	r2, #2
 800edf2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	3b20      	subs	r3, #32
 800edf8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800edfa:	68fb      	ldr	r3, [r7, #12]
}
 800edfc:	4618      	mov	r0, r3
 800edfe:	3714      	adds	r7, #20
 800ee00:	46bd      	mov	sp, r7
 800ee02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee06:	4770      	bx	lr
 800ee08:	0800ee0d 	.word	0x0800ee0d

0800ee0c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ee0c:	b480      	push	{r7}
 800ee0e:	b085      	sub	sp, #20
 800ee10:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ee12:	2300      	movs	r3, #0
 800ee14:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ee16:	4b13      	ldr	r3, [pc, #76]	@ (800ee64 <prvTaskExitError+0x58>)
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee1e:	d00b      	beq.n	800ee38 <prvTaskExitError+0x2c>
	__asm volatile
 800ee20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee24:	f383 8811 	msr	BASEPRI, r3
 800ee28:	f3bf 8f6f 	isb	sy
 800ee2c:	f3bf 8f4f 	dsb	sy
 800ee30:	60fb      	str	r3, [r7, #12]
}
 800ee32:	bf00      	nop
 800ee34:	bf00      	nop
 800ee36:	e7fd      	b.n	800ee34 <prvTaskExitError+0x28>
	__asm volatile
 800ee38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee3c:	f383 8811 	msr	BASEPRI, r3
 800ee40:	f3bf 8f6f 	isb	sy
 800ee44:	f3bf 8f4f 	dsb	sy
 800ee48:	60bb      	str	r3, [r7, #8]
}
 800ee4a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ee4c:	bf00      	nop
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d0fc      	beq.n	800ee4e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ee54:	bf00      	nop
 800ee56:	bf00      	nop
 800ee58:	3714      	adds	r7, #20
 800ee5a:	46bd      	mov	sp, r7
 800ee5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee60:	4770      	bx	lr
 800ee62:	bf00      	nop
 800ee64:	240049b0 	.word	0x240049b0
	...

0800ee70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ee70:	4b07      	ldr	r3, [pc, #28]	@ (800ee90 <pxCurrentTCBConst2>)
 800ee72:	6819      	ldr	r1, [r3, #0]
 800ee74:	6808      	ldr	r0, [r1, #0]
 800ee76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee7a:	f380 8809 	msr	PSP, r0
 800ee7e:	f3bf 8f6f 	isb	sy
 800ee82:	f04f 0000 	mov.w	r0, #0
 800ee86:	f380 8811 	msr	BASEPRI, r0
 800ee8a:	4770      	bx	lr
 800ee8c:	f3af 8000 	nop.w

0800ee90 <pxCurrentTCBConst2>:
 800ee90:	240061d4 	.word	0x240061d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ee94:	bf00      	nop
 800ee96:	bf00      	nop

0800ee98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ee98:	4808      	ldr	r0, [pc, #32]	@ (800eebc <prvPortStartFirstTask+0x24>)
 800ee9a:	6800      	ldr	r0, [r0, #0]
 800ee9c:	6800      	ldr	r0, [r0, #0]
 800ee9e:	f380 8808 	msr	MSP, r0
 800eea2:	f04f 0000 	mov.w	r0, #0
 800eea6:	f380 8814 	msr	CONTROL, r0
 800eeaa:	b662      	cpsie	i
 800eeac:	b661      	cpsie	f
 800eeae:	f3bf 8f4f 	dsb	sy
 800eeb2:	f3bf 8f6f 	isb	sy
 800eeb6:	df00      	svc	0
 800eeb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800eeba:	bf00      	nop
 800eebc:	e000ed08 	.word	0xe000ed08

0800eec0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800eec0:	b580      	push	{r7, lr}
 800eec2:	b086      	sub	sp, #24
 800eec4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800eec6:	4b47      	ldr	r3, [pc, #284]	@ (800efe4 <xPortStartScheduler+0x124>)
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	4a47      	ldr	r2, [pc, #284]	@ (800efe8 <xPortStartScheduler+0x128>)
 800eecc:	4293      	cmp	r3, r2
 800eece:	d10b      	bne.n	800eee8 <xPortStartScheduler+0x28>
	__asm volatile
 800eed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eed4:	f383 8811 	msr	BASEPRI, r3
 800eed8:	f3bf 8f6f 	isb	sy
 800eedc:	f3bf 8f4f 	dsb	sy
 800eee0:	60fb      	str	r3, [r7, #12]
}
 800eee2:	bf00      	nop
 800eee4:	bf00      	nop
 800eee6:	e7fd      	b.n	800eee4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800eee8:	4b3e      	ldr	r3, [pc, #248]	@ (800efe4 <xPortStartScheduler+0x124>)
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	4a3f      	ldr	r2, [pc, #252]	@ (800efec <xPortStartScheduler+0x12c>)
 800eeee:	4293      	cmp	r3, r2
 800eef0:	d10b      	bne.n	800ef0a <xPortStartScheduler+0x4a>
	__asm volatile
 800eef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eef6:	f383 8811 	msr	BASEPRI, r3
 800eefa:	f3bf 8f6f 	isb	sy
 800eefe:	f3bf 8f4f 	dsb	sy
 800ef02:	613b      	str	r3, [r7, #16]
}
 800ef04:	bf00      	nop
 800ef06:	bf00      	nop
 800ef08:	e7fd      	b.n	800ef06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ef0a:	4b39      	ldr	r3, [pc, #228]	@ (800eff0 <xPortStartScheduler+0x130>)
 800ef0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ef0e:	697b      	ldr	r3, [r7, #20]
 800ef10:	781b      	ldrb	r3, [r3, #0]
 800ef12:	b2db      	uxtb	r3, r3
 800ef14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ef16:	697b      	ldr	r3, [r7, #20]
 800ef18:	22ff      	movs	r2, #255	@ 0xff
 800ef1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ef1c:	697b      	ldr	r3, [r7, #20]
 800ef1e:	781b      	ldrb	r3, [r3, #0]
 800ef20:	b2db      	uxtb	r3, r3
 800ef22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ef24:	78fb      	ldrb	r3, [r7, #3]
 800ef26:	b2db      	uxtb	r3, r3
 800ef28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ef2c:	b2da      	uxtb	r2, r3
 800ef2e:	4b31      	ldr	r3, [pc, #196]	@ (800eff4 <xPortStartScheduler+0x134>)
 800ef30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ef32:	4b31      	ldr	r3, [pc, #196]	@ (800eff8 <xPortStartScheduler+0x138>)
 800ef34:	2207      	movs	r2, #7
 800ef36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ef38:	e009      	b.n	800ef4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ef3a:	4b2f      	ldr	r3, [pc, #188]	@ (800eff8 <xPortStartScheduler+0x138>)
 800ef3c:	681b      	ldr	r3, [r3, #0]
 800ef3e:	3b01      	subs	r3, #1
 800ef40:	4a2d      	ldr	r2, [pc, #180]	@ (800eff8 <xPortStartScheduler+0x138>)
 800ef42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ef44:	78fb      	ldrb	r3, [r7, #3]
 800ef46:	b2db      	uxtb	r3, r3
 800ef48:	005b      	lsls	r3, r3, #1
 800ef4a:	b2db      	uxtb	r3, r3
 800ef4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ef4e:	78fb      	ldrb	r3, [r7, #3]
 800ef50:	b2db      	uxtb	r3, r3
 800ef52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef56:	2b80      	cmp	r3, #128	@ 0x80
 800ef58:	d0ef      	beq.n	800ef3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ef5a:	4b27      	ldr	r3, [pc, #156]	@ (800eff8 <xPortStartScheduler+0x138>)
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	f1c3 0307 	rsb	r3, r3, #7
 800ef62:	2b04      	cmp	r3, #4
 800ef64:	d00b      	beq.n	800ef7e <xPortStartScheduler+0xbe>
	__asm volatile
 800ef66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef6a:	f383 8811 	msr	BASEPRI, r3
 800ef6e:	f3bf 8f6f 	isb	sy
 800ef72:	f3bf 8f4f 	dsb	sy
 800ef76:	60bb      	str	r3, [r7, #8]
}
 800ef78:	bf00      	nop
 800ef7a:	bf00      	nop
 800ef7c:	e7fd      	b.n	800ef7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ef7e:	4b1e      	ldr	r3, [pc, #120]	@ (800eff8 <xPortStartScheduler+0x138>)
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	021b      	lsls	r3, r3, #8
 800ef84:	4a1c      	ldr	r2, [pc, #112]	@ (800eff8 <xPortStartScheduler+0x138>)
 800ef86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ef88:	4b1b      	ldr	r3, [pc, #108]	@ (800eff8 <xPortStartScheduler+0x138>)
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ef90:	4a19      	ldr	r2, [pc, #100]	@ (800eff8 <xPortStartScheduler+0x138>)
 800ef92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	b2da      	uxtb	r2, r3
 800ef98:	697b      	ldr	r3, [r7, #20]
 800ef9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ef9c:	4b17      	ldr	r3, [pc, #92]	@ (800effc <xPortStartScheduler+0x13c>)
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	4a16      	ldr	r2, [pc, #88]	@ (800effc <xPortStartScheduler+0x13c>)
 800efa2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800efa6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800efa8:	4b14      	ldr	r3, [pc, #80]	@ (800effc <xPortStartScheduler+0x13c>)
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	4a13      	ldr	r2, [pc, #76]	@ (800effc <xPortStartScheduler+0x13c>)
 800efae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800efb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800efb4:	f000 f8da 	bl	800f16c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800efb8:	4b11      	ldr	r3, [pc, #68]	@ (800f000 <xPortStartScheduler+0x140>)
 800efba:	2200      	movs	r2, #0
 800efbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800efbe:	f000 f8f9 	bl	800f1b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800efc2:	4b10      	ldr	r3, [pc, #64]	@ (800f004 <xPortStartScheduler+0x144>)
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	4a0f      	ldr	r2, [pc, #60]	@ (800f004 <xPortStartScheduler+0x144>)
 800efc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800efcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800efce:	f7ff ff63 	bl	800ee98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800efd2:	f7fe fe3b 	bl	800dc4c <vTaskSwitchContext>
	prvTaskExitError();
 800efd6:	f7ff ff19 	bl	800ee0c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800efda:	2300      	movs	r3, #0
}
 800efdc:	4618      	mov	r0, r3
 800efde:	3718      	adds	r7, #24
 800efe0:	46bd      	mov	sp, r7
 800efe2:	bd80      	pop	{r7, pc}
 800efe4:	e000ed00 	.word	0xe000ed00
 800efe8:	410fc271 	.word	0x410fc271
 800efec:	410fc270 	.word	0x410fc270
 800eff0:	e000e400 	.word	0xe000e400
 800eff4:	24006800 	.word	0x24006800
 800eff8:	24006804 	.word	0x24006804
 800effc:	e000ed20 	.word	0xe000ed20
 800f000:	240049b0 	.word	0x240049b0
 800f004:	e000ef34 	.word	0xe000ef34

0800f008 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f008:	b480      	push	{r7}
 800f00a:	b083      	sub	sp, #12
 800f00c:	af00      	add	r7, sp, #0
	__asm volatile
 800f00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f012:	f383 8811 	msr	BASEPRI, r3
 800f016:	f3bf 8f6f 	isb	sy
 800f01a:	f3bf 8f4f 	dsb	sy
 800f01e:	607b      	str	r3, [r7, #4]
}
 800f020:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f022:	4b10      	ldr	r3, [pc, #64]	@ (800f064 <vPortEnterCritical+0x5c>)
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	3301      	adds	r3, #1
 800f028:	4a0e      	ldr	r2, [pc, #56]	@ (800f064 <vPortEnterCritical+0x5c>)
 800f02a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f02c:	4b0d      	ldr	r3, [pc, #52]	@ (800f064 <vPortEnterCritical+0x5c>)
 800f02e:	681b      	ldr	r3, [r3, #0]
 800f030:	2b01      	cmp	r3, #1
 800f032:	d110      	bne.n	800f056 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f034:	4b0c      	ldr	r3, [pc, #48]	@ (800f068 <vPortEnterCritical+0x60>)
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	b2db      	uxtb	r3, r3
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d00b      	beq.n	800f056 <vPortEnterCritical+0x4e>
	__asm volatile
 800f03e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f042:	f383 8811 	msr	BASEPRI, r3
 800f046:	f3bf 8f6f 	isb	sy
 800f04a:	f3bf 8f4f 	dsb	sy
 800f04e:	603b      	str	r3, [r7, #0]
}
 800f050:	bf00      	nop
 800f052:	bf00      	nop
 800f054:	e7fd      	b.n	800f052 <vPortEnterCritical+0x4a>
	}
}
 800f056:	bf00      	nop
 800f058:	370c      	adds	r7, #12
 800f05a:	46bd      	mov	sp, r7
 800f05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f060:	4770      	bx	lr
 800f062:	bf00      	nop
 800f064:	240049b0 	.word	0x240049b0
 800f068:	e000ed04 	.word	0xe000ed04

0800f06c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f06c:	b480      	push	{r7}
 800f06e:	b083      	sub	sp, #12
 800f070:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f072:	4b12      	ldr	r3, [pc, #72]	@ (800f0bc <vPortExitCritical+0x50>)
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	2b00      	cmp	r3, #0
 800f078:	d10b      	bne.n	800f092 <vPortExitCritical+0x26>
	__asm volatile
 800f07a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f07e:	f383 8811 	msr	BASEPRI, r3
 800f082:	f3bf 8f6f 	isb	sy
 800f086:	f3bf 8f4f 	dsb	sy
 800f08a:	607b      	str	r3, [r7, #4]
}
 800f08c:	bf00      	nop
 800f08e:	bf00      	nop
 800f090:	e7fd      	b.n	800f08e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f092:	4b0a      	ldr	r3, [pc, #40]	@ (800f0bc <vPortExitCritical+0x50>)
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	3b01      	subs	r3, #1
 800f098:	4a08      	ldr	r2, [pc, #32]	@ (800f0bc <vPortExitCritical+0x50>)
 800f09a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f09c:	4b07      	ldr	r3, [pc, #28]	@ (800f0bc <vPortExitCritical+0x50>)
 800f09e:	681b      	ldr	r3, [r3, #0]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d105      	bne.n	800f0b0 <vPortExitCritical+0x44>
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f0a8:	683b      	ldr	r3, [r7, #0]
 800f0aa:	f383 8811 	msr	BASEPRI, r3
}
 800f0ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f0b0:	bf00      	nop
 800f0b2:	370c      	adds	r7, #12
 800f0b4:	46bd      	mov	sp, r7
 800f0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0ba:	4770      	bx	lr
 800f0bc:	240049b0 	.word	0x240049b0

0800f0c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f0c0:	f3ef 8009 	mrs	r0, PSP
 800f0c4:	f3bf 8f6f 	isb	sy
 800f0c8:	4b15      	ldr	r3, [pc, #84]	@ (800f120 <pxCurrentTCBConst>)
 800f0ca:	681a      	ldr	r2, [r3, #0]
 800f0cc:	f01e 0f10 	tst.w	lr, #16
 800f0d0:	bf08      	it	eq
 800f0d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f0d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0da:	6010      	str	r0, [r2, #0]
 800f0dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f0e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f0e4:	f380 8811 	msr	BASEPRI, r0
 800f0e8:	f3bf 8f4f 	dsb	sy
 800f0ec:	f3bf 8f6f 	isb	sy
 800f0f0:	f7fe fdac 	bl	800dc4c <vTaskSwitchContext>
 800f0f4:	f04f 0000 	mov.w	r0, #0
 800f0f8:	f380 8811 	msr	BASEPRI, r0
 800f0fc:	bc09      	pop	{r0, r3}
 800f0fe:	6819      	ldr	r1, [r3, #0]
 800f100:	6808      	ldr	r0, [r1, #0]
 800f102:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f106:	f01e 0f10 	tst.w	lr, #16
 800f10a:	bf08      	it	eq
 800f10c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f110:	f380 8809 	msr	PSP, r0
 800f114:	f3bf 8f6f 	isb	sy
 800f118:	4770      	bx	lr
 800f11a:	bf00      	nop
 800f11c:	f3af 8000 	nop.w

0800f120 <pxCurrentTCBConst>:
 800f120:	240061d4 	.word	0x240061d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f124:	bf00      	nop
 800f126:	bf00      	nop

0800f128 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b082      	sub	sp, #8
 800f12c:	af00      	add	r7, sp, #0
	__asm volatile
 800f12e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f132:	f383 8811 	msr	BASEPRI, r3
 800f136:	f3bf 8f6f 	isb	sy
 800f13a:	f3bf 8f4f 	dsb	sy
 800f13e:	607b      	str	r3, [r7, #4]
}
 800f140:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f142:	f7fe fcc9 	bl	800dad8 <xTaskIncrementTick>
 800f146:	4603      	mov	r3, r0
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d003      	beq.n	800f154 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f14c:	4b06      	ldr	r3, [pc, #24]	@ (800f168 <xPortSysTickHandler+0x40>)
 800f14e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f152:	601a      	str	r2, [r3, #0]
 800f154:	2300      	movs	r3, #0
 800f156:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f158:	683b      	ldr	r3, [r7, #0]
 800f15a:	f383 8811 	msr	BASEPRI, r3
}
 800f15e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f160:	bf00      	nop
 800f162:	3708      	adds	r7, #8
 800f164:	46bd      	mov	sp, r7
 800f166:	bd80      	pop	{r7, pc}
 800f168:	e000ed04 	.word	0xe000ed04

0800f16c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f16c:	b480      	push	{r7}
 800f16e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f170:	4b0b      	ldr	r3, [pc, #44]	@ (800f1a0 <vPortSetupTimerInterrupt+0x34>)
 800f172:	2200      	movs	r2, #0
 800f174:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f176:	4b0b      	ldr	r3, [pc, #44]	@ (800f1a4 <vPortSetupTimerInterrupt+0x38>)
 800f178:	2200      	movs	r2, #0
 800f17a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f17c:	4b0a      	ldr	r3, [pc, #40]	@ (800f1a8 <vPortSetupTimerInterrupt+0x3c>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	4a0a      	ldr	r2, [pc, #40]	@ (800f1ac <vPortSetupTimerInterrupt+0x40>)
 800f182:	fba2 2303 	umull	r2, r3, r2, r3
 800f186:	099b      	lsrs	r3, r3, #6
 800f188:	4a09      	ldr	r2, [pc, #36]	@ (800f1b0 <vPortSetupTimerInterrupt+0x44>)
 800f18a:	3b01      	subs	r3, #1
 800f18c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f18e:	4b04      	ldr	r3, [pc, #16]	@ (800f1a0 <vPortSetupTimerInterrupt+0x34>)
 800f190:	2207      	movs	r2, #7
 800f192:	601a      	str	r2, [r3, #0]
}
 800f194:	bf00      	nop
 800f196:	46bd      	mov	sp, r7
 800f198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f19c:	4770      	bx	lr
 800f19e:	bf00      	nop
 800f1a0:	e000e010 	.word	0xe000e010
 800f1a4:	e000e018 	.word	0xe000e018
 800f1a8:	2400498c 	.word	0x2400498c
 800f1ac:	10624dd3 	.word	0x10624dd3
 800f1b0:	e000e014 	.word	0xe000e014

0800f1b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f1b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f1c4 <vPortEnableVFP+0x10>
 800f1b8:	6801      	ldr	r1, [r0, #0]
 800f1ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f1be:	6001      	str	r1, [r0, #0]
 800f1c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f1c2:	bf00      	nop
 800f1c4:	e000ed88 	.word	0xe000ed88

0800f1c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f1c8:	b480      	push	{r7}
 800f1ca:	b085      	sub	sp, #20
 800f1cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f1ce:	f3ef 8305 	mrs	r3, IPSR
 800f1d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	2b0f      	cmp	r3, #15
 800f1d8:	d915      	bls.n	800f206 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f1da:	4a18      	ldr	r2, [pc, #96]	@ (800f23c <vPortValidateInterruptPriority+0x74>)
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	4413      	add	r3, r2
 800f1e0:	781b      	ldrb	r3, [r3, #0]
 800f1e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f1e4:	4b16      	ldr	r3, [pc, #88]	@ (800f240 <vPortValidateInterruptPriority+0x78>)
 800f1e6:	781b      	ldrb	r3, [r3, #0]
 800f1e8:	7afa      	ldrb	r2, [r7, #11]
 800f1ea:	429a      	cmp	r2, r3
 800f1ec:	d20b      	bcs.n	800f206 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800f1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1f2:	f383 8811 	msr	BASEPRI, r3
 800f1f6:	f3bf 8f6f 	isb	sy
 800f1fa:	f3bf 8f4f 	dsb	sy
 800f1fe:	607b      	str	r3, [r7, #4]
}
 800f200:	bf00      	nop
 800f202:	bf00      	nop
 800f204:	e7fd      	b.n	800f202 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f206:	4b0f      	ldr	r3, [pc, #60]	@ (800f244 <vPortValidateInterruptPriority+0x7c>)
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f20e:	4b0e      	ldr	r3, [pc, #56]	@ (800f248 <vPortValidateInterruptPriority+0x80>)
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	429a      	cmp	r2, r3
 800f214:	d90b      	bls.n	800f22e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800f216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f21a:	f383 8811 	msr	BASEPRI, r3
 800f21e:	f3bf 8f6f 	isb	sy
 800f222:	f3bf 8f4f 	dsb	sy
 800f226:	603b      	str	r3, [r7, #0]
}
 800f228:	bf00      	nop
 800f22a:	bf00      	nop
 800f22c:	e7fd      	b.n	800f22a <vPortValidateInterruptPriority+0x62>
	}
 800f22e:	bf00      	nop
 800f230:	3714      	adds	r7, #20
 800f232:	46bd      	mov	sp, r7
 800f234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f238:	4770      	bx	lr
 800f23a:	bf00      	nop
 800f23c:	e000e3f0 	.word	0xe000e3f0
 800f240:	24006800 	.word	0x24006800
 800f244:	e000ed0c 	.word	0xe000ed0c
 800f248:	24006804 	.word	0x24006804

0800f24c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f24c:	b580      	push	{r7, lr}
 800f24e:	b08a      	sub	sp, #40	@ 0x28
 800f250:	af00      	add	r7, sp, #0
 800f252:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f254:	2300      	movs	r3, #0
 800f256:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f258:	f7fe fb70 	bl	800d93c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f25c:	4b5c      	ldr	r3, [pc, #368]	@ (800f3d0 <pvPortMalloc+0x184>)
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	2b00      	cmp	r3, #0
 800f262:	d101      	bne.n	800f268 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f264:	f000 f924 	bl	800f4b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f268:	4b5a      	ldr	r3, [pc, #360]	@ (800f3d4 <pvPortMalloc+0x188>)
 800f26a:	681a      	ldr	r2, [r3, #0]
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	4013      	ands	r3, r2
 800f270:	2b00      	cmp	r3, #0
 800f272:	f040 8095 	bne.w	800f3a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d01e      	beq.n	800f2ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f27c:	2208      	movs	r2, #8
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	4413      	add	r3, r2
 800f282:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	f003 0307 	and.w	r3, r3, #7
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d015      	beq.n	800f2ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	f023 0307 	bic.w	r3, r3, #7
 800f294:	3308      	adds	r3, #8
 800f296:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	f003 0307 	and.w	r3, r3, #7
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	d00b      	beq.n	800f2ba <pvPortMalloc+0x6e>
	__asm volatile
 800f2a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2a6:	f383 8811 	msr	BASEPRI, r3
 800f2aa:	f3bf 8f6f 	isb	sy
 800f2ae:	f3bf 8f4f 	dsb	sy
 800f2b2:	617b      	str	r3, [r7, #20]
}
 800f2b4:	bf00      	nop
 800f2b6:	bf00      	nop
 800f2b8:	e7fd      	b.n	800f2b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d06f      	beq.n	800f3a0 <pvPortMalloc+0x154>
 800f2c0:	4b45      	ldr	r3, [pc, #276]	@ (800f3d8 <pvPortMalloc+0x18c>)
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	687a      	ldr	r2, [r7, #4]
 800f2c6:	429a      	cmp	r2, r3
 800f2c8:	d86a      	bhi.n	800f3a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f2ca:	4b44      	ldr	r3, [pc, #272]	@ (800f3dc <pvPortMalloc+0x190>)
 800f2cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f2ce:	4b43      	ldr	r3, [pc, #268]	@ (800f3dc <pvPortMalloc+0x190>)
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f2d4:	e004      	b.n	800f2e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f2da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2e2:	685b      	ldr	r3, [r3, #4]
 800f2e4:	687a      	ldr	r2, [r7, #4]
 800f2e6:	429a      	cmp	r2, r3
 800f2e8:	d903      	bls.n	800f2f2 <pvPortMalloc+0xa6>
 800f2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d1f1      	bne.n	800f2d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f2f2:	4b37      	ldr	r3, [pc, #220]	@ (800f3d0 <pvPortMalloc+0x184>)
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f2f8:	429a      	cmp	r2, r3
 800f2fa:	d051      	beq.n	800f3a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f2fc:	6a3b      	ldr	r3, [r7, #32]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	2208      	movs	r2, #8
 800f302:	4413      	add	r3, r2
 800f304:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f308:	681a      	ldr	r2, [r3, #0]
 800f30a:	6a3b      	ldr	r3, [r7, #32]
 800f30c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f310:	685a      	ldr	r2, [r3, #4]
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	1ad2      	subs	r2, r2, r3
 800f316:	2308      	movs	r3, #8
 800f318:	005b      	lsls	r3, r3, #1
 800f31a:	429a      	cmp	r2, r3
 800f31c:	d920      	bls.n	800f360 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f31e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	4413      	add	r3, r2
 800f324:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f326:	69bb      	ldr	r3, [r7, #24]
 800f328:	f003 0307 	and.w	r3, r3, #7
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d00b      	beq.n	800f348 <pvPortMalloc+0xfc>
	__asm volatile
 800f330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f334:	f383 8811 	msr	BASEPRI, r3
 800f338:	f3bf 8f6f 	isb	sy
 800f33c:	f3bf 8f4f 	dsb	sy
 800f340:	613b      	str	r3, [r7, #16]
}
 800f342:	bf00      	nop
 800f344:	bf00      	nop
 800f346:	e7fd      	b.n	800f344 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f34a:	685a      	ldr	r2, [r3, #4]
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	1ad2      	subs	r2, r2, r3
 800f350:	69bb      	ldr	r3, [r7, #24]
 800f352:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f356:	687a      	ldr	r2, [r7, #4]
 800f358:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f35a:	69b8      	ldr	r0, [r7, #24]
 800f35c:	f000 f90a 	bl	800f574 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f360:	4b1d      	ldr	r3, [pc, #116]	@ (800f3d8 <pvPortMalloc+0x18c>)
 800f362:	681a      	ldr	r2, [r3, #0]
 800f364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f366:	685b      	ldr	r3, [r3, #4]
 800f368:	1ad3      	subs	r3, r2, r3
 800f36a:	4a1b      	ldr	r2, [pc, #108]	@ (800f3d8 <pvPortMalloc+0x18c>)
 800f36c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f36e:	4b1a      	ldr	r3, [pc, #104]	@ (800f3d8 <pvPortMalloc+0x18c>)
 800f370:	681a      	ldr	r2, [r3, #0]
 800f372:	4b1b      	ldr	r3, [pc, #108]	@ (800f3e0 <pvPortMalloc+0x194>)
 800f374:	681b      	ldr	r3, [r3, #0]
 800f376:	429a      	cmp	r2, r3
 800f378:	d203      	bcs.n	800f382 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f37a:	4b17      	ldr	r3, [pc, #92]	@ (800f3d8 <pvPortMalloc+0x18c>)
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	4a18      	ldr	r2, [pc, #96]	@ (800f3e0 <pvPortMalloc+0x194>)
 800f380:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f384:	685a      	ldr	r2, [r3, #4]
 800f386:	4b13      	ldr	r3, [pc, #76]	@ (800f3d4 <pvPortMalloc+0x188>)
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	431a      	orrs	r2, r3
 800f38c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f38e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f392:	2200      	movs	r2, #0
 800f394:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f396:	4b13      	ldr	r3, [pc, #76]	@ (800f3e4 <pvPortMalloc+0x198>)
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	3301      	adds	r3, #1
 800f39c:	4a11      	ldr	r2, [pc, #68]	@ (800f3e4 <pvPortMalloc+0x198>)
 800f39e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f3a0:	f7fe fada 	bl	800d958 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f3a4:	69fb      	ldr	r3, [r7, #28]
 800f3a6:	f003 0307 	and.w	r3, r3, #7
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	d00b      	beq.n	800f3c6 <pvPortMalloc+0x17a>
	__asm volatile
 800f3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3b2:	f383 8811 	msr	BASEPRI, r3
 800f3b6:	f3bf 8f6f 	isb	sy
 800f3ba:	f3bf 8f4f 	dsb	sy
 800f3be:	60fb      	str	r3, [r7, #12]
}
 800f3c0:	bf00      	nop
 800f3c2:	bf00      	nop
 800f3c4:	e7fd      	b.n	800f3c2 <pvPortMalloc+0x176>
	return pvReturn;
 800f3c6:	69fb      	ldr	r3, [r7, #28]
}
 800f3c8:	4618      	mov	r0, r3
 800f3ca:	3728      	adds	r7, #40	@ 0x28
 800f3cc:	46bd      	mov	sp, r7
 800f3ce:	bd80      	pop	{r7, pc}
 800f3d0:	2400e010 	.word	0x2400e010
 800f3d4:	2400e024 	.word	0x2400e024
 800f3d8:	2400e014 	.word	0x2400e014
 800f3dc:	2400e008 	.word	0x2400e008
 800f3e0:	2400e018 	.word	0x2400e018
 800f3e4:	2400e01c 	.word	0x2400e01c

0800f3e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f3e8:	b580      	push	{r7, lr}
 800f3ea:	b086      	sub	sp, #24
 800f3ec:	af00      	add	r7, sp, #0
 800f3ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d04f      	beq.n	800f49a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f3fa:	2308      	movs	r3, #8
 800f3fc:	425b      	negs	r3, r3
 800f3fe:	697a      	ldr	r2, [r7, #20]
 800f400:	4413      	add	r3, r2
 800f402:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f404:	697b      	ldr	r3, [r7, #20]
 800f406:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f408:	693b      	ldr	r3, [r7, #16]
 800f40a:	685a      	ldr	r2, [r3, #4]
 800f40c:	4b25      	ldr	r3, [pc, #148]	@ (800f4a4 <vPortFree+0xbc>)
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	4013      	ands	r3, r2
 800f412:	2b00      	cmp	r3, #0
 800f414:	d10b      	bne.n	800f42e <vPortFree+0x46>
	__asm volatile
 800f416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f41a:	f383 8811 	msr	BASEPRI, r3
 800f41e:	f3bf 8f6f 	isb	sy
 800f422:	f3bf 8f4f 	dsb	sy
 800f426:	60fb      	str	r3, [r7, #12]
}
 800f428:	bf00      	nop
 800f42a:	bf00      	nop
 800f42c:	e7fd      	b.n	800f42a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f42e:	693b      	ldr	r3, [r7, #16]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	2b00      	cmp	r3, #0
 800f434:	d00b      	beq.n	800f44e <vPortFree+0x66>
	__asm volatile
 800f436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f43a:	f383 8811 	msr	BASEPRI, r3
 800f43e:	f3bf 8f6f 	isb	sy
 800f442:	f3bf 8f4f 	dsb	sy
 800f446:	60bb      	str	r3, [r7, #8]
}
 800f448:	bf00      	nop
 800f44a:	bf00      	nop
 800f44c:	e7fd      	b.n	800f44a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f44e:	693b      	ldr	r3, [r7, #16]
 800f450:	685a      	ldr	r2, [r3, #4]
 800f452:	4b14      	ldr	r3, [pc, #80]	@ (800f4a4 <vPortFree+0xbc>)
 800f454:	681b      	ldr	r3, [r3, #0]
 800f456:	4013      	ands	r3, r2
 800f458:	2b00      	cmp	r3, #0
 800f45a:	d01e      	beq.n	800f49a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f45c:	693b      	ldr	r3, [r7, #16]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d11a      	bne.n	800f49a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f464:	693b      	ldr	r3, [r7, #16]
 800f466:	685a      	ldr	r2, [r3, #4]
 800f468:	4b0e      	ldr	r3, [pc, #56]	@ (800f4a4 <vPortFree+0xbc>)
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	43db      	mvns	r3, r3
 800f46e:	401a      	ands	r2, r3
 800f470:	693b      	ldr	r3, [r7, #16]
 800f472:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f474:	f7fe fa62 	bl	800d93c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f478:	693b      	ldr	r3, [r7, #16]
 800f47a:	685a      	ldr	r2, [r3, #4]
 800f47c:	4b0a      	ldr	r3, [pc, #40]	@ (800f4a8 <vPortFree+0xc0>)
 800f47e:	681b      	ldr	r3, [r3, #0]
 800f480:	4413      	add	r3, r2
 800f482:	4a09      	ldr	r2, [pc, #36]	@ (800f4a8 <vPortFree+0xc0>)
 800f484:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f486:	6938      	ldr	r0, [r7, #16]
 800f488:	f000 f874 	bl	800f574 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f48c:	4b07      	ldr	r3, [pc, #28]	@ (800f4ac <vPortFree+0xc4>)
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	3301      	adds	r3, #1
 800f492:	4a06      	ldr	r2, [pc, #24]	@ (800f4ac <vPortFree+0xc4>)
 800f494:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f496:	f7fe fa5f 	bl	800d958 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f49a:	bf00      	nop
 800f49c:	3718      	adds	r7, #24
 800f49e:	46bd      	mov	sp, r7
 800f4a0:	bd80      	pop	{r7, pc}
 800f4a2:	bf00      	nop
 800f4a4:	2400e024 	.word	0x2400e024
 800f4a8:	2400e014 	.word	0x2400e014
 800f4ac:	2400e020 	.word	0x2400e020

0800f4b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f4b0:	b480      	push	{r7}
 800f4b2:	b085      	sub	sp, #20
 800f4b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f4b6:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 800f4ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f4bc:	4b27      	ldr	r3, [pc, #156]	@ (800f55c <prvHeapInit+0xac>)
 800f4be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f4c0:	68fb      	ldr	r3, [r7, #12]
 800f4c2:	f003 0307 	and.w	r3, r3, #7
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d00c      	beq.n	800f4e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f4ca:	68fb      	ldr	r3, [r7, #12]
 800f4cc:	3307      	adds	r3, #7
 800f4ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f4d0:	68fb      	ldr	r3, [r7, #12]
 800f4d2:	f023 0307 	bic.w	r3, r3, #7
 800f4d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f4d8:	68ba      	ldr	r2, [r7, #8]
 800f4da:	68fb      	ldr	r3, [r7, #12]
 800f4dc:	1ad3      	subs	r3, r2, r3
 800f4de:	4a1f      	ldr	r2, [pc, #124]	@ (800f55c <prvHeapInit+0xac>)
 800f4e0:	4413      	add	r3, r2
 800f4e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f4e8:	4a1d      	ldr	r2, [pc, #116]	@ (800f560 <prvHeapInit+0xb0>)
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f4ee:	4b1c      	ldr	r3, [pc, #112]	@ (800f560 <prvHeapInit+0xb0>)
 800f4f0:	2200      	movs	r2, #0
 800f4f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	68ba      	ldr	r2, [r7, #8]
 800f4f8:	4413      	add	r3, r2
 800f4fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f4fc:	2208      	movs	r2, #8
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	1a9b      	subs	r3, r3, r2
 800f502:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	f023 0307 	bic.w	r3, r3, #7
 800f50a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f50c:	68fb      	ldr	r3, [r7, #12]
 800f50e:	4a15      	ldr	r2, [pc, #84]	@ (800f564 <prvHeapInit+0xb4>)
 800f510:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f512:	4b14      	ldr	r3, [pc, #80]	@ (800f564 <prvHeapInit+0xb4>)
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	2200      	movs	r2, #0
 800f518:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f51a:	4b12      	ldr	r3, [pc, #72]	@ (800f564 <prvHeapInit+0xb4>)
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	2200      	movs	r2, #0
 800f520:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f526:	683b      	ldr	r3, [r7, #0]
 800f528:	68fa      	ldr	r2, [r7, #12]
 800f52a:	1ad2      	subs	r2, r2, r3
 800f52c:	683b      	ldr	r3, [r7, #0]
 800f52e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f530:	4b0c      	ldr	r3, [pc, #48]	@ (800f564 <prvHeapInit+0xb4>)
 800f532:	681a      	ldr	r2, [r3, #0]
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f538:	683b      	ldr	r3, [r7, #0]
 800f53a:	685b      	ldr	r3, [r3, #4]
 800f53c:	4a0a      	ldr	r2, [pc, #40]	@ (800f568 <prvHeapInit+0xb8>)
 800f53e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f540:	683b      	ldr	r3, [r7, #0]
 800f542:	685b      	ldr	r3, [r3, #4]
 800f544:	4a09      	ldr	r2, [pc, #36]	@ (800f56c <prvHeapInit+0xbc>)
 800f546:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f548:	4b09      	ldr	r3, [pc, #36]	@ (800f570 <prvHeapInit+0xc0>)
 800f54a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f54e:	601a      	str	r2, [r3, #0]
}
 800f550:	bf00      	nop
 800f552:	3714      	adds	r7, #20
 800f554:	46bd      	mov	sp, r7
 800f556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f55a:	4770      	bx	lr
 800f55c:	24006808 	.word	0x24006808
 800f560:	2400e008 	.word	0x2400e008
 800f564:	2400e010 	.word	0x2400e010
 800f568:	2400e018 	.word	0x2400e018
 800f56c:	2400e014 	.word	0x2400e014
 800f570:	2400e024 	.word	0x2400e024

0800f574 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f574:	b480      	push	{r7}
 800f576:	b085      	sub	sp, #20
 800f578:	af00      	add	r7, sp, #0
 800f57a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f57c:	4b28      	ldr	r3, [pc, #160]	@ (800f620 <prvInsertBlockIntoFreeList+0xac>)
 800f57e:	60fb      	str	r3, [r7, #12]
 800f580:	e002      	b.n	800f588 <prvInsertBlockIntoFreeList+0x14>
 800f582:	68fb      	ldr	r3, [r7, #12]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	60fb      	str	r3, [r7, #12]
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	687a      	ldr	r2, [r7, #4]
 800f58e:	429a      	cmp	r2, r3
 800f590:	d8f7      	bhi.n	800f582 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	685b      	ldr	r3, [r3, #4]
 800f59a:	68ba      	ldr	r2, [r7, #8]
 800f59c:	4413      	add	r3, r2
 800f59e:	687a      	ldr	r2, [r7, #4]
 800f5a0:	429a      	cmp	r2, r3
 800f5a2:	d108      	bne.n	800f5b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	685a      	ldr	r2, [r3, #4]
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	685b      	ldr	r3, [r3, #4]
 800f5ac:	441a      	add	r2, r3
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	685b      	ldr	r3, [r3, #4]
 800f5be:	68ba      	ldr	r2, [r7, #8]
 800f5c0:	441a      	add	r2, r3
 800f5c2:	68fb      	ldr	r3, [r7, #12]
 800f5c4:	681b      	ldr	r3, [r3, #0]
 800f5c6:	429a      	cmp	r2, r3
 800f5c8:	d118      	bne.n	800f5fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	681a      	ldr	r2, [r3, #0]
 800f5ce:	4b15      	ldr	r3, [pc, #84]	@ (800f624 <prvInsertBlockIntoFreeList+0xb0>)
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	429a      	cmp	r2, r3
 800f5d4:	d00d      	beq.n	800f5f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	685a      	ldr	r2, [r3, #4]
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	685b      	ldr	r3, [r3, #4]
 800f5e0:	441a      	add	r2, r3
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	681a      	ldr	r2, [r3, #0]
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	601a      	str	r2, [r3, #0]
 800f5f0:	e008      	b.n	800f604 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f5f2:	4b0c      	ldr	r3, [pc, #48]	@ (800f624 <prvInsertBlockIntoFreeList+0xb0>)
 800f5f4:	681a      	ldr	r2, [r3, #0]
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	601a      	str	r2, [r3, #0]
 800f5fa:	e003      	b.n	800f604 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f5fc:	68fb      	ldr	r3, [r7, #12]
 800f5fe:	681a      	ldr	r2, [r3, #0]
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f604:	68fa      	ldr	r2, [r7, #12]
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	429a      	cmp	r2, r3
 800f60a:	d002      	beq.n	800f612 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	687a      	ldr	r2, [r7, #4]
 800f610:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f612:	bf00      	nop
 800f614:	3714      	adds	r7, #20
 800f616:	46bd      	mov	sp, r7
 800f618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f61c:	4770      	bx	lr
 800f61e:	bf00      	nop
 800f620:	2400e008 	.word	0x2400e008
 800f624:	2400e010 	.word	0x2400e010

0800f628 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800f628:	b580      	push	{r7, lr}
 800f62a:	b084      	sub	sp, #16
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	6078      	str	r0, [r7, #4]
 800f630:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800f632:	f007 fc83 	bl	8016f3c <sys_timeouts_sleeptime>
 800f636:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f63e:	d10b      	bne.n	800f658 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800f640:	4813      	ldr	r0, [pc, #76]	@ (800f690 <tcpip_timeouts_mbox_fetch+0x68>)
 800f642:	f00a fd3c 	bl	801a0be <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800f646:	2200      	movs	r2, #0
 800f648:	6839      	ldr	r1, [r7, #0]
 800f64a:	6878      	ldr	r0, [r7, #4]
 800f64c:	f00a fcc4 	bl	8019fd8 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800f650:	480f      	ldr	r0, [pc, #60]	@ (800f690 <tcpip_timeouts_mbox_fetch+0x68>)
 800f652:	f00a fd25 	bl	801a0a0 <sys_mutex_lock>
    return;
 800f656:	e018      	b.n	800f68a <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d102      	bne.n	800f664 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800f65e:	f007 fc33 	bl	8016ec8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800f662:	e7e6      	b.n	800f632 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800f664:	480a      	ldr	r0, [pc, #40]	@ (800f690 <tcpip_timeouts_mbox_fetch+0x68>)
 800f666:	f00a fd2a 	bl	801a0be <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800f66a:	68fa      	ldr	r2, [r7, #12]
 800f66c:	6839      	ldr	r1, [r7, #0]
 800f66e:	6878      	ldr	r0, [r7, #4]
 800f670:	f00a fcb2 	bl	8019fd8 <sys_arch_mbox_fetch>
 800f674:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800f676:	4806      	ldr	r0, [pc, #24]	@ (800f690 <tcpip_timeouts_mbox_fetch+0x68>)
 800f678:	f00a fd12 	bl	801a0a0 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800f67c:	68bb      	ldr	r3, [r7, #8]
 800f67e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f682:	d102      	bne.n	800f68a <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800f684:	f007 fc20 	bl	8016ec8 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800f688:	e7d3      	b.n	800f632 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800f68a:	3710      	adds	r7, #16
 800f68c:	46bd      	mov	sp, r7
 800f68e:	bd80      	pop	{r7, pc}
 800f690:	2400e034 	.word	0x2400e034

0800f694 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800f694:	b580      	push	{r7, lr}
 800f696:	b084      	sub	sp, #16
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800f69c:	4810      	ldr	r0, [pc, #64]	@ (800f6e0 <tcpip_thread+0x4c>)
 800f69e:	f00a fcff 	bl	801a0a0 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800f6a2:	4b10      	ldr	r3, [pc, #64]	@ (800f6e4 <tcpip_thread+0x50>)
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d005      	beq.n	800f6b6 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800f6aa:	4b0e      	ldr	r3, [pc, #56]	@ (800f6e4 <tcpip_thread+0x50>)
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	4a0e      	ldr	r2, [pc, #56]	@ (800f6e8 <tcpip_thread+0x54>)
 800f6b0:	6812      	ldr	r2, [r2, #0]
 800f6b2:	4610      	mov	r0, r2
 800f6b4:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800f6b6:	f107 030c 	add.w	r3, r7, #12
 800f6ba:	4619      	mov	r1, r3
 800f6bc:	480b      	ldr	r0, [pc, #44]	@ (800f6ec <tcpip_thread+0x58>)
 800f6be:	f7ff ffb3 	bl	800f628 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800f6c2:	68fb      	ldr	r3, [r7, #12]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d106      	bne.n	800f6d6 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800f6c8:	4b09      	ldr	r3, [pc, #36]	@ (800f6f0 <tcpip_thread+0x5c>)
 800f6ca:	2291      	movs	r2, #145	@ 0x91
 800f6cc:	4909      	ldr	r1, [pc, #36]	@ (800f6f4 <tcpip_thread+0x60>)
 800f6ce:	480a      	ldr	r0, [pc, #40]	@ (800f6f8 <tcpip_thread+0x64>)
 800f6d0:	f00a fe40 	bl	801a354 <iprintf>
      continue;
 800f6d4:	e003      	b.n	800f6de <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800f6d6:	68fb      	ldr	r3, [r7, #12]
 800f6d8:	4618      	mov	r0, r3
 800f6da:	f000 f80f 	bl	800f6fc <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800f6de:	e7ea      	b.n	800f6b6 <tcpip_thread+0x22>
 800f6e0:	2400e034 	.word	0x2400e034
 800f6e4:	2400e028 	.word	0x2400e028
 800f6e8:	2400e02c 	.word	0x2400e02c
 800f6ec:	2400e030 	.word	0x2400e030
 800f6f0:	0801b2d0 	.word	0x0801b2d0
 800f6f4:	0801b300 	.word	0x0801b300
 800f6f8:	0801b320 	.word	0x0801b320

0800f6fc <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800f6fc:	b580      	push	{r7, lr}
 800f6fe:	b082      	sub	sp, #8
 800f700:	af00      	add	r7, sp, #0
 800f702:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	781b      	ldrb	r3, [r3, #0]
 800f708:	2b02      	cmp	r3, #2
 800f70a:	d026      	beq.n	800f75a <tcpip_thread_handle_msg+0x5e>
 800f70c:	2b02      	cmp	r3, #2
 800f70e:	dc2b      	bgt.n	800f768 <tcpip_thread_handle_msg+0x6c>
 800f710:	2b00      	cmp	r3, #0
 800f712:	d002      	beq.n	800f71a <tcpip_thread_handle_msg+0x1e>
 800f714:	2b01      	cmp	r3, #1
 800f716:	d015      	beq.n	800f744 <tcpip_thread_handle_msg+0x48>
 800f718:	e026      	b.n	800f768 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	68db      	ldr	r3, [r3, #12]
 800f71e:	687a      	ldr	r2, [r7, #4]
 800f720:	6850      	ldr	r0, [r2, #4]
 800f722:	687a      	ldr	r2, [r7, #4]
 800f724:	6892      	ldr	r2, [r2, #8]
 800f726:	4611      	mov	r1, r2
 800f728:	4798      	blx	r3
 800f72a:	4603      	mov	r3, r0
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d004      	beq.n	800f73a <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	685b      	ldr	r3, [r3, #4]
 800f734:	4618      	mov	r0, r3
 800f736:	f001 fdcb 	bl	80112d0 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800f73a:	6879      	ldr	r1, [r7, #4]
 800f73c:	200a      	movs	r0, #10
 800f73e:	f000 ff1b 	bl	8010578 <memp_free>
      break;
 800f742:	e018      	b.n	800f776 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	685b      	ldr	r3, [r3, #4]
 800f748:	687a      	ldr	r2, [r7, #4]
 800f74a:	6892      	ldr	r2, [r2, #8]
 800f74c:	4610      	mov	r0, r2
 800f74e:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800f750:	6879      	ldr	r1, [r7, #4]
 800f752:	2009      	movs	r0, #9
 800f754:	f000 ff10 	bl	8010578 <memp_free>
      break;
 800f758:	e00d      	b.n	800f776 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	685b      	ldr	r3, [r3, #4]
 800f75e:	687a      	ldr	r2, [r7, #4]
 800f760:	6892      	ldr	r2, [r2, #8]
 800f762:	4610      	mov	r0, r2
 800f764:	4798      	blx	r3
      break;
 800f766:	e006      	b.n	800f776 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800f768:	4b05      	ldr	r3, [pc, #20]	@ (800f780 <tcpip_thread_handle_msg+0x84>)
 800f76a:	22cf      	movs	r2, #207	@ 0xcf
 800f76c:	4905      	ldr	r1, [pc, #20]	@ (800f784 <tcpip_thread_handle_msg+0x88>)
 800f76e:	4806      	ldr	r0, [pc, #24]	@ (800f788 <tcpip_thread_handle_msg+0x8c>)
 800f770:	f00a fdf0 	bl	801a354 <iprintf>
      break;
 800f774:	bf00      	nop
  }
}
 800f776:	bf00      	nop
 800f778:	3708      	adds	r7, #8
 800f77a:	46bd      	mov	sp, r7
 800f77c:	bd80      	pop	{r7, pc}
 800f77e:	bf00      	nop
 800f780:	0801b2d0 	.word	0x0801b2d0
 800f784:	0801b300 	.word	0x0801b300
 800f788:	0801b320 	.word	0x0801b320

0800f78c <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b086      	sub	sp, #24
 800f790:	af00      	add	r7, sp, #0
 800f792:	60f8      	str	r0, [r7, #12]
 800f794:	60b9      	str	r1, [r7, #8]
 800f796:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800f798:	481a      	ldr	r0, [pc, #104]	@ (800f804 <tcpip_inpkt+0x78>)
 800f79a:	f00a fc4e 	bl	801a03a <sys_mbox_valid>
 800f79e:	4603      	mov	r3, r0
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d105      	bne.n	800f7b0 <tcpip_inpkt+0x24>
 800f7a4:	4b18      	ldr	r3, [pc, #96]	@ (800f808 <tcpip_inpkt+0x7c>)
 800f7a6:	22fc      	movs	r2, #252	@ 0xfc
 800f7a8:	4918      	ldr	r1, [pc, #96]	@ (800f80c <tcpip_inpkt+0x80>)
 800f7aa:	4819      	ldr	r0, [pc, #100]	@ (800f810 <tcpip_inpkt+0x84>)
 800f7ac:	f00a fdd2 	bl	801a354 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800f7b0:	200a      	movs	r0, #10
 800f7b2:	f000 fe6b 	bl	801048c <memp_malloc>
 800f7b6:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800f7b8:	697b      	ldr	r3, [r7, #20]
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d102      	bne.n	800f7c4 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800f7be:	f04f 33ff 	mov.w	r3, #4294967295
 800f7c2:	e01a      	b.n	800f7fa <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800f7c4:	697b      	ldr	r3, [r7, #20]
 800f7c6:	2200      	movs	r2, #0
 800f7c8:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800f7ca:	697b      	ldr	r3, [r7, #20]
 800f7cc:	68fa      	ldr	r2, [r7, #12]
 800f7ce:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	68ba      	ldr	r2, [r7, #8]
 800f7d4:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800f7d6:	697b      	ldr	r3, [r7, #20]
 800f7d8:	687a      	ldr	r2, [r7, #4]
 800f7da:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800f7dc:	6979      	ldr	r1, [r7, #20]
 800f7de:	4809      	ldr	r0, [pc, #36]	@ (800f804 <tcpip_inpkt+0x78>)
 800f7e0:	f00a fbe0 	bl	8019fa4 <sys_mbox_trypost>
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d006      	beq.n	800f7f8 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800f7ea:	6979      	ldr	r1, [r7, #20]
 800f7ec:	200a      	movs	r0, #10
 800f7ee:	f000 fec3 	bl	8010578 <memp_free>
    return ERR_MEM;
 800f7f2:	f04f 33ff 	mov.w	r3, #4294967295
 800f7f6:	e000      	b.n	800f7fa <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800f7f8:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800f7fa:	4618      	mov	r0, r3
 800f7fc:	3718      	adds	r7, #24
 800f7fe:	46bd      	mov	sp, r7
 800f800:	bd80      	pop	{r7, pc}
 800f802:	bf00      	nop
 800f804:	2400e030 	.word	0x2400e030
 800f808:	0801b2d0 	.word	0x0801b2d0
 800f80c:	0801b348 	.word	0x0801b348
 800f810:	0801b320 	.word	0x0801b320

0800f814 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b082      	sub	sp, #8
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
 800f81c:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800f81e:	683b      	ldr	r3, [r7, #0]
 800f820:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f824:	f003 0318 	and.w	r3, r3, #24
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d006      	beq.n	800f83a <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800f82c:	4a08      	ldr	r2, [pc, #32]	@ (800f850 <tcpip_input+0x3c>)
 800f82e:	6839      	ldr	r1, [r7, #0]
 800f830:	6878      	ldr	r0, [r7, #4]
 800f832:	f7ff ffab 	bl	800f78c <tcpip_inpkt>
 800f836:	4603      	mov	r3, r0
 800f838:	e005      	b.n	800f846 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800f83a:	4a06      	ldr	r2, [pc, #24]	@ (800f854 <tcpip_input+0x40>)
 800f83c:	6839      	ldr	r1, [r7, #0]
 800f83e:	6878      	ldr	r0, [r7, #4]
 800f840:	f7ff ffa4 	bl	800f78c <tcpip_inpkt>
 800f844:	4603      	mov	r3, r0
}
 800f846:	4618      	mov	r0, r3
 800f848:	3708      	adds	r7, #8
 800f84a:	46bd      	mov	sp, r7
 800f84c:	bd80      	pop	{r7, pc}
 800f84e:	bf00      	nop
 800f850:	08019dc5 	.word	0x08019dc5
 800f854:	08018cb5 	.word	0x08018cb5

0800f858 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b084      	sub	sp, #16
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	6078      	str	r0, [r7, #4]
 800f860:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800f862:	4819      	ldr	r0, [pc, #100]	@ (800f8c8 <tcpip_try_callback+0x70>)
 800f864:	f00a fbe9 	bl	801a03a <sys_mbox_valid>
 800f868:	4603      	mov	r3, r0
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d106      	bne.n	800f87c <tcpip_try_callback+0x24>
 800f86e:	4b17      	ldr	r3, [pc, #92]	@ (800f8cc <tcpip_try_callback+0x74>)
 800f870:	f240 125d 	movw	r2, #349	@ 0x15d
 800f874:	4916      	ldr	r1, [pc, #88]	@ (800f8d0 <tcpip_try_callback+0x78>)
 800f876:	4817      	ldr	r0, [pc, #92]	@ (800f8d4 <tcpip_try_callback+0x7c>)
 800f878:	f00a fd6c 	bl	801a354 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800f87c:	2009      	movs	r0, #9
 800f87e:	f000 fe05 	bl	801048c <memp_malloc>
 800f882:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d102      	bne.n	800f890 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800f88a:	f04f 33ff 	mov.w	r3, #4294967295
 800f88e:	e017      	b.n	800f8c0 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	2201      	movs	r2, #1
 800f894:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800f896:	68fb      	ldr	r3, [r7, #12]
 800f898:	687a      	ldr	r2, [r7, #4]
 800f89a:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	683a      	ldr	r2, [r7, #0]
 800f8a0:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800f8a2:	68f9      	ldr	r1, [r7, #12]
 800f8a4:	4808      	ldr	r0, [pc, #32]	@ (800f8c8 <tcpip_try_callback+0x70>)
 800f8a6:	f00a fb7d 	bl	8019fa4 <sys_mbox_trypost>
 800f8aa:	4603      	mov	r3, r0
 800f8ac:	2b00      	cmp	r3, #0
 800f8ae:	d006      	beq.n	800f8be <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800f8b0:	68f9      	ldr	r1, [r7, #12]
 800f8b2:	2009      	movs	r0, #9
 800f8b4:	f000 fe60 	bl	8010578 <memp_free>
    return ERR_MEM;
 800f8b8:	f04f 33ff 	mov.w	r3, #4294967295
 800f8bc:	e000      	b.n	800f8c0 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800f8be:	2300      	movs	r3, #0
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	3710      	adds	r7, #16
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	bd80      	pop	{r7, pc}
 800f8c8:	2400e030 	.word	0x2400e030
 800f8cc:	0801b2d0 	.word	0x0801b2d0
 800f8d0:	0801b348 	.word	0x0801b348
 800f8d4:	0801b320 	.word	0x0801b320

0800f8d8 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800f8d8:	b580      	push	{r7, lr}
 800f8da:	b084      	sub	sp, #16
 800f8dc:	af02      	add	r7, sp, #8
 800f8de:	6078      	str	r0, [r7, #4]
 800f8e0:	6039      	str	r1, [r7, #0]
  lwip_init();
 800f8e2:	f000 f92e 	bl	800fb42 <lwip_init>

  tcpip_init_done = initfunc;
 800f8e6:	4a17      	ldr	r2, [pc, #92]	@ (800f944 <tcpip_init+0x6c>)
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800f8ec:	4a16      	ldr	r2, [pc, #88]	@ (800f948 <tcpip_init+0x70>)
 800f8ee:	683b      	ldr	r3, [r7, #0]
 800f8f0:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800f8f2:	2106      	movs	r1, #6
 800f8f4:	4815      	ldr	r0, [pc, #84]	@ (800f94c <tcpip_init+0x74>)
 800f8f6:	f00a fb3b 	bl	8019f70 <sys_mbox_new>
 800f8fa:	4603      	mov	r3, r0
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d006      	beq.n	800f90e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800f900:	4b13      	ldr	r3, [pc, #76]	@ (800f950 <tcpip_init+0x78>)
 800f902:	f240 2261 	movw	r2, #609	@ 0x261
 800f906:	4913      	ldr	r1, [pc, #76]	@ (800f954 <tcpip_init+0x7c>)
 800f908:	4813      	ldr	r0, [pc, #76]	@ (800f958 <tcpip_init+0x80>)
 800f90a:	f00a fd23 	bl	801a354 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800f90e:	4813      	ldr	r0, [pc, #76]	@ (800f95c <tcpip_init+0x84>)
 800f910:	f00a fbb0 	bl	801a074 <sys_mutex_new>
 800f914:	4603      	mov	r3, r0
 800f916:	2b00      	cmp	r3, #0
 800f918:	d006      	beq.n	800f928 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800f91a:	4b0d      	ldr	r3, [pc, #52]	@ (800f950 <tcpip_init+0x78>)
 800f91c:	f240 2265 	movw	r2, #613	@ 0x265
 800f920:	490f      	ldr	r1, [pc, #60]	@ (800f960 <tcpip_init+0x88>)
 800f922:	480d      	ldr	r0, [pc, #52]	@ (800f958 <tcpip_init+0x80>)
 800f924:	f00a fd16 	bl	801a354 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800f928:	2318      	movs	r3, #24
 800f92a:	9300      	str	r3, [sp, #0]
 800f92c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f930:	2200      	movs	r2, #0
 800f932:	490c      	ldr	r1, [pc, #48]	@ (800f964 <tcpip_init+0x8c>)
 800f934:	480c      	ldr	r0, [pc, #48]	@ (800f968 <tcpip_init+0x90>)
 800f936:	f00a fbcf 	bl	801a0d8 <sys_thread_new>
}
 800f93a:	bf00      	nop
 800f93c:	3708      	adds	r7, #8
 800f93e:	46bd      	mov	sp, r7
 800f940:	bd80      	pop	{r7, pc}
 800f942:	bf00      	nop
 800f944:	2400e028 	.word	0x2400e028
 800f948:	2400e02c 	.word	0x2400e02c
 800f94c:	2400e030 	.word	0x2400e030
 800f950:	0801b2d0 	.word	0x0801b2d0
 800f954:	0801b358 	.word	0x0801b358
 800f958:	0801b320 	.word	0x0801b320
 800f95c:	2400e034 	.word	0x2400e034
 800f960:	0801b37c 	.word	0x0801b37c
 800f964:	0800f695 	.word	0x0800f695
 800f968:	0801b3a0 	.word	0x0801b3a0

0800f96c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f96c:	b480      	push	{r7}
 800f96e:	b083      	sub	sp, #12
 800f970:	af00      	add	r7, sp, #0
 800f972:	4603      	mov	r3, r0
 800f974:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800f976:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f97a:	021b      	lsls	r3, r3, #8
 800f97c:	b21a      	sxth	r2, r3
 800f97e:	88fb      	ldrh	r3, [r7, #6]
 800f980:	0a1b      	lsrs	r3, r3, #8
 800f982:	b29b      	uxth	r3, r3
 800f984:	b21b      	sxth	r3, r3
 800f986:	4313      	orrs	r3, r2
 800f988:	b21b      	sxth	r3, r3
 800f98a:	b29b      	uxth	r3, r3
}
 800f98c:	4618      	mov	r0, r3
 800f98e:	370c      	adds	r7, #12
 800f990:	46bd      	mov	sp, r7
 800f992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f996:	4770      	bx	lr

0800f998 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f998:	b480      	push	{r7}
 800f99a:	b083      	sub	sp, #12
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	061a      	lsls	r2, r3, #24
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	021b      	lsls	r3, r3, #8
 800f9a8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800f9ac:	431a      	orrs	r2, r3
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	0a1b      	lsrs	r3, r3, #8
 800f9b2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800f9b6:	431a      	orrs	r2, r3
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	0e1b      	lsrs	r3, r3, #24
 800f9bc:	4313      	orrs	r3, r2
}
 800f9be:	4618      	mov	r0, r3
 800f9c0:	370c      	adds	r7, #12
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c8:	4770      	bx	lr

0800f9ca <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800f9ca:	b480      	push	{r7}
 800f9cc:	b089      	sub	sp, #36	@ 0x24
 800f9ce:	af00      	add	r7, sp, #0
 800f9d0:	6078      	str	r0, [r7, #4]
 800f9d2:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800f9d8:	2300      	movs	r3, #0
 800f9da:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800f9dc:	2300      	movs	r3, #0
 800f9de:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800f9e0:	69fb      	ldr	r3, [r7, #28]
 800f9e2:	f003 0301 	and.w	r3, r3, #1
 800f9e6:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800f9e8:	693b      	ldr	r3, [r7, #16]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d00d      	beq.n	800fa0a <lwip_standard_chksum+0x40>
 800f9ee:	683b      	ldr	r3, [r7, #0]
 800f9f0:	2b00      	cmp	r3, #0
 800f9f2:	dd0a      	ble.n	800fa0a <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800f9f4:	69fa      	ldr	r2, [r7, #28]
 800f9f6:	1c53      	adds	r3, r2, #1
 800f9f8:	61fb      	str	r3, [r7, #28]
 800f9fa:	f107 030e 	add.w	r3, r7, #14
 800f9fe:	3301      	adds	r3, #1
 800fa00:	7812      	ldrb	r2, [r2, #0]
 800fa02:	701a      	strb	r2, [r3, #0]
    len--;
 800fa04:	683b      	ldr	r3, [r7, #0]
 800fa06:	3b01      	subs	r3, #1
 800fa08:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800fa0a:	69fb      	ldr	r3, [r7, #28]
 800fa0c:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800fa0e:	e00a      	b.n	800fa26 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800fa10:	69bb      	ldr	r3, [r7, #24]
 800fa12:	1c9a      	adds	r2, r3, #2
 800fa14:	61ba      	str	r2, [r7, #24]
 800fa16:	881b      	ldrh	r3, [r3, #0]
 800fa18:	461a      	mov	r2, r3
 800fa1a:	697b      	ldr	r3, [r7, #20]
 800fa1c:	4413      	add	r3, r2
 800fa1e:	617b      	str	r3, [r7, #20]
    len -= 2;
 800fa20:	683b      	ldr	r3, [r7, #0]
 800fa22:	3b02      	subs	r3, #2
 800fa24:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800fa26:	683b      	ldr	r3, [r7, #0]
 800fa28:	2b01      	cmp	r3, #1
 800fa2a:	dcf1      	bgt.n	800fa10 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800fa2c:	683b      	ldr	r3, [r7, #0]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	dd04      	ble.n	800fa3c <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800fa32:	f107 030e 	add.w	r3, r7, #14
 800fa36:	69ba      	ldr	r2, [r7, #24]
 800fa38:	7812      	ldrb	r2, [r2, #0]
 800fa3a:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800fa3c:	89fb      	ldrh	r3, [r7, #14]
 800fa3e:	461a      	mov	r2, r3
 800fa40:	697b      	ldr	r3, [r7, #20]
 800fa42:	4413      	add	r3, r2
 800fa44:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800fa46:	697b      	ldr	r3, [r7, #20]
 800fa48:	0c1a      	lsrs	r2, r3, #16
 800fa4a:	697b      	ldr	r3, [r7, #20]
 800fa4c:	b29b      	uxth	r3, r3
 800fa4e:	4413      	add	r3, r2
 800fa50:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800fa52:	697b      	ldr	r3, [r7, #20]
 800fa54:	0c1a      	lsrs	r2, r3, #16
 800fa56:	697b      	ldr	r3, [r7, #20]
 800fa58:	b29b      	uxth	r3, r3
 800fa5a:	4413      	add	r3, r2
 800fa5c:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800fa5e:	693b      	ldr	r3, [r7, #16]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d007      	beq.n	800fa74 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800fa64:	697b      	ldr	r3, [r7, #20]
 800fa66:	021b      	lsls	r3, r3, #8
 800fa68:	b29a      	uxth	r2, r3
 800fa6a:	697b      	ldr	r3, [r7, #20]
 800fa6c:	0a1b      	lsrs	r3, r3, #8
 800fa6e:	b2db      	uxtb	r3, r3
 800fa70:	4313      	orrs	r3, r2
 800fa72:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800fa74:	697b      	ldr	r3, [r7, #20]
 800fa76:	b29b      	uxth	r3, r3
}
 800fa78:	4618      	mov	r0, r3
 800fa7a:	3724      	adds	r7, #36	@ 0x24
 800fa7c:	46bd      	mov	sp, r7
 800fa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa82:	4770      	bx	lr

0800fa84 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b082      	sub	sp, #8
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
 800fa8c:	460b      	mov	r3, r1
 800fa8e:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800fa90:	887b      	ldrh	r3, [r7, #2]
 800fa92:	4619      	mov	r1, r3
 800fa94:	6878      	ldr	r0, [r7, #4]
 800fa96:	f7ff ff98 	bl	800f9ca <lwip_standard_chksum>
 800fa9a:	4603      	mov	r3, r0
 800fa9c:	43db      	mvns	r3, r3
 800fa9e:	b29b      	uxth	r3, r3
}
 800faa0:	4618      	mov	r0, r3
 800faa2:	3708      	adds	r7, #8
 800faa4:	46bd      	mov	sp, r7
 800faa6:	bd80      	pop	{r7, pc}

0800faa8 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	b086      	sub	sp, #24
 800faac:	af00      	add	r7, sp, #0
 800faae:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800fab0:	2300      	movs	r3, #0
 800fab2:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800fab4:	2300      	movs	r3, #0
 800fab6:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	613b      	str	r3, [r7, #16]
 800fabc:	e02b      	b.n	800fb16 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800fabe:	693b      	ldr	r3, [r7, #16]
 800fac0:	685a      	ldr	r2, [r3, #4]
 800fac2:	693b      	ldr	r3, [r7, #16]
 800fac4:	895b      	ldrh	r3, [r3, #10]
 800fac6:	4619      	mov	r1, r3
 800fac8:	4610      	mov	r0, r2
 800faca:	f7ff ff7e 	bl	800f9ca <lwip_standard_chksum>
 800face:	4603      	mov	r3, r0
 800fad0:	461a      	mov	r2, r3
 800fad2:	697b      	ldr	r3, [r7, #20]
 800fad4:	4413      	add	r3, r2
 800fad6:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800fad8:	697b      	ldr	r3, [r7, #20]
 800fada:	0c1a      	lsrs	r2, r3, #16
 800fadc:	697b      	ldr	r3, [r7, #20]
 800fade:	b29b      	uxth	r3, r3
 800fae0:	4413      	add	r3, r2
 800fae2:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800fae4:	693b      	ldr	r3, [r7, #16]
 800fae6:	895b      	ldrh	r3, [r3, #10]
 800fae8:	f003 0301 	and.w	r3, r3, #1
 800faec:	b29b      	uxth	r3, r3
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d00e      	beq.n	800fb10 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	bf0c      	ite	eq
 800faf8:	2301      	moveq	r3, #1
 800fafa:	2300      	movne	r3, #0
 800fafc:	b2db      	uxtb	r3, r3
 800fafe:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800fb00:	697b      	ldr	r3, [r7, #20]
 800fb02:	021b      	lsls	r3, r3, #8
 800fb04:	b29a      	uxth	r2, r3
 800fb06:	697b      	ldr	r3, [r7, #20]
 800fb08:	0a1b      	lsrs	r3, r3, #8
 800fb0a:	b2db      	uxtb	r3, r3
 800fb0c:	4313      	orrs	r3, r2
 800fb0e:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800fb10:	693b      	ldr	r3, [r7, #16]
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	613b      	str	r3, [r7, #16]
 800fb16:	693b      	ldr	r3, [r7, #16]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d1d0      	bne.n	800fabe <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d007      	beq.n	800fb32 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800fb22:	697b      	ldr	r3, [r7, #20]
 800fb24:	021b      	lsls	r3, r3, #8
 800fb26:	b29a      	uxth	r2, r3
 800fb28:	697b      	ldr	r3, [r7, #20]
 800fb2a:	0a1b      	lsrs	r3, r3, #8
 800fb2c:	b2db      	uxtb	r3, r3
 800fb2e:	4313      	orrs	r3, r2
 800fb30:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800fb32:	697b      	ldr	r3, [r7, #20]
 800fb34:	b29b      	uxth	r3, r3
 800fb36:	43db      	mvns	r3, r3
 800fb38:	b29b      	uxth	r3, r3
}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	3718      	adds	r7, #24
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	bd80      	pop	{r7, pc}

0800fb42 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800fb42:	b580      	push	{r7, lr}
 800fb44:	b082      	sub	sp, #8
 800fb46:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800fb48:	2300      	movs	r3, #0
 800fb4a:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800fb4c:	f00a fa86 	bl	801a05c <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800fb50:	f000 f8d4 	bl	800fcfc <mem_init>
  memp_init();
 800fb54:	f000 fc2c 	bl	80103b0 <memp_init>
  pbuf_init();
  netif_init();
 800fb58:	f000 fd38 	bl	80105cc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800fb5c:	f007 fa26 	bl	8016fac <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800fb60:	f001 ff4c 	bl	80119fc <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800fb64:	f007 f968 	bl	8016e38 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800fb68:	bf00      	nop
 800fb6a:	3708      	adds	r7, #8
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	bd80      	pop	{r7, pc}

0800fb70 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800fb70:	b480      	push	{r7}
 800fb72:	b083      	sub	sp, #12
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	4603      	mov	r3, r0
 800fb78:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800fb7a:	4b05      	ldr	r3, [pc, #20]	@ (800fb90 <ptr_to_mem+0x20>)
 800fb7c:	681a      	ldr	r2, [r3, #0]
 800fb7e:	88fb      	ldrh	r3, [r7, #6]
 800fb80:	4413      	add	r3, r2
}
 800fb82:	4618      	mov	r0, r3
 800fb84:	370c      	adds	r7, #12
 800fb86:	46bd      	mov	sp, r7
 800fb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb8c:	4770      	bx	lr
 800fb8e:	bf00      	nop
 800fb90:	2400e050 	.word	0x2400e050

0800fb94 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800fb94:	b480      	push	{r7}
 800fb96:	b083      	sub	sp, #12
 800fb98:	af00      	add	r7, sp, #0
 800fb9a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800fb9c:	4b05      	ldr	r3, [pc, #20]	@ (800fbb4 <mem_to_ptr+0x20>)
 800fb9e:	681b      	ldr	r3, [r3, #0]
 800fba0:	687a      	ldr	r2, [r7, #4]
 800fba2:	1ad3      	subs	r3, r2, r3
 800fba4:	b29b      	uxth	r3, r3
}
 800fba6:	4618      	mov	r0, r3
 800fba8:	370c      	adds	r7, #12
 800fbaa:	46bd      	mov	sp, r7
 800fbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb0:	4770      	bx	lr
 800fbb2:	bf00      	nop
 800fbb4:	2400e050 	.word	0x2400e050

0800fbb8 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800fbb8:	b590      	push	{r4, r7, lr}
 800fbba:	b085      	sub	sp, #20
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800fbc0:	4b45      	ldr	r3, [pc, #276]	@ (800fcd8 <plug_holes+0x120>)
 800fbc2:	681b      	ldr	r3, [r3, #0]
 800fbc4:	687a      	ldr	r2, [r7, #4]
 800fbc6:	429a      	cmp	r2, r3
 800fbc8:	d206      	bcs.n	800fbd8 <plug_holes+0x20>
 800fbca:	4b44      	ldr	r3, [pc, #272]	@ (800fcdc <plug_holes+0x124>)
 800fbcc:	f240 12df 	movw	r2, #479	@ 0x1df
 800fbd0:	4943      	ldr	r1, [pc, #268]	@ (800fce0 <plug_holes+0x128>)
 800fbd2:	4844      	ldr	r0, [pc, #272]	@ (800fce4 <plug_holes+0x12c>)
 800fbd4:	f00a fbbe 	bl	801a354 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800fbd8:	4b43      	ldr	r3, [pc, #268]	@ (800fce8 <plug_holes+0x130>)
 800fbda:	681b      	ldr	r3, [r3, #0]
 800fbdc:	687a      	ldr	r2, [r7, #4]
 800fbde:	429a      	cmp	r2, r3
 800fbe0:	d306      	bcc.n	800fbf0 <plug_holes+0x38>
 800fbe2:	4b3e      	ldr	r3, [pc, #248]	@ (800fcdc <plug_holes+0x124>)
 800fbe4:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800fbe8:	4940      	ldr	r1, [pc, #256]	@ (800fcec <plug_holes+0x134>)
 800fbea:	483e      	ldr	r0, [pc, #248]	@ (800fce4 <plug_holes+0x12c>)
 800fbec:	f00a fbb2 	bl	801a354 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	791b      	ldrb	r3, [r3, #4]
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d006      	beq.n	800fc06 <plug_holes+0x4e>
 800fbf8:	4b38      	ldr	r3, [pc, #224]	@ (800fcdc <plug_holes+0x124>)
 800fbfa:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800fbfe:	493c      	ldr	r1, [pc, #240]	@ (800fcf0 <plug_holes+0x138>)
 800fc00:	4838      	ldr	r0, [pc, #224]	@ (800fce4 <plug_holes+0x12c>)
 800fc02:	f00a fba7 	bl	801a354 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	881b      	ldrh	r3, [r3, #0]
 800fc0a:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800fc0e:	d906      	bls.n	800fc1e <plug_holes+0x66>
 800fc10:	4b32      	ldr	r3, [pc, #200]	@ (800fcdc <plug_holes+0x124>)
 800fc12:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800fc16:	4937      	ldr	r1, [pc, #220]	@ (800fcf4 <plug_holes+0x13c>)
 800fc18:	4832      	ldr	r0, [pc, #200]	@ (800fce4 <plug_holes+0x12c>)
 800fc1a:	f00a fb9b 	bl	801a354 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	881b      	ldrh	r3, [r3, #0]
 800fc22:	4618      	mov	r0, r3
 800fc24:	f7ff ffa4 	bl	800fb70 <ptr_to_mem>
 800fc28:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800fc2a:	687a      	ldr	r2, [r7, #4]
 800fc2c:	68fb      	ldr	r3, [r7, #12]
 800fc2e:	429a      	cmp	r2, r3
 800fc30:	d024      	beq.n	800fc7c <plug_holes+0xc4>
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	791b      	ldrb	r3, [r3, #4]
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d120      	bne.n	800fc7c <plug_holes+0xc4>
 800fc3a:	4b2b      	ldr	r3, [pc, #172]	@ (800fce8 <plug_holes+0x130>)
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	68fa      	ldr	r2, [r7, #12]
 800fc40:	429a      	cmp	r2, r3
 800fc42:	d01b      	beq.n	800fc7c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800fc44:	4b2c      	ldr	r3, [pc, #176]	@ (800fcf8 <plug_holes+0x140>)
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	68fa      	ldr	r2, [r7, #12]
 800fc4a:	429a      	cmp	r2, r3
 800fc4c:	d102      	bne.n	800fc54 <plug_holes+0x9c>
      lfree = mem;
 800fc4e:	4a2a      	ldr	r2, [pc, #168]	@ (800fcf8 <plug_holes+0x140>)
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800fc54:	68fb      	ldr	r3, [r7, #12]
 800fc56:	881a      	ldrh	r2, [r3, #0]
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	881b      	ldrh	r3, [r3, #0]
 800fc60:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800fc64:	d00a      	beq.n	800fc7c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	881b      	ldrh	r3, [r3, #0]
 800fc6a:	4618      	mov	r0, r3
 800fc6c:	f7ff ff80 	bl	800fb70 <ptr_to_mem>
 800fc70:	4604      	mov	r4, r0
 800fc72:	6878      	ldr	r0, [r7, #4]
 800fc74:	f7ff ff8e 	bl	800fb94 <mem_to_ptr>
 800fc78:	4603      	mov	r3, r0
 800fc7a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	885b      	ldrh	r3, [r3, #2]
 800fc80:	4618      	mov	r0, r3
 800fc82:	f7ff ff75 	bl	800fb70 <ptr_to_mem>
 800fc86:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800fc88:	68ba      	ldr	r2, [r7, #8]
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	429a      	cmp	r2, r3
 800fc8e:	d01f      	beq.n	800fcd0 <plug_holes+0x118>
 800fc90:	68bb      	ldr	r3, [r7, #8]
 800fc92:	791b      	ldrb	r3, [r3, #4]
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d11b      	bne.n	800fcd0 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800fc98:	4b17      	ldr	r3, [pc, #92]	@ (800fcf8 <plug_holes+0x140>)
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	687a      	ldr	r2, [r7, #4]
 800fc9e:	429a      	cmp	r2, r3
 800fca0:	d102      	bne.n	800fca8 <plug_holes+0xf0>
      lfree = pmem;
 800fca2:	4a15      	ldr	r2, [pc, #84]	@ (800fcf8 <plug_holes+0x140>)
 800fca4:	68bb      	ldr	r3, [r7, #8]
 800fca6:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	881a      	ldrh	r2, [r3, #0]
 800fcac:	68bb      	ldr	r3, [r7, #8]
 800fcae:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	881b      	ldrh	r3, [r3, #0]
 800fcb4:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800fcb8:	d00a      	beq.n	800fcd0 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	881b      	ldrh	r3, [r3, #0]
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	f7ff ff56 	bl	800fb70 <ptr_to_mem>
 800fcc4:	4604      	mov	r4, r0
 800fcc6:	68b8      	ldr	r0, [r7, #8]
 800fcc8:	f7ff ff64 	bl	800fb94 <mem_to_ptr>
 800fccc:	4603      	mov	r3, r0
 800fcce:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800fcd0:	bf00      	nop
 800fcd2:	3714      	adds	r7, #20
 800fcd4:	46bd      	mov	sp, r7
 800fcd6:	bd90      	pop	{r4, r7, pc}
 800fcd8:	2400e050 	.word	0x2400e050
 800fcdc:	0801b3b0 	.word	0x0801b3b0
 800fce0:	0801b3e0 	.word	0x0801b3e0
 800fce4:	0801b3f8 	.word	0x0801b3f8
 800fce8:	2400e054 	.word	0x2400e054
 800fcec:	0801b420 	.word	0x0801b420
 800fcf0:	0801b43c 	.word	0x0801b43c
 800fcf4:	0801b458 	.word	0x0801b458
 800fcf8:	2400e05c 	.word	0x2400e05c

0800fcfc <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	b082      	sub	sp, #8
 800fd00:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800fd02:	4b1d      	ldr	r3, [pc, #116]	@ (800fd78 <mem_init+0x7c>)
 800fd04:	4a1d      	ldr	r2, [pc, #116]	@ (800fd7c <mem_init+0x80>)
 800fd06:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800fd08:	4b1b      	ldr	r3, [pc, #108]	@ (800fd78 <mem_init+0x7c>)
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 800fd14:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	2200      	movs	r2, #0
 800fd1a:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	2200      	movs	r2, #0
 800fd20:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800fd22:	f44f 5020 	mov.w	r0, #10240	@ 0x2800
 800fd26:	f7ff ff23 	bl	800fb70 <ptr_to_mem>
 800fd2a:	4603      	mov	r3, r0
 800fd2c:	4a14      	ldr	r2, [pc, #80]	@ (800fd80 <mem_init+0x84>)
 800fd2e:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800fd30:	4b13      	ldr	r3, [pc, #76]	@ (800fd80 <mem_init+0x84>)
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	2201      	movs	r2, #1
 800fd36:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800fd38:	4b11      	ldr	r3, [pc, #68]	@ (800fd80 <mem_init+0x84>)
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 800fd40:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800fd42:	4b0f      	ldr	r3, [pc, #60]	@ (800fd80 <mem_init+0x84>)
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 800fd4a:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800fd4c:	4b0a      	ldr	r3, [pc, #40]	@ (800fd78 <mem_init+0x7c>)
 800fd4e:	681b      	ldr	r3, [r3, #0]
 800fd50:	4a0c      	ldr	r2, [pc, #48]	@ (800fd84 <mem_init+0x88>)
 800fd52:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800fd54:	480c      	ldr	r0, [pc, #48]	@ (800fd88 <mem_init+0x8c>)
 800fd56:	f00a f98d 	bl	801a074 <sys_mutex_new>
 800fd5a:	4603      	mov	r3, r0
 800fd5c:	2b00      	cmp	r3, #0
 800fd5e:	d006      	beq.n	800fd6e <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800fd60:	4b0a      	ldr	r3, [pc, #40]	@ (800fd8c <mem_init+0x90>)
 800fd62:	f240 221f 	movw	r2, #543	@ 0x21f
 800fd66:	490a      	ldr	r1, [pc, #40]	@ (800fd90 <mem_init+0x94>)
 800fd68:	480a      	ldr	r0, [pc, #40]	@ (800fd94 <mem_init+0x98>)
 800fd6a:	f00a faf3 	bl	801a354 <iprintf>
  }
}
 800fd6e:	bf00      	nop
 800fd70:	3708      	adds	r7, #8
 800fd72:	46bd      	mov	sp, r7
 800fd74:	bd80      	pop	{r7, pc}
 800fd76:	bf00      	nop
 800fd78:	2400e050 	.word	0x2400e050
 800fd7c:	30000200 	.word	0x30000200
 800fd80:	2400e054 	.word	0x2400e054
 800fd84:	2400e05c 	.word	0x2400e05c
 800fd88:	2400e058 	.word	0x2400e058
 800fd8c:	0801b3b0 	.word	0x0801b3b0
 800fd90:	0801b484 	.word	0x0801b484
 800fd94:	0801b3f8 	.word	0x0801b3f8

0800fd98 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800fd98:	b580      	push	{r7, lr}
 800fd9a:	b086      	sub	sp, #24
 800fd9c:	af00      	add	r7, sp, #0
 800fd9e:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800fda0:	6878      	ldr	r0, [r7, #4]
 800fda2:	f7ff fef7 	bl	800fb94 <mem_to_ptr>
 800fda6:	4603      	mov	r3, r0
 800fda8:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	881b      	ldrh	r3, [r3, #0]
 800fdae:	4618      	mov	r0, r3
 800fdb0:	f7ff fede 	bl	800fb70 <ptr_to_mem>
 800fdb4:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	885b      	ldrh	r3, [r3, #2]
 800fdba:	4618      	mov	r0, r3
 800fdbc:	f7ff fed8 	bl	800fb70 <ptr_to_mem>
 800fdc0:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	881b      	ldrh	r3, [r3, #0]
 800fdc6:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800fdca:	d818      	bhi.n	800fdfe <mem_link_valid+0x66>
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	885b      	ldrh	r3, [r3, #2]
 800fdd0:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800fdd4:	d813      	bhi.n	800fdfe <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800fdda:	8afa      	ldrh	r2, [r7, #22]
 800fddc:	429a      	cmp	r2, r3
 800fdde:	d004      	beq.n	800fdea <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	881b      	ldrh	r3, [r3, #0]
 800fde4:	8afa      	ldrh	r2, [r7, #22]
 800fde6:	429a      	cmp	r2, r3
 800fde8:	d109      	bne.n	800fdfe <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800fdea:	4b08      	ldr	r3, [pc, #32]	@ (800fe0c <mem_link_valid+0x74>)
 800fdec:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800fdee:	693a      	ldr	r2, [r7, #16]
 800fdf0:	429a      	cmp	r2, r3
 800fdf2:	d006      	beq.n	800fe02 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800fdf4:	693b      	ldr	r3, [r7, #16]
 800fdf6:	885b      	ldrh	r3, [r3, #2]
 800fdf8:	8afa      	ldrh	r2, [r7, #22]
 800fdfa:	429a      	cmp	r2, r3
 800fdfc:	d001      	beq.n	800fe02 <mem_link_valid+0x6a>
    return 0;
 800fdfe:	2300      	movs	r3, #0
 800fe00:	e000      	b.n	800fe04 <mem_link_valid+0x6c>
  }
  return 1;
 800fe02:	2301      	movs	r3, #1
}
 800fe04:	4618      	mov	r0, r3
 800fe06:	3718      	adds	r7, #24
 800fe08:	46bd      	mov	sp, r7
 800fe0a:	bd80      	pop	{r7, pc}
 800fe0c:	2400e054 	.word	0x2400e054

0800fe10 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800fe10:	b580      	push	{r7, lr}
 800fe12:	b088      	sub	sp, #32
 800fe14:	af00      	add	r7, sp, #0
 800fe16:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d070      	beq.n	800ff00 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	f003 0303 	and.w	r3, r3, #3
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d00d      	beq.n	800fe44 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800fe28:	4b37      	ldr	r3, [pc, #220]	@ (800ff08 <mem_free+0xf8>)
 800fe2a:	f240 2273 	movw	r2, #627	@ 0x273
 800fe2e:	4937      	ldr	r1, [pc, #220]	@ (800ff0c <mem_free+0xfc>)
 800fe30:	4837      	ldr	r0, [pc, #220]	@ (800ff10 <mem_free+0x100>)
 800fe32:	f00a fa8f 	bl	801a354 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800fe36:	f00a f96f 	bl	801a118 <sys_arch_protect>
 800fe3a:	60f8      	str	r0, [r7, #12]
 800fe3c:	68f8      	ldr	r0, [r7, #12]
 800fe3e:	f00a f979 	bl	801a134 <sys_arch_unprotect>
    return;
 800fe42:	e05e      	b.n	800ff02 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	3b08      	subs	r3, #8
 800fe48:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800fe4a:	4b32      	ldr	r3, [pc, #200]	@ (800ff14 <mem_free+0x104>)
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	69fa      	ldr	r2, [r7, #28]
 800fe50:	429a      	cmp	r2, r3
 800fe52:	d306      	bcc.n	800fe62 <mem_free+0x52>
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	f103 020c 	add.w	r2, r3, #12
 800fe5a:	4b2f      	ldr	r3, [pc, #188]	@ (800ff18 <mem_free+0x108>)
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	429a      	cmp	r2, r3
 800fe60:	d90d      	bls.n	800fe7e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800fe62:	4b29      	ldr	r3, [pc, #164]	@ (800ff08 <mem_free+0xf8>)
 800fe64:	f240 227f 	movw	r2, #639	@ 0x27f
 800fe68:	492c      	ldr	r1, [pc, #176]	@ (800ff1c <mem_free+0x10c>)
 800fe6a:	4829      	ldr	r0, [pc, #164]	@ (800ff10 <mem_free+0x100>)
 800fe6c:	f00a fa72 	bl	801a354 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800fe70:	f00a f952 	bl	801a118 <sys_arch_protect>
 800fe74:	6138      	str	r0, [r7, #16]
 800fe76:	6938      	ldr	r0, [r7, #16]
 800fe78:	f00a f95c 	bl	801a134 <sys_arch_unprotect>
    return;
 800fe7c:	e041      	b.n	800ff02 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800fe7e:	4828      	ldr	r0, [pc, #160]	@ (800ff20 <mem_free+0x110>)
 800fe80:	f00a f90e 	bl	801a0a0 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800fe84:	69fb      	ldr	r3, [r7, #28]
 800fe86:	791b      	ldrb	r3, [r3, #4]
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d110      	bne.n	800feae <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800fe8c:	4b1e      	ldr	r3, [pc, #120]	@ (800ff08 <mem_free+0xf8>)
 800fe8e:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800fe92:	4924      	ldr	r1, [pc, #144]	@ (800ff24 <mem_free+0x114>)
 800fe94:	481e      	ldr	r0, [pc, #120]	@ (800ff10 <mem_free+0x100>)
 800fe96:	f00a fa5d 	bl	801a354 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800fe9a:	4821      	ldr	r0, [pc, #132]	@ (800ff20 <mem_free+0x110>)
 800fe9c:	f00a f90f 	bl	801a0be <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800fea0:	f00a f93a 	bl	801a118 <sys_arch_protect>
 800fea4:	6178      	str	r0, [r7, #20]
 800fea6:	6978      	ldr	r0, [r7, #20]
 800fea8:	f00a f944 	bl	801a134 <sys_arch_unprotect>
    return;
 800feac:	e029      	b.n	800ff02 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800feae:	69f8      	ldr	r0, [r7, #28]
 800feb0:	f7ff ff72 	bl	800fd98 <mem_link_valid>
 800feb4:	4603      	mov	r3, r0
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d110      	bne.n	800fedc <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800feba:	4b13      	ldr	r3, [pc, #76]	@ (800ff08 <mem_free+0xf8>)
 800febc:	f240 2295 	movw	r2, #661	@ 0x295
 800fec0:	4919      	ldr	r1, [pc, #100]	@ (800ff28 <mem_free+0x118>)
 800fec2:	4813      	ldr	r0, [pc, #76]	@ (800ff10 <mem_free+0x100>)
 800fec4:	f00a fa46 	bl	801a354 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800fec8:	4815      	ldr	r0, [pc, #84]	@ (800ff20 <mem_free+0x110>)
 800feca:	f00a f8f8 	bl	801a0be <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800fece:	f00a f923 	bl	801a118 <sys_arch_protect>
 800fed2:	61b8      	str	r0, [r7, #24]
 800fed4:	69b8      	ldr	r0, [r7, #24]
 800fed6:	f00a f92d 	bl	801a134 <sys_arch_unprotect>
    return;
 800feda:	e012      	b.n	800ff02 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800fedc:	69fb      	ldr	r3, [r7, #28]
 800fede:	2200      	movs	r2, #0
 800fee0:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800fee2:	4b12      	ldr	r3, [pc, #72]	@ (800ff2c <mem_free+0x11c>)
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	69fa      	ldr	r2, [r7, #28]
 800fee8:	429a      	cmp	r2, r3
 800feea:	d202      	bcs.n	800fef2 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800feec:	4a0f      	ldr	r2, [pc, #60]	@ (800ff2c <mem_free+0x11c>)
 800feee:	69fb      	ldr	r3, [r7, #28]
 800fef0:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800fef2:	69f8      	ldr	r0, [r7, #28]
 800fef4:	f7ff fe60 	bl	800fbb8 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800fef8:	4809      	ldr	r0, [pc, #36]	@ (800ff20 <mem_free+0x110>)
 800fefa:	f00a f8e0 	bl	801a0be <sys_mutex_unlock>
 800fefe:	e000      	b.n	800ff02 <mem_free+0xf2>
    return;
 800ff00:	bf00      	nop
}
 800ff02:	3720      	adds	r7, #32
 800ff04:	46bd      	mov	sp, r7
 800ff06:	bd80      	pop	{r7, pc}
 800ff08:	0801b3b0 	.word	0x0801b3b0
 800ff0c:	0801b4a0 	.word	0x0801b4a0
 800ff10:	0801b3f8 	.word	0x0801b3f8
 800ff14:	2400e050 	.word	0x2400e050
 800ff18:	2400e054 	.word	0x2400e054
 800ff1c:	0801b4c4 	.word	0x0801b4c4
 800ff20:	2400e058 	.word	0x2400e058
 800ff24:	0801b4e0 	.word	0x0801b4e0
 800ff28:	0801b508 	.word	0x0801b508
 800ff2c:	2400e05c 	.word	0x2400e05c

0800ff30 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b088      	sub	sp, #32
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	6078      	str	r0, [r7, #4]
 800ff38:	460b      	mov	r3, r1
 800ff3a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800ff3c:	887b      	ldrh	r3, [r7, #2]
 800ff3e:	3303      	adds	r3, #3
 800ff40:	b29b      	uxth	r3, r3
 800ff42:	f023 0303 	bic.w	r3, r3, #3
 800ff46:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800ff48:	8bfb      	ldrh	r3, [r7, #30]
 800ff4a:	2b0b      	cmp	r3, #11
 800ff4c:	d801      	bhi.n	800ff52 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800ff4e:	230c      	movs	r3, #12
 800ff50:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800ff52:	8bfb      	ldrh	r3, [r7, #30]
 800ff54:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800ff58:	d803      	bhi.n	800ff62 <mem_trim+0x32>
 800ff5a:	8bfa      	ldrh	r2, [r7, #30]
 800ff5c:	887b      	ldrh	r3, [r7, #2]
 800ff5e:	429a      	cmp	r2, r3
 800ff60:	d201      	bcs.n	800ff66 <mem_trim+0x36>
    return NULL;
 800ff62:	2300      	movs	r3, #0
 800ff64:	e0d8      	b.n	8010118 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800ff66:	4b6e      	ldr	r3, [pc, #440]	@ (8010120 <mem_trim+0x1f0>)
 800ff68:	681b      	ldr	r3, [r3, #0]
 800ff6a:	687a      	ldr	r2, [r7, #4]
 800ff6c:	429a      	cmp	r2, r3
 800ff6e:	d304      	bcc.n	800ff7a <mem_trim+0x4a>
 800ff70:	4b6c      	ldr	r3, [pc, #432]	@ (8010124 <mem_trim+0x1f4>)
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	687a      	ldr	r2, [r7, #4]
 800ff76:	429a      	cmp	r2, r3
 800ff78:	d306      	bcc.n	800ff88 <mem_trim+0x58>
 800ff7a:	4b6b      	ldr	r3, [pc, #428]	@ (8010128 <mem_trim+0x1f8>)
 800ff7c:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800ff80:	496a      	ldr	r1, [pc, #424]	@ (801012c <mem_trim+0x1fc>)
 800ff82:	486b      	ldr	r0, [pc, #428]	@ (8010130 <mem_trim+0x200>)
 800ff84:	f00a f9e6 	bl	801a354 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800ff88:	4b65      	ldr	r3, [pc, #404]	@ (8010120 <mem_trim+0x1f0>)
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	687a      	ldr	r2, [r7, #4]
 800ff8e:	429a      	cmp	r2, r3
 800ff90:	d304      	bcc.n	800ff9c <mem_trim+0x6c>
 800ff92:	4b64      	ldr	r3, [pc, #400]	@ (8010124 <mem_trim+0x1f4>)
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	687a      	ldr	r2, [r7, #4]
 800ff98:	429a      	cmp	r2, r3
 800ff9a:	d307      	bcc.n	800ffac <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800ff9c:	f00a f8bc 	bl	801a118 <sys_arch_protect>
 800ffa0:	60b8      	str	r0, [r7, #8]
 800ffa2:	68b8      	ldr	r0, [r7, #8]
 800ffa4:	f00a f8c6 	bl	801a134 <sys_arch_unprotect>
    return rmem;
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	e0b5      	b.n	8010118 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	3b08      	subs	r3, #8
 800ffb0:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800ffb2:	69b8      	ldr	r0, [r7, #24]
 800ffb4:	f7ff fdee 	bl	800fb94 <mem_to_ptr>
 800ffb8:	4603      	mov	r3, r0
 800ffba:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800ffbc:	69bb      	ldr	r3, [r7, #24]
 800ffbe:	881a      	ldrh	r2, [r3, #0]
 800ffc0:	8afb      	ldrh	r3, [r7, #22]
 800ffc2:	1ad3      	subs	r3, r2, r3
 800ffc4:	b29b      	uxth	r3, r3
 800ffc6:	3b08      	subs	r3, #8
 800ffc8:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800ffca:	8bfa      	ldrh	r2, [r7, #30]
 800ffcc:	8abb      	ldrh	r3, [r7, #20]
 800ffce:	429a      	cmp	r2, r3
 800ffd0:	d906      	bls.n	800ffe0 <mem_trim+0xb0>
 800ffd2:	4b55      	ldr	r3, [pc, #340]	@ (8010128 <mem_trim+0x1f8>)
 800ffd4:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800ffd8:	4956      	ldr	r1, [pc, #344]	@ (8010134 <mem_trim+0x204>)
 800ffda:	4855      	ldr	r0, [pc, #340]	@ (8010130 <mem_trim+0x200>)
 800ffdc:	f00a f9ba 	bl	801a354 <iprintf>
  if (newsize > size) {
 800ffe0:	8bfa      	ldrh	r2, [r7, #30]
 800ffe2:	8abb      	ldrh	r3, [r7, #20]
 800ffe4:	429a      	cmp	r2, r3
 800ffe6:	d901      	bls.n	800ffec <mem_trim+0xbc>
    /* not supported */
    return NULL;
 800ffe8:	2300      	movs	r3, #0
 800ffea:	e095      	b.n	8010118 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 800ffec:	8bfa      	ldrh	r2, [r7, #30]
 800ffee:	8abb      	ldrh	r3, [r7, #20]
 800fff0:	429a      	cmp	r2, r3
 800fff2:	d101      	bne.n	800fff8 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	e08f      	b.n	8010118 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800fff8:	484f      	ldr	r0, [pc, #316]	@ (8010138 <mem_trim+0x208>)
 800fffa:	f00a f851 	bl	801a0a0 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800fffe:	69bb      	ldr	r3, [r7, #24]
 8010000:	881b      	ldrh	r3, [r3, #0]
 8010002:	4618      	mov	r0, r3
 8010004:	f7ff fdb4 	bl	800fb70 <ptr_to_mem>
 8010008:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 801000a:	693b      	ldr	r3, [r7, #16]
 801000c:	791b      	ldrb	r3, [r3, #4]
 801000e:	2b00      	cmp	r3, #0
 8010010:	d13f      	bne.n	8010092 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8010012:	69bb      	ldr	r3, [r7, #24]
 8010014:	881b      	ldrh	r3, [r3, #0]
 8010016:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801001a:	d106      	bne.n	801002a <mem_trim+0xfa>
 801001c:	4b42      	ldr	r3, [pc, #264]	@ (8010128 <mem_trim+0x1f8>)
 801001e:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8010022:	4946      	ldr	r1, [pc, #280]	@ (801013c <mem_trim+0x20c>)
 8010024:	4842      	ldr	r0, [pc, #264]	@ (8010130 <mem_trim+0x200>)
 8010026:	f00a f995 	bl	801a354 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 801002a:	693b      	ldr	r3, [r7, #16]
 801002c:	881b      	ldrh	r3, [r3, #0]
 801002e:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8010030:	8afa      	ldrh	r2, [r7, #22]
 8010032:	8bfb      	ldrh	r3, [r7, #30]
 8010034:	4413      	add	r3, r2
 8010036:	b29b      	uxth	r3, r3
 8010038:	3308      	adds	r3, #8
 801003a:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 801003c:	4b40      	ldr	r3, [pc, #256]	@ (8010140 <mem_trim+0x210>)
 801003e:	681b      	ldr	r3, [r3, #0]
 8010040:	693a      	ldr	r2, [r7, #16]
 8010042:	429a      	cmp	r2, r3
 8010044:	d106      	bne.n	8010054 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8010046:	89fb      	ldrh	r3, [r7, #14]
 8010048:	4618      	mov	r0, r3
 801004a:	f7ff fd91 	bl	800fb70 <ptr_to_mem>
 801004e:	4603      	mov	r3, r0
 8010050:	4a3b      	ldr	r2, [pc, #236]	@ (8010140 <mem_trim+0x210>)
 8010052:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8010054:	89fb      	ldrh	r3, [r7, #14]
 8010056:	4618      	mov	r0, r3
 8010058:	f7ff fd8a 	bl	800fb70 <ptr_to_mem>
 801005c:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 801005e:	693b      	ldr	r3, [r7, #16]
 8010060:	2200      	movs	r2, #0
 8010062:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8010064:	693b      	ldr	r3, [r7, #16]
 8010066:	89ba      	ldrh	r2, [r7, #12]
 8010068:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 801006a:	693b      	ldr	r3, [r7, #16]
 801006c:	8afa      	ldrh	r2, [r7, #22]
 801006e:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8010070:	69bb      	ldr	r3, [r7, #24]
 8010072:	89fa      	ldrh	r2, [r7, #14]
 8010074:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010076:	693b      	ldr	r3, [r7, #16]
 8010078:	881b      	ldrh	r3, [r3, #0]
 801007a:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801007e:	d047      	beq.n	8010110 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010080:	693b      	ldr	r3, [r7, #16]
 8010082:	881b      	ldrh	r3, [r3, #0]
 8010084:	4618      	mov	r0, r3
 8010086:	f7ff fd73 	bl	800fb70 <ptr_to_mem>
 801008a:	4602      	mov	r2, r0
 801008c:	89fb      	ldrh	r3, [r7, #14]
 801008e:	8053      	strh	r3, [r2, #2]
 8010090:	e03e      	b.n	8010110 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8010092:	8bfb      	ldrh	r3, [r7, #30]
 8010094:	f103 0214 	add.w	r2, r3, #20
 8010098:	8abb      	ldrh	r3, [r7, #20]
 801009a:	429a      	cmp	r2, r3
 801009c:	d838      	bhi.n	8010110 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801009e:	8afa      	ldrh	r2, [r7, #22]
 80100a0:	8bfb      	ldrh	r3, [r7, #30]
 80100a2:	4413      	add	r3, r2
 80100a4:	b29b      	uxth	r3, r3
 80100a6:	3308      	adds	r3, #8
 80100a8:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80100aa:	69bb      	ldr	r3, [r7, #24]
 80100ac:	881b      	ldrh	r3, [r3, #0]
 80100ae:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80100b2:	d106      	bne.n	80100c2 <mem_trim+0x192>
 80100b4:	4b1c      	ldr	r3, [pc, #112]	@ (8010128 <mem_trim+0x1f8>)
 80100b6:	f240 3216 	movw	r2, #790	@ 0x316
 80100ba:	4920      	ldr	r1, [pc, #128]	@ (801013c <mem_trim+0x20c>)
 80100bc:	481c      	ldr	r0, [pc, #112]	@ (8010130 <mem_trim+0x200>)
 80100be:	f00a f949 	bl	801a354 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80100c2:	89fb      	ldrh	r3, [r7, #14]
 80100c4:	4618      	mov	r0, r3
 80100c6:	f7ff fd53 	bl	800fb70 <ptr_to_mem>
 80100ca:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80100cc:	4b1c      	ldr	r3, [pc, #112]	@ (8010140 <mem_trim+0x210>)
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	693a      	ldr	r2, [r7, #16]
 80100d2:	429a      	cmp	r2, r3
 80100d4:	d202      	bcs.n	80100dc <mem_trim+0x1ac>
      lfree = mem2;
 80100d6:	4a1a      	ldr	r2, [pc, #104]	@ (8010140 <mem_trim+0x210>)
 80100d8:	693b      	ldr	r3, [r7, #16]
 80100da:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80100dc:	693b      	ldr	r3, [r7, #16]
 80100de:	2200      	movs	r2, #0
 80100e0:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80100e2:	69bb      	ldr	r3, [r7, #24]
 80100e4:	881a      	ldrh	r2, [r3, #0]
 80100e6:	693b      	ldr	r3, [r7, #16]
 80100e8:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80100ea:	693b      	ldr	r3, [r7, #16]
 80100ec:	8afa      	ldrh	r2, [r7, #22]
 80100ee:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80100f0:	69bb      	ldr	r3, [r7, #24]
 80100f2:	89fa      	ldrh	r2, [r7, #14]
 80100f4:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80100f6:	693b      	ldr	r3, [r7, #16]
 80100f8:	881b      	ldrh	r3, [r3, #0]
 80100fa:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80100fe:	d007      	beq.n	8010110 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010100:	693b      	ldr	r3, [r7, #16]
 8010102:	881b      	ldrh	r3, [r3, #0]
 8010104:	4618      	mov	r0, r3
 8010106:	f7ff fd33 	bl	800fb70 <ptr_to_mem>
 801010a:	4602      	mov	r2, r0
 801010c:	89fb      	ldrh	r3, [r7, #14]
 801010e:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8010110:	4809      	ldr	r0, [pc, #36]	@ (8010138 <mem_trim+0x208>)
 8010112:	f009 ffd4 	bl	801a0be <sys_mutex_unlock>
  return rmem;
 8010116:	687b      	ldr	r3, [r7, #4]
}
 8010118:	4618      	mov	r0, r3
 801011a:	3720      	adds	r7, #32
 801011c:	46bd      	mov	sp, r7
 801011e:	bd80      	pop	{r7, pc}
 8010120:	2400e050 	.word	0x2400e050
 8010124:	2400e054 	.word	0x2400e054
 8010128:	0801b3b0 	.word	0x0801b3b0
 801012c:	0801b53c 	.word	0x0801b53c
 8010130:	0801b3f8 	.word	0x0801b3f8
 8010134:	0801b554 	.word	0x0801b554
 8010138:	2400e058 	.word	0x2400e058
 801013c:	0801b574 	.word	0x0801b574
 8010140:	2400e05c 	.word	0x2400e05c

08010144 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8010144:	b580      	push	{r7, lr}
 8010146:	b088      	sub	sp, #32
 8010148:	af00      	add	r7, sp, #0
 801014a:	4603      	mov	r3, r0
 801014c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801014e:	88fb      	ldrh	r3, [r7, #6]
 8010150:	2b00      	cmp	r3, #0
 8010152:	d101      	bne.n	8010158 <mem_malloc+0x14>
    return NULL;
 8010154:	2300      	movs	r3, #0
 8010156:	e0e2      	b.n	801031e <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8010158:	88fb      	ldrh	r3, [r7, #6]
 801015a:	3303      	adds	r3, #3
 801015c:	b29b      	uxth	r3, r3
 801015e:	f023 0303 	bic.w	r3, r3, #3
 8010162:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8010164:	8bbb      	ldrh	r3, [r7, #28]
 8010166:	2b0b      	cmp	r3, #11
 8010168:	d801      	bhi.n	801016e <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 801016a:	230c      	movs	r3, #12
 801016c:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 801016e:	8bbb      	ldrh	r3, [r7, #28]
 8010170:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8010174:	d803      	bhi.n	801017e <mem_malloc+0x3a>
 8010176:	8bba      	ldrh	r2, [r7, #28]
 8010178:	88fb      	ldrh	r3, [r7, #6]
 801017a:	429a      	cmp	r2, r3
 801017c:	d201      	bcs.n	8010182 <mem_malloc+0x3e>
    return NULL;
 801017e:	2300      	movs	r3, #0
 8010180:	e0cd      	b.n	801031e <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8010182:	4869      	ldr	r0, [pc, #420]	@ (8010328 <mem_malloc+0x1e4>)
 8010184:	f009 ff8c 	bl	801a0a0 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010188:	4b68      	ldr	r3, [pc, #416]	@ (801032c <mem_malloc+0x1e8>)
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	4618      	mov	r0, r3
 801018e:	f7ff fd01 	bl	800fb94 <mem_to_ptr>
 8010192:	4603      	mov	r3, r0
 8010194:	83fb      	strh	r3, [r7, #30]
 8010196:	e0b7      	b.n	8010308 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8010198:	8bfb      	ldrh	r3, [r7, #30]
 801019a:	4618      	mov	r0, r3
 801019c:	f7ff fce8 	bl	800fb70 <ptr_to_mem>
 80101a0:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80101a2:	697b      	ldr	r3, [r7, #20]
 80101a4:	791b      	ldrb	r3, [r3, #4]
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	f040 80a7 	bne.w	80102fa <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80101ac:	697b      	ldr	r3, [r7, #20]
 80101ae:	881b      	ldrh	r3, [r3, #0]
 80101b0:	461a      	mov	r2, r3
 80101b2:	8bfb      	ldrh	r3, [r7, #30]
 80101b4:	1ad3      	subs	r3, r2, r3
 80101b6:	f1a3 0208 	sub.w	r2, r3, #8
 80101ba:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80101bc:	429a      	cmp	r2, r3
 80101be:	f0c0 809c 	bcc.w	80102fa <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80101c2:	697b      	ldr	r3, [r7, #20]
 80101c4:	881b      	ldrh	r3, [r3, #0]
 80101c6:	461a      	mov	r2, r3
 80101c8:	8bfb      	ldrh	r3, [r7, #30]
 80101ca:	1ad3      	subs	r3, r2, r3
 80101cc:	f1a3 0208 	sub.w	r2, r3, #8
 80101d0:	8bbb      	ldrh	r3, [r7, #28]
 80101d2:	3314      	adds	r3, #20
 80101d4:	429a      	cmp	r2, r3
 80101d6:	d333      	bcc.n	8010240 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80101d8:	8bfa      	ldrh	r2, [r7, #30]
 80101da:	8bbb      	ldrh	r3, [r7, #28]
 80101dc:	4413      	add	r3, r2
 80101de:	b29b      	uxth	r3, r3
 80101e0:	3308      	adds	r3, #8
 80101e2:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80101e4:	8a7b      	ldrh	r3, [r7, #18]
 80101e6:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80101ea:	d106      	bne.n	80101fa <mem_malloc+0xb6>
 80101ec:	4b50      	ldr	r3, [pc, #320]	@ (8010330 <mem_malloc+0x1ec>)
 80101ee:	f240 3287 	movw	r2, #903	@ 0x387
 80101f2:	4950      	ldr	r1, [pc, #320]	@ (8010334 <mem_malloc+0x1f0>)
 80101f4:	4850      	ldr	r0, [pc, #320]	@ (8010338 <mem_malloc+0x1f4>)
 80101f6:	f00a f8ad 	bl	801a354 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80101fa:	8a7b      	ldrh	r3, [r7, #18]
 80101fc:	4618      	mov	r0, r3
 80101fe:	f7ff fcb7 	bl	800fb70 <ptr_to_mem>
 8010202:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	2200      	movs	r2, #0
 8010208:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 801020a:	697b      	ldr	r3, [r7, #20]
 801020c:	881a      	ldrh	r2, [r3, #0]
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	8bfa      	ldrh	r2, [r7, #30]
 8010216:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8010218:	697b      	ldr	r3, [r7, #20]
 801021a:	8a7a      	ldrh	r2, [r7, #18]
 801021c:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 801021e:	697b      	ldr	r3, [r7, #20]
 8010220:	2201      	movs	r2, #1
 8010222:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8010224:	68fb      	ldr	r3, [r7, #12]
 8010226:	881b      	ldrh	r3, [r3, #0]
 8010228:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801022c:	d00b      	beq.n	8010246 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	881b      	ldrh	r3, [r3, #0]
 8010232:	4618      	mov	r0, r3
 8010234:	f7ff fc9c 	bl	800fb70 <ptr_to_mem>
 8010238:	4602      	mov	r2, r0
 801023a:	8a7b      	ldrh	r3, [r7, #18]
 801023c:	8053      	strh	r3, [r2, #2]
 801023e:	e002      	b.n	8010246 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8010240:	697b      	ldr	r3, [r7, #20]
 8010242:	2201      	movs	r2, #1
 8010244:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8010246:	4b39      	ldr	r3, [pc, #228]	@ (801032c <mem_malloc+0x1e8>)
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	697a      	ldr	r2, [r7, #20]
 801024c:	429a      	cmp	r2, r3
 801024e:	d127      	bne.n	80102a0 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8010250:	4b36      	ldr	r3, [pc, #216]	@ (801032c <mem_malloc+0x1e8>)
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8010256:	e005      	b.n	8010264 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8010258:	69bb      	ldr	r3, [r7, #24]
 801025a:	881b      	ldrh	r3, [r3, #0]
 801025c:	4618      	mov	r0, r3
 801025e:	f7ff fc87 	bl	800fb70 <ptr_to_mem>
 8010262:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8010264:	69bb      	ldr	r3, [r7, #24]
 8010266:	791b      	ldrb	r3, [r3, #4]
 8010268:	2b00      	cmp	r3, #0
 801026a:	d004      	beq.n	8010276 <mem_malloc+0x132>
 801026c:	4b33      	ldr	r3, [pc, #204]	@ (801033c <mem_malloc+0x1f8>)
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	69ba      	ldr	r2, [r7, #24]
 8010272:	429a      	cmp	r2, r3
 8010274:	d1f0      	bne.n	8010258 <mem_malloc+0x114>
          }
          lfree = cur;
 8010276:	4a2d      	ldr	r2, [pc, #180]	@ (801032c <mem_malloc+0x1e8>)
 8010278:	69bb      	ldr	r3, [r7, #24]
 801027a:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 801027c:	4b2b      	ldr	r3, [pc, #172]	@ (801032c <mem_malloc+0x1e8>)
 801027e:	681a      	ldr	r2, [r3, #0]
 8010280:	4b2e      	ldr	r3, [pc, #184]	@ (801033c <mem_malloc+0x1f8>)
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	429a      	cmp	r2, r3
 8010286:	d00b      	beq.n	80102a0 <mem_malloc+0x15c>
 8010288:	4b28      	ldr	r3, [pc, #160]	@ (801032c <mem_malloc+0x1e8>)
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	791b      	ldrb	r3, [r3, #4]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d006      	beq.n	80102a0 <mem_malloc+0x15c>
 8010292:	4b27      	ldr	r3, [pc, #156]	@ (8010330 <mem_malloc+0x1ec>)
 8010294:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8010298:	4929      	ldr	r1, [pc, #164]	@ (8010340 <mem_malloc+0x1fc>)
 801029a:	4827      	ldr	r0, [pc, #156]	@ (8010338 <mem_malloc+0x1f4>)
 801029c:	f00a f85a 	bl	801a354 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80102a0:	4821      	ldr	r0, [pc, #132]	@ (8010328 <mem_malloc+0x1e4>)
 80102a2:	f009 ff0c 	bl	801a0be <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80102a6:	8bba      	ldrh	r2, [r7, #28]
 80102a8:	697b      	ldr	r3, [r7, #20]
 80102aa:	4413      	add	r3, r2
 80102ac:	3308      	adds	r3, #8
 80102ae:	4a23      	ldr	r2, [pc, #140]	@ (801033c <mem_malloc+0x1f8>)
 80102b0:	6812      	ldr	r2, [r2, #0]
 80102b2:	4293      	cmp	r3, r2
 80102b4:	d906      	bls.n	80102c4 <mem_malloc+0x180>
 80102b6:	4b1e      	ldr	r3, [pc, #120]	@ (8010330 <mem_malloc+0x1ec>)
 80102b8:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80102bc:	4921      	ldr	r1, [pc, #132]	@ (8010344 <mem_malloc+0x200>)
 80102be:	481e      	ldr	r0, [pc, #120]	@ (8010338 <mem_malloc+0x1f4>)
 80102c0:	f00a f848 	bl	801a354 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80102c4:	697b      	ldr	r3, [r7, #20]
 80102c6:	f003 0303 	and.w	r3, r3, #3
 80102ca:	2b00      	cmp	r3, #0
 80102cc:	d006      	beq.n	80102dc <mem_malloc+0x198>
 80102ce:	4b18      	ldr	r3, [pc, #96]	@ (8010330 <mem_malloc+0x1ec>)
 80102d0:	f240 32bb 	movw	r2, #955	@ 0x3bb
 80102d4:	491c      	ldr	r1, [pc, #112]	@ (8010348 <mem_malloc+0x204>)
 80102d6:	4818      	ldr	r0, [pc, #96]	@ (8010338 <mem_malloc+0x1f4>)
 80102d8:	f00a f83c 	bl	801a354 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80102dc:	697b      	ldr	r3, [r7, #20]
 80102de:	f003 0303 	and.w	r3, r3, #3
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d006      	beq.n	80102f4 <mem_malloc+0x1b0>
 80102e6:	4b12      	ldr	r3, [pc, #72]	@ (8010330 <mem_malloc+0x1ec>)
 80102e8:	f240 32bd 	movw	r2, #957	@ 0x3bd
 80102ec:	4917      	ldr	r1, [pc, #92]	@ (801034c <mem_malloc+0x208>)
 80102ee:	4812      	ldr	r0, [pc, #72]	@ (8010338 <mem_malloc+0x1f4>)
 80102f0:	f00a f830 	bl	801a354 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80102f4:	697b      	ldr	r3, [r7, #20]
 80102f6:	3308      	adds	r3, #8
 80102f8:	e011      	b.n	801031e <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 80102fa:	8bfb      	ldrh	r3, [r7, #30]
 80102fc:	4618      	mov	r0, r3
 80102fe:	f7ff fc37 	bl	800fb70 <ptr_to_mem>
 8010302:	4603      	mov	r3, r0
 8010304:	881b      	ldrh	r3, [r3, #0]
 8010306:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010308:	8bfa      	ldrh	r2, [r7, #30]
 801030a:	8bbb      	ldrh	r3, [r7, #28]
 801030c:	f5c3 5320 	rsb	r3, r3, #10240	@ 0x2800
 8010310:	429a      	cmp	r2, r3
 8010312:	f4ff af41 	bcc.w	8010198 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8010316:	4804      	ldr	r0, [pc, #16]	@ (8010328 <mem_malloc+0x1e4>)
 8010318:	f009 fed1 	bl	801a0be <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 801031c:	2300      	movs	r3, #0
}
 801031e:	4618      	mov	r0, r3
 8010320:	3720      	adds	r7, #32
 8010322:	46bd      	mov	sp, r7
 8010324:	bd80      	pop	{r7, pc}
 8010326:	bf00      	nop
 8010328:	2400e058 	.word	0x2400e058
 801032c:	2400e05c 	.word	0x2400e05c
 8010330:	0801b3b0 	.word	0x0801b3b0
 8010334:	0801b574 	.word	0x0801b574
 8010338:	0801b3f8 	.word	0x0801b3f8
 801033c:	2400e054 	.word	0x2400e054
 8010340:	0801b588 	.word	0x0801b588
 8010344:	0801b5a4 	.word	0x0801b5a4
 8010348:	0801b5d4 	.word	0x0801b5d4
 801034c:	0801b604 	.word	0x0801b604

08010350 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8010350:	b480      	push	{r7}
 8010352:	b085      	sub	sp, #20
 8010354:	af00      	add	r7, sp, #0
 8010356:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	689b      	ldr	r3, [r3, #8]
 801035c:	2200      	movs	r2, #0
 801035e:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	685b      	ldr	r3, [r3, #4]
 8010364:	3303      	adds	r3, #3
 8010366:	f023 0303 	bic.w	r3, r3, #3
 801036a:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 801036c:	2300      	movs	r3, #0
 801036e:	60fb      	str	r3, [r7, #12]
 8010370:	e011      	b.n	8010396 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	689b      	ldr	r3, [r3, #8]
 8010376:	681a      	ldr	r2, [r3, #0]
 8010378:	68bb      	ldr	r3, [r7, #8]
 801037a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	689b      	ldr	r3, [r3, #8]
 8010380:	68ba      	ldr	r2, [r7, #8]
 8010382:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	881b      	ldrh	r3, [r3, #0]
 8010388:	461a      	mov	r2, r3
 801038a:	68bb      	ldr	r3, [r7, #8]
 801038c:	4413      	add	r3, r2
 801038e:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	3301      	adds	r3, #1
 8010394:	60fb      	str	r3, [r7, #12]
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	885b      	ldrh	r3, [r3, #2]
 801039a:	461a      	mov	r2, r3
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	4293      	cmp	r3, r2
 80103a0:	dbe7      	blt.n	8010372 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 80103a2:	bf00      	nop
 80103a4:	bf00      	nop
 80103a6:	3714      	adds	r7, #20
 80103a8:	46bd      	mov	sp, r7
 80103aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ae:	4770      	bx	lr

080103b0 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 80103b0:	b580      	push	{r7, lr}
 80103b2:	b082      	sub	sp, #8
 80103b4:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80103b6:	2300      	movs	r3, #0
 80103b8:	80fb      	strh	r3, [r7, #6]
 80103ba:	e009      	b.n	80103d0 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 80103bc:	88fb      	ldrh	r3, [r7, #6]
 80103be:	4a08      	ldr	r2, [pc, #32]	@ (80103e0 <memp_init+0x30>)
 80103c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80103c4:	4618      	mov	r0, r3
 80103c6:	f7ff ffc3 	bl	8010350 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 80103ca:	88fb      	ldrh	r3, [r7, #6]
 80103cc:	3301      	adds	r3, #1
 80103ce:	80fb      	strh	r3, [r7, #6]
 80103d0:	88fb      	ldrh	r3, [r7, #6]
 80103d2:	2b0d      	cmp	r3, #13
 80103d4:	d9f2      	bls.n	80103bc <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 80103d6:	bf00      	nop
 80103d8:	bf00      	nop
 80103da:	3708      	adds	r7, #8
 80103dc:	46bd      	mov	sp, r7
 80103de:	bd80      	pop	{r7, pc}
 80103e0:	0801df38 	.word	0x0801df38

080103e4 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80103e4:	b580      	push	{r7, lr}
 80103e6:	b084      	sub	sp, #16
 80103e8:	af00      	add	r7, sp, #0
 80103ea:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 80103ec:	f009 fe94 	bl	801a118 <sys_arch_protect>
 80103f0:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	689b      	ldr	r3, [r3, #8]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80103fa:	68bb      	ldr	r3, [r7, #8]
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d015      	beq.n	801042c <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	689b      	ldr	r3, [r3, #8]
 8010404:	68ba      	ldr	r2, [r7, #8]
 8010406:	6812      	ldr	r2, [r2, #0]
 8010408:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 801040a:	68bb      	ldr	r3, [r7, #8]
 801040c:	f003 0303 	and.w	r3, r3, #3
 8010410:	2b00      	cmp	r3, #0
 8010412:	d006      	beq.n	8010422 <do_memp_malloc_pool+0x3e>
 8010414:	4b09      	ldr	r3, [pc, #36]	@ (801043c <do_memp_malloc_pool+0x58>)
 8010416:	f44f 728c 	mov.w	r2, #280	@ 0x118
 801041a:	4909      	ldr	r1, [pc, #36]	@ (8010440 <do_memp_malloc_pool+0x5c>)
 801041c:	4809      	ldr	r0, [pc, #36]	@ (8010444 <do_memp_malloc_pool+0x60>)
 801041e:	f009 ff99 	bl	801a354 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8010422:	68f8      	ldr	r0, [r7, #12]
 8010424:	f009 fe86 	bl	801a134 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8010428:	68bb      	ldr	r3, [r7, #8]
 801042a:	e003      	b.n	8010434 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 801042c:	68f8      	ldr	r0, [r7, #12]
 801042e:	f009 fe81 	bl	801a134 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8010432:	2300      	movs	r3, #0
}
 8010434:	4618      	mov	r0, r3
 8010436:	3710      	adds	r7, #16
 8010438:	46bd      	mov	sp, r7
 801043a:	bd80      	pop	{r7, pc}
 801043c:	0801b628 	.word	0x0801b628
 8010440:	0801b658 	.word	0x0801b658
 8010444:	0801b67c 	.word	0x0801b67c

08010448 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8010448:	b580      	push	{r7, lr}
 801044a:	b082      	sub	sp, #8
 801044c:	af00      	add	r7, sp, #0
 801044e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	2b00      	cmp	r3, #0
 8010454:	d106      	bne.n	8010464 <memp_malloc_pool+0x1c>
 8010456:	4b0a      	ldr	r3, [pc, #40]	@ (8010480 <memp_malloc_pool+0x38>)
 8010458:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 801045c:	4909      	ldr	r1, [pc, #36]	@ (8010484 <memp_malloc_pool+0x3c>)
 801045e:	480a      	ldr	r0, [pc, #40]	@ (8010488 <memp_malloc_pool+0x40>)
 8010460:	f009 ff78 	bl	801a354 <iprintf>
  if (desc == NULL) {
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	2b00      	cmp	r3, #0
 8010468:	d101      	bne.n	801046e <memp_malloc_pool+0x26>
    return NULL;
 801046a:	2300      	movs	r3, #0
 801046c:	e003      	b.n	8010476 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 801046e:	6878      	ldr	r0, [r7, #4]
 8010470:	f7ff ffb8 	bl	80103e4 <do_memp_malloc_pool>
 8010474:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8010476:	4618      	mov	r0, r3
 8010478:	3708      	adds	r7, #8
 801047a:	46bd      	mov	sp, r7
 801047c:	bd80      	pop	{r7, pc}
 801047e:	bf00      	nop
 8010480:	0801b628 	.word	0x0801b628
 8010484:	0801b6a4 	.word	0x0801b6a4
 8010488:	0801b67c 	.word	0x0801b67c

0801048c <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 801048c:	b580      	push	{r7, lr}
 801048e:	b084      	sub	sp, #16
 8010490:	af00      	add	r7, sp, #0
 8010492:	4603      	mov	r3, r0
 8010494:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8010496:	79fb      	ldrb	r3, [r7, #7]
 8010498:	2b0d      	cmp	r3, #13
 801049a:	d908      	bls.n	80104ae <memp_malloc+0x22>
 801049c:	4b0a      	ldr	r3, [pc, #40]	@ (80104c8 <memp_malloc+0x3c>)
 801049e:	f240 1257 	movw	r2, #343	@ 0x157
 80104a2:	490a      	ldr	r1, [pc, #40]	@ (80104cc <memp_malloc+0x40>)
 80104a4:	480a      	ldr	r0, [pc, #40]	@ (80104d0 <memp_malloc+0x44>)
 80104a6:	f009 ff55 	bl	801a354 <iprintf>
 80104aa:	2300      	movs	r3, #0
 80104ac:	e008      	b.n	80104c0 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 80104ae:	79fb      	ldrb	r3, [r7, #7]
 80104b0:	4a08      	ldr	r2, [pc, #32]	@ (80104d4 <memp_malloc+0x48>)
 80104b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80104b6:	4618      	mov	r0, r3
 80104b8:	f7ff ff94 	bl	80103e4 <do_memp_malloc_pool>
 80104bc:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 80104be:	68fb      	ldr	r3, [r7, #12]
}
 80104c0:	4618      	mov	r0, r3
 80104c2:	3710      	adds	r7, #16
 80104c4:	46bd      	mov	sp, r7
 80104c6:	bd80      	pop	{r7, pc}
 80104c8:	0801b628 	.word	0x0801b628
 80104cc:	0801b6b8 	.word	0x0801b6b8
 80104d0:	0801b67c 	.word	0x0801b67c
 80104d4:	0801df38 	.word	0x0801df38

080104d8 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 80104d8:	b580      	push	{r7, lr}
 80104da:	b084      	sub	sp, #16
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
 80104e0:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 80104e2:	683b      	ldr	r3, [r7, #0]
 80104e4:	f003 0303 	and.w	r3, r3, #3
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d006      	beq.n	80104fa <do_memp_free_pool+0x22>
 80104ec:	4b0d      	ldr	r3, [pc, #52]	@ (8010524 <do_memp_free_pool+0x4c>)
 80104ee:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 80104f2:	490d      	ldr	r1, [pc, #52]	@ (8010528 <do_memp_free_pool+0x50>)
 80104f4:	480d      	ldr	r0, [pc, #52]	@ (801052c <do_memp_free_pool+0x54>)
 80104f6:	f009 ff2d 	bl	801a354 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 80104fa:	683b      	ldr	r3, [r7, #0]
 80104fc:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 80104fe:	f009 fe0b 	bl	801a118 <sys_arch_protect>
 8010502:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	689b      	ldr	r3, [r3, #8]
 8010508:	681a      	ldr	r2, [r3, #0]
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	689b      	ldr	r3, [r3, #8]
 8010512:	68fa      	ldr	r2, [r7, #12]
 8010514:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8010516:	68b8      	ldr	r0, [r7, #8]
 8010518:	f009 fe0c 	bl	801a134 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 801051c:	bf00      	nop
 801051e:	3710      	adds	r7, #16
 8010520:	46bd      	mov	sp, r7
 8010522:	bd80      	pop	{r7, pc}
 8010524:	0801b628 	.word	0x0801b628
 8010528:	0801b6d8 	.word	0x0801b6d8
 801052c:	0801b67c 	.word	0x0801b67c

08010530 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8010530:	b580      	push	{r7, lr}
 8010532:	b082      	sub	sp, #8
 8010534:	af00      	add	r7, sp, #0
 8010536:	6078      	str	r0, [r7, #4]
 8010538:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	2b00      	cmp	r3, #0
 801053e:	d106      	bne.n	801054e <memp_free_pool+0x1e>
 8010540:	4b0a      	ldr	r3, [pc, #40]	@ (801056c <memp_free_pool+0x3c>)
 8010542:	f240 1295 	movw	r2, #405	@ 0x195
 8010546:	490a      	ldr	r1, [pc, #40]	@ (8010570 <memp_free_pool+0x40>)
 8010548:	480a      	ldr	r0, [pc, #40]	@ (8010574 <memp_free_pool+0x44>)
 801054a:	f009 ff03 	bl	801a354 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	2b00      	cmp	r3, #0
 8010552:	d007      	beq.n	8010564 <memp_free_pool+0x34>
 8010554:	683b      	ldr	r3, [r7, #0]
 8010556:	2b00      	cmp	r3, #0
 8010558:	d004      	beq.n	8010564 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801055a:	6839      	ldr	r1, [r7, #0]
 801055c:	6878      	ldr	r0, [r7, #4]
 801055e:	f7ff ffbb 	bl	80104d8 <do_memp_free_pool>
 8010562:	e000      	b.n	8010566 <memp_free_pool+0x36>
    return;
 8010564:	bf00      	nop
}
 8010566:	3708      	adds	r7, #8
 8010568:	46bd      	mov	sp, r7
 801056a:	bd80      	pop	{r7, pc}
 801056c:	0801b628 	.word	0x0801b628
 8010570:	0801b6a4 	.word	0x0801b6a4
 8010574:	0801b67c 	.word	0x0801b67c

08010578 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8010578:	b580      	push	{r7, lr}
 801057a:	b082      	sub	sp, #8
 801057c:	af00      	add	r7, sp, #0
 801057e:	4603      	mov	r3, r0
 8010580:	6039      	str	r1, [r7, #0]
 8010582:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8010584:	79fb      	ldrb	r3, [r7, #7]
 8010586:	2b0d      	cmp	r3, #13
 8010588:	d907      	bls.n	801059a <memp_free+0x22>
 801058a:	4b0c      	ldr	r3, [pc, #48]	@ (80105bc <memp_free+0x44>)
 801058c:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8010590:	490b      	ldr	r1, [pc, #44]	@ (80105c0 <memp_free+0x48>)
 8010592:	480c      	ldr	r0, [pc, #48]	@ (80105c4 <memp_free+0x4c>)
 8010594:	f009 fede 	bl	801a354 <iprintf>
 8010598:	e00c      	b.n	80105b4 <memp_free+0x3c>

  if (mem == NULL) {
 801059a:	683b      	ldr	r3, [r7, #0]
 801059c:	2b00      	cmp	r3, #0
 801059e:	d008      	beq.n	80105b2 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80105a0:	79fb      	ldrb	r3, [r7, #7]
 80105a2:	4a09      	ldr	r2, [pc, #36]	@ (80105c8 <memp_free+0x50>)
 80105a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80105a8:	6839      	ldr	r1, [r7, #0]
 80105aa:	4618      	mov	r0, r3
 80105ac:	f7ff ff94 	bl	80104d8 <do_memp_free_pool>
 80105b0:	e000      	b.n	80105b4 <memp_free+0x3c>
    return;
 80105b2:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80105b4:	3708      	adds	r7, #8
 80105b6:	46bd      	mov	sp, r7
 80105b8:	bd80      	pop	{r7, pc}
 80105ba:	bf00      	nop
 80105bc:	0801b628 	.word	0x0801b628
 80105c0:	0801b6f8 	.word	0x0801b6f8
 80105c4:	0801b67c 	.word	0x0801b67c
 80105c8:	0801df38 	.word	0x0801df38

080105cc <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 80105cc:	b480      	push	{r7}
 80105ce:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 80105d0:	bf00      	nop
 80105d2:	46bd      	mov	sp, r7
 80105d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d8:	4770      	bx	lr
	...

080105dc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 80105dc:	b580      	push	{r7, lr}
 80105de:	b086      	sub	sp, #24
 80105e0:	af00      	add	r7, sp, #0
 80105e2:	60f8      	str	r0, [r7, #12]
 80105e4:	60b9      	str	r1, [r7, #8]
 80105e6:	607a      	str	r2, [r7, #4]
 80105e8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 80105ea:	68fb      	ldr	r3, [r7, #12]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d108      	bne.n	8010602 <netif_add+0x26>
 80105f0:	4b57      	ldr	r3, [pc, #348]	@ (8010750 <netif_add+0x174>)
 80105f2:	f240 1227 	movw	r2, #295	@ 0x127
 80105f6:	4957      	ldr	r1, [pc, #348]	@ (8010754 <netif_add+0x178>)
 80105f8:	4857      	ldr	r0, [pc, #348]	@ (8010758 <netif_add+0x17c>)
 80105fa:	f009 feab 	bl	801a354 <iprintf>
 80105fe:	2300      	movs	r3, #0
 8010600:	e0a2      	b.n	8010748 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8010602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010604:	2b00      	cmp	r3, #0
 8010606:	d108      	bne.n	801061a <netif_add+0x3e>
 8010608:	4b51      	ldr	r3, [pc, #324]	@ (8010750 <netif_add+0x174>)
 801060a:	f44f 7294 	mov.w	r2, #296	@ 0x128
 801060e:	4953      	ldr	r1, [pc, #332]	@ (801075c <netif_add+0x180>)
 8010610:	4851      	ldr	r0, [pc, #324]	@ (8010758 <netif_add+0x17c>)
 8010612:	f009 fe9f 	bl	801a354 <iprintf>
 8010616:	2300      	movs	r3, #0
 8010618:	e096      	b.n	8010748 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801061a:	68bb      	ldr	r3, [r7, #8]
 801061c:	2b00      	cmp	r3, #0
 801061e:	d101      	bne.n	8010624 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8010620:	4b4f      	ldr	r3, [pc, #316]	@ (8010760 <netif_add+0x184>)
 8010622:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	2b00      	cmp	r3, #0
 8010628:	d101      	bne.n	801062e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801062a:	4b4d      	ldr	r3, [pc, #308]	@ (8010760 <netif_add+0x184>)
 801062c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801062e:	683b      	ldr	r3, [r7, #0]
 8010630:	2b00      	cmp	r3, #0
 8010632:	d101      	bne.n	8010638 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8010634:	4b4a      	ldr	r3, [pc, #296]	@ (8010760 <netif_add+0x184>)
 8010636:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8010638:	68fb      	ldr	r3, [r7, #12]
 801063a:	2200      	movs	r2, #0
 801063c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	2200      	movs	r2, #0
 8010642:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	2200      	movs	r2, #0
 8010648:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801064a:	68fb      	ldr	r3, [r7, #12]
 801064c:	4a45      	ldr	r2, [pc, #276]	@ (8010764 <netif_add+0x188>)
 801064e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8010650:	68fb      	ldr	r3, [r7, #12]
 8010652:	2200      	movs	r2, #0
 8010654:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	2200      	movs	r2, #0
 801065a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	2200      	movs	r2, #0
 8010662:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	6a3a      	ldr	r2, [r7, #32]
 8010668:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801066a:	4b3f      	ldr	r3, [pc, #252]	@ (8010768 <netif_add+0x18c>)
 801066c:	781a      	ldrb	r2, [r3, #0]
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010678:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801067a:	683b      	ldr	r3, [r7, #0]
 801067c:	687a      	ldr	r2, [r7, #4]
 801067e:	68b9      	ldr	r1, [r7, #8]
 8010680:	68f8      	ldr	r0, [r7, #12]
 8010682:	f000 f917 	bl	80108b4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8010686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010688:	68f8      	ldr	r0, [r7, #12]
 801068a:	4798      	blx	r3
 801068c:	4603      	mov	r3, r0
 801068e:	2b00      	cmp	r3, #0
 8010690:	d001      	beq.n	8010696 <netif_add+0xba>
    return NULL;
 8010692:	2300      	movs	r3, #0
 8010694:	e058      	b.n	8010748 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8010696:	68fb      	ldr	r3, [r7, #12]
 8010698:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801069c:	2bff      	cmp	r3, #255	@ 0xff
 801069e:	d103      	bne.n	80106a8 <netif_add+0xcc>
        netif->num = 0;
 80106a0:	68fb      	ldr	r3, [r7, #12]
 80106a2:	2200      	movs	r2, #0
 80106a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 80106a8:	2300      	movs	r3, #0
 80106aa:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80106ac:	4b2f      	ldr	r3, [pc, #188]	@ (801076c <netif_add+0x190>)
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	617b      	str	r3, [r7, #20]
 80106b2:	e02b      	b.n	801070c <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80106b4:	697a      	ldr	r2, [r7, #20]
 80106b6:	68fb      	ldr	r3, [r7, #12]
 80106b8:	429a      	cmp	r2, r3
 80106ba:	d106      	bne.n	80106ca <netif_add+0xee>
 80106bc:	4b24      	ldr	r3, [pc, #144]	@ (8010750 <netif_add+0x174>)
 80106be:	f240 128b 	movw	r2, #395	@ 0x18b
 80106c2:	492b      	ldr	r1, [pc, #172]	@ (8010770 <netif_add+0x194>)
 80106c4:	4824      	ldr	r0, [pc, #144]	@ (8010758 <netif_add+0x17c>)
 80106c6:	f009 fe45 	bl	801a354 <iprintf>
        num_netifs++;
 80106ca:	693b      	ldr	r3, [r7, #16]
 80106cc:	3301      	adds	r3, #1
 80106ce:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 80106d0:	693b      	ldr	r3, [r7, #16]
 80106d2:	2bff      	cmp	r3, #255	@ 0xff
 80106d4:	dd06      	ble.n	80106e4 <netif_add+0x108>
 80106d6:	4b1e      	ldr	r3, [pc, #120]	@ (8010750 <netif_add+0x174>)
 80106d8:	f240 128d 	movw	r2, #397	@ 0x18d
 80106dc:	4925      	ldr	r1, [pc, #148]	@ (8010774 <netif_add+0x198>)
 80106de:	481e      	ldr	r0, [pc, #120]	@ (8010758 <netif_add+0x17c>)
 80106e0:	f009 fe38 	bl	801a354 <iprintf>
        if (netif2->num == netif->num) {
 80106e4:	697b      	ldr	r3, [r7, #20]
 80106e6:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80106f0:	429a      	cmp	r2, r3
 80106f2:	d108      	bne.n	8010706 <netif_add+0x12a>
          netif->num++;
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80106fa:	3301      	adds	r3, #1
 80106fc:	b2da      	uxtb	r2, r3
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8010704:	e005      	b.n	8010712 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8010706:	697b      	ldr	r3, [r7, #20]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	617b      	str	r3, [r7, #20]
 801070c:	697b      	ldr	r3, [r7, #20]
 801070e:	2b00      	cmp	r3, #0
 8010710:	d1d0      	bne.n	80106b4 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8010712:	697b      	ldr	r3, [r7, #20]
 8010714:	2b00      	cmp	r3, #0
 8010716:	d1be      	bne.n	8010696 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801071e:	2bfe      	cmp	r3, #254	@ 0xfe
 8010720:	d103      	bne.n	801072a <netif_add+0x14e>
    netif_num = 0;
 8010722:	4b11      	ldr	r3, [pc, #68]	@ (8010768 <netif_add+0x18c>)
 8010724:	2200      	movs	r2, #0
 8010726:	701a      	strb	r2, [r3, #0]
 8010728:	e006      	b.n	8010738 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801072a:	68fb      	ldr	r3, [r7, #12]
 801072c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010730:	3301      	adds	r3, #1
 8010732:	b2da      	uxtb	r2, r3
 8010734:	4b0c      	ldr	r3, [pc, #48]	@ (8010768 <netif_add+0x18c>)
 8010736:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8010738:	4b0c      	ldr	r3, [pc, #48]	@ (801076c <netif_add+0x190>)
 801073a:	681a      	ldr	r2, [r3, #0]
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8010740:	4a0a      	ldr	r2, [pc, #40]	@ (801076c <netif_add+0x190>)
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8010746:	68fb      	ldr	r3, [r7, #12]
}
 8010748:	4618      	mov	r0, r3
 801074a:	3718      	adds	r7, #24
 801074c:	46bd      	mov	sp, r7
 801074e:	bd80      	pop	{r7, pc}
 8010750:	0801b714 	.word	0x0801b714
 8010754:	0801b7a8 	.word	0x0801b7a8
 8010758:	0801b764 	.word	0x0801b764
 801075c:	0801b7c4 	.word	0x0801b7c4
 8010760:	0801dfb0 	.word	0x0801dfb0
 8010764:	08010b8f 	.word	0x08010b8f
 8010768:	24014b6c 	.word	0x24014b6c
 801076c:	24014b64 	.word	0x24014b64
 8010770:	0801b7e8 	.word	0x0801b7e8
 8010774:	0801b7fc 	.word	0x0801b7fc

08010778 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8010778:	b580      	push	{r7, lr}
 801077a:	b082      	sub	sp, #8
 801077c:	af00      	add	r7, sp, #0
 801077e:	6078      	str	r0, [r7, #4]
 8010780:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8010782:	6839      	ldr	r1, [r7, #0]
 8010784:	6878      	ldr	r0, [r7, #4]
 8010786:	f002 fc87 	bl	8013098 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801078a:	6839      	ldr	r1, [r7, #0]
 801078c:	6878      	ldr	r0, [r7, #4]
 801078e:	f007 f8c7 	bl	8017920 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
 8010792:	6839      	ldr	r1, [r7, #0]
 8010794:	6878      	ldr	r0, [r7, #4]
 8010796:	f001 f901 	bl	801199c <raw_netif_ip_addr_changed>
#endif /* LWIP_RAW */
}
 801079a:	bf00      	nop
 801079c:	3708      	adds	r7, #8
 801079e:	46bd      	mov	sp, r7
 80107a0:	bd80      	pop	{r7, pc}
	...

080107a4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80107a4:	b580      	push	{r7, lr}
 80107a6:	b086      	sub	sp, #24
 80107a8:	af00      	add	r7, sp, #0
 80107aa:	60f8      	str	r0, [r7, #12]
 80107ac:	60b9      	str	r1, [r7, #8]
 80107ae:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80107b0:	68bb      	ldr	r3, [r7, #8]
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d106      	bne.n	80107c4 <netif_do_set_ipaddr+0x20>
 80107b6:	4b1d      	ldr	r3, [pc, #116]	@ (801082c <netif_do_set_ipaddr+0x88>)
 80107b8:	f240 12cb 	movw	r2, #459	@ 0x1cb
 80107bc:	491c      	ldr	r1, [pc, #112]	@ (8010830 <netif_do_set_ipaddr+0x8c>)
 80107be:	481d      	ldr	r0, [pc, #116]	@ (8010834 <netif_do_set_ipaddr+0x90>)
 80107c0:	f009 fdc8 	bl	801a354 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d106      	bne.n	80107d8 <netif_do_set_ipaddr+0x34>
 80107ca:	4b18      	ldr	r3, [pc, #96]	@ (801082c <netif_do_set_ipaddr+0x88>)
 80107cc:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 80107d0:	4917      	ldr	r1, [pc, #92]	@ (8010830 <netif_do_set_ipaddr+0x8c>)
 80107d2:	4818      	ldr	r0, [pc, #96]	@ (8010834 <netif_do_set_ipaddr+0x90>)
 80107d4:	f009 fdbe 	bl	801a354 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80107d8:	68bb      	ldr	r3, [r7, #8]
 80107da:	681a      	ldr	r2, [r3, #0]
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	3304      	adds	r3, #4
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	429a      	cmp	r2, r3
 80107e4:	d01c      	beq.n	8010820 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80107e6:	68bb      	ldr	r3, [r7, #8]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	3304      	adds	r3, #4
 80107f0:	681a      	ldr	r2, [r3, #0]
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80107f6:	f107 0314 	add.w	r3, r7, #20
 80107fa:	4619      	mov	r1, r3
 80107fc:	6878      	ldr	r0, [r7, #4]
 80107fe:	f7ff ffbb 	bl	8010778 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8010802:	68bb      	ldr	r3, [r7, #8]
 8010804:	2b00      	cmp	r3, #0
 8010806:	d002      	beq.n	801080e <netif_do_set_ipaddr+0x6a>
 8010808:	68bb      	ldr	r3, [r7, #8]
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	e000      	b.n	8010810 <netif_do_set_ipaddr+0x6c>
 801080e:	2300      	movs	r3, #0
 8010810:	68fa      	ldr	r2, [r7, #12]
 8010812:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8010814:	2101      	movs	r1, #1
 8010816:	68f8      	ldr	r0, [r7, #12]
 8010818:	f000 f8d2 	bl	80109c0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 801081c:	2301      	movs	r3, #1
 801081e:	e000      	b.n	8010822 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8010820:	2300      	movs	r3, #0
}
 8010822:	4618      	mov	r0, r3
 8010824:	3718      	adds	r7, #24
 8010826:	46bd      	mov	sp, r7
 8010828:	bd80      	pop	{r7, pc}
 801082a:	bf00      	nop
 801082c:	0801b714 	.word	0x0801b714
 8010830:	0801b82c 	.word	0x0801b82c
 8010834:	0801b764 	.word	0x0801b764

08010838 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8010838:	b480      	push	{r7}
 801083a:	b085      	sub	sp, #20
 801083c:	af00      	add	r7, sp, #0
 801083e:	60f8      	str	r0, [r7, #12]
 8010840:	60b9      	str	r1, [r7, #8]
 8010842:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8010844:	68bb      	ldr	r3, [r7, #8]
 8010846:	681a      	ldr	r2, [r3, #0]
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	3308      	adds	r3, #8
 801084c:	681b      	ldr	r3, [r3, #0]
 801084e:	429a      	cmp	r2, r3
 8010850:	d00a      	beq.n	8010868 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8010852:	68bb      	ldr	r3, [r7, #8]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d002      	beq.n	801085e <netif_do_set_netmask+0x26>
 8010858:	68bb      	ldr	r3, [r7, #8]
 801085a:	681b      	ldr	r3, [r3, #0]
 801085c:	e000      	b.n	8010860 <netif_do_set_netmask+0x28>
 801085e:	2300      	movs	r3, #0
 8010860:	68fa      	ldr	r2, [r7, #12]
 8010862:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8010864:	2301      	movs	r3, #1
 8010866:	e000      	b.n	801086a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8010868:	2300      	movs	r3, #0
}
 801086a:	4618      	mov	r0, r3
 801086c:	3714      	adds	r7, #20
 801086e:	46bd      	mov	sp, r7
 8010870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010874:	4770      	bx	lr

08010876 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8010876:	b480      	push	{r7}
 8010878:	b085      	sub	sp, #20
 801087a:	af00      	add	r7, sp, #0
 801087c:	60f8      	str	r0, [r7, #12]
 801087e:	60b9      	str	r1, [r7, #8]
 8010880:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8010882:	68bb      	ldr	r3, [r7, #8]
 8010884:	681a      	ldr	r2, [r3, #0]
 8010886:	68fb      	ldr	r3, [r7, #12]
 8010888:	330c      	adds	r3, #12
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	429a      	cmp	r2, r3
 801088e:	d00a      	beq.n	80108a6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8010890:	68bb      	ldr	r3, [r7, #8]
 8010892:	2b00      	cmp	r3, #0
 8010894:	d002      	beq.n	801089c <netif_do_set_gw+0x26>
 8010896:	68bb      	ldr	r3, [r7, #8]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	e000      	b.n	801089e <netif_do_set_gw+0x28>
 801089c:	2300      	movs	r3, #0
 801089e:	68fa      	ldr	r2, [r7, #12]
 80108a0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80108a2:	2301      	movs	r3, #1
 80108a4:	e000      	b.n	80108a8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80108a6:	2300      	movs	r3, #0
}
 80108a8:	4618      	mov	r0, r3
 80108aa:	3714      	adds	r7, #20
 80108ac:	46bd      	mov	sp, r7
 80108ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b2:	4770      	bx	lr

080108b4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80108b4:	b580      	push	{r7, lr}
 80108b6:	b088      	sub	sp, #32
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	60f8      	str	r0, [r7, #12]
 80108bc:	60b9      	str	r1, [r7, #8]
 80108be:	607a      	str	r2, [r7, #4]
 80108c0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80108c2:	2300      	movs	r3, #0
 80108c4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80108c6:	2300      	movs	r3, #0
 80108c8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80108ca:	68bb      	ldr	r3, [r7, #8]
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d101      	bne.n	80108d4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80108d0:	4b1c      	ldr	r3, [pc, #112]	@ (8010944 <netif_set_addr+0x90>)
 80108d2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d101      	bne.n	80108de <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80108da:	4b1a      	ldr	r3, [pc, #104]	@ (8010944 <netif_set_addr+0x90>)
 80108dc:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80108de:	683b      	ldr	r3, [r7, #0]
 80108e0:	2b00      	cmp	r3, #0
 80108e2:	d101      	bne.n	80108e8 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80108e4:	4b17      	ldr	r3, [pc, #92]	@ (8010944 <netif_set_addr+0x90>)
 80108e6:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80108e8:	68bb      	ldr	r3, [r7, #8]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d003      	beq.n	80108f6 <netif_set_addr+0x42>
 80108ee:	68bb      	ldr	r3, [r7, #8]
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d101      	bne.n	80108fa <netif_set_addr+0x46>
 80108f6:	2301      	movs	r3, #1
 80108f8:	e000      	b.n	80108fc <netif_set_addr+0x48>
 80108fa:	2300      	movs	r3, #0
 80108fc:	617b      	str	r3, [r7, #20]
  if (remove) {
 80108fe:	697b      	ldr	r3, [r7, #20]
 8010900:	2b00      	cmp	r3, #0
 8010902:	d006      	beq.n	8010912 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010904:	f107 0310 	add.w	r3, r7, #16
 8010908:	461a      	mov	r2, r3
 801090a:	68b9      	ldr	r1, [r7, #8]
 801090c:	68f8      	ldr	r0, [r7, #12]
 801090e:	f7ff ff49 	bl	80107a4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8010912:	69fa      	ldr	r2, [r7, #28]
 8010914:	6879      	ldr	r1, [r7, #4]
 8010916:	68f8      	ldr	r0, [r7, #12]
 8010918:	f7ff ff8e 	bl	8010838 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 801091c:	69ba      	ldr	r2, [r7, #24]
 801091e:	6839      	ldr	r1, [r7, #0]
 8010920:	68f8      	ldr	r0, [r7, #12]
 8010922:	f7ff ffa8 	bl	8010876 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8010926:	697b      	ldr	r3, [r7, #20]
 8010928:	2b00      	cmp	r3, #0
 801092a:	d106      	bne.n	801093a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801092c:	f107 0310 	add.w	r3, r7, #16
 8010930:	461a      	mov	r2, r3
 8010932:	68b9      	ldr	r1, [r7, #8]
 8010934:	68f8      	ldr	r0, [r7, #12]
 8010936:	f7ff ff35 	bl	80107a4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 801093a:	bf00      	nop
 801093c:	3720      	adds	r7, #32
 801093e:	46bd      	mov	sp, r7
 8010940:	bd80      	pop	{r7, pc}
 8010942:	bf00      	nop
 8010944:	0801dfb0 	.word	0x0801dfb0

08010948 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010948:	b480      	push	{r7}
 801094a:	b083      	sub	sp, #12
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8010950:	4a04      	ldr	r2, [pc, #16]	@ (8010964 <netif_set_default+0x1c>)
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8010956:	bf00      	nop
 8010958:	370c      	adds	r7, #12
 801095a:	46bd      	mov	sp, r7
 801095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010960:	4770      	bx	lr
 8010962:	bf00      	nop
 8010964:	24014b68 	.word	0x24014b68

08010968 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8010968:	b580      	push	{r7, lr}
 801096a:	b082      	sub	sp, #8
 801096c:	af00      	add	r7, sp, #0
 801096e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	2b00      	cmp	r3, #0
 8010974:	d107      	bne.n	8010986 <netif_set_up+0x1e>
 8010976:	4b0f      	ldr	r3, [pc, #60]	@ (80109b4 <netif_set_up+0x4c>)
 8010978:	f44f 7254 	mov.w	r2, #848	@ 0x350
 801097c:	490e      	ldr	r1, [pc, #56]	@ (80109b8 <netif_set_up+0x50>)
 801097e:	480f      	ldr	r0, [pc, #60]	@ (80109bc <netif_set_up+0x54>)
 8010980:	f009 fce8 	bl	801a354 <iprintf>
 8010984:	e013      	b.n	80109ae <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801098c:	f003 0301 	and.w	r3, r3, #1
 8010990:	2b00      	cmp	r3, #0
 8010992:	d10c      	bne.n	80109ae <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801099a:	f043 0301 	orr.w	r3, r3, #1
 801099e:	b2da      	uxtb	r2, r3
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80109a6:	2103      	movs	r1, #3
 80109a8:	6878      	ldr	r0, [r7, #4]
 80109aa:	f000 f809 	bl	80109c0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80109ae:	3708      	adds	r7, #8
 80109b0:	46bd      	mov	sp, r7
 80109b2:	bd80      	pop	{r7, pc}
 80109b4:	0801b714 	.word	0x0801b714
 80109b8:	0801b89c 	.word	0x0801b89c
 80109bc:	0801b764 	.word	0x0801b764

080109c0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80109c0:	b580      	push	{r7, lr}
 80109c2:	b082      	sub	sp, #8
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	6078      	str	r0, [r7, #4]
 80109c8:	460b      	mov	r3, r1
 80109ca:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d106      	bne.n	80109e0 <netif_issue_reports+0x20>
 80109d2:	4b18      	ldr	r3, [pc, #96]	@ (8010a34 <netif_issue_reports+0x74>)
 80109d4:	f240 326d 	movw	r2, #877	@ 0x36d
 80109d8:	4917      	ldr	r1, [pc, #92]	@ (8010a38 <netif_issue_reports+0x78>)
 80109da:	4818      	ldr	r0, [pc, #96]	@ (8010a3c <netif_issue_reports+0x7c>)
 80109dc:	f009 fcba 	bl	801a354 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80109e6:	f003 0304 	and.w	r3, r3, #4
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d01e      	beq.n	8010a2c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80109ee:	687b      	ldr	r3, [r7, #4]
 80109f0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80109f4:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d017      	beq.n	8010a2c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80109fc:	78fb      	ldrb	r3, [r7, #3]
 80109fe:	f003 0301 	and.w	r3, r3, #1
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d013      	beq.n	8010a2e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	3304      	adds	r3, #4
 8010a0a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d00e      	beq.n	8010a2e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010a16:	f003 0308 	and.w	r3, r3, #8
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d007      	beq.n	8010a2e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	3304      	adds	r3, #4
 8010a22:	4619      	mov	r1, r3
 8010a24:	6878      	ldr	r0, [r7, #4]
 8010a26:	f007 fee5 	bl	80187f4 <etharp_request>
 8010a2a:	e000      	b.n	8010a2e <netif_issue_reports+0x6e>
    return;
 8010a2c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8010a2e:	3708      	adds	r7, #8
 8010a30:	46bd      	mov	sp, r7
 8010a32:	bd80      	pop	{r7, pc}
 8010a34:	0801b714 	.word	0x0801b714
 8010a38:	0801b8b8 	.word	0x0801b8b8
 8010a3c:	0801b764 	.word	0x0801b764

08010a40 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8010a40:	b580      	push	{r7, lr}
 8010a42:	b082      	sub	sp, #8
 8010a44:	af00      	add	r7, sp, #0
 8010a46:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d107      	bne.n	8010a5e <netif_set_down+0x1e>
 8010a4e:	4b12      	ldr	r3, [pc, #72]	@ (8010a98 <netif_set_down+0x58>)
 8010a50:	f240 329b 	movw	r2, #923	@ 0x39b
 8010a54:	4911      	ldr	r1, [pc, #68]	@ (8010a9c <netif_set_down+0x5c>)
 8010a56:	4812      	ldr	r0, [pc, #72]	@ (8010aa0 <netif_set_down+0x60>)
 8010a58:	f009 fc7c 	bl	801a354 <iprintf>
 8010a5c:	e019      	b.n	8010a92 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010a64:	f003 0301 	and.w	r3, r3, #1
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d012      	beq.n	8010a92 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010a72:	f023 0301 	bic.w	r3, r3, #1
 8010a76:	b2da      	uxtb	r2, r3
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010a84:	f003 0308 	and.w	r3, r3, #8
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d002      	beq.n	8010a92 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8010a8c:	6878      	ldr	r0, [r7, #4]
 8010a8e:	f007 fa6f 	bl	8017f70 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 8010a92:	3708      	adds	r7, #8
 8010a94:	46bd      	mov	sp, r7
 8010a96:	bd80      	pop	{r7, pc}
 8010a98:	0801b714 	.word	0x0801b714
 8010a9c:	0801b8dc 	.word	0x0801b8dc
 8010aa0:	0801b764 	.word	0x0801b764

08010aa4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 8010aa4:	b580      	push	{r7, lr}
 8010aa6:	b082      	sub	sp, #8
 8010aa8:	af00      	add	r7, sp, #0
 8010aaa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	2b00      	cmp	r3, #0
 8010ab0:	d107      	bne.n	8010ac2 <netif_set_link_up+0x1e>
 8010ab2:	4b13      	ldr	r3, [pc, #76]	@ (8010b00 <netif_set_link_up+0x5c>)
 8010ab4:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8010ab8:	4912      	ldr	r1, [pc, #72]	@ (8010b04 <netif_set_link_up+0x60>)
 8010aba:	4813      	ldr	r0, [pc, #76]	@ (8010b08 <netif_set_link_up+0x64>)
 8010abc:	f009 fc4a 	bl	801a354 <iprintf>
 8010ac0:	e01b      	b.n	8010afa <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010ac8:	f003 0304 	and.w	r3, r3, #4
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d114      	bne.n	8010afa <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010ad6:	f043 0304 	orr.w	r3, r3, #4
 8010ada:	b2da      	uxtb	r2, r3
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8010ae2:	2103      	movs	r1, #3
 8010ae4:	6878      	ldr	r0, [r7, #4]
 8010ae6:	f7ff ff6b 	bl	80109c0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	69db      	ldr	r3, [r3, #28]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d003      	beq.n	8010afa <netif_set_link_up+0x56>
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	69db      	ldr	r3, [r3, #28]
 8010af6:	6878      	ldr	r0, [r7, #4]
 8010af8:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8010afa:	3708      	adds	r7, #8
 8010afc:	46bd      	mov	sp, r7
 8010afe:	bd80      	pop	{r7, pc}
 8010b00:	0801b714 	.word	0x0801b714
 8010b04:	0801b8fc 	.word	0x0801b8fc
 8010b08:	0801b764 	.word	0x0801b764

08010b0c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8010b0c:	b580      	push	{r7, lr}
 8010b0e:	b082      	sub	sp, #8
 8010b10:	af00      	add	r7, sp, #0
 8010b12:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d107      	bne.n	8010b2a <netif_set_link_down+0x1e>
 8010b1a:	4b11      	ldr	r3, [pc, #68]	@ (8010b60 <netif_set_link_down+0x54>)
 8010b1c:	f240 4206 	movw	r2, #1030	@ 0x406
 8010b20:	4910      	ldr	r1, [pc, #64]	@ (8010b64 <netif_set_link_down+0x58>)
 8010b22:	4811      	ldr	r0, [pc, #68]	@ (8010b68 <netif_set_link_down+0x5c>)
 8010b24:	f009 fc16 	bl	801a354 <iprintf>
 8010b28:	e017      	b.n	8010b5a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010b30:	f003 0304 	and.w	r3, r3, #4
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d010      	beq.n	8010b5a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8010b3e:	f023 0304 	bic.w	r3, r3, #4
 8010b42:	b2da      	uxtb	r2, r3
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	69db      	ldr	r3, [r3, #28]
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d003      	beq.n	8010b5a <netif_set_link_down+0x4e>
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	69db      	ldr	r3, [r3, #28]
 8010b56:	6878      	ldr	r0, [r7, #4]
 8010b58:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8010b5a:	3708      	adds	r7, #8
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	bd80      	pop	{r7, pc}
 8010b60:	0801b714 	.word	0x0801b714
 8010b64:	0801b920 	.word	0x0801b920
 8010b68:	0801b764 	.word	0x0801b764

08010b6c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8010b6c:	b480      	push	{r7}
 8010b6e:	b083      	sub	sp, #12
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	6078      	str	r0, [r7, #4]
 8010b74:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d002      	beq.n	8010b82 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	683a      	ldr	r2, [r7, #0]
 8010b80:	61da      	str	r2, [r3, #28]
  }
}
 8010b82:	bf00      	nop
 8010b84:	370c      	adds	r7, #12
 8010b86:	46bd      	mov	sp, r7
 8010b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b8c:	4770      	bx	lr

08010b8e <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8010b8e:	b480      	push	{r7}
 8010b90:	b085      	sub	sp, #20
 8010b92:	af00      	add	r7, sp, #0
 8010b94:	60f8      	str	r0, [r7, #12]
 8010b96:	60b9      	str	r1, [r7, #8]
 8010b98:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8010b9a:	f06f 030b 	mvn.w	r3, #11
}
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	3714      	adds	r7, #20
 8010ba2:	46bd      	mov	sp, r7
 8010ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba8:	4770      	bx	lr
	...

08010bac <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8010bac:	b480      	push	{r7}
 8010bae:	b085      	sub	sp, #20
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	4603      	mov	r3, r0
 8010bb4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8010bb6:	79fb      	ldrb	r3, [r7, #7]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d013      	beq.n	8010be4 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8010bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8010bf4 <netif_get_by_index+0x48>)
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	60fb      	str	r3, [r7, #12]
 8010bc2:	e00c      	b.n	8010bde <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010bca:	3301      	adds	r3, #1
 8010bcc:	b2db      	uxtb	r3, r3
 8010bce:	79fa      	ldrb	r2, [r7, #7]
 8010bd0:	429a      	cmp	r2, r3
 8010bd2:	d101      	bne.n	8010bd8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	e006      	b.n	8010be6 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	681b      	ldr	r3, [r3, #0]
 8010bdc:	60fb      	str	r3, [r7, #12]
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d1ef      	bne.n	8010bc4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8010be4:	2300      	movs	r3, #0
}
 8010be6:	4618      	mov	r0, r3
 8010be8:	3714      	adds	r7, #20
 8010bea:	46bd      	mov	sp, r7
 8010bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bf0:	4770      	bx	lr
 8010bf2:	bf00      	nop
 8010bf4:	24014b64 	.word	0x24014b64

08010bf8 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8010bf8:	b580      	push	{r7, lr}
 8010bfa:	b082      	sub	sp, #8
 8010bfc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8010bfe:	f009 fa8b 	bl	801a118 <sys_arch_protect>
 8010c02:	6038      	str	r0, [r7, #0]
 8010c04:	4b0d      	ldr	r3, [pc, #52]	@ (8010c3c <pbuf_free_ooseq+0x44>)
 8010c06:	2200      	movs	r2, #0
 8010c08:	701a      	strb	r2, [r3, #0]
 8010c0a:	6838      	ldr	r0, [r7, #0]
 8010c0c:	f009 fa92 	bl	801a134 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010c10:	4b0b      	ldr	r3, [pc, #44]	@ (8010c40 <pbuf_free_ooseq+0x48>)
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	607b      	str	r3, [r7, #4]
 8010c16:	e00a      	b.n	8010c2e <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d003      	beq.n	8010c28 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8010c20:	6878      	ldr	r0, [r7, #4]
 8010c22:	f002 fa77 	bl	8013114 <tcp_free_ooseq>
      return;
 8010c26:	e005      	b.n	8010c34 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	68db      	ldr	r3, [r3, #12]
 8010c2c:	607b      	str	r3, [r7, #4]
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d1f1      	bne.n	8010c18 <pbuf_free_ooseq+0x20>
    }
  }
}
 8010c34:	3708      	adds	r7, #8
 8010c36:	46bd      	mov	sp, r7
 8010c38:	bd80      	pop	{r7, pc}
 8010c3a:	bf00      	nop
 8010c3c:	24014b6d 	.word	0x24014b6d
 8010c40:	24014b80 	.word	0x24014b80

08010c44 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8010c44:	b580      	push	{r7, lr}
 8010c46:	b082      	sub	sp, #8
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8010c4c:	f7ff ffd4 	bl	8010bf8 <pbuf_free_ooseq>
}
 8010c50:	bf00      	nop
 8010c52:	3708      	adds	r7, #8
 8010c54:	46bd      	mov	sp, r7
 8010c56:	bd80      	pop	{r7, pc}

08010c58 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8010c58:	b580      	push	{r7, lr}
 8010c5a:	b082      	sub	sp, #8
 8010c5c:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8010c5e:	f009 fa5b 	bl	801a118 <sys_arch_protect>
 8010c62:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8010c64:	4b0f      	ldr	r3, [pc, #60]	@ (8010ca4 <pbuf_pool_is_empty+0x4c>)
 8010c66:	781b      	ldrb	r3, [r3, #0]
 8010c68:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8010c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8010ca4 <pbuf_pool_is_empty+0x4c>)
 8010c6c:	2201      	movs	r2, #1
 8010c6e:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8010c70:	6878      	ldr	r0, [r7, #4]
 8010c72:	f009 fa5f 	bl	801a134 <sys_arch_unprotect>

  if (!queued) {
 8010c76:	78fb      	ldrb	r3, [r7, #3]
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d10f      	bne.n	8010c9c <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8010c7c:	2100      	movs	r1, #0
 8010c7e:	480a      	ldr	r0, [pc, #40]	@ (8010ca8 <pbuf_pool_is_empty+0x50>)
 8010c80:	f7fe fdea 	bl	800f858 <tcpip_try_callback>
 8010c84:	4603      	mov	r3, r0
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d008      	beq.n	8010c9c <pbuf_pool_is_empty+0x44>
 8010c8a:	f009 fa45 	bl	801a118 <sys_arch_protect>
 8010c8e:	6078      	str	r0, [r7, #4]
 8010c90:	4b04      	ldr	r3, [pc, #16]	@ (8010ca4 <pbuf_pool_is_empty+0x4c>)
 8010c92:	2200      	movs	r2, #0
 8010c94:	701a      	strb	r2, [r3, #0]
 8010c96:	6878      	ldr	r0, [r7, #4]
 8010c98:	f009 fa4c 	bl	801a134 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8010c9c:	bf00      	nop
 8010c9e:	3708      	adds	r7, #8
 8010ca0:	46bd      	mov	sp, r7
 8010ca2:	bd80      	pop	{r7, pc}
 8010ca4:	24014b6d 	.word	0x24014b6d
 8010ca8:	08010c45 	.word	0x08010c45

08010cac <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8010cac:	b480      	push	{r7}
 8010cae:	b085      	sub	sp, #20
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	60f8      	str	r0, [r7, #12]
 8010cb4:	60b9      	str	r1, [r7, #8]
 8010cb6:	4611      	mov	r1, r2
 8010cb8:	461a      	mov	r2, r3
 8010cba:	460b      	mov	r3, r1
 8010cbc:	80fb      	strh	r3, [r7, #6]
 8010cbe:	4613      	mov	r3, r2
 8010cc0:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	2200      	movs	r2, #0
 8010cc6:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8010cc8:	68fb      	ldr	r3, [r7, #12]
 8010cca:	68ba      	ldr	r2, [r7, #8]
 8010ccc:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	88fa      	ldrh	r2, [r7, #6]
 8010cd2:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	88ba      	ldrh	r2, [r7, #4]
 8010cd8:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8010cda:	8b3b      	ldrh	r3, [r7, #24]
 8010cdc:	b2da      	uxtb	r2, r3
 8010cde:	68fb      	ldr	r3, [r7, #12]
 8010ce0:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	7f3a      	ldrb	r2, [r7, #28]
 8010ce6:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	2201      	movs	r2, #1
 8010cec:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	2200      	movs	r2, #0
 8010cf2:	73da      	strb	r2, [r3, #15]
}
 8010cf4:	bf00      	nop
 8010cf6:	3714      	adds	r7, #20
 8010cf8:	46bd      	mov	sp, r7
 8010cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cfe:	4770      	bx	lr

08010d00 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010d00:	b580      	push	{r7, lr}
 8010d02:	b08c      	sub	sp, #48	@ 0x30
 8010d04:	af02      	add	r7, sp, #8
 8010d06:	4603      	mov	r3, r0
 8010d08:	71fb      	strb	r3, [r7, #7]
 8010d0a:	460b      	mov	r3, r1
 8010d0c:	80bb      	strh	r3, [r7, #4]
 8010d0e:	4613      	mov	r3, r2
 8010d10:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8010d12:	79fb      	ldrb	r3, [r7, #7]
 8010d14:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8010d16:	887b      	ldrh	r3, [r7, #2]
 8010d18:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8010d1c:	f000 8082 	beq.w	8010e24 <pbuf_alloc+0x124>
 8010d20:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8010d24:	f300 80ca 	bgt.w	8010ebc <pbuf_alloc+0x1bc>
 8010d28:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8010d2c:	d010      	beq.n	8010d50 <pbuf_alloc+0x50>
 8010d2e:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8010d32:	f300 80c3 	bgt.w	8010ebc <pbuf_alloc+0x1bc>
 8010d36:	2b01      	cmp	r3, #1
 8010d38:	d002      	beq.n	8010d40 <pbuf_alloc+0x40>
 8010d3a:	2b41      	cmp	r3, #65	@ 0x41
 8010d3c:	f040 80be 	bne.w	8010ebc <pbuf_alloc+0x1bc>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8010d40:	887a      	ldrh	r2, [r7, #2]
 8010d42:	88bb      	ldrh	r3, [r7, #4]
 8010d44:	4619      	mov	r1, r3
 8010d46:	2000      	movs	r0, #0
 8010d48:	f000 f8d4 	bl	8010ef4 <pbuf_alloc_reference>
 8010d4c:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8010d4e:	e0bf      	b.n	8010ed0 <pbuf_alloc+0x1d0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8010d50:	2300      	movs	r3, #0
 8010d52:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8010d54:	2300      	movs	r3, #0
 8010d56:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8010d58:	88bb      	ldrh	r3, [r7, #4]
 8010d5a:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8010d5c:	200d      	movs	r0, #13
 8010d5e:	f7ff fb95 	bl	801048c <memp_malloc>
 8010d62:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8010d64:	693b      	ldr	r3, [r7, #16]
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d109      	bne.n	8010d7e <pbuf_alloc+0x7e>
          PBUF_POOL_IS_EMPTY();
 8010d6a:	f7ff ff75 	bl	8010c58 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8010d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d002      	beq.n	8010d7a <pbuf_alloc+0x7a>
            pbuf_free(p);
 8010d74:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010d76:	f000 faab 	bl	80112d0 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8010d7a:	2300      	movs	r3, #0
 8010d7c:	e0a9      	b.n	8010ed2 <pbuf_alloc+0x1d2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8010d7e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010d80:	3303      	adds	r3, #3
 8010d82:	b29b      	uxth	r3, r3
 8010d84:	f023 0303 	bic.w	r3, r3, #3
 8010d88:	b29a      	uxth	r2, r3
 8010d8a:	f240 53ec 	movw	r3, #1516	@ 0x5ec
 8010d8e:	1a9b      	subs	r3, r3, r2
 8010d90:	b29b      	uxth	r3, r3
 8010d92:	8b7a      	ldrh	r2, [r7, #26]
 8010d94:	4293      	cmp	r3, r2
 8010d96:	bf28      	it	cs
 8010d98:	4613      	movcs	r3, r2
 8010d9a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8010d9c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010d9e:	3310      	adds	r3, #16
 8010da0:	693a      	ldr	r2, [r7, #16]
 8010da2:	4413      	add	r3, r2
 8010da4:	3303      	adds	r3, #3
 8010da6:	f023 0303 	bic.w	r3, r3, #3
 8010daa:	4618      	mov	r0, r3
 8010dac:	89f9      	ldrh	r1, [r7, #14]
 8010dae:	8b7a      	ldrh	r2, [r7, #26]
 8010db0:	2300      	movs	r3, #0
 8010db2:	9301      	str	r3, [sp, #4]
 8010db4:	887b      	ldrh	r3, [r7, #2]
 8010db6:	9300      	str	r3, [sp, #0]
 8010db8:	460b      	mov	r3, r1
 8010dba:	4601      	mov	r1, r0
 8010dbc:	6938      	ldr	r0, [r7, #16]
 8010dbe:	f7ff ff75 	bl	8010cac <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8010dc2:	693b      	ldr	r3, [r7, #16]
 8010dc4:	685b      	ldr	r3, [r3, #4]
 8010dc6:	f003 0303 	and.w	r3, r3, #3
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d006      	beq.n	8010ddc <pbuf_alloc+0xdc>
 8010dce:	4b43      	ldr	r3, [pc, #268]	@ (8010edc <pbuf_alloc+0x1dc>)
 8010dd0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010dd4:	4942      	ldr	r1, [pc, #264]	@ (8010ee0 <pbuf_alloc+0x1e0>)
 8010dd6:	4843      	ldr	r0, [pc, #268]	@ (8010ee4 <pbuf_alloc+0x1e4>)
 8010dd8:	f009 fabc 	bl	801a354 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8010ddc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010dde:	3303      	adds	r3, #3
 8010de0:	f023 0303 	bic.w	r3, r3, #3
 8010de4:	f240 52ec 	movw	r2, #1516	@ 0x5ec
 8010de8:	4293      	cmp	r3, r2
 8010dea:	d106      	bne.n	8010dfa <pbuf_alloc+0xfa>
 8010dec:	4b3b      	ldr	r3, [pc, #236]	@ (8010edc <pbuf_alloc+0x1dc>)
 8010dee:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8010df2:	493d      	ldr	r1, [pc, #244]	@ (8010ee8 <pbuf_alloc+0x1e8>)
 8010df4:	483b      	ldr	r0, [pc, #236]	@ (8010ee4 <pbuf_alloc+0x1e4>)
 8010df6:	f009 faad 	bl	801a354 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8010dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d102      	bne.n	8010e06 <pbuf_alloc+0x106>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8010e00:	693b      	ldr	r3, [r7, #16]
 8010e02:	627b      	str	r3, [r7, #36]	@ 0x24
 8010e04:	e002      	b.n	8010e0c <pbuf_alloc+0x10c>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8010e06:	69fb      	ldr	r3, [r7, #28]
 8010e08:	693a      	ldr	r2, [r7, #16]
 8010e0a:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8010e0c:	693b      	ldr	r3, [r7, #16]
 8010e0e:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8010e10:	8b7a      	ldrh	r2, [r7, #26]
 8010e12:	89fb      	ldrh	r3, [r7, #14]
 8010e14:	1ad3      	subs	r3, r2, r3
 8010e16:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8010e18:	2300      	movs	r3, #0
 8010e1a:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8010e1c:	8b7b      	ldrh	r3, [r7, #26]
 8010e1e:	2b00      	cmp	r3, #0
 8010e20:	d19c      	bne.n	8010d5c <pbuf_alloc+0x5c>
      break;
 8010e22:	e055      	b.n	8010ed0 <pbuf_alloc+0x1d0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8010e24:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010e26:	3303      	adds	r3, #3
 8010e28:	b29b      	uxth	r3, r3
 8010e2a:	f023 0303 	bic.w	r3, r3, #3
 8010e2e:	b29a      	uxth	r2, r3
 8010e30:	88bb      	ldrh	r3, [r7, #4]
 8010e32:	3303      	adds	r3, #3
 8010e34:	b29b      	uxth	r3, r3
 8010e36:	f023 0303 	bic.w	r3, r3, #3
 8010e3a:	b29b      	uxth	r3, r3
 8010e3c:	4413      	add	r3, r2
 8010e3e:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8010e40:	8b3b      	ldrh	r3, [r7, #24]
 8010e42:	3310      	adds	r3, #16
 8010e44:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010e46:	8b3a      	ldrh	r2, [r7, #24]
 8010e48:	88bb      	ldrh	r3, [r7, #4]
 8010e4a:	3303      	adds	r3, #3
 8010e4c:	f023 0303 	bic.w	r3, r3, #3
 8010e50:	429a      	cmp	r2, r3
 8010e52:	d306      	bcc.n	8010e62 <pbuf_alloc+0x162>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8010e54:	8afa      	ldrh	r2, [r7, #22]
 8010e56:	88bb      	ldrh	r3, [r7, #4]
 8010e58:	3303      	adds	r3, #3
 8010e5a:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8010e5e:	429a      	cmp	r2, r3
 8010e60:	d201      	bcs.n	8010e66 <pbuf_alloc+0x166>
        return NULL;
 8010e62:	2300      	movs	r3, #0
 8010e64:	e035      	b.n	8010ed2 <pbuf_alloc+0x1d2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8010e66:	8afb      	ldrh	r3, [r7, #22]
 8010e68:	4618      	mov	r0, r3
 8010e6a:	f7ff f96b 	bl	8010144 <mem_malloc>
 8010e6e:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8010e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d101      	bne.n	8010e7a <pbuf_alloc+0x17a>
        return NULL;
 8010e76:	2300      	movs	r3, #0
 8010e78:	e02b      	b.n	8010ed2 <pbuf_alloc+0x1d2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8010e7a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010e7c:	3310      	adds	r3, #16
 8010e7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010e80:	4413      	add	r3, r2
 8010e82:	3303      	adds	r3, #3
 8010e84:	f023 0303 	bic.w	r3, r3, #3
 8010e88:	4618      	mov	r0, r3
 8010e8a:	88b9      	ldrh	r1, [r7, #4]
 8010e8c:	88ba      	ldrh	r2, [r7, #4]
 8010e8e:	2300      	movs	r3, #0
 8010e90:	9301      	str	r3, [sp, #4]
 8010e92:	887b      	ldrh	r3, [r7, #2]
 8010e94:	9300      	str	r3, [sp, #0]
 8010e96:	460b      	mov	r3, r1
 8010e98:	4601      	mov	r1, r0
 8010e9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010e9c:	f7ff ff06 	bl	8010cac <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8010ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ea2:	685b      	ldr	r3, [r3, #4]
 8010ea4:	f003 0303 	and.w	r3, r3, #3
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d010      	beq.n	8010ece <pbuf_alloc+0x1ce>
 8010eac:	4b0b      	ldr	r3, [pc, #44]	@ (8010edc <pbuf_alloc+0x1dc>)
 8010eae:	f44f 7291 	mov.w	r2, #290	@ 0x122
 8010eb2:	490e      	ldr	r1, [pc, #56]	@ (8010eec <pbuf_alloc+0x1ec>)
 8010eb4:	480b      	ldr	r0, [pc, #44]	@ (8010ee4 <pbuf_alloc+0x1e4>)
 8010eb6:	f009 fa4d 	bl	801a354 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8010eba:	e008      	b.n	8010ece <pbuf_alloc+0x1ce>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8010ebc:	4b07      	ldr	r3, [pc, #28]	@ (8010edc <pbuf_alloc+0x1dc>)
 8010ebe:	f240 1227 	movw	r2, #295	@ 0x127
 8010ec2:	490b      	ldr	r1, [pc, #44]	@ (8010ef0 <pbuf_alloc+0x1f0>)
 8010ec4:	4807      	ldr	r0, [pc, #28]	@ (8010ee4 <pbuf_alloc+0x1e4>)
 8010ec6:	f009 fa45 	bl	801a354 <iprintf>
      return NULL;
 8010eca:	2300      	movs	r3, #0
 8010ecc:	e001      	b.n	8010ed2 <pbuf_alloc+0x1d2>
      break;
 8010ece:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8010ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010ed2:	4618      	mov	r0, r3
 8010ed4:	3728      	adds	r7, #40	@ 0x28
 8010ed6:	46bd      	mov	sp, r7
 8010ed8:	bd80      	pop	{r7, pc}
 8010eda:	bf00      	nop
 8010edc:	0801b944 	.word	0x0801b944
 8010ee0:	0801b974 	.word	0x0801b974
 8010ee4:	0801b9a4 	.word	0x0801b9a4
 8010ee8:	0801b9cc 	.word	0x0801b9cc
 8010eec:	0801ba00 	.word	0x0801ba00
 8010ef0:	0801ba2c 	.word	0x0801ba2c

08010ef4 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8010ef4:	b580      	push	{r7, lr}
 8010ef6:	b086      	sub	sp, #24
 8010ef8:	af02      	add	r7, sp, #8
 8010efa:	6078      	str	r0, [r7, #4]
 8010efc:	460b      	mov	r3, r1
 8010efe:	807b      	strh	r3, [r7, #2]
 8010f00:	4613      	mov	r3, r2
 8010f02:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8010f04:	883b      	ldrh	r3, [r7, #0]
 8010f06:	2b41      	cmp	r3, #65	@ 0x41
 8010f08:	d009      	beq.n	8010f1e <pbuf_alloc_reference+0x2a>
 8010f0a:	883b      	ldrh	r3, [r7, #0]
 8010f0c:	2b01      	cmp	r3, #1
 8010f0e:	d006      	beq.n	8010f1e <pbuf_alloc_reference+0x2a>
 8010f10:	4b0f      	ldr	r3, [pc, #60]	@ (8010f50 <pbuf_alloc_reference+0x5c>)
 8010f12:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8010f16:	490f      	ldr	r1, [pc, #60]	@ (8010f54 <pbuf_alloc_reference+0x60>)
 8010f18:	480f      	ldr	r0, [pc, #60]	@ (8010f58 <pbuf_alloc_reference+0x64>)
 8010f1a:	f009 fa1b 	bl	801a354 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8010f1e:	200c      	movs	r0, #12
 8010f20:	f7ff fab4 	bl	801048c <memp_malloc>
 8010f24:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	2b00      	cmp	r3, #0
 8010f2a:	d101      	bne.n	8010f30 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	e00b      	b.n	8010f48 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8010f30:	8879      	ldrh	r1, [r7, #2]
 8010f32:	887a      	ldrh	r2, [r7, #2]
 8010f34:	2300      	movs	r3, #0
 8010f36:	9301      	str	r3, [sp, #4]
 8010f38:	883b      	ldrh	r3, [r7, #0]
 8010f3a:	9300      	str	r3, [sp, #0]
 8010f3c:	460b      	mov	r3, r1
 8010f3e:	6879      	ldr	r1, [r7, #4]
 8010f40:	68f8      	ldr	r0, [r7, #12]
 8010f42:	f7ff feb3 	bl	8010cac <pbuf_init_alloced_pbuf>
  return p;
 8010f46:	68fb      	ldr	r3, [r7, #12]
}
 8010f48:	4618      	mov	r0, r3
 8010f4a:	3710      	adds	r7, #16
 8010f4c:	46bd      	mov	sp, r7
 8010f4e:	bd80      	pop	{r7, pc}
 8010f50:	0801b944 	.word	0x0801b944
 8010f54:	0801ba48 	.word	0x0801ba48
 8010f58:	0801b9a4 	.word	0x0801b9a4

08010f5c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8010f5c:	b580      	push	{r7, lr}
 8010f5e:	b088      	sub	sp, #32
 8010f60:	af02      	add	r7, sp, #8
 8010f62:	607b      	str	r3, [r7, #4]
 8010f64:	4603      	mov	r3, r0
 8010f66:	73fb      	strb	r3, [r7, #15]
 8010f68:	460b      	mov	r3, r1
 8010f6a:	81bb      	strh	r3, [r7, #12]
 8010f6c:	4613      	mov	r3, r2
 8010f6e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8010f70:	7bfb      	ldrb	r3, [r7, #15]
 8010f72:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010f74:	8a7b      	ldrh	r3, [r7, #18]
 8010f76:	3303      	adds	r3, #3
 8010f78:	f023 0203 	bic.w	r2, r3, #3
 8010f7c:	89bb      	ldrh	r3, [r7, #12]
 8010f7e:	441a      	add	r2, r3
 8010f80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010f82:	429a      	cmp	r2, r3
 8010f84:	d901      	bls.n	8010f8a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8010f86:	2300      	movs	r3, #0
 8010f88:	e018      	b.n	8010fbc <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8010f8a:	6a3b      	ldr	r3, [r7, #32]
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d007      	beq.n	8010fa0 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8010f90:	8a7b      	ldrh	r3, [r7, #18]
 8010f92:	3303      	adds	r3, #3
 8010f94:	f023 0303 	bic.w	r3, r3, #3
 8010f98:	6a3a      	ldr	r2, [r7, #32]
 8010f9a:	4413      	add	r3, r2
 8010f9c:	617b      	str	r3, [r7, #20]
 8010f9e:	e001      	b.n	8010fa4 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8010fa0:	2300      	movs	r3, #0
 8010fa2:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8010fa4:	6878      	ldr	r0, [r7, #4]
 8010fa6:	89b9      	ldrh	r1, [r7, #12]
 8010fa8:	89ba      	ldrh	r2, [r7, #12]
 8010faa:	2302      	movs	r3, #2
 8010fac:	9301      	str	r3, [sp, #4]
 8010fae:	897b      	ldrh	r3, [r7, #10]
 8010fb0:	9300      	str	r3, [sp, #0]
 8010fb2:	460b      	mov	r3, r1
 8010fb4:	6979      	ldr	r1, [r7, #20]
 8010fb6:	f7ff fe79 	bl	8010cac <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8010fba:	687b      	ldr	r3, [r7, #4]
}
 8010fbc:	4618      	mov	r0, r3
 8010fbe:	3718      	adds	r7, #24
 8010fc0:	46bd      	mov	sp, r7
 8010fc2:	bd80      	pop	{r7, pc}

08010fc4 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8010fc4:	b580      	push	{r7, lr}
 8010fc6:	b084      	sub	sp, #16
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	6078      	str	r0, [r7, #4]
 8010fcc:	460b      	mov	r3, r1
 8010fce:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d106      	bne.n	8010fe4 <pbuf_realloc+0x20>
 8010fd6:	4b3a      	ldr	r3, [pc, #232]	@ (80110c0 <pbuf_realloc+0xfc>)
 8010fd8:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 8010fdc:	4939      	ldr	r1, [pc, #228]	@ (80110c4 <pbuf_realloc+0x100>)
 8010fde:	483a      	ldr	r0, [pc, #232]	@ (80110c8 <pbuf_realloc+0x104>)
 8010fe0:	f009 f9b8 	bl	801a354 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	891b      	ldrh	r3, [r3, #8]
 8010fe8:	887a      	ldrh	r2, [r7, #2]
 8010fea:	429a      	cmp	r2, r3
 8010fec:	d263      	bcs.n	80110b6 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	891a      	ldrh	r2, [r3, #8]
 8010ff2:	887b      	ldrh	r3, [r7, #2]
 8010ff4:	1ad3      	subs	r3, r2, r3
 8010ff6:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8010ff8:	887b      	ldrh	r3, [r7, #2]
 8010ffa:	817b      	strh	r3, [r7, #10]
  q = p;
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8011000:	e018      	b.n	8011034 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8011002:	68fb      	ldr	r3, [r7, #12]
 8011004:	895b      	ldrh	r3, [r3, #10]
 8011006:	897a      	ldrh	r2, [r7, #10]
 8011008:	1ad3      	subs	r3, r2, r3
 801100a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	891a      	ldrh	r2, [r3, #8]
 8011010:	893b      	ldrh	r3, [r7, #8]
 8011012:	1ad3      	subs	r3, r2, r3
 8011014:	b29a      	uxth	r2, r3
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801101a:	68fb      	ldr	r3, [r7, #12]
 801101c:	681b      	ldr	r3, [r3, #0]
 801101e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	2b00      	cmp	r3, #0
 8011024:	d106      	bne.n	8011034 <pbuf_realloc+0x70>
 8011026:	4b26      	ldr	r3, [pc, #152]	@ (80110c0 <pbuf_realloc+0xfc>)
 8011028:	f240 12af 	movw	r2, #431	@ 0x1af
 801102c:	4927      	ldr	r1, [pc, #156]	@ (80110cc <pbuf_realloc+0x108>)
 801102e:	4826      	ldr	r0, [pc, #152]	@ (80110c8 <pbuf_realloc+0x104>)
 8011030:	f009 f990 	bl	801a354 <iprintf>
  while (rem_len > q->len) {
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	895b      	ldrh	r3, [r3, #10]
 8011038:	897a      	ldrh	r2, [r7, #10]
 801103a:	429a      	cmp	r2, r3
 801103c:	d8e1      	bhi.n	8011002 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801103e:	68fb      	ldr	r3, [r7, #12]
 8011040:	7b1b      	ldrb	r3, [r3, #12]
 8011042:	f003 030f 	and.w	r3, r3, #15
 8011046:	2b00      	cmp	r3, #0
 8011048:	d121      	bne.n	801108e <pbuf_realloc+0xca>
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	895b      	ldrh	r3, [r3, #10]
 801104e:	897a      	ldrh	r2, [r7, #10]
 8011050:	429a      	cmp	r2, r3
 8011052:	d01c      	beq.n	801108e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	7b5b      	ldrb	r3, [r3, #13]
 8011058:	f003 0302 	and.w	r3, r3, #2
 801105c:	2b00      	cmp	r3, #0
 801105e:	d116      	bne.n	801108e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8011060:	68fb      	ldr	r3, [r7, #12]
 8011062:	685a      	ldr	r2, [r3, #4]
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	1ad3      	subs	r3, r2, r3
 8011068:	b29a      	uxth	r2, r3
 801106a:	897b      	ldrh	r3, [r7, #10]
 801106c:	4413      	add	r3, r2
 801106e:	b29b      	uxth	r3, r3
 8011070:	4619      	mov	r1, r3
 8011072:	68f8      	ldr	r0, [r7, #12]
 8011074:	f7fe ff5c 	bl	800ff30 <mem_trim>
 8011078:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801107a:	68fb      	ldr	r3, [r7, #12]
 801107c:	2b00      	cmp	r3, #0
 801107e:	d106      	bne.n	801108e <pbuf_realloc+0xca>
 8011080:	4b0f      	ldr	r3, [pc, #60]	@ (80110c0 <pbuf_realloc+0xfc>)
 8011082:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8011086:	4912      	ldr	r1, [pc, #72]	@ (80110d0 <pbuf_realloc+0x10c>)
 8011088:	480f      	ldr	r0, [pc, #60]	@ (80110c8 <pbuf_realloc+0x104>)
 801108a:	f009 f963 	bl	801a354 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	897a      	ldrh	r2, [r7, #10]
 8011092:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	895a      	ldrh	r2, [r3, #10]
 8011098:	68fb      	ldr	r3, [r7, #12]
 801109a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d004      	beq.n	80110ae <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	4618      	mov	r0, r3
 80110aa:	f000 f911 	bl	80112d0 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80110ae:	68fb      	ldr	r3, [r7, #12]
 80110b0:	2200      	movs	r2, #0
 80110b2:	601a      	str	r2, [r3, #0]
 80110b4:	e000      	b.n	80110b8 <pbuf_realloc+0xf4>
    return;
 80110b6:	bf00      	nop

}
 80110b8:	3710      	adds	r7, #16
 80110ba:	46bd      	mov	sp, r7
 80110bc:	bd80      	pop	{r7, pc}
 80110be:	bf00      	nop
 80110c0:	0801b944 	.word	0x0801b944
 80110c4:	0801ba5c 	.word	0x0801ba5c
 80110c8:	0801b9a4 	.word	0x0801b9a4
 80110cc:	0801ba74 	.word	0x0801ba74
 80110d0:	0801ba8c 	.word	0x0801ba8c

080110d4 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80110d4:	b580      	push	{r7, lr}
 80110d6:	b086      	sub	sp, #24
 80110d8:	af00      	add	r7, sp, #0
 80110da:	60f8      	str	r0, [r7, #12]
 80110dc:	60b9      	str	r1, [r7, #8]
 80110de:	4613      	mov	r3, r2
 80110e0:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80110e2:	68fb      	ldr	r3, [r7, #12]
 80110e4:	2b00      	cmp	r3, #0
 80110e6:	d106      	bne.n	80110f6 <pbuf_add_header_impl+0x22>
 80110e8:	4b2b      	ldr	r3, [pc, #172]	@ (8011198 <pbuf_add_header_impl+0xc4>)
 80110ea:	f240 12df 	movw	r2, #479	@ 0x1df
 80110ee:	492b      	ldr	r1, [pc, #172]	@ (801119c <pbuf_add_header_impl+0xc8>)
 80110f0:	482b      	ldr	r0, [pc, #172]	@ (80111a0 <pbuf_add_header_impl+0xcc>)
 80110f2:	f009 f92f 	bl	801a354 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d003      	beq.n	8011104 <pbuf_add_header_impl+0x30>
 80110fc:	68bb      	ldr	r3, [r7, #8]
 80110fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011102:	d301      	bcc.n	8011108 <pbuf_add_header_impl+0x34>
    return 1;
 8011104:	2301      	movs	r3, #1
 8011106:	e043      	b.n	8011190 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8011108:	68bb      	ldr	r3, [r7, #8]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d101      	bne.n	8011112 <pbuf_add_header_impl+0x3e>
    return 0;
 801110e:	2300      	movs	r3, #0
 8011110:	e03e      	b.n	8011190 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8011112:	68bb      	ldr	r3, [r7, #8]
 8011114:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	891a      	ldrh	r2, [r3, #8]
 801111a:	8a7b      	ldrh	r3, [r7, #18]
 801111c:	4413      	add	r3, r2
 801111e:	b29b      	uxth	r3, r3
 8011120:	8a7a      	ldrh	r2, [r7, #18]
 8011122:	429a      	cmp	r2, r3
 8011124:	d901      	bls.n	801112a <pbuf_add_header_impl+0x56>
    return 1;
 8011126:	2301      	movs	r3, #1
 8011128:	e032      	b.n	8011190 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	7b1b      	ldrb	r3, [r3, #12]
 801112e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8011130:	8a3b      	ldrh	r3, [r7, #16]
 8011132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011136:	2b00      	cmp	r3, #0
 8011138:	d00c      	beq.n	8011154 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	685a      	ldr	r2, [r3, #4]
 801113e:	68bb      	ldr	r3, [r7, #8]
 8011140:	425b      	negs	r3, r3
 8011142:	4413      	add	r3, r2
 8011144:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	3310      	adds	r3, #16
 801114a:	697a      	ldr	r2, [r7, #20]
 801114c:	429a      	cmp	r2, r3
 801114e:	d20d      	bcs.n	801116c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8011150:	2301      	movs	r3, #1
 8011152:	e01d      	b.n	8011190 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8011154:	79fb      	ldrb	r3, [r7, #7]
 8011156:	2b00      	cmp	r3, #0
 8011158:	d006      	beq.n	8011168 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	685a      	ldr	r2, [r3, #4]
 801115e:	68bb      	ldr	r3, [r7, #8]
 8011160:	425b      	negs	r3, r3
 8011162:	4413      	add	r3, r2
 8011164:	617b      	str	r3, [r7, #20]
 8011166:	e001      	b.n	801116c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8011168:	2301      	movs	r3, #1
 801116a:	e011      	b.n	8011190 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 801116c:	68fb      	ldr	r3, [r7, #12]
 801116e:	697a      	ldr	r2, [r7, #20]
 8011170:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	895a      	ldrh	r2, [r3, #10]
 8011176:	8a7b      	ldrh	r3, [r7, #18]
 8011178:	4413      	add	r3, r2
 801117a:	b29a      	uxth	r2, r3
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8011180:	68fb      	ldr	r3, [r7, #12]
 8011182:	891a      	ldrh	r2, [r3, #8]
 8011184:	8a7b      	ldrh	r3, [r7, #18]
 8011186:	4413      	add	r3, r2
 8011188:	b29a      	uxth	r2, r3
 801118a:	68fb      	ldr	r3, [r7, #12]
 801118c:	811a      	strh	r2, [r3, #8]


  return 0;
 801118e:	2300      	movs	r3, #0
}
 8011190:	4618      	mov	r0, r3
 8011192:	3718      	adds	r7, #24
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}
 8011198:	0801b944 	.word	0x0801b944
 801119c:	0801baa8 	.word	0x0801baa8
 80111a0:	0801b9a4 	.word	0x0801b9a4

080111a4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80111a4:	b580      	push	{r7, lr}
 80111a6:	b082      	sub	sp, #8
 80111a8:	af00      	add	r7, sp, #0
 80111aa:	6078      	str	r0, [r7, #4]
 80111ac:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80111ae:	2200      	movs	r2, #0
 80111b0:	6839      	ldr	r1, [r7, #0]
 80111b2:	6878      	ldr	r0, [r7, #4]
 80111b4:	f7ff ff8e 	bl	80110d4 <pbuf_add_header_impl>
 80111b8:	4603      	mov	r3, r0
}
 80111ba:	4618      	mov	r0, r3
 80111bc:	3708      	adds	r7, #8
 80111be:	46bd      	mov	sp, r7
 80111c0:	bd80      	pop	{r7, pc}
	...

080111c4 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	b084      	sub	sp, #16
 80111c8:	af00      	add	r7, sp, #0
 80111ca:	6078      	str	r0, [r7, #4]
 80111cc:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d106      	bne.n	80111e2 <pbuf_remove_header+0x1e>
 80111d4:	4b20      	ldr	r3, [pc, #128]	@ (8011258 <pbuf_remove_header+0x94>)
 80111d6:	f240 224b 	movw	r2, #587	@ 0x24b
 80111da:	4920      	ldr	r1, [pc, #128]	@ (801125c <pbuf_remove_header+0x98>)
 80111dc:	4820      	ldr	r0, [pc, #128]	@ (8011260 <pbuf_remove_header+0x9c>)
 80111de:	f009 f8b9 	bl	801a354 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	2b00      	cmp	r3, #0
 80111e6:	d003      	beq.n	80111f0 <pbuf_remove_header+0x2c>
 80111e8:	683b      	ldr	r3, [r7, #0]
 80111ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80111ee:	d301      	bcc.n	80111f4 <pbuf_remove_header+0x30>
    return 1;
 80111f0:	2301      	movs	r3, #1
 80111f2:	e02c      	b.n	801124e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80111f4:	683b      	ldr	r3, [r7, #0]
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d101      	bne.n	80111fe <pbuf_remove_header+0x3a>
    return 0;
 80111fa:	2300      	movs	r3, #0
 80111fc:	e027      	b.n	801124e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80111fe:	683b      	ldr	r3, [r7, #0]
 8011200:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	895b      	ldrh	r3, [r3, #10]
 8011206:	89fa      	ldrh	r2, [r7, #14]
 8011208:	429a      	cmp	r2, r3
 801120a:	d908      	bls.n	801121e <pbuf_remove_header+0x5a>
 801120c:	4b12      	ldr	r3, [pc, #72]	@ (8011258 <pbuf_remove_header+0x94>)
 801120e:	f240 2255 	movw	r2, #597	@ 0x255
 8011212:	4914      	ldr	r1, [pc, #80]	@ (8011264 <pbuf_remove_header+0xa0>)
 8011214:	4812      	ldr	r0, [pc, #72]	@ (8011260 <pbuf_remove_header+0x9c>)
 8011216:	f009 f89d 	bl	801a354 <iprintf>
 801121a:	2301      	movs	r3, #1
 801121c:	e017      	b.n	801124e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	685b      	ldr	r3, [r3, #4]
 8011222:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	685a      	ldr	r2, [r3, #4]
 8011228:	683b      	ldr	r3, [r7, #0]
 801122a:	441a      	add	r2, r3
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	895a      	ldrh	r2, [r3, #10]
 8011234:	89fb      	ldrh	r3, [r7, #14]
 8011236:	1ad3      	subs	r3, r2, r3
 8011238:	b29a      	uxth	r2, r3
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	891a      	ldrh	r2, [r3, #8]
 8011242:	89fb      	ldrh	r3, [r7, #14]
 8011244:	1ad3      	subs	r3, r2, r3
 8011246:	b29a      	uxth	r2, r3
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 801124c:	2300      	movs	r3, #0
}
 801124e:	4618      	mov	r0, r3
 8011250:	3710      	adds	r7, #16
 8011252:	46bd      	mov	sp, r7
 8011254:	bd80      	pop	{r7, pc}
 8011256:	bf00      	nop
 8011258:	0801b944 	.word	0x0801b944
 801125c:	0801baa8 	.word	0x0801baa8
 8011260:	0801b9a4 	.word	0x0801b9a4
 8011264:	0801bab4 	.word	0x0801bab4

08011268 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8011268:	b580      	push	{r7, lr}
 801126a:	b082      	sub	sp, #8
 801126c:	af00      	add	r7, sp, #0
 801126e:	6078      	str	r0, [r7, #4]
 8011270:	460b      	mov	r3, r1
 8011272:	807b      	strh	r3, [r7, #2]
 8011274:	4613      	mov	r3, r2
 8011276:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8011278:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801127c:	2b00      	cmp	r3, #0
 801127e:	da08      	bge.n	8011292 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8011280:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011284:	425b      	negs	r3, r3
 8011286:	4619      	mov	r1, r3
 8011288:	6878      	ldr	r0, [r7, #4]
 801128a:	f7ff ff9b 	bl	80111c4 <pbuf_remove_header>
 801128e:	4603      	mov	r3, r0
 8011290:	e007      	b.n	80112a2 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8011292:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011296:	787a      	ldrb	r2, [r7, #1]
 8011298:	4619      	mov	r1, r3
 801129a:	6878      	ldr	r0, [r7, #4]
 801129c:	f7ff ff1a 	bl	80110d4 <pbuf_add_header_impl>
 80112a0:	4603      	mov	r3, r0
  }
}
 80112a2:	4618      	mov	r0, r3
 80112a4:	3708      	adds	r7, #8
 80112a6:	46bd      	mov	sp, r7
 80112a8:	bd80      	pop	{r7, pc}

080112aa <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80112aa:	b580      	push	{r7, lr}
 80112ac:	b082      	sub	sp, #8
 80112ae:	af00      	add	r7, sp, #0
 80112b0:	6078      	str	r0, [r7, #4]
 80112b2:	460b      	mov	r3, r1
 80112b4:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80112b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80112ba:	2201      	movs	r2, #1
 80112bc:	4619      	mov	r1, r3
 80112be:	6878      	ldr	r0, [r7, #4]
 80112c0:	f7ff ffd2 	bl	8011268 <pbuf_header_impl>
 80112c4:	4603      	mov	r3, r0
}
 80112c6:	4618      	mov	r0, r3
 80112c8:	3708      	adds	r7, #8
 80112ca:	46bd      	mov	sp, r7
 80112cc:	bd80      	pop	{r7, pc}
	...

080112d0 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80112d0:	b580      	push	{r7, lr}
 80112d2:	b088      	sub	sp, #32
 80112d4:	af00      	add	r7, sp, #0
 80112d6:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d10b      	bne.n	80112f6 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d106      	bne.n	80112f2 <pbuf_free+0x22>
 80112e4:	4b3b      	ldr	r3, [pc, #236]	@ (80113d4 <pbuf_free+0x104>)
 80112e6:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80112ea:	493b      	ldr	r1, [pc, #236]	@ (80113d8 <pbuf_free+0x108>)
 80112ec:	483b      	ldr	r0, [pc, #236]	@ (80113dc <pbuf_free+0x10c>)
 80112ee:	f009 f831 	bl	801a354 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80112f2:	2300      	movs	r3, #0
 80112f4:	e069      	b.n	80113ca <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80112f6:	2300      	movs	r3, #0
 80112f8:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80112fa:	e062      	b.n	80113c2 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80112fc:	f008 ff0c 	bl	801a118 <sys_arch_protect>
 8011300:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	7b9b      	ldrb	r3, [r3, #14]
 8011306:	2b00      	cmp	r3, #0
 8011308:	d106      	bne.n	8011318 <pbuf_free+0x48>
 801130a:	4b32      	ldr	r3, [pc, #200]	@ (80113d4 <pbuf_free+0x104>)
 801130c:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8011310:	4933      	ldr	r1, [pc, #204]	@ (80113e0 <pbuf_free+0x110>)
 8011312:	4832      	ldr	r0, [pc, #200]	@ (80113dc <pbuf_free+0x10c>)
 8011314:	f009 f81e 	bl	801a354 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	7b9b      	ldrb	r3, [r3, #14]
 801131c:	3b01      	subs	r3, #1
 801131e:	b2da      	uxtb	r2, r3
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	739a      	strb	r2, [r3, #14]
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	7b9b      	ldrb	r3, [r3, #14]
 8011328:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 801132a:	69b8      	ldr	r0, [r7, #24]
 801132c:	f008 ff02 	bl	801a134 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8011330:	7dfb      	ldrb	r3, [r7, #23]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d143      	bne.n	80113be <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	7b1b      	ldrb	r3, [r3, #12]
 8011340:	f003 030f 	and.w	r3, r3, #15
 8011344:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	7b5b      	ldrb	r3, [r3, #13]
 801134a:	f003 0302 	and.w	r3, r3, #2
 801134e:	2b00      	cmp	r3, #0
 8011350:	d011      	beq.n	8011376 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8011356:	68bb      	ldr	r3, [r7, #8]
 8011358:	691b      	ldr	r3, [r3, #16]
 801135a:	2b00      	cmp	r3, #0
 801135c:	d106      	bne.n	801136c <pbuf_free+0x9c>
 801135e:	4b1d      	ldr	r3, [pc, #116]	@ (80113d4 <pbuf_free+0x104>)
 8011360:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8011364:	491f      	ldr	r1, [pc, #124]	@ (80113e4 <pbuf_free+0x114>)
 8011366:	481d      	ldr	r0, [pc, #116]	@ (80113dc <pbuf_free+0x10c>)
 8011368:	f008 fff4 	bl	801a354 <iprintf>
        pc->custom_free_function(p);
 801136c:	68bb      	ldr	r3, [r7, #8]
 801136e:	691b      	ldr	r3, [r3, #16]
 8011370:	6878      	ldr	r0, [r7, #4]
 8011372:	4798      	blx	r3
 8011374:	e01d      	b.n	80113b2 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8011376:	7bfb      	ldrb	r3, [r7, #15]
 8011378:	2b02      	cmp	r3, #2
 801137a:	d104      	bne.n	8011386 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 801137c:	6879      	ldr	r1, [r7, #4]
 801137e:	200d      	movs	r0, #13
 8011380:	f7ff f8fa 	bl	8010578 <memp_free>
 8011384:	e015      	b.n	80113b2 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8011386:	7bfb      	ldrb	r3, [r7, #15]
 8011388:	2b01      	cmp	r3, #1
 801138a:	d104      	bne.n	8011396 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 801138c:	6879      	ldr	r1, [r7, #4]
 801138e:	200c      	movs	r0, #12
 8011390:	f7ff f8f2 	bl	8010578 <memp_free>
 8011394:	e00d      	b.n	80113b2 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8011396:	7bfb      	ldrb	r3, [r7, #15]
 8011398:	2b00      	cmp	r3, #0
 801139a:	d103      	bne.n	80113a4 <pbuf_free+0xd4>
          mem_free(p);
 801139c:	6878      	ldr	r0, [r7, #4]
 801139e:	f7fe fd37 	bl	800fe10 <mem_free>
 80113a2:	e006      	b.n	80113b2 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 80113a4:	4b0b      	ldr	r3, [pc, #44]	@ (80113d4 <pbuf_free+0x104>)
 80113a6:	f240 320f 	movw	r2, #783	@ 0x30f
 80113aa:	490f      	ldr	r1, [pc, #60]	@ (80113e8 <pbuf_free+0x118>)
 80113ac:	480b      	ldr	r0, [pc, #44]	@ (80113dc <pbuf_free+0x10c>)
 80113ae:	f008 ffd1 	bl	801a354 <iprintf>
        }
      }
      count++;
 80113b2:	7ffb      	ldrb	r3, [r7, #31]
 80113b4:	3301      	adds	r3, #1
 80113b6:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 80113b8:	693b      	ldr	r3, [r7, #16]
 80113ba:	607b      	str	r3, [r7, #4]
 80113bc:	e001      	b.n	80113c2 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80113be:	2300      	movs	r3, #0
 80113c0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d199      	bne.n	80112fc <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80113c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80113ca:	4618      	mov	r0, r3
 80113cc:	3720      	adds	r7, #32
 80113ce:	46bd      	mov	sp, r7
 80113d0:	bd80      	pop	{r7, pc}
 80113d2:	bf00      	nop
 80113d4:	0801b944 	.word	0x0801b944
 80113d8:	0801baa8 	.word	0x0801baa8
 80113dc:	0801b9a4 	.word	0x0801b9a4
 80113e0:	0801bad4 	.word	0x0801bad4
 80113e4:	0801baec 	.word	0x0801baec
 80113e8:	0801bb10 	.word	0x0801bb10

080113ec <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80113ec:	b480      	push	{r7}
 80113ee:	b085      	sub	sp, #20
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80113f4:	2300      	movs	r3, #0
 80113f6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80113f8:	e005      	b.n	8011406 <pbuf_clen+0x1a>
    ++len;
 80113fa:	89fb      	ldrh	r3, [r7, #14]
 80113fc:	3301      	adds	r3, #1
 80113fe:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	681b      	ldr	r3, [r3, #0]
 8011404:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	2b00      	cmp	r3, #0
 801140a:	d1f6      	bne.n	80113fa <pbuf_clen+0xe>
  }
  return len;
 801140c:	89fb      	ldrh	r3, [r7, #14]
}
 801140e:	4618      	mov	r0, r3
 8011410:	3714      	adds	r7, #20
 8011412:	46bd      	mov	sp, r7
 8011414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011418:	4770      	bx	lr
	...

0801141c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 801141c:	b580      	push	{r7, lr}
 801141e:	b084      	sub	sp, #16
 8011420:	af00      	add	r7, sp, #0
 8011422:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d016      	beq.n	8011458 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 801142a:	f008 fe75 	bl	801a118 <sys_arch_protect>
 801142e:	60f8      	str	r0, [r7, #12]
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	7b9b      	ldrb	r3, [r3, #14]
 8011434:	3301      	adds	r3, #1
 8011436:	b2da      	uxtb	r2, r3
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	739a      	strb	r2, [r3, #14]
 801143c:	68f8      	ldr	r0, [r7, #12]
 801143e:	f008 fe79 	bl	801a134 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	7b9b      	ldrb	r3, [r3, #14]
 8011446:	2b00      	cmp	r3, #0
 8011448:	d106      	bne.n	8011458 <pbuf_ref+0x3c>
 801144a:	4b05      	ldr	r3, [pc, #20]	@ (8011460 <pbuf_ref+0x44>)
 801144c:	f240 3242 	movw	r2, #834	@ 0x342
 8011450:	4904      	ldr	r1, [pc, #16]	@ (8011464 <pbuf_ref+0x48>)
 8011452:	4805      	ldr	r0, [pc, #20]	@ (8011468 <pbuf_ref+0x4c>)
 8011454:	f008 ff7e 	bl	801a354 <iprintf>
  }
}
 8011458:	bf00      	nop
 801145a:	3710      	adds	r7, #16
 801145c:	46bd      	mov	sp, r7
 801145e:	bd80      	pop	{r7, pc}
 8011460:	0801b944 	.word	0x0801b944
 8011464:	0801bb24 	.word	0x0801bb24
 8011468:	0801b9a4 	.word	0x0801b9a4

0801146c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801146c:	b580      	push	{r7, lr}
 801146e:	b084      	sub	sp, #16
 8011470:	af00      	add	r7, sp, #0
 8011472:	6078      	str	r0, [r7, #4]
 8011474:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	2b00      	cmp	r3, #0
 801147a:	d002      	beq.n	8011482 <pbuf_cat+0x16>
 801147c:	683b      	ldr	r3, [r7, #0]
 801147e:	2b00      	cmp	r3, #0
 8011480:	d107      	bne.n	8011492 <pbuf_cat+0x26>
 8011482:	4b20      	ldr	r3, [pc, #128]	@ (8011504 <pbuf_cat+0x98>)
 8011484:	f240 3259 	movw	r2, #857	@ 0x359
 8011488:	491f      	ldr	r1, [pc, #124]	@ (8011508 <pbuf_cat+0x9c>)
 801148a:	4820      	ldr	r0, [pc, #128]	@ (801150c <pbuf_cat+0xa0>)
 801148c:	f008 ff62 	bl	801a354 <iprintf>
 8011490:	e034      	b.n	80114fc <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	60fb      	str	r3, [r7, #12]
 8011496:	e00a      	b.n	80114ae <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8011498:	68fb      	ldr	r3, [r7, #12]
 801149a:	891a      	ldrh	r2, [r3, #8]
 801149c:	683b      	ldr	r3, [r7, #0]
 801149e:	891b      	ldrh	r3, [r3, #8]
 80114a0:	4413      	add	r3, r2
 80114a2:	b29a      	uxth	r2, r3
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	60fb      	str	r3, [r7, #12]
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	d1f0      	bne.n	8011498 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	891a      	ldrh	r2, [r3, #8]
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	895b      	ldrh	r3, [r3, #10]
 80114be:	429a      	cmp	r2, r3
 80114c0:	d006      	beq.n	80114d0 <pbuf_cat+0x64>
 80114c2:	4b10      	ldr	r3, [pc, #64]	@ (8011504 <pbuf_cat+0x98>)
 80114c4:	f240 3262 	movw	r2, #866	@ 0x362
 80114c8:	4911      	ldr	r1, [pc, #68]	@ (8011510 <pbuf_cat+0xa4>)
 80114ca:	4810      	ldr	r0, [pc, #64]	@ (801150c <pbuf_cat+0xa0>)
 80114cc:	f008 ff42 	bl	801a354 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80114d0:	68fb      	ldr	r3, [r7, #12]
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d006      	beq.n	80114e6 <pbuf_cat+0x7a>
 80114d8:	4b0a      	ldr	r3, [pc, #40]	@ (8011504 <pbuf_cat+0x98>)
 80114da:	f240 3263 	movw	r2, #867	@ 0x363
 80114de:	490d      	ldr	r1, [pc, #52]	@ (8011514 <pbuf_cat+0xa8>)
 80114e0:	480a      	ldr	r0, [pc, #40]	@ (801150c <pbuf_cat+0xa0>)
 80114e2:	f008 ff37 	bl	801a354 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	891a      	ldrh	r2, [r3, #8]
 80114ea:	683b      	ldr	r3, [r7, #0]
 80114ec:	891b      	ldrh	r3, [r3, #8]
 80114ee:	4413      	add	r3, r2
 80114f0:	b29a      	uxth	r2, r3
 80114f2:	68fb      	ldr	r3, [r7, #12]
 80114f4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	683a      	ldr	r2, [r7, #0]
 80114fa:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80114fc:	3710      	adds	r7, #16
 80114fe:	46bd      	mov	sp, r7
 8011500:	bd80      	pop	{r7, pc}
 8011502:	bf00      	nop
 8011504:	0801b944 	.word	0x0801b944
 8011508:	0801bb38 	.word	0x0801bb38
 801150c:	0801b9a4 	.word	0x0801b9a4
 8011510:	0801bb70 	.word	0x0801bb70
 8011514:	0801bba0 	.word	0x0801bba0

08011518 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b082      	sub	sp, #8
 801151c:	af00      	add	r7, sp, #0
 801151e:	6078      	str	r0, [r7, #4]
 8011520:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8011522:	6839      	ldr	r1, [r7, #0]
 8011524:	6878      	ldr	r0, [r7, #4]
 8011526:	f7ff ffa1 	bl	801146c <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 801152a:	6838      	ldr	r0, [r7, #0]
 801152c:	f7ff ff76 	bl	801141c <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8011530:	bf00      	nop
 8011532:	3708      	adds	r7, #8
 8011534:	46bd      	mov	sp, r7
 8011536:	bd80      	pop	{r7, pc}

08011538 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8011538:	b580      	push	{r7, lr}
 801153a:	b086      	sub	sp, #24
 801153c:	af00      	add	r7, sp, #0
 801153e:	6078      	str	r0, [r7, #4]
 8011540:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8011542:	2300      	movs	r3, #0
 8011544:	617b      	str	r3, [r7, #20]
 8011546:	2300      	movs	r3, #0
 8011548:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	2b00      	cmp	r3, #0
 801154e:	d008      	beq.n	8011562 <pbuf_copy+0x2a>
 8011550:	683b      	ldr	r3, [r7, #0]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d005      	beq.n	8011562 <pbuf_copy+0x2a>
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	891a      	ldrh	r2, [r3, #8]
 801155a:	683b      	ldr	r3, [r7, #0]
 801155c:	891b      	ldrh	r3, [r3, #8]
 801155e:	429a      	cmp	r2, r3
 8011560:	d209      	bcs.n	8011576 <pbuf_copy+0x3e>
 8011562:	4b57      	ldr	r3, [pc, #348]	@ (80116c0 <pbuf_copy+0x188>)
 8011564:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8011568:	4956      	ldr	r1, [pc, #344]	@ (80116c4 <pbuf_copy+0x18c>)
 801156a:	4857      	ldr	r0, [pc, #348]	@ (80116c8 <pbuf_copy+0x190>)
 801156c:	f008 fef2 	bl	801a354 <iprintf>
 8011570:	f06f 030f 	mvn.w	r3, #15
 8011574:	e09f      	b.n	80116b6 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	895b      	ldrh	r3, [r3, #10]
 801157a:	461a      	mov	r2, r3
 801157c:	697b      	ldr	r3, [r7, #20]
 801157e:	1ad2      	subs	r2, r2, r3
 8011580:	683b      	ldr	r3, [r7, #0]
 8011582:	895b      	ldrh	r3, [r3, #10]
 8011584:	4619      	mov	r1, r3
 8011586:	693b      	ldr	r3, [r7, #16]
 8011588:	1acb      	subs	r3, r1, r3
 801158a:	429a      	cmp	r2, r3
 801158c:	d306      	bcc.n	801159c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801158e:	683b      	ldr	r3, [r7, #0]
 8011590:	895b      	ldrh	r3, [r3, #10]
 8011592:	461a      	mov	r2, r3
 8011594:	693b      	ldr	r3, [r7, #16]
 8011596:	1ad3      	subs	r3, r2, r3
 8011598:	60fb      	str	r3, [r7, #12]
 801159a:	e005      	b.n	80115a8 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	895b      	ldrh	r3, [r3, #10]
 80115a0:	461a      	mov	r2, r3
 80115a2:	697b      	ldr	r3, [r7, #20]
 80115a4:	1ad3      	subs	r3, r2, r3
 80115a6:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	685a      	ldr	r2, [r3, #4]
 80115ac:	697b      	ldr	r3, [r7, #20]
 80115ae:	18d0      	adds	r0, r2, r3
 80115b0:	683b      	ldr	r3, [r7, #0]
 80115b2:	685a      	ldr	r2, [r3, #4]
 80115b4:	693b      	ldr	r3, [r7, #16]
 80115b6:	4413      	add	r3, r2
 80115b8:	68fa      	ldr	r2, [r7, #12]
 80115ba:	4619      	mov	r1, r3
 80115bc:	f009 f803 	bl	801a5c6 <memcpy>
    offset_to += len;
 80115c0:	697a      	ldr	r2, [r7, #20]
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	4413      	add	r3, r2
 80115c6:	617b      	str	r3, [r7, #20]
    offset_from += len;
 80115c8:	693a      	ldr	r2, [r7, #16]
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	4413      	add	r3, r2
 80115ce:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	895b      	ldrh	r3, [r3, #10]
 80115d4:	461a      	mov	r2, r3
 80115d6:	697b      	ldr	r3, [r7, #20]
 80115d8:	4293      	cmp	r3, r2
 80115da:	d906      	bls.n	80115ea <pbuf_copy+0xb2>
 80115dc:	4b38      	ldr	r3, [pc, #224]	@ (80116c0 <pbuf_copy+0x188>)
 80115de:	f240 32d9 	movw	r2, #985	@ 0x3d9
 80115e2:	493a      	ldr	r1, [pc, #232]	@ (80116cc <pbuf_copy+0x194>)
 80115e4:	4838      	ldr	r0, [pc, #224]	@ (80116c8 <pbuf_copy+0x190>)
 80115e6:	f008 feb5 	bl	801a354 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80115ea:	683b      	ldr	r3, [r7, #0]
 80115ec:	895b      	ldrh	r3, [r3, #10]
 80115ee:	461a      	mov	r2, r3
 80115f0:	693b      	ldr	r3, [r7, #16]
 80115f2:	4293      	cmp	r3, r2
 80115f4:	d906      	bls.n	8011604 <pbuf_copy+0xcc>
 80115f6:	4b32      	ldr	r3, [pc, #200]	@ (80116c0 <pbuf_copy+0x188>)
 80115f8:	f240 32da 	movw	r2, #986	@ 0x3da
 80115fc:	4934      	ldr	r1, [pc, #208]	@ (80116d0 <pbuf_copy+0x198>)
 80115fe:	4832      	ldr	r0, [pc, #200]	@ (80116c8 <pbuf_copy+0x190>)
 8011600:	f008 fea8 	bl	801a354 <iprintf>
    if (offset_from >= p_from->len) {
 8011604:	683b      	ldr	r3, [r7, #0]
 8011606:	895b      	ldrh	r3, [r3, #10]
 8011608:	461a      	mov	r2, r3
 801160a:	693b      	ldr	r3, [r7, #16]
 801160c:	4293      	cmp	r3, r2
 801160e:	d304      	bcc.n	801161a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8011610:	2300      	movs	r3, #0
 8011612:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8011614:	683b      	ldr	r3, [r7, #0]
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	895b      	ldrh	r3, [r3, #10]
 801161e:	461a      	mov	r2, r3
 8011620:	697b      	ldr	r3, [r7, #20]
 8011622:	4293      	cmp	r3, r2
 8011624:	d114      	bne.n	8011650 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8011626:	2300      	movs	r3, #0
 8011628:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	2b00      	cmp	r3, #0
 8011634:	d10c      	bne.n	8011650 <pbuf_copy+0x118>
 8011636:	683b      	ldr	r3, [r7, #0]
 8011638:	2b00      	cmp	r3, #0
 801163a:	d009      	beq.n	8011650 <pbuf_copy+0x118>
 801163c:	4b20      	ldr	r3, [pc, #128]	@ (80116c0 <pbuf_copy+0x188>)
 801163e:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8011642:	4924      	ldr	r1, [pc, #144]	@ (80116d4 <pbuf_copy+0x19c>)
 8011644:	4820      	ldr	r0, [pc, #128]	@ (80116c8 <pbuf_copy+0x190>)
 8011646:	f008 fe85 	bl	801a354 <iprintf>
 801164a:	f06f 030f 	mvn.w	r3, #15
 801164e:	e032      	b.n	80116b6 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8011650:	683b      	ldr	r3, [r7, #0]
 8011652:	2b00      	cmp	r3, #0
 8011654:	d013      	beq.n	801167e <pbuf_copy+0x146>
 8011656:	683b      	ldr	r3, [r7, #0]
 8011658:	895a      	ldrh	r2, [r3, #10]
 801165a:	683b      	ldr	r3, [r7, #0]
 801165c:	891b      	ldrh	r3, [r3, #8]
 801165e:	429a      	cmp	r2, r3
 8011660:	d10d      	bne.n	801167e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011662:	683b      	ldr	r3, [r7, #0]
 8011664:	681b      	ldr	r3, [r3, #0]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d009      	beq.n	801167e <pbuf_copy+0x146>
 801166a:	4b15      	ldr	r3, [pc, #84]	@ (80116c0 <pbuf_copy+0x188>)
 801166c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8011670:	4919      	ldr	r1, [pc, #100]	@ (80116d8 <pbuf_copy+0x1a0>)
 8011672:	4815      	ldr	r0, [pc, #84]	@ (80116c8 <pbuf_copy+0x190>)
 8011674:	f008 fe6e 	bl	801a354 <iprintf>
 8011678:	f06f 0305 	mvn.w	r3, #5
 801167c:	e01b      	b.n	80116b6 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	2b00      	cmp	r3, #0
 8011682:	d013      	beq.n	80116ac <pbuf_copy+0x174>
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	895a      	ldrh	r2, [r3, #10]
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	891b      	ldrh	r3, [r3, #8]
 801168c:	429a      	cmp	r2, r3
 801168e:	d10d      	bne.n	80116ac <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	2b00      	cmp	r3, #0
 8011696:	d009      	beq.n	80116ac <pbuf_copy+0x174>
 8011698:	4b09      	ldr	r3, [pc, #36]	@ (80116c0 <pbuf_copy+0x188>)
 801169a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 801169e:	490e      	ldr	r1, [pc, #56]	@ (80116d8 <pbuf_copy+0x1a0>)
 80116a0:	4809      	ldr	r0, [pc, #36]	@ (80116c8 <pbuf_copy+0x190>)
 80116a2:	f008 fe57 	bl	801a354 <iprintf>
 80116a6:	f06f 0305 	mvn.w	r3, #5
 80116aa:	e004      	b.n	80116b6 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 80116ac:	683b      	ldr	r3, [r7, #0]
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	f47f af61 	bne.w	8011576 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 80116b4:	2300      	movs	r3, #0
}
 80116b6:	4618      	mov	r0, r3
 80116b8:	3718      	adds	r7, #24
 80116ba:	46bd      	mov	sp, r7
 80116bc:	bd80      	pop	{r7, pc}
 80116be:	bf00      	nop
 80116c0:	0801b944 	.word	0x0801b944
 80116c4:	0801bbec 	.word	0x0801bbec
 80116c8:	0801b9a4 	.word	0x0801b9a4
 80116cc:	0801bc1c 	.word	0x0801bc1c
 80116d0:	0801bc34 	.word	0x0801bc34
 80116d4:	0801bc50 	.word	0x0801bc50
 80116d8:	0801bc60 	.word	0x0801bc60

080116dc <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 80116dc:	b580      	push	{r7, lr}
 80116de:	b088      	sub	sp, #32
 80116e0:	af00      	add	r7, sp, #0
 80116e2:	60f8      	str	r0, [r7, #12]
 80116e4:	60b9      	str	r1, [r7, #8]
 80116e6:	4611      	mov	r1, r2
 80116e8:	461a      	mov	r2, r3
 80116ea:	460b      	mov	r3, r1
 80116ec:	80fb      	strh	r3, [r7, #6]
 80116ee:	4613      	mov	r3, r2
 80116f0:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 80116f2:	2300      	movs	r3, #0
 80116f4:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 80116f6:	2300      	movs	r3, #0
 80116f8:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	2b00      	cmp	r3, #0
 80116fe:	d108      	bne.n	8011712 <pbuf_copy_partial+0x36>
 8011700:	4b2b      	ldr	r3, [pc, #172]	@ (80117b0 <pbuf_copy_partial+0xd4>)
 8011702:	f240 420a 	movw	r2, #1034	@ 0x40a
 8011706:	492b      	ldr	r1, [pc, #172]	@ (80117b4 <pbuf_copy_partial+0xd8>)
 8011708:	482b      	ldr	r0, [pc, #172]	@ (80117b8 <pbuf_copy_partial+0xdc>)
 801170a:	f008 fe23 	bl	801a354 <iprintf>
 801170e:	2300      	movs	r3, #0
 8011710:	e04a      	b.n	80117a8 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8011712:	68bb      	ldr	r3, [r7, #8]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d108      	bne.n	801172a <pbuf_copy_partial+0x4e>
 8011718:	4b25      	ldr	r3, [pc, #148]	@ (80117b0 <pbuf_copy_partial+0xd4>)
 801171a:	f240 420b 	movw	r2, #1035	@ 0x40b
 801171e:	4927      	ldr	r1, [pc, #156]	@ (80117bc <pbuf_copy_partial+0xe0>)
 8011720:	4825      	ldr	r0, [pc, #148]	@ (80117b8 <pbuf_copy_partial+0xdc>)
 8011722:	f008 fe17 	bl	801a354 <iprintf>
 8011726:	2300      	movs	r3, #0
 8011728:	e03e      	b.n	80117a8 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	61fb      	str	r3, [r7, #28]
 801172e:	e034      	b.n	801179a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8011730:	88bb      	ldrh	r3, [r7, #4]
 8011732:	2b00      	cmp	r3, #0
 8011734:	d00a      	beq.n	801174c <pbuf_copy_partial+0x70>
 8011736:	69fb      	ldr	r3, [r7, #28]
 8011738:	895b      	ldrh	r3, [r3, #10]
 801173a:	88ba      	ldrh	r2, [r7, #4]
 801173c:	429a      	cmp	r2, r3
 801173e:	d305      	bcc.n	801174c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8011740:	69fb      	ldr	r3, [r7, #28]
 8011742:	895b      	ldrh	r3, [r3, #10]
 8011744:	88ba      	ldrh	r2, [r7, #4]
 8011746:	1ad3      	subs	r3, r2, r3
 8011748:	80bb      	strh	r3, [r7, #4]
 801174a:	e023      	b.n	8011794 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 801174c:	69fb      	ldr	r3, [r7, #28]
 801174e:	895a      	ldrh	r2, [r3, #10]
 8011750:	88bb      	ldrh	r3, [r7, #4]
 8011752:	1ad3      	subs	r3, r2, r3
 8011754:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8011756:	8b3a      	ldrh	r2, [r7, #24]
 8011758:	88fb      	ldrh	r3, [r7, #6]
 801175a:	429a      	cmp	r2, r3
 801175c:	d901      	bls.n	8011762 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 801175e:	88fb      	ldrh	r3, [r7, #6]
 8011760:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8011762:	8b7b      	ldrh	r3, [r7, #26]
 8011764:	68ba      	ldr	r2, [r7, #8]
 8011766:	18d0      	adds	r0, r2, r3
 8011768:	69fb      	ldr	r3, [r7, #28]
 801176a:	685a      	ldr	r2, [r3, #4]
 801176c:	88bb      	ldrh	r3, [r7, #4]
 801176e:	4413      	add	r3, r2
 8011770:	8b3a      	ldrh	r2, [r7, #24]
 8011772:	4619      	mov	r1, r3
 8011774:	f008 ff27 	bl	801a5c6 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8011778:	8afa      	ldrh	r2, [r7, #22]
 801177a:	8b3b      	ldrh	r3, [r7, #24]
 801177c:	4413      	add	r3, r2
 801177e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8011780:	8b7a      	ldrh	r2, [r7, #26]
 8011782:	8b3b      	ldrh	r3, [r7, #24]
 8011784:	4413      	add	r3, r2
 8011786:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8011788:	88fa      	ldrh	r2, [r7, #6]
 801178a:	8b3b      	ldrh	r3, [r7, #24]
 801178c:	1ad3      	subs	r3, r2, r3
 801178e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8011790:	2300      	movs	r3, #0
 8011792:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8011794:	69fb      	ldr	r3, [r7, #28]
 8011796:	681b      	ldr	r3, [r3, #0]
 8011798:	61fb      	str	r3, [r7, #28]
 801179a:	88fb      	ldrh	r3, [r7, #6]
 801179c:	2b00      	cmp	r3, #0
 801179e:	d002      	beq.n	80117a6 <pbuf_copy_partial+0xca>
 80117a0:	69fb      	ldr	r3, [r7, #28]
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d1c4      	bne.n	8011730 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80117a6:	8afb      	ldrh	r3, [r7, #22]
}
 80117a8:	4618      	mov	r0, r3
 80117aa:	3720      	adds	r7, #32
 80117ac:	46bd      	mov	sp, r7
 80117ae:	bd80      	pop	{r7, pc}
 80117b0:	0801b944 	.word	0x0801b944
 80117b4:	0801bc8c 	.word	0x0801bc8c
 80117b8:	0801b9a4 	.word	0x0801b9a4
 80117bc:	0801bcac 	.word	0x0801bcac

080117c0 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 80117c0:	b580      	push	{r7, lr}
 80117c2:	b084      	sub	sp, #16
 80117c4:	af00      	add	r7, sp, #0
 80117c6:	4603      	mov	r3, r0
 80117c8:	603a      	str	r2, [r7, #0]
 80117ca:	71fb      	strb	r3, [r7, #7]
 80117cc:	460b      	mov	r3, r1
 80117ce:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 80117d0:	683b      	ldr	r3, [r7, #0]
 80117d2:	8919      	ldrh	r1, [r3, #8]
 80117d4:	88ba      	ldrh	r2, [r7, #4]
 80117d6:	79fb      	ldrb	r3, [r7, #7]
 80117d8:	4618      	mov	r0, r3
 80117da:	f7ff fa91 	bl	8010d00 <pbuf_alloc>
 80117de:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80117e0:	68fb      	ldr	r3, [r7, #12]
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d101      	bne.n	80117ea <pbuf_clone+0x2a>
    return NULL;
 80117e6:	2300      	movs	r3, #0
 80117e8:	e011      	b.n	801180e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80117ea:	6839      	ldr	r1, [r7, #0]
 80117ec:	68f8      	ldr	r0, [r7, #12]
 80117ee:	f7ff fea3 	bl	8011538 <pbuf_copy>
 80117f2:	4603      	mov	r3, r0
 80117f4:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 80117f6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d006      	beq.n	801180c <pbuf_clone+0x4c>
 80117fe:	4b06      	ldr	r3, [pc, #24]	@ (8011818 <pbuf_clone+0x58>)
 8011800:	f240 5224 	movw	r2, #1316	@ 0x524
 8011804:	4905      	ldr	r1, [pc, #20]	@ (801181c <pbuf_clone+0x5c>)
 8011806:	4806      	ldr	r0, [pc, #24]	@ (8011820 <pbuf_clone+0x60>)
 8011808:	f008 fda4 	bl	801a354 <iprintf>
  return q;
 801180c:	68fb      	ldr	r3, [r7, #12]
}
 801180e:	4618      	mov	r0, r3
 8011810:	3710      	adds	r7, #16
 8011812:	46bd      	mov	sp, r7
 8011814:	bd80      	pop	{r7, pc}
 8011816:	bf00      	nop
 8011818:	0801b944 	.word	0x0801b944
 801181c:	0801bdb8 	.word	0x0801bdb8
 8011820:	0801b9a4 	.word	0x0801b9a4

08011824 <raw_input_local_match>:
/** The list of RAW PCBs */
static struct raw_pcb *raw_pcbs;

static u8_t
raw_input_local_match(struct raw_pcb *pcb, u8_t broadcast)
{
 8011824:	b480      	push	{r7}
 8011826:	b083      	sub	sp, #12
 8011828:	af00      	add	r7, sp, #0
 801182a:	6078      	str	r0, [r7, #4]
 801182c:	460b      	mov	r3, r1
 801182e:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	7a1b      	ldrb	r3, [r3, #8]
 8011834:	2b00      	cmp	r3, #0
 8011836:	d00b      	beq.n	8011850 <raw_input_local_match+0x2c>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	7a1a      	ldrb	r2, [r3, #8]
 801183c:	4b15      	ldr	r3, [pc, #84]	@ (8011894 <raw_input_local_match+0x70>)
 801183e:	685b      	ldr	r3, [r3, #4]
 8011840:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011844:	3301      	adds	r3, #1
 8011846:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8011848:	429a      	cmp	r2, r3
 801184a:	d001      	beq.n	8011850 <raw_input_local_match+0x2c>
    return 0;
 801184c:	2300      	movs	r3, #0
 801184e:	e01b      	b.n	8011888 <raw_input_local_match+0x64>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: receive all broadcasts
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8011850:	78fb      	ldrb	r3, [r7, #3]
 8011852:	2b00      	cmp	r3, #0
 8011854:	d008      	beq.n	8011868 <raw_input_local_match+0x44>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip))) {
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d003      	beq.n	8011864 <raw_input_local_match+0x40>
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	2b00      	cmp	r3, #0
 8011862:	d110      	bne.n	8011886 <raw_input_local_match+0x62>
          return 1;
 8011864:	2301      	movs	r3, #1
 8011866:	e00f      	b.n	8011888 <raw_input_local_match+0x64>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: catch all or exact match */
      if (ip_addr_isany(&pcb->local_ip) ||
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	2b00      	cmp	r3, #0
 801186c:	d009      	beq.n	8011882 <raw_input_local_match+0x5e>
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	2b00      	cmp	r3, #0
 8011874:	d005      	beq.n	8011882 <raw_input_local_match+0x5e>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	681a      	ldr	r2, [r3, #0]
 801187a:	4b06      	ldr	r3, [pc, #24]	@ (8011894 <raw_input_local_match+0x70>)
 801187c:	695b      	ldr	r3, [r3, #20]
      if (ip_addr_isany(&pcb->local_ip) ||
 801187e:	429a      	cmp	r2, r3
 8011880:	d101      	bne.n	8011886 <raw_input_local_match+0x62>
        return 1;
 8011882:	2301      	movs	r3, #1
 8011884:	e000      	b.n	8011888 <raw_input_local_match+0x64>
      }
  }

  return 0;
 8011886:	2300      	movs	r3, #0
}
 8011888:	4618      	mov	r0, r3
 801188a:	370c      	adds	r7, #12
 801188c:	46bd      	mov	sp, r7
 801188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011892:	4770      	bx	lr
 8011894:	2400e038 	.word	0x2400e038

08011898 <raw_input>:
 *           caller).
 *
 */
raw_input_state_t
raw_input(struct pbuf *p, struct netif *inp)
{
 8011898:	b590      	push	{r4, r7, lr}
 801189a:	b089      	sub	sp, #36	@ 0x24
 801189c:	af00      	add	r7, sp, #0
 801189e:	6078      	str	r0, [r7, #4]
 80118a0:	6039      	str	r1, [r7, #0]
  struct raw_pcb *pcb, *prev;
  s16_t proto;
  raw_input_state_t ret = RAW_INPUT_NONE;
 80118a2:	2300      	movs	r3, #0
 80118a4:	75fb      	strb	r3, [r7, #23]
  u8_t broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80118a6:	4b37      	ldr	r3, [pc, #220]	@ (8011984 <raw_input+0xec>)
 80118a8:	695b      	ldr	r3, [r3, #20]
 80118aa:	4a36      	ldr	r2, [pc, #216]	@ (8011984 <raw_input+0xec>)
 80118ac:	6812      	ldr	r2, [r2, #0]
 80118ae:	4611      	mov	r1, r2
 80118b0:	4618      	mov	r0, r3
 80118b2:	f007 fc07 	bl	80190c4 <ip4_addr_isbroadcast_u32>
 80118b6:	4603      	mov	r3, r0
 80118b8:	75bb      	strb	r3, [r7, #22]
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    proto = IPH_PROTO((struct ip_hdr *)p->payload);
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	685b      	ldr	r3, [r3, #4]
 80118be:	7a5b      	ldrb	r3, [r3, #9]
 80118c0:	82bb      	strh	r3, [r7, #20]
  }
#endif /* LWIP_IPV4 */

  prev = NULL;
 80118c2:	2300      	movs	r3, #0
 80118c4:	61bb      	str	r3, [r7, #24]
  pcb = raw_pcbs;
 80118c6:	4b30      	ldr	r3, [pc, #192]	@ (8011988 <raw_input+0xf0>)
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	61fb      	str	r3, [r7, #28]
  /* loop through all raw pcbs until the packet is eaten by one */
  /* this allows multiple pcbs to match against the packet by design */
  while (pcb != NULL) {
 80118cc:	e052      	b.n	8011974 <raw_input+0xdc>
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 80118ce:	69fb      	ldr	r3, [r7, #28]
 80118d0:	7c1b      	ldrb	r3, [r3, #16]
 80118d2:	461a      	mov	r2, r3
 80118d4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80118d8:	429a      	cmp	r2, r3
 80118da:	d146      	bne.n	801196a <raw_input+0xd2>
 80118dc:	7dbb      	ldrb	r3, [r7, #22]
 80118de:	4619      	mov	r1, r3
 80118e0:	69f8      	ldr	r0, [r7, #28]
 80118e2:	f7ff ff9f 	bl	8011824 <raw_input_local_match>
 80118e6:	4603      	mov	r3, r0
 80118e8:	2b00      	cmp	r3, #0
 80118ea:	d03e      	beq.n	801196a <raw_input+0xd2>
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 80118ec:	69fb      	ldr	r3, [r7, #28]
 80118ee:	7c5b      	ldrb	r3, [r3, #17]
 80118f0:	f003 0301 	and.w	r3, r3, #1
    if ((pcb->protocol == proto) && raw_input_local_match(pcb, broadcast) &&
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	d005      	beq.n	8011904 <raw_input+0x6c>
         ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80118f8:	69fb      	ldr	r3, [r7, #28]
 80118fa:	685a      	ldr	r2, [r3, #4]
 80118fc:	4b21      	ldr	r3, [pc, #132]	@ (8011984 <raw_input+0xec>)
 80118fe:	691b      	ldr	r3, [r3, #16]
        (((pcb->flags & RAW_FLAGS_CONNECTED) == 0) ||
 8011900:	429a      	cmp	r2, r3
 8011902:	d132      	bne.n	801196a <raw_input+0xd2>
      /* receive callback function available? */
      if (pcb->recv != NULL) {
 8011904:	69fb      	ldr	r3, [r7, #28]
 8011906:	695b      	ldr	r3, [r3, #20]
 8011908:	2b00      	cmp	r3, #0
 801190a:	d02e      	beq.n	801196a <raw_input+0xd2>
        u8_t eaten;
#ifndef LWIP_NOASSERT
        void *old_payload = p->payload;
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	685b      	ldr	r3, [r3, #4]
 8011910:	613b      	str	r3, [r7, #16]
#endif
        ret = RAW_INPUT_DELIVERED;
 8011912:	2302      	movs	r3, #2
 8011914:	75fb      	strb	r3, [r7, #23]
        /* the receive callback function did not eat the packet? */
        eaten = pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr());
 8011916:	69fb      	ldr	r3, [r7, #28]
 8011918:	695c      	ldr	r4, [r3, #20]
 801191a:	69fb      	ldr	r3, [r7, #28]
 801191c:	6998      	ldr	r0, [r3, #24]
 801191e:	4b1b      	ldr	r3, [pc, #108]	@ (801198c <raw_input+0xf4>)
 8011920:	687a      	ldr	r2, [r7, #4]
 8011922:	69f9      	ldr	r1, [r7, #28]
 8011924:	47a0      	blx	r4
 8011926:	4603      	mov	r3, r0
 8011928:	73fb      	strb	r3, [r7, #15]
        if (eaten != 0) {
 801192a:	7bfb      	ldrb	r3, [r7, #15]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d011      	beq.n	8011954 <raw_input+0xbc>
          /* receive function ate the packet */
          p = NULL;
 8011930:	2300      	movs	r3, #0
 8011932:	607b      	str	r3, [r7, #4]
          if (prev != NULL) {
 8011934:	69bb      	ldr	r3, [r7, #24]
 8011936:	2b00      	cmp	r3, #0
 8011938:	d00a      	beq.n	8011950 <raw_input+0xb8>
            /* move the pcb to the front of raw_pcbs so that is
               found faster next time */
            prev->next = pcb->next;
 801193a:	69fb      	ldr	r3, [r7, #28]
 801193c:	68da      	ldr	r2, [r3, #12]
 801193e:	69bb      	ldr	r3, [r7, #24]
 8011940:	60da      	str	r2, [r3, #12]
            pcb->next = raw_pcbs;
 8011942:	4b11      	ldr	r3, [pc, #68]	@ (8011988 <raw_input+0xf0>)
 8011944:	681a      	ldr	r2, [r3, #0]
 8011946:	69fb      	ldr	r3, [r7, #28]
 8011948:	60da      	str	r2, [r3, #12]
            raw_pcbs = pcb;
 801194a:	4a0f      	ldr	r2, [pc, #60]	@ (8011988 <raw_input+0xf0>)
 801194c:	69fb      	ldr	r3, [r7, #28]
 801194e:	6013      	str	r3, [r2, #0]
          }
          return RAW_INPUT_EATEN;
 8011950:	2301      	movs	r3, #1
 8011952:	e013      	b.n	801197c <raw_input+0xe4>
        } else {
          /* sanity-check that the receive callback did not alter the pbuf */
          LWIP_ASSERT("raw pcb recv callback altered pbuf payload pointer without eating packet",
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	685b      	ldr	r3, [r3, #4]
 8011958:	693a      	ldr	r2, [r7, #16]
 801195a:	429a      	cmp	r2, r3
 801195c:	d005      	beq.n	801196a <raw_input+0xd2>
 801195e:	4b0c      	ldr	r3, [pc, #48]	@ (8011990 <raw_input+0xf8>)
 8011960:	22c0      	movs	r2, #192	@ 0xc0
 8011962:	490c      	ldr	r1, [pc, #48]	@ (8011994 <raw_input+0xfc>)
 8011964:	480c      	ldr	r0, [pc, #48]	@ (8011998 <raw_input+0x100>)
 8011966:	f008 fcf5 	bl	801a354 <iprintf>
        }
      }
      /* no receive callback function was set for this raw PCB */
    }
    /* drop the packet */
    prev = pcb;
 801196a:	69fb      	ldr	r3, [r7, #28]
 801196c:	61bb      	str	r3, [r7, #24]
    pcb = pcb->next;
 801196e:	69fb      	ldr	r3, [r7, #28]
 8011970:	68db      	ldr	r3, [r3, #12]
 8011972:	61fb      	str	r3, [r7, #28]
  while (pcb != NULL) {
 8011974:	69fb      	ldr	r3, [r7, #28]
 8011976:	2b00      	cmp	r3, #0
 8011978:	d1a9      	bne.n	80118ce <raw_input+0x36>
  }
  return ret;
 801197a:	7dfb      	ldrb	r3, [r7, #23]
}
 801197c:	4618      	mov	r0, r3
 801197e:	3724      	adds	r7, #36	@ 0x24
 8011980:	46bd      	mov	sp, r7
 8011982:	bd90      	pop	{r4, r7, pc}
 8011984:	2400e038 	.word	0x2400e038
 8011988:	24014b70 	.word	0x24014b70
 801198c:	2400e048 	.word	0x2400e048
 8011990:	0801bdcc 	.word	0x0801bdcc
 8011994:	0801bdfc 	.word	0x0801bdfc
 8011998:	0801be48 	.word	0x0801be48

0801199c <raw_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void raw_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801199c:	b480      	push	{r7}
 801199e:	b085      	sub	sp, #20
 80119a0:	af00      	add	r7, sp, #0
 80119a2:	6078      	str	r0, [r7, #4]
 80119a4:	6039      	str	r1, [r7, #0]
  struct raw_pcb *rpcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d01e      	beq.n	80119ea <raw_netif_ip_addr_changed+0x4e>
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d01a      	beq.n	80119ea <raw_netif_ip_addr_changed+0x4e>
 80119b4:	683b      	ldr	r3, [r7, #0]
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d017      	beq.n	80119ea <raw_netif_ip_addr_changed+0x4e>
 80119ba:	683b      	ldr	r3, [r7, #0]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d013      	beq.n	80119ea <raw_netif_ip_addr_changed+0x4e>
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 80119c2:	4b0d      	ldr	r3, [pc, #52]	@ (80119f8 <raw_netif_ip_addr_changed+0x5c>)
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	60fb      	str	r3, [r7, #12]
 80119c8:	e00c      	b.n	80119e4 <raw_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&rpcb->local_ip, old_addr)) {
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	681a      	ldr	r2, [r3, #0]
 80119ce:	687b      	ldr	r3, [r7, #4]
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	429a      	cmp	r2, r3
 80119d4:	d103      	bne.n	80119de <raw_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(rpcb->local_ip, *new_addr);
 80119d6:	683b      	ldr	r3, [r7, #0]
 80119d8:	681a      	ldr	r2, [r3, #0]
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	601a      	str	r2, [r3, #0]
    for (rpcb = raw_pcbs; rpcb != NULL; rpcb = rpcb->next) {
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	68db      	ldr	r3, [r3, #12]
 80119e2:	60fb      	str	r3, [r7, #12]
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d1ef      	bne.n	80119ca <raw_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80119ea:	bf00      	nop
 80119ec:	3714      	adds	r7, #20
 80119ee:	46bd      	mov	sp, r7
 80119f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119f4:	4770      	bx	lr
 80119f6:	bf00      	nop
 80119f8:	24014b70 	.word	0x24014b70

080119fc <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 80119fc:	b580      	push	{r7, lr}
 80119fe:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8011a00:	f008 fba8 	bl	801a154 <rand>
 8011a04:	4603      	mov	r3, r0
 8011a06:	b29b      	uxth	r3, r3
 8011a08:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011a0c:	b29b      	uxth	r3, r3
 8011a0e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8011a12:	b29a      	uxth	r2, r3
 8011a14:	4b01      	ldr	r3, [pc, #4]	@ (8011a1c <tcp_init+0x20>)
 8011a16:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8011a18:	bf00      	nop
 8011a1a:	bd80      	pop	{r7, pc}
 8011a1c:	240049b4 	.word	0x240049b4

08011a20 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8011a20:	b580      	push	{r7, lr}
 8011a22:	b082      	sub	sp, #8
 8011a24:	af00      	add	r7, sp, #0
 8011a26:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	7d1b      	ldrb	r3, [r3, #20]
 8011a2c:	2b01      	cmp	r3, #1
 8011a2e:	d105      	bne.n	8011a3c <tcp_free+0x1c>
 8011a30:	4b06      	ldr	r3, [pc, #24]	@ (8011a4c <tcp_free+0x2c>)
 8011a32:	22d4      	movs	r2, #212	@ 0xd4
 8011a34:	4906      	ldr	r1, [pc, #24]	@ (8011a50 <tcp_free+0x30>)
 8011a36:	4807      	ldr	r0, [pc, #28]	@ (8011a54 <tcp_free+0x34>)
 8011a38:	f008 fc8c 	bl	801a354 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8011a3c:	6879      	ldr	r1, [r7, #4]
 8011a3e:	2002      	movs	r0, #2
 8011a40:	f7fe fd9a 	bl	8010578 <memp_free>
}
 8011a44:	bf00      	nop
 8011a46:	3708      	adds	r7, #8
 8011a48:	46bd      	mov	sp, r7
 8011a4a:	bd80      	pop	{r7, pc}
 8011a4c:	0801bf10 	.word	0x0801bf10
 8011a50:	0801bf40 	.word	0x0801bf40
 8011a54:	0801bf54 	.word	0x0801bf54

08011a58 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8011a58:	b580      	push	{r7, lr}
 8011a5a:	b082      	sub	sp, #8
 8011a5c:	af00      	add	r7, sp, #0
 8011a5e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	7d1b      	ldrb	r3, [r3, #20]
 8011a64:	2b01      	cmp	r3, #1
 8011a66:	d105      	bne.n	8011a74 <tcp_free_listen+0x1c>
 8011a68:	4b06      	ldr	r3, [pc, #24]	@ (8011a84 <tcp_free_listen+0x2c>)
 8011a6a:	22df      	movs	r2, #223	@ 0xdf
 8011a6c:	4906      	ldr	r1, [pc, #24]	@ (8011a88 <tcp_free_listen+0x30>)
 8011a6e:	4807      	ldr	r0, [pc, #28]	@ (8011a8c <tcp_free_listen+0x34>)
 8011a70:	f008 fc70 	bl	801a354 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8011a74:	6879      	ldr	r1, [r7, #4]
 8011a76:	2003      	movs	r0, #3
 8011a78:	f7fe fd7e 	bl	8010578 <memp_free>
}
 8011a7c:	bf00      	nop
 8011a7e:	3708      	adds	r7, #8
 8011a80:	46bd      	mov	sp, r7
 8011a82:	bd80      	pop	{r7, pc}
 8011a84:	0801bf10 	.word	0x0801bf10
 8011a88:	0801bf7c 	.word	0x0801bf7c
 8011a8c:	0801bf54 	.word	0x0801bf54

08011a90 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8011a90:	b580      	push	{r7, lr}
 8011a92:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8011a94:	f000 fea6 	bl	80127e4 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8011a98:	4b07      	ldr	r3, [pc, #28]	@ (8011ab8 <tcp_tmr+0x28>)
 8011a9a:	781b      	ldrb	r3, [r3, #0]
 8011a9c:	3301      	adds	r3, #1
 8011a9e:	b2da      	uxtb	r2, r3
 8011aa0:	4b05      	ldr	r3, [pc, #20]	@ (8011ab8 <tcp_tmr+0x28>)
 8011aa2:	701a      	strb	r2, [r3, #0]
 8011aa4:	4b04      	ldr	r3, [pc, #16]	@ (8011ab8 <tcp_tmr+0x28>)
 8011aa6:	781b      	ldrb	r3, [r3, #0]
 8011aa8:	f003 0301 	and.w	r3, r3, #1
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d001      	beq.n	8011ab4 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8011ab0:	f000 fb56 	bl	8012160 <tcp_slowtmr>
  }
}
 8011ab4:	bf00      	nop
 8011ab6:	bd80      	pop	{r7, pc}
 8011ab8:	24014b89 	.word	0x24014b89

08011abc <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8011abc:	b580      	push	{r7, lr}
 8011abe:	b084      	sub	sp, #16
 8011ac0:	af00      	add	r7, sp, #0
 8011ac2:	6078      	str	r0, [r7, #4]
 8011ac4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8011ac6:	683b      	ldr	r3, [r7, #0]
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	d105      	bne.n	8011ad8 <tcp_remove_listener+0x1c>
 8011acc:	4b0d      	ldr	r3, [pc, #52]	@ (8011b04 <tcp_remove_listener+0x48>)
 8011ace:	22ff      	movs	r2, #255	@ 0xff
 8011ad0:	490d      	ldr	r1, [pc, #52]	@ (8011b08 <tcp_remove_listener+0x4c>)
 8011ad2:	480e      	ldr	r0, [pc, #56]	@ (8011b0c <tcp_remove_listener+0x50>)
 8011ad4:	f008 fc3e 	bl	801a354 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	60fb      	str	r3, [r7, #12]
 8011adc:	e00a      	b.n	8011af4 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011ae2:	683a      	ldr	r2, [r7, #0]
 8011ae4:	429a      	cmp	r2, r3
 8011ae6:	d102      	bne.n	8011aee <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	2200      	movs	r2, #0
 8011aec:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011aee:	68fb      	ldr	r3, [r7, #12]
 8011af0:	68db      	ldr	r3, [r3, #12]
 8011af2:	60fb      	str	r3, [r7, #12]
 8011af4:	68fb      	ldr	r3, [r7, #12]
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d1f1      	bne.n	8011ade <tcp_remove_listener+0x22>
    }
  }
}
 8011afa:	bf00      	nop
 8011afc:	bf00      	nop
 8011afe:	3710      	adds	r7, #16
 8011b00:	46bd      	mov	sp, r7
 8011b02:	bd80      	pop	{r7, pc}
 8011b04:	0801bf10 	.word	0x0801bf10
 8011b08:	0801bf98 	.word	0x0801bf98
 8011b0c:	0801bf54 	.word	0x0801bf54

08011b10 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8011b10:	b580      	push	{r7, lr}
 8011b12:	b084      	sub	sp, #16
 8011b14:	af00      	add	r7, sp, #0
 8011b16:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d106      	bne.n	8011b2c <tcp_listen_closed+0x1c>
 8011b1e:	4b14      	ldr	r3, [pc, #80]	@ (8011b70 <tcp_listen_closed+0x60>)
 8011b20:	f240 1211 	movw	r2, #273	@ 0x111
 8011b24:	4913      	ldr	r1, [pc, #76]	@ (8011b74 <tcp_listen_closed+0x64>)
 8011b26:	4814      	ldr	r0, [pc, #80]	@ (8011b78 <tcp_listen_closed+0x68>)
 8011b28:	f008 fc14 	bl	801a354 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	7d1b      	ldrb	r3, [r3, #20]
 8011b30:	2b01      	cmp	r3, #1
 8011b32:	d006      	beq.n	8011b42 <tcp_listen_closed+0x32>
 8011b34:	4b0e      	ldr	r3, [pc, #56]	@ (8011b70 <tcp_listen_closed+0x60>)
 8011b36:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8011b3a:	4910      	ldr	r1, [pc, #64]	@ (8011b7c <tcp_listen_closed+0x6c>)
 8011b3c:	480e      	ldr	r0, [pc, #56]	@ (8011b78 <tcp_listen_closed+0x68>)
 8011b3e:	f008 fc09 	bl	801a354 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8011b42:	2301      	movs	r3, #1
 8011b44:	60fb      	str	r3, [r7, #12]
 8011b46:	e00b      	b.n	8011b60 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8011b48:	4a0d      	ldr	r2, [pc, #52]	@ (8011b80 <tcp_listen_closed+0x70>)
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	6879      	ldr	r1, [r7, #4]
 8011b54:	4618      	mov	r0, r3
 8011b56:	f7ff ffb1 	bl	8011abc <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8011b5a:	68fb      	ldr	r3, [r7, #12]
 8011b5c:	3301      	adds	r3, #1
 8011b5e:	60fb      	str	r3, [r7, #12]
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	2b03      	cmp	r3, #3
 8011b64:	d9f0      	bls.n	8011b48 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8011b66:	bf00      	nop
 8011b68:	bf00      	nop
 8011b6a:	3710      	adds	r7, #16
 8011b6c:	46bd      	mov	sp, r7
 8011b6e:	bd80      	pop	{r7, pc}
 8011b70:	0801bf10 	.word	0x0801bf10
 8011b74:	0801bfc0 	.word	0x0801bfc0
 8011b78:	0801bf54 	.word	0x0801bf54
 8011b7c:	0801bfcc 	.word	0x0801bfcc
 8011b80:	0801df88 	.word	0x0801df88

08011b84 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8011b84:	b5b0      	push	{r4, r5, r7, lr}
 8011b86:	b088      	sub	sp, #32
 8011b88:	af04      	add	r7, sp, #16
 8011b8a:	6078      	str	r0, [r7, #4]
 8011b8c:	460b      	mov	r3, r1
 8011b8e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d106      	bne.n	8011ba4 <tcp_close_shutdown+0x20>
 8011b96:	4b63      	ldr	r3, [pc, #396]	@ (8011d24 <tcp_close_shutdown+0x1a0>)
 8011b98:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8011b9c:	4962      	ldr	r1, [pc, #392]	@ (8011d28 <tcp_close_shutdown+0x1a4>)
 8011b9e:	4863      	ldr	r0, [pc, #396]	@ (8011d2c <tcp_close_shutdown+0x1a8>)
 8011ba0:	f008 fbd8 	bl	801a354 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8011ba4:	78fb      	ldrb	r3, [r7, #3]
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d067      	beq.n	8011c7a <tcp_close_shutdown+0xf6>
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	7d1b      	ldrb	r3, [r3, #20]
 8011bae:	2b04      	cmp	r3, #4
 8011bb0:	d003      	beq.n	8011bba <tcp_close_shutdown+0x36>
 8011bb2:	687b      	ldr	r3, [r7, #4]
 8011bb4:	7d1b      	ldrb	r3, [r3, #20]
 8011bb6:	2b07      	cmp	r3, #7
 8011bb8:	d15f      	bne.n	8011c7a <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d105      	bne.n	8011bce <tcp_close_shutdown+0x4a>
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011bc6:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8011bca:	4293      	cmp	r3, r2
 8011bcc:	d055      	beq.n	8011c7a <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	8b5b      	ldrh	r3, [r3, #26]
 8011bd2:	f003 0310 	and.w	r3, r3, #16
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d106      	bne.n	8011be8 <tcp_close_shutdown+0x64>
 8011bda:	4b52      	ldr	r3, [pc, #328]	@ (8011d24 <tcp_close_shutdown+0x1a0>)
 8011bdc:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8011be0:	4953      	ldr	r1, [pc, #332]	@ (8011d30 <tcp_close_shutdown+0x1ac>)
 8011be2:	4852      	ldr	r0, [pc, #328]	@ (8011d2c <tcp_close_shutdown+0x1a8>)
 8011be4:	f008 fbb6 	bl	801a354 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8011bf0:	687d      	ldr	r5, [r7, #4]
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	3304      	adds	r3, #4
 8011bf6:	687a      	ldr	r2, [r7, #4]
 8011bf8:	8ad2      	ldrh	r2, [r2, #22]
 8011bfa:	6879      	ldr	r1, [r7, #4]
 8011bfc:	8b09      	ldrh	r1, [r1, #24]
 8011bfe:	9102      	str	r1, [sp, #8]
 8011c00:	9201      	str	r2, [sp, #4]
 8011c02:	9300      	str	r3, [sp, #0]
 8011c04:	462b      	mov	r3, r5
 8011c06:	4622      	mov	r2, r4
 8011c08:	4601      	mov	r1, r0
 8011c0a:	6878      	ldr	r0, [r7, #4]
 8011c0c:	f004 fe92 	bl	8016934 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8011c10:	6878      	ldr	r0, [r7, #4]
 8011c12:	f001 f8cb 	bl	8012dac <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8011c16:	4b47      	ldr	r3, [pc, #284]	@ (8011d34 <tcp_close_shutdown+0x1b0>)
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	687a      	ldr	r2, [r7, #4]
 8011c1c:	429a      	cmp	r2, r3
 8011c1e:	d105      	bne.n	8011c2c <tcp_close_shutdown+0xa8>
 8011c20:	4b44      	ldr	r3, [pc, #272]	@ (8011d34 <tcp_close_shutdown+0x1b0>)
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	68db      	ldr	r3, [r3, #12]
 8011c26:	4a43      	ldr	r2, [pc, #268]	@ (8011d34 <tcp_close_shutdown+0x1b0>)
 8011c28:	6013      	str	r3, [r2, #0]
 8011c2a:	e013      	b.n	8011c54 <tcp_close_shutdown+0xd0>
 8011c2c:	4b41      	ldr	r3, [pc, #260]	@ (8011d34 <tcp_close_shutdown+0x1b0>)
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	60fb      	str	r3, [r7, #12]
 8011c32:	e00c      	b.n	8011c4e <tcp_close_shutdown+0xca>
 8011c34:	68fb      	ldr	r3, [r7, #12]
 8011c36:	68db      	ldr	r3, [r3, #12]
 8011c38:	687a      	ldr	r2, [r7, #4]
 8011c3a:	429a      	cmp	r2, r3
 8011c3c:	d104      	bne.n	8011c48 <tcp_close_shutdown+0xc4>
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	68da      	ldr	r2, [r3, #12]
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	60da      	str	r2, [r3, #12]
 8011c46:	e005      	b.n	8011c54 <tcp_close_shutdown+0xd0>
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	68db      	ldr	r3, [r3, #12]
 8011c4c:	60fb      	str	r3, [r7, #12]
 8011c4e:	68fb      	ldr	r3, [r7, #12]
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d1ef      	bne.n	8011c34 <tcp_close_shutdown+0xb0>
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	2200      	movs	r2, #0
 8011c58:	60da      	str	r2, [r3, #12]
 8011c5a:	4b37      	ldr	r3, [pc, #220]	@ (8011d38 <tcp_close_shutdown+0x1b4>)
 8011c5c:	2201      	movs	r2, #1
 8011c5e:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8011c60:	4b36      	ldr	r3, [pc, #216]	@ (8011d3c <tcp_close_shutdown+0x1b8>)
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	687a      	ldr	r2, [r7, #4]
 8011c66:	429a      	cmp	r2, r3
 8011c68:	d102      	bne.n	8011c70 <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8011c6a:	f003 fd61 	bl	8015730 <tcp_trigger_input_pcb_close>
 8011c6e:	e002      	b.n	8011c76 <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 8011c70:	6878      	ldr	r0, [r7, #4]
 8011c72:	f7ff fed5 	bl	8011a20 <tcp_free>
      }
      return ERR_OK;
 8011c76:	2300      	movs	r3, #0
 8011c78:	e050      	b.n	8011d1c <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	7d1b      	ldrb	r3, [r3, #20]
 8011c7e:	2b02      	cmp	r3, #2
 8011c80:	d03b      	beq.n	8011cfa <tcp_close_shutdown+0x176>
 8011c82:	2b02      	cmp	r3, #2
 8011c84:	dc44      	bgt.n	8011d10 <tcp_close_shutdown+0x18c>
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d002      	beq.n	8011c90 <tcp_close_shutdown+0x10c>
 8011c8a:	2b01      	cmp	r3, #1
 8011c8c:	d02a      	beq.n	8011ce4 <tcp_close_shutdown+0x160>
 8011c8e:	e03f      	b.n	8011d10 <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8011c90:	687b      	ldr	r3, [r7, #4]
 8011c92:	8adb      	ldrh	r3, [r3, #22]
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	d021      	beq.n	8011cdc <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011c98:	4b29      	ldr	r3, [pc, #164]	@ (8011d40 <tcp_close_shutdown+0x1bc>)
 8011c9a:	681b      	ldr	r3, [r3, #0]
 8011c9c:	687a      	ldr	r2, [r7, #4]
 8011c9e:	429a      	cmp	r2, r3
 8011ca0:	d105      	bne.n	8011cae <tcp_close_shutdown+0x12a>
 8011ca2:	4b27      	ldr	r3, [pc, #156]	@ (8011d40 <tcp_close_shutdown+0x1bc>)
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	68db      	ldr	r3, [r3, #12]
 8011ca8:	4a25      	ldr	r2, [pc, #148]	@ (8011d40 <tcp_close_shutdown+0x1bc>)
 8011caa:	6013      	str	r3, [r2, #0]
 8011cac:	e013      	b.n	8011cd6 <tcp_close_shutdown+0x152>
 8011cae:	4b24      	ldr	r3, [pc, #144]	@ (8011d40 <tcp_close_shutdown+0x1bc>)
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	60bb      	str	r3, [r7, #8]
 8011cb4:	e00c      	b.n	8011cd0 <tcp_close_shutdown+0x14c>
 8011cb6:	68bb      	ldr	r3, [r7, #8]
 8011cb8:	68db      	ldr	r3, [r3, #12]
 8011cba:	687a      	ldr	r2, [r7, #4]
 8011cbc:	429a      	cmp	r2, r3
 8011cbe:	d104      	bne.n	8011cca <tcp_close_shutdown+0x146>
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	68da      	ldr	r2, [r3, #12]
 8011cc4:	68bb      	ldr	r3, [r7, #8]
 8011cc6:	60da      	str	r2, [r3, #12]
 8011cc8:	e005      	b.n	8011cd6 <tcp_close_shutdown+0x152>
 8011cca:	68bb      	ldr	r3, [r7, #8]
 8011ccc:	68db      	ldr	r3, [r3, #12]
 8011cce:	60bb      	str	r3, [r7, #8]
 8011cd0:	68bb      	ldr	r3, [r7, #8]
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d1ef      	bne.n	8011cb6 <tcp_close_shutdown+0x132>
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	2200      	movs	r2, #0
 8011cda:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8011cdc:	6878      	ldr	r0, [r7, #4]
 8011cde:	f7ff fe9f 	bl	8011a20 <tcp_free>
      break;
 8011ce2:	e01a      	b.n	8011d1a <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 8011ce4:	6878      	ldr	r0, [r7, #4]
 8011ce6:	f7ff ff13 	bl	8011b10 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8011cea:	6879      	ldr	r1, [r7, #4]
 8011cec:	4815      	ldr	r0, [pc, #84]	@ (8011d44 <tcp_close_shutdown+0x1c0>)
 8011cee:	f001 f8ad 	bl	8012e4c <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8011cf2:	6878      	ldr	r0, [r7, #4]
 8011cf4:	f7ff feb0 	bl	8011a58 <tcp_free_listen>
      break;
 8011cf8:	e00f      	b.n	8011d1a <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011cfa:	6879      	ldr	r1, [r7, #4]
 8011cfc:	480d      	ldr	r0, [pc, #52]	@ (8011d34 <tcp_close_shutdown+0x1b0>)
 8011cfe:	f001 f8a5 	bl	8012e4c <tcp_pcb_remove>
 8011d02:	4b0d      	ldr	r3, [pc, #52]	@ (8011d38 <tcp_close_shutdown+0x1b4>)
 8011d04:	2201      	movs	r2, #1
 8011d06:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8011d08:	6878      	ldr	r0, [r7, #4]
 8011d0a:	f7ff fe89 	bl	8011a20 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8011d0e:	e004      	b.n	8011d1a <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 8011d10:	6878      	ldr	r0, [r7, #4]
 8011d12:	f000 f819 	bl	8011d48 <tcp_close_shutdown_fin>
 8011d16:	4603      	mov	r3, r0
 8011d18:	e000      	b.n	8011d1c <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 8011d1a:	2300      	movs	r3, #0
}
 8011d1c:	4618      	mov	r0, r3
 8011d1e:	3710      	adds	r7, #16
 8011d20:	46bd      	mov	sp, r7
 8011d22:	bdb0      	pop	{r4, r5, r7, pc}
 8011d24:	0801bf10 	.word	0x0801bf10
 8011d28:	0801bfe4 	.word	0x0801bfe4
 8011d2c:	0801bf54 	.word	0x0801bf54
 8011d30:	0801c004 	.word	0x0801c004
 8011d34:	24014b80 	.word	0x24014b80
 8011d38:	24014b88 	.word	0x24014b88
 8011d3c:	24014bc0 	.word	0x24014bc0
 8011d40:	24014b78 	.word	0x24014b78
 8011d44:	24014b7c 	.word	0x24014b7c

08011d48 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8011d48:	b580      	push	{r7, lr}
 8011d4a:	b084      	sub	sp, #16
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d106      	bne.n	8011d64 <tcp_close_shutdown_fin+0x1c>
 8011d56:	4b2e      	ldr	r3, [pc, #184]	@ (8011e10 <tcp_close_shutdown_fin+0xc8>)
 8011d58:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8011d5c:	492d      	ldr	r1, [pc, #180]	@ (8011e14 <tcp_close_shutdown_fin+0xcc>)
 8011d5e:	482e      	ldr	r0, [pc, #184]	@ (8011e18 <tcp_close_shutdown_fin+0xd0>)
 8011d60:	f008 faf8 	bl	801a354 <iprintf>

  switch (pcb->state) {
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	7d1b      	ldrb	r3, [r3, #20]
 8011d68:	2b07      	cmp	r3, #7
 8011d6a:	d020      	beq.n	8011dae <tcp_close_shutdown_fin+0x66>
 8011d6c:	2b07      	cmp	r3, #7
 8011d6e:	dc2b      	bgt.n	8011dc8 <tcp_close_shutdown_fin+0x80>
 8011d70:	2b03      	cmp	r3, #3
 8011d72:	d002      	beq.n	8011d7a <tcp_close_shutdown_fin+0x32>
 8011d74:	2b04      	cmp	r3, #4
 8011d76:	d00d      	beq.n	8011d94 <tcp_close_shutdown_fin+0x4c>
 8011d78:	e026      	b.n	8011dc8 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8011d7a:	6878      	ldr	r0, [r7, #4]
 8011d7c:	f003 fee8 	bl	8015b50 <tcp_send_fin>
 8011d80:	4603      	mov	r3, r0
 8011d82:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011d84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d11f      	bne.n	8011dcc <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	2205      	movs	r2, #5
 8011d90:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011d92:	e01b      	b.n	8011dcc <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8011d94:	6878      	ldr	r0, [r7, #4]
 8011d96:	f003 fedb 	bl	8015b50 <tcp_send_fin>
 8011d9a:	4603      	mov	r3, r0
 8011d9c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011d9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	d114      	bne.n	8011dd0 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	2205      	movs	r2, #5
 8011daa:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011dac:	e010      	b.n	8011dd0 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8011dae:	6878      	ldr	r0, [r7, #4]
 8011db0:	f003 fece 	bl	8015b50 <tcp_send_fin>
 8011db4:	4603      	mov	r3, r0
 8011db6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011db8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d109      	bne.n	8011dd4 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	2209      	movs	r2, #9
 8011dc4:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011dc6:	e005      	b.n	8011dd4 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8011dc8:	2300      	movs	r3, #0
 8011dca:	e01c      	b.n	8011e06 <tcp_close_shutdown_fin+0xbe>
      break;
 8011dcc:	bf00      	nop
 8011dce:	e002      	b.n	8011dd6 <tcp_close_shutdown_fin+0x8e>
      break;
 8011dd0:	bf00      	nop
 8011dd2:	e000      	b.n	8011dd6 <tcp_close_shutdown_fin+0x8e>
      break;
 8011dd4:	bf00      	nop
  }

  if (err == ERR_OK) {
 8011dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d103      	bne.n	8011de6 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8011dde:	6878      	ldr	r0, [r7, #4]
 8011de0:	f003 fff4 	bl	8015dcc <tcp_output>
 8011de4:	e00d      	b.n	8011e02 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8011de6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011dee:	d108      	bne.n	8011e02 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	8b5b      	ldrh	r3, [r3, #26]
 8011df4:	f043 0308 	orr.w	r3, r3, #8
 8011df8:	b29a      	uxth	r2, r3
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8011dfe:	2300      	movs	r3, #0
 8011e00:	e001      	b.n	8011e06 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8011e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011e06:	4618      	mov	r0, r3
 8011e08:	3710      	adds	r7, #16
 8011e0a:	46bd      	mov	sp, r7
 8011e0c:	bd80      	pop	{r7, pc}
 8011e0e:	bf00      	nop
 8011e10:	0801bf10 	.word	0x0801bf10
 8011e14:	0801bfc0 	.word	0x0801bfc0
 8011e18:	0801bf54 	.word	0x0801bf54

08011e1c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011e1c:	b580      	push	{r7, lr}
 8011e1e:	b082      	sub	sp, #8
 8011e20:	af00      	add	r7, sp, #0
 8011e22:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d109      	bne.n	8011e3e <tcp_close+0x22>
 8011e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8011e68 <tcp_close+0x4c>)
 8011e2c:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8011e30:	490e      	ldr	r1, [pc, #56]	@ (8011e6c <tcp_close+0x50>)
 8011e32:	480f      	ldr	r0, [pc, #60]	@ (8011e70 <tcp_close+0x54>)
 8011e34:	f008 fa8e 	bl	801a354 <iprintf>
 8011e38:	f06f 030f 	mvn.w	r3, #15
 8011e3c:	e00f      	b.n	8011e5e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	7d1b      	ldrb	r3, [r3, #20]
 8011e42:	2b01      	cmp	r3, #1
 8011e44:	d006      	beq.n	8011e54 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	8b5b      	ldrh	r3, [r3, #26]
 8011e4a:	f043 0310 	orr.w	r3, r3, #16
 8011e4e:	b29a      	uxth	r2, r3
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8011e54:	2101      	movs	r1, #1
 8011e56:	6878      	ldr	r0, [r7, #4]
 8011e58:	f7ff fe94 	bl	8011b84 <tcp_close_shutdown>
 8011e5c:	4603      	mov	r3, r0
}
 8011e5e:	4618      	mov	r0, r3
 8011e60:	3708      	adds	r7, #8
 8011e62:	46bd      	mov	sp, r7
 8011e64:	bd80      	pop	{r7, pc}
 8011e66:	bf00      	nop
 8011e68:	0801bf10 	.word	0x0801bf10
 8011e6c:	0801c020 	.word	0x0801c020
 8011e70:	0801bf54 	.word	0x0801bf54

08011e74 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8011e74:	b580      	push	{r7, lr}
 8011e76:	b08e      	sub	sp, #56	@ 0x38
 8011e78:	af04      	add	r7, sp, #16
 8011e7a:	6078      	str	r0, [r7, #4]
 8011e7c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d107      	bne.n	8011e94 <tcp_abandon+0x20>
 8011e84:	4b52      	ldr	r3, [pc, #328]	@ (8011fd0 <tcp_abandon+0x15c>)
 8011e86:	f240 223d 	movw	r2, #573	@ 0x23d
 8011e8a:	4952      	ldr	r1, [pc, #328]	@ (8011fd4 <tcp_abandon+0x160>)
 8011e8c:	4852      	ldr	r0, [pc, #328]	@ (8011fd8 <tcp_abandon+0x164>)
 8011e8e:	f008 fa61 	bl	801a354 <iprintf>
 8011e92:	e099      	b.n	8011fc8 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	7d1b      	ldrb	r3, [r3, #20]
 8011e98:	2b01      	cmp	r3, #1
 8011e9a:	d106      	bne.n	8011eaa <tcp_abandon+0x36>
 8011e9c:	4b4c      	ldr	r3, [pc, #304]	@ (8011fd0 <tcp_abandon+0x15c>)
 8011e9e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8011ea2:	494e      	ldr	r1, [pc, #312]	@ (8011fdc <tcp_abandon+0x168>)
 8011ea4:	484c      	ldr	r0, [pc, #304]	@ (8011fd8 <tcp_abandon+0x164>)
 8011ea6:	f008 fa55 	bl	801a354 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	7d1b      	ldrb	r3, [r3, #20]
 8011eae:	2b0a      	cmp	r3, #10
 8011eb0:	d107      	bne.n	8011ec2 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8011eb2:	6879      	ldr	r1, [r7, #4]
 8011eb4:	484a      	ldr	r0, [pc, #296]	@ (8011fe0 <tcp_abandon+0x16c>)
 8011eb6:	f000 ffc9 	bl	8012e4c <tcp_pcb_remove>
    tcp_free(pcb);
 8011eba:	6878      	ldr	r0, [r7, #4]
 8011ebc:	f7ff fdb0 	bl	8011a20 <tcp_free>
 8011ec0:	e082      	b.n	8011fc8 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8011ec2:	2300      	movs	r3, #0
 8011ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 8011ec6:	2300      	movs	r3, #0
 8011ec8:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011ece:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ed4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011edc:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	691b      	ldr	r3, [r3, #16]
 8011ee2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	7d1b      	ldrb	r3, [r3, #20]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d126      	bne.n	8011f3a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	8adb      	ldrh	r3, [r3, #22]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d02e      	beq.n	8011f52 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011ef4:	4b3b      	ldr	r3, [pc, #236]	@ (8011fe4 <tcp_abandon+0x170>)
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	687a      	ldr	r2, [r7, #4]
 8011efa:	429a      	cmp	r2, r3
 8011efc:	d105      	bne.n	8011f0a <tcp_abandon+0x96>
 8011efe:	4b39      	ldr	r3, [pc, #228]	@ (8011fe4 <tcp_abandon+0x170>)
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	68db      	ldr	r3, [r3, #12]
 8011f04:	4a37      	ldr	r2, [pc, #220]	@ (8011fe4 <tcp_abandon+0x170>)
 8011f06:	6013      	str	r3, [r2, #0]
 8011f08:	e013      	b.n	8011f32 <tcp_abandon+0xbe>
 8011f0a:	4b36      	ldr	r3, [pc, #216]	@ (8011fe4 <tcp_abandon+0x170>)
 8011f0c:	681b      	ldr	r3, [r3, #0]
 8011f0e:	61fb      	str	r3, [r7, #28]
 8011f10:	e00c      	b.n	8011f2c <tcp_abandon+0xb8>
 8011f12:	69fb      	ldr	r3, [r7, #28]
 8011f14:	68db      	ldr	r3, [r3, #12]
 8011f16:	687a      	ldr	r2, [r7, #4]
 8011f18:	429a      	cmp	r2, r3
 8011f1a:	d104      	bne.n	8011f26 <tcp_abandon+0xb2>
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	68da      	ldr	r2, [r3, #12]
 8011f20:	69fb      	ldr	r3, [r7, #28]
 8011f22:	60da      	str	r2, [r3, #12]
 8011f24:	e005      	b.n	8011f32 <tcp_abandon+0xbe>
 8011f26:	69fb      	ldr	r3, [r7, #28]
 8011f28:	68db      	ldr	r3, [r3, #12]
 8011f2a:	61fb      	str	r3, [r7, #28]
 8011f2c:	69fb      	ldr	r3, [r7, #28]
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d1ef      	bne.n	8011f12 <tcp_abandon+0x9e>
 8011f32:	687b      	ldr	r3, [r7, #4]
 8011f34:	2200      	movs	r2, #0
 8011f36:	60da      	str	r2, [r3, #12]
 8011f38:	e00b      	b.n	8011f52 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8011f3a:	683b      	ldr	r3, [r7, #0]
 8011f3c:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	8adb      	ldrh	r3, [r3, #22]
 8011f42:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011f44:	6879      	ldr	r1, [r7, #4]
 8011f46:	4828      	ldr	r0, [pc, #160]	@ (8011fe8 <tcp_abandon+0x174>)
 8011f48:	f000 ff80 	bl	8012e4c <tcp_pcb_remove>
 8011f4c:	4b27      	ldr	r3, [pc, #156]	@ (8011fec <tcp_abandon+0x178>)
 8011f4e:	2201      	movs	r2, #1
 8011f50:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d004      	beq.n	8011f64 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011f5e:	4618      	mov	r0, r3
 8011f60:	f000 fd22 	bl	80129a8 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011f68:	2b00      	cmp	r3, #0
 8011f6a:	d004      	beq.n	8011f76 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011f70:	4618      	mov	r0, r3
 8011f72:	f000 fd19 	bl	80129a8 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d004      	beq.n	8011f88 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011f82:	4618      	mov	r0, r3
 8011f84:	f000 fd10 	bl	80129a8 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8011f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	d00e      	beq.n	8011fac <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8011f8e:	6879      	ldr	r1, [r7, #4]
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	3304      	adds	r3, #4
 8011f94:	687a      	ldr	r2, [r7, #4]
 8011f96:	8b12      	ldrh	r2, [r2, #24]
 8011f98:	9202      	str	r2, [sp, #8]
 8011f9a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8011f9c:	9201      	str	r2, [sp, #4]
 8011f9e:	9300      	str	r3, [sp, #0]
 8011fa0:	460b      	mov	r3, r1
 8011fa2:	697a      	ldr	r2, [r7, #20]
 8011fa4:	69b9      	ldr	r1, [r7, #24]
 8011fa6:	6878      	ldr	r0, [r7, #4]
 8011fa8:	f004 fcc4 	bl	8016934 <tcp_rst>
    }
    last_state = pcb->state;
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	7d1b      	ldrb	r3, [r3, #20]
 8011fb0:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8011fb2:	6878      	ldr	r0, [r7, #4]
 8011fb4:	f7ff fd34 	bl	8011a20 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8011fb8:	693b      	ldr	r3, [r7, #16]
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d004      	beq.n	8011fc8 <tcp_abandon+0x154>
 8011fbe:	693b      	ldr	r3, [r7, #16]
 8011fc0:	f06f 010c 	mvn.w	r1, #12
 8011fc4:	68f8      	ldr	r0, [r7, #12]
 8011fc6:	4798      	blx	r3
  }
}
 8011fc8:	3728      	adds	r7, #40	@ 0x28
 8011fca:	46bd      	mov	sp, r7
 8011fcc:	bd80      	pop	{r7, pc}
 8011fce:	bf00      	nop
 8011fd0:	0801bf10 	.word	0x0801bf10
 8011fd4:	0801c054 	.word	0x0801c054
 8011fd8:	0801bf54 	.word	0x0801bf54
 8011fdc:	0801c070 	.word	0x0801c070
 8011fe0:	24014b84 	.word	0x24014b84
 8011fe4:	24014b78 	.word	0x24014b78
 8011fe8:	24014b80 	.word	0x24014b80
 8011fec:	24014b88 	.word	0x24014b88

08011ff0 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8011ff0:	b580      	push	{r7, lr}
 8011ff2:	b082      	sub	sp, #8
 8011ff4:	af00      	add	r7, sp, #0
 8011ff6:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8011ff8:	2101      	movs	r1, #1
 8011ffa:	6878      	ldr	r0, [r7, #4]
 8011ffc:	f7ff ff3a 	bl	8011e74 <tcp_abandon>
}
 8012000:	bf00      	nop
 8012002:	3708      	adds	r7, #8
 8012004:	46bd      	mov	sp, r7
 8012006:	bd80      	pop	{r7, pc}

08012008 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8012008:	b580      	push	{r7, lr}
 801200a:	b084      	sub	sp, #16
 801200c:	af00      	add	r7, sp, #0
 801200e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	2b00      	cmp	r3, #0
 8012014:	d106      	bne.n	8012024 <tcp_update_rcv_ann_wnd+0x1c>
 8012016:	4b25      	ldr	r3, [pc, #148]	@ (80120ac <tcp_update_rcv_ann_wnd+0xa4>)
 8012018:	f240 32a6 	movw	r2, #934	@ 0x3a6
 801201c:	4924      	ldr	r1, [pc, #144]	@ (80120b0 <tcp_update_rcv_ann_wnd+0xa8>)
 801201e:	4825      	ldr	r0, [pc, #148]	@ (80120b4 <tcp_update_rcv_ann_wnd+0xac>)
 8012020:	f008 f998 	bl	801a354 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012028:	687a      	ldr	r2, [r7, #4]
 801202a:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 801202c:	4413      	add	r3, r2
 801202e:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012034:	687a      	ldr	r2, [r7, #4]
 8012036:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8012038:	f640 3168 	movw	r1, #2920	@ 0xb68
 801203c:	428a      	cmp	r2, r1
 801203e:	bf28      	it	cs
 8012040:	460a      	movcs	r2, r1
 8012042:	b292      	uxth	r2, r2
 8012044:	4413      	add	r3, r2
 8012046:	68fa      	ldr	r2, [r7, #12]
 8012048:	1ad3      	subs	r3, r2, r3
 801204a:	2b00      	cmp	r3, #0
 801204c:	db08      	blt.n	8012060 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801205a:	68fa      	ldr	r2, [r7, #12]
 801205c:	1ad3      	subs	r3, r2, r3
 801205e:	e020      	b.n	80120a2 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012064:	687b      	ldr	r3, [r7, #4]
 8012066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012068:	1ad3      	subs	r3, r2, r3
 801206a:	2b00      	cmp	r3, #0
 801206c:	dd03      	ble.n	8012076 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	2200      	movs	r2, #0
 8012072:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8012074:	e014      	b.n	80120a0 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801207a:	687b      	ldr	r3, [r7, #4]
 801207c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801207e:	1ad3      	subs	r3, r2, r3
 8012080:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8012082:	68bb      	ldr	r3, [r7, #8]
 8012084:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012088:	d306      	bcc.n	8012098 <tcp_update_rcv_ann_wnd+0x90>
 801208a:	4b08      	ldr	r3, [pc, #32]	@ (80120ac <tcp_update_rcv_ann_wnd+0xa4>)
 801208c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8012090:	4909      	ldr	r1, [pc, #36]	@ (80120b8 <tcp_update_rcv_ann_wnd+0xb0>)
 8012092:	4808      	ldr	r0, [pc, #32]	@ (80120b4 <tcp_update_rcv_ann_wnd+0xac>)
 8012094:	f008 f95e 	bl	801a354 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8012098:	68bb      	ldr	r3, [r7, #8]
 801209a:	b29a      	uxth	r2, r3
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 80120a0:	2300      	movs	r3, #0
  }
}
 80120a2:	4618      	mov	r0, r3
 80120a4:	3710      	adds	r7, #16
 80120a6:	46bd      	mov	sp, r7
 80120a8:	bd80      	pop	{r7, pc}
 80120aa:	bf00      	nop
 80120ac:	0801bf10 	.word	0x0801bf10
 80120b0:	0801c16c 	.word	0x0801c16c
 80120b4:	0801bf54 	.word	0x0801bf54
 80120b8:	0801c190 	.word	0x0801c190

080120bc <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80120bc:	b580      	push	{r7, lr}
 80120be:	b084      	sub	sp, #16
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	6078      	str	r0, [r7, #4]
 80120c4:	460b      	mov	r3, r1
 80120c6:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80120c8:	687b      	ldr	r3, [r7, #4]
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d107      	bne.n	80120de <tcp_recved+0x22>
 80120ce:	4b20      	ldr	r3, [pc, #128]	@ (8012150 <tcp_recved+0x94>)
 80120d0:	f240 32cf 	movw	r2, #975	@ 0x3cf
 80120d4:	491f      	ldr	r1, [pc, #124]	@ (8012154 <tcp_recved+0x98>)
 80120d6:	4820      	ldr	r0, [pc, #128]	@ (8012158 <tcp_recved+0x9c>)
 80120d8:	f008 f93c 	bl	801a354 <iprintf>
 80120dc:	e034      	b.n	8012148 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	7d1b      	ldrb	r3, [r3, #20]
 80120e2:	2b01      	cmp	r3, #1
 80120e4:	d106      	bne.n	80120f4 <tcp_recved+0x38>
 80120e6:	4b1a      	ldr	r3, [pc, #104]	@ (8012150 <tcp_recved+0x94>)
 80120e8:	f240 32d2 	movw	r2, #978	@ 0x3d2
 80120ec:	491b      	ldr	r1, [pc, #108]	@ (801215c <tcp_recved+0xa0>)
 80120ee:	481a      	ldr	r0, [pc, #104]	@ (8012158 <tcp_recved+0x9c>)
 80120f0:	f008 f930 	bl	801a354 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80120f8:	887b      	ldrh	r3, [r7, #2]
 80120fa:	4413      	add	r3, r2
 80120fc:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80120fe:	89fb      	ldrh	r3, [r7, #14]
 8012100:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8012104:	4293      	cmp	r3, r2
 8012106:	d804      	bhi.n	8012112 <tcp_recved+0x56>
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801210c:	89fa      	ldrh	r2, [r7, #14]
 801210e:	429a      	cmp	r2, r3
 8012110:	d204      	bcs.n	801211c <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8012118:	851a      	strh	r2, [r3, #40]	@ 0x28
 801211a:	e002      	b.n	8012122 <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	89fa      	ldrh	r2, [r7, #14]
 8012120:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8012122:	6878      	ldr	r0, [r7, #4]
 8012124:	f7ff ff70 	bl	8012008 <tcp_update_rcv_ann_wnd>
 8012128:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 801212a:	68bb      	ldr	r3, [r7, #8]
 801212c:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8012130:	4293      	cmp	r3, r2
 8012132:	d909      	bls.n	8012148 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	8b5b      	ldrh	r3, [r3, #26]
 8012138:	f043 0302 	orr.w	r3, r3, #2
 801213c:	b29a      	uxth	r2, r3
 801213e:	687b      	ldr	r3, [r7, #4]
 8012140:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012142:	6878      	ldr	r0, [r7, #4]
 8012144:	f003 fe42 	bl	8015dcc <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8012148:	3710      	adds	r7, #16
 801214a:	46bd      	mov	sp, r7
 801214c:	bd80      	pop	{r7, pc}
 801214e:	bf00      	nop
 8012150:	0801bf10 	.word	0x0801bf10
 8012154:	0801c1ac 	.word	0x0801c1ac
 8012158:	0801bf54 	.word	0x0801bf54
 801215c:	0801c1c4 	.word	0x0801c1c4

08012160 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8012160:	b5b0      	push	{r4, r5, r7, lr}
 8012162:	b090      	sub	sp, #64	@ 0x40
 8012164:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8012166:	2300      	movs	r3, #0
 8012168:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 801216c:	4b95      	ldr	r3, [pc, #596]	@ (80123c4 <tcp_slowtmr+0x264>)
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	3301      	adds	r3, #1
 8012172:	4a94      	ldr	r2, [pc, #592]	@ (80123c4 <tcp_slowtmr+0x264>)
 8012174:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8012176:	4b94      	ldr	r3, [pc, #592]	@ (80123c8 <tcp_slowtmr+0x268>)
 8012178:	781b      	ldrb	r3, [r3, #0]
 801217a:	3301      	adds	r3, #1
 801217c:	b2da      	uxtb	r2, r3
 801217e:	4b92      	ldr	r3, [pc, #584]	@ (80123c8 <tcp_slowtmr+0x268>)
 8012180:	701a      	strb	r2, [r3, #0]
 8012182:	e000      	b.n	8012186 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8012184:	bf00      	nop
  prev = NULL;
 8012186:	2300      	movs	r3, #0
 8012188:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 801218a:	4b90      	ldr	r3, [pc, #576]	@ (80123cc <tcp_slowtmr+0x26c>)
 801218c:	681b      	ldr	r3, [r3, #0]
 801218e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8012190:	e29d      	b.n	80126ce <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8012192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012194:	7d1b      	ldrb	r3, [r3, #20]
 8012196:	2b00      	cmp	r3, #0
 8012198:	d106      	bne.n	80121a8 <tcp_slowtmr+0x48>
 801219a:	4b8d      	ldr	r3, [pc, #564]	@ (80123d0 <tcp_slowtmr+0x270>)
 801219c:	f240 42be 	movw	r2, #1214	@ 0x4be
 80121a0:	498c      	ldr	r1, [pc, #560]	@ (80123d4 <tcp_slowtmr+0x274>)
 80121a2:	488d      	ldr	r0, [pc, #564]	@ (80123d8 <tcp_slowtmr+0x278>)
 80121a4:	f008 f8d6 	bl	801a354 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 80121a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121aa:	7d1b      	ldrb	r3, [r3, #20]
 80121ac:	2b01      	cmp	r3, #1
 80121ae:	d106      	bne.n	80121be <tcp_slowtmr+0x5e>
 80121b0:	4b87      	ldr	r3, [pc, #540]	@ (80123d0 <tcp_slowtmr+0x270>)
 80121b2:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 80121b6:	4989      	ldr	r1, [pc, #548]	@ (80123dc <tcp_slowtmr+0x27c>)
 80121b8:	4887      	ldr	r0, [pc, #540]	@ (80123d8 <tcp_slowtmr+0x278>)
 80121ba:	f008 f8cb 	bl	801a354 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80121be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121c0:	7d1b      	ldrb	r3, [r3, #20]
 80121c2:	2b0a      	cmp	r3, #10
 80121c4:	d106      	bne.n	80121d4 <tcp_slowtmr+0x74>
 80121c6:	4b82      	ldr	r3, [pc, #520]	@ (80123d0 <tcp_slowtmr+0x270>)
 80121c8:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 80121cc:	4984      	ldr	r1, [pc, #528]	@ (80123e0 <tcp_slowtmr+0x280>)
 80121ce:	4882      	ldr	r0, [pc, #520]	@ (80123d8 <tcp_slowtmr+0x278>)
 80121d0:	f008 f8c0 	bl	801a354 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80121d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121d6:	7f9a      	ldrb	r2, [r3, #30]
 80121d8:	4b7b      	ldr	r3, [pc, #492]	@ (80123c8 <tcp_slowtmr+0x268>)
 80121da:	781b      	ldrb	r3, [r3, #0]
 80121dc:	429a      	cmp	r2, r3
 80121de:	d105      	bne.n	80121ec <tcp_slowtmr+0x8c>
      prev = pcb;
 80121e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121e2:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80121e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121e6:	68db      	ldr	r3, [r3, #12]
 80121e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 80121ea:	e270      	b.n	80126ce <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 80121ec:	4b76      	ldr	r3, [pc, #472]	@ (80123c8 <tcp_slowtmr+0x268>)
 80121ee:	781a      	ldrb	r2, [r3, #0]
 80121f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80121f2:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 80121f4:	2300      	movs	r3, #0
 80121f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 80121fa:	2300      	movs	r3, #0
 80121fc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8012200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012202:	7d1b      	ldrb	r3, [r3, #20]
 8012204:	2b02      	cmp	r3, #2
 8012206:	d10a      	bne.n	801221e <tcp_slowtmr+0xbe>
 8012208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801220a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801220e:	2b05      	cmp	r3, #5
 8012210:	d905      	bls.n	801221e <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8012212:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012216:	3301      	adds	r3, #1
 8012218:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801221c:	e11e      	b.n	801245c <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 801221e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012220:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012224:	2b0b      	cmp	r3, #11
 8012226:	d905      	bls.n	8012234 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8012228:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801222c:	3301      	adds	r3, #1
 801222e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8012232:	e113      	b.n	801245c <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8012234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012236:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801223a:	2b00      	cmp	r3, #0
 801223c:	d075      	beq.n	801232a <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 801223e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012242:	2b00      	cmp	r3, #0
 8012244:	d006      	beq.n	8012254 <tcp_slowtmr+0xf4>
 8012246:	4b62      	ldr	r3, [pc, #392]	@ (80123d0 <tcp_slowtmr+0x270>)
 8012248:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 801224c:	4965      	ldr	r1, [pc, #404]	@ (80123e4 <tcp_slowtmr+0x284>)
 801224e:	4862      	ldr	r0, [pc, #392]	@ (80123d8 <tcp_slowtmr+0x278>)
 8012250:	f008 f880 	bl	801a354 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8012254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012258:	2b00      	cmp	r3, #0
 801225a:	d106      	bne.n	801226a <tcp_slowtmr+0x10a>
 801225c:	4b5c      	ldr	r3, [pc, #368]	@ (80123d0 <tcp_slowtmr+0x270>)
 801225e:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 8012262:	4961      	ldr	r1, [pc, #388]	@ (80123e8 <tcp_slowtmr+0x288>)
 8012264:	485c      	ldr	r0, [pc, #368]	@ (80123d8 <tcp_slowtmr+0x278>)
 8012266:	f008 f875 	bl	801a354 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 801226a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801226c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8012270:	2b0b      	cmp	r3, #11
 8012272:	d905      	bls.n	8012280 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8012274:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012278:	3301      	adds	r3, #1
 801227a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801227e:	e0ed      	b.n	801245c <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8012280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012282:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8012286:	3b01      	subs	r3, #1
 8012288:	4a58      	ldr	r2, [pc, #352]	@ (80123ec <tcp_slowtmr+0x28c>)
 801228a:	5cd3      	ldrb	r3, [r2, r3]
 801228c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 801228e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012290:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8012294:	7c7a      	ldrb	r2, [r7, #17]
 8012296:	429a      	cmp	r2, r3
 8012298:	d907      	bls.n	80122aa <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 801229a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801229c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80122a0:	3301      	adds	r3, #1
 80122a2:	b2da      	uxtb	r2, r3
 80122a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122a6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 80122aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122ac:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80122b0:	7c7a      	ldrb	r2, [r7, #17]
 80122b2:	429a      	cmp	r2, r3
 80122b4:	f200 80d2 	bhi.w	801245c <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 80122b8:	2301      	movs	r3, #1
 80122ba:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 80122bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d108      	bne.n	80122d8 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80122c6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80122c8:	f004 fc28 	bl	8016b1c <tcp_zero_window_probe>
 80122cc:	4603      	mov	r3, r0
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d014      	beq.n	80122fc <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 80122d2:	2300      	movs	r3, #0
 80122d4:	623b      	str	r3, [r7, #32]
 80122d6:	e011      	b.n	80122fc <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80122d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80122da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80122de:	4619      	mov	r1, r3
 80122e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80122e2:	f003 faed 	bl	80158c0 <tcp_split_unsent_seg>
 80122e6:	4603      	mov	r3, r0
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d107      	bne.n	80122fc <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 80122ec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80122ee:	f003 fd6d 	bl	8015dcc <tcp_output>
 80122f2:	4603      	mov	r3, r0
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d101      	bne.n	80122fc <tcp_slowtmr+0x19c>
                  next_slot = 0;
 80122f8:	2300      	movs	r3, #0
 80122fa:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 80122fc:	6a3b      	ldr	r3, [r7, #32]
 80122fe:	2b00      	cmp	r3, #0
 8012300:	f000 80ac 	beq.w	801245c <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8012304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012306:	2200      	movs	r2, #0
 8012308:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 801230c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801230e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8012312:	2b06      	cmp	r3, #6
 8012314:	f200 80a2 	bhi.w	801245c <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8012318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801231a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801231e:	3301      	adds	r3, #1
 8012320:	b2da      	uxtb	r2, r3
 8012322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012324:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8012328:	e098      	b.n	801245c <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 801232a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801232c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8012330:	2b00      	cmp	r3, #0
 8012332:	db0f      	blt.n	8012354 <tcp_slowtmr+0x1f4>
 8012334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012336:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801233a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 801233e:	4293      	cmp	r3, r2
 8012340:	d008      	beq.n	8012354 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8012342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012344:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8012348:	b29b      	uxth	r3, r3
 801234a:	3301      	adds	r3, #1
 801234c:	b29b      	uxth	r3, r3
 801234e:	b21a      	sxth	r2, r3
 8012350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012352:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8012354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012356:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 801235a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801235c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8012360:	429a      	cmp	r2, r3
 8012362:	db7b      	blt.n	801245c <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8012364:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012366:	f004 f825 	bl	80163b4 <tcp_rexmit_rto_prepare>
 801236a:	4603      	mov	r3, r0
 801236c:	2b00      	cmp	r3, #0
 801236e:	d007      	beq.n	8012380 <tcp_slowtmr+0x220>
 8012370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012372:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012374:	2b00      	cmp	r3, #0
 8012376:	d171      	bne.n	801245c <tcp_slowtmr+0x2fc>
 8012378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801237a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801237c:	2b00      	cmp	r3, #0
 801237e:	d06d      	beq.n	801245c <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8012380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012382:	7d1b      	ldrb	r3, [r3, #20]
 8012384:	2b02      	cmp	r3, #2
 8012386:	d03a      	beq.n	80123fe <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8012388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801238a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801238e:	2b0c      	cmp	r3, #12
 8012390:	bf28      	it	cs
 8012392:	230c      	movcs	r3, #12
 8012394:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8012396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012398:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801239c:	10db      	asrs	r3, r3, #3
 801239e:	b21b      	sxth	r3, r3
 80123a0:	461a      	mov	r2, r3
 80123a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123a4:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80123a8:	4413      	add	r3, r2
 80123aa:	7efa      	ldrb	r2, [r7, #27]
 80123ac:	4910      	ldr	r1, [pc, #64]	@ (80123f0 <tcp_slowtmr+0x290>)
 80123ae:	5c8a      	ldrb	r2, [r1, r2]
 80123b0:	4093      	lsls	r3, r2
 80123b2:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 80123b4:	697b      	ldr	r3, [r7, #20]
 80123b6:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 80123ba:	4293      	cmp	r3, r2
 80123bc:	dc1a      	bgt.n	80123f4 <tcp_slowtmr+0x294>
 80123be:	697b      	ldr	r3, [r7, #20]
 80123c0:	b21a      	sxth	r2, r3
 80123c2:	e019      	b.n	80123f8 <tcp_slowtmr+0x298>
 80123c4:	24014b74 	.word	0x24014b74
 80123c8:	24014b8a 	.word	0x24014b8a
 80123cc:	24014b80 	.word	0x24014b80
 80123d0:	0801bf10 	.word	0x0801bf10
 80123d4:	0801c254 	.word	0x0801c254
 80123d8:	0801bf54 	.word	0x0801bf54
 80123dc:	0801c280 	.word	0x0801c280
 80123e0:	0801c2ac 	.word	0x0801c2ac
 80123e4:	0801c2dc 	.word	0x0801c2dc
 80123e8:	0801c310 	.word	0x0801c310
 80123ec:	0801df80 	.word	0x0801df80
 80123f0:	0801df70 	.word	0x0801df70
 80123f4:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80123f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80123fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 80123fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012400:	2200      	movs	r2, #0
 8012402:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8012404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012406:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801240a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801240c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8012410:	4293      	cmp	r3, r2
 8012412:	bf28      	it	cs
 8012414:	4613      	movcs	r3, r2
 8012416:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8012418:	8a7b      	ldrh	r3, [r7, #18]
 801241a:	085b      	lsrs	r3, r3, #1
 801241c:	b29a      	uxth	r2, r3
 801241e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012420:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8012424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012426:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801242a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801242c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801242e:	005b      	lsls	r3, r3, #1
 8012430:	b29b      	uxth	r3, r3
 8012432:	429a      	cmp	r2, r3
 8012434:	d206      	bcs.n	8012444 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8012436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012438:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801243a:	005b      	lsls	r3, r3, #1
 801243c:	b29a      	uxth	r2, r3
 801243e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012440:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8012444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012446:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8012448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801244a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 801244e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012450:	2200      	movs	r2, #0
 8012452:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8012456:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012458:	f004 f81c 	bl	8016494 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 801245c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801245e:	7d1b      	ldrb	r3, [r3, #20]
 8012460:	2b06      	cmp	r3, #6
 8012462:	d111      	bne.n	8012488 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8012464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012466:	8b5b      	ldrh	r3, [r3, #26]
 8012468:	f003 0310 	and.w	r3, r3, #16
 801246c:	2b00      	cmp	r3, #0
 801246e:	d00b      	beq.n	8012488 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012470:	4b9c      	ldr	r3, [pc, #624]	@ (80126e4 <tcp_slowtmr+0x584>)
 8012472:	681a      	ldr	r2, [r3, #0]
 8012474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012476:	6a1b      	ldr	r3, [r3, #32]
 8012478:	1ad3      	subs	r3, r2, r3
 801247a:	2b28      	cmp	r3, #40	@ 0x28
 801247c:	d904      	bls.n	8012488 <tcp_slowtmr+0x328>
          ++pcb_remove;
 801247e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012482:	3301      	adds	r3, #1
 8012484:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801248a:	7a5b      	ldrb	r3, [r3, #9]
 801248c:	f003 0308 	and.w	r3, r3, #8
 8012490:	2b00      	cmp	r3, #0
 8012492:	d04a      	beq.n	801252a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8012494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012496:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012498:	2b04      	cmp	r3, #4
 801249a:	d003      	beq.n	80124a4 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 801249c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801249e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80124a0:	2b07      	cmp	r3, #7
 80124a2:	d142      	bne.n	801252a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80124a4:	4b8f      	ldr	r3, [pc, #572]	@ (80126e4 <tcp_slowtmr+0x584>)
 80124a6:	681a      	ldr	r2, [r3, #0]
 80124a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124aa:	6a1b      	ldr	r3, [r3, #32]
 80124ac:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80124ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124b0:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80124b4:	4b8c      	ldr	r3, [pc, #560]	@ (80126e8 <tcp_slowtmr+0x588>)
 80124b6:	440b      	add	r3, r1
 80124b8:	498c      	ldr	r1, [pc, #560]	@ (80126ec <tcp_slowtmr+0x58c>)
 80124ba:	fba1 1303 	umull	r1, r3, r1, r3
 80124be:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80124c0:	429a      	cmp	r2, r3
 80124c2:	d90a      	bls.n	80124da <tcp_slowtmr+0x37a>
        ++pcb_remove;
 80124c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80124c8:	3301      	adds	r3, #1
 80124ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 80124ce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80124d2:	3301      	adds	r3, #1
 80124d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80124d8:	e027      	b.n	801252a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80124da:	4b82      	ldr	r3, [pc, #520]	@ (80126e4 <tcp_slowtmr+0x584>)
 80124dc:	681a      	ldr	r2, [r3, #0]
 80124de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124e0:	6a1b      	ldr	r3, [r3, #32]
 80124e2:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80124e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124e6:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80124ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80124ec:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 80124f0:	4618      	mov	r0, r3
 80124f2:	4b7f      	ldr	r3, [pc, #508]	@ (80126f0 <tcp_slowtmr+0x590>)
 80124f4:	fb00 f303 	mul.w	r3, r0, r3
 80124f8:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80124fa:	497c      	ldr	r1, [pc, #496]	@ (80126ec <tcp_slowtmr+0x58c>)
 80124fc:	fba1 1303 	umull	r1, r3, r1, r3
 8012500:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012502:	429a      	cmp	r2, r3
 8012504:	d911      	bls.n	801252a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8012506:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012508:	f004 fac8 	bl	8016a9c <tcp_keepalive>
 801250c:	4603      	mov	r3, r0
 801250e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8012512:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8012516:	2b00      	cmp	r3, #0
 8012518:	d107      	bne.n	801252a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 801251a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801251c:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8012520:	3301      	adds	r3, #1
 8012522:	b2da      	uxtb	r2, r3
 8012524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012526:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 801252a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801252c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801252e:	2b00      	cmp	r3, #0
 8012530:	d011      	beq.n	8012556 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8012532:	4b6c      	ldr	r3, [pc, #432]	@ (80126e4 <tcp_slowtmr+0x584>)
 8012534:	681a      	ldr	r2, [r3, #0]
 8012536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012538:	6a1b      	ldr	r3, [r3, #32]
 801253a:	1ad2      	subs	r2, r2, r3
 801253c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801253e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8012542:	4619      	mov	r1, r3
 8012544:	460b      	mov	r3, r1
 8012546:	005b      	lsls	r3, r3, #1
 8012548:	440b      	add	r3, r1
 801254a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 801254c:	429a      	cmp	r2, r3
 801254e:	d302      	bcc.n	8012556 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8012550:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012552:	f000 fddf 	bl	8013114 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8012556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012558:	7d1b      	ldrb	r3, [r3, #20]
 801255a:	2b03      	cmp	r3, #3
 801255c:	d10b      	bne.n	8012576 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801255e:	4b61      	ldr	r3, [pc, #388]	@ (80126e4 <tcp_slowtmr+0x584>)
 8012560:	681a      	ldr	r2, [r3, #0]
 8012562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012564:	6a1b      	ldr	r3, [r3, #32]
 8012566:	1ad3      	subs	r3, r2, r3
 8012568:	2b28      	cmp	r3, #40	@ 0x28
 801256a:	d904      	bls.n	8012576 <tcp_slowtmr+0x416>
        ++pcb_remove;
 801256c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012570:	3301      	adds	r3, #1
 8012572:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8012576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012578:	7d1b      	ldrb	r3, [r3, #20]
 801257a:	2b09      	cmp	r3, #9
 801257c:	d10b      	bne.n	8012596 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801257e:	4b59      	ldr	r3, [pc, #356]	@ (80126e4 <tcp_slowtmr+0x584>)
 8012580:	681a      	ldr	r2, [r3, #0]
 8012582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012584:	6a1b      	ldr	r3, [r3, #32]
 8012586:	1ad3      	subs	r3, r2, r3
 8012588:	2bf0      	cmp	r3, #240	@ 0xf0
 801258a:	d904      	bls.n	8012596 <tcp_slowtmr+0x436>
        ++pcb_remove;
 801258c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012590:	3301      	adds	r3, #1
 8012592:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8012596:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801259a:	2b00      	cmp	r3, #0
 801259c:	d060      	beq.n	8012660 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 801259e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80125a4:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 80125a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80125a8:	f000 fc00 	bl	8012dac <tcp_pcb_purge>
      if (prev != NULL) {
 80125ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d010      	beq.n	80125d4 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80125b2:	4b50      	ldr	r3, [pc, #320]	@ (80126f4 <tcp_slowtmr+0x594>)
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80125b8:	429a      	cmp	r2, r3
 80125ba:	d106      	bne.n	80125ca <tcp_slowtmr+0x46a>
 80125bc:	4b4e      	ldr	r3, [pc, #312]	@ (80126f8 <tcp_slowtmr+0x598>)
 80125be:	f240 526d 	movw	r2, #1389	@ 0x56d
 80125c2:	494e      	ldr	r1, [pc, #312]	@ (80126fc <tcp_slowtmr+0x59c>)
 80125c4:	484e      	ldr	r0, [pc, #312]	@ (8012700 <tcp_slowtmr+0x5a0>)
 80125c6:	f007 fec5 	bl	801a354 <iprintf>
        prev->next = pcb->next;
 80125ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125cc:	68da      	ldr	r2, [r3, #12]
 80125ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125d0:	60da      	str	r2, [r3, #12]
 80125d2:	e00f      	b.n	80125f4 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80125d4:	4b47      	ldr	r3, [pc, #284]	@ (80126f4 <tcp_slowtmr+0x594>)
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80125da:	429a      	cmp	r2, r3
 80125dc:	d006      	beq.n	80125ec <tcp_slowtmr+0x48c>
 80125de:	4b46      	ldr	r3, [pc, #280]	@ (80126f8 <tcp_slowtmr+0x598>)
 80125e0:	f240 5271 	movw	r2, #1393	@ 0x571
 80125e4:	4947      	ldr	r1, [pc, #284]	@ (8012704 <tcp_slowtmr+0x5a4>)
 80125e6:	4846      	ldr	r0, [pc, #280]	@ (8012700 <tcp_slowtmr+0x5a0>)
 80125e8:	f007 feb4 	bl	801a354 <iprintf>
        tcp_active_pcbs = pcb->next;
 80125ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125ee:	68db      	ldr	r3, [r3, #12]
 80125f0:	4a40      	ldr	r2, [pc, #256]	@ (80126f4 <tcp_slowtmr+0x594>)
 80125f2:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 80125f4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	d013      	beq.n	8012624 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80125fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80125fe:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8012600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012602:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8012604:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8012606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012608:	3304      	adds	r3, #4
 801260a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801260c:	8ad2      	ldrh	r2, [r2, #22]
 801260e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012610:	8b09      	ldrh	r1, [r1, #24]
 8012612:	9102      	str	r1, [sp, #8]
 8012614:	9201      	str	r2, [sp, #4]
 8012616:	9300      	str	r3, [sp, #0]
 8012618:	462b      	mov	r3, r5
 801261a:	4622      	mov	r2, r4
 801261c:	4601      	mov	r1, r0
 801261e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8012620:	f004 f988 	bl	8016934 <tcp_rst>
      err_arg = pcb->callback_arg;
 8012624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012626:	691b      	ldr	r3, [r3, #16]
 8012628:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 801262a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801262c:	7d1b      	ldrb	r3, [r3, #20]
 801262e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8012630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012632:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8012634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012636:	68db      	ldr	r3, [r3, #12]
 8012638:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 801263a:	6838      	ldr	r0, [r7, #0]
 801263c:	f7ff f9f0 	bl	8011a20 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8012640:	4b31      	ldr	r3, [pc, #196]	@ (8012708 <tcp_slowtmr+0x5a8>)
 8012642:	2200      	movs	r2, #0
 8012644:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8012646:	68fb      	ldr	r3, [r7, #12]
 8012648:	2b00      	cmp	r3, #0
 801264a:	d004      	beq.n	8012656 <tcp_slowtmr+0x4f6>
 801264c:	68fb      	ldr	r3, [r7, #12]
 801264e:	f06f 010c 	mvn.w	r1, #12
 8012652:	68b8      	ldr	r0, [r7, #8]
 8012654:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8012656:	4b2c      	ldr	r3, [pc, #176]	@ (8012708 <tcp_slowtmr+0x5a8>)
 8012658:	781b      	ldrb	r3, [r3, #0]
 801265a:	2b00      	cmp	r3, #0
 801265c:	d037      	beq.n	80126ce <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 801265e:	e592      	b.n	8012186 <tcp_slowtmr+0x26>
      prev = pcb;
 8012660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012662:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8012664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012666:	68db      	ldr	r3, [r3, #12]
 8012668:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 801266a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801266c:	7f1b      	ldrb	r3, [r3, #28]
 801266e:	3301      	adds	r3, #1
 8012670:	b2da      	uxtb	r2, r3
 8012672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012674:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8012676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012678:	7f1a      	ldrb	r2, [r3, #28]
 801267a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801267c:	7f5b      	ldrb	r3, [r3, #29]
 801267e:	429a      	cmp	r2, r3
 8012680:	d325      	bcc.n	80126ce <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8012682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012684:	2200      	movs	r2, #0
 8012686:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8012688:	4b1f      	ldr	r3, [pc, #124]	@ (8012708 <tcp_slowtmr+0x5a8>)
 801268a:	2200      	movs	r2, #0
 801268c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801268e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012690:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8012694:	2b00      	cmp	r3, #0
 8012696:	d00b      	beq.n	80126b0 <tcp_slowtmr+0x550>
 8012698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801269a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801269e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80126a0:	6912      	ldr	r2, [r2, #16]
 80126a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80126a4:	4610      	mov	r0, r2
 80126a6:	4798      	blx	r3
 80126a8:	4603      	mov	r3, r0
 80126aa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80126ae:	e002      	b.n	80126b6 <tcp_slowtmr+0x556>
 80126b0:	2300      	movs	r3, #0
 80126b2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 80126b6:	4b14      	ldr	r3, [pc, #80]	@ (8012708 <tcp_slowtmr+0x5a8>)
 80126b8:	781b      	ldrb	r3, [r3, #0]
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	f47f ad62 	bne.w	8012184 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80126c0:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d102      	bne.n	80126ce <tcp_slowtmr+0x56e>
          tcp_output(prev);
 80126c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80126ca:	f003 fb7f 	bl	8015dcc <tcp_output>
  while (pcb != NULL) {
 80126ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	f47f ad5e 	bne.w	8012192 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80126d6:	2300      	movs	r3, #0
 80126d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 80126da:	4b0c      	ldr	r3, [pc, #48]	@ (801270c <tcp_slowtmr+0x5ac>)
 80126dc:	681b      	ldr	r3, [r3, #0]
 80126de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80126e0:	e069      	b.n	80127b6 <tcp_slowtmr+0x656>
 80126e2:	bf00      	nop
 80126e4:	24014b74 	.word	0x24014b74
 80126e8:	000a4cb8 	.word	0x000a4cb8
 80126ec:	10624dd3 	.word	0x10624dd3
 80126f0:	000124f8 	.word	0x000124f8
 80126f4:	24014b80 	.word	0x24014b80
 80126f8:	0801bf10 	.word	0x0801bf10
 80126fc:	0801c348 	.word	0x0801c348
 8012700:	0801bf54 	.word	0x0801bf54
 8012704:	0801c374 	.word	0x0801c374
 8012708:	24014b88 	.word	0x24014b88
 801270c:	24014b84 	.word	0x24014b84
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012710:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012712:	7d1b      	ldrb	r3, [r3, #20]
 8012714:	2b0a      	cmp	r3, #10
 8012716:	d006      	beq.n	8012726 <tcp_slowtmr+0x5c6>
 8012718:	4b2b      	ldr	r3, [pc, #172]	@ (80127c8 <tcp_slowtmr+0x668>)
 801271a:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 801271e:	492b      	ldr	r1, [pc, #172]	@ (80127cc <tcp_slowtmr+0x66c>)
 8012720:	482b      	ldr	r0, [pc, #172]	@ (80127d0 <tcp_slowtmr+0x670>)
 8012722:	f007 fe17 	bl	801a354 <iprintf>
    pcb_remove = 0;
 8012726:	2300      	movs	r3, #0
 8012728:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801272c:	4b29      	ldr	r3, [pc, #164]	@ (80127d4 <tcp_slowtmr+0x674>)
 801272e:	681a      	ldr	r2, [r3, #0]
 8012730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012732:	6a1b      	ldr	r3, [r3, #32]
 8012734:	1ad3      	subs	r3, r2, r3
 8012736:	2bf0      	cmp	r3, #240	@ 0xf0
 8012738:	d904      	bls.n	8012744 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 801273a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801273e:	3301      	adds	r3, #1
 8012740:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8012744:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012748:	2b00      	cmp	r3, #0
 801274a:	d02f      	beq.n	80127ac <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 801274c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801274e:	f000 fb2d 	bl	8012dac <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8012752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012754:	2b00      	cmp	r3, #0
 8012756:	d010      	beq.n	801277a <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8012758:	4b1f      	ldr	r3, [pc, #124]	@ (80127d8 <tcp_slowtmr+0x678>)
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801275e:	429a      	cmp	r2, r3
 8012760:	d106      	bne.n	8012770 <tcp_slowtmr+0x610>
 8012762:	4b19      	ldr	r3, [pc, #100]	@ (80127c8 <tcp_slowtmr+0x668>)
 8012764:	f240 52af 	movw	r2, #1455	@ 0x5af
 8012768:	491c      	ldr	r1, [pc, #112]	@ (80127dc <tcp_slowtmr+0x67c>)
 801276a:	4819      	ldr	r0, [pc, #100]	@ (80127d0 <tcp_slowtmr+0x670>)
 801276c:	f007 fdf2 	bl	801a354 <iprintf>
        prev->next = pcb->next;
 8012770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012772:	68da      	ldr	r2, [r3, #12]
 8012774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012776:	60da      	str	r2, [r3, #12]
 8012778:	e00f      	b.n	801279a <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 801277a:	4b17      	ldr	r3, [pc, #92]	@ (80127d8 <tcp_slowtmr+0x678>)
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012780:	429a      	cmp	r2, r3
 8012782:	d006      	beq.n	8012792 <tcp_slowtmr+0x632>
 8012784:	4b10      	ldr	r3, [pc, #64]	@ (80127c8 <tcp_slowtmr+0x668>)
 8012786:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 801278a:	4915      	ldr	r1, [pc, #84]	@ (80127e0 <tcp_slowtmr+0x680>)
 801278c:	4810      	ldr	r0, [pc, #64]	@ (80127d0 <tcp_slowtmr+0x670>)
 801278e:	f007 fde1 	bl	801a354 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8012792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012794:	68db      	ldr	r3, [r3, #12]
 8012796:	4a10      	ldr	r2, [pc, #64]	@ (80127d8 <tcp_slowtmr+0x678>)
 8012798:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 801279a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801279c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 801279e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127a0:	68db      	ldr	r3, [r3, #12]
 80127a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80127a4:	69f8      	ldr	r0, [r7, #28]
 80127a6:	f7ff f93b 	bl	8011a20 <tcp_free>
 80127aa:	e004      	b.n	80127b6 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 80127ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80127b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127b2:	68db      	ldr	r3, [r3, #12]
 80127b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80127b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d1a9      	bne.n	8012710 <tcp_slowtmr+0x5b0>
    }
  }
}
 80127bc:	bf00      	nop
 80127be:	bf00      	nop
 80127c0:	3730      	adds	r7, #48	@ 0x30
 80127c2:	46bd      	mov	sp, r7
 80127c4:	bdb0      	pop	{r4, r5, r7, pc}
 80127c6:	bf00      	nop
 80127c8:	0801bf10 	.word	0x0801bf10
 80127cc:	0801c3a0 	.word	0x0801c3a0
 80127d0:	0801bf54 	.word	0x0801bf54
 80127d4:	24014b74 	.word	0x24014b74
 80127d8:	24014b84 	.word	0x24014b84
 80127dc:	0801c3d0 	.word	0x0801c3d0
 80127e0:	0801c3f8 	.word	0x0801c3f8

080127e4 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80127e4:	b580      	push	{r7, lr}
 80127e6:	b082      	sub	sp, #8
 80127e8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80127ea:	4b2d      	ldr	r3, [pc, #180]	@ (80128a0 <tcp_fasttmr+0xbc>)
 80127ec:	781b      	ldrb	r3, [r3, #0]
 80127ee:	3301      	adds	r3, #1
 80127f0:	b2da      	uxtb	r2, r3
 80127f2:	4b2b      	ldr	r3, [pc, #172]	@ (80128a0 <tcp_fasttmr+0xbc>)
 80127f4:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80127f6:	4b2b      	ldr	r3, [pc, #172]	@ (80128a4 <tcp_fasttmr+0xc0>)
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80127fc:	e048      	b.n	8012890 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	7f9a      	ldrb	r2, [r3, #30]
 8012802:	4b27      	ldr	r3, [pc, #156]	@ (80128a0 <tcp_fasttmr+0xbc>)
 8012804:	781b      	ldrb	r3, [r3, #0]
 8012806:	429a      	cmp	r2, r3
 8012808:	d03f      	beq.n	801288a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 801280a:	4b25      	ldr	r3, [pc, #148]	@ (80128a0 <tcp_fasttmr+0xbc>)
 801280c:	781a      	ldrb	r2, [r3, #0]
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	8b5b      	ldrh	r3, [r3, #26]
 8012816:	f003 0301 	and.w	r3, r3, #1
 801281a:	2b00      	cmp	r3, #0
 801281c:	d010      	beq.n	8012840 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	8b5b      	ldrh	r3, [r3, #26]
 8012822:	f043 0302 	orr.w	r3, r3, #2
 8012826:	b29a      	uxth	r2, r3
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 801282c:	6878      	ldr	r0, [r7, #4]
 801282e:	f003 facd 	bl	8015dcc <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	8b5b      	ldrh	r3, [r3, #26]
 8012836:	f023 0303 	bic.w	r3, r3, #3
 801283a:	b29a      	uxth	r2, r3
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	8b5b      	ldrh	r3, [r3, #26]
 8012844:	f003 0308 	and.w	r3, r3, #8
 8012848:	2b00      	cmp	r3, #0
 801284a:	d009      	beq.n	8012860 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	8b5b      	ldrh	r3, [r3, #26]
 8012850:	f023 0308 	bic.w	r3, r3, #8
 8012854:	b29a      	uxth	r2, r3
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 801285a:	6878      	ldr	r0, [r7, #4]
 801285c:	f7ff fa74 	bl	8011d48 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	68db      	ldr	r3, [r3, #12]
 8012864:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801286a:	2b00      	cmp	r3, #0
 801286c:	d00a      	beq.n	8012884 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 801286e:	4b0e      	ldr	r3, [pc, #56]	@ (80128a8 <tcp_fasttmr+0xc4>)
 8012870:	2200      	movs	r2, #0
 8012872:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8012874:	6878      	ldr	r0, [r7, #4]
 8012876:	f000 f819 	bl	80128ac <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801287a:	4b0b      	ldr	r3, [pc, #44]	@ (80128a8 <tcp_fasttmr+0xc4>)
 801287c:	781b      	ldrb	r3, [r3, #0]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d000      	beq.n	8012884 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8012882:	e7b8      	b.n	80127f6 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8012884:	683b      	ldr	r3, [r7, #0]
 8012886:	607b      	str	r3, [r7, #4]
 8012888:	e002      	b.n	8012890 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 801288a:	687b      	ldr	r3, [r7, #4]
 801288c:	68db      	ldr	r3, [r3, #12]
 801288e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	2b00      	cmp	r3, #0
 8012894:	d1b3      	bne.n	80127fe <tcp_fasttmr+0x1a>
    }
  }
}
 8012896:	bf00      	nop
 8012898:	bf00      	nop
 801289a:	3708      	adds	r7, #8
 801289c:	46bd      	mov	sp, r7
 801289e:	bd80      	pop	{r7, pc}
 80128a0:	24014b8a 	.word	0x24014b8a
 80128a4:	24014b80 	.word	0x24014b80
 80128a8:	24014b88 	.word	0x24014b88

080128ac <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80128ac:	b590      	push	{r4, r7, lr}
 80128ae:	b085      	sub	sp, #20
 80128b0:	af00      	add	r7, sp, #0
 80128b2:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	d109      	bne.n	80128ce <tcp_process_refused_data+0x22>
 80128ba:	4b38      	ldr	r3, [pc, #224]	@ (801299c <tcp_process_refused_data+0xf0>)
 80128bc:	f240 6209 	movw	r2, #1545	@ 0x609
 80128c0:	4937      	ldr	r1, [pc, #220]	@ (80129a0 <tcp_process_refused_data+0xf4>)
 80128c2:	4838      	ldr	r0, [pc, #224]	@ (80129a4 <tcp_process_refused_data+0xf8>)
 80128c4:	f007 fd46 	bl	801a354 <iprintf>
 80128c8:	f06f 030f 	mvn.w	r3, #15
 80128cc:	e061      	b.n	8012992 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80128d2:	7b5b      	ldrb	r3, [r3, #13]
 80128d4:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80128da:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80128dc:	687b      	ldr	r3, [r7, #4]
 80128de:	2200      	movs	r2, #0
 80128e0:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80128e2:	687b      	ldr	r3, [r7, #4]
 80128e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80128e8:	2b00      	cmp	r3, #0
 80128ea:	d00b      	beq.n	8012904 <tcp_process_refused_data+0x58>
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	6918      	ldr	r0, [r3, #16]
 80128f6:	2300      	movs	r3, #0
 80128f8:	68ba      	ldr	r2, [r7, #8]
 80128fa:	6879      	ldr	r1, [r7, #4]
 80128fc:	47a0      	blx	r4
 80128fe:	4603      	mov	r3, r0
 8012900:	73fb      	strb	r3, [r7, #15]
 8012902:	e007      	b.n	8012914 <tcp_process_refused_data+0x68>
 8012904:	2300      	movs	r3, #0
 8012906:	68ba      	ldr	r2, [r7, #8]
 8012908:	6879      	ldr	r1, [r7, #4]
 801290a:	2000      	movs	r0, #0
 801290c:	f000 f8a6 	bl	8012a5c <tcp_recv_null>
 8012910:	4603      	mov	r3, r0
 8012912:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8012914:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012918:	2b00      	cmp	r3, #0
 801291a:	d12b      	bne.n	8012974 <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 801291c:	7bbb      	ldrb	r3, [r7, #14]
 801291e:	f003 0320 	and.w	r3, r3, #32
 8012922:	2b00      	cmp	r3, #0
 8012924:	d034      	beq.n	8012990 <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012926:	687b      	ldr	r3, [r7, #4]
 8012928:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801292a:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 801292e:	4293      	cmp	r3, r2
 8012930:	d005      	beq.n	801293e <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8012936:	3301      	adds	r3, #1
 8012938:	b29a      	uxth	r2, r3
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8012944:	2b00      	cmp	r3, #0
 8012946:	d00b      	beq.n	8012960 <tcp_process_refused_data+0xb4>
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	6918      	ldr	r0, [r3, #16]
 8012952:	2300      	movs	r3, #0
 8012954:	2200      	movs	r2, #0
 8012956:	6879      	ldr	r1, [r7, #4]
 8012958:	47a0      	blx	r4
 801295a:	4603      	mov	r3, r0
 801295c:	73fb      	strb	r3, [r7, #15]
 801295e:	e001      	b.n	8012964 <tcp_process_refused_data+0xb8>
 8012960:	2300      	movs	r3, #0
 8012962:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8012964:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012968:	f113 0f0d 	cmn.w	r3, #13
 801296c:	d110      	bne.n	8012990 <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 801296e:	f06f 030c 	mvn.w	r3, #12
 8012972:	e00e      	b.n	8012992 <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 8012974:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012978:	f113 0f0d 	cmn.w	r3, #13
 801297c:	d102      	bne.n	8012984 <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 801297e:	f06f 030c 	mvn.w	r3, #12
 8012982:	e006      	b.n	8012992 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	68ba      	ldr	r2, [r7, #8]
 8012988:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 801298a:	f06f 0304 	mvn.w	r3, #4
 801298e:	e000      	b.n	8012992 <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 8012990:	2300      	movs	r3, #0
}
 8012992:	4618      	mov	r0, r3
 8012994:	3714      	adds	r7, #20
 8012996:	46bd      	mov	sp, r7
 8012998:	bd90      	pop	{r4, r7, pc}
 801299a:	bf00      	nop
 801299c:	0801bf10 	.word	0x0801bf10
 80129a0:	0801c420 	.word	0x0801c420
 80129a4:	0801bf54 	.word	0x0801bf54

080129a8 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80129a8:	b580      	push	{r7, lr}
 80129aa:	b084      	sub	sp, #16
 80129ac:	af00      	add	r7, sp, #0
 80129ae:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80129b0:	e007      	b.n	80129c2 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80129b8:	6878      	ldr	r0, [r7, #4]
 80129ba:	f000 f80a 	bl	80129d2 <tcp_seg_free>
    seg = next;
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80129c2:	687b      	ldr	r3, [r7, #4]
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d1f4      	bne.n	80129b2 <tcp_segs_free+0xa>
  }
}
 80129c8:	bf00      	nop
 80129ca:	bf00      	nop
 80129cc:	3710      	adds	r7, #16
 80129ce:	46bd      	mov	sp, r7
 80129d0:	bd80      	pop	{r7, pc}

080129d2 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80129d2:	b580      	push	{r7, lr}
 80129d4:	b082      	sub	sp, #8
 80129d6:	af00      	add	r7, sp, #0
 80129d8:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80129da:	687b      	ldr	r3, [r7, #4]
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d00c      	beq.n	80129fa <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	685b      	ldr	r3, [r3, #4]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d004      	beq.n	80129f2 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	685b      	ldr	r3, [r3, #4]
 80129ec:	4618      	mov	r0, r3
 80129ee:	f7fe fc6f 	bl	80112d0 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80129f2:	6879      	ldr	r1, [r7, #4]
 80129f4:	2004      	movs	r0, #4
 80129f6:	f7fd fdbf 	bl	8010578 <memp_free>
  }
}
 80129fa:	bf00      	nop
 80129fc:	3708      	adds	r7, #8
 80129fe:	46bd      	mov	sp, r7
 8012a00:	bd80      	pop	{r7, pc}
	...

08012a04 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8012a04:	b580      	push	{r7, lr}
 8012a06:	b084      	sub	sp, #16
 8012a08:	af00      	add	r7, sp, #0
 8012a0a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d106      	bne.n	8012a20 <tcp_seg_copy+0x1c>
 8012a12:	4b0f      	ldr	r3, [pc, #60]	@ (8012a50 <tcp_seg_copy+0x4c>)
 8012a14:	f240 6282 	movw	r2, #1666	@ 0x682
 8012a18:	490e      	ldr	r1, [pc, #56]	@ (8012a54 <tcp_seg_copy+0x50>)
 8012a1a:	480f      	ldr	r0, [pc, #60]	@ (8012a58 <tcp_seg_copy+0x54>)
 8012a1c:	f007 fc9a 	bl	801a354 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8012a20:	2004      	movs	r0, #4
 8012a22:	f7fd fd33 	bl	801048c <memp_malloc>
 8012a26:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8012a28:	68fb      	ldr	r3, [r7, #12]
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	d101      	bne.n	8012a32 <tcp_seg_copy+0x2e>
    return NULL;
 8012a2e:	2300      	movs	r3, #0
 8012a30:	e00a      	b.n	8012a48 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8012a32:	2210      	movs	r2, #16
 8012a34:	6879      	ldr	r1, [r7, #4]
 8012a36:	68f8      	ldr	r0, [r7, #12]
 8012a38:	f007 fdc5 	bl	801a5c6 <memcpy>
  pbuf_ref(cseg->p);
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	685b      	ldr	r3, [r3, #4]
 8012a40:	4618      	mov	r0, r3
 8012a42:	f7fe fceb 	bl	801141c <pbuf_ref>
  return cseg;
 8012a46:	68fb      	ldr	r3, [r7, #12]
}
 8012a48:	4618      	mov	r0, r3
 8012a4a:	3710      	adds	r7, #16
 8012a4c:	46bd      	mov	sp, r7
 8012a4e:	bd80      	pop	{r7, pc}
 8012a50:	0801bf10 	.word	0x0801bf10
 8012a54:	0801c464 	.word	0x0801c464
 8012a58:	0801bf54 	.word	0x0801bf54

08012a5c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8012a5c:	b580      	push	{r7, lr}
 8012a5e:	b084      	sub	sp, #16
 8012a60:	af00      	add	r7, sp, #0
 8012a62:	60f8      	str	r0, [r7, #12]
 8012a64:	60b9      	str	r1, [r7, #8]
 8012a66:	607a      	str	r2, [r7, #4]
 8012a68:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8012a6a:	68bb      	ldr	r3, [r7, #8]
 8012a6c:	2b00      	cmp	r3, #0
 8012a6e:	d109      	bne.n	8012a84 <tcp_recv_null+0x28>
 8012a70:	4b12      	ldr	r3, [pc, #72]	@ (8012abc <tcp_recv_null+0x60>)
 8012a72:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8012a76:	4912      	ldr	r1, [pc, #72]	@ (8012ac0 <tcp_recv_null+0x64>)
 8012a78:	4812      	ldr	r0, [pc, #72]	@ (8012ac4 <tcp_recv_null+0x68>)
 8012a7a:	f007 fc6b 	bl	801a354 <iprintf>
 8012a7e:	f06f 030f 	mvn.w	r3, #15
 8012a82:	e016      	b.n	8012ab2 <tcp_recv_null+0x56>

  if (p != NULL) {
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	2b00      	cmp	r3, #0
 8012a88:	d009      	beq.n	8012a9e <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	891b      	ldrh	r3, [r3, #8]
 8012a8e:	4619      	mov	r1, r3
 8012a90:	68b8      	ldr	r0, [r7, #8]
 8012a92:	f7ff fb13 	bl	80120bc <tcp_recved>
    pbuf_free(p);
 8012a96:	6878      	ldr	r0, [r7, #4]
 8012a98:	f7fe fc1a 	bl	80112d0 <pbuf_free>
 8012a9c:	e008      	b.n	8012ab0 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8012a9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d104      	bne.n	8012ab0 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8012aa6:	68b8      	ldr	r0, [r7, #8]
 8012aa8:	f7ff f9b8 	bl	8011e1c <tcp_close>
 8012aac:	4603      	mov	r3, r0
 8012aae:	e000      	b.n	8012ab2 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8012ab0:	2300      	movs	r3, #0
}
 8012ab2:	4618      	mov	r0, r3
 8012ab4:	3710      	adds	r7, #16
 8012ab6:	46bd      	mov	sp, r7
 8012ab8:	bd80      	pop	{r7, pc}
 8012aba:	bf00      	nop
 8012abc:	0801bf10 	.word	0x0801bf10
 8012ac0:	0801c480 	.word	0x0801c480
 8012ac4:	0801bf54 	.word	0x0801bf54

08012ac8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8012ac8:	b580      	push	{r7, lr}
 8012aca:	b086      	sub	sp, #24
 8012acc:	af00      	add	r7, sp, #0
 8012ace:	4603      	mov	r3, r0
 8012ad0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8012ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	db01      	blt.n	8012ade <tcp_kill_prio+0x16>
 8012ada:	79fb      	ldrb	r3, [r7, #7]
 8012adc:	e000      	b.n	8012ae0 <tcp_kill_prio+0x18>
 8012ade:	237f      	movs	r3, #127	@ 0x7f
 8012ae0:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8012ae2:	7afb      	ldrb	r3, [r7, #11]
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	d034      	beq.n	8012b52 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8012ae8:	7afb      	ldrb	r3, [r7, #11]
 8012aea:	3b01      	subs	r3, #1
 8012aec:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8012aee:	2300      	movs	r3, #0
 8012af0:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012af2:	2300      	movs	r3, #0
 8012af4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012af6:	4b19      	ldr	r3, [pc, #100]	@ (8012b5c <tcp_kill_prio+0x94>)
 8012af8:	681b      	ldr	r3, [r3, #0]
 8012afa:	617b      	str	r3, [r7, #20]
 8012afc:	e01f      	b.n	8012b3e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8012afe:	697b      	ldr	r3, [r7, #20]
 8012b00:	7d5b      	ldrb	r3, [r3, #21]
 8012b02:	7afa      	ldrb	r2, [r7, #11]
 8012b04:	429a      	cmp	r2, r3
 8012b06:	d80c      	bhi.n	8012b22 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012b08:	697b      	ldr	r3, [r7, #20]
 8012b0a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8012b0c:	7afa      	ldrb	r2, [r7, #11]
 8012b0e:	429a      	cmp	r2, r3
 8012b10:	d112      	bne.n	8012b38 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012b12:	4b13      	ldr	r3, [pc, #76]	@ (8012b60 <tcp_kill_prio+0x98>)
 8012b14:	681a      	ldr	r2, [r3, #0]
 8012b16:	697b      	ldr	r3, [r7, #20]
 8012b18:	6a1b      	ldr	r3, [r3, #32]
 8012b1a:	1ad3      	subs	r3, r2, r3
 8012b1c:	68fa      	ldr	r2, [r7, #12]
 8012b1e:	429a      	cmp	r2, r3
 8012b20:	d80a      	bhi.n	8012b38 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8012b22:	4b0f      	ldr	r3, [pc, #60]	@ (8012b60 <tcp_kill_prio+0x98>)
 8012b24:	681a      	ldr	r2, [r3, #0]
 8012b26:	697b      	ldr	r3, [r7, #20]
 8012b28:	6a1b      	ldr	r3, [r3, #32]
 8012b2a:	1ad3      	subs	r3, r2, r3
 8012b2c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8012b2e:	697b      	ldr	r3, [r7, #20]
 8012b30:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8012b32:	697b      	ldr	r3, [r7, #20]
 8012b34:	7d5b      	ldrb	r3, [r3, #21]
 8012b36:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012b38:	697b      	ldr	r3, [r7, #20]
 8012b3a:	68db      	ldr	r3, [r3, #12]
 8012b3c:	617b      	str	r3, [r7, #20]
 8012b3e:	697b      	ldr	r3, [r7, #20]
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d1dc      	bne.n	8012afe <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8012b44:	693b      	ldr	r3, [r7, #16]
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d004      	beq.n	8012b54 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012b4a:	6938      	ldr	r0, [r7, #16]
 8012b4c:	f7ff fa50 	bl	8011ff0 <tcp_abort>
 8012b50:	e000      	b.n	8012b54 <tcp_kill_prio+0x8c>
    return;
 8012b52:	bf00      	nop
  }
}
 8012b54:	3718      	adds	r7, #24
 8012b56:	46bd      	mov	sp, r7
 8012b58:	bd80      	pop	{r7, pc}
 8012b5a:	bf00      	nop
 8012b5c:	24014b80 	.word	0x24014b80
 8012b60:	24014b74 	.word	0x24014b74

08012b64 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8012b64:	b580      	push	{r7, lr}
 8012b66:	b086      	sub	sp, #24
 8012b68:	af00      	add	r7, sp, #0
 8012b6a:	4603      	mov	r3, r0
 8012b6c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8012b6e:	79fb      	ldrb	r3, [r7, #7]
 8012b70:	2b08      	cmp	r3, #8
 8012b72:	d009      	beq.n	8012b88 <tcp_kill_state+0x24>
 8012b74:	79fb      	ldrb	r3, [r7, #7]
 8012b76:	2b09      	cmp	r3, #9
 8012b78:	d006      	beq.n	8012b88 <tcp_kill_state+0x24>
 8012b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8012be4 <tcp_kill_state+0x80>)
 8012b7c:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8012b80:	4919      	ldr	r1, [pc, #100]	@ (8012be8 <tcp_kill_state+0x84>)
 8012b82:	481a      	ldr	r0, [pc, #104]	@ (8012bec <tcp_kill_state+0x88>)
 8012b84:	f007 fbe6 	bl	801a354 <iprintf>

  inactivity = 0;
 8012b88:	2300      	movs	r3, #0
 8012b8a:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012b8c:	2300      	movs	r3, #0
 8012b8e:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012b90:	4b17      	ldr	r3, [pc, #92]	@ (8012bf0 <tcp_kill_state+0x8c>)
 8012b92:	681b      	ldr	r3, [r3, #0]
 8012b94:	617b      	str	r3, [r7, #20]
 8012b96:	e017      	b.n	8012bc8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8012b98:	697b      	ldr	r3, [r7, #20]
 8012b9a:	7d1b      	ldrb	r3, [r3, #20]
 8012b9c:	79fa      	ldrb	r2, [r7, #7]
 8012b9e:	429a      	cmp	r2, r3
 8012ba0:	d10f      	bne.n	8012bc2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012ba2:	4b14      	ldr	r3, [pc, #80]	@ (8012bf4 <tcp_kill_state+0x90>)
 8012ba4:	681a      	ldr	r2, [r3, #0]
 8012ba6:	697b      	ldr	r3, [r7, #20]
 8012ba8:	6a1b      	ldr	r3, [r3, #32]
 8012baa:	1ad3      	subs	r3, r2, r3
 8012bac:	68fa      	ldr	r2, [r7, #12]
 8012bae:	429a      	cmp	r2, r3
 8012bb0:	d807      	bhi.n	8012bc2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8012bb2:	4b10      	ldr	r3, [pc, #64]	@ (8012bf4 <tcp_kill_state+0x90>)
 8012bb4:	681a      	ldr	r2, [r3, #0]
 8012bb6:	697b      	ldr	r3, [r7, #20]
 8012bb8:	6a1b      	ldr	r3, [r3, #32]
 8012bba:	1ad3      	subs	r3, r2, r3
 8012bbc:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8012bbe:	697b      	ldr	r3, [r7, #20]
 8012bc0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012bc2:	697b      	ldr	r3, [r7, #20]
 8012bc4:	68db      	ldr	r3, [r3, #12]
 8012bc6:	617b      	str	r3, [r7, #20]
 8012bc8:	697b      	ldr	r3, [r7, #20]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d1e4      	bne.n	8012b98 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8012bce:	693b      	ldr	r3, [r7, #16]
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d003      	beq.n	8012bdc <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8012bd4:	2100      	movs	r1, #0
 8012bd6:	6938      	ldr	r0, [r7, #16]
 8012bd8:	f7ff f94c 	bl	8011e74 <tcp_abandon>
  }
}
 8012bdc:	bf00      	nop
 8012bde:	3718      	adds	r7, #24
 8012be0:	46bd      	mov	sp, r7
 8012be2:	bd80      	pop	{r7, pc}
 8012be4:	0801bf10 	.word	0x0801bf10
 8012be8:	0801c49c 	.word	0x0801c49c
 8012bec:	0801bf54 	.word	0x0801bf54
 8012bf0:	24014b80 	.word	0x24014b80
 8012bf4:	24014b74 	.word	0x24014b74

08012bf8 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8012bf8:	b580      	push	{r7, lr}
 8012bfa:	b084      	sub	sp, #16
 8012bfc:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8012bfe:	2300      	movs	r3, #0
 8012c00:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8012c02:	2300      	movs	r3, #0
 8012c04:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c06:	4b12      	ldr	r3, [pc, #72]	@ (8012c50 <tcp_kill_timewait+0x58>)
 8012c08:	681b      	ldr	r3, [r3, #0]
 8012c0a:	60fb      	str	r3, [r7, #12]
 8012c0c:	e012      	b.n	8012c34 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012c0e:	4b11      	ldr	r3, [pc, #68]	@ (8012c54 <tcp_kill_timewait+0x5c>)
 8012c10:	681a      	ldr	r2, [r3, #0]
 8012c12:	68fb      	ldr	r3, [r7, #12]
 8012c14:	6a1b      	ldr	r3, [r3, #32]
 8012c16:	1ad3      	subs	r3, r2, r3
 8012c18:	687a      	ldr	r2, [r7, #4]
 8012c1a:	429a      	cmp	r2, r3
 8012c1c:	d807      	bhi.n	8012c2e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8012c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8012c54 <tcp_kill_timewait+0x5c>)
 8012c20:	681a      	ldr	r2, [r3, #0]
 8012c22:	68fb      	ldr	r3, [r7, #12]
 8012c24:	6a1b      	ldr	r3, [r3, #32]
 8012c26:	1ad3      	subs	r3, r2, r3
 8012c28:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8012c2a:	68fb      	ldr	r3, [r7, #12]
 8012c2c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c2e:	68fb      	ldr	r3, [r7, #12]
 8012c30:	68db      	ldr	r3, [r3, #12]
 8012c32:	60fb      	str	r3, [r7, #12]
 8012c34:	68fb      	ldr	r3, [r7, #12]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d1e9      	bne.n	8012c0e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8012c3a:	68bb      	ldr	r3, [r7, #8]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d002      	beq.n	8012c46 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8012c40:	68b8      	ldr	r0, [r7, #8]
 8012c42:	f7ff f9d5 	bl	8011ff0 <tcp_abort>
  }
}
 8012c46:	bf00      	nop
 8012c48:	3710      	adds	r7, #16
 8012c4a:	46bd      	mov	sp, r7
 8012c4c:	bd80      	pop	{r7, pc}
 8012c4e:	bf00      	nop
 8012c50:	24014b84 	.word	0x24014b84
 8012c54:	24014b74 	.word	0x24014b74

08012c58 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8012c58:	b580      	push	{r7, lr}
 8012c5a:	b082      	sub	sp, #8
 8012c5c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8012c5e:	4b10      	ldr	r3, [pc, #64]	@ (8012ca0 <tcp_handle_closepend+0x48>)
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8012c64:	e014      	b.n	8012c90 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	68db      	ldr	r3, [r3, #12]
 8012c6a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	8b5b      	ldrh	r3, [r3, #26]
 8012c70:	f003 0308 	and.w	r3, r3, #8
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d009      	beq.n	8012c8c <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	8b5b      	ldrh	r3, [r3, #26]
 8012c7c:	f023 0308 	bic.w	r3, r3, #8
 8012c80:	b29a      	uxth	r2, r3
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8012c86:	6878      	ldr	r0, [r7, #4]
 8012c88:	f7ff f85e 	bl	8011d48 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8012c8c:	683b      	ldr	r3, [r7, #0]
 8012c8e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	d1e7      	bne.n	8012c66 <tcp_handle_closepend+0xe>
  }
}
 8012c96:	bf00      	nop
 8012c98:	bf00      	nop
 8012c9a:	3708      	adds	r7, #8
 8012c9c:	46bd      	mov	sp, r7
 8012c9e:	bd80      	pop	{r7, pc}
 8012ca0:	24014b80 	.word	0x24014b80

08012ca4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8012ca4:	b580      	push	{r7, lr}
 8012ca6:	b084      	sub	sp, #16
 8012ca8:	af00      	add	r7, sp, #0
 8012caa:	4603      	mov	r3, r0
 8012cac:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012cae:	2002      	movs	r0, #2
 8012cb0:	f7fd fbec 	bl	801048c <memp_malloc>
 8012cb4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8012cb6:	68fb      	ldr	r3, [r7, #12]
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	d126      	bne.n	8012d0a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8012cbc:	f7ff ffcc 	bl	8012c58 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8012cc0:	f7ff ff9a 	bl	8012bf8 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012cc4:	2002      	movs	r0, #2
 8012cc6:	f7fd fbe1 	bl	801048c <memp_malloc>
 8012cca:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8012ccc:	68fb      	ldr	r3, [r7, #12]
 8012cce:	2b00      	cmp	r3, #0
 8012cd0:	d11b      	bne.n	8012d0a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8012cd2:	2009      	movs	r0, #9
 8012cd4:	f7ff ff46 	bl	8012b64 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012cd8:	2002      	movs	r0, #2
 8012cda:	f7fd fbd7 	bl	801048c <memp_malloc>
 8012cde:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8012ce0:	68fb      	ldr	r3, [r7, #12]
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	d111      	bne.n	8012d0a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8012ce6:	2008      	movs	r0, #8
 8012ce8:	f7ff ff3c 	bl	8012b64 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012cec:	2002      	movs	r0, #2
 8012cee:	f7fd fbcd 	bl	801048c <memp_malloc>
 8012cf2:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d107      	bne.n	8012d0a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8012cfa:	79fb      	ldrb	r3, [r7, #7]
 8012cfc:	4618      	mov	r0, r3
 8012cfe:	f7ff fee3 	bl	8012ac8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012d02:	2002      	movs	r0, #2
 8012d04:	f7fd fbc2 	bl	801048c <memp_malloc>
 8012d08:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d03f      	beq.n	8012d90 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8012d10:	229c      	movs	r2, #156	@ 0x9c
 8012d12:	2100      	movs	r1, #0
 8012d14:	68f8      	ldr	r0, [r7, #12]
 8012d16:	f007 fb82 	bl	801a41e <memset>
    pcb->prio = prio;
 8012d1a:	68fb      	ldr	r3, [r7, #12]
 8012d1c:	79fa      	ldrb	r2, [r7, #7]
 8012d1e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8012d20:	68fb      	ldr	r3, [r7, #12]
 8012d22:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8012d26:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8012d30:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8012d32:	68fb      	ldr	r3, [r7, #12]
 8012d34:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8012d36:	68fb      	ldr	r3, [r7, #12]
 8012d38:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	22ff      	movs	r2, #255	@ 0xff
 8012d3e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8012d40:	68fb      	ldr	r3, [r7, #12]
 8012d42:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8012d46:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	2206      	movs	r2, #6
 8012d4c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8012d50:	68fb      	ldr	r3, [r7, #12]
 8012d52:	2206      	movs	r2, #6
 8012d54:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012d5c:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	2201      	movs	r2, #1
 8012d62:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8012d66:	4b0d      	ldr	r3, [pc, #52]	@ (8012d9c <tcp_alloc+0xf8>)
 8012d68:	681a      	ldr	r2, [r3, #0]
 8012d6a:	68fb      	ldr	r3, [r7, #12]
 8012d6c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8012d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8012da0 <tcp_alloc+0xfc>)
 8012d70:	781a      	ldrb	r2, [r3, #0]
 8012d72:	68fb      	ldr	r3, [r7, #12]
 8012d74:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8012d76:	68fb      	ldr	r3, [r7, #12]
 8012d78:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 8012d7c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	4a08      	ldr	r2, [pc, #32]	@ (8012da4 <tcp_alloc+0x100>)
 8012d84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8012d88:	68fb      	ldr	r3, [r7, #12]
 8012d8a:	4a07      	ldr	r2, [pc, #28]	@ (8012da8 <tcp_alloc+0x104>)
 8012d8c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8012d90:	68fb      	ldr	r3, [r7, #12]
}
 8012d92:	4618      	mov	r0, r3
 8012d94:	3710      	adds	r7, #16
 8012d96:	46bd      	mov	sp, r7
 8012d98:	bd80      	pop	{r7, pc}
 8012d9a:	bf00      	nop
 8012d9c:	24014b74 	.word	0x24014b74
 8012da0:	24014b8a 	.word	0x24014b8a
 8012da4:	08012a5d 	.word	0x08012a5d
 8012da8:	006ddd00 	.word	0x006ddd00

08012dac <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8012dac:	b580      	push	{r7, lr}
 8012dae:	b082      	sub	sp, #8
 8012db0:	af00      	add	r7, sp, #0
 8012db2:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d107      	bne.n	8012dca <tcp_pcb_purge+0x1e>
 8012dba:	4b21      	ldr	r3, [pc, #132]	@ (8012e40 <tcp_pcb_purge+0x94>)
 8012dbc:	f640 0251 	movw	r2, #2129	@ 0x851
 8012dc0:	4920      	ldr	r1, [pc, #128]	@ (8012e44 <tcp_pcb_purge+0x98>)
 8012dc2:	4821      	ldr	r0, [pc, #132]	@ (8012e48 <tcp_pcb_purge+0x9c>)
 8012dc4:	f007 fac6 	bl	801a354 <iprintf>
 8012dc8:	e037      	b.n	8012e3a <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	7d1b      	ldrb	r3, [r3, #20]
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	d033      	beq.n	8012e3a <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8012dd6:	2b0a      	cmp	r3, #10
 8012dd8:	d02f      	beq.n	8012e3a <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8012dda:	687b      	ldr	r3, [r7, #4]
 8012ddc:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8012dde:	2b01      	cmp	r3, #1
 8012de0:	d02b      	beq.n	8012e3a <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	d007      	beq.n	8012dfa <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012dee:	4618      	mov	r0, r3
 8012df0:	f7fe fa6e 	bl	80112d0 <pbuf_free>
      pcb->refused_data = NULL;
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	2200      	movs	r2, #0
 8012df8:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d002      	beq.n	8012e08 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8012e02:	6878      	ldr	r0, [r7, #4]
 8012e04:	f000 f986 	bl	8013114 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012e0e:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012e14:	4618      	mov	r0, r3
 8012e16:	f7ff fdc7 	bl	80129a8 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012e1e:	4618      	mov	r0, r3
 8012e20:	f7ff fdc2 	bl	80129a8 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	2200      	movs	r2, #0
 8012e28:	66da      	str	r2, [r3, #108]	@ 0x6c
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8012e32:	687b      	ldr	r3, [r7, #4]
 8012e34:	2200      	movs	r2, #0
 8012e36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8012e3a:	3708      	adds	r7, #8
 8012e3c:	46bd      	mov	sp, r7
 8012e3e:	bd80      	pop	{r7, pc}
 8012e40:	0801bf10 	.word	0x0801bf10
 8012e44:	0801c55c 	.word	0x0801c55c
 8012e48:	0801bf54 	.word	0x0801bf54

08012e4c <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8012e4c:	b580      	push	{r7, lr}
 8012e4e:	b084      	sub	sp, #16
 8012e50:	af00      	add	r7, sp, #0
 8012e52:	6078      	str	r0, [r7, #4]
 8012e54:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8012e56:	683b      	ldr	r3, [r7, #0]
 8012e58:	2b00      	cmp	r3, #0
 8012e5a:	d106      	bne.n	8012e6a <tcp_pcb_remove+0x1e>
 8012e5c:	4b3e      	ldr	r3, [pc, #248]	@ (8012f58 <tcp_pcb_remove+0x10c>)
 8012e5e:	f640 0283 	movw	r2, #2179	@ 0x883
 8012e62:	493e      	ldr	r1, [pc, #248]	@ (8012f5c <tcp_pcb_remove+0x110>)
 8012e64:	483e      	ldr	r0, [pc, #248]	@ (8012f60 <tcp_pcb_remove+0x114>)
 8012e66:	f007 fa75 	bl	801a354 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d106      	bne.n	8012e7e <tcp_pcb_remove+0x32>
 8012e70:	4b39      	ldr	r3, [pc, #228]	@ (8012f58 <tcp_pcb_remove+0x10c>)
 8012e72:	f640 0284 	movw	r2, #2180	@ 0x884
 8012e76:	493b      	ldr	r1, [pc, #236]	@ (8012f64 <tcp_pcb_remove+0x118>)
 8012e78:	4839      	ldr	r0, [pc, #228]	@ (8012f60 <tcp_pcb_remove+0x114>)
 8012e7a:	f007 fa6b 	bl	801a354 <iprintf>

  TCP_RMV(pcblist, pcb);
 8012e7e:	687b      	ldr	r3, [r7, #4]
 8012e80:	681b      	ldr	r3, [r3, #0]
 8012e82:	683a      	ldr	r2, [r7, #0]
 8012e84:	429a      	cmp	r2, r3
 8012e86:	d105      	bne.n	8012e94 <tcp_pcb_remove+0x48>
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	681b      	ldr	r3, [r3, #0]
 8012e8c:	68da      	ldr	r2, [r3, #12]
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	601a      	str	r2, [r3, #0]
 8012e92:	e013      	b.n	8012ebc <tcp_pcb_remove+0x70>
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	60fb      	str	r3, [r7, #12]
 8012e9a:	e00c      	b.n	8012eb6 <tcp_pcb_remove+0x6a>
 8012e9c:	68fb      	ldr	r3, [r7, #12]
 8012e9e:	68db      	ldr	r3, [r3, #12]
 8012ea0:	683a      	ldr	r2, [r7, #0]
 8012ea2:	429a      	cmp	r2, r3
 8012ea4:	d104      	bne.n	8012eb0 <tcp_pcb_remove+0x64>
 8012ea6:	683b      	ldr	r3, [r7, #0]
 8012ea8:	68da      	ldr	r2, [r3, #12]
 8012eaa:	68fb      	ldr	r3, [r7, #12]
 8012eac:	60da      	str	r2, [r3, #12]
 8012eae:	e005      	b.n	8012ebc <tcp_pcb_remove+0x70>
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	68db      	ldr	r3, [r3, #12]
 8012eb4:	60fb      	str	r3, [r7, #12]
 8012eb6:	68fb      	ldr	r3, [r7, #12]
 8012eb8:	2b00      	cmp	r3, #0
 8012eba:	d1ef      	bne.n	8012e9c <tcp_pcb_remove+0x50>
 8012ebc:	683b      	ldr	r3, [r7, #0]
 8012ebe:	2200      	movs	r2, #0
 8012ec0:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8012ec2:	6838      	ldr	r0, [r7, #0]
 8012ec4:	f7ff ff72 	bl	8012dac <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8012ec8:	683b      	ldr	r3, [r7, #0]
 8012eca:	7d1b      	ldrb	r3, [r3, #20]
 8012ecc:	2b0a      	cmp	r3, #10
 8012ece:	d013      	beq.n	8012ef8 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8012ed0:	683b      	ldr	r3, [r7, #0]
 8012ed2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8012ed4:	2b01      	cmp	r3, #1
 8012ed6:	d00f      	beq.n	8012ef8 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8012ed8:	683b      	ldr	r3, [r7, #0]
 8012eda:	8b5b      	ldrh	r3, [r3, #26]
 8012edc:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	d009      	beq.n	8012ef8 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8012ee4:	683b      	ldr	r3, [r7, #0]
 8012ee6:	8b5b      	ldrh	r3, [r3, #26]
 8012ee8:	f043 0302 	orr.w	r3, r3, #2
 8012eec:	b29a      	uxth	r2, r3
 8012eee:	683b      	ldr	r3, [r7, #0]
 8012ef0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012ef2:	6838      	ldr	r0, [r7, #0]
 8012ef4:	f002 ff6a 	bl	8015dcc <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8012ef8:	683b      	ldr	r3, [r7, #0]
 8012efa:	7d1b      	ldrb	r3, [r3, #20]
 8012efc:	2b01      	cmp	r3, #1
 8012efe:	d020      	beq.n	8012f42 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8012f00:	683b      	ldr	r3, [r7, #0]
 8012f02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d006      	beq.n	8012f16 <tcp_pcb_remove+0xca>
 8012f08:	4b13      	ldr	r3, [pc, #76]	@ (8012f58 <tcp_pcb_remove+0x10c>)
 8012f0a:	f640 0293 	movw	r2, #2195	@ 0x893
 8012f0e:	4916      	ldr	r1, [pc, #88]	@ (8012f68 <tcp_pcb_remove+0x11c>)
 8012f10:	4813      	ldr	r0, [pc, #76]	@ (8012f60 <tcp_pcb_remove+0x114>)
 8012f12:	f007 fa1f 	bl	801a354 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8012f16:	683b      	ldr	r3, [r7, #0]
 8012f18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d006      	beq.n	8012f2c <tcp_pcb_remove+0xe0>
 8012f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8012f58 <tcp_pcb_remove+0x10c>)
 8012f20:	f640 0294 	movw	r2, #2196	@ 0x894
 8012f24:	4911      	ldr	r1, [pc, #68]	@ (8012f6c <tcp_pcb_remove+0x120>)
 8012f26:	480e      	ldr	r0, [pc, #56]	@ (8012f60 <tcp_pcb_remove+0x114>)
 8012f28:	f007 fa14 	bl	801a354 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8012f2c:	683b      	ldr	r3, [r7, #0]
 8012f2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	d006      	beq.n	8012f42 <tcp_pcb_remove+0xf6>
 8012f34:	4b08      	ldr	r3, [pc, #32]	@ (8012f58 <tcp_pcb_remove+0x10c>)
 8012f36:	f640 0296 	movw	r2, #2198	@ 0x896
 8012f3a:	490d      	ldr	r1, [pc, #52]	@ (8012f70 <tcp_pcb_remove+0x124>)
 8012f3c:	4808      	ldr	r0, [pc, #32]	@ (8012f60 <tcp_pcb_remove+0x114>)
 8012f3e:	f007 fa09 	bl	801a354 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8012f42:	683b      	ldr	r3, [r7, #0]
 8012f44:	2200      	movs	r2, #0
 8012f46:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8012f48:	683b      	ldr	r3, [r7, #0]
 8012f4a:	2200      	movs	r2, #0
 8012f4c:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8012f4e:	bf00      	nop
 8012f50:	3710      	adds	r7, #16
 8012f52:	46bd      	mov	sp, r7
 8012f54:	bd80      	pop	{r7, pc}
 8012f56:	bf00      	nop
 8012f58:	0801bf10 	.word	0x0801bf10
 8012f5c:	0801c578 	.word	0x0801c578
 8012f60:	0801bf54 	.word	0x0801bf54
 8012f64:	0801c594 	.word	0x0801c594
 8012f68:	0801c5b4 	.word	0x0801c5b4
 8012f6c:	0801c5cc 	.word	0x0801c5cc
 8012f70:	0801c5e8 	.word	0x0801c5e8

08012f74 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8012f74:	b580      	push	{r7, lr}
 8012f76:	b082      	sub	sp, #8
 8012f78:	af00      	add	r7, sp, #0
 8012f7a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d106      	bne.n	8012f90 <tcp_next_iss+0x1c>
 8012f82:	4b0a      	ldr	r3, [pc, #40]	@ (8012fac <tcp_next_iss+0x38>)
 8012f84:	f640 02af 	movw	r2, #2223	@ 0x8af
 8012f88:	4909      	ldr	r1, [pc, #36]	@ (8012fb0 <tcp_next_iss+0x3c>)
 8012f8a:	480a      	ldr	r0, [pc, #40]	@ (8012fb4 <tcp_next_iss+0x40>)
 8012f8c:	f007 f9e2 	bl	801a354 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8012f90:	4b09      	ldr	r3, [pc, #36]	@ (8012fb8 <tcp_next_iss+0x44>)
 8012f92:	681a      	ldr	r2, [r3, #0]
 8012f94:	4b09      	ldr	r3, [pc, #36]	@ (8012fbc <tcp_next_iss+0x48>)
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	4413      	add	r3, r2
 8012f9a:	4a07      	ldr	r2, [pc, #28]	@ (8012fb8 <tcp_next_iss+0x44>)
 8012f9c:	6013      	str	r3, [r2, #0]
  return iss;
 8012f9e:	4b06      	ldr	r3, [pc, #24]	@ (8012fb8 <tcp_next_iss+0x44>)
 8012fa0:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8012fa2:	4618      	mov	r0, r3
 8012fa4:	3708      	adds	r7, #8
 8012fa6:	46bd      	mov	sp, r7
 8012fa8:	bd80      	pop	{r7, pc}
 8012faa:	bf00      	nop
 8012fac:	0801bf10 	.word	0x0801bf10
 8012fb0:	0801c600 	.word	0x0801c600
 8012fb4:	0801bf54 	.word	0x0801bf54
 8012fb8:	240049b8 	.word	0x240049b8
 8012fbc:	24014b74 	.word	0x24014b74

08012fc0 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8012fc0:	b580      	push	{r7, lr}
 8012fc2:	b086      	sub	sp, #24
 8012fc4:	af00      	add	r7, sp, #0
 8012fc6:	4603      	mov	r3, r0
 8012fc8:	60b9      	str	r1, [r7, #8]
 8012fca:	607a      	str	r2, [r7, #4]
 8012fcc:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d106      	bne.n	8012fe2 <tcp_eff_send_mss_netif+0x22>
 8012fd4:	4b14      	ldr	r3, [pc, #80]	@ (8013028 <tcp_eff_send_mss_netif+0x68>)
 8012fd6:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8012fda:	4914      	ldr	r1, [pc, #80]	@ (801302c <tcp_eff_send_mss_netif+0x6c>)
 8012fdc:	4814      	ldr	r0, [pc, #80]	@ (8013030 <tcp_eff_send_mss_netif+0x70>)
 8012fde:	f007 f9b9 	bl	801a354 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8012fe2:	68bb      	ldr	r3, [r7, #8]
 8012fe4:	2b00      	cmp	r3, #0
 8012fe6:	d101      	bne.n	8012fec <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8012fe8:	89fb      	ldrh	r3, [r7, #14]
 8012fea:	e019      	b.n	8013020 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8012fec:	68bb      	ldr	r3, [r7, #8]
 8012fee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8012ff0:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8012ff2:	8afb      	ldrh	r3, [r7, #22]
 8012ff4:	2b00      	cmp	r3, #0
 8012ff6:	d012      	beq.n	801301e <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8012ff8:	2328      	movs	r3, #40	@ 0x28
 8012ffa:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8012ffc:	8afa      	ldrh	r2, [r7, #22]
 8012ffe:	8abb      	ldrh	r3, [r7, #20]
 8013000:	429a      	cmp	r2, r3
 8013002:	d904      	bls.n	801300e <tcp_eff_send_mss_netif+0x4e>
 8013004:	8afa      	ldrh	r2, [r7, #22]
 8013006:	8abb      	ldrh	r3, [r7, #20]
 8013008:	1ad3      	subs	r3, r2, r3
 801300a:	b29b      	uxth	r3, r3
 801300c:	e000      	b.n	8013010 <tcp_eff_send_mss_netif+0x50>
 801300e:	2300      	movs	r3, #0
 8013010:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8013012:	8a7a      	ldrh	r2, [r7, #18]
 8013014:	89fb      	ldrh	r3, [r7, #14]
 8013016:	4293      	cmp	r3, r2
 8013018:	bf28      	it	cs
 801301a:	4613      	movcs	r3, r2
 801301c:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 801301e:	89fb      	ldrh	r3, [r7, #14]
}
 8013020:	4618      	mov	r0, r3
 8013022:	3718      	adds	r7, #24
 8013024:	46bd      	mov	sp, r7
 8013026:	bd80      	pop	{r7, pc}
 8013028:	0801bf10 	.word	0x0801bf10
 801302c:	0801c61c 	.word	0x0801c61c
 8013030:	0801bf54 	.word	0x0801bf54

08013034 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8013034:	b580      	push	{r7, lr}
 8013036:	b084      	sub	sp, #16
 8013038:	af00      	add	r7, sp, #0
 801303a:	6078      	str	r0, [r7, #4]
 801303c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 801303e:	683b      	ldr	r3, [r7, #0]
 8013040:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	2b00      	cmp	r3, #0
 8013046:	d119      	bne.n	801307c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8013048:	4b10      	ldr	r3, [pc, #64]	@ (801308c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801304a:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 801304e:	4910      	ldr	r1, [pc, #64]	@ (8013090 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8013050:	4810      	ldr	r0, [pc, #64]	@ (8013094 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8013052:	f007 f97f 	bl	801a354 <iprintf>

  while (pcb != NULL) {
 8013056:	e011      	b.n	801307c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8013058:	68fb      	ldr	r3, [r7, #12]
 801305a:	681a      	ldr	r2, [r3, #0]
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	429a      	cmp	r2, r3
 8013062:	d108      	bne.n	8013076 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8013064:	68fb      	ldr	r3, [r7, #12]
 8013066:	68db      	ldr	r3, [r3, #12]
 8013068:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801306a:	68f8      	ldr	r0, [r7, #12]
 801306c:	f7fe ffc0 	bl	8011ff0 <tcp_abort>
      pcb = next;
 8013070:	68bb      	ldr	r3, [r7, #8]
 8013072:	60fb      	str	r3, [r7, #12]
 8013074:	e002      	b.n	801307c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8013076:	68fb      	ldr	r3, [r7, #12]
 8013078:	68db      	ldr	r3, [r3, #12]
 801307a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 801307c:	68fb      	ldr	r3, [r7, #12]
 801307e:	2b00      	cmp	r3, #0
 8013080:	d1ea      	bne.n	8013058 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8013082:	bf00      	nop
 8013084:	bf00      	nop
 8013086:	3710      	adds	r7, #16
 8013088:	46bd      	mov	sp, r7
 801308a:	bd80      	pop	{r7, pc}
 801308c:	0801bf10 	.word	0x0801bf10
 8013090:	0801c644 	.word	0x0801c644
 8013094:	0801bf54 	.word	0x0801bf54

08013098 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013098:	b580      	push	{r7, lr}
 801309a:	b084      	sub	sp, #16
 801309c:	af00      	add	r7, sp, #0
 801309e:	6078      	str	r0, [r7, #4]
 80130a0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 80130a2:	687b      	ldr	r3, [r7, #4]
 80130a4:	2b00      	cmp	r3, #0
 80130a6:	d02a      	beq.n	80130fe <tcp_netif_ip_addr_changed+0x66>
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	681b      	ldr	r3, [r3, #0]
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d026      	beq.n	80130fe <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 80130b0:	4b15      	ldr	r3, [pc, #84]	@ (8013108 <tcp_netif_ip_addr_changed+0x70>)
 80130b2:	681b      	ldr	r3, [r3, #0]
 80130b4:	4619      	mov	r1, r3
 80130b6:	6878      	ldr	r0, [r7, #4]
 80130b8:	f7ff ffbc 	bl	8013034 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80130bc:	4b13      	ldr	r3, [pc, #76]	@ (801310c <tcp_netif_ip_addr_changed+0x74>)
 80130be:	681b      	ldr	r3, [r3, #0]
 80130c0:	4619      	mov	r1, r3
 80130c2:	6878      	ldr	r0, [r7, #4]
 80130c4:	f7ff ffb6 	bl	8013034 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80130c8:	683b      	ldr	r3, [r7, #0]
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d017      	beq.n	80130fe <tcp_netif_ip_addr_changed+0x66>
 80130ce:	683b      	ldr	r3, [r7, #0]
 80130d0:	681b      	ldr	r3, [r3, #0]
 80130d2:	2b00      	cmp	r3, #0
 80130d4:	d013      	beq.n	80130fe <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80130d6:	4b0e      	ldr	r3, [pc, #56]	@ (8013110 <tcp_netif_ip_addr_changed+0x78>)
 80130d8:	681b      	ldr	r3, [r3, #0]
 80130da:	60fb      	str	r3, [r7, #12]
 80130dc:	e00c      	b.n	80130f8 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80130de:	68fb      	ldr	r3, [r7, #12]
 80130e0:	681a      	ldr	r2, [r3, #0]
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	681b      	ldr	r3, [r3, #0]
 80130e6:	429a      	cmp	r2, r3
 80130e8:	d103      	bne.n	80130f2 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80130ea:	683b      	ldr	r3, [r7, #0]
 80130ec:	681a      	ldr	r2, [r3, #0]
 80130ee:	68fb      	ldr	r3, [r7, #12]
 80130f0:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	68db      	ldr	r3, [r3, #12]
 80130f6:	60fb      	str	r3, [r7, #12]
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	2b00      	cmp	r3, #0
 80130fc:	d1ef      	bne.n	80130de <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80130fe:	bf00      	nop
 8013100:	3710      	adds	r7, #16
 8013102:	46bd      	mov	sp, r7
 8013104:	bd80      	pop	{r7, pc}
 8013106:	bf00      	nop
 8013108:	24014b80 	.word	0x24014b80
 801310c:	24014b78 	.word	0x24014b78
 8013110:	24014b7c 	.word	0x24014b7c

08013114 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8013114:	b580      	push	{r7, lr}
 8013116:	b082      	sub	sp, #8
 8013118:	af00      	add	r7, sp, #0
 801311a:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013120:	2b00      	cmp	r3, #0
 8013122:	d007      	beq.n	8013134 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8013128:	4618      	mov	r0, r3
 801312a:	f7ff fc3d 	bl	80129a8 <tcp_segs_free>
    pcb->ooseq = NULL;
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	2200      	movs	r2, #0
 8013132:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8013134:	bf00      	nop
 8013136:	3708      	adds	r7, #8
 8013138:	46bd      	mov	sp, r7
 801313a:	bd80      	pop	{r7, pc}

0801313c <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 801313c:	b590      	push	{r4, r7, lr}
 801313e:	b08d      	sub	sp, #52	@ 0x34
 8013140:	af04      	add	r7, sp, #16
 8013142:	6078      	str	r0, [r7, #4]
 8013144:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	2b00      	cmp	r3, #0
 801314a:	d105      	bne.n	8013158 <tcp_input+0x1c>
 801314c:	4b9b      	ldr	r3, [pc, #620]	@ (80133bc <tcp_input+0x280>)
 801314e:	2283      	movs	r2, #131	@ 0x83
 8013150:	499b      	ldr	r1, [pc, #620]	@ (80133c0 <tcp_input+0x284>)
 8013152:	489c      	ldr	r0, [pc, #624]	@ (80133c4 <tcp_input+0x288>)
 8013154:	f007 f8fe 	bl	801a354 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	685b      	ldr	r3, [r3, #4]
 801315c:	4a9a      	ldr	r2, [pc, #616]	@ (80133c8 <tcp_input+0x28c>)
 801315e:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	895b      	ldrh	r3, [r3, #10]
 8013164:	2b13      	cmp	r3, #19
 8013166:	f240 83d1 	bls.w	801390c <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801316a:	4b98      	ldr	r3, [pc, #608]	@ (80133cc <tcp_input+0x290>)
 801316c:	695b      	ldr	r3, [r3, #20]
 801316e:	4a97      	ldr	r2, [pc, #604]	@ (80133cc <tcp_input+0x290>)
 8013170:	6812      	ldr	r2, [r2, #0]
 8013172:	4611      	mov	r1, r2
 8013174:	4618      	mov	r0, r3
 8013176:	f005 ffa5 	bl	80190c4 <ip4_addr_isbroadcast_u32>
 801317a:	4603      	mov	r3, r0
 801317c:	2b00      	cmp	r3, #0
 801317e:	f040 83c7 	bne.w	8013910 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8013182:	4b92      	ldr	r3, [pc, #584]	@ (80133cc <tcp_input+0x290>)
 8013184:	695b      	ldr	r3, [r3, #20]
 8013186:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801318a:	2be0      	cmp	r3, #224	@ 0xe0
 801318c:	f000 83c0 	beq.w	8013910 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8013190:	4b8d      	ldr	r3, [pc, #564]	@ (80133c8 <tcp_input+0x28c>)
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	899b      	ldrh	r3, [r3, #12]
 8013196:	b29b      	uxth	r3, r3
 8013198:	4618      	mov	r0, r3
 801319a:	f7fc fbe7 	bl	800f96c <lwip_htons>
 801319e:	4603      	mov	r3, r0
 80131a0:	0b1b      	lsrs	r3, r3, #12
 80131a2:	b29b      	uxth	r3, r3
 80131a4:	b2db      	uxtb	r3, r3
 80131a6:	009b      	lsls	r3, r3, #2
 80131a8:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 80131aa:	7cbb      	ldrb	r3, [r7, #18]
 80131ac:	2b13      	cmp	r3, #19
 80131ae:	f240 83b1 	bls.w	8013914 <tcp_input+0x7d8>
 80131b2:	7cbb      	ldrb	r3, [r7, #18]
 80131b4:	b29a      	uxth	r2, r3
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	891b      	ldrh	r3, [r3, #8]
 80131ba:	429a      	cmp	r2, r3
 80131bc:	f200 83aa 	bhi.w	8013914 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80131c0:	7cbb      	ldrb	r3, [r7, #18]
 80131c2:	b29b      	uxth	r3, r3
 80131c4:	3b14      	subs	r3, #20
 80131c6:	b29a      	uxth	r2, r3
 80131c8:	4b81      	ldr	r3, [pc, #516]	@ (80133d0 <tcp_input+0x294>)
 80131ca:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80131cc:	4b81      	ldr	r3, [pc, #516]	@ (80133d4 <tcp_input+0x298>)
 80131ce:	2200      	movs	r2, #0
 80131d0:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	895a      	ldrh	r2, [r3, #10]
 80131d6:	7cbb      	ldrb	r3, [r7, #18]
 80131d8:	b29b      	uxth	r3, r3
 80131da:	429a      	cmp	r2, r3
 80131dc:	d309      	bcc.n	80131f2 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80131de:	4b7c      	ldr	r3, [pc, #496]	@ (80133d0 <tcp_input+0x294>)
 80131e0:	881a      	ldrh	r2, [r3, #0]
 80131e2:	4b7d      	ldr	r3, [pc, #500]	@ (80133d8 <tcp_input+0x29c>)
 80131e4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80131e6:	7cbb      	ldrb	r3, [r7, #18]
 80131e8:	4619      	mov	r1, r3
 80131ea:	6878      	ldr	r0, [r7, #4]
 80131ec:	f7fd ffea 	bl	80111c4 <pbuf_remove_header>
 80131f0:	e04e      	b.n	8013290 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	681b      	ldr	r3, [r3, #0]
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d105      	bne.n	8013206 <tcp_input+0xca>
 80131fa:	4b70      	ldr	r3, [pc, #448]	@ (80133bc <tcp_input+0x280>)
 80131fc:	22c2      	movs	r2, #194	@ 0xc2
 80131fe:	4977      	ldr	r1, [pc, #476]	@ (80133dc <tcp_input+0x2a0>)
 8013200:	4870      	ldr	r0, [pc, #448]	@ (80133c4 <tcp_input+0x288>)
 8013202:	f007 f8a7 	bl	801a354 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8013206:	2114      	movs	r1, #20
 8013208:	6878      	ldr	r0, [r7, #4]
 801320a:	f7fd ffdb 	bl	80111c4 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	895a      	ldrh	r2, [r3, #10]
 8013212:	4b71      	ldr	r3, [pc, #452]	@ (80133d8 <tcp_input+0x29c>)
 8013214:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8013216:	4b6e      	ldr	r3, [pc, #440]	@ (80133d0 <tcp_input+0x294>)
 8013218:	881a      	ldrh	r2, [r3, #0]
 801321a:	4b6f      	ldr	r3, [pc, #444]	@ (80133d8 <tcp_input+0x29c>)
 801321c:	881b      	ldrh	r3, [r3, #0]
 801321e:	1ad3      	subs	r3, r2, r3
 8013220:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8013222:	4b6d      	ldr	r3, [pc, #436]	@ (80133d8 <tcp_input+0x29c>)
 8013224:	881b      	ldrh	r3, [r3, #0]
 8013226:	4619      	mov	r1, r3
 8013228:	6878      	ldr	r0, [r7, #4]
 801322a:	f7fd ffcb 	bl	80111c4 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	681b      	ldr	r3, [r3, #0]
 8013232:	895b      	ldrh	r3, [r3, #10]
 8013234:	8a3a      	ldrh	r2, [r7, #16]
 8013236:	429a      	cmp	r2, r3
 8013238:	f200 836e 	bhi.w	8013918 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	685b      	ldr	r3, [r3, #4]
 8013242:	4a64      	ldr	r2, [pc, #400]	@ (80133d4 <tcp_input+0x298>)
 8013244:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	681b      	ldr	r3, [r3, #0]
 801324a:	8a3a      	ldrh	r2, [r7, #16]
 801324c:	4611      	mov	r1, r2
 801324e:	4618      	mov	r0, r3
 8013250:	f7fd ffb8 	bl	80111c4 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	891a      	ldrh	r2, [r3, #8]
 8013258:	8a3b      	ldrh	r3, [r7, #16]
 801325a:	1ad3      	subs	r3, r2, r3
 801325c:	b29a      	uxth	r2, r3
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8013262:	687b      	ldr	r3, [r7, #4]
 8013264:	895b      	ldrh	r3, [r3, #10]
 8013266:	2b00      	cmp	r3, #0
 8013268:	d005      	beq.n	8013276 <tcp_input+0x13a>
 801326a:	4b54      	ldr	r3, [pc, #336]	@ (80133bc <tcp_input+0x280>)
 801326c:	22df      	movs	r2, #223	@ 0xdf
 801326e:	495c      	ldr	r1, [pc, #368]	@ (80133e0 <tcp_input+0x2a4>)
 8013270:	4854      	ldr	r0, [pc, #336]	@ (80133c4 <tcp_input+0x288>)
 8013272:	f007 f86f 	bl	801a354 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	891a      	ldrh	r2, [r3, #8]
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	681b      	ldr	r3, [r3, #0]
 801327e:	891b      	ldrh	r3, [r3, #8]
 8013280:	429a      	cmp	r2, r3
 8013282:	d005      	beq.n	8013290 <tcp_input+0x154>
 8013284:	4b4d      	ldr	r3, [pc, #308]	@ (80133bc <tcp_input+0x280>)
 8013286:	22e0      	movs	r2, #224	@ 0xe0
 8013288:	4956      	ldr	r1, [pc, #344]	@ (80133e4 <tcp_input+0x2a8>)
 801328a:	484e      	ldr	r0, [pc, #312]	@ (80133c4 <tcp_input+0x288>)
 801328c:	f007 f862 	bl	801a354 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8013290:	4b4d      	ldr	r3, [pc, #308]	@ (80133c8 <tcp_input+0x28c>)
 8013292:	681b      	ldr	r3, [r3, #0]
 8013294:	881b      	ldrh	r3, [r3, #0]
 8013296:	b29b      	uxth	r3, r3
 8013298:	4a4b      	ldr	r2, [pc, #300]	@ (80133c8 <tcp_input+0x28c>)
 801329a:	6814      	ldr	r4, [r2, #0]
 801329c:	4618      	mov	r0, r3
 801329e:	f7fc fb65 	bl	800f96c <lwip_htons>
 80132a2:	4603      	mov	r3, r0
 80132a4:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 80132a6:	4b48      	ldr	r3, [pc, #288]	@ (80133c8 <tcp_input+0x28c>)
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	885b      	ldrh	r3, [r3, #2]
 80132ac:	b29b      	uxth	r3, r3
 80132ae:	4a46      	ldr	r2, [pc, #280]	@ (80133c8 <tcp_input+0x28c>)
 80132b0:	6814      	ldr	r4, [r2, #0]
 80132b2:	4618      	mov	r0, r3
 80132b4:	f7fc fb5a 	bl	800f96c <lwip_htons>
 80132b8:	4603      	mov	r3, r0
 80132ba:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80132bc:	4b42      	ldr	r3, [pc, #264]	@ (80133c8 <tcp_input+0x28c>)
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	685b      	ldr	r3, [r3, #4]
 80132c2:	4a41      	ldr	r2, [pc, #260]	@ (80133c8 <tcp_input+0x28c>)
 80132c4:	6814      	ldr	r4, [r2, #0]
 80132c6:	4618      	mov	r0, r3
 80132c8:	f7fc fb66 	bl	800f998 <lwip_htonl>
 80132cc:	4603      	mov	r3, r0
 80132ce:	6063      	str	r3, [r4, #4]
 80132d0:	6863      	ldr	r3, [r4, #4]
 80132d2:	4a45      	ldr	r2, [pc, #276]	@ (80133e8 <tcp_input+0x2ac>)
 80132d4:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80132d6:	4b3c      	ldr	r3, [pc, #240]	@ (80133c8 <tcp_input+0x28c>)
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	689b      	ldr	r3, [r3, #8]
 80132dc:	4a3a      	ldr	r2, [pc, #232]	@ (80133c8 <tcp_input+0x28c>)
 80132de:	6814      	ldr	r4, [r2, #0]
 80132e0:	4618      	mov	r0, r3
 80132e2:	f7fc fb59 	bl	800f998 <lwip_htonl>
 80132e6:	4603      	mov	r3, r0
 80132e8:	60a3      	str	r3, [r4, #8]
 80132ea:	68a3      	ldr	r3, [r4, #8]
 80132ec:	4a3f      	ldr	r2, [pc, #252]	@ (80133ec <tcp_input+0x2b0>)
 80132ee:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 80132f0:	4b35      	ldr	r3, [pc, #212]	@ (80133c8 <tcp_input+0x28c>)
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	89db      	ldrh	r3, [r3, #14]
 80132f6:	b29b      	uxth	r3, r3
 80132f8:	4a33      	ldr	r2, [pc, #204]	@ (80133c8 <tcp_input+0x28c>)
 80132fa:	6814      	ldr	r4, [r2, #0]
 80132fc:	4618      	mov	r0, r3
 80132fe:	f7fc fb35 	bl	800f96c <lwip_htons>
 8013302:	4603      	mov	r3, r0
 8013304:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8013306:	4b30      	ldr	r3, [pc, #192]	@ (80133c8 <tcp_input+0x28c>)
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	899b      	ldrh	r3, [r3, #12]
 801330c:	b29b      	uxth	r3, r3
 801330e:	4618      	mov	r0, r3
 8013310:	f7fc fb2c 	bl	800f96c <lwip_htons>
 8013314:	4603      	mov	r3, r0
 8013316:	b2db      	uxtb	r3, r3
 8013318:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801331c:	b2da      	uxtb	r2, r3
 801331e:	4b34      	ldr	r3, [pc, #208]	@ (80133f0 <tcp_input+0x2b4>)
 8013320:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	891a      	ldrh	r2, [r3, #8]
 8013326:	4b33      	ldr	r3, [pc, #204]	@ (80133f4 <tcp_input+0x2b8>)
 8013328:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 801332a:	4b31      	ldr	r3, [pc, #196]	@ (80133f0 <tcp_input+0x2b4>)
 801332c:	781b      	ldrb	r3, [r3, #0]
 801332e:	f003 0303 	and.w	r3, r3, #3
 8013332:	2b00      	cmp	r3, #0
 8013334:	d00c      	beq.n	8013350 <tcp_input+0x214>
    tcplen++;
 8013336:	4b2f      	ldr	r3, [pc, #188]	@ (80133f4 <tcp_input+0x2b8>)
 8013338:	881b      	ldrh	r3, [r3, #0]
 801333a:	3301      	adds	r3, #1
 801333c:	b29a      	uxth	r2, r3
 801333e:	4b2d      	ldr	r3, [pc, #180]	@ (80133f4 <tcp_input+0x2b8>)
 8013340:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	891a      	ldrh	r2, [r3, #8]
 8013346:	4b2b      	ldr	r3, [pc, #172]	@ (80133f4 <tcp_input+0x2b8>)
 8013348:	881b      	ldrh	r3, [r3, #0]
 801334a:	429a      	cmp	r2, r3
 801334c:	f200 82e6 	bhi.w	801391c <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8013350:	2300      	movs	r3, #0
 8013352:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013354:	4b28      	ldr	r3, [pc, #160]	@ (80133f8 <tcp_input+0x2bc>)
 8013356:	681b      	ldr	r3, [r3, #0]
 8013358:	61fb      	str	r3, [r7, #28]
 801335a:	e09d      	b.n	8013498 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 801335c:	69fb      	ldr	r3, [r7, #28]
 801335e:	7d1b      	ldrb	r3, [r3, #20]
 8013360:	2b00      	cmp	r3, #0
 8013362:	d105      	bne.n	8013370 <tcp_input+0x234>
 8013364:	4b15      	ldr	r3, [pc, #84]	@ (80133bc <tcp_input+0x280>)
 8013366:	22fb      	movs	r2, #251	@ 0xfb
 8013368:	4924      	ldr	r1, [pc, #144]	@ (80133fc <tcp_input+0x2c0>)
 801336a:	4816      	ldr	r0, [pc, #88]	@ (80133c4 <tcp_input+0x288>)
 801336c:	f006 fff2 	bl	801a354 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8013370:	69fb      	ldr	r3, [r7, #28]
 8013372:	7d1b      	ldrb	r3, [r3, #20]
 8013374:	2b0a      	cmp	r3, #10
 8013376:	d105      	bne.n	8013384 <tcp_input+0x248>
 8013378:	4b10      	ldr	r3, [pc, #64]	@ (80133bc <tcp_input+0x280>)
 801337a:	22fc      	movs	r2, #252	@ 0xfc
 801337c:	4920      	ldr	r1, [pc, #128]	@ (8013400 <tcp_input+0x2c4>)
 801337e:	4811      	ldr	r0, [pc, #68]	@ (80133c4 <tcp_input+0x288>)
 8013380:	f006 ffe8 	bl	801a354 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8013384:	69fb      	ldr	r3, [r7, #28]
 8013386:	7d1b      	ldrb	r3, [r3, #20]
 8013388:	2b01      	cmp	r3, #1
 801338a:	d105      	bne.n	8013398 <tcp_input+0x25c>
 801338c:	4b0b      	ldr	r3, [pc, #44]	@ (80133bc <tcp_input+0x280>)
 801338e:	22fd      	movs	r2, #253	@ 0xfd
 8013390:	491c      	ldr	r1, [pc, #112]	@ (8013404 <tcp_input+0x2c8>)
 8013392:	480c      	ldr	r0, [pc, #48]	@ (80133c4 <tcp_input+0x288>)
 8013394:	f006 ffde 	bl	801a354 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013398:	69fb      	ldr	r3, [r7, #28]
 801339a:	7a1b      	ldrb	r3, [r3, #8]
 801339c:	2b00      	cmp	r3, #0
 801339e:	d033      	beq.n	8013408 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80133a0:	69fb      	ldr	r3, [r7, #28]
 80133a2:	7a1a      	ldrb	r2, [r3, #8]
 80133a4:	4b09      	ldr	r3, [pc, #36]	@ (80133cc <tcp_input+0x290>)
 80133a6:	685b      	ldr	r3, [r3, #4]
 80133a8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80133ac:	3301      	adds	r3, #1
 80133ae:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80133b0:	429a      	cmp	r2, r3
 80133b2:	d029      	beq.n	8013408 <tcp_input+0x2cc>
      prev = pcb;
 80133b4:	69fb      	ldr	r3, [r7, #28]
 80133b6:	61bb      	str	r3, [r7, #24]
      continue;
 80133b8:	e06b      	b.n	8013492 <tcp_input+0x356>
 80133ba:	bf00      	nop
 80133bc:	0801c678 	.word	0x0801c678
 80133c0:	0801c6ac 	.word	0x0801c6ac
 80133c4:	0801c6c4 	.word	0x0801c6c4
 80133c8:	24014b9c 	.word	0x24014b9c
 80133cc:	2400e038 	.word	0x2400e038
 80133d0:	24014ba0 	.word	0x24014ba0
 80133d4:	24014ba4 	.word	0x24014ba4
 80133d8:	24014ba2 	.word	0x24014ba2
 80133dc:	0801c6ec 	.word	0x0801c6ec
 80133e0:	0801c6fc 	.word	0x0801c6fc
 80133e4:	0801c708 	.word	0x0801c708
 80133e8:	24014bac 	.word	0x24014bac
 80133ec:	24014bb0 	.word	0x24014bb0
 80133f0:	24014bb8 	.word	0x24014bb8
 80133f4:	24014bb6 	.word	0x24014bb6
 80133f8:	24014b80 	.word	0x24014b80
 80133fc:	0801c728 	.word	0x0801c728
 8013400:	0801c750 	.word	0x0801c750
 8013404:	0801c77c 	.word	0x0801c77c
    }

    if (pcb->remote_port == tcphdr->src &&
 8013408:	69fb      	ldr	r3, [r7, #28]
 801340a:	8b1a      	ldrh	r2, [r3, #24]
 801340c:	4b72      	ldr	r3, [pc, #456]	@ (80135d8 <tcp_input+0x49c>)
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	881b      	ldrh	r3, [r3, #0]
 8013412:	b29b      	uxth	r3, r3
 8013414:	429a      	cmp	r2, r3
 8013416:	d13a      	bne.n	801348e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8013418:	69fb      	ldr	r3, [r7, #28]
 801341a:	8ada      	ldrh	r2, [r3, #22]
 801341c:	4b6e      	ldr	r3, [pc, #440]	@ (80135d8 <tcp_input+0x49c>)
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	885b      	ldrh	r3, [r3, #2]
 8013422:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8013424:	429a      	cmp	r2, r3
 8013426:	d132      	bne.n	801348e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013428:	69fb      	ldr	r3, [r7, #28]
 801342a:	685a      	ldr	r2, [r3, #4]
 801342c:	4b6b      	ldr	r3, [pc, #428]	@ (80135dc <tcp_input+0x4a0>)
 801342e:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8013430:	429a      	cmp	r2, r3
 8013432:	d12c      	bne.n	801348e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013434:	69fb      	ldr	r3, [r7, #28]
 8013436:	681a      	ldr	r2, [r3, #0]
 8013438:	4b68      	ldr	r3, [pc, #416]	@ (80135dc <tcp_input+0x4a0>)
 801343a:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801343c:	429a      	cmp	r2, r3
 801343e:	d126      	bne.n	801348e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8013440:	69fb      	ldr	r3, [r7, #28]
 8013442:	68db      	ldr	r3, [r3, #12]
 8013444:	69fa      	ldr	r2, [r7, #28]
 8013446:	429a      	cmp	r2, r3
 8013448:	d106      	bne.n	8013458 <tcp_input+0x31c>
 801344a:	4b65      	ldr	r3, [pc, #404]	@ (80135e0 <tcp_input+0x4a4>)
 801344c:	f240 120d 	movw	r2, #269	@ 0x10d
 8013450:	4964      	ldr	r1, [pc, #400]	@ (80135e4 <tcp_input+0x4a8>)
 8013452:	4865      	ldr	r0, [pc, #404]	@ (80135e8 <tcp_input+0x4ac>)
 8013454:	f006 ff7e 	bl	801a354 <iprintf>
      if (prev != NULL) {
 8013458:	69bb      	ldr	r3, [r7, #24]
 801345a:	2b00      	cmp	r3, #0
 801345c:	d00a      	beq.n	8013474 <tcp_input+0x338>
        prev->next = pcb->next;
 801345e:	69fb      	ldr	r3, [r7, #28]
 8013460:	68da      	ldr	r2, [r3, #12]
 8013462:	69bb      	ldr	r3, [r7, #24]
 8013464:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8013466:	4b61      	ldr	r3, [pc, #388]	@ (80135ec <tcp_input+0x4b0>)
 8013468:	681a      	ldr	r2, [r3, #0]
 801346a:	69fb      	ldr	r3, [r7, #28]
 801346c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 801346e:	4a5f      	ldr	r2, [pc, #380]	@ (80135ec <tcp_input+0x4b0>)
 8013470:	69fb      	ldr	r3, [r7, #28]
 8013472:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8013474:	69fb      	ldr	r3, [r7, #28]
 8013476:	68db      	ldr	r3, [r3, #12]
 8013478:	69fa      	ldr	r2, [r7, #28]
 801347a:	429a      	cmp	r2, r3
 801347c:	d111      	bne.n	80134a2 <tcp_input+0x366>
 801347e:	4b58      	ldr	r3, [pc, #352]	@ (80135e0 <tcp_input+0x4a4>)
 8013480:	f240 1215 	movw	r2, #277	@ 0x115
 8013484:	495a      	ldr	r1, [pc, #360]	@ (80135f0 <tcp_input+0x4b4>)
 8013486:	4858      	ldr	r0, [pc, #352]	@ (80135e8 <tcp_input+0x4ac>)
 8013488:	f006 ff64 	bl	801a354 <iprintf>
      break;
 801348c:	e009      	b.n	80134a2 <tcp_input+0x366>
    }
    prev = pcb;
 801348e:	69fb      	ldr	r3, [r7, #28]
 8013490:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013492:	69fb      	ldr	r3, [r7, #28]
 8013494:	68db      	ldr	r3, [r3, #12]
 8013496:	61fb      	str	r3, [r7, #28]
 8013498:	69fb      	ldr	r3, [r7, #28]
 801349a:	2b00      	cmp	r3, #0
 801349c:	f47f af5e 	bne.w	801335c <tcp_input+0x220>
 80134a0:	e000      	b.n	80134a4 <tcp_input+0x368>
      break;
 80134a2:	bf00      	nop
  }

  if (pcb == NULL) {
 80134a4:	69fb      	ldr	r3, [r7, #28]
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	f040 80aa 	bne.w	8013600 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80134ac:	4b51      	ldr	r3, [pc, #324]	@ (80135f4 <tcp_input+0x4b8>)
 80134ae:	681b      	ldr	r3, [r3, #0]
 80134b0:	61fb      	str	r3, [r7, #28]
 80134b2:	e03f      	b.n	8013534 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80134b4:	69fb      	ldr	r3, [r7, #28]
 80134b6:	7d1b      	ldrb	r3, [r3, #20]
 80134b8:	2b0a      	cmp	r3, #10
 80134ba:	d006      	beq.n	80134ca <tcp_input+0x38e>
 80134bc:	4b48      	ldr	r3, [pc, #288]	@ (80135e0 <tcp_input+0x4a4>)
 80134be:	f240 121f 	movw	r2, #287	@ 0x11f
 80134c2:	494d      	ldr	r1, [pc, #308]	@ (80135f8 <tcp_input+0x4bc>)
 80134c4:	4848      	ldr	r0, [pc, #288]	@ (80135e8 <tcp_input+0x4ac>)
 80134c6:	f006 ff45 	bl	801a354 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80134ca:	69fb      	ldr	r3, [r7, #28]
 80134cc:	7a1b      	ldrb	r3, [r3, #8]
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d009      	beq.n	80134e6 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80134d2:	69fb      	ldr	r3, [r7, #28]
 80134d4:	7a1a      	ldrb	r2, [r3, #8]
 80134d6:	4b41      	ldr	r3, [pc, #260]	@ (80135dc <tcp_input+0x4a0>)
 80134d8:	685b      	ldr	r3, [r3, #4]
 80134da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80134de:	3301      	adds	r3, #1
 80134e0:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80134e2:	429a      	cmp	r2, r3
 80134e4:	d122      	bne.n	801352c <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80134e6:	69fb      	ldr	r3, [r7, #28]
 80134e8:	8b1a      	ldrh	r2, [r3, #24]
 80134ea:	4b3b      	ldr	r3, [pc, #236]	@ (80135d8 <tcp_input+0x49c>)
 80134ec:	681b      	ldr	r3, [r3, #0]
 80134ee:	881b      	ldrh	r3, [r3, #0]
 80134f0:	b29b      	uxth	r3, r3
 80134f2:	429a      	cmp	r2, r3
 80134f4:	d11b      	bne.n	801352e <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80134f6:	69fb      	ldr	r3, [r7, #28]
 80134f8:	8ada      	ldrh	r2, [r3, #22]
 80134fa:	4b37      	ldr	r3, [pc, #220]	@ (80135d8 <tcp_input+0x49c>)
 80134fc:	681b      	ldr	r3, [r3, #0]
 80134fe:	885b      	ldrh	r3, [r3, #2]
 8013500:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8013502:	429a      	cmp	r2, r3
 8013504:	d113      	bne.n	801352e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013506:	69fb      	ldr	r3, [r7, #28]
 8013508:	685a      	ldr	r2, [r3, #4]
 801350a:	4b34      	ldr	r3, [pc, #208]	@ (80135dc <tcp_input+0x4a0>)
 801350c:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 801350e:	429a      	cmp	r2, r3
 8013510:	d10d      	bne.n	801352e <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013512:	69fb      	ldr	r3, [r7, #28]
 8013514:	681a      	ldr	r2, [r3, #0]
 8013516:	4b31      	ldr	r3, [pc, #196]	@ (80135dc <tcp_input+0x4a0>)
 8013518:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801351a:	429a      	cmp	r2, r3
 801351c:	d107      	bne.n	801352e <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 801351e:	69f8      	ldr	r0, [r7, #28]
 8013520:	f000 fb56 	bl	8013bd0 <tcp_timewait_input>
        }
        pbuf_free(p);
 8013524:	6878      	ldr	r0, [r7, #4]
 8013526:	f7fd fed3 	bl	80112d0 <pbuf_free>
        return;
 801352a:	e1fd      	b.n	8013928 <tcp_input+0x7ec>
        continue;
 801352c:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801352e:	69fb      	ldr	r3, [r7, #28]
 8013530:	68db      	ldr	r3, [r3, #12]
 8013532:	61fb      	str	r3, [r7, #28]
 8013534:	69fb      	ldr	r3, [r7, #28]
 8013536:	2b00      	cmp	r3, #0
 8013538:	d1bc      	bne.n	80134b4 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 801353a:	2300      	movs	r3, #0
 801353c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801353e:	4b2f      	ldr	r3, [pc, #188]	@ (80135fc <tcp_input+0x4c0>)
 8013540:	681b      	ldr	r3, [r3, #0]
 8013542:	617b      	str	r3, [r7, #20]
 8013544:	e02a      	b.n	801359c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013546:	697b      	ldr	r3, [r7, #20]
 8013548:	7a1b      	ldrb	r3, [r3, #8]
 801354a:	2b00      	cmp	r3, #0
 801354c:	d00c      	beq.n	8013568 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801354e:	697b      	ldr	r3, [r7, #20]
 8013550:	7a1a      	ldrb	r2, [r3, #8]
 8013552:	4b22      	ldr	r3, [pc, #136]	@ (80135dc <tcp_input+0x4a0>)
 8013554:	685b      	ldr	r3, [r3, #4]
 8013556:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801355a:	3301      	adds	r3, #1
 801355c:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801355e:	429a      	cmp	r2, r3
 8013560:	d002      	beq.n	8013568 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8013562:	697b      	ldr	r3, [r7, #20]
 8013564:	61bb      	str	r3, [r7, #24]
        continue;
 8013566:	e016      	b.n	8013596 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8013568:	697b      	ldr	r3, [r7, #20]
 801356a:	8ada      	ldrh	r2, [r3, #22]
 801356c:	4b1a      	ldr	r3, [pc, #104]	@ (80135d8 <tcp_input+0x49c>)
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	885b      	ldrh	r3, [r3, #2]
 8013572:	b29b      	uxth	r3, r3
 8013574:	429a      	cmp	r2, r3
 8013576:	d10c      	bne.n	8013592 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8013578:	697b      	ldr	r3, [r7, #20]
 801357a:	681a      	ldr	r2, [r3, #0]
 801357c:	4b17      	ldr	r3, [pc, #92]	@ (80135dc <tcp_input+0x4a0>)
 801357e:	695b      	ldr	r3, [r3, #20]
 8013580:	429a      	cmp	r2, r3
 8013582:	d00f      	beq.n	80135a4 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8013584:	697b      	ldr	r3, [r7, #20]
 8013586:	2b00      	cmp	r3, #0
 8013588:	d00d      	beq.n	80135a6 <tcp_input+0x46a>
 801358a:	697b      	ldr	r3, [r7, #20]
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	2b00      	cmp	r3, #0
 8013590:	d009      	beq.n	80135a6 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8013592:	697b      	ldr	r3, [r7, #20]
 8013594:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013596:	697b      	ldr	r3, [r7, #20]
 8013598:	68db      	ldr	r3, [r3, #12]
 801359a:	617b      	str	r3, [r7, #20]
 801359c:	697b      	ldr	r3, [r7, #20]
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d1d1      	bne.n	8013546 <tcp_input+0x40a>
 80135a2:	e000      	b.n	80135a6 <tcp_input+0x46a>
            break;
 80135a4:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80135a6:	697b      	ldr	r3, [r7, #20]
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d029      	beq.n	8013600 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80135ac:	69bb      	ldr	r3, [r7, #24]
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d00a      	beq.n	80135c8 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80135b2:	697b      	ldr	r3, [r7, #20]
 80135b4:	68da      	ldr	r2, [r3, #12]
 80135b6:	69bb      	ldr	r3, [r7, #24]
 80135b8:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80135ba:	4b10      	ldr	r3, [pc, #64]	@ (80135fc <tcp_input+0x4c0>)
 80135bc:	681a      	ldr	r2, [r3, #0]
 80135be:	697b      	ldr	r3, [r7, #20]
 80135c0:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80135c2:	4a0e      	ldr	r2, [pc, #56]	@ (80135fc <tcp_input+0x4c0>)
 80135c4:	697b      	ldr	r3, [r7, #20]
 80135c6:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80135c8:	6978      	ldr	r0, [r7, #20]
 80135ca:	f000 fa03 	bl	80139d4 <tcp_listen_input>
      }
      pbuf_free(p);
 80135ce:	6878      	ldr	r0, [r7, #4]
 80135d0:	f7fd fe7e 	bl	80112d0 <pbuf_free>
      return;
 80135d4:	e1a8      	b.n	8013928 <tcp_input+0x7ec>
 80135d6:	bf00      	nop
 80135d8:	24014b9c 	.word	0x24014b9c
 80135dc:	2400e038 	.word	0x2400e038
 80135e0:	0801c678 	.word	0x0801c678
 80135e4:	0801c7a4 	.word	0x0801c7a4
 80135e8:	0801c6c4 	.word	0x0801c6c4
 80135ec:	24014b80 	.word	0x24014b80
 80135f0:	0801c7d0 	.word	0x0801c7d0
 80135f4:	24014b84 	.word	0x24014b84
 80135f8:	0801c7fc 	.word	0x0801c7fc
 80135fc:	24014b7c 	.word	0x24014b7c
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8013600:	69fb      	ldr	r3, [r7, #28]
 8013602:	2b00      	cmp	r3, #0
 8013604:	f000 8158 	beq.w	80138b8 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8013608:	4b95      	ldr	r3, [pc, #596]	@ (8013860 <tcp_input+0x724>)
 801360a:	2200      	movs	r2, #0
 801360c:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	891a      	ldrh	r2, [r3, #8]
 8013612:	4b93      	ldr	r3, [pc, #588]	@ (8013860 <tcp_input+0x724>)
 8013614:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8013616:	4a92      	ldr	r2, [pc, #584]	@ (8013860 <tcp_input+0x724>)
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801361c:	4b91      	ldr	r3, [pc, #580]	@ (8013864 <tcp_input+0x728>)
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	4a8f      	ldr	r2, [pc, #572]	@ (8013860 <tcp_input+0x724>)
 8013622:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8013624:	4b90      	ldr	r3, [pc, #576]	@ (8013868 <tcp_input+0x72c>)
 8013626:	2200      	movs	r2, #0
 8013628:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 801362a:	4b90      	ldr	r3, [pc, #576]	@ (801386c <tcp_input+0x730>)
 801362c:	2200      	movs	r2, #0
 801362e:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8013630:	4b8f      	ldr	r3, [pc, #572]	@ (8013870 <tcp_input+0x734>)
 8013632:	2200      	movs	r2, #0
 8013634:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8013636:	4b8f      	ldr	r3, [pc, #572]	@ (8013874 <tcp_input+0x738>)
 8013638:	781b      	ldrb	r3, [r3, #0]
 801363a:	f003 0308 	and.w	r3, r3, #8
 801363e:	2b00      	cmp	r3, #0
 8013640:	d006      	beq.n	8013650 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8013642:	687b      	ldr	r3, [r7, #4]
 8013644:	7b5b      	ldrb	r3, [r3, #13]
 8013646:	f043 0301 	orr.w	r3, r3, #1
 801364a:	b2da      	uxtb	r2, r3
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8013650:	69fb      	ldr	r3, [r7, #28]
 8013652:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8013654:	2b00      	cmp	r3, #0
 8013656:	d017      	beq.n	8013688 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8013658:	69f8      	ldr	r0, [r7, #28]
 801365a:	f7ff f927 	bl	80128ac <tcp_process_refused_data>
 801365e:	4603      	mov	r3, r0
 8013660:	f113 0f0d 	cmn.w	r3, #13
 8013664:	d007      	beq.n	8013676 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8013666:	69fb      	ldr	r3, [r7, #28]
 8013668:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801366a:	2b00      	cmp	r3, #0
 801366c:	d00c      	beq.n	8013688 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801366e:	4b82      	ldr	r3, [pc, #520]	@ (8013878 <tcp_input+0x73c>)
 8013670:	881b      	ldrh	r3, [r3, #0]
 8013672:	2b00      	cmp	r3, #0
 8013674:	d008      	beq.n	8013688 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8013676:	69fb      	ldr	r3, [r7, #28]
 8013678:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801367a:	2b00      	cmp	r3, #0
 801367c:	f040 80e4 	bne.w	8013848 <tcp_input+0x70c>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8013680:	69f8      	ldr	r0, [r7, #28]
 8013682:	f003 f9a9 	bl	80169d8 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8013686:	e0df      	b.n	8013848 <tcp_input+0x70c>
      }
    }
    tcp_input_pcb = pcb;
 8013688:	4a7c      	ldr	r2, [pc, #496]	@ (801387c <tcp_input+0x740>)
 801368a:	69fb      	ldr	r3, [r7, #28]
 801368c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801368e:	69f8      	ldr	r0, [r7, #28]
 8013690:	f000 fb18 	bl	8013cc4 <tcp_process>
 8013694:	4603      	mov	r3, r0
 8013696:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8013698:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801369c:	f113 0f0d 	cmn.w	r3, #13
 80136a0:	f000 80d4 	beq.w	801384c <tcp_input+0x710>
      if (recv_flags & TF_RESET) {
 80136a4:	4b71      	ldr	r3, [pc, #452]	@ (801386c <tcp_input+0x730>)
 80136a6:	781b      	ldrb	r3, [r3, #0]
 80136a8:	f003 0308 	and.w	r3, r3, #8
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d015      	beq.n	80136dc <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80136b0:	69fb      	ldr	r3, [r7, #28]
 80136b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d008      	beq.n	80136cc <tcp_input+0x590>
 80136ba:	69fb      	ldr	r3, [r7, #28]
 80136bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80136c0:	69fa      	ldr	r2, [r7, #28]
 80136c2:	6912      	ldr	r2, [r2, #16]
 80136c4:	f06f 010d 	mvn.w	r1, #13
 80136c8:	4610      	mov	r0, r2
 80136ca:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80136cc:	69f9      	ldr	r1, [r7, #28]
 80136ce:	486c      	ldr	r0, [pc, #432]	@ (8013880 <tcp_input+0x744>)
 80136d0:	f7ff fbbc 	bl	8012e4c <tcp_pcb_remove>
        tcp_free(pcb);
 80136d4:	69f8      	ldr	r0, [r7, #28]
 80136d6:	f7fe f9a3 	bl	8011a20 <tcp_free>
 80136da:	e0da      	b.n	8013892 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 80136dc:	2300      	movs	r3, #0
 80136de:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80136e0:	4b63      	ldr	r3, [pc, #396]	@ (8013870 <tcp_input+0x734>)
 80136e2:	881b      	ldrh	r3, [r3, #0]
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	d01d      	beq.n	8013724 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80136e8:	4b61      	ldr	r3, [pc, #388]	@ (8013870 <tcp_input+0x734>)
 80136ea:	881b      	ldrh	r3, [r3, #0]
 80136ec:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80136ee:	69fb      	ldr	r3, [r7, #28]
 80136f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d00a      	beq.n	801370e <tcp_input+0x5d2>
 80136f8:	69fb      	ldr	r3, [r7, #28]
 80136fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80136fe:	69fa      	ldr	r2, [r7, #28]
 8013700:	6910      	ldr	r0, [r2, #16]
 8013702:	89fa      	ldrh	r2, [r7, #14]
 8013704:	69f9      	ldr	r1, [r7, #28]
 8013706:	4798      	blx	r3
 8013708:	4603      	mov	r3, r0
 801370a:	74fb      	strb	r3, [r7, #19]
 801370c:	e001      	b.n	8013712 <tcp_input+0x5d6>
 801370e:	2300      	movs	r3, #0
 8013710:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013712:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013716:	f113 0f0d 	cmn.w	r3, #13
 801371a:	f000 8099 	beq.w	8013850 <tcp_input+0x714>
              goto aborted;
            }
          }
          recv_acked = 0;
 801371e:	4b54      	ldr	r3, [pc, #336]	@ (8013870 <tcp_input+0x734>)
 8013720:	2200      	movs	r2, #0
 8013722:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8013724:	69f8      	ldr	r0, [r7, #28]
 8013726:	f000 f915 	bl	8013954 <tcp_input_delayed_close>
 801372a:	4603      	mov	r3, r0
 801372c:	2b00      	cmp	r3, #0
 801372e:	f040 8091 	bne.w	8013854 <tcp_input+0x718>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8013732:	4b4d      	ldr	r3, [pc, #308]	@ (8013868 <tcp_input+0x72c>)
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	2b00      	cmp	r3, #0
 8013738:	d041      	beq.n	80137be <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801373a:	69fb      	ldr	r3, [r7, #28]
 801373c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801373e:	2b00      	cmp	r3, #0
 8013740:	d006      	beq.n	8013750 <tcp_input+0x614>
 8013742:	4b50      	ldr	r3, [pc, #320]	@ (8013884 <tcp_input+0x748>)
 8013744:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8013748:	494f      	ldr	r1, [pc, #316]	@ (8013888 <tcp_input+0x74c>)
 801374a:	4850      	ldr	r0, [pc, #320]	@ (801388c <tcp_input+0x750>)
 801374c:	f006 fe02 	bl	801a354 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8013750:	69fb      	ldr	r3, [r7, #28]
 8013752:	8b5b      	ldrh	r3, [r3, #26]
 8013754:	f003 0310 	and.w	r3, r3, #16
 8013758:	2b00      	cmp	r3, #0
 801375a:	d008      	beq.n	801376e <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 801375c:	4b42      	ldr	r3, [pc, #264]	@ (8013868 <tcp_input+0x72c>)
 801375e:	681b      	ldr	r3, [r3, #0]
 8013760:	4618      	mov	r0, r3
 8013762:	f7fd fdb5 	bl	80112d0 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8013766:	69f8      	ldr	r0, [r7, #28]
 8013768:	f7fe fc42 	bl	8011ff0 <tcp_abort>
            goto aborted;
 801376c:	e091      	b.n	8013892 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801376e:	69fb      	ldr	r3, [r7, #28]
 8013770:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013774:	2b00      	cmp	r3, #0
 8013776:	d00c      	beq.n	8013792 <tcp_input+0x656>
 8013778:	69fb      	ldr	r3, [r7, #28]
 801377a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801377e:	69fb      	ldr	r3, [r7, #28]
 8013780:	6918      	ldr	r0, [r3, #16]
 8013782:	4b39      	ldr	r3, [pc, #228]	@ (8013868 <tcp_input+0x72c>)
 8013784:	681a      	ldr	r2, [r3, #0]
 8013786:	2300      	movs	r3, #0
 8013788:	69f9      	ldr	r1, [r7, #28]
 801378a:	47a0      	blx	r4
 801378c:	4603      	mov	r3, r0
 801378e:	74fb      	strb	r3, [r7, #19]
 8013790:	e008      	b.n	80137a4 <tcp_input+0x668>
 8013792:	4b35      	ldr	r3, [pc, #212]	@ (8013868 <tcp_input+0x72c>)
 8013794:	681a      	ldr	r2, [r3, #0]
 8013796:	2300      	movs	r3, #0
 8013798:	69f9      	ldr	r1, [r7, #28]
 801379a:	2000      	movs	r0, #0
 801379c:	f7ff f95e 	bl	8012a5c <tcp_recv_null>
 80137a0:	4603      	mov	r3, r0
 80137a2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80137a4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80137a8:	f113 0f0d 	cmn.w	r3, #13
 80137ac:	d054      	beq.n	8013858 <tcp_input+0x71c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80137ae:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	d003      	beq.n	80137be <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80137b6:	4b2c      	ldr	r3, [pc, #176]	@ (8013868 <tcp_input+0x72c>)
 80137b8:	681a      	ldr	r2, [r3, #0]
 80137ba:	69fb      	ldr	r3, [r7, #28]
 80137bc:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80137be:	4b2b      	ldr	r3, [pc, #172]	@ (801386c <tcp_input+0x730>)
 80137c0:	781b      	ldrb	r3, [r3, #0]
 80137c2:	f003 0320 	and.w	r3, r3, #32
 80137c6:	2b00      	cmp	r3, #0
 80137c8:	d031      	beq.n	801382e <tcp_input+0x6f2>
          if (pcb->refused_data != NULL) {
 80137ca:	69fb      	ldr	r3, [r7, #28]
 80137cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80137ce:	2b00      	cmp	r3, #0
 80137d0:	d009      	beq.n	80137e6 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80137d2:	69fb      	ldr	r3, [r7, #28]
 80137d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80137d6:	7b5a      	ldrb	r2, [r3, #13]
 80137d8:	69fb      	ldr	r3, [r7, #28]
 80137da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80137dc:	f042 0220 	orr.w	r2, r2, #32
 80137e0:	b2d2      	uxtb	r2, r2
 80137e2:	735a      	strb	r2, [r3, #13]
 80137e4:	e023      	b.n	801382e <tcp_input+0x6f2>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80137e6:	69fb      	ldr	r3, [r7, #28]
 80137e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80137ea:	f241 62d0 	movw	r2, #5840	@ 0x16d0
 80137ee:	4293      	cmp	r3, r2
 80137f0:	d005      	beq.n	80137fe <tcp_input+0x6c2>
              pcb->rcv_wnd++;
 80137f2:	69fb      	ldr	r3, [r7, #28]
 80137f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80137f6:	3301      	adds	r3, #1
 80137f8:	b29a      	uxth	r2, r3
 80137fa:	69fb      	ldr	r3, [r7, #28]
 80137fc:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80137fe:	69fb      	ldr	r3, [r7, #28]
 8013800:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013804:	2b00      	cmp	r3, #0
 8013806:	d00b      	beq.n	8013820 <tcp_input+0x6e4>
 8013808:	69fb      	ldr	r3, [r7, #28]
 801380a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801380e:	69fb      	ldr	r3, [r7, #28]
 8013810:	6918      	ldr	r0, [r3, #16]
 8013812:	2300      	movs	r3, #0
 8013814:	2200      	movs	r2, #0
 8013816:	69f9      	ldr	r1, [r7, #28]
 8013818:	47a0      	blx	r4
 801381a:	4603      	mov	r3, r0
 801381c:	74fb      	strb	r3, [r7, #19]
 801381e:	e001      	b.n	8013824 <tcp_input+0x6e8>
 8013820:	2300      	movs	r3, #0
 8013822:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8013824:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013828:	f113 0f0d 	cmn.w	r3, #13
 801382c:	d016      	beq.n	801385c <tcp_input+0x720>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 801382e:	4b13      	ldr	r3, [pc, #76]	@ (801387c <tcp_input+0x740>)
 8013830:	2200      	movs	r2, #0
 8013832:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8013834:	69f8      	ldr	r0, [r7, #28]
 8013836:	f000 f88d 	bl	8013954 <tcp_input_delayed_close>
 801383a:	4603      	mov	r3, r0
 801383c:	2b00      	cmp	r3, #0
 801383e:	d127      	bne.n	8013890 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8013840:	69f8      	ldr	r0, [r7, #28]
 8013842:	f002 fac3 	bl	8015dcc <tcp_output>
 8013846:	e024      	b.n	8013892 <tcp_input+0x756>
        goto aborted;
 8013848:	bf00      	nop
 801384a:	e022      	b.n	8013892 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801384c:	bf00      	nop
 801384e:	e020      	b.n	8013892 <tcp_input+0x756>
              goto aborted;
 8013850:	bf00      	nop
 8013852:	e01e      	b.n	8013892 <tcp_input+0x756>
          goto aborted;
 8013854:	bf00      	nop
 8013856:	e01c      	b.n	8013892 <tcp_input+0x756>
            goto aborted;
 8013858:	bf00      	nop
 801385a:	e01a      	b.n	8013892 <tcp_input+0x756>
              goto aborted;
 801385c:	bf00      	nop
 801385e:	e018      	b.n	8013892 <tcp_input+0x756>
 8013860:	24014b8c 	.word	0x24014b8c
 8013864:	24014b9c 	.word	0x24014b9c
 8013868:	24014bbc 	.word	0x24014bbc
 801386c:	24014bb9 	.word	0x24014bb9
 8013870:	24014bb4 	.word	0x24014bb4
 8013874:	24014bb8 	.word	0x24014bb8
 8013878:	24014bb6 	.word	0x24014bb6
 801387c:	24014bc0 	.word	0x24014bc0
 8013880:	24014b80 	.word	0x24014b80
 8013884:	0801c678 	.word	0x0801c678
 8013888:	0801c82c 	.word	0x0801c82c
 801388c:	0801c6c4 	.word	0x0801c6c4
          goto aborted;
 8013890:	bf00      	nop
    tcp_input_pcb = NULL;
 8013892:	4b27      	ldr	r3, [pc, #156]	@ (8013930 <tcp_input+0x7f4>)
 8013894:	2200      	movs	r2, #0
 8013896:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8013898:	4b26      	ldr	r3, [pc, #152]	@ (8013934 <tcp_input+0x7f8>)
 801389a:	2200      	movs	r2, #0
 801389c:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 801389e:	4b26      	ldr	r3, [pc, #152]	@ (8013938 <tcp_input+0x7fc>)
 80138a0:	685b      	ldr	r3, [r3, #4]
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	d03f      	beq.n	8013926 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 80138a6:	4b24      	ldr	r3, [pc, #144]	@ (8013938 <tcp_input+0x7fc>)
 80138a8:	685b      	ldr	r3, [r3, #4]
 80138aa:	4618      	mov	r0, r3
 80138ac:	f7fd fd10 	bl	80112d0 <pbuf_free>
      inseg.p = NULL;
 80138b0:	4b21      	ldr	r3, [pc, #132]	@ (8013938 <tcp_input+0x7fc>)
 80138b2:	2200      	movs	r2, #0
 80138b4:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80138b6:	e036      	b.n	8013926 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80138b8:	4b20      	ldr	r3, [pc, #128]	@ (801393c <tcp_input+0x800>)
 80138ba:	681b      	ldr	r3, [r3, #0]
 80138bc:	899b      	ldrh	r3, [r3, #12]
 80138be:	b29b      	uxth	r3, r3
 80138c0:	4618      	mov	r0, r3
 80138c2:	f7fc f853 	bl	800f96c <lwip_htons>
 80138c6:	4603      	mov	r3, r0
 80138c8:	b2db      	uxtb	r3, r3
 80138ca:	f003 0304 	and.w	r3, r3, #4
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	d118      	bne.n	8013904 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80138d2:	4b1b      	ldr	r3, [pc, #108]	@ (8013940 <tcp_input+0x804>)
 80138d4:	6819      	ldr	r1, [r3, #0]
 80138d6:	4b1b      	ldr	r3, [pc, #108]	@ (8013944 <tcp_input+0x808>)
 80138d8:	881b      	ldrh	r3, [r3, #0]
 80138da:	461a      	mov	r2, r3
 80138dc:	4b1a      	ldr	r3, [pc, #104]	@ (8013948 <tcp_input+0x80c>)
 80138de:	681b      	ldr	r3, [r3, #0]
 80138e0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80138e2:	4b16      	ldr	r3, [pc, #88]	@ (801393c <tcp_input+0x800>)
 80138e4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80138e6:	885b      	ldrh	r3, [r3, #2]
 80138e8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80138ea:	4a14      	ldr	r2, [pc, #80]	@ (801393c <tcp_input+0x800>)
 80138ec:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80138ee:	8812      	ldrh	r2, [r2, #0]
 80138f0:	b292      	uxth	r2, r2
 80138f2:	9202      	str	r2, [sp, #8]
 80138f4:	9301      	str	r3, [sp, #4]
 80138f6:	4b15      	ldr	r3, [pc, #84]	@ (801394c <tcp_input+0x810>)
 80138f8:	9300      	str	r3, [sp, #0]
 80138fa:	4b15      	ldr	r3, [pc, #84]	@ (8013950 <tcp_input+0x814>)
 80138fc:	4602      	mov	r2, r0
 80138fe:	2000      	movs	r0, #0
 8013900:	f003 f818 	bl	8016934 <tcp_rst>
    pbuf_free(p);
 8013904:	6878      	ldr	r0, [r7, #4]
 8013906:	f7fd fce3 	bl	80112d0 <pbuf_free>
  return;
 801390a:	e00c      	b.n	8013926 <tcp_input+0x7ea>
    goto dropped;
 801390c:	bf00      	nop
 801390e:	e006      	b.n	801391e <tcp_input+0x7e2>
    goto dropped;
 8013910:	bf00      	nop
 8013912:	e004      	b.n	801391e <tcp_input+0x7e2>
    goto dropped;
 8013914:	bf00      	nop
 8013916:	e002      	b.n	801391e <tcp_input+0x7e2>
      goto dropped;
 8013918:	bf00      	nop
 801391a:	e000      	b.n	801391e <tcp_input+0x7e2>
      goto dropped;
 801391c:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 801391e:	6878      	ldr	r0, [r7, #4]
 8013920:	f7fd fcd6 	bl	80112d0 <pbuf_free>
 8013924:	e000      	b.n	8013928 <tcp_input+0x7ec>
  return;
 8013926:	bf00      	nop
}
 8013928:	3724      	adds	r7, #36	@ 0x24
 801392a:	46bd      	mov	sp, r7
 801392c:	bd90      	pop	{r4, r7, pc}
 801392e:	bf00      	nop
 8013930:	24014bc0 	.word	0x24014bc0
 8013934:	24014bbc 	.word	0x24014bbc
 8013938:	24014b8c 	.word	0x24014b8c
 801393c:	24014b9c 	.word	0x24014b9c
 8013940:	24014bb0 	.word	0x24014bb0
 8013944:	24014bb6 	.word	0x24014bb6
 8013948:	24014bac 	.word	0x24014bac
 801394c:	2400e048 	.word	0x2400e048
 8013950:	2400e04c 	.word	0x2400e04c

08013954 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8013954:	b580      	push	{r7, lr}
 8013956:	b082      	sub	sp, #8
 8013958:	af00      	add	r7, sp, #0
 801395a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801395c:	687b      	ldr	r3, [r7, #4]
 801395e:	2b00      	cmp	r3, #0
 8013960:	d106      	bne.n	8013970 <tcp_input_delayed_close+0x1c>
 8013962:	4b17      	ldr	r3, [pc, #92]	@ (80139c0 <tcp_input_delayed_close+0x6c>)
 8013964:	f240 225a 	movw	r2, #602	@ 0x25a
 8013968:	4916      	ldr	r1, [pc, #88]	@ (80139c4 <tcp_input_delayed_close+0x70>)
 801396a:	4817      	ldr	r0, [pc, #92]	@ (80139c8 <tcp_input_delayed_close+0x74>)
 801396c:	f006 fcf2 	bl	801a354 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8013970:	4b16      	ldr	r3, [pc, #88]	@ (80139cc <tcp_input_delayed_close+0x78>)
 8013972:	781b      	ldrb	r3, [r3, #0]
 8013974:	f003 0310 	and.w	r3, r3, #16
 8013978:	2b00      	cmp	r3, #0
 801397a:	d01c      	beq.n	80139b6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	8b5b      	ldrh	r3, [r3, #26]
 8013980:	f003 0310 	and.w	r3, r3, #16
 8013984:	2b00      	cmp	r3, #0
 8013986:	d10d      	bne.n	80139a4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801398e:	2b00      	cmp	r3, #0
 8013990:	d008      	beq.n	80139a4 <tcp_input_delayed_close+0x50>
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013998:	687a      	ldr	r2, [r7, #4]
 801399a:	6912      	ldr	r2, [r2, #16]
 801399c:	f06f 010e 	mvn.w	r1, #14
 80139a0:	4610      	mov	r0, r2
 80139a2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80139a4:	6879      	ldr	r1, [r7, #4]
 80139a6:	480a      	ldr	r0, [pc, #40]	@ (80139d0 <tcp_input_delayed_close+0x7c>)
 80139a8:	f7ff fa50 	bl	8012e4c <tcp_pcb_remove>
    tcp_free(pcb);
 80139ac:	6878      	ldr	r0, [r7, #4]
 80139ae:	f7fe f837 	bl	8011a20 <tcp_free>
    return 1;
 80139b2:	2301      	movs	r3, #1
 80139b4:	e000      	b.n	80139b8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80139b6:	2300      	movs	r3, #0
}
 80139b8:	4618      	mov	r0, r3
 80139ba:	3708      	adds	r7, #8
 80139bc:	46bd      	mov	sp, r7
 80139be:	bd80      	pop	{r7, pc}
 80139c0:	0801c678 	.word	0x0801c678
 80139c4:	0801c848 	.word	0x0801c848
 80139c8:	0801c6c4 	.word	0x0801c6c4
 80139cc:	24014bb9 	.word	0x24014bb9
 80139d0:	24014b80 	.word	0x24014b80

080139d4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80139d4:	b590      	push	{r4, r7, lr}
 80139d6:	b08b      	sub	sp, #44	@ 0x2c
 80139d8:	af04      	add	r7, sp, #16
 80139da:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80139dc:	4b6f      	ldr	r3, [pc, #444]	@ (8013b9c <tcp_listen_input+0x1c8>)
 80139de:	781b      	ldrb	r3, [r3, #0]
 80139e0:	f003 0304 	and.w	r3, r3, #4
 80139e4:	2b00      	cmp	r3, #0
 80139e6:	f040 80d2 	bne.w	8013b8e <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80139ea:	687b      	ldr	r3, [r7, #4]
 80139ec:	2b00      	cmp	r3, #0
 80139ee:	d106      	bne.n	80139fe <tcp_listen_input+0x2a>
 80139f0:	4b6b      	ldr	r3, [pc, #428]	@ (8013ba0 <tcp_listen_input+0x1cc>)
 80139f2:	f240 2281 	movw	r2, #641	@ 0x281
 80139f6:	496b      	ldr	r1, [pc, #428]	@ (8013ba4 <tcp_listen_input+0x1d0>)
 80139f8:	486b      	ldr	r0, [pc, #428]	@ (8013ba8 <tcp_listen_input+0x1d4>)
 80139fa:	f006 fcab 	bl	801a354 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80139fe:	4b67      	ldr	r3, [pc, #412]	@ (8013b9c <tcp_listen_input+0x1c8>)
 8013a00:	781b      	ldrb	r3, [r3, #0]
 8013a02:	f003 0310 	and.w	r3, r3, #16
 8013a06:	2b00      	cmp	r3, #0
 8013a08:	d019      	beq.n	8013a3e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013a0a:	4b68      	ldr	r3, [pc, #416]	@ (8013bac <tcp_listen_input+0x1d8>)
 8013a0c:	6819      	ldr	r1, [r3, #0]
 8013a0e:	4b68      	ldr	r3, [pc, #416]	@ (8013bb0 <tcp_listen_input+0x1dc>)
 8013a10:	881b      	ldrh	r3, [r3, #0]
 8013a12:	461a      	mov	r2, r3
 8013a14:	4b67      	ldr	r3, [pc, #412]	@ (8013bb4 <tcp_listen_input+0x1e0>)
 8013a16:	681b      	ldr	r3, [r3, #0]
 8013a18:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013a1a:	4b67      	ldr	r3, [pc, #412]	@ (8013bb8 <tcp_listen_input+0x1e4>)
 8013a1c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013a1e:	885b      	ldrh	r3, [r3, #2]
 8013a20:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013a22:	4a65      	ldr	r2, [pc, #404]	@ (8013bb8 <tcp_listen_input+0x1e4>)
 8013a24:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013a26:	8812      	ldrh	r2, [r2, #0]
 8013a28:	b292      	uxth	r2, r2
 8013a2a:	9202      	str	r2, [sp, #8]
 8013a2c:	9301      	str	r3, [sp, #4]
 8013a2e:	4b63      	ldr	r3, [pc, #396]	@ (8013bbc <tcp_listen_input+0x1e8>)
 8013a30:	9300      	str	r3, [sp, #0]
 8013a32:	4b63      	ldr	r3, [pc, #396]	@ (8013bc0 <tcp_listen_input+0x1ec>)
 8013a34:	4602      	mov	r2, r0
 8013a36:	6878      	ldr	r0, [r7, #4]
 8013a38:	f002 ff7c 	bl	8016934 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8013a3c:	e0a9      	b.n	8013b92 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8013a3e:	4b57      	ldr	r3, [pc, #348]	@ (8013b9c <tcp_listen_input+0x1c8>)
 8013a40:	781b      	ldrb	r3, [r3, #0]
 8013a42:	f003 0302 	and.w	r3, r3, #2
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	f000 80a3 	beq.w	8013b92 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	7d5b      	ldrb	r3, [r3, #21]
 8013a50:	4618      	mov	r0, r3
 8013a52:	f7ff f927 	bl	8012ca4 <tcp_alloc>
 8013a56:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8013a58:	697b      	ldr	r3, [r7, #20]
 8013a5a:	2b00      	cmp	r3, #0
 8013a5c:	d111      	bne.n	8013a82 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	699b      	ldr	r3, [r3, #24]
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d00a      	beq.n	8013a7c <tcp_listen_input+0xa8>
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	699b      	ldr	r3, [r3, #24]
 8013a6a:	687a      	ldr	r2, [r7, #4]
 8013a6c:	6910      	ldr	r0, [r2, #16]
 8013a6e:	f04f 32ff 	mov.w	r2, #4294967295
 8013a72:	2100      	movs	r1, #0
 8013a74:	4798      	blx	r3
 8013a76:	4603      	mov	r3, r0
 8013a78:	73bb      	strb	r3, [r7, #14]
      return;
 8013a7a:	e08b      	b.n	8013b94 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8013a7c:	23f0      	movs	r3, #240	@ 0xf0
 8013a7e:	73bb      	strb	r3, [r7, #14]
      return;
 8013a80:	e088      	b.n	8013b94 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8013a82:	4b50      	ldr	r3, [pc, #320]	@ (8013bc4 <tcp_listen_input+0x1f0>)
 8013a84:	695a      	ldr	r2, [r3, #20]
 8013a86:	697b      	ldr	r3, [r7, #20]
 8013a88:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8013a8a:	4b4e      	ldr	r3, [pc, #312]	@ (8013bc4 <tcp_listen_input+0x1f0>)
 8013a8c:	691a      	ldr	r2, [r3, #16]
 8013a8e:	697b      	ldr	r3, [r7, #20]
 8013a90:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	8ada      	ldrh	r2, [r3, #22]
 8013a96:	697b      	ldr	r3, [r7, #20]
 8013a98:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8013a9a:	4b47      	ldr	r3, [pc, #284]	@ (8013bb8 <tcp_listen_input+0x1e4>)
 8013a9c:	681b      	ldr	r3, [r3, #0]
 8013a9e:	881b      	ldrh	r3, [r3, #0]
 8013aa0:	b29a      	uxth	r2, r3
 8013aa2:	697b      	ldr	r3, [r7, #20]
 8013aa4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8013aa6:	697b      	ldr	r3, [r7, #20]
 8013aa8:	2203      	movs	r2, #3
 8013aaa:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8013aac:	4b41      	ldr	r3, [pc, #260]	@ (8013bb4 <tcp_listen_input+0x1e0>)
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	1c5a      	adds	r2, r3, #1
 8013ab2:	697b      	ldr	r3, [r7, #20]
 8013ab4:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8013ab6:	697b      	ldr	r3, [r7, #20]
 8013ab8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013aba:	697b      	ldr	r3, [r7, #20]
 8013abc:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8013abe:	6978      	ldr	r0, [r7, #20]
 8013ac0:	f7ff fa58 	bl	8012f74 <tcp_next_iss>
 8013ac4:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8013ac6:	697b      	ldr	r3, [r7, #20]
 8013ac8:	693a      	ldr	r2, [r7, #16]
 8013aca:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8013acc:	697b      	ldr	r3, [r7, #20]
 8013ace:	693a      	ldr	r2, [r7, #16]
 8013ad0:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8013ad2:	697b      	ldr	r3, [r7, #20]
 8013ad4:	693a      	ldr	r2, [r7, #16]
 8013ad6:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8013ad8:	697b      	ldr	r3, [r7, #20]
 8013ada:	693a      	ldr	r2, [r7, #16]
 8013adc:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8013ade:	4b35      	ldr	r3, [pc, #212]	@ (8013bb4 <tcp_listen_input+0x1e0>)
 8013ae0:	681b      	ldr	r3, [r3, #0]
 8013ae2:	1e5a      	subs	r2, r3, #1
 8013ae4:	697b      	ldr	r3, [r7, #20]
 8013ae6:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	691a      	ldr	r2, [r3, #16]
 8013aec:	697b      	ldr	r3, [r7, #20]
 8013aee:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8013af0:	697b      	ldr	r3, [r7, #20]
 8013af2:	687a      	ldr	r2, [r7, #4]
 8013af4:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	7a5b      	ldrb	r3, [r3, #9]
 8013afa:	f003 030c 	and.w	r3, r3, #12
 8013afe:	b2da      	uxtb	r2, r3
 8013b00:	697b      	ldr	r3, [r7, #20]
 8013b02:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	7a1a      	ldrb	r2, [r3, #8]
 8013b08:	697b      	ldr	r3, [r7, #20]
 8013b0a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8013b0c:	4b2e      	ldr	r3, [pc, #184]	@ (8013bc8 <tcp_listen_input+0x1f4>)
 8013b0e:	681a      	ldr	r2, [r3, #0]
 8013b10:	697b      	ldr	r3, [r7, #20]
 8013b12:	60da      	str	r2, [r3, #12]
 8013b14:	4a2c      	ldr	r2, [pc, #176]	@ (8013bc8 <tcp_listen_input+0x1f4>)
 8013b16:	697b      	ldr	r3, [r7, #20]
 8013b18:	6013      	str	r3, [r2, #0]
 8013b1a:	f003 f8cd 	bl	8016cb8 <tcp_timer_needed>
 8013b1e:	4b2b      	ldr	r3, [pc, #172]	@ (8013bcc <tcp_listen_input+0x1f8>)
 8013b20:	2201      	movs	r2, #1
 8013b22:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8013b24:	6978      	ldr	r0, [r7, #20]
 8013b26:	f001 fd8b 	bl	8015640 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8013b2a:	4b23      	ldr	r3, [pc, #140]	@ (8013bb8 <tcp_listen_input+0x1e4>)
 8013b2c:	681b      	ldr	r3, [r3, #0]
 8013b2e:	89db      	ldrh	r3, [r3, #14]
 8013b30:	b29a      	uxth	r2, r3
 8013b32:	697b      	ldr	r3, [r7, #20]
 8013b34:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8013b38:	697b      	ldr	r3, [r7, #20]
 8013b3a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8013b3e:	697b      	ldr	r3, [r7, #20]
 8013b40:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8013b44:	697b      	ldr	r3, [r7, #20]
 8013b46:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8013b48:	697b      	ldr	r3, [r7, #20]
 8013b4a:	3304      	adds	r3, #4
 8013b4c:	4618      	mov	r0, r3
 8013b4e:	f005 f817 	bl	8018b80 <ip4_route>
 8013b52:	4601      	mov	r1, r0
 8013b54:	697b      	ldr	r3, [r7, #20]
 8013b56:	3304      	adds	r3, #4
 8013b58:	461a      	mov	r2, r3
 8013b5a:	4620      	mov	r0, r4
 8013b5c:	f7ff fa30 	bl	8012fc0 <tcp_eff_send_mss_netif>
 8013b60:	4603      	mov	r3, r0
 8013b62:	461a      	mov	r2, r3
 8013b64:	697b      	ldr	r3, [r7, #20]
 8013b66:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8013b68:	2112      	movs	r1, #18
 8013b6a:	6978      	ldr	r0, [r7, #20]
 8013b6c:	f002 f840 	bl	8015bf0 <tcp_enqueue_flags>
 8013b70:	4603      	mov	r3, r0
 8013b72:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8013b74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d004      	beq.n	8013b86 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8013b7c:	2100      	movs	r1, #0
 8013b7e:	6978      	ldr	r0, [r7, #20]
 8013b80:	f7fe f978 	bl	8011e74 <tcp_abandon>
      return;
 8013b84:	e006      	b.n	8013b94 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8013b86:	6978      	ldr	r0, [r7, #20]
 8013b88:	f002 f920 	bl	8015dcc <tcp_output>
  return;
 8013b8c:	e001      	b.n	8013b92 <tcp_listen_input+0x1be>
    return;
 8013b8e:	bf00      	nop
 8013b90:	e000      	b.n	8013b94 <tcp_listen_input+0x1c0>
  return;
 8013b92:	bf00      	nop
}
 8013b94:	371c      	adds	r7, #28
 8013b96:	46bd      	mov	sp, r7
 8013b98:	bd90      	pop	{r4, r7, pc}
 8013b9a:	bf00      	nop
 8013b9c:	24014bb8 	.word	0x24014bb8
 8013ba0:	0801c678 	.word	0x0801c678
 8013ba4:	0801c870 	.word	0x0801c870
 8013ba8:	0801c6c4 	.word	0x0801c6c4
 8013bac:	24014bb0 	.word	0x24014bb0
 8013bb0:	24014bb6 	.word	0x24014bb6
 8013bb4:	24014bac 	.word	0x24014bac
 8013bb8:	24014b9c 	.word	0x24014b9c
 8013bbc:	2400e048 	.word	0x2400e048
 8013bc0:	2400e04c 	.word	0x2400e04c
 8013bc4:	2400e038 	.word	0x2400e038
 8013bc8:	24014b80 	.word	0x24014b80
 8013bcc:	24014b88 	.word	0x24014b88

08013bd0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8013bd0:	b580      	push	{r7, lr}
 8013bd2:	b086      	sub	sp, #24
 8013bd4:	af04      	add	r7, sp, #16
 8013bd6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8013bd8:	4b2f      	ldr	r3, [pc, #188]	@ (8013c98 <tcp_timewait_input+0xc8>)
 8013bda:	781b      	ldrb	r3, [r3, #0]
 8013bdc:	f003 0304 	and.w	r3, r3, #4
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d153      	bne.n	8013c8c <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	d106      	bne.n	8013bf8 <tcp_timewait_input+0x28>
 8013bea:	4b2c      	ldr	r3, [pc, #176]	@ (8013c9c <tcp_timewait_input+0xcc>)
 8013bec:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8013bf0:	492b      	ldr	r1, [pc, #172]	@ (8013ca0 <tcp_timewait_input+0xd0>)
 8013bf2:	482c      	ldr	r0, [pc, #176]	@ (8013ca4 <tcp_timewait_input+0xd4>)
 8013bf4:	f006 fbae 	bl	801a354 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8013bf8:	4b27      	ldr	r3, [pc, #156]	@ (8013c98 <tcp_timewait_input+0xc8>)
 8013bfa:	781b      	ldrb	r3, [r3, #0]
 8013bfc:	f003 0302 	and.w	r3, r3, #2
 8013c00:	2b00      	cmp	r3, #0
 8013c02:	d02a      	beq.n	8013c5a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8013c04:	4b28      	ldr	r3, [pc, #160]	@ (8013ca8 <tcp_timewait_input+0xd8>)
 8013c06:	681a      	ldr	r2, [r3, #0]
 8013c08:	687b      	ldr	r3, [r7, #4]
 8013c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013c0c:	1ad3      	subs	r3, r2, r3
 8013c0e:	2b00      	cmp	r3, #0
 8013c10:	db2d      	blt.n	8013c6e <tcp_timewait_input+0x9e>
 8013c12:	4b25      	ldr	r3, [pc, #148]	@ (8013ca8 <tcp_timewait_input+0xd8>)
 8013c14:	681a      	ldr	r2, [r3, #0]
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013c1a:	6879      	ldr	r1, [r7, #4]
 8013c1c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8013c1e:	440b      	add	r3, r1
 8013c20:	1ad3      	subs	r3, r2, r3
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	dc23      	bgt.n	8013c6e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013c26:	4b21      	ldr	r3, [pc, #132]	@ (8013cac <tcp_timewait_input+0xdc>)
 8013c28:	6819      	ldr	r1, [r3, #0]
 8013c2a:	4b21      	ldr	r3, [pc, #132]	@ (8013cb0 <tcp_timewait_input+0xe0>)
 8013c2c:	881b      	ldrh	r3, [r3, #0]
 8013c2e:	461a      	mov	r2, r3
 8013c30:	4b1d      	ldr	r3, [pc, #116]	@ (8013ca8 <tcp_timewait_input+0xd8>)
 8013c32:	681b      	ldr	r3, [r3, #0]
 8013c34:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013c36:	4b1f      	ldr	r3, [pc, #124]	@ (8013cb4 <tcp_timewait_input+0xe4>)
 8013c38:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013c3a:	885b      	ldrh	r3, [r3, #2]
 8013c3c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013c3e:	4a1d      	ldr	r2, [pc, #116]	@ (8013cb4 <tcp_timewait_input+0xe4>)
 8013c40:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013c42:	8812      	ldrh	r2, [r2, #0]
 8013c44:	b292      	uxth	r2, r2
 8013c46:	9202      	str	r2, [sp, #8]
 8013c48:	9301      	str	r3, [sp, #4]
 8013c4a:	4b1b      	ldr	r3, [pc, #108]	@ (8013cb8 <tcp_timewait_input+0xe8>)
 8013c4c:	9300      	str	r3, [sp, #0]
 8013c4e:	4b1b      	ldr	r3, [pc, #108]	@ (8013cbc <tcp_timewait_input+0xec>)
 8013c50:	4602      	mov	r2, r0
 8013c52:	6878      	ldr	r0, [r7, #4]
 8013c54:	f002 fe6e 	bl	8016934 <tcp_rst>
      return;
 8013c58:	e01b      	b.n	8013c92 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8013c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8013c98 <tcp_timewait_input+0xc8>)
 8013c5c:	781b      	ldrb	r3, [r3, #0]
 8013c5e:	f003 0301 	and.w	r3, r3, #1
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	d003      	beq.n	8013c6e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8013c66:	4b16      	ldr	r3, [pc, #88]	@ (8013cc0 <tcp_timewait_input+0xf0>)
 8013c68:	681a      	ldr	r2, [r3, #0]
 8013c6a:	687b      	ldr	r3, [r7, #4]
 8013c6c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8013c6e:	4b10      	ldr	r3, [pc, #64]	@ (8013cb0 <tcp_timewait_input+0xe0>)
 8013c70:	881b      	ldrh	r3, [r3, #0]
 8013c72:	2b00      	cmp	r3, #0
 8013c74:	d00c      	beq.n	8013c90 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	8b5b      	ldrh	r3, [r3, #26]
 8013c7a:	f043 0302 	orr.w	r3, r3, #2
 8013c7e:	b29a      	uxth	r2, r3
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013c84:	6878      	ldr	r0, [r7, #4]
 8013c86:	f002 f8a1 	bl	8015dcc <tcp_output>
  }
  return;
 8013c8a:	e001      	b.n	8013c90 <tcp_timewait_input+0xc0>
    return;
 8013c8c:	bf00      	nop
 8013c8e:	e000      	b.n	8013c92 <tcp_timewait_input+0xc2>
  return;
 8013c90:	bf00      	nop
}
 8013c92:	3708      	adds	r7, #8
 8013c94:	46bd      	mov	sp, r7
 8013c96:	bd80      	pop	{r7, pc}
 8013c98:	24014bb8 	.word	0x24014bb8
 8013c9c:	0801c678 	.word	0x0801c678
 8013ca0:	0801c890 	.word	0x0801c890
 8013ca4:	0801c6c4 	.word	0x0801c6c4
 8013ca8:	24014bac 	.word	0x24014bac
 8013cac:	24014bb0 	.word	0x24014bb0
 8013cb0:	24014bb6 	.word	0x24014bb6
 8013cb4:	24014b9c 	.word	0x24014b9c
 8013cb8:	2400e048 	.word	0x2400e048
 8013cbc:	2400e04c 	.word	0x2400e04c
 8013cc0:	24014b74 	.word	0x24014b74

08013cc4 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8013cc4:	b590      	push	{r4, r7, lr}
 8013cc6:	b08d      	sub	sp, #52	@ 0x34
 8013cc8:	af04      	add	r7, sp, #16
 8013cca:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8013ccc:	2300      	movs	r3, #0
 8013cce:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8013cd0:	2300      	movs	r3, #0
 8013cd2:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8013cd4:	687b      	ldr	r3, [r7, #4]
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d106      	bne.n	8013ce8 <tcp_process+0x24>
 8013cda:	4b9d      	ldr	r3, [pc, #628]	@ (8013f50 <tcp_process+0x28c>)
 8013cdc:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8013ce0:	499c      	ldr	r1, [pc, #624]	@ (8013f54 <tcp_process+0x290>)
 8013ce2:	489d      	ldr	r0, [pc, #628]	@ (8013f58 <tcp_process+0x294>)
 8013ce4:	f006 fb36 	bl	801a354 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8013ce8:	4b9c      	ldr	r3, [pc, #624]	@ (8013f5c <tcp_process+0x298>)
 8013cea:	781b      	ldrb	r3, [r3, #0]
 8013cec:	f003 0304 	and.w	r3, r3, #4
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d04e      	beq.n	8013d92 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	7d1b      	ldrb	r3, [r3, #20]
 8013cf8:	2b02      	cmp	r3, #2
 8013cfa:	d108      	bne.n	8013d0e <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8013d00:	4b97      	ldr	r3, [pc, #604]	@ (8013f60 <tcp_process+0x29c>)
 8013d02:	681b      	ldr	r3, [r3, #0]
 8013d04:	429a      	cmp	r2, r3
 8013d06:	d123      	bne.n	8013d50 <tcp_process+0x8c>
        acceptable = 1;
 8013d08:	2301      	movs	r3, #1
 8013d0a:	76fb      	strb	r3, [r7, #27]
 8013d0c:	e020      	b.n	8013d50 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013d12:	4b94      	ldr	r3, [pc, #592]	@ (8013f64 <tcp_process+0x2a0>)
 8013d14:	681b      	ldr	r3, [r3, #0]
 8013d16:	429a      	cmp	r2, r3
 8013d18:	d102      	bne.n	8013d20 <tcp_process+0x5c>
        acceptable = 1;
 8013d1a:	2301      	movs	r3, #1
 8013d1c:	76fb      	strb	r3, [r7, #27]
 8013d1e:	e017      	b.n	8013d50 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013d20:	4b90      	ldr	r3, [pc, #576]	@ (8013f64 <tcp_process+0x2a0>)
 8013d22:	681a      	ldr	r2, [r3, #0]
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d28:	1ad3      	subs	r3, r2, r3
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	db10      	blt.n	8013d50 <tcp_process+0x8c>
 8013d2e:	4b8d      	ldr	r3, [pc, #564]	@ (8013f64 <tcp_process+0x2a0>)
 8013d30:	681a      	ldr	r2, [r3, #0]
 8013d32:	687b      	ldr	r3, [r7, #4]
 8013d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d36:	6879      	ldr	r1, [r7, #4]
 8013d38:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8013d3a:	440b      	add	r3, r1
 8013d3c:	1ad3      	subs	r3, r2, r3
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	dc06      	bgt.n	8013d50 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	8b5b      	ldrh	r3, [r3, #26]
 8013d46:	f043 0302 	orr.w	r3, r3, #2
 8013d4a:	b29a      	uxth	r2, r3
 8013d4c:	687b      	ldr	r3, [r7, #4]
 8013d4e:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8013d50:	7efb      	ldrb	r3, [r7, #27]
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	d01b      	beq.n	8013d8e <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	7d1b      	ldrb	r3, [r3, #20]
 8013d5a:	2b00      	cmp	r3, #0
 8013d5c:	d106      	bne.n	8013d6c <tcp_process+0xa8>
 8013d5e:	4b7c      	ldr	r3, [pc, #496]	@ (8013f50 <tcp_process+0x28c>)
 8013d60:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8013d64:	4980      	ldr	r1, [pc, #512]	@ (8013f68 <tcp_process+0x2a4>)
 8013d66:	487c      	ldr	r0, [pc, #496]	@ (8013f58 <tcp_process+0x294>)
 8013d68:	f006 faf4 	bl	801a354 <iprintf>
      recv_flags |= TF_RESET;
 8013d6c:	4b7f      	ldr	r3, [pc, #508]	@ (8013f6c <tcp_process+0x2a8>)
 8013d6e:	781b      	ldrb	r3, [r3, #0]
 8013d70:	f043 0308 	orr.w	r3, r3, #8
 8013d74:	b2da      	uxtb	r2, r3
 8013d76:	4b7d      	ldr	r3, [pc, #500]	@ (8013f6c <tcp_process+0x2a8>)
 8013d78:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8013d7a:	687b      	ldr	r3, [r7, #4]
 8013d7c:	8b5b      	ldrh	r3, [r3, #26]
 8013d7e:	f023 0301 	bic.w	r3, r3, #1
 8013d82:	b29a      	uxth	r2, r3
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8013d88:	f06f 030d 	mvn.w	r3, #13
 8013d8c:	e37a      	b.n	8014484 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8013d8e:	2300      	movs	r3, #0
 8013d90:	e378      	b.n	8014484 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8013d92:	4b72      	ldr	r3, [pc, #456]	@ (8013f5c <tcp_process+0x298>)
 8013d94:	781b      	ldrb	r3, [r3, #0]
 8013d96:	f003 0302 	and.w	r3, r3, #2
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	d010      	beq.n	8013dc0 <tcp_process+0xfc>
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	7d1b      	ldrb	r3, [r3, #20]
 8013da2:	2b02      	cmp	r3, #2
 8013da4:	d00c      	beq.n	8013dc0 <tcp_process+0xfc>
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	7d1b      	ldrb	r3, [r3, #20]
 8013daa:	2b03      	cmp	r3, #3
 8013dac:	d008      	beq.n	8013dc0 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	8b5b      	ldrh	r3, [r3, #26]
 8013db2:	f043 0302 	orr.w	r3, r3, #2
 8013db6:	b29a      	uxth	r2, r3
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8013dbc:	2300      	movs	r3, #0
 8013dbe:	e361      	b.n	8014484 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	8b5b      	ldrh	r3, [r3, #26]
 8013dc4:	f003 0310 	and.w	r3, r3, #16
 8013dc8:	2b00      	cmp	r3, #0
 8013dca:	d103      	bne.n	8013dd4 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8013dcc:	4b68      	ldr	r3, [pc, #416]	@ (8013f70 <tcp_process+0x2ac>)
 8013dce:	681a      	ldr	r2, [r3, #0]
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	2200      	movs	r2, #0
 8013dd8:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	2200      	movs	r2, #0
 8013de0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 8013de4:	6878      	ldr	r0, [r7, #4]
 8013de6:	f001 fc2b 	bl	8015640 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8013dea:	687b      	ldr	r3, [r7, #4]
 8013dec:	7d1b      	ldrb	r3, [r3, #20]
 8013dee:	3b02      	subs	r3, #2
 8013df0:	2b07      	cmp	r3, #7
 8013df2:	f200 8337 	bhi.w	8014464 <tcp_process+0x7a0>
 8013df6:	a201      	add	r2, pc, #4	@ (adr r2, 8013dfc <tcp_process+0x138>)
 8013df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013dfc:	08013e1d 	.word	0x08013e1d
 8013e00:	0801404d 	.word	0x0801404d
 8013e04:	080141c5 	.word	0x080141c5
 8013e08:	080141ef 	.word	0x080141ef
 8013e0c:	08014313 	.word	0x08014313
 8013e10:	080141c5 	.word	0x080141c5
 8013e14:	0801439f 	.word	0x0801439f
 8013e18:	0801442f 	.word	0x0801442f
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8013e1c:	4b4f      	ldr	r3, [pc, #316]	@ (8013f5c <tcp_process+0x298>)
 8013e1e:	781b      	ldrb	r3, [r3, #0]
 8013e20:	f003 0310 	and.w	r3, r3, #16
 8013e24:	2b00      	cmp	r3, #0
 8013e26:	f000 80e4 	beq.w	8013ff2 <tcp_process+0x32e>
 8013e2a:	4b4c      	ldr	r3, [pc, #304]	@ (8013f5c <tcp_process+0x298>)
 8013e2c:	781b      	ldrb	r3, [r3, #0]
 8013e2e:	f003 0302 	and.w	r3, r3, #2
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	f000 80dd 	beq.w	8013ff2 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8013e38:	687b      	ldr	r3, [r7, #4]
 8013e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013e3c:	1c5a      	adds	r2, r3, #1
 8013e3e:	4b48      	ldr	r3, [pc, #288]	@ (8013f60 <tcp_process+0x29c>)
 8013e40:	681b      	ldr	r3, [r3, #0]
 8013e42:	429a      	cmp	r2, r3
 8013e44:	f040 80d5 	bne.w	8013ff2 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8013e48:	4b46      	ldr	r3, [pc, #280]	@ (8013f64 <tcp_process+0x2a0>)
 8013e4a:	681b      	ldr	r3, [r3, #0]
 8013e4c:	1c5a      	adds	r2, r3, #1
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8013e5a:	4b41      	ldr	r3, [pc, #260]	@ (8013f60 <tcp_process+0x29c>)
 8013e5c:	681a      	ldr	r2, [r3, #0]
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8013e62:	4b44      	ldr	r3, [pc, #272]	@ (8013f74 <tcp_process+0x2b0>)
 8013e64:	681b      	ldr	r3, [r3, #0]
 8013e66:	89db      	ldrh	r3, [r3, #14]
 8013e68:	b29a      	uxth	r2, r3
 8013e6a:	687b      	ldr	r3, [r7, #4]
 8013e6c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8013e7c:	4b39      	ldr	r3, [pc, #228]	@ (8013f64 <tcp_process+0x2a0>)
 8013e7e:	681b      	ldr	r3, [r3, #0]
 8013e80:	1e5a      	subs	r2, r3, #1
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	2204      	movs	r2, #4
 8013e8a:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8013e8c:	687b      	ldr	r3, [r7, #4]
 8013e8e:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8013e90:	687b      	ldr	r3, [r7, #4]
 8013e92:	3304      	adds	r3, #4
 8013e94:	4618      	mov	r0, r3
 8013e96:	f004 fe73 	bl	8018b80 <ip4_route>
 8013e9a:	4601      	mov	r1, r0
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	3304      	adds	r3, #4
 8013ea0:	461a      	mov	r2, r3
 8013ea2:	4620      	mov	r0, r4
 8013ea4:	f7ff f88c 	bl	8012fc0 <tcp_eff_send_mss_netif>
 8013ea8:	4603      	mov	r3, r0
 8013eaa:	461a      	mov	r2, r3
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013eb4:	009a      	lsls	r2, r3, #2
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013eba:	005b      	lsls	r3, r3, #1
 8013ebc:	f241 111c 	movw	r1, #4380	@ 0x111c
 8013ec0:	428b      	cmp	r3, r1
 8013ec2:	bf38      	it	cc
 8013ec4:	460b      	movcc	r3, r1
 8013ec6:	429a      	cmp	r2, r3
 8013ec8:	d204      	bcs.n	8013ed4 <tcp_process+0x210>
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013ece:	009b      	lsls	r3, r3, #2
 8013ed0:	b29b      	uxth	r3, r3
 8013ed2:	e00d      	b.n	8013ef0 <tcp_process+0x22c>
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013ed8:	005b      	lsls	r3, r3, #1
 8013eda:	f241 121c 	movw	r2, #4380	@ 0x111c
 8013ede:	4293      	cmp	r3, r2
 8013ee0:	d904      	bls.n	8013eec <tcp_process+0x228>
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8013ee6:	005b      	lsls	r3, r3, #1
 8013ee8:	b29b      	uxth	r3, r3
 8013eea:	e001      	b.n	8013ef0 <tcp_process+0x22c>
 8013eec:	f241 131c 	movw	r3, #4380	@ 0x111c
 8013ef0:	687a      	ldr	r2, [r7, #4]
 8013ef2:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8013ef6:	687b      	ldr	r3, [r7, #4]
 8013ef8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d106      	bne.n	8013f0e <tcp_process+0x24a>
 8013f00:	4b13      	ldr	r3, [pc, #76]	@ (8013f50 <tcp_process+0x28c>)
 8013f02:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 8013f06:	491c      	ldr	r1, [pc, #112]	@ (8013f78 <tcp_process+0x2b4>)
 8013f08:	4813      	ldr	r0, [pc, #76]	@ (8013f58 <tcp_process+0x294>)
 8013f0a:	f006 fa23 	bl	801a354 <iprintf>
        --pcb->snd_queuelen;
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8013f14:	3b01      	subs	r3, #1
 8013f16:	b29a      	uxth	r2, r3
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013f22:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8013f24:	69fb      	ldr	r3, [r7, #28]
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d12a      	bne.n	8013f80 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013f2e:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8013f30:	69fb      	ldr	r3, [r7, #28]
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d106      	bne.n	8013f44 <tcp_process+0x280>
 8013f36:	4b06      	ldr	r3, [pc, #24]	@ (8013f50 <tcp_process+0x28c>)
 8013f38:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8013f3c:	490f      	ldr	r1, [pc, #60]	@ (8013f7c <tcp_process+0x2b8>)
 8013f3e:	4806      	ldr	r0, [pc, #24]	@ (8013f58 <tcp_process+0x294>)
 8013f40:	f006 fa08 	bl	801a354 <iprintf>
          pcb->unsent = rseg->next;
 8013f44:	69fb      	ldr	r3, [r7, #28]
 8013f46:	681a      	ldr	r2, [r3, #0]
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	66da      	str	r2, [r3, #108]	@ 0x6c
 8013f4c:	e01c      	b.n	8013f88 <tcp_process+0x2c4>
 8013f4e:	bf00      	nop
 8013f50:	0801c678 	.word	0x0801c678
 8013f54:	0801c8b0 	.word	0x0801c8b0
 8013f58:	0801c6c4 	.word	0x0801c6c4
 8013f5c:	24014bb8 	.word	0x24014bb8
 8013f60:	24014bb0 	.word	0x24014bb0
 8013f64:	24014bac 	.word	0x24014bac
 8013f68:	0801c8cc 	.word	0x0801c8cc
 8013f6c:	24014bb9 	.word	0x24014bb9
 8013f70:	24014b74 	.word	0x24014b74
 8013f74:	24014b9c 	.word	0x24014b9c
 8013f78:	0801c8ec 	.word	0x0801c8ec
 8013f7c:	0801c904 	.word	0x0801c904
        } else {
          pcb->unacked = rseg->next;
 8013f80:	69fb      	ldr	r3, [r7, #28]
 8013f82:	681a      	ldr	r2, [r3, #0]
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8013f88:	69f8      	ldr	r0, [r7, #28]
 8013f8a:	f7fe fd22 	bl	80129d2 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d104      	bne.n	8013fa0 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8013f9c:	861a      	strh	r2, [r3, #48]	@ 0x30
 8013f9e:	e006      	b.n	8013fae <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	2200      	movs	r2, #0
 8013fa4:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8013fa6:	687b      	ldr	r3, [r7, #4]
 8013fa8:	2200      	movs	r2, #0
 8013faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013fb4:	2b00      	cmp	r3, #0
 8013fb6:	d00a      	beq.n	8013fce <tcp_process+0x30a>
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013fbe:	687a      	ldr	r2, [r7, #4]
 8013fc0:	6910      	ldr	r0, [r2, #16]
 8013fc2:	2200      	movs	r2, #0
 8013fc4:	6879      	ldr	r1, [r7, #4]
 8013fc6:	4798      	blx	r3
 8013fc8:	4603      	mov	r3, r0
 8013fca:	76bb      	strb	r3, [r7, #26]
 8013fcc:	e001      	b.n	8013fd2 <tcp_process+0x30e>
 8013fce:	2300      	movs	r3, #0
 8013fd0:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8013fd2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013fd6:	f113 0f0d 	cmn.w	r3, #13
 8013fda:	d102      	bne.n	8013fe2 <tcp_process+0x31e>
          return ERR_ABRT;
 8013fdc:	f06f 030c 	mvn.w	r3, #12
 8013fe0:	e250      	b.n	8014484 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	8b5b      	ldrh	r3, [r3, #26]
 8013fe6:	f043 0302 	orr.w	r3, r3, #2
 8013fea:	b29a      	uxth	r2, r3
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013ff0:	e23a      	b.n	8014468 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8013ff2:	4b98      	ldr	r3, [pc, #608]	@ (8014254 <tcp_process+0x590>)
 8013ff4:	781b      	ldrb	r3, [r3, #0]
 8013ff6:	f003 0310 	and.w	r3, r3, #16
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	f000 8234 	beq.w	8014468 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014000:	4b95      	ldr	r3, [pc, #596]	@ (8014258 <tcp_process+0x594>)
 8014002:	6819      	ldr	r1, [r3, #0]
 8014004:	4b95      	ldr	r3, [pc, #596]	@ (801425c <tcp_process+0x598>)
 8014006:	881b      	ldrh	r3, [r3, #0]
 8014008:	461a      	mov	r2, r3
 801400a:	4b95      	ldr	r3, [pc, #596]	@ (8014260 <tcp_process+0x59c>)
 801400c:	681b      	ldr	r3, [r3, #0]
 801400e:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014010:	4b94      	ldr	r3, [pc, #592]	@ (8014264 <tcp_process+0x5a0>)
 8014012:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014014:	885b      	ldrh	r3, [r3, #2]
 8014016:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014018:	4a92      	ldr	r2, [pc, #584]	@ (8014264 <tcp_process+0x5a0>)
 801401a:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801401c:	8812      	ldrh	r2, [r2, #0]
 801401e:	b292      	uxth	r2, r2
 8014020:	9202      	str	r2, [sp, #8]
 8014022:	9301      	str	r3, [sp, #4]
 8014024:	4b90      	ldr	r3, [pc, #576]	@ (8014268 <tcp_process+0x5a4>)
 8014026:	9300      	str	r3, [sp, #0]
 8014028:	4b90      	ldr	r3, [pc, #576]	@ (801426c <tcp_process+0x5a8>)
 801402a:	4602      	mov	r2, r0
 801402c:	6878      	ldr	r0, [r7, #4]
 801402e:	f002 fc81 	bl	8016934 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014038:	2b05      	cmp	r3, #5
 801403a:	f200 8215 	bhi.w	8014468 <tcp_process+0x7a4>
          pcb->rtime = 0;
 801403e:	687b      	ldr	r3, [r7, #4]
 8014040:	2200      	movs	r2, #0
 8014042:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8014044:	6878      	ldr	r0, [r7, #4]
 8014046:	f002 fa4d 	bl	80164e4 <tcp_rexmit_rto>
      break;
 801404a:	e20d      	b.n	8014468 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 801404c:	4b81      	ldr	r3, [pc, #516]	@ (8014254 <tcp_process+0x590>)
 801404e:	781b      	ldrb	r3, [r3, #0]
 8014050:	f003 0310 	and.w	r3, r3, #16
 8014054:	2b00      	cmp	r3, #0
 8014056:	f000 80a1 	beq.w	801419c <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801405a:	4b7f      	ldr	r3, [pc, #508]	@ (8014258 <tcp_process+0x594>)
 801405c:	681a      	ldr	r2, [r3, #0]
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014062:	1ad3      	subs	r3, r2, r3
 8014064:	3b01      	subs	r3, #1
 8014066:	2b00      	cmp	r3, #0
 8014068:	db7e      	blt.n	8014168 <tcp_process+0x4a4>
 801406a:	4b7b      	ldr	r3, [pc, #492]	@ (8014258 <tcp_process+0x594>)
 801406c:	681a      	ldr	r2, [r3, #0]
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014072:	1ad3      	subs	r3, r2, r3
 8014074:	2b00      	cmp	r3, #0
 8014076:	dc77      	bgt.n	8014168 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8014078:	687b      	ldr	r3, [r7, #4]
 801407a:	2204      	movs	r2, #4
 801407c:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014082:	2b00      	cmp	r3, #0
 8014084:	d102      	bne.n	801408c <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8014086:	23fa      	movs	r3, #250	@ 0xfa
 8014088:	76bb      	strb	r3, [r7, #26]
 801408a:	e01d      	b.n	80140c8 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 801408c:	687b      	ldr	r3, [r7, #4]
 801408e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014090:	699b      	ldr	r3, [r3, #24]
 8014092:	2b00      	cmp	r3, #0
 8014094:	d106      	bne.n	80140a4 <tcp_process+0x3e0>
 8014096:	4b76      	ldr	r3, [pc, #472]	@ (8014270 <tcp_process+0x5ac>)
 8014098:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 801409c:	4975      	ldr	r1, [pc, #468]	@ (8014274 <tcp_process+0x5b0>)
 801409e:	4876      	ldr	r0, [pc, #472]	@ (8014278 <tcp_process+0x5b4>)
 80140a0:	f006 f958 	bl	801a354 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80140a8:	699b      	ldr	r3, [r3, #24]
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d00a      	beq.n	80140c4 <tcp_process+0x400>
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80140b2:	699b      	ldr	r3, [r3, #24]
 80140b4:	687a      	ldr	r2, [r7, #4]
 80140b6:	6910      	ldr	r0, [r2, #16]
 80140b8:	2200      	movs	r2, #0
 80140ba:	6879      	ldr	r1, [r7, #4]
 80140bc:	4798      	blx	r3
 80140be:	4603      	mov	r3, r0
 80140c0:	76bb      	strb	r3, [r7, #26]
 80140c2:	e001      	b.n	80140c8 <tcp_process+0x404>
 80140c4:	23f0      	movs	r3, #240	@ 0xf0
 80140c6:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80140c8:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80140cc:	2b00      	cmp	r3, #0
 80140ce:	d00a      	beq.n	80140e6 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80140d0:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80140d4:	f113 0f0d 	cmn.w	r3, #13
 80140d8:	d002      	beq.n	80140e0 <tcp_process+0x41c>
              tcp_abort(pcb);
 80140da:	6878      	ldr	r0, [r7, #4]
 80140dc:	f7fd ff88 	bl	8011ff0 <tcp_abort>
            }
            return ERR_ABRT;
 80140e0:	f06f 030c 	mvn.w	r3, #12
 80140e4:	e1ce      	b.n	8014484 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80140e6:	6878      	ldr	r0, [r7, #4]
 80140e8:	f000 fae0 	bl	80146ac <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80140ec:	4b63      	ldr	r3, [pc, #396]	@ (801427c <tcp_process+0x5b8>)
 80140ee:	881b      	ldrh	r3, [r3, #0]
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d005      	beq.n	8014100 <tcp_process+0x43c>
            recv_acked--;
 80140f4:	4b61      	ldr	r3, [pc, #388]	@ (801427c <tcp_process+0x5b8>)
 80140f6:	881b      	ldrh	r3, [r3, #0]
 80140f8:	3b01      	subs	r3, #1
 80140fa:	b29a      	uxth	r2, r3
 80140fc:	4b5f      	ldr	r3, [pc, #380]	@ (801427c <tcp_process+0x5b8>)
 80140fe:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014104:	009a      	lsls	r2, r3, #2
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801410a:	005b      	lsls	r3, r3, #1
 801410c:	f241 111c 	movw	r1, #4380	@ 0x111c
 8014110:	428b      	cmp	r3, r1
 8014112:	bf38      	it	cc
 8014114:	460b      	movcc	r3, r1
 8014116:	429a      	cmp	r2, r3
 8014118:	d204      	bcs.n	8014124 <tcp_process+0x460>
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801411e:	009b      	lsls	r3, r3, #2
 8014120:	b29b      	uxth	r3, r3
 8014122:	e00d      	b.n	8014140 <tcp_process+0x47c>
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014128:	005b      	lsls	r3, r3, #1
 801412a:	f241 121c 	movw	r2, #4380	@ 0x111c
 801412e:	4293      	cmp	r3, r2
 8014130:	d904      	bls.n	801413c <tcp_process+0x478>
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014136:	005b      	lsls	r3, r3, #1
 8014138:	b29b      	uxth	r3, r3
 801413a:	e001      	b.n	8014140 <tcp_process+0x47c>
 801413c:	f241 131c 	movw	r3, #4380	@ 0x111c
 8014140:	687a      	ldr	r2, [r7, #4]
 8014142:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8014146:	4b4e      	ldr	r3, [pc, #312]	@ (8014280 <tcp_process+0x5bc>)
 8014148:	781b      	ldrb	r3, [r3, #0]
 801414a:	f003 0320 	and.w	r3, r3, #32
 801414e:	2b00      	cmp	r3, #0
 8014150:	d037      	beq.n	80141c2 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	8b5b      	ldrh	r3, [r3, #26]
 8014156:	f043 0302 	orr.w	r3, r3, #2
 801415a:	b29a      	uxth	r2, r3
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	2207      	movs	r2, #7
 8014164:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8014166:	e02c      	b.n	80141c2 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014168:	4b3b      	ldr	r3, [pc, #236]	@ (8014258 <tcp_process+0x594>)
 801416a:	6819      	ldr	r1, [r3, #0]
 801416c:	4b3b      	ldr	r3, [pc, #236]	@ (801425c <tcp_process+0x598>)
 801416e:	881b      	ldrh	r3, [r3, #0]
 8014170:	461a      	mov	r2, r3
 8014172:	4b3b      	ldr	r3, [pc, #236]	@ (8014260 <tcp_process+0x59c>)
 8014174:	681b      	ldr	r3, [r3, #0]
 8014176:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014178:	4b3a      	ldr	r3, [pc, #232]	@ (8014264 <tcp_process+0x5a0>)
 801417a:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801417c:	885b      	ldrh	r3, [r3, #2]
 801417e:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014180:	4a38      	ldr	r2, [pc, #224]	@ (8014264 <tcp_process+0x5a0>)
 8014182:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014184:	8812      	ldrh	r2, [r2, #0]
 8014186:	b292      	uxth	r2, r2
 8014188:	9202      	str	r2, [sp, #8]
 801418a:	9301      	str	r3, [sp, #4]
 801418c:	4b36      	ldr	r3, [pc, #216]	@ (8014268 <tcp_process+0x5a4>)
 801418e:	9300      	str	r3, [sp, #0]
 8014190:	4b36      	ldr	r3, [pc, #216]	@ (801426c <tcp_process+0x5a8>)
 8014192:	4602      	mov	r2, r0
 8014194:	6878      	ldr	r0, [r7, #4]
 8014196:	f002 fbcd 	bl	8016934 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801419a:	e167      	b.n	801446c <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 801419c:	4b2d      	ldr	r3, [pc, #180]	@ (8014254 <tcp_process+0x590>)
 801419e:	781b      	ldrb	r3, [r3, #0]
 80141a0:	f003 0302 	and.w	r3, r3, #2
 80141a4:	2b00      	cmp	r3, #0
 80141a6:	f000 8161 	beq.w	801446c <tcp_process+0x7a8>
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80141ae:	1e5a      	subs	r2, r3, #1
 80141b0:	4b2b      	ldr	r3, [pc, #172]	@ (8014260 <tcp_process+0x59c>)
 80141b2:	681b      	ldr	r3, [r3, #0]
 80141b4:	429a      	cmp	r2, r3
 80141b6:	f040 8159 	bne.w	801446c <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 80141ba:	6878      	ldr	r0, [r7, #4]
 80141bc:	f002 f9b4 	bl	8016528 <tcp_rexmit>
      break;
 80141c0:	e154      	b.n	801446c <tcp_process+0x7a8>
 80141c2:	e153      	b.n	801446c <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80141c4:	6878      	ldr	r0, [r7, #4]
 80141c6:	f000 fa71 	bl	80146ac <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80141ca:	4b2d      	ldr	r3, [pc, #180]	@ (8014280 <tcp_process+0x5bc>)
 80141cc:	781b      	ldrb	r3, [r3, #0]
 80141ce:	f003 0320 	and.w	r3, r3, #32
 80141d2:	2b00      	cmp	r3, #0
 80141d4:	f000 814c 	beq.w	8014470 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	8b5b      	ldrh	r3, [r3, #26]
 80141dc:	f043 0302 	orr.w	r3, r3, #2
 80141e0:	b29a      	uxth	r2, r3
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	2207      	movs	r2, #7
 80141ea:	751a      	strb	r2, [r3, #20]
      }
      break;
 80141ec:	e140      	b.n	8014470 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80141ee:	6878      	ldr	r0, [r7, #4]
 80141f0:	f000 fa5c 	bl	80146ac <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80141f4:	4b22      	ldr	r3, [pc, #136]	@ (8014280 <tcp_process+0x5bc>)
 80141f6:	781b      	ldrb	r3, [r3, #0]
 80141f8:	f003 0320 	and.w	r3, r3, #32
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d071      	beq.n	80142e4 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014200:	4b14      	ldr	r3, [pc, #80]	@ (8014254 <tcp_process+0x590>)
 8014202:	781b      	ldrb	r3, [r3, #0]
 8014204:	f003 0310 	and.w	r3, r3, #16
 8014208:	2b00      	cmp	r3, #0
 801420a:	d060      	beq.n	80142ce <tcp_process+0x60a>
 801420c:	687b      	ldr	r3, [r7, #4]
 801420e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8014210:	4b11      	ldr	r3, [pc, #68]	@ (8014258 <tcp_process+0x594>)
 8014212:	681b      	ldr	r3, [r3, #0]
 8014214:	429a      	cmp	r2, r3
 8014216:	d15a      	bne.n	80142ce <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 801421c:	2b00      	cmp	r3, #0
 801421e:	d156      	bne.n	80142ce <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	8b5b      	ldrh	r3, [r3, #26]
 8014224:	f043 0302 	orr.w	r3, r3, #2
 8014228:	b29a      	uxth	r2, r3
 801422a:	687b      	ldr	r3, [r7, #4]
 801422c:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 801422e:	6878      	ldr	r0, [r7, #4]
 8014230:	f7fe fdbc 	bl	8012dac <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8014234:	4b13      	ldr	r3, [pc, #76]	@ (8014284 <tcp_process+0x5c0>)
 8014236:	681b      	ldr	r3, [r3, #0]
 8014238:	687a      	ldr	r2, [r7, #4]
 801423a:	429a      	cmp	r2, r3
 801423c:	d105      	bne.n	801424a <tcp_process+0x586>
 801423e:	4b11      	ldr	r3, [pc, #68]	@ (8014284 <tcp_process+0x5c0>)
 8014240:	681b      	ldr	r3, [r3, #0]
 8014242:	68db      	ldr	r3, [r3, #12]
 8014244:	4a0f      	ldr	r2, [pc, #60]	@ (8014284 <tcp_process+0x5c0>)
 8014246:	6013      	str	r3, [r2, #0]
 8014248:	e02e      	b.n	80142a8 <tcp_process+0x5e4>
 801424a:	4b0e      	ldr	r3, [pc, #56]	@ (8014284 <tcp_process+0x5c0>)
 801424c:	681b      	ldr	r3, [r3, #0]
 801424e:	617b      	str	r3, [r7, #20]
 8014250:	e027      	b.n	80142a2 <tcp_process+0x5de>
 8014252:	bf00      	nop
 8014254:	24014bb8 	.word	0x24014bb8
 8014258:	24014bb0 	.word	0x24014bb0
 801425c:	24014bb6 	.word	0x24014bb6
 8014260:	24014bac 	.word	0x24014bac
 8014264:	24014b9c 	.word	0x24014b9c
 8014268:	2400e048 	.word	0x2400e048
 801426c:	2400e04c 	.word	0x2400e04c
 8014270:	0801c678 	.word	0x0801c678
 8014274:	0801c918 	.word	0x0801c918
 8014278:	0801c6c4 	.word	0x0801c6c4
 801427c:	24014bb4 	.word	0x24014bb4
 8014280:	24014bb9 	.word	0x24014bb9
 8014284:	24014b80 	.word	0x24014b80
 8014288:	697b      	ldr	r3, [r7, #20]
 801428a:	68db      	ldr	r3, [r3, #12]
 801428c:	687a      	ldr	r2, [r7, #4]
 801428e:	429a      	cmp	r2, r3
 8014290:	d104      	bne.n	801429c <tcp_process+0x5d8>
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	68da      	ldr	r2, [r3, #12]
 8014296:	697b      	ldr	r3, [r7, #20]
 8014298:	60da      	str	r2, [r3, #12]
 801429a:	e005      	b.n	80142a8 <tcp_process+0x5e4>
 801429c:	697b      	ldr	r3, [r7, #20]
 801429e:	68db      	ldr	r3, [r3, #12]
 80142a0:	617b      	str	r3, [r7, #20]
 80142a2:	697b      	ldr	r3, [r7, #20]
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d1ef      	bne.n	8014288 <tcp_process+0x5c4>
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	2200      	movs	r2, #0
 80142ac:	60da      	str	r2, [r3, #12]
 80142ae:	4b77      	ldr	r3, [pc, #476]	@ (801448c <tcp_process+0x7c8>)
 80142b0:	2201      	movs	r2, #1
 80142b2:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	220a      	movs	r2, #10
 80142b8:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 80142ba:	4b75      	ldr	r3, [pc, #468]	@ (8014490 <tcp_process+0x7cc>)
 80142bc:	681a      	ldr	r2, [r3, #0]
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	60da      	str	r2, [r3, #12]
 80142c2:	4a73      	ldr	r2, [pc, #460]	@ (8014490 <tcp_process+0x7cc>)
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	6013      	str	r3, [r2, #0]
 80142c8:	f002 fcf6 	bl	8016cb8 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80142cc:	e0d2      	b.n	8014474 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	8b5b      	ldrh	r3, [r3, #26]
 80142d2:	f043 0302 	orr.w	r3, r3, #2
 80142d6:	b29a      	uxth	r2, r3
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	2208      	movs	r2, #8
 80142e0:	751a      	strb	r2, [r3, #20]
      break;
 80142e2:	e0c7      	b.n	8014474 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80142e4:	4b6b      	ldr	r3, [pc, #428]	@ (8014494 <tcp_process+0x7d0>)
 80142e6:	781b      	ldrb	r3, [r3, #0]
 80142e8:	f003 0310 	and.w	r3, r3, #16
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	f000 80c1 	beq.w	8014474 <tcp_process+0x7b0>
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80142f6:	4b68      	ldr	r3, [pc, #416]	@ (8014498 <tcp_process+0x7d4>)
 80142f8:	681b      	ldr	r3, [r3, #0]
 80142fa:	429a      	cmp	r2, r3
 80142fc:	f040 80ba 	bne.w	8014474 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014304:	2b00      	cmp	r3, #0
 8014306:	f040 80b5 	bne.w	8014474 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	2206      	movs	r2, #6
 801430e:	751a      	strb	r2, [r3, #20]
      break;
 8014310:	e0b0      	b.n	8014474 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8014312:	6878      	ldr	r0, [r7, #4]
 8014314:	f000 f9ca 	bl	80146ac <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8014318:	4b60      	ldr	r3, [pc, #384]	@ (801449c <tcp_process+0x7d8>)
 801431a:	781b      	ldrb	r3, [r3, #0]
 801431c:	f003 0320 	and.w	r3, r3, #32
 8014320:	2b00      	cmp	r3, #0
 8014322:	f000 80a9 	beq.w	8014478 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	8b5b      	ldrh	r3, [r3, #26]
 801432a:	f043 0302 	orr.w	r3, r3, #2
 801432e:	b29a      	uxth	r2, r3
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8014334:	6878      	ldr	r0, [r7, #4]
 8014336:	f7fe fd39 	bl	8012dac <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801433a:	4b59      	ldr	r3, [pc, #356]	@ (80144a0 <tcp_process+0x7dc>)
 801433c:	681b      	ldr	r3, [r3, #0]
 801433e:	687a      	ldr	r2, [r7, #4]
 8014340:	429a      	cmp	r2, r3
 8014342:	d105      	bne.n	8014350 <tcp_process+0x68c>
 8014344:	4b56      	ldr	r3, [pc, #344]	@ (80144a0 <tcp_process+0x7dc>)
 8014346:	681b      	ldr	r3, [r3, #0]
 8014348:	68db      	ldr	r3, [r3, #12]
 801434a:	4a55      	ldr	r2, [pc, #340]	@ (80144a0 <tcp_process+0x7dc>)
 801434c:	6013      	str	r3, [r2, #0]
 801434e:	e013      	b.n	8014378 <tcp_process+0x6b4>
 8014350:	4b53      	ldr	r3, [pc, #332]	@ (80144a0 <tcp_process+0x7dc>)
 8014352:	681b      	ldr	r3, [r3, #0]
 8014354:	613b      	str	r3, [r7, #16]
 8014356:	e00c      	b.n	8014372 <tcp_process+0x6ae>
 8014358:	693b      	ldr	r3, [r7, #16]
 801435a:	68db      	ldr	r3, [r3, #12]
 801435c:	687a      	ldr	r2, [r7, #4]
 801435e:	429a      	cmp	r2, r3
 8014360:	d104      	bne.n	801436c <tcp_process+0x6a8>
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	68da      	ldr	r2, [r3, #12]
 8014366:	693b      	ldr	r3, [r7, #16]
 8014368:	60da      	str	r2, [r3, #12]
 801436a:	e005      	b.n	8014378 <tcp_process+0x6b4>
 801436c:	693b      	ldr	r3, [r7, #16]
 801436e:	68db      	ldr	r3, [r3, #12]
 8014370:	613b      	str	r3, [r7, #16]
 8014372:	693b      	ldr	r3, [r7, #16]
 8014374:	2b00      	cmp	r3, #0
 8014376:	d1ef      	bne.n	8014358 <tcp_process+0x694>
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	2200      	movs	r2, #0
 801437c:	60da      	str	r2, [r3, #12]
 801437e:	4b43      	ldr	r3, [pc, #268]	@ (801448c <tcp_process+0x7c8>)
 8014380:	2201      	movs	r2, #1
 8014382:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	220a      	movs	r2, #10
 8014388:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801438a:	4b41      	ldr	r3, [pc, #260]	@ (8014490 <tcp_process+0x7cc>)
 801438c:	681a      	ldr	r2, [r3, #0]
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	60da      	str	r2, [r3, #12]
 8014392:	4a3f      	ldr	r2, [pc, #252]	@ (8014490 <tcp_process+0x7cc>)
 8014394:	687b      	ldr	r3, [r7, #4]
 8014396:	6013      	str	r3, [r2, #0]
 8014398:	f002 fc8e 	bl	8016cb8 <tcp_timer_needed>
      }
      break;
 801439c:	e06c      	b.n	8014478 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 801439e:	6878      	ldr	r0, [r7, #4]
 80143a0:	f000 f984 	bl	80146ac <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80143a4:	4b3b      	ldr	r3, [pc, #236]	@ (8014494 <tcp_process+0x7d0>)
 80143a6:	781b      	ldrb	r3, [r3, #0]
 80143a8:	f003 0310 	and.w	r3, r3, #16
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d065      	beq.n	801447c <tcp_process+0x7b8>
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80143b4:	4b38      	ldr	r3, [pc, #224]	@ (8014498 <tcp_process+0x7d4>)
 80143b6:	681b      	ldr	r3, [r3, #0]
 80143b8:	429a      	cmp	r2, r3
 80143ba:	d15f      	bne.n	801447c <tcp_process+0x7b8>
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d15b      	bne.n	801447c <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 80143c4:	6878      	ldr	r0, [r7, #4]
 80143c6:	f7fe fcf1 	bl	8012dac <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80143ca:	4b35      	ldr	r3, [pc, #212]	@ (80144a0 <tcp_process+0x7dc>)
 80143cc:	681b      	ldr	r3, [r3, #0]
 80143ce:	687a      	ldr	r2, [r7, #4]
 80143d0:	429a      	cmp	r2, r3
 80143d2:	d105      	bne.n	80143e0 <tcp_process+0x71c>
 80143d4:	4b32      	ldr	r3, [pc, #200]	@ (80144a0 <tcp_process+0x7dc>)
 80143d6:	681b      	ldr	r3, [r3, #0]
 80143d8:	68db      	ldr	r3, [r3, #12]
 80143da:	4a31      	ldr	r2, [pc, #196]	@ (80144a0 <tcp_process+0x7dc>)
 80143dc:	6013      	str	r3, [r2, #0]
 80143de:	e013      	b.n	8014408 <tcp_process+0x744>
 80143e0:	4b2f      	ldr	r3, [pc, #188]	@ (80144a0 <tcp_process+0x7dc>)
 80143e2:	681b      	ldr	r3, [r3, #0]
 80143e4:	60fb      	str	r3, [r7, #12]
 80143e6:	e00c      	b.n	8014402 <tcp_process+0x73e>
 80143e8:	68fb      	ldr	r3, [r7, #12]
 80143ea:	68db      	ldr	r3, [r3, #12]
 80143ec:	687a      	ldr	r2, [r7, #4]
 80143ee:	429a      	cmp	r2, r3
 80143f0:	d104      	bne.n	80143fc <tcp_process+0x738>
 80143f2:	687b      	ldr	r3, [r7, #4]
 80143f4:	68da      	ldr	r2, [r3, #12]
 80143f6:	68fb      	ldr	r3, [r7, #12]
 80143f8:	60da      	str	r2, [r3, #12]
 80143fa:	e005      	b.n	8014408 <tcp_process+0x744>
 80143fc:	68fb      	ldr	r3, [r7, #12]
 80143fe:	68db      	ldr	r3, [r3, #12]
 8014400:	60fb      	str	r3, [r7, #12]
 8014402:	68fb      	ldr	r3, [r7, #12]
 8014404:	2b00      	cmp	r3, #0
 8014406:	d1ef      	bne.n	80143e8 <tcp_process+0x724>
 8014408:	687b      	ldr	r3, [r7, #4]
 801440a:	2200      	movs	r2, #0
 801440c:	60da      	str	r2, [r3, #12]
 801440e:	4b1f      	ldr	r3, [pc, #124]	@ (801448c <tcp_process+0x7c8>)
 8014410:	2201      	movs	r2, #1
 8014412:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	220a      	movs	r2, #10
 8014418:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801441a:	4b1d      	ldr	r3, [pc, #116]	@ (8014490 <tcp_process+0x7cc>)
 801441c:	681a      	ldr	r2, [r3, #0]
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	60da      	str	r2, [r3, #12]
 8014422:	4a1b      	ldr	r2, [pc, #108]	@ (8014490 <tcp_process+0x7cc>)
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	6013      	str	r3, [r2, #0]
 8014428:	f002 fc46 	bl	8016cb8 <tcp_timer_needed>
      }
      break;
 801442c:	e026      	b.n	801447c <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 801442e:	6878      	ldr	r0, [r7, #4]
 8014430:	f000 f93c 	bl	80146ac <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8014434:	4b17      	ldr	r3, [pc, #92]	@ (8014494 <tcp_process+0x7d0>)
 8014436:	781b      	ldrb	r3, [r3, #0]
 8014438:	f003 0310 	and.w	r3, r3, #16
 801443c:	2b00      	cmp	r3, #0
 801443e:	d01f      	beq.n	8014480 <tcp_process+0x7bc>
 8014440:	687b      	ldr	r3, [r7, #4]
 8014442:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8014444:	4b14      	ldr	r3, [pc, #80]	@ (8014498 <tcp_process+0x7d4>)
 8014446:	681b      	ldr	r3, [r3, #0]
 8014448:	429a      	cmp	r2, r3
 801444a:	d119      	bne.n	8014480 <tcp_process+0x7bc>
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014450:	2b00      	cmp	r3, #0
 8014452:	d115      	bne.n	8014480 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8014454:	4b11      	ldr	r3, [pc, #68]	@ (801449c <tcp_process+0x7d8>)
 8014456:	781b      	ldrb	r3, [r3, #0]
 8014458:	f043 0310 	orr.w	r3, r3, #16
 801445c:	b2da      	uxtb	r2, r3
 801445e:	4b0f      	ldr	r3, [pc, #60]	@ (801449c <tcp_process+0x7d8>)
 8014460:	701a      	strb	r2, [r3, #0]
      }
      break;
 8014462:	e00d      	b.n	8014480 <tcp_process+0x7bc>
    default:
      break;
 8014464:	bf00      	nop
 8014466:	e00c      	b.n	8014482 <tcp_process+0x7be>
      break;
 8014468:	bf00      	nop
 801446a:	e00a      	b.n	8014482 <tcp_process+0x7be>
      break;
 801446c:	bf00      	nop
 801446e:	e008      	b.n	8014482 <tcp_process+0x7be>
      break;
 8014470:	bf00      	nop
 8014472:	e006      	b.n	8014482 <tcp_process+0x7be>
      break;
 8014474:	bf00      	nop
 8014476:	e004      	b.n	8014482 <tcp_process+0x7be>
      break;
 8014478:	bf00      	nop
 801447a:	e002      	b.n	8014482 <tcp_process+0x7be>
      break;
 801447c:	bf00      	nop
 801447e:	e000      	b.n	8014482 <tcp_process+0x7be>
      break;
 8014480:	bf00      	nop
  }
  return ERR_OK;
 8014482:	2300      	movs	r3, #0
}
 8014484:	4618      	mov	r0, r3
 8014486:	3724      	adds	r7, #36	@ 0x24
 8014488:	46bd      	mov	sp, r7
 801448a:	bd90      	pop	{r4, r7, pc}
 801448c:	24014b88 	.word	0x24014b88
 8014490:	24014b84 	.word	0x24014b84
 8014494:	24014bb8 	.word	0x24014bb8
 8014498:	24014bb0 	.word	0x24014bb0
 801449c:	24014bb9 	.word	0x24014bb9
 80144a0:	24014b80 	.word	0x24014b80

080144a4 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80144a4:	b590      	push	{r4, r7, lr}
 80144a6:	b085      	sub	sp, #20
 80144a8:	af00      	add	r7, sp, #0
 80144aa:	6078      	str	r0, [r7, #4]
 80144ac:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	d106      	bne.n	80144c2 <tcp_oos_insert_segment+0x1e>
 80144b4:	4b3b      	ldr	r3, [pc, #236]	@ (80145a4 <tcp_oos_insert_segment+0x100>)
 80144b6:	f240 421f 	movw	r2, #1055	@ 0x41f
 80144ba:	493b      	ldr	r1, [pc, #236]	@ (80145a8 <tcp_oos_insert_segment+0x104>)
 80144bc:	483b      	ldr	r0, [pc, #236]	@ (80145ac <tcp_oos_insert_segment+0x108>)
 80144be:	f005 ff49 	bl	801a354 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	68db      	ldr	r3, [r3, #12]
 80144c6:	899b      	ldrh	r3, [r3, #12]
 80144c8:	b29b      	uxth	r3, r3
 80144ca:	4618      	mov	r0, r3
 80144cc:	f7fb fa4e 	bl	800f96c <lwip_htons>
 80144d0:	4603      	mov	r3, r0
 80144d2:	b2db      	uxtb	r3, r3
 80144d4:	f003 0301 	and.w	r3, r3, #1
 80144d8:	2b00      	cmp	r3, #0
 80144da:	d028      	beq.n	801452e <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80144dc:	6838      	ldr	r0, [r7, #0]
 80144de:	f7fe fa63 	bl	80129a8 <tcp_segs_free>
    next = NULL;
 80144e2:	2300      	movs	r3, #0
 80144e4:	603b      	str	r3, [r7, #0]
 80144e6:	e056      	b.n	8014596 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80144e8:	683b      	ldr	r3, [r7, #0]
 80144ea:	68db      	ldr	r3, [r3, #12]
 80144ec:	899b      	ldrh	r3, [r3, #12]
 80144ee:	b29b      	uxth	r3, r3
 80144f0:	4618      	mov	r0, r3
 80144f2:	f7fb fa3b 	bl	800f96c <lwip_htons>
 80144f6:	4603      	mov	r3, r0
 80144f8:	b2db      	uxtb	r3, r3
 80144fa:	f003 0301 	and.w	r3, r3, #1
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d00d      	beq.n	801451e <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8014502:	687b      	ldr	r3, [r7, #4]
 8014504:	68db      	ldr	r3, [r3, #12]
 8014506:	899b      	ldrh	r3, [r3, #12]
 8014508:	b29c      	uxth	r4, r3
 801450a:	2001      	movs	r0, #1
 801450c:	f7fb fa2e 	bl	800f96c <lwip_htons>
 8014510:	4603      	mov	r3, r0
 8014512:	461a      	mov	r2, r3
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	68db      	ldr	r3, [r3, #12]
 8014518:	4322      	orrs	r2, r4
 801451a:	b292      	uxth	r2, r2
 801451c:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 801451e:	683b      	ldr	r3, [r7, #0]
 8014520:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8014522:	683b      	ldr	r3, [r7, #0]
 8014524:	681b      	ldr	r3, [r3, #0]
 8014526:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8014528:	68f8      	ldr	r0, [r7, #12]
 801452a:	f7fe fa52 	bl	80129d2 <tcp_seg_free>
    while (next &&
 801452e:	683b      	ldr	r3, [r7, #0]
 8014530:	2b00      	cmp	r3, #0
 8014532:	d00e      	beq.n	8014552 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	891b      	ldrh	r3, [r3, #8]
 8014538:	461a      	mov	r2, r3
 801453a:	4b1d      	ldr	r3, [pc, #116]	@ (80145b0 <tcp_oos_insert_segment+0x10c>)
 801453c:	681b      	ldr	r3, [r3, #0]
 801453e:	441a      	add	r2, r3
 8014540:	683b      	ldr	r3, [r7, #0]
 8014542:	68db      	ldr	r3, [r3, #12]
 8014544:	685b      	ldr	r3, [r3, #4]
 8014546:	6839      	ldr	r1, [r7, #0]
 8014548:	8909      	ldrh	r1, [r1, #8]
 801454a:	440b      	add	r3, r1
 801454c:	1ad3      	subs	r3, r2, r3
    while (next &&
 801454e:	2b00      	cmp	r3, #0
 8014550:	daca      	bge.n	80144e8 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8014552:	683b      	ldr	r3, [r7, #0]
 8014554:	2b00      	cmp	r3, #0
 8014556:	d01e      	beq.n	8014596 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	891b      	ldrh	r3, [r3, #8]
 801455c:	461a      	mov	r2, r3
 801455e:	4b14      	ldr	r3, [pc, #80]	@ (80145b0 <tcp_oos_insert_segment+0x10c>)
 8014560:	681b      	ldr	r3, [r3, #0]
 8014562:	441a      	add	r2, r3
 8014564:	683b      	ldr	r3, [r7, #0]
 8014566:	68db      	ldr	r3, [r3, #12]
 8014568:	685b      	ldr	r3, [r3, #4]
 801456a:	1ad3      	subs	r3, r2, r3
    if (next &&
 801456c:	2b00      	cmp	r3, #0
 801456e:	dd12      	ble.n	8014596 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8014570:	683b      	ldr	r3, [r7, #0]
 8014572:	68db      	ldr	r3, [r3, #12]
 8014574:	685b      	ldr	r3, [r3, #4]
 8014576:	b29a      	uxth	r2, r3
 8014578:	4b0d      	ldr	r3, [pc, #52]	@ (80145b0 <tcp_oos_insert_segment+0x10c>)
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	b29b      	uxth	r3, r3
 801457e:	1ad3      	subs	r3, r2, r3
 8014580:	b29a      	uxth	r2, r3
 8014582:	687b      	ldr	r3, [r7, #4]
 8014584:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8014586:	687b      	ldr	r3, [r7, #4]
 8014588:	685a      	ldr	r2, [r3, #4]
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	891b      	ldrh	r3, [r3, #8]
 801458e:	4619      	mov	r1, r3
 8014590:	4610      	mov	r0, r2
 8014592:	f7fc fd17 	bl	8010fc4 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	683a      	ldr	r2, [r7, #0]
 801459a:	601a      	str	r2, [r3, #0]
}
 801459c:	bf00      	nop
 801459e:	3714      	adds	r7, #20
 80145a0:	46bd      	mov	sp, r7
 80145a2:	bd90      	pop	{r4, r7, pc}
 80145a4:	0801c678 	.word	0x0801c678
 80145a8:	0801c938 	.word	0x0801c938
 80145ac:	0801c6c4 	.word	0x0801c6c4
 80145b0:	24014bac 	.word	0x24014bac

080145b4 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80145b4:	b5b0      	push	{r4, r5, r7, lr}
 80145b6:	b086      	sub	sp, #24
 80145b8:	af00      	add	r7, sp, #0
 80145ba:	60f8      	str	r0, [r7, #12]
 80145bc:	60b9      	str	r1, [r7, #8]
 80145be:	607a      	str	r2, [r7, #4]
 80145c0:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80145c2:	e03e      	b.n	8014642 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80145c4:	68bb      	ldr	r3, [r7, #8]
 80145c6:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80145c8:	68bb      	ldr	r3, [r7, #8]
 80145ca:	681b      	ldr	r3, [r3, #0]
 80145cc:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80145ce:	697b      	ldr	r3, [r7, #20]
 80145d0:	685b      	ldr	r3, [r3, #4]
 80145d2:	4618      	mov	r0, r3
 80145d4:	f7fc ff0a 	bl	80113ec <pbuf_clen>
 80145d8:	4603      	mov	r3, r0
 80145da:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80145dc:	68fb      	ldr	r3, [r7, #12]
 80145de:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80145e2:	8a7a      	ldrh	r2, [r7, #18]
 80145e4:	429a      	cmp	r2, r3
 80145e6:	d906      	bls.n	80145f6 <tcp_free_acked_segments+0x42>
 80145e8:	4b2a      	ldr	r3, [pc, #168]	@ (8014694 <tcp_free_acked_segments+0xe0>)
 80145ea:	f240 4257 	movw	r2, #1111	@ 0x457
 80145ee:	492a      	ldr	r1, [pc, #168]	@ (8014698 <tcp_free_acked_segments+0xe4>)
 80145f0:	482a      	ldr	r0, [pc, #168]	@ (801469c <tcp_free_acked_segments+0xe8>)
 80145f2:	f005 feaf 	bl	801a354 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80145f6:	68fb      	ldr	r3, [r7, #12]
 80145f8:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 80145fc:	8a7b      	ldrh	r3, [r7, #18]
 80145fe:	1ad3      	subs	r3, r2, r3
 8014600:	b29a      	uxth	r2, r3
 8014602:	68fb      	ldr	r3, [r7, #12]
 8014604:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8014608:	697b      	ldr	r3, [r7, #20]
 801460a:	891a      	ldrh	r2, [r3, #8]
 801460c:	4b24      	ldr	r3, [pc, #144]	@ (80146a0 <tcp_free_acked_segments+0xec>)
 801460e:	881b      	ldrh	r3, [r3, #0]
 8014610:	4413      	add	r3, r2
 8014612:	b29a      	uxth	r2, r3
 8014614:	4b22      	ldr	r3, [pc, #136]	@ (80146a0 <tcp_free_acked_segments+0xec>)
 8014616:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8014618:	6978      	ldr	r0, [r7, #20]
 801461a:	f7fe f9da 	bl	80129d2 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 801461e:	68fb      	ldr	r3, [r7, #12]
 8014620:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8014624:	2b00      	cmp	r3, #0
 8014626:	d00c      	beq.n	8014642 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8014628:	68bb      	ldr	r3, [r7, #8]
 801462a:	2b00      	cmp	r3, #0
 801462c:	d109      	bne.n	8014642 <tcp_free_acked_segments+0x8e>
 801462e:	683b      	ldr	r3, [r7, #0]
 8014630:	2b00      	cmp	r3, #0
 8014632:	d106      	bne.n	8014642 <tcp_free_acked_segments+0x8e>
 8014634:	4b17      	ldr	r3, [pc, #92]	@ (8014694 <tcp_free_acked_segments+0xe0>)
 8014636:	f240 4261 	movw	r2, #1121	@ 0x461
 801463a:	491a      	ldr	r1, [pc, #104]	@ (80146a4 <tcp_free_acked_segments+0xf0>)
 801463c:	4817      	ldr	r0, [pc, #92]	@ (801469c <tcp_free_acked_segments+0xe8>)
 801463e:	f005 fe89 	bl	801a354 <iprintf>
  while (seg_list != NULL &&
 8014642:	68bb      	ldr	r3, [r7, #8]
 8014644:	2b00      	cmp	r3, #0
 8014646:	d020      	beq.n	801468a <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8014648:	68bb      	ldr	r3, [r7, #8]
 801464a:	68db      	ldr	r3, [r3, #12]
 801464c:	685b      	ldr	r3, [r3, #4]
 801464e:	4618      	mov	r0, r3
 8014650:	f7fb f9a2 	bl	800f998 <lwip_htonl>
 8014654:	4604      	mov	r4, r0
 8014656:	68bb      	ldr	r3, [r7, #8]
 8014658:	891b      	ldrh	r3, [r3, #8]
 801465a:	461d      	mov	r5, r3
 801465c:	68bb      	ldr	r3, [r7, #8]
 801465e:	68db      	ldr	r3, [r3, #12]
 8014660:	899b      	ldrh	r3, [r3, #12]
 8014662:	b29b      	uxth	r3, r3
 8014664:	4618      	mov	r0, r3
 8014666:	f7fb f981 	bl	800f96c <lwip_htons>
 801466a:	4603      	mov	r3, r0
 801466c:	b2db      	uxtb	r3, r3
 801466e:	f003 0303 	and.w	r3, r3, #3
 8014672:	2b00      	cmp	r3, #0
 8014674:	d001      	beq.n	801467a <tcp_free_acked_segments+0xc6>
 8014676:	2301      	movs	r3, #1
 8014678:	e000      	b.n	801467c <tcp_free_acked_segments+0xc8>
 801467a:	2300      	movs	r3, #0
 801467c:	442b      	add	r3, r5
 801467e:	18e2      	adds	r2, r4, r3
 8014680:	4b09      	ldr	r3, [pc, #36]	@ (80146a8 <tcp_free_acked_segments+0xf4>)
 8014682:	681b      	ldr	r3, [r3, #0]
 8014684:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8014686:	2b00      	cmp	r3, #0
 8014688:	dd9c      	ble.n	80145c4 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801468a:	68bb      	ldr	r3, [r7, #8]
}
 801468c:	4618      	mov	r0, r3
 801468e:	3718      	adds	r7, #24
 8014690:	46bd      	mov	sp, r7
 8014692:	bdb0      	pop	{r4, r5, r7, pc}
 8014694:	0801c678 	.word	0x0801c678
 8014698:	0801c960 	.word	0x0801c960
 801469c:	0801c6c4 	.word	0x0801c6c4
 80146a0:	24014bb4 	.word	0x24014bb4
 80146a4:	0801c988 	.word	0x0801c988
 80146a8:	24014bb0 	.word	0x24014bb0

080146ac <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80146ac:	b5b0      	push	{r4, r5, r7, lr}
 80146ae:	b094      	sub	sp, #80	@ 0x50
 80146b0:	af00      	add	r7, sp, #0
 80146b2:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80146b4:	2300      	movs	r3, #0
 80146b6:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80146b8:	687b      	ldr	r3, [r7, #4]
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d106      	bne.n	80146cc <tcp_receive+0x20>
 80146be:	4b91      	ldr	r3, [pc, #580]	@ (8014904 <tcp_receive+0x258>)
 80146c0:	f240 427b 	movw	r2, #1147	@ 0x47b
 80146c4:	4990      	ldr	r1, [pc, #576]	@ (8014908 <tcp_receive+0x25c>)
 80146c6:	4891      	ldr	r0, [pc, #580]	@ (801490c <tcp_receive+0x260>)
 80146c8:	f005 fe44 	bl	801a354 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80146cc:	687b      	ldr	r3, [r7, #4]
 80146ce:	7d1b      	ldrb	r3, [r3, #20]
 80146d0:	2b03      	cmp	r3, #3
 80146d2:	d806      	bhi.n	80146e2 <tcp_receive+0x36>
 80146d4:	4b8b      	ldr	r3, [pc, #556]	@ (8014904 <tcp_receive+0x258>)
 80146d6:	f240 427c 	movw	r2, #1148	@ 0x47c
 80146da:	498d      	ldr	r1, [pc, #564]	@ (8014910 <tcp_receive+0x264>)
 80146dc:	488b      	ldr	r0, [pc, #556]	@ (801490c <tcp_receive+0x260>)
 80146de:	f005 fe39 	bl	801a354 <iprintf>

  if (flags & TCP_ACK) {
 80146e2:	4b8c      	ldr	r3, [pc, #560]	@ (8014914 <tcp_receive+0x268>)
 80146e4:	781b      	ldrb	r3, [r3, #0]
 80146e6:	f003 0310 	and.w	r3, r3, #16
 80146ea:	2b00      	cmp	r3, #0
 80146ec:	f000 8264 	beq.w	8014bb8 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80146f6:	461a      	mov	r2, r3
 80146f8:	687b      	ldr	r3, [r7, #4]
 80146fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80146fc:	4413      	add	r3, r2
 80146fe:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014704:	4b84      	ldr	r3, [pc, #528]	@ (8014918 <tcp_receive+0x26c>)
 8014706:	681b      	ldr	r3, [r3, #0]
 8014708:	1ad3      	subs	r3, r2, r3
 801470a:	2b00      	cmp	r3, #0
 801470c:	db1b      	blt.n	8014746 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8014712:	4b81      	ldr	r3, [pc, #516]	@ (8014918 <tcp_receive+0x26c>)
 8014714:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8014716:	429a      	cmp	r2, r3
 8014718:	d106      	bne.n	8014728 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801471e:	4b7f      	ldr	r3, [pc, #508]	@ (801491c <tcp_receive+0x270>)
 8014720:	681b      	ldr	r3, [r3, #0]
 8014722:	1ad3      	subs	r3, r2, r3
 8014724:	2b00      	cmp	r3, #0
 8014726:	db0e      	blt.n	8014746 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014728:	687b      	ldr	r3, [r7, #4]
 801472a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 801472c:	4b7b      	ldr	r3, [pc, #492]	@ (801491c <tcp_receive+0x270>)
 801472e:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8014730:	429a      	cmp	r2, r3
 8014732:	d125      	bne.n	8014780 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8014734:	4b7a      	ldr	r3, [pc, #488]	@ (8014920 <tcp_receive+0x274>)
 8014736:	681b      	ldr	r3, [r3, #0]
 8014738:	89db      	ldrh	r3, [r3, #14]
 801473a:	b29a      	uxth	r2, r3
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014742:	429a      	cmp	r2, r3
 8014744:	d91c      	bls.n	8014780 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8014746:	4b76      	ldr	r3, [pc, #472]	@ (8014920 <tcp_receive+0x274>)
 8014748:	681b      	ldr	r3, [r3, #0]
 801474a:	89db      	ldrh	r3, [r3, #14]
 801474c:	b29a      	uxth	r2, r3
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014760:	429a      	cmp	r2, r3
 8014762:	d205      	bcs.n	8014770 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014764:	687b      	ldr	r3, [r7, #4]
 8014766:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801476a:	687b      	ldr	r3, [r7, #4]
 801476c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8014770:	4b69      	ldr	r3, [pc, #420]	@ (8014918 <tcp_receive+0x26c>)
 8014772:	681a      	ldr	r2, [r3, #0]
 8014774:	687b      	ldr	r3, [r7, #4]
 8014776:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8014778:	4b68      	ldr	r3, [pc, #416]	@ (801491c <tcp_receive+0x270>)
 801477a:	681a      	ldr	r2, [r3, #0]
 801477c:	687b      	ldr	r3, [r7, #4]
 801477e:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8014780:	4b66      	ldr	r3, [pc, #408]	@ (801491c <tcp_receive+0x270>)
 8014782:	681a      	ldr	r2, [r3, #0]
 8014784:	687b      	ldr	r3, [r7, #4]
 8014786:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014788:	1ad3      	subs	r3, r2, r3
 801478a:	2b00      	cmp	r3, #0
 801478c:	dc58      	bgt.n	8014840 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801478e:	4b65      	ldr	r3, [pc, #404]	@ (8014924 <tcp_receive+0x278>)
 8014790:	881b      	ldrh	r3, [r3, #0]
 8014792:	2b00      	cmp	r3, #0
 8014794:	d14b      	bne.n	801482e <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801479a:	687a      	ldr	r2, [r7, #4]
 801479c:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 80147a0:	4413      	add	r3, r2
 80147a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80147a4:	429a      	cmp	r2, r3
 80147a6:	d142      	bne.n	801482e <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80147a8:	687b      	ldr	r3, [r7, #4]
 80147aa:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	db3d      	blt.n	801482e <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80147b6:	4b59      	ldr	r3, [pc, #356]	@ (801491c <tcp_receive+0x270>)
 80147b8:	681b      	ldr	r3, [r3, #0]
 80147ba:	429a      	cmp	r2, r3
 80147bc:	d137      	bne.n	801482e <tcp_receive+0x182>
              found_dupack = 1;
 80147be:	2301      	movs	r3, #1
 80147c0:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80147c2:	687b      	ldr	r3, [r7, #4]
 80147c4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80147c8:	2bff      	cmp	r3, #255	@ 0xff
 80147ca:	d007      	beq.n	80147dc <tcp_receive+0x130>
                ++pcb->dupacks;
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80147d2:	3301      	adds	r3, #1
 80147d4:	b2da      	uxtb	r2, r3
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 80147dc:	687b      	ldr	r3, [r7, #4]
 80147de:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80147e2:	2b03      	cmp	r3, #3
 80147e4:	d91b      	bls.n	801481e <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80147ec:	687b      	ldr	r3, [r7, #4]
 80147ee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80147f0:	4413      	add	r3, r2
 80147f2:	b29a      	uxth	r2, r3
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80147fa:	429a      	cmp	r2, r3
 80147fc:	d30a      	bcc.n	8014814 <tcp_receive+0x168>
 80147fe:	687b      	ldr	r3, [r7, #4]
 8014800:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014804:	687b      	ldr	r3, [r7, #4]
 8014806:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014808:	4413      	add	r3, r2
 801480a:	b29a      	uxth	r2, r3
 801480c:	687b      	ldr	r3, [r7, #4]
 801480e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014812:	e004      	b.n	801481e <tcp_receive+0x172>
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801481a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8014824:	2b02      	cmp	r3, #2
 8014826:	d902      	bls.n	801482e <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8014828:	6878      	ldr	r0, [r7, #4]
 801482a:	f001 fee9 	bl	8016600 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 801482e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014830:	2b00      	cmp	r3, #0
 8014832:	f040 8161 	bne.w	8014af8 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8014836:	687b      	ldr	r3, [r7, #4]
 8014838:	2200      	movs	r2, #0
 801483a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801483e:	e15b      	b.n	8014af8 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014840:	4b36      	ldr	r3, [pc, #216]	@ (801491c <tcp_receive+0x270>)
 8014842:	681a      	ldr	r2, [r3, #0]
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014848:	1ad3      	subs	r3, r2, r3
 801484a:	3b01      	subs	r3, #1
 801484c:	2b00      	cmp	r3, #0
 801484e:	f2c0 814e 	blt.w	8014aee <tcp_receive+0x442>
 8014852:	4b32      	ldr	r3, [pc, #200]	@ (801491c <tcp_receive+0x270>)
 8014854:	681a      	ldr	r2, [r3, #0]
 8014856:	687b      	ldr	r3, [r7, #4]
 8014858:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801485a:	1ad3      	subs	r3, r2, r3
 801485c:	2b00      	cmp	r3, #0
 801485e:	f300 8146 	bgt.w	8014aee <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8014862:	687b      	ldr	r3, [r7, #4]
 8014864:	8b5b      	ldrh	r3, [r3, #26]
 8014866:	f003 0304 	and.w	r3, r3, #4
 801486a:	2b00      	cmp	r3, #0
 801486c:	d010      	beq.n	8014890 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801486e:	687b      	ldr	r3, [r7, #4]
 8014870:	8b5b      	ldrh	r3, [r3, #26]
 8014872:	f023 0304 	bic.w	r3, r3, #4
 8014876:	b29a      	uxth	r2, r3
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8014888:	687b      	ldr	r3, [r7, #4]
 801488a:	2200      	movs	r2, #0
 801488c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	2200      	movs	r2, #0
 8014894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014898:	687b      	ldr	r3, [r7, #4]
 801489a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801489e:	10db      	asrs	r3, r3, #3
 80148a0:	b21b      	sxth	r3, r3
 80148a2:	b29a      	uxth	r2, r3
 80148a4:	687b      	ldr	r3, [r7, #4]
 80148a6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 80148aa:	b29b      	uxth	r3, r3
 80148ac:	4413      	add	r3, r2
 80148ae:	b29b      	uxth	r3, r3
 80148b0:	b21a      	sxth	r2, r3
 80148b2:	687b      	ldr	r3, [r7, #4]
 80148b4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80148b8:	4b18      	ldr	r3, [pc, #96]	@ (801491c <tcp_receive+0x270>)
 80148ba:	681b      	ldr	r3, [r3, #0]
 80148bc:	b29a      	uxth	r2, r3
 80148be:	687b      	ldr	r3, [r7, #4]
 80148c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80148c2:	b29b      	uxth	r3, r3
 80148c4:	1ad3      	subs	r3, r2, r3
 80148c6:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80148c8:	687b      	ldr	r3, [r7, #4]
 80148ca:	2200      	movs	r2, #0
 80148cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 80148d0:	4b12      	ldr	r3, [pc, #72]	@ (801491c <tcp_receive+0x270>)
 80148d2:	681a      	ldr	r2, [r3, #0]
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80148d8:	687b      	ldr	r3, [r7, #4]
 80148da:	7d1b      	ldrb	r3, [r3, #20]
 80148dc:	2b03      	cmp	r3, #3
 80148de:	f240 8097 	bls.w	8014a10 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 80148e2:	687b      	ldr	r3, [r7, #4]
 80148e4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80148ee:	429a      	cmp	r2, r3
 80148f0:	d245      	bcs.n	801497e <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80148f2:	687b      	ldr	r3, [r7, #4]
 80148f4:	8b5b      	ldrh	r3, [r3, #26]
 80148f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	d014      	beq.n	8014928 <tcp_receive+0x27c>
 80148fe:	2301      	movs	r3, #1
 8014900:	e013      	b.n	801492a <tcp_receive+0x27e>
 8014902:	bf00      	nop
 8014904:	0801c678 	.word	0x0801c678
 8014908:	0801c9a8 	.word	0x0801c9a8
 801490c:	0801c6c4 	.word	0x0801c6c4
 8014910:	0801c9c4 	.word	0x0801c9c4
 8014914:	24014bb8 	.word	0x24014bb8
 8014918:	24014bac 	.word	0x24014bac
 801491c:	24014bb0 	.word	0x24014bb0
 8014920:	24014b9c 	.word	0x24014b9c
 8014924:	24014bb6 	.word	0x24014bb6
 8014928:	2302      	movs	r3, #2
 801492a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801492e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8014932:	b29a      	uxth	r2, r3
 8014934:	687b      	ldr	r3, [r7, #4]
 8014936:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014938:	fb12 f303 	smulbb	r3, r2, r3
 801493c:	b29b      	uxth	r3, r3
 801493e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8014940:	4293      	cmp	r3, r2
 8014942:	bf28      	it	cs
 8014944:	4613      	movcs	r3, r2
 8014946:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801494e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014950:	4413      	add	r3, r2
 8014952:	b29a      	uxth	r2, r3
 8014954:	687b      	ldr	r3, [r7, #4]
 8014956:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801495a:	429a      	cmp	r2, r3
 801495c:	d309      	bcc.n	8014972 <tcp_receive+0x2c6>
 801495e:	687b      	ldr	r3, [r7, #4]
 8014960:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8014964:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014966:	4413      	add	r3, r2
 8014968:	b29a      	uxth	r2, r3
 801496a:	687b      	ldr	r3, [r7, #4]
 801496c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014970:	e04e      	b.n	8014a10 <tcp_receive+0x364>
 8014972:	687b      	ldr	r3, [r7, #4]
 8014974:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014978:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801497c:	e048      	b.n	8014a10 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8014984:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8014986:	4413      	add	r3, r2
 8014988:	b29a      	uxth	r2, r3
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8014990:	429a      	cmp	r2, r3
 8014992:	d309      	bcc.n	80149a8 <tcp_receive+0x2fc>
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801499a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801499c:	4413      	add	r3, r2
 801499e:	b29a      	uxth	r2, r3
 80149a0:	687b      	ldr	r3, [r7, #4]
 80149a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80149a6:	e004      	b.n	80149b2 <tcp_receive+0x306>
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80149ae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80149b8:	687b      	ldr	r3, [r7, #4]
 80149ba:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80149be:	429a      	cmp	r2, r3
 80149c0:	d326      	bcc.n	8014a10 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80149ce:	1ad3      	subs	r3, r2, r3
 80149d0:	b29a      	uxth	r2, r3
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80149e2:	4413      	add	r3, r2
 80149e4:	b29a      	uxth	r2, r3
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80149ec:	429a      	cmp	r2, r3
 80149ee:	d30a      	bcc.n	8014a06 <tcp_receive+0x35a>
 80149f0:	687b      	ldr	r3, [r7, #4]
 80149f2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80149fa:	4413      	add	r3, r2
 80149fc:	b29a      	uxth	r2, r3
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8014a04:	e004      	b.n	8014a10 <tcp_receive+0x364>
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014a0c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014a18:	4a98      	ldr	r2, [pc, #608]	@ (8014c7c <tcp_receive+0x5d0>)
 8014a1a:	6878      	ldr	r0, [r7, #4]
 8014a1c:	f7ff fdca 	bl	80145b4 <tcp_free_acked_segments>
 8014a20:	4602      	mov	r2, r0
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8014a26:	687b      	ldr	r3, [r7, #4]
 8014a28:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8014a2a:	687b      	ldr	r3, [r7, #4]
 8014a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014a2e:	4a94      	ldr	r2, [pc, #592]	@ (8014c80 <tcp_receive+0x5d4>)
 8014a30:	6878      	ldr	r0, [r7, #4]
 8014a32:	f7ff fdbf 	bl	80145b4 <tcp_free_acked_segments>
 8014a36:	4602      	mov	r2, r0
 8014a38:	687b      	ldr	r3, [r7, #4]
 8014a3a:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014a40:	2b00      	cmp	r3, #0
 8014a42:	d104      	bne.n	8014a4e <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014a4a:	861a      	strh	r2, [r3, #48]	@ 0x30
 8014a4c:	e002      	b.n	8014a54 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	2200      	movs	r2, #0
 8014a52:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	2200      	movs	r2, #0
 8014a58:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d103      	bne.n	8014a6a <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	2200      	movs	r2, #0
 8014a66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8014a6a:	687b      	ldr	r3, [r7, #4]
 8014a6c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8014a70:	4b84      	ldr	r3, [pc, #528]	@ (8014c84 <tcp_receive+0x5d8>)
 8014a72:	881b      	ldrh	r3, [r3, #0]
 8014a74:	4413      	add	r3, r2
 8014a76:	b29a      	uxth	r2, r3
 8014a78:	687b      	ldr	r3, [r7, #4]
 8014a7a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	8b5b      	ldrh	r3, [r3, #26]
 8014a82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014a86:	2b00      	cmp	r3, #0
 8014a88:	d035      	beq.n	8014af6 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8014a8a:	687b      	ldr	r3, [r7, #4]
 8014a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014a8e:	2b00      	cmp	r3, #0
 8014a90:	d118      	bne.n	8014ac4 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	d00c      	beq.n	8014ab4 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014aa2:	68db      	ldr	r3, [r3, #12]
 8014aa4:	685b      	ldr	r3, [r3, #4]
 8014aa6:	4618      	mov	r0, r3
 8014aa8:	f7fa ff76 	bl	800f998 <lwip_htonl>
 8014aac:	4603      	mov	r3, r0
 8014aae:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8014ab0:	2b00      	cmp	r3, #0
 8014ab2:	dc20      	bgt.n	8014af6 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8014ab4:	687b      	ldr	r3, [r7, #4]
 8014ab6:	8b5b      	ldrh	r3, [r3, #26]
 8014ab8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8014abc:	b29a      	uxth	r2, r3
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014ac2:	e018      	b.n	8014af6 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014acc:	68db      	ldr	r3, [r3, #12]
 8014ace:	685b      	ldr	r3, [r3, #4]
 8014ad0:	4618      	mov	r0, r3
 8014ad2:	f7fa ff61 	bl	800f998 <lwip_htonl>
 8014ad6:	4603      	mov	r3, r0
 8014ad8:	1ae3      	subs	r3, r4, r3
 8014ada:	2b00      	cmp	r3, #0
 8014adc:	dc0b      	bgt.n	8014af6 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	8b5b      	ldrh	r3, [r3, #26]
 8014ae2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8014ae6:	b29a      	uxth	r2, r3
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014aec:	e003      	b.n	8014af6 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8014aee:	6878      	ldr	r0, [r7, #4]
 8014af0:	f001 ff72 	bl	80169d8 <tcp_send_empty_ack>
 8014af4:	e000      	b.n	8014af8 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014af6:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	d05b      	beq.n	8014bb8 <tcp_receive+0x50c>
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014b04:	4b60      	ldr	r3, [pc, #384]	@ (8014c88 <tcp_receive+0x5dc>)
 8014b06:	681b      	ldr	r3, [r3, #0]
 8014b08:	1ad3      	subs	r3, r2, r3
 8014b0a:	2b00      	cmp	r3, #0
 8014b0c:	da54      	bge.n	8014bb8 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8014b0e:	4b5f      	ldr	r3, [pc, #380]	@ (8014c8c <tcp_receive+0x5e0>)
 8014b10:	681b      	ldr	r3, [r3, #0]
 8014b12:	b29a      	uxth	r2, r3
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014b18:	b29b      	uxth	r3, r3
 8014b1a:	1ad3      	subs	r3, r2, r3
 8014b1c:	b29b      	uxth	r3, r3
 8014b1e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8014b22:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8014b26:	687b      	ldr	r3, [r7, #4]
 8014b28:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014b2c:	10db      	asrs	r3, r3, #3
 8014b2e:	b21b      	sxth	r3, r3
 8014b30:	b29b      	uxth	r3, r3
 8014b32:	1ad3      	subs	r3, r2, r3
 8014b34:	b29b      	uxth	r3, r3
 8014b36:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 8014b3a:	687b      	ldr	r3, [r7, #4]
 8014b3c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014b40:	b29a      	uxth	r2, r3
 8014b42:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8014b46:	4413      	add	r3, r2
 8014b48:	b29b      	uxth	r3, r3
 8014b4a:	b21a      	sxth	r2, r3
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 8014b50:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	da05      	bge.n	8014b64 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8014b58:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8014b5c:	425b      	negs	r3, r3
 8014b5e:	b29b      	uxth	r3, r3
 8014b60:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8014b64:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8014b68:	687b      	ldr	r3, [r7, #4]
 8014b6a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8014b6e:	109b      	asrs	r3, r3, #2
 8014b70:	b21b      	sxth	r3, r3
 8014b72:	b29b      	uxth	r3, r3
 8014b74:	1ad3      	subs	r3, r2, r3
 8014b76:	b29b      	uxth	r3, r3
 8014b78:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8014b7c:	687b      	ldr	r3, [r7, #4]
 8014b7e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8014b82:	b29a      	uxth	r2, r3
 8014b84:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8014b88:	4413      	add	r3, r2
 8014b8a:	b29b      	uxth	r3, r3
 8014b8c:	b21a      	sxth	r2, r3
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014b92:	687b      	ldr	r3, [r7, #4]
 8014b94:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014b98:	10db      	asrs	r3, r3, #3
 8014b9a:	b21b      	sxth	r3, r3
 8014b9c:	b29a      	uxth	r2, r3
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8014ba4:	b29b      	uxth	r3, r3
 8014ba6:	4413      	add	r3, r2
 8014ba8:	b29b      	uxth	r3, r3
 8014baa:	b21a      	sxth	r2, r3
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8014bb2:	687b      	ldr	r3, [r7, #4]
 8014bb4:	2200      	movs	r2, #0
 8014bb6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8014bb8:	4b35      	ldr	r3, [pc, #212]	@ (8014c90 <tcp_receive+0x5e4>)
 8014bba:	881b      	ldrh	r3, [r3, #0]
 8014bbc:	2b00      	cmp	r3, #0
 8014bbe:	f000 84df 	beq.w	8015580 <tcp_receive+0xed4>
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	7d1b      	ldrb	r3, [r3, #20]
 8014bc6:	2b06      	cmp	r3, #6
 8014bc8:	f200 84da 	bhi.w	8015580 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014bcc:	687b      	ldr	r3, [r7, #4]
 8014bce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014bd0:	4b30      	ldr	r3, [pc, #192]	@ (8014c94 <tcp_receive+0x5e8>)
 8014bd2:	681b      	ldr	r3, [r3, #0]
 8014bd4:	1ad3      	subs	r3, r2, r3
 8014bd6:	3b01      	subs	r3, #1
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	f2c0 808f 	blt.w	8014cfc <tcp_receive+0x650>
 8014bde:	687b      	ldr	r3, [r7, #4]
 8014be0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014be2:	4b2b      	ldr	r3, [pc, #172]	@ (8014c90 <tcp_receive+0x5e4>)
 8014be4:	881b      	ldrh	r3, [r3, #0]
 8014be6:	4619      	mov	r1, r3
 8014be8:	4b2a      	ldr	r3, [pc, #168]	@ (8014c94 <tcp_receive+0x5e8>)
 8014bea:	681b      	ldr	r3, [r3, #0]
 8014bec:	440b      	add	r3, r1
 8014bee:	1ad3      	subs	r3, r2, r3
 8014bf0:	3301      	adds	r3, #1
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	f300 8082 	bgt.w	8014cfc <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8014bf8:	4b27      	ldr	r3, [pc, #156]	@ (8014c98 <tcp_receive+0x5ec>)
 8014bfa:	685b      	ldr	r3, [r3, #4]
 8014bfc:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014c02:	4b24      	ldr	r3, [pc, #144]	@ (8014c94 <tcp_receive+0x5e8>)
 8014c04:	681b      	ldr	r3, [r3, #0]
 8014c06:	1ad3      	subs	r3, r2, r3
 8014c08:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 8014c0a:	4b23      	ldr	r3, [pc, #140]	@ (8014c98 <tcp_receive+0x5ec>)
 8014c0c:	685b      	ldr	r3, [r3, #4]
 8014c0e:	2b00      	cmp	r3, #0
 8014c10:	d106      	bne.n	8014c20 <tcp_receive+0x574>
 8014c12:	4b22      	ldr	r3, [pc, #136]	@ (8014c9c <tcp_receive+0x5f0>)
 8014c14:	f240 5294 	movw	r2, #1428	@ 0x594
 8014c18:	4921      	ldr	r1, [pc, #132]	@ (8014ca0 <tcp_receive+0x5f4>)
 8014c1a:	4822      	ldr	r0, [pc, #136]	@ (8014ca4 <tcp_receive+0x5f8>)
 8014c1c:	f005 fb9a 	bl	801a354 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8014c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c22:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8014c26:	4293      	cmp	r3, r2
 8014c28:	d906      	bls.n	8014c38 <tcp_receive+0x58c>
 8014c2a:	4b1c      	ldr	r3, [pc, #112]	@ (8014c9c <tcp_receive+0x5f0>)
 8014c2c:	f240 5295 	movw	r2, #1429	@ 0x595
 8014c30:	491d      	ldr	r1, [pc, #116]	@ (8014ca8 <tcp_receive+0x5fc>)
 8014c32:	481c      	ldr	r0, [pc, #112]	@ (8014ca4 <tcp_receive+0x5f8>)
 8014c34:	f005 fb8e 	bl	801a354 <iprintf>
      off = (u16_t)off32;
 8014c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c3a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8014c3e:	4b16      	ldr	r3, [pc, #88]	@ (8014c98 <tcp_receive+0x5ec>)
 8014c40:	685b      	ldr	r3, [r3, #4]
 8014c42:	891b      	ldrh	r3, [r3, #8]
 8014c44:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014c48:	429a      	cmp	r2, r3
 8014c4a:	d906      	bls.n	8014c5a <tcp_receive+0x5ae>
 8014c4c:	4b13      	ldr	r3, [pc, #76]	@ (8014c9c <tcp_receive+0x5f0>)
 8014c4e:	f240 5297 	movw	r2, #1431	@ 0x597
 8014c52:	4916      	ldr	r1, [pc, #88]	@ (8014cac <tcp_receive+0x600>)
 8014c54:	4813      	ldr	r0, [pc, #76]	@ (8014ca4 <tcp_receive+0x5f8>)
 8014c56:	f005 fb7d 	bl	801a354 <iprintf>
      inseg.len -= off;
 8014c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8014c98 <tcp_receive+0x5ec>)
 8014c5c:	891a      	ldrh	r2, [r3, #8]
 8014c5e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014c62:	1ad3      	subs	r3, r2, r3
 8014c64:	b29a      	uxth	r2, r3
 8014c66:	4b0c      	ldr	r3, [pc, #48]	@ (8014c98 <tcp_receive+0x5ec>)
 8014c68:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8014c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8014c98 <tcp_receive+0x5ec>)
 8014c6c:	685b      	ldr	r3, [r3, #4]
 8014c6e:	891a      	ldrh	r2, [r3, #8]
 8014c70:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014c74:	1ad3      	subs	r3, r2, r3
 8014c76:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8014c78:	e02a      	b.n	8014cd0 <tcp_receive+0x624>
 8014c7a:	bf00      	nop
 8014c7c:	0801c9e0 	.word	0x0801c9e0
 8014c80:	0801c9e8 	.word	0x0801c9e8
 8014c84:	24014bb4 	.word	0x24014bb4
 8014c88:	24014bb0 	.word	0x24014bb0
 8014c8c:	24014b74 	.word	0x24014b74
 8014c90:	24014bb6 	.word	0x24014bb6
 8014c94:	24014bac 	.word	0x24014bac
 8014c98:	24014b8c 	.word	0x24014b8c
 8014c9c:	0801c678 	.word	0x0801c678
 8014ca0:	0801c9f0 	.word	0x0801c9f0
 8014ca4:	0801c6c4 	.word	0x0801c6c4
 8014ca8:	0801ca00 	.word	0x0801ca00
 8014cac:	0801ca10 	.word	0x0801ca10
        off -= p->len;
 8014cb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014cb2:	895b      	ldrh	r3, [r3, #10]
 8014cb4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014cb8:	1ad3      	subs	r3, r2, r3
 8014cba:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8014cbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014cc0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8014cc2:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8014cc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014cc6:	2200      	movs	r2, #0
 8014cc8:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8014cca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014ccc:	681b      	ldr	r3, [r3, #0]
 8014cce:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8014cd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014cd2:	895b      	ldrh	r3, [r3, #10]
 8014cd4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014cd8:	429a      	cmp	r2, r3
 8014cda:	d8e9      	bhi.n	8014cb0 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8014cdc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014ce0:	4619      	mov	r1, r3
 8014ce2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8014ce4:	f7fc fa6e 	bl	80111c4 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014cec:	4a90      	ldr	r2, [pc, #576]	@ (8014f30 <tcp_receive+0x884>)
 8014cee:	6013      	str	r3, [r2, #0]
 8014cf0:	4b90      	ldr	r3, [pc, #576]	@ (8014f34 <tcp_receive+0x888>)
 8014cf2:	68db      	ldr	r3, [r3, #12]
 8014cf4:	4a8e      	ldr	r2, [pc, #568]	@ (8014f30 <tcp_receive+0x884>)
 8014cf6:	6812      	ldr	r2, [r2, #0]
 8014cf8:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014cfa:	e00d      	b.n	8014d18 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8014cfc:	4b8c      	ldr	r3, [pc, #560]	@ (8014f30 <tcp_receive+0x884>)
 8014cfe:	681a      	ldr	r2, [r3, #0]
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014d04:	1ad3      	subs	r3, r2, r3
 8014d06:	2b00      	cmp	r3, #0
 8014d08:	da06      	bge.n	8014d18 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	8b5b      	ldrh	r3, [r3, #26]
 8014d0e:	f043 0302 	orr.w	r3, r3, #2
 8014d12:	b29a      	uxth	r2, r3
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014d18:	4b85      	ldr	r3, [pc, #532]	@ (8014f30 <tcp_receive+0x884>)
 8014d1a:	681a      	ldr	r2, [r3, #0]
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014d20:	1ad3      	subs	r3, r2, r3
 8014d22:	2b00      	cmp	r3, #0
 8014d24:	f2c0 8427 	blt.w	8015576 <tcp_receive+0xeca>
 8014d28:	4b81      	ldr	r3, [pc, #516]	@ (8014f30 <tcp_receive+0x884>)
 8014d2a:	681a      	ldr	r2, [r3, #0]
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014d30:	6879      	ldr	r1, [r7, #4]
 8014d32:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8014d34:	440b      	add	r3, r1
 8014d36:	1ad3      	subs	r3, r2, r3
 8014d38:	3301      	adds	r3, #1
 8014d3a:	2b00      	cmp	r3, #0
 8014d3c:	f300 841b 	bgt.w	8015576 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014d44:	4b7a      	ldr	r3, [pc, #488]	@ (8014f30 <tcp_receive+0x884>)
 8014d46:	681b      	ldr	r3, [r3, #0]
 8014d48:	429a      	cmp	r2, r3
 8014d4a:	f040 8298 	bne.w	801527e <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8014d4e:	4b79      	ldr	r3, [pc, #484]	@ (8014f34 <tcp_receive+0x888>)
 8014d50:	891c      	ldrh	r4, [r3, #8]
 8014d52:	4b78      	ldr	r3, [pc, #480]	@ (8014f34 <tcp_receive+0x888>)
 8014d54:	68db      	ldr	r3, [r3, #12]
 8014d56:	899b      	ldrh	r3, [r3, #12]
 8014d58:	b29b      	uxth	r3, r3
 8014d5a:	4618      	mov	r0, r3
 8014d5c:	f7fa fe06 	bl	800f96c <lwip_htons>
 8014d60:	4603      	mov	r3, r0
 8014d62:	b2db      	uxtb	r3, r3
 8014d64:	f003 0303 	and.w	r3, r3, #3
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	d001      	beq.n	8014d70 <tcp_receive+0x6c4>
 8014d6c:	2301      	movs	r3, #1
 8014d6e:	e000      	b.n	8014d72 <tcp_receive+0x6c6>
 8014d70:	2300      	movs	r3, #0
 8014d72:	4423      	add	r3, r4
 8014d74:	b29a      	uxth	r2, r3
 8014d76:	4b70      	ldr	r3, [pc, #448]	@ (8014f38 <tcp_receive+0x88c>)
 8014d78:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8014d7a:	687b      	ldr	r3, [r7, #4]
 8014d7c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8014d7e:	4b6e      	ldr	r3, [pc, #440]	@ (8014f38 <tcp_receive+0x88c>)
 8014d80:	881b      	ldrh	r3, [r3, #0]
 8014d82:	429a      	cmp	r2, r3
 8014d84:	d274      	bcs.n	8014e70 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014d86:	4b6b      	ldr	r3, [pc, #428]	@ (8014f34 <tcp_receive+0x888>)
 8014d88:	68db      	ldr	r3, [r3, #12]
 8014d8a:	899b      	ldrh	r3, [r3, #12]
 8014d8c:	b29b      	uxth	r3, r3
 8014d8e:	4618      	mov	r0, r3
 8014d90:	f7fa fdec 	bl	800f96c <lwip_htons>
 8014d94:	4603      	mov	r3, r0
 8014d96:	b2db      	uxtb	r3, r3
 8014d98:	f003 0301 	and.w	r3, r3, #1
 8014d9c:	2b00      	cmp	r3, #0
 8014d9e:	d01e      	beq.n	8014dde <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8014da0:	4b64      	ldr	r3, [pc, #400]	@ (8014f34 <tcp_receive+0x888>)
 8014da2:	68db      	ldr	r3, [r3, #12]
 8014da4:	899b      	ldrh	r3, [r3, #12]
 8014da6:	b29b      	uxth	r3, r3
 8014da8:	b21b      	sxth	r3, r3
 8014daa:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8014dae:	b21c      	sxth	r4, r3
 8014db0:	4b60      	ldr	r3, [pc, #384]	@ (8014f34 <tcp_receive+0x888>)
 8014db2:	68db      	ldr	r3, [r3, #12]
 8014db4:	899b      	ldrh	r3, [r3, #12]
 8014db6:	b29b      	uxth	r3, r3
 8014db8:	4618      	mov	r0, r3
 8014dba:	f7fa fdd7 	bl	800f96c <lwip_htons>
 8014dbe:	4603      	mov	r3, r0
 8014dc0:	b2db      	uxtb	r3, r3
 8014dc2:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8014dc6:	b29b      	uxth	r3, r3
 8014dc8:	4618      	mov	r0, r3
 8014dca:	f7fa fdcf 	bl	800f96c <lwip_htons>
 8014dce:	4603      	mov	r3, r0
 8014dd0:	b21b      	sxth	r3, r3
 8014dd2:	4323      	orrs	r3, r4
 8014dd4:	b21a      	sxth	r2, r3
 8014dd6:	4b57      	ldr	r3, [pc, #348]	@ (8014f34 <tcp_receive+0x888>)
 8014dd8:	68db      	ldr	r3, [r3, #12]
 8014dda:	b292      	uxth	r2, r2
 8014ddc:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8014de2:	4b54      	ldr	r3, [pc, #336]	@ (8014f34 <tcp_receive+0x888>)
 8014de4:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014de6:	4b53      	ldr	r3, [pc, #332]	@ (8014f34 <tcp_receive+0x888>)
 8014de8:	68db      	ldr	r3, [r3, #12]
 8014dea:	899b      	ldrh	r3, [r3, #12]
 8014dec:	b29b      	uxth	r3, r3
 8014dee:	4618      	mov	r0, r3
 8014df0:	f7fa fdbc 	bl	800f96c <lwip_htons>
 8014df4:	4603      	mov	r3, r0
 8014df6:	b2db      	uxtb	r3, r3
 8014df8:	f003 0302 	and.w	r3, r3, #2
 8014dfc:	2b00      	cmp	r3, #0
 8014dfe:	d005      	beq.n	8014e0c <tcp_receive+0x760>
            inseg.len -= 1;
 8014e00:	4b4c      	ldr	r3, [pc, #304]	@ (8014f34 <tcp_receive+0x888>)
 8014e02:	891b      	ldrh	r3, [r3, #8]
 8014e04:	3b01      	subs	r3, #1
 8014e06:	b29a      	uxth	r2, r3
 8014e08:	4b4a      	ldr	r3, [pc, #296]	@ (8014f34 <tcp_receive+0x888>)
 8014e0a:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8014e0c:	4b49      	ldr	r3, [pc, #292]	@ (8014f34 <tcp_receive+0x888>)
 8014e0e:	685b      	ldr	r3, [r3, #4]
 8014e10:	4a48      	ldr	r2, [pc, #288]	@ (8014f34 <tcp_receive+0x888>)
 8014e12:	8912      	ldrh	r2, [r2, #8]
 8014e14:	4611      	mov	r1, r2
 8014e16:	4618      	mov	r0, r3
 8014e18:	f7fc f8d4 	bl	8010fc4 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8014e1c:	4b45      	ldr	r3, [pc, #276]	@ (8014f34 <tcp_receive+0x888>)
 8014e1e:	891c      	ldrh	r4, [r3, #8]
 8014e20:	4b44      	ldr	r3, [pc, #272]	@ (8014f34 <tcp_receive+0x888>)
 8014e22:	68db      	ldr	r3, [r3, #12]
 8014e24:	899b      	ldrh	r3, [r3, #12]
 8014e26:	b29b      	uxth	r3, r3
 8014e28:	4618      	mov	r0, r3
 8014e2a:	f7fa fd9f 	bl	800f96c <lwip_htons>
 8014e2e:	4603      	mov	r3, r0
 8014e30:	b2db      	uxtb	r3, r3
 8014e32:	f003 0303 	and.w	r3, r3, #3
 8014e36:	2b00      	cmp	r3, #0
 8014e38:	d001      	beq.n	8014e3e <tcp_receive+0x792>
 8014e3a:	2301      	movs	r3, #1
 8014e3c:	e000      	b.n	8014e40 <tcp_receive+0x794>
 8014e3e:	2300      	movs	r3, #0
 8014e40:	4423      	add	r3, r4
 8014e42:	b29a      	uxth	r2, r3
 8014e44:	4b3c      	ldr	r3, [pc, #240]	@ (8014f38 <tcp_receive+0x88c>)
 8014e46:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014e48:	4b3b      	ldr	r3, [pc, #236]	@ (8014f38 <tcp_receive+0x88c>)
 8014e4a:	881b      	ldrh	r3, [r3, #0]
 8014e4c:	461a      	mov	r2, r3
 8014e4e:	4b38      	ldr	r3, [pc, #224]	@ (8014f30 <tcp_receive+0x884>)
 8014e50:	681b      	ldr	r3, [r3, #0]
 8014e52:	441a      	add	r2, r3
 8014e54:	687b      	ldr	r3, [r7, #4]
 8014e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014e58:	6879      	ldr	r1, [r7, #4]
 8014e5a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8014e5c:	440b      	add	r3, r1
 8014e5e:	429a      	cmp	r2, r3
 8014e60:	d006      	beq.n	8014e70 <tcp_receive+0x7c4>
 8014e62:	4b36      	ldr	r3, [pc, #216]	@ (8014f3c <tcp_receive+0x890>)
 8014e64:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8014e68:	4935      	ldr	r1, [pc, #212]	@ (8014f40 <tcp_receive+0x894>)
 8014e6a:	4836      	ldr	r0, [pc, #216]	@ (8014f44 <tcp_receive+0x898>)
 8014e6c:	f005 fa72 	bl	801a354 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8014e70:	687b      	ldr	r3, [r7, #4]
 8014e72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014e74:	2b00      	cmp	r3, #0
 8014e76:	f000 80e6 	beq.w	8015046 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014e7a:	4b2e      	ldr	r3, [pc, #184]	@ (8014f34 <tcp_receive+0x888>)
 8014e7c:	68db      	ldr	r3, [r3, #12]
 8014e7e:	899b      	ldrh	r3, [r3, #12]
 8014e80:	b29b      	uxth	r3, r3
 8014e82:	4618      	mov	r0, r3
 8014e84:	f7fa fd72 	bl	800f96c <lwip_htons>
 8014e88:	4603      	mov	r3, r0
 8014e8a:	b2db      	uxtb	r3, r3
 8014e8c:	f003 0301 	and.w	r3, r3, #1
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	d010      	beq.n	8014eb6 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8014e94:	e00a      	b.n	8014eac <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8014e96:	687b      	ldr	r3, [r7, #4]
 8014e98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014e9a:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014ea0:	681a      	ldr	r2, [r3, #0]
 8014ea2:	687b      	ldr	r3, [r7, #4]
 8014ea4:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8014ea6:	68f8      	ldr	r0, [r7, #12]
 8014ea8:	f7fd fd93 	bl	80129d2 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d1f0      	bne.n	8014e96 <tcp_receive+0x7ea>
 8014eb4:	e0c7      	b.n	8015046 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8014ebc:	e051      	b.n	8014f62 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014ebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014ec0:	68db      	ldr	r3, [r3, #12]
 8014ec2:	899b      	ldrh	r3, [r3, #12]
 8014ec4:	b29b      	uxth	r3, r3
 8014ec6:	4618      	mov	r0, r3
 8014ec8:	f7fa fd50 	bl	800f96c <lwip_htons>
 8014ecc:	4603      	mov	r3, r0
 8014ece:	b2db      	uxtb	r3, r3
 8014ed0:	f003 0301 	and.w	r3, r3, #1
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	d03c      	beq.n	8014f52 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8014ed8:	4b16      	ldr	r3, [pc, #88]	@ (8014f34 <tcp_receive+0x888>)
 8014eda:	68db      	ldr	r3, [r3, #12]
 8014edc:	899b      	ldrh	r3, [r3, #12]
 8014ede:	b29b      	uxth	r3, r3
 8014ee0:	4618      	mov	r0, r3
 8014ee2:	f7fa fd43 	bl	800f96c <lwip_htons>
 8014ee6:	4603      	mov	r3, r0
 8014ee8:	b2db      	uxtb	r3, r3
 8014eea:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d12f      	bne.n	8014f52 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8014ef2:	4b10      	ldr	r3, [pc, #64]	@ (8014f34 <tcp_receive+0x888>)
 8014ef4:	68db      	ldr	r3, [r3, #12]
 8014ef6:	899b      	ldrh	r3, [r3, #12]
 8014ef8:	b29c      	uxth	r4, r3
 8014efa:	2001      	movs	r0, #1
 8014efc:	f7fa fd36 	bl	800f96c <lwip_htons>
 8014f00:	4603      	mov	r3, r0
 8014f02:	461a      	mov	r2, r3
 8014f04:	4b0b      	ldr	r3, [pc, #44]	@ (8014f34 <tcp_receive+0x888>)
 8014f06:	68db      	ldr	r3, [r3, #12]
 8014f08:	4322      	orrs	r2, r4
 8014f0a:	b292      	uxth	r2, r2
 8014f0c:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8014f0e:	4b09      	ldr	r3, [pc, #36]	@ (8014f34 <tcp_receive+0x888>)
 8014f10:	891c      	ldrh	r4, [r3, #8]
 8014f12:	4b08      	ldr	r3, [pc, #32]	@ (8014f34 <tcp_receive+0x888>)
 8014f14:	68db      	ldr	r3, [r3, #12]
 8014f16:	899b      	ldrh	r3, [r3, #12]
 8014f18:	b29b      	uxth	r3, r3
 8014f1a:	4618      	mov	r0, r3
 8014f1c:	f7fa fd26 	bl	800f96c <lwip_htons>
 8014f20:	4603      	mov	r3, r0
 8014f22:	b2db      	uxtb	r3, r3
 8014f24:	f003 0303 	and.w	r3, r3, #3
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	d00d      	beq.n	8014f48 <tcp_receive+0x89c>
 8014f2c:	2301      	movs	r3, #1
 8014f2e:	e00c      	b.n	8014f4a <tcp_receive+0x89e>
 8014f30:	24014bac 	.word	0x24014bac
 8014f34:	24014b8c 	.word	0x24014b8c
 8014f38:	24014bb6 	.word	0x24014bb6
 8014f3c:	0801c678 	.word	0x0801c678
 8014f40:	0801ca20 	.word	0x0801ca20
 8014f44:	0801c6c4 	.word	0x0801c6c4
 8014f48:	2300      	movs	r3, #0
 8014f4a:	4423      	add	r3, r4
 8014f4c:	b29a      	uxth	r2, r3
 8014f4e:	4b98      	ldr	r3, [pc, #608]	@ (80151b0 <tcp_receive+0xb04>)
 8014f50:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8014f52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014f54:	613b      	str	r3, [r7, #16]
              next = next->next;
 8014f56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014f58:	681b      	ldr	r3, [r3, #0]
 8014f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8014f5c:	6938      	ldr	r0, [r7, #16]
 8014f5e:	f7fd fd38 	bl	80129d2 <tcp_seg_free>
            while (next &&
 8014f62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014f64:	2b00      	cmp	r3, #0
 8014f66:	d00e      	beq.n	8014f86 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8014f68:	4b91      	ldr	r3, [pc, #580]	@ (80151b0 <tcp_receive+0xb04>)
 8014f6a:	881b      	ldrh	r3, [r3, #0]
 8014f6c:	461a      	mov	r2, r3
 8014f6e:	4b91      	ldr	r3, [pc, #580]	@ (80151b4 <tcp_receive+0xb08>)
 8014f70:	681b      	ldr	r3, [r3, #0]
 8014f72:	441a      	add	r2, r3
 8014f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014f76:	68db      	ldr	r3, [r3, #12]
 8014f78:	685b      	ldr	r3, [r3, #4]
 8014f7a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014f7c:	8909      	ldrh	r1, [r1, #8]
 8014f7e:	440b      	add	r3, r1
 8014f80:	1ad3      	subs	r3, r2, r3
            while (next &&
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	da9b      	bge.n	8014ebe <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8014f86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d059      	beq.n	8015040 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8014f8c:	4b88      	ldr	r3, [pc, #544]	@ (80151b0 <tcp_receive+0xb04>)
 8014f8e:	881b      	ldrh	r3, [r3, #0]
 8014f90:	461a      	mov	r2, r3
 8014f92:	4b88      	ldr	r3, [pc, #544]	@ (80151b4 <tcp_receive+0xb08>)
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	441a      	add	r2, r3
 8014f98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014f9a:	68db      	ldr	r3, [r3, #12]
 8014f9c:	685b      	ldr	r3, [r3, #4]
 8014f9e:	1ad3      	subs	r3, r2, r3
            if (next &&
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	dd4d      	ble.n	8015040 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8014fa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014fa6:	68db      	ldr	r3, [r3, #12]
 8014fa8:	685b      	ldr	r3, [r3, #4]
 8014faa:	b29a      	uxth	r2, r3
 8014fac:	4b81      	ldr	r3, [pc, #516]	@ (80151b4 <tcp_receive+0xb08>)
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	b29b      	uxth	r3, r3
 8014fb2:	1ad3      	subs	r3, r2, r3
 8014fb4:	b29a      	uxth	r2, r3
 8014fb6:	4b80      	ldr	r3, [pc, #512]	@ (80151b8 <tcp_receive+0xb0c>)
 8014fb8:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014fba:	4b7f      	ldr	r3, [pc, #508]	@ (80151b8 <tcp_receive+0xb0c>)
 8014fbc:	68db      	ldr	r3, [r3, #12]
 8014fbe:	899b      	ldrh	r3, [r3, #12]
 8014fc0:	b29b      	uxth	r3, r3
 8014fc2:	4618      	mov	r0, r3
 8014fc4:	f7fa fcd2 	bl	800f96c <lwip_htons>
 8014fc8:	4603      	mov	r3, r0
 8014fca:	b2db      	uxtb	r3, r3
 8014fcc:	f003 0302 	and.w	r3, r3, #2
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d005      	beq.n	8014fe0 <tcp_receive+0x934>
                inseg.len -= 1;
 8014fd4:	4b78      	ldr	r3, [pc, #480]	@ (80151b8 <tcp_receive+0xb0c>)
 8014fd6:	891b      	ldrh	r3, [r3, #8]
 8014fd8:	3b01      	subs	r3, #1
 8014fda:	b29a      	uxth	r2, r3
 8014fdc:	4b76      	ldr	r3, [pc, #472]	@ (80151b8 <tcp_receive+0xb0c>)
 8014fde:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8014fe0:	4b75      	ldr	r3, [pc, #468]	@ (80151b8 <tcp_receive+0xb0c>)
 8014fe2:	685b      	ldr	r3, [r3, #4]
 8014fe4:	4a74      	ldr	r2, [pc, #464]	@ (80151b8 <tcp_receive+0xb0c>)
 8014fe6:	8912      	ldrh	r2, [r2, #8]
 8014fe8:	4611      	mov	r1, r2
 8014fea:	4618      	mov	r0, r3
 8014fec:	f7fb ffea 	bl	8010fc4 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8014ff0:	4b71      	ldr	r3, [pc, #452]	@ (80151b8 <tcp_receive+0xb0c>)
 8014ff2:	891c      	ldrh	r4, [r3, #8]
 8014ff4:	4b70      	ldr	r3, [pc, #448]	@ (80151b8 <tcp_receive+0xb0c>)
 8014ff6:	68db      	ldr	r3, [r3, #12]
 8014ff8:	899b      	ldrh	r3, [r3, #12]
 8014ffa:	b29b      	uxth	r3, r3
 8014ffc:	4618      	mov	r0, r3
 8014ffe:	f7fa fcb5 	bl	800f96c <lwip_htons>
 8015002:	4603      	mov	r3, r0
 8015004:	b2db      	uxtb	r3, r3
 8015006:	f003 0303 	and.w	r3, r3, #3
 801500a:	2b00      	cmp	r3, #0
 801500c:	d001      	beq.n	8015012 <tcp_receive+0x966>
 801500e:	2301      	movs	r3, #1
 8015010:	e000      	b.n	8015014 <tcp_receive+0x968>
 8015012:	2300      	movs	r3, #0
 8015014:	4423      	add	r3, r4
 8015016:	b29a      	uxth	r2, r3
 8015018:	4b65      	ldr	r3, [pc, #404]	@ (80151b0 <tcp_receive+0xb04>)
 801501a:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801501c:	4b64      	ldr	r3, [pc, #400]	@ (80151b0 <tcp_receive+0xb04>)
 801501e:	881b      	ldrh	r3, [r3, #0]
 8015020:	461a      	mov	r2, r3
 8015022:	4b64      	ldr	r3, [pc, #400]	@ (80151b4 <tcp_receive+0xb08>)
 8015024:	681b      	ldr	r3, [r3, #0]
 8015026:	441a      	add	r2, r3
 8015028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801502a:	68db      	ldr	r3, [r3, #12]
 801502c:	685b      	ldr	r3, [r3, #4]
 801502e:	429a      	cmp	r2, r3
 8015030:	d006      	beq.n	8015040 <tcp_receive+0x994>
 8015032:	4b62      	ldr	r3, [pc, #392]	@ (80151bc <tcp_receive+0xb10>)
 8015034:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8015038:	4961      	ldr	r1, [pc, #388]	@ (80151c0 <tcp_receive+0xb14>)
 801503a:	4862      	ldr	r0, [pc, #392]	@ (80151c4 <tcp_receive+0xb18>)
 801503c:	f005 f98a 	bl	801a354 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8015040:	687b      	ldr	r3, [r7, #4]
 8015042:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8015044:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8015046:	4b5a      	ldr	r3, [pc, #360]	@ (80151b0 <tcp_receive+0xb04>)
 8015048:	881b      	ldrh	r3, [r3, #0]
 801504a:	461a      	mov	r2, r3
 801504c:	4b59      	ldr	r3, [pc, #356]	@ (80151b4 <tcp_receive+0xb08>)
 801504e:	681b      	ldr	r3, [r3, #0]
 8015050:	441a      	add	r2, r3
 8015052:	687b      	ldr	r3, [r7, #4]
 8015054:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8015056:	687b      	ldr	r3, [r7, #4]
 8015058:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801505a:	4b55      	ldr	r3, [pc, #340]	@ (80151b0 <tcp_receive+0xb04>)
 801505c:	881b      	ldrh	r3, [r3, #0]
 801505e:	429a      	cmp	r2, r3
 8015060:	d206      	bcs.n	8015070 <tcp_receive+0x9c4>
 8015062:	4b56      	ldr	r3, [pc, #344]	@ (80151bc <tcp_receive+0xb10>)
 8015064:	f240 6207 	movw	r2, #1543	@ 0x607
 8015068:	4957      	ldr	r1, [pc, #348]	@ (80151c8 <tcp_receive+0xb1c>)
 801506a:	4856      	ldr	r0, [pc, #344]	@ (80151c4 <tcp_receive+0xb18>)
 801506c:	f005 f972 	bl	801a354 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8015070:	687b      	ldr	r3, [r7, #4]
 8015072:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8015074:	4b4e      	ldr	r3, [pc, #312]	@ (80151b0 <tcp_receive+0xb04>)
 8015076:	881b      	ldrh	r3, [r3, #0]
 8015078:	1ad3      	subs	r3, r2, r3
 801507a:	b29a      	uxth	r2, r3
 801507c:	687b      	ldr	r3, [r7, #4]
 801507e:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8015080:	6878      	ldr	r0, [r7, #4]
 8015082:	f7fc ffc1 	bl	8012008 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8015086:	4b4c      	ldr	r3, [pc, #304]	@ (80151b8 <tcp_receive+0xb0c>)
 8015088:	685b      	ldr	r3, [r3, #4]
 801508a:	891b      	ldrh	r3, [r3, #8]
 801508c:	2b00      	cmp	r3, #0
 801508e:	d006      	beq.n	801509e <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8015090:	4b49      	ldr	r3, [pc, #292]	@ (80151b8 <tcp_receive+0xb0c>)
 8015092:	685b      	ldr	r3, [r3, #4]
 8015094:	4a4d      	ldr	r2, [pc, #308]	@ (80151cc <tcp_receive+0xb20>)
 8015096:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8015098:	4b47      	ldr	r3, [pc, #284]	@ (80151b8 <tcp_receive+0xb0c>)
 801509a:	2200      	movs	r2, #0
 801509c:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801509e:	4b46      	ldr	r3, [pc, #280]	@ (80151b8 <tcp_receive+0xb0c>)
 80150a0:	68db      	ldr	r3, [r3, #12]
 80150a2:	899b      	ldrh	r3, [r3, #12]
 80150a4:	b29b      	uxth	r3, r3
 80150a6:	4618      	mov	r0, r3
 80150a8:	f7fa fc60 	bl	800f96c <lwip_htons>
 80150ac:	4603      	mov	r3, r0
 80150ae:	b2db      	uxtb	r3, r3
 80150b0:	f003 0301 	and.w	r3, r3, #1
 80150b4:	2b00      	cmp	r3, #0
 80150b6:	f000 80b8 	beq.w	801522a <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 80150ba:	4b45      	ldr	r3, [pc, #276]	@ (80151d0 <tcp_receive+0xb24>)
 80150bc:	781b      	ldrb	r3, [r3, #0]
 80150be:	f043 0320 	orr.w	r3, r3, #32
 80150c2:	b2da      	uxtb	r2, r3
 80150c4:	4b42      	ldr	r3, [pc, #264]	@ (80151d0 <tcp_receive+0xb24>)
 80150c6:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 80150c8:	e0af      	b.n	801522a <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80150ce:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 80150d0:	687b      	ldr	r3, [r7, #4]
 80150d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80150d4:	68db      	ldr	r3, [r3, #12]
 80150d6:	685b      	ldr	r3, [r3, #4]
 80150d8:	4a36      	ldr	r2, [pc, #216]	@ (80151b4 <tcp_receive+0xb08>)
 80150da:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 80150dc:	68bb      	ldr	r3, [r7, #8]
 80150de:	891b      	ldrh	r3, [r3, #8]
 80150e0:	461c      	mov	r4, r3
 80150e2:	68bb      	ldr	r3, [r7, #8]
 80150e4:	68db      	ldr	r3, [r3, #12]
 80150e6:	899b      	ldrh	r3, [r3, #12]
 80150e8:	b29b      	uxth	r3, r3
 80150ea:	4618      	mov	r0, r3
 80150ec:	f7fa fc3e 	bl	800f96c <lwip_htons>
 80150f0:	4603      	mov	r3, r0
 80150f2:	b2db      	uxtb	r3, r3
 80150f4:	f003 0303 	and.w	r3, r3, #3
 80150f8:	2b00      	cmp	r3, #0
 80150fa:	d001      	beq.n	8015100 <tcp_receive+0xa54>
 80150fc:	2301      	movs	r3, #1
 80150fe:	e000      	b.n	8015102 <tcp_receive+0xa56>
 8015100:	2300      	movs	r3, #0
 8015102:	191a      	adds	r2, r3, r4
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015108:	441a      	add	r2, r3
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801510e:	687b      	ldr	r3, [r7, #4]
 8015110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015112:	461c      	mov	r4, r3
 8015114:	68bb      	ldr	r3, [r7, #8]
 8015116:	891b      	ldrh	r3, [r3, #8]
 8015118:	461d      	mov	r5, r3
 801511a:	68bb      	ldr	r3, [r7, #8]
 801511c:	68db      	ldr	r3, [r3, #12]
 801511e:	899b      	ldrh	r3, [r3, #12]
 8015120:	b29b      	uxth	r3, r3
 8015122:	4618      	mov	r0, r3
 8015124:	f7fa fc22 	bl	800f96c <lwip_htons>
 8015128:	4603      	mov	r3, r0
 801512a:	b2db      	uxtb	r3, r3
 801512c:	f003 0303 	and.w	r3, r3, #3
 8015130:	2b00      	cmp	r3, #0
 8015132:	d001      	beq.n	8015138 <tcp_receive+0xa8c>
 8015134:	2301      	movs	r3, #1
 8015136:	e000      	b.n	801513a <tcp_receive+0xa8e>
 8015138:	2300      	movs	r3, #0
 801513a:	442b      	add	r3, r5
 801513c:	429c      	cmp	r4, r3
 801513e:	d206      	bcs.n	801514e <tcp_receive+0xaa2>
 8015140:	4b1e      	ldr	r3, [pc, #120]	@ (80151bc <tcp_receive+0xb10>)
 8015142:	f240 622b 	movw	r2, #1579	@ 0x62b
 8015146:	4923      	ldr	r1, [pc, #140]	@ (80151d4 <tcp_receive+0xb28>)
 8015148:	481e      	ldr	r0, [pc, #120]	@ (80151c4 <tcp_receive+0xb18>)
 801514a:	f005 f903 	bl	801a354 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801514e:	68bb      	ldr	r3, [r7, #8]
 8015150:	891b      	ldrh	r3, [r3, #8]
 8015152:	461c      	mov	r4, r3
 8015154:	68bb      	ldr	r3, [r7, #8]
 8015156:	68db      	ldr	r3, [r3, #12]
 8015158:	899b      	ldrh	r3, [r3, #12]
 801515a:	b29b      	uxth	r3, r3
 801515c:	4618      	mov	r0, r3
 801515e:	f7fa fc05 	bl	800f96c <lwip_htons>
 8015162:	4603      	mov	r3, r0
 8015164:	b2db      	uxtb	r3, r3
 8015166:	f003 0303 	and.w	r3, r3, #3
 801516a:	2b00      	cmp	r3, #0
 801516c:	d001      	beq.n	8015172 <tcp_receive+0xac6>
 801516e:	2301      	movs	r3, #1
 8015170:	e000      	b.n	8015174 <tcp_receive+0xac8>
 8015172:	2300      	movs	r3, #0
 8015174:	1919      	adds	r1, r3, r4
 8015176:	687b      	ldr	r3, [r7, #4]
 8015178:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801517a:	b28b      	uxth	r3, r1
 801517c:	1ad3      	subs	r3, r2, r3
 801517e:	b29a      	uxth	r2, r3
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8015184:	6878      	ldr	r0, [r7, #4]
 8015186:	f7fc ff3f 	bl	8012008 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801518a:	68bb      	ldr	r3, [r7, #8]
 801518c:	685b      	ldr	r3, [r3, #4]
 801518e:	891b      	ldrh	r3, [r3, #8]
 8015190:	2b00      	cmp	r3, #0
 8015192:	d028      	beq.n	80151e6 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8015194:	4b0d      	ldr	r3, [pc, #52]	@ (80151cc <tcp_receive+0xb20>)
 8015196:	681b      	ldr	r3, [r3, #0]
 8015198:	2b00      	cmp	r3, #0
 801519a:	d01d      	beq.n	80151d8 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801519c:	4b0b      	ldr	r3, [pc, #44]	@ (80151cc <tcp_receive+0xb20>)
 801519e:	681a      	ldr	r2, [r3, #0]
 80151a0:	68bb      	ldr	r3, [r7, #8]
 80151a2:	685b      	ldr	r3, [r3, #4]
 80151a4:	4619      	mov	r1, r3
 80151a6:	4610      	mov	r0, r2
 80151a8:	f7fc f960 	bl	801146c <pbuf_cat>
 80151ac:	e018      	b.n	80151e0 <tcp_receive+0xb34>
 80151ae:	bf00      	nop
 80151b0:	24014bb6 	.word	0x24014bb6
 80151b4:	24014bac 	.word	0x24014bac
 80151b8:	24014b8c 	.word	0x24014b8c
 80151bc:	0801c678 	.word	0x0801c678
 80151c0:	0801ca58 	.word	0x0801ca58
 80151c4:	0801c6c4 	.word	0x0801c6c4
 80151c8:	0801ca94 	.word	0x0801ca94
 80151cc:	24014bbc 	.word	0x24014bbc
 80151d0:	24014bb9 	.word	0x24014bb9
 80151d4:	0801cab4 	.word	0x0801cab4
            } else {
              recv_data = cseg->p;
 80151d8:	68bb      	ldr	r3, [r7, #8]
 80151da:	685b      	ldr	r3, [r3, #4]
 80151dc:	4a70      	ldr	r2, [pc, #448]	@ (80153a0 <tcp_receive+0xcf4>)
 80151de:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 80151e0:	68bb      	ldr	r3, [r7, #8]
 80151e2:	2200      	movs	r2, #0
 80151e4:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80151e6:	68bb      	ldr	r3, [r7, #8]
 80151e8:	68db      	ldr	r3, [r3, #12]
 80151ea:	899b      	ldrh	r3, [r3, #12]
 80151ec:	b29b      	uxth	r3, r3
 80151ee:	4618      	mov	r0, r3
 80151f0:	f7fa fbbc 	bl	800f96c <lwip_htons>
 80151f4:	4603      	mov	r3, r0
 80151f6:	b2db      	uxtb	r3, r3
 80151f8:	f003 0301 	and.w	r3, r3, #1
 80151fc:	2b00      	cmp	r3, #0
 80151fe:	d00d      	beq.n	801521c <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8015200:	4b68      	ldr	r3, [pc, #416]	@ (80153a4 <tcp_receive+0xcf8>)
 8015202:	781b      	ldrb	r3, [r3, #0]
 8015204:	f043 0320 	orr.w	r3, r3, #32
 8015208:	b2da      	uxtb	r2, r3
 801520a:	4b66      	ldr	r3, [pc, #408]	@ (80153a4 <tcp_receive+0xcf8>)
 801520c:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801520e:	687b      	ldr	r3, [r7, #4]
 8015210:	7d1b      	ldrb	r3, [r3, #20]
 8015212:	2b04      	cmp	r3, #4
 8015214:	d102      	bne.n	801521c <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	2207      	movs	r2, #7
 801521a:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801521c:	68bb      	ldr	r3, [r7, #8]
 801521e:	681a      	ldr	r2, [r3, #0]
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8015224:	68b8      	ldr	r0, [r7, #8]
 8015226:	f7fd fbd4 	bl	80129d2 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801522e:	2b00      	cmp	r3, #0
 8015230:	d008      	beq.n	8015244 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8015232:	687b      	ldr	r3, [r7, #4]
 8015234:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015236:	68db      	ldr	r3, [r3, #12]
 8015238:	685a      	ldr	r2, [r3, #4]
 801523a:	687b      	ldr	r3, [r7, #4]
 801523c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801523e:	429a      	cmp	r2, r3
 8015240:	f43f af43 	beq.w	80150ca <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	8b5b      	ldrh	r3, [r3, #26]
 8015248:	f003 0301 	and.w	r3, r3, #1
 801524c:	2b00      	cmp	r3, #0
 801524e:	d00e      	beq.n	801526e <tcp_receive+0xbc2>
 8015250:	687b      	ldr	r3, [r7, #4]
 8015252:	8b5b      	ldrh	r3, [r3, #26]
 8015254:	f023 0301 	bic.w	r3, r3, #1
 8015258:	b29a      	uxth	r2, r3
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	835a      	strh	r2, [r3, #26]
 801525e:	687b      	ldr	r3, [r7, #4]
 8015260:	8b5b      	ldrh	r3, [r3, #26]
 8015262:	f043 0302 	orr.w	r3, r3, #2
 8015266:	b29a      	uxth	r2, r3
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801526c:	e187      	b.n	801557e <tcp_receive+0xed2>
        tcp_ack(pcb);
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	8b5b      	ldrh	r3, [r3, #26]
 8015272:	f043 0301 	orr.w	r3, r3, #1
 8015276:	b29a      	uxth	r2, r3
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801527c:	e17f      	b.n	801557e <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801527e:	687b      	ldr	r3, [r7, #4]
 8015280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015282:	2b00      	cmp	r3, #0
 8015284:	d106      	bne.n	8015294 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8015286:	4848      	ldr	r0, [pc, #288]	@ (80153a8 <tcp_receive+0xcfc>)
 8015288:	f7fd fbbc 	bl	8012a04 <tcp_seg_copy>
 801528c:	4602      	mov	r2, r0
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	675a      	str	r2, [r3, #116]	@ 0x74
 8015292:	e16c      	b.n	801556e <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8015294:	2300      	movs	r3, #0
 8015296:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801529c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801529e:	e156      	b.n	801554e <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 80152a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152a2:	68db      	ldr	r3, [r3, #12]
 80152a4:	685a      	ldr	r2, [r3, #4]
 80152a6:	4b41      	ldr	r3, [pc, #260]	@ (80153ac <tcp_receive+0xd00>)
 80152a8:	681b      	ldr	r3, [r3, #0]
 80152aa:	429a      	cmp	r2, r3
 80152ac:	d11d      	bne.n	80152ea <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 80152ae:	4b3e      	ldr	r3, [pc, #248]	@ (80153a8 <tcp_receive+0xcfc>)
 80152b0:	891a      	ldrh	r2, [r3, #8]
 80152b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152b4:	891b      	ldrh	r3, [r3, #8]
 80152b6:	429a      	cmp	r2, r3
 80152b8:	f240 814e 	bls.w	8015558 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80152bc:	483a      	ldr	r0, [pc, #232]	@ (80153a8 <tcp_receive+0xcfc>)
 80152be:	f7fd fba1 	bl	8012a04 <tcp_seg_copy>
 80152c2:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 80152c4:	697b      	ldr	r3, [r7, #20]
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	f000 8148 	beq.w	801555c <tcp_receive+0xeb0>
                  if (prev != NULL) {
 80152cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80152ce:	2b00      	cmp	r3, #0
 80152d0:	d003      	beq.n	80152da <tcp_receive+0xc2e>
                    prev->next = cseg;
 80152d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80152d4:	697a      	ldr	r2, [r7, #20]
 80152d6:	601a      	str	r2, [r3, #0]
 80152d8:	e002      	b.n	80152e0 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 80152da:	687b      	ldr	r3, [r7, #4]
 80152dc:	697a      	ldr	r2, [r7, #20]
 80152de:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 80152e0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80152e2:	6978      	ldr	r0, [r7, #20]
 80152e4:	f7ff f8de 	bl	80144a4 <tcp_oos_insert_segment>
                }
                break;
 80152e8:	e138      	b.n	801555c <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 80152ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80152ec:	2b00      	cmp	r3, #0
 80152ee:	d117      	bne.n	8015320 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 80152f0:	4b2e      	ldr	r3, [pc, #184]	@ (80153ac <tcp_receive+0xd00>)
 80152f2:	681a      	ldr	r2, [r3, #0]
 80152f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80152f6:	68db      	ldr	r3, [r3, #12]
 80152f8:	685b      	ldr	r3, [r3, #4]
 80152fa:	1ad3      	subs	r3, r2, r3
 80152fc:	2b00      	cmp	r3, #0
 80152fe:	da57      	bge.n	80153b0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015300:	4829      	ldr	r0, [pc, #164]	@ (80153a8 <tcp_receive+0xcfc>)
 8015302:	f7fd fb7f 	bl	8012a04 <tcp_seg_copy>
 8015306:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8015308:	69bb      	ldr	r3, [r7, #24]
 801530a:	2b00      	cmp	r3, #0
 801530c:	f000 8128 	beq.w	8015560 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	69ba      	ldr	r2, [r7, #24]
 8015314:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8015316:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8015318:	69b8      	ldr	r0, [r7, #24]
 801531a:	f7ff f8c3 	bl	80144a4 <tcp_oos_insert_segment>
                  }
                  break;
 801531e:	e11f      	b.n	8015560 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8015320:	4b22      	ldr	r3, [pc, #136]	@ (80153ac <tcp_receive+0xd00>)
 8015322:	681a      	ldr	r2, [r3, #0]
 8015324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015326:	68db      	ldr	r3, [r3, #12]
 8015328:	685b      	ldr	r3, [r3, #4]
 801532a:	1ad3      	subs	r3, r2, r3
 801532c:	3b01      	subs	r3, #1
 801532e:	2b00      	cmp	r3, #0
 8015330:	db3e      	blt.n	80153b0 <tcp_receive+0xd04>
 8015332:	4b1e      	ldr	r3, [pc, #120]	@ (80153ac <tcp_receive+0xd00>)
 8015334:	681a      	ldr	r2, [r3, #0]
 8015336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015338:	68db      	ldr	r3, [r3, #12]
 801533a:	685b      	ldr	r3, [r3, #4]
 801533c:	1ad3      	subs	r3, r2, r3
 801533e:	3301      	adds	r3, #1
 8015340:	2b00      	cmp	r3, #0
 8015342:	dc35      	bgt.n	80153b0 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015344:	4818      	ldr	r0, [pc, #96]	@ (80153a8 <tcp_receive+0xcfc>)
 8015346:	f7fd fb5d 	bl	8012a04 <tcp_seg_copy>
 801534a:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801534c:	69fb      	ldr	r3, [r7, #28]
 801534e:	2b00      	cmp	r3, #0
 8015350:	f000 8108 	beq.w	8015564 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8015354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015356:	68db      	ldr	r3, [r3, #12]
 8015358:	685b      	ldr	r3, [r3, #4]
 801535a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801535c:	8912      	ldrh	r2, [r2, #8]
 801535e:	441a      	add	r2, r3
 8015360:	4b12      	ldr	r3, [pc, #72]	@ (80153ac <tcp_receive+0xd00>)
 8015362:	681b      	ldr	r3, [r3, #0]
 8015364:	1ad3      	subs	r3, r2, r3
 8015366:	2b00      	cmp	r3, #0
 8015368:	dd12      	ble.n	8015390 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801536a:	4b10      	ldr	r3, [pc, #64]	@ (80153ac <tcp_receive+0xd00>)
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	b29a      	uxth	r2, r3
 8015370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015372:	68db      	ldr	r3, [r3, #12]
 8015374:	685b      	ldr	r3, [r3, #4]
 8015376:	b29b      	uxth	r3, r3
 8015378:	1ad3      	subs	r3, r2, r3
 801537a:	b29a      	uxth	r2, r3
 801537c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801537e:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8015380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015382:	685a      	ldr	r2, [r3, #4]
 8015384:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015386:	891b      	ldrh	r3, [r3, #8]
 8015388:	4619      	mov	r1, r3
 801538a:	4610      	mov	r0, r2
 801538c:	f7fb fe1a 	bl	8010fc4 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8015390:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015392:	69fa      	ldr	r2, [r7, #28]
 8015394:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8015396:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8015398:	69f8      	ldr	r0, [r7, #28]
 801539a:	f7ff f883 	bl	80144a4 <tcp_oos_insert_segment>
                  }
                  break;
 801539e:	e0e1      	b.n	8015564 <tcp_receive+0xeb8>
 80153a0:	24014bbc 	.word	0x24014bbc
 80153a4:	24014bb9 	.word	0x24014bb9
 80153a8:	24014b8c 	.word	0x24014b8c
 80153ac:	24014bac 	.word	0x24014bac
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 80153b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153b2:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 80153b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153b6:	681b      	ldr	r3, [r3, #0]
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	f040 80c5 	bne.w	8015548 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 80153be:	4b7f      	ldr	r3, [pc, #508]	@ (80155bc <tcp_receive+0xf10>)
 80153c0:	681a      	ldr	r2, [r3, #0]
 80153c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153c4:	68db      	ldr	r3, [r3, #12]
 80153c6:	685b      	ldr	r3, [r3, #4]
 80153c8:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 80153ca:	2b00      	cmp	r3, #0
 80153cc:	f340 80bc 	ble.w	8015548 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80153d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153d2:	68db      	ldr	r3, [r3, #12]
 80153d4:	899b      	ldrh	r3, [r3, #12]
 80153d6:	b29b      	uxth	r3, r3
 80153d8:	4618      	mov	r0, r3
 80153da:	f7fa fac7 	bl	800f96c <lwip_htons>
 80153de:	4603      	mov	r3, r0
 80153e0:	b2db      	uxtb	r3, r3
 80153e2:	f003 0301 	and.w	r3, r3, #1
 80153e6:	2b00      	cmp	r3, #0
 80153e8:	f040 80be 	bne.w	8015568 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80153ec:	4874      	ldr	r0, [pc, #464]	@ (80155c0 <tcp_receive+0xf14>)
 80153ee:	f7fd fb09 	bl	8012a04 <tcp_seg_copy>
 80153f2:	4602      	mov	r2, r0
 80153f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153f6:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80153f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80153fa:	681b      	ldr	r3, [r3, #0]
 80153fc:	2b00      	cmp	r3, #0
 80153fe:	f000 80b5 	beq.w	801556c <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8015402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015404:	68db      	ldr	r3, [r3, #12]
 8015406:	685b      	ldr	r3, [r3, #4]
 8015408:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801540a:	8912      	ldrh	r2, [r2, #8]
 801540c:	441a      	add	r2, r3
 801540e:	4b6b      	ldr	r3, [pc, #428]	@ (80155bc <tcp_receive+0xf10>)
 8015410:	681b      	ldr	r3, [r3, #0]
 8015412:	1ad3      	subs	r3, r2, r3
 8015414:	2b00      	cmp	r3, #0
 8015416:	dd12      	ble.n	801543e <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8015418:	4b68      	ldr	r3, [pc, #416]	@ (80155bc <tcp_receive+0xf10>)
 801541a:	681b      	ldr	r3, [r3, #0]
 801541c:	b29a      	uxth	r2, r3
 801541e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015420:	68db      	ldr	r3, [r3, #12]
 8015422:	685b      	ldr	r3, [r3, #4]
 8015424:	b29b      	uxth	r3, r3
 8015426:	1ad3      	subs	r3, r2, r3
 8015428:	b29a      	uxth	r2, r3
 801542a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801542c:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801542e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015430:	685a      	ldr	r2, [r3, #4]
 8015432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015434:	891b      	ldrh	r3, [r3, #8]
 8015436:	4619      	mov	r1, r3
 8015438:	4610      	mov	r0, r2
 801543a:	f7fb fdc3 	bl	8010fc4 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801543e:	4b61      	ldr	r3, [pc, #388]	@ (80155c4 <tcp_receive+0xf18>)
 8015440:	881b      	ldrh	r3, [r3, #0]
 8015442:	461a      	mov	r2, r3
 8015444:	4b5d      	ldr	r3, [pc, #372]	@ (80155bc <tcp_receive+0xf10>)
 8015446:	681b      	ldr	r3, [r3, #0]
 8015448:	441a      	add	r2, r3
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801544e:	6879      	ldr	r1, [r7, #4]
 8015450:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015452:	440b      	add	r3, r1
 8015454:	1ad3      	subs	r3, r2, r3
 8015456:	2b00      	cmp	r3, #0
 8015458:	f340 8088 	ble.w	801556c <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801545c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801545e:	681b      	ldr	r3, [r3, #0]
 8015460:	68db      	ldr	r3, [r3, #12]
 8015462:	899b      	ldrh	r3, [r3, #12]
 8015464:	b29b      	uxth	r3, r3
 8015466:	4618      	mov	r0, r3
 8015468:	f7fa fa80 	bl	800f96c <lwip_htons>
 801546c:	4603      	mov	r3, r0
 801546e:	b2db      	uxtb	r3, r3
 8015470:	f003 0301 	and.w	r3, r3, #1
 8015474:	2b00      	cmp	r3, #0
 8015476:	d021      	beq.n	80154bc <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8015478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801547a:	681b      	ldr	r3, [r3, #0]
 801547c:	68db      	ldr	r3, [r3, #12]
 801547e:	899b      	ldrh	r3, [r3, #12]
 8015480:	b29b      	uxth	r3, r3
 8015482:	b21b      	sxth	r3, r3
 8015484:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8015488:	b21c      	sxth	r4, r3
 801548a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801548c:	681b      	ldr	r3, [r3, #0]
 801548e:	68db      	ldr	r3, [r3, #12]
 8015490:	899b      	ldrh	r3, [r3, #12]
 8015492:	b29b      	uxth	r3, r3
 8015494:	4618      	mov	r0, r3
 8015496:	f7fa fa69 	bl	800f96c <lwip_htons>
 801549a:	4603      	mov	r3, r0
 801549c:	b2db      	uxtb	r3, r3
 801549e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80154a2:	b29b      	uxth	r3, r3
 80154a4:	4618      	mov	r0, r3
 80154a6:	f7fa fa61 	bl	800f96c <lwip_htons>
 80154aa:	4603      	mov	r3, r0
 80154ac:	b21b      	sxth	r3, r3
 80154ae:	4323      	orrs	r3, r4
 80154b0:	b21a      	sxth	r2, r3
 80154b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80154b4:	681b      	ldr	r3, [r3, #0]
 80154b6:	68db      	ldr	r3, [r3, #12]
 80154b8:	b292      	uxth	r2, r2
 80154ba:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80154c0:	b29a      	uxth	r2, r3
 80154c2:	687b      	ldr	r3, [r7, #4]
 80154c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80154c6:	4413      	add	r3, r2
 80154c8:	b299      	uxth	r1, r3
 80154ca:	4b3c      	ldr	r3, [pc, #240]	@ (80155bc <tcp_receive+0xf10>)
 80154cc:	681b      	ldr	r3, [r3, #0]
 80154ce:	b29a      	uxth	r2, r3
 80154d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80154d2:	681b      	ldr	r3, [r3, #0]
 80154d4:	1a8a      	subs	r2, r1, r2
 80154d6:	b292      	uxth	r2, r2
 80154d8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80154da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80154dc:	681b      	ldr	r3, [r3, #0]
 80154de:	685a      	ldr	r2, [r3, #4]
 80154e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80154e2:	681b      	ldr	r3, [r3, #0]
 80154e4:	891b      	ldrh	r3, [r3, #8]
 80154e6:	4619      	mov	r1, r3
 80154e8:	4610      	mov	r0, r2
 80154ea:	f7fb fd6b 	bl	8010fc4 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80154ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80154f0:	681b      	ldr	r3, [r3, #0]
 80154f2:	891c      	ldrh	r4, [r3, #8]
 80154f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80154f6:	681b      	ldr	r3, [r3, #0]
 80154f8:	68db      	ldr	r3, [r3, #12]
 80154fa:	899b      	ldrh	r3, [r3, #12]
 80154fc:	b29b      	uxth	r3, r3
 80154fe:	4618      	mov	r0, r3
 8015500:	f7fa fa34 	bl	800f96c <lwip_htons>
 8015504:	4603      	mov	r3, r0
 8015506:	b2db      	uxtb	r3, r3
 8015508:	f003 0303 	and.w	r3, r3, #3
 801550c:	2b00      	cmp	r3, #0
 801550e:	d001      	beq.n	8015514 <tcp_receive+0xe68>
 8015510:	2301      	movs	r3, #1
 8015512:	e000      	b.n	8015516 <tcp_receive+0xe6a>
 8015514:	2300      	movs	r3, #0
 8015516:	4423      	add	r3, r4
 8015518:	b29a      	uxth	r2, r3
 801551a:	4b2a      	ldr	r3, [pc, #168]	@ (80155c4 <tcp_receive+0xf18>)
 801551c:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801551e:	4b29      	ldr	r3, [pc, #164]	@ (80155c4 <tcp_receive+0xf18>)
 8015520:	881b      	ldrh	r3, [r3, #0]
 8015522:	461a      	mov	r2, r3
 8015524:	4b25      	ldr	r3, [pc, #148]	@ (80155bc <tcp_receive+0xf10>)
 8015526:	681b      	ldr	r3, [r3, #0]
 8015528:	441a      	add	r2, r3
 801552a:	687b      	ldr	r3, [r7, #4]
 801552c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801552e:	6879      	ldr	r1, [r7, #4]
 8015530:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8015532:	440b      	add	r3, r1
 8015534:	429a      	cmp	r2, r3
 8015536:	d019      	beq.n	801556c <tcp_receive+0xec0>
 8015538:	4b23      	ldr	r3, [pc, #140]	@ (80155c8 <tcp_receive+0xf1c>)
 801553a:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801553e:	4923      	ldr	r1, [pc, #140]	@ (80155cc <tcp_receive+0xf20>)
 8015540:	4823      	ldr	r0, [pc, #140]	@ (80155d0 <tcp_receive+0xf24>)
 8015542:	f004 ff07 	bl	801a354 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8015546:	e011      	b.n	801556c <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8015548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801554a:	681b      	ldr	r3, [r3, #0]
 801554c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801554e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015550:	2b00      	cmp	r3, #0
 8015552:	f47f aea5 	bne.w	80152a0 <tcp_receive+0xbf4>
 8015556:	e00a      	b.n	801556e <tcp_receive+0xec2>
                break;
 8015558:	bf00      	nop
 801555a:	e008      	b.n	801556e <tcp_receive+0xec2>
                break;
 801555c:	bf00      	nop
 801555e:	e006      	b.n	801556e <tcp_receive+0xec2>
                  break;
 8015560:	bf00      	nop
 8015562:	e004      	b.n	801556e <tcp_receive+0xec2>
                  break;
 8015564:	bf00      	nop
 8015566:	e002      	b.n	801556e <tcp_receive+0xec2>
                  break;
 8015568:	bf00      	nop
 801556a:	e000      	b.n	801556e <tcp_receive+0xec2>
                break;
 801556c:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801556e:	6878      	ldr	r0, [r7, #4]
 8015570:	f001 fa32 	bl	80169d8 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8015574:	e003      	b.n	801557e <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8015576:	6878      	ldr	r0, [r7, #4]
 8015578:	f001 fa2e 	bl	80169d8 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801557c:	e01a      	b.n	80155b4 <tcp_receive+0xf08>
 801557e:	e019      	b.n	80155b4 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8015580:	4b0e      	ldr	r3, [pc, #56]	@ (80155bc <tcp_receive+0xf10>)
 8015582:	681a      	ldr	r2, [r3, #0]
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015588:	1ad3      	subs	r3, r2, r3
 801558a:	2b00      	cmp	r3, #0
 801558c:	db0a      	blt.n	80155a4 <tcp_receive+0xef8>
 801558e:	4b0b      	ldr	r3, [pc, #44]	@ (80155bc <tcp_receive+0xf10>)
 8015590:	681a      	ldr	r2, [r3, #0]
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015596:	6879      	ldr	r1, [r7, #4]
 8015598:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801559a:	440b      	add	r3, r1
 801559c:	1ad3      	subs	r3, r2, r3
 801559e:	3301      	adds	r3, #1
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	dd07      	ble.n	80155b4 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	8b5b      	ldrh	r3, [r3, #26]
 80155a8:	f043 0302 	orr.w	r3, r3, #2
 80155ac:	b29a      	uxth	r2, r3
 80155ae:	687b      	ldr	r3, [r7, #4]
 80155b0:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80155b2:	e7ff      	b.n	80155b4 <tcp_receive+0xf08>
 80155b4:	bf00      	nop
 80155b6:	3750      	adds	r7, #80	@ 0x50
 80155b8:	46bd      	mov	sp, r7
 80155ba:	bdb0      	pop	{r4, r5, r7, pc}
 80155bc:	24014bac 	.word	0x24014bac
 80155c0:	24014b8c 	.word	0x24014b8c
 80155c4:	24014bb6 	.word	0x24014bb6
 80155c8:	0801c678 	.word	0x0801c678
 80155cc:	0801ca20 	.word	0x0801ca20
 80155d0:	0801c6c4 	.word	0x0801c6c4

080155d4 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80155d4:	b480      	push	{r7}
 80155d6:	b083      	sub	sp, #12
 80155d8:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80155da:	4b15      	ldr	r3, [pc, #84]	@ (8015630 <tcp_get_next_optbyte+0x5c>)
 80155dc:	881b      	ldrh	r3, [r3, #0]
 80155de:	1c5a      	adds	r2, r3, #1
 80155e0:	b291      	uxth	r1, r2
 80155e2:	4a13      	ldr	r2, [pc, #76]	@ (8015630 <tcp_get_next_optbyte+0x5c>)
 80155e4:	8011      	strh	r1, [r2, #0]
 80155e6:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80155e8:	4b12      	ldr	r3, [pc, #72]	@ (8015634 <tcp_get_next_optbyte+0x60>)
 80155ea:	681b      	ldr	r3, [r3, #0]
 80155ec:	2b00      	cmp	r3, #0
 80155ee:	d004      	beq.n	80155fa <tcp_get_next_optbyte+0x26>
 80155f0:	4b11      	ldr	r3, [pc, #68]	@ (8015638 <tcp_get_next_optbyte+0x64>)
 80155f2:	881b      	ldrh	r3, [r3, #0]
 80155f4:	88fa      	ldrh	r2, [r7, #6]
 80155f6:	429a      	cmp	r2, r3
 80155f8:	d208      	bcs.n	801560c <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80155fa:	4b10      	ldr	r3, [pc, #64]	@ (801563c <tcp_get_next_optbyte+0x68>)
 80155fc:	681b      	ldr	r3, [r3, #0]
 80155fe:	3314      	adds	r3, #20
 8015600:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8015602:	88fb      	ldrh	r3, [r7, #6]
 8015604:	683a      	ldr	r2, [r7, #0]
 8015606:	4413      	add	r3, r2
 8015608:	781b      	ldrb	r3, [r3, #0]
 801560a:	e00b      	b.n	8015624 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801560c:	88fb      	ldrh	r3, [r7, #6]
 801560e:	b2da      	uxtb	r2, r3
 8015610:	4b09      	ldr	r3, [pc, #36]	@ (8015638 <tcp_get_next_optbyte+0x64>)
 8015612:	881b      	ldrh	r3, [r3, #0]
 8015614:	b2db      	uxtb	r3, r3
 8015616:	1ad3      	subs	r3, r2, r3
 8015618:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801561a:	4b06      	ldr	r3, [pc, #24]	@ (8015634 <tcp_get_next_optbyte+0x60>)
 801561c:	681a      	ldr	r2, [r3, #0]
 801561e:	797b      	ldrb	r3, [r7, #5]
 8015620:	4413      	add	r3, r2
 8015622:	781b      	ldrb	r3, [r3, #0]
  }
}
 8015624:	4618      	mov	r0, r3
 8015626:	370c      	adds	r7, #12
 8015628:	46bd      	mov	sp, r7
 801562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801562e:	4770      	bx	lr
 8015630:	24014ba8 	.word	0x24014ba8
 8015634:	24014ba4 	.word	0x24014ba4
 8015638:	24014ba2 	.word	0x24014ba2
 801563c:	24014b9c 	.word	0x24014b9c

08015640 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8015640:	b580      	push	{r7, lr}
 8015642:	b084      	sub	sp, #16
 8015644:	af00      	add	r7, sp, #0
 8015646:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	2b00      	cmp	r3, #0
 801564c:	d106      	bne.n	801565c <tcp_parseopt+0x1c>
 801564e:	4b33      	ldr	r3, [pc, #204]	@ (801571c <tcp_parseopt+0xdc>)
 8015650:	f240 727d 	movw	r2, #1917	@ 0x77d
 8015654:	4932      	ldr	r1, [pc, #200]	@ (8015720 <tcp_parseopt+0xe0>)
 8015656:	4833      	ldr	r0, [pc, #204]	@ (8015724 <tcp_parseopt+0xe4>)
 8015658:	f004 fe7c 	bl	801a354 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801565c:	4b32      	ldr	r3, [pc, #200]	@ (8015728 <tcp_parseopt+0xe8>)
 801565e:	881b      	ldrh	r3, [r3, #0]
 8015660:	2b00      	cmp	r3, #0
 8015662:	d057      	beq.n	8015714 <tcp_parseopt+0xd4>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8015664:	4b31      	ldr	r3, [pc, #196]	@ (801572c <tcp_parseopt+0xec>)
 8015666:	2200      	movs	r2, #0
 8015668:	801a      	strh	r2, [r3, #0]
 801566a:	e047      	b.n	80156fc <tcp_parseopt+0xbc>
      u8_t opt = tcp_get_next_optbyte();
 801566c:	f7ff ffb2 	bl	80155d4 <tcp_get_next_optbyte>
 8015670:	4603      	mov	r3, r0
 8015672:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8015674:	7bfb      	ldrb	r3, [r7, #15]
 8015676:	2b02      	cmp	r3, #2
 8015678:	d006      	beq.n	8015688 <tcp_parseopt+0x48>
 801567a:	2b02      	cmp	r3, #2
 801567c:	dc2b      	bgt.n	80156d6 <tcp_parseopt+0x96>
 801567e:	2b00      	cmp	r3, #0
 8015680:	d043      	beq.n	801570a <tcp_parseopt+0xca>
 8015682:	2b01      	cmp	r3, #1
 8015684:	d039      	beq.n	80156fa <tcp_parseopt+0xba>
 8015686:	e026      	b.n	80156d6 <tcp_parseopt+0x96>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8015688:	f7ff ffa4 	bl	80155d4 <tcp_get_next_optbyte>
 801568c:	4603      	mov	r3, r0
 801568e:	2b04      	cmp	r3, #4
 8015690:	d13d      	bne.n	801570e <tcp_parseopt+0xce>
 8015692:	4b26      	ldr	r3, [pc, #152]	@ (801572c <tcp_parseopt+0xec>)
 8015694:	881b      	ldrh	r3, [r3, #0]
 8015696:	3301      	adds	r3, #1
 8015698:	4a23      	ldr	r2, [pc, #140]	@ (8015728 <tcp_parseopt+0xe8>)
 801569a:	8812      	ldrh	r2, [r2, #0]
 801569c:	4293      	cmp	r3, r2
 801569e:	da36      	bge.n	801570e <tcp_parseopt+0xce>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80156a0:	f7ff ff98 	bl	80155d4 <tcp_get_next_optbyte>
 80156a4:	4603      	mov	r3, r0
 80156a6:	021b      	lsls	r3, r3, #8
 80156a8:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80156aa:	f7ff ff93 	bl	80155d4 <tcp_get_next_optbyte>
 80156ae:	4603      	mov	r3, r0
 80156b0:	461a      	mov	r2, r3
 80156b2:	89bb      	ldrh	r3, [r7, #12]
 80156b4:	4313      	orrs	r3, r2
 80156b6:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80156b8:	89bb      	ldrh	r3, [r7, #12]
 80156ba:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 80156be:	4293      	cmp	r3, r2
 80156c0:	d804      	bhi.n	80156cc <tcp_parseopt+0x8c>
 80156c2:	89bb      	ldrh	r3, [r7, #12]
 80156c4:	2b00      	cmp	r3, #0
 80156c6:	d001      	beq.n	80156cc <tcp_parseopt+0x8c>
 80156c8:	89ba      	ldrh	r2, [r7, #12]
 80156ca:	e001      	b.n	80156d0 <tcp_parseopt+0x90>
 80156cc:	f240 52b4 	movw	r2, #1460	@ 0x5b4
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 80156d4:	e012      	b.n	80156fc <tcp_parseopt+0xbc>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80156d6:	f7ff ff7d 	bl	80155d4 <tcp_get_next_optbyte>
 80156da:	4603      	mov	r3, r0
 80156dc:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80156de:	7afb      	ldrb	r3, [r7, #11]
 80156e0:	2b01      	cmp	r3, #1
 80156e2:	d916      	bls.n	8015712 <tcp_parseopt+0xd2>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80156e4:	7afb      	ldrb	r3, [r7, #11]
 80156e6:	b29a      	uxth	r2, r3
 80156e8:	4b10      	ldr	r3, [pc, #64]	@ (801572c <tcp_parseopt+0xec>)
 80156ea:	881b      	ldrh	r3, [r3, #0]
 80156ec:	4413      	add	r3, r2
 80156ee:	b29b      	uxth	r3, r3
 80156f0:	3b02      	subs	r3, #2
 80156f2:	b29a      	uxth	r2, r3
 80156f4:	4b0d      	ldr	r3, [pc, #52]	@ (801572c <tcp_parseopt+0xec>)
 80156f6:	801a      	strh	r2, [r3, #0]
 80156f8:	e000      	b.n	80156fc <tcp_parseopt+0xbc>
          break;
 80156fa:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80156fc:	4b0b      	ldr	r3, [pc, #44]	@ (801572c <tcp_parseopt+0xec>)
 80156fe:	881a      	ldrh	r2, [r3, #0]
 8015700:	4b09      	ldr	r3, [pc, #36]	@ (8015728 <tcp_parseopt+0xe8>)
 8015702:	881b      	ldrh	r3, [r3, #0]
 8015704:	429a      	cmp	r2, r3
 8015706:	d3b1      	bcc.n	801566c <tcp_parseopt+0x2c>
 8015708:	e004      	b.n	8015714 <tcp_parseopt+0xd4>
          return;
 801570a:	bf00      	nop
 801570c:	e002      	b.n	8015714 <tcp_parseopt+0xd4>
            return;
 801570e:	bf00      	nop
 8015710:	e000      	b.n	8015714 <tcp_parseopt+0xd4>
            return;
 8015712:	bf00      	nop
      }
    }
  }
}
 8015714:	3710      	adds	r7, #16
 8015716:	46bd      	mov	sp, r7
 8015718:	bd80      	pop	{r7, pc}
 801571a:	bf00      	nop
 801571c:	0801c678 	.word	0x0801c678
 8015720:	0801cadc 	.word	0x0801cadc
 8015724:	0801c6c4 	.word	0x0801c6c4
 8015728:	24014ba0 	.word	0x24014ba0
 801572c:	24014ba8 	.word	0x24014ba8

08015730 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8015730:	b480      	push	{r7}
 8015732:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8015734:	4b05      	ldr	r3, [pc, #20]	@ (801574c <tcp_trigger_input_pcb_close+0x1c>)
 8015736:	781b      	ldrb	r3, [r3, #0]
 8015738:	f043 0310 	orr.w	r3, r3, #16
 801573c:	b2da      	uxtb	r2, r3
 801573e:	4b03      	ldr	r3, [pc, #12]	@ (801574c <tcp_trigger_input_pcb_close+0x1c>)
 8015740:	701a      	strb	r2, [r3, #0]
}
 8015742:	bf00      	nop
 8015744:	46bd      	mov	sp, r7
 8015746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801574a:	4770      	bx	lr
 801574c:	24014bb9 	.word	0x24014bb9

08015750 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8015750:	b580      	push	{r7, lr}
 8015752:	b084      	sub	sp, #16
 8015754:	af00      	add	r7, sp, #0
 8015756:	60f8      	str	r0, [r7, #12]
 8015758:	60b9      	str	r1, [r7, #8]
 801575a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801575c:	68fb      	ldr	r3, [r7, #12]
 801575e:	2b00      	cmp	r3, #0
 8015760:	d00a      	beq.n	8015778 <tcp_route+0x28>
 8015762:	68fb      	ldr	r3, [r7, #12]
 8015764:	7a1b      	ldrb	r3, [r3, #8]
 8015766:	2b00      	cmp	r3, #0
 8015768:	d006      	beq.n	8015778 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801576a:	68fb      	ldr	r3, [r7, #12]
 801576c:	7a1b      	ldrb	r3, [r3, #8]
 801576e:	4618      	mov	r0, r3
 8015770:	f7fb fa1c 	bl	8010bac <netif_get_by_index>
 8015774:	4603      	mov	r3, r0
 8015776:	e003      	b.n	8015780 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8015778:	6878      	ldr	r0, [r7, #4]
 801577a:	f003 fa01 	bl	8018b80 <ip4_route>
 801577e:	4603      	mov	r3, r0
  }
}
 8015780:	4618      	mov	r0, r3
 8015782:	3710      	adds	r7, #16
 8015784:	46bd      	mov	sp, r7
 8015786:	bd80      	pop	{r7, pc}

08015788 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8015788:	b590      	push	{r4, r7, lr}
 801578a:	b087      	sub	sp, #28
 801578c:	af00      	add	r7, sp, #0
 801578e:	60f8      	str	r0, [r7, #12]
 8015790:	60b9      	str	r1, [r7, #8]
 8015792:	603b      	str	r3, [r7, #0]
 8015794:	4613      	mov	r3, r2
 8015796:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8015798:	68fb      	ldr	r3, [r7, #12]
 801579a:	2b00      	cmp	r3, #0
 801579c:	d105      	bne.n	80157aa <tcp_create_segment+0x22>
 801579e:	4b43      	ldr	r3, [pc, #268]	@ (80158ac <tcp_create_segment+0x124>)
 80157a0:	22a3      	movs	r2, #163	@ 0xa3
 80157a2:	4943      	ldr	r1, [pc, #268]	@ (80158b0 <tcp_create_segment+0x128>)
 80157a4:	4843      	ldr	r0, [pc, #268]	@ (80158b4 <tcp_create_segment+0x12c>)
 80157a6:	f004 fdd5 	bl	801a354 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80157aa:	68bb      	ldr	r3, [r7, #8]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d105      	bne.n	80157bc <tcp_create_segment+0x34>
 80157b0:	4b3e      	ldr	r3, [pc, #248]	@ (80158ac <tcp_create_segment+0x124>)
 80157b2:	22a4      	movs	r2, #164	@ 0xa4
 80157b4:	4940      	ldr	r1, [pc, #256]	@ (80158b8 <tcp_create_segment+0x130>)
 80157b6:	483f      	ldr	r0, [pc, #252]	@ (80158b4 <tcp_create_segment+0x12c>)
 80157b8:	f004 fdcc 	bl	801a354 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80157bc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80157c0:	009b      	lsls	r3, r3, #2
 80157c2:	b2db      	uxtb	r3, r3
 80157c4:	f003 0304 	and.w	r3, r3, #4
 80157c8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80157ca:	2004      	movs	r0, #4
 80157cc:	f7fa fe5e 	bl	801048c <memp_malloc>
 80157d0:	6138      	str	r0, [r7, #16]
 80157d2:	693b      	ldr	r3, [r7, #16]
 80157d4:	2b00      	cmp	r3, #0
 80157d6:	d104      	bne.n	80157e2 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80157d8:	68b8      	ldr	r0, [r7, #8]
 80157da:	f7fb fd79 	bl	80112d0 <pbuf_free>
    return NULL;
 80157de:	2300      	movs	r3, #0
 80157e0:	e060      	b.n	80158a4 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 80157e2:	693b      	ldr	r3, [r7, #16]
 80157e4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80157e8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80157ea:	693b      	ldr	r3, [r7, #16]
 80157ec:	2200      	movs	r2, #0
 80157ee:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80157f0:	693b      	ldr	r3, [r7, #16]
 80157f2:	68ba      	ldr	r2, [r7, #8]
 80157f4:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80157f6:	68bb      	ldr	r3, [r7, #8]
 80157f8:	891a      	ldrh	r2, [r3, #8]
 80157fa:	7dfb      	ldrb	r3, [r7, #23]
 80157fc:	b29b      	uxth	r3, r3
 80157fe:	429a      	cmp	r2, r3
 8015800:	d205      	bcs.n	801580e <tcp_create_segment+0x86>
 8015802:	4b2a      	ldr	r3, [pc, #168]	@ (80158ac <tcp_create_segment+0x124>)
 8015804:	22b0      	movs	r2, #176	@ 0xb0
 8015806:	492d      	ldr	r1, [pc, #180]	@ (80158bc <tcp_create_segment+0x134>)
 8015808:	482a      	ldr	r0, [pc, #168]	@ (80158b4 <tcp_create_segment+0x12c>)
 801580a:	f004 fda3 	bl	801a354 <iprintf>
  seg->len = p->tot_len - optlen;
 801580e:	68bb      	ldr	r3, [r7, #8]
 8015810:	891a      	ldrh	r2, [r3, #8]
 8015812:	7dfb      	ldrb	r3, [r7, #23]
 8015814:	b29b      	uxth	r3, r3
 8015816:	1ad3      	subs	r3, r2, r3
 8015818:	b29a      	uxth	r2, r3
 801581a:	693b      	ldr	r3, [r7, #16]
 801581c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801581e:	2114      	movs	r1, #20
 8015820:	68b8      	ldr	r0, [r7, #8]
 8015822:	f7fb fcbf 	bl	80111a4 <pbuf_add_header>
 8015826:	4603      	mov	r3, r0
 8015828:	2b00      	cmp	r3, #0
 801582a:	d004      	beq.n	8015836 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801582c:	6938      	ldr	r0, [r7, #16]
 801582e:	f7fd f8d0 	bl	80129d2 <tcp_seg_free>
    return NULL;
 8015832:	2300      	movs	r3, #0
 8015834:	e036      	b.n	80158a4 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8015836:	693b      	ldr	r3, [r7, #16]
 8015838:	685b      	ldr	r3, [r3, #4]
 801583a:	685a      	ldr	r2, [r3, #4]
 801583c:	693b      	ldr	r3, [r7, #16]
 801583e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8015840:	68fb      	ldr	r3, [r7, #12]
 8015842:	8ada      	ldrh	r2, [r3, #22]
 8015844:	693b      	ldr	r3, [r7, #16]
 8015846:	68dc      	ldr	r4, [r3, #12]
 8015848:	4610      	mov	r0, r2
 801584a:	f7fa f88f 	bl	800f96c <lwip_htons>
 801584e:	4603      	mov	r3, r0
 8015850:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8015852:	68fb      	ldr	r3, [r7, #12]
 8015854:	8b1a      	ldrh	r2, [r3, #24]
 8015856:	693b      	ldr	r3, [r7, #16]
 8015858:	68dc      	ldr	r4, [r3, #12]
 801585a:	4610      	mov	r0, r2
 801585c:	f7fa f886 	bl	800f96c <lwip_htons>
 8015860:	4603      	mov	r3, r0
 8015862:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8015864:	693b      	ldr	r3, [r7, #16]
 8015866:	68dc      	ldr	r4, [r3, #12]
 8015868:	6838      	ldr	r0, [r7, #0]
 801586a:	f7fa f895 	bl	800f998 <lwip_htonl>
 801586e:	4603      	mov	r3, r0
 8015870:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8015872:	7dfb      	ldrb	r3, [r7, #23]
 8015874:	089b      	lsrs	r3, r3, #2
 8015876:	b2db      	uxtb	r3, r3
 8015878:	3305      	adds	r3, #5
 801587a:	b29b      	uxth	r3, r3
 801587c:	031b      	lsls	r3, r3, #12
 801587e:	b29a      	uxth	r2, r3
 8015880:	79fb      	ldrb	r3, [r7, #7]
 8015882:	b29b      	uxth	r3, r3
 8015884:	4313      	orrs	r3, r2
 8015886:	b29a      	uxth	r2, r3
 8015888:	693b      	ldr	r3, [r7, #16]
 801588a:	68dc      	ldr	r4, [r3, #12]
 801588c:	4610      	mov	r0, r2
 801588e:	f7fa f86d 	bl	800f96c <lwip_htons>
 8015892:	4603      	mov	r3, r0
 8015894:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8015896:	693b      	ldr	r3, [r7, #16]
 8015898:	68db      	ldr	r3, [r3, #12]
 801589a:	2200      	movs	r2, #0
 801589c:	749a      	strb	r2, [r3, #18]
 801589e:	2200      	movs	r2, #0
 80158a0:	74da      	strb	r2, [r3, #19]
  return seg;
 80158a2:	693b      	ldr	r3, [r7, #16]
}
 80158a4:	4618      	mov	r0, r3
 80158a6:	371c      	adds	r7, #28
 80158a8:	46bd      	mov	sp, r7
 80158aa:	bd90      	pop	{r4, r7, pc}
 80158ac:	0801caf8 	.word	0x0801caf8
 80158b0:	0801cb2c 	.word	0x0801cb2c
 80158b4:	0801cb4c 	.word	0x0801cb4c
 80158b8:	0801cb74 	.word	0x0801cb74
 80158bc:	0801cb98 	.word	0x0801cb98

080158c0 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 80158c0:	b590      	push	{r4, r7, lr}
 80158c2:	b08b      	sub	sp, #44	@ 0x2c
 80158c4:	af02      	add	r7, sp, #8
 80158c6:	6078      	str	r0, [r7, #4]
 80158c8:	460b      	mov	r3, r1
 80158ca:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 80158cc:	2300      	movs	r3, #0
 80158ce:	61fb      	str	r3, [r7, #28]
 80158d0:	2300      	movs	r3, #0
 80158d2:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 80158d4:	2300      	movs	r3, #0
 80158d6:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	2b00      	cmp	r3, #0
 80158dc:	d106      	bne.n	80158ec <tcp_split_unsent_seg+0x2c>
 80158de:	4b95      	ldr	r3, [pc, #596]	@ (8015b34 <tcp_split_unsent_seg+0x274>)
 80158e0:	f240 324b 	movw	r2, #843	@ 0x34b
 80158e4:	4994      	ldr	r1, [pc, #592]	@ (8015b38 <tcp_split_unsent_seg+0x278>)
 80158e6:	4895      	ldr	r0, [pc, #596]	@ (8015b3c <tcp_split_unsent_seg+0x27c>)
 80158e8:	f004 fd34 	bl	801a354 <iprintf>

  useg = pcb->unsent;
 80158ec:	687b      	ldr	r3, [r7, #4]
 80158ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80158f0:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 80158f2:	697b      	ldr	r3, [r7, #20]
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d102      	bne.n	80158fe <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 80158f8:	f04f 33ff 	mov.w	r3, #4294967295
 80158fc:	e116      	b.n	8015b2c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 80158fe:	887b      	ldrh	r3, [r7, #2]
 8015900:	2b00      	cmp	r3, #0
 8015902:	d109      	bne.n	8015918 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8015904:	4b8b      	ldr	r3, [pc, #556]	@ (8015b34 <tcp_split_unsent_seg+0x274>)
 8015906:	f240 3253 	movw	r2, #851	@ 0x353
 801590a:	498d      	ldr	r1, [pc, #564]	@ (8015b40 <tcp_split_unsent_seg+0x280>)
 801590c:	488b      	ldr	r0, [pc, #556]	@ (8015b3c <tcp_split_unsent_seg+0x27c>)
 801590e:	f004 fd21 	bl	801a354 <iprintf>
    return ERR_VAL;
 8015912:	f06f 0305 	mvn.w	r3, #5
 8015916:	e109      	b.n	8015b2c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8015918:	697b      	ldr	r3, [r7, #20]
 801591a:	891b      	ldrh	r3, [r3, #8]
 801591c:	887a      	ldrh	r2, [r7, #2]
 801591e:	429a      	cmp	r2, r3
 8015920:	d301      	bcc.n	8015926 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8015922:	2300      	movs	r3, #0
 8015924:	e102      	b.n	8015b2c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801592a:	887a      	ldrh	r2, [r7, #2]
 801592c:	429a      	cmp	r2, r3
 801592e:	d906      	bls.n	801593e <tcp_split_unsent_seg+0x7e>
 8015930:	4b80      	ldr	r3, [pc, #512]	@ (8015b34 <tcp_split_unsent_seg+0x274>)
 8015932:	f240 325b 	movw	r2, #859	@ 0x35b
 8015936:	4983      	ldr	r1, [pc, #524]	@ (8015b44 <tcp_split_unsent_seg+0x284>)
 8015938:	4880      	ldr	r0, [pc, #512]	@ (8015b3c <tcp_split_unsent_seg+0x27c>)
 801593a:	f004 fd0b 	bl	801a354 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801593e:	697b      	ldr	r3, [r7, #20]
 8015940:	891b      	ldrh	r3, [r3, #8]
 8015942:	2b00      	cmp	r3, #0
 8015944:	d106      	bne.n	8015954 <tcp_split_unsent_seg+0x94>
 8015946:	4b7b      	ldr	r3, [pc, #492]	@ (8015b34 <tcp_split_unsent_seg+0x274>)
 8015948:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 801594c:	497e      	ldr	r1, [pc, #504]	@ (8015b48 <tcp_split_unsent_seg+0x288>)
 801594e:	487b      	ldr	r0, [pc, #492]	@ (8015b3c <tcp_split_unsent_seg+0x27c>)
 8015950:	f004 fd00 	bl	801a354 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8015954:	697b      	ldr	r3, [r7, #20]
 8015956:	7a9b      	ldrb	r3, [r3, #10]
 8015958:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801595a:	7bfb      	ldrb	r3, [r7, #15]
 801595c:	009b      	lsls	r3, r3, #2
 801595e:	b2db      	uxtb	r3, r3
 8015960:	f003 0304 	and.w	r3, r3, #4
 8015964:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8015966:	697b      	ldr	r3, [r7, #20]
 8015968:	891a      	ldrh	r2, [r3, #8]
 801596a:	887b      	ldrh	r3, [r7, #2]
 801596c:	1ad3      	subs	r3, r2, r3
 801596e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8015970:	7bbb      	ldrb	r3, [r7, #14]
 8015972:	b29a      	uxth	r2, r3
 8015974:	89bb      	ldrh	r3, [r7, #12]
 8015976:	4413      	add	r3, r2
 8015978:	b29b      	uxth	r3, r3
 801597a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801597e:	4619      	mov	r1, r3
 8015980:	2036      	movs	r0, #54	@ 0x36
 8015982:	f7fb f9bd 	bl	8010d00 <pbuf_alloc>
 8015986:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015988:	693b      	ldr	r3, [r7, #16]
 801598a:	2b00      	cmp	r3, #0
 801598c:	f000 80b7 	beq.w	8015afe <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8015990:	697b      	ldr	r3, [r7, #20]
 8015992:	685b      	ldr	r3, [r3, #4]
 8015994:	891a      	ldrh	r2, [r3, #8]
 8015996:	697b      	ldr	r3, [r7, #20]
 8015998:	891b      	ldrh	r3, [r3, #8]
 801599a:	1ad3      	subs	r3, r2, r3
 801599c:	b29a      	uxth	r2, r3
 801599e:	887b      	ldrh	r3, [r7, #2]
 80159a0:	4413      	add	r3, r2
 80159a2:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 80159a4:	697b      	ldr	r3, [r7, #20]
 80159a6:	6858      	ldr	r0, [r3, #4]
 80159a8:	693b      	ldr	r3, [r7, #16]
 80159aa:	685a      	ldr	r2, [r3, #4]
 80159ac:	7bbb      	ldrb	r3, [r7, #14]
 80159ae:	18d1      	adds	r1, r2, r3
 80159b0:	897b      	ldrh	r3, [r7, #10]
 80159b2:	89ba      	ldrh	r2, [r7, #12]
 80159b4:	f7fb fe92 	bl	80116dc <pbuf_copy_partial>
 80159b8:	4603      	mov	r3, r0
 80159ba:	461a      	mov	r2, r3
 80159bc:	89bb      	ldrh	r3, [r7, #12]
 80159be:	4293      	cmp	r3, r2
 80159c0:	f040 809f 	bne.w	8015b02 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 80159c4:	697b      	ldr	r3, [r7, #20]
 80159c6:	68db      	ldr	r3, [r3, #12]
 80159c8:	899b      	ldrh	r3, [r3, #12]
 80159ca:	b29b      	uxth	r3, r3
 80159cc:	4618      	mov	r0, r3
 80159ce:	f7f9 ffcd 	bl	800f96c <lwip_htons>
 80159d2:	4603      	mov	r3, r0
 80159d4:	b2db      	uxtb	r3, r3
 80159d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80159da:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 80159dc:	2300      	movs	r3, #0
 80159de:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 80159e0:	7efb      	ldrb	r3, [r7, #27]
 80159e2:	f003 0308 	and.w	r3, r3, #8
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d007      	beq.n	80159fa <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 80159ea:	7efb      	ldrb	r3, [r7, #27]
 80159ec:	f023 0308 	bic.w	r3, r3, #8
 80159f0:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 80159f2:	7ebb      	ldrb	r3, [r7, #26]
 80159f4:	f043 0308 	orr.w	r3, r3, #8
 80159f8:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 80159fa:	7efb      	ldrb	r3, [r7, #27]
 80159fc:	f003 0301 	and.w	r3, r3, #1
 8015a00:	2b00      	cmp	r3, #0
 8015a02:	d007      	beq.n	8015a14 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8015a04:	7efb      	ldrb	r3, [r7, #27]
 8015a06:	f023 0301 	bic.w	r3, r3, #1
 8015a0a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8015a0c:	7ebb      	ldrb	r3, [r7, #26]
 8015a0e:	f043 0301 	orr.w	r3, r3, #1
 8015a12:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8015a14:	697b      	ldr	r3, [r7, #20]
 8015a16:	68db      	ldr	r3, [r3, #12]
 8015a18:	685b      	ldr	r3, [r3, #4]
 8015a1a:	4618      	mov	r0, r3
 8015a1c:	f7f9 ffbc 	bl	800f998 <lwip_htonl>
 8015a20:	4602      	mov	r2, r0
 8015a22:	887b      	ldrh	r3, [r7, #2]
 8015a24:	18d1      	adds	r1, r2, r3
 8015a26:	7eba      	ldrb	r2, [r7, #26]
 8015a28:	7bfb      	ldrb	r3, [r7, #15]
 8015a2a:	9300      	str	r3, [sp, #0]
 8015a2c:	460b      	mov	r3, r1
 8015a2e:	6939      	ldr	r1, [r7, #16]
 8015a30:	6878      	ldr	r0, [r7, #4]
 8015a32:	f7ff fea9 	bl	8015788 <tcp_create_segment>
 8015a36:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8015a38:	69fb      	ldr	r3, [r7, #28]
 8015a3a:	2b00      	cmp	r3, #0
 8015a3c:	d063      	beq.n	8015b06 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8015a3e:	697b      	ldr	r3, [r7, #20]
 8015a40:	685b      	ldr	r3, [r3, #4]
 8015a42:	4618      	mov	r0, r3
 8015a44:	f7fb fcd2 	bl	80113ec <pbuf_clen>
 8015a48:	4603      	mov	r3, r0
 8015a4a:	461a      	mov	r2, r3
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015a52:	1a9b      	subs	r3, r3, r2
 8015a54:	b29a      	uxth	r2, r3
 8015a56:	687b      	ldr	r3, [r7, #4]
 8015a58:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8015a5c:	697b      	ldr	r3, [r7, #20]
 8015a5e:	6858      	ldr	r0, [r3, #4]
 8015a60:	697b      	ldr	r3, [r7, #20]
 8015a62:	685b      	ldr	r3, [r3, #4]
 8015a64:	891a      	ldrh	r2, [r3, #8]
 8015a66:	89bb      	ldrh	r3, [r7, #12]
 8015a68:	1ad3      	subs	r3, r2, r3
 8015a6a:	b29b      	uxth	r3, r3
 8015a6c:	4619      	mov	r1, r3
 8015a6e:	f7fb faa9 	bl	8010fc4 <pbuf_realloc>
  useg->len -= remainder;
 8015a72:	697b      	ldr	r3, [r7, #20]
 8015a74:	891a      	ldrh	r2, [r3, #8]
 8015a76:	89bb      	ldrh	r3, [r7, #12]
 8015a78:	1ad3      	subs	r3, r2, r3
 8015a7a:	b29a      	uxth	r2, r3
 8015a7c:	697b      	ldr	r3, [r7, #20]
 8015a7e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8015a80:	697b      	ldr	r3, [r7, #20]
 8015a82:	68db      	ldr	r3, [r3, #12]
 8015a84:	899b      	ldrh	r3, [r3, #12]
 8015a86:	b29c      	uxth	r4, r3
 8015a88:	7efb      	ldrb	r3, [r7, #27]
 8015a8a:	b29b      	uxth	r3, r3
 8015a8c:	4618      	mov	r0, r3
 8015a8e:	f7f9 ff6d 	bl	800f96c <lwip_htons>
 8015a92:	4603      	mov	r3, r0
 8015a94:	461a      	mov	r2, r3
 8015a96:	697b      	ldr	r3, [r7, #20]
 8015a98:	68db      	ldr	r3, [r3, #12]
 8015a9a:	4322      	orrs	r2, r4
 8015a9c:	b292      	uxth	r2, r2
 8015a9e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8015aa0:	697b      	ldr	r3, [r7, #20]
 8015aa2:	685b      	ldr	r3, [r3, #4]
 8015aa4:	4618      	mov	r0, r3
 8015aa6:	f7fb fca1 	bl	80113ec <pbuf_clen>
 8015aaa:	4603      	mov	r3, r0
 8015aac:	461a      	mov	r2, r3
 8015aae:	687b      	ldr	r3, [r7, #4]
 8015ab0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015ab4:	4413      	add	r3, r2
 8015ab6:	b29a      	uxth	r2, r3
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015abe:	69fb      	ldr	r3, [r7, #28]
 8015ac0:	685b      	ldr	r3, [r3, #4]
 8015ac2:	4618      	mov	r0, r3
 8015ac4:	f7fb fc92 	bl	80113ec <pbuf_clen>
 8015ac8:	4603      	mov	r3, r0
 8015aca:	461a      	mov	r2, r3
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015ad2:	4413      	add	r3, r2
 8015ad4:	b29a      	uxth	r2, r3
 8015ad6:	687b      	ldr	r3, [r7, #4]
 8015ad8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8015adc:	697b      	ldr	r3, [r7, #20]
 8015ade:	681a      	ldr	r2, [r3, #0]
 8015ae0:	69fb      	ldr	r3, [r7, #28]
 8015ae2:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8015ae4:	697b      	ldr	r3, [r7, #20]
 8015ae6:	69fa      	ldr	r2, [r7, #28]
 8015ae8:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8015aea:	69fb      	ldr	r3, [r7, #28]
 8015aec:	681b      	ldr	r3, [r3, #0]
 8015aee:	2b00      	cmp	r3, #0
 8015af0:	d103      	bne.n	8015afa <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	2200      	movs	r2, #0
 8015af6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8015afa:	2300      	movs	r3, #0
 8015afc:	e016      	b.n	8015b2c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8015afe:	bf00      	nop
 8015b00:	e002      	b.n	8015b08 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015b02:	bf00      	nop
 8015b04:	e000      	b.n	8015b08 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015b06:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8015b08:	69fb      	ldr	r3, [r7, #28]
 8015b0a:	2b00      	cmp	r3, #0
 8015b0c:	d006      	beq.n	8015b1c <tcp_split_unsent_seg+0x25c>
 8015b0e:	4b09      	ldr	r3, [pc, #36]	@ (8015b34 <tcp_split_unsent_seg+0x274>)
 8015b10:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8015b14:	490d      	ldr	r1, [pc, #52]	@ (8015b4c <tcp_split_unsent_seg+0x28c>)
 8015b16:	4809      	ldr	r0, [pc, #36]	@ (8015b3c <tcp_split_unsent_seg+0x27c>)
 8015b18:	f004 fc1c 	bl	801a354 <iprintf>
  if (p != NULL) {
 8015b1c:	693b      	ldr	r3, [r7, #16]
 8015b1e:	2b00      	cmp	r3, #0
 8015b20:	d002      	beq.n	8015b28 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8015b22:	6938      	ldr	r0, [r7, #16]
 8015b24:	f7fb fbd4 	bl	80112d0 <pbuf_free>
  }

  return ERR_MEM;
 8015b28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015b2c:	4618      	mov	r0, r3
 8015b2e:	3724      	adds	r7, #36	@ 0x24
 8015b30:	46bd      	mov	sp, r7
 8015b32:	bd90      	pop	{r4, r7, pc}
 8015b34:	0801caf8 	.word	0x0801caf8
 8015b38:	0801ce8c 	.word	0x0801ce8c
 8015b3c:	0801cb4c 	.word	0x0801cb4c
 8015b40:	0801ceb0 	.word	0x0801ceb0
 8015b44:	0801ced4 	.word	0x0801ced4
 8015b48:	0801cee4 	.word	0x0801cee4
 8015b4c:	0801cef4 	.word	0x0801cef4

08015b50 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8015b50:	b590      	push	{r4, r7, lr}
 8015b52:	b085      	sub	sp, #20
 8015b54:	af00      	add	r7, sp, #0
 8015b56:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8015b58:	687b      	ldr	r3, [r7, #4]
 8015b5a:	2b00      	cmp	r3, #0
 8015b5c:	d106      	bne.n	8015b6c <tcp_send_fin+0x1c>
 8015b5e:	4b21      	ldr	r3, [pc, #132]	@ (8015be4 <tcp_send_fin+0x94>)
 8015b60:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8015b64:	4920      	ldr	r1, [pc, #128]	@ (8015be8 <tcp_send_fin+0x98>)
 8015b66:	4821      	ldr	r0, [pc, #132]	@ (8015bec <tcp_send_fin+0x9c>)
 8015b68:	f004 fbf4 	bl	801a354 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8015b6c:	687b      	ldr	r3, [r7, #4]
 8015b6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015b70:	2b00      	cmp	r3, #0
 8015b72:	d02e      	beq.n	8015bd2 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015b74:	687b      	ldr	r3, [r7, #4]
 8015b76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015b78:	60fb      	str	r3, [r7, #12]
 8015b7a:	e002      	b.n	8015b82 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8015b7c:	68fb      	ldr	r3, [r7, #12]
 8015b7e:	681b      	ldr	r3, [r3, #0]
 8015b80:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8015b82:	68fb      	ldr	r3, [r7, #12]
 8015b84:	681b      	ldr	r3, [r3, #0]
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d1f8      	bne.n	8015b7c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8015b8a:	68fb      	ldr	r3, [r7, #12]
 8015b8c:	68db      	ldr	r3, [r3, #12]
 8015b8e:	899b      	ldrh	r3, [r3, #12]
 8015b90:	b29b      	uxth	r3, r3
 8015b92:	4618      	mov	r0, r3
 8015b94:	f7f9 feea 	bl	800f96c <lwip_htons>
 8015b98:	4603      	mov	r3, r0
 8015b9a:	b2db      	uxtb	r3, r3
 8015b9c:	f003 0307 	and.w	r3, r3, #7
 8015ba0:	2b00      	cmp	r3, #0
 8015ba2:	d116      	bne.n	8015bd2 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8015ba4:	68fb      	ldr	r3, [r7, #12]
 8015ba6:	68db      	ldr	r3, [r3, #12]
 8015ba8:	899b      	ldrh	r3, [r3, #12]
 8015baa:	b29c      	uxth	r4, r3
 8015bac:	2001      	movs	r0, #1
 8015bae:	f7f9 fedd 	bl	800f96c <lwip_htons>
 8015bb2:	4603      	mov	r3, r0
 8015bb4:	461a      	mov	r2, r3
 8015bb6:	68fb      	ldr	r3, [r7, #12]
 8015bb8:	68db      	ldr	r3, [r3, #12]
 8015bba:	4322      	orrs	r2, r4
 8015bbc:	b292      	uxth	r2, r2
 8015bbe:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	8b5b      	ldrh	r3, [r3, #26]
 8015bc4:	f043 0320 	orr.w	r3, r3, #32
 8015bc8:	b29a      	uxth	r2, r3
 8015bca:	687b      	ldr	r3, [r7, #4]
 8015bcc:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8015bce:	2300      	movs	r3, #0
 8015bd0:	e004      	b.n	8015bdc <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8015bd2:	2101      	movs	r1, #1
 8015bd4:	6878      	ldr	r0, [r7, #4]
 8015bd6:	f000 f80b 	bl	8015bf0 <tcp_enqueue_flags>
 8015bda:	4603      	mov	r3, r0
}
 8015bdc:	4618      	mov	r0, r3
 8015bde:	3714      	adds	r7, #20
 8015be0:	46bd      	mov	sp, r7
 8015be2:	bd90      	pop	{r4, r7, pc}
 8015be4:	0801caf8 	.word	0x0801caf8
 8015be8:	0801cf00 	.word	0x0801cf00
 8015bec:	0801cb4c 	.word	0x0801cb4c

08015bf0 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8015bf0:	b580      	push	{r7, lr}
 8015bf2:	b08a      	sub	sp, #40	@ 0x28
 8015bf4:	af02      	add	r7, sp, #8
 8015bf6:	6078      	str	r0, [r7, #4]
 8015bf8:	460b      	mov	r3, r1
 8015bfa:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8015bfc:	2300      	movs	r3, #0
 8015bfe:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8015c00:	2300      	movs	r3, #0
 8015c02:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8015c04:	78fb      	ldrb	r3, [r7, #3]
 8015c06:	f003 0303 	and.w	r3, r3, #3
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	d106      	bne.n	8015c1c <tcp_enqueue_flags+0x2c>
 8015c0e:	4b67      	ldr	r3, [pc, #412]	@ (8015dac <tcp_enqueue_flags+0x1bc>)
 8015c10:	f240 4211 	movw	r2, #1041	@ 0x411
 8015c14:	4966      	ldr	r1, [pc, #408]	@ (8015db0 <tcp_enqueue_flags+0x1c0>)
 8015c16:	4867      	ldr	r0, [pc, #412]	@ (8015db4 <tcp_enqueue_flags+0x1c4>)
 8015c18:	f004 fb9c 	bl	801a354 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	2b00      	cmp	r3, #0
 8015c20:	d106      	bne.n	8015c30 <tcp_enqueue_flags+0x40>
 8015c22:	4b62      	ldr	r3, [pc, #392]	@ (8015dac <tcp_enqueue_flags+0x1bc>)
 8015c24:	f240 4213 	movw	r2, #1043	@ 0x413
 8015c28:	4963      	ldr	r1, [pc, #396]	@ (8015db8 <tcp_enqueue_flags+0x1c8>)
 8015c2a:	4862      	ldr	r0, [pc, #392]	@ (8015db4 <tcp_enqueue_flags+0x1c4>)
 8015c2c:	f004 fb92 	bl	801a354 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8015c30:	78fb      	ldrb	r3, [r7, #3]
 8015c32:	f003 0302 	and.w	r3, r3, #2
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d001      	beq.n	8015c3e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8015c3a:	2301      	movs	r3, #1
 8015c3c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8015c3e:	7ffb      	ldrb	r3, [r7, #31]
 8015c40:	009b      	lsls	r3, r3, #2
 8015c42:	b2db      	uxtb	r3, r3
 8015c44:	f003 0304 	and.w	r3, r3, #4
 8015c48:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8015c4a:	7dfb      	ldrb	r3, [r7, #23]
 8015c4c:	b29b      	uxth	r3, r3
 8015c4e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8015c52:	4619      	mov	r1, r3
 8015c54:	2036      	movs	r0, #54	@ 0x36
 8015c56:	f7fb f853 	bl	8010d00 <pbuf_alloc>
 8015c5a:	6138      	str	r0, [r7, #16]
 8015c5c:	693b      	ldr	r3, [r7, #16]
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	d109      	bne.n	8015c76 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	8b5b      	ldrh	r3, [r3, #26]
 8015c66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015c6a:	b29a      	uxth	r2, r3
 8015c6c:	687b      	ldr	r3, [r7, #4]
 8015c6e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015c70:	f04f 33ff 	mov.w	r3, #4294967295
 8015c74:	e095      	b.n	8015da2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8015c76:	693b      	ldr	r3, [r7, #16]
 8015c78:	895a      	ldrh	r2, [r3, #10]
 8015c7a:	7dfb      	ldrb	r3, [r7, #23]
 8015c7c:	b29b      	uxth	r3, r3
 8015c7e:	429a      	cmp	r2, r3
 8015c80:	d206      	bcs.n	8015c90 <tcp_enqueue_flags+0xa0>
 8015c82:	4b4a      	ldr	r3, [pc, #296]	@ (8015dac <tcp_enqueue_flags+0x1bc>)
 8015c84:	f240 4239 	movw	r2, #1081	@ 0x439
 8015c88:	494c      	ldr	r1, [pc, #304]	@ (8015dbc <tcp_enqueue_flags+0x1cc>)
 8015c8a:	484a      	ldr	r0, [pc, #296]	@ (8015db4 <tcp_enqueue_flags+0x1c4>)
 8015c8c:	f004 fb62 	bl	801a354 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8015c90:	687b      	ldr	r3, [r7, #4]
 8015c92:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8015c94:	78fa      	ldrb	r2, [r7, #3]
 8015c96:	7ffb      	ldrb	r3, [r7, #31]
 8015c98:	9300      	str	r3, [sp, #0]
 8015c9a:	460b      	mov	r3, r1
 8015c9c:	6939      	ldr	r1, [r7, #16]
 8015c9e:	6878      	ldr	r0, [r7, #4]
 8015ca0:	f7ff fd72 	bl	8015788 <tcp_create_segment>
 8015ca4:	60f8      	str	r0, [r7, #12]
 8015ca6:	68fb      	ldr	r3, [r7, #12]
 8015ca8:	2b00      	cmp	r3, #0
 8015caa:	d109      	bne.n	8015cc0 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	8b5b      	ldrh	r3, [r3, #26]
 8015cb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015cb4:	b29a      	uxth	r2, r3
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015cba:	f04f 33ff 	mov.w	r3, #4294967295
 8015cbe:	e070      	b.n	8015da2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8015cc0:	68fb      	ldr	r3, [r7, #12]
 8015cc2:	68db      	ldr	r3, [r3, #12]
 8015cc4:	f003 0303 	and.w	r3, r3, #3
 8015cc8:	2b00      	cmp	r3, #0
 8015cca:	d006      	beq.n	8015cda <tcp_enqueue_flags+0xea>
 8015ccc:	4b37      	ldr	r3, [pc, #220]	@ (8015dac <tcp_enqueue_flags+0x1bc>)
 8015cce:	f240 4242 	movw	r2, #1090	@ 0x442
 8015cd2:	493b      	ldr	r1, [pc, #236]	@ (8015dc0 <tcp_enqueue_flags+0x1d0>)
 8015cd4:	4837      	ldr	r0, [pc, #220]	@ (8015db4 <tcp_enqueue_flags+0x1c4>)
 8015cd6:	f004 fb3d 	bl	801a354 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8015cda:	68fb      	ldr	r3, [r7, #12]
 8015cdc:	891b      	ldrh	r3, [r3, #8]
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d006      	beq.n	8015cf0 <tcp_enqueue_flags+0x100>
 8015ce2:	4b32      	ldr	r3, [pc, #200]	@ (8015dac <tcp_enqueue_flags+0x1bc>)
 8015ce4:	f240 4243 	movw	r2, #1091	@ 0x443
 8015ce8:	4936      	ldr	r1, [pc, #216]	@ (8015dc4 <tcp_enqueue_flags+0x1d4>)
 8015cea:	4832      	ldr	r0, [pc, #200]	@ (8015db4 <tcp_enqueue_flags+0x1c4>)
 8015cec:	f004 fb32 	bl	801a354 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8015cf0:	687b      	ldr	r3, [r7, #4]
 8015cf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015cf4:	2b00      	cmp	r3, #0
 8015cf6:	d103      	bne.n	8015d00 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	68fa      	ldr	r2, [r7, #12]
 8015cfc:	66da      	str	r2, [r3, #108]	@ 0x6c
 8015cfe:	e00d      	b.n	8015d1c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8015d00:	687b      	ldr	r3, [r7, #4]
 8015d02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015d04:	61bb      	str	r3, [r7, #24]
 8015d06:	e002      	b.n	8015d0e <tcp_enqueue_flags+0x11e>
 8015d08:	69bb      	ldr	r3, [r7, #24]
 8015d0a:	681b      	ldr	r3, [r3, #0]
 8015d0c:	61bb      	str	r3, [r7, #24]
 8015d0e:	69bb      	ldr	r3, [r7, #24]
 8015d10:	681b      	ldr	r3, [r3, #0]
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	d1f8      	bne.n	8015d08 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8015d16:	69bb      	ldr	r3, [r7, #24]
 8015d18:	68fa      	ldr	r2, [r7, #12]
 8015d1a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8015d1c:	687b      	ldr	r3, [r7, #4]
 8015d1e:	2200      	movs	r2, #0
 8015d20:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8015d24:	78fb      	ldrb	r3, [r7, #3]
 8015d26:	f003 0302 	and.w	r3, r3, #2
 8015d2a:	2b00      	cmp	r3, #0
 8015d2c:	d104      	bne.n	8015d38 <tcp_enqueue_flags+0x148>
 8015d2e:	78fb      	ldrb	r3, [r7, #3]
 8015d30:	f003 0301 	and.w	r3, r3, #1
 8015d34:	2b00      	cmp	r3, #0
 8015d36:	d004      	beq.n	8015d42 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8015d3c:	1c5a      	adds	r2, r3, #1
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8015d42:	78fb      	ldrb	r3, [r7, #3]
 8015d44:	f003 0301 	and.w	r3, r3, #1
 8015d48:	2b00      	cmp	r3, #0
 8015d4a:	d006      	beq.n	8015d5a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	8b5b      	ldrh	r3, [r3, #26]
 8015d50:	f043 0320 	orr.w	r3, r3, #32
 8015d54:	b29a      	uxth	r2, r3
 8015d56:	687b      	ldr	r3, [r7, #4]
 8015d58:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8015d5a:	68fb      	ldr	r3, [r7, #12]
 8015d5c:	685b      	ldr	r3, [r3, #4]
 8015d5e:	4618      	mov	r0, r3
 8015d60:	f7fb fb44 	bl	80113ec <pbuf_clen>
 8015d64:	4603      	mov	r3, r0
 8015d66:	461a      	mov	r2, r3
 8015d68:	687b      	ldr	r3, [r7, #4]
 8015d6a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015d6e:	4413      	add	r3, r2
 8015d70:	b29a      	uxth	r2, r3
 8015d72:	687b      	ldr	r3, [r7, #4]
 8015d74:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8015d78:	687b      	ldr	r3, [r7, #4]
 8015d7a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d00e      	beq.n	8015da0 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8015d82:	687b      	ldr	r3, [r7, #4]
 8015d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	d10a      	bne.n	8015da0 <tcp_enqueue_flags+0x1b0>
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015d8e:	2b00      	cmp	r3, #0
 8015d90:	d106      	bne.n	8015da0 <tcp_enqueue_flags+0x1b0>
 8015d92:	4b06      	ldr	r3, [pc, #24]	@ (8015dac <tcp_enqueue_flags+0x1bc>)
 8015d94:	f240 4265 	movw	r2, #1125	@ 0x465
 8015d98:	490b      	ldr	r1, [pc, #44]	@ (8015dc8 <tcp_enqueue_flags+0x1d8>)
 8015d9a:	4806      	ldr	r0, [pc, #24]	@ (8015db4 <tcp_enqueue_flags+0x1c4>)
 8015d9c:	f004 fada 	bl	801a354 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8015da0:	2300      	movs	r3, #0
}
 8015da2:	4618      	mov	r0, r3
 8015da4:	3720      	adds	r7, #32
 8015da6:	46bd      	mov	sp, r7
 8015da8:	bd80      	pop	{r7, pc}
 8015daa:	bf00      	nop
 8015dac:	0801caf8 	.word	0x0801caf8
 8015db0:	0801cf1c 	.word	0x0801cf1c
 8015db4:	0801cb4c 	.word	0x0801cb4c
 8015db8:	0801cf74 	.word	0x0801cf74
 8015dbc:	0801cf94 	.word	0x0801cf94
 8015dc0:	0801cfd0 	.word	0x0801cfd0
 8015dc4:	0801cfe8 	.word	0x0801cfe8
 8015dc8:	0801d014 	.word	0x0801d014

08015dcc <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015dcc:	b5b0      	push	{r4, r5, r7, lr}
 8015dce:	b08a      	sub	sp, #40	@ 0x28
 8015dd0:	af00      	add	r7, sp, #0
 8015dd2:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8015dd4:	687b      	ldr	r3, [r7, #4]
 8015dd6:	2b00      	cmp	r3, #0
 8015dd8:	d106      	bne.n	8015de8 <tcp_output+0x1c>
 8015dda:	4b8a      	ldr	r3, [pc, #552]	@ (8016004 <tcp_output+0x238>)
 8015ddc:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8015de0:	4989      	ldr	r1, [pc, #548]	@ (8016008 <tcp_output+0x23c>)
 8015de2:	488a      	ldr	r0, [pc, #552]	@ (801600c <tcp_output+0x240>)
 8015de4:	f004 fab6 	bl	801a354 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015de8:	687b      	ldr	r3, [r7, #4]
 8015dea:	7d1b      	ldrb	r3, [r3, #20]
 8015dec:	2b01      	cmp	r3, #1
 8015dee:	d106      	bne.n	8015dfe <tcp_output+0x32>
 8015df0:	4b84      	ldr	r3, [pc, #528]	@ (8016004 <tcp_output+0x238>)
 8015df2:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8015df6:	4986      	ldr	r1, [pc, #536]	@ (8016010 <tcp_output+0x244>)
 8015df8:	4884      	ldr	r0, [pc, #528]	@ (801600c <tcp_output+0x240>)
 8015dfa:	f004 faab 	bl	801a354 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8015dfe:	4b85      	ldr	r3, [pc, #532]	@ (8016014 <tcp_output+0x248>)
 8015e00:	681b      	ldr	r3, [r3, #0]
 8015e02:	687a      	ldr	r2, [r7, #4]
 8015e04:	429a      	cmp	r2, r3
 8015e06:	d101      	bne.n	8015e0c <tcp_output+0x40>
    return ERR_OK;
 8015e08:	2300      	movs	r3, #0
 8015e0a:	e1ce      	b.n	80161aa <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015e0c:	687b      	ldr	r3, [r7, #4]
 8015e0e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015e18:	4293      	cmp	r3, r2
 8015e1a:	bf28      	it	cs
 8015e1c:	4613      	movcs	r3, r2
 8015e1e:	b29b      	uxth	r3, r3
 8015e20:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015e26:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8015e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e2a:	2b00      	cmp	r3, #0
 8015e2c:	d10b      	bne.n	8015e46 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	8b5b      	ldrh	r3, [r3, #26]
 8015e32:	f003 0302 	and.w	r3, r3, #2
 8015e36:	2b00      	cmp	r3, #0
 8015e38:	f000 81aa 	beq.w	8016190 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8015e3c:	6878      	ldr	r0, [r7, #4]
 8015e3e:	f000 fdcb 	bl	80169d8 <tcp_send_empty_ack>
 8015e42:	4603      	mov	r3, r0
 8015e44:	e1b1      	b.n	80161aa <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8015e46:	6879      	ldr	r1, [r7, #4]
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	3304      	adds	r3, #4
 8015e4c:	461a      	mov	r2, r3
 8015e4e:	6878      	ldr	r0, [r7, #4]
 8015e50:	f7ff fc7e 	bl	8015750 <tcp_route>
 8015e54:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8015e56:	697b      	ldr	r3, [r7, #20]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d102      	bne.n	8015e62 <tcp_output+0x96>
    return ERR_RTE;
 8015e5c:	f06f 0303 	mvn.w	r3, #3
 8015e60:	e1a3      	b.n	80161aa <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8015e62:	687b      	ldr	r3, [r7, #4]
 8015e64:	2b00      	cmp	r3, #0
 8015e66:	d003      	beq.n	8015e70 <tcp_output+0xa4>
 8015e68:	687b      	ldr	r3, [r7, #4]
 8015e6a:	681b      	ldr	r3, [r3, #0]
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d111      	bne.n	8015e94 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8015e70:	697b      	ldr	r3, [r7, #20]
 8015e72:	2b00      	cmp	r3, #0
 8015e74:	d002      	beq.n	8015e7c <tcp_output+0xb0>
 8015e76:	697b      	ldr	r3, [r7, #20]
 8015e78:	3304      	adds	r3, #4
 8015e7a:	e000      	b.n	8015e7e <tcp_output+0xb2>
 8015e7c:	2300      	movs	r3, #0
 8015e7e:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8015e80:	693b      	ldr	r3, [r7, #16]
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	d102      	bne.n	8015e8c <tcp_output+0xc0>
      return ERR_RTE;
 8015e86:	f06f 0303 	mvn.w	r3, #3
 8015e8a:	e18e      	b.n	80161aa <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8015e8c:	693b      	ldr	r3, [r7, #16]
 8015e8e:	681a      	ldr	r2, [r3, #0]
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8015e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e96:	68db      	ldr	r3, [r3, #12]
 8015e98:	685b      	ldr	r3, [r3, #4]
 8015e9a:	4618      	mov	r0, r3
 8015e9c:	f7f9 fd7c 	bl	800f998 <lwip_htonl>
 8015ea0:	4602      	mov	r2, r0
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015ea6:	1ad3      	subs	r3, r2, r3
 8015ea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015eaa:	8912      	ldrh	r2, [r2, #8]
 8015eac:	4413      	add	r3, r2
 8015eae:	69ba      	ldr	r2, [r7, #24]
 8015eb0:	429a      	cmp	r2, r3
 8015eb2:	d227      	bcs.n	8015f04 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8015eb4:	687b      	ldr	r3, [r7, #4]
 8015eb6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8015eba:	461a      	mov	r2, r3
 8015ebc:	69bb      	ldr	r3, [r7, #24]
 8015ebe:	4293      	cmp	r3, r2
 8015ec0:	d114      	bne.n	8015eec <tcp_output+0x120>
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015ec6:	2b00      	cmp	r3, #0
 8015ec8:	d110      	bne.n	8015eec <tcp_output+0x120>
 8015eca:	687b      	ldr	r3, [r7, #4]
 8015ecc:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d10b      	bne.n	8015eec <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	2200      	movs	r2, #0
 8015ed8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8015edc:	687b      	ldr	r3, [r7, #4]
 8015ede:	2201      	movs	r2, #1
 8015ee0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	2200      	movs	r2, #0
 8015ee8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015eec:	687b      	ldr	r3, [r7, #4]
 8015eee:	8b5b      	ldrh	r3, [r3, #26]
 8015ef0:	f003 0302 	and.w	r3, r3, #2
 8015ef4:	2b00      	cmp	r3, #0
 8015ef6:	f000 814d 	beq.w	8016194 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8015efa:	6878      	ldr	r0, [r7, #4]
 8015efc:	f000 fd6c 	bl	80169d8 <tcp_send_empty_ack>
 8015f00:	4603      	mov	r3, r0
 8015f02:	e152      	b.n	80161aa <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8015f04:	687b      	ldr	r3, [r7, #4]
 8015f06:	2200      	movs	r2, #0
 8015f08:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015f10:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8015f12:	6a3b      	ldr	r3, [r7, #32]
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	f000 811c 	beq.w	8016152 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8015f1a:	e002      	b.n	8015f22 <tcp_output+0x156>
 8015f1c:	6a3b      	ldr	r3, [r7, #32]
 8015f1e:	681b      	ldr	r3, [r3, #0]
 8015f20:	623b      	str	r3, [r7, #32]
 8015f22:	6a3b      	ldr	r3, [r7, #32]
 8015f24:	681b      	ldr	r3, [r3, #0]
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d1f8      	bne.n	8015f1c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8015f2a:	e112      	b.n	8016152 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8015f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f2e:	68db      	ldr	r3, [r3, #12]
 8015f30:	899b      	ldrh	r3, [r3, #12]
 8015f32:	b29b      	uxth	r3, r3
 8015f34:	4618      	mov	r0, r3
 8015f36:	f7f9 fd19 	bl	800f96c <lwip_htons>
 8015f3a:	4603      	mov	r3, r0
 8015f3c:	b2db      	uxtb	r3, r3
 8015f3e:	f003 0304 	and.w	r3, r3, #4
 8015f42:	2b00      	cmp	r3, #0
 8015f44:	d006      	beq.n	8015f54 <tcp_output+0x188>
 8015f46:	4b2f      	ldr	r3, [pc, #188]	@ (8016004 <tcp_output+0x238>)
 8015f48:	f240 5236 	movw	r2, #1334	@ 0x536
 8015f4c:	4932      	ldr	r1, [pc, #200]	@ (8016018 <tcp_output+0x24c>)
 8015f4e:	482f      	ldr	r0, [pc, #188]	@ (801600c <tcp_output+0x240>)
 8015f50:	f004 fa00 	bl	801a354 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015f54:	687b      	ldr	r3, [r7, #4]
 8015f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d01f      	beq.n	8015f9c <tcp_output+0x1d0>
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	8b5b      	ldrh	r3, [r3, #26]
 8015f60:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	d119      	bne.n	8015f9c <tcp_output+0x1d0>
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015f6c:	2b00      	cmp	r3, #0
 8015f6e:	d00b      	beq.n	8015f88 <tcp_output+0x1bc>
 8015f70:	687b      	ldr	r3, [r7, #4]
 8015f72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015f74:	681b      	ldr	r3, [r3, #0]
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d110      	bne.n	8015f9c <tcp_output+0x1d0>
 8015f7a:	687b      	ldr	r3, [r7, #4]
 8015f7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8015f7e:	891a      	ldrh	r2, [r3, #8]
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8015f84:	429a      	cmp	r2, r3
 8015f86:	d209      	bcs.n	8015f9c <tcp_output+0x1d0>
 8015f88:	687b      	ldr	r3, [r7, #4]
 8015f8a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8015f8e:	2b00      	cmp	r3, #0
 8015f90:	d004      	beq.n	8015f9c <tcp_output+0x1d0>
 8015f92:	687b      	ldr	r3, [r7, #4]
 8015f94:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8015f98:	2b0f      	cmp	r3, #15
 8015f9a:	d901      	bls.n	8015fa0 <tcp_output+0x1d4>
 8015f9c:	2301      	movs	r3, #1
 8015f9e:	e000      	b.n	8015fa2 <tcp_output+0x1d6>
 8015fa0:	2300      	movs	r3, #0
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d106      	bne.n	8015fb4 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8015fa6:	687b      	ldr	r3, [r7, #4]
 8015fa8:	8b5b      	ldrh	r3, [r3, #26]
 8015faa:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8015fae:	2b00      	cmp	r3, #0
 8015fb0:	f000 80e4 	beq.w	801617c <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8015fb4:	687b      	ldr	r3, [r7, #4]
 8015fb6:	7d1b      	ldrb	r3, [r3, #20]
 8015fb8:	2b02      	cmp	r3, #2
 8015fba:	d00d      	beq.n	8015fd8 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8015fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fbe:	68db      	ldr	r3, [r3, #12]
 8015fc0:	899b      	ldrh	r3, [r3, #12]
 8015fc2:	b29c      	uxth	r4, r3
 8015fc4:	2010      	movs	r0, #16
 8015fc6:	f7f9 fcd1 	bl	800f96c <lwip_htons>
 8015fca:	4603      	mov	r3, r0
 8015fcc:	461a      	mov	r2, r3
 8015fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fd0:	68db      	ldr	r3, [r3, #12]
 8015fd2:	4322      	orrs	r2, r4
 8015fd4:	b292      	uxth	r2, r2
 8015fd6:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8015fd8:	697a      	ldr	r2, [r7, #20]
 8015fda:	6879      	ldr	r1, [r7, #4]
 8015fdc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015fde:	f000 f909 	bl	80161f4 <tcp_output_segment>
 8015fe2:	4603      	mov	r3, r0
 8015fe4:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8015fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015fea:	2b00      	cmp	r3, #0
 8015fec:	d016      	beq.n	801601c <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015fee:	687b      	ldr	r3, [r7, #4]
 8015ff0:	8b5b      	ldrh	r3, [r3, #26]
 8015ff2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015ff6:	b29a      	uxth	r2, r3
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	835a      	strh	r2, [r3, #26]
      return err;
 8015ffc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016000:	e0d3      	b.n	80161aa <tcp_output+0x3de>
 8016002:	bf00      	nop
 8016004:	0801caf8 	.word	0x0801caf8
 8016008:	0801d03c 	.word	0x0801d03c
 801600c:	0801cb4c 	.word	0x0801cb4c
 8016010:	0801d054 	.word	0x0801d054
 8016014:	24014bc0 	.word	0x24014bc0
 8016018:	0801d07c 	.word	0x0801d07c
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801601c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801601e:	681a      	ldr	r2, [r3, #0]
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	7d1b      	ldrb	r3, [r3, #20]
 8016028:	2b02      	cmp	r3, #2
 801602a:	d006      	beq.n	801603a <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801602c:	687b      	ldr	r3, [r7, #4]
 801602e:	8b5b      	ldrh	r3, [r3, #26]
 8016030:	f023 0303 	bic.w	r3, r3, #3
 8016034:	b29a      	uxth	r2, r3
 8016036:	687b      	ldr	r3, [r7, #4]
 8016038:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801603a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801603c:	68db      	ldr	r3, [r3, #12]
 801603e:	685b      	ldr	r3, [r3, #4]
 8016040:	4618      	mov	r0, r3
 8016042:	f7f9 fca9 	bl	800f998 <lwip_htonl>
 8016046:	4604      	mov	r4, r0
 8016048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801604a:	891b      	ldrh	r3, [r3, #8]
 801604c:	461d      	mov	r5, r3
 801604e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016050:	68db      	ldr	r3, [r3, #12]
 8016052:	899b      	ldrh	r3, [r3, #12]
 8016054:	b29b      	uxth	r3, r3
 8016056:	4618      	mov	r0, r3
 8016058:	f7f9 fc88 	bl	800f96c <lwip_htons>
 801605c:	4603      	mov	r3, r0
 801605e:	b2db      	uxtb	r3, r3
 8016060:	f003 0303 	and.w	r3, r3, #3
 8016064:	2b00      	cmp	r3, #0
 8016066:	d001      	beq.n	801606c <tcp_output+0x2a0>
 8016068:	2301      	movs	r3, #1
 801606a:	e000      	b.n	801606e <tcp_output+0x2a2>
 801606c:	2300      	movs	r3, #0
 801606e:	442b      	add	r3, r5
 8016070:	4423      	add	r3, r4
 8016072:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016078:	68bb      	ldr	r3, [r7, #8]
 801607a:	1ad3      	subs	r3, r2, r3
 801607c:	2b00      	cmp	r3, #0
 801607e:	da02      	bge.n	8016086 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8016080:	687b      	ldr	r3, [r7, #4]
 8016082:	68ba      	ldr	r2, [r7, #8]
 8016084:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8016086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016088:	891b      	ldrh	r3, [r3, #8]
 801608a:	461c      	mov	r4, r3
 801608c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801608e:	68db      	ldr	r3, [r3, #12]
 8016090:	899b      	ldrh	r3, [r3, #12]
 8016092:	b29b      	uxth	r3, r3
 8016094:	4618      	mov	r0, r3
 8016096:	f7f9 fc69 	bl	800f96c <lwip_htons>
 801609a:	4603      	mov	r3, r0
 801609c:	b2db      	uxtb	r3, r3
 801609e:	f003 0303 	and.w	r3, r3, #3
 80160a2:	2b00      	cmp	r3, #0
 80160a4:	d001      	beq.n	80160aa <tcp_output+0x2de>
 80160a6:	2301      	movs	r3, #1
 80160a8:	e000      	b.n	80160ac <tcp_output+0x2e0>
 80160aa:	2300      	movs	r3, #0
 80160ac:	4423      	add	r3, r4
 80160ae:	2b00      	cmp	r3, #0
 80160b0:	d049      	beq.n	8016146 <tcp_output+0x37a>
      seg->next = NULL;
 80160b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160b4:	2200      	movs	r2, #0
 80160b6:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d105      	bne.n	80160cc <tcp_output+0x300>
        pcb->unacked = seg;
 80160c0:	687b      	ldr	r3, [r7, #4]
 80160c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80160c4:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 80160c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160c8:	623b      	str	r3, [r7, #32]
 80160ca:	e03f      	b.n	801614c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80160cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80160ce:	68db      	ldr	r3, [r3, #12]
 80160d0:	685b      	ldr	r3, [r3, #4]
 80160d2:	4618      	mov	r0, r3
 80160d4:	f7f9 fc60 	bl	800f998 <lwip_htonl>
 80160d8:	4604      	mov	r4, r0
 80160da:	6a3b      	ldr	r3, [r7, #32]
 80160dc:	68db      	ldr	r3, [r3, #12]
 80160de:	685b      	ldr	r3, [r3, #4]
 80160e0:	4618      	mov	r0, r3
 80160e2:	f7f9 fc59 	bl	800f998 <lwip_htonl>
 80160e6:	4603      	mov	r3, r0
 80160e8:	1ae3      	subs	r3, r4, r3
 80160ea:	2b00      	cmp	r3, #0
 80160ec:	da24      	bge.n	8016138 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80160ee:	687b      	ldr	r3, [r7, #4]
 80160f0:	3370      	adds	r3, #112	@ 0x70
 80160f2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80160f4:	e002      	b.n	80160fc <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80160f6:	69fb      	ldr	r3, [r7, #28]
 80160f8:	681b      	ldr	r3, [r3, #0]
 80160fa:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80160fc:	69fb      	ldr	r3, [r7, #28]
 80160fe:	681b      	ldr	r3, [r3, #0]
 8016100:	2b00      	cmp	r3, #0
 8016102:	d011      	beq.n	8016128 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016104:	69fb      	ldr	r3, [r7, #28]
 8016106:	681b      	ldr	r3, [r3, #0]
 8016108:	68db      	ldr	r3, [r3, #12]
 801610a:	685b      	ldr	r3, [r3, #4]
 801610c:	4618      	mov	r0, r3
 801610e:	f7f9 fc43 	bl	800f998 <lwip_htonl>
 8016112:	4604      	mov	r4, r0
 8016114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016116:	68db      	ldr	r3, [r3, #12]
 8016118:	685b      	ldr	r3, [r3, #4]
 801611a:	4618      	mov	r0, r3
 801611c:	f7f9 fc3c 	bl	800f998 <lwip_htonl>
 8016120:	4603      	mov	r3, r0
 8016122:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8016124:	2b00      	cmp	r3, #0
 8016126:	dbe6      	blt.n	80160f6 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8016128:	69fb      	ldr	r3, [r7, #28]
 801612a:	681a      	ldr	r2, [r3, #0]
 801612c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801612e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8016130:	69fb      	ldr	r3, [r7, #28]
 8016132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016134:	601a      	str	r2, [r3, #0]
 8016136:	e009      	b.n	801614c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8016138:	6a3b      	ldr	r3, [r7, #32]
 801613a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801613c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801613e:	6a3b      	ldr	r3, [r7, #32]
 8016140:	681b      	ldr	r3, [r3, #0]
 8016142:	623b      	str	r3, [r7, #32]
 8016144:	e002      	b.n	801614c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8016146:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016148:	f7fc fc43 	bl	80129d2 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016150:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 8016152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016154:	2b00      	cmp	r3, #0
 8016156:	d012      	beq.n	801617e <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8016158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801615a:	68db      	ldr	r3, [r3, #12]
 801615c:	685b      	ldr	r3, [r3, #4]
 801615e:	4618      	mov	r0, r3
 8016160:	f7f9 fc1a 	bl	800f998 <lwip_htonl>
 8016164:	4602      	mov	r2, r0
 8016166:	687b      	ldr	r3, [r7, #4]
 8016168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801616a:	1ad3      	subs	r3, r2, r3
 801616c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801616e:	8912      	ldrh	r2, [r2, #8]
 8016170:	4413      	add	r3, r2
  while (seg != NULL &&
 8016172:	69ba      	ldr	r2, [r7, #24]
 8016174:	429a      	cmp	r2, r3
 8016176:	f4bf aed9 	bcs.w	8015f2c <tcp_output+0x160>
 801617a:	e000      	b.n	801617e <tcp_output+0x3b2>
      break;
 801617c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801617e:	687b      	ldr	r3, [r7, #4]
 8016180:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016182:	2b00      	cmp	r3, #0
 8016184:	d108      	bne.n	8016198 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	2200      	movs	r2, #0
 801618a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801618e:	e004      	b.n	801619a <tcp_output+0x3ce>
    goto output_done;
 8016190:	bf00      	nop
 8016192:	e002      	b.n	801619a <tcp_output+0x3ce>
    goto output_done;
 8016194:	bf00      	nop
 8016196:	e000      	b.n	801619a <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8016198:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801619a:	687b      	ldr	r3, [r7, #4]
 801619c:	8b5b      	ldrh	r3, [r3, #26]
 801619e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80161a2:	b29a      	uxth	r2, r3
 80161a4:	687b      	ldr	r3, [r7, #4]
 80161a6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80161a8:	2300      	movs	r3, #0
}
 80161aa:	4618      	mov	r0, r3
 80161ac:	3728      	adds	r7, #40	@ 0x28
 80161ae:	46bd      	mov	sp, r7
 80161b0:	bdb0      	pop	{r4, r5, r7, pc}
 80161b2:	bf00      	nop

080161b4 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 80161b4:	b580      	push	{r7, lr}
 80161b6:	b082      	sub	sp, #8
 80161b8:	af00      	add	r7, sp, #0
 80161ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 80161bc:	687b      	ldr	r3, [r7, #4]
 80161be:	2b00      	cmp	r3, #0
 80161c0:	d106      	bne.n	80161d0 <tcp_output_segment_busy+0x1c>
 80161c2:	4b09      	ldr	r3, [pc, #36]	@ (80161e8 <tcp_output_segment_busy+0x34>)
 80161c4:	f240 529a 	movw	r2, #1434	@ 0x59a
 80161c8:	4908      	ldr	r1, [pc, #32]	@ (80161ec <tcp_output_segment_busy+0x38>)
 80161ca:	4809      	ldr	r0, [pc, #36]	@ (80161f0 <tcp_output_segment_busy+0x3c>)
 80161cc:	f004 f8c2 	bl	801a354 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80161d0:	687b      	ldr	r3, [r7, #4]
 80161d2:	685b      	ldr	r3, [r3, #4]
 80161d4:	7b9b      	ldrb	r3, [r3, #14]
 80161d6:	2b01      	cmp	r3, #1
 80161d8:	d001      	beq.n	80161de <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80161da:	2301      	movs	r3, #1
 80161dc:	e000      	b.n	80161e0 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80161de:	2300      	movs	r3, #0
}
 80161e0:	4618      	mov	r0, r3
 80161e2:	3708      	adds	r7, #8
 80161e4:	46bd      	mov	sp, r7
 80161e6:	bd80      	pop	{r7, pc}
 80161e8:	0801caf8 	.word	0x0801caf8
 80161ec:	0801d094 	.word	0x0801d094
 80161f0:	0801cb4c 	.word	0x0801cb4c

080161f4 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80161f4:	b5b0      	push	{r4, r5, r7, lr}
 80161f6:	b08c      	sub	sp, #48	@ 0x30
 80161f8:	af04      	add	r7, sp, #16
 80161fa:	60f8      	str	r0, [r7, #12]
 80161fc:	60b9      	str	r1, [r7, #8]
 80161fe:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8016200:	68fb      	ldr	r3, [r7, #12]
 8016202:	2b00      	cmp	r3, #0
 8016204:	d106      	bne.n	8016214 <tcp_output_segment+0x20>
 8016206:	4b64      	ldr	r3, [pc, #400]	@ (8016398 <tcp_output_segment+0x1a4>)
 8016208:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 801620c:	4963      	ldr	r1, [pc, #396]	@ (801639c <tcp_output_segment+0x1a8>)
 801620e:	4864      	ldr	r0, [pc, #400]	@ (80163a0 <tcp_output_segment+0x1ac>)
 8016210:	f004 f8a0 	bl	801a354 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8016214:	68bb      	ldr	r3, [r7, #8]
 8016216:	2b00      	cmp	r3, #0
 8016218:	d106      	bne.n	8016228 <tcp_output_segment+0x34>
 801621a:	4b5f      	ldr	r3, [pc, #380]	@ (8016398 <tcp_output_segment+0x1a4>)
 801621c:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8016220:	4960      	ldr	r1, [pc, #384]	@ (80163a4 <tcp_output_segment+0x1b0>)
 8016222:	485f      	ldr	r0, [pc, #380]	@ (80163a0 <tcp_output_segment+0x1ac>)
 8016224:	f004 f896 	bl	801a354 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8016228:	687b      	ldr	r3, [r7, #4]
 801622a:	2b00      	cmp	r3, #0
 801622c:	d106      	bne.n	801623c <tcp_output_segment+0x48>
 801622e:	4b5a      	ldr	r3, [pc, #360]	@ (8016398 <tcp_output_segment+0x1a4>)
 8016230:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 8016234:	495c      	ldr	r1, [pc, #368]	@ (80163a8 <tcp_output_segment+0x1b4>)
 8016236:	485a      	ldr	r0, [pc, #360]	@ (80163a0 <tcp_output_segment+0x1ac>)
 8016238:	f004 f88c 	bl	801a354 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801623c:	68f8      	ldr	r0, [r7, #12]
 801623e:	f7ff ffb9 	bl	80161b4 <tcp_output_segment_busy>
 8016242:	4603      	mov	r3, r0
 8016244:	2b00      	cmp	r3, #0
 8016246:	d001      	beq.n	801624c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8016248:	2300      	movs	r3, #0
 801624a:	e0a1      	b.n	8016390 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801624c:	68bb      	ldr	r3, [r7, #8]
 801624e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016250:	68fb      	ldr	r3, [r7, #12]
 8016252:	68dc      	ldr	r4, [r3, #12]
 8016254:	4610      	mov	r0, r2
 8016256:	f7f9 fb9f 	bl	800f998 <lwip_htonl>
 801625a:	4603      	mov	r3, r0
 801625c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801625e:	68bb      	ldr	r3, [r7, #8]
 8016260:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8016262:	68fb      	ldr	r3, [r7, #12]
 8016264:	68dc      	ldr	r4, [r3, #12]
 8016266:	4610      	mov	r0, r2
 8016268:	f7f9 fb80 	bl	800f96c <lwip_htons>
 801626c:	4603      	mov	r3, r0
 801626e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8016270:	68bb      	ldr	r3, [r7, #8]
 8016272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016274:	68ba      	ldr	r2, [r7, #8]
 8016276:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8016278:	441a      	add	r2, r3
 801627a:	68bb      	ldr	r3, [r7, #8]
 801627c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801627e:	68fb      	ldr	r3, [r7, #12]
 8016280:	68db      	ldr	r3, [r3, #12]
 8016282:	3314      	adds	r3, #20
 8016284:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8016286:	68fb      	ldr	r3, [r7, #12]
 8016288:	7a9b      	ldrb	r3, [r3, #10]
 801628a:	f003 0301 	and.w	r3, r3, #1
 801628e:	2b00      	cmp	r3, #0
 8016290:	d015      	beq.n	80162be <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8016292:	68bb      	ldr	r3, [r7, #8]
 8016294:	3304      	adds	r3, #4
 8016296:	461a      	mov	r2, r3
 8016298:	6879      	ldr	r1, [r7, #4]
 801629a:	f240 50b4 	movw	r0, #1460	@ 0x5b4
 801629e:	f7fc fe8f 	bl	8012fc0 <tcp_eff_send_mss_netif>
 80162a2:	4603      	mov	r3, r0
 80162a4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80162a6:	8b7b      	ldrh	r3, [r7, #26]
 80162a8:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 80162ac:	4618      	mov	r0, r3
 80162ae:	f7f9 fb73 	bl	800f998 <lwip_htonl>
 80162b2:	4602      	mov	r2, r0
 80162b4:	69fb      	ldr	r3, [r7, #28]
 80162b6:	601a      	str	r2, [r3, #0]
    opts += 1;
 80162b8:	69fb      	ldr	r3, [r7, #28]
 80162ba:	3304      	adds	r3, #4
 80162bc:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 80162be:	68bb      	ldr	r3, [r7, #8]
 80162c0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 80162c4:	2b00      	cmp	r3, #0
 80162c6:	da02      	bge.n	80162ce <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80162c8:	68bb      	ldr	r3, [r7, #8]
 80162ca:	2200      	movs	r2, #0
 80162cc:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 80162ce:	68bb      	ldr	r3, [r7, #8]
 80162d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80162d2:	2b00      	cmp	r3, #0
 80162d4:	d10c      	bne.n	80162f0 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80162d6:	4b35      	ldr	r3, [pc, #212]	@ (80163ac <tcp_output_segment+0x1b8>)
 80162d8:	681a      	ldr	r2, [r3, #0]
 80162da:	68bb      	ldr	r3, [r7, #8]
 80162dc:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80162de:	68fb      	ldr	r3, [r7, #12]
 80162e0:	68db      	ldr	r3, [r3, #12]
 80162e2:	685b      	ldr	r3, [r3, #4]
 80162e4:	4618      	mov	r0, r3
 80162e6:	f7f9 fb57 	bl	800f998 <lwip_htonl>
 80162ea:	4602      	mov	r2, r0
 80162ec:	68bb      	ldr	r3, [r7, #8]
 80162ee:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80162f0:	68fb      	ldr	r3, [r7, #12]
 80162f2:	68da      	ldr	r2, [r3, #12]
 80162f4:	68fb      	ldr	r3, [r7, #12]
 80162f6:	685b      	ldr	r3, [r3, #4]
 80162f8:	685b      	ldr	r3, [r3, #4]
 80162fa:	1ad3      	subs	r3, r2, r3
 80162fc:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80162fe:	68fb      	ldr	r3, [r7, #12]
 8016300:	685b      	ldr	r3, [r3, #4]
 8016302:	8959      	ldrh	r1, [r3, #10]
 8016304:	68fb      	ldr	r3, [r7, #12]
 8016306:	685b      	ldr	r3, [r3, #4]
 8016308:	8b3a      	ldrh	r2, [r7, #24]
 801630a:	1a8a      	subs	r2, r1, r2
 801630c:	b292      	uxth	r2, r2
 801630e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8016310:	68fb      	ldr	r3, [r7, #12]
 8016312:	685b      	ldr	r3, [r3, #4]
 8016314:	8919      	ldrh	r1, [r3, #8]
 8016316:	68fb      	ldr	r3, [r7, #12]
 8016318:	685b      	ldr	r3, [r3, #4]
 801631a:	8b3a      	ldrh	r2, [r7, #24]
 801631c:	1a8a      	subs	r2, r1, r2
 801631e:	b292      	uxth	r2, r2
 8016320:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8016322:	68fb      	ldr	r3, [r7, #12]
 8016324:	685b      	ldr	r3, [r3, #4]
 8016326:	68fa      	ldr	r2, [r7, #12]
 8016328:	68d2      	ldr	r2, [r2, #12]
 801632a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801632c:	68fb      	ldr	r3, [r7, #12]
 801632e:	68db      	ldr	r3, [r3, #12]
 8016330:	2200      	movs	r2, #0
 8016332:	741a      	strb	r2, [r3, #16]
 8016334:	2200      	movs	r2, #0
 8016336:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8016338:	68fb      	ldr	r3, [r7, #12]
 801633a:	68da      	ldr	r2, [r3, #12]
 801633c:	68fb      	ldr	r3, [r7, #12]
 801633e:	7a9b      	ldrb	r3, [r3, #10]
 8016340:	f003 0301 	and.w	r3, r3, #1
 8016344:	2b00      	cmp	r3, #0
 8016346:	d001      	beq.n	801634c <tcp_output_segment+0x158>
 8016348:	2318      	movs	r3, #24
 801634a:	e000      	b.n	801634e <tcp_output_segment+0x15a>
 801634c:	2314      	movs	r3, #20
 801634e:	4413      	add	r3, r2
 8016350:	69fa      	ldr	r2, [r7, #28]
 8016352:	429a      	cmp	r2, r3
 8016354:	d006      	beq.n	8016364 <tcp_output_segment+0x170>
 8016356:	4b10      	ldr	r3, [pc, #64]	@ (8016398 <tcp_output_segment+0x1a4>)
 8016358:	f240 621c 	movw	r2, #1564	@ 0x61c
 801635c:	4914      	ldr	r1, [pc, #80]	@ (80163b0 <tcp_output_segment+0x1bc>)
 801635e:	4810      	ldr	r0, [pc, #64]	@ (80163a0 <tcp_output_segment+0x1ac>)
 8016360:	f003 fff8 	bl	801a354 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8016364:	68fb      	ldr	r3, [r7, #12]
 8016366:	6858      	ldr	r0, [r3, #4]
 8016368:	68b9      	ldr	r1, [r7, #8]
 801636a:	68bb      	ldr	r3, [r7, #8]
 801636c:	1d1c      	adds	r4, r3, #4
 801636e:	68bb      	ldr	r3, [r7, #8]
 8016370:	7add      	ldrb	r5, [r3, #11]
 8016372:	68bb      	ldr	r3, [r7, #8]
 8016374:	7a9b      	ldrb	r3, [r3, #10]
 8016376:	687a      	ldr	r2, [r7, #4]
 8016378:	9202      	str	r2, [sp, #8]
 801637a:	2206      	movs	r2, #6
 801637c:	9201      	str	r2, [sp, #4]
 801637e:	9300      	str	r3, [sp, #0]
 8016380:	462b      	mov	r3, r5
 8016382:	4622      	mov	r2, r4
 8016384:	f002 fdc6 	bl	8018f14 <ip4_output_if>
 8016388:	4603      	mov	r3, r0
 801638a:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801638c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016390:	4618      	mov	r0, r3
 8016392:	3720      	adds	r7, #32
 8016394:	46bd      	mov	sp, r7
 8016396:	bdb0      	pop	{r4, r5, r7, pc}
 8016398:	0801caf8 	.word	0x0801caf8
 801639c:	0801d0bc 	.word	0x0801d0bc
 80163a0:	0801cb4c 	.word	0x0801cb4c
 80163a4:	0801d0dc 	.word	0x0801d0dc
 80163a8:	0801d0fc 	.word	0x0801d0fc
 80163ac:	24014b74 	.word	0x24014b74
 80163b0:	0801d120 	.word	0x0801d120

080163b4 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 80163b4:	b5b0      	push	{r4, r5, r7, lr}
 80163b6:	b084      	sub	sp, #16
 80163b8:	af00      	add	r7, sp, #0
 80163ba:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 80163bc:	687b      	ldr	r3, [r7, #4]
 80163be:	2b00      	cmp	r3, #0
 80163c0:	d106      	bne.n	80163d0 <tcp_rexmit_rto_prepare+0x1c>
 80163c2:	4b31      	ldr	r3, [pc, #196]	@ (8016488 <tcp_rexmit_rto_prepare+0xd4>)
 80163c4:	f240 6263 	movw	r2, #1635	@ 0x663
 80163c8:	4930      	ldr	r1, [pc, #192]	@ (801648c <tcp_rexmit_rto_prepare+0xd8>)
 80163ca:	4831      	ldr	r0, [pc, #196]	@ (8016490 <tcp_rexmit_rto_prepare+0xdc>)
 80163cc:	f003 ffc2 	bl	801a354 <iprintf>

  if (pcb->unacked == NULL) {
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80163d4:	2b00      	cmp	r3, #0
 80163d6:	d102      	bne.n	80163de <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80163d8:	f06f 0305 	mvn.w	r3, #5
 80163dc:	e050      	b.n	8016480 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80163de:	687b      	ldr	r3, [r7, #4]
 80163e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80163e2:	60fb      	str	r3, [r7, #12]
 80163e4:	e00b      	b.n	80163fe <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80163e6:	68f8      	ldr	r0, [r7, #12]
 80163e8:	f7ff fee4 	bl	80161b4 <tcp_output_segment_busy>
 80163ec:	4603      	mov	r3, r0
 80163ee:	2b00      	cmp	r3, #0
 80163f0:	d002      	beq.n	80163f8 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80163f2:	f06f 0305 	mvn.w	r3, #5
 80163f6:	e043      	b.n	8016480 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80163f8:	68fb      	ldr	r3, [r7, #12]
 80163fa:	681b      	ldr	r3, [r3, #0]
 80163fc:	60fb      	str	r3, [r7, #12]
 80163fe:	68fb      	ldr	r3, [r7, #12]
 8016400:	681b      	ldr	r3, [r3, #0]
 8016402:	2b00      	cmp	r3, #0
 8016404:	d1ef      	bne.n	80163e6 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8016406:	68f8      	ldr	r0, [r7, #12]
 8016408:	f7ff fed4 	bl	80161b4 <tcp_output_segment_busy>
 801640c:	4603      	mov	r3, r0
 801640e:	2b00      	cmp	r3, #0
 8016410:	d002      	beq.n	8016418 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8016412:	f06f 0305 	mvn.w	r3, #5
 8016416:	e033      	b.n	8016480 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801641c:	68fb      	ldr	r3, [r7, #12]
 801641e:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	2200      	movs	r2, #0
 801642c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801642e:	687b      	ldr	r3, [r7, #4]
 8016430:	8b5b      	ldrh	r3, [r3, #26]
 8016432:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8016436:	b29a      	uxth	r2, r3
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801643c:	68fb      	ldr	r3, [r7, #12]
 801643e:	68db      	ldr	r3, [r3, #12]
 8016440:	685b      	ldr	r3, [r3, #4]
 8016442:	4618      	mov	r0, r3
 8016444:	f7f9 faa8 	bl	800f998 <lwip_htonl>
 8016448:	4604      	mov	r4, r0
 801644a:	68fb      	ldr	r3, [r7, #12]
 801644c:	891b      	ldrh	r3, [r3, #8]
 801644e:	461d      	mov	r5, r3
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	68db      	ldr	r3, [r3, #12]
 8016454:	899b      	ldrh	r3, [r3, #12]
 8016456:	b29b      	uxth	r3, r3
 8016458:	4618      	mov	r0, r3
 801645a:	f7f9 fa87 	bl	800f96c <lwip_htons>
 801645e:	4603      	mov	r3, r0
 8016460:	b2db      	uxtb	r3, r3
 8016462:	f003 0303 	and.w	r3, r3, #3
 8016466:	2b00      	cmp	r3, #0
 8016468:	d001      	beq.n	801646e <tcp_rexmit_rto_prepare+0xba>
 801646a:	2301      	movs	r3, #1
 801646c:	e000      	b.n	8016470 <tcp_rexmit_rto_prepare+0xbc>
 801646e:	2300      	movs	r3, #0
 8016470:	442b      	add	r3, r5
 8016472:	18e2      	adds	r2, r4, r3
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8016478:	687b      	ldr	r3, [r7, #4]
 801647a:	2200      	movs	r2, #0
 801647c:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801647e:	2300      	movs	r3, #0
}
 8016480:	4618      	mov	r0, r3
 8016482:	3710      	adds	r7, #16
 8016484:	46bd      	mov	sp, r7
 8016486:	bdb0      	pop	{r4, r5, r7, pc}
 8016488:	0801caf8 	.word	0x0801caf8
 801648c:	0801d134 	.word	0x0801d134
 8016490:	0801cb4c 	.word	0x0801cb4c

08016494 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8016494:	b580      	push	{r7, lr}
 8016496:	b082      	sub	sp, #8
 8016498:	af00      	add	r7, sp, #0
 801649a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	2b00      	cmp	r3, #0
 80164a0:	d106      	bne.n	80164b0 <tcp_rexmit_rto_commit+0x1c>
 80164a2:	4b0d      	ldr	r3, [pc, #52]	@ (80164d8 <tcp_rexmit_rto_commit+0x44>)
 80164a4:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 80164a8:	490c      	ldr	r1, [pc, #48]	@ (80164dc <tcp_rexmit_rto_commit+0x48>)
 80164aa:	480d      	ldr	r0, [pc, #52]	@ (80164e0 <tcp_rexmit_rto_commit+0x4c>)
 80164ac:	f003 ff52 	bl	801a354 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80164b0:	687b      	ldr	r3, [r7, #4]
 80164b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80164b6:	2bff      	cmp	r3, #255	@ 0xff
 80164b8:	d007      	beq.n	80164ca <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 80164ba:	687b      	ldr	r3, [r7, #4]
 80164bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80164c0:	3301      	adds	r3, #1
 80164c2:	b2da      	uxtb	r2, r3
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80164ca:	6878      	ldr	r0, [r7, #4]
 80164cc:	f7ff fc7e 	bl	8015dcc <tcp_output>
}
 80164d0:	bf00      	nop
 80164d2:	3708      	adds	r7, #8
 80164d4:	46bd      	mov	sp, r7
 80164d6:	bd80      	pop	{r7, pc}
 80164d8:	0801caf8 	.word	0x0801caf8
 80164dc:	0801d158 	.word	0x0801d158
 80164e0:	0801cb4c 	.word	0x0801cb4c

080164e4 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80164e4:	b580      	push	{r7, lr}
 80164e6:	b082      	sub	sp, #8
 80164e8:	af00      	add	r7, sp, #0
 80164ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80164ec:	687b      	ldr	r3, [r7, #4]
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	d106      	bne.n	8016500 <tcp_rexmit_rto+0x1c>
 80164f2:	4b0a      	ldr	r3, [pc, #40]	@ (801651c <tcp_rexmit_rto+0x38>)
 80164f4:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 80164f8:	4909      	ldr	r1, [pc, #36]	@ (8016520 <tcp_rexmit_rto+0x3c>)
 80164fa:	480a      	ldr	r0, [pc, #40]	@ (8016524 <tcp_rexmit_rto+0x40>)
 80164fc:	f003 ff2a 	bl	801a354 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8016500:	6878      	ldr	r0, [r7, #4]
 8016502:	f7ff ff57 	bl	80163b4 <tcp_rexmit_rto_prepare>
 8016506:	4603      	mov	r3, r0
 8016508:	2b00      	cmp	r3, #0
 801650a:	d102      	bne.n	8016512 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801650c:	6878      	ldr	r0, [r7, #4]
 801650e:	f7ff ffc1 	bl	8016494 <tcp_rexmit_rto_commit>
  }
}
 8016512:	bf00      	nop
 8016514:	3708      	adds	r7, #8
 8016516:	46bd      	mov	sp, r7
 8016518:	bd80      	pop	{r7, pc}
 801651a:	bf00      	nop
 801651c:	0801caf8 	.word	0x0801caf8
 8016520:	0801d17c 	.word	0x0801d17c
 8016524:	0801cb4c 	.word	0x0801cb4c

08016528 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8016528:	b590      	push	{r4, r7, lr}
 801652a:	b085      	sub	sp, #20
 801652c:	af00      	add	r7, sp, #0
 801652e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8016530:	687b      	ldr	r3, [r7, #4]
 8016532:	2b00      	cmp	r3, #0
 8016534:	d106      	bne.n	8016544 <tcp_rexmit+0x1c>
 8016536:	4b2f      	ldr	r3, [pc, #188]	@ (80165f4 <tcp_rexmit+0xcc>)
 8016538:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 801653c:	492e      	ldr	r1, [pc, #184]	@ (80165f8 <tcp_rexmit+0xd0>)
 801653e:	482f      	ldr	r0, [pc, #188]	@ (80165fc <tcp_rexmit+0xd4>)
 8016540:	f003 ff08 	bl	801a354 <iprintf>

  if (pcb->unacked == NULL) {
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016548:	2b00      	cmp	r3, #0
 801654a:	d102      	bne.n	8016552 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801654c:	f06f 0305 	mvn.w	r3, #5
 8016550:	e04c      	b.n	80165ec <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016556:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8016558:	68b8      	ldr	r0, [r7, #8]
 801655a:	f7ff fe2b 	bl	80161b4 <tcp_output_segment_busy>
 801655e:	4603      	mov	r3, r0
 8016560:	2b00      	cmp	r3, #0
 8016562:	d002      	beq.n	801656a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8016564:	f06f 0305 	mvn.w	r3, #5
 8016568:	e040      	b.n	80165ec <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801656a:	68bb      	ldr	r3, [r7, #8]
 801656c:	681a      	ldr	r2, [r3, #0]
 801656e:	687b      	ldr	r3, [r7, #4]
 8016570:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8016572:	687b      	ldr	r3, [r7, #4]
 8016574:	336c      	adds	r3, #108	@ 0x6c
 8016576:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016578:	e002      	b.n	8016580 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801657a:	68fb      	ldr	r3, [r7, #12]
 801657c:	681b      	ldr	r3, [r3, #0]
 801657e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8016580:	68fb      	ldr	r3, [r7, #12]
 8016582:	681b      	ldr	r3, [r3, #0]
 8016584:	2b00      	cmp	r3, #0
 8016586:	d011      	beq.n	80165ac <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8016588:	68fb      	ldr	r3, [r7, #12]
 801658a:	681b      	ldr	r3, [r3, #0]
 801658c:	68db      	ldr	r3, [r3, #12]
 801658e:	685b      	ldr	r3, [r3, #4]
 8016590:	4618      	mov	r0, r3
 8016592:	f7f9 fa01 	bl	800f998 <lwip_htonl>
 8016596:	4604      	mov	r4, r0
 8016598:	68bb      	ldr	r3, [r7, #8]
 801659a:	68db      	ldr	r3, [r3, #12]
 801659c:	685b      	ldr	r3, [r3, #4]
 801659e:	4618      	mov	r0, r3
 80165a0:	f7f9 f9fa 	bl	800f998 <lwip_htonl>
 80165a4:	4603      	mov	r3, r0
 80165a6:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80165a8:	2b00      	cmp	r3, #0
 80165aa:	dbe6      	blt.n	801657a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80165ac:	68fb      	ldr	r3, [r7, #12]
 80165ae:	681a      	ldr	r2, [r3, #0]
 80165b0:	68bb      	ldr	r3, [r7, #8]
 80165b2:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 80165b4:	68fb      	ldr	r3, [r7, #12]
 80165b6:	68ba      	ldr	r2, [r7, #8]
 80165b8:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 80165ba:	68bb      	ldr	r3, [r7, #8]
 80165bc:	681b      	ldr	r3, [r3, #0]
 80165be:	2b00      	cmp	r3, #0
 80165c0:	d103      	bne.n	80165ca <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	2200      	movs	r2, #0
 80165c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80165d0:	2bff      	cmp	r3, #255	@ 0xff
 80165d2:	d007      	beq.n	80165e4 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80165da:	3301      	adds	r3, #1
 80165dc:	b2da      	uxtb	r2, r3
 80165de:	687b      	ldr	r3, [r7, #4]
 80165e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 80165e4:	687b      	ldr	r3, [r7, #4]
 80165e6:	2200      	movs	r2, #0
 80165e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 80165ea:	2300      	movs	r3, #0
}
 80165ec:	4618      	mov	r0, r3
 80165ee:	3714      	adds	r7, #20
 80165f0:	46bd      	mov	sp, r7
 80165f2:	bd90      	pop	{r4, r7, pc}
 80165f4:	0801caf8 	.word	0x0801caf8
 80165f8:	0801d198 	.word	0x0801d198
 80165fc:	0801cb4c 	.word	0x0801cb4c

08016600 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8016600:	b580      	push	{r7, lr}
 8016602:	b082      	sub	sp, #8
 8016604:	af00      	add	r7, sp, #0
 8016606:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	2b00      	cmp	r3, #0
 801660c:	d106      	bne.n	801661c <tcp_rexmit_fast+0x1c>
 801660e:	4b2a      	ldr	r3, [pc, #168]	@ (80166b8 <tcp_rexmit_fast+0xb8>)
 8016610:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8016614:	4929      	ldr	r1, [pc, #164]	@ (80166bc <tcp_rexmit_fast+0xbc>)
 8016616:	482a      	ldr	r0, [pc, #168]	@ (80166c0 <tcp_rexmit_fast+0xc0>)
 8016618:	f003 fe9c 	bl	801a354 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016620:	2b00      	cmp	r3, #0
 8016622:	d045      	beq.n	80166b0 <tcp_rexmit_fast+0xb0>
 8016624:	687b      	ldr	r3, [r7, #4]
 8016626:	8b5b      	ldrh	r3, [r3, #26]
 8016628:	f003 0304 	and.w	r3, r3, #4
 801662c:	2b00      	cmp	r3, #0
 801662e:	d13f      	bne.n	80166b0 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8016630:	6878      	ldr	r0, [r7, #4]
 8016632:	f7ff ff79 	bl	8016528 <tcp_rexmit>
 8016636:	4603      	mov	r3, r0
 8016638:	2b00      	cmp	r3, #0
 801663a:	d139      	bne.n	80166b0 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8016648:	4293      	cmp	r3, r2
 801664a:	bf28      	it	cs
 801664c:	4613      	movcs	r3, r2
 801664e:	b29b      	uxth	r3, r3
 8016650:	2b00      	cmp	r3, #0
 8016652:	da00      	bge.n	8016656 <tcp_rexmit_fast+0x56>
 8016654:	3301      	adds	r3, #1
 8016656:	105b      	asrs	r3, r3, #1
 8016658:	b29a      	uxth	r2, r3
 801665a:	687b      	ldr	r3, [r7, #4]
 801665c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8016660:	687b      	ldr	r3, [r7, #4]
 8016662:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8016666:	461a      	mov	r2, r3
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801666c:	005b      	lsls	r3, r3, #1
 801666e:	429a      	cmp	r2, r3
 8016670:	d206      	bcs.n	8016680 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016676:	005b      	lsls	r3, r3, #1
 8016678:	b29a      	uxth	r2, r3
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8016680:	687b      	ldr	r3, [r7, #4]
 8016682:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801668a:	4619      	mov	r1, r3
 801668c:	0049      	lsls	r1, r1, #1
 801668e:	440b      	add	r3, r1
 8016690:	b29b      	uxth	r3, r3
 8016692:	4413      	add	r3, r2
 8016694:	b29a      	uxth	r2, r3
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 801669c:	687b      	ldr	r3, [r7, #4]
 801669e:	8b5b      	ldrh	r3, [r3, #26]
 80166a0:	f043 0304 	orr.w	r3, r3, #4
 80166a4:	b29a      	uxth	r2, r3
 80166a6:	687b      	ldr	r3, [r7, #4]
 80166a8:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	2200      	movs	r2, #0
 80166ae:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 80166b0:	bf00      	nop
 80166b2:	3708      	adds	r7, #8
 80166b4:	46bd      	mov	sp, r7
 80166b6:	bd80      	pop	{r7, pc}
 80166b8:	0801caf8 	.word	0x0801caf8
 80166bc:	0801d1b0 	.word	0x0801d1b0
 80166c0:	0801cb4c 	.word	0x0801cb4c

080166c4 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 80166c4:	b580      	push	{r7, lr}
 80166c6:	b086      	sub	sp, #24
 80166c8:	af00      	add	r7, sp, #0
 80166ca:	60f8      	str	r0, [r7, #12]
 80166cc:	607b      	str	r3, [r7, #4]
 80166ce:	460b      	mov	r3, r1
 80166d0:	817b      	strh	r3, [r7, #10]
 80166d2:	4613      	mov	r3, r2
 80166d4:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 80166d6:	897a      	ldrh	r2, [r7, #10]
 80166d8:	893b      	ldrh	r3, [r7, #8]
 80166da:	4413      	add	r3, r2
 80166dc:	b29b      	uxth	r3, r3
 80166de:	3314      	adds	r3, #20
 80166e0:	b29b      	uxth	r3, r3
 80166e2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80166e6:	4619      	mov	r1, r3
 80166e8:	2022      	movs	r0, #34	@ 0x22
 80166ea:	f7fa fb09 	bl	8010d00 <pbuf_alloc>
 80166ee:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 80166f0:	697b      	ldr	r3, [r7, #20]
 80166f2:	2b00      	cmp	r3, #0
 80166f4:	d04d      	beq.n	8016792 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 80166f6:	897b      	ldrh	r3, [r7, #10]
 80166f8:	3313      	adds	r3, #19
 80166fa:	697a      	ldr	r2, [r7, #20]
 80166fc:	8952      	ldrh	r2, [r2, #10]
 80166fe:	4293      	cmp	r3, r2
 8016700:	db06      	blt.n	8016710 <tcp_output_alloc_header_common+0x4c>
 8016702:	4b26      	ldr	r3, [pc, #152]	@ (801679c <tcp_output_alloc_header_common+0xd8>)
 8016704:	f240 7223 	movw	r2, #1827	@ 0x723
 8016708:	4925      	ldr	r1, [pc, #148]	@ (80167a0 <tcp_output_alloc_header_common+0xdc>)
 801670a:	4826      	ldr	r0, [pc, #152]	@ (80167a4 <tcp_output_alloc_header_common+0xe0>)
 801670c:	f003 fe22 	bl	801a354 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8016710:	697b      	ldr	r3, [r7, #20]
 8016712:	685b      	ldr	r3, [r3, #4]
 8016714:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8016716:	8c3b      	ldrh	r3, [r7, #32]
 8016718:	4618      	mov	r0, r3
 801671a:	f7f9 f927 	bl	800f96c <lwip_htons>
 801671e:	4603      	mov	r3, r0
 8016720:	461a      	mov	r2, r3
 8016722:	693b      	ldr	r3, [r7, #16]
 8016724:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8016726:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016728:	4618      	mov	r0, r3
 801672a:	f7f9 f91f 	bl	800f96c <lwip_htons>
 801672e:	4603      	mov	r3, r0
 8016730:	461a      	mov	r2, r3
 8016732:	693b      	ldr	r3, [r7, #16]
 8016734:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8016736:	693b      	ldr	r3, [r7, #16]
 8016738:	687a      	ldr	r2, [r7, #4]
 801673a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801673c:	68f8      	ldr	r0, [r7, #12]
 801673e:	f7f9 f92b 	bl	800f998 <lwip_htonl>
 8016742:	4602      	mov	r2, r0
 8016744:	693b      	ldr	r3, [r7, #16]
 8016746:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8016748:	897b      	ldrh	r3, [r7, #10]
 801674a:	089b      	lsrs	r3, r3, #2
 801674c:	b29b      	uxth	r3, r3
 801674e:	3305      	adds	r3, #5
 8016750:	b29b      	uxth	r3, r3
 8016752:	031b      	lsls	r3, r3, #12
 8016754:	b29a      	uxth	r2, r3
 8016756:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801675a:	b29b      	uxth	r3, r3
 801675c:	4313      	orrs	r3, r2
 801675e:	b29b      	uxth	r3, r3
 8016760:	4618      	mov	r0, r3
 8016762:	f7f9 f903 	bl	800f96c <lwip_htons>
 8016766:	4603      	mov	r3, r0
 8016768:	461a      	mov	r2, r3
 801676a:	693b      	ldr	r3, [r7, #16]
 801676c:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801676e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8016770:	4618      	mov	r0, r3
 8016772:	f7f9 f8fb 	bl	800f96c <lwip_htons>
 8016776:	4603      	mov	r3, r0
 8016778:	461a      	mov	r2, r3
 801677a:	693b      	ldr	r3, [r7, #16]
 801677c:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801677e:	693b      	ldr	r3, [r7, #16]
 8016780:	2200      	movs	r2, #0
 8016782:	741a      	strb	r2, [r3, #16]
 8016784:	2200      	movs	r2, #0
 8016786:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8016788:	693b      	ldr	r3, [r7, #16]
 801678a:	2200      	movs	r2, #0
 801678c:	749a      	strb	r2, [r3, #18]
 801678e:	2200      	movs	r2, #0
 8016790:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8016792:	697b      	ldr	r3, [r7, #20]
}
 8016794:	4618      	mov	r0, r3
 8016796:	3718      	adds	r7, #24
 8016798:	46bd      	mov	sp, r7
 801679a:	bd80      	pop	{r7, pc}
 801679c:	0801caf8 	.word	0x0801caf8
 80167a0:	0801d1d0 	.word	0x0801d1d0
 80167a4:	0801cb4c 	.word	0x0801cb4c

080167a8 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 80167a8:	b5b0      	push	{r4, r5, r7, lr}
 80167aa:	b08a      	sub	sp, #40	@ 0x28
 80167ac:	af04      	add	r7, sp, #16
 80167ae:	60f8      	str	r0, [r7, #12]
 80167b0:	607b      	str	r3, [r7, #4]
 80167b2:	460b      	mov	r3, r1
 80167b4:	817b      	strh	r3, [r7, #10]
 80167b6:	4613      	mov	r3, r2
 80167b8:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 80167ba:	68fb      	ldr	r3, [r7, #12]
 80167bc:	2b00      	cmp	r3, #0
 80167be:	d106      	bne.n	80167ce <tcp_output_alloc_header+0x26>
 80167c0:	4b15      	ldr	r3, [pc, #84]	@ (8016818 <tcp_output_alloc_header+0x70>)
 80167c2:	f240 7242 	movw	r2, #1858	@ 0x742
 80167c6:	4915      	ldr	r1, [pc, #84]	@ (801681c <tcp_output_alloc_header+0x74>)
 80167c8:	4815      	ldr	r0, [pc, #84]	@ (8016820 <tcp_output_alloc_header+0x78>)
 80167ca:	f003 fdc3 	bl	801a354 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 80167ce:	68fb      	ldr	r3, [r7, #12]
 80167d0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80167d2:	68fb      	ldr	r3, [r7, #12]
 80167d4:	8adb      	ldrh	r3, [r3, #22]
 80167d6:	68fa      	ldr	r2, [r7, #12]
 80167d8:	8b12      	ldrh	r2, [r2, #24]
 80167da:	68f9      	ldr	r1, [r7, #12]
 80167dc:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 80167de:	893d      	ldrh	r5, [r7, #8]
 80167e0:	897c      	ldrh	r4, [r7, #10]
 80167e2:	9103      	str	r1, [sp, #12]
 80167e4:	2110      	movs	r1, #16
 80167e6:	9102      	str	r1, [sp, #8]
 80167e8:	9201      	str	r2, [sp, #4]
 80167ea:	9300      	str	r3, [sp, #0]
 80167ec:	687b      	ldr	r3, [r7, #4]
 80167ee:	462a      	mov	r2, r5
 80167f0:	4621      	mov	r1, r4
 80167f2:	f7ff ff67 	bl	80166c4 <tcp_output_alloc_header_common>
 80167f6:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 80167f8:	697b      	ldr	r3, [r7, #20]
 80167fa:	2b00      	cmp	r3, #0
 80167fc:	d006      	beq.n	801680c <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80167fe:	68fb      	ldr	r3, [r7, #12]
 8016800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016802:	68fa      	ldr	r2, [r7, #12]
 8016804:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8016806:	441a      	add	r2, r3
 8016808:	68fb      	ldr	r3, [r7, #12]
 801680a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 801680c:	697b      	ldr	r3, [r7, #20]
}
 801680e:	4618      	mov	r0, r3
 8016810:	3718      	adds	r7, #24
 8016812:	46bd      	mov	sp, r7
 8016814:	bdb0      	pop	{r4, r5, r7, pc}
 8016816:	bf00      	nop
 8016818:	0801caf8 	.word	0x0801caf8
 801681c:	0801d200 	.word	0x0801d200
 8016820:	0801cb4c 	.word	0x0801cb4c

08016824 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8016824:	b580      	push	{r7, lr}
 8016826:	b088      	sub	sp, #32
 8016828:	af00      	add	r7, sp, #0
 801682a:	60f8      	str	r0, [r7, #12]
 801682c:	60b9      	str	r1, [r7, #8]
 801682e:	4611      	mov	r1, r2
 8016830:	461a      	mov	r2, r3
 8016832:	460b      	mov	r3, r1
 8016834:	71fb      	strb	r3, [r7, #7]
 8016836:	4613      	mov	r3, r2
 8016838:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801683a:	2300      	movs	r3, #0
 801683c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801683e:	68bb      	ldr	r3, [r7, #8]
 8016840:	2b00      	cmp	r3, #0
 8016842:	d106      	bne.n	8016852 <tcp_output_fill_options+0x2e>
 8016844:	4b12      	ldr	r3, [pc, #72]	@ (8016890 <tcp_output_fill_options+0x6c>)
 8016846:	f240 7256 	movw	r2, #1878	@ 0x756
 801684a:	4912      	ldr	r1, [pc, #72]	@ (8016894 <tcp_output_fill_options+0x70>)
 801684c:	4812      	ldr	r0, [pc, #72]	@ (8016898 <tcp_output_fill_options+0x74>)
 801684e:	f003 fd81 	bl	801a354 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8016852:	68bb      	ldr	r3, [r7, #8]
 8016854:	685b      	ldr	r3, [r3, #4]
 8016856:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8016858:	69bb      	ldr	r3, [r7, #24]
 801685a:	3314      	adds	r3, #20
 801685c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801685e:	8bfb      	ldrh	r3, [r7, #30]
 8016860:	009b      	lsls	r3, r3, #2
 8016862:	461a      	mov	r2, r3
 8016864:	79fb      	ldrb	r3, [r7, #7]
 8016866:	009b      	lsls	r3, r3, #2
 8016868:	f003 0304 	and.w	r3, r3, #4
 801686c:	4413      	add	r3, r2
 801686e:	3314      	adds	r3, #20
 8016870:	69ba      	ldr	r2, [r7, #24]
 8016872:	4413      	add	r3, r2
 8016874:	697a      	ldr	r2, [r7, #20]
 8016876:	429a      	cmp	r2, r3
 8016878:	d006      	beq.n	8016888 <tcp_output_fill_options+0x64>
 801687a:	4b05      	ldr	r3, [pc, #20]	@ (8016890 <tcp_output_fill_options+0x6c>)
 801687c:	f240 7275 	movw	r2, #1909	@ 0x775
 8016880:	4906      	ldr	r1, [pc, #24]	@ (801689c <tcp_output_fill_options+0x78>)
 8016882:	4805      	ldr	r0, [pc, #20]	@ (8016898 <tcp_output_fill_options+0x74>)
 8016884:	f003 fd66 	bl	801a354 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8016888:	bf00      	nop
 801688a:	3720      	adds	r7, #32
 801688c:	46bd      	mov	sp, r7
 801688e:	bd80      	pop	{r7, pc}
 8016890:	0801caf8 	.word	0x0801caf8
 8016894:	0801d228 	.word	0x0801d228
 8016898:	0801cb4c 	.word	0x0801cb4c
 801689c:	0801d120 	.word	0x0801d120

080168a0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 80168a0:	b580      	push	{r7, lr}
 80168a2:	b08a      	sub	sp, #40	@ 0x28
 80168a4:	af04      	add	r7, sp, #16
 80168a6:	60f8      	str	r0, [r7, #12]
 80168a8:	60b9      	str	r1, [r7, #8]
 80168aa:	607a      	str	r2, [r7, #4]
 80168ac:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 80168ae:	68bb      	ldr	r3, [r7, #8]
 80168b0:	2b00      	cmp	r3, #0
 80168b2:	d106      	bne.n	80168c2 <tcp_output_control_segment+0x22>
 80168b4:	4b1c      	ldr	r3, [pc, #112]	@ (8016928 <tcp_output_control_segment+0x88>)
 80168b6:	f240 7287 	movw	r2, #1927	@ 0x787
 80168ba:	491c      	ldr	r1, [pc, #112]	@ (801692c <tcp_output_control_segment+0x8c>)
 80168bc:	481c      	ldr	r0, [pc, #112]	@ (8016930 <tcp_output_control_segment+0x90>)
 80168be:	f003 fd49 	bl	801a354 <iprintf>

  netif = tcp_route(pcb, src, dst);
 80168c2:	683a      	ldr	r2, [r7, #0]
 80168c4:	6879      	ldr	r1, [r7, #4]
 80168c6:	68f8      	ldr	r0, [r7, #12]
 80168c8:	f7fe ff42 	bl	8015750 <tcp_route>
 80168cc:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 80168ce:	693b      	ldr	r3, [r7, #16]
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d102      	bne.n	80168da <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 80168d4:	23fc      	movs	r3, #252	@ 0xfc
 80168d6:	75fb      	strb	r3, [r7, #23]
 80168d8:	e01c      	b.n	8016914 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 80168da:	68fb      	ldr	r3, [r7, #12]
 80168dc:	2b00      	cmp	r3, #0
 80168de:	d006      	beq.n	80168ee <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 80168e0:	68fb      	ldr	r3, [r7, #12]
 80168e2:	7adb      	ldrb	r3, [r3, #11]
 80168e4:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 80168e6:	68fb      	ldr	r3, [r7, #12]
 80168e8:	7a9b      	ldrb	r3, [r3, #10]
 80168ea:	757b      	strb	r3, [r7, #21]
 80168ec:	e003      	b.n	80168f6 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 80168ee:	23ff      	movs	r3, #255	@ 0xff
 80168f0:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 80168f2:	2300      	movs	r3, #0
 80168f4:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 80168f6:	7dba      	ldrb	r2, [r7, #22]
 80168f8:	693b      	ldr	r3, [r7, #16]
 80168fa:	9302      	str	r3, [sp, #8]
 80168fc:	2306      	movs	r3, #6
 80168fe:	9301      	str	r3, [sp, #4]
 8016900:	7d7b      	ldrb	r3, [r7, #21]
 8016902:	9300      	str	r3, [sp, #0]
 8016904:	4613      	mov	r3, r2
 8016906:	683a      	ldr	r2, [r7, #0]
 8016908:	6879      	ldr	r1, [r7, #4]
 801690a:	68b8      	ldr	r0, [r7, #8]
 801690c:	f002 fb02 	bl	8018f14 <ip4_output_if>
 8016910:	4603      	mov	r3, r0
 8016912:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8016914:	68b8      	ldr	r0, [r7, #8]
 8016916:	f7fa fcdb 	bl	80112d0 <pbuf_free>
  return err;
 801691a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801691e:	4618      	mov	r0, r3
 8016920:	3718      	adds	r7, #24
 8016922:	46bd      	mov	sp, r7
 8016924:	bd80      	pop	{r7, pc}
 8016926:	bf00      	nop
 8016928:	0801caf8 	.word	0x0801caf8
 801692c:	0801d250 	.word	0x0801d250
 8016930:	0801cb4c 	.word	0x0801cb4c

08016934 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8016934:	b590      	push	{r4, r7, lr}
 8016936:	b08b      	sub	sp, #44	@ 0x2c
 8016938:	af04      	add	r7, sp, #16
 801693a:	60f8      	str	r0, [r7, #12]
 801693c:	60b9      	str	r1, [r7, #8]
 801693e:	607a      	str	r2, [r7, #4]
 8016940:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8016942:	683b      	ldr	r3, [r7, #0]
 8016944:	2b00      	cmp	r3, #0
 8016946:	d106      	bne.n	8016956 <tcp_rst+0x22>
 8016948:	4b1f      	ldr	r3, [pc, #124]	@ (80169c8 <tcp_rst+0x94>)
 801694a:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801694e:	491f      	ldr	r1, [pc, #124]	@ (80169cc <tcp_rst+0x98>)
 8016950:	481f      	ldr	r0, [pc, #124]	@ (80169d0 <tcp_rst+0x9c>)
 8016952:	f003 fcff 	bl	801a354 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8016956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016958:	2b00      	cmp	r3, #0
 801695a:	d106      	bne.n	801696a <tcp_rst+0x36>
 801695c:	4b1a      	ldr	r3, [pc, #104]	@ (80169c8 <tcp_rst+0x94>)
 801695e:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8016962:	491c      	ldr	r1, [pc, #112]	@ (80169d4 <tcp_rst+0xa0>)
 8016964:	481a      	ldr	r0, [pc, #104]	@ (80169d0 <tcp_rst+0x9c>)
 8016966:	f003 fcf5 	bl	801a354 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801696a:	2300      	movs	r3, #0
 801696c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801696e:	f24d 0316 	movw	r3, #53270	@ 0xd016
 8016972:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8016974:	7dfb      	ldrb	r3, [r7, #23]
 8016976:	b29c      	uxth	r4, r3
 8016978:	68b8      	ldr	r0, [r7, #8]
 801697a:	f7f9 f80d 	bl	800f998 <lwip_htonl>
 801697e:	4602      	mov	r2, r0
 8016980:	8abb      	ldrh	r3, [r7, #20]
 8016982:	9303      	str	r3, [sp, #12]
 8016984:	2314      	movs	r3, #20
 8016986:	9302      	str	r3, [sp, #8]
 8016988:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801698a:	9301      	str	r3, [sp, #4]
 801698c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801698e:	9300      	str	r3, [sp, #0]
 8016990:	4613      	mov	r3, r2
 8016992:	2200      	movs	r2, #0
 8016994:	4621      	mov	r1, r4
 8016996:	6878      	ldr	r0, [r7, #4]
 8016998:	f7ff fe94 	bl	80166c4 <tcp_output_alloc_header_common>
 801699c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801699e:	693b      	ldr	r3, [r7, #16]
 80169a0:	2b00      	cmp	r3, #0
 80169a2:	d00c      	beq.n	80169be <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80169a4:	7dfb      	ldrb	r3, [r7, #23]
 80169a6:	2200      	movs	r2, #0
 80169a8:	6939      	ldr	r1, [r7, #16]
 80169aa:	68f8      	ldr	r0, [r7, #12]
 80169ac:	f7ff ff3a 	bl	8016824 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 80169b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80169b2:	683a      	ldr	r2, [r7, #0]
 80169b4:	6939      	ldr	r1, [r7, #16]
 80169b6:	68f8      	ldr	r0, [r7, #12]
 80169b8:	f7ff ff72 	bl	80168a0 <tcp_output_control_segment>
 80169bc:	e000      	b.n	80169c0 <tcp_rst+0x8c>
    return;
 80169be:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 80169c0:	371c      	adds	r7, #28
 80169c2:	46bd      	mov	sp, r7
 80169c4:	bd90      	pop	{r4, r7, pc}
 80169c6:	bf00      	nop
 80169c8:	0801caf8 	.word	0x0801caf8
 80169cc:	0801d27c 	.word	0x0801d27c
 80169d0:	0801cb4c 	.word	0x0801cb4c
 80169d4:	0801d298 	.word	0x0801d298

080169d8 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 80169d8:	b590      	push	{r4, r7, lr}
 80169da:	b087      	sub	sp, #28
 80169dc:	af00      	add	r7, sp, #0
 80169de:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 80169e0:	2300      	movs	r3, #0
 80169e2:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 80169e4:	2300      	movs	r3, #0
 80169e6:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 80169e8:	687b      	ldr	r3, [r7, #4]
 80169ea:	2b00      	cmp	r3, #0
 80169ec:	d106      	bne.n	80169fc <tcp_send_empty_ack+0x24>
 80169ee:	4b28      	ldr	r3, [pc, #160]	@ (8016a90 <tcp_send_empty_ack+0xb8>)
 80169f0:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 80169f4:	4927      	ldr	r1, [pc, #156]	@ (8016a94 <tcp_send_empty_ack+0xbc>)
 80169f6:	4828      	ldr	r0, [pc, #160]	@ (8016a98 <tcp_send_empty_ack+0xc0>)
 80169f8:	f003 fcac 	bl	801a354 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80169fc:	7dfb      	ldrb	r3, [r7, #23]
 80169fe:	009b      	lsls	r3, r3, #2
 8016a00:	b2db      	uxtb	r3, r3
 8016a02:	f003 0304 	and.w	r3, r3, #4
 8016a06:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016a08:	7d7b      	ldrb	r3, [r7, #21]
 8016a0a:	b29c      	uxth	r4, r3
 8016a0c:	687b      	ldr	r3, [r7, #4]
 8016a0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016a10:	4618      	mov	r0, r3
 8016a12:	f7f8 ffc1 	bl	800f998 <lwip_htonl>
 8016a16:	4603      	mov	r3, r0
 8016a18:	2200      	movs	r2, #0
 8016a1a:	4621      	mov	r1, r4
 8016a1c:	6878      	ldr	r0, [r7, #4]
 8016a1e:	f7ff fec3 	bl	80167a8 <tcp_output_alloc_header>
 8016a22:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016a24:	693b      	ldr	r3, [r7, #16]
 8016a26:	2b00      	cmp	r3, #0
 8016a28:	d109      	bne.n	8016a3e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016a2a:	687b      	ldr	r3, [r7, #4]
 8016a2c:	8b5b      	ldrh	r3, [r3, #26]
 8016a2e:	f043 0303 	orr.w	r3, r3, #3
 8016a32:	b29a      	uxth	r2, r3
 8016a34:	687b      	ldr	r3, [r7, #4]
 8016a36:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8016a38:	f06f 0301 	mvn.w	r3, #1
 8016a3c:	e023      	b.n	8016a86 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8016a3e:	7dbb      	ldrb	r3, [r7, #22]
 8016a40:	7dfa      	ldrb	r2, [r7, #23]
 8016a42:	6939      	ldr	r1, [r7, #16]
 8016a44:	6878      	ldr	r0, [r7, #4]
 8016a46:	f7ff feed 	bl	8016824 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016a4a:	687a      	ldr	r2, [r7, #4]
 8016a4c:	687b      	ldr	r3, [r7, #4]
 8016a4e:	3304      	adds	r3, #4
 8016a50:	6939      	ldr	r1, [r7, #16]
 8016a52:	6878      	ldr	r0, [r7, #4]
 8016a54:	f7ff ff24 	bl	80168a0 <tcp_output_control_segment>
 8016a58:	4603      	mov	r3, r0
 8016a5a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8016a5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016a60:	2b00      	cmp	r3, #0
 8016a62:	d007      	beq.n	8016a74 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016a64:	687b      	ldr	r3, [r7, #4]
 8016a66:	8b5b      	ldrh	r3, [r3, #26]
 8016a68:	f043 0303 	orr.w	r3, r3, #3
 8016a6c:	b29a      	uxth	r2, r3
 8016a6e:	687b      	ldr	r3, [r7, #4]
 8016a70:	835a      	strh	r2, [r3, #26]
 8016a72:	e006      	b.n	8016a82 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	8b5b      	ldrh	r3, [r3, #26]
 8016a78:	f023 0303 	bic.w	r3, r3, #3
 8016a7c:	b29a      	uxth	r2, r3
 8016a7e:	687b      	ldr	r3, [r7, #4]
 8016a80:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8016a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016a86:	4618      	mov	r0, r3
 8016a88:	371c      	adds	r7, #28
 8016a8a:	46bd      	mov	sp, r7
 8016a8c:	bd90      	pop	{r4, r7, pc}
 8016a8e:	bf00      	nop
 8016a90:	0801caf8 	.word	0x0801caf8
 8016a94:	0801d2b4 	.word	0x0801d2b4
 8016a98:	0801cb4c 	.word	0x0801cb4c

08016a9c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8016a9c:	b590      	push	{r4, r7, lr}
 8016a9e:	b087      	sub	sp, #28
 8016aa0:	af00      	add	r7, sp, #0
 8016aa2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016aa4:	2300      	movs	r3, #0
 8016aa6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d106      	bne.n	8016abc <tcp_keepalive+0x20>
 8016aae:	4b18      	ldr	r3, [pc, #96]	@ (8016b10 <tcp_keepalive+0x74>)
 8016ab0:	f640 0224 	movw	r2, #2084	@ 0x824
 8016ab4:	4917      	ldr	r1, [pc, #92]	@ (8016b14 <tcp_keepalive+0x78>)
 8016ab6:	4818      	ldr	r0, [pc, #96]	@ (8016b18 <tcp_keepalive+0x7c>)
 8016ab8:	f003 fc4c 	bl	801a354 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8016abc:	7dfb      	ldrb	r3, [r7, #23]
 8016abe:	b29c      	uxth	r4, r3
 8016ac0:	687b      	ldr	r3, [r7, #4]
 8016ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016ac4:	3b01      	subs	r3, #1
 8016ac6:	4618      	mov	r0, r3
 8016ac8:	f7f8 ff66 	bl	800f998 <lwip_htonl>
 8016acc:	4603      	mov	r3, r0
 8016ace:	2200      	movs	r2, #0
 8016ad0:	4621      	mov	r1, r4
 8016ad2:	6878      	ldr	r0, [r7, #4]
 8016ad4:	f7ff fe68 	bl	80167a8 <tcp_output_alloc_header>
 8016ad8:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016ada:	693b      	ldr	r3, [r7, #16]
 8016adc:	2b00      	cmp	r3, #0
 8016ade:	d102      	bne.n	8016ae6 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8016ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8016ae4:	e010      	b.n	8016b08 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016ae6:	7dfb      	ldrb	r3, [r7, #23]
 8016ae8:	2200      	movs	r2, #0
 8016aea:	6939      	ldr	r1, [r7, #16]
 8016aec:	6878      	ldr	r0, [r7, #4]
 8016aee:	f7ff fe99 	bl	8016824 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016af2:	687a      	ldr	r2, [r7, #4]
 8016af4:	687b      	ldr	r3, [r7, #4]
 8016af6:	3304      	adds	r3, #4
 8016af8:	6939      	ldr	r1, [r7, #16]
 8016afa:	6878      	ldr	r0, [r7, #4]
 8016afc:	f7ff fed0 	bl	80168a0 <tcp_output_control_segment>
 8016b00:	4603      	mov	r3, r0
 8016b02:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016b04:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016b08:	4618      	mov	r0, r3
 8016b0a:	371c      	adds	r7, #28
 8016b0c:	46bd      	mov	sp, r7
 8016b0e:	bd90      	pop	{r4, r7, pc}
 8016b10:	0801caf8 	.word	0x0801caf8
 8016b14:	0801d2d4 	.word	0x0801d2d4
 8016b18:	0801cb4c 	.word	0x0801cb4c

08016b1c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8016b1c:	b590      	push	{r4, r7, lr}
 8016b1e:	b08b      	sub	sp, #44	@ 0x2c
 8016b20:	af00      	add	r7, sp, #0
 8016b22:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016b24:	2300      	movs	r3, #0
 8016b26:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	2b00      	cmp	r3, #0
 8016b2e:	d106      	bne.n	8016b3e <tcp_zero_window_probe+0x22>
 8016b30:	4b4c      	ldr	r3, [pc, #304]	@ (8016c64 <tcp_zero_window_probe+0x148>)
 8016b32:	f640 024f 	movw	r2, #2127	@ 0x84f
 8016b36:	494c      	ldr	r1, [pc, #304]	@ (8016c68 <tcp_zero_window_probe+0x14c>)
 8016b38:	484c      	ldr	r0, [pc, #304]	@ (8016c6c <tcp_zero_window_probe+0x150>)
 8016b3a:	f003 fc0b 	bl	801a354 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8016b3e:	687b      	ldr	r3, [r7, #4]
 8016b40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016b42:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8016b44:	6a3b      	ldr	r3, [r7, #32]
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d101      	bne.n	8016b4e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8016b4a:	2300      	movs	r3, #0
 8016b4c:	e086      	b.n	8016c5c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8016b4e:	687b      	ldr	r3, [r7, #4]
 8016b50:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8016b54:	2bff      	cmp	r3, #255	@ 0xff
 8016b56:	d007      	beq.n	8016b68 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8016b5e:	3301      	adds	r3, #1
 8016b60:	b2da      	uxtb	r2, r3
 8016b62:	687b      	ldr	r3, [r7, #4]
 8016b64:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8016b68:	6a3b      	ldr	r3, [r7, #32]
 8016b6a:	68db      	ldr	r3, [r3, #12]
 8016b6c:	899b      	ldrh	r3, [r3, #12]
 8016b6e:	b29b      	uxth	r3, r3
 8016b70:	4618      	mov	r0, r3
 8016b72:	f7f8 fefb 	bl	800f96c <lwip_htons>
 8016b76:	4603      	mov	r3, r0
 8016b78:	b2db      	uxtb	r3, r3
 8016b7a:	f003 0301 	and.w	r3, r3, #1
 8016b7e:	2b00      	cmp	r3, #0
 8016b80:	d005      	beq.n	8016b8e <tcp_zero_window_probe+0x72>
 8016b82:	6a3b      	ldr	r3, [r7, #32]
 8016b84:	891b      	ldrh	r3, [r3, #8]
 8016b86:	2b00      	cmp	r3, #0
 8016b88:	d101      	bne.n	8016b8e <tcp_zero_window_probe+0x72>
 8016b8a:	2301      	movs	r3, #1
 8016b8c:	e000      	b.n	8016b90 <tcp_zero_window_probe+0x74>
 8016b8e:	2300      	movs	r3, #0
 8016b90:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8016b92:	7ffb      	ldrb	r3, [r7, #31]
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	bf0c      	ite	eq
 8016b98:	2301      	moveq	r3, #1
 8016b9a:	2300      	movne	r3, #0
 8016b9c:	b2db      	uxtb	r3, r3
 8016b9e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8016ba0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016ba4:	b299      	uxth	r1, r3
 8016ba6:	6a3b      	ldr	r3, [r7, #32]
 8016ba8:	68db      	ldr	r3, [r3, #12]
 8016baa:	685b      	ldr	r3, [r3, #4]
 8016bac:	8bba      	ldrh	r2, [r7, #28]
 8016bae:	6878      	ldr	r0, [r7, #4]
 8016bb0:	f7ff fdfa 	bl	80167a8 <tcp_output_alloc_header>
 8016bb4:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8016bb6:	69bb      	ldr	r3, [r7, #24]
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d102      	bne.n	8016bc2 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8016bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8016bc0:	e04c      	b.n	8016c5c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8016bc2:	69bb      	ldr	r3, [r7, #24]
 8016bc4:	685b      	ldr	r3, [r3, #4]
 8016bc6:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8016bc8:	7ffb      	ldrb	r3, [r7, #31]
 8016bca:	2b00      	cmp	r3, #0
 8016bcc:	d011      	beq.n	8016bf2 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8016bce:	697b      	ldr	r3, [r7, #20]
 8016bd0:	899b      	ldrh	r3, [r3, #12]
 8016bd2:	b29b      	uxth	r3, r3
 8016bd4:	b21b      	sxth	r3, r3
 8016bd6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8016bda:	b21c      	sxth	r4, r3
 8016bdc:	2011      	movs	r0, #17
 8016bde:	f7f8 fec5 	bl	800f96c <lwip_htons>
 8016be2:	4603      	mov	r3, r0
 8016be4:	b21b      	sxth	r3, r3
 8016be6:	4323      	orrs	r3, r4
 8016be8:	b21b      	sxth	r3, r3
 8016bea:	b29a      	uxth	r2, r3
 8016bec:	697b      	ldr	r3, [r7, #20]
 8016bee:	819a      	strh	r2, [r3, #12]
 8016bf0:	e010      	b.n	8016c14 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8016bf2:	69bb      	ldr	r3, [r7, #24]
 8016bf4:	685b      	ldr	r3, [r3, #4]
 8016bf6:	3314      	adds	r3, #20
 8016bf8:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8016bfa:	6a3b      	ldr	r3, [r7, #32]
 8016bfc:	6858      	ldr	r0, [r3, #4]
 8016bfe:	6a3b      	ldr	r3, [r7, #32]
 8016c00:	685b      	ldr	r3, [r3, #4]
 8016c02:	891a      	ldrh	r2, [r3, #8]
 8016c04:	6a3b      	ldr	r3, [r7, #32]
 8016c06:	891b      	ldrh	r3, [r3, #8]
 8016c08:	1ad3      	subs	r3, r2, r3
 8016c0a:	b29b      	uxth	r3, r3
 8016c0c:	2201      	movs	r2, #1
 8016c0e:	6939      	ldr	r1, [r7, #16]
 8016c10:	f7fa fd64 	bl	80116dc <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016c14:	6a3b      	ldr	r3, [r7, #32]
 8016c16:	68db      	ldr	r3, [r3, #12]
 8016c18:	685b      	ldr	r3, [r3, #4]
 8016c1a:	4618      	mov	r0, r3
 8016c1c:	f7f8 febc 	bl	800f998 <lwip_htonl>
 8016c20:	4603      	mov	r3, r0
 8016c22:	3301      	adds	r3, #1
 8016c24:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8016c26:	687b      	ldr	r3, [r7, #4]
 8016c28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016c2a:	68fb      	ldr	r3, [r7, #12]
 8016c2c:	1ad3      	subs	r3, r2, r3
 8016c2e:	2b00      	cmp	r3, #0
 8016c30:	da02      	bge.n	8016c38 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8016c32:	687b      	ldr	r3, [r7, #4]
 8016c34:	68fa      	ldr	r2, [r7, #12]
 8016c36:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016c38:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016c3c:	2200      	movs	r2, #0
 8016c3e:	69b9      	ldr	r1, [r7, #24]
 8016c40:	6878      	ldr	r0, [r7, #4]
 8016c42:	f7ff fdef 	bl	8016824 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8016c46:	687a      	ldr	r2, [r7, #4]
 8016c48:	687b      	ldr	r3, [r7, #4]
 8016c4a:	3304      	adds	r3, #4
 8016c4c:	69b9      	ldr	r1, [r7, #24]
 8016c4e:	6878      	ldr	r0, [r7, #4]
 8016c50:	f7ff fe26 	bl	80168a0 <tcp_output_control_segment>
 8016c54:	4603      	mov	r3, r0
 8016c56:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016c58:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8016c5c:	4618      	mov	r0, r3
 8016c5e:	372c      	adds	r7, #44	@ 0x2c
 8016c60:	46bd      	mov	sp, r7
 8016c62:	bd90      	pop	{r4, r7, pc}
 8016c64:	0801caf8 	.word	0x0801caf8
 8016c68:	0801d2f0 	.word	0x0801d2f0
 8016c6c:	0801cb4c 	.word	0x0801cb4c

08016c70 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8016c70:	b580      	push	{r7, lr}
 8016c72:	b082      	sub	sp, #8
 8016c74:	af00      	add	r7, sp, #0
 8016c76:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8016c78:	f7fa ff0a 	bl	8011a90 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8016c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8016ca8 <tcpip_tcp_timer+0x38>)
 8016c7e:	681b      	ldr	r3, [r3, #0]
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d103      	bne.n	8016c8c <tcpip_tcp_timer+0x1c>
 8016c84:	4b09      	ldr	r3, [pc, #36]	@ (8016cac <tcpip_tcp_timer+0x3c>)
 8016c86:	681b      	ldr	r3, [r3, #0]
 8016c88:	2b00      	cmp	r3, #0
 8016c8a:	d005      	beq.n	8016c98 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016c8c:	2200      	movs	r2, #0
 8016c8e:	4908      	ldr	r1, [pc, #32]	@ (8016cb0 <tcpip_tcp_timer+0x40>)
 8016c90:	20fa      	movs	r0, #250	@ 0xfa
 8016c92:	f000 f8f3 	bl	8016e7c <sys_timeout>
 8016c96:	e003      	b.n	8016ca0 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8016c98:	4b06      	ldr	r3, [pc, #24]	@ (8016cb4 <tcpip_tcp_timer+0x44>)
 8016c9a:	2200      	movs	r2, #0
 8016c9c:	601a      	str	r2, [r3, #0]
  }
}
 8016c9e:	bf00      	nop
 8016ca0:	bf00      	nop
 8016ca2:	3708      	adds	r7, #8
 8016ca4:	46bd      	mov	sp, r7
 8016ca6:	bd80      	pop	{r7, pc}
 8016ca8:	24014b80 	.word	0x24014b80
 8016cac:	24014b84 	.word	0x24014b84
 8016cb0:	08016c71 	.word	0x08016c71
 8016cb4:	24014bcc 	.word	0x24014bcc

08016cb8 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016cb8:	b580      	push	{r7, lr}
 8016cba:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8016cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8016ce8 <tcp_timer_needed+0x30>)
 8016cbe:	681b      	ldr	r3, [r3, #0]
 8016cc0:	2b00      	cmp	r3, #0
 8016cc2:	d10f      	bne.n	8016ce4 <tcp_timer_needed+0x2c>
 8016cc4:	4b09      	ldr	r3, [pc, #36]	@ (8016cec <tcp_timer_needed+0x34>)
 8016cc6:	681b      	ldr	r3, [r3, #0]
 8016cc8:	2b00      	cmp	r3, #0
 8016cca:	d103      	bne.n	8016cd4 <tcp_timer_needed+0x1c>
 8016ccc:	4b08      	ldr	r3, [pc, #32]	@ (8016cf0 <tcp_timer_needed+0x38>)
 8016cce:	681b      	ldr	r3, [r3, #0]
 8016cd0:	2b00      	cmp	r3, #0
 8016cd2:	d007      	beq.n	8016ce4 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8016cd4:	4b04      	ldr	r3, [pc, #16]	@ (8016ce8 <tcp_timer_needed+0x30>)
 8016cd6:	2201      	movs	r2, #1
 8016cd8:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016cda:	2200      	movs	r2, #0
 8016cdc:	4905      	ldr	r1, [pc, #20]	@ (8016cf4 <tcp_timer_needed+0x3c>)
 8016cde:	20fa      	movs	r0, #250	@ 0xfa
 8016ce0:	f000 f8cc 	bl	8016e7c <sys_timeout>
  }
}
 8016ce4:	bf00      	nop
 8016ce6:	bd80      	pop	{r7, pc}
 8016ce8:	24014bcc 	.word	0x24014bcc
 8016cec:	24014b80 	.word	0x24014b80
 8016cf0:	24014b84 	.word	0x24014b84
 8016cf4:	08016c71 	.word	0x08016c71

08016cf8 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016cf8:	b580      	push	{r7, lr}
 8016cfa:	b086      	sub	sp, #24
 8016cfc:	af00      	add	r7, sp, #0
 8016cfe:	60f8      	str	r0, [r7, #12]
 8016d00:	60b9      	str	r1, [r7, #8]
 8016d02:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016d04:	200b      	movs	r0, #11
 8016d06:	f7f9 fbc1 	bl	801048c <memp_malloc>
 8016d0a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8016d0c:	693b      	ldr	r3, [r7, #16]
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	d109      	bne.n	8016d26 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8016d12:	693b      	ldr	r3, [r7, #16]
 8016d14:	2b00      	cmp	r3, #0
 8016d16:	d151      	bne.n	8016dbc <sys_timeout_abs+0xc4>
 8016d18:	4b2a      	ldr	r3, [pc, #168]	@ (8016dc4 <sys_timeout_abs+0xcc>)
 8016d1a:	22be      	movs	r2, #190	@ 0xbe
 8016d1c:	492a      	ldr	r1, [pc, #168]	@ (8016dc8 <sys_timeout_abs+0xd0>)
 8016d1e:	482b      	ldr	r0, [pc, #172]	@ (8016dcc <sys_timeout_abs+0xd4>)
 8016d20:	f003 fb18 	bl	801a354 <iprintf>
    return;
 8016d24:	e04a      	b.n	8016dbc <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8016d26:	693b      	ldr	r3, [r7, #16]
 8016d28:	2200      	movs	r2, #0
 8016d2a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8016d2c:	693b      	ldr	r3, [r7, #16]
 8016d2e:	68ba      	ldr	r2, [r7, #8]
 8016d30:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8016d32:	693b      	ldr	r3, [r7, #16]
 8016d34:	687a      	ldr	r2, [r7, #4]
 8016d36:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8016d38:	693b      	ldr	r3, [r7, #16]
 8016d3a:	68fa      	ldr	r2, [r7, #12]
 8016d3c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8016d3e:	4b24      	ldr	r3, [pc, #144]	@ (8016dd0 <sys_timeout_abs+0xd8>)
 8016d40:	681b      	ldr	r3, [r3, #0]
 8016d42:	2b00      	cmp	r3, #0
 8016d44:	d103      	bne.n	8016d4e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8016d46:	4a22      	ldr	r2, [pc, #136]	@ (8016dd0 <sys_timeout_abs+0xd8>)
 8016d48:	693b      	ldr	r3, [r7, #16]
 8016d4a:	6013      	str	r3, [r2, #0]
    return;
 8016d4c:	e037      	b.n	8016dbe <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8016d4e:	693b      	ldr	r3, [r7, #16]
 8016d50:	685a      	ldr	r2, [r3, #4]
 8016d52:	4b1f      	ldr	r3, [pc, #124]	@ (8016dd0 <sys_timeout_abs+0xd8>)
 8016d54:	681b      	ldr	r3, [r3, #0]
 8016d56:	685b      	ldr	r3, [r3, #4]
 8016d58:	1ad3      	subs	r3, r2, r3
 8016d5a:	0fdb      	lsrs	r3, r3, #31
 8016d5c:	f003 0301 	and.w	r3, r3, #1
 8016d60:	b2db      	uxtb	r3, r3
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	d007      	beq.n	8016d76 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8016d66:	4b1a      	ldr	r3, [pc, #104]	@ (8016dd0 <sys_timeout_abs+0xd8>)
 8016d68:	681a      	ldr	r2, [r3, #0]
 8016d6a:	693b      	ldr	r3, [r7, #16]
 8016d6c:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8016d6e:	4a18      	ldr	r2, [pc, #96]	@ (8016dd0 <sys_timeout_abs+0xd8>)
 8016d70:	693b      	ldr	r3, [r7, #16]
 8016d72:	6013      	str	r3, [r2, #0]
 8016d74:	e023      	b.n	8016dbe <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8016d76:	4b16      	ldr	r3, [pc, #88]	@ (8016dd0 <sys_timeout_abs+0xd8>)
 8016d78:	681b      	ldr	r3, [r3, #0]
 8016d7a:	617b      	str	r3, [r7, #20]
 8016d7c:	e01a      	b.n	8016db4 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8016d7e:	697b      	ldr	r3, [r7, #20]
 8016d80:	681b      	ldr	r3, [r3, #0]
 8016d82:	2b00      	cmp	r3, #0
 8016d84:	d00b      	beq.n	8016d9e <sys_timeout_abs+0xa6>
 8016d86:	693b      	ldr	r3, [r7, #16]
 8016d88:	685a      	ldr	r2, [r3, #4]
 8016d8a:	697b      	ldr	r3, [r7, #20]
 8016d8c:	681b      	ldr	r3, [r3, #0]
 8016d8e:	685b      	ldr	r3, [r3, #4]
 8016d90:	1ad3      	subs	r3, r2, r3
 8016d92:	0fdb      	lsrs	r3, r3, #31
 8016d94:	f003 0301 	and.w	r3, r3, #1
 8016d98:	b2db      	uxtb	r3, r3
 8016d9a:	2b00      	cmp	r3, #0
 8016d9c:	d007      	beq.n	8016dae <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8016d9e:	697b      	ldr	r3, [r7, #20]
 8016da0:	681a      	ldr	r2, [r3, #0]
 8016da2:	693b      	ldr	r3, [r7, #16]
 8016da4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8016da6:	697b      	ldr	r3, [r7, #20]
 8016da8:	693a      	ldr	r2, [r7, #16]
 8016daa:	601a      	str	r2, [r3, #0]
        break;
 8016dac:	e007      	b.n	8016dbe <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8016dae:	697b      	ldr	r3, [r7, #20]
 8016db0:	681b      	ldr	r3, [r3, #0]
 8016db2:	617b      	str	r3, [r7, #20]
 8016db4:	697b      	ldr	r3, [r7, #20]
 8016db6:	2b00      	cmp	r3, #0
 8016db8:	d1e1      	bne.n	8016d7e <sys_timeout_abs+0x86>
 8016dba:	e000      	b.n	8016dbe <sys_timeout_abs+0xc6>
    return;
 8016dbc:	bf00      	nop
      }
    }
  }
}
 8016dbe:	3718      	adds	r7, #24
 8016dc0:	46bd      	mov	sp, r7
 8016dc2:	bd80      	pop	{r7, pc}
 8016dc4:	0801d314 	.word	0x0801d314
 8016dc8:	0801d348 	.word	0x0801d348
 8016dcc:	0801d388 	.word	0x0801d388
 8016dd0:	24014bc4 	.word	0x24014bc4

08016dd4 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8016dd4:	b580      	push	{r7, lr}
 8016dd6:	b086      	sub	sp, #24
 8016dd8:	af00      	add	r7, sp, #0
 8016dda:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8016ddc:	687b      	ldr	r3, [r7, #4]
 8016dde:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8016de0:	697b      	ldr	r3, [r7, #20]
 8016de2:	685b      	ldr	r3, [r3, #4]
 8016de4:	4798      	blx	r3

  now = sys_now();
 8016de6:	f7f4 f9f7 	bl	800b1d8 <sys_now>
 8016dea:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8016dec:	697b      	ldr	r3, [r7, #20]
 8016dee:	681a      	ldr	r2, [r3, #0]
 8016df0:	4b0f      	ldr	r3, [pc, #60]	@ (8016e30 <lwip_cyclic_timer+0x5c>)
 8016df2:	681b      	ldr	r3, [r3, #0]
 8016df4:	4413      	add	r3, r2
 8016df6:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016df8:	68fa      	ldr	r2, [r7, #12]
 8016dfa:	693b      	ldr	r3, [r7, #16]
 8016dfc:	1ad3      	subs	r3, r2, r3
 8016dfe:	0fdb      	lsrs	r3, r3, #31
 8016e00:	f003 0301 	and.w	r3, r3, #1
 8016e04:	b2db      	uxtb	r3, r3
 8016e06:	2b00      	cmp	r3, #0
 8016e08:	d009      	beq.n	8016e1e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8016e0a:	697b      	ldr	r3, [r7, #20]
 8016e0c:	681a      	ldr	r2, [r3, #0]
 8016e0e:	693b      	ldr	r3, [r7, #16]
 8016e10:	4413      	add	r3, r2
 8016e12:	687a      	ldr	r2, [r7, #4]
 8016e14:	4907      	ldr	r1, [pc, #28]	@ (8016e34 <lwip_cyclic_timer+0x60>)
 8016e16:	4618      	mov	r0, r3
 8016e18:	f7ff ff6e 	bl	8016cf8 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8016e1c:	e004      	b.n	8016e28 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8016e1e:	687a      	ldr	r2, [r7, #4]
 8016e20:	4904      	ldr	r1, [pc, #16]	@ (8016e34 <lwip_cyclic_timer+0x60>)
 8016e22:	68f8      	ldr	r0, [r7, #12]
 8016e24:	f7ff ff68 	bl	8016cf8 <sys_timeout_abs>
}
 8016e28:	bf00      	nop
 8016e2a:	3718      	adds	r7, #24
 8016e2c:	46bd      	mov	sp, r7
 8016e2e:	bd80      	pop	{r7, pc}
 8016e30:	24014bc8 	.word	0x24014bc8
 8016e34:	08016dd5 	.word	0x08016dd5

08016e38 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8016e38:	b580      	push	{r7, lr}
 8016e3a:	b082      	sub	sp, #8
 8016e3c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016e3e:	2301      	movs	r3, #1
 8016e40:	607b      	str	r3, [r7, #4]
 8016e42:	e00e      	b.n	8016e62 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8016e44:	4a0b      	ldr	r2, [pc, #44]	@ (8016e74 <sys_timeouts_init+0x3c>)
 8016e46:	687b      	ldr	r3, [r7, #4]
 8016e48:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8016e4c:	687b      	ldr	r3, [r7, #4]
 8016e4e:	00db      	lsls	r3, r3, #3
 8016e50:	4a08      	ldr	r2, [pc, #32]	@ (8016e74 <sys_timeouts_init+0x3c>)
 8016e52:	4413      	add	r3, r2
 8016e54:	461a      	mov	r2, r3
 8016e56:	4908      	ldr	r1, [pc, #32]	@ (8016e78 <sys_timeouts_init+0x40>)
 8016e58:	f000 f810 	bl	8016e7c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8016e5c:	687b      	ldr	r3, [r7, #4]
 8016e5e:	3301      	adds	r3, #1
 8016e60:	607b      	str	r3, [r7, #4]
 8016e62:	687b      	ldr	r3, [r7, #4]
 8016e64:	2b02      	cmp	r3, #2
 8016e66:	d9ed      	bls.n	8016e44 <sys_timeouts_init+0xc>
  }
}
 8016e68:	bf00      	nop
 8016e6a:	bf00      	nop
 8016e6c:	3708      	adds	r7, #8
 8016e6e:	46bd      	mov	sp, r7
 8016e70:	bd80      	pop	{r7, pc}
 8016e72:	bf00      	nop
 8016e74:	0801df98 	.word	0x0801df98
 8016e78:	08016dd5 	.word	0x08016dd5

08016e7c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8016e7c:	b580      	push	{r7, lr}
 8016e7e:	b086      	sub	sp, #24
 8016e80:	af00      	add	r7, sp, #0
 8016e82:	60f8      	str	r0, [r7, #12]
 8016e84:	60b9      	str	r1, [r7, #8]
 8016e86:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8016e88:	68fb      	ldr	r3, [r7, #12]
 8016e8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016e8e:	d306      	bcc.n	8016e9e <sys_timeout+0x22>
 8016e90:	4b0a      	ldr	r3, [pc, #40]	@ (8016ebc <sys_timeout+0x40>)
 8016e92:	f240 1229 	movw	r2, #297	@ 0x129
 8016e96:	490a      	ldr	r1, [pc, #40]	@ (8016ec0 <sys_timeout+0x44>)
 8016e98:	480a      	ldr	r0, [pc, #40]	@ (8016ec4 <sys_timeout+0x48>)
 8016e9a:	f003 fa5b 	bl	801a354 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8016e9e:	f7f4 f99b 	bl	800b1d8 <sys_now>
 8016ea2:	4602      	mov	r2, r0
 8016ea4:	68fb      	ldr	r3, [r7, #12]
 8016ea6:	4413      	add	r3, r2
 8016ea8:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8016eaa:	687a      	ldr	r2, [r7, #4]
 8016eac:	68b9      	ldr	r1, [r7, #8]
 8016eae:	6978      	ldr	r0, [r7, #20]
 8016eb0:	f7ff ff22 	bl	8016cf8 <sys_timeout_abs>
#endif
}
 8016eb4:	bf00      	nop
 8016eb6:	3718      	adds	r7, #24
 8016eb8:	46bd      	mov	sp, r7
 8016eba:	bd80      	pop	{r7, pc}
 8016ebc:	0801d314 	.word	0x0801d314
 8016ec0:	0801d3b0 	.word	0x0801d3b0
 8016ec4:	0801d388 	.word	0x0801d388

08016ec8 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8016ec8:	b580      	push	{r7, lr}
 8016eca:	b084      	sub	sp, #16
 8016ecc:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8016ece:	f7f4 f983 	bl	800b1d8 <sys_now>
 8016ed2:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8016ed4:	4b17      	ldr	r3, [pc, #92]	@ (8016f34 <sys_check_timeouts+0x6c>)
 8016ed6:	681b      	ldr	r3, [r3, #0]
 8016ed8:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8016eda:	68bb      	ldr	r3, [r7, #8]
 8016edc:	2b00      	cmp	r3, #0
 8016ede:	d022      	beq.n	8016f26 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8016ee0:	68bb      	ldr	r3, [r7, #8]
 8016ee2:	685b      	ldr	r3, [r3, #4]
 8016ee4:	68fa      	ldr	r2, [r7, #12]
 8016ee6:	1ad3      	subs	r3, r2, r3
 8016ee8:	0fdb      	lsrs	r3, r3, #31
 8016eea:	f003 0301 	and.w	r3, r3, #1
 8016eee:	b2db      	uxtb	r3, r3
 8016ef0:	2b00      	cmp	r3, #0
 8016ef2:	d11a      	bne.n	8016f2a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8016ef4:	68bb      	ldr	r3, [r7, #8]
 8016ef6:	681b      	ldr	r3, [r3, #0]
 8016ef8:	4a0e      	ldr	r2, [pc, #56]	@ (8016f34 <sys_check_timeouts+0x6c>)
 8016efa:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8016efc:	68bb      	ldr	r3, [r7, #8]
 8016efe:	689b      	ldr	r3, [r3, #8]
 8016f00:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8016f02:	68bb      	ldr	r3, [r7, #8]
 8016f04:	68db      	ldr	r3, [r3, #12]
 8016f06:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8016f08:	68bb      	ldr	r3, [r7, #8]
 8016f0a:	685b      	ldr	r3, [r3, #4]
 8016f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8016f38 <sys_check_timeouts+0x70>)
 8016f0e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8016f10:	68b9      	ldr	r1, [r7, #8]
 8016f12:	200b      	movs	r0, #11
 8016f14:	f7f9 fb30 	bl	8010578 <memp_free>
    if (handler != NULL) {
 8016f18:	687b      	ldr	r3, [r7, #4]
 8016f1a:	2b00      	cmp	r3, #0
 8016f1c:	d0da      	beq.n	8016ed4 <sys_check_timeouts+0xc>
      handler(arg);
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	6838      	ldr	r0, [r7, #0]
 8016f22:	4798      	blx	r3
  do {
 8016f24:	e7d6      	b.n	8016ed4 <sys_check_timeouts+0xc>
      return;
 8016f26:	bf00      	nop
 8016f28:	e000      	b.n	8016f2c <sys_check_timeouts+0x64>
      return;
 8016f2a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8016f2c:	3710      	adds	r7, #16
 8016f2e:	46bd      	mov	sp, r7
 8016f30:	bd80      	pop	{r7, pc}
 8016f32:	bf00      	nop
 8016f34:	24014bc4 	.word	0x24014bc4
 8016f38:	24014bc8 	.word	0x24014bc8

08016f3c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8016f3c:	b580      	push	{r7, lr}
 8016f3e:	b082      	sub	sp, #8
 8016f40:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8016f42:	4b16      	ldr	r3, [pc, #88]	@ (8016f9c <sys_timeouts_sleeptime+0x60>)
 8016f44:	681b      	ldr	r3, [r3, #0]
 8016f46:	2b00      	cmp	r3, #0
 8016f48:	d102      	bne.n	8016f50 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8016f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8016f4e:	e020      	b.n	8016f92 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 8016f50:	f7f4 f942 	bl	800b1d8 <sys_now>
 8016f54:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8016f56:	4b11      	ldr	r3, [pc, #68]	@ (8016f9c <sys_timeouts_sleeptime+0x60>)
 8016f58:	681b      	ldr	r3, [r3, #0]
 8016f5a:	685a      	ldr	r2, [r3, #4]
 8016f5c:	687b      	ldr	r3, [r7, #4]
 8016f5e:	1ad3      	subs	r3, r2, r3
 8016f60:	0fdb      	lsrs	r3, r3, #31
 8016f62:	f003 0301 	and.w	r3, r3, #1
 8016f66:	b2db      	uxtb	r3, r3
 8016f68:	2b00      	cmp	r3, #0
 8016f6a:	d001      	beq.n	8016f70 <sys_timeouts_sleeptime+0x34>
    return 0;
 8016f6c:	2300      	movs	r3, #0
 8016f6e:	e010      	b.n	8016f92 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 8016f70:	4b0a      	ldr	r3, [pc, #40]	@ (8016f9c <sys_timeouts_sleeptime+0x60>)
 8016f72:	681b      	ldr	r3, [r3, #0]
 8016f74:	685a      	ldr	r2, [r3, #4]
 8016f76:	687b      	ldr	r3, [r7, #4]
 8016f78:	1ad3      	subs	r3, r2, r3
 8016f7a:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8016f7c:	683b      	ldr	r3, [r7, #0]
 8016f7e:	2b00      	cmp	r3, #0
 8016f80:	da06      	bge.n	8016f90 <sys_timeouts_sleeptime+0x54>
 8016f82:	4b07      	ldr	r3, [pc, #28]	@ (8016fa0 <sys_timeouts_sleeptime+0x64>)
 8016f84:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8016f88:	4906      	ldr	r1, [pc, #24]	@ (8016fa4 <sys_timeouts_sleeptime+0x68>)
 8016f8a:	4807      	ldr	r0, [pc, #28]	@ (8016fa8 <sys_timeouts_sleeptime+0x6c>)
 8016f8c:	f003 f9e2 	bl	801a354 <iprintf>
    return ret;
 8016f90:	683b      	ldr	r3, [r7, #0]
  }
}
 8016f92:	4618      	mov	r0, r3
 8016f94:	3708      	adds	r7, #8
 8016f96:	46bd      	mov	sp, r7
 8016f98:	bd80      	pop	{r7, pc}
 8016f9a:	bf00      	nop
 8016f9c:	24014bc4 	.word	0x24014bc4
 8016fa0:	0801d314 	.word	0x0801d314
 8016fa4:	0801d3e8 	.word	0x0801d3e8
 8016fa8:	0801d388 	.word	0x0801d388

08016fac <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016fac:	b580      	push	{r7, lr}
 8016fae:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8016fb0:	f003 f8d0 	bl	801a154 <rand>
 8016fb4:	4603      	mov	r3, r0
 8016fb6:	b29b      	uxth	r3, r3
 8016fb8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016fbc:	b29b      	uxth	r3, r3
 8016fbe:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8016fc2:	b29a      	uxth	r2, r3
 8016fc4:	4b01      	ldr	r3, [pc, #4]	@ (8016fcc <udp_init+0x20>)
 8016fc6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8016fc8:	bf00      	nop
 8016fca:	bd80      	pop	{r7, pc}
 8016fcc:	240049bc 	.word	0x240049bc

08016fd0 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8016fd0:	b480      	push	{r7}
 8016fd2:	b083      	sub	sp, #12
 8016fd4:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8016fd6:	2300      	movs	r3, #0
 8016fd8:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8016fda:	4b17      	ldr	r3, [pc, #92]	@ (8017038 <udp_new_port+0x68>)
 8016fdc:	881b      	ldrh	r3, [r3, #0]
 8016fde:	1c5a      	adds	r2, r3, #1
 8016fe0:	b291      	uxth	r1, r2
 8016fe2:	4a15      	ldr	r2, [pc, #84]	@ (8017038 <udp_new_port+0x68>)
 8016fe4:	8011      	strh	r1, [r2, #0]
 8016fe6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016fea:	4293      	cmp	r3, r2
 8016fec:	d103      	bne.n	8016ff6 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8016fee:	4b12      	ldr	r3, [pc, #72]	@ (8017038 <udp_new_port+0x68>)
 8016ff0:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8016ff4:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016ff6:	4b11      	ldr	r3, [pc, #68]	@ (801703c <udp_new_port+0x6c>)
 8016ff8:	681b      	ldr	r3, [r3, #0]
 8016ffa:	603b      	str	r3, [r7, #0]
 8016ffc:	e011      	b.n	8017022 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8016ffe:	683b      	ldr	r3, [r7, #0]
 8017000:	8a5a      	ldrh	r2, [r3, #18]
 8017002:	4b0d      	ldr	r3, [pc, #52]	@ (8017038 <udp_new_port+0x68>)
 8017004:	881b      	ldrh	r3, [r3, #0]
 8017006:	429a      	cmp	r2, r3
 8017008:	d108      	bne.n	801701c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801700a:	88fb      	ldrh	r3, [r7, #6]
 801700c:	3301      	adds	r3, #1
 801700e:	80fb      	strh	r3, [r7, #6]
 8017010:	88fb      	ldrh	r3, [r7, #6]
 8017012:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8017016:	d3e0      	bcc.n	8016fda <udp_new_port+0xa>
        return 0;
 8017018:	2300      	movs	r3, #0
 801701a:	e007      	b.n	801702c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801701c:	683b      	ldr	r3, [r7, #0]
 801701e:	68db      	ldr	r3, [r3, #12]
 8017020:	603b      	str	r3, [r7, #0]
 8017022:	683b      	ldr	r3, [r7, #0]
 8017024:	2b00      	cmp	r3, #0
 8017026:	d1ea      	bne.n	8016ffe <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8017028:	4b03      	ldr	r3, [pc, #12]	@ (8017038 <udp_new_port+0x68>)
 801702a:	881b      	ldrh	r3, [r3, #0]
}
 801702c:	4618      	mov	r0, r3
 801702e:	370c      	adds	r7, #12
 8017030:	46bd      	mov	sp, r7
 8017032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017036:	4770      	bx	lr
 8017038:	240049bc 	.word	0x240049bc
 801703c:	24014bd0 	.word	0x24014bd0

08017040 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8017040:	b580      	push	{r7, lr}
 8017042:	b084      	sub	sp, #16
 8017044:	af00      	add	r7, sp, #0
 8017046:	60f8      	str	r0, [r7, #12]
 8017048:	60b9      	str	r1, [r7, #8]
 801704a:	4613      	mov	r3, r2
 801704c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801704e:	68fb      	ldr	r3, [r7, #12]
 8017050:	2b00      	cmp	r3, #0
 8017052:	d105      	bne.n	8017060 <udp_input_local_match+0x20>
 8017054:	4b27      	ldr	r3, [pc, #156]	@ (80170f4 <udp_input_local_match+0xb4>)
 8017056:	2287      	movs	r2, #135	@ 0x87
 8017058:	4927      	ldr	r1, [pc, #156]	@ (80170f8 <udp_input_local_match+0xb8>)
 801705a:	4828      	ldr	r0, [pc, #160]	@ (80170fc <udp_input_local_match+0xbc>)
 801705c:	f003 f97a 	bl	801a354 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8017060:	68bb      	ldr	r3, [r7, #8]
 8017062:	2b00      	cmp	r3, #0
 8017064:	d105      	bne.n	8017072 <udp_input_local_match+0x32>
 8017066:	4b23      	ldr	r3, [pc, #140]	@ (80170f4 <udp_input_local_match+0xb4>)
 8017068:	2288      	movs	r2, #136	@ 0x88
 801706a:	4925      	ldr	r1, [pc, #148]	@ (8017100 <udp_input_local_match+0xc0>)
 801706c:	4823      	ldr	r0, [pc, #140]	@ (80170fc <udp_input_local_match+0xbc>)
 801706e:	f003 f971 	bl	801a354 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017072:	68fb      	ldr	r3, [r7, #12]
 8017074:	7a1b      	ldrb	r3, [r3, #8]
 8017076:	2b00      	cmp	r3, #0
 8017078:	d00b      	beq.n	8017092 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801707a:	68fb      	ldr	r3, [r7, #12]
 801707c:	7a1a      	ldrb	r2, [r3, #8]
 801707e:	4b21      	ldr	r3, [pc, #132]	@ (8017104 <udp_input_local_match+0xc4>)
 8017080:	685b      	ldr	r3, [r3, #4]
 8017082:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8017086:	3301      	adds	r3, #1
 8017088:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801708a:	429a      	cmp	r2, r3
 801708c:	d001      	beq.n	8017092 <udp_input_local_match+0x52>
    return 0;
 801708e:	2300      	movs	r3, #0
 8017090:	e02b      	b.n	80170ea <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8017092:	79fb      	ldrb	r3, [r7, #7]
 8017094:	2b00      	cmp	r3, #0
 8017096:	d018      	beq.n	80170ca <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8017098:	68fb      	ldr	r3, [r7, #12]
 801709a:	2b00      	cmp	r3, #0
 801709c:	d013      	beq.n	80170c6 <udp_input_local_match+0x86>
 801709e:	68fb      	ldr	r3, [r7, #12]
 80170a0:	681b      	ldr	r3, [r3, #0]
 80170a2:	2b00      	cmp	r3, #0
 80170a4:	d00f      	beq.n	80170c6 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80170a6:	4b17      	ldr	r3, [pc, #92]	@ (8017104 <udp_input_local_match+0xc4>)
 80170a8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80170aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80170ae:	d00a      	beq.n	80170c6 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80170b0:	68fb      	ldr	r3, [r7, #12]
 80170b2:	681a      	ldr	r2, [r3, #0]
 80170b4:	4b13      	ldr	r3, [pc, #76]	@ (8017104 <udp_input_local_match+0xc4>)
 80170b6:	695b      	ldr	r3, [r3, #20]
 80170b8:	405a      	eors	r2, r3
 80170ba:	68bb      	ldr	r3, [r7, #8]
 80170bc:	3308      	adds	r3, #8
 80170be:	681b      	ldr	r3, [r3, #0]
 80170c0:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d110      	bne.n	80170e8 <udp_input_local_match+0xa8>
          return 1;
 80170c6:	2301      	movs	r3, #1
 80170c8:	e00f      	b.n	80170ea <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80170ca:	68fb      	ldr	r3, [r7, #12]
 80170cc:	2b00      	cmp	r3, #0
 80170ce:	d009      	beq.n	80170e4 <udp_input_local_match+0xa4>
 80170d0:	68fb      	ldr	r3, [r7, #12]
 80170d2:	681b      	ldr	r3, [r3, #0]
 80170d4:	2b00      	cmp	r3, #0
 80170d6:	d005      	beq.n	80170e4 <udp_input_local_match+0xa4>
 80170d8:	68fb      	ldr	r3, [r7, #12]
 80170da:	681a      	ldr	r2, [r3, #0]
 80170dc:	4b09      	ldr	r3, [pc, #36]	@ (8017104 <udp_input_local_match+0xc4>)
 80170de:	695b      	ldr	r3, [r3, #20]
 80170e0:	429a      	cmp	r2, r3
 80170e2:	d101      	bne.n	80170e8 <udp_input_local_match+0xa8>
        return 1;
 80170e4:	2301      	movs	r3, #1
 80170e6:	e000      	b.n	80170ea <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80170e8:	2300      	movs	r3, #0
}
 80170ea:	4618      	mov	r0, r3
 80170ec:	3710      	adds	r7, #16
 80170ee:	46bd      	mov	sp, r7
 80170f0:	bd80      	pop	{r7, pc}
 80170f2:	bf00      	nop
 80170f4:	0801d3fc 	.word	0x0801d3fc
 80170f8:	0801d42c 	.word	0x0801d42c
 80170fc:	0801d450 	.word	0x0801d450
 8017100:	0801d478 	.word	0x0801d478
 8017104:	2400e038 	.word	0x2400e038

08017108 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8017108:	b590      	push	{r4, r7, lr}
 801710a:	b08d      	sub	sp, #52	@ 0x34
 801710c:	af02      	add	r7, sp, #8
 801710e:	6078      	str	r0, [r7, #4]
 8017110:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8017112:	2300      	movs	r3, #0
 8017114:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8017116:	687b      	ldr	r3, [r7, #4]
 8017118:	2b00      	cmp	r3, #0
 801711a:	d105      	bne.n	8017128 <udp_input+0x20>
 801711c:	4b7c      	ldr	r3, [pc, #496]	@ (8017310 <udp_input+0x208>)
 801711e:	22cf      	movs	r2, #207	@ 0xcf
 8017120:	497c      	ldr	r1, [pc, #496]	@ (8017314 <udp_input+0x20c>)
 8017122:	487d      	ldr	r0, [pc, #500]	@ (8017318 <udp_input+0x210>)
 8017124:	f003 f916 	bl	801a354 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8017128:	683b      	ldr	r3, [r7, #0]
 801712a:	2b00      	cmp	r3, #0
 801712c:	d105      	bne.n	801713a <udp_input+0x32>
 801712e:	4b78      	ldr	r3, [pc, #480]	@ (8017310 <udp_input+0x208>)
 8017130:	22d0      	movs	r2, #208	@ 0xd0
 8017132:	497a      	ldr	r1, [pc, #488]	@ (801731c <udp_input+0x214>)
 8017134:	4878      	ldr	r0, [pc, #480]	@ (8017318 <udp_input+0x210>)
 8017136:	f003 f90d 	bl	801a354 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801713a:	687b      	ldr	r3, [r7, #4]
 801713c:	895b      	ldrh	r3, [r3, #10]
 801713e:	2b07      	cmp	r3, #7
 8017140:	d803      	bhi.n	801714a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8017142:	6878      	ldr	r0, [r7, #4]
 8017144:	f7fa f8c4 	bl	80112d0 <pbuf_free>
    goto end;
 8017148:	e0de      	b.n	8017308 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801714a:	687b      	ldr	r3, [r7, #4]
 801714c:	685b      	ldr	r3, [r3, #4]
 801714e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8017150:	4b73      	ldr	r3, [pc, #460]	@ (8017320 <udp_input+0x218>)
 8017152:	695b      	ldr	r3, [r3, #20]
 8017154:	4a72      	ldr	r2, [pc, #456]	@ (8017320 <udp_input+0x218>)
 8017156:	6812      	ldr	r2, [r2, #0]
 8017158:	4611      	mov	r1, r2
 801715a:	4618      	mov	r0, r3
 801715c:	f001 ffb2 	bl	80190c4 <ip4_addr_isbroadcast_u32>
 8017160:	4603      	mov	r3, r0
 8017162:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8017164:	697b      	ldr	r3, [r7, #20]
 8017166:	881b      	ldrh	r3, [r3, #0]
 8017168:	b29b      	uxth	r3, r3
 801716a:	4618      	mov	r0, r3
 801716c:	f7f8 fbfe 	bl	800f96c <lwip_htons>
 8017170:	4603      	mov	r3, r0
 8017172:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8017174:	697b      	ldr	r3, [r7, #20]
 8017176:	885b      	ldrh	r3, [r3, #2]
 8017178:	b29b      	uxth	r3, r3
 801717a:	4618      	mov	r0, r3
 801717c:	f7f8 fbf6 	bl	800f96c <lwip_htons>
 8017180:	4603      	mov	r3, r0
 8017182:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8017184:	2300      	movs	r3, #0
 8017186:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 8017188:	2300      	movs	r3, #0
 801718a:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801718c:	2300      	movs	r3, #0
 801718e:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8017190:	4b64      	ldr	r3, [pc, #400]	@ (8017324 <udp_input+0x21c>)
 8017192:	681b      	ldr	r3, [r3, #0]
 8017194:	627b      	str	r3, [r7, #36]	@ 0x24
 8017196:	e054      	b.n	8017242 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8017198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801719a:	8a5b      	ldrh	r3, [r3, #18]
 801719c:	89fa      	ldrh	r2, [r7, #14]
 801719e:	429a      	cmp	r2, r3
 80171a0:	d14a      	bne.n	8017238 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80171a2:	7cfb      	ldrb	r3, [r7, #19]
 80171a4:	461a      	mov	r2, r3
 80171a6:	6839      	ldr	r1, [r7, #0]
 80171a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80171aa:	f7ff ff49 	bl	8017040 <udp_input_local_match>
 80171ae:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80171b0:	2b00      	cmp	r3, #0
 80171b2:	d041      	beq.n	8017238 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80171b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171b6:	7c1b      	ldrb	r3, [r3, #16]
 80171b8:	f003 0304 	and.w	r3, r3, #4
 80171bc:	2b00      	cmp	r3, #0
 80171be:	d11d      	bne.n	80171fc <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80171c0:	69fb      	ldr	r3, [r7, #28]
 80171c2:	2b00      	cmp	r3, #0
 80171c4:	d102      	bne.n	80171cc <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80171c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171c8:	61fb      	str	r3, [r7, #28]
 80171ca:	e017      	b.n	80171fc <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80171cc:	7cfb      	ldrb	r3, [r7, #19]
 80171ce:	2b00      	cmp	r3, #0
 80171d0:	d014      	beq.n	80171fc <udp_input+0xf4>
 80171d2:	4b53      	ldr	r3, [pc, #332]	@ (8017320 <udp_input+0x218>)
 80171d4:	695b      	ldr	r3, [r3, #20]
 80171d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80171da:	d10f      	bne.n	80171fc <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80171dc:	69fb      	ldr	r3, [r7, #28]
 80171de:	681a      	ldr	r2, [r3, #0]
 80171e0:	683b      	ldr	r3, [r7, #0]
 80171e2:	3304      	adds	r3, #4
 80171e4:	681b      	ldr	r3, [r3, #0]
 80171e6:	429a      	cmp	r2, r3
 80171e8:	d008      	beq.n	80171fc <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80171ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171ec:	681a      	ldr	r2, [r3, #0]
 80171ee:	683b      	ldr	r3, [r7, #0]
 80171f0:	3304      	adds	r3, #4
 80171f2:	681b      	ldr	r3, [r3, #0]
 80171f4:	429a      	cmp	r2, r3
 80171f6:	d101      	bne.n	80171fc <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80171f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171fa:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80171fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80171fe:	8a9b      	ldrh	r3, [r3, #20]
 8017200:	8a3a      	ldrh	r2, [r7, #16]
 8017202:	429a      	cmp	r2, r3
 8017204:	d118      	bne.n	8017238 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8017206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017208:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801720a:	2b00      	cmp	r3, #0
 801720c:	d005      	beq.n	801721a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801720e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017210:	685a      	ldr	r2, [r3, #4]
 8017212:	4b43      	ldr	r3, [pc, #268]	@ (8017320 <udp_input+0x218>)
 8017214:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8017216:	429a      	cmp	r2, r3
 8017218:	d10e      	bne.n	8017238 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801721a:	6a3b      	ldr	r3, [r7, #32]
 801721c:	2b00      	cmp	r3, #0
 801721e:	d014      	beq.n	801724a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8017220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017222:	68da      	ldr	r2, [r3, #12]
 8017224:	6a3b      	ldr	r3, [r7, #32]
 8017226:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8017228:	4b3e      	ldr	r3, [pc, #248]	@ (8017324 <udp_input+0x21c>)
 801722a:	681a      	ldr	r2, [r3, #0]
 801722c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801722e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8017230:	4a3c      	ldr	r2, [pc, #240]	@ (8017324 <udp_input+0x21c>)
 8017232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017234:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8017236:	e008      	b.n	801724a <udp_input+0x142>
      }
    }

    prev = pcb;
 8017238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801723a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801723c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801723e:	68db      	ldr	r3, [r3, #12]
 8017240:	627b      	str	r3, [r7, #36]	@ 0x24
 8017242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017244:	2b00      	cmp	r3, #0
 8017246:	d1a7      	bne.n	8017198 <udp_input+0x90>
 8017248:	e000      	b.n	801724c <udp_input+0x144>
        break;
 801724a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801724c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801724e:	2b00      	cmp	r3, #0
 8017250:	d101      	bne.n	8017256 <udp_input+0x14e>
    pcb = uncon_pcb;
 8017252:	69fb      	ldr	r3, [r7, #28]
 8017254:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 8017256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017258:	2b00      	cmp	r3, #0
 801725a:	d002      	beq.n	8017262 <udp_input+0x15a>
    for_us = 1;
 801725c:	2301      	movs	r3, #1
 801725e:	76fb      	strb	r3, [r7, #27]
 8017260:	e00a      	b.n	8017278 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8017262:	683b      	ldr	r3, [r7, #0]
 8017264:	3304      	adds	r3, #4
 8017266:	681a      	ldr	r2, [r3, #0]
 8017268:	4b2d      	ldr	r3, [pc, #180]	@ (8017320 <udp_input+0x218>)
 801726a:	695b      	ldr	r3, [r3, #20]
 801726c:	429a      	cmp	r2, r3
 801726e:	bf0c      	ite	eq
 8017270:	2301      	moveq	r3, #1
 8017272:	2300      	movne	r3, #0
 8017274:	b2db      	uxtb	r3, r3
 8017276:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 8017278:	7efb      	ldrb	r3, [r7, #27]
 801727a:	2b00      	cmp	r3, #0
 801727c:	d041      	beq.n	8017302 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801727e:	2108      	movs	r1, #8
 8017280:	6878      	ldr	r0, [r7, #4]
 8017282:	f7f9 ff9f 	bl	80111c4 <pbuf_remove_header>
 8017286:	4603      	mov	r3, r0
 8017288:	2b00      	cmp	r3, #0
 801728a:	d00a      	beq.n	80172a2 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801728c:	4b20      	ldr	r3, [pc, #128]	@ (8017310 <udp_input+0x208>)
 801728e:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8017292:	4925      	ldr	r1, [pc, #148]	@ (8017328 <udp_input+0x220>)
 8017294:	4820      	ldr	r0, [pc, #128]	@ (8017318 <udp_input+0x210>)
 8017296:	f003 f85d 	bl	801a354 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801729a:	6878      	ldr	r0, [r7, #4]
 801729c:	f7fa f818 	bl	80112d0 <pbuf_free>
      goto end;
 80172a0:	e032      	b.n	8017308 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80172a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172a4:	2b00      	cmp	r3, #0
 80172a6:	d012      	beq.n	80172ce <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80172a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172aa:	699b      	ldr	r3, [r3, #24]
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d00a      	beq.n	80172c6 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80172b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172b2:	699c      	ldr	r4, [r3, #24]
 80172b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80172b6:	69d8      	ldr	r0, [r3, #28]
 80172b8:	8a3b      	ldrh	r3, [r7, #16]
 80172ba:	9300      	str	r3, [sp, #0]
 80172bc:	4b1b      	ldr	r3, [pc, #108]	@ (801732c <udp_input+0x224>)
 80172be:	687a      	ldr	r2, [r7, #4]
 80172c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80172c2:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80172c4:	e021      	b.n	801730a <udp_input+0x202>
        pbuf_free(p);
 80172c6:	6878      	ldr	r0, [r7, #4]
 80172c8:	f7fa f802 	bl	80112d0 <pbuf_free>
        goto end;
 80172cc:	e01c      	b.n	8017308 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80172ce:	7cfb      	ldrb	r3, [r7, #19]
 80172d0:	2b00      	cmp	r3, #0
 80172d2:	d112      	bne.n	80172fa <udp_input+0x1f2>
 80172d4:	4b12      	ldr	r3, [pc, #72]	@ (8017320 <udp_input+0x218>)
 80172d6:	695b      	ldr	r3, [r3, #20]
 80172d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80172dc:	2be0      	cmp	r3, #224	@ 0xe0
 80172de:	d00c      	beq.n	80172fa <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80172e0:	4b0f      	ldr	r3, [pc, #60]	@ (8017320 <udp_input+0x218>)
 80172e2:	899b      	ldrh	r3, [r3, #12]
 80172e4:	3308      	adds	r3, #8
 80172e6:	b29b      	uxth	r3, r3
 80172e8:	b21b      	sxth	r3, r3
 80172ea:	4619      	mov	r1, r3
 80172ec:	6878      	ldr	r0, [r7, #4]
 80172ee:	f7f9 ffdc 	bl	80112aa <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80172f2:	2103      	movs	r1, #3
 80172f4:	6878      	ldr	r0, [r7, #4]
 80172f6:	f001 fbaf 	bl	8018a58 <icmp_dest_unreach>
      pbuf_free(p);
 80172fa:	6878      	ldr	r0, [r7, #4]
 80172fc:	f7f9 ffe8 	bl	80112d0 <pbuf_free>
  return;
 8017300:	e003      	b.n	801730a <udp_input+0x202>
    pbuf_free(p);
 8017302:	6878      	ldr	r0, [r7, #4]
 8017304:	f7f9 ffe4 	bl	80112d0 <pbuf_free>
  return;
 8017308:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801730a:	372c      	adds	r7, #44	@ 0x2c
 801730c:	46bd      	mov	sp, r7
 801730e:	bd90      	pop	{r4, r7, pc}
 8017310:	0801d3fc 	.word	0x0801d3fc
 8017314:	0801d4a0 	.word	0x0801d4a0
 8017318:	0801d450 	.word	0x0801d450
 801731c:	0801d4b8 	.word	0x0801d4b8
 8017320:	2400e038 	.word	0x2400e038
 8017324:	24014bd0 	.word	0x24014bd0
 8017328:	0801d4d4 	.word	0x0801d4d4
 801732c:	2400e048 	.word	0x2400e048

08017330 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8017330:	b580      	push	{r7, lr}
 8017332:	b082      	sub	sp, #8
 8017334:	af00      	add	r7, sp, #0
 8017336:	6078      	str	r0, [r7, #4]
 8017338:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801733a:	687b      	ldr	r3, [r7, #4]
 801733c:	2b00      	cmp	r3, #0
 801733e:	d109      	bne.n	8017354 <udp_send+0x24>
 8017340:	4b11      	ldr	r3, [pc, #68]	@ (8017388 <udp_send+0x58>)
 8017342:	f240 12d5 	movw	r2, #469	@ 0x1d5
 8017346:	4911      	ldr	r1, [pc, #68]	@ (801738c <udp_send+0x5c>)
 8017348:	4811      	ldr	r0, [pc, #68]	@ (8017390 <udp_send+0x60>)
 801734a:	f003 f803 	bl	801a354 <iprintf>
 801734e:	f06f 030f 	mvn.w	r3, #15
 8017352:	e015      	b.n	8017380 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 8017354:	683b      	ldr	r3, [r7, #0]
 8017356:	2b00      	cmp	r3, #0
 8017358:	d109      	bne.n	801736e <udp_send+0x3e>
 801735a:	4b0b      	ldr	r3, [pc, #44]	@ (8017388 <udp_send+0x58>)
 801735c:	f44f 72eb 	mov.w	r2, #470	@ 0x1d6
 8017360:	490c      	ldr	r1, [pc, #48]	@ (8017394 <udp_send+0x64>)
 8017362:	480b      	ldr	r0, [pc, #44]	@ (8017390 <udp_send+0x60>)
 8017364:	f002 fff6 	bl	801a354 <iprintf>
 8017368:	f06f 030f 	mvn.w	r3, #15
 801736c:	e008      	b.n	8017380 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 801736e:	687b      	ldr	r3, [r7, #4]
 8017370:	1d1a      	adds	r2, r3, #4
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	8a9b      	ldrh	r3, [r3, #20]
 8017376:	6839      	ldr	r1, [r7, #0]
 8017378:	6878      	ldr	r0, [r7, #4]
 801737a:	f000 f80d 	bl	8017398 <udp_sendto>
 801737e:	4603      	mov	r3, r0
}
 8017380:	4618      	mov	r0, r3
 8017382:	3708      	adds	r7, #8
 8017384:	46bd      	mov	sp, r7
 8017386:	bd80      	pop	{r7, pc}
 8017388:	0801d3fc 	.word	0x0801d3fc
 801738c:	0801d4f0 	.word	0x0801d4f0
 8017390:	0801d450 	.word	0x0801d450
 8017394:	0801d508 	.word	0x0801d508

08017398 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 8017398:	b580      	push	{r7, lr}
 801739a:	b088      	sub	sp, #32
 801739c:	af02      	add	r7, sp, #8
 801739e:	60f8      	str	r0, [r7, #12]
 80173a0:	60b9      	str	r1, [r7, #8]
 80173a2:	607a      	str	r2, [r7, #4]
 80173a4:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 80173a6:	68fb      	ldr	r3, [r7, #12]
 80173a8:	2b00      	cmp	r3, #0
 80173aa:	d109      	bne.n	80173c0 <udp_sendto+0x28>
 80173ac:	4b23      	ldr	r3, [pc, #140]	@ (801743c <udp_sendto+0xa4>)
 80173ae:	f44f 7206 	mov.w	r2, #536	@ 0x218
 80173b2:	4923      	ldr	r1, [pc, #140]	@ (8017440 <udp_sendto+0xa8>)
 80173b4:	4823      	ldr	r0, [pc, #140]	@ (8017444 <udp_sendto+0xac>)
 80173b6:	f002 ffcd 	bl	801a354 <iprintf>
 80173ba:	f06f 030f 	mvn.w	r3, #15
 80173be:	e038      	b.n	8017432 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 80173c0:	68bb      	ldr	r3, [r7, #8]
 80173c2:	2b00      	cmp	r3, #0
 80173c4:	d109      	bne.n	80173da <udp_sendto+0x42>
 80173c6:	4b1d      	ldr	r3, [pc, #116]	@ (801743c <udp_sendto+0xa4>)
 80173c8:	f240 2219 	movw	r2, #537	@ 0x219
 80173cc:	491e      	ldr	r1, [pc, #120]	@ (8017448 <udp_sendto+0xb0>)
 80173ce:	481d      	ldr	r0, [pc, #116]	@ (8017444 <udp_sendto+0xac>)
 80173d0:	f002 ffc0 	bl	801a354 <iprintf>
 80173d4:	f06f 030f 	mvn.w	r3, #15
 80173d8:	e02b      	b.n	8017432 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80173da:	687b      	ldr	r3, [r7, #4]
 80173dc:	2b00      	cmp	r3, #0
 80173de:	d109      	bne.n	80173f4 <udp_sendto+0x5c>
 80173e0:	4b16      	ldr	r3, [pc, #88]	@ (801743c <udp_sendto+0xa4>)
 80173e2:	f240 221a 	movw	r2, #538	@ 0x21a
 80173e6:	4919      	ldr	r1, [pc, #100]	@ (801744c <udp_sendto+0xb4>)
 80173e8:	4816      	ldr	r0, [pc, #88]	@ (8017444 <udp_sendto+0xac>)
 80173ea:	f002 ffb3 	bl	801a354 <iprintf>
 80173ee:	f06f 030f 	mvn.w	r3, #15
 80173f2:	e01e      	b.n	8017432 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 80173f4:	68fb      	ldr	r3, [r7, #12]
 80173f6:	7a1b      	ldrb	r3, [r3, #8]
 80173f8:	2b00      	cmp	r3, #0
 80173fa:	d006      	beq.n	801740a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 80173fc:	68fb      	ldr	r3, [r7, #12]
 80173fe:	7a1b      	ldrb	r3, [r3, #8]
 8017400:	4618      	mov	r0, r3
 8017402:	f7f9 fbd3 	bl	8010bac <netif_get_by_index>
 8017406:	6178      	str	r0, [r7, #20]
 8017408:	e003      	b.n	8017412 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801740a:	6878      	ldr	r0, [r7, #4]
 801740c:	f001 fbb8 	bl	8018b80 <ip4_route>
 8017410:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8017412:	697b      	ldr	r3, [r7, #20]
 8017414:	2b00      	cmp	r3, #0
 8017416:	d102      	bne.n	801741e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8017418:	f06f 0303 	mvn.w	r3, #3
 801741c:	e009      	b.n	8017432 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801741e:	887a      	ldrh	r2, [r7, #2]
 8017420:	697b      	ldr	r3, [r7, #20]
 8017422:	9300      	str	r3, [sp, #0]
 8017424:	4613      	mov	r3, r2
 8017426:	687a      	ldr	r2, [r7, #4]
 8017428:	68b9      	ldr	r1, [r7, #8]
 801742a:	68f8      	ldr	r0, [r7, #12]
 801742c:	f000 f810 	bl	8017450 <udp_sendto_if>
 8017430:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8017432:	4618      	mov	r0, r3
 8017434:	3718      	adds	r7, #24
 8017436:	46bd      	mov	sp, r7
 8017438:	bd80      	pop	{r7, pc}
 801743a:	bf00      	nop
 801743c:	0801d3fc 	.word	0x0801d3fc
 8017440:	0801d520 	.word	0x0801d520
 8017444:	0801d450 	.word	0x0801d450
 8017448:	0801d538 	.word	0x0801d538
 801744c:	0801d554 	.word	0x0801d554

08017450 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 8017450:	b580      	push	{r7, lr}
 8017452:	b088      	sub	sp, #32
 8017454:	af02      	add	r7, sp, #8
 8017456:	60f8      	str	r0, [r7, #12]
 8017458:	60b9      	str	r1, [r7, #8]
 801745a:	607a      	str	r2, [r7, #4]
 801745c:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 801745e:	68fb      	ldr	r3, [r7, #12]
 8017460:	2b00      	cmp	r3, #0
 8017462:	d109      	bne.n	8017478 <udp_sendto_if+0x28>
 8017464:	4b2e      	ldr	r3, [pc, #184]	@ (8017520 <udp_sendto_if+0xd0>)
 8017466:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801746a:	492e      	ldr	r1, [pc, #184]	@ (8017524 <udp_sendto_if+0xd4>)
 801746c:	482e      	ldr	r0, [pc, #184]	@ (8017528 <udp_sendto_if+0xd8>)
 801746e:	f002 ff71 	bl	801a354 <iprintf>
 8017472:	f06f 030f 	mvn.w	r3, #15
 8017476:	e04f      	b.n	8017518 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 8017478:	68bb      	ldr	r3, [r7, #8]
 801747a:	2b00      	cmp	r3, #0
 801747c:	d109      	bne.n	8017492 <udp_sendto_if+0x42>
 801747e:	4b28      	ldr	r3, [pc, #160]	@ (8017520 <udp_sendto_if+0xd0>)
 8017480:	f240 2281 	movw	r2, #641	@ 0x281
 8017484:	4929      	ldr	r1, [pc, #164]	@ (801752c <udp_sendto_if+0xdc>)
 8017486:	4828      	ldr	r0, [pc, #160]	@ (8017528 <udp_sendto_if+0xd8>)
 8017488:	f002 ff64 	bl	801a354 <iprintf>
 801748c:	f06f 030f 	mvn.w	r3, #15
 8017490:	e042      	b.n	8017518 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 8017492:	687b      	ldr	r3, [r7, #4]
 8017494:	2b00      	cmp	r3, #0
 8017496:	d109      	bne.n	80174ac <udp_sendto_if+0x5c>
 8017498:	4b21      	ldr	r3, [pc, #132]	@ (8017520 <udp_sendto_if+0xd0>)
 801749a:	f240 2282 	movw	r2, #642	@ 0x282
 801749e:	4924      	ldr	r1, [pc, #144]	@ (8017530 <udp_sendto_if+0xe0>)
 80174a0:	4821      	ldr	r0, [pc, #132]	@ (8017528 <udp_sendto_if+0xd8>)
 80174a2:	f002 ff57 	bl	801a354 <iprintf>
 80174a6:	f06f 030f 	mvn.w	r3, #15
 80174aa:	e035      	b.n	8017518 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 80174ac:	6a3b      	ldr	r3, [r7, #32]
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	d109      	bne.n	80174c6 <udp_sendto_if+0x76>
 80174b2:	4b1b      	ldr	r3, [pc, #108]	@ (8017520 <udp_sendto_if+0xd0>)
 80174b4:	f240 2283 	movw	r2, #643	@ 0x283
 80174b8:	491e      	ldr	r1, [pc, #120]	@ (8017534 <udp_sendto_if+0xe4>)
 80174ba:	481b      	ldr	r0, [pc, #108]	@ (8017528 <udp_sendto_if+0xd8>)
 80174bc:	f002 ff4a 	bl	801a354 <iprintf>
 80174c0:	f06f 030f 	mvn.w	r3, #15
 80174c4:	e028      	b.n	8017518 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80174c6:	68fb      	ldr	r3, [r7, #12]
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	d009      	beq.n	80174e0 <udp_sendto_if+0x90>
 80174cc:	68fb      	ldr	r3, [r7, #12]
 80174ce:	681b      	ldr	r3, [r3, #0]
 80174d0:	2b00      	cmp	r3, #0
 80174d2:	d005      	beq.n	80174e0 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 80174d4:	68fb      	ldr	r3, [r7, #12]
 80174d6:	681b      	ldr	r3, [r3, #0]
 80174d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80174dc:	2be0      	cmp	r3, #224	@ 0xe0
 80174de:	d103      	bne.n	80174e8 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 80174e0:	6a3b      	ldr	r3, [r7, #32]
 80174e2:	3304      	adds	r3, #4
 80174e4:	617b      	str	r3, [r7, #20]
 80174e6:	e00b      	b.n	8017500 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 80174e8:	68fb      	ldr	r3, [r7, #12]
 80174ea:	681a      	ldr	r2, [r3, #0]
 80174ec:	6a3b      	ldr	r3, [r7, #32]
 80174ee:	3304      	adds	r3, #4
 80174f0:	681b      	ldr	r3, [r3, #0]
 80174f2:	429a      	cmp	r2, r3
 80174f4:	d002      	beq.n	80174fc <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 80174f6:	f06f 0303 	mvn.w	r3, #3
 80174fa:	e00d      	b.n	8017518 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 80174fc:	68fb      	ldr	r3, [r7, #12]
 80174fe:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8017500:	887a      	ldrh	r2, [r7, #2]
 8017502:	697b      	ldr	r3, [r7, #20]
 8017504:	9301      	str	r3, [sp, #4]
 8017506:	6a3b      	ldr	r3, [r7, #32]
 8017508:	9300      	str	r3, [sp, #0]
 801750a:	4613      	mov	r3, r2
 801750c:	687a      	ldr	r2, [r7, #4]
 801750e:	68b9      	ldr	r1, [r7, #8]
 8017510:	68f8      	ldr	r0, [r7, #12]
 8017512:	f000 f811 	bl	8017538 <udp_sendto_if_src>
 8017516:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8017518:	4618      	mov	r0, r3
 801751a:	3718      	adds	r7, #24
 801751c:	46bd      	mov	sp, r7
 801751e:	bd80      	pop	{r7, pc}
 8017520:	0801d3fc 	.word	0x0801d3fc
 8017524:	0801d570 	.word	0x0801d570
 8017528:	0801d450 	.word	0x0801d450
 801752c:	0801d58c 	.word	0x0801d58c
 8017530:	0801d5a8 	.word	0x0801d5a8
 8017534:	0801d5c8 	.word	0x0801d5c8

08017538 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8017538:	b580      	push	{r7, lr}
 801753a:	b08c      	sub	sp, #48	@ 0x30
 801753c:	af04      	add	r7, sp, #16
 801753e:	60f8      	str	r0, [r7, #12]
 8017540:	60b9      	str	r1, [r7, #8]
 8017542:	607a      	str	r2, [r7, #4]
 8017544:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8017546:	68fb      	ldr	r3, [r7, #12]
 8017548:	2b00      	cmp	r3, #0
 801754a:	d109      	bne.n	8017560 <udp_sendto_if_src+0x28>
 801754c:	4b65      	ldr	r3, [pc, #404]	@ (80176e4 <udp_sendto_if_src+0x1ac>)
 801754e:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8017552:	4965      	ldr	r1, [pc, #404]	@ (80176e8 <udp_sendto_if_src+0x1b0>)
 8017554:	4865      	ldr	r0, [pc, #404]	@ (80176ec <udp_sendto_if_src+0x1b4>)
 8017556:	f002 fefd 	bl	801a354 <iprintf>
 801755a:	f06f 030f 	mvn.w	r3, #15
 801755e:	e0bc      	b.n	80176da <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 8017560:	68bb      	ldr	r3, [r7, #8]
 8017562:	2b00      	cmp	r3, #0
 8017564:	d109      	bne.n	801757a <udp_sendto_if_src+0x42>
 8017566:	4b5f      	ldr	r3, [pc, #380]	@ (80176e4 <udp_sendto_if_src+0x1ac>)
 8017568:	f240 22d2 	movw	r2, #722	@ 0x2d2
 801756c:	4960      	ldr	r1, [pc, #384]	@ (80176f0 <udp_sendto_if_src+0x1b8>)
 801756e:	485f      	ldr	r0, [pc, #380]	@ (80176ec <udp_sendto_if_src+0x1b4>)
 8017570:	f002 fef0 	bl	801a354 <iprintf>
 8017574:	f06f 030f 	mvn.w	r3, #15
 8017578:	e0af      	b.n	80176da <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801757a:	687b      	ldr	r3, [r7, #4]
 801757c:	2b00      	cmp	r3, #0
 801757e:	d109      	bne.n	8017594 <udp_sendto_if_src+0x5c>
 8017580:	4b58      	ldr	r3, [pc, #352]	@ (80176e4 <udp_sendto_if_src+0x1ac>)
 8017582:	f240 22d3 	movw	r2, #723	@ 0x2d3
 8017586:	495b      	ldr	r1, [pc, #364]	@ (80176f4 <udp_sendto_if_src+0x1bc>)
 8017588:	4858      	ldr	r0, [pc, #352]	@ (80176ec <udp_sendto_if_src+0x1b4>)
 801758a:	f002 fee3 	bl	801a354 <iprintf>
 801758e:	f06f 030f 	mvn.w	r3, #15
 8017592:	e0a2      	b.n	80176da <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 8017594:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017596:	2b00      	cmp	r3, #0
 8017598:	d109      	bne.n	80175ae <udp_sendto_if_src+0x76>
 801759a:	4b52      	ldr	r3, [pc, #328]	@ (80176e4 <udp_sendto_if_src+0x1ac>)
 801759c:	f44f 7235 	mov.w	r2, #724	@ 0x2d4
 80175a0:	4955      	ldr	r1, [pc, #340]	@ (80176f8 <udp_sendto_if_src+0x1c0>)
 80175a2:	4852      	ldr	r0, [pc, #328]	@ (80176ec <udp_sendto_if_src+0x1b4>)
 80175a4:	f002 fed6 	bl	801a354 <iprintf>
 80175a8:	f06f 030f 	mvn.w	r3, #15
 80175ac:	e095      	b.n	80176da <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80175ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80175b0:	2b00      	cmp	r3, #0
 80175b2:	d109      	bne.n	80175c8 <udp_sendto_if_src+0x90>
 80175b4:	4b4b      	ldr	r3, [pc, #300]	@ (80176e4 <udp_sendto_if_src+0x1ac>)
 80175b6:	f240 22d5 	movw	r2, #725	@ 0x2d5
 80175ba:	4950      	ldr	r1, [pc, #320]	@ (80176fc <udp_sendto_if_src+0x1c4>)
 80175bc:	484b      	ldr	r0, [pc, #300]	@ (80176ec <udp_sendto_if_src+0x1b4>)
 80175be:	f002 fec9 	bl	801a354 <iprintf>
 80175c2:	f06f 030f 	mvn.w	r3, #15
 80175c6:	e088      	b.n	80176da <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 80175c8:	68fb      	ldr	r3, [r7, #12]
 80175ca:	8a5b      	ldrh	r3, [r3, #18]
 80175cc:	2b00      	cmp	r3, #0
 80175ce:	d10f      	bne.n	80175f0 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 80175d0:	68f9      	ldr	r1, [r7, #12]
 80175d2:	68fb      	ldr	r3, [r7, #12]
 80175d4:	8a5b      	ldrh	r3, [r3, #18]
 80175d6:	461a      	mov	r2, r3
 80175d8:	68f8      	ldr	r0, [r7, #12]
 80175da:	f000 f893 	bl	8017704 <udp_bind>
 80175de:	4603      	mov	r3, r0
 80175e0:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 80175e2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80175e6:	2b00      	cmp	r3, #0
 80175e8:	d002      	beq.n	80175f0 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 80175ea:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80175ee:	e074      	b.n	80176da <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 80175f0:	68bb      	ldr	r3, [r7, #8]
 80175f2:	891b      	ldrh	r3, [r3, #8]
 80175f4:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 80175f8:	4293      	cmp	r3, r2
 80175fa:	d902      	bls.n	8017602 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 80175fc:	f04f 33ff 	mov.w	r3, #4294967295
 8017600:	e06b      	b.n	80176da <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8017602:	2108      	movs	r1, #8
 8017604:	68b8      	ldr	r0, [r7, #8]
 8017606:	f7f9 fdcd 	bl	80111a4 <pbuf_add_header>
 801760a:	4603      	mov	r3, r0
 801760c:	2b00      	cmp	r3, #0
 801760e:	d015      	beq.n	801763c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8017610:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8017614:	2108      	movs	r1, #8
 8017616:	2022      	movs	r0, #34	@ 0x22
 8017618:	f7f9 fb72 	bl	8010d00 <pbuf_alloc>
 801761c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801761e:	69fb      	ldr	r3, [r7, #28]
 8017620:	2b00      	cmp	r3, #0
 8017622:	d102      	bne.n	801762a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8017624:	f04f 33ff 	mov.w	r3, #4294967295
 8017628:	e057      	b.n	80176da <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801762a:	68bb      	ldr	r3, [r7, #8]
 801762c:	891b      	ldrh	r3, [r3, #8]
 801762e:	2b00      	cmp	r3, #0
 8017630:	d006      	beq.n	8017640 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8017632:	68b9      	ldr	r1, [r7, #8]
 8017634:	69f8      	ldr	r0, [r7, #28]
 8017636:	f7f9 ff6f 	bl	8011518 <pbuf_chain>
 801763a:	e001      	b.n	8017640 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801763c:	68bb      	ldr	r3, [r7, #8]
 801763e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8017640:	69fb      	ldr	r3, [r7, #28]
 8017642:	895b      	ldrh	r3, [r3, #10]
 8017644:	2b07      	cmp	r3, #7
 8017646:	d806      	bhi.n	8017656 <udp_sendto_if_src+0x11e>
 8017648:	4b26      	ldr	r3, [pc, #152]	@ (80176e4 <udp_sendto_if_src+0x1ac>)
 801764a:	f240 320d 	movw	r2, #781	@ 0x30d
 801764e:	492c      	ldr	r1, [pc, #176]	@ (8017700 <udp_sendto_if_src+0x1c8>)
 8017650:	4826      	ldr	r0, [pc, #152]	@ (80176ec <udp_sendto_if_src+0x1b4>)
 8017652:	f002 fe7f 	bl	801a354 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 8017656:	69fb      	ldr	r3, [r7, #28]
 8017658:	685b      	ldr	r3, [r3, #4]
 801765a:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 801765c:	68fb      	ldr	r3, [r7, #12]
 801765e:	8a5b      	ldrh	r3, [r3, #18]
 8017660:	4618      	mov	r0, r3
 8017662:	f7f8 f983 	bl	800f96c <lwip_htons>
 8017666:	4603      	mov	r3, r0
 8017668:	461a      	mov	r2, r3
 801766a:	697b      	ldr	r3, [r7, #20]
 801766c:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 801766e:	887b      	ldrh	r3, [r7, #2]
 8017670:	4618      	mov	r0, r3
 8017672:	f7f8 f97b 	bl	800f96c <lwip_htons>
 8017676:	4603      	mov	r3, r0
 8017678:	461a      	mov	r2, r3
 801767a:	697b      	ldr	r3, [r7, #20]
 801767c:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 801767e:	697b      	ldr	r3, [r7, #20]
 8017680:	2200      	movs	r2, #0
 8017682:	719a      	strb	r2, [r3, #6]
 8017684:	2200      	movs	r2, #0
 8017686:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 8017688:	69fb      	ldr	r3, [r7, #28]
 801768a:	891b      	ldrh	r3, [r3, #8]
 801768c:	4618      	mov	r0, r3
 801768e:	f7f8 f96d 	bl	800f96c <lwip_htons>
 8017692:	4603      	mov	r3, r0
 8017694:	461a      	mov	r2, r3
 8017696:	697b      	ldr	r3, [r7, #20]
 8017698:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 801769a:	2311      	movs	r3, #17
 801769c:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 801769e:	68fb      	ldr	r3, [r7, #12]
 80176a0:	7adb      	ldrb	r3, [r3, #11]
 80176a2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 80176a4:	68fb      	ldr	r3, [r7, #12]
 80176a6:	7a9b      	ldrb	r3, [r3, #10]
 80176a8:	7cb9      	ldrb	r1, [r7, #18]
 80176aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80176ac:	9202      	str	r2, [sp, #8]
 80176ae:	7cfa      	ldrb	r2, [r7, #19]
 80176b0:	9201      	str	r2, [sp, #4]
 80176b2:	9300      	str	r3, [sp, #0]
 80176b4:	460b      	mov	r3, r1
 80176b6:	687a      	ldr	r2, [r7, #4]
 80176b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80176ba:	69f8      	ldr	r0, [r7, #28]
 80176bc:	f001 fc54 	bl	8018f68 <ip4_output_if_src>
 80176c0:	4603      	mov	r3, r0
 80176c2:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 80176c4:	69fa      	ldr	r2, [r7, #28]
 80176c6:	68bb      	ldr	r3, [r7, #8]
 80176c8:	429a      	cmp	r2, r3
 80176ca:	d004      	beq.n	80176d6 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 80176cc:	69f8      	ldr	r0, [r7, #28]
 80176ce:	f7f9 fdff 	bl	80112d0 <pbuf_free>
    q = NULL;
 80176d2:	2300      	movs	r3, #0
 80176d4:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 80176d6:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 80176da:	4618      	mov	r0, r3
 80176dc:	3720      	adds	r7, #32
 80176de:	46bd      	mov	sp, r7
 80176e0:	bd80      	pop	{r7, pc}
 80176e2:	bf00      	nop
 80176e4:	0801d3fc 	.word	0x0801d3fc
 80176e8:	0801d5e8 	.word	0x0801d5e8
 80176ec:	0801d450 	.word	0x0801d450
 80176f0:	0801d608 	.word	0x0801d608
 80176f4:	0801d628 	.word	0x0801d628
 80176f8:	0801d64c 	.word	0x0801d64c
 80176fc:	0801d670 	.word	0x0801d670
 8017700:	0801d694 	.word	0x0801d694

08017704 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017704:	b580      	push	{r7, lr}
 8017706:	b086      	sub	sp, #24
 8017708:	af00      	add	r7, sp, #0
 801770a:	60f8      	str	r0, [r7, #12]
 801770c:	60b9      	str	r1, [r7, #8]
 801770e:	4613      	mov	r3, r2
 8017710:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8017712:	68bb      	ldr	r3, [r7, #8]
 8017714:	2b00      	cmp	r3, #0
 8017716:	d101      	bne.n	801771c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8017718:	4b39      	ldr	r3, [pc, #228]	@ (8017800 <udp_bind+0xfc>)
 801771a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801771c:	68fb      	ldr	r3, [r7, #12]
 801771e:	2b00      	cmp	r3, #0
 8017720:	d109      	bne.n	8017736 <udp_bind+0x32>
 8017722:	4b38      	ldr	r3, [pc, #224]	@ (8017804 <udp_bind+0x100>)
 8017724:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8017728:	4937      	ldr	r1, [pc, #220]	@ (8017808 <udp_bind+0x104>)
 801772a:	4838      	ldr	r0, [pc, #224]	@ (801780c <udp_bind+0x108>)
 801772c:	f002 fe12 	bl	801a354 <iprintf>
 8017730:	f06f 030f 	mvn.w	r3, #15
 8017734:	e060      	b.n	80177f8 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8017736:	2300      	movs	r3, #0
 8017738:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801773a:	4b35      	ldr	r3, [pc, #212]	@ (8017810 <udp_bind+0x10c>)
 801773c:	681b      	ldr	r3, [r3, #0]
 801773e:	617b      	str	r3, [r7, #20]
 8017740:	e009      	b.n	8017756 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8017742:	68fa      	ldr	r2, [r7, #12]
 8017744:	697b      	ldr	r3, [r7, #20]
 8017746:	429a      	cmp	r2, r3
 8017748:	d102      	bne.n	8017750 <udp_bind+0x4c>
      rebind = 1;
 801774a:	2301      	movs	r3, #1
 801774c:	74fb      	strb	r3, [r7, #19]
      break;
 801774e:	e005      	b.n	801775c <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017750:	697b      	ldr	r3, [r7, #20]
 8017752:	68db      	ldr	r3, [r3, #12]
 8017754:	617b      	str	r3, [r7, #20]
 8017756:	697b      	ldr	r3, [r7, #20]
 8017758:	2b00      	cmp	r3, #0
 801775a:	d1f2      	bne.n	8017742 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801775c:	88fb      	ldrh	r3, [r7, #6]
 801775e:	2b00      	cmp	r3, #0
 8017760:	d109      	bne.n	8017776 <udp_bind+0x72>
    port = udp_new_port();
 8017762:	f7ff fc35 	bl	8016fd0 <udp_new_port>
 8017766:	4603      	mov	r3, r0
 8017768:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801776a:	88fb      	ldrh	r3, [r7, #6]
 801776c:	2b00      	cmp	r3, #0
 801776e:	d12c      	bne.n	80177ca <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8017770:	f06f 0307 	mvn.w	r3, #7
 8017774:	e040      	b.n	80177f8 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8017776:	4b26      	ldr	r3, [pc, #152]	@ (8017810 <udp_bind+0x10c>)
 8017778:	681b      	ldr	r3, [r3, #0]
 801777a:	617b      	str	r3, [r7, #20]
 801777c:	e022      	b.n	80177c4 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801777e:	68fa      	ldr	r2, [r7, #12]
 8017780:	697b      	ldr	r3, [r7, #20]
 8017782:	429a      	cmp	r2, r3
 8017784:	d01b      	beq.n	80177be <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8017786:	697b      	ldr	r3, [r7, #20]
 8017788:	8a5b      	ldrh	r3, [r3, #18]
 801778a:	88fa      	ldrh	r2, [r7, #6]
 801778c:	429a      	cmp	r2, r3
 801778e:	d116      	bne.n	80177be <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8017790:	697b      	ldr	r3, [r7, #20]
 8017792:	681a      	ldr	r2, [r3, #0]
 8017794:	68bb      	ldr	r3, [r7, #8]
 8017796:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8017798:	429a      	cmp	r2, r3
 801779a:	d00d      	beq.n	80177b8 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801779c:	68bb      	ldr	r3, [r7, #8]
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d00a      	beq.n	80177b8 <udp_bind+0xb4>
 80177a2:	68bb      	ldr	r3, [r7, #8]
 80177a4:	681b      	ldr	r3, [r3, #0]
 80177a6:	2b00      	cmp	r3, #0
 80177a8:	d006      	beq.n	80177b8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80177aa:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d003      	beq.n	80177b8 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 80177b0:	697b      	ldr	r3, [r7, #20]
 80177b2:	681b      	ldr	r3, [r3, #0]
 80177b4:	2b00      	cmp	r3, #0
 80177b6:	d102      	bne.n	80177be <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 80177b8:	f06f 0307 	mvn.w	r3, #7
 80177bc:	e01c      	b.n	80177f8 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80177be:	697b      	ldr	r3, [r7, #20]
 80177c0:	68db      	ldr	r3, [r3, #12]
 80177c2:	617b      	str	r3, [r7, #20]
 80177c4:	697b      	ldr	r3, [r7, #20]
 80177c6:	2b00      	cmp	r3, #0
 80177c8:	d1d9      	bne.n	801777e <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80177ca:	68bb      	ldr	r3, [r7, #8]
 80177cc:	2b00      	cmp	r3, #0
 80177ce:	d002      	beq.n	80177d6 <udp_bind+0xd2>
 80177d0:	68bb      	ldr	r3, [r7, #8]
 80177d2:	681b      	ldr	r3, [r3, #0]
 80177d4:	e000      	b.n	80177d8 <udp_bind+0xd4>
 80177d6:	2300      	movs	r3, #0
 80177d8:	68fa      	ldr	r2, [r7, #12]
 80177da:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 80177dc:	68fb      	ldr	r3, [r7, #12]
 80177de:	88fa      	ldrh	r2, [r7, #6]
 80177e0:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 80177e2:	7cfb      	ldrb	r3, [r7, #19]
 80177e4:	2b00      	cmp	r3, #0
 80177e6:	d106      	bne.n	80177f6 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 80177e8:	4b09      	ldr	r3, [pc, #36]	@ (8017810 <udp_bind+0x10c>)
 80177ea:	681a      	ldr	r2, [r3, #0]
 80177ec:	68fb      	ldr	r3, [r7, #12]
 80177ee:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 80177f0:	4a07      	ldr	r2, [pc, #28]	@ (8017810 <udp_bind+0x10c>)
 80177f2:	68fb      	ldr	r3, [r7, #12]
 80177f4:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 80177f6:	2300      	movs	r3, #0
}
 80177f8:	4618      	mov	r0, r3
 80177fa:	3718      	adds	r7, #24
 80177fc:	46bd      	mov	sp, r7
 80177fe:	bd80      	pop	{r7, pc}
 8017800:	0801dfb0 	.word	0x0801dfb0
 8017804:	0801d3fc 	.word	0x0801d3fc
 8017808:	0801d6c4 	.word	0x0801d6c4
 801780c:	0801d450 	.word	0x0801d450
 8017810:	24014bd0 	.word	0x24014bd0

08017814 <udp_connect>:
 *
 * @see udp_disconnect()
 */
err_t
udp_connect(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8017814:	b580      	push	{r7, lr}
 8017816:	b086      	sub	sp, #24
 8017818:	af00      	add	r7, sp, #0
 801781a:	60f8      	str	r0, [r7, #12]
 801781c:	60b9      	str	r1, [r7, #8]
 801781e:	4613      	mov	r3, r2
 8017820:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *ipcb;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_connect: invalid pcb", pcb != NULL, return ERR_ARG);
 8017822:	68fb      	ldr	r3, [r7, #12]
 8017824:	2b00      	cmp	r3, #0
 8017826:	d109      	bne.n	801783c <udp_connect+0x28>
 8017828:	4b2c      	ldr	r3, [pc, #176]	@ (80178dc <udp_connect+0xc8>)
 801782a:	f240 4235 	movw	r2, #1077	@ 0x435
 801782e:	492c      	ldr	r1, [pc, #176]	@ (80178e0 <udp_connect+0xcc>)
 8017830:	482c      	ldr	r0, [pc, #176]	@ (80178e4 <udp_connect+0xd0>)
 8017832:	f002 fd8f 	bl	801a354 <iprintf>
 8017836:	f06f 030f 	mvn.w	r3, #15
 801783a:	e04b      	b.n	80178d4 <udp_connect+0xc0>
  LWIP_ERROR("udp_connect: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
 801783c:	68bb      	ldr	r3, [r7, #8]
 801783e:	2b00      	cmp	r3, #0
 8017840:	d109      	bne.n	8017856 <udp_connect+0x42>
 8017842:	4b26      	ldr	r3, [pc, #152]	@ (80178dc <udp_connect+0xc8>)
 8017844:	f240 4236 	movw	r2, #1078	@ 0x436
 8017848:	4927      	ldr	r1, [pc, #156]	@ (80178e8 <udp_connect+0xd4>)
 801784a:	4826      	ldr	r0, [pc, #152]	@ (80178e4 <udp_connect+0xd0>)
 801784c:	f002 fd82 	bl	801a354 <iprintf>
 8017850:	f06f 030f 	mvn.w	r3, #15
 8017854:	e03e      	b.n	80178d4 <udp_connect+0xc0>

  if (pcb->local_port == 0) {
 8017856:	68fb      	ldr	r3, [r7, #12]
 8017858:	8a5b      	ldrh	r3, [r3, #18]
 801785a:	2b00      	cmp	r3, #0
 801785c:	d10f      	bne.n	801787e <udp_connect+0x6a>
    err_t err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 801785e:	68f9      	ldr	r1, [r7, #12]
 8017860:	68fb      	ldr	r3, [r7, #12]
 8017862:	8a5b      	ldrh	r3, [r3, #18]
 8017864:	461a      	mov	r2, r3
 8017866:	68f8      	ldr	r0, [r7, #12]
 8017868:	f7ff ff4c 	bl	8017704 <udp_bind>
 801786c:	4603      	mov	r3, r0
 801786e:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 8017870:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017874:	2b00      	cmp	r3, #0
 8017876:	d002      	beq.n	801787e <udp_connect+0x6a>
      return err;
 8017878:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801787c:	e02a      	b.n	80178d4 <udp_connect+0xc0>
    }
  }

  ip_addr_set_ipaddr(&pcb->remote_ip, ipaddr);
 801787e:	68bb      	ldr	r3, [r7, #8]
 8017880:	2b00      	cmp	r3, #0
 8017882:	d002      	beq.n	801788a <udp_connect+0x76>
 8017884:	68bb      	ldr	r3, [r7, #8]
 8017886:	681b      	ldr	r3, [r3, #0]
 8017888:	e000      	b.n	801788c <udp_connect+0x78>
 801788a:	2300      	movs	r3, #0
 801788c:	68fa      	ldr	r2, [r7, #12]
 801788e:	6053      	str	r3, [r2, #4]
      ip6_addr_lacks_zone(ip_2_ip6(&pcb->remote_ip), IP6_UNKNOWN)) {
    ip6_addr_select_zone(ip_2_ip6(&pcb->remote_ip), ip_2_ip6(&pcb->local_ip));
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  pcb->remote_port = port;
 8017890:	68fb      	ldr	r3, [r7, #12]
 8017892:	88fa      	ldrh	r2, [r7, #6]
 8017894:	829a      	strh	r2, [r3, #20]
  pcb->flags |= UDP_FLAGS_CONNECTED;
 8017896:	68fb      	ldr	r3, [r7, #12]
 8017898:	7c1b      	ldrb	r3, [r3, #16]
 801789a:	f043 0304 	orr.w	r3, r3, #4
 801789e:	b2da      	uxtb	r2, r3
 80178a0:	68fb      	ldr	r3, [r7, #12]
 80178a2:	741a      	strb	r2, [r3, #16]
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE,
                          pcb->remote_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->remote_port));

  /* Insert UDP PCB into the list of active UDP PCBs. */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80178a4:	4b11      	ldr	r3, [pc, #68]	@ (80178ec <udp_connect+0xd8>)
 80178a6:	681b      	ldr	r3, [r3, #0]
 80178a8:	617b      	str	r3, [r7, #20]
 80178aa:	e008      	b.n	80178be <udp_connect+0xaa>
    if (pcb == ipcb) {
 80178ac:	68fa      	ldr	r2, [r7, #12]
 80178ae:	697b      	ldr	r3, [r7, #20]
 80178b0:	429a      	cmp	r2, r3
 80178b2:	d101      	bne.n	80178b8 <udp_connect+0xa4>
      /* already on the list, just return */
      return ERR_OK;
 80178b4:	2300      	movs	r3, #0
 80178b6:	e00d      	b.n	80178d4 <udp_connect+0xc0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80178b8:	697b      	ldr	r3, [r7, #20]
 80178ba:	68db      	ldr	r3, [r3, #12]
 80178bc:	617b      	str	r3, [r7, #20]
 80178be:	697b      	ldr	r3, [r7, #20]
 80178c0:	2b00      	cmp	r3, #0
 80178c2:	d1f3      	bne.n	80178ac <udp_connect+0x98>
    }
  }
  /* PCB not yet on the list, add PCB now */
  pcb->next = udp_pcbs;
 80178c4:	4b09      	ldr	r3, [pc, #36]	@ (80178ec <udp_connect+0xd8>)
 80178c6:	681a      	ldr	r2, [r3, #0]
 80178c8:	68fb      	ldr	r3, [r7, #12]
 80178ca:	60da      	str	r2, [r3, #12]
  udp_pcbs = pcb;
 80178cc:	4a07      	ldr	r2, [pc, #28]	@ (80178ec <udp_connect+0xd8>)
 80178ce:	68fb      	ldr	r3, [r7, #12]
 80178d0:	6013      	str	r3, [r2, #0]
  return ERR_OK;
 80178d2:	2300      	movs	r3, #0
}
 80178d4:	4618      	mov	r0, r3
 80178d6:	3718      	adds	r7, #24
 80178d8:	46bd      	mov	sp, r7
 80178da:	bd80      	pop	{r7, pc}
 80178dc:	0801d3fc 	.word	0x0801d3fc
 80178e0:	0801d6dc 	.word	0x0801d6dc
 80178e4:	0801d450 	.word	0x0801d450
 80178e8:	0801d6f8 	.word	0x0801d6f8
 80178ec:	24014bd0 	.word	0x24014bd0

080178f0 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 80178f0:	b580      	push	{r7, lr}
 80178f2:	b082      	sub	sp, #8
 80178f4:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 80178f6:	2001      	movs	r0, #1
 80178f8:	f7f8 fdc8 	bl	801048c <memp_malloc>
 80178fc:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	2b00      	cmp	r3, #0
 8017902:	d007      	beq.n	8017914 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8017904:	2220      	movs	r2, #32
 8017906:	2100      	movs	r1, #0
 8017908:	6878      	ldr	r0, [r7, #4]
 801790a:	f002 fd88 	bl	801a41e <memset>
    pcb->ttl = UDP_TTL;
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	22ff      	movs	r2, #255	@ 0xff
 8017912:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8017914:	687b      	ldr	r3, [r7, #4]
}
 8017916:	4618      	mov	r0, r3
 8017918:	3708      	adds	r7, #8
 801791a:	46bd      	mov	sp, r7
 801791c:	bd80      	pop	{r7, pc}
	...

08017920 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8017920:	b480      	push	{r7}
 8017922:	b085      	sub	sp, #20
 8017924:	af00      	add	r7, sp, #0
 8017926:	6078      	str	r0, [r7, #4]
 8017928:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801792a:	687b      	ldr	r3, [r7, #4]
 801792c:	2b00      	cmp	r3, #0
 801792e:	d01e      	beq.n	801796e <udp_netif_ip_addr_changed+0x4e>
 8017930:	687b      	ldr	r3, [r7, #4]
 8017932:	681b      	ldr	r3, [r3, #0]
 8017934:	2b00      	cmp	r3, #0
 8017936:	d01a      	beq.n	801796e <udp_netif_ip_addr_changed+0x4e>
 8017938:	683b      	ldr	r3, [r7, #0]
 801793a:	2b00      	cmp	r3, #0
 801793c:	d017      	beq.n	801796e <udp_netif_ip_addr_changed+0x4e>
 801793e:	683b      	ldr	r3, [r7, #0]
 8017940:	681b      	ldr	r3, [r3, #0]
 8017942:	2b00      	cmp	r3, #0
 8017944:	d013      	beq.n	801796e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8017946:	4b0d      	ldr	r3, [pc, #52]	@ (801797c <udp_netif_ip_addr_changed+0x5c>)
 8017948:	681b      	ldr	r3, [r3, #0]
 801794a:	60fb      	str	r3, [r7, #12]
 801794c:	e00c      	b.n	8017968 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801794e:	68fb      	ldr	r3, [r7, #12]
 8017950:	681a      	ldr	r2, [r3, #0]
 8017952:	687b      	ldr	r3, [r7, #4]
 8017954:	681b      	ldr	r3, [r3, #0]
 8017956:	429a      	cmp	r2, r3
 8017958:	d103      	bne.n	8017962 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801795a:	683b      	ldr	r3, [r7, #0]
 801795c:	681a      	ldr	r2, [r3, #0]
 801795e:	68fb      	ldr	r3, [r7, #12]
 8017960:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8017962:	68fb      	ldr	r3, [r7, #12]
 8017964:	68db      	ldr	r3, [r3, #12]
 8017966:	60fb      	str	r3, [r7, #12]
 8017968:	68fb      	ldr	r3, [r7, #12]
 801796a:	2b00      	cmp	r3, #0
 801796c:	d1ef      	bne.n	801794e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801796e:	bf00      	nop
 8017970:	3714      	adds	r7, #20
 8017972:	46bd      	mov	sp, r7
 8017974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017978:	4770      	bx	lr
 801797a:	bf00      	nop
 801797c:	24014bd0 	.word	0x24014bd0

08017980 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8017980:	b580      	push	{r7, lr}
 8017982:	b082      	sub	sp, #8
 8017984:	af00      	add	r7, sp, #0
 8017986:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8017988:	4915      	ldr	r1, [pc, #84]	@ (80179e0 <etharp_free_entry+0x60>)
 801798a:	687a      	ldr	r2, [r7, #4]
 801798c:	4613      	mov	r3, r2
 801798e:	005b      	lsls	r3, r3, #1
 8017990:	4413      	add	r3, r2
 8017992:	00db      	lsls	r3, r3, #3
 8017994:	440b      	add	r3, r1
 8017996:	681b      	ldr	r3, [r3, #0]
 8017998:	2b00      	cmp	r3, #0
 801799a:	d013      	beq.n	80179c4 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801799c:	4910      	ldr	r1, [pc, #64]	@ (80179e0 <etharp_free_entry+0x60>)
 801799e:	687a      	ldr	r2, [r7, #4]
 80179a0:	4613      	mov	r3, r2
 80179a2:	005b      	lsls	r3, r3, #1
 80179a4:	4413      	add	r3, r2
 80179a6:	00db      	lsls	r3, r3, #3
 80179a8:	440b      	add	r3, r1
 80179aa:	681b      	ldr	r3, [r3, #0]
 80179ac:	4618      	mov	r0, r3
 80179ae:	f7f9 fc8f 	bl	80112d0 <pbuf_free>
    arp_table[i].q = NULL;
 80179b2:	490b      	ldr	r1, [pc, #44]	@ (80179e0 <etharp_free_entry+0x60>)
 80179b4:	687a      	ldr	r2, [r7, #4]
 80179b6:	4613      	mov	r3, r2
 80179b8:	005b      	lsls	r3, r3, #1
 80179ba:	4413      	add	r3, r2
 80179bc:	00db      	lsls	r3, r3, #3
 80179be:	440b      	add	r3, r1
 80179c0:	2200      	movs	r2, #0
 80179c2:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80179c4:	4906      	ldr	r1, [pc, #24]	@ (80179e0 <etharp_free_entry+0x60>)
 80179c6:	687a      	ldr	r2, [r7, #4]
 80179c8:	4613      	mov	r3, r2
 80179ca:	005b      	lsls	r3, r3, #1
 80179cc:	4413      	add	r3, r2
 80179ce:	00db      	lsls	r3, r3, #3
 80179d0:	440b      	add	r3, r1
 80179d2:	3314      	adds	r3, #20
 80179d4:	2200      	movs	r2, #0
 80179d6:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80179d8:	bf00      	nop
 80179da:	3708      	adds	r7, #8
 80179dc:	46bd      	mov	sp, r7
 80179de:	bd80      	pop	{r7, pc}
 80179e0:	24014bd4 	.word	0x24014bd4

080179e4 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80179e4:	b580      	push	{r7, lr}
 80179e6:	b082      	sub	sp, #8
 80179e8:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80179ea:	2300      	movs	r3, #0
 80179ec:	607b      	str	r3, [r7, #4]
 80179ee:	e096      	b.n	8017b1e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 80179f0:	494f      	ldr	r1, [pc, #316]	@ (8017b30 <etharp_tmr+0x14c>)
 80179f2:	687a      	ldr	r2, [r7, #4]
 80179f4:	4613      	mov	r3, r2
 80179f6:	005b      	lsls	r3, r3, #1
 80179f8:	4413      	add	r3, r2
 80179fa:	00db      	lsls	r3, r3, #3
 80179fc:	440b      	add	r3, r1
 80179fe:	3314      	adds	r3, #20
 8017a00:	781b      	ldrb	r3, [r3, #0]
 8017a02:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8017a04:	78fb      	ldrb	r3, [r7, #3]
 8017a06:	2b00      	cmp	r3, #0
 8017a08:	f000 8086 	beq.w	8017b18 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8017a0c:	4948      	ldr	r1, [pc, #288]	@ (8017b30 <etharp_tmr+0x14c>)
 8017a0e:	687a      	ldr	r2, [r7, #4]
 8017a10:	4613      	mov	r3, r2
 8017a12:	005b      	lsls	r3, r3, #1
 8017a14:	4413      	add	r3, r2
 8017a16:	00db      	lsls	r3, r3, #3
 8017a18:	440b      	add	r3, r1
 8017a1a:	3312      	adds	r3, #18
 8017a1c:	881b      	ldrh	r3, [r3, #0]
 8017a1e:	3301      	adds	r3, #1
 8017a20:	b298      	uxth	r0, r3
 8017a22:	4943      	ldr	r1, [pc, #268]	@ (8017b30 <etharp_tmr+0x14c>)
 8017a24:	687a      	ldr	r2, [r7, #4]
 8017a26:	4613      	mov	r3, r2
 8017a28:	005b      	lsls	r3, r3, #1
 8017a2a:	4413      	add	r3, r2
 8017a2c:	00db      	lsls	r3, r3, #3
 8017a2e:	440b      	add	r3, r1
 8017a30:	3312      	adds	r3, #18
 8017a32:	4602      	mov	r2, r0
 8017a34:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8017a36:	493e      	ldr	r1, [pc, #248]	@ (8017b30 <etharp_tmr+0x14c>)
 8017a38:	687a      	ldr	r2, [r7, #4]
 8017a3a:	4613      	mov	r3, r2
 8017a3c:	005b      	lsls	r3, r3, #1
 8017a3e:	4413      	add	r3, r2
 8017a40:	00db      	lsls	r3, r3, #3
 8017a42:	440b      	add	r3, r1
 8017a44:	3312      	adds	r3, #18
 8017a46:	881b      	ldrh	r3, [r3, #0]
 8017a48:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8017a4c:	d215      	bcs.n	8017a7a <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8017a4e:	4938      	ldr	r1, [pc, #224]	@ (8017b30 <etharp_tmr+0x14c>)
 8017a50:	687a      	ldr	r2, [r7, #4]
 8017a52:	4613      	mov	r3, r2
 8017a54:	005b      	lsls	r3, r3, #1
 8017a56:	4413      	add	r3, r2
 8017a58:	00db      	lsls	r3, r3, #3
 8017a5a:	440b      	add	r3, r1
 8017a5c:	3314      	adds	r3, #20
 8017a5e:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8017a60:	2b01      	cmp	r3, #1
 8017a62:	d10e      	bne.n	8017a82 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8017a64:	4932      	ldr	r1, [pc, #200]	@ (8017b30 <etharp_tmr+0x14c>)
 8017a66:	687a      	ldr	r2, [r7, #4]
 8017a68:	4613      	mov	r3, r2
 8017a6a:	005b      	lsls	r3, r3, #1
 8017a6c:	4413      	add	r3, r2
 8017a6e:	00db      	lsls	r3, r3, #3
 8017a70:	440b      	add	r3, r1
 8017a72:	3312      	adds	r3, #18
 8017a74:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8017a76:	2b04      	cmp	r3, #4
 8017a78:	d903      	bls.n	8017a82 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8017a7a:	6878      	ldr	r0, [r7, #4]
 8017a7c:	f7ff ff80 	bl	8017980 <etharp_free_entry>
 8017a80:	e04a      	b.n	8017b18 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8017a82:	492b      	ldr	r1, [pc, #172]	@ (8017b30 <etharp_tmr+0x14c>)
 8017a84:	687a      	ldr	r2, [r7, #4]
 8017a86:	4613      	mov	r3, r2
 8017a88:	005b      	lsls	r3, r3, #1
 8017a8a:	4413      	add	r3, r2
 8017a8c:	00db      	lsls	r3, r3, #3
 8017a8e:	440b      	add	r3, r1
 8017a90:	3314      	adds	r3, #20
 8017a92:	781b      	ldrb	r3, [r3, #0]
 8017a94:	2b03      	cmp	r3, #3
 8017a96:	d10a      	bne.n	8017aae <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8017a98:	4925      	ldr	r1, [pc, #148]	@ (8017b30 <etharp_tmr+0x14c>)
 8017a9a:	687a      	ldr	r2, [r7, #4]
 8017a9c:	4613      	mov	r3, r2
 8017a9e:	005b      	lsls	r3, r3, #1
 8017aa0:	4413      	add	r3, r2
 8017aa2:	00db      	lsls	r3, r3, #3
 8017aa4:	440b      	add	r3, r1
 8017aa6:	3314      	adds	r3, #20
 8017aa8:	2204      	movs	r2, #4
 8017aaa:	701a      	strb	r2, [r3, #0]
 8017aac:	e034      	b.n	8017b18 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8017aae:	4920      	ldr	r1, [pc, #128]	@ (8017b30 <etharp_tmr+0x14c>)
 8017ab0:	687a      	ldr	r2, [r7, #4]
 8017ab2:	4613      	mov	r3, r2
 8017ab4:	005b      	lsls	r3, r3, #1
 8017ab6:	4413      	add	r3, r2
 8017ab8:	00db      	lsls	r3, r3, #3
 8017aba:	440b      	add	r3, r1
 8017abc:	3314      	adds	r3, #20
 8017abe:	781b      	ldrb	r3, [r3, #0]
 8017ac0:	2b04      	cmp	r3, #4
 8017ac2:	d10a      	bne.n	8017ada <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8017ac4:	491a      	ldr	r1, [pc, #104]	@ (8017b30 <etharp_tmr+0x14c>)
 8017ac6:	687a      	ldr	r2, [r7, #4]
 8017ac8:	4613      	mov	r3, r2
 8017aca:	005b      	lsls	r3, r3, #1
 8017acc:	4413      	add	r3, r2
 8017ace:	00db      	lsls	r3, r3, #3
 8017ad0:	440b      	add	r3, r1
 8017ad2:	3314      	adds	r3, #20
 8017ad4:	2202      	movs	r2, #2
 8017ad6:	701a      	strb	r2, [r3, #0]
 8017ad8:	e01e      	b.n	8017b18 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8017ada:	4915      	ldr	r1, [pc, #84]	@ (8017b30 <etharp_tmr+0x14c>)
 8017adc:	687a      	ldr	r2, [r7, #4]
 8017ade:	4613      	mov	r3, r2
 8017ae0:	005b      	lsls	r3, r3, #1
 8017ae2:	4413      	add	r3, r2
 8017ae4:	00db      	lsls	r3, r3, #3
 8017ae6:	440b      	add	r3, r1
 8017ae8:	3314      	adds	r3, #20
 8017aea:	781b      	ldrb	r3, [r3, #0]
 8017aec:	2b01      	cmp	r3, #1
 8017aee:	d113      	bne.n	8017b18 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8017af0:	490f      	ldr	r1, [pc, #60]	@ (8017b30 <etharp_tmr+0x14c>)
 8017af2:	687a      	ldr	r2, [r7, #4]
 8017af4:	4613      	mov	r3, r2
 8017af6:	005b      	lsls	r3, r3, #1
 8017af8:	4413      	add	r3, r2
 8017afa:	00db      	lsls	r3, r3, #3
 8017afc:	440b      	add	r3, r1
 8017afe:	3308      	adds	r3, #8
 8017b00:	6818      	ldr	r0, [r3, #0]
 8017b02:	687a      	ldr	r2, [r7, #4]
 8017b04:	4613      	mov	r3, r2
 8017b06:	005b      	lsls	r3, r3, #1
 8017b08:	4413      	add	r3, r2
 8017b0a:	00db      	lsls	r3, r3, #3
 8017b0c:	4a08      	ldr	r2, [pc, #32]	@ (8017b30 <etharp_tmr+0x14c>)
 8017b0e:	4413      	add	r3, r2
 8017b10:	3304      	adds	r3, #4
 8017b12:	4619      	mov	r1, r3
 8017b14:	f000 fe6e 	bl	80187f4 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017b18:	687b      	ldr	r3, [r7, #4]
 8017b1a:	3301      	adds	r3, #1
 8017b1c:	607b      	str	r3, [r7, #4]
 8017b1e:	687b      	ldr	r3, [r7, #4]
 8017b20:	2b09      	cmp	r3, #9
 8017b22:	f77f af65 	ble.w	80179f0 <etharp_tmr+0xc>
      }
    }
  }
}
 8017b26:	bf00      	nop
 8017b28:	bf00      	nop
 8017b2a:	3708      	adds	r7, #8
 8017b2c:	46bd      	mov	sp, r7
 8017b2e:	bd80      	pop	{r7, pc}
 8017b30:	24014bd4 	.word	0x24014bd4

08017b34 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8017b34:	b580      	push	{r7, lr}
 8017b36:	b08a      	sub	sp, #40	@ 0x28
 8017b38:	af00      	add	r7, sp, #0
 8017b3a:	60f8      	str	r0, [r7, #12]
 8017b3c:	460b      	mov	r3, r1
 8017b3e:	607a      	str	r2, [r7, #4]
 8017b40:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8017b42:	230a      	movs	r3, #10
 8017b44:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8017b46:	230a      	movs	r3, #10
 8017b48:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8017b4a:	230a      	movs	r3, #10
 8017b4c:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8017b4e:	2300      	movs	r3, #0
 8017b50:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8017b52:	230a      	movs	r3, #10
 8017b54:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8017b56:	2300      	movs	r3, #0
 8017b58:	83bb      	strh	r3, [r7, #28]
 8017b5a:	2300      	movs	r3, #0
 8017b5c:	837b      	strh	r3, [r7, #26]
 8017b5e:	2300      	movs	r3, #0
 8017b60:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017b62:	2300      	movs	r3, #0
 8017b64:	843b      	strh	r3, [r7, #32]
 8017b66:	e0ae      	b.n	8017cc6 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8017b68:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017b6c:	49a6      	ldr	r1, [pc, #664]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017b6e:	4613      	mov	r3, r2
 8017b70:	005b      	lsls	r3, r3, #1
 8017b72:	4413      	add	r3, r2
 8017b74:	00db      	lsls	r3, r3, #3
 8017b76:	440b      	add	r3, r1
 8017b78:	3314      	adds	r3, #20
 8017b7a:	781b      	ldrb	r3, [r3, #0]
 8017b7c:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8017b7e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8017b82:	2b0a      	cmp	r3, #10
 8017b84:	d105      	bne.n	8017b92 <etharp_find_entry+0x5e>
 8017b86:	7dfb      	ldrb	r3, [r7, #23]
 8017b88:	2b00      	cmp	r3, #0
 8017b8a:	d102      	bne.n	8017b92 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8017b8c:	8c3b      	ldrh	r3, [r7, #32]
 8017b8e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8017b90:	e095      	b.n	8017cbe <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8017b92:	7dfb      	ldrb	r3, [r7, #23]
 8017b94:	2b00      	cmp	r3, #0
 8017b96:	f000 8092 	beq.w	8017cbe <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8017b9a:	7dfb      	ldrb	r3, [r7, #23]
 8017b9c:	2b01      	cmp	r3, #1
 8017b9e:	d009      	beq.n	8017bb4 <etharp_find_entry+0x80>
 8017ba0:	7dfb      	ldrb	r3, [r7, #23]
 8017ba2:	2b01      	cmp	r3, #1
 8017ba4:	d806      	bhi.n	8017bb4 <etharp_find_entry+0x80>
 8017ba6:	4b99      	ldr	r3, [pc, #612]	@ (8017e0c <etharp_find_entry+0x2d8>)
 8017ba8:	f240 1223 	movw	r2, #291	@ 0x123
 8017bac:	4998      	ldr	r1, [pc, #608]	@ (8017e10 <etharp_find_entry+0x2dc>)
 8017bae:	4899      	ldr	r0, [pc, #612]	@ (8017e14 <etharp_find_entry+0x2e0>)
 8017bb0:	f002 fbd0 	bl	801a354 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8017bb4:	68fb      	ldr	r3, [r7, #12]
 8017bb6:	2b00      	cmp	r3, #0
 8017bb8:	d020      	beq.n	8017bfc <etharp_find_entry+0xc8>
 8017bba:	68fb      	ldr	r3, [r7, #12]
 8017bbc:	6819      	ldr	r1, [r3, #0]
 8017bbe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017bc2:	4891      	ldr	r0, [pc, #580]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017bc4:	4613      	mov	r3, r2
 8017bc6:	005b      	lsls	r3, r3, #1
 8017bc8:	4413      	add	r3, r2
 8017bca:	00db      	lsls	r3, r3, #3
 8017bcc:	4403      	add	r3, r0
 8017bce:	3304      	adds	r3, #4
 8017bd0:	681b      	ldr	r3, [r3, #0]
 8017bd2:	4299      	cmp	r1, r3
 8017bd4:	d112      	bne.n	8017bfc <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8017bd6:	687b      	ldr	r3, [r7, #4]
 8017bd8:	2b00      	cmp	r3, #0
 8017bda:	d00c      	beq.n	8017bf6 <etharp_find_entry+0xc2>
 8017bdc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017be0:	4989      	ldr	r1, [pc, #548]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017be2:	4613      	mov	r3, r2
 8017be4:	005b      	lsls	r3, r3, #1
 8017be6:	4413      	add	r3, r2
 8017be8:	00db      	lsls	r3, r3, #3
 8017bea:	440b      	add	r3, r1
 8017bec:	3308      	adds	r3, #8
 8017bee:	681b      	ldr	r3, [r3, #0]
 8017bf0:	687a      	ldr	r2, [r7, #4]
 8017bf2:	429a      	cmp	r2, r3
 8017bf4:	d102      	bne.n	8017bfc <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8017bf6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017bfa:	e100      	b.n	8017dfe <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8017bfc:	7dfb      	ldrb	r3, [r7, #23]
 8017bfe:	2b01      	cmp	r3, #1
 8017c00:	d140      	bne.n	8017c84 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8017c02:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017c06:	4980      	ldr	r1, [pc, #512]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017c08:	4613      	mov	r3, r2
 8017c0a:	005b      	lsls	r3, r3, #1
 8017c0c:	4413      	add	r3, r2
 8017c0e:	00db      	lsls	r3, r3, #3
 8017c10:	440b      	add	r3, r1
 8017c12:	681b      	ldr	r3, [r3, #0]
 8017c14:	2b00      	cmp	r3, #0
 8017c16:	d01a      	beq.n	8017c4e <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8017c18:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017c1c:	497a      	ldr	r1, [pc, #488]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017c1e:	4613      	mov	r3, r2
 8017c20:	005b      	lsls	r3, r3, #1
 8017c22:	4413      	add	r3, r2
 8017c24:	00db      	lsls	r3, r3, #3
 8017c26:	440b      	add	r3, r1
 8017c28:	3312      	adds	r3, #18
 8017c2a:	881b      	ldrh	r3, [r3, #0]
 8017c2c:	8bba      	ldrh	r2, [r7, #28]
 8017c2e:	429a      	cmp	r2, r3
 8017c30:	d845      	bhi.n	8017cbe <etharp_find_entry+0x18a>
            old_queue = i;
 8017c32:	8c3b      	ldrh	r3, [r7, #32]
 8017c34:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8017c36:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017c3a:	4973      	ldr	r1, [pc, #460]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017c3c:	4613      	mov	r3, r2
 8017c3e:	005b      	lsls	r3, r3, #1
 8017c40:	4413      	add	r3, r2
 8017c42:	00db      	lsls	r3, r3, #3
 8017c44:	440b      	add	r3, r1
 8017c46:	3312      	adds	r3, #18
 8017c48:	881b      	ldrh	r3, [r3, #0]
 8017c4a:	83bb      	strh	r3, [r7, #28]
 8017c4c:	e037      	b.n	8017cbe <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8017c4e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017c52:	496d      	ldr	r1, [pc, #436]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017c54:	4613      	mov	r3, r2
 8017c56:	005b      	lsls	r3, r3, #1
 8017c58:	4413      	add	r3, r2
 8017c5a:	00db      	lsls	r3, r3, #3
 8017c5c:	440b      	add	r3, r1
 8017c5e:	3312      	adds	r3, #18
 8017c60:	881b      	ldrh	r3, [r3, #0]
 8017c62:	8b7a      	ldrh	r2, [r7, #26]
 8017c64:	429a      	cmp	r2, r3
 8017c66:	d82a      	bhi.n	8017cbe <etharp_find_entry+0x18a>
            old_pending = i;
 8017c68:	8c3b      	ldrh	r3, [r7, #32]
 8017c6a:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8017c6c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017c70:	4965      	ldr	r1, [pc, #404]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017c72:	4613      	mov	r3, r2
 8017c74:	005b      	lsls	r3, r3, #1
 8017c76:	4413      	add	r3, r2
 8017c78:	00db      	lsls	r3, r3, #3
 8017c7a:	440b      	add	r3, r1
 8017c7c:	3312      	adds	r3, #18
 8017c7e:	881b      	ldrh	r3, [r3, #0]
 8017c80:	837b      	strh	r3, [r7, #26]
 8017c82:	e01c      	b.n	8017cbe <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8017c84:	7dfb      	ldrb	r3, [r7, #23]
 8017c86:	2b01      	cmp	r3, #1
 8017c88:	d919      	bls.n	8017cbe <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8017c8a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017c8e:	495e      	ldr	r1, [pc, #376]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017c90:	4613      	mov	r3, r2
 8017c92:	005b      	lsls	r3, r3, #1
 8017c94:	4413      	add	r3, r2
 8017c96:	00db      	lsls	r3, r3, #3
 8017c98:	440b      	add	r3, r1
 8017c9a:	3312      	adds	r3, #18
 8017c9c:	881b      	ldrh	r3, [r3, #0]
 8017c9e:	8b3a      	ldrh	r2, [r7, #24]
 8017ca0:	429a      	cmp	r2, r3
 8017ca2:	d80c      	bhi.n	8017cbe <etharp_find_entry+0x18a>
            old_stable = i;
 8017ca4:	8c3b      	ldrh	r3, [r7, #32]
 8017ca6:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8017ca8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017cac:	4956      	ldr	r1, [pc, #344]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017cae:	4613      	mov	r3, r2
 8017cb0:	005b      	lsls	r3, r3, #1
 8017cb2:	4413      	add	r3, r2
 8017cb4:	00db      	lsls	r3, r3, #3
 8017cb6:	440b      	add	r3, r1
 8017cb8:	3312      	adds	r3, #18
 8017cba:	881b      	ldrh	r3, [r3, #0]
 8017cbc:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017cbe:	8c3b      	ldrh	r3, [r7, #32]
 8017cc0:	3301      	adds	r3, #1
 8017cc2:	b29b      	uxth	r3, r3
 8017cc4:	843b      	strh	r3, [r7, #32]
 8017cc6:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017cca:	2b09      	cmp	r3, #9
 8017ccc:	f77f af4c 	ble.w	8017b68 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8017cd0:	7afb      	ldrb	r3, [r7, #11]
 8017cd2:	f003 0302 	and.w	r3, r3, #2
 8017cd6:	2b00      	cmp	r3, #0
 8017cd8:	d108      	bne.n	8017cec <etharp_find_entry+0x1b8>
 8017cda:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8017cde:	2b0a      	cmp	r3, #10
 8017ce0:	d107      	bne.n	8017cf2 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8017ce2:	7afb      	ldrb	r3, [r7, #11]
 8017ce4:	f003 0301 	and.w	r3, r3, #1
 8017ce8:	2b00      	cmp	r3, #0
 8017cea:	d102      	bne.n	8017cf2 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8017cec:	f04f 33ff 	mov.w	r3, #4294967295
 8017cf0:	e085      	b.n	8017dfe <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8017cf2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8017cf6:	2b09      	cmp	r3, #9
 8017cf8:	dc02      	bgt.n	8017d00 <etharp_find_entry+0x1cc>
    i = empty;
 8017cfa:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8017cfc:	843b      	strh	r3, [r7, #32]
 8017cfe:	e039      	b.n	8017d74 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8017d00:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8017d04:	2b09      	cmp	r3, #9
 8017d06:	dc14      	bgt.n	8017d32 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8017d08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8017d0a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8017d0c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017d10:	493d      	ldr	r1, [pc, #244]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017d12:	4613      	mov	r3, r2
 8017d14:	005b      	lsls	r3, r3, #1
 8017d16:	4413      	add	r3, r2
 8017d18:	00db      	lsls	r3, r3, #3
 8017d1a:	440b      	add	r3, r1
 8017d1c:	681b      	ldr	r3, [r3, #0]
 8017d1e:	2b00      	cmp	r3, #0
 8017d20:	d018      	beq.n	8017d54 <etharp_find_entry+0x220>
 8017d22:	4b3a      	ldr	r3, [pc, #232]	@ (8017e0c <etharp_find_entry+0x2d8>)
 8017d24:	f240 126d 	movw	r2, #365	@ 0x16d
 8017d28:	493b      	ldr	r1, [pc, #236]	@ (8017e18 <etharp_find_entry+0x2e4>)
 8017d2a:	483a      	ldr	r0, [pc, #232]	@ (8017e14 <etharp_find_entry+0x2e0>)
 8017d2c:	f002 fb12 	bl	801a354 <iprintf>
 8017d30:	e010      	b.n	8017d54 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8017d32:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8017d36:	2b09      	cmp	r3, #9
 8017d38:	dc02      	bgt.n	8017d40 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8017d3a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8017d3c:	843b      	strh	r3, [r7, #32]
 8017d3e:	e009      	b.n	8017d54 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8017d40:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8017d44:	2b09      	cmp	r3, #9
 8017d46:	dc02      	bgt.n	8017d4e <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8017d48:	8bfb      	ldrh	r3, [r7, #30]
 8017d4a:	843b      	strh	r3, [r7, #32]
 8017d4c:	e002      	b.n	8017d54 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8017d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8017d52:	e054      	b.n	8017dfe <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8017d54:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017d58:	2b09      	cmp	r3, #9
 8017d5a:	dd06      	ble.n	8017d6a <etharp_find_entry+0x236>
 8017d5c:	4b2b      	ldr	r3, [pc, #172]	@ (8017e0c <etharp_find_entry+0x2d8>)
 8017d5e:	f240 127f 	movw	r2, #383	@ 0x17f
 8017d62:	492e      	ldr	r1, [pc, #184]	@ (8017e1c <etharp_find_entry+0x2e8>)
 8017d64:	482b      	ldr	r0, [pc, #172]	@ (8017e14 <etharp_find_entry+0x2e0>)
 8017d66:	f002 faf5 	bl	801a354 <iprintf>
    etharp_free_entry(i);
 8017d6a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017d6e:	4618      	mov	r0, r3
 8017d70:	f7ff fe06 	bl	8017980 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8017d74:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8017d78:	2b09      	cmp	r3, #9
 8017d7a:	dd06      	ble.n	8017d8a <etharp_find_entry+0x256>
 8017d7c:	4b23      	ldr	r3, [pc, #140]	@ (8017e0c <etharp_find_entry+0x2d8>)
 8017d7e:	f240 1283 	movw	r2, #387	@ 0x183
 8017d82:	4926      	ldr	r1, [pc, #152]	@ (8017e1c <etharp_find_entry+0x2e8>)
 8017d84:	4823      	ldr	r0, [pc, #140]	@ (8017e14 <etharp_find_entry+0x2e0>)
 8017d86:	f002 fae5 	bl	801a354 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8017d8a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017d8e:	491e      	ldr	r1, [pc, #120]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017d90:	4613      	mov	r3, r2
 8017d92:	005b      	lsls	r3, r3, #1
 8017d94:	4413      	add	r3, r2
 8017d96:	00db      	lsls	r3, r3, #3
 8017d98:	440b      	add	r3, r1
 8017d9a:	3314      	adds	r3, #20
 8017d9c:	781b      	ldrb	r3, [r3, #0]
 8017d9e:	2b00      	cmp	r3, #0
 8017da0:	d006      	beq.n	8017db0 <etharp_find_entry+0x27c>
 8017da2:	4b1a      	ldr	r3, [pc, #104]	@ (8017e0c <etharp_find_entry+0x2d8>)
 8017da4:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8017da8:	491d      	ldr	r1, [pc, #116]	@ (8017e20 <etharp_find_entry+0x2ec>)
 8017daa:	481a      	ldr	r0, [pc, #104]	@ (8017e14 <etharp_find_entry+0x2e0>)
 8017dac:	f002 fad2 	bl	801a354 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8017db0:	68fb      	ldr	r3, [r7, #12]
 8017db2:	2b00      	cmp	r3, #0
 8017db4:	d00b      	beq.n	8017dce <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8017db6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017dba:	68fb      	ldr	r3, [r7, #12]
 8017dbc:	6819      	ldr	r1, [r3, #0]
 8017dbe:	4812      	ldr	r0, [pc, #72]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017dc0:	4613      	mov	r3, r2
 8017dc2:	005b      	lsls	r3, r3, #1
 8017dc4:	4413      	add	r3, r2
 8017dc6:	00db      	lsls	r3, r3, #3
 8017dc8:	4403      	add	r3, r0
 8017dca:	3304      	adds	r3, #4
 8017dcc:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8017dce:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017dd2:	490d      	ldr	r1, [pc, #52]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017dd4:	4613      	mov	r3, r2
 8017dd6:	005b      	lsls	r3, r3, #1
 8017dd8:	4413      	add	r3, r2
 8017dda:	00db      	lsls	r3, r3, #3
 8017ddc:	440b      	add	r3, r1
 8017dde:	3312      	adds	r3, #18
 8017de0:	2200      	movs	r2, #0
 8017de2:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8017de4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8017de8:	4907      	ldr	r1, [pc, #28]	@ (8017e08 <etharp_find_entry+0x2d4>)
 8017dea:	4613      	mov	r3, r2
 8017dec:	005b      	lsls	r3, r3, #1
 8017dee:	4413      	add	r3, r2
 8017df0:	00db      	lsls	r3, r3, #3
 8017df2:	440b      	add	r3, r1
 8017df4:	3308      	adds	r3, #8
 8017df6:	687a      	ldr	r2, [r7, #4]
 8017df8:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8017dfa:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8017dfe:	4618      	mov	r0, r3
 8017e00:	3728      	adds	r7, #40	@ 0x28
 8017e02:	46bd      	mov	sp, r7
 8017e04:	bd80      	pop	{r7, pc}
 8017e06:	bf00      	nop
 8017e08:	24014bd4 	.word	0x24014bd4
 8017e0c:	0801d760 	.word	0x0801d760
 8017e10:	0801d798 	.word	0x0801d798
 8017e14:	0801d7d8 	.word	0x0801d7d8
 8017e18:	0801d800 	.word	0x0801d800
 8017e1c:	0801d818 	.word	0x0801d818
 8017e20:	0801d82c 	.word	0x0801d82c

08017e24 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8017e24:	b580      	push	{r7, lr}
 8017e26:	b088      	sub	sp, #32
 8017e28:	af02      	add	r7, sp, #8
 8017e2a:	60f8      	str	r0, [r7, #12]
 8017e2c:	60b9      	str	r1, [r7, #8]
 8017e2e:	607a      	str	r2, [r7, #4]
 8017e30:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8017e32:	68fb      	ldr	r3, [r7, #12]
 8017e34:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8017e38:	2b06      	cmp	r3, #6
 8017e3a:	d006      	beq.n	8017e4a <etharp_update_arp_entry+0x26>
 8017e3c:	4b48      	ldr	r3, [pc, #288]	@ (8017f60 <etharp_update_arp_entry+0x13c>)
 8017e3e:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8017e42:	4948      	ldr	r1, [pc, #288]	@ (8017f64 <etharp_update_arp_entry+0x140>)
 8017e44:	4848      	ldr	r0, [pc, #288]	@ (8017f68 <etharp_update_arp_entry+0x144>)
 8017e46:	f002 fa85 	bl	801a354 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8017e4a:	68bb      	ldr	r3, [r7, #8]
 8017e4c:	2b00      	cmp	r3, #0
 8017e4e:	d012      	beq.n	8017e76 <etharp_update_arp_entry+0x52>
 8017e50:	68bb      	ldr	r3, [r7, #8]
 8017e52:	681b      	ldr	r3, [r3, #0]
 8017e54:	2b00      	cmp	r3, #0
 8017e56:	d00e      	beq.n	8017e76 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8017e58:	68bb      	ldr	r3, [r7, #8]
 8017e5a:	681b      	ldr	r3, [r3, #0]
 8017e5c:	68f9      	ldr	r1, [r7, #12]
 8017e5e:	4618      	mov	r0, r3
 8017e60:	f001 f930 	bl	80190c4 <ip4_addr_isbroadcast_u32>
 8017e64:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8017e66:	2b00      	cmp	r3, #0
 8017e68:	d105      	bne.n	8017e76 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8017e6a:	68bb      	ldr	r3, [r7, #8]
 8017e6c:	681b      	ldr	r3, [r3, #0]
 8017e6e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8017e72:	2be0      	cmp	r3, #224	@ 0xe0
 8017e74:	d102      	bne.n	8017e7c <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8017e76:	f06f 030f 	mvn.w	r3, #15
 8017e7a:	e06c      	b.n	8017f56 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8017e7c:	78fb      	ldrb	r3, [r7, #3]
 8017e7e:	68fa      	ldr	r2, [r7, #12]
 8017e80:	4619      	mov	r1, r3
 8017e82:	68b8      	ldr	r0, [r7, #8]
 8017e84:	f7ff fe56 	bl	8017b34 <etharp_find_entry>
 8017e88:	4603      	mov	r3, r0
 8017e8a:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8017e8c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	da02      	bge.n	8017e9a <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8017e94:	8afb      	ldrh	r3, [r7, #22]
 8017e96:	b25b      	sxtb	r3, r3
 8017e98:	e05d      	b.n	8017f56 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8017e9a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017e9e:	4933      	ldr	r1, [pc, #204]	@ (8017f6c <etharp_update_arp_entry+0x148>)
 8017ea0:	4613      	mov	r3, r2
 8017ea2:	005b      	lsls	r3, r3, #1
 8017ea4:	4413      	add	r3, r2
 8017ea6:	00db      	lsls	r3, r3, #3
 8017ea8:	440b      	add	r3, r1
 8017eaa:	3314      	adds	r3, #20
 8017eac:	2202      	movs	r2, #2
 8017eae:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8017eb0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017eb4:	492d      	ldr	r1, [pc, #180]	@ (8017f6c <etharp_update_arp_entry+0x148>)
 8017eb6:	4613      	mov	r3, r2
 8017eb8:	005b      	lsls	r3, r3, #1
 8017eba:	4413      	add	r3, r2
 8017ebc:	00db      	lsls	r3, r3, #3
 8017ebe:	440b      	add	r3, r1
 8017ec0:	3308      	adds	r3, #8
 8017ec2:	68fa      	ldr	r2, [r7, #12]
 8017ec4:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8017ec6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017eca:	4613      	mov	r3, r2
 8017ecc:	005b      	lsls	r3, r3, #1
 8017ece:	4413      	add	r3, r2
 8017ed0:	00db      	lsls	r3, r3, #3
 8017ed2:	3308      	adds	r3, #8
 8017ed4:	4a25      	ldr	r2, [pc, #148]	@ (8017f6c <etharp_update_arp_entry+0x148>)
 8017ed6:	4413      	add	r3, r2
 8017ed8:	3304      	adds	r3, #4
 8017eda:	2206      	movs	r2, #6
 8017edc:	6879      	ldr	r1, [r7, #4]
 8017ede:	4618      	mov	r0, r3
 8017ee0:	f002 fb71 	bl	801a5c6 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8017ee4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017ee8:	4920      	ldr	r1, [pc, #128]	@ (8017f6c <etharp_update_arp_entry+0x148>)
 8017eea:	4613      	mov	r3, r2
 8017eec:	005b      	lsls	r3, r3, #1
 8017eee:	4413      	add	r3, r2
 8017ef0:	00db      	lsls	r3, r3, #3
 8017ef2:	440b      	add	r3, r1
 8017ef4:	3312      	adds	r3, #18
 8017ef6:	2200      	movs	r2, #0
 8017ef8:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8017efa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017efe:	491b      	ldr	r1, [pc, #108]	@ (8017f6c <etharp_update_arp_entry+0x148>)
 8017f00:	4613      	mov	r3, r2
 8017f02:	005b      	lsls	r3, r3, #1
 8017f04:	4413      	add	r3, r2
 8017f06:	00db      	lsls	r3, r3, #3
 8017f08:	440b      	add	r3, r1
 8017f0a:	681b      	ldr	r3, [r3, #0]
 8017f0c:	2b00      	cmp	r3, #0
 8017f0e:	d021      	beq.n	8017f54 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8017f10:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017f14:	4915      	ldr	r1, [pc, #84]	@ (8017f6c <etharp_update_arp_entry+0x148>)
 8017f16:	4613      	mov	r3, r2
 8017f18:	005b      	lsls	r3, r3, #1
 8017f1a:	4413      	add	r3, r2
 8017f1c:	00db      	lsls	r3, r3, #3
 8017f1e:	440b      	add	r3, r1
 8017f20:	681b      	ldr	r3, [r3, #0]
 8017f22:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8017f24:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8017f28:	4910      	ldr	r1, [pc, #64]	@ (8017f6c <etharp_update_arp_entry+0x148>)
 8017f2a:	4613      	mov	r3, r2
 8017f2c:	005b      	lsls	r3, r3, #1
 8017f2e:	4413      	add	r3, r2
 8017f30:	00db      	lsls	r3, r3, #3
 8017f32:	440b      	add	r3, r1
 8017f34:	2200      	movs	r2, #0
 8017f36:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8017f38:	68fb      	ldr	r3, [r7, #12]
 8017f3a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8017f3e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8017f42:	9300      	str	r3, [sp, #0]
 8017f44:	687b      	ldr	r3, [r7, #4]
 8017f46:	6939      	ldr	r1, [r7, #16]
 8017f48:	68f8      	ldr	r0, [r7, #12]
 8017f4a:	f001 ffc9 	bl	8019ee0 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8017f4e:	6938      	ldr	r0, [r7, #16]
 8017f50:	f7f9 f9be 	bl	80112d0 <pbuf_free>
  }
  return ERR_OK;
 8017f54:	2300      	movs	r3, #0
}
 8017f56:	4618      	mov	r0, r3
 8017f58:	3718      	adds	r7, #24
 8017f5a:	46bd      	mov	sp, r7
 8017f5c:	bd80      	pop	{r7, pc}
 8017f5e:	bf00      	nop
 8017f60:	0801d760 	.word	0x0801d760
 8017f64:	0801d858 	.word	0x0801d858
 8017f68:	0801d7d8 	.word	0x0801d7d8
 8017f6c:	24014bd4 	.word	0x24014bd4

08017f70 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8017f70:	b580      	push	{r7, lr}
 8017f72:	b084      	sub	sp, #16
 8017f74:	af00      	add	r7, sp, #0
 8017f76:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017f78:	2300      	movs	r3, #0
 8017f7a:	60fb      	str	r3, [r7, #12]
 8017f7c:	e01e      	b.n	8017fbc <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8017f7e:	4913      	ldr	r1, [pc, #76]	@ (8017fcc <etharp_cleanup_netif+0x5c>)
 8017f80:	68fa      	ldr	r2, [r7, #12]
 8017f82:	4613      	mov	r3, r2
 8017f84:	005b      	lsls	r3, r3, #1
 8017f86:	4413      	add	r3, r2
 8017f88:	00db      	lsls	r3, r3, #3
 8017f8a:	440b      	add	r3, r1
 8017f8c:	3314      	adds	r3, #20
 8017f8e:	781b      	ldrb	r3, [r3, #0]
 8017f90:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8017f92:	7afb      	ldrb	r3, [r7, #11]
 8017f94:	2b00      	cmp	r3, #0
 8017f96:	d00e      	beq.n	8017fb6 <etharp_cleanup_netif+0x46>
 8017f98:	490c      	ldr	r1, [pc, #48]	@ (8017fcc <etharp_cleanup_netif+0x5c>)
 8017f9a:	68fa      	ldr	r2, [r7, #12]
 8017f9c:	4613      	mov	r3, r2
 8017f9e:	005b      	lsls	r3, r3, #1
 8017fa0:	4413      	add	r3, r2
 8017fa2:	00db      	lsls	r3, r3, #3
 8017fa4:	440b      	add	r3, r1
 8017fa6:	3308      	adds	r3, #8
 8017fa8:	681b      	ldr	r3, [r3, #0]
 8017faa:	687a      	ldr	r2, [r7, #4]
 8017fac:	429a      	cmp	r2, r3
 8017fae:	d102      	bne.n	8017fb6 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8017fb0:	68f8      	ldr	r0, [r7, #12]
 8017fb2:	f7ff fce5 	bl	8017980 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8017fb6:	68fb      	ldr	r3, [r7, #12]
 8017fb8:	3301      	adds	r3, #1
 8017fba:	60fb      	str	r3, [r7, #12]
 8017fbc:	68fb      	ldr	r3, [r7, #12]
 8017fbe:	2b09      	cmp	r3, #9
 8017fc0:	dddd      	ble.n	8017f7e <etharp_cleanup_netif+0xe>
    }
  }
}
 8017fc2:	bf00      	nop
 8017fc4:	bf00      	nop
 8017fc6:	3710      	adds	r7, #16
 8017fc8:	46bd      	mov	sp, r7
 8017fca:	bd80      	pop	{r7, pc}
 8017fcc:	24014bd4 	.word	0x24014bd4

08017fd0 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8017fd0:	b5b0      	push	{r4, r5, r7, lr}
 8017fd2:	b08a      	sub	sp, #40	@ 0x28
 8017fd4:	af04      	add	r7, sp, #16
 8017fd6:	6078      	str	r0, [r7, #4]
 8017fd8:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8017fda:	683b      	ldr	r3, [r7, #0]
 8017fdc:	2b00      	cmp	r3, #0
 8017fde:	d107      	bne.n	8017ff0 <etharp_input+0x20>
 8017fe0:	4b3d      	ldr	r3, [pc, #244]	@ (80180d8 <etharp_input+0x108>)
 8017fe2:	f240 228a 	movw	r2, #650	@ 0x28a
 8017fe6:	493d      	ldr	r1, [pc, #244]	@ (80180dc <etharp_input+0x10c>)
 8017fe8:	483d      	ldr	r0, [pc, #244]	@ (80180e0 <etharp_input+0x110>)
 8017fea:	f002 f9b3 	bl	801a354 <iprintf>
 8017fee:	e06f      	b.n	80180d0 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8017ff0:	687b      	ldr	r3, [r7, #4]
 8017ff2:	685b      	ldr	r3, [r3, #4]
 8017ff4:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8017ff6:	693b      	ldr	r3, [r7, #16]
 8017ff8:	881b      	ldrh	r3, [r3, #0]
 8017ffa:	b29b      	uxth	r3, r3
 8017ffc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018000:	d10c      	bne.n	801801c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8018002:	693b      	ldr	r3, [r7, #16]
 8018004:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8018006:	2b06      	cmp	r3, #6
 8018008:	d108      	bne.n	801801c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801800a:	693b      	ldr	r3, [r7, #16]
 801800c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801800e:	2b04      	cmp	r3, #4
 8018010:	d104      	bne.n	801801c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8018012:	693b      	ldr	r3, [r7, #16]
 8018014:	885b      	ldrh	r3, [r3, #2]
 8018016:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8018018:	2b08      	cmp	r3, #8
 801801a:	d003      	beq.n	8018024 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801801c:	6878      	ldr	r0, [r7, #4]
 801801e:	f7f9 f957 	bl	80112d0 <pbuf_free>
    return;
 8018022:	e055      	b.n	80180d0 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8018024:	693b      	ldr	r3, [r7, #16]
 8018026:	330e      	adds	r3, #14
 8018028:	681b      	ldr	r3, [r3, #0]
 801802a:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801802c:	693b      	ldr	r3, [r7, #16]
 801802e:	3318      	adds	r3, #24
 8018030:	681b      	ldr	r3, [r3, #0]
 8018032:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8018034:	683b      	ldr	r3, [r7, #0]
 8018036:	3304      	adds	r3, #4
 8018038:	681b      	ldr	r3, [r3, #0]
 801803a:	2b00      	cmp	r3, #0
 801803c:	d102      	bne.n	8018044 <etharp_input+0x74>
    for_us = 0;
 801803e:	2300      	movs	r3, #0
 8018040:	75fb      	strb	r3, [r7, #23]
 8018042:	e009      	b.n	8018058 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8018044:	68ba      	ldr	r2, [r7, #8]
 8018046:	683b      	ldr	r3, [r7, #0]
 8018048:	3304      	adds	r3, #4
 801804a:	681b      	ldr	r3, [r3, #0]
 801804c:	429a      	cmp	r2, r3
 801804e:	bf0c      	ite	eq
 8018050:	2301      	moveq	r3, #1
 8018052:	2300      	movne	r3, #0
 8018054:	b2db      	uxtb	r3, r3
 8018056:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8018058:	693b      	ldr	r3, [r7, #16]
 801805a:	f103 0208 	add.w	r2, r3, #8
 801805e:	7dfb      	ldrb	r3, [r7, #23]
 8018060:	2b00      	cmp	r3, #0
 8018062:	d001      	beq.n	8018068 <etharp_input+0x98>
 8018064:	2301      	movs	r3, #1
 8018066:	e000      	b.n	801806a <etharp_input+0x9a>
 8018068:	2302      	movs	r3, #2
 801806a:	f107 010c 	add.w	r1, r7, #12
 801806e:	6838      	ldr	r0, [r7, #0]
 8018070:	f7ff fed8 	bl	8017e24 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8018074:	693b      	ldr	r3, [r7, #16]
 8018076:	88db      	ldrh	r3, [r3, #6]
 8018078:	b29b      	uxth	r3, r3
 801807a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801807e:	d003      	beq.n	8018088 <etharp_input+0xb8>
 8018080:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018084:	d01e      	beq.n	80180c4 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8018086:	e020      	b.n	80180ca <etharp_input+0xfa>
      if (for_us) {
 8018088:	7dfb      	ldrb	r3, [r7, #23]
 801808a:	2b00      	cmp	r3, #0
 801808c:	d01c      	beq.n	80180c8 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801808e:	683b      	ldr	r3, [r7, #0]
 8018090:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8018094:	693b      	ldr	r3, [r7, #16]
 8018096:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801809a:	683b      	ldr	r3, [r7, #0]
 801809c:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 80180a0:	683b      	ldr	r3, [r7, #0]
 80180a2:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80180a4:	693a      	ldr	r2, [r7, #16]
 80180a6:	3208      	adds	r2, #8
        etharp_raw(netif,
 80180a8:	2102      	movs	r1, #2
 80180aa:	9103      	str	r1, [sp, #12]
 80180ac:	f107 010c 	add.w	r1, r7, #12
 80180b0:	9102      	str	r1, [sp, #8]
 80180b2:	9201      	str	r2, [sp, #4]
 80180b4:	9300      	str	r3, [sp, #0]
 80180b6:	462b      	mov	r3, r5
 80180b8:	4622      	mov	r2, r4
 80180ba:	4601      	mov	r1, r0
 80180bc:	6838      	ldr	r0, [r7, #0]
 80180be:	f000 faeb 	bl	8018698 <etharp_raw>
      break;
 80180c2:	e001      	b.n	80180c8 <etharp_input+0xf8>
      break;
 80180c4:	bf00      	nop
 80180c6:	e000      	b.n	80180ca <etharp_input+0xfa>
      break;
 80180c8:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 80180ca:	6878      	ldr	r0, [r7, #4]
 80180cc:	f7f9 f900 	bl	80112d0 <pbuf_free>
}
 80180d0:	3718      	adds	r7, #24
 80180d2:	46bd      	mov	sp, r7
 80180d4:	bdb0      	pop	{r4, r5, r7, pc}
 80180d6:	bf00      	nop
 80180d8:	0801d760 	.word	0x0801d760
 80180dc:	0801d8b0 	.word	0x0801d8b0
 80180e0:	0801d7d8 	.word	0x0801d7d8

080180e4 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 80180e4:	b580      	push	{r7, lr}
 80180e6:	b086      	sub	sp, #24
 80180e8:	af02      	add	r7, sp, #8
 80180ea:	60f8      	str	r0, [r7, #12]
 80180ec:	60b9      	str	r1, [r7, #8]
 80180ee:	4613      	mov	r3, r2
 80180f0:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 80180f2:	79fa      	ldrb	r2, [r7, #7]
 80180f4:	4944      	ldr	r1, [pc, #272]	@ (8018208 <etharp_output_to_arp_index+0x124>)
 80180f6:	4613      	mov	r3, r2
 80180f8:	005b      	lsls	r3, r3, #1
 80180fa:	4413      	add	r3, r2
 80180fc:	00db      	lsls	r3, r3, #3
 80180fe:	440b      	add	r3, r1
 8018100:	3314      	adds	r3, #20
 8018102:	781b      	ldrb	r3, [r3, #0]
 8018104:	2b01      	cmp	r3, #1
 8018106:	d806      	bhi.n	8018116 <etharp_output_to_arp_index+0x32>
 8018108:	4b40      	ldr	r3, [pc, #256]	@ (801820c <etharp_output_to_arp_index+0x128>)
 801810a:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801810e:	4940      	ldr	r1, [pc, #256]	@ (8018210 <etharp_output_to_arp_index+0x12c>)
 8018110:	4840      	ldr	r0, [pc, #256]	@ (8018214 <etharp_output_to_arp_index+0x130>)
 8018112:	f002 f91f 	bl	801a354 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8018116:	79fa      	ldrb	r2, [r7, #7]
 8018118:	493b      	ldr	r1, [pc, #236]	@ (8018208 <etharp_output_to_arp_index+0x124>)
 801811a:	4613      	mov	r3, r2
 801811c:	005b      	lsls	r3, r3, #1
 801811e:	4413      	add	r3, r2
 8018120:	00db      	lsls	r3, r3, #3
 8018122:	440b      	add	r3, r1
 8018124:	3314      	adds	r3, #20
 8018126:	781b      	ldrb	r3, [r3, #0]
 8018128:	2b02      	cmp	r3, #2
 801812a:	d153      	bne.n	80181d4 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801812c:	79fa      	ldrb	r2, [r7, #7]
 801812e:	4936      	ldr	r1, [pc, #216]	@ (8018208 <etharp_output_to_arp_index+0x124>)
 8018130:	4613      	mov	r3, r2
 8018132:	005b      	lsls	r3, r3, #1
 8018134:	4413      	add	r3, r2
 8018136:	00db      	lsls	r3, r3, #3
 8018138:	440b      	add	r3, r1
 801813a:	3312      	adds	r3, #18
 801813c:	881b      	ldrh	r3, [r3, #0]
 801813e:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8018142:	d919      	bls.n	8018178 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8018144:	79fa      	ldrb	r2, [r7, #7]
 8018146:	4613      	mov	r3, r2
 8018148:	005b      	lsls	r3, r3, #1
 801814a:	4413      	add	r3, r2
 801814c:	00db      	lsls	r3, r3, #3
 801814e:	4a2e      	ldr	r2, [pc, #184]	@ (8018208 <etharp_output_to_arp_index+0x124>)
 8018150:	4413      	add	r3, r2
 8018152:	3304      	adds	r3, #4
 8018154:	4619      	mov	r1, r3
 8018156:	68f8      	ldr	r0, [r7, #12]
 8018158:	f000 fb4c 	bl	80187f4 <etharp_request>
 801815c:	4603      	mov	r3, r0
 801815e:	2b00      	cmp	r3, #0
 8018160:	d138      	bne.n	80181d4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8018162:	79fa      	ldrb	r2, [r7, #7]
 8018164:	4928      	ldr	r1, [pc, #160]	@ (8018208 <etharp_output_to_arp_index+0x124>)
 8018166:	4613      	mov	r3, r2
 8018168:	005b      	lsls	r3, r3, #1
 801816a:	4413      	add	r3, r2
 801816c:	00db      	lsls	r3, r3, #3
 801816e:	440b      	add	r3, r1
 8018170:	3314      	adds	r3, #20
 8018172:	2203      	movs	r2, #3
 8018174:	701a      	strb	r2, [r3, #0]
 8018176:	e02d      	b.n	80181d4 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8018178:	79fa      	ldrb	r2, [r7, #7]
 801817a:	4923      	ldr	r1, [pc, #140]	@ (8018208 <etharp_output_to_arp_index+0x124>)
 801817c:	4613      	mov	r3, r2
 801817e:	005b      	lsls	r3, r3, #1
 8018180:	4413      	add	r3, r2
 8018182:	00db      	lsls	r3, r3, #3
 8018184:	440b      	add	r3, r1
 8018186:	3312      	adds	r3, #18
 8018188:	881b      	ldrh	r3, [r3, #0]
 801818a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801818e:	d321      	bcc.n	80181d4 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8018190:	79fa      	ldrb	r2, [r7, #7]
 8018192:	4613      	mov	r3, r2
 8018194:	005b      	lsls	r3, r3, #1
 8018196:	4413      	add	r3, r2
 8018198:	00db      	lsls	r3, r3, #3
 801819a:	4a1b      	ldr	r2, [pc, #108]	@ (8018208 <etharp_output_to_arp_index+0x124>)
 801819c:	4413      	add	r3, r2
 801819e:	1d19      	adds	r1, r3, #4
 80181a0:	79fa      	ldrb	r2, [r7, #7]
 80181a2:	4613      	mov	r3, r2
 80181a4:	005b      	lsls	r3, r3, #1
 80181a6:	4413      	add	r3, r2
 80181a8:	00db      	lsls	r3, r3, #3
 80181aa:	3308      	adds	r3, #8
 80181ac:	4a16      	ldr	r2, [pc, #88]	@ (8018208 <etharp_output_to_arp_index+0x124>)
 80181ae:	4413      	add	r3, r2
 80181b0:	3304      	adds	r3, #4
 80181b2:	461a      	mov	r2, r3
 80181b4:	68f8      	ldr	r0, [r7, #12]
 80181b6:	f000 fafb 	bl	80187b0 <etharp_request_dst>
 80181ba:	4603      	mov	r3, r0
 80181bc:	2b00      	cmp	r3, #0
 80181be:	d109      	bne.n	80181d4 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80181c0:	79fa      	ldrb	r2, [r7, #7]
 80181c2:	4911      	ldr	r1, [pc, #68]	@ (8018208 <etharp_output_to_arp_index+0x124>)
 80181c4:	4613      	mov	r3, r2
 80181c6:	005b      	lsls	r3, r3, #1
 80181c8:	4413      	add	r3, r2
 80181ca:	00db      	lsls	r3, r3, #3
 80181cc:	440b      	add	r3, r1
 80181ce:	3314      	adds	r3, #20
 80181d0:	2203      	movs	r2, #3
 80181d2:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 80181d4:	68fb      	ldr	r3, [r7, #12]
 80181d6:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 80181da:	79fa      	ldrb	r2, [r7, #7]
 80181dc:	4613      	mov	r3, r2
 80181de:	005b      	lsls	r3, r3, #1
 80181e0:	4413      	add	r3, r2
 80181e2:	00db      	lsls	r3, r3, #3
 80181e4:	3308      	adds	r3, #8
 80181e6:	4a08      	ldr	r2, [pc, #32]	@ (8018208 <etharp_output_to_arp_index+0x124>)
 80181e8:	4413      	add	r3, r2
 80181ea:	3304      	adds	r3, #4
 80181ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80181f0:	9200      	str	r2, [sp, #0]
 80181f2:	460a      	mov	r2, r1
 80181f4:	68b9      	ldr	r1, [r7, #8]
 80181f6:	68f8      	ldr	r0, [r7, #12]
 80181f8:	f001 fe72 	bl	8019ee0 <ethernet_output>
 80181fc:	4603      	mov	r3, r0
}
 80181fe:	4618      	mov	r0, r3
 8018200:	3710      	adds	r7, #16
 8018202:	46bd      	mov	sp, r7
 8018204:	bd80      	pop	{r7, pc}
 8018206:	bf00      	nop
 8018208:	24014bd4 	.word	0x24014bd4
 801820c:	0801d760 	.word	0x0801d760
 8018210:	0801d8d0 	.word	0x0801d8d0
 8018214:	0801d7d8 	.word	0x0801d7d8

08018218 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8018218:	b580      	push	{r7, lr}
 801821a:	b08a      	sub	sp, #40	@ 0x28
 801821c:	af02      	add	r7, sp, #8
 801821e:	60f8      	str	r0, [r7, #12]
 8018220:	60b9      	str	r1, [r7, #8]
 8018222:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8018224:	687b      	ldr	r3, [r7, #4]
 8018226:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8018228:	68fb      	ldr	r3, [r7, #12]
 801822a:	2b00      	cmp	r3, #0
 801822c:	d106      	bne.n	801823c <etharp_output+0x24>
 801822e:	4b73      	ldr	r3, [pc, #460]	@ (80183fc <etharp_output+0x1e4>)
 8018230:	f240 321e 	movw	r2, #798	@ 0x31e
 8018234:	4972      	ldr	r1, [pc, #456]	@ (8018400 <etharp_output+0x1e8>)
 8018236:	4873      	ldr	r0, [pc, #460]	@ (8018404 <etharp_output+0x1ec>)
 8018238:	f002 f88c 	bl	801a354 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801823c:	68bb      	ldr	r3, [r7, #8]
 801823e:	2b00      	cmp	r3, #0
 8018240:	d106      	bne.n	8018250 <etharp_output+0x38>
 8018242:	4b6e      	ldr	r3, [pc, #440]	@ (80183fc <etharp_output+0x1e4>)
 8018244:	f240 321f 	movw	r2, #799	@ 0x31f
 8018248:	496f      	ldr	r1, [pc, #444]	@ (8018408 <etharp_output+0x1f0>)
 801824a:	486e      	ldr	r0, [pc, #440]	@ (8018404 <etharp_output+0x1ec>)
 801824c:	f002 f882 	bl	801a354 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8018250:	687b      	ldr	r3, [r7, #4]
 8018252:	2b00      	cmp	r3, #0
 8018254:	d106      	bne.n	8018264 <etharp_output+0x4c>
 8018256:	4b69      	ldr	r3, [pc, #420]	@ (80183fc <etharp_output+0x1e4>)
 8018258:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801825c:	496b      	ldr	r1, [pc, #428]	@ (801840c <etharp_output+0x1f4>)
 801825e:	4869      	ldr	r0, [pc, #420]	@ (8018404 <etharp_output+0x1ec>)
 8018260:	f002 f878 	bl	801a354 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8018264:	687b      	ldr	r3, [r7, #4]
 8018266:	681b      	ldr	r3, [r3, #0]
 8018268:	68f9      	ldr	r1, [r7, #12]
 801826a:	4618      	mov	r0, r3
 801826c:	f000 ff2a 	bl	80190c4 <ip4_addr_isbroadcast_u32>
 8018270:	4603      	mov	r3, r0
 8018272:	2b00      	cmp	r3, #0
 8018274:	d002      	beq.n	801827c <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8018276:	4b66      	ldr	r3, [pc, #408]	@ (8018410 <etharp_output+0x1f8>)
 8018278:	61fb      	str	r3, [r7, #28]
 801827a:	e0af      	b.n	80183dc <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801827c:	687b      	ldr	r3, [r7, #4]
 801827e:	681b      	ldr	r3, [r3, #0]
 8018280:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8018284:	2be0      	cmp	r3, #224	@ 0xe0
 8018286:	d118      	bne.n	80182ba <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8018288:	2301      	movs	r3, #1
 801828a:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801828c:	2300      	movs	r3, #0
 801828e:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8018290:	235e      	movs	r3, #94	@ 0x5e
 8018292:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8018294:	687b      	ldr	r3, [r7, #4]
 8018296:	3301      	adds	r3, #1
 8018298:	781b      	ldrb	r3, [r3, #0]
 801829a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801829e:	b2db      	uxtb	r3, r3
 80182a0:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80182a2:	687b      	ldr	r3, [r7, #4]
 80182a4:	3302      	adds	r3, #2
 80182a6:	781b      	ldrb	r3, [r3, #0]
 80182a8:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80182aa:	687b      	ldr	r3, [r7, #4]
 80182ac:	3303      	adds	r3, #3
 80182ae:	781b      	ldrb	r3, [r3, #0]
 80182b0:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80182b2:	f107 0310 	add.w	r3, r7, #16
 80182b6:	61fb      	str	r3, [r7, #28]
 80182b8:	e090      	b.n	80183dc <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80182ba:	687b      	ldr	r3, [r7, #4]
 80182bc:	681a      	ldr	r2, [r3, #0]
 80182be:	68fb      	ldr	r3, [r7, #12]
 80182c0:	3304      	adds	r3, #4
 80182c2:	681b      	ldr	r3, [r3, #0]
 80182c4:	405a      	eors	r2, r3
 80182c6:	68fb      	ldr	r3, [r7, #12]
 80182c8:	3308      	adds	r3, #8
 80182ca:	681b      	ldr	r3, [r3, #0]
 80182cc:	4013      	ands	r3, r2
 80182ce:	2b00      	cmp	r3, #0
 80182d0:	d012      	beq.n	80182f8 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 80182d2:	687b      	ldr	r3, [r7, #4]
 80182d4:	681b      	ldr	r3, [r3, #0]
 80182d6:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80182d8:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 80182dc:	4293      	cmp	r3, r2
 80182de:	d00b      	beq.n	80182f8 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 80182e0:	68fb      	ldr	r3, [r7, #12]
 80182e2:	330c      	adds	r3, #12
 80182e4:	681b      	ldr	r3, [r3, #0]
 80182e6:	2b00      	cmp	r3, #0
 80182e8:	d003      	beq.n	80182f2 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 80182ea:	68fb      	ldr	r3, [r7, #12]
 80182ec:	330c      	adds	r3, #12
 80182ee:	61bb      	str	r3, [r7, #24]
 80182f0:	e002      	b.n	80182f8 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 80182f2:	f06f 0303 	mvn.w	r3, #3
 80182f6:	e07d      	b.n	80183f4 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80182f8:	4b46      	ldr	r3, [pc, #280]	@ (8018414 <etharp_output+0x1fc>)
 80182fa:	781b      	ldrb	r3, [r3, #0]
 80182fc:	4619      	mov	r1, r3
 80182fe:	4a46      	ldr	r2, [pc, #280]	@ (8018418 <etharp_output+0x200>)
 8018300:	460b      	mov	r3, r1
 8018302:	005b      	lsls	r3, r3, #1
 8018304:	440b      	add	r3, r1
 8018306:	00db      	lsls	r3, r3, #3
 8018308:	4413      	add	r3, r2
 801830a:	3314      	adds	r3, #20
 801830c:	781b      	ldrb	r3, [r3, #0]
 801830e:	2b01      	cmp	r3, #1
 8018310:	d925      	bls.n	801835e <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8018312:	4b40      	ldr	r3, [pc, #256]	@ (8018414 <etharp_output+0x1fc>)
 8018314:	781b      	ldrb	r3, [r3, #0]
 8018316:	4619      	mov	r1, r3
 8018318:	4a3f      	ldr	r2, [pc, #252]	@ (8018418 <etharp_output+0x200>)
 801831a:	460b      	mov	r3, r1
 801831c:	005b      	lsls	r3, r3, #1
 801831e:	440b      	add	r3, r1
 8018320:	00db      	lsls	r3, r3, #3
 8018322:	4413      	add	r3, r2
 8018324:	3308      	adds	r3, #8
 8018326:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8018328:	68fa      	ldr	r2, [r7, #12]
 801832a:	429a      	cmp	r2, r3
 801832c:	d117      	bne.n	801835e <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801832e:	69bb      	ldr	r3, [r7, #24]
 8018330:	681a      	ldr	r2, [r3, #0]
 8018332:	4b38      	ldr	r3, [pc, #224]	@ (8018414 <etharp_output+0x1fc>)
 8018334:	781b      	ldrb	r3, [r3, #0]
 8018336:	4618      	mov	r0, r3
 8018338:	4937      	ldr	r1, [pc, #220]	@ (8018418 <etharp_output+0x200>)
 801833a:	4603      	mov	r3, r0
 801833c:	005b      	lsls	r3, r3, #1
 801833e:	4403      	add	r3, r0
 8018340:	00db      	lsls	r3, r3, #3
 8018342:	440b      	add	r3, r1
 8018344:	3304      	adds	r3, #4
 8018346:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8018348:	429a      	cmp	r2, r3
 801834a:	d108      	bne.n	801835e <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801834c:	4b31      	ldr	r3, [pc, #196]	@ (8018414 <etharp_output+0x1fc>)
 801834e:	781b      	ldrb	r3, [r3, #0]
 8018350:	461a      	mov	r2, r3
 8018352:	68b9      	ldr	r1, [r7, #8]
 8018354:	68f8      	ldr	r0, [r7, #12]
 8018356:	f7ff fec5 	bl	80180e4 <etharp_output_to_arp_index>
 801835a:	4603      	mov	r3, r0
 801835c:	e04a      	b.n	80183f4 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801835e:	2300      	movs	r3, #0
 8018360:	75fb      	strb	r3, [r7, #23]
 8018362:	e031      	b.n	80183c8 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8018364:	7dfa      	ldrb	r2, [r7, #23]
 8018366:	492c      	ldr	r1, [pc, #176]	@ (8018418 <etharp_output+0x200>)
 8018368:	4613      	mov	r3, r2
 801836a:	005b      	lsls	r3, r3, #1
 801836c:	4413      	add	r3, r2
 801836e:	00db      	lsls	r3, r3, #3
 8018370:	440b      	add	r3, r1
 8018372:	3314      	adds	r3, #20
 8018374:	781b      	ldrb	r3, [r3, #0]
 8018376:	2b01      	cmp	r3, #1
 8018378:	d923      	bls.n	80183c2 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801837a:	7dfa      	ldrb	r2, [r7, #23]
 801837c:	4926      	ldr	r1, [pc, #152]	@ (8018418 <etharp_output+0x200>)
 801837e:	4613      	mov	r3, r2
 8018380:	005b      	lsls	r3, r3, #1
 8018382:	4413      	add	r3, r2
 8018384:	00db      	lsls	r3, r3, #3
 8018386:	440b      	add	r3, r1
 8018388:	3308      	adds	r3, #8
 801838a:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801838c:	68fa      	ldr	r2, [r7, #12]
 801838e:	429a      	cmp	r2, r3
 8018390:	d117      	bne.n	80183c2 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8018392:	69bb      	ldr	r3, [r7, #24]
 8018394:	6819      	ldr	r1, [r3, #0]
 8018396:	7dfa      	ldrb	r2, [r7, #23]
 8018398:	481f      	ldr	r0, [pc, #124]	@ (8018418 <etharp_output+0x200>)
 801839a:	4613      	mov	r3, r2
 801839c:	005b      	lsls	r3, r3, #1
 801839e:	4413      	add	r3, r2
 80183a0:	00db      	lsls	r3, r3, #3
 80183a2:	4403      	add	r3, r0
 80183a4:	3304      	adds	r3, #4
 80183a6:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80183a8:	4299      	cmp	r1, r3
 80183aa:	d10a      	bne.n	80183c2 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80183ac:	4a19      	ldr	r2, [pc, #100]	@ (8018414 <etharp_output+0x1fc>)
 80183ae:	7dfb      	ldrb	r3, [r7, #23]
 80183b0:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80183b2:	7dfb      	ldrb	r3, [r7, #23]
 80183b4:	461a      	mov	r2, r3
 80183b6:	68b9      	ldr	r1, [r7, #8]
 80183b8:	68f8      	ldr	r0, [r7, #12]
 80183ba:	f7ff fe93 	bl	80180e4 <etharp_output_to_arp_index>
 80183be:	4603      	mov	r3, r0
 80183c0:	e018      	b.n	80183f4 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80183c2:	7dfb      	ldrb	r3, [r7, #23]
 80183c4:	3301      	adds	r3, #1
 80183c6:	75fb      	strb	r3, [r7, #23]
 80183c8:	7dfb      	ldrb	r3, [r7, #23]
 80183ca:	2b09      	cmp	r3, #9
 80183cc:	d9ca      	bls.n	8018364 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80183ce:	68ba      	ldr	r2, [r7, #8]
 80183d0:	69b9      	ldr	r1, [r7, #24]
 80183d2:	68f8      	ldr	r0, [r7, #12]
 80183d4:	f000 f822 	bl	801841c <etharp_query>
 80183d8:	4603      	mov	r3, r0
 80183da:	e00b      	b.n	80183f4 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 80183dc:	68fb      	ldr	r3, [r7, #12]
 80183de:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 80183e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80183e6:	9300      	str	r3, [sp, #0]
 80183e8:	69fb      	ldr	r3, [r7, #28]
 80183ea:	68b9      	ldr	r1, [r7, #8]
 80183ec:	68f8      	ldr	r0, [r7, #12]
 80183ee:	f001 fd77 	bl	8019ee0 <ethernet_output>
 80183f2:	4603      	mov	r3, r0
}
 80183f4:	4618      	mov	r0, r3
 80183f6:	3720      	adds	r7, #32
 80183f8:	46bd      	mov	sp, r7
 80183fa:	bd80      	pop	{r7, pc}
 80183fc:	0801d760 	.word	0x0801d760
 8018400:	0801d8b0 	.word	0x0801d8b0
 8018404:	0801d7d8 	.word	0x0801d7d8
 8018408:	0801d900 	.word	0x0801d900
 801840c:	0801d8a0 	.word	0x0801d8a0
 8018410:	0801dfb4 	.word	0x0801dfb4
 8018414:	24014cc4 	.word	0x24014cc4
 8018418:	24014bd4 	.word	0x24014bd4

0801841c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801841c:	b580      	push	{r7, lr}
 801841e:	b08c      	sub	sp, #48	@ 0x30
 8018420:	af02      	add	r7, sp, #8
 8018422:	60f8      	str	r0, [r7, #12]
 8018424:	60b9      	str	r1, [r7, #8]
 8018426:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8018428:	68fb      	ldr	r3, [r7, #12]
 801842a:	3326      	adds	r3, #38	@ 0x26
 801842c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801842e:	23ff      	movs	r3, #255	@ 0xff
 8018430:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8018434:	2300      	movs	r3, #0
 8018436:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8018438:	68bb      	ldr	r3, [r7, #8]
 801843a:	681b      	ldr	r3, [r3, #0]
 801843c:	68f9      	ldr	r1, [r7, #12]
 801843e:	4618      	mov	r0, r3
 8018440:	f000 fe40 	bl	80190c4 <ip4_addr_isbroadcast_u32>
 8018444:	4603      	mov	r3, r0
 8018446:	2b00      	cmp	r3, #0
 8018448:	d10c      	bne.n	8018464 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801844a:	68bb      	ldr	r3, [r7, #8]
 801844c:	681b      	ldr	r3, [r3, #0]
 801844e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8018452:	2be0      	cmp	r3, #224	@ 0xe0
 8018454:	d006      	beq.n	8018464 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8018456:	68bb      	ldr	r3, [r7, #8]
 8018458:	2b00      	cmp	r3, #0
 801845a:	d003      	beq.n	8018464 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801845c:	68bb      	ldr	r3, [r7, #8]
 801845e:	681b      	ldr	r3, [r3, #0]
 8018460:	2b00      	cmp	r3, #0
 8018462:	d102      	bne.n	801846a <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8018464:	f06f 030f 	mvn.w	r3, #15
 8018468:	e101      	b.n	801866e <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801846a:	68fa      	ldr	r2, [r7, #12]
 801846c:	2101      	movs	r1, #1
 801846e:	68b8      	ldr	r0, [r7, #8]
 8018470:	f7ff fb60 	bl	8017b34 <etharp_find_entry>
 8018474:	4603      	mov	r3, r0
 8018476:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8018478:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801847c:	2b00      	cmp	r3, #0
 801847e:	da02      	bge.n	8018486 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8018480:	8a7b      	ldrh	r3, [r7, #18]
 8018482:	b25b      	sxtb	r3, r3
 8018484:	e0f3      	b.n	801866e <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8018486:	8a7b      	ldrh	r3, [r7, #18]
 8018488:	2b7e      	cmp	r3, #126	@ 0x7e
 801848a:	d906      	bls.n	801849a <etharp_query+0x7e>
 801848c:	4b7a      	ldr	r3, [pc, #488]	@ (8018678 <etharp_query+0x25c>)
 801848e:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8018492:	497a      	ldr	r1, [pc, #488]	@ (801867c <etharp_query+0x260>)
 8018494:	487a      	ldr	r0, [pc, #488]	@ (8018680 <etharp_query+0x264>)
 8018496:	f001 ff5d 	bl	801a354 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801849a:	8a7b      	ldrh	r3, [r7, #18]
 801849c:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801849e:	7c7a      	ldrb	r2, [r7, #17]
 80184a0:	4978      	ldr	r1, [pc, #480]	@ (8018684 <etharp_query+0x268>)
 80184a2:	4613      	mov	r3, r2
 80184a4:	005b      	lsls	r3, r3, #1
 80184a6:	4413      	add	r3, r2
 80184a8:	00db      	lsls	r3, r3, #3
 80184aa:	440b      	add	r3, r1
 80184ac:	3314      	adds	r3, #20
 80184ae:	781b      	ldrb	r3, [r3, #0]
 80184b0:	2b00      	cmp	r3, #0
 80184b2:	d115      	bne.n	80184e0 <etharp_query+0xc4>
    is_new_entry = 1;
 80184b4:	2301      	movs	r3, #1
 80184b6:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80184b8:	7c7a      	ldrb	r2, [r7, #17]
 80184ba:	4972      	ldr	r1, [pc, #456]	@ (8018684 <etharp_query+0x268>)
 80184bc:	4613      	mov	r3, r2
 80184be:	005b      	lsls	r3, r3, #1
 80184c0:	4413      	add	r3, r2
 80184c2:	00db      	lsls	r3, r3, #3
 80184c4:	440b      	add	r3, r1
 80184c6:	3314      	adds	r3, #20
 80184c8:	2201      	movs	r2, #1
 80184ca:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80184cc:	7c7a      	ldrb	r2, [r7, #17]
 80184ce:	496d      	ldr	r1, [pc, #436]	@ (8018684 <etharp_query+0x268>)
 80184d0:	4613      	mov	r3, r2
 80184d2:	005b      	lsls	r3, r3, #1
 80184d4:	4413      	add	r3, r2
 80184d6:	00db      	lsls	r3, r3, #3
 80184d8:	440b      	add	r3, r1
 80184da:	3308      	adds	r3, #8
 80184dc:	68fa      	ldr	r2, [r7, #12]
 80184de:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80184e0:	7c7a      	ldrb	r2, [r7, #17]
 80184e2:	4968      	ldr	r1, [pc, #416]	@ (8018684 <etharp_query+0x268>)
 80184e4:	4613      	mov	r3, r2
 80184e6:	005b      	lsls	r3, r3, #1
 80184e8:	4413      	add	r3, r2
 80184ea:	00db      	lsls	r3, r3, #3
 80184ec:	440b      	add	r3, r1
 80184ee:	3314      	adds	r3, #20
 80184f0:	781b      	ldrb	r3, [r3, #0]
 80184f2:	2b01      	cmp	r3, #1
 80184f4:	d011      	beq.n	801851a <etharp_query+0xfe>
 80184f6:	7c7a      	ldrb	r2, [r7, #17]
 80184f8:	4962      	ldr	r1, [pc, #392]	@ (8018684 <etharp_query+0x268>)
 80184fa:	4613      	mov	r3, r2
 80184fc:	005b      	lsls	r3, r3, #1
 80184fe:	4413      	add	r3, r2
 8018500:	00db      	lsls	r3, r3, #3
 8018502:	440b      	add	r3, r1
 8018504:	3314      	adds	r3, #20
 8018506:	781b      	ldrb	r3, [r3, #0]
 8018508:	2b01      	cmp	r3, #1
 801850a:	d806      	bhi.n	801851a <etharp_query+0xfe>
 801850c:	4b5a      	ldr	r3, [pc, #360]	@ (8018678 <etharp_query+0x25c>)
 801850e:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8018512:	495d      	ldr	r1, [pc, #372]	@ (8018688 <etharp_query+0x26c>)
 8018514:	485a      	ldr	r0, [pc, #360]	@ (8018680 <etharp_query+0x264>)
 8018516:	f001 ff1d 	bl	801a354 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801851a:	6a3b      	ldr	r3, [r7, #32]
 801851c:	2b00      	cmp	r3, #0
 801851e:	d102      	bne.n	8018526 <etharp_query+0x10a>
 8018520:	687b      	ldr	r3, [r7, #4]
 8018522:	2b00      	cmp	r3, #0
 8018524:	d10c      	bne.n	8018540 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8018526:	68b9      	ldr	r1, [r7, #8]
 8018528:	68f8      	ldr	r0, [r7, #12]
 801852a:	f000 f963 	bl	80187f4 <etharp_request>
 801852e:	4603      	mov	r3, r0
 8018530:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8018534:	687b      	ldr	r3, [r7, #4]
 8018536:	2b00      	cmp	r3, #0
 8018538:	d102      	bne.n	8018540 <etharp_query+0x124>
      return result;
 801853a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801853e:	e096      	b.n	801866e <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8018540:	687b      	ldr	r3, [r7, #4]
 8018542:	2b00      	cmp	r3, #0
 8018544:	d106      	bne.n	8018554 <etharp_query+0x138>
 8018546:	4b4c      	ldr	r3, [pc, #304]	@ (8018678 <etharp_query+0x25c>)
 8018548:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801854c:	494f      	ldr	r1, [pc, #316]	@ (801868c <etharp_query+0x270>)
 801854e:	484c      	ldr	r0, [pc, #304]	@ (8018680 <etharp_query+0x264>)
 8018550:	f001 ff00 	bl	801a354 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8018554:	7c7a      	ldrb	r2, [r7, #17]
 8018556:	494b      	ldr	r1, [pc, #300]	@ (8018684 <etharp_query+0x268>)
 8018558:	4613      	mov	r3, r2
 801855a:	005b      	lsls	r3, r3, #1
 801855c:	4413      	add	r3, r2
 801855e:	00db      	lsls	r3, r3, #3
 8018560:	440b      	add	r3, r1
 8018562:	3314      	adds	r3, #20
 8018564:	781b      	ldrb	r3, [r3, #0]
 8018566:	2b01      	cmp	r3, #1
 8018568:	d917      	bls.n	801859a <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801856a:	4a49      	ldr	r2, [pc, #292]	@ (8018690 <etharp_query+0x274>)
 801856c:	7c7b      	ldrb	r3, [r7, #17]
 801856e:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8018570:	7c7a      	ldrb	r2, [r7, #17]
 8018572:	4613      	mov	r3, r2
 8018574:	005b      	lsls	r3, r3, #1
 8018576:	4413      	add	r3, r2
 8018578:	00db      	lsls	r3, r3, #3
 801857a:	3308      	adds	r3, #8
 801857c:	4a41      	ldr	r2, [pc, #260]	@ (8018684 <etharp_query+0x268>)
 801857e:	4413      	add	r3, r2
 8018580:	3304      	adds	r3, #4
 8018582:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8018586:	9200      	str	r2, [sp, #0]
 8018588:	697a      	ldr	r2, [r7, #20]
 801858a:	6879      	ldr	r1, [r7, #4]
 801858c:	68f8      	ldr	r0, [r7, #12]
 801858e:	f001 fca7 	bl	8019ee0 <ethernet_output>
 8018592:	4603      	mov	r3, r0
 8018594:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018598:	e067      	b.n	801866a <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801859a:	7c7a      	ldrb	r2, [r7, #17]
 801859c:	4939      	ldr	r1, [pc, #228]	@ (8018684 <etharp_query+0x268>)
 801859e:	4613      	mov	r3, r2
 80185a0:	005b      	lsls	r3, r3, #1
 80185a2:	4413      	add	r3, r2
 80185a4:	00db      	lsls	r3, r3, #3
 80185a6:	440b      	add	r3, r1
 80185a8:	3314      	adds	r3, #20
 80185aa:	781b      	ldrb	r3, [r3, #0]
 80185ac:	2b01      	cmp	r3, #1
 80185ae:	d15c      	bne.n	801866a <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80185b0:	2300      	movs	r3, #0
 80185b2:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80185b4:	687b      	ldr	r3, [r7, #4]
 80185b6:	61fb      	str	r3, [r7, #28]
    while (p) {
 80185b8:	e01c      	b.n	80185f4 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80185ba:	69fb      	ldr	r3, [r7, #28]
 80185bc:	895a      	ldrh	r2, [r3, #10]
 80185be:	69fb      	ldr	r3, [r7, #28]
 80185c0:	891b      	ldrh	r3, [r3, #8]
 80185c2:	429a      	cmp	r2, r3
 80185c4:	d10a      	bne.n	80185dc <etharp_query+0x1c0>
 80185c6:	69fb      	ldr	r3, [r7, #28]
 80185c8:	681b      	ldr	r3, [r3, #0]
 80185ca:	2b00      	cmp	r3, #0
 80185cc:	d006      	beq.n	80185dc <etharp_query+0x1c0>
 80185ce:	4b2a      	ldr	r3, [pc, #168]	@ (8018678 <etharp_query+0x25c>)
 80185d0:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 80185d4:	492f      	ldr	r1, [pc, #188]	@ (8018694 <etharp_query+0x278>)
 80185d6:	482a      	ldr	r0, [pc, #168]	@ (8018680 <etharp_query+0x264>)
 80185d8:	f001 febc 	bl	801a354 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80185dc:	69fb      	ldr	r3, [r7, #28]
 80185de:	7b1b      	ldrb	r3, [r3, #12]
 80185e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80185e4:	2b00      	cmp	r3, #0
 80185e6:	d002      	beq.n	80185ee <etharp_query+0x1d2>
        copy_needed = 1;
 80185e8:	2301      	movs	r3, #1
 80185ea:	61bb      	str	r3, [r7, #24]
        break;
 80185ec:	e005      	b.n	80185fa <etharp_query+0x1de>
      }
      p = p->next;
 80185ee:	69fb      	ldr	r3, [r7, #28]
 80185f0:	681b      	ldr	r3, [r3, #0]
 80185f2:	61fb      	str	r3, [r7, #28]
    while (p) {
 80185f4:	69fb      	ldr	r3, [r7, #28]
 80185f6:	2b00      	cmp	r3, #0
 80185f8:	d1df      	bne.n	80185ba <etharp_query+0x19e>
    }
    if (copy_needed) {
 80185fa:	69bb      	ldr	r3, [r7, #24]
 80185fc:	2b00      	cmp	r3, #0
 80185fe:	d007      	beq.n	8018610 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8018600:	687a      	ldr	r2, [r7, #4]
 8018602:	f44f 7120 	mov.w	r1, #640	@ 0x280
 8018606:	200e      	movs	r0, #14
 8018608:	f7f9 f8da 	bl	80117c0 <pbuf_clone>
 801860c:	61f8      	str	r0, [r7, #28]
 801860e:	e004      	b.n	801861a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8018610:	687b      	ldr	r3, [r7, #4]
 8018612:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8018614:	69f8      	ldr	r0, [r7, #28]
 8018616:	f7f8 ff01 	bl	801141c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801861a:	69fb      	ldr	r3, [r7, #28]
 801861c:	2b00      	cmp	r3, #0
 801861e:	d021      	beq.n	8018664 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8018620:	7c7a      	ldrb	r2, [r7, #17]
 8018622:	4918      	ldr	r1, [pc, #96]	@ (8018684 <etharp_query+0x268>)
 8018624:	4613      	mov	r3, r2
 8018626:	005b      	lsls	r3, r3, #1
 8018628:	4413      	add	r3, r2
 801862a:	00db      	lsls	r3, r3, #3
 801862c:	440b      	add	r3, r1
 801862e:	681b      	ldr	r3, [r3, #0]
 8018630:	2b00      	cmp	r3, #0
 8018632:	d00a      	beq.n	801864a <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8018634:	7c7a      	ldrb	r2, [r7, #17]
 8018636:	4913      	ldr	r1, [pc, #76]	@ (8018684 <etharp_query+0x268>)
 8018638:	4613      	mov	r3, r2
 801863a:	005b      	lsls	r3, r3, #1
 801863c:	4413      	add	r3, r2
 801863e:	00db      	lsls	r3, r3, #3
 8018640:	440b      	add	r3, r1
 8018642:	681b      	ldr	r3, [r3, #0]
 8018644:	4618      	mov	r0, r3
 8018646:	f7f8 fe43 	bl	80112d0 <pbuf_free>
      }
      arp_table[i].q = p;
 801864a:	7c7a      	ldrb	r2, [r7, #17]
 801864c:	490d      	ldr	r1, [pc, #52]	@ (8018684 <etharp_query+0x268>)
 801864e:	4613      	mov	r3, r2
 8018650:	005b      	lsls	r3, r3, #1
 8018652:	4413      	add	r3, r2
 8018654:	00db      	lsls	r3, r3, #3
 8018656:	440b      	add	r3, r1
 8018658:	69fa      	ldr	r2, [r7, #28]
 801865a:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801865c:	2300      	movs	r3, #0
 801865e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8018662:	e002      	b.n	801866a <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8018664:	23ff      	movs	r3, #255	@ 0xff
 8018666:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801866a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801866e:	4618      	mov	r0, r3
 8018670:	3728      	adds	r7, #40	@ 0x28
 8018672:	46bd      	mov	sp, r7
 8018674:	bd80      	pop	{r7, pc}
 8018676:	bf00      	nop
 8018678:	0801d760 	.word	0x0801d760
 801867c:	0801d90c 	.word	0x0801d90c
 8018680:	0801d7d8 	.word	0x0801d7d8
 8018684:	24014bd4 	.word	0x24014bd4
 8018688:	0801d91c 	.word	0x0801d91c
 801868c:	0801d900 	.word	0x0801d900
 8018690:	24014cc4 	.word	0x24014cc4
 8018694:	0801d944 	.word	0x0801d944

08018698 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8018698:	b580      	push	{r7, lr}
 801869a:	b08a      	sub	sp, #40	@ 0x28
 801869c:	af02      	add	r7, sp, #8
 801869e:	60f8      	str	r0, [r7, #12]
 80186a0:	60b9      	str	r1, [r7, #8]
 80186a2:	607a      	str	r2, [r7, #4]
 80186a4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80186a6:	2300      	movs	r3, #0
 80186a8:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80186aa:	68fb      	ldr	r3, [r7, #12]
 80186ac:	2b00      	cmp	r3, #0
 80186ae:	d106      	bne.n	80186be <etharp_raw+0x26>
 80186b0:	4b3a      	ldr	r3, [pc, #232]	@ (801879c <etharp_raw+0x104>)
 80186b2:	f240 4257 	movw	r2, #1111	@ 0x457
 80186b6:	493a      	ldr	r1, [pc, #232]	@ (80187a0 <etharp_raw+0x108>)
 80186b8:	483a      	ldr	r0, [pc, #232]	@ (80187a4 <etharp_raw+0x10c>)
 80186ba:	f001 fe4b 	bl	801a354 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80186be:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80186c2:	211c      	movs	r1, #28
 80186c4:	200e      	movs	r0, #14
 80186c6:	f7f8 fb1b 	bl	8010d00 <pbuf_alloc>
 80186ca:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80186cc:	69bb      	ldr	r3, [r7, #24]
 80186ce:	2b00      	cmp	r3, #0
 80186d0:	d102      	bne.n	80186d8 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80186d2:	f04f 33ff 	mov.w	r3, #4294967295
 80186d6:	e05d      	b.n	8018794 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80186d8:	69bb      	ldr	r3, [r7, #24]
 80186da:	895b      	ldrh	r3, [r3, #10]
 80186dc:	2b1b      	cmp	r3, #27
 80186de:	d806      	bhi.n	80186ee <etharp_raw+0x56>
 80186e0:	4b2e      	ldr	r3, [pc, #184]	@ (801879c <etharp_raw+0x104>)
 80186e2:	f240 4262 	movw	r2, #1122	@ 0x462
 80186e6:	4930      	ldr	r1, [pc, #192]	@ (80187a8 <etharp_raw+0x110>)
 80186e8:	482e      	ldr	r0, [pc, #184]	@ (80187a4 <etharp_raw+0x10c>)
 80186ea:	f001 fe33 	bl	801a354 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 80186ee:	69bb      	ldr	r3, [r7, #24]
 80186f0:	685b      	ldr	r3, [r3, #4]
 80186f2:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80186f4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80186f6:	4618      	mov	r0, r3
 80186f8:	f7f7 f938 	bl	800f96c <lwip_htons>
 80186fc:	4603      	mov	r3, r0
 80186fe:	461a      	mov	r2, r3
 8018700:	697b      	ldr	r3, [r7, #20]
 8018702:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8018704:	68fb      	ldr	r3, [r7, #12]
 8018706:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801870a:	2b06      	cmp	r3, #6
 801870c:	d006      	beq.n	801871c <etharp_raw+0x84>
 801870e:	4b23      	ldr	r3, [pc, #140]	@ (801879c <etharp_raw+0x104>)
 8018710:	f240 4269 	movw	r2, #1129	@ 0x469
 8018714:	4925      	ldr	r1, [pc, #148]	@ (80187ac <etharp_raw+0x114>)
 8018716:	4823      	ldr	r0, [pc, #140]	@ (80187a4 <etharp_raw+0x10c>)
 8018718:	f001 fe1c 	bl	801a354 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801871c:	697b      	ldr	r3, [r7, #20]
 801871e:	3308      	adds	r3, #8
 8018720:	2206      	movs	r2, #6
 8018722:	6839      	ldr	r1, [r7, #0]
 8018724:	4618      	mov	r0, r3
 8018726:	f001 ff4e 	bl	801a5c6 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801872a:	697b      	ldr	r3, [r7, #20]
 801872c:	3312      	adds	r3, #18
 801872e:	2206      	movs	r2, #6
 8018730:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8018732:	4618      	mov	r0, r3
 8018734:	f001 ff47 	bl	801a5c6 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8018738:	697b      	ldr	r3, [r7, #20]
 801873a:	330e      	adds	r3, #14
 801873c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801873e:	6812      	ldr	r2, [r2, #0]
 8018740:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8018742:	697b      	ldr	r3, [r7, #20]
 8018744:	3318      	adds	r3, #24
 8018746:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018748:	6812      	ldr	r2, [r2, #0]
 801874a:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801874c:	697b      	ldr	r3, [r7, #20]
 801874e:	2200      	movs	r2, #0
 8018750:	701a      	strb	r2, [r3, #0]
 8018752:	2200      	movs	r2, #0
 8018754:	f042 0201 	orr.w	r2, r2, #1
 8018758:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801875a:	697b      	ldr	r3, [r7, #20]
 801875c:	2200      	movs	r2, #0
 801875e:	f042 0208 	orr.w	r2, r2, #8
 8018762:	709a      	strb	r2, [r3, #2]
 8018764:	2200      	movs	r2, #0
 8018766:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8018768:	697b      	ldr	r3, [r7, #20]
 801876a:	2206      	movs	r2, #6
 801876c:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801876e:	697b      	ldr	r3, [r7, #20]
 8018770:	2204      	movs	r2, #4
 8018772:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8018774:	f640 0306 	movw	r3, #2054	@ 0x806
 8018778:	9300      	str	r3, [sp, #0]
 801877a:	687b      	ldr	r3, [r7, #4]
 801877c:	68ba      	ldr	r2, [r7, #8]
 801877e:	69b9      	ldr	r1, [r7, #24]
 8018780:	68f8      	ldr	r0, [r7, #12]
 8018782:	f001 fbad 	bl	8019ee0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8018786:	69b8      	ldr	r0, [r7, #24]
 8018788:	f7f8 fda2 	bl	80112d0 <pbuf_free>
  p = NULL;
 801878c:	2300      	movs	r3, #0
 801878e:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8018790:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018794:	4618      	mov	r0, r3
 8018796:	3720      	adds	r7, #32
 8018798:	46bd      	mov	sp, r7
 801879a:	bd80      	pop	{r7, pc}
 801879c:	0801d760 	.word	0x0801d760
 80187a0:	0801d8b0 	.word	0x0801d8b0
 80187a4:	0801d7d8 	.word	0x0801d7d8
 80187a8:	0801d960 	.word	0x0801d960
 80187ac:	0801d994 	.word	0x0801d994

080187b0 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80187b0:	b580      	push	{r7, lr}
 80187b2:	b088      	sub	sp, #32
 80187b4:	af04      	add	r7, sp, #16
 80187b6:	60f8      	str	r0, [r7, #12]
 80187b8:	60b9      	str	r1, [r7, #8]
 80187ba:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80187bc:	68fb      	ldr	r3, [r7, #12]
 80187be:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80187c2:	68fb      	ldr	r3, [r7, #12]
 80187c4:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 80187c8:	68fb      	ldr	r3, [r7, #12]
 80187ca:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80187cc:	2201      	movs	r2, #1
 80187ce:	9203      	str	r2, [sp, #12]
 80187d0:	68ba      	ldr	r2, [r7, #8]
 80187d2:	9202      	str	r2, [sp, #8]
 80187d4:	4a06      	ldr	r2, [pc, #24]	@ (80187f0 <etharp_request_dst+0x40>)
 80187d6:	9201      	str	r2, [sp, #4]
 80187d8:	9300      	str	r3, [sp, #0]
 80187da:	4603      	mov	r3, r0
 80187dc:	687a      	ldr	r2, [r7, #4]
 80187de:	68f8      	ldr	r0, [r7, #12]
 80187e0:	f7ff ff5a 	bl	8018698 <etharp_raw>
 80187e4:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80187e6:	4618      	mov	r0, r3
 80187e8:	3710      	adds	r7, #16
 80187ea:	46bd      	mov	sp, r7
 80187ec:	bd80      	pop	{r7, pc}
 80187ee:	bf00      	nop
 80187f0:	0801dfbc 	.word	0x0801dfbc

080187f4 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 80187f4:	b580      	push	{r7, lr}
 80187f6:	b082      	sub	sp, #8
 80187f8:	af00      	add	r7, sp, #0
 80187fa:	6078      	str	r0, [r7, #4]
 80187fc:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 80187fe:	4a05      	ldr	r2, [pc, #20]	@ (8018814 <etharp_request+0x20>)
 8018800:	6839      	ldr	r1, [r7, #0]
 8018802:	6878      	ldr	r0, [r7, #4]
 8018804:	f7ff ffd4 	bl	80187b0 <etharp_request_dst>
 8018808:	4603      	mov	r3, r0
}
 801880a:	4618      	mov	r0, r3
 801880c:	3708      	adds	r7, #8
 801880e:	46bd      	mov	sp, r7
 8018810:	bd80      	pop	{r7, pc}
 8018812:	bf00      	nop
 8018814:	0801dfb4 	.word	0x0801dfb4

08018818 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8018818:	b580      	push	{r7, lr}
 801881a:	b08e      	sub	sp, #56	@ 0x38
 801881c:	af04      	add	r7, sp, #16
 801881e:	6078      	str	r0, [r7, #4]
 8018820:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8018822:	4b87      	ldr	r3, [pc, #540]	@ (8018a40 <icmp_input+0x228>)
 8018824:	689b      	ldr	r3, [r3, #8]
 8018826:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8018828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801882a:	781b      	ldrb	r3, [r3, #0]
 801882c:	f003 030f 	and.w	r3, r3, #15
 8018830:	b2db      	uxtb	r3, r3
 8018832:	009b      	lsls	r3, r3, #2
 8018834:	b2db      	uxtb	r3, r3
 8018836:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8018838:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801883a:	2b13      	cmp	r3, #19
 801883c:	f240 80e8 	bls.w	8018a10 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8018840:	687b      	ldr	r3, [r7, #4]
 8018842:	895b      	ldrh	r3, [r3, #10]
 8018844:	2b03      	cmp	r3, #3
 8018846:	f240 80e5 	bls.w	8018a14 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801884a:	687b      	ldr	r3, [r7, #4]
 801884c:	685b      	ldr	r3, [r3, #4]
 801884e:	781b      	ldrb	r3, [r3, #0]
 8018850:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8018854:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8018858:	2b00      	cmp	r3, #0
 801885a:	f000 80d2 	beq.w	8018a02 <icmp_input+0x1ea>
 801885e:	2b08      	cmp	r3, #8
 8018860:	f040 80d2 	bne.w	8018a08 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8018864:	4b77      	ldr	r3, [pc, #476]	@ (8018a44 <icmp_input+0x22c>)
 8018866:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018868:	4b75      	ldr	r3, [pc, #468]	@ (8018a40 <icmp_input+0x228>)
 801886a:	695b      	ldr	r3, [r3, #20]
 801886c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8018870:	2be0      	cmp	r3, #224	@ 0xe0
 8018872:	f000 80d6 	beq.w	8018a22 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8018876:	4b72      	ldr	r3, [pc, #456]	@ (8018a40 <icmp_input+0x228>)
 8018878:	695b      	ldr	r3, [r3, #20]
 801887a:	4a71      	ldr	r2, [pc, #452]	@ (8018a40 <icmp_input+0x228>)
 801887c:	6812      	ldr	r2, [r2, #0]
 801887e:	4611      	mov	r1, r2
 8018880:	4618      	mov	r0, r3
 8018882:	f000 fc1f 	bl	80190c4 <ip4_addr_isbroadcast_u32>
 8018886:	4603      	mov	r3, r0
 8018888:	2b00      	cmp	r3, #0
 801888a:	f040 80cc 	bne.w	8018a26 <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801888e:	687b      	ldr	r3, [r7, #4]
 8018890:	891b      	ldrh	r3, [r3, #8]
 8018892:	2b07      	cmp	r3, #7
 8018894:	f240 80c0 	bls.w	8018a18 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8018898:	6878      	ldr	r0, [r7, #4]
 801889a:	f7f7 f905 	bl	800faa8 <inet_chksum_pbuf>
 801889e:	4603      	mov	r3, r0
 80188a0:	2b00      	cmp	r3, #0
 80188a2:	d003      	beq.n	80188ac <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 80188a4:	6878      	ldr	r0, [r7, #4]
 80188a6:	f7f8 fd13 	bl	80112d0 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 80188aa:	e0c5      	b.n	8018a38 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80188ac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80188ae:	330e      	adds	r3, #14
 80188b0:	4619      	mov	r1, r3
 80188b2:	6878      	ldr	r0, [r7, #4]
 80188b4:	f7f8 fc76 	bl	80111a4 <pbuf_add_header>
 80188b8:	4603      	mov	r3, r0
 80188ba:	2b00      	cmp	r3, #0
 80188bc:	d04b      	beq.n	8018956 <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80188be:	687b      	ldr	r3, [r7, #4]
 80188c0:	891a      	ldrh	r2, [r3, #8]
 80188c2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80188c4:	4413      	add	r3, r2
 80188c6:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80188c8:	687b      	ldr	r3, [r7, #4]
 80188ca:	891b      	ldrh	r3, [r3, #8]
 80188cc:	8b7a      	ldrh	r2, [r7, #26]
 80188ce:	429a      	cmp	r2, r3
 80188d0:	f0c0 80ab 	bcc.w	8018a2a <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80188d4:	8b7b      	ldrh	r3, [r7, #26]
 80188d6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80188da:	4619      	mov	r1, r3
 80188dc:	200e      	movs	r0, #14
 80188de:	f7f8 fa0f 	bl	8010d00 <pbuf_alloc>
 80188e2:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80188e4:	697b      	ldr	r3, [r7, #20]
 80188e6:	2b00      	cmp	r3, #0
 80188e8:	f000 80a1 	beq.w	8018a2e <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80188ec:	697b      	ldr	r3, [r7, #20]
 80188ee:	895b      	ldrh	r3, [r3, #10]
 80188f0:	461a      	mov	r2, r3
 80188f2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80188f4:	3308      	adds	r3, #8
 80188f6:	429a      	cmp	r2, r3
 80188f8:	d203      	bcs.n	8018902 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 80188fa:	6978      	ldr	r0, [r7, #20]
 80188fc:	f7f8 fce8 	bl	80112d0 <pbuf_free>
          goto icmperr;
 8018900:	e096      	b.n	8018a30 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8018902:	697b      	ldr	r3, [r7, #20]
 8018904:	685b      	ldr	r3, [r3, #4]
 8018906:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8018908:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801890a:	4618      	mov	r0, r3
 801890c:	f001 fe5b 	bl	801a5c6 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8018910:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018912:	4619      	mov	r1, r3
 8018914:	6978      	ldr	r0, [r7, #20]
 8018916:	f7f8 fc55 	bl	80111c4 <pbuf_remove_header>
 801891a:	4603      	mov	r3, r0
 801891c:	2b00      	cmp	r3, #0
 801891e:	d009      	beq.n	8018934 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8018920:	4b49      	ldr	r3, [pc, #292]	@ (8018a48 <icmp_input+0x230>)
 8018922:	22b6      	movs	r2, #182	@ 0xb6
 8018924:	4949      	ldr	r1, [pc, #292]	@ (8018a4c <icmp_input+0x234>)
 8018926:	484a      	ldr	r0, [pc, #296]	@ (8018a50 <icmp_input+0x238>)
 8018928:	f001 fd14 	bl	801a354 <iprintf>
          pbuf_free(r);
 801892c:	6978      	ldr	r0, [r7, #20]
 801892e:	f7f8 fccf 	bl	80112d0 <pbuf_free>
          goto icmperr;
 8018932:	e07d      	b.n	8018a30 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8018934:	6879      	ldr	r1, [r7, #4]
 8018936:	6978      	ldr	r0, [r7, #20]
 8018938:	f7f8 fdfe 	bl	8011538 <pbuf_copy>
 801893c:	4603      	mov	r3, r0
 801893e:	2b00      	cmp	r3, #0
 8018940:	d003      	beq.n	801894a <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8018942:	6978      	ldr	r0, [r7, #20]
 8018944:	f7f8 fcc4 	bl	80112d0 <pbuf_free>
          goto icmperr;
 8018948:	e072      	b.n	8018a30 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 801894a:	6878      	ldr	r0, [r7, #4]
 801894c:	f7f8 fcc0 	bl	80112d0 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8018950:	697b      	ldr	r3, [r7, #20]
 8018952:	607b      	str	r3, [r7, #4]
 8018954:	e00f      	b.n	8018976 <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8018956:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8018958:	330e      	adds	r3, #14
 801895a:	4619      	mov	r1, r3
 801895c:	6878      	ldr	r0, [r7, #4]
 801895e:	f7f8 fc31 	bl	80111c4 <pbuf_remove_header>
 8018962:	4603      	mov	r3, r0
 8018964:	2b00      	cmp	r3, #0
 8018966:	d006      	beq.n	8018976 <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8018968:	4b37      	ldr	r3, [pc, #220]	@ (8018a48 <icmp_input+0x230>)
 801896a:	22c7      	movs	r2, #199	@ 0xc7
 801896c:	4939      	ldr	r1, [pc, #228]	@ (8018a54 <icmp_input+0x23c>)
 801896e:	4838      	ldr	r0, [pc, #224]	@ (8018a50 <icmp_input+0x238>)
 8018970:	f001 fcf0 	bl	801a354 <iprintf>
          goto icmperr;
 8018974:	e05c      	b.n	8018a30 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8018976:	687b      	ldr	r3, [r7, #4]
 8018978:	685b      	ldr	r3, [r3, #4]
 801897a:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801897c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801897e:	4619      	mov	r1, r3
 8018980:	6878      	ldr	r0, [r7, #4]
 8018982:	f7f8 fc0f 	bl	80111a4 <pbuf_add_header>
 8018986:	4603      	mov	r3, r0
 8018988:	2b00      	cmp	r3, #0
 801898a:	d13c      	bne.n	8018a06 <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801898c:	687b      	ldr	r3, [r7, #4]
 801898e:	685b      	ldr	r3, [r3, #4]
 8018990:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8018992:	69fb      	ldr	r3, [r7, #28]
 8018994:	681a      	ldr	r2, [r3, #0]
 8018996:	68fb      	ldr	r3, [r7, #12]
 8018998:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801899a:	4b29      	ldr	r3, [pc, #164]	@ (8018a40 <icmp_input+0x228>)
 801899c:	691a      	ldr	r2, [r3, #16]
 801899e:	68fb      	ldr	r3, [r7, #12]
 80189a0:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80189a2:	693b      	ldr	r3, [r7, #16]
 80189a4:	2200      	movs	r2, #0
 80189a6:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 80189a8:	693b      	ldr	r3, [r7, #16]
 80189aa:	885b      	ldrh	r3, [r3, #2]
 80189ac:	b29b      	uxth	r3, r3
 80189ae:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 80189b2:	4293      	cmp	r3, r2
 80189b4:	d907      	bls.n	80189c6 <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 80189b6:	693b      	ldr	r3, [r7, #16]
 80189b8:	885b      	ldrh	r3, [r3, #2]
 80189ba:	b29b      	uxth	r3, r3
 80189bc:	3309      	adds	r3, #9
 80189be:	b29a      	uxth	r2, r3
 80189c0:	693b      	ldr	r3, [r7, #16]
 80189c2:	805a      	strh	r2, [r3, #2]
 80189c4:	e006      	b.n	80189d4 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 80189c6:	693b      	ldr	r3, [r7, #16]
 80189c8:	885b      	ldrh	r3, [r3, #2]
 80189ca:	b29b      	uxth	r3, r3
 80189cc:	3308      	adds	r3, #8
 80189ce:	b29a      	uxth	r2, r3
 80189d0:	693b      	ldr	r3, [r7, #16]
 80189d2:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80189d4:	68fb      	ldr	r3, [r7, #12]
 80189d6:	22ff      	movs	r2, #255	@ 0xff
 80189d8:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80189da:	68fb      	ldr	r3, [r7, #12]
 80189dc:	2200      	movs	r2, #0
 80189de:	729a      	strb	r2, [r3, #10]
 80189e0:	2200      	movs	r2, #0
 80189e2:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80189e4:	683b      	ldr	r3, [r7, #0]
 80189e6:	9302      	str	r3, [sp, #8]
 80189e8:	2301      	movs	r3, #1
 80189ea:	9301      	str	r3, [sp, #4]
 80189ec:	2300      	movs	r3, #0
 80189ee:	9300      	str	r3, [sp, #0]
 80189f0:	23ff      	movs	r3, #255	@ 0xff
 80189f2:	2200      	movs	r2, #0
 80189f4:	69f9      	ldr	r1, [r7, #28]
 80189f6:	6878      	ldr	r0, [r7, #4]
 80189f8:	f000 fa8c 	bl	8018f14 <ip4_output_if>
 80189fc:	4603      	mov	r3, r0
 80189fe:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8018a00:	e001      	b.n	8018a06 <icmp_input+0x1ee>
      break;
 8018a02:	bf00      	nop
 8018a04:	e000      	b.n	8018a08 <icmp_input+0x1f0>
      break;
 8018a06:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8018a08:	6878      	ldr	r0, [r7, #4]
 8018a0a:	f7f8 fc61 	bl	80112d0 <pbuf_free>
  return;
 8018a0e:	e013      	b.n	8018a38 <icmp_input+0x220>
    goto lenerr;
 8018a10:	bf00      	nop
 8018a12:	e002      	b.n	8018a1a <icmp_input+0x202>
    goto lenerr;
 8018a14:	bf00      	nop
 8018a16:	e000      	b.n	8018a1a <icmp_input+0x202>
        goto lenerr;
 8018a18:	bf00      	nop
lenerr:
  pbuf_free(p);
 8018a1a:	6878      	ldr	r0, [r7, #4]
 8018a1c:	f7f8 fc58 	bl	80112d0 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8018a20:	e00a      	b.n	8018a38 <icmp_input+0x220>
        goto icmperr;
 8018a22:	bf00      	nop
 8018a24:	e004      	b.n	8018a30 <icmp_input+0x218>
        goto icmperr;
 8018a26:	bf00      	nop
 8018a28:	e002      	b.n	8018a30 <icmp_input+0x218>
          goto icmperr;
 8018a2a:	bf00      	nop
 8018a2c:	e000      	b.n	8018a30 <icmp_input+0x218>
          goto icmperr;
 8018a2e:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8018a30:	6878      	ldr	r0, [r7, #4]
 8018a32:	f7f8 fc4d 	bl	80112d0 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8018a36:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8018a38:	3728      	adds	r7, #40	@ 0x28
 8018a3a:	46bd      	mov	sp, r7
 8018a3c:	bd80      	pop	{r7, pc}
 8018a3e:	bf00      	nop
 8018a40:	2400e038 	.word	0x2400e038
 8018a44:	2400e04c 	.word	0x2400e04c
 8018a48:	0801d9d8 	.word	0x0801d9d8
 8018a4c:	0801da10 	.word	0x0801da10
 8018a50:	0801da48 	.word	0x0801da48
 8018a54:	0801da70 	.word	0x0801da70

08018a58 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8018a58:	b580      	push	{r7, lr}
 8018a5a:	b082      	sub	sp, #8
 8018a5c:	af00      	add	r7, sp, #0
 8018a5e:	6078      	str	r0, [r7, #4]
 8018a60:	460b      	mov	r3, r1
 8018a62:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8018a64:	78fb      	ldrb	r3, [r7, #3]
 8018a66:	461a      	mov	r2, r3
 8018a68:	2103      	movs	r1, #3
 8018a6a:	6878      	ldr	r0, [r7, #4]
 8018a6c:	f000 f814 	bl	8018a98 <icmp_send_response>
}
 8018a70:	bf00      	nop
 8018a72:	3708      	adds	r7, #8
 8018a74:	46bd      	mov	sp, r7
 8018a76:	bd80      	pop	{r7, pc}

08018a78 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8018a78:	b580      	push	{r7, lr}
 8018a7a:	b082      	sub	sp, #8
 8018a7c:	af00      	add	r7, sp, #0
 8018a7e:	6078      	str	r0, [r7, #4]
 8018a80:	460b      	mov	r3, r1
 8018a82:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8018a84:	78fb      	ldrb	r3, [r7, #3]
 8018a86:	461a      	mov	r2, r3
 8018a88:	210b      	movs	r1, #11
 8018a8a:	6878      	ldr	r0, [r7, #4]
 8018a8c:	f000 f804 	bl	8018a98 <icmp_send_response>
}
 8018a90:	bf00      	nop
 8018a92:	3708      	adds	r7, #8
 8018a94:	46bd      	mov	sp, r7
 8018a96:	bd80      	pop	{r7, pc}

08018a98 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8018a98:	b580      	push	{r7, lr}
 8018a9a:	b08c      	sub	sp, #48	@ 0x30
 8018a9c:	af04      	add	r7, sp, #16
 8018a9e:	6078      	str	r0, [r7, #4]
 8018aa0:	460b      	mov	r3, r1
 8018aa2:	70fb      	strb	r3, [r7, #3]
 8018aa4:	4613      	mov	r3, r2
 8018aa6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8018aa8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018aac:	2124      	movs	r1, #36	@ 0x24
 8018aae:	2022      	movs	r0, #34	@ 0x22
 8018ab0:	f7f8 f926 	bl	8010d00 <pbuf_alloc>
 8018ab4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8018ab6:	69fb      	ldr	r3, [r7, #28]
 8018ab8:	2b00      	cmp	r3, #0
 8018aba:	d056      	beq.n	8018b6a <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8018abc:	69fb      	ldr	r3, [r7, #28]
 8018abe:	895b      	ldrh	r3, [r3, #10]
 8018ac0:	2b23      	cmp	r3, #35	@ 0x23
 8018ac2:	d806      	bhi.n	8018ad2 <icmp_send_response+0x3a>
 8018ac4:	4b2b      	ldr	r3, [pc, #172]	@ (8018b74 <icmp_send_response+0xdc>)
 8018ac6:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8018aca:	492b      	ldr	r1, [pc, #172]	@ (8018b78 <icmp_send_response+0xe0>)
 8018acc:	482b      	ldr	r0, [pc, #172]	@ (8018b7c <icmp_send_response+0xe4>)
 8018ace:	f001 fc41 	bl	801a354 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8018ad2:	687b      	ldr	r3, [r7, #4]
 8018ad4:	685b      	ldr	r3, [r3, #4]
 8018ad6:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8018ad8:	69fb      	ldr	r3, [r7, #28]
 8018ada:	685b      	ldr	r3, [r3, #4]
 8018adc:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8018ade:	697b      	ldr	r3, [r7, #20]
 8018ae0:	78fa      	ldrb	r2, [r7, #3]
 8018ae2:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8018ae4:	697b      	ldr	r3, [r7, #20]
 8018ae6:	78ba      	ldrb	r2, [r7, #2]
 8018ae8:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8018aea:	697b      	ldr	r3, [r7, #20]
 8018aec:	2200      	movs	r2, #0
 8018aee:	711a      	strb	r2, [r3, #4]
 8018af0:	2200      	movs	r2, #0
 8018af2:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8018af4:	697b      	ldr	r3, [r7, #20]
 8018af6:	2200      	movs	r2, #0
 8018af8:	719a      	strb	r2, [r3, #6]
 8018afa:	2200      	movs	r2, #0
 8018afc:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8018afe:	69fb      	ldr	r3, [r7, #28]
 8018b00:	685b      	ldr	r3, [r3, #4]
 8018b02:	f103 0008 	add.w	r0, r3, #8
 8018b06:	687b      	ldr	r3, [r7, #4]
 8018b08:	685b      	ldr	r3, [r3, #4]
 8018b0a:	221c      	movs	r2, #28
 8018b0c:	4619      	mov	r1, r3
 8018b0e:	f001 fd5a 	bl	801a5c6 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8018b12:	69bb      	ldr	r3, [r7, #24]
 8018b14:	68db      	ldr	r3, [r3, #12]
 8018b16:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8018b18:	f107 030c 	add.w	r3, r7, #12
 8018b1c:	4618      	mov	r0, r3
 8018b1e:	f000 f82f 	bl	8018b80 <ip4_route>
 8018b22:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8018b24:	693b      	ldr	r3, [r7, #16]
 8018b26:	2b00      	cmp	r3, #0
 8018b28:	d01b      	beq.n	8018b62 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8018b2a:	697b      	ldr	r3, [r7, #20]
 8018b2c:	2200      	movs	r2, #0
 8018b2e:	709a      	strb	r2, [r3, #2]
 8018b30:	2200      	movs	r2, #0
 8018b32:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8018b34:	69fb      	ldr	r3, [r7, #28]
 8018b36:	895b      	ldrh	r3, [r3, #10]
 8018b38:	4619      	mov	r1, r3
 8018b3a:	6978      	ldr	r0, [r7, #20]
 8018b3c:	f7f6 ffa2 	bl	800fa84 <inet_chksum>
 8018b40:	4603      	mov	r3, r0
 8018b42:	461a      	mov	r2, r3
 8018b44:	697b      	ldr	r3, [r7, #20]
 8018b46:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8018b48:	f107 020c 	add.w	r2, r7, #12
 8018b4c:	693b      	ldr	r3, [r7, #16]
 8018b4e:	9302      	str	r3, [sp, #8]
 8018b50:	2301      	movs	r3, #1
 8018b52:	9301      	str	r3, [sp, #4]
 8018b54:	2300      	movs	r3, #0
 8018b56:	9300      	str	r3, [sp, #0]
 8018b58:	23ff      	movs	r3, #255	@ 0xff
 8018b5a:	2100      	movs	r1, #0
 8018b5c:	69f8      	ldr	r0, [r7, #28]
 8018b5e:	f000 f9d9 	bl	8018f14 <ip4_output_if>
  }
  pbuf_free(q);
 8018b62:	69f8      	ldr	r0, [r7, #28]
 8018b64:	f7f8 fbb4 	bl	80112d0 <pbuf_free>
 8018b68:	e000      	b.n	8018b6c <icmp_send_response+0xd4>
    return;
 8018b6a:	bf00      	nop
}
 8018b6c:	3720      	adds	r7, #32
 8018b6e:	46bd      	mov	sp, r7
 8018b70:	bd80      	pop	{r7, pc}
 8018b72:	bf00      	nop
 8018b74:	0801d9d8 	.word	0x0801d9d8
 8018b78:	0801daa4 	.word	0x0801daa4
 8018b7c:	0801da48 	.word	0x0801da48

08018b80 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8018b80:	b480      	push	{r7}
 8018b82:	b085      	sub	sp, #20
 8018b84:	af00      	add	r7, sp, #0
 8018b86:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8018b88:	4b33      	ldr	r3, [pc, #204]	@ (8018c58 <ip4_route+0xd8>)
 8018b8a:	681b      	ldr	r3, [r3, #0]
 8018b8c:	60fb      	str	r3, [r7, #12]
 8018b8e:	e036      	b.n	8018bfe <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8018b90:	68fb      	ldr	r3, [r7, #12]
 8018b92:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018b96:	f003 0301 	and.w	r3, r3, #1
 8018b9a:	b2db      	uxtb	r3, r3
 8018b9c:	2b00      	cmp	r3, #0
 8018b9e:	d02b      	beq.n	8018bf8 <ip4_route+0x78>
 8018ba0:	68fb      	ldr	r3, [r7, #12]
 8018ba2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018ba6:	089b      	lsrs	r3, r3, #2
 8018ba8:	f003 0301 	and.w	r3, r3, #1
 8018bac:	b2db      	uxtb	r3, r3
 8018bae:	2b00      	cmp	r3, #0
 8018bb0:	d022      	beq.n	8018bf8 <ip4_route+0x78>
 8018bb2:	68fb      	ldr	r3, [r7, #12]
 8018bb4:	3304      	adds	r3, #4
 8018bb6:	681b      	ldr	r3, [r3, #0]
 8018bb8:	2b00      	cmp	r3, #0
 8018bba:	d01d      	beq.n	8018bf8 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8018bbc:	687b      	ldr	r3, [r7, #4]
 8018bbe:	681a      	ldr	r2, [r3, #0]
 8018bc0:	68fb      	ldr	r3, [r7, #12]
 8018bc2:	3304      	adds	r3, #4
 8018bc4:	681b      	ldr	r3, [r3, #0]
 8018bc6:	405a      	eors	r2, r3
 8018bc8:	68fb      	ldr	r3, [r7, #12]
 8018bca:	3308      	adds	r3, #8
 8018bcc:	681b      	ldr	r3, [r3, #0]
 8018bce:	4013      	ands	r3, r2
 8018bd0:	2b00      	cmp	r3, #0
 8018bd2:	d101      	bne.n	8018bd8 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8018bd4:	68fb      	ldr	r3, [r7, #12]
 8018bd6:	e038      	b.n	8018c4a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8018bd8:	68fb      	ldr	r3, [r7, #12]
 8018bda:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018bde:	f003 0302 	and.w	r3, r3, #2
 8018be2:	2b00      	cmp	r3, #0
 8018be4:	d108      	bne.n	8018bf8 <ip4_route+0x78>
 8018be6:	687b      	ldr	r3, [r7, #4]
 8018be8:	681a      	ldr	r2, [r3, #0]
 8018bea:	68fb      	ldr	r3, [r7, #12]
 8018bec:	330c      	adds	r3, #12
 8018bee:	681b      	ldr	r3, [r3, #0]
 8018bf0:	429a      	cmp	r2, r3
 8018bf2:	d101      	bne.n	8018bf8 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8018bf4:	68fb      	ldr	r3, [r7, #12]
 8018bf6:	e028      	b.n	8018c4a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8018bf8:	68fb      	ldr	r3, [r7, #12]
 8018bfa:	681b      	ldr	r3, [r3, #0]
 8018bfc:	60fb      	str	r3, [r7, #12]
 8018bfe:	68fb      	ldr	r3, [r7, #12]
 8018c00:	2b00      	cmp	r3, #0
 8018c02:	d1c5      	bne.n	8018b90 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018c04:	4b15      	ldr	r3, [pc, #84]	@ (8018c5c <ip4_route+0xdc>)
 8018c06:	681b      	ldr	r3, [r3, #0]
 8018c08:	2b00      	cmp	r3, #0
 8018c0a:	d01a      	beq.n	8018c42 <ip4_route+0xc2>
 8018c0c:	4b13      	ldr	r3, [pc, #76]	@ (8018c5c <ip4_route+0xdc>)
 8018c0e:	681b      	ldr	r3, [r3, #0]
 8018c10:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018c14:	f003 0301 	and.w	r3, r3, #1
 8018c18:	2b00      	cmp	r3, #0
 8018c1a:	d012      	beq.n	8018c42 <ip4_route+0xc2>
 8018c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8018c5c <ip4_route+0xdc>)
 8018c1e:	681b      	ldr	r3, [r3, #0]
 8018c20:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018c24:	f003 0304 	and.w	r3, r3, #4
 8018c28:	2b00      	cmp	r3, #0
 8018c2a:	d00a      	beq.n	8018c42 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8018c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8018c5c <ip4_route+0xdc>)
 8018c2e:	681b      	ldr	r3, [r3, #0]
 8018c30:	3304      	adds	r3, #4
 8018c32:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8018c34:	2b00      	cmp	r3, #0
 8018c36:	d004      	beq.n	8018c42 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8018c38:	687b      	ldr	r3, [r7, #4]
 8018c3a:	681b      	ldr	r3, [r3, #0]
 8018c3c:	b2db      	uxtb	r3, r3
 8018c3e:	2b7f      	cmp	r3, #127	@ 0x7f
 8018c40:	d101      	bne.n	8018c46 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8018c42:	2300      	movs	r3, #0
 8018c44:	e001      	b.n	8018c4a <ip4_route+0xca>
  }

  return netif_default;
 8018c46:	4b05      	ldr	r3, [pc, #20]	@ (8018c5c <ip4_route+0xdc>)
 8018c48:	681b      	ldr	r3, [r3, #0]
}
 8018c4a:	4618      	mov	r0, r3
 8018c4c:	3714      	adds	r7, #20
 8018c4e:	46bd      	mov	sp, r7
 8018c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c54:	4770      	bx	lr
 8018c56:	bf00      	nop
 8018c58:	24014b64 	.word	0x24014b64
 8018c5c:	24014b68 	.word	0x24014b68

08018c60 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8018c60:	b580      	push	{r7, lr}
 8018c62:	b082      	sub	sp, #8
 8018c64:	af00      	add	r7, sp, #0
 8018c66:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8018c68:	687b      	ldr	r3, [r7, #4]
 8018c6a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018c6e:	f003 0301 	and.w	r3, r3, #1
 8018c72:	b2db      	uxtb	r3, r3
 8018c74:	2b00      	cmp	r3, #0
 8018c76:	d016      	beq.n	8018ca6 <ip4_input_accept+0x46>
 8018c78:	687b      	ldr	r3, [r7, #4]
 8018c7a:	3304      	adds	r3, #4
 8018c7c:	681b      	ldr	r3, [r3, #0]
 8018c7e:	2b00      	cmp	r3, #0
 8018c80:	d011      	beq.n	8018ca6 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8018c82:	4b0b      	ldr	r3, [pc, #44]	@ (8018cb0 <ip4_input_accept+0x50>)
 8018c84:	695a      	ldr	r2, [r3, #20]
 8018c86:	687b      	ldr	r3, [r7, #4]
 8018c88:	3304      	adds	r3, #4
 8018c8a:	681b      	ldr	r3, [r3, #0]
 8018c8c:	429a      	cmp	r2, r3
 8018c8e:	d008      	beq.n	8018ca2 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8018c90:	4b07      	ldr	r3, [pc, #28]	@ (8018cb0 <ip4_input_accept+0x50>)
 8018c92:	695b      	ldr	r3, [r3, #20]
 8018c94:	6879      	ldr	r1, [r7, #4]
 8018c96:	4618      	mov	r0, r3
 8018c98:	f000 fa14 	bl	80190c4 <ip4_addr_isbroadcast_u32>
 8018c9c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8018c9e:	2b00      	cmp	r3, #0
 8018ca0:	d001      	beq.n	8018ca6 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8018ca2:	2301      	movs	r3, #1
 8018ca4:	e000      	b.n	8018ca8 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8018ca6:	2300      	movs	r3, #0
}
 8018ca8:	4618      	mov	r0, r3
 8018caa:	3708      	adds	r7, #8
 8018cac:	46bd      	mov	sp, r7
 8018cae:	bd80      	pop	{r7, pc}
 8018cb0:	2400e038 	.word	0x2400e038

08018cb4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8018cb4:	b580      	push	{r7, lr}
 8018cb6:	b086      	sub	sp, #24
 8018cb8:	af00      	add	r7, sp, #0
 8018cba:	6078      	str	r0, [r7, #4]
 8018cbc:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8018cbe:	687b      	ldr	r3, [r7, #4]
 8018cc0:	685b      	ldr	r3, [r3, #4]
 8018cc2:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8018cc4:	697b      	ldr	r3, [r7, #20]
 8018cc6:	781b      	ldrb	r3, [r3, #0]
 8018cc8:	091b      	lsrs	r3, r3, #4
 8018cca:	b2db      	uxtb	r3, r3
 8018ccc:	2b04      	cmp	r3, #4
 8018cce:	d004      	beq.n	8018cda <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8018cd0:	6878      	ldr	r0, [r7, #4]
 8018cd2:	f7f8 fafd 	bl	80112d0 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8018cd6:	2300      	movs	r3, #0
 8018cd8:	e113      	b.n	8018f02 <ip4_input+0x24e>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8018cda:	697b      	ldr	r3, [r7, #20]
 8018cdc:	781b      	ldrb	r3, [r3, #0]
 8018cde:	f003 030f 	and.w	r3, r3, #15
 8018ce2:	b2db      	uxtb	r3, r3
 8018ce4:	009b      	lsls	r3, r3, #2
 8018ce6:	b2db      	uxtb	r3, r3
 8018ce8:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8018cea:	697b      	ldr	r3, [r7, #20]
 8018cec:	885b      	ldrh	r3, [r3, #2]
 8018cee:	b29b      	uxth	r3, r3
 8018cf0:	4618      	mov	r0, r3
 8018cf2:	f7f6 fe3b 	bl	800f96c <lwip_htons>
 8018cf6:	4603      	mov	r3, r0
 8018cf8:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8018cfa:	687b      	ldr	r3, [r7, #4]
 8018cfc:	891b      	ldrh	r3, [r3, #8]
 8018cfe:	89ba      	ldrh	r2, [r7, #12]
 8018d00:	429a      	cmp	r2, r3
 8018d02:	d204      	bcs.n	8018d0e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8018d04:	89bb      	ldrh	r3, [r7, #12]
 8018d06:	4619      	mov	r1, r3
 8018d08:	6878      	ldr	r0, [r7, #4]
 8018d0a:	f7f8 f95b 	bl	8010fc4 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8018d0e:	687b      	ldr	r3, [r7, #4]
 8018d10:	895b      	ldrh	r3, [r3, #10]
 8018d12:	89fa      	ldrh	r2, [r7, #14]
 8018d14:	429a      	cmp	r2, r3
 8018d16:	d807      	bhi.n	8018d28 <ip4_input+0x74>
 8018d18:	687b      	ldr	r3, [r7, #4]
 8018d1a:	891b      	ldrh	r3, [r3, #8]
 8018d1c:	89ba      	ldrh	r2, [r7, #12]
 8018d1e:	429a      	cmp	r2, r3
 8018d20:	d802      	bhi.n	8018d28 <ip4_input+0x74>
 8018d22:	89fb      	ldrh	r3, [r7, #14]
 8018d24:	2b13      	cmp	r3, #19
 8018d26:	d804      	bhi.n	8018d32 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8018d28:	6878      	ldr	r0, [r7, #4]
 8018d2a:	f7f8 fad1 	bl	80112d0 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8018d2e:	2300      	movs	r3, #0
 8018d30:	e0e7      	b.n	8018f02 <ip4_input+0x24e>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8018d32:	697b      	ldr	r3, [r7, #20]
 8018d34:	691b      	ldr	r3, [r3, #16]
 8018d36:	4a75      	ldr	r2, [pc, #468]	@ (8018f0c <ip4_input+0x258>)
 8018d38:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8018d3a:	697b      	ldr	r3, [r7, #20]
 8018d3c:	68db      	ldr	r3, [r3, #12]
 8018d3e:	4a73      	ldr	r2, [pc, #460]	@ (8018f0c <ip4_input+0x258>)
 8018d40:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018d42:	4b72      	ldr	r3, [pc, #456]	@ (8018f0c <ip4_input+0x258>)
 8018d44:	695b      	ldr	r3, [r3, #20]
 8018d46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8018d4a:	2be0      	cmp	r3, #224	@ 0xe0
 8018d4c:	d112      	bne.n	8018d74 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8018d4e:	683b      	ldr	r3, [r7, #0]
 8018d50:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8018d54:	f003 0301 	and.w	r3, r3, #1
 8018d58:	b2db      	uxtb	r3, r3
 8018d5a:	2b00      	cmp	r3, #0
 8018d5c:	d007      	beq.n	8018d6e <ip4_input+0xba>
 8018d5e:	683b      	ldr	r3, [r7, #0]
 8018d60:	3304      	adds	r3, #4
 8018d62:	681b      	ldr	r3, [r3, #0]
 8018d64:	2b00      	cmp	r3, #0
 8018d66:	d002      	beq.n	8018d6e <ip4_input+0xba>
      netif = inp;
 8018d68:	683b      	ldr	r3, [r7, #0]
 8018d6a:	613b      	str	r3, [r7, #16]
 8018d6c:	e02a      	b.n	8018dc4 <ip4_input+0x110>
    } else {
      netif = NULL;
 8018d6e:	2300      	movs	r3, #0
 8018d70:	613b      	str	r3, [r7, #16]
 8018d72:	e027      	b.n	8018dc4 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8018d74:	6838      	ldr	r0, [r7, #0]
 8018d76:	f7ff ff73 	bl	8018c60 <ip4_input_accept>
 8018d7a:	4603      	mov	r3, r0
 8018d7c:	2b00      	cmp	r3, #0
 8018d7e:	d002      	beq.n	8018d86 <ip4_input+0xd2>
      netif = inp;
 8018d80:	683b      	ldr	r3, [r7, #0]
 8018d82:	613b      	str	r3, [r7, #16]
 8018d84:	e01e      	b.n	8018dc4 <ip4_input+0x110>
    } else {
      netif = NULL;
 8018d86:	2300      	movs	r3, #0
 8018d88:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8018d8a:	4b60      	ldr	r3, [pc, #384]	@ (8018f0c <ip4_input+0x258>)
 8018d8c:	695b      	ldr	r3, [r3, #20]
 8018d8e:	b2db      	uxtb	r3, r3
 8018d90:	2b7f      	cmp	r3, #127	@ 0x7f
 8018d92:	d017      	beq.n	8018dc4 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8018d94:	4b5e      	ldr	r3, [pc, #376]	@ (8018f10 <ip4_input+0x25c>)
 8018d96:	681b      	ldr	r3, [r3, #0]
 8018d98:	613b      	str	r3, [r7, #16]
 8018d9a:	e00e      	b.n	8018dba <ip4_input+0x106>
          if (netif == inp) {
 8018d9c:	693a      	ldr	r2, [r7, #16]
 8018d9e:	683b      	ldr	r3, [r7, #0]
 8018da0:	429a      	cmp	r2, r3
 8018da2:	d006      	beq.n	8018db2 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8018da4:	6938      	ldr	r0, [r7, #16]
 8018da6:	f7ff ff5b 	bl	8018c60 <ip4_input_accept>
 8018daa:	4603      	mov	r3, r0
 8018dac:	2b00      	cmp	r3, #0
 8018dae:	d108      	bne.n	8018dc2 <ip4_input+0x10e>
 8018db0:	e000      	b.n	8018db4 <ip4_input+0x100>
            continue;
 8018db2:	bf00      	nop
        NETIF_FOREACH(netif) {
 8018db4:	693b      	ldr	r3, [r7, #16]
 8018db6:	681b      	ldr	r3, [r3, #0]
 8018db8:	613b      	str	r3, [r7, #16]
 8018dba:	693b      	ldr	r3, [r7, #16]
 8018dbc:	2b00      	cmp	r3, #0
 8018dbe:	d1ed      	bne.n	8018d9c <ip4_input+0xe8>
 8018dc0:	e000      	b.n	8018dc4 <ip4_input+0x110>
            break;
 8018dc2:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8018dc4:	4b51      	ldr	r3, [pc, #324]	@ (8018f0c <ip4_input+0x258>)
 8018dc6:	691b      	ldr	r3, [r3, #16]
 8018dc8:	6839      	ldr	r1, [r7, #0]
 8018dca:	4618      	mov	r0, r3
 8018dcc:	f000 f97a 	bl	80190c4 <ip4_addr_isbroadcast_u32>
 8018dd0:	4603      	mov	r3, r0
 8018dd2:	2b00      	cmp	r3, #0
 8018dd4:	d105      	bne.n	8018de2 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8018dd6:	4b4d      	ldr	r3, [pc, #308]	@ (8018f0c <ip4_input+0x258>)
 8018dd8:	691b      	ldr	r3, [r3, #16]
 8018dda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8018dde:	2be0      	cmp	r3, #224	@ 0xe0
 8018de0:	d104      	bne.n	8018dec <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8018de2:	6878      	ldr	r0, [r7, #4]
 8018de4:	f7f8 fa74 	bl	80112d0 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8018de8:	2300      	movs	r3, #0
 8018dea:	e08a      	b.n	8018f02 <ip4_input+0x24e>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8018dec:	693b      	ldr	r3, [r7, #16]
 8018dee:	2b00      	cmp	r3, #0
 8018df0:	d104      	bne.n	8018dfc <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8018df2:	6878      	ldr	r0, [r7, #4]
 8018df4:	f7f8 fa6c 	bl	80112d0 <pbuf_free>
    return ERR_OK;
 8018df8:	2300      	movs	r3, #0
 8018dfa:	e082      	b.n	8018f02 <ip4_input+0x24e>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8018dfc:	697b      	ldr	r3, [r7, #20]
 8018dfe:	88db      	ldrh	r3, [r3, #6]
 8018e00:	b29b      	uxth	r3, r3
 8018e02:	461a      	mov	r2, r3
 8018e04:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8018e08:	4013      	ands	r3, r2
 8018e0a:	2b00      	cmp	r3, #0
 8018e0c:	d00b      	beq.n	8018e26 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8018e0e:	6878      	ldr	r0, [r7, #4]
 8018e10:	f000 fc9e 	bl	8019750 <ip4_reass>
 8018e14:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8018e16:	687b      	ldr	r3, [r7, #4]
 8018e18:	2b00      	cmp	r3, #0
 8018e1a:	d101      	bne.n	8018e20 <ip4_input+0x16c>
      return ERR_OK;
 8018e1c:	2300      	movs	r3, #0
 8018e1e:	e070      	b.n	8018f02 <ip4_input+0x24e>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8018e20:	687b      	ldr	r3, [r7, #4]
 8018e22:	685b      	ldr	r3, [r3, #4]
 8018e24:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8018e26:	4a39      	ldr	r2, [pc, #228]	@ (8018f0c <ip4_input+0x258>)
 8018e28:	693b      	ldr	r3, [r7, #16]
 8018e2a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8018e2c:	4a37      	ldr	r2, [pc, #220]	@ (8018f0c <ip4_input+0x258>)
 8018e2e:	683b      	ldr	r3, [r7, #0]
 8018e30:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8018e32:	4a36      	ldr	r2, [pc, #216]	@ (8018f0c <ip4_input+0x258>)
 8018e34:	697b      	ldr	r3, [r7, #20]
 8018e36:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8018e38:	697b      	ldr	r3, [r7, #20]
 8018e3a:	781b      	ldrb	r3, [r3, #0]
 8018e3c:	f003 030f 	and.w	r3, r3, #15
 8018e40:	b2db      	uxtb	r3, r3
 8018e42:	009b      	lsls	r3, r3, #2
 8018e44:	b2db      	uxtb	r3, r3
 8018e46:	461a      	mov	r2, r3
 8018e48:	4b30      	ldr	r3, [pc, #192]	@ (8018f0c <ip4_input+0x258>)
 8018e4a:	819a      	strh	r2, [r3, #12]

#if LWIP_RAW
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
 8018e4c:	6839      	ldr	r1, [r7, #0]
 8018e4e:	6878      	ldr	r0, [r7, #4]
 8018e50:	f7f8 fd22 	bl	8011898 <raw_input>
 8018e54:	4603      	mov	r3, r0
 8018e56:	72fb      	strb	r3, [r7, #11]
  if (raw_status != RAW_INPUT_EATEN)
 8018e58:	7afb      	ldrb	r3, [r7, #11]
 8018e5a:	2b01      	cmp	r3, #1
 8018e5c:	d03e      	beq.n	8018edc <ip4_input+0x228>
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8018e5e:	89fb      	ldrh	r3, [r7, #14]
 8018e60:	4619      	mov	r1, r3
 8018e62:	6878      	ldr	r0, [r7, #4]
 8018e64:	f7f8 f9ae 	bl	80111c4 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8018e68:	697b      	ldr	r3, [r7, #20]
 8018e6a:	7a5b      	ldrb	r3, [r3, #9]
 8018e6c:	2b11      	cmp	r3, #17
 8018e6e:	d006      	beq.n	8018e7e <ip4_input+0x1ca>
 8018e70:	2b11      	cmp	r3, #17
 8018e72:	dc13      	bgt.n	8018e9c <ip4_input+0x1e8>
 8018e74:	2b01      	cmp	r3, #1
 8018e76:	d00c      	beq.n	8018e92 <ip4_input+0x1de>
 8018e78:	2b06      	cmp	r3, #6
 8018e7a:	d005      	beq.n	8018e88 <ip4_input+0x1d4>
 8018e7c:	e00e      	b.n	8018e9c <ip4_input+0x1e8>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8018e7e:	6839      	ldr	r1, [r7, #0]
 8018e80:	6878      	ldr	r0, [r7, #4]
 8018e82:	f7fe f941 	bl	8017108 <udp_input>
        break;
 8018e86:	e029      	b.n	8018edc <ip4_input+0x228>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8018e88:	6839      	ldr	r1, [r7, #0]
 8018e8a:	6878      	ldr	r0, [r7, #4]
 8018e8c:	f7fa f956 	bl	801313c <tcp_input>
        break;
 8018e90:	e024      	b.n	8018edc <ip4_input+0x228>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8018e92:	6839      	ldr	r1, [r7, #0]
 8018e94:	6878      	ldr	r0, [r7, #4]
 8018e96:	f7ff fcbf 	bl	8018818 <icmp_input>
        break;
 8018e9a:	e01f      	b.n	8018edc <ip4_input+0x228>
        igmp_input(p, inp, ip4_current_dest_addr());
        break;
#endif /* LWIP_IGMP */
      default:
#if LWIP_RAW
        if (raw_status == RAW_INPUT_DELIVERED) {
 8018e9c:	7afb      	ldrb	r3, [r7, #11]
 8018e9e:	2b02      	cmp	r3, #2
 8018ea0:	d018      	beq.n	8018ed4 <ip4_input+0x220>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8018ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8018f0c <ip4_input+0x258>)
 8018ea4:	695b      	ldr	r3, [r3, #20]
 8018ea6:	6939      	ldr	r1, [r7, #16]
 8018ea8:	4618      	mov	r0, r3
 8018eaa:	f000 f90b 	bl	80190c4 <ip4_addr_isbroadcast_u32>
 8018eae:	4603      	mov	r3, r0
 8018eb0:	2b00      	cmp	r3, #0
 8018eb2:	d10f      	bne.n	8018ed4 <ip4_input+0x220>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8018eb4:	4b15      	ldr	r3, [pc, #84]	@ (8018f0c <ip4_input+0x258>)
 8018eb6:	695b      	ldr	r3, [r3, #20]
 8018eb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8018ebc:	2be0      	cmp	r3, #224	@ 0xe0
 8018ebe:	d009      	beq.n	8018ed4 <ip4_input+0x220>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8018ec0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8018ec4:	4619      	mov	r1, r3
 8018ec6:	6878      	ldr	r0, [r7, #4]
 8018ec8:	f7f8 f9ef 	bl	80112aa <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8018ecc:	2102      	movs	r1, #2
 8018ece:	6878      	ldr	r0, [r7, #4]
 8018ed0:	f7ff fdc2 	bl	8018a58 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8018ed4:	6878      	ldr	r0, [r7, #4]
 8018ed6:	f7f8 f9fb 	bl	80112d0 <pbuf_free>
        break;
 8018eda:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8018edc:	4b0b      	ldr	r3, [pc, #44]	@ (8018f0c <ip4_input+0x258>)
 8018ede:	2200      	movs	r2, #0
 8018ee0:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8018ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8018f0c <ip4_input+0x258>)
 8018ee4:	2200      	movs	r2, #0
 8018ee6:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8018ee8:	4b08      	ldr	r3, [pc, #32]	@ (8018f0c <ip4_input+0x258>)
 8018eea:	2200      	movs	r2, #0
 8018eec:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8018eee:	4b07      	ldr	r3, [pc, #28]	@ (8018f0c <ip4_input+0x258>)
 8018ef0:	2200      	movs	r2, #0
 8018ef2:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8018ef4:	4b05      	ldr	r3, [pc, #20]	@ (8018f0c <ip4_input+0x258>)
 8018ef6:	2200      	movs	r2, #0
 8018ef8:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8018efa:	4b04      	ldr	r3, [pc, #16]	@ (8018f0c <ip4_input+0x258>)
 8018efc:	2200      	movs	r2, #0
 8018efe:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8018f00:	2300      	movs	r3, #0
}
 8018f02:	4618      	mov	r0, r3
 8018f04:	3718      	adds	r7, #24
 8018f06:	46bd      	mov	sp, r7
 8018f08:	bd80      	pop	{r7, pc}
 8018f0a:	bf00      	nop
 8018f0c:	2400e038 	.word	0x2400e038
 8018f10:	24014b64 	.word	0x24014b64

08018f14 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8018f14:	b580      	push	{r7, lr}
 8018f16:	b08a      	sub	sp, #40	@ 0x28
 8018f18:	af04      	add	r7, sp, #16
 8018f1a:	60f8      	str	r0, [r7, #12]
 8018f1c:	60b9      	str	r1, [r7, #8]
 8018f1e:	607a      	str	r2, [r7, #4]
 8018f20:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8018f22:	68bb      	ldr	r3, [r7, #8]
 8018f24:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8018f26:	687b      	ldr	r3, [r7, #4]
 8018f28:	2b00      	cmp	r3, #0
 8018f2a:	d009      	beq.n	8018f40 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8018f2c:	68bb      	ldr	r3, [r7, #8]
 8018f2e:	2b00      	cmp	r3, #0
 8018f30:	d003      	beq.n	8018f3a <ip4_output_if+0x26>
 8018f32:	68bb      	ldr	r3, [r7, #8]
 8018f34:	681b      	ldr	r3, [r3, #0]
 8018f36:	2b00      	cmp	r3, #0
 8018f38:	d102      	bne.n	8018f40 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8018f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018f3c:	3304      	adds	r3, #4
 8018f3e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8018f40:	78fa      	ldrb	r2, [r7, #3]
 8018f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018f44:	9302      	str	r3, [sp, #8]
 8018f46:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8018f4a:	9301      	str	r3, [sp, #4]
 8018f4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8018f50:	9300      	str	r3, [sp, #0]
 8018f52:	4613      	mov	r3, r2
 8018f54:	687a      	ldr	r2, [r7, #4]
 8018f56:	6979      	ldr	r1, [r7, #20]
 8018f58:	68f8      	ldr	r0, [r7, #12]
 8018f5a:	f000 f805 	bl	8018f68 <ip4_output_if_src>
 8018f5e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8018f60:	4618      	mov	r0, r3
 8018f62:	3718      	adds	r7, #24
 8018f64:	46bd      	mov	sp, r7
 8018f66:	bd80      	pop	{r7, pc}

08018f68 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8018f68:	b580      	push	{r7, lr}
 8018f6a:	b088      	sub	sp, #32
 8018f6c:	af00      	add	r7, sp, #0
 8018f6e:	60f8      	str	r0, [r7, #12]
 8018f70:	60b9      	str	r1, [r7, #8]
 8018f72:	607a      	str	r2, [r7, #4]
 8018f74:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8018f76:	68fb      	ldr	r3, [r7, #12]
 8018f78:	7b9b      	ldrb	r3, [r3, #14]
 8018f7a:	2b01      	cmp	r3, #1
 8018f7c:	d006      	beq.n	8018f8c <ip4_output_if_src+0x24>
 8018f7e:	4b4b      	ldr	r3, [pc, #300]	@ (80190ac <ip4_output_if_src+0x144>)
 8018f80:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8018f84:	494a      	ldr	r1, [pc, #296]	@ (80190b0 <ip4_output_if_src+0x148>)
 8018f86:	484b      	ldr	r0, [pc, #300]	@ (80190b4 <ip4_output_if_src+0x14c>)
 8018f88:	f001 f9e4 	bl	801a354 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8018f8c:	687b      	ldr	r3, [r7, #4]
 8018f8e:	2b00      	cmp	r3, #0
 8018f90:	d060      	beq.n	8019054 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8018f92:	2314      	movs	r3, #20
 8018f94:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8018f96:	2114      	movs	r1, #20
 8018f98:	68f8      	ldr	r0, [r7, #12]
 8018f9a:	f7f8 f903 	bl	80111a4 <pbuf_add_header>
 8018f9e:	4603      	mov	r3, r0
 8018fa0:	2b00      	cmp	r3, #0
 8018fa2:	d002      	beq.n	8018faa <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8018fa4:	f06f 0301 	mvn.w	r3, #1
 8018fa8:	e07c      	b.n	80190a4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8018faa:	68fb      	ldr	r3, [r7, #12]
 8018fac:	685b      	ldr	r3, [r3, #4]
 8018fae:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8018fb0:	68fb      	ldr	r3, [r7, #12]
 8018fb2:	895b      	ldrh	r3, [r3, #10]
 8018fb4:	2b13      	cmp	r3, #19
 8018fb6:	d806      	bhi.n	8018fc6 <ip4_output_if_src+0x5e>
 8018fb8:	4b3c      	ldr	r3, [pc, #240]	@ (80190ac <ip4_output_if_src+0x144>)
 8018fba:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8018fbe:	493e      	ldr	r1, [pc, #248]	@ (80190b8 <ip4_output_if_src+0x150>)
 8018fc0:	483c      	ldr	r0, [pc, #240]	@ (80190b4 <ip4_output_if_src+0x14c>)
 8018fc2:	f001 f9c7 	bl	801a354 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8018fc6:	69fb      	ldr	r3, [r7, #28]
 8018fc8:	78fa      	ldrb	r2, [r7, #3]
 8018fca:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8018fcc:	69fb      	ldr	r3, [r7, #28]
 8018fce:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8018fd2:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8018fd4:	687b      	ldr	r3, [r7, #4]
 8018fd6:	681a      	ldr	r2, [r3, #0]
 8018fd8:	69fb      	ldr	r3, [r7, #28]
 8018fda:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8018fdc:	8b7b      	ldrh	r3, [r7, #26]
 8018fde:	089b      	lsrs	r3, r3, #2
 8018fe0:	b29b      	uxth	r3, r3
 8018fe2:	b2db      	uxtb	r3, r3
 8018fe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018fe8:	b2da      	uxtb	r2, r3
 8018fea:	69fb      	ldr	r3, [r7, #28]
 8018fec:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8018fee:	69fb      	ldr	r3, [r7, #28]
 8018ff0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8018ff4:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8018ff6:	68fb      	ldr	r3, [r7, #12]
 8018ff8:	891b      	ldrh	r3, [r3, #8]
 8018ffa:	4618      	mov	r0, r3
 8018ffc:	f7f6 fcb6 	bl	800f96c <lwip_htons>
 8019000:	4603      	mov	r3, r0
 8019002:	461a      	mov	r2, r3
 8019004:	69fb      	ldr	r3, [r7, #28]
 8019006:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8019008:	69fb      	ldr	r3, [r7, #28]
 801900a:	2200      	movs	r2, #0
 801900c:	719a      	strb	r2, [r3, #6]
 801900e:	2200      	movs	r2, #0
 8019010:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8019012:	4b2a      	ldr	r3, [pc, #168]	@ (80190bc <ip4_output_if_src+0x154>)
 8019014:	881b      	ldrh	r3, [r3, #0]
 8019016:	4618      	mov	r0, r3
 8019018:	f7f6 fca8 	bl	800f96c <lwip_htons>
 801901c:	4603      	mov	r3, r0
 801901e:	461a      	mov	r2, r3
 8019020:	69fb      	ldr	r3, [r7, #28]
 8019022:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8019024:	4b25      	ldr	r3, [pc, #148]	@ (80190bc <ip4_output_if_src+0x154>)
 8019026:	881b      	ldrh	r3, [r3, #0]
 8019028:	3301      	adds	r3, #1
 801902a:	b29a      	uxth	r2, r3
 801902c:	4b23      	ldr	r3, [pc, #140]	@ (80190bc <ip4_output_if_src+0x154>)
 801902e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8019030:	68bb      	ldr	r3, [r7, #8]
 8019032:	2b00      	cmp	r3, #0
 8019034:	d104      	bne.n	8019040 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8019036:	4b22      	ldr	r3, [pc, #136]	@ (80190c0 <ip4_output_if_src+0x158>)
 8019038:	681a      	ldr	r2, [r3, #0]
 801903a:	69fb      	ldr	r3, [r7, #28]
 801903c:	60da      	str	r2, [r3, #12]
 801903e:	e003      	b.n	8019048 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8019040:	68bb      	ldr	r3, [r7, #8]
 8019042:	681a      	ldr	r2, [r3, #0]
 8019044:	69fb      	ldr	r3, [r7, #28]
 8019046:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8019048:	69fb      	ldr	r3, [r7, #28]
 801904a:	2200      	movs	r2, #0
 801904c:	729a      	strb	r2, [r3, #10]
 801904e:	2200      	movs	r2, #0
 8019050:	72da      	strb	r2, [r3, #11]
 8019052:	e00f      	b.n	8019074 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8019054:	68fb      	ldr	r3, [r7, #12]
 8019056:	895b      	ldrh	r3, [r3, #10]
 8019058:	2b13      	cmp	r3, #19
 801905a:	d802      	bhi.n	8019062 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801905c:	f06f 0301 	mvn.w	r3, #1
 8019060:	e020      	b.n	80190a4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8019062:	68fb      	ldr	r3, [r7, #12]
 8019064:	685b      	ldr	r3, [r3, #4]
 8019066:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8019068:	69fb      	ldr	r3, [r7, #28]
 801906a:	691b      	ldr	r3, [r3, #16]
 801906c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801906e:	f107 0314 	add.w	r3, r7, #20
 8019072:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8019074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019076:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8019078:	2b00      	cmp	r3, #0
 801907a:	d00c      	beq.n	8019096 <ip4_output_if_src+0x12e>
 801907c:	68fb      	ldr	r3, [r7, #12]
 801907e:	891a      	ldrh	r2, [r3, #8]
 8019080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019082:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8019084:	429a      	cmp	r2, r3
 8019086:	d906      	bls.n	8019096 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8019088:	687a      	ldr	r2, [r7, #4]
 801908a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801908c:	68f8      	ldr	r0, [r7, #12]
 801908e:	f000 fd53 	bl	8019b38 <ip4_frag>
 8019092:	4603      	mov	r3, r0
 8019094:	e006      	b.n	80190a4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8019096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019098:	695b      	ldr	r3, [r3, #20]
 801909a:	687a      	ldr	r2, [r7, #4]
 801909c:	68f9      	ldr	r1, [r7, #12]
 801909e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80190a0:	4798      	blx	r3
 80190a2:	4603      	mov	r3, r0
}
 80190a4:	4618      	mov	r0, r3
 80190a6:	3720      	adds	r7, #32
 80190a8:	46bd      	mov	sp, r7
 80190aa:	bd80      	pop	{r7, pc}
 80190ac:	0801dad0 	.word	0x0801dad0
 80190b0:	0801db04 	.word	0x0801db04
 80190b4:	0801db10 	.word	0x0801db10
 80190b8:	0801db38 	.word	0x0801db38
 80190bc:	24014cc6 	.word	0x24014cc6
 80190c0:	0801dfb0 	.word	0x0801dfb0

080190c4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80190c4:	b480      	push	{r7}
 80190c6:	b085      	sub	sp, #20
 80190c8:	af00      	add	r7, sp, #0
 80190ca:	6078      	str	r0, [r7, #4]
 80190cc:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80190ce:	687b      	ldr	r3, [r7, #4]
 80190d0:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80190d2:	687b      	ldr	r3, [r7, #4]
 80190d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80190d8:	d002      	beq.n	80190e0 <ip4_addr_isbroadcast_u32+0x1c>
 80190da:	687b      	ldr	r3, [r7, #4]
 80190dc:	2b00      	cmp	r3, #0
 80190de:	d101      	bne.n	80190e4 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80190e0:	2301      	movs	r3, #1
 80190e2:	e02a      	b.n	801913a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80190e4:	683b      	ldr	r3, [r7, #0]
 80190e6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80190ea:	f003 0302 	and.w	r3, r3, #2
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	d101      	bne.n	80190f6 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 80190f2:	2300      	movs	r3, #0
 80190f4:	e021      	b.n	801913a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80190f6:	683b      	ldr	r3, [r7, #0]
 80190f8:	3304      	adds	r3, #4
 80190fa:	681b      	ldr	r3, [r3, #0]
 80190fc:	687a      	ldr	r2, [r7, #4]
 80190fe:	429a      	cmp	r2, r3
 8019100:	d101      	bne.n	8019106 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8019102:	2300      	movs	r3, #0
 8019104:	e019      	b.n	801913a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8019106:	68fa      	ldr	r2, [r7, #12]
 8019108:	683b      	ldr	r3, [r7, #0]
 801910a:	3304      	adds	r3, #4
 801910c:	681b      	ldr	r3, [r3, #0]
 801910e:	405a      	eors	r2, r3
 8019110:	683b      	ldr	r3, [r7, #0]
 8019112:	3308      	adds	r3, #8
 8019114:	681b      	ldr	r3, [r3, #0]
 8019116:	4013      	ands	r3, r2
 8019118:	2b00      	cmp	r3, #0
 801911a:	d10d      	bne.n	8019138 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801911c:	683b      	ldr	r3, [r7, #0]
 801911e:	3308      	adds	r3, #8
 8019120:	681b      	ldr	r3, [r3, #0]
 8019122:	43da      	mvns	r2, r3
 8019124:	687b      	ldr	r3, [r7, #4]
 8019126:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8019128:	683b      	ldr	r3, [r7, #0]
 801912a:	3308      	adds	r3, #8
 801912c:	681b      	ldr	r3, [r3, #0]
 801912e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8019130:	429a      	cmp	r2, r3
 8019132:	d101      	bne.n	8019138 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8019134:	2301      	movs	r3, #1
 8019136:	e000      	b.n	801913a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8019138:	2300      	movs	r3, #0
  }
}
 801913a:	4618      	mov	r0, r3
 801913c:	3714      	adds	r7, #20
 801913e:	46bd      	mov	sp, r7
 8019140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019144:	4770      	bx	lr
	...

08019148 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8019148:	b580      	push	{r7, lr}
 801914a:	b084      	sub	sp, #16
 801914c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801914e:	2300      	movs	r3, #0
 8019150:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8019152:	4b12      	ldr	r3, [pc, #72]	@ (801919c <ip_reass_tmr+0x54>)
 8019154:	681b      	ldr	r3, [r3, #0]
 8019156:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8019158:	e018      	b.n	801918c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801915a:	68fb      	ldr	r3, [r7, #12]
 801915c:	7fdb      	ldrb	r3, [r3, #31]
 801915e:	2b00      	cmp	r3, #0
 8019160:	d00b      	beq.n	801917a <ip_reass_tmr+0x32>
      r->timer--;
 8019162:	68fb      	ldr	r3, [r7, #12]
 8019164:	7fdb      	ldrb	r3, [r3, #31]
 8019166:	3b01      	subs	r3, #1
 8019168:	b2da      	uxtb	r2, r3
 801916a:	68fb      	ldr	r3, [r7, #12]
 801916c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801916e:	68fb      	ldr	r3, [r7, #12]
 8019170:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8019172:	68fb      	ldr	r3, [r7, #12]
 8019174:	681b      	ldr	r3, [r3, #0]
 8019176:	60fb      	str	r3, [r7, #12]
 8019178:	e008      	b.n	801918c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801917a:	68fb      	ldr	r3, [r7, #12]
 801917c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801917e:	68fb      	ldr	r3, [r7, #12]
 8019180:	681b      	ldr	r3, [r3, #0]
 8019182:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8019184:	68b9      	ldr	r1, [r7, #8]
 8019186:	6878      	ldr	r0, [r7, #4]
 8019188:	f000 f80a 	bl	80191a0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801918c:	68fb      	ldr	r3, [r7, #12]
 801918e:	2b00      	cmp	r3, #0
 8019190:	d1e3      	bne.n	801915a <ip_reass_tmr+0x12>
    }
  }
}
 8019192:	bf00      	nop
 8019194:	bf00      	nop
 8019196:	3710      	adds	r7, #16
 8019198:	46bd      	mov	sp, r7
 801919a:	bd80      	pop	{r7, pc}
 801919c:	24014cc8 	.word	0x24014cc8

080191a0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80191a0:	b580      	push	{r7, lr}
 80191a2:	b088      	sub	sp, #32
 80191a4:	af00      	add	r7, sp, #0
 80191a6:	6078      	str	r0, [r7, #4]
 80191a8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 80191aa:	2300      	movs	r3, #0
 80191ac:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80191ae:	683a      	ldr	r2, [r7, #0]
 80191b0:	687b      	ldr	r3, [r7, #4]
 80191b2:	429a      	cmp	r2, r3
 80191b4:	d105      	bne.n	80191c2 <ip_reass_free_complete_datagram+0x22>
 80191b6:	4b45      	ldr	r3, [pc, #276]	@ (80192cc <ip_reass_free_complete_datagram+0x12c>)
 80191b8:	22ab      	movs	r2, #171	@ 0xab
 80191ba:	4945      	ldr	r1, [pc, #276]	@ (80192d0 <ip_reass_free_complete_datagram+0x130>)
 80191bc:	4845      	ldr	r0, [pc, #276]	@ (80192d4 <ip_reass_free_complete_datagram+0x134>)
 80191be:	f001 f8c9 	bl	801a354 <iprintf>
  if (prev != NULL) {
 80191c2:	683b      	ldr	r3, [r7, #0]
 80191c4:	2b00      	cmp	r3, #0
 80191c6:	d00a      	beq.n	80191de <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80191c8:	683b      	ldr	r3, [r7, #0]
 80191ca:	681b      	ldr	r3, [r3, #0]
 80191cc:	687a      	ldr	r2, [r7, #4]
 80191ce:	429a      	cmp	r2, r3
 80191d0:	d005      	beq.n	80191de <ip_reass_free_complete_datagram+0x3e>
 80191d2:	4b3e      	ldr	r3, [pc, #248]	@ (80192cc <ip_reass_free_complete_datagram+0x12c>)
 80191d4:	22ad      	movs	r2, #173	@ 0xad
 80191d6:	4940      	ldr	r1, [pc, #256]	@ (80192d8 <ip_reass_free_complete_datagram+0x138>)
 80191d8:	483e      	ldr	r0, [pc, #248]	@ (80192d4 <ip_reass_free_complete_datagram+0x134>)
 80191da:	f001 f8bb 	bl	801a354 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80191de:	687b      	ldr	r3, [r7, #4]
 80191e0:	685b      	ldr	r3, [r3, #4]
 80191e2:	685b      	ldr	r3, [r3, #4]
 80191e4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80191e6:	697b      	ldr	r3, [r7, #20]
 80191e8:	889b      	ldrh	r3, [r3, #4]
 80191ea:	b29b      	uxth	r3, r3
 80191ec:	2b00      	cmp	r3, #0
 80191ee:	d12a      	bne.n	8019246 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 80191f0:	687b      	ldr	r3, [r7, #4]
 80191f2:	685b      	ldr	r3, [r3, #4]
 80191f4:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80191f6:	697b      	ldr	r3, [r7, #20]
 80191f8:	681a      	ldr	r2, [r3, #0]
 80191fa:	687b      	ldr	r3, [r7, #4]
 80191fc:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80191fe:	69bb      	ldr	r3, [r7, #24]
 8019200:	6858      	ldr	r0, [r3, #4]
 8019202:	687b      	ldr	r3, [r7, #4]
 8019204:	3308      	adds	r3, #8
 8019206:	2214      	movs	r2, #20
 8019208:	4619      	mov	r1, r3
 801920a:	f001 f9dc 	bl	801a5c6 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801920e:	2101      	movs	r1, #1
 8019210:	69b8      	ldr	r0, [r7, #24]
 8019212:	f7ff fc31 	bl	8018a78 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8019216:	69b8      	ldr	r0, [r7, #24]
 8019218:	f7f8 f8e8 	bl	80113ec <pbuf_clen>
 801921c:	4603      	mov	r3, r0
 801921e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8019220:	8bfa      	ldrh	r2, [r7, #30]
 8019222:	8a7b      	ldrh	r3, [r7, #18]
 8019224:	4413      	add	r3, r2
 8019226:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801922a:	db05      	blt.n	8019238 <ip_reass_free_complete_datagram+0x98>
 801922c:	4b27      	ldr	r3, [pc, #156]	@ (80192cc <ip_reass_free_complete_datagram+0x12c>)
 801922e:	22bc      	movs	r2, #188	@ 0xbc
 8019230:	492a      	ldr	r1, [pc, #168]	@ (80192dc <ip_reass_free_complete_datagram+0x13c>)
 8019232:	4828      	ldr	r0, [pc, #160]	@ (80192d4 <ip_reass_free_complete_datagram+0x134>)
 8019234:	f001 f88e 	bl	801a354 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8019238:	8bfa      	ldrh	r2, [r7, #30]
 801923a:	8a7b      	ldrh	r3, [r7, #18]
 801923c:	4413      	add	r3, r2
 801923e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8019240:	69b8      	ldr	r0, [r7, #24]
 8019242:	f7f8 f845 	bl	80112d0 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8019246:	687b      	ldr	r3, [r7, #4]
 8019248:	685b      	ldr	r3, [r3, #4]
 801924a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801924c:	e01f      	b.n	801928e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801924e:	69bb      	ldr	r3, [r7, #24]
 8019250:	685b      	ldr	r3, [r3, #4]
 8019252:	617b      	str	r3, [r7, #20]
    pcur = p;
 8019254:	69bb      	ldr	r3, [r7, #24]
 8019256:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8019258:	697b      	ldr	r3, [r7, #20]
 801925a:	681b      	ldr	r3, [r3, #0]
 801925c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801925e:	68f8      	ldr	r0, [r7, #12]
 8019260:	f7f8 f8c4 	bl	80113ec <pbuf_clen>
 8019264:	4603      	mov	r3, r0
 8019266:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8019268:	8bfa      	ldrh	r2, [r7, #30]
 801926a:	8a7b      	ldrh	r3, [r7, #18]
 801926c:	4413      	add	r3, r2
 801926e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8019272:	db05      	blt.n	8019280 <ip_reass_free_complete_datagram+0xe0>
 8019274:	4b15      	ldr	r3, [pc, #84]	@ (80192cc <ip_reass_free_complete_datagram+0x12c>)
 8019276:	22cc      	movs	r2, #204	@ 0xcc
 8019278:	4918      	ldr	r1, [pc, #96]	@ (80192dc <ip_reass_free_complete_datagram+0x13c>)
 801927a:	4816      	ldr	r0, [pc, #88]	@ (80192d4 <ip_reass_free_complete_datagram+0x134>)
 801927c:	f001 f86a 	bl	801a354 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8019280:	8bfa      	ldrh	r2, [r7, #30]
 8019282:	8a7b      	ldrh	r3, [r7, #18]
 8019284:	4413      	add	r3, r2
 8019286:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8019288:	68f8      	ldr	r0, [r7, #12]
 801928a:	f7f8 f821 	bl	80112d0 <pbuf_free>
  while (p != NULL) {
 801928e:	69bb      	ldr	r3, [r7, #24]
 8019290:	2b00      	cmp	r3, #0
 8019292:	d1dc      	bne.n	801924e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8019294:	6839      	ldr	r1, [r7, #0]
 8019296:	6878      	ldr	r0, [r7, #4]
 8019298:	f000 f8c2 	bl	8019420 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801929c:	4b10      	ldr	r3, [pc, #64]	@ (80192e0 <ip_reass_free_complete_datagram+0x140>)
 801929e:	881b      	ldrh	r3, [r3, #0]
 80192a0:	8bfa      	ldrh	r2, [r7, #30]
 80192a2:	429a      	cmp	r2, r3
 80192a4:	d905      	bls.n	80192b2 <ip_reass_free_complete_datagram+0x112>
 80192a6:	4b09      	ldr	r3, [pc, #36]	@ (80192cc <ip_reass_free_complete_datagram+0x12c>)
 80192a8:	22d2      	movs	r2, #210	@ 0xd2
 80192aa:	490e      	ldr	r1, [pc, #56]	@ (80192e4 <ip_reass_free_complete_datagram+0x144>)
 80192ac:	4809      	ldr	r0, [pc, #36]	@ (80192d4 <ip_reass_free_complete_datagram+0x134>)
 80192ae:	f001 f851 	bl	801a354 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80192b2:	4b0b      	ldr	r3, [pc, #44]	@ (80192e0 <ip_reass_free_complete_datagram+0x140>)
 80192b4:	881a      	ldrh	r2, [r3, #0]
 80192b6:	8bfb      	ldrh	r3, [r7, #30]
 80192b8:	1ad3      	subs	r3, r2, r3
 80192ba:	b29a      	uxth	r2, r3
 80192bc:	4b08      	ldr	r3, [pc, #32]	@ (80192e0 <ip_reass_free_complete_datagram+0x140>)
 80192be:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80192c0:	8bfb      	ldrh	r3, [r7, #30]
}
 80192c2:	4618      	mov	r0, r3
 80192c4:	3720      	adds	r7, #32
 80192c6:	46bd      	mov	sp, r7
 80192c8:	bd80      	pop	{r7, pc}
 80192ca:	bf00      	nop
 80192cc:	0801db68 	.word	0x0801db68
 80192d0:	0801dba4 	.word	0x0801dba4
 80192d4:	0801dbb0 	.word	0x0801dbb0
 80192d8:	0801dbd8 	.word	0x0801dbd8
 80192dc:	0801dbec 	.word	0x0801dbec
 80192e0:	24014ccc 	.word	0x24014ccc
 80192e4:	0801dc0c 	.word	0x0801dc0c

080192e8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80192e8:	b580      	push	{r7, lr}
 80192ea:	b08a      	sub	sp, #40	@ 0x28
 80192ec:	af00      	add	r7, sp, #0
 80192ee:	6078      	str	r0, [r7, #4]
 80192f0:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80192f2:	2300      	movs	r3, #0
 80192f4:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80192f6:	2300      	movs	r3, #0
 80192f8:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80192fa:	2300      	movs	r3, #0
 80192fc:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80192fe:	2300      	movs	r3, #0
 8019300:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8019302:	2300      	movs	r3, #0
 8019304:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8019306:	4b28      	ldr	r3, [pc, #160]	@ (80193a8 <ip_reass_remove_oldest_datagram+0xc0>)
 8019308:	681b      	ldr	r3, [r3, #0]
 801930a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801930c:	e030      	b.n	8019370 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801930e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019310:	695a      	ldr	r2, [r3, #20]
 8019312:	687b      	ldr	r3, [r7, #4]
 8019314:	68db      	ldr	r3, [r3, #12]
 8019316:	429a      	cmp	r2, r3
 8019318:	d10c      	bne.n	8019334 <ip_reass_remove_oldest_datagram+0x4c>
 801931a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801931c:	699a      	ldr	r2, [r3, #24]
 801931e:	687b      	ldr	r3, [r7, #4]
 8019320:	691b      	ldr	r3, [r3, #16]
 8019322:	429a      	cmp	r2, r3
 8019324:	d106      	bne.n	8019334 <ip_reass_remove_oldest_datagram+0x4c>
 8019326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019328:	899a      	ldrh	r2, [r3, #12]
 801932a:	687b      	ldr	r3, [r7, #4]
 801932c:	889b      	ldrh	r3, [r3, #4]
 801932e:	b29b      	uxth	r3, r3
 8019330:	429a      	cmp	r2, r3
 8019332:	d014      	beq.n	801935e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8019334:	693b      	ldr	r3, [r7, #16]
 8019336:	3301      	adds	r3, #1
 8019338:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801933a:	6a3b      	ldr	r3, [r7, #32]
 801933c:	2b00      	cmp	r3, #0
 801933e:	d104      	bne.n	801934a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8019340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019342:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8019344:	69fb      	ldr	r3, [r7, #28]
 8019346:	61bb      	str	r3, [r7, #24]
 8019348:	e009      	b.n	801935e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801934a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801934c:	7fda      	ldrb	r2, [r3, #31]
 801934e:	6a3b      	ldr	r3, [r7, #32]
 8019350:	7fdb      	ldrb	r3, [r3, #31]
 8019352:	429a      	cmp	r2, r3
 8019354:	d803      	bhi.n	801935e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8019356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019358:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801935a:	69fb      	ldr	r3, [r7, #28]
 801935c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801935e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019360:	681b      	ldr	r3, [r3, #0]
 8019362:	2b00      	cmp	r3, #0
 8019364:	d001      	beq.n	801936a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8019366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019368:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801936a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801936c:	681b      	ldr	r3, [r3, #0]
 801936e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8019370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019372:	2b00      	cmp	r3, #0
 8019374:	d1cb      	bne.n	801930e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8019376:	6a3b      	ldr	r3, [r7, #32]
 8019378:	2b00      	cmp	r3, #0
 801937a:	d008      	beq.n	801938e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801937c:	69b9      	ldr	r1, [r7, #24]
 801937e:	6a38      	ldr	r0, [r7, #32]
 8019380:	f7ff ff0e 	bl	80191a0 <ip_reass_free_complete_datagram>
 8019384:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8019386:	697a      	ldr	r2, [r7, #20]
 8019388:	68fb      	ldr	r3, [r7, #12]
 801938a:	4413      	add	r3, r2
 801938c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801938e:	697a      	ldr	r2, [r7, #20]
 8019390:	683b      	ldr	r3, [r7, #0]
 8019392:	429a      	cmp	r2, r3
 8019394:	da02      	bge.n	801939c <ip_reass_remove_oldest_datagram+0xb4>
 8019396:	693b      	ldr	r3, [r7, #16]
 8019398:	2b01      	cmp	r3, #1
 801939a:	dcac      	bgt.n	80192f6 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801939c:	697b      	ldr	r3, [r7, #20]
}
 801939e:	4618      	mov	r0, r3
 80193a0:	3728      	adds	r7, #40	@ 0x28
 80193a2:	46bd      	mov	sp, r7
 80193a4:	bd80      	pop	{r7, pc}
 80193a6:	bf00      	nop
 80193a8:	24014cc8 	.word	0x24014cc8

080193ac <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80193ac:	b580      	push	{r7, lr}
 80193ae:	b084      	sub	sp, #16
 80193b0:	af00      	add	r7, sp, #0
 80193b2:	6078      	str	r0, [r7, #4]
 80193b4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80193b6:	2005      	movs	r0, #5
 80193b8:	f7f7 f868 	bl	801048c <memp_malloc>
 80193bc:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80193be:	68fb      	ldr	r3, [r7, #12]
 80193c0:	2b00      	cmp	r3, #0
 80193c2:	d110      	bne.n	80193e6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80193c4:	6839      	ldr	r1, [r7, #0]
 80193c6:	6878      	ldr	r0, [r7, #4]
 80193c8:	f7ff ff8e 	bl	80192e8 <ip_reass_remove_oldest_datagram>
 80193cc:	4602      	mov	r2, r0
 80193ce:	683b      	ldr	r3, [r7, #0]
 80193d0:	4293      	cmp	r3, r2
 80193d2:	dc03      	bgt.n	80193dc <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80193d4:	2005      	movs	r0, #5
 80193d6:	f7f7 f859 	bl	801048c <memp_malloc>
 80193da:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80193dc:	68fb      	ldr	r3, [r7, #12]
 80193de:	2b00      	cmp	r3, #0
 80193e0:	d101      	bne.n	80193e6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80193e2:	2300      	movs	r3, #0
 80193e4:	e016      	b.n	8019414 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80193e6:	2220      	movs	r2, #32
 80193e8:	2100      	movs	r1, #0
 80193ea:	68f8      	ldr	r0, [r7, #12]
 80193ec:	f001 f817 	bl	801a41e <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80193f0:	68fb      	ldr	r3, [r7, #12]
 80193f2:	220f      	movs	r2, #15
 80193f4:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80193f6:	4b09      	ldr	r3, [pc, #36]	@ (801941c <ip_reass_enqueue_new_datagram+0x70>)
 80193f8:	681a      	ldr	r2, [r3, #0]
 80193fa:	68fb      	ldr	r3, [r7, #12]
 80193fc:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80193fe:	4a07      	ldr	r2, [pc, #28]	@ (801941c <ip_reass_enqueue_new_datagram+0x70>)
 8019400:	68fb      	ldr	r3, [r7, #12]
 8019402:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8019404:	68fb      	ldr	r3, [r7, #12]
 8019406:	3308      	adds	r3, #8
 8019408:	2214      	movs	r2, #20
 801940a:	6879      	ldr	r1, [r7, #4]
 801940c:	4618      	mov	r0, r3
 801940e:	f001 f8da 	bl	801a5c6 <memcpy>
  return ipr;
 8019412:	68fb      	ldr	r3, [r7, #12]
}
 8019414:	4618      	mov	r0, r3
 8019416:	3710      	adds	r7, #16
 8019418:	46bd      	mov	sp, r7
 801941a:	bd80      	pop	{r7, pc}
 801941c:	24014cc8 	.word	0x24014cc8

08019420 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8019420:	b580      	push	{r7, lr}
 8019422:	b082      	sub	sp, #8
 8019424:	af00      	add	r7, sp, #0
 8019426:	6078      	str	r0, [r7, #4]
 8019428:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801942a:	4b10      	ldr	r3, [pc, #64]	@ (801946c <ip_reass_dequeue_datagram+0x4c>)
 801942c:	681b      	ldr	r3, [r3, #0]
 801942e:	687a      	ldr	r2, [r7, #4]
 8019430:	429a      	cmp	r2, r3
 8019432:	d104      	bne.n	801943e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8019434:	687b      	ldr	r3, [r7, #4]
 8019436:	681b      	ldr	r3, [r3, #0]
 8019438:	4a0c      	ldr	r2, [pc, #48]	@ (801946c <ip_reass_dequeue_datagram+0x4c>)
 801943a:	6013      	str	r3, [r2, #0]
 801943c:	e00d      	b.n	801945a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801943e:	683b      	ldr	r3, [r7, #0]
 8019440:	2b00      	cmp	r3, #0
 8019442:	d106      	bne.n	8019452 <ip_reass_dequeue_datagram+0x32>
 8019444:	4b0a      	ldr	r3, [pc, #40]	@ (8019470 <ip_reass_dequeue_datagram+0x50>)
 8019446:	f240 1245 	movw	r2, #325	@ 0x145
 801944a:	490a      	ldr	r1, [pc, #40]	@ (8019474 <ip_reass_dequeue_datagram+0x54>)
 801944c:	480a      	ldr	r0, [pc, #40]	@ (8019478 <ip_reass_dequeue_datagram+0x58>)
 801944e:	f000 ff81 	bl	801a354 <iprintf>
    prev->next = ipr->next;
 8019452:	687b      	ldr	r3, [r7, #4]
 8019454:	681a      	ldr	r2, [r3, #0]
 8019456:	683b      	ldr	r3, [r7, #0]
 8019458:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801945a:	6879      	ldr	r1, [r7, #4]
 801945c:	2005      	movs	r0, #5
 801945e:	f7f7 f88b 	bl	8010578 <memp_free>
}
 8019462:	bf00      	nop
 8019464:	3708      	adds	r7, #8
 8019466:	46bd      	mov	sp, r7
 8019468:	bd80      	pop	{r7, pc}
 801946a:	bf00      	nop
 801946c:	24014cc8 	.word	0x24014cc8
 8019470:	0801db68 	.word	0x0801db68
 8019474:	0801dc30 	.word	0x0801dc30
 8019478:	0801dbb0 	.word	0x0801dbb0

0801947c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801947c:	b580      	push	{r7, lr}
 801947e:	b08c      	sub	sp, #48	@ 0x30
 8019480:	af00      	add	r7, sp, #0
 8019482:	60f8      	str	r0, [r7, #12]
 8019484:	60b9      	str	r1, [r7, #8]
 8019486:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8019488:	2300      	movs	r3, #0
 801948a:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801948c:	2301      	movs	r3, #1
 801948e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8019490:	68bb      	ldr	r3, [r7, #8]
 8019492:	685b      	ldr	r3, [r3, #4]
 8019494:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8019496:	69fb      	ldr	r3, [r7, #28]
 8019498:	885b      	ldrh	r3, [r3, #2]
 801949a:	b29b      	uxth	r3, r3
 801949c:	4618      	mov	r0, r3
 801949e:	f7f6 fa65 	bl	800f96c <lwip_htons>
 80194a2:	4603      	mov	r3, r0
 80194a4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80194a6:	69fb      	ldr	r3, [r7, #28]
 80194a8:	781b      	ldrb	r3, [r3, #0]
 80194aa:	f003 030f 	and.w	r3, r3, #15
 80194ae:	b2db      	uxtb	r3, r3
 80194b0:	009b      	lsls	r3, r3, #2
 80194b2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80194b4:	7e7b      	ldrb	r3, [r7, #25]
 80194b6:	b29b      	uxth	r3, r3
 80194b8:	8b7a      	ldrh	r2, [r7, #26]
 80194ba:	429a      	cmp	r2, r3
 80194bc:	d202      	bcs.n	80194c4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80194be:	f04f 33ff 	mov.w	r3, #4294967295
 80194c2:	e135      	b.n	8019730 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80194c4:	7e7b      	ldrb	r3, [r7, #25]
 80194c6:	b29b      	uxth	r3, r3
 80194c8:	8b7a      	ldrh	r2, [r7, #26]
 80194ca:	1ad3      	subs	r3, r2, r3
 80194cc:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80194ce:	69fb      	ldr	r3, [r7, #28]
 80194d0:	88db      	ldrh	r3, [r3, #6]
 80194d2:	b29b      	uxth	r3, r3
 80194d4:	4618      	mov	r0, r3
 80194d6:	f7f6 fa49 	bl	800f96c <lwip_htons>
 80194da:	4603      	mov	r3, r0
 80194dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80194e0:	b29b      	uxth	r3, r3
 80194e2:	00db      	lsls	r3, r3, #3
 80194e4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80194e6:	68bb      	ldr	r3, [r7, #8]
 80194e8:	685b      	ldr	r3, [r3, #4]
 80194ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 80194ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80194ee:	2200      	movs	r2, #0
 80194f0:	701a      	strb	r2, [r3, #0]
 80194f2:	2200      	movs	r2, #0
 80194f4:	705a      	strb	r2, [r3, #1]
 80194f6:	2200      	movs	r2, #0
 80194f8:	709a      	strb	r2, [r3, #2]
 80194fa:	2200      	movs	r2, #0
 80194fc:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80194fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019500:	8afa      	ldrh	r2, [r7, #22]
 8019502:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8019504:	8afa      	ldrh	r2, [r7, #22]
 8019506:	8b7b      	ldrh	r3, [r7, #26]
 8019508:	4413      	add	r3, r2
 801950a:	b29a      	uxth	r2, r3
 801950c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801950e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8019510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019512:	88db      	ldrh	r3, [r3, #6]
 8019514:	b29b      	uxth	r3, r3
 8019516:	8afa      	ldrh	r2, [r7, #22]
 8019518:	429a      	cmp	r2, r3
 801951a:	d902      	bls.n	8019522 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801951c:	f04f 33ff 	mov.w	r3, #4294967295
 8019520:	e106      	b.n	8019730 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8019522:	68fb      	ldr	r3, [r7, #12]
 8019524:	685b      	ldr	r3, [r3, #4]
 8019526:	627b      	str	r3, [r7, #36]	@ 0x24
 8019528:	e068      	b.n	80195fc <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801952a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801952c:	685b      	ldr	r3, [r3, #4]
 801952e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8019530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019532:	889b      	ldrh	r3, [r3, #4]
 8019534:	b29a      	uxth	r2, r3
 8019536:	693b      	ldr	r3, [r7, #16]
 8019538:	889b      	ldrh	r3, [r3, #4]
 801953a:	b29b      	uxth	r3, r3
 801953c:	429a      	cmp	r2, r3
 801953e:	d235      	bcs.n	80195ac <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8019540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019542:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019544:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8019546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019548:	2b00      	cmp	r3, #0
 801954a:	d020      	beq.n	801958e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801954c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801954e:	889b      	ldrh	r3, [r3, #4]
 8019550:	b29a      	uxth	r2, r3
 8019552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019554:	88db      	ldrh	r3, [r3, #6]
 8019556:	b29b      	uxth	r3, r3
 8019558:	429a      	cmp	r2, r3
 801955a:	d307      	bcc.n	801956c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801955c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801955e:	88db      	ldrh	r3, [r3, #6]
 8019560:	b29a      	uxth	r2, r3
 8019562:	693b      	ldr	r3, [r7, #16]
 8019564:	889b      	ldrh	r3, [r3, #4]
 8019566:	b29b      	uxth	r3, r3
 8019568:	429a      	cmp	r2, r3
 801956a:	d902      	bls.n	8019572 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801956c:	f04f 33ff 	mov.w	r3, #4294967295
 8019570:	e0de      	b.n	8019730 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8019572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019574:	68ba      	ldr	r2, [r7, #8]
 8019576:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8019578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801957a:	88db      	ldrh	r3, [r3, #6]
 801957c:	b29a      	uxth	r2, r3
 801957e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019580:	889b      	ldrh	r3, [r3, #4]
 8019582:	b29b      	uxth	r3, r3
 8019584:	429a      	cmp	r2, r3
 8019586:	d03d      	beq.n	8019604 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8019588:	2300      	movs	r3, #0
 801958a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801958c:	e03a      	b.n	8019604 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801958e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019590:	88db      	ldrh	r3, [r3, #6]
 8019592:	b29a      	uxth	r2, r3
 8019594:	693b      	ldr	r3, [r7, #16]
 8019596:	889b      	ldrh	r3, [r3, #4]
 8019598:	b29b      	uxth	r3, r3
 801959a:	429a      	cmp	r2, r3
 801959c:	d902      	bls.n	80195a4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801959e:	f04f 33ff 	mov.w	r3, #4294967295
 80195a2:	e0c5      	b.n	8019730 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80195a4:	68fb      	ldr	r3, [r7, #12]
 80195a6:	68ba      	ldr	r2, [r7, #8]
 80195a8:	605a      	str	r2, [r3, #4]
      break;
 80195aa:	e02b      	b.n	8019604 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80195ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80195ae:	889b      	ldrh	r3, [r3, #4]
 80195b0:	b29a      	uxth	r2, r3
 80195b2:	693b      	ldr	r3, [r7, #16]
 80195b4:	889b      	ldrh	r3, [r3, #4]
 80195b6:	b29b      	uxth	r3, r3
 80195b8:	429a      	cmp	r2, r3
 80195ba:	d102      	bne.n	80195c2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80195bc:	f04f 33ff 	mov.w	r3, #4294967295
 80195c0:	e0b6      	b.n	8019730 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80195c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80195c4:	889b      	ldrh	r3, [r3, #4]
 80195c6:	b29a      	uxth	r2, r3
 80195c8:	693b      	ldr	r3, [r7, #16]
 80195ca:	88db      	ldrh	r3, [r3, #6]
 80195cc:	b29b      	uxth	r3, r3
 80195ce:	429a      	cmp	r2, r3
 80195d0:	d202      	bcs.n	80195d8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80195d2:	f04f 33ff 	mov.w	r3, #4294967295
 80195d6:	e0ab      	b.n	8019730 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80195d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80195da:	2b00      	cmp	r3, #0
 80195dc:	d009      	beq.n	80195f2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80195de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80195e0:	88db      	ldrh	r3, [r3, #6]
 80195e2:	b29a      	uxth	r2, r3
 80195e4:	693b      	ldr	r3, [r7, #16]
 80195e6:	889b      	ldrh	r3, [r3, #4]
 80195e8:	b29b      	uxth	r3, r3
 80195ea:	429a      	cmp	r2, r3
 80195ec:	d001      	beq.n	80195f2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80195ee:	2300      	movs	r3, #0
 80195f0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80195f2:	693b      	ldr	r3, [r7, #16]
 80195f4:	681b      	ldr	r3, [r3, #0]
 80195f6:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 80195f8:	693b      	ldr	r3, [r7, #16]
 80195fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 80195fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80195fe:	2b00      	cmp	r3, #0
 8019600:	d193      	bne.n	801952a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8019602:	e000      	b.n	8019606 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8019604:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8019606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019608:	2b00      	cmp	r3, #0
 801960a:	d12d      	bne.n	8019668 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801960c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801960e:	2b00      	cmp	r3, #0
 8019610:	d01c      	beq.n	801964c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8019612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019614:	88db      	ldrh	r3, [r3, #6]
 8019616:	b29a      	uxth	r2, r3
 8019618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801961a:	889b      	ldrh	r3, [r3, #4]
 801961c:	b29b      	uxth	r3, r3
 801961e:	429a      	cmp	r2, r3
 8019620:	d906      	bls.n	8019630 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8019622:	4b45      	ldr	r3, [pc, #276]	@ (8019738 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019624:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 8019628:	4944      	ldr	r1, [pc, #272]	@ (801973c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801962a:	4845      	ldr	r0, [pc, #276]	@ (8019740 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801962c:	f000 fe92 	bl	801a354 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8019630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019632:	68ba      	ldr	r2, [r7, #8]
 8019634:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8019636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019638:	88db      	ldrh	r3, [r3, #6]
 801963a:	b29a      	uxth	r2, r3
 801963c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801963e:	889b      	ldrh	r3, [r3, #4]
 8019640:	b29b      	uxth	r3, r3
 8019642:	429a      	cmp	r2, r3
 8019644:	d010      	beq.n	8019668 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8019646:	2300      	movs	r3, #0
 8019648:	623b      	str	r3, [r7, #32]
 801964a:	e00d      	b.n	8019668 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801964c:	68fb      	ldr	r3, [r7, #12]
 801964e:	685b      	ldr	r3, [r3, #4]
 8019650:	2b00      	cmp	r3, #0
 8019652:	d006      	beq.n	8019662 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8019654:	4b38      	ldr	r3, [pc, #224]	@ (8019738 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019656:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801965a:	493a      	ldr	r1, [pc, #232]	@ (8019744 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801965c:	4838      	ldr	r0, [pc, #224]	@ (8019740 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801965e:	f000 fe79 	bl	801a354 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8019662:	68fb      	ldr	r3, [r7, #12]
 8019664:	68ba      	ldr	r2, [r7, #8]
 8019666:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8019668:	687b      	ldr	r3, [r7, #4]
 801966a:	2b00      	cmp	r3, #0
 801966c:	d105      	bne.n	801967a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801966e:	68fb      	ldr	r3, [r7, #12]
 8019670:	7f9b      	ldrb	r3, [r3, #30]
 8019672:	f003 0301 	and.w	r3, r3, #1
 8019676:	2b00      	cmp	r3, #0
 8019678:	d059      	beq.n	801972e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801967a:	6a3b      	ldr	r3, [r7, #32]
 801967c:	2b00      	cmp	r3, #0
 801967e:	d04f      	beq.n	8019720 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8019680:	68fb      	ldr	r3, [r7, #12]
 8019682:	685b      	ldr	r3, [r3, #4]
 8019684:	2b00      	cmp	r3, #0
 8019686:	d006      	beq.n	8019696 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8019688:	68fb      	ldr	r3, [r7, #12]
 801968a:	685b      	ldr	r3, [r3, #4]
 801968c:	685b      	ldr	r3, [r3, #4]
 801968e:	889b      	ldrh	r3, [r3, #4]
 8019690:	b29b      	uxth	r3, r3
 8019692:	2b00      	cmp	r3, #0
 8019694:	d002      	beq.n	801969c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8019696:	2300      	movs	r3, #0
 8019698:	623b      	str	r3, [r7, #32]
 801969a:	e041      	b.n	8019720 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801969c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801969e:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 80196a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80196a2:	681b      	ldr	r3, [r3, #0]
 80196a4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80196a6:	e012      	b.n	80196ce <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80196a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196aa:	685b      	ldr	r3, [r3, #4]
 80196ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 80196ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80196b0:	88db      	ldrh	r3, [r3, #6]
 80196b2:	b29a      	uxth	r2, r3
 80196b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80196b6:	889b      	ldrh	r3, [r3, #4]
 80196b8:	b29b      	uxth	r3, r3
 80196ba:	429a      	cmp	r2, r3
 80196bc:	d002      	beq.n	80196c4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80196be:	2300      	movs	r3, #0
 80196c0:	623b      	str	r3, [r7, #32]
            break;
 80196c2:	e007      	b.n	80196d4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80196c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80196c6:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 80196c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80196ca:	681b      	ldr	r3, [r3, #0]
 80196cc:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80196ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80196d0:	2b00      	cmp	r3, #0
 80196d2:	d1e9      	bne.n	80196a8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80196d4:	6a3b      	ldr	r3, [r7, #32]
 80196d6:	2b00      	cmp	r3, #0
 80196d8:	d022      	beq.n	8019720 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80196da:	68fb      	ldr	r3, [r7, #12]
 80196dc:	685b      	ldr	r3, [r3, #4]
 80196de:	2b00      	cmp	r3, #0
 80196e0:	d106      	bne.n	80196f0 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80196e2:	4b15      	ldr	r3, [pc, #84]	@ (8019738 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80196e4:	f240 12df 	movw	r2, #479	@ 0x1df
 80196e8:	4917      	ldr	r1, [pc, #92]	@ (8019748 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80196ea:	4815      	ldr	r0, [pc, #84]	@ (8019740 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80196ec:	f000 fe32 	bl	801a354 <iprintf>
          LWIP_ASSERT("sanity check",
 80196f0:	68fb      	ldr	r3, [r7, #12]
 80196f2:	685b      	ldr	r3, [r3, #4]
 80196f4:	685b      	ldr	r3, [r3, #4]
 80196f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80196f8:	429a      	cmp	r2, r3
 80196fa:	d106      	bne.n	801970a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80196fc:	4b0e      	ldr	r3, [pc, #56]	@ (8019738 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80196fe:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8019702:	4911      	ldr	r1, [pc, #68]	@ (8019748 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8019704:	480e      	ldr	r0, [pc, #56]	@ (8019740 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8019706:	f000 fe25 	bl	801a354 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801970a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801970c:	681b      	ldr	r3, [r3, #0]
 801970e:	2b00      	cmp	r3, #0
 8019710:	d006      	beq.n	8019720 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8019712:	4b09      	ldr	r3, [pc, #36]	@ (8019738 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8019714:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8019718:	490c      	ldr	r1, [pc, #48]	@ (801974c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801971a:	4809      	ldr	r0, [pc, #36]	@ (8019740 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801971c:	f000 fe1a 	bl	801a354 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8019720:	6a3b      	ldr	r3, [r7, #32]
 8019722:	2b00      	cmp	r3, #0
 8019724:	bf14      	ite	ne
 8019726:	2301      	movne	r3, #1
 8019728:	2300      	moveq	r3, #0
 801972a:	b2db      	uxtb	r3, r3
 801972c:	e000      	b.n	8019730 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801972e:	2300      	movs	r3, #0
}
 8019730:	4618      	mov	r0, r3
 8019732:	3730      	adds	r7, #48	@ 0x30
 8019734:	46bd      	mov	sp, r7
 8019736:	bd80      	pop	{r7, pc}
 8019738:	0801db68 	.word	0x0801db68
 801973c:	0801dc4c 	.word	0x0801dc4c
 8019740:	0801dbb0 	.word	0x0801dbb0
 8019744:	0801dc6c 	.word	0x0801dc6c
 8019748:	0801dca4 	.word	0x0801dca4
 801974c:	0801dcb4 	.word	0x0801dcb4

08019750 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8019750:	b580      	push	{r7, lr}
 8019752:	b08e      	sub	sp, #56	@ 0x38
 8019754:	af00      	add	r7, sp, #0
 8019756:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8019758:	687b      	ldr	r3, [r7, #4]
 801975a:	685b      	ldr	r3, [r3, #4]
 801975c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801975e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019760:	781b      	ldrb	r3, [r3, #0]
 8019762:	f003 030f 	and.w	r3, r3, #15
 8019766:	b2db      	uxtb	r3, r3
 8019768:	009b      	lsls	r3, r3, #2
 801976a:	b2db      	uxtb	r3, r3
 801976c:	2b14      	cmp	r3, #20
 801976e:	f040 8171 	bne.w	8019a54 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8019772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019774:	88db      	ldrh	r3, [r3, #6]
 8019776:	b29b      	uxth	r3, r3
 8019778:	4618      	mov	r0, r3
 801977a:	f7f6 f8f7 	bl	800f96c <lwip_htons>
 801977e:	4603      	mov	r3, r0
 8019780:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019784:	b29b      	uxth	r3, r3
 8019786:	00db      	lsls	r3, r3, #3
 8019788:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801978a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801978c:	885b      	ldrh	r3, [r3, #2]
 801978e:	b29b      	uxth	r3, r3
 8019790:	4618      	mov	r0, r3
 8019792:	f7f6 f8eb 	bl	800f96c <lwip_htons>
 8019796:	4603      	mov	r3, r0
 8019798:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801979a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801979c:	781b      	ldrb	r3, [r3, #0]
 801979e:	f003 030f 	and.w	r3, r3, #15
 80197a2:	b2db      	uxtb	r3, r3
 80197a4:	009b      	lsls	r3, r3, #2
 80197a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 80197aa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80197ae:	b29b      	uxth	r3, r3
 80197b0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80197b2:	429a      	cmp	r2, r3
 80197b4:	f0c0 8150 	bcc.w	8019a58 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80197b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80197bc:	b29b      	uxth	r3, r3
 80197be:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80197c0:	1ad3      	subs	r3, r2, r3
 80197c2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80197c4:	6878      	ldr	r0, [r7, #4]
 80197c6:	f7f7 fe11 	bl	80113ec <pbuf_clen>
 80197ca:	4603      	mov	r3, r0
 80197cc:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80197ce:	4b8c      	ldr	r3, [pc, #560]	@ (8019a00 <ip4_reass+0x2b0>)
 80197d0:	881b      	ldrh	r3, [r3, #0]
 80197d2:	461a      	mov	r2, r3
 80197d4:	8c3b      	ldrh	r3, [r7, #32]
 80197d6:	4413      	add	r3, r2
 80197d8:	2b0a      	cmp	r3, #10
 80197da:	dd10      	ble.n	80197fe <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80197dc:	8c3b      	ldrh	r3, [r7, #32]
 80197de:	4619      	mov	r1, r3
 80197e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80197e2:	f7ff fd81 	bl	80192e8 <ip_reass_remove_oldest_datagram>
 80197e6:	4603      	mov	r3, r0
 80197e8:	2b00      	cmp	r3, #0
 80197ea:	f000 8137 	beq.w	8019a5c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80197ee:	4b84      	ldr	r3, [pc, #528]	@ (8019a00 <ip4_reass+0x2b0>)
 80197f0:	881b      	ldrh	r3, [r3, #0]
 80197f2:	461a      	mov	r2, r3
 80197f4:	8c3b      	ldrh	r3, [r7, #32]
 80197f6:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80197f8:	2b0a      	cmp	r3, #10
 80197fa:	f300 812f 	bgt.w	8019a5c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80197fe:	4b81      	ldr	r3, [pc, #516]	@ (8019a04 <ip4_reass+0x2b4>)
 8019800:	681b      	ldr	r3, [r3, #0]
 8019802:	633b      	str	r3, [r7, #48]	@ 0x30
 8019804:	e015      	b.n	8019832 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8019806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019808:	695a      	ldr	r2, [r3, #20]
 801980a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801980c:	68db      	ldr	r3, [r3, #12]
 801980e:	429a      	cmp	r2, r3
 8019810:	d10c      	bne.n	801982c <ip4_reass+0xdc>
 8019812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019814:	699a      	ldr	r2, [r3, #24]
 8019816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019818:	691b      	ldr	r3, [r3, #16]
 801981a:	429a      	cmp	r2, r3
 801981c:	d106      	bne.n	801982c <ip4_reass+0xdc>
 801981e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019820:	899a      	ldrh	r2, [r3, #12]
 8019822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019824:	889b      	ldrh	r3, [r3, #4]
 8019826:	b29b      	uxth	r3, r3
 8019828:	429a      	cmp	r2, r3
 801982a:	d006      	beq.n	801983a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801982c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801982e:	681b      	ldr	r3, [r3, #0]
 8019830:	633b      	str	r3, [r7, #48]	@ 0x30
 8019832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019834:	2b00      	cmp	r3, #0
 8019836:	d1e6      	bne.n	8019806 <ip4_reass+0xb6>
 8019838:	e000      	b.n	801983c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801983a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801983c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801983e:	2b00      	cmp	r3, #0
 8019840:	d109      	bne.n	8019856 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8019842:	8c3b      	ldrh	r3, [r7, #32]
 8019844:	4619      	mov	r1, r3
 8019846:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019848:	f7ff fdb0 	bl	80193ac <ip_reass_enqueue_new_datagram>
 801984c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801984e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019850:	2b00      	cmp	r3, #0
 8019852:	d11c      	bne.n	801988e <ip4_reass+0x13e>
      goto nullreturn;
 8019854:	e105      	b.n	8019a62 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8019856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019858:	88db      	ldrh	r3, [r3, #6]
 801985a:	b29b      	uxth	r3, r3
 801985c:	4618      	mov	r0, r3
 801985e:	f7f6 f885 	bl	800f96c <lwip_htons>
 8019862:	4603      	mov	r3, r0
 8019864:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019868:	2b00      	cmp	r3, #0
 801986a:	d110      	bne.n	801988e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801986c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801986e:	89db      	ldrh	r3, [r3, #14]
 8019870:	4618      	mov	r0, r3
 8019872:	f7f6 f87b 	bl	800f96c <lwip_htons>
 8019876:	4603      	mov	r3, r0
 8019878:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801987c:	2b00      	cmp	r3, #0
 801987e:	d006      	beq.n	801988e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8019880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019882:	3308      	adds	r3, #8
 8019884:	2214      	movs	r2, #20
 8019886:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8019888:	4618      	mov	r0, r3
 801988a:	f000 fe9c 	bl	801a5c6 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801988e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019890:	88db      	ldrh	r3, [r3, #6]
 8019892:	b29b      	uxth	r3, r3
 8019894:	f003 0320 	and.w	r3, r3, #32
 8019898:	2b00      	cmp	r3, #0
 801989a:	bf0c      	ite	eq
 801989c:	2301      	moveq	r3, #1
 801989e:	2300      	movne	r3, #0
 80198a0:	b2db      	uxtb	r3, r3
 80198a2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80198a4:	69fb      	ldr	r3, [r7, #28]
 80198a6:	2b00      	cmp	r3, #0
 80198a8:	d00e      	beq.n	80198c8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80198aa:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80198ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80198ae:	4413      	add	r3, r2
 80198b0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80198b2:	8b7a      	ldrh	r2, [r7, #26]
 80198b4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80198b6:	429a      	cmp	r2, r3
 80198b8:	f0c0 80a0 	bcc.w	80199fc <ip4_reass+0x2ac>
 80198bc:	8b7b      	ldrh	r3, [r7, #26]
 80198be:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 80198c2:	4293      	cmp	r3, r2
 80198c4:	f200 809a 	bhi.w	80199fc <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80198c8:	69fa      	ldr	r2, [r7, #28]
 80198ca:	6879      	ldr	r1, [r7, #4]
 80198cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80198ce:	f7ff fdd5 	bl	801947c <ip_reass_chain_frag_into_datagram_and_validate>
 80198d2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80198d4:	697b      	ldr	r3, [r7, #20]
 80198d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80198da:	f000 809b 	beq.w	8019a14 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80198de:	4b48      	ldr	r3, [pc, #288]	@ (8019a00 <ip4_reass+0x2b0>)
 80198e0:	881a      	ldrh	r2, [r3, #0]
 80198e2:	8c3b      	ldrh	r3, [r7, #32]
 80198e4:	4413      	add	r3, r2
 80198e6:	b29a      	uxth	r2, r3
 80198e8:	4b45      	ldr	r3, [pc, #276]	@ (8019a00 <ip4_reass+0x2b0>)
 80198ea:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80198ec:	69fb      	ldr	r3, [r7, #28]
 80198ee:	2b00      	cmp	r3, #0
 80198f0:	d00d      	beq.n	801990e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80198f2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80198f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80198f6:	4413      	add	r3, r2
 80198f8:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80198fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80198fc:	8a7a      	ldrh	r2, [r7, #18]
 80198fe:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8019900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019902:	7f9b      	ldrb	r3, [r3, #30]
 8019904:	f043 0301 	orr.w	r3, r3, #1
 8019908:	b2da      	uxtb	r2, r3
 801990a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801990c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801990e:	697b      	ldr	r3, [r7, #20]
 8019910:	2b01      	cmp	r3, #1
 8019912:	d171      	bne.n	80199f8 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8019914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019916:	8b9b      	ldrh	r3, [r3, #28]
 8019918:	3314      	adds	r3, #20
 801991a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801991c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801991e:	685b      	ldr	r3, [r3, #4]
 8019920:	685b      	ldr	r3, [r3, #4]
 8019922:	681b      	ldr	r3, [r3, #0]
 8019924:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8019926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019928:	685b      	ldr	r3, [r3, #4]
 801992a:	685b      	ldr	r3, [r3, #4]
 801992c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801992e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019930:	3308      	adds	r3, #8
 8019932:	2214      	movs	r2, #20
 8019934:	4619      	mov	r1, r3
 8019936:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019938:	f000 fe45 	bl	801a5c6 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801993c:	8a3b      	ldrh	r3, [r7, #16]
 801993e:	4618      	mov	r0, r3
 8019940:	f7f6 f814 	bl	800f96c <lwip_htons>
 8019944:	4603      	mov	r3, r0
 8019946:	461a      	mov	r2, r3
 8019948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801994a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801994c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801994e:	2200      	movs	r2, #0
 8019950:	719a      	strb	r2, [r3, #6]
 8019952:	2200      	movs	r2, #0
 8019954:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8019956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019958:	2200      	movs	r2, #0
 801995a:	729a      	strb	r2, [r3, #10]
 801995c:	2200      	movs	r2, #0
 801995e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8019960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019962:	685b      	ldr	r3, [r3, #4]
 8019964:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8019966:	e00d      	b.n	8019984 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8019968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801996a:	685b      	ldr	r3, [r3, #4]
 801996c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801996e:	2114      	movs	r1, #20
 8019970:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8019972:	f7f7 fc27 	bl	80111c4 <pbuf_remove_header>
      pbuf_cat(p, r);
 8019976:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8019978:	6878      	ldr	r0, [r7, #4]
 801997a:	f7f7 fd77 	bl	801146c <pbuf_cat>
      r = iprh->next_pbuf;
 801997e:	68fb      	ldr	r3, [r7, #12]
 8019980:	681b      	ldr	r3, [r3, #0]
 8019982:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8019984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019986:	2b00      	cmp	r3, #0
 8019988:	d1ee      	bne.n	8019968 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801998a:	4b1e      	ldr	r3, [pc, #120]	@ (8019a04 <ip4_reass+0x2b4>)
 801998c:	681b      	ldr	r3, [r3, #0]
 801998e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019990:	429a      	cmp	r2, r3
 8019992:	d102      	bne.n	801999a <ip4_reass+0x24a>
      ipr_prev = NULL;
 8019994:	2300      	movs	r3, #0
 8019996:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8019998:	e010      	b.n	80199bc <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801999a:	4b1a      	ldr	r3, [pc, #104]	@ (8019a04 <ip4_reass+0x2b4>)
 801999c:	681b      	ldr	r3, [r3, #0]
 801999e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80199a0:	e007      	b.n	80199b2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80199a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80199a4:	681b      	ldr	r3, [r3, #0]
 80199a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80199a8:	429a      	cmp	r2, r3
 80199aa:	d006      	beq.n	80199ba <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80199ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80199ae:	681b      	ldr	r3, [r3, #0]
 80199b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80199b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80199b4:	2b00      	cmp	r3, #0
 80199b6:	d1f4      	bne.n	80199a2 <ip4_reass+0x252>
 80199b8:	e000      	b.n	80199bc <ip4_reass+0x26c>
          break;
 80199ba:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80199bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80199be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80199c0:	f7ff fd2e 	bl	8019420 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80199c4:	6878      	ldr	r0, [r7, #4]
 80199c6:	f7f7 fd11 	bl	80113ec <pbuf_clen>
 80199ca:	4603      	mov	r3, r0
 80199cc:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80199ce:	4b0c      	ldr	r3, [pc, #48]	@ (8019a00 <ip4_reass+0x2b0>)
 80199d0:	881b      	ldrh	r3, [r3, #0]
 80199d2:	8c3a      	ldrh	r2, [r7, #32]
 80199d4:	429a      	cmp	r2, r3
 80199d6:	d906      	bls.n	80199e6 <ip4_reass+0x296>
 80199d8:	4b0b      	ldr	r3, [pc, #44]	@ (8019a08 <ip4_reass+0x2b8>)
 80199da:	f240 229b 	movw	r2, #667	@ 0x29b
 80199de:	490b      	ldr	r1, [pc, #44]	@ (8019a0c <ip4_reass+0x2bc>)
 80199e0:	480b      	ldr	r0, [pc, #44]	@ (8019a10 <ip4_reass+0x2c0>)
 80199e2:	f000 fcb7 	bl	801a354 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80199e6:	4b06      	ldr	r3, [pc, #24]	@ (8019a00 <ip4_reass+0x2b0>)
 80199e8:	881a      	ldrh	r2, [r3, #0]
 80199ea:	8c3b      	ldrh	r3, [r7, #32]
 80199ec:	1ad3      	subs	r3, r2, r3
 80199ee:	b29a      	uxth	r2, r3
 80199f0:	4b03      	ldr	r3, [pc, #12]	@ (8019a00 <ip4_reass+0x2b0>)
 80199f2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80199f4:	687b      	ldr	r3, [r7, #4]
 80199f6:	e038      	b.n	8019a6a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80199f8:	2300      	movs	r3, #0
 80199fa:	e036      	b.n	8019a6a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 80199fc:	bf00      	nop
 80199fe:	e00a      	b.n	8019a16 <ip4_reass+0x2c6>
 8019a00:	24014ccc 	.word	0x24014ccc
 8019a04:	24014cc8 	.word	0x24014cc8
 8019a08:	0801db68 	.word	0x0801db68
 8019a0c:	0801dcd8 	.word	0x0801dcd8
 8019a10:	0801dbb0 	.word	0x0801dbb0
    goto nullreturn_ipr;
 8019a14:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8019a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a18:	2b00      	cmp	r3, #0
 8019a1a:	d106      	bne.n	8019a2a <ip4_reass+0x2da>
 8019a1c:	4b15      	ldr	r3, [pc, #84]	@ (8019a74 <ip4_reass+0x324>)
 8019a1e:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 8019a22:	4915      	ldr	r1, [pc, #84]	@ (8019a78 <ip4_reass+0x328>)
 8019a24:	4815      	ldr	r0, [pc, #84]	@ (8019a7c <ip4_reass+0x32c>)
 8019a26:	f000 fc95 	bl	801a354 <iprintf>
  if (ipr->p == NULL) {
 8019a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a2c:	685b      	ldr	r3, [r3, #4]
 8019a2e:	2b00      	cmp	r3, #0
 8019a30:	d116      	bne.n	8019a60 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8019a32:	4b13      	ldr	r3, [pc, #76]	@ (8019a80 <ip4_reass+0x330>)
 8019a34:	681b      	ldr	r3, [r3, #0]
 8019a36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019a38:	429a      	cmp	r2, r3
 8019a3a:	d006      	beq.n	8019a4a <ip4_reass+0x2fa>
 8019a3c:	4b0d      	ldr	r3, [pc, #52]	@ (8019a74 <ip4_reass+0x324>)
 8019a3e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8019a42:	4910      	ldr	r1, [pc, #64]	@ (8019a84 <ip4_reass+0x334>)
 8019a44:	480d      	ldr	r0, [pc, #52]	@ (8019a7c <ip4_reass+0x32c>)
 8019a46:	f000 fc85 	bl	801a354 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8019a4a:	2100      	movs	r1, #0
 8019a4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8019a4e:	f7ff fce7 	bl	8019420 <ip_reass_dequeue_datagram>
 8019a52:	e006      	b.n	8019a62 <ip4_reass+0x312>
    goto nullreturn;
 8019a54:	bf00      	nop
 8019a56:	e004      	b.n	8019a62 <ip4_reass+0x312>
    goto nullreturn;
 8019a58:	bf00      	nop
 8019a5a:	e002      	b.n	8019a62 <ip4_reass+0x312>
      goto nullreturn;
 8019a5c:	bf00      	nop
 8019a5e:	e000      	b.n	8019a62 <ip4_reass+0x312>
  }

nullreturn:
 8019a60:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8019a62:	6878      	ldr	r0, [r7, #4]
 8019a64:	f7f7 fc34 	bl	80112d0 <pbuf_free>
  return NULL;
 8019a68:	2300      	movs	r3, #0
}
 8019a6a:	4618      	mov	r0, r3
 8019a6c:	3738      	adds	r7, #56	@ 0x38
 8019a6e:	46bd      	mov	sp, r7
 8019a70:	bd80      	pop	{r7, pc}
 8019a72:	bf00      	nop
 8019a74:	0801db68 	.word	0x0801db68
 8019a78:	0801dcf4 	.word	0x0801dcf4
 8019a7c:	0801dbb0 	.word	0x0801dbb0
 8019a80:	24014cc8 	.word	0x24014cc8
 8019a84:	0801dd00 	.word	0x0801dd00

08019a88 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8019a88:	b580      	push	{r7, lr}
 8019a8a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8019a8c:	2006      	movs	r0, #6
 8019a8e:	f7f6 fcfd 	bl	801048c <memp_malloc>
 8019a92:	4603      	mov	r3, r0
}
 8019a94:	4618      	mov	r0, r3
 8019a96:	bd80      	pop	{r7, pc}

08019a98 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8019a98:	b580      	push	{r7, lr}
 8019a9a:	b082      	sub	sp, #8
 8019a9c:	af00      	add	r7, sp, #0
 8019a9e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8019aa0:	687b      	ldr	r3, [r7, #4]
 8019aa2:	2b00      	cmp	r3, #0
 8019aa4:	d106      	bne.n	8019ab4 <ip_frag_free_pbuf_custom_ref+0x1c>
 8019aa6:	4b07      	ldr	r3, [pc, #28]	@ (8019ac4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8019aa8:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 8019aac:	4906      	ldr	r1, [pc, #24]	@ (8019ac8 <ip_frag_free_pbuf_custom_ref+0x30>)
 8019aae:	4807      	ldr	r0, [pc, #28]	@ (8019acc <ip_frag_free_pbuf_custom_ref+0x34>)
 8019ab0:	f000 fc50 	bl	801a354 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8019ab4:	6879      	ldr	r1, [r7, #4]
 8019ab6:	2006      	movs	r0, #6
 8019ab8:	f7f6 fd5e 	bl	8010578 <memp_free>
}
 8019abc:	bf00      	nop
 8019abe:	3708      	adds	r7, #8
 8019ac0:	46bd      	mov	sp, r7
 8019ac2:	bd80      	pop	{r7, pc}
 8019ac4:	0801db68 	.word	0x0801db68
 8019ac8:	0801dd20 	.word	0x0801dd20
 8019acc:	0801dbb0 	.word	0x0801dbb0

08019ad0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8019ad0:	b580      	push	{r7, lr}
 8019ad2:	b084      	sub	sp, #16
 8019ad4:	af00      	add	r7, sp, #0
 8019ad6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8019ad8:	687b      	ldr	r3, [r7, #4]
 8019ada:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8019adc:	68fb      	ldr	r3, [r7, #12]
 8019ade:	2b00      	cmp	r3, #0
 8019ae0:	d106      	bne.n	8019af0 <ipfrag_free_pbuf_custom+0x20>
 8019ae2:	4b11      	ldr	r3, [pc, #68]	@ (8019b28 <ipfrag_free_pbuf_custom+0x58>)
 8019ae4:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8019ae8:	4910      	ldr	r1, [pc, #64]	@ (8019b2c <ipfrag_free_pbuf_custom+0x5c>)
 8019aea:	4811      	ldr	r0, [pc, #68]	@ (8019b30 <ipfrag_free_pbuf_custom+0x60>)
 8019aec:	f000 fc32 	bl	801a354 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8019af0:	68fa      	ldr	r2, [r7, #12]
 8019af2:	687b      	ldr	r3, [r7, #4]
 8019af4:	429a      	cmp	r2, r3
 8019af6:	d006      	beq.n	8019b06 <ipfrag_free_pbuf_custom+0x36>
 8019af8:	4b0b      	ldr	r3, [pc, #44]	@ (8019b28 <ipfrag_free_pbuf_custom+0x58>)
 8019afa:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8019afe:	490d      	ldr	r1, [pc, #52]	@ (8019b34 <ipfrag_free_pbuf_custom+0x64>)
 8019b00:	480b      	ldr	r0, [pc, #44]	@ (8019b30 <ipfrag_free_pbuf_custom+0x60>)
 8019b02:	f000 fc27 	bl	801a354 <iprintf>
  if (pcr->original != NULL) {
 8019b06:	68fb      	ldr	r3, [r7, #12]
 8019b08:	695b      	ldr	r3, [r3, #20]
 8019b0a:	2b00      	cmp	r3, #0
 8019b0c:	d004      	beq.n	8019b18 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8019b0e:	68fb      	ldr	r3, [r7, #12]
 8019b10:	695b      	ldr	r3, [r3, #20]
 8019b12:	4618      	mov	r0, r3
 8019b14:	f7f7 fbdc 	bl	80112d0 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8019b18:	68f8      	ldr	r0, [r7, #12]
 8019b1a:	f7ff ffbd 	bl	8019a98 <ip_frag_free_pbuf_custom_ref>
}
 8019b1e:	bf00      	nop
 8019b20:	3710      	adds	r7, #16
 8019b22:	46bd      	mov	sp, r7
 8019b24:	bd80      	pop	{r7, pc}
 8019b26:	bf00      	nop
 8019b28:	0801db68 	.word	0x0801db68
 8019b2c:	0801dd2c 	.word	0x0801dd2c
 8019b30:	0801dbb0 	.word	0x0801dbb0
 8019b34:	0801dd38 	.word	0x0801dd38

08019b38 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8019b38:	b580      	push	{r7, lr}
 8019b3a:	b094      	sub	sp, #80	@ 0x50
 8019b3c:	af02      	add	r7, sp, #8
 8019b3e:	60f8      	str	r0, [r7, #12]
 8019b40:	60b9      	str	r1, [r7, #8]
 8019b42:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8019b44:	2300      	movs	r3, #0
 8019b46:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8019b4a:	68bb      	ldr	r3, [r7, #8]
 8019b4c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8019b4e:	3b14      	subs	r3, #20
 8019b50:	2b00      	cmp	r3, #0
 8019b52:	da00      	bge.n	8019b56 <ip4_frag+0x1e>
 8019b54:	3307      	adds	r3, #7
 8019b56:	10db      	asrs	r3, r3, #3
 8019b58:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8019b5a:	2314      	movs	r3, #20
 8019b5c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8019b5e:	68fb      	ldr	r3, [r7, #12]
 8019b60:	685b      	ldr	r3, [r3, #4]
 8019b62:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8019b64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019b66:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8019b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b6a:	781b      	ldrb	r3, [r3, #0]
 8019b6c:	f003 030f 	and.w	r3, r3, #15
 8019b70:	b2db      	uxtb	r3, r3
 8019b72:	009b      	lsls	r3, r3, #2
 8019b74:	b2db      	uxtb	r3, r3
 8019b76:	2b14      	cmp	r3, #20
 8019b78:	d002      	beq.n	8019b80 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8019b7a:	f06f 0305 	mvn.w	r3, #5
 8019b7e:	e110      	b.n	8019da2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8019b80:	68fb      	ldr	r3, [r7, #12]
 8019b82:	895b      	ldrh	r3, [r3, #10]
 8019b84:	2b13      	cmp	r3, #19
 8019b86:	d809      	bhi.n	8019b9c <ip4_frag+0x64>
 8019b88:	4b88      	ldr	r3, [pc, #544]	@ (8019dac <ip4_frag+0x274>)
 8019b8a:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8019b8e:	4988      	ldr	r1, [pc, #544]	@ (8019db0 <ip4_frag+0x278>)
 8019b90:	4888      	ldr	r0, [pc, #544]	@ (8019db4 <ip4_frag+0x27c>)
 8019b92:	f000 fbdf 	bl	801a354 <iprintf>
 8019b96:	f06f 0305 	mvn.w	r3, #5
 8019b9a:	e102      	b.n	8019da2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8019b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019b9e:	88db      	ldrh	r3, [r3, #6]
 8019ba0:	b29b      	uxth	r3, r3
 8019ba2:	4618      	mov	r0, r3
 8019ba4:	f7f5 fee2 	bl	800f96c <lwip_htons>
 8019ba8:	4603      	mov	r3, r0
 8019baa:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8019bac:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019bae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019bb2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8019bb6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019bb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8019bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8019bbe:	68fb      	ldr	r3, [r7, #12]
 8019bc0:	891b      	ldrh	r3, [r3, #8]
 8019bc2:	3b14      	subs	r3, #20
 8019bc4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8019bc8:	e0e1      	b.n	8019d8e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8019bca:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019bcc:	00db      	lsls	r3, r3, #3
 8019bce:	b29b      	uxth	r3, r3
 8019bd0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8019bd4:	4293      	cmp	r3, r2
 8019bd6:	bf28      	it	cs
 8019bd8:	4613      	movcs	r3, r2
 8019bda:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8019bdc:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019be0:	2114      	movs	r1, #20
 8019be2:	200e      	movs	r0, #14
 8019be4:	f7f7 f88c 	bl	8010d00 <pbuf_alloc>
 8019be8:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8019bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019bec:	2b00      	cmp	r3, #0
 8019bee:	f000 80d5 	beq.w	8019d9c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8019bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019bf4:	895b      	ldrh	r3, [r3, #10]
 8019bf6:	2b13      	cmp	r3, #19
 8019bf8:	d806      	bhi.n	8019c08 <ip4_frag+0xd0>
 8019bfa:	4b6c      	ldr	r3, [pc, #432]	@ (8019dac <ip4_frag+0x274>)
 8019bfc:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8019c00:	496d      	ldr	r1, [pc, #436]	@ (8019db8 <ip4_frag+0x280>)
 8019c02:	486c      	ldr	r0, [pc, #432]	@ (8019db4 <ip4_frag+0x27c>)
 8019c04:	f000 fba6 	bl	801a354 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8019c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c0a:	685b      	ldr	r3, [r3, #4]
 8019c0c:	2214      	movs	r2, #20
 8019c0e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8019c10:	4618      	mov	r0, r3
 8019c12:	f000 fcd8 	bl	801a5c6 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8019c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c18:	685b      	ldr	r3, [r3, #4]
 8019c1a:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8019c1c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019c1e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 8019c22:	e064      	b.n	8019cee <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8019c24:	68fb      	ldr	r3, [r7, #12]
 8019c26:	895a      	ldrh	r2, [r3, #10]
 8019c28:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019c2a:	1ad3      	subs	r3, r2, r3
 8019c2c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8019c2e:	68fb      	ldr	r3, [r7, #12]
 8019c30:	895b      	ldrh	r3, [r3, #10]
 8019c32:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8019c34:	429a      	cmp	r2, r3
 8019c36:	d906      	bls.n	8019c46 <ip4_frag+0x10e>
 8019c38:	4b5c      	ldr	r3, [pc, #368]	@ (8019dac <ip4_frag+0x274>)
 8019c3a:	f240 322d 	movw	r2, #813	@ 0x32d
 8019c3e:	495f      	ldr	r1, [pc, #380]	@ (8019dbc <ip4_frag+0x284>)
 8019c40:	485c      	ldr	r0, [pc, #368]	@ (8019db4 <ip4_frag+0x27c>)
 8019c42:	f000 fb87 	bl	801a354 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8019c46:	8bfa      	ldrh	r2, [r7, #30]
 8019c48:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8019c4c:	4293      	cmp	r3, r2
 8019c4e:	bf28      	it	cs
 8019c50:	4613      	movcs	r3, r2
 8019c52:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8019c56:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8019c5a:	2b00      	cmp	r3, #0
 8019c5c:	d105      	bne.n	8019c6a <ip4_frag+0x132>
        poff = 0;
 8019c5e:	2300      	movs	r3, #0
 8019c60:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8019c62:	68fb      	ldr	r3, [r7, #12]
 8019c64:	681b      	ldr	r3, [r3, #0]
 8019c66:	60fb      	str	r3, [r7, #12]
        continue;
 8019c68:	e041      	b.n	8019cee <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8019c6a:	f7ff ff0d 	bl	8019a88 <ip_frag_alloc_pbuf_custom_ref>
 8019c6e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8019c70:	69bb      	ldr	r3, [r7, #24]
 8019c72:	2b00      	cmp	r3, #0
 8019c74:	d103      	bne.n	8019c7e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8019c76:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019c78:	f7f7 fb2a 	bl	80112d0 <pbuf_free>
        goto memerr;
 8019c7c:	e08f      	b.n	8019d9e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8019c7e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8019c80:	68fb      	ldr	r3, [r7, #12]
 8019c82:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8019c84:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8019c86:	4413      	add	r3, r2
 8019c88:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8019c8c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8019c90:	9201      	str	r2, [sp, #4]
 8019c92:	9300      	str	r3, [sp, #0]
 8019c94:	4603      	mov	r3, r0
 8019c96:	2241      	movs	r2, #65	@ 0x41
 8019c98:	2000      	movs	r0, #0
 8019c9a:	f7f7 f95f 	bl	8010f5c <pbuf_alloced_custom>
 8019c9e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8019ca0:	697b      	ldr	r3, [r7, #20]
 8019ca2:	2b00      	cmp	r3, #0
 8019ca4:	d106      	bne.n	8019cb4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8019ca6:	69b8      	ldr	r0, [r7, #24]
 8019ca8:	f7ff fef6 	bl	8019a98 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8019cac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019cae:	f7f7 fb0f 	bl	80112d0 <pbuf_free>
        goto memerr;
 8019cb2:	e074      	b.n	8019d9e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8019cb4:	68f8      	ldr	r0, [r7, #12]
 8019cb6:	f7f7 fbb1 	bl	801141c <pbuf_ref>
      pcr->original = p;
 8019cba:	69bb      	ldr	r3, [r7, #24]
 8019cbc:	68fa      	ldr	r2, [r7, #12]
 8019cbe:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8019cc0:	69bb      	ldr	r3, [r7, #24]
 8019cc2:	4a3f      	ldr	r2, [pc, #252]	@ (8019dc0 <ip4_frag+0x288>)
 8019cc4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8019cc6:	6979      	ldr	r1, [r7, #20]
 8019cc8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019cca:	f7f7 fbcf 	bl	801146c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8019cce:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8019cd2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8019cd6:	1ad3      	subs	r3, r2, r3
 8019cd8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8019cdc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8019ce0:	2b00      	cmp	r3, #0
 8019ce2:	d004      	beq.n	8019cee <ip4_frag+0x1b6>
        poff = 0;
 8019ce4:	2300      	movs	r3, #0
 8019ce6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8019ce8:	68fb      	ldr	r3, [r7, #12]
 8019cea:	681b      	ldr	r3, [r3, #0]
 8019cec:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8019cee:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8019cf2:	2b00      	cmp	r3, #0
 8019cf4:	d196      	bne.n	8019c24 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8019cf6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8019cf8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8019cfc:	4413      	add	r3, r2
 8019cfe:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8019d00:	68bb      	ldr	r3, [r7, #8]
 8019d02:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8019d04:	f1a3 0213 	sub.w	r2, r3, #19
 8019d08:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019d0c:	429a      	cmp	r2, r3
 8019d0e:	bfcc      	ite	gt
 8019d10:	2301      	movgt	r3, #1
 8019d12:	2300      	movle	r3, #0
 8019d14:	b2db      	uxtb	r3, r3
 8019d16:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8019d18:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8019d1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8019d20:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8019d22:	6a3b      	ldr	r3, [r7, #32]
 8019d24:	2b00      	cmp	r3, #0
 8019d26:	d002      	beq.n	8019d2e <ip4_frag+0x1f6>
 8019d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019d2a:	2b00      	cmp	r3, #0
 8019d2c:	d003      	beq.n	8019d36 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8019d2e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019d30:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8019d34:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8019d36:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8019d38:	4618      	mov	r0, r3
 8019d3a:	f7f5 fe17 	bl	800f96c <lwip_htons>
 8019d3e:	4603      	mov	r3, r0
 8019d40:	461a      	mov	r2, r3
 8019d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d44:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8019d46:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019d48:	3314      	adds	r3, #20
 8019d4a:	b29b      	uxth	r3, r3
 8019d4c:	4618      	mov	r0, r3
 8019d4e:	f7f5 fe0d 	bl	800f96c <lwip_htons>
 8019d52:	4603      	mov	r3, r0
 8019d54:	461a      	mov	r2, r3
 8019d56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d58:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8019d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019d5c:	2200      	movs	r2, #0
 8019d5e:	729a      	strb	r2, [r3, #10]
 8019d60:	2200      	movs	r2, #0
 8019d62:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8019d64:	68bb      	ldr	r3, [r7, #8]
 8019d66:	695b      	ldr	r3, [r3, #20]
 8019d68:	687a      	ldr	r2, [r7, #4]
 8019d6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8019d6c:	68b8      	ldr	r0, [r7, #8]
 8019d6e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8019d70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019d72:	f7f7 faad 	bl	80112d0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8019d76:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8019d7a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8019d7c:	1ad3      	subs	r3, r2, r3
 8019d7e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8019d82:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8019d86:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8019d88:	4413      	add	r3, r2
 8019d8a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8019d8e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8019d92:	2b00      	cmp	r3, #0
 8019d94:	f47f af19 	bne.w	8019bca <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8019d98:	2300      	movs	r3, #0
 8019d9a:	e002      	b.n	8019da2 <ip4_frag+0x26a>
      goto memerr;
 8019d9c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8019d9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8019da2:	4618      	mov	r0, r3
 8019da4:	3748      	adds	r7, #72	@ 0x48
 8019da6:	46bd      	mov	sp, r7
 8019da8:	bd80      	pop	{r7, pc}
 8019daa:	bf00      	nop
 8019dac:	0801db68 	.word	0x0801db68
 8019db0:	0801dd44 	.word	0x0801dd44
 8019db4:	0801dbb0 	.word	0x0801dbb0
 8019db8:	0801dd60 	.word	0x0801dd60
 8019dbc:	0801dd80 	.word	0x0801dd80
 8019dc0:	08019ad1 	.word	0x08019ad1

08019dc4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8019dc4:	b580      	push	{r7, lr}
 8019dc6:	b086      	sub	sp, #24
 8019dc8:	af00      	add	r7, sp, #0
 8019dca:	6078      	str	r0, [r7, #4]
 8019dcc:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8019dce:	230e      	movs	r3, #14
 8019dd0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8019dd2:	687b      	ldr	r3, [r7, #4]
 8019dd4:	895b      	ldrh	r3, [r3, #10]
 8019dd6:	2b0e      	cmp	r3, #14
 8019dd8:	d96e      	bls.n	8019eb8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8019dda:	687b      	ldr	r3, [r7, #4]
 8019ddc:	7bdb      	ldrb	r3, [r3, #15]
 8019dde:	2b00      	cmp	r3, #0
 8019de0:	d106      	bne.n	8019df0 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8019de2:	683b      	ldr	r3, [r7, #0]
 8019de4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8019de8:	3301      	adds	r3, #1
 8019dea:	b2da      	uxtb	r2, r3
 8019dec:	687b      	ldr	r3, [r7, #4]
 8019dee:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8019df0:	687b      	ldr	r3, [r7, #4]
 8019df2:	685b      	ldr	r3, [r3, #4]
 8019df4:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8019df6:	693b      	ldr	r3, [r7, #16]
 8019df8:	7b1a      	ldrb	r2, [r3, #12]
 8019dfa:	7b5b      	ldrb	r3, [r3, #13]
 8019dfc:	021b      	lsls	r3, r3, #8
 8019dfe:	4313      	orrs	r3, r2
 8019e00:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8019e02:	693b      	ldr	r3, [r7, #16]
 8019e04:	781b      	ldrb	r3, [r3, #0]
 8019e06:	f003 0301 	and.w	r3, r3, #1
 8019e0a:	2b00      	cmp	r3, #0
 8019e0c:	d023      	beq.n	8019e56 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8019e0e:	693b      	ldr	r3, [r7, #16]
 8019e10:	781b      	ldrb	r3, [r3, #0]
 8019e12:	2b01      	cmp	r3, #1
 8019e14:	d10f      	bne.n	8019e36 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8019e16:	693b      	ldr	r3, [r7, #16]
 8019e18:	785b      	ldrb	r3, [r3, #1]
 8019e1a:	2b00      	cmp	r3, #0
 8019e1c:	d11b      	bne.n	8019e56 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8019e1e:	693b      	ldr	r3, [r7, #16]
 8019e20:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8019e22:	2b5e      	cmp	r3, #94	@ 0x5e
 8019e24:	d117      	bne.n	8019e56 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8019e26:	687b      	ldr	r3, [r7, #4]
 8019e28:	7b5b      	ldrb	r3, [r3, #13]
 8019e2a:	f043 0310 	orr.w	r3, r3, #16
 8019e2e:	b2da      	uxtb	r2, r3
 8019e30:	687b      	ldr	r3, [r7, #4]
 8019e32:	735a      	strb	r2, [r3, #13]
 8019e34:	e00f      	b.n	8019e56 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8019e36:	693b      	ldr	r3, [r7, #16]
 8019e38:	2206      	movs	r2, #6
 8019e3a:	4928      	ldr	r1, [pc, #160]	@ (8019edc <ethernet_input+0x118>)
 8019e3c:	4618      	mov	r0, r3
 8019e3e:	f000 fade 	bl	801a3fe <memcmp>
 8019e42:	4603      	mov	r3, r0
 8019e44:	2b00      	cmp	r3, #0
 8019e46:	d106      	bne.n	8019e56 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8019e48:	687b      	ldr	r3, [r7, #4]
 8019e4a:	7b5b      	ldrb	r3, [r3, #13]
 8019e4c:	f043 0308 	orr.w	r3, r3, #8
 8019e50:	b2da      	uxtb	r2, r3
 8019e52:	687b      	ldr	r3, [r7, #4]
 8019e54:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8019e56:	89fb      	ldrh	r3, [r7, #14]
 8019e58:	2b08      	cmp	r3, #8
 8019e5a:	d003      	beq.n	8019e64 <ethernet_input+0xa0>
 8019e5c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8019e60:	d014      	beq.n	8019e8c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8019e62:	e032      	b.n	8019eca <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019e64:	683b      	ldr	r3, [r7, #0]
 8019e66:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8019e6a:	f003 0308 	and.w	r3, r3, #8
 8019e6e:	2b00      	cmp	r3, #0
 8019e70:	d024      	beq.n	8019ebc <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8019e72:	8afb      	ldrh	r3, [r7, #22]
 8019e74:	4619      	mov	r1, r3
 8019e76:	6878      	ldr	r0, [r7, #4]
 8019e78:	f7f7 f9a4 	bl	80111c4 <pbuf_remove_header>
 8019e7c:	4603      	mov	r3, r0
 8019e7e:	2b00      	cmp	r3, #0
 8019e80:	d11e      	bne.n	8019ec0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8019e82:	6839      	ldr	r1, [r7, #0]
 8019e84:	6878      	ldr	r0, [r7, #4]
 8019e86:	f7fe ff15 	bl	8018cb4 <ip4_input>
      break;
 8019e8a:	e013      	b.n	8019eb4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8019e8c:	683b      	ldr	r3, [r7, #0]
 8019e8e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8019e92:	f003 0308 	and.w	r3, r3, #8
 8019e96:	2b00      	cmp	r3, #0
 8019e98:	d014      	beq.n	8019ec4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8019e9a:	8afb      	ldrh	r3, [r7, #22]
 8019e9c:	4619      	mov	r1, r3
 8019e9e:	6878      	ldr	r0, [r7, #4]
 8019ea0:	f7f7 f990 	bl	80111c4 <pbuf_remove_header>
 8019ea4:	4603      	mov	r3, r0
 8019ea6:	2b00      	cmp	r3, #0
 8019ea8:	d10e      	bne.n	8019ec8 <ethernet_input+0x104>
        etharp_input(p, netif);
 8019eaa:	6839      	ldr	r1, [r7, #0]
 8019eac:	6878      	ldr	r0, [r7, #4]
 8019eae:	f7fe f88f 	bl	8017fd0 <etharp_input>
      break;
 8019eb2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8019eb4:	2300      	movs	r3, #0
 8019eb6:	e00c      	b.n	8019ed2 <ethernet_input+0x10e>
    goto free_and_return;
 8019eb8:	bf00      	nop
 8019eba:	e006      	b.n	8019eca <ethernet_input+0x106>
        goto free_and_return;
 8019ebc:	bf00      	nop
 8019ebe:	e004      	b.n	8019eca <ethernet_input+0x106>
        goto free_and_return;
 8019ec0:	bf00      	nop
 8019ec2:	e002      	b.n	8019eca <ethernet_input+0x106>
        goto free_and_return;
 8019ec4:	bf00      	nop
 8019ec6:	e000      	b.n	8019eca <ethernet_input+0x106>
        goto free_and_return;
 8019ec8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8019eca:	6878      	ldr	r0, [r7, #4]
 8019ecc:	f7f7 fa00 	bl	80112d0 <pbuf_free>
  return ERR_OK;
 8019ed0:	2300      	movs	r3, #0
}
 8019ed2:	4618      	mov	r0, r3
 8019ed4:	3718      	adds	r7, #24
 8019ed6:	46bd      	mov	sp, r7
 8019ed8:	bd80      	pop	{r7, pc}
 8019eda:	bf00      	nop
 8019edc:	0801dfb4 	.word	0x0801dfb4

08019ee0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8019ee0:	b580      	push	{r7, lr}
 8019ee2:	b086      	sub	sp, #24
 8019ee4:	af00      	add	r7, sp, #0
 8019ee6:	60f8      	str	r0, [r7, #12]
 8019ee8:	60b9      	str	r1, [r7, #8]
 8019eea:	607a      	str	r2, [r7, #4]
 8019eec:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8019eee:	8c3b      	ldrh	r3, [r7, #32]
 8019ef0:	4618      	mov	r0, r3
 8019ef2:	f7f5 fd3b 	bl	800f96c <lwip_htons>
 8019ef6:	4603      	mov	r3, r0
 8019ef8:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8019efa:	210e      	movs	r1, #14
 8019efc:	68b8      	ldr	r0, [r7, #8]
 8019efe:	f7f7 f951 	bl	80111a4 <pbuf_add_header>
 8019f02:	4603      	mov	r3, r0
 8019f04:	2b00      	cmp	r3, #0
 8019f06:	d125      	bne.n	8019f54 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8019f08:	68bb      	ldr	r3, [r7, #8]
 8019f0a:	685b      	ldr	r3, [r3, #4]
 8019f0c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8019f0e:	693b      	ldr	r3, [r7, #16]
 8019f10:	8afa      	ldrh	r2, [r7, #22]
 8019f12:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8019f14:	693b      	ldr	r3, [r7, #16]
 8019f16:	2206      	movs	r2, #6
 8019f18:	6839      	ldr	r1, [r7, #0]
 8019f1a:	4618      	mov	r0, r3
 8019f1c:	f000 fb53 	bl	801a5c6 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8019f20:	693b      	ldr	r3, [r7, #16]
 8019f22:	3306      	adds	r3, #6
 8019f24:	2206      	movs	r2, #6
 8019f26:	6879      	ldr	r1, [r7, #4]
 8019f28:	4618      	mov	r0, r3
 8019f2a:	f000 fb4c 	bl	801a5c6 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8019f2e:	68fb      	ldr	r3, [r7, #12]
 8019f30:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8019f34:	2b06      	cmp	r3, #6
 8019f36:	d006      	beq.n	8019f46 <ethernet_output+0x66>
 8019f38:	4b0a      	ldr	r3, [pc, #40]	@ (8019f64 <ethernet_output+0x84>)
 8019f3a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8019f3e:	490a      	ldr	r1, [pc, #40]	@ (8019f68 <ethernet_output+0x88>)
 8019f40:	480a      	ldr	r0, [pc, #40]	@ (8019f6c <ethernet_output+0x8c>)
 8019f42:	f000 fa07 	bl	801a354 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8019f46:	68fb      	ldr	r3, [r7, #12]
 8019f48:	699b      	ldr	r3, [r3, #24]
 8019f4a:	68b9      	ldr	r1, [r7, #8]
 8019f4c:	68f8      	ldr	r0, [r7, #12]
 8019f4e:	4798      	blx	r3
 8019f50:	4603      	mov	r3, r0
 8019f52:	e002      	b.n	8019f5a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8019f54:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8019f56:	f06f 0301 	mvn.w	r3, #1
}
 8019f5a:	4618      	mov	r0, r3
 8019f5c:	3718      	adds	r7, #24
 8019f5e:	46bd      	mov	sp, r7
 8019f60:	bd80      	pop	{r7, pc}
 8019f62:	bf00      	nop
 8019f64:	0801dd90 	.word	0x0801dd90
 8019f68:	0801ddc8 	.word	0x0801ddc8
 8019f6c:	0801ddfc 	.word	0x0801ddfc

08019f70 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8019f70:	b580      	push	{r7, lr}
 8019f72:	b082      	sub	sp, #8
 8019f74:	af00      	add	r7, sp, #0
 8019f76:	6078      	str	r0, [r7, #4]
 8019f78:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8019f7a:	683b      	ldr	r3, [r7, #0]
 8019f7c:	2200      	movs	r2, #0
 8019f7e:	2104      	movs	r1, #4
 8019f80:	4618      	mov	r0, r3
 8019f82:	f7f1 ff05 	bl	800bd90 <osMessageQueueNew>
 8019f86:	4602      	mov	r2, r0
 8019f88:	687b      	ldr	r3, [r7, #4]
 8019f8a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8019f8c:	687b      	ldr	r3, [r7, #4]
 8019f8e:	681b      	ldr	r3, [r3, #0]
 8019f90:	2b00      	cmp	r3, #0
 8019f92:	d102      	bne.n	8019f9a <sys_mbox_new+0x2a>
    return ERR_MEM;
 8019f94:	f04f 33ff 	mov.w	r3, #4294967295
 8019f98:	e000      	b.n	8019f9c <sys_mbox_new+0x2c>

  return ERR_OK;
 8019f9a:	2300      	movs	r3, #0
}
 8019f9c:	4618      	mov	r0, r3
 8019f9e:	3708      	adds	r7, #8
 8019fa0:	46bd      	mov	sp, r7
 8019fa2:	bd80      	pop	{r7, pc}

08019fa4 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8019fa4:	b580      	push	{r7, lr}
 8019fa6:	b084      	sub	sp, #16
 8019fa8:	af00      	add	r7, sp, #0
 8019faa:	6078      	str	r0, [r7, #4]
 8019fac:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8019fae:	687b      	ldr	r3, [r7, #4]
 8019fb0:	6818      	ldr	r0, [r3, #0]
 8019fb2:	4639      	mov	r1, r7
 8019fb4:	2300      	movs	r3, #0
 8019fb6:	2200      	movs	r2, #0
 8019fb8:	f7f1 ff5e 	bl	800be78 <osMessageQueuePut>
 8019fbc:	4603      	mov	r3, r0
 8019fbe:	2b00      	cmp	r3, #0
 8019fc0:	d102      	bne.n	8019fc8 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 8019fc2:	2300      	movs	r3, #0
 8019fc4:	73fb      	strb	r3, [r7, #15]
 8019fc6:	e001      	b.n	8019fcc <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8019fc8:	23ff      	movs	r3, #255	@ 0xff
 8019fca:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8019fcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019fd0:	4618      	mov	r0, r3
 8019fd2:	3710      	adds	r7, #16
 8019fd4:	46bd      	mov	sp, r7
 8019fd6:	bd80      	pop	{r7, pc}

08019fd8 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8019fd8:	b580      	push	{r7, lr}
 8019fda:	b086      	sub	sp, #24
 8019fdc:	af00      	add	r7, sp, #0
 8019fde:	60f8      	str	r0, [r7, #12]
 8019fe0:	60b9      	str	r1, [r7, #8]
 8019fe2:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8019fe4:	f7f1 fbe4 	bl	800b7b0 <osKernelGetTickCount>
 8019fe8:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8019fea:	687b      	ldr	r3, [r7, #4]
 8019fec:	2b00      	cmp	r3, #0
 8019fee:	d013      	beq.n	801a018 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8019ff0:	68fb      	ldr	r3, [r7, #12]
 8019ff2:	6818      	ldr	r0, [r3, #0]
 8019ff4:	687b      	ldr	r3, [r7, #4]
 8019ff6:	2200      	movs	r2, #0
 8019ff8:	68b9      	ldr	r1, [r7, #8]
 8019ffa:	f7f1 ff9d 	bl	800bf38 <osMessageQueueGet>
 8019ffe:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801a000:	693b      	ldr	r3, [r7, #16]
 801a002:	2b00      	cmp	r3, #0
 801a004:	d105      	bne.n	801a012 <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801a006:	f7f1 fbd3 	bl	800b7b0 <osKernelGetTickCount>
 801a00a:	4602      	mov	r2, r0
 801a00c:	697b      	ldr	r3, [r7, #20]
 801a00e:	1ad3      	subs	r3, r2, r3
 801a010:	e00f      	b.n	801a032 <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801a012:	f04f 33ff 	mov.w	r3, #4294967295
 801a016:	e00c      	b.n	801a032 <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801a018:	68fb      	ldr	r3, [r7, #12]
 801a01a:	6818      	ldr	r0, [r3, #0]
 801a01c:	f04f 33ff 	mov.w	r3, #4294967295
 801a020:	2200      	movs	r2, #0
 801a022:	68b9      	ldr	r1, [r7, #8]
 801a024:	f7f1 ff88 	bl	800bf38 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801a028:	f7f1 fbc2 	bl	800b7b0 <osKernelGetTickCount>
 801a02c:	4602      	mov	r2, r0
 801a02e:	697b      	ldr	r3, [r7, #20]
 801a030:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801a032:	4618      	mov	r0, r3
 801a034:	3718      	adds	r7, #24
 801a036:	46bd      	mov	sp, r7
 801a038:	bd80      	pop	{r7, pc}

0801a03a <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801a03a:	b480      	push	{r7}
 801a03c:	b083      	sub	sp, #12
 801a03e:	af00      	add	r7, sp, #0
 801a040:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801a042:	687b      	ldr	r3, [r7, #4]
 801a044:	681b      	ldr	r3, [r3, #0]
 801a046:	2b00      	cmp	r3, #0
 801a048:	d101      	bne.n	801a04e <sys_mbox_valid+0x14>
    return 0;
 801a04a:	2300      	movs	r3, #0
 801a04c:	e000      	b.n	801a050 <sys_mbox_valid+0x16>
  else
    return 1;
 801a04e:	2301      	movs	r3, #1
}
 801a050:	4618      	mov	r0, r3
 801a052:	370c      	adds	r7, #12
 801a054:	46bd      	mov	sp, r7
 801a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a05a:	4770      	bx	lr

0801a05c <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801a05c:	b580      	push	{r7, lr}
 801a05e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801a060:	2000      	movs	r0, #0
 801a062:	f7f1 fc67 	bl	800b934 <osMutexNew>
 801a066:	4603      	mov	r3, r0
 801a068:	4a01      	ldr	r2, [pc, #4]	@ (801a070 <sys_init+0x14>)
 801a06a:	6013      	str	r3, [r2, #0]
#endif
}
 801a06c:	bf00      	nop
 801a06e:	bd80      	pop	{r7, pc}
 801a070:	24014cd0 	.word	0x24014cd0

0801a074 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801a074:	b580      	push	{r7, lr}
 801a076:	b082      	sub	sp, #8
 801a078:	af00      	add	r7, sp, #0
 801a07a:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801a07c:	2000      	movs	r0, #0
 801a07e:	f7f1 fc59 	bl	800b934 <osMutexNew>
 801a082:	4602      	mov	r2, r0
 801a084:	687b      	ldr	r3, [r7, #4]
 801a086:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801a088:	687b      	ldr	r3, [r7, #4]
 801a08a:	681b      	ldr	r3, [r3, #0]
 801a08c:	2b00      	cmp	r3, #0
 801a08e:	d102      	bne.n	801a096 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801a090:	f04f 33ff 	mov.w	r3, #4294967295
 801a094:	e000      	b.n	801a098 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801a096:	2300      	movs	r3, #0
}
 801a098:	4618      	mov	r0, r3
 801a09a:	3708      	adds	r7, #8
 801a09c:	46bd      	mov	sp, r7
 801a09e:	bd80      	pop	{r7, pc}

0801a0a0 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801a0a0:	b580      	push	{r7, lr}
 801a0a2:	b082      	sub	sp, #8
 801a0a4:	af00      	add	r7, sp, #0
 801a0a6:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801a0a8:	687b      	ldr	r3, [r7, #4]
 801a0aa:	681b      	ldr	r3, [r3, #0]
 801a0ac:	f04f 31ff 	mov.w	r1, #4294967295
 801a0b0:	4618      	mov	r0, r3
 801a0b2:	f7f1 fcc5 	bl	800ba40 <osMutexAcquire>
#endif
}
 801a0b6:	bf00      	nop
 801a0b8:	3708      	adds	r7, #8
 801a0ba:	46bd      	mov	sp, r7
 801a0bc:	bd80      	pop	{r7, pc}

0801a0be <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801a0be:	b580      	push	{r7, lr}
 801a0c0:	b082      	sub	sp, #8
 801a0c2:	af00      	add	r7, sp, #0
 801a0c4:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801a0c6:	687b      	ldr	r3, [r7, #4]
 801a0c8:	681b      	ldr	r3, [r3, #0]
 801a0ca:	4618      	mov	r0, r3
 801a0cc:	f7f1 fd03 	bl	800bad6 <osMutexRelease>
}
 801a0d0:	bf00      	nop
 801a0d2:	3708      	adds	r7, #8
 801a0d4:	46bd      	mov	sp, r7
 801a0d6:	bd80      	pop	{r7, pc}

0801a0d8 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801a0d8:	b580      	push	{r7, lr}
 801a0da:	b08e      	sub	sp, #56	@ 0x38
 801a0dc:	af00      	add	r7, sp, #0
 801a0de:	60f8      	str	r0, [r7, #12]
 801a0e0:	60b9      	str	r1, [r7, #8]
 801a0e2:	607a      	str	r2, [r7, #4]
 801a0e4:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801a0e6:	f107 0314 	add.w	r3, r7, #20
 801a0ea:	2224      	movs	r2, #36	@ 0x24
 801a0ec:	2100      	movs	r1, #0
 801a0ee:	4618      	mov	r0, r3
 801a0f0:	f000 f995 	bl	801a41e <memset>
 801a0f4:	68fb      	ldr	r3, [r7, #12]
 801a0f6:	617b      	str	r3, [r7, #20]
 801a0f8:	683b      	ldr	r3, [r7, #0]
 801a0fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a0fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801a0fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801a100:	f107 0314 	add.w	r3, r7, #20
 801a104:	461a      	mov	r2, r3
 801a106:	6879      	ldr	r1, [r7, #4]
 801a108:	68b8      	ldr	r0, [r7, #8]
 801a10a:	f7f1 fb66 	bl	800b7da <osThreadNew>
 801a10e:	4603      	mov	r3, r0
#endif
}
 801a110:	4618      	mov	r0, r3
 801a112:	3738      	adds	r7, #56	@ 0x38
 801a114:	46bd      	mov	sp, r7
 801a116:	bd80      	pop	{r7, pc}

0801a118 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801a118:	b580      	push	{r7, lr}
 801a11a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801a11c:	4b04      	ldr	r3, [pc, #16]	@ (801a130 <sys_arch_protect+0x18>)
 801a11e:	681b      	ldr	r3, [r3, #0]
 801a120:	f04f 31ff 	mov.w	r1, #4294967295
 801a124:	4618      	mov	r0, r3
 801a126:	f7f1 fc8b 	bl	800ba40 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801a12a:	2301      	movs	r3, #1
}
 801a12c:	4618      	mov	r0, r3
 801a12e:	bd80      	pop	{r7, pc}
 801a130:	24014cd0 	.word	0x24014cd0

0801a134 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801a134:	b580      	push	{r7, lr}
 801a136:	b082      	sub	sp, #8
 801a138:	af00      	add	r7, sp, #0
 801a13a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801a13c:	4b04      	ldr	r3, [pc, #16]	@ (801a150 <sys_arch_unprotect+0x1c>)
 801a13e:	681b      	ldr	r3, [r3, #0]
 801a140:	4618      	mov	r0, r3
 801a142:	f7f1 fcc8 	bl	800bad6 <osMutexRelease>
}
 801a146:	bf00      	nop
 801a148:	3708      	adds	r7, #8
 801a14a:	46bd      	mov	sp, r7
 801a14c:	bd80      	pop	{r7, pc}
 801a14e:	bf00      	nop
 801a150:	24014cd0 	.word	0x24014cd0

0801a154 <rand>:
 801a154:	4b16      	ldr	r3, [pc, #88]	@ (801a1b0 <rand+0x5c>)
 801a156:	b510      	push	{r4, lr}
 801a158:	681c      	ldr	r4, [r3, #0]
 801a15a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801a15c:	b9b3      	cbnz	r3, 801a18c <rand+0x38>
 801a15e:	2018      	movs	r0, #24
 801a160:	f000 faa8 	bl	801a6b4 <malloc>
 801a164:	4602      	mov	r2, r0
 801a166:	6320      	str	r0, [r4, #48]	@ 0x30
 801a168:	b920      	cbnz	r0, 801a174 <rand+0x20>
 801a16a:	4b12      	ldr	r3, [pc, #72]	@ (801a1b4 <rand+0x60>)
 801a16c:	4812      	ldr	r0, [pc, #72]	@ (801a1b8 <rand+0x64>)
 801a16e:	2152      	movs	r1, #82	@ 0x52
 801a170:	f000 fa38 	bl	801a5e4 <__assert_func>
 801a174:	4911      	ldr	r1, [pc, #68]	@ (801a1bc <rand+0x68>)
 801a176:	4b12      	ldr	r3, [pc, #72]	@ (801a1c0 <rand+0x6c>)
 801a178:	e9c0 1300 	strd	r1, r3, [r0]
 801a17c:	4b11      	ldr	r3, [pc, #68]	@ (801a1c4 <rand+0x70>)
 801a17e:	6083      	str	r3, [r0, #8]
 801a180:	230b      	movs	r3, #11
 801a182:	8183      	strh	r3, [r0, #12]
 801a184:	2100      	movs	r1, #0
 801a186:	2001      	movs	r0, #1
 801a188:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801a18c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801a18e:	480e      	ldr	r0, [pc, #56]	@ (801a1c8 <rand+0x74>)
 801a190:	690b      	ldr	r3, [r1, #16]
 801a192:	694c      	ldr	r4, [r1, #20]
 801a194:	4a0d      	ldr	r2, [pc, #52]	@ (801a1cc <rand+0x78>)
 801a196:	4358      	muls	r0, r3
 801a198:	fb02 0004 	mla	r0, r2, r4, r0
 801a19c:	fba3 3202 	umull	r3, r2, r3, r2
 801a1a0:	3301      	adds	r3, #1
 801a1a2:	eb40 0002 	adc.w	r0, r0, r2
 801a1a6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801a1aa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801a1ae:	bd10      	pop	{r4, pc}
 801a1b0:	240049cc 	.word	0x240049cc
 801a1b4:	0801dfc2 	.word	0x0801dfc2
 801a1b8:	0801dfd9 	.word	0x0801dfd9
 801a1bc:	abcd330e 	.word	0xabcd330e
 801a1c0:	e66d1234 	.word	0xe66d1234
 801a1c4:	0005deec 	.word	0x0005deec
 801a1c8:	5851f42d 	.word	0x5851f42d
 801a1cc:	4c957f2d 	.word	0x4c957f2d

0801a1d0 <std>:
 801a1d0:	2300      	movs	r3, #0
 801a1d2:	b510      	push	{r4, lr}
 801a1d4:	4604      	mov	r4, r0
 801a1d6:	e9c0 3300 	strd	r3, r3, [r0]
 801a1da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a1de:	6083      	str	r3, [r0, #8]
 801a1e0:	8181      	strh	r1, [r0, #12]
 801a1e2:	6643      	str	r3, [r0, #100]	@ 0x64
 801a1e4:	81c2      	strh	r2, [r0, #14]
 801a1e6:	6183      	str	r3, [r0, #24]
 801a1e8:	4619      	mov	r1, r3
 801a1ea:	2208      	movs	r2, #8
 801a1ec:	305c      	adds	r0, #92	@ 0x5c
 801a1ee:	f000 f916 	bl	801a41e <memset>
 801a1f2:	4b0d      	ldr	r3, [pc, #52]	@ (801a228 <std+0x58>)
 801a1f4:	6263      	str	r3, [r4, #36]	@ 0x24
 801a1f6:	4b0d      	ldr	r3, [pc, #52]	@ (801a22c <std+0x5c>)
 801a1f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 801a1fa:	4b0d      	ldr	r3, [pc, #52]	@ (801a230 <std+0x60>)
 801a1fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801a1fe:	4b0d      	ldr	r3, [pc, #52]	@ (801a234 <std+0x64>)
 801a200:	6323      	str	r3, [r4, #48]	@ 0x30
 801a202:	4b0d      	ldr	r3, [pc, #52]	@ (801a238 <std+0x68>)
 801a204:	6224      	str	r4, [r4, #32]
 801a206:	429c      	cmp	r4, r3
 801a208:	d006      	beq.n	801a218 <std+0x48>
 801a20a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801a20e:	4294      	cmp	r4, r2
 801a210:	d002      	beq.n	801a218 <std+0x48>
 801a212:	33d0      	adds	r3, #208	@ 0xd0
 801a214:	429c      	cmp	r4, r3
 801a216:	d105      	bne.n	801a224 <std+0x54>
 801a218:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801a21c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a220:	f000 b9ce 	b.w	801a5c0 <__retarget_lock_init_recursive>
 801a224:	bd10      	pop	{r4, pc}
 801a226:	bf00      	nop
 801a228:	0801a379 	.word	0x0801a379
 801a22c:	0801a39b 	.word	0x0801a39b
 801a230:	0801a3d3 	.word	0x0801a3d3
 801a234:	0801a3f7 	.word	0x0801a3f7
 801a238:	24014cd4 	.word	0x24014cd4

0801a23c <stdio_exit_handler>:
 801a23c:	4a02      	ldr	r2, [pc, #8]	@ (801a248 <stdio_exit_handler+0xc>)
 801a23e:	4903      	ldr	r1, [pc, #12]	@ (801a24c <stdio_exit_handler+0x10>)
 801a240:	4803      	ldr	r0, [pc, #12]	@ (801a250 <stdio_exit_handler+0x14>)
 801a242:	f000 b869 	b.w	801a318 <_fwalk_sglue>
 801a246:	bf00      	nop
 801a248:	240049c0 	.word	0x240049c0
 801a24c:	0801aec5 	.word	0x0801aec5
 801a250:	240049d0 	.word	0x240049d0

0801a254 <cleanup_stdio>:
 801a254:	6841      	ldr	r1, [r0, #4]
 801a256:	4b0c      	ldr	r3, [pc, #48]	@ (801a288 <cleanup_stdio+0x34>)
 801a258:	4299      	cmp	r1, r3
 801a25a:	b510      	push	{r4, lr}
 801a25c:	4604      	mov	r4, r0
 801a25e:	d001      	beq.n	801a264 <cleanup_stdio+0x10>
 801a260:	f000 fe30 	bl	801aec4 <_fflush_r>
 801a264:	68a1      	ldr	r1, [r4, #8]
 801a266:	4b09      	ldr	r3, [pc, #36]	@ (801a28c <cleanup_stdio+0x38>)
 801a268:	4299      	cmp	r1, r3
 801a26a:	d002      	beq.n	801a272 <cleanup_stdio+0x1e>
 801a26c:	4620      	mov	r0, r4
 801a26e:	f000 fe29 	bl	801aec4 <_fflush_r>
 801a272:	68e1      	ldr	r1, [r4, #12]
 801a274:	4b06      	ldr	r3, [pc, #24]	@ (801a290 <cleanup_stdio+0x3c>)
 801a276:	4299      	cmp	r1, r3
 801a278:	d004      	beq.n	801a284 <cleanup_stdio+0x30>
 801a27a:	4620      	mov	r0, r4
 801a27c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a280:	f000 be20 	b.w	801aec4 <_fflush_r>
 801a284:	bd10      	pop	{r4, pc}
 801a286:	bf00      	nop
 801a288:	24014cd4 	.word	0x24014cd4
 801a28c:	24014d3c 	.word	0x24014d3c
 801a290:	24014da4 	.word	0x24014da4

0801a294 <global_stdio_init.part.0>:
 801a294:	b510      	push	{r4, lr}
 801a296:	4b0b      	ldr	r3, [pc, #44]	@ (801a2c4 <global_stdio_init.part.0+0x30>)
 801a298:	4c0b      	ldr	r4, [pc, #44]	@ (801a2c8 <global_stdio_init.part.0+0x34>)
 801a29a:	4a0c      	ldr	r2, [pc, #48]	@ (801a2cc <global_stdio_init.part.0+0x38>)
 801a29c:	601a      	str	r2, [r3, #0]
 801a29e:	4620      	mov	r0, r4
 801a2a0:	2200      	movs	r2, #0
 801a2a2:	2104      	movs	r1, #4
 801a2a4:	f7ff ff94 	bl	801a1d0 <std>
 801a2a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801a2ac:	2201      	movs	r2, #1
 801a2ae:	2109      	movs	r1, #9
 801a2b0:	f7ff ff8e 	bl	801a1d0 <std>
 801a2b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801a2b8:	2202      	movs	r2, #2
 801a2ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a2be:	2112      	movs	r1, #18
 801a2c0:	f7ff bf86 	b.w	801a1d0 <std>
 801a2c4:	24014e0c 	.word	0x24014e0c
 801a2c8:	24014cd4 	.word	0x24014cd4
 801a2cc:	0801a23d 	.word	0x0801a23d

0801a2d0 <__sfp_lock_acquire>:
 801a2d0:	4801      	ldr	r0, [pc, #4]	@ (801a2d8 <__sfp_lock_acquire+0x8>)
 801a2d2:	f000 b976 	b.w	801a5c2 <__retarget_lock_acquire_recursive>
 801a2d6:	bf00      	nop
 801a2d8:	24014e15 	.word	0x24014e15

0801a2dc <__sfp_lock_release>:
 801a2dc:	4801      	ldr	r0, [pc, #4]	@ (801a2e4 <__sfp_lock_release+0x8>)
 801a2de:	f000 b971 	b.w	801a5c4 <__retarget_lock_release_recursive>
 801a2e2:	bf00      	nop
 801a2e4:	24014e15 	.word	0x24014e15

0801a2e8 <__sinit>:
 801a2e8:	b510      	push	{r4, lr}
 801a2ea:	4604      	mov	r4, r0
 801a2ec:	f7ff fff0 	bl	801a2d0 <__sfp_lock_acquire>
 801a2f0:	6a23      	ldr	r3, [r4, #32]
 801a2f2:	b11b      	cbz	r3, 801a2fc <__sinit+0x14>
 801a2f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a2f8:	f7ff bff0 	b.w	801a2dc <__sfp_lock_release>
 801a2fc:	4b04      	ldr	r3, [pc, #16]	@ (801a310 <__sinit+0x28>)
 801a2fe:	6223      	str	r3, [r4, #32]
 801a300:	4b04      	ldr	r3, [pc, #16]	@ (801a314 <__sinit+0x2c>)
 801a302:	681b      	ldr	r3, [r3, #0]
 801a304:	2b00      	cmp	r3, #0
 801a306:	d1f5      	bne.n	801a2f4 <__sinit+0xc>
 801a308:	f7ff ffc4 	bl	801a294 <global_stdio_init.part.0>
 801a30c:	e7f2      	b.n	801a2f4 <__sinit+0xc>
 801a30e:	bf00      	nop
 801a310:	0801a255 	.word	0x0801a255
 801a314:	24014e0c 	.word	0x24014e0c

0801a318 <_fwalk_sglue>:
 801a318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a31c:	4607      	mov	r7, r0
 801a31e:	4688      	mov	r8, r1
 801a320:	4614      	mov	r4, r2
 801a322:	2600      	movs	r6, #0
 801a324:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a328:	f1b9 0901 	subs.w	r9, r9, #1
 801a32c:	d505      	bpl.n	801a33a <_fwalk_sglue+0x22>
 801a32e:	6824      	ldr	r4, [r4, #0]
 801a330:	2c00      	cmp	r4, #0
 801a332:	d1f7      	bne.n	801a324 <_fwalk_sglue+0xc>
 801a334:	4630      	mov	r0, r6
 801a336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a33a:	89ab      	ldrh	r3, [r5, #12]
 801a33c:	2b01      	cmp	r3, #1
 801a33e:	d907      	bls.n	801a350 <_fwalk_sglue+0x38>
 801a340:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a344:	3301      	adds	r3, #1
 801a346:	d003      	beq.n	801a350 <_fwalk_sglue+0x38>
 801a348:	4629      	mov	r1, r5
 801a34a:	4638      	mov	r0, r7
 801a34c:	47c0      	blx	r8
 801a34e:	4306      	orrs	r6, r0
 801a350:	3568      	adds	r5, #104	@ 0x68
 801a352:	e7e9      	b.n	801a328 <_fwalk_sglue+0x10>

0801a354 <iprintf>:
 801a354:	b40f      	push	{r0, r1, r2, r3}
 801a356:	b507      	push	{r0, r1, r2, lr}
 801a358:	4906      	ldr	r1, [pc, #24]	@ (801a374 <iprintf+0x20>)
 801a35a:	ab04      	add	r3, sp, #16
 801a35c:	6808      	ldr	r0, [r1, #0]
 801a35e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a362:	6881      	ldr	r1, [r0, #8]
 801a364:	9301      	str	r3, [sp, #4]
 801a366:	f000 fa85 	bl	801a874 <_vfiprintf_r>
 801a36a:	b003      	add	sp, #12
 801a36c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a370:	b004      	add	sp, #16
 801a372:	4770      	bx	lr
 801a374:	240049cc 	.word	0x240049cc

0801a378 <__sread>:
 801a378:	b510      	push	{r4, lr}
 801a37a:	460c      	mov	r4, r1
 801a37c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a380:	f000 f8d6 	bl	801a530 <_read_r>
 801a384:	2800      	cmp	r0, #0
 801a386:	bfab      	itete	ge
 801a388:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801a38a:	89a3      	ldrhlt	r3, [r4, #12]
 801a38c:	181b      	addge	r3, r3, r0
 801a38e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801a392:	bfac      	ite	ge
 801a394:	6563      	strge	r3, [r4, #84]	@ 0x54
 801a396:	81a3      	strhlt	r3, [r4, #12]
 801a398:	bd10      	pop	{r4, pc}

0801a39a <__swrite>:
 801a39a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a39e:	461f      	mov	r7, r3
 801a3a0:	898b      	ldrh	r3, [r1, #12]
 801a3a2:	05db      	lsls	r3, r3, #23
 801a3a4:	4605      	mov	r5, r0
 801a3a6:	460c      	mov	r4, r1
 801a3a8:	4616      	mov	r6, r2
 801a3aa:	d505      	bpl.n	801a3b8 <__swrite+0x1e>
 801a3ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a3b0:	2302      	movs	r3, #2
 801a3b2:	2200      	movs	r2, #0
 801a3b4:	f000 f8aa 	bl	801a50c <_lseek_r>
 801a3b8:	89a3      	ldrh	r3, [r4, #12]
 801a3ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a3be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801a3c2:	81a3      	strh	r3, [r4, #12]
 801a3c4:	4632      	mov	r2, r6
 801a3c6:	463b      	mov	r3, r7
 801a3c8:	4628      	mov	r0, r5
 801a3ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a3ce:	f000 b8c1 	b.w	801a554 <_write_r>

0801a3d2 <__sseek>:
 801a3d2:	b510      	push	{r4, lr}
 801a3d4:	460c      	mov	r4, r1
 801a3d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a3da:	f000 f897 	bl	801a50c <_lseek_r>
 801a3de:	1c43      	adds	r3, r0, #1
 801a3e0:	89a3      	ldrh	r3, [r4, #12]
 801a3e2:	bf15      	itete	ne
 801a3e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 801a3e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801a3ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801a3ee:	81a3      	strheq	r3, [r4, #12]
 801a3f0:	bf18      	it	ne
 801a3f2:	81a3      	strhne	r3, [r4, #12]
 801a3f4:	bd10      	pop	{r4, pc}

0801a3f6 <__sclose>:
 801a3f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a3fa:	f000 b819 	b.w	801a430 <_close_r>

0801a3fe <memcmp>:
 801a3fe:	b510      	push	{r4, lr}
 801a400:	3901      	subs	r1, #1
 801a402:	4402      	add	r2, r0
 801a404:	4290      	cmp	r0, r2
 801a406:	d101      	bne.n	801a40c <memcmp+0xe>
 801a408:	2000      	movs	r0, #0
 801a40a:	e005      	b.n	801a418 <memcmp+0x1a>
 801a40c:	7803      	ldrb	r3, [r0, #0]
 801a40e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801a412:	42a3      	cmp	r3, r4
 801a414:	d001      	beq.n	801a41a <memcmp+0x1c>
 801a416:	1b18      	subs	r0, r3, r4
 801a418:	bd10      	pop	{r4, pc}
 801a41a:	3001      	adds	r0, #1
 801a41c:	e7f2      	b.n	801a404 <memcmp+0x6>

0801a41e <memset>:
 801a41e:	4402      	add	r2, r0
 801a420:	4603      	mov	r3, r0
 801a422:	4293      	cmp	r3, r2
 801a424:	d100      	bne.n	801a428 <memset+0xa>
 801a426:	4770      	bx	lr
 801a428:	f803 1b01 	strb.w	r1, [r3], #1
 801a42c:	e7f9      	b.n	801a422 <memset+0x4>
	...

0801a430 <_close_r>:
 801a430:	b538      	push	{r3, r4, r5, lr}
 801a432:	4d06      	ldr	r5, [pc, #24]	@ (801a44c <_close_r+0x1c>)
 801a434:	2300      	movs	r3, #0
 801a436:	4604      	mov	r4, r0
 801a438:	4608      	mov	r0, r1
 801a43a:	602b      	str	r3, [r5, #0]
 801a43c:	f7e7 fa36 	bl	80018ac <_close>
 801a440:	1c43      	adds	r3, r0, #1
 801a442:	d102      	bne.n	801a44a <_close_r+0x1a>
 801a444:	682b      	ldr	r3, [r5, #0]
 801a446:	b103      	cbz	r3, 801a44a <_close_r+0x1a>
 801a448:	6023      	str	r3, [r4, #0]
 801a44a:	bd38      	pop	{r3, r4, r5, pc}
 801a44c:	24014e10 	.word	0x24014e10

0801a450 <_reclaim_reent>:
 801a450:	4b2d      	ldr	r3, [pc, #180]	@ (801a508 <_reclaim_reent+0xb8>)
 801a452:	681b      	ldr	r3, [r3, #0]
 801a454:	4283      	cmp	r3, r0
 801a456:	b570      	push	{r4, r5, r6, lr}
 801a458:	4604      	mov	r4, r0
 801a45a:	d053      	beq.n	801a504 <_reclaim_reent+0xb4>
 801a45c:	69c3      	ldr	r3, [r0, #28]
 801a45e:	b31b      	cbz	r3, 801a4a8 <_reclaim_reent+0x58>
 801a460:	68db      	ldr	r3, [r3, #12]
 801a462:	b163      	cbz	r3, 801a47e <_reclaim_reent+0x2e>
 801a464:	2500      	movs	r5, #0
 801a466:	69e3      	ldr	r3, [r4, #28]
 801a468:	68db      	ldr	r3, [r3, #12]
 801a46a:	5959      	ldr	r1, [r3, r5]
 801a46c:	b9b1      	cbnz	r1, 801a49c <_reclaim_reent+0x4c>
 801a46e:	3504      	adds	r5, #4
 801a470:	2d80      	cmp	r5, #128	@ 0x80
 801a472:	d1f8      	bne.n	801a466 <_reclaim_reent+0x16>
 801a474:	69e3      	ldr	r3, [r4, #28]
 801a476:	4620      	mov	r0, r4
 801a478:	68d9      	ldr	r1, [r3, #12]
 801a47a:	f000 f8d1 	bl	801a620 <_free_r>
 801a47e:	69e3      	ldr	r3, [r4, #28]
 801a480:	6819      	ldr	r1, [r3, #0]
 801a482:	b111      	cbz	r1, 801a48a <_reclaim_reent+0x3a>
 801a484:	4620      	mov	r0, r4
 801a486:	f000 f8cb 	bl	801a620 <_free_r>
 801a48a:	69e3      	ldr	r3, [r4, #28]
 801a48c:	689d      	ldr	r5, [r3, #8]
 801a48e:	b15d      	cbz	r5, 801a4a8 <_reclaim_reent+0x58>
 801a490:	4629      	mov	r1, r5
 801a492:	4620      	mov	r0, r4
 801a494:	682d      	ldr	r5, [r5, #0]
 801a496:	f000 f8c3 	bl	801a620 <_free_r>
 801a49a:	e7f8      	b.n	801a48e <_reclaim_reent+0x3e>
 801a49c:	680e      	ldr	r6, [r1, #0]
 801a49e:	4620      	mov	r0, r4
 801a4a0:	f000 f8be 	bl	801a620 <_free_r>
 801a4a4:	4631      	mov	r1, r6
 801a4a6:	e7e1      	b.n	801a46c <_reclaim_reent+0x1c>
 801a4a8:	6961      	ldr	r1, [r4, #20]
 801a4aa:	b111      	cbz	r1, 801a4b2 <_reclaim_reent+0x62>
 801a4ac:	4620      	mov	r0, r4
 801a4ae:	f000 f8b7 	bl	801a620 <_free_r>
 801a4b2:	69e1      	ldr	r1, [r4, #28]
 801a4b4:	b111      	cbz	r1, 801a4bc <_reclaim_reent+0x6c>
 801a4b6:	4620      	mov	r0, r4
 801a4b8:	f000 f8b2 	bl	801a620 <_free_r>
 801a4bc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801a4be:	b111      	cbz	r1, 801a4c6 <_reclaim_reent+0x76>
 801a4c0:	4620      	mov	r0, r4
 801a4c2:	f000 f8ad 	bl	801a620 <_free_r>
 801a4c6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a4c8:	b111      	cbz	r1, 801a4d0 <_reclaim_reent+0x80>
 801a4ca:	4620      	mov	r0, r4
 801a4cc:	f000 f8a8 	bl	801a620 <_free_r>
 801a4d0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801a4d2:	b111      	cbz	r1, 801a4da <_reclaim_reent+0x8a>
 801a4d4:	4620      	mov	r0, r4
 801a4d6:	f000 f8a3 	bl	801a620 <_free_r>
 801a4da:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801a4dc:	b111      	cbz	r1, 801a4e4 <_reclaim_reent+0x94>
 801a4de:	4620      	mov	r0, r4
 801a4e0:	f000 f89e 	bl	801a620 <_free_r>
 801a4e4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801a4e6:	b111      	cbz	r1, 801a4ee <_reclaim_reent+0x9e>
 801a4e8:	4620      	mov	r0, r4
 801a4ea:	f000 f899 	bl	801a620 <_free_r>
 801a4ee:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801a4f0:	b111      	cbz	r1, 801a4f8 <_reclaim_reent+0xa8>
 801a4f2:	4620      	mov	r0, r4
 801a4f4:	f000 f894 	bl	801a620 <_free_r>
 801a4f8:	6a23      	ldr	r3, [r4, #32]
 801a4fa:	b11b      	cbz	r3, 801a504 <_reclaim_reent+0xb4>
 801a4fc:	4620      	mov	r0, r4
 801a4fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a502:	4718      	bx	r3
 801a504:	bd70      	pop	{r4, r5, r6, pc}
 801a506:	bf00      	nop
 801a508:	240049cc 	.word	0x240049cc

0801a50c <_lseek_r>:
 801a50c:	b538      	push	{r3, r4, r5, lr}
 801a50e:	4d07      	ldr	r5, [pc, #28]	@ (801a52c <_lseek_r+0x20>)
 801a510:	4604      	mov	r4, r0
 801a512:	4608      	mov	r0, r1
 801a514:	4611      	mov	r1, r2
 801a516:	2200      	movs	r2, #0
 801a518:	602a      	str	r2, [r5, #0]
 801a51a:	461a      	mov	r2, r3
 801a51c:	f7e7 f9ed 	bl	80018fa <_lseek>
 801a520:	1c43      	adds	r3, r0, #1
 801a522:	d102      	bne.n	801a52a <_lseek_r+0x1e>
 801a524:	682b      	ldr	r3, [r5, #0]
 801a526:	b103      	cbz	r3, 801a52a <_lseek_r+0x1e>
 801a528:	6023      	str	r3, [r4, #0]
 801a52a:	bd38      	pop	{r3, r4, r5, pc}
 801a52c:	24014e10 	.word	0x24014e10

0801a530 <_read_r>:
 801a530:	b538      	push	{r3, r4, r5, lr}
 801a532:	4d07      	ldr	r5, [pc, #28]	@ (801a550 <_read_r+0x20>)
 801a534:	4604      	mov	r4, r0
 801a536:	4608      	mov	r0, r1
 801a538:	4611      	mov	r1, r2
 801a53a:	2200      	movs	r2, #0
 801a53c:	602a      	str	r2, [r5, #0]
 801a53e:	461a      	mov	r2, r3
 801a540:	f7e7 f97b 	bl	800183a <_read>
 801a544:	1c43      	adds	r3, r0, #1
 801a546:	d102      	bne.n	801a54e <_read_r+0x1e>
 801a548:	682b      	ldr	r3, [r5, #0]
 801a54a:	b103      	cbz	r3, 801a54e <_read_r+0x1e>
 801a54c:	6023      	str	r3, [r4, #0]
 801a54e:	bd38      	pop	{r3, r4, r5, pc}
 801a550:	24014e10 	.word	0x24014e10

0801a554 <_write_r>:
 801a554:	b538      	push	{r3, r4, r5, lr}
 801a556:	4d07      	ldr	r5, [pc, #28]	@ (801a574 <_write_r+0x20>)
 801a558:	4604      	mov	r4, r0
 801a55a:	4608      	mov	r0, r1
 801a55c:	4611      	mov	r1, r2
 801a55e:	2200      	movs	r2, #0
 801a560:	602a      	str	r2, [r5, #0]
 801a562:	461a      	mov	r2, r3
 801a564:	f7e7 f986 	bl	8001874 <_write>
 801a568:	1c43      	adds	r3, r0, #1
 801a56a:	d102      	bne.n	801a572 <_write_r+0x1e>
 801a56c:	682b      	ldr	r3, [r5, #0]
 801a56e:	b103      	cbz	r3, 801a572 <_write_r+0x1e>
 801a570:	6023      	str	r3, [r4, #0]
 801a572:	bd38      	pop	{r3, r4, r5, pc}
 801a574:	24014e10 	.word	0x24014e10

0801a578 <__libc_init_array>:
 801a578:	b570      	push	{r4, r5, r6, lr}
 801a57a:	4d0d      	ldr	r5, [pc, #52]	@ (801a5b0 <__libc_init_array+0x38>)
 801a57c:	4c0d      	ldr	r4, [pc, #52]	@ (801a5b4 <__libc_init_array+0x3c>)
 801a57e:	1b64      	subs	r4, r4, r5
 801a580:	10a4      	asrs	r4, r4, #2
 801a582:	2600      	movs	r6, #0
 801a584:	42a6      	cmp	r6, r4
 801a586:	d109      	bne.n	801a59c <__libc_init_array+0x24>
 801a588:	4d0b      	ldr	r5, [pc, #44]	@ (801a5b8 <__libc_init_array+0x40>)
 801a58a:	4c0c      	ldr	r4, [pc, #48]	@ (801a5bc <__libc_init_array+0x44>)
 801a58c:	f000 fe48 	bl	801b220 <_init>
 801a590:	1b64      	subs	r4, r4, r5
 801a592:	10a4      	asrs	r4, r4, #2
 801a594:	2600      	movs	r6, #0
 801a596:	42a6      	cmp	r6, r4
 801a598:	d105      	bne.n	801a5a6 <__libc_init_array+0x2e>
 801a59a:	bd70      	pop	{r4, r5, r6, pc}
 801a59c:	f855 3b04 	ldr.w	r3, [r5], #4
 801a5a0:	4798      	blx	r3
 801a5a2:	3601      	adds	r6, #1
 801a5a4:	e7ee      	b.n	801a584 <__libc_init_array+0xc>
 801a5a6:	f855 3b04 	ldr.w	r3, [r5], #4
 801a5aa:	4798      	blx	r3
 801a5ac:	3601      	adds	r6, #1
 801a5ae:	e7f2      	b.n	801a596 <__libc_init_array+0x1e>
 801a5b0:	0801e0a8 	.word	0x0801e0a8
 801a5b4:	0801e0a8 	.word	0x0801e0a8
 801a5b8:	0801e0a8 	.word	0x0801e0a8
 801a5bc:	0801e0ac 	.word	0x0801e0ac

0801a5c0 <__retarget_lock_init_recursive>:
 801a5c0:	4770      	bx	lr

0801a5c2 <__retarget_lock_acquire_recursive>:
 801a5c2:	4770      	bx	lr

0801a5c4 <__retarget_lock_release_recursive>:
 801a5c4:	4770      	bx	lr

0801a5c6 <memcpy>:
 801a5c6:	440a      	add	r2, r1
 801a5c8:	4291      	cmp	r1, r2
 801a5ca:	f100 33ff 	add.w	r3, r0, #4294967295
 801a5ce:	d100      	bne.n	801a5d2 <memcpy+0xc>
 801a5d0:	4770      	bx	lr
 801a5d2:	b510      	push	{r4, lr}
 801a5d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a5d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a5dc:	4291      	cmp	r1, r2
 801a5de:	d1f9      	bne.n	801a5d4 <memcpy+0xe>
 801a5e0:	bd10      	pop	{r4, pc}
	...

0801a5e4 <__assert_func>:
 801a5e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a5e6:	4614      	mov	r4, r2
 801a5e8:	461a      	mov	r2, r3
 801a5ea:	4b09      	ldr	r3, [pc, #36]	@ (801a610 <__assert_func+0x2c>)
 801a5ec:	681b      	ldr	r3, [r3, #0]
 801a5ee:	4605      	mov	r5, r0
 801a5f0:	68d8      	ldr	r0, [r3, #12]
 801a5f2:	b14c      	cbz	r4, 801a608 <__assert_func+0x24>
 801a5f4:	4b07      	ldr	r3, [pc, #28]	@ (801a614 <__assert_func+0x30>)
 801a5f6:	9100      	str	r1, [sp, #0]
 801a5f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801a5fc:	4906      	ldr	r1, [pc, #24]	@ (801a618 <__assert_func+0x34>)
 801a5fe:	462b      	mov	r3, r5
 801a600:	f000 fc88 	bl	801af14 <fiprintf>
 801a604:	f000 fd3c 	bl	801b080 <abort>
 801a608:	4b04      	ldr	r3, [pc, #16]	@ (801a61c <__assert_func+0x38>)
 801a60a:	461c      	mov	r4, r3
 801a60c:	e7f3      	b.n	801a5f6 <__assert_func+0x12>
 801a60e:	bf00      	nop
 801a610:	240049cc 	.word	0x240049cc
 801a614:	0801e031 	.word	0x0801e031
 801a618:	0801e03e 	.word	0x0801e03e
 801a61c:	0801e06c 	.word	0x0801e06c

0801a620 <_free_r>:
 801a620:	b538      	push	{r3, r4, r5, lr}
 801a622:	4605      	mov	r5, r0
 801a624:	2900      	cmp	r1, #0
 801a626:	d041      	beq.n	801a6ac <_free_r+0x8c>
 801a628:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a62c:	1f0c      	subs	r4, r1, #4
 801a62e:	2b00      	cmp	r3, #0
 801a630:	bfb8      	it	lt
 801a632:	18e4      	addlt	r4, r4, r3
 801a634:	f000 f8e8 	bl	801a808 <__malloc_lock>
 801a638:	4a1d      	ldr	r2, [pc, #116]	@ (801a6b0 <_free_r+0x90>)
 801a63a:	6813      	ldr	r3, [r2, #0]
 801a63c:	b933      	cbnz	r3, 801a64c <_free_r+0x2c>
 801a63e:	6063      	str	r3, [r4, #4]
 801a640:	6014      	str	r4, [r2, #0]
 801a642:	4628      	mov	r0, r5
 801a644:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a648:	f000 b8e4 	b.w	801a814 <__malloc_unlock>
 801a64c:	42a3      	cmp	r3, r4
 801a64e:	d908      	bls.n	801a662 <_free_r+0x42>
 801a650:	6820      	ldr	r0, [r4, #0]
 801a652:	1821      	adds	r1, r4, r0
 801a654:	428b      	cmp	r3, r1
 801a656:	bf01      	itttt	eq
 801a658:	6819      	ldreq	r1, [r3, #0]
 801a65a:	685b      	ldreq	r3, [r3, #4]
 801a65c:	1809      	addeq	r1, r1, r0
 801a65e:	6021      	streq	r1, [r4, #0]
 801a660:	e7ed      	b.n	801a63e <_free_r+0x1e>
 801a662:	461a      	mov	r2, r3
 801a664:	685b      	ldr	r3, [r3, #4]
 801a666:	b10b      	cbz	r3, 801a66c <_free_r+0x4c>
 801a668:	42a3      	cmp	r3, r4
 801a66a:	d9fa      	bls.n	801a662 <_free_r+0x42>
 801a66c:	6811      	ldr	r1, [r2, #0]
 801a66e:	1850      	adds	r0, r2, r1
 801a670:	42a0      	cmp	r0, r4
 801a672:	d10b      	bne.n	801a68c <_free_r+0x6c>
 801a674:	6820      	ldr	r0, [r4, #0]
 801a676:	4401      	add	r1, r0
 801a678:	1850      	adds	r0, r2, r1
 801a67a:	4283      	cmp	r3, r0
 801a67c:	6011      	str	r1, [r2, #0]
 801a67e:	d1e0      	bne.n	801a642 <_free_r+0x22>
 801a680:	6818      	ldr	r0, [r3, #0]
 801a682:	685b      	ldr	r3, [r3, #4]
 801a684:	6053      	str	r3, [r2, #4]
 801a686:	4408      	add	r0, r1
 801a688:	6010      	str	r0, [r2, #0]
 801a68a:	e7da      	b.n	801a642 <_free_r+0x22>
 801a68c:	d902      	bls.n	801a694 <_free_r+0x74>
 801a68e:	230c      	movs	r3, #12
 801a690:	602b      	str	r3, [r5, #0]
 801a692:	e7d6      	b.n	801a642 <_free_r+0x22>
 801a694:	6820      	ldr	r0, [r4, #0]
 801a696:	1821      	adds	r1, r4, r0
 801a698:	428b      	cmp	r3, r1
 801a69a:	bf04      	itt	eq
 801a69c:	6819      	ldreq	r1, [r3, #0]
 801a69e:	685b      	ldreq	r3, [r3, #4]
 801a6a0:	6063      	str	r3, [r4, #4]
 801a6a2:	bf04      	itt	eq
 801a6a4:	1809      	addeq	r1, r1, r0
 801a6a6:	6021      	streq	r1, [r4, #0]
 801a6a8:	6054      	str	r4, [r2, #4]
 801a6aa:	e7ca      	b.n	801a642 <_free_r+0x22>
 801a6ac:	bd38      	pop	{r3, r4, r5, pc}
 801a6ae:	bf00      	nop
 801a6b0:	24014e1c 	.word	0x24014e1c

0801a6b4 <malloc>:
 801a6b4:	4b02      	ldr	r3, [pc, #8]	@ (801a6c0 <malloc+0xc>)
 801a6b6:	4601      	mov	r1, r0
 801a6b8:	6818      	ldr	r0, [r3, #0]
 801a6ba:	f000 b825 	b.w	801a708 <_malloc_r>
 801a6be:	bf00      	nop
 801a6c0:	240049cc 	.word	0x240049cc

0801a6c4 <sbrk_aligned>:
 801a6c4:	b570      	push	{r4, r5, r6, lr}
 801a6c6:	4e0f      	ldr	r6, [pc, #60]	@ (801a704 <sbrk_aligned+0x40>)
 801a6c8:	460c      	mov	r4, r1
 801a6ca:	6831      	ldr	r1, [r6, #0]
 801a6cc:	4605      	mov	r5, r0
 801a6ce:	b911      	cbnz	r1, 801a6d6 <sbrk_aligned+0x12>
 801a6d0:	f000 fcc6 	bl	801b060 <_sbrk_r>
 801a6d4:	6030      	str	r0, [r6, #0]
 801a6d6:	4621      	mov	r1, r4
 801a6d8:	4628      	mov	r0, r5
 801a6da:	f000 fcc1 	bl	801b060 <_sbrk_r>
 801a6de:	1c43      	adds	r3, r0, #1
 801a6e0:	d103      	bne.n	801a6ea <sbrk_aligned+0x26>
 801a6e2:	f04f 34ff 	mov.w	r4, #4294967295
 801a6e6:	4620      	mov	r0, r4
 801a6e8:	bd70      	pop	{r4, r5, r6, pc}
 801a6ea:	1cc4      	adds	r4, r0, #3
 801a6ec:	f024 0403 	bic.w	r4, r4, #3
 801a6f0:	42a0      	cmp	r0, r4
 801a6f2:	d0f8      	beq.n	801a6e6 <sbrk_aligned+0x22>
 801a6f4:	1a21      	subs	r1, r4, r0
 801a6f6:	4628      	mov	r0, r5
 801a6f8:	f000 fcb2 	bl	801b060 <_sbrk_r>
 801a6fc:	3001      	adds	r0, #1
 801a6fe:	d1f2      	bne.n	801a6e6 <sbrk_aligned+0x22>
 801a700:	e7ef      	b.n	801a6e2 <sbrk_aligned+0x1e>
 801a702:	bf00      	nop
 801a704:	24014e18 	.word	0x24014e18

0801a708 <_malloc_r>:
 801a708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a70c:	1ccd      	adds	r5, r1, #3
 801a70e:	f025 0503 	bic.w	r5, r5, #3
 801a712:	3508      	adds	r5, #8
 801a714:	2d0c      	cmp	r5, #12
 801a716:	bf38      	it	cc
 801a718:	250c      	movcc	r5, #12
 801a71a:	2d00      	cmp	r5, #0
 801a71c:	4606      	mov	r6, r0
 801a71e:	db01      	blt.n	801a724 <_malloc_r+0x1c>
 801a720:	42a9      	cmp	r1, r5
 801a722:	d904      	bls.n	801a72e <_malloc_r+0x26>
 801a724:	230c      	movs	r3, #12
 801a726:	6033      	str	r3, [r6, #0]
 801a728:	2000      	movs	r0, #0
 801a72a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a72e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801a804 <_malloc_r+0xfc>
 801a732:	f000 f869 	bl	801a808 <__malloc_lock>
 801a736:	f8d8 3000 	ldr.w	r3, [r8]
 801a73a:	461c      	mov	r4, r3
 801a73c:	bb44      	cbnz	r4, 801a790 <_malloc_r+0x88>
 801a73e:	4629      	mov	r1, r5
 801a740:	4630      	mov	r0, r6
 801a742:	f7ff ffbf 	bl	801a6c4 <sbrk_aligned>
 801a746:	1c43      	adds	r3, r0, #1
 801a748:	4604      	mov	r4, r0
 801a74a:	d158      	bne.n	801a7fe <_malloc_r+0xf6>
 801a74c:	f8d8 4000 	ldr.w	r4, [r8]
 801a750:	4627      	mov	r7, r4
 801a752:	2f00      	cmp	r7, #0
 801a754:	d143      	bne.n	801a7de <_malloc_r+0xd6>
 801a756:	2c00      	cmp	r4, #0
 801a758:	d04b      	beq.n	801a7f2 <_malloc_r+0xea>
 801a75a:	6823      	ldr	r3, [r4, #0]
 801a75c:	4639      	mov	r1, r7
 801a75e:	4630      	mov	r0, r6
 801a760:	eb04 0903 	add.w	r9, r4, r3
 801a764:	f000 fc7c 	bl	801b060 <_sbrk_r>
 801a768:	4581      	cmp	r9, r0
 801a76a:	d142      	bne.n	801a7f2 <_malloc_r+0xea>
 801a76c:	6821      	ldr	r1, [r4, #0]
 801a76e:	1a6d      	subs	r5, r5, r1
 801a770:	4629      	mov	r1, r5
 801a772:	4630      	mov	r0, r6
 801a774:	f7ff ffa6 	bl	801a6c4 <sbrk_aligned>
 801a778:	3001      	adds	r0, #1
 801a77a:	d03a      	beq.n	801a7f2 <_malloc_r+0xea>
 801a77c:	6823      	ldr	r3, [r4, #0]
 801a77e:	442b      	add	r3, r5
 801a780:	6023      	str	r3, [r4, #0]
 801a782:	f8d8 3000 	ldr.w	r3, [r8]
 801a786:	685a      	ldr	r2, [r3, #4]
 801a788:	bb62      	cbnz	r2, 801a7e4 <_malloc_r+0xdc>
 801a78a:	f8c8 7000 	str.w	r7, [r8]
 801a78e:	e00f      	b.n	801a7b0 <_malloc_r+0xa8>
 801a790:	6822      	ldr	r2, [r4, #0]
 801a792:	1b52      	subs	r2, r2, r5
 801a794:	d420      	bmi.n	801a7d8 <_malloc_r+0xd0>
 801a796:	2a0b      	cmp	r2, #11
 801a798:	d917      	bls.n	801a7ca <_malloc_r+0xc2>
 801a79a:	1961      	adds	r1, r4, r5
 801a79c:	42a3      	cmp	r3, r4
 801a79e:	6025      	str	r5, [r4, #0]
 801a7a0:	bf18      	it	ne
 801a7a2:	6059      	strne	r1, [r3, #4]
 801a7a4:	6863      	ldr	r3, [r4, #4]
 801a7a6:	bf08      	it	eq
 801a7a8:	f8c8 1000 	streq.w	r1, [r8]
 801a7ac:	5162      	str	r2, [r4, r5]
 801a7ae:	604b      	str	r3, [r1, #4]
 801a7b0:	4630      	mov	r0, r6
 801a7b2:	f000 f82f 	bl	801a814 <__malloc_unlock>
 801a7b6:	f104 000b 	add.w	r0, r4, #11
 801a7ba:	1d23      	adds	r3, r4, #4
 801a7bc:	f020 0007 	bic.w	r0, r0, #7
 801a7c0:	1ac2      	subs	r2, r0, r3
 801a7c2:	bf1c      	itt	ne
 801a7c4:	1a1b      	subne	r3, r3, r0
 801a7c6:	50a3      	strne	r3, [r4, r2]
 801a7c8:	e7af      	b.n	801a72a <_malloc_r+0x22>
 801a7ca:	6862      	ldr	r2, [r4, #4]
 801a7cc:	42a3      	cmp	r3, r4
 801a7ce:	bf0c      	ite	eq
 801a7d0:	f8c8 2000 	streq.w	r2, [r8]
 801a7d4:	605a      	strne	r2, [r3, #4]
 801a7d6:	e7eb      	b.n	801a7b0 <_malloc_r+0xa8>
 801a7d8:	4623      	mov	r3, r4
 801a7da:	6864      	ldr	r4, [r4, #4]
 801a7dc:	e7ae      	b.n	801a73c <_malloc_r+0x34>
 801a7de:	463c      	mov	r4, r7
 801a7e0:	687f      	ldr	r7, [r7, #4]
 801a7e2:	e7b6      	b.n	801a752 <_malloc_r+0x4a>
 801a7e4:	461a      	mov	r2, r3
 801a7e6:	685b      	ldr	r3, [r3, #4]
 801a7e8:	42a3      	cmp	r3, r4
 801a7ea:	d1fb      	bne.n	801a7e4 <_malloc_r+0xdc>
 801a7ec:	2300      	movs	r3, #0
 801a7ee:	6053      	str	r3, [r2, #4]
 801a7f0:	e7de      	b.n	801a7b0 <_malloc_r+0xa8>
 801a7f2:	230c      	movs	r3, #12
 801a7f4:	6033      	str	r3, [r6, #0]
 801a7f6:	4630      	mov	r0, r6
 801a7f8:	f000 f80c 	bl	801a814 <__malloc_unlock>
 801a7fc:	e794      	b.n	801a728 <_malloc_r+0x20>
 801a7fe:	6005      	str	r5, [r0, #0]
 801a800:	e7d6      	b.n	801a7b0 <_malloc_r+0xa8>
 801a802:	bf00      	nop
 801a804:	24014e1c 	.word	0x24014e1c

0801a808 <__malloc_lock>:
 801a808:	4801      	ldr	r0, [pc, #4]	@ (801a810 <__malloc_lock+0x8>)
 801a80a:	f7ff beda 	b.w	801a5c2 <__retarget_lock_acquire_recursive>
 801a80e:	bf00      	nop
 801a810:	24014e14 	.word	0x24014e14

0801a814 <__malloc_unlock>:
 801a814:	4801      	ldr	r0, [pc, #4]	@ (801a81c <__malloc_unlock+0x8>)
 801a816:	f7ff bed5 	b.w	801a5c4 <__retarget_lock_release_recursive>
 801a81a:	bf00      	nop
 801a81c:	24014e14 	.word	0x24014e14

0801a820 <__sfputc_r>:
 801a820:	6893      	ldr	r3, [r2, #8]
 801a822:	3b01      	subs	r3, #1
 801a824:	2b00      	cmp	r3, #0
 801a826:	b410      	push	{r4}
 801a828:	6093      	str	r3, [r2, #8]
 801a82a:	da08      	bge.n	801a83e <__sfputc_r+0x1e>
 801a82c:	6994      	ldr	r4, [r2, #24]
 801a82e:	42a3      	cmp	r3, r4
 801a830:	db01      	blt.n	801a836 <__sfputc_r+0x16>
 801a832:	290a      	cmp	r1, #10
 801a834:	d103      	bne.n	801a83e <__sfputc_r+0x1e>
 801a836:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a83a:	f000 bb7d 	b.w	801af38 <__swbuf_r>
 801a83e:	6813      	ldr	r3, [r2, #0]
 801a840:	1c58      	adds	r0, r3, #1
 801a842:	6010      	str	r0, [r2, #0]
 801a844:	7019      	strb	r1, [r3, #0]
 801a846:	4608      	mov	r0, r1
 801a848:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a84c:	4770      	bx	lr

0801a84e <__sfputs_r>:
 801a84e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a850:	4606      	mov	r6, r0
 801a852:	460f      	mov	r7, r1
 801a854:	4614      	mov	r4, r2
 801a856:	18d5      	adds	r5, r2, r3
 801a858:	42ac      	cmp	r4, r5
 801a85a:	d101      	bne.n	801a860 <__sfputs_r+0x12>
 801a85c:	2000      	movs	r0, #0
 801a85e:	e007      	b.n	801a870 <__sfputs_r+0x22>
 801a860:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a864:	463a      	mov	r2, r7
 801a866:	4630      	mov	r0, r6
 801a868:	f7ff ffda 	bl	801a820 <__sfputc_r>
 801a86c:	1c43      	adds	r3, r0, #1
 801a86e:	d1f3      	bne.n	801a858 <__sfputs_r+0xa>
 801a870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a874 <_vfiprintf_r>:
 801a874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a878:	460d      	mov	r5, r1
 801a87a:	b09d      	sub	sp, #116	@ 0x74
 801a87c:	4614      	mov	r4, r2
 801a87e:	4698      	mov	r8, r3
 801a880:	4606      	mov	r6, r0
 801a882:	b118      	cbz	r0, 801a88c <_vfiprintf_r+0x18>
 801a884:	6a03      	ldr	r3, [r0, #32]
 801a886:	b90b      	cbnz	r3, 801a88c <_vfiprintf_r+0x18>
 801a888:	f7ff fd2e 	bl	801a2e8 <__sinit>
 801a88c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a88e:	07d9      	lsls	r1, r3, #31
 801a890:	d405      	bmi.n	801a89e <_vfiprintf_r+0x2a>
 801a892:	89ab      	ldrh	r3, [r5, #12]
 801a894:	059a      	lsls	r2, r3, #22
 801a896:	d402      	bmi.n	801a89e <_vfiprintf_r+0x2a>
 801a898:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a89a:	f7ff fe92 	bl	801a5c2 <__retarget_lock_acquire_recursive>
 801a89e:	89ab      	ldrh	r3, [r5, #12]
 801a8a0:	071b      	lsls	r3, r3, #28
 801a8a2:	d501      	bpl.n	801a8a8 <_vfiprintf_r+0x34>
 801a8a4:	692b      	ldr	r3, [r5, #16]
 801a8a6:	b99b      	cbnz	r3, 801a8d0 <_vfiprintf_r+0x5c>
 801a8a8:	4629      	mov	r1, r5
 801a8aa:	4630      	mov	r0, r6
 801a8ac:	f000 fb82 	bl	801afb4 <__swsetup_r>
 801a8b0:	b170      	cbz	r0, 801a8d0 <_vfiprintf_r+0x5c>
 801a8b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a8b4:	07dc      	lsls	r4, r3, #31
 801a8b6:	d504      	bpl.n	801a8c2 <_vfiprintf_r+0x4e>
 801a8b8:	f04f 30ff 	mov.w	r0, #4294967295
 801a8bc:	b01d      	add	sp, #116	@ 0x74
 801a8be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a8c2:	89ab      	ldrh	r3, [r5, #12]
 801a8c4:	0598      	lsls	r0, r3, #22
 801a8c6:	d4f7      	bmi.n	801a8b8 <_vfiprintf_r+0x44>
 801a8c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a8ca:	f7ff fe7b 	bl	801a5c4 <__retarget_lock_release_recursive>
 801a8ce:	e7f3      	b.n	801a8b8 <_vfiprintf_r+0x44>
 801a8d0:	2300      	movs	r3, #0
 801a8d2:	9309      	str	r3, [sp, #36]	@ 0x24
 801a8d4:	2320      	movs	r3, #32
 801a8d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a8da:	f8cd 800c 	str.w	r8, [sp, #12]
 801a8de:	2330      	movs	r3, #48	@ 0x30
 801a8e0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801aa90 <_vfiprintf_r+0x21c>
 801a8e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a8e8:	f04f 0901 	mov.w	r9, #1
 801a8ec:	4623      	mov	r3, r4
 801a8ee:	469a      	mov	sl, r3
 801a8f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a8f4:	b10a      	cbz	r2, 801a8fa <_vfiprintf_r+0x86>
 801a8f6:	2a25      	cmp	r2, #37	@ 0x25
 801a8f8:	d1f9      	bne.n	801a8ee <_vfiprintf_r+0x7a>
 801a8fa:	ebba 0b04 	subs.w	fp, sl, r4
 801a8fe:	d00b      	beq.n	801a918 <_vfiprintf_r+0xa4>
 801a900:	465b      	mov	r3, fp
 801a902:	4622      	mov	r2, r4
 801a904:	4629      	mov	r1, r5
 801a906:	4630      	mov	r0, r6
 801a908:	f7ff ffa1 	bl	801a84e <__sfputs_r>
 801a90c:	3001      	adds	r0, #1
 801a90e:	f000 80a7 	beq.w	801aa60 <_vfiprintf_r+0x1ec>
 801a912:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a914:	445a      	add	r2, fp
 801a916:	9209      	str	r2, [sp, #36]	@ 0x24
 801a918:	f89a 3000 	ldrb.w	r3, [sl]
 801a91c:	2b00      	cmp	r3, #0
 801a91e:	f000 809f 	beq.w	801aa60 <_vfiprintf_r+0x1ec>
 801a922:	2300      	movs	r3, #0
 801a924:	f04f 32ff 	mov.w	r2, #4294967295
 801a928:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a92c:	f10a 0a01 	add.w	sl, sl, #1
 801a930:	9304      	str	r3, [sp, #16]
 801a932:	9307      	str	r3, [sp, #28]
 801a934:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a938:	931a      	str	r3, [sp, #104]	@ 0x68
 801a93a:	4654      	mov	r4, sl
 801a93c:	2205      	movs	r2, #5
 801a93e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a942:	4853      	ldr	r0, [pc, #332]	@ (801aa90 <_vfiprintf_r+0x21c>)
 801a944:	f7e5 fce4 	bl	8000310 <memchr>
 801a948:	9a04      	ldr	r2, [sp, #16]
 801a94a:	b9d8      	cbnz	r0, 801a984 <_vfiprintf_r+0x110>
 801a94c:	06d1      	lsls	r1, r2, #27
 801a94e:	bf44      	itt	mi
 801a950:	2320      	movmi	r3, #32
 801a952:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a956:	0713      	lsls	r3, r2, #28
 801a958:	bf44      	itt	mi
 801a95a:	232b      	movmi	r3, #43	@ 0x2b
 801a95c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a960:	f89a 3000 	ldrb.w	r3, [sl]
 801a964:	2b2a      	cmp	r3, #42	@ 0x2a
 801a966:	d015      	beq.n	801a994 <_vfiprintf_r+0x120>
 801a968:	9a07      	ldr	r2, [sp, #28]
 801a96a:	4654      	mov	r4, sl
 801a96c:	2000      	movs	r0, #0
 801a96e:	f04f 0c0a 	mov.w	ip, #10
 801a972:	4621      	mov	r1, r4
 801a974:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a978:	3b30      	subs	r3, #48	@ 0x30
 801a97a:	2b09      	cmp	r3, #9
 801a97c:	d94b      	bls.n	801aa16 <_vfiprintf_r+0x1a2>
 801a97e:	b1b0      	cbz	r0, 801a9ae <_vfiprintf_r+0x13a>
 801a980:	9207      	str	r2, [sp, #28]
 801a982:	e014      	b.n	801a9ae <_vfiprintf_r+0x13a>
 801a984:	eba0 0308 	sub.w	r3, r0, r8
 801a988:	fa09 f303 	lsl.w	r3, r9, r3
 801a98c:	4313      	orrs	r3, r2
 801a98e:	9304      	str	r3, [sp, #16]
 801a990:	46a2      	mov	sl, r4
 801a992:	e7d2      	b.n	801a93a <_vfiprintf_r+0xc6>
 801a994:	9b03      	ldr	r3, [sp, #12]
 801a996:	1d19      	adds	r1, r3, #4
 801a998:	681b      	ldr	r3, [r3, #0]
 801a99a:	9103      	str	r1, [sp, #12]
 801a99c:	2b00      	cmp	r3, #0
 801a99e:	bfbb      	ittet	lt
 801a9a0:	425b      	neglt	r3, r3
 801a9a2:	f042 0202 	orrlt.w	r2, r2, #2
 801a9a6:	9307      	strge	r3, [sp, #28]
 801a9a8:	9307      	strlt	r3, [sp, #28]
 801a9aa:	bfb8      	it	lt
 801a9ac:	9204      	strlt	r2, [sp, #16]
 801a9ae:	7823      	ldrb	r3, [r4, #0]
 801a9b0:	2b2e      	cmp	r3, #46	@ 0x2e
 801a9b2:	d10a      	bne.n	801a9ca <_vfiprintf_r+0x156>
 801a9b4:	7863      	ldrb	r3, [r4, #1]
 801a9b6:	2b2a      	cmp	r3, #42	@ 0x2a
 801a9b8:	d132      	bne.n	801aa20 <_vfiprintf_r+0x1ac>
 801a9ba:	9b03      	ldr	r3, [sp, #12]
 801a9bc:	1d1a      	adds	r2, r3, #4
 801a9be:	681b      	ldr	r3, [r3, #0]
 801a9c0:	9203      	str	r2, [sp, #12]
 801a9c2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a9c6:	3402      	adds	r4, #2
 801a9c8:	9305      	str	r3, [sp, #20]
 801a9ca:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801aaa0 <_vfiprintf_r+0x22c>
 801a9ce:	7821      	ldrb	r1, [r4, #0]
 801a9d0:	2203      	movs	r2, #3
 801a9d2:	4650      	mov	r0, sl
 801a9d4:	f7e5 fc9c 	bl	8000310 <memchr>
 801a9d8:	b138      	cbz	r0, 801a9ea <_vfiprintf_r+0x176>
 801a9da:	9b04      	ldr	r3, [sp, #16]
 801a9dc:	eba0 000a 	sub.w	r0, r0, sl
 801a9e0:	2240      	movs	r2, #64	@ 0x40
 801a9e2:	4082      	lsls	r2, r0
 801a9e4:	4313      	orrs	r3, r2
 801a9e6:	3401      	adds	r4, #1
 801a9e8:	9304      	str	r3, [sp, #16]
 801a9ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a9ee:	4829      	ldr	r0, [pc, #164]	@ (801aa94 <_vfiprintf_r+0x220>)
 801a9f0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a9f4:	2206      	movs	r2, #6
 801a9f6:	f7e5 fc8b 	bl	8000310 <memchr>
 801a9fa:	2800      	cmp	r0, #0
 801a9fc:	d03f      	beq.n	801aa7e <_vfiprintf_r+0x20a>
 801a9fe:	4b26      	ldr	r3, [pc, #152]	@ (801aa98 <_vfiprintf_r+0x224>)
 801aa00:	bb1b      	cbnz	r3, 801aa4a <_vfiprintf_r+0x1d6>
 801aa02:	9b03      	ldr	r3, [sp, #12]
 801aa04:	3307      	adds	r3, #7
 801aa06:	f023 0307 	bic.w	r3, r3, #7
 801aa0a:	3308      	adds	r3, #8
 801aa0c:	9303      	str	r3, [sp, #12]
 801aa0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801aa10:	443b      	add	r3, r7
 801aa12:	9309      	str	r3, [sp, #36]	@ 0x24
 801aa14:	e76a      	b.n	801a8ec <_vfiprintf_r+0x78>
 801aa16:	fb0c 3202 	mla	r2, ip, r2, r3
 801aa1a:	460c      	mov	r4, r1
 801aa1c:	2001      	movs	r0, #1
 801aa1e:	e7a8      	b.n	801a972 <_vfiprintf_r+0xfe>
 801aa20:	2300      	movs	r3, #0
 801aa22:	3401      	adds	r4, #1
 801aa24:	9305      	str	r3, [sp, #20]
 801aa26:	4619      	mov	r1, r3
 801aa28:	f04f 0c0a 	mov.w	ip, #10
 801aa2c:	4620      	mov	r0, r4
 801aa2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801aa32:	3a30      	subs	r2, #48	@ 0x30
 801aa34:	2a09      	cmp	r2, #9
 801aa36:	d903      	bls.n	801aa40 <_vfiprintf_r+0x1cc>
 801aa38:	2b00      	cmp	r3, #0
 801aa3a:	d0c6      	beq.n	801a9ca <_vfiprintf_r+0x156>
 801aa3c:	9105      	str	r1, [sp, #20]
 801aa3e:	e7c4      	b.n	801a9ca <_vfiprintf_r+0x156>
 801aa40:	fb0c 2101 	mla	r1, ip, r1, r2
 801aa44:	4604      	mov	r4, r0
 801aa46:	2301      	movs	r3, #1
 801aa48:	e7f0      	b.n	801aa2c <_vfiprintf_r+0x1b8>
 801aa4a:	ab03      	add	r3, sp, #12
 801aa4c:	9300      	str	r3, [sp, #0]
 801aa4e:	462a      	mov	r2, r5
 801aa50:	4b12      	ldr	r3, [pc, #72]	@ (801aa9c <_vfiprintf_r+0x228>)
 801aa52:	a904      	add	r1, sp, #16
 801aa54:	4630      	mov	r0, r6
 801aa56:	f3af 8000 	nop.w
 801aa5a:	4607      	mov	r7, r0
 801aa5c:	1c78      	adds	r0, r7, #1
 801aa5e:	d1d6      	bne.n	801aa0e <_vfiprintf_r+0x19a>
 801aa60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801aa62:	07d9      	lsls	r1, r3, #31
 801aa64:	d405      	bmi.n	801aa72 <_vfiprintf_r+0x1fe>
 801aa66:	89ab      	ldrh	r3, [r5, #12]
 801aa68:	059a      	lsls	r2, r3, #22
 801aa6a:	d402      	bmi.n	801aa72 <_vfiprintf_r+0x1fe>
 801aa6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801aa6e:	f7ff fda9 	bl	801a5c4 <__retarget_lock_release_recursive>
 801aa72:	89ab      	ldrh	r3, [r5, #12]
 801aa74:	065b      	lsls	r3, r3, #25
 801aa76:	f53f af1f 	bmi.w	801a8b8 <_vfiprintf_r+0x44>
 801aa7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801aa7c:	e71e      	b.n	801a8bc <_vfiprintf_r+0x48>
 801aa7e:	ab03      	add	r3, sp, #12
 801aa80:	9300      	str	r3, [sp, #0]
 801aa82:	462a      	mov	r2, r5
 801aa84:	4b05      	ldr	r3, [pc, #20]	@ (801aa9c <_vfiprintf_r+0x228>)
 801aa86:	a904      	add	r1, sp, #16
 801aa88:	4630      	mov	r0, r6
 801aa8a:	f000 f879 	bl	801ab80 <_printf_i>
 801aa8e:	e7e4      	b.n	801aa5a <_vfiprintf_r+0x1e6>
 801aa90:	0801e06d 	.word	0x0801e06d
 801aa94:	0801e077 	.word	0x0801e077
 801aa98:	00000000 	.word	0x00000000
 801aa9c:	0801a84f 	.word	0x0801a84f
 801aaa0:	0801e073 	.word	0x0801e073

0801aaa4 <_printf_common>:
 801aaa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aaa8:	4616      	mov	r6, r2
 801aaaa:	4698      	mov	r8, r3
 801aaac:	688a      	ldr	r2, [r1, #8]
 801aaae:	690b      	ldr	r3, [r1, #16]
 801aab0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801aab4:	4293      	cmp	r3, r2
 801aab6:	bfb8      	it	lt
 801aab8:	4613      	movlt	r3, r2
 801aaba:	6033      	str	r3, [r6, #0]
 801aabc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801aac0:	4607      	mov	r7, r0
 801aac2:	460c      	mov	r4, r1
 801aac4:	b10a      	cbz	r2, 801aaca <_printf_common+0x26>
 801aac6:	3301      	adds	r3, #1
 801aac8:	6033      	str	r3, [r6, #0]
 801aaca:	6823      	ldr	r3, [r4, #0]
 801aacc:	0699      	lsls	r1, r3, #26
 801aace:	bf42      	ittt	mi
 801aad0:	6833      	ldrmi	r3, [r6, #0]
 801aad2:	3302      	addmi	r3, #2
 801aad4:	6033      	strmi	r3, [r6, #0]
 801aad6:	6825      	ldr	r5, [r4, #0]
 801aad8:	f015 0506 	ands.w	r5, r5, #6
 801aadc:	d106      	bne.n	801aaec <_printf_common+0x48>
 801aade:	f104 0a19 	add.w	sl, r4, #25
 801aae2:	68e3      	ldr	r3, [r4, #12]
 801aae4:	6832      	ldr	r2, [r6, #0]
 801aae6:	1a9b      	subs	r3, r3, r2
 801aae8:	42ab      	cmp	r3, r5
 801aaea:	dc26      	bgt.n	801ab3a <_printf_common+0x96>
 801aaec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801aaf0:	6822      	ldr	r2, [r4, #0]
 801aaf2:	3b00      	subs	r3, #0
 801aaf4:	bf18      	it	ne
 801aaf6:	2301      	movne	r3, #1
 801aaf8:	0692      	lsls	r2, r2, #26
 801aafa:	d42b      	bmi.n	801ab54 <_printf_common+0xb0>
 801aafc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801ab00:	4641      	mov	r1, r8
 801ab02:	4638      	mov	r0, r7
 801ab04:	47c8      	blx	r9
 801ab06:	3001      	adds	r0, #1
 801ab08:	d01e      	beq.n	801ab48 <_printf_common+0xa4>
 801ab0a:	6823      	ldr	r3, [r4, #0]
 801ab0c:	6922      	ldr	r2, [r4, #16]
 801ab0e:	f003 0306 	and.w	r3, r3, #6
 801ab12:	2b04      	cmp	r3, #4
 801ab14:	bf02      	ittt	eq
 801ab16:	68e5      	ldreq	r5, [r4, #12]
 801ab18:	6833      	ldreq	r3, [r6, #0]
 801ab1a:	1aed      	subeq	r5, r5, r3
 801ab1c:	68a3      	ldr	r3, [r4, #8]
 801ab1e:	bf0c      	ite	eq
 801ab20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ab24:	2500      	movne	r5, #0
 801ab26:	4293      	cmp	r3, r2
 801ab28:	bfc4      	itt	gt
 801ab2a:	1a9b      	subgt	r3, r3, r2
 801ab2c:	18ed      	addgt	r5, r5, r3
 801ab2e:	2600      	movs	r6, #0
 801ab30:	341a      	adds	r4, #26
 801ab32:	42b5      	cmp	r5, r6
 801ab34:	d11a      	bne.n	801ab6c <_printf_common+0xc8>
 801ab36:	2000      	movs	r0, #0
 801ab38:	e008      	b.n	801ab4c <_printf_common+0xa8>
 801ab3a:	2301      	movs	r3, #1
 801ab3c:	4652      	mov	r2, sl
 801ab3e:	4641      	mov	r1, r8
 801ab40:	4638      	mov	r0, r7
 801ab42:	47c8      	blx	r9
 801ab44:	3001      	adds	r0, #1
 801ab46:	d103      	bne.n	801ab50 <_printf_common+0xac>
 801ab48:	f04f 30ff 	mov.w	r0, #4294967295
 801ab4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ab50:	3501      	adds	r5, #1
 801ab52:	e7c6      	b.n	801aae2 <_printf_common+0x3e>
 801ab54:	18e1      	adds	r1, r4, r3
 801ab56:	1c5a      	adds	r2, r3, #1
 801ab58:	2030      	movs	r0, #48	@ 0x30
 801ab5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801ab5e:	4422      	add	r2, r4
 801ab60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801ab64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801ab68:	3302      	adds	r3, #2
 801ab6a:	e7c7      	b.n	801aafc <_printf_common+0x58>
 801ab6c:	2301      	movs	r3, #1
 801ab6e:	4622      	mov	r2, r4
 801ab70:	4641      	mov	r1, r8
 801ab72:	4638      	mov	r0, r7
 801ab74:	47c8      	blx	r9
 801ab76:	3001      	adds	r0, #1
 801ab78:	d0e6      	beq.n	801ab48 <_printf_common+0xa4>
 801ab7a:	3601      	adds	r6, #1
 801ab7c:	e7d9      	b.n	801ab32 <_printf_common+0x8e>
	...

0801ab80 <_printf_i>:
 801ab80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ab84:	7e0f      	ldrb	r7, [r1, #24]
 801ab86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801ab88:	2f78      	cmp	r7, #120	@ 0x78
 801ab8a:	4691      	mov	r9, r2
 801ab8c:	4680      	mov	r8, r0
 801ab8e:	460c      	mov	r4, r1
 801ab90:	469a      	mov	sl, r3
 801ab92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801ab96:	d807      	bhi.n	801aba8 <_printf_i+0x28>
 801ab98:	2f62      	cmp	r7, #98	@ 0x62
 801ab9a:	d80a      	bhi.n	801abb2 <_printf_i+0x32>
 801ab9c:	2f00      	cmp	r7, #0
 801ab9e:	f000 80d1 	beq.w	801ad44 <_printf_i+0x1c4>
 801aba2:	2f58      	cmp	r7, #88	@ 0x58
 801aba4:	f000 80b8 	beq.w	801ad18 <_printf_i+0x198>
 801aba8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801abac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801abb0:	e03a      	b.n	801ac28 <_printf_i+0xa8>
 801abb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801abb6:	2b15      	cmp	r3, #21
 801abb8:	d8f6      	bhi.n	801aba8 <_printf_i+0x28>
 801abba:	a101      	add	r1, pc, #4	@ (adr r1, 801abc0 <_printf_i+0x40>)
 801abbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801abc0:	0801ac19 	.word	0x0801ac19
 801abc4:	0801ac2d 	.word	0x0801ac2d
 801abc8:	0801aba9 	.word	0x0801aba9
 801abcc:	0801aba9 	.word	0x0801aba9
 801abd0:	0801aba9 	.word	0x0801aba9
 801abd4:	0801aba9 	.word	0x0801aba9
 801abd8:	0801ac2d 	.word	0x0801ac2d
 801abdc:	0801aba9 	.word	0x0801aba9
 801abe0:	0801aba9 	.word	0x0801aba9
 801abe4:	0801aba9 	.word	0x0801aba9
 801abe8:	0801aba9 	.word	0x0801aba9
 801abec:	0801ad2b 	.word	0x0801ad2b
 801abf0:	0801ac57 	.word	0x0801ac57
 801abf4:	0801ace5 	.word	0x0801ace5
 801abf8:	0801aba9 	.word	0x0801aba9
 801abfc:	0801aba9 	.word	0x0801aba9
 801ac00:	0801ad4d 	.word	0x0801ad4d
 801ac04:	0801aba9 	.word	0x0801aba9
 801ac08:	0801ac57 	.word	0x0801ac57
 801ac0c:	0801aba9 	.word	0x0801aba9
 801ac10:	0801aba9 	.word	0x0801aba9
 801ac14:	0801aced 	.word	0x0801aced
 801ac18:	6833      	ldr	r3, [r6, #0]
 801ac1a:	1d1a      	adds	r2, r3, #4
 801ac1c:	681b      	ldr	r3, [r3, #0]
 801ac1e:	6032      	str	r2, [r6, #0]
 801ac20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ac24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ac28:	2301      	movs	r3, #1
 801ac2a:	e09c      	b.n	801ad66 <_printf_i+0x1e6>
 801ac2c:	6833      	ldr	r3, [r6, #0]
 801ac2e:	6820      	ldr	r0, [r4, #0]
 801ac30:	1d19      	adds	r1, r3, #4
 801ac32:	6031      	str	r1, [r6, #0]
 801ac34:	0606      	lsls	r6, r0, #24
 801ac36:	d501      	bpl.n	801ac3c <_printf_i+0xbc>
 801ac38:	681d      	ldr	r5, [r3, #0]
 801ac3a:	e003      	b.n	801ac44 <_printf_i+0xc4>
 801ac3c:	0645      	lsls	r5, r0, #25
 801ac3e:	d5fb      	bpl.n	801ac38 <_printf_i+0xb8>
 801ac40:	f9b3 5000 	ldrsh.w	r5, [r3]
 801ac44:	2d00      	cmp	r5, #0
 801ac46:	da03      	bge.n	801ac50 <_printf_i+0xd0>
 801ac48:	232d      	movs	r3, #45	@ 0x2d
 801ac4a:	426d      	negs	r5, r5
 801ac4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ac50:	4858      	ldr	r0, [pc, #352]	@ (801adb4 <_printf_i+0x234>)
 801ac52:	230a      	movs	r3, #10
 801ac54:	e011      	b.n	801ac7a <_printf_i+0xfa>
 801ac56:	6821      	ldr	r1, [r4, #0]
 801ac58:	6833      	ldr	r3, [r6, #0]
 801ac5a:	0608      	lsls	r0, r1, #24
 801ac5c:	f853 5b04 	ldr.w	r5, [r3], #4
 801ac60:	d402      	bmi.n	801ac68 <_printf_i+0xe8>
 801ac62:	0649      	lsls	r1, r1, #25
 801ac64:	bf48      	it	mi
 801ac66:	b2ad      	uxthmi	r5, r5
 801ac68:	2f6f      	cmp	r7, #111	@ 0x6f
 801ac6a:	4852      	ldr	r0, [pc, #328]	@ (801adb4 <_printf_i+0x234>)
 801ac6c:	6033      	str	r3, [r6, #0]
 801ac6e:	bf14      	ite	ne
 801ac70:	230a      	movne	r3, #10
 801ac72:	2308      	moveq	r3, #8
 801ac74:	2100      	movs	r1, #0
 801ac76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801ac7a:	6866      	ldr	r6, [r4, #4]
 801ac7c:	60a6      	str	r6, [r4, #8]
 801ac7e:	2e00      	cmp	r6, #0
 801ac80:	db05      	blt.n	801ac8e <_printf_i+0x10e>
 801ac82:	6821      	ldr	r1, [r4, #0]
 801ac84:	432e      	orrs	r6, r5
 801ac86:	f021 0104 	bic.w	r1, r1, #4
 801ac8a:	6021      	str	r1, [r4, #0]
 801ac8c:	d04b      	beq.n	801ad26 <_printf_i+0x1a6>
 801ac8e:	4616      	mov	r6, r2
 801ac90:	fbb5 f1f3 	udiv	r1, r5, r3
 801ac94:	fb03 5711 	mls	r7, r3, r1, r5
 801ac98:	5dc7      	ldrb	r7, [r0, r7]
 801ac9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801ac9e:	462f      	mov	r7, r5
 801aca0:	42bb      	cmp	r3, r7
 801aca2:	460d      	mov	r5, r1
 801aca4:	d9f4      	bls.n	801ac90 <_printf_i+0x110>
 801aca6:	2b08      	cmp	r3, #8
 801aca8:	d10b      	bne.n	801acc2 <_printf_i+0x142>
 801acaa:	6823      	ldr	r3, [r4, #0]
 801acac:	07df      	lsls	r7, r3, #31
 801acae:	d508      	bpl.n	801acc2 <_printf_i+0x142>
 801acb0:	6923      	ldr	r3, [r4, #16]
 801acb2:	6861      	ldr	r1, [r4, #4]
 801acb4:	4299      	cmp	r1, r3
 801acb6:	bfde      	ittt	le
 801acb8:	2330      	movle	r3, #48	@ 0x30
 801acba:	f806 3c01 	strble.w	r3, [r6, #-1]
 801acbe:	f106 36ff 	addle.w	r6, r6, #4294967295
 801acc2:	1b92      	subs	r2, r2, r6
 801acc4:	6122      	str	r2, [r4, #16]
 801acc6:	f8cd a000 	str.w	sl, [sp]
 801acca:	464b      	mov	r3, r9
 801accc:	aa03      	add	r2, sp, #12
 801acce:	4621      	mov	r1, r4
 801acd0:	4640      	mov	r0, r8
 801acd2:	f7ff fee7 	bl	801aaa4 <_printf_common>
 801acd6:	3001      	adds	r0, #1
 801acd8:	d14a      	bne.n	801ad70 <_printf_i+0x1f0>
 801acda:	f04f 30ff 	mov.w	r0, #4294967295
 801acde:	b004      	add	sp, #16
 801ace0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ace4:	6823      	ldr	r3, [r4, #0]
 801ace6:	f043 0320 	orr.w	r3, r3, #32
 801acea:	6023      	str	r3, [r4, #0]
 801acec:	4832      	ldr	r0, [pc, #200]	@ (801adb8 <_printf_i+0x238>)
 801acee:	2778      	movs	r7, #120	@ 0x78
 801acf0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801acf4:	6823      	ldr	r3, [r4, #0]
 801acf6:	6831      	ldr	r1, [r6, #0]
 801acf8:	061f      	lsls	r7, r3, #24
 801acfa:	f851 5b04 	ldr.w	r5, [r1], #4
 801acfe:	d402      	bmi.n	801ad06 <_printf_i+0x186>
 801ad00:	065f      	lsls	r7, r3, #25
 801ad02:	bf48      	it	mi
 801ad04:	b2ad      	uxthmi	r5, r5
 801ad06:	6031      	str	r1, [r6, #0]
 801ad08:	07d9      	lsls	r1, r3, #31
 801ad0a:	bf44      	itt	mi
 801ad0c:	f043 0320 	orrmi.w	r3, r3, #32
 801ad10:	6023      	strmi	r3, [r4, #0]
 801ad12:	b11d      	cbz	r5, 801ad1c <_printf_i+0x19c>
 801ad14:	2310      	movs	r3, #16
 801ad16:	e7ad      	b.n	801ac74 <_printf_i+0xf4>
 801ad18:	4826      	ldr	r0, [pc, #152]	@ (801adb4 <_printf_i+0x234>)
 801ad1a:	e7e9      	b.n	801acf0 <_printf_i+0x170>
 801ad1c:	6823      	ldr	r3, [r4, #0]
 801ad1e:	f023 0320 	bic.w	r3, r3, #32
 801ad22:	6023      	str	r3, [r4, #0]
 801ad24:	e7f6      	b.n	801ad14 <_printf_i+0x194>
 801ad26:	4616      	mov	r6, r2
 801ad28:	e7bd      	b.n	801aca6 <_printf_i+0x126>
 801ad2a:	6833      	ldr	r3, [r6, #0]
 801ad2c:	6825      	ldr	r5, [r4, #0]
 801ad2e:	6961      	ldr	r1, [r4, #20]
 801ad30:	1d18      	adds	r0, r3, #4
 801ad32:	6030      	str	r0, [r6, #0]
 801ad34:	062e      	lsls	r6, r5, #24
 801ad36:	681b      	ldr	r3, [r3, #0]
 801ad38:	d501      	bpl.n	801ad3e <_printf_i+0x1be>
 801ad3a:	6019      	str	r1, [r3, #0]
 801ad3c:	e002      	b.n	801ad44 <_printf_i+0x1c4>
 801ad3e:	0668      	lsls	r0, r5, #25
 801ad40:	d5fb      	bpl.n	801ad3a <_printf_i+0x1ba>
 801ad42:	8019      	strh	r1, [r3, #0]
 801ad44:	2300      	movs	r3, #0
 801ad46:	6123      	str	r3, [r4, #16]
 801ad48:	4616      	mov	r6, r2
 801ad4a:	e7bc      	b.n	801acc6 <_printf_i+0x146>
 801ad4c:	6833      	ldr	r3, [r6, #0]
 801ad4e:	1d1a      	adds	r2, r3, #4
 801ad50:	6032      	str	r2, [r6, #0]
 801ad52:	681e      	ldr	r6, [r3, #0]
 801ad54:	6862      	ldr	r2, [r4, #4]
 801ad56:	2100      	movs	r1, #0
 801ad58:	4630      	mov	r0, r6
 801ad5a:	f7e5 fad9 	bl	8000310 <memchr>
 801ad5e:	b108      	cbz	r0, 801ad64 <_printf_i+0x1e4>
 801ad60:	1b80      	subs	r0, r0, r6
 801ad62:	6060      	str	r0, [r4, #4]
 801ad64:	6863      	ldr	r3, [r4, #4]
 801ad66:	6123      	str	r3, [r4, #16]
 801ad68:	2300      	movs	r3, #0
 801ad6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ad6e:	e7aa      	b.n	801acc6 <_printf_i+0x146>
 801ad70:	6923      	ldr	r3, [r4, #16]
 801ad72:	4632      	mov	r2, r6
 801ad74:	4649      	mov	r1, r9
 801ad76:	4640      	mov	r0, r8
 801ad78:	47d0      	blx	sl
 801ad7a:	3001      	adds	r0, #1
 801ad7c:	d0ad      	beq.n	801acda <_printf_i+0x15a>
 801ad7e:	6823      	ldr	r3, [r4, #0]
 801ad80:	079b      	lsls	r3, r3, #30
 801ad82:	d413      	bmi.n	801adac <_printf_i+0x22c>
 801ad84:	68e0      	ldr	r0, [r4, #12]
 801ad86:	9b03      	ldr	r3, [sp, #12]
 801ad88:	4298      	cmp	r0, r3
 801ad8a:	bfb8      	it	lt
 801ad8c:	4618      	movlt	r0, r3
 801ad8e:	e7a6      	b.n	801acde <_printf_i+0x15e>
 801ad90:	2301      	movs	r3, #1
 801ad92:	4632      	mov	r2, r6
 801ad94:	4649      	mov	r1, r9
 801ad96:	4640      	mov	r0, r8
 801ad98:	47d0      	blx	sl
 801ad9a:	3001      	adds	r0, #1
 801ad9c:	d09d      	beq.n	801acda <_printf_i+0x15a>
 801ad9e:	3501      	adds	r5, #1
 801ada0:	68e3      	ldr	r3, [r4, #12]
 801ada2:	9903      	ldr	r1, [sp, #12]
 801ada4:	1a5b      	subs	r3, r3, r1
 801ada6:	42ab      	cmp	r3, r5
 801ada8:	dcf2      	bgt.n	801ad90 <_printf_i+0x210>
 801adaa:	e7eb      	b.n	801ad84 <_printf_i+0x204>
 801adac:	2500      	movs	r5, #0
 801adae:	f104 0619 	add.w	r6, r4, #25
 801adb2:	e7f5      	b.n	801ada0 <_printf_i+0x220>
 801adb4:	0801e07e 	.word	0x0801e07e
 801adb8:	0801e08f 	.word	0x0801e08f

0801adbc <__sflush_r>:
 801adbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801adc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801adc4:	0716      	lsls	r6, r2, #28
 801adc6:	4605      	mov	r5, r0
 801adc8:	460c      	mov	r4, r1
 801adca:	d454      	bmi.n	801ae76 <__sflush_r+0xba>
 801adcc:	684b      	ldr	r3, [r1, #4]
 801adce:	2b00      	cmp	r3, #0
 801add0:	dc02      	bgt.n	801add8 <__sflush_r+0x1c>
 801add2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801add4:	2b00      	cmp	r3, #0
 801add6:	dd48      	ble.n	801ae6a <__sflush_r+0xae>
 801add8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801adda:	2e00      	cmp	r6, #0
 801addc:	d045      	beq.n	801ae6a <__sflush_r+0xae>
 801adde:	2300      	movs	r3, #0
 801ade0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801ade4:	682f      	ldr	r7, [r5, #0]
 801ade6:	6a21      	ldr	r1, [r4, #32]
 801ade8:	602b      	str	r3, [r5, #0]
 801adea:	d030      	beq.n	801ae4e <__sflush_r+0x92>
 801adec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801adee:	89a3      	ldrh	r3, [r4, #12]
 801adf0:	0759      	lsls	r1, r3, #29
 801adf2:	d505      	bpl.n	801ae00 <__sflush_r+0x44>
 801adf4:	6863      	ldr	r3, [r4, #4]
 801adf6:	1ad2      	subs	r2, r2, r3
 801adf8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801adfa:	b10b      	cbz	r3, 801ae00 <__sflush_r+0x44>
 801adfc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801adfe:	1ad2      	subs	r2, r2, r3
 801ae00:	2300      	movs	r3, #0
 801ae02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ae04:	6a21      	ldr	r1, [r4, #32]
 801ae06:	4628      	mov	r0, r5
 801ae08:	47b0      	blx	r6
 801ae0a:	1c43      	adds	r3, r0, #1
 801ae0c:	89a3      	ldrh	r3, [r4, #12]
 801ae0e:	d106      	bne.n	801ae1e <__sflush_r+0x62>
 801ae10:	6829      	ldr	r1, [r5, #0]
 801ae12:	291d      	cmp	r1, #29
 801ae14:	d82b      	bhi.n	801ae6e <__sflush_r+0xb2>
 801ae16:	4a2a      	ldr	r2, [pc, #168]	@ (801aec0 <__sflush_r+0x104>)
 801ae18:	40ca      	lsrs	r2, r1
 801ae1a:	07d6      	lsls	r6, r2, #31
 801ae1c:	d527      	bpl.n	801ae6e <__sflush_r+0xb2>
 801ae1e:	2200      	movs	r2, #0
 801ae20:	6062      	str	r2, [r4, #4]
 801ae22:	04d9      	lsls	r1, r3, #19
 801ae24:	6922      	ldr	r2, [r4, #16]
 801ae26:	6022      	str	r2, [r4, #0]
 801ae28:	d504      	bpl.n	801ae34 <__sflush_r+0x78>
 801ae2a:	1c42      	adds	r2, r0, #1
 801ae2c:	d101      	bne.n	801ae32 <__sflush_r+0x76>
 801ae2e:	682b      	ldr	r3, [r5, #0]
 801ae30:	b903      	cbnz	r3, 801ae34 <__sflush_r+0x78>
 801ae32:	6560      	str	r0, [r4, #84]	@ 0x54
 801ae34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ae36:	602f      	str	r7, [r5, #0]
 801ae38:	b1b9      	cbz	r1, 801ae6a <__sflush_r+0xae>
 801ae3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ae3e:	4299      	cmp	r1, r3
 801ae40:	d002      	beq.n	801ae48 <__sflush_r+0x8c>
 801ae42:	4628      	mov	r0, r5
 801ae44:	f7ff fbec 	bl	801a620 <_free_r>
 801ae48:	2300      	movs	r3, #0
 801ae4a:	6363      	str	r3, [r4, #52]	@ 0x34
 801ae4c:	e00d      	b.n	801ae6a <__sflush_r+0xae>
 801ae4e:	2301      	movs	r3, #1
 801ae50:	4628      	mov	r0, r5
 801ae52:	47b0      	blx	r6
 801ae54:	4602      	mov	r2, r0
 801ae56:	1c50      	adds	r0, r2, #1
 801ae58:	d1c9      	bne.n	801adee <__sflush_r+0x32>
 801ae5a:	682b      	ldr	r3, [r5, #0]
 801ae5c:	2b00      	cmp	r3, #0
 801ae5e:	d0c6      	beq.n	801adee <__sflush_r+0x32>
 801ae60:	2b1d      	cmp	r3, #29
 801ae62:	d001      	beq.n	801ae68 <__sflush_r+0xac>
 801ae64:	2b16      	cmp	r3, #22
 801ae66:	d11e      	bne.n	801aea6 <__sflush_r+0xea>
 801ae68:	602f      	str	r7, [r5, #0]
 801ae6a:	2000      	movs	r0, #0
 801ae6c:	e022      	b.n	801aeb4 <__sflush_r+0xf8>
 801ae6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ae72:	b21b      	sxth	r3, r3
 801ae74:	e01b      	b.n	801aeae <__sflush_r+0xf2>
 801ae76:	690f      	ldr	r7, [r1, #16]
 801ae78:	2f00      	cmp	r7, #0
 801ae7a:	d0f6      	beq.n	801ae6a <__sflush_r+0xae>
 801ae7c:	0793      	lsls	r3, r2, #30
 801ae7e:	680e      	ldr	r6, [r1, #0]
 801ae80:	bf08      	it	eq
 801ae82:	694b      	ldreq	r3, [r1, #20]
 801ae84:	600f      	str	r7, [r1, #0]
 801ae86:	bf18      	it	ne
 801ae88:	2300      	movne	r3, #0
 801ae8a:	eba6 0807 	sub.w	r8, r6, r7
 801ae8e:	608b      	str	r3, [r1, #8]
 801ae90:	f1b8 0f00 	cmp.w	r8, #0
 801ae94:	dde9      	ble.n	801ae6a <__sflush_r+0xae>
 801ae96:	6a21      	ldr	r1, [r4, #32]
 801ae98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ae9a:	4643      	mov	r3, r8
 801ae9c:	463a      	mov	r2, r7
 801ae9e:	4628      	mov	r0, r5
 801aea0:	47b0      	blx	r6
 801aea2:	2800      	cmp	r0, #0
 801aea4:	dc08      	bgt.n	801aeb8 <__sflush_r+0xfc>
 801aea6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801aeaa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801aeae:	81a3      	strh	r3, [r4, #12]
 801aeb0:	f04f 30ff 	mov.w	r0, #4294967295
 801aeb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801aeb8:	4407      	add	r7, r0
 801aeba:	eba8 0800 	sub.w	r8, r8, r0
 801aebe:	e7e7      	b.n	801ae90 <__sflush_r+0xd4>
 801aec0:	20400001 	.word	0x20400001

0801aec4 <_fflush_r>:
 801aec4:	b538      	push	{r3, r4, r5, lr}
 801aec6:	690b      	ldr	r3, [r1, #16]
 801aec8:	4605      	mov	r5, r0
 801aeca:	460c      	mov	r4, r1
 801aecc:	b913      	cbnz	r3, 801aed4 <_fflush_r+0x10>
 801aece:	2500      	movs	r5, #0
 801aed0:	4628      	mov	r0, r5
 801aed2:	bd38      	pop	{r3, r4, r5, pc}
 801aed4:	b118      	cbz	r0, 801aede <_fflush_r+0x1a>
 801aed6:	6a03      	ldr	r3, [r0, #32]
 801aed8:	b90b      	cbnz	r3, 801aede <_fflush_r+0x1a>
 801aeda:	f7ff fa05 	bl	801a2e8 <__sinit>
 801aede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801aee2:	2b00      	cmp	r3, #0
 801aee4:	d0f3      	beq.n	801aece <_fflush_r+0xa>
 801aee6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801aee8:	07d0      	lsls	r0, r2, #31
 801aeea:	d404      	bmi.n	801aef6 <_fflush_r+0x32>
 801aeec:	0599      	lsls	r1, r3, #22
 801aeee:	d402      	bmi.n	801aef6 <_fflush_r+0x32>
 801aef0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801aef2:	f7ff fb66 	bl	801a5c2 <__retarget_lock_acquire_recursive>
 801aef6:	4628      	mov	r0, r5
 801aef8:	4621      	mov	r1, r4
 801aefa:	f7ff ff5f 	bl	801adbc <__sflush_r>
 801aefe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801af00:	07da      	lsls	r2, r3, #31
 801af02:	4605      	mov	r5, r0
 801af04:	d4e4      	bmi.n	801aed0 <_fflush_r+0xc>
 801af06:	89a3      	ldrh	r3, [r4, #12]
 801af08:	059b      	lsls	r3, r3, #22
 801af0a:	d4e1      	bmi.n	801aed0 <_fflush_r+0xc>
 801af0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801af0e:	f7ff fb59 	bl	801a5c4 <__retarget_lock_release_recursive>
 801af12:	e7dd      	b.n	801aed0 <_fflush_r+0xc>

0801af14 <fiprintf>:
 801af14:	b40e      	push	{r1, r2, r3}
 801af16:	b503      	push	{r0, r1, lr}
 801af18:	4601      	mov	r1, r0
 801af1a:	ab03      	add	r3, sp, #12
 801af1c:	4805      	ldr	r0, [pc, #20]	@ (801af34 <fiprintf+0x20>)
 801af1e:	f853 2b04 	ldr.w	r2, [r3], #4
 801af22:	6800      	ldr	r0, [r0, #0]
 801af24:	9301      	str	r3, [sp, #4]
 801af26:	f7ff fca5 	bl	801a874 <_vfiprintf_r>
 801af2a:	b002      	add	sp, #8
 801af2c:	f85d eb04 	ldr.w	lr, [sp], #4
 801af30:	b003      	add	sp, #12
 801af32:	4770      	bx	lr
 801af34:	240049cc 	.word	0x240049cc

0801af38 <__swbuf_r>:
 801af38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801af3a:	460e      	mov	r6, r1
 801af3c:	4614      	mov	r4, r2
 801af3e:	4605      	mov	r5, r0
 801af40:	b118      	cbz	r0, 801af4a <__swbuf_r+0x12>
 801af42:	6a03      	ldr	r3, [r0, #32]
 801af44:	b90b      	cbnz	r3, 801af4a <__swbuf_r+0x12>
 801af46:	f7ff f9cf 	bl	801a2e8 <__sinit>
 801af4a:	69a3      	ldr	r3, [r4, #24]
 801af4c:	60a3      	str	r3, [r4, #8]
 801af4e:	89a3      	ldrh	r3, [r4, #12]
 801af50:	071a      	lsls	r2, r3, #28
 801af52:	d501      	bpl.n	801af58 <__swbuf_r+0x20>
 801af54:	6923      	ldr	r3, [r4, #16]
 801af56:	b943      	cbnz	r3, 801af6a <__swbuf_r+0x32>
 801af58:	4621      	mov	r1, r4
 801af5a:	4628      	mov	r0, r5
 801af5c:	f000 f82a 	bl	801afb4 <__swsetup_r>
 801af60:	b118      	cbz	r0, 801af6a <__swbuf_r+0x32>
 801af62:	f04f 37ff 	mov.w	r7, #4294967295
 801af66:	4638      	mov	r0, r7
 801af68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801af6a:	6823      	ldr	r3, [r4, #0]
 801af6c:	6922      	ldr	r2, [r4, #16]
 801af6e:	1a98      	subs	r0, r3, r2
 801af70:	6963      	ldr	r3, [r4, #20]
 801af72:	b2f6      	uxtb	r6, r6
 801af74:	4283      	cmp	r3, r0
 801af76:	4637      	mov	r7, r6
 801af78:	dc05      	bgt.n	801af86 <__swbuf_r+0x4e>
 801af7a:	4621      	mov	r1, r4
 801af7c:	4628      	mov	r0, r5
 801af7e:	f7ff ffa1 	bl	801aec4 <_fflush_r>
 801af82:	2800      	cmp	r0, #0
 801af84:	d1ed      	bne.n	801af62 <__swbuf_r+0x2a>
 801af86:	68a3      	ldr	r3, [r4, #8]
 801af88:	3b01      	subs	r3, #1
 801af8a:	60a3      	str	r3, [r4, #8]
 801af8c:	6823      	ldr	r3, [r4, #0]
 801af8e:	1c5a      	adds	r2, r3, #1
 801af90:	6022      	str	r2, [r4, #0]
 801af92:	701e      	strb	r6, [r3, #0]
 801af94:	6962      	ldr	r2, [r4, #20]
 801af96:	1c43      	adds	r3, r0, #1
 801af98:	429a      	cmp	r2, r3
 801af9a:	d004      	beq.n	801afa6 <__swbuf_r+0x6e>
 801af9c:	89a3      	ldrh	r3, [r4, #12]
 801af9e:	07db      	lsls	r3, r3, #31
 801afa0:	d5e1      	bpl.n	801af66 <__swbuf_r+0x2e>
 801afa2:	2e0a      	cmp	r6, #10
 801afa4:	d1df      	bne.n	801af66 <__swbuf_r+0x2e>
 801afa6:	4621      	mov	r1, r4
 801afa8:	4628      	mov	r0, r5
 801afaa:	f7ff ff8b 	bl	801aec4 <_fflush_r>
 801afae:	2800      	cmp	r0, #0
 801afb0:	d0d9      	beq.n	801af66 <__swbuf_r+0x2e>
 801afb2:	e7d6      	b.n	801af62 <__swbuf_r+0x2a>

0801afb4 <__swsetup_r>:
 801afb4:	b538      	push	{r3, r4, r5, lr}
 801afb6:	4b29      	ldr	r3, [pc, #164]	@ (801b05c <__swsetup_r+0xa8>)
 801afb8:	4605      	mov	r5, r0
 801afba:	6818      	ldr	r0, [r3, #0]
 801afbc:	460c      	mov	r4, r1
 801afbe:	b118      	cbz	r0, 801afc8 <__swsetup_r+0x14>
 801afc0:	6a03      	ldr	r3, [r0, #32]
 801afc2:	b90b      	cbnz	r3, 801afc8 <__swsetup_r+0x14>
 801afc4:	f7ff f990 	bl	801a2e8 <__sinit>
 801afc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801afcc:	0719      	lsls	r1, r3, #28
 801afce:	d422      	bmi.n	801b016 <__swsetup_r+0x62>
 801afd0:	06da      	lsls	r2, r3, #27
 801afd2:	d407      	bmi.n	801afe4 <__swsetup_r+0x30>
 801afd4:	2209      	movs	r2, #9
 801afd6:	602a      	str	r2, [r5, #0]
 801afd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801afdc:	81a3      	strh	r3, [r4, #12]
 801afde:	f04f 30ff 	mov.w	r0, #4294967295
 801afe2:	e033      	b.n	801b04c <__swsetup_r+0x98>
 801afe4:	0758      	lsls	r0, r3, #29
 801afe6:	d512      	bpl.n	801b00e <__swsetup_r+0x5a>
 801afe8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801afea:	b141      	cbz	r1, 801affe <__swsetup_r+0x4a>
 801afec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801aff0:	4299      	cmp	r1, r3
 801aff2:	d002      	beq.n	801affa <__swsetup_r+0x46>
 801aff4:	4628      	mov	r0, r5
 801aff6:	f7ff fb13 	bl	801a620 <_free_r>
 801affa:	2300      	movs	r3, #0
 801affc:	6363      	str	r3, [r4, #52]	@ 0x34
 801affe:	89a3      	ldrh	r3, [r4, #12]
 801b000:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801b004:	81a3      	strh	r3, [r4, #12]
 801b006:	2300      	movs	r3, #0
 801b008:	6063      	str	r3, [r4, #4]
 801b00a:	6923      	ldr	r3, [r4, #16]
 801b00c:	6023      	str	r3, [r4, #0]
 801b00e:	89a3      	ldrh	r3, [r4, #12]
 801b010:	f043 0308 	orr.w	r3, r3, #8
 801b014:	81a3      	strh	r3, [r4, #12]
 801b016:	6923      	ldr	r3, [r4, #16]
 801b018:	b94b      	cbnz	r3, 801b02e <__swsetup_r+0x7a>
 801b01a:	89a3      	ldrh	r3, [r4, #12]
 801b01c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801b020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b024:	d003      	beq.n	801b02e <__swsetup_r+0x7a>
 801b026:	4621      	mov	r1, r4
 801b028:	4628      	mov	r0, r5
 801b02a:	f000 f856 	bl	801b0da <__smakebuf_r>
 801b02e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b032:	f013 0201 	ands.w	r2, r3, #1
 801b036:	d00a      	beq.n	801b04e <__swsetup_r+0x9a>
 801b038:	2200      	movs	r2, #0
 801b03a:	60a2      	str	r2, [r4, #8]
 801b03c:	6962      	ldr	r2, [r4, #20]
 801b03e:	4252      	negs	r2, r2
 801b040:	61a2      	str	r2, [r4, #24]
 801b042:	6922      	ldr	r2, [r4, #16]
 801b044:	b942      	cbnz	r2, 801b058 <__swsetup_r+0xa4>
 801b046:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801b04a:	d1c5      	bne.n	801afd8 <__swsetup_r+0x24>
 801b04c:	bd38      	pop	{r3, r4, r5, pc}
 801b04e:	0799      	lsls	r1, r3, #30
 801b050:	bf58      	it	pl
 801b052:	6962      	ldrpl	r2, [r4, #20]
 801b054:	60a2      	str	r2, [r4, #8]
 801b056:	e7f4      	b.n	801b042 <__swsetup_r+0x8e>
 801b058:	2000      	movs	r0, #0
 801b05a:	e7f7      	b.n	801b04c <__swsetup_r+0x98>
 801b05c:	240049cc 	.word	0x240049cc

0801b060 <_sbrk_r>:
 801b060:	b538      	push	{r3, r4, r5, lr}
 801b062:	4d06      	ldr	r5, [pc, #24]	@ (801b07c <_sbrk_r+0x1c>)
 801b064:	2300      	movs	r3, #0
 801b066:	4604      	mov	r4, r0
 801b068:	4608      	mov	r0, r1
 801b06a:	602b      	str	r3, [r5, #0]
 801b06c:	f7e6 fc52 	bl	8001914 <_sbrk>
 801b070:	1c43      	adds	r3, r0, #1
 801b072:	d102      	bne.n	801b07a <_sbrk_r+0x1a>
 801b074:	682b      	ldr	r3, [r5, #0]
 801b076:	b103      	cbz	r3, 801b07a <_sbrk_r+0x1a>
 801b078:	6023      	str	r3, [r4, #0]
 801b07a:	bd38      	pop	{r3, r4, r5, pc}
 801b07c:	24014e10 	.word	0x24014e10

0801b080 <abort>:
 801b080:	b508      	push	{r3, lr}
 801b082:	2006      	movs	r0, #6
 801b084:	f000 f88e 	bl	801b1a4 <raise>
 801b088:	2001      	movs	r0, #1
 801b08a:	f7e6 fbcb 	bl	8001824 <_exit>

0801b08e <__swhatbuf_r>:
 801b08e:	b570      	push	{r4, r5, r6, lr}
 801b090:	460c      	mov	r4, r1
 801b092:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b096:	2900      	cmp	r1, #0
 801b098:	b096      	sub	sp, #88	@ 0x58
 801b09a:	4615      	mov	r5, r2
 801b09c:	461e      	mov	r6, r3
 801b09e:	da0d      	bge.n	801b0bc <__swhatbuf_r+0x2e>
 801b0a0:	89a3      	ldrh	r3, [r4, #12]
 801b0a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801b0a6:	f04f 0100 	mov.w	r1, #0
 801b0aa:	bf14      	ite	ne
 801b0ac:	2340      	movne	r3, #64	@ 0x40
 801b0ae:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801b0b2:	2000      	movs	r0, #0
 801b0b4:	6031      	str	r1, [r6, #0]
 801b0b6:	602b      	str	r3, [r5, #0]
 801b0b8:	b016      	add	sp, #88	@ 0x58
 801b0ba:	bd70      	pop	{r4, r5, r6, pc}
 801b0bc:	466a      	mov	r2, sp
 801b0be:	f000 f879 	bl	801b1b4 <_fstat_r>
 801b0c2:	2800      	cmp	r0, #0
 801b0c4:	dbec      	blt.n	801b0a0 <__swhatbuf_r+0x12>
 801b0c6:	9901      	ldr	r1, [sp, #4]
 801b0c8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801b0cc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801b0d0:	4259      	negs	r1, r3
 801b0d2:	4159      	adcs	r1, r3
 801b0d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801b0d8:	e7eb      	b.n	801b0b2 <__swhatbuf_r+0x24>

0801b0da <__smakebuf_r>:
 801b0da:	898b      	ldrh	r3, [r1, #12]
 801b0dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b0de:	079d      	lsls	r5, r3, #30
 801b0e0:	4606      	mov	r6, r0
 801b0e2:	460c      	mov	r4, r1
 801b0e4:	d507      	bpl.n	801b0f6 <__smakebuf_r+0x1c>
 801b0e6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801b0ea:	6023      	str	r3, [r4, #0]
 801b0ec:	6123      	str	r3, [r4, #16]
 801b0ee:	2301      	movs	r3, #1
 801b0f0:	6163      	str	r3, [r4, #20]
 801b0f2:	b003      	add	sp, #12
 801b0f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b0f6:	ab01      	add	r3, sp, #4
 801b0f8:	466a      	mov	r2, sp
 801b0fa:	f7ff ffc8 	bl	801b08e <__swhatbuf_r>
 801b0fe:	9f00      	ldr	r7, [sp, #0]
 801b100:	4605      	mov	r5, r0
 801b102:	4639      	mov	r1, r7
 801b104:	4630      	mov	r0, r6
 801b106:	f7ff faff 	bl	801a708 <_malloc_r>
 801b10a:	b948      	cbnz	r0, 801b120 <__smakebuf_r+0x46>
 801b10c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b110:	059a      	lsls	r2, r3, #22
 801b112:	d4ee      	bmi.n	801b0f2 <__smakebuf_r+0x18>
 801b114:	f023 0303 	bic.w	r3, r3, #3
 801b118:	f043 0302 	orr.w	r3, r3, #2
 801b11c:	81a3      	strh	r3, [r4, #12]
 801b11e:	e7e2      	b.n	801b0e6 <__smakebuf_r+0xc>
 801b120:	89a3      	ldrh	r3, [r4, #12]
 801b122:	6020      	str	r0, [r4, #0]
 801b124:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b128:	81a3      	strh	r3, [r4, #12]
 801b12a:	9b01      	ldr	r3, [sp, #4]
 801b12c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801b130:	b15b      	cbz	r3, 801b14a <__smakebuf_r+0x70>
 801b132:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b136:	4630      	mov	r0, r6
 801b138:	f000 f84e 	bl	801b1d8 <_isatty_r>
 801b13c:	b128      	cbz	r0, 801b14a <__smakebuf_r+0x70>
 801b13e:	89a3      	ldrh	r3, [r4, #12]
 801b140:	f023 0303 	bic.w	r3, r3, #3
 801b144:	f043 0301 	orr.w	r3, r3, #1
 801b148:	81a3      	strh	r3, [r4, #12]
 801b14a:	89a3      	ldrh	r3, [r4, #12]
 801b14c:	431d      	orrs	r5, r3
 801b14e:	81a5      	strh	r5, [r4, #12]
 801b150:	e7cf      	b.n	801b0f2 <__smakebuf_r+0x18>

0801b152 <_raise_r>:
 801b152:	291f      	cmp	r1, #31
 801b154:	b538      	push	{r3, r4, r5, lr}
 801b156:	4605      	mov	r5, r0
 801b158:	460c      	mov	r4, r1
 801b15a:	d904      	bls.n	801b166 <_raise_r+0x14>
 801b15c:	2316      	movs	r3, #22
 801b15e:	6003      	str	r3, [r0, #0]
 801b160:	f04f 30ff 	mov.w	r0, #4294967295
 801b164:	bd38      	pop	{r3, r4, r5, pc}
 801b166:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801b168:	b112      	cbz	r2, 801b170 <_raise_r+0x1e>
 801b16a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b16e:	b94b      	cbnz	r3, 801b184 <_raise_r+0x32>
 801b170:	4628      	mov	r0, r5
 801b172:	f000 f853 	bl	801b21c <_getpid_r>
 801b176:	4622      	mov	r2, r4
 801b178:	4601      	mov	r1, r0
 801b17a:	4628      	mov	r0, r5
 801b17c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b180:	f000 b83a 	b.w	801b1f8 <_kill_r>
 801b184:	2b01      	cmp	r3, #1
 801b186:	d00a      	beq.n	801b19e <_raise_r+0x4c>
 801b188:	1c59      	adds	r1, r3, #1
 801b18a:	d103      	bne.n	801b194 <_raise_r+0x42>
 801b18c:	2316      	movs	r3, #22
 801b18e:	6003      	str	r3, [r0, #0]
 801b190:	2001      	movs	r0, #1
 801b192:	e7e7      	b.n	801b164 <_raise_r+0x12>
 801b194:	2100      	movs	r1, #0
 801b196:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801b19a:	4620      	mov	r0, r4
 801b19c:	4798      	blx	r3
 801b19e:	2000      	movs	r0, #0
 801b1a0:	e7e0      	b.n	801b164 <_raise_r+0x12>
	...

0801b1a4 <raise>:
 801b1a4:	4b02      	ldr	r3, [pc, #8]	@ (801b1b0 <raise+0xc>)
 801b1a6:	4601      	mov	r1, r0
 801b1a8:	6818      	ldr	r0, [r3, #0]
 801b1aa:	f7ff bfd2 	b.w	801b152 <_raise_r>
 801b1ae:	bf00      	nop
 801b1b0:	240049cc 	.word	0x240049cc

0801b1b4 <_fstat_r>:
 801b1b4:	b538      	push	{r3, r4, r5, lr}
 801b1b6:	4d07      	ldr	r5, [pc, #28]	@ (801b1d4 <_fstat_r+0x20>)
 801b1b8:	2300      	movs	r3, #0
 801b1ba:	4604      	mov	r4, r0
 801b1bc:	4608      	mov	r0, r1
 801b1be:	4611      	mov	r1, r2
 801b1c0:	602b      	str	r3, [r5, #0]
 801b1c2:	f7e6 fb7f 	bl	80018c4 <_fstat>
 801b1c6:	1c43      	adds	r3, r0, #1
 801b1c8:	d102      	bne.n	801b1d0 <_fstat_r+0x1c>
 801b1ca:	682b      	ldr	r3, [r5, #0]
 801b1cc:	b103      	cbz	r3, 801b1d0 <_fstat_r+0x1c>
 801b1ce:	6023      	str	r3, [r4, #0]
 801b1d0:	bd38      	pop	{r3, r4, r5, pc}
 801b1d2:	bf00      	nop
 801b1d4:	24014e10 	.word	0x24014e10

0801b1d8 <_isatty_r>:
 801b1d8:	b538      	push	{r3, r4, r5, lr}
 801b1da:	4d06      	ldr	r5, [pc, #24]	@ (801b1f4 <_isatty_r+0x1c>)
 801b1dc:	2300      	movs	r3, #0
 801b1de:	4604      	mov	r4, r0
 801b1e0:	4608      	mov	r0, r1
 801b1e2:	602b      	str	r3, [r5, #0]
 801b1e4:	f7e6 fb7e 	bl	80018e4 <_isatty>
 801b1e8:	1c43      	adds	r3, r0, #1
 801b1ea:	d102      	bne.n	801b1f2 <_isatty_r+0x1a>
 801b1ec:	682b      	ldr	r3, [r5, #0]
 801b1ee:	b103      	cbz	r3, 801b1f2 <_isatty_r+0x1a>
 801b1f0:	6023      	str	r3, [r4, #0]
 801b1f2:	bd38      	pop	{r3, r4, r5, pc}
 801b1f4:	24014e10 	.word	0x24014e10

0801b1f8 <_kill_r>:
 801b1f8:	b538      	push	{r3, r4, r5, lr}
 801b1fa:	4d07      	ldr	r5, [pc, #28]	@ (801b218 <_kill_r+0x20>)
 801b1fc:	2300      	movs	r3, #0
 801b1fe:	4604      	mov	r4, r0
 801b200:	4608      	mov	r0, r1
 801b202:	4611      	mov	r1, r2
 801b204:	602b      	str	r3, [r5, #0]
 801b206:	f7e6 fafb 	bl	8001800 <_kill>
 801b20a:	1c43      	adds	r3, r0, #1
 801b20c:	d102      	bne.n	801b214 <_kill_r+0x1c>
 801b20e:	682b      	ldr	r3, [r5, #0]
 801b210:	b103      	cbz	r3, 801b214 <_kill_r+0x1c>
 801b212:	6023      	str	r3, [r4, #0]
 801b214:	bd38      	pop	{r3, r4, r5, pc}
 801b216:	bf00      	nop
 801b218:	24014e10 	.word	0x24014e10

0801b21c <_getpid_r>:
 801b21c:	f7e6 bae8 	b.w	80017f0 <_getpid>

0801b220 <_init>:
 801b220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b222:	bf00      	nop
 801b224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b226:	bc08      	pop	{r3}
 801b228:	469e      	mov	lr, r3
 801b22a:	4770      	bx	lr

0801b22c <_fini>:
 801b22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b22e:	bf00      	nop
 801b230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b232:	bc08      	pop	{r3}
 801b234:	469e      	mov	lr, r3
 801b236:	4770      	bx	lr
