Loading plugins phase: Elapsed time ==> 1s.027ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p X:\projects\PVCC2-AHU\AHU_2.cydsn\AHU_2.cyprj -d CY8C5888LTI-LP097 -s X:\projects\PVCC2-AHU\AHU_2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.376ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.169ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  AHU_2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\projects\PVCC2-AHU\AHU_2.cydsn\AHU_2.cyprj -dcpsoc3 AHU_2.v -verilog
======================================================================

======================================================================
Compiling:  AHU_2.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\projects\PVCC2-AHU\AHU_2.cydsn\AHU_2.cyprj -dcpsoc3 AHU_2.v -verilog
======================================================================

======================================================================
Compiling:  AHU_2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\projects\PVCC2-AHU\AHU_2.cydsn\AHU_2.cyprj -dcpsoc3 -verilog AHU_2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Feb 15 10:37:09 2020


======================================================================
Compiling:  AHU_2.v
Program  :   vpp
Options  :    -yv2 -q10 AHU_2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Feb 15 10:37:09 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Users\scott\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'AHU_2.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Users\scott\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Users\scott\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  AHU_2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\projects\PVCC2-AHU\AHU_2.cydsn\AHU_2.cyprj -dcpsoc3 -verilog AHU_2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Feb 15 10:37:10 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'X:\projects\PVCC2-AHU\AHU_2.cydsn\codegentemp\AHU_2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'X:\projects\PVCC2-AHU\AHU_2.cydsn\codegentemp\AHU_2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\scott\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  AHU_2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\projects\PVCC2-AHU\AHU_2.cydsn\AHU_2.cyprj -dcpsoc3 -verilog AHU_2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Feb 15 10:37:11 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'X:\projects\PVCC2-AHU\AHU_2.cydsn\codegentemp\AHU_2.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'X:\projects\PVCC2-AHU\AHU_2.cydsn\codegentemp\AHU_2.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\scott\Documents\PSoC Creator\4.1\Downloads ( 4.1).cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\RS485:BUART:reset_sr\
	Net_8
	\RS485:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\RS485:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_16
	\RS485:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\RS485:BUART:sRX:MODULE_5:g1:a0:xeq\
	\RS485:BUART:sRX:MODULE_5:g1:a0:xlt\
	\RS485:BUART:sRX:MODULE_5:g1:a0:xlte\
	\RS485:BUART:sRX:MODULE_5:g1:a0:xgt\
	\RS485:BUART:sRX:MODULE_5:g1:a0:xgte\
	\RS485:BUART:sRX:MODULE_5:lt\
	\RS485:BUART:sRX:MODULE_5:eq\
	\RS485:BUART:sRX:MODULE_5:gt\
	\RS485:BUART:sRX:MODULE_5:gte\
	\RS485:BUART:sRX:MODULE_5:lte\
	Net_136
	Net_137
	Net_138
	Net_140
	Net_141
	Net_142
	Net_143
	Net_541
	\ADC:Net_268\
	\ADC:Net_270\
	\I2C:udb_clk\
	Net_587
	\I2C:Net_973\
	Net_588
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_593
	\I2C:Net_975\
	Net_591
	Net_592
	\Wemos:BUART:reset_sr\
	Net_630
	\Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_625
	\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:xeq\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:xlt\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:xlte\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:xgt\
	\Wemos:BUART:sRX:MODULE_10:g1:a0:xgte\
	\Wemos:BUART:sRX:MODULE_10:lt\
	\Wemos:BUART:sRX:MODULE_10:eq\
	\Wemos:BUART:sRX:MODULE_10:gt\
	\Wemos:BUART:sRX:MODULE_10:gte\
	\Wemos:BUART:sRX:MODULE_10:lte\
	\Rx_Timer:Net_260\
	Net_651
	\Rx_Timer:TimerUDB:ctrl_ten\
	\Rx_Timer:TimerUDB:ctrl_cmode_0\
	\Rx_Timer:TimerUDB:ctrl_tmode_1\
	\Rx_Timer:TimerUDB:ctrl_tmode_0\
	\Rx_Timer:TimerUDB:ctrl_ic_1\
	\Rx_Timer:TimerUDB:ctrl_ic_0\
	Net_655
	\Rx_Timer:Net_102\
	\Rx_Timer:Net_266\


Deleted 83 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RS485:BUART:HalfDuplexSend\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:FinalParityType_1\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:FinalParityType_0\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:FinalAddrMode_2\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:FinalAddrMode_1\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:FinalAddrMode_0\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:tx_ctrl_mark\ to \RS485:BUART:tx_hd_send_break\
Aliasing zero to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:tx_status_6\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:tx_status_5\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:tx_status_4\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:rx_count7_bit8_wire\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:rx_status_1\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \RS485:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \RS485:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_net_0 to one
Aliasing tmpOE__Tx_net_0 to one
Aliasing tmpOE__RS485_En_net_0 to one
Aliasing \Temp_CLK:clk\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Temp_CLK:rst\ to \RS485:BUART:tx_hd_send_break\
Aliasing tmpOE__MAX31855_MISO_net_0 to one
Aliasing \Temp_CS:clk\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Temp_CS:rst\ to \RS485:BUART:tx_hd_send_break\
Aliasing tmpOE__MAX31855_CS_net_7 to one
Aliasing tmpOE__MAX31855_CS_net_6 to one
Aliasing tmpOE__MAX31855_CS_net_5 to one
Aliasing tmpOE__MAX31855_CS_net_4 to one
Aliasing tmpOE__MAX31855_CS_net_3 to one
Aliasing tmpOE__MAX31855_CS_net_2 to one
Aliasing tmpOE__MAX31855_CS_net_1 to one
Aliasing tmpOE__MAX31855_CS_net_0 to one
Aliasing tmpOE__MAX31855_CLK_net_0 to one
Aliasing Net_149 to \RS485:BUART:tx_hd_send_break\
Aliasing \Timer:Net_260\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Timer:Net_102\ to one
Aliasing tmpOE__Wire1_net_0 to one
Aliasing \ADC:Net_482\ to \RS485:BUART:tx_hd_send_break\
Aliasing \ADC:Net_252\ to \RS485:BUART:tx_hd_send_break\
Aliasing \ADC:soc\ to one
Aliasing tmpOE__A1_net_0 to one
Aliasing tmpOE__A0_net_0 to one
Aliasing tmpOE__LED_net_0 to one
Aliasing tmpOE__DINP_net_3 to one
Aliasing tmpOE__DINP_net_2 to one
Aliasing tmpOE__DINP_net_1 to one
Aliasing tmpOE__DINP_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing tmpOE__relay_net_0 to one
Aliasing \Wemos:BUART:tx_hd_send_break\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:HalfDuplexSend\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:FinalParityType_1\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:FinalParityType_0\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:FinalAddrMode_2\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:FinalAddrMode_1\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:FinalAddrMode_0\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:tx_ctrl_mark\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:tx_status_6\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:tx_status_5\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:tx_status_4\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:rx_count7_bit8_wire\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Wemos:BUART:sRX:s23Poll:MODIN6_1\ to \Wemos:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \Wemos:BUART:sRX:s23Poll:MODIN6_0\ to \Wemos:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing \Wemos:BUART:sRX:s23Poll:MODIN7_1\ to \Wemos:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \Wemos:BUART:sRX:s23Poll:MODIN7_0\ to \Wemos:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:rx_status_1\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Wemos_Rx_net_0 to one
Aliasing tmpOE__Wemos_Tx_net_0 to one
Aliasing Net_650 to \RS485:BUART:tx_hd_send_break\
Aliasing \Rx_Timer:TimerUDB:trigger_enable\ to one
Aliasing \Rx_Timer:TimerUDB:status_6\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Rx_Timer:TimerUDB:status_5\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Rx_Timer:TimerUDB:status_4\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Rx_Timer:TimerUDB:status_0\ to \Rx_Timer:TimerUDB:tc_i\
Aliasing tmpOE__DIP_net_3 to one
Aliasing tmpOE__DIP_net_2 to one
Aliasing tmpOE__DIP_net_1 to one
Aliasing tmpOE__DIP_net_0 to one
Aliasing tmpOE__A2_net_0 to one
Aliasing tmpOE__A3_net_0 to one
Aliasing \RS485:BUART:reset_reg\\D\ to \RS485:BUART:tx_hd_send_break\
Aliasing Net_622D to \RS485:BUART:tx_hd_send_break\
Aliasing \RS485:BUART:rx_break_status\\D\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:reset_reg\\D\ to \RS485:BUART:tx_hd_send_break\
Aliasing Net_626D to \RS485:BUART:tx_hd_send_break\
Aliasing \Wemos:BUART:rx_break_status\\D\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Rx_Timer:TimerUDB:capture_last\\D\ to \RS485:BUART:tx_hd_send_break\
Aliasing \Rx_Timer:TimerUDB:capture_out_reg_i\\D\ to \Rx_Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \RS485:Net_61\[2] = \RS485:Net_9\[1]
Removing Lhs of wire \RS485:BUART:HalfDuplexSend\[8] = \RS485:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS485:BUART:FinalParityType_1\[9] = \RS485:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS485:BUART:FinalParityType_0\[10] = \RS485:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS485:BUART:FinalAddrMode_2\[11] = \RS485:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS485:BUART:FinalAddrMode_1\[12] = \RS485:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS485:BUART:FinalAddrMode_0\[13] = \RS485:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS485:BUART:tx_ctrl_mark\[14] = \RS485:BUART:tx_hd_send_break\[7]
Removing Rhs of wire Net_9[21] = \RS485:BUART:rx_interrupt_out\[22]
Removing Rhs of wire \RS485:BUART:tx_bitclk_enable_pre\[26] = \RS485:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \RS485:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \RS485:BUART:tx_counter_tc\[73] = \RS485:BUART:tx_counter_dp\[64]
Removing Lhs of wire \RS485:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \RS485:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \RS485:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \RS485:BUART:tx_status_1\[78] = \RS485:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \RS485:BUART:tx_status_3\[80] = \RS485:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \RS485:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[148] = \RS485:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[159]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[150] = \RS485:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[160]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[151] = \RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[176]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[152] = \RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[190]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[153] = MODIN1_1[154]
Removing Rhs of wire MODIN1_1[154] = \RS485:BUART:pollcount_1\[146]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[155] = MODIN1_0[156]
Removing Rhs of wire MODIN1_0[156] = \RS485:BUART:pollcount_0\[149]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[164] = MODIN1_1[154]
Removing Lhs of wire MODIN2_1[165] = MODIN1_1[154]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[166] = MODIN1_0[156]
Removing Lhs of wire MODIN2_0[167] = MODIN1_0[156]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[170] = MODIN1_1[154]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[171] = MODIN1_0[156]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[178] = MODIN1_1[154]
Removing Lhs of wire MODIN3_1[179] = MODIN1_1[154]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[180] = MODIN1_0[156]
Removing Lhs of wire MODIN3_0[181] = MODIN1_0[156]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[184] = MODIN1_1[154]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[185] = MODIN1_0[156]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \RS485:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \RS485:BUART:rx_status_2\[195] = \RS485:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \RS485:BUART:rx_status_3\[197] = \RS485:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[208] = \RS485:BUART:sRX:MODULE_4:g2:a0:lta_0\[257]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[212] = \RS485:BUART:sRX:MODULE_5:g1:a0:xneq\[279]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newa_3\[216] = MODIN4_6[217]
Removing Rhs of wire MODIN4_6[217] = \RS485:BUART:rx_count_6\[135]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newa_2\[218] = MODIN4_5[219]
Removing Rhs of wire MODIN4_5[219] = \RS485:BUART:rx_count_5\[136]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newa_1\[220] = MODIN4_4[221]
Removing Rhs of wire MODIN4_4[221] = \RS485:BUART:rx_count_4\[137]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newa_0\[222] = MODIN4_3[223]
Removing Rhs of wire MODIN4_3[223] = \RS485:BUART:rx_count_3\[138]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:dataa_3\[234] = MODIN4_6[217]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:dataa_2\[235] = MODIN4_5[219]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:dataa_1\[236] = MODIN4_4[221]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:dataa_0\[237] = MODIN4_3[223]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_4:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_5:g1:a0:newa_0\[259] = \RS485:BUART:rx_postpoll\[94]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_5:g1:a0:newb_0\[260] = \RS485:BUART:rx_parity_bit\[211]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_5:g1:a0:dataa_0\[261] = \RS485:BUART:rx_postpoll\[94]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_5:g1:a0:datab_0\[262] = \RS485:BUART:rx_parity_bit\[211]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[263] = \RS485:BUART:rx_postpoll\[94]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[264] = \RS485:BUART:rx_parity_bit\[211]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[267] = \RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[268] = \RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_net_0[295] = one[4]
Removing Lhs of wire tmpOE__RS485_En_net_0[301] = one[4]
Removing Lhs of wire \Temp_CLK:clk\[307] = zero[27]
Removing Lhs of wire \Temp_CLK:rst\[308] = zero[27]
Removing Rhs of wire Net_134[309] = \Temp_CLK:control_out_0\[310]
Removing Rhs of wire Net_134[309] = \Temp_CLK:control_0\[333]
Removing Lhs of wire tmpOE__MAX31855_MISO_net_0[335] = one[4]
Removing Lhs of wire \Temp_CS:clk\[340] = zero[27]
Removing Lhs of wire \Temp_CS:rst\[341] = zero[27]
Removing Rhs of wire Net_90[342] = \Temp_CS:control_out_0\[343]
Removing Rhs of wire Net_90[342] = \Temp_CS:control_0\[366]
Removing Rhs of wire Net_565[344] = \Temp_CS:control_out_1\[345]
Removing Rhs of wire Net_565[344] = \Temp_CS:control_1\[365]
Removing Rhs of wire Net_555[346] = \Temp_CS:control_out_2\[347]
Removing Rhs of wire Net_555[346] = \Temp_CS:control_2\[364]
Removing Rhs of wire Net_557[348] = \Temp_CS:control_out_3\[349]
Removing Rhs of wire Net_557[348] = \Temp_CS:control_3\[363]
Removing Rhs of wire Net_568[350] = \Temp_CS:control_out_4\[351]
Removing Rhs of wire Net_568[350] = \Temp_CS:control_4\[362]
Removing Rhs of wire Net_569[352] = \Temp_CS:control_out_5\[353]
Removing Rhs of wire Net_569[352] = \Temp_CS:control_5\[361]
Removing Rhs of wire Net_581[354] = \Temp_CS:control_out_6\[355]
Removing Rhs of wire Net_581[354] = \Temp_CS:control_6\[360]
Removing Rhs of wire Net_582[356] = \Temp_CS:control_out_7\[357]
Removing Rhs of wire Net_582[356] = \Temp_CS:control_7\[359]
Removing Lhs of wire tmpOE__MAX31855_CS_net_7[368] = one[4]
Removing Lhs of wire tmpOE__MAX31855_CS_net_6[369] = one[4]
Removing Lhs of wire tmpOE__MAX31855_CS_net_5[370] = one[4]
Removing Lhs of wire tmpOE__MAX31855_CS_net_4[371] = one[4]
Removing Lhs of wire tmpOE__MAX31855_CS_net_3[372] = one[4]
Removing Lhs of wire tmpOE__MAX31855_CS_net_2[373] = one[4]
Removing Lhs of wire tmpOE__MAX31855_CS_net_1[374] = one[4]
Removing Lhs of wire tmpOE__MAX31855_CS_net_0[375] = one[4]
Removing Lhs of wire tmpOE__MAX31855_CLK_net_0[395] = one[4]
Removing Lhs of wire Net_149[402] = zero[27]
Removing Lhs of wire \Timer:Net_260\[404] = zero[27]
Removing Lhs of wire \Timer:Net_266\[405] = one[4]
Removing Rhs of wire Net_187[410] = \Timer:Net_51\[406]
Removing Lhs of wire \Timer:Net_102\[411] = one[4]
Removing Lhs of wire tmpOE__Wire1_net_0[414] = one[4]
Removing Rhs of wire \ADC:Net_488\[432] = \ADC:Net_250\[468]
Removing Lhs of wire \ADC:Net_481\[435] = zero[27]
Removing Lhs of wire \ADC:Net_482\[436] = zero[27]
Removing Lhs of wire \ADC:Net_252\[470] = zero[27]
Removing Lhs of wire \ADC:soc\[472] = one[4]
Removing Lhs of wire tmpOE__A1_net_0[476] = one[4]
Removing Lhs of wire tmpOE__A0_net_0[487] = one[4]
Removing Lhs of wire tmpOE__LED_net_0[493] = one[4]
Removing Lhs of wire tmpOE__DINP_net_3[499] = one[4]
Removing Lhs of wire tmpOE__DINP_net_2[500] = one[4]
Removing Lhs of wire tmpOE__DINP_net_1[501] = one[4]
Removing Lhs of wire tmpOE__DINP_net_0[502] = one[4]
Removing Lhs of wire tmpOE__SDA_1_net_0[514] = one[4]
Removing Lhs of wire tmpOE__SCL_1_net_0[520] = one[4]
Removing Rhs of wire \I2C:sda_x_wire\[525] = \I2C:Net_643_1\[526]
Removing Rhs of wire \I2C:Net_697\[528] = \I2C:Net_643_2\[534]
Removing Rhs of wire \I2C:Net_1109_0\[531] = \I2C:scl_yfb\[544]
Removing Rhs of wire \I2C:Net_1109_1\[532] = \I2C:sda_yfb\[545]
Removing Lhs of wire \I2C:scl_x_wire\[535] = \I2C:Net_643_0\[533]
Removing Lhs of wire \I2C:Net_969\[536] = one[4]
Removing Lhs of wire \I2C:Net_968\[537] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[547] = one[4]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[549] = one[4]
Removing Lhs of wire tmpOE__relay_net_0[556] = one[4]
Removing Lhs of wire \Wemos:Net_61\[563] = \Wemos:Net_9\[562]
Removing Lhs of wire \Wemos:BUART:tx_hd_send_break\[567] = zero[27]
Removing Lhs of wire \Wemos:BUART:HalfDuplexSend\[568] = zero[27]
Removing Lhs of wire \Wemos:BUART:FinalParityType_1\[569] = zero[27]
Removing Lhs of wire \Wemos:BUART:FinalParityType_0\[570] = zero[27]
Removing Lhs of wire \Wemos:BUART:FinalAddrMode_2\[571] = zero[27]
Removing Lhs of wire \Wemos:BUART:FinalAddrMode_1\[572] = zero[27]
Removing Lhs of wire \Wemos:BUART:FinalAddrMode_0\[573] = zero[27]
Removing Lhs of wire \Wemos:BUART:tx_ctrl_mark\[574] = zero[27]
Removing Rhs of wire Net_631[581] = \Wemos:BUART:rx_interrupt_out\[582]
Removing Rhs of wire \Wemos:BUART:tx_bitclk_enable_pre\[586] = \Wemos:BUART:tx_bitclk_dp\[622]
Removing Lhs of wire \Wemos:BUART:tx_counter_tc\[632] = \Wemos:BUART:tx_counter_dp\[623]
Removing Lhs of wire \Wemos:BUART:tx_status_6\[633] = zero[27]
Removing Lhs of wire \Wemos:BUART:tx_status_5\[634] = zero[27]
Removing Lhs of wire \Wemos:BUART:tx_status_4\[635] = zero[27]
Removing Lhs of wire \Wemos:BUART:tx_status_1\[637] = \Wemos:BUART:tx_fifo_empty\[600]
Removing Lhs of wire \Wemos:BUART:tx_status_3\[639] = \Wemos:BUART:tx_fifo_notfull\[599]
Removing Lhs of wire \Wemos:BUART:rx_count7_bit8_wire\[699] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[707] = \Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[718]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[709] = \Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[719]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[710] = \Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[735]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[711] = \Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[749]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[712] = \Wemos:BUART:sRX:s23Poll:MODIN5_1\[713]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODIN5_1\[713] = \Wemos:BUART:pollcount_1\[705]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[714] = \Wemos:BUART:sRX:s23Poll:MODIN5_0\[715]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODIN5_0\[715] = \Wemos:BUART:pollcount_0\[708]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[721] = one[4]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[722] = one[4]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[723] = \Wemos:BUART:pollcount_1\[705]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODIN6_1\[724] = \Wemos:BUART:pollcount_1\[705]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[725] = \Wemos:BUART:pollcount_0\[708]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODIN6_0\[726] = \Wemos:BUART:pollcount_0\[708]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[727] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[728] = one[4]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[729] = \Wemos:BUART:pollcount_1\[705]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[730] = \Wemos:BUART:pollcount_0\[708]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[731] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[732] = one[4]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[737] = \Wemos:BUART:pollcount_1\[705]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODIN7_1\[738] = \Wemos:BUART:pollcount_1\[705]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[739] = \Wemos:BUART:pollcount_0\[708]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODIN7_0\[740] = \Wemos:BUART:pollcount_0\[708]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[741] = one[4]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[742] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[743] = \Wemos:BUART:pollcount_1\[705]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[744] = \Wemos:BUART:pollcount_0\[708]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[745] = one[4]
Removing Lhs of wire \Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[746] = zero[27]
Removing Lhs of wire \Wemos:BUART:rx_status_1\[753] = zero[27]
Removing Rhs of wire \Wemos:BUART:rx_status_2\[754] = \Wemos:BUART:rx_parity_error_status\[755]
Removing Rhs of wire \Wemos:BUART:rx_status_3\[756] = \Wemos:BUART:rx_stop_bit_error\[757]
Removing Lhs of wire \Wemos:BUART:sRX:cmp_vv_vv_MODGEN_9\[767] = \Wemos:BUART:sRX:MODULE_9:g2:a0:lta_0\[816]
Removing Lhs of wire \Wemos:BUART:sRX:cmp_vv_vv_MODGEN_10\[771] = \Wemos:BUART:sRX:MODULE_10:g1:a0:xneq\[838]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newa_6\[772] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newa_5\[773] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newa_4\[774] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newa_3\[775] = \Wemos:BUART:sRX:MODIN8_6\[776]
Removing Lhs of wire \Wemos:BUART:sRX:MODIN8_6\[776] = \Wemos:BUART:rx_count_6\[694]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newa_2\[777] = \Wemos:BUART:sRX:MODIN8_5\[778]
Removing Lhs of wire \Wemos:BUART:sRX:MODIN8_5\[778] = \Wemos:BUART:rx_count_5\[695]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newa_1\[779] = \Wemos:BUART:sRX:MODIN8_4\[780]
Removing Lhs of wire \Wemos:BUART:sRX:MODIN8_4\[780] = \Wemos:BUART:rx_count_4\[696]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newa_0\[781] = \Wemos:BUART:sRX:MODIN8_3\[782]
Removing Lhs of wire \Wemos:BUART:sRX:MODIN8_3\[782] = \Wemos:BUART:rx_count_3\[697]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_6\[783] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_5\[784] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_4\[785] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_3\[786] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_2\[787] = one[4]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_1\[788] = one[4]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:newb_0\[789] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:dataa_6\[790] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:dataa_5\[791] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:dataa_4\[792] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:dataa_3\[793] = \Wemos:BUART:rx_count_6\[694]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:dataa_2\[794] = \Wemos:BUART:rx_count_5\[695]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:dataa_1\[795] = \Wemos:BUART:rx_count_4\[696]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:dataa_0\[796] = \Wemos:BUART:rx_count_3\[697]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:datab_6\[797] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:datab_5\[798] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:datab_4\[799] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:datab_3\[800] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:datab_2\[801] = one[4]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:datab_1\[802] = one[4]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_9:g2:a0:datab_0\[803] = zero[27]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_10:g1:a0:newa_0\[818] = \Wemos:BUART:rx_postpoll\[653]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_10:g1:a0:newb_0\[819] = \Wemos:BUART:rx_parity_bit\[770]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_10:g1:a0:dataa_0\[820] = \Wemos:BUART:rx_postpoll\[653]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_10:g1:a0:datab_0\[821] = \Wemos:BUART:rx_parity_bit\[770]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[822] = \Wemos:BUART:rx_postpoll\[653]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[823] = \Wemos:BUART:rx_parity_bit\[770]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[825] = one[4]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[826] = \Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[824]
Removing Lhs of wire \Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[827] = \Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[824]
Removing Lhs of wire tmpOE__Wemos_Rx_net_0[849] = one[4]
Removing Lhs of wire tmpOE__Wemos_Tx_net_0[854] = one[4]
Removing Lhs of wire Net_650[862] = zero[27]
Removing Rhs of wire Net_656[866] = \Rx_Timer:Net_53\[867]
Removing Rhs of wire Net_656[866] = \Rx_Timer:TimerUDB:tc_reg_i\[899]
Removing Lhs of wire \Rx_Timer:TimerUDB:ctrl_enable\[881] = \Rx_Timer:TimerUDB:control_7\[873]
Removing Lhs of wire \Rx_Timer:TimerUDB:ctrl_cmode_1\[883] = \Rx_Timer:TimerUDB:control_6\[874]
Removing Rhs of wire \Rx_Timer:TimerUDB:timer_enable\[892] = \Rx_Timer:TimerUDB:runmode_enable\[904]
Removing Rhs of wire \Rx_Timer:TimerUDB:run_mode\[893] = \Rx_Timer:TimerUDB:hwEnable_reg\[894]
Removing Lhs of wire \Rx_Timer:TimerUDB:trigger_enable\[896] = one[4]
Removing Lhs of wire \Rx_Timer:TimerUDB:tc_i\[898] = \Rx_Timer:TimerUDB:status_tc\[895]
Removing Lhs of wire \Rx_Timer:TimerUDB:hwEnable\[900] = \Rx_Timer:TimerUDB:control_7\[873]
Removing Lhs of wire \Rx_Timer:TimerUDB:capt_fifo_load_int\[903] = \Rx_Timer:TimerUDB:capt_fifo_load\[891]
Removing Lhs of wire \Rx_Timer:TimerUDB:status_6\[907] = zero[27]
Removing Lhs of wire \Rx_Timer:TimerUDB:status_5\[908] = zero[27]
Removing Lhs of wire \Rx_Timer:TimerUDB:status_4\[909] = zero[27]
Removing Lhs of wire \Rx_Timer:TimerUDB:status_0\[910] = \Rx_Timer:TimerUDB:status_tc\[895]
Removing Lhs of wire \Rx_Timer:TimerUDB:status_1\[911] = \Rx_Timer:TimerUDB:capt_fifo_load\[891]
Removing Rhs of wire \Rx_Timer:TimerUDB:status_2\[912] = \Rx_Timer:TimerUDB:fifo_full\[913]
Removing Rhs of wire \Rx_Timer:TimerUDB:status_3\[914] = \Rx_Timer:TimerUDB:fifo_nempty\[915]
Removing Lhs of wire \Rx_Timer:TimerUDB:cs_addr_2\[917] = zero[27]
Removing Lhs of wire \Rx_Timer:TimerUDB:cs_addr_1\[918] = \Rx_Timer:TimerUDB:trig_reg\[906]
Removing Lhs of wire \Rx_Timer:TimerUDB:cs_addr_0\[919] = \Rx_Timer:TimerUDB:per_zero\[897]
Removing Lhs of wire tmpOE__DIP_net_3[1098] = one[4]
Removing Lhs of wire tmpOE__DIP_net_2[1099] = one[4]
Removing Lhs of wire tmpOE__DIP_net_1[1100] = one[4]
Removing Lhs of wire tmpOE__DIP_net_0[1101] = one[4]
Removing Lhs of wire tmpOE__A2_net_0[1123] = one[4]
Removing Lhs of wire tmpOE__A3_net_0[1129] = one[4]
Removing Lhs of wire \RS485:BUART:reset_reg\\D\[1134] = zero[27]
Removing Lhs of wire Net_622D[1139] = zero[27]
Removing Lhs of wire \RS485:BUART:rx_bitclk\\D\[1149] = \RS485:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \RS485:BUART:rx_parity_error_pre\\D\[1158] = \RS485:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \RS485:BUART:rx_break_status\\D\[1159] = zero[27]
Removing Lhs of wire \Wemos:BUART:reset_reg\\D\[1163] = zero[27]
Removing Lhs of wire Net_626D[1168] = zero[27]
Removing Lhs of wire \Wemos:BUART:rx_bitclk\\D\[1178] = \Wemos:BUART:rx_bitclk_pre\[688]
Removing Lhs of wire \Wemos:BUART:rx_parity_error_pre\\D\[1187] = \Wemos:BUART:rx_parity_error_pre\[765]
Removing Lhs of wire \Wemos:BUART:rx_break_status\\D\[1188] = zero[27]
Removing Lhs of wire \Rx_Timer:TimerUDB:capture_last\\D\[1192] = zero[27]
Removing Lhs of wire \Rx_Timer:TimerUDB:hwEnable_reg\\D\[1193] = \Rx_Timer:TimerUDB:control_7\[873]
Removing Lhs of wire \Rx_Timer:TimerUDB:tc_reg_i\\D\[1194] = \Rx_Timer:TimerUDB:status_tc\[895]
Removing Lhs of wire \Rx_Timer:TimerUDB:capture_out_reg_i\\D\[1195] = \Rx_Timer:TimerUDB:capt_fifo_load\[891]

------------------------------------------------------
Aliased 0 equations, 296 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\RS485:BUART:rx_addressmatch\' (cost = 0):
\RS485:BUART:rx_addressmatch\ <= (\RS485:BUART:rx_addressmatch2\
	OR \RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\RS485:BUART:rx_bitclk_pre\' (cost = 1):
\RS485:BUART:rx_bitclk_pre\ <= ((not \RS485:BUART:rx_count_2\ and not \RS485:BUART:rx_count_1\ and not \RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RS485:BUART:rx_bitclk_pre16x\' (cost = 0):
\RS485:BUART:rx_bitclk_pre16x\ <= ((not \RS485:BUART:rx_count_2\ and \RS485:BUART:rx_count_1\ and \RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RS485:BUART:rx_poll_bit1\' (cost = 1):
\RS485:BUART:rx_poll_bit1\ <= ((not \RS485:BUART:rx_count_2\ and not \RS485:BUART:rx_count_1\ and \RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RS485:BUART:rx_poll_bit2\' (cost = 1):
\RS485:BUART:rx_poll_bit2\ <= ((not \RS485:BUART:rx_count_2\ and not \RS485:BUART:rx_count_1\ and not \RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\RS485:BUART:pollingrange\' (cost = 4):
\RS485:BUART:pollingrange\ <= ((not \RS485:BUART:rx_count_2\ and not \RS485:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\RS485:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RS485:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\RS485:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\RS485:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\RS485:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\RS485:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\RS485:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\RS485:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\RS485:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\RS485:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\RS485:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\RS485:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\RS485:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\RS485:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\RS485:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\Wemos:BUART:rx_addressmatch\' (cost = 0):
\Wemos:BUART:rx_addressmatch\ <= (\Wemos:BUART:rx_addressmatch2\
	OR \Wemos:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\Wemos:BUART:rx_bitclk_pre\' (cost = 1):
\Wemos:BUART:rx_bitclk_pre\ <= ((not \Wemos:BUART:rx_count_2\ and not \Wemos:BUART:rx_count_1\ and not \Wemos:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Wemos:BUART:rx_bitclk_pre16x\' (cost = 0):
\Wemos:BUART:rx_bitclk_pre16x\ <= ((not \Wemos:BUART:rx_count_2\ and \Wemos:BUART:rx_count_1\ and \Wemos:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Wemos:BUART:rx_poll_bit1\' (cost = 1):
\Wemos:BUART:rx_poll_bit1\ <= ((not \Wemos:BUART:rx_count_2\ and not \Wemos:BUART:rx_count_1\ and \Wemos:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Wemos:BUART:rx_poll_bit2\' (cost = 1):
\Wemos:BUART:rx_poll_bit2\ <= ((not \Wemos:BUART:rx_count_2\ and not \Wemos:BUART:rx_count_1\ and not \Wemos:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\Wemos:BUART:pollingrange\' (cost = 4):
\Wemos:BUART:pollingrange\ <= ((not \Wemos:BUART:rx_count_2\ and not \Wemos:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Wemos:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \Wemos:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\Wemos:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \Wemos:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\Wemos:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \Wemos:BUART:rx_count_6\ and not \Wemos:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\Wemos:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \Wemos:BUART:rx_count_6\ and not \Wemos:BUART:rx_count_4\)
	OR (not \Wemos:BUART:rx_count_6\ and not \Wemos:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\Wemos:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\Wemos:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\Wemos:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \Wemos:BUART:rx_count_6\ and not \Wemos:BUART:rx_count_4\)
	OR (not \Wemos:BUART:rx_count_6\ and not \Wemos:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Rx_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Rx_Timer:TimerUDB:fifo_load_polarized\ <= ((\Rx_Timer:TimerUDB:control_6\ and \Rx_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Rx_Timer:TimerUDB:status_tc\' (cost = 3):
\Rx_Timer:TimerUDB:status_tc\ <= ((\Rx_Timer:TimerUDB:run_mode\ and \Rx_Timer:TimerUDB:per_zero\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\RS485:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\RS485:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\Wemos:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \Wemos:BUART:pollcount_1\ and not \Wemos:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\Wemos:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \Wemos:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\Wemos:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \Wemos:BUART:pollcount_0\ and \Wemos:BUART:pollcount_1\)
	OR (not \Wemos:BUART:pollcount_1\ and \Wemos:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\RS485:BUART:rx_postpoll\' (cost = 72):
\RS485:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_7 and MODIN1_0));

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_7 and not MODIN1_1 and not \RS485:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \RS485:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \RS485:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\RS485:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_7 and not MODIN1_1 and not \RS485:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \RS485:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \RS485:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Wemos:BUART:rx_postpoll\' (cost = 72):
\Wemos:BUART:rx_postpoll\ <= (\Wemos:BUART:pollcount_1\
	OR (Net_629 and \Wemos:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \Wemos:BUART:pollcount_1\ and not Net_629 and not \Wemos:BUART:rx_parity_bit\)
	OR (not \Wemos:BUART:pollcount_1\ and not \Wemos:BUART:pollcount_0\ and not \Wemos:BUART:rx_parity_bit\)
	OR (\Wemos:BUART:pollcount_1\ and \Wemos:BUART:rx_parity_bit\)
	OR (Net_629 and \Wemos:BUART:pollcount_0\ and \Wemos:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\Wemos:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \Wemos:BUART:pollcount_1\ and not Net_629 and not \Wemos:BUART:rx_parity_bit\)
	OR (not \Wemos:BUART:pollcount_1\ and not \Wemos:BUART:pollcount_0\ and not \Wemos:BUART:rx_parity_bit\)
	OR (\Wemos:BUART:pollcount_1\ and \Wemos:BUART:rx_parity_bit\)
	OR (Net_629 and \Wemos:BUART:pollcount_0\ and \Wemos:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 66 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RS485:BUART:rx_status_0\ to zero
Aliasing \RS485:BUART:rx_status_6\ to zero
Aliasing \Wemos:BUART:rx_status_0\ to zero
Aliasing \Wemos:BUART:rx_status_6\ to zero
Aliasing \RS485:BUART:rx_markspace_status\\D\ to zero
Aliasing \RS485:BUART:rx_parity_error_status\\D\ to zero
Aliasing \RS485:BUART:rx_addr_match_status\\D\ to zero
Aliasing \Wemos:BUART:rx_markspace_status\\D\ to zero
Aliasing \Wemos:BUART:rx_parity_error_status\\D\ to zero
Aliasing \Wemos:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \RS485:BUART:rx_bitclk_enable\[93] = \RS485:BUART:rx_bitclk\[141]
Removing Lhs of wire \RS485:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \RS485:BUART:rx_status_6\[201] = zero[27]
Removing Rhs of wire \Wemos:BUART:rx_bitclk_enable\[652] = \Wemos:BUART:rx_bitclk\[700]
Removing Lhs of wire \Wemos:BUART:rx_status_0\[751] = zero[27]
Removing Lhs of wire \Wemos:BUART:rx_status_6\[760] = zero[27]
Removing Lhs of wire \Rx_Timer:TimerUDB:trig_reg\[906] = \Rx_Timer:TimerUDB:timer_enable\[892]
Removing Lhs of wire \RS485:BUART:tx_ctrl_mark_last\\D\[1141] = \RS485:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \RS485:BUART:rx_markspace_status\\D\[1153] = zero[27]
Removing Lhs of wire \RS485:BUART:rx_parity_error_status\\D\[1154] = zero[27]
Removing Lhs of wire \RS485:BUART:rx_addr_match_status\\D\[1156] = zero[27]
Removing Lhs of wire \RS485:BUART:rx_markspace_pre\\D\[1157] = \RS485:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \RS485:BUART:rx_parity_bit\\D\[1162] = \RS485:BUART:rx_parity_bit\[211]
Removing Lhs of wire \Wemos:BUART:tx_ctrl_mark_last\\D\[1170] = \Wemos:BUART:tx_ctrl_mark_last\[643]
Removing Lhs of wire \Wemos:BUART:rx_markspace_status\\D\[1182] = zero[27]
Removing Lhs of wire \Wemos:BUART:rx_parity_error_status\\D\[1183] = zero[27]
Removing Lhs of wire \Wemos:BUART:rx_addr_match_status\\D\[1185] = zero[27]
Removing Lhs of wire \Wemos:BUART:rx_markspace_pre\\D\[1186] = \Wemos:BUART:rx_markspace_pre\[764]
Removing Lhs of wire \Wemos:BUART:rx_parity_bit\\D\[1191] = \Wemos:BUART:rx_parity_bit\[770]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\RS485:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \RS485:BUART:rx_parity_bit\ and Net_7 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \RS485:BUART:rx_parity_bit\)
	OR (not Net_7 and not MODIN1_1 and \RS485:BUART:rx_parity_bit\)
	OR (not \RS485:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\Wemos:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \Wemos:BUART:rx_parity_bit\ and Net_629 and \Wemos:BUART:pollcount_0\)
	OR (not \Wemos:BUART:pollcount_1\ and not \Wemos:BUART:pollcount_0\ and \Wemos:BUART:rx_parity_bit\)
	OR (not \Wemos:BUART:pollcount_1\ and not Net_629 and \Wemos:BUART:rx_parity_bit\)
	OR (not \Wemos:BUART:rx_parity_bit\ and \Wemos:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\projects\PVCC2-AHU\AHU_2.cydsn\AHU_2.cyprj -dcpsoc3 AHU_2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.378ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 15 February 2020 10:37:12
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\projects\PVCC2-AHU\AHU_2.cydsn\AHU_2.cyprj -d CY8C5888LTI-LP097 AHU_2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_622 from registered to combinatorial
    Converted constant MacroCell: \RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \RS485:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \RS485:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Wemos:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_626 from registered to combinatorial
    Converted constant MacroCell: \Wemos:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \Wemos:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \Wemos:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \Wemos:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Rx_Timer:TimerUDB:capture_last\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
    Digital Clock 1: Automatic-assigning  clock 'RS485_IntClock'. Fanout=1, Signal=\RS485:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Wemos_IntClock'. Fanout=1, Signal=\Wemos:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: RS485_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RS485_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Wemos:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Wemos_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Wemos_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Rx_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
Info: plm.M0038: The pin named Wemos_Tx(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Wemos:BUART:rx_parity_bit\, Duplicate of \Wemos:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Wemos:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Wemos:BUART:rx_parity_bit\ (fanout=0)

    Removing \Wemos:BUART:rx_address_detected\, Duplicate of \Wemos:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Wemos:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Wemos:BUART:rx_address_detected\ (fanout=0)

    Removing \Wemos:BUART:rx_parity_error_pre\, Duplicate of \Wemos:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Wemos:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Wemos:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \Wemos:BUART:rx_markspace_pre\, Duplicate of \Wemos:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Wemos:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Wemos:BUART:rx_markspace_pre\ (fanout=0)

    Removing \Wemos:BUART:rx_state_1\, Duplicate of \Wemos:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Wemos:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Wemos:BUART:rx_state_1\ (fanout=8)

    Removing \Wemos:BUART:tx_parity_bit\, Duplicate of \Wemos:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Wemos:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Wemos:BUART:tx_parity_bit\ (fanout=0)

    Removing \Wemos:BUART:tx_mark\, Duplicate of \Wemos:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\Wemos:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Wemos:BUART:tx_mark\ (fanout=0)

    Removing \RS485:BUART:rx_parity_bit\, Duplicate of \RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \RS485:BUART:rx_address_detected\, Duplicate of \RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS485:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS485:BUART:rx_address_detected\ (fanout=0)

    Removing \RS485:BUART:rx_parity_error_pre\, Duplicate of \RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \RS485:BUART:rx_markspace_pre\, Duplicate of \RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS485:BUART:rx_markspace_pre\ (fanout=0)

    Removing \RS485:BUART:rx_state_1\, Duplicate of \RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS485:BUART:rx_state_1\ (fanout=8)

    Removing \RS485:BUART:tx_parity_bit\, Duplicate of \RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \RS485:BUART:tx_mark\, Duplicate of \RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS485:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_7 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_2 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_En(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_En(0)__PA ,
            pad => RS485_En(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MAX31855_MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MAX31855_MISO(0)__PA ,
            pad => MAX31855_MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MAX31855_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => MAX31855_CS(0)__PA ,
            pin_input => Net_90 ,
            pad => MAX31855_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MAX31855_CS(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => MAX31855_CS(1)__PA ,
            pin_input => Net_565 ,
            pad => MAX31855_CS(1)_PAD );
        Properties:
        {
        }

    Pin : Name = MAX31855_CS(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => MAX31855_CS(2)__PA ,
            pin_input => Net_555 ,
            pad => MAX31855_CS(2)_PAD );
        Properties:
        {
        }

    Pin : Name = MAX31855_CS(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => MAX31855_CS(3)__PA ,
            pin_input => Net_557 ,
            pad => MAX31855_CS(3)_PAD );
        Properties:
        {
        }

    Pin : Name = MAX31855_CS(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => MAX31855_CS(4)__PA ,
            pin_input => Net_568 ,
            pad => MAX31855_CS(4)_PAD );
        Properties:
        {
        }

    Pin : Name = MAX31855_CS(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => MAX31855_CS(5)__PA ,
            pin_input => Net_569 ,
            pad => MAX31855_CS(5)_PAD );
        Properties:
        {
        }

    Pin : Name = MAX31855_CS(6)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => MAX31855_CS(6)__PA ,
            pin_input => Net_581 ,
            pad => MAX31855_CS(6)_PAD );
        Properties:
        {
        }

    Pin : Name = MAX31855_CS(7)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 3.3
        PORT MAP (
            pa_out => MAX31855_CS(7)__PA ,
            pin_input => Net_582 ,
            pad => MAX31855_CS(7)_PAD );
        Properties:
        {
        }

    Pin : Name = MAX31855_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MAX31855_CLK(0)__PA ,
            pin_input => Net_134 ,
            pad => MAX31855_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Wire1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Wire1(0)__PA ,
            pad => Wire1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A1(0)__PA ,
            analog_term => Net_732 ,
            pad => A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A0(0)__PA ,
            analog_term => Net_731 ,
            pad => A0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DINP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DINP(0)__PA ,
            pad => DINP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DINP(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DINP(1)__PA ,
            pad => DINP(1)_PAD );
        Properties:
        {
        }

    Pin : Name = DINP(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DINP(2)__PA ,
            pad => DINP(2)_PAD );
        Properties:
        {
        }

    Pin : Name = DINP(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DINP(3)__PA ,
            pad => DINP(3)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = relay(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => relay(0)__PA ,
            pad => relay(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Wemos_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Wemos_Rx(0)__PA ,
            fb => Net_629 ,
            pad => Wemos_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Wemos_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Wemos_Tx(0)__PA ,
            pin_input => Net_624 ,
            pad => Wemos_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP(0)__PA ,
            annotation => Net_685 ,
            pad => DIP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIP(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP(1)__PA ,
            annotation => Net_687 ,
            pad => DIP(1)_PAD );
        Properties:
        {
        }

    Pin : Name = DIP(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP(2)__PA ,
            annotation => Net_689 ,
            pad => DIP(2)_PAD );
        Properties:
        {
        }

    Pin : Name = DIP(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => DIP(3)__PA ,
            annotation => Net_691 ,
            pad => DIP(3)_PAD );
        Properties:
        {
        }

    Pin : Name = A2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A2(0)__PA ,
            analog_term => Net_733 ,
            pad => A2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A3(0)__PA ,
            analog_term => Net_734 ,
            pad => A3(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS485:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\
            + !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_state_2\
        );
        Output = \RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * 
              \RS485:BUART:tx_fifo_empty\ * \RS485:BUART:tx_state_2\
        );
        Output = \RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS485:BUART:tx_fifo_notfull\
        );
        Output = \RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\
        );
        Output = \RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\RS485:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN1_0
            + MODIN1_1
        );
        Output = \RS485:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RS485:BUART:rx_load_fifo\ * \RS485:BUART:rx_fifofull\
        );
        Output = \RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RS485:BUART:rx_fifonotempty\ * 
              \RS485:BUART:rx_state_stop1_reg\
        );
        Output = \RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_624, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wemos:BUART:txn\
        );
        Output = Net_624 (fanout=1)

    MacroCell: Name=\Wemos:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\
            + !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_state_2\
        );
        Output = \Wemos:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\Wemos:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * 
              \Wemos:BUART:tx_fifo_empty\ * \Wemos:BUART:tx_state_2\
        );
        Output = \Wemos:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\Wemos:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wemos:BUART:tx_fifo_notfull\
        );
        Output = \Wemos:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\Wemos:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\
        );
        Output = \Wemos:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\Wemos:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Wemos:BUART:pollcount_1\
            + Net_629 * \Wemos:BUART:pollcount_0\
        );
        Output = \Wemos:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\Wemos:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Wemos:BUART:rx_load_fifo\ * \Wemos:BUART:rx_fifofull\
        );
        Output = \Wemos:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\Wemos:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Wemos:BUART:rx_fifonotempty\ * 
              \Wemos:BUART:rx_state_stop1_reg\
        );
        Output = \Wemos:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Rx_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Timer:TimerUDB:run_mode\ * \Rx_Timer:TimerUDB:per_zero\
        );
        Output = \Rx_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RS485:BUART:txn\ * \RS485:BUART:tx_state_1\ * 
              !\RS485:BUART:tx_bitclk\
            + \RS485:BUART:txn\ * \RS485:BUART:tx_state_2\
            + !\RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_shift_out\ * !\RS485:BUART:tx_state_2\
            + !\RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_state_2\ * !\RS485:BUART:tx_bitclk\
            + \RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_shift_out\ * !\RS485:BUART:tx_state_2\ * 
              !\RS485:BUART:tx_counter_dp\ * \RS485:BUART:tx_bitclk\
        );
        Output = \RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=\RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * \RS485:BUART:tx_state_2\
            + \RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_2\ * 
              \RS485:BUART:tx_counter_dp\ * \RS485:BUART:tx_bitclk\
            + \RS485:BUART:tx_state_0\ * !\RS485:BUART:tx_state_2\ * 
              \RS485:BUART:tx_bitclk\
        );
        Output = \RS485:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * 
              !\RS485:BUART:tx_fifo_empty\
            + !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_fifo_empty\ * !\RS485:BUART:tx_state_2\
            + \RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * 
              \RS485:BUART:tx_fifo_empty\ * \RS485:BUART:tx_state_2\
            + \RS485:BUART:tx_state_0\ * !\RS485:BUART:tx_state_2\ * 
              \RS485:BUART:tx_bitclk\
        );
        Output = \RS485:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * \RS485:BUART:tx_state_2\
            + \RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * \RS485:BUART:tx_state_2\
            + \RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_state_2\ * \RS485:BUART:tx_bitclk\
            + \RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_2\ * 
              \RS485:BUART:tx_counter_dp\ * \RS485:BUART:tx_bitclk\
        );
        Output = \RS485:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_state_2\
            + !\RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \RS485:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\RS485:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS485:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * !\RS485:BUART:rx_state_3\ * 
              \RS485:BUART:rx_state_2\ * !Net_7 * !MODIN1_1
            + !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * !\RS485:BUART:rx_state_3\ * 
              \RS485:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS485:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_3\ * 
              !\RS485:BUART:rx_state_2\
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_3\ * 
              \RS485:BUART:rx_state_2\
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS485:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_3\
            + !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_2\
            + !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * !Net_7 * 
              \RS485:BUART:rx_last\
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS485:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * 
              !\RS485:BUART:rx_count_0\
        );
        Output = \RS485:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_state_3\ * \RS485:BUART:rx_state_2\
        );
        Output = \RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * !Net_7 * 
              MODIN1_1
            + !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_1 * MODIN1_0
            + !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * !Net_7 * 
              MODIN1_0
            + !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_3\ * 
              \RS485:BUART:rx_state_2\ * !Net_7 * !MODIN1_1
            + !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_3\ * 
              \RS485:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Wemos:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Wemos:BUART:txn\ * \Wemos:BUART:tx_state_1\ * 
              !\Wemos:BUART:tx_bitclk\
            + \Wemos:BUART:txn\ * \Wemos:BUART:tx_state_2\
            + !\Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_shift_out\ * !\Wemos:BUART:tx_state_2\
            + !\Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_state_2\ * !\Wemos:BUART:tx_bitclk\
            + \Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_shift_out\ * !\Wemos:BUART:tx_state_2\ * 
              !\Wemos:BUART:tx_counter_dp\ * \Wemos:BUART:tx_bitclk\
        );
        Output = \Wemos:BUART:txn\ (fanout=2)

    MacroCell: Name=\Wemos:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * \Wemos:BUART:tx_state_2\
            + \Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_2\ * 
              \Wemos:BUART:tx_counter_dp\ * \Wemos:BUART:tx_bitclk\
            + \Wemos:BUART:tx_state_0\ * !\Wemos:BUART:tx_state_2\ * 
              \Wemos:BUART:tx_bitclk\
        );
        Output = \Wemos:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\Wemos:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * 
              !\Wemos:BUART:tx_fifo_empty\
            + !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_fifo_empty\ * !\Wemos:BUART:tx_state_2\
            + \Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * 
              \Wemos:BUART:tx_fifo_empty\ * \Wemos:BUART:tx_state_2\
            + \Wemos:BUART:tx_state_0\ * !\Wemos:BUART:tx_state_2\ * 
              \Wemos:BUART:tx_bitclk\
        );
        Output = \Wemos:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\Wemos:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * \Wemos:BUART:tx_state_2\
            + \Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * \Wemos:BUART:tx_state_2\
            + \Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_state_2\ * \Wemos:BUART:tx_bitclk\
            + \Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_2\ * 
              \Wemos:BUART:tx_counter_dp\ * \Wemos:BUART:tx_bitclk\
        );
        Output = \Wemos:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\Wemos:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_state_2\
            + !\Wemos:BUART:tx_bitclk_enable_pre\
        );
        Output = \Wemos:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\Wemos:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Wemos:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\Wemos:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * !\Wemos:BUART:rx_state_3\ * 
              \Wemos:BUART:rx_state_2\ * !\Wemos:BUART:pollcount_1\ * 
              !Net_629
            + !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * !\Wemos:BUART:rx_state_3\ * 
              \Wemos:BUART:rx_state_2\ * !\Wemos:BUART:pollcount_1\ * 
              !\Wemos:BUART:pollcount_0\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_5\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_4\
        );
        Output = \Wemos:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\Wemos:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_3\ * 
              !\Wemos:BUART:rx_state_2\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_5\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_4\
        );
        Output = \Wemos:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\Wemos:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_3\ * 
              \Wemos:BUART:rx_state_2\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_5\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_4\
        );
        Output = \Wemos:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\Wemos:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_3\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_2\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !Net_629 * \Wemos:BUART:rx_last\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_5\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_4\
        );
        Output = \Wemos:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\Wemos:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * 
              !\Wemos:BUART:rx_count_0\
        );
        Output = \Wemos:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\Wemos:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_state_3\ * \Wemos:BUART:rx_state_2\
        );
        Output = \Wemos:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\Wemos:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * 
              !\Wemos:BUART:pollcount_1\ * Net_629 * 
              \Wemos:BUART:pollcount_0\
            + !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * 
              \Wemos:BUART:pollcount_1\ * !Net_629
            + !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * 
              \Wemos:BUART:pollcount_1\ * !\Wemos:BUART:pollcount_0\
        );
        Output = \Wemos:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\Wemos:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * 
              !Net_629 * \Wemos:BUART:pollcount_0\
            + !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * Net_629 * 
              !\Wemos:BUART:pollcount_0\
        );
        Output = \Wemos:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\Wemos:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_3\ * 
              \Wemos:BUART:rx_state_2\ * !\Wemos:BUART:pollcount_1\ * 
              !Net_629
            + !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_3\ * 
              \Wemos:BUART:rx_state_2\ * !\Wemos:BUART:pollcount_1\ * 
              !\Wemos:BUART:pollcount_0\
        );
        Output = \Wemos:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\Wemos:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_629
        );
        Output = \Wemos:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Rx_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Timer:TimerUDB:control_7\
        );
        Output = \Rx_Timer:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_656, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Timer:TimerUDB:run_mode\ * \Rx_Timer:TimerUDB:per_zero\
        );
        Output = Net_656 (fanout=1)

    MacroCell: Name=\Rx_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Rx_Timer:TimerUDB:control_7\ * 
              !\Rx_Timer:TimerUDB:timer_enable\ * 
              !\Rx_Timer:TimerUDB:trig_disable\
            + \Rx_Timer:TimerUDB:control_7\ * !\Rx_Timer:TimerUDB:run_mode\ * 
              !\Rx_Timer:TimerUDB:trig_disable\
            + \Rx_Timer:TimerUDB:control_7\ * !\Rx_Timer:TimerUDB:per_zero\ * 
              !\Rx_Timer:TimerUDB:trig_disable\
        );
        Output = \Rx_Timer:TimerUDB:timer_enable\ (fanout=6)

    MacroCell: Name=\Rx_Timer:TimerUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Timer:TimerUDB:timer_enable\ * \Rx_Timer:TimerUDB:run_mode\ * 
              \Rx_Timer:TimerUDB:per_zero\ * 
              !\Rx_Timer:TimerUDB:trig_disable\
        );
        Output = \Rx_Timer:TimerUDB:trig_disable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \RS485:Net_9\ ,
            cs_addr_2 => \RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \RS485:Net_9\ ,
            cs_addr_0 => \RS485:BUART:counter_load_not\ ,
            ce0_reg => \RS485:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \RS485:Net_9\ ,
            cs_addr_2 => \RS485:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \RS485:BUART:rx_bitclk_enable\ ,
            route_si => \RS485:BUART:rx_postpoll\ ,
            f0_load => \RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Wemos:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \Wemos:Net_9\ ,
            cs_addr_2 => \Wemos:BUART:tx_state_1\ ,
            cs_addr_1 => \Wemos:BUART:tx_state_0\ ,
            cs_addr_0 => \Wemos:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \Wemos:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \Wemos:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \Wemos:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \Wemos:Net_9\ ,
            cs_addr_0 => \Wemos:BUART:counter_load_not\ ,
            ce0_reg => \Wemos:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \Wemos:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Wemos:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \Wemos:Net_9\ ,
            cs_addr_2 => \Wemos:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \Wemos:BUART:rx_state_0\ ,
            cs_addr_0 => \Wemos:BUART:rx_bitclk_enable\ ,
            route_si => \Wemos:BUART:rx_postpoll\ ,
            f0_load => \Wemos:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \Wemos:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \Wemos:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Rx_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Rx_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Rx_Timer:TimerUDB:per_zero\ ,
            chain_out => \Rx_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Rx_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Rx_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Rx_Timer:TimerUDB:per_zero\ ,
            chain_in => \Rx_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Rx_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Rx_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Rx_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Rx_Timer:TimerUDB:per_zero\ ,
            chain_in => \Rx_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Rx_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Rx_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Rx_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Rx_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Rx_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Rx_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Rx_Timer:TimerUDB:status_2\ ,
            chain_in => \Rx_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => \RS485:Net_9\ ,
            status_3 => \RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \RS485:BUART:tx_status_2\ ,
            status_1 => \RS485:BUART:tx_fifo_empty\ ,
            status_0 => \RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => \RS485:Net_9\ ,
            status_5 => \RS485:BUART:rx_status_5\ ,
            status_4 => \RS485:BUART:rx_status_4\ ,
            status_3 => \RS485:BUART:rx_status_3\ ,
            interrupt => Net_9 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Wemos:BUART:sTX:TxSts\
        PORT MAP (
            clock => \Wemos:Net_9\ ,
            status_3 => \Wemos:BUART:tx_fifo_notfull\ ,
            status_2 => \Wemos:BUART:tx_status_2\ ,
            status_1 => \Wemos:BUART:tx_fifo_empty\ ,
            status_0 => \Wemos:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Wemos:BUART:sRX:RxSts\
        PORT MAP (
            clock => \Wemos:Net_9\ ,
            status_5 => \Wemos:BUART:rx_status_5\ ,
            status_4 => \Wemos:BUART:rx_status_4\ ,
            status_3 => \Wemos:BUART:rx_status_3\ ,
            interrupt => Net_631 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Rx_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Rx_Timer:TimerUDB:status_3\ ,
            status_2 => \Rx_Timer:TimerUDB:status_2\ ,
            status_0 => \Rx_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Temp_CLK:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Temp_CLK:control_7\ ,
            control_6 => \Temp_CLK:control_6\ ,
            control_5 => \Temp_CLK:control_5\ ,
            control_4 => \Temp_CLK:control_4\ ,
            control_3 => \Temp_CLK:control_3\ ,
            control_2 => \Temp_CLK:control_2\ ,
            control_1 => \Temp_CLK:control_1\ ,
            control_0 => Net_134 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\Temp_CS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_582 ,
            control_6 => Net_581 ,
            control_5 => Net_569 ,
            control_4 => Net_568 ,
            control_3 => Net_557 ,
            control_2 => Net_555 ,
            control_1 => Net_565 ,
            control_0 => Net_90 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "11111111"
        }
        Clock Enable: True

    controlcell: Name =\Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Rx_Timer:TimerUDB:control_7\ ,
            control_6 => \Rx_Timer:TimerUDB:control_6\ ,
            control_5 => \Rx_Timer:TimerUDB:control_5\ ,
            control_4 => \Rx_Timer:TimerUDB:control_4\ ,
            control_3 => \Rx_Timer:TimerUDB:control_3\ ,
            control_2 => \Rx_Timer:TimerUDB:control_2\ ,
            control_1 => \Rx_Timer:TimerUDB:control_1\ ,
            control_0 => \Rx_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \RS485:Net_9\ ,
            load => \RS485:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \RS485:BUART:rx_count_2\ ,
            count_1 => \RS485:BUART:rx_count_1\ ,
            count_0 => \RS485:BUART:rx_count_0\ ,
            tc => \RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\Wemos:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \Wemos:Net_9\ ,
            load => \Wemos:BUART:rx_counter_load\ ,
            count_6 => \Wemos:BUART:rx_count_6\ ,
            count_5 => \Wemos:BUART:rx_count_5\ ,
            count_4 => \Wemos:BUART:rx_count_4\ ,
            count_3 => \Wemos:BUART:rx_count_3\ ,
            count_2 => \Wemos:BUART:rx_count_2\ ,
            count_1 => \Wemos:BUART:rx_count_1\ ,
            count_0 => \Wemos:BUART:rx_count_0\ ,
            tc => \Wemos:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Rx_Int
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Timer_Int
        PORT MAP (
            interrupt => Net_187 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_414 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Wemos_Rx_Int
        PORT MAP (
            interrupt => Net_631 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Rx_Timer_Int
        PORT MAP (
            interrupt => Net_656 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   32 :   16 :   48 : 66.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   54 :  138 :  192 : 28.13 %
  Unique P-terms              :   94 :  290 :  384 : 24.48 %
  Total P-terms               :  113 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 14s.951ms
Tech Mapping phase: Elapsed time ==> 15s.087ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : A0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : A1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : A2(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : A3(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : DINP(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : DINP(1) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : DINP(2) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : DINP(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : DIP(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : DIP(1) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : DIP(2) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DIP(3) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : MAX31855_CLK(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : MAX31855_CS(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : MAX31855_CS(1) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : MAX31855_CS(2) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : MAX31855_CS(3) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MAX31855_CS(4) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MAX31855_CS(5) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MAX31855_CS(6) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MAX31855_CS(7) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : MAX31855_MISO(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : RS485_En(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Wemos_Rx(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Wemos_Tx(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Wire1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : relay(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : A0(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : A1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : A2(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : A3(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : DINP(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : DINP(1) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : DINP(2) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : DINP(3) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : DIP(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : DIP(1) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : DIP(2) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : DIP(3) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : MAX31855_CLK(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : MAX31855_CS(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : MAX31855_CS(1) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : MAX31855_CS(2) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : MAX31855_CS(3) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MAX31855_CS(4) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MAX31855_CS(5) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MAX31855_CS(6) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MAX31855_CS(7) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : MAX31855_MISO(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : RS485_En(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Wemos_Rx(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Wemos_Tx(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Wire1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : relay(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_452 {
    dsm_0_vplus
  }
  Net: Net_731 {
    p0_0
  }
  Net: Net_732 {
    p0_1
  }
  Net: Net_733 {
    p0_2
  }
  Net: Net_734 {
    p0_3
  }
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: AmuxNet::AMux {
    dsm_0_vplus
    agl6_x_dsm_0_vplus
    agl6
    agl6_x_p0_2
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_1
    agl7_x_dsm_0_vplus
    agl7
    agl7_x_p0_3
    p0_2
    p0_0
    p0_1
    p0_3
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_452
  p0_0                                             -> Net_731
  p0_1                                             -> Net_732
  p0_2                                             -> Net_733
  p0_3                                             -> Net_734
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  agl6_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl6                                             -> AmuxNet::AMux
  agl6_x_p0_2                                      -> AmuxNet::AMux
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl4                                             -> AmuxNet::AMux
  agl4_x_p0_0                                      -> AmuxNet::AMux
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl5                                             -> AmuxNet::AMux
  agl5_x_p0_1                                      -> AmuxNet::AMux
  agl7_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl7                                             -> AmuxNet::AMux
  agl7_x_p0_3                                      -> AmuxNet::AMux
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: AMux {
     Mouth: Net_452
     Guts:  AmuxNet::AMux
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_731
      Outer: agl4_x_p0_0
      Inner: agl4_x_dsm_0_vplus
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_732
      Outer: agl5_x_p0_1
      Inner: agl5_x_dsm_0_vplus
      Path {
        p0_1
        agl5_x_p0_1
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_733
      Outer: agl6_x_p0_2
      Inner: agl6_x_dsm_0_vplus
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_734
      Outer: agl7_x_p0_3
      Inner: agl7_x_dsm_0_vplus
      Path {
        p0_3
        agl7_x_p0_3
        agl7
        agl7_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 2s.543ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.13
                   Pterms :            3.53
               Macrocells :            1.69
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         17 :       9.65 :       3.18
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RS485:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_3\ * 
              \RS485:BUART:rx_state_2\ * !Net_7 * !MODIN1_1
            + !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_3\ * 
              \RS485:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \RS485:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * !Net_7 * 
              MODIN1_0
            + !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\RS485:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * !\RS485:BUART:rx_state_3\ * 
              \RS485:BUART:rx_state_2\ * !Net_7 * !MODIN1_1
            + !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * !\RS485:BUART:rx_state_3\ * 
              \RS485:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS485:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RS485:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \RS485:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * !Net_7 * 
              MODIN1_1
            + !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_1 * MODIN1_0
            + !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RS485:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN1_0
            + MODIN1_1
        );
        Output = \RS485:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Temp_CS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_582 ,
        control_6 => Net_581 ,
        control_5 => Net_569 ,
        control_4 => Net_568 ,
        control_3 => Net_557 ,
        control_2 => Net_555 ,
        control_1 => Net_565 ,
        control_0 => Net_90 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "11111111"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_656, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Timer:TimerUDB:run_mode\ * \Rx_Timer:TimerUDB:per_zero\
        );
        Output = Net_656 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\RS485:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_3\
            + !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_2\
            + !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * !Net_7 * 
              \RS485:BUART:rx_last\
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS485:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RS485:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \RS485:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Rx_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Rx_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Rx_Timer:TimerUDB:per_zero\ ,
        chain_in => \Rx_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Rx_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Rx_Timer:TimerUDB:control_7\ * 
              !\Rx_Timer:TimerUDB:timer_enable\ * 
              !\Rx_Timer:TimerUDB:trig_disable\
            + \Rx_Timer:TimerUDB:control_7\ * !\Rx_Timer:TimerUDB:run_mode\ * 
              !\Rx_Timer:TimerUDB:trig_disable\
            + \Rx_Timer:TimerUDB:control_7\ * !\Rx_Timer:TimerUDB:per_zero\ * 
              !\Rx_Timer:TimerUDB:trig_disable\
        );
        Output = \Rx_Timer:TimerUDB:timer_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS485:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Rx_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Timer:TimerUDB:control_7\
        );
        Output = \Rx_Timer:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Rx_Timer:TimerUDB:trig_disable\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Timer:TimerUDB:timer_enable\ * \Rx_Timer:TimerUDB:run_mode\ * 
              \Rx_Timer:TimerUDB:per_zero\ * 
              !\Rx_Timer:TimerUDB:trig_disable\
        );
        Output = \Rx_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Rx_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Rx_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Rx_Timer:TimerUDB:per_zero\ ,
        chain_in => \Rx_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Rx_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u3\

controlcell: Name =\Rx_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Rx_Timer:TimerUDB:control_7\ ,
        control_6 => \Rx_Timer:TimerUDB:control_6\ ,
        control_5 => \Rx_Timer:TimerUDB:control_5\ ,
        control_4 => \Rx_Timer:TimerUDB:control_4\ ,
        control_3 => \Rx_Timer:TimerUDB:control_3\ ,
        control_2 => \Rx_Timer:TimerUDB:control_2\ ,
        control_1 => \Rx_Timer:TimerUDB:control_1\ ,
        control_0 => \Rx_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RS485:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_state_2\
            + !\RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \RS485:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Wemos:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\
            + !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_state_2\
        );
        Output = \Wemos:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RS485:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * \RS485:BUART:tx_state_2\
            + \RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_2\ * 
              \RS485:BUART:tx_counter_dp\ * \RS485:BUART:tx_bitclk\
            + \RS485:BUART:tx_state_0\ * !\RS485:BUART:tx_state_2\ * 
              \RS485:BUART:tx_bitclk\
        );
        Output = \RS485:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Wemos:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \Wemos:Net_9\ ,
        cs_addr_0 => \Wemos:BUART:counter_load_not\ ,
        ce0_reg => \Wemos:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \Wemos:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Temp_CLK:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Temp_CLK:control_7\ ,
        control_6 => \Temp_CLK:control_6\ ,
        control_5 => \Temp_CLK:control_5\ ,
        control_4 => \Temp_CLK:control_4\ ,
        control_3 => \Temp_CLK:control_3\ ,
        control_2 => \Temp_CLK:control_2\ ,
        control_1 => \Temp_CLK:control_1\ ,
        control_0 => Net_134 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RS485:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * 
              \RS485:BUART:tx_fifo_empty\ * \RS485:BUART:tx_state_2\
        );
        Output = \RS485:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_624, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wemos:BUART:txn\
        );
        Output = Net_624 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RS485:BUART:txn\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \RS485:BUART:txn\ * \RS485:BUART:tx_state_1\ * 
              !\RS485:BUART:tx_bitclk\
            + \RS485:BUART:txn\ * \RS485:BUART:tx_state_2\
            + !\RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_shift_out\ * !\RS485:BUART:tx_state_2\
            + !\RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_state_2\ * !\RS485:BUART:tx_bitclk\
            + \RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_shift_out\ * !\RS485:BUART:tx_state_2\ * 
              !\RS485:BUART:tx_counter_dp\ * \RS485:BUART:tx_bitclk\
        );
        Output = \RS485:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RS485:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS485:BUART:tx_fifo_notfull\
        );
        Output = \RS485:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RS485:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \RS485:Net_9\ ,
        cs_addr_2 => \RS485:BUART:tx_state_1\ ,
        cs_addr_1 => \RS485:BUART:tx_state_0\ ,
        cs_addr_0 => \RS485:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \RS485:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \RS485:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \RS485:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RS485:BUART:sTX:TxSts\
    PORT MAP (
        clock => \RS485:Net_9\ ,
        status_3 => \RS485:BUART:tx_fifo_notfull\ ,
        status_2 => \RS485:BUART:tx_status_2\ ,
        status_1 => \RS485:BUART:tx_fifo_empty\ ,
        status_0 => \RS485:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RS485:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_3\ * 
              \RS485:BUART:rx_state_2\
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS485:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RS485:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RS485:BUART:rx_fifonotempty\ * 
              \RS485:BUART:rx_state_stop1_reg\
        );
        Output = \RS485:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_state_3\ * \RS485:BUART:rx_state_2\
        );
        Output = \RS485:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\RS485:BUART:sRX:RxSts\
    PORT MAP (
        clock => \RS485:Net_9\ ,
        status_5 => \RS485:BUART:rx_status_5\ ,
        status_4 => \RS485:BUART:rx_status_4\ ,
        status_3 => \RS485:BUART:rx_status_3\ ,
        interrupt => Net_9 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\RS485:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RS485:BUART:rx_load_fifo\ * \RS485:BUART:rx_fifofull\
        );
        Output = \RS485:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RS485:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              \RS485:BUART:rx_bitclk_enable\ * \RS485:BUART:rx_state_3\ * 
              !\RS485:BUART:rx_state_2\
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_5
            + !\RS485:BUART:tx_ctrl_mark_last\ * \RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \RS485:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RS485:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS485:BUART:rx_count_2\ * !\RS485:BUART:rx_count_1\ * 
              !\RS485:BUART:rx_count_0\
        );
        Output = \RS485:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RS485:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \RS485:Net_9\ ,
        cs_addr_2 => \RS485:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \RS485:BUART:rx_state_0\ ,
        cs_addr_0 => \RS485:BUART:rx_bitclk_enable\ ,
        route_si => \RS485:BUART:rx_postpoll\ ,
        f0_load => \RS485:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \RS485:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \RS485:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\RS485:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \RS485:Net_9\ ,
        load => \RS485:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \RS485:BUART:rx_count_2\ ,
        count_1 => \RS485:BUART:rx_count_1\ ,
        count_0 => \RS485:BUART:rx_count_0\ ,
        tc => \RS485:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RS485:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RS485:BUART:tx_ctrl_mark_last\ * !\RS485:BUART:rx_state_0\ * 
              !\RS485:BUART:rx_state_3\ * !\RS485:BUART:rx_state_2\
        );
        Output = \RS485:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Wemos:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * 
              \Wemos:BUART:tx_fifo_empty\ * \Wemos:BUART:tx_state_2\
        );
        Output = \Wemos:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Wemos:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * 
              !\Wemos:BUART:tx_fifo_empty\
            + !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_fifo_empty\ * !\Wemos:BUART:tx_state_2\
            + \Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * 
              \Wemos:BUART:tx_fifo_empty\ * \Wemos:BUART:tx_state_2\
            + \Wemos:BUART:tx_state_0\ * !\Wemos:BUART:tx_state_2\ * 
              \Wemos:BUART:tx_bitclk\
        );
        Output = \Wemos:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Wemos:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wemos:BUART:tx_fifo_notfull\
        );
        Output = \Wemos:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Rx_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Rx_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Rx_Timer:TimerUDB:per_zero\ ,
        chain_out => \Rx_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\Wemos:BUART:sTX:TxSts\
    PORT MAP (
        clock => \Wemos:Net_9\ ,
        status_3 => \Wemos:BUART:tx_fifo_notfull\ ,
        status_2 => \Wemos:BUART:tx_status_2\ ,
        status_1 => \Wemos:BUART:tx_fifo_empty\ ,
        status_0 => \Wemos:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Rx_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Rx_Timer:TimerUDB:run_mode\ * \Rx_Timer:TimerUDB:per_zero\
        );
        Output = \Rx_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Wemos:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * \Wemos:BUART:tx_state_2\
            + \Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * \Wemos:BUART:tx_state_2\
            + \Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_state_2\ * \Wemos:BUART:tx_bitclk\
            + \Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_2\ * 
              \Wemos:BUART:tx_counter_dp\ * \Wemos:BUART:tx_bitclk\
        );
        Output = \Wemos:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Wemos:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_bitclk_enable_pre\ * \Wemos:BUART:tx_state_2\
            + \Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_2\ * 
              \Wemos:BUART:tx_counter_dp\ * \Wemos:BUART:tx_bitclk\
            + \Wemos:BUART:tx_state_0\ * !\Wemos:BUART:tx_state_2\ * 
              \Wemos:BUART:tx_bitclk\
        );
        Output = \Wemos:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\Rx_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Rx_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Rx_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Rx_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Rx_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Rx_Timer:TimerUDB:status_2\ ,
        chain_in => \Rx_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Rx_Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Rx_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Rx_Timer:TimerUDB:status_3\ ,
        status_2 => \Rx_Timer:TimerUDB:status_2\ ,
        status_0 => \Rx_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Wemos:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \Wemos:BUART:txn\ * \Wemos:BUART:tx_state_1\ * 
              !\Wemos:BUART:tx_bitclk\
            + \Wemos:BUART:txn\ * \Wemos:BUART:tx_state_2\
            + !\Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_shift_out\ * !\Wemos:BUART:tx_state_2\
            + !\Wemos:BUART:tx_state_1\ * \Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_state_2\ * !\Wemos:BUART:tx_bitclk\
            + \Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              !\Wemos:BUART:tx_shift_out\ * !\Wemos:BUART:tx_state_2\ * 
              !\Wemos:BUART:tx_counter_dp\ * \Wemos:BUART:tx_bitclk\
        );
        Output = \Wemos:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Wemos:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\Wemos:BUART:tx_state_1\ * !\Wemos:BUART:tx_state_0\ * 
              \Wemos:BUART:tx_state_2\
            + !\Wemos:BUART:tx_bitclk_enable_pre\
        );
        Output = \Wemos:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RS485:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\
            + !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_state_2\
        );
        Output = \RS485:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Wemos:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \Wemos:Net_9\ ,
        cs_addr_2 => \Wemos:BUART:tx_state_1\ ,
        cs_addr_1 => \Wemos:BUART:tx_state_0\ ,
        cs_addr_0 => \Wemos:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \Wemos:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \Wemos:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \Wemos:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RS485:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * \RS485:BUART:tx_state_2\
            + \RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * \RS485:BUART:tx_state_2\
            + \RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_state_2\ * \RS485:BUART:tx_bitclk\
            + \RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_2\ * 
              \RS485:BUART:tx_counter_dp\ * \RS485:BUART:tx_bitclk\
        );
        Output = \RS485:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RS485:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\RS485:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * 
              !\RS485:BUART:tx_fifo_empty\
            + !\RS485:BUART:tx_state_1\ * !\RS485:BUART:tx_state_0\ * 
              !\RS485:BUART:tx_fifo_empty\ * !\RS485:BUART:tx_state_2\
            + \RS485:BUART:tx_state_1\ * \RS485:BUART:tx_state_0\ * 
              \RS485:BUART:tx_bitclk_enable_pre\ * 
              \RS485:BUART:tx_fifo_empty\ * \RS485:BUART:tx_state_2\
            + \RS485:BUART:tx_state_0\ * !\RS485:BUART:tx_state_2\ * 
              \RS485:BUART:tx_bitclk\
        );
        Output = \RS485:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RS485:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \RS485:Net_9\ ,
        cs_addr_0 => \RS485:BUART:counter_load_not\ ,
        ce0_reg => \RS485:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \RS485:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Wemos:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * !\Wemos:BUART:rx_state_3\ * 
              \Wemos:BUART:rx_state_2\ * !\Wemos:BUART:pollcount_1\ * 
              !Net_629
            + !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * !\Wemos:BUART:rx_state_3\ * 
              \Wemos:BUART:rx_state_2\ * !\Wemos:BUART:pollcount_1\ * 
              !\Wemos:BUART:pollcount_0\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_5\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_4\
        );
        Output = \Wemos:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Wemos:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_3\ * 
              \Wemos:BUART:rx_state_2\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_5\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_4\
        );
        Output = \Wemos:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Wemos:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_3\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_2\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !Net_629 * \Wemos:BUART:rx_last\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_5\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_4\
        );
        Output = \Wemos:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Wemos:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \Wemos:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Wemos:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_3\ * 
              !\Wemos:BUART:rx_state_2\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_5\
            + !\Wemos:BUART:tx_ctrl_mark_last\ * \Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\ * 
              !\Wemos:BUART:rx_count_6\ * !\Wemos:BUART:rx_count_4\
        );
        Output = \Wemos:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Wemos:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Wemos:BUART:rx_load_fifo\ * \Wemos:BUART:rx_fifofull\
        );
        Output = \Wemos:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Wemos:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_3\ * 
              \Wemos:BUART:rx_state_2\ * !\Wemos:BUART:pollcount_1\ * 
              !Net_629
            + !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_bitclk_enable\ * \Wemos:BUART:rx_state_3\ * 
              \Wemos:BUART:rx_state_2\ * !\Wemos:BUART:pollcount_1\ * 
              !\Wemos:BUART:pollcount_0\
        );
        Output = \Wemos:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Wemos:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              !\Wemos:BUART:rx_state_3\ * !\Wemos:BUART:rx_state_2\
        );
        Output = \Wemos:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Wemos:BUART:sRX:RxSts\
    PORT MAP (
        clock => \Wemos:Net_9\ ,
        status_5 => \Wemos:BUART:rx_status_5\ ,
        status_4 => \Wemos:BUART:rx_status_4\ ,
        status_3 => \Wemos:BUART:rx_status_3\ ,
        interrupt => Net_631 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Wemos:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * 
              !Net_629 * \Wemos:BUART:pollcount_0\
            + !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * Net_629 * 
              !\Wemos:BUART:pollcount_0\
        );
        Output = \Wemos:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Wemos:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Wemos:BUART:pollcount_1\
            + Net_629 * \Wemos:BUART:pollcount_0\
        );
        Output = \Wemos:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Wemos:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Wemos:BUART:tx_ctrl_mark_last\ * !\Wemos:BUART:rx_state_0\ * 
              \Wemos:BUART:rx_state_3\ * \Wemos:BUART:rx_state_2\
        );
        Output = \Wemos:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Wemos:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * 
              !\Wemos:BUART:rx_count_0\
        );
        Output = \Wemos:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Wemos:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * 
              !\Wemos:BUART:pollcount_1\ * Net_629 * 
              \Wemos:BUART:pollcount_0\
            + !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * 
              \Wemos:BUART:pollcount_1\ * !Net_629
            + !\Wemos:BUART:rx_count_2\ * !\Wemos:BUART:rx_count_1\ * 
              \Wemos:BUART:pollcount_1\ * !\Wemos:BUART:pollcount_0\
        );
        Output = \Wemos:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Wemos:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Wemos:BUART:rx_fifonotempty\ * 
              \Wemos:BUART:rx_state_stop1_reg\
        );
        Output = \Wemos:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Wemos:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\Wemos:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_629
        );
        Output = \Wemos:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Wemos:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \Wemos:Net_9\ ,
        cs_addr_2 => \Wemos:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \Wemos:BUART:rx_state_0\ ,
        cs_addr_0 => \Wemos:BUART:rx_bitclk_enable\ ,
        route_si => \Wemos:BUART:rx_postpoll\ ,
        f0_load => \Wemos:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \Wemos:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \Wemos:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\Wemos:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \Wemos:Net_9\ ,
        load => \Wemos:BUART:rx_counter_load\ ,
        count_6 => \Wemos:BUART:rx_count_6\ ,
        count_5 => \Wemos:BUART:rx_count_5\ ,
        count_4 => \Wemos:BUART:rx_count_4\ ,
        count_3 => \Wemos:BUART:rx_count_3\ ,
        count_2 => \Wemos:BUART:rx_count_2\ ,
        count_1 => \Wemos:BUART:rx_count_1\ ,
        count_0 => \Wemos:BUART:rx_count_0\ ,
        tc => \Wemos:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Rx_Int
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Rx_Timer_Int
        PORT MAP (
            interrupt => Net_656 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =Timer_Int
        PORT MAP (
            interrupt => Net_187 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =Wemos_Rx_Int
        PORT MAP (
            interrupt => Net_631 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_414 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = A0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A0(0)__PA ,
        analog_term => Net_731 ,
        pad => A0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = A1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A1(0)__PA ,
        analog_term => Net_732 ,
        pad => A1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = A2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A2(0)__PA ,
        analog_term => Net_733 ,
        pad => A2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = A3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A3(0)__PA ,
        analog_term => Net_734 ,
        pad => A3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DINP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DINP(0)__PA ,
        pad => DINP(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DINP(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DINP(1)__PA ,
        pad => DINP(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DINP(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DINP(2)__PA ,
        pad => DINP(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DINP(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DINP(3)__PA ,
        pad => DINP(3)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = MAX31855_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => MAX31855_CS(0)__PA ,
        pin_input => Net_90 ,
        pad => MAX31855_CS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MAX31855_CS(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => MAX31855_CS(1)__PA ,
        pin_input => Net_565 ,
        pad => MAX31855_CS(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MAX31855_CS(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => MAX31855_CS(2)__PA ,
        pin_input => Net_555 ,
        pad => MAX31855_CS(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MAX31855_CS(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => MAX31855_CS(3)__PA ,
        pin_input => Net_557 ,
        pad => MAX31855_CS(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MAX31855_CS(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => MAX31855_CS(4)__PA ,
        pin_input => Net_568 ,
        pad => MAX31855_CS(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MAX31855_CS(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => MAX31855_CS(5)__PA ,
        pin_input => Net_569 ,
        pad => MAX31855_CS(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MAX31855_CS(6)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => MAX31855_CS(6)__PA ,
        pin_input => Net_581 ,
        pad => MAX31855_CS(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MAX31855_CS(7)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 3.3
    PORT MAP (
        pa_out => MAX31855_CS(7)__PA ,
        pin_input => Net_582 ,
        pad => MAX31855_CS(7)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MAX31855_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MAX31855_CLK(0)__PA ,
        pin_input => Net_134 ,
        pad => MAX31855_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MAX31855_MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MAX31855_MISO(0)__PA ,
        pad => MAX31855_MISO(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = relay(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => relay(0)__PA ,
        pad => relay(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP(0)__PA ,
        annotation => Net_685 ,
        pad => DIP(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIP(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP(1)__PA ,
        annotation => Net_687 ,
        pad => DIP(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DIP(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP(2)__PA ,
        annotation => Net_689 ,
        pad => DIP(2)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DIP(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => DIP(3)__PA ,
        annotation => Net_691 ,
        pad => DIP(3)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Wire1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Wire1(0)__PA ,
        pad => Wire1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Wemos_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Wemos_Rx(0)__PA ,
        fb => Net_629 ,
        pad => Wemos_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Wemos_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Wemos_Tx(0)__PA ,
        pin_input => Net_624 ,
        pad => Wemos_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RS485_En(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_En(0)__PA ,
        pad => RS485_En(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_7 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_2 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ ,
            dclk_glb_1 => \RS485:Net_9\ ,
            dclk_1 => \RS485:Net_9_local\ ,
            dclk_glb_2 => \Wemos:Net_9\ ,
            dclk_2 => \Wemos:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_452 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 20
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_414 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_187 ,
            cmp => \Timer:Net_261\ ,
            irq => \Timer:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux
        PORT MAP (
            muxin_3 => Net_734 ,
            muxin_2 => Net_733 ,
            muxin_1 => Net_732 ,
            muxin_0 => Net_731 ,
            vout => Net_452 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |            A0(0) | Analog(Net_731)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            A1(0) | Analog(Net_732)
     |   2 |     * |      NONE |      HI_Z_ANALOG |            A2(0) | Analog(Net_733)
     |   3 |     * |      NONE |      HI_Z_ANALOG |            A3(0) | Analog(Net_734)
     |   4 |     * |      NONE |      RES_PULL_UP |          DINP(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |          DINP(1) | 
     |   6 |     * |      NONE |      RES_PULL_UP |          DINP(2) | 
     |   7 |     * |      NONE |      RES_PULL_UP |          DINP(3) | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |   MAX31855_CS(0) | In(Net_90)
     |   1 |     * |      NONE |         CMOS_OUT |   MAX31855_CS(1) | In(Net_565)
     |   2 |     * |      NONE |         CMOS_OUT |   MAX31855_CS(2) | In(Net_555)
     |   3 |     * |      NONE |         CMOS_OUT |   MAX31855_CS(3) | In(Net_557)
     |   4 |     * |      NONE |         CMOS_OUT |   MAX31855_CS(4) | In(Net_568)
     |   5 |     * |      NONE |         CMOS_OUT |   MAX31855_CS(5) | In(Net_569)
     |   6 |     * |      NONE |         CMOS_OUT |   MAX31855_CS(6) | In(Net_581)
     |   7 |     * |      NONE |         CMOS_OUT |   MAX31855_CS(7) | In(Net_582)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |           LED(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |  MAX31855_CLK(0) | In(Net_134)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | MAX31855_MISO(0) | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   3 |   3 |     * |      NONE |    OPEN_DRAIN_HI |         relay(0) | 
     |   4 |     * |      NONE |      RES_PULL_UP |           DIP(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |           DIP(1) | 
     |   6 |     * |      NONE |      RES_PULL_UP |           DIP(2) | 
     |   7 |     * |      NONE |      RES_PULL_UP |           DIP(3) | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         SCL_1(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         SDA_1(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   2 |     * |      NONE |      RES_PULL_UP |         Wire1(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      Wemos_Rx(0) | FB(Net_629)
     |   4 |     * |      NONE |         CMOS_OUT |      Wemos_Tx(0) | In(Net_624)
     |   5 |     * |      NONE |         CMOS_OUT |      RS485_En(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            Rx(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |            Tx(0) | In(Net_2)
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 18s.640ms
Digital Placement phase: Elapsed time ==> 23s.656ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "AHU_2_r.vh2" --pcf-path "AHU_2.pco" --des-name "AHU_2" --dsf-path "AHU_2.dsf" --sdc-path "AHU_2.sdc" --lib-path "AHU_2_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 7s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.697ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in AHU_2_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.117ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.481ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 51s.123ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 51s.123ms
API generation phase: Elapsed time ==> 5s.781ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
