# Single-Cycle-In-Verilog
A single cycle processor simulated in Verilog using MIPS instruction set architecture.
