# verification
> SystemVerilog-based APB slave design with a class-based testbench using virtual interfaces, mailboxes, and random stimulus generation. Includes aligned 32-bit read/write support, byte-wise enables, and error handling. Compatible with QuestaSim 10.4e. Great for learning protocol modeling.
