

================================================================
== Vivado HLS Report for 'sum_io_top'
================================================================
* Date:           Wed Jun  5 14:24:19 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        proj_sum_io
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.552|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------+-----+-----+-----+-----+---------+
        |                         |        |  Latency  |  Interval | Pipeline|
        |         Instance        | Module | min | max | min | max |   Type  |
        +-------------------------+--------+-----+-----+-----+-----+---------+
        |StgValue_6_sum_io_fu_14  |sum_io  |    0|    0|    0|    0|   none  |
        +-------------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       1|     59|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      34|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      35|     83|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------+---------+-------+---+----+
    |         Instance        | Module | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+--------+---------+-------+---+----+
    |StgValue_6_sum_io_fu_14  |sum_io  |        0|      0|  1|  59|
    +-------------------------+--------+---------+-------+---+----+
    |Total                    |        |        0|      0|  1|  59|
    +-------------------------+--------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |sum_fu_10  |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|   33|         67|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   2|   0|    2|          0|
    |sum_fu_10  |  32|   0|   32|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  34|   0|   34|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |  sum_io_top  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |  sum_io_top  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |  sum_io_top  | return value |
|ap_done   | out |    1| ap_ctrl_hs |  sum_io_top  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |  sum_io_top  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |  sum_io_top  | return value |
+----------+-----+-----+------------+--------------+--------------+

