!_TAG_EXTRA_DESCRIPTION	anonymous	/Include tags for non-named objects like lambda/
!_TAG_EXTRA_DESCRIPTION	fileScope	/Include tags of file scope/
!_TAG_EXTRA_DESCRIPTION	pseudo	/Include pseudo tags/
!_TAG_EXTRA_DESCRIPTION	subparser	/Include tags generated by subparsers/
!_TAG_FIELD_DESCRIPTION	epoch	/the last modified time of the input file (only for F\/file kind tag)/
!_TAG_FIELD_DESCRIPTION	file	/File-restricted scoping/
!_TAG_FIELD_DESCRIPTION	input	/input file/
!_TAG_FIELD_DESCRIPTION	line	/Line number of tag definition/
!_TAG_FIELD_DESCRIPTION	name	/tag name/
!_TAG_FIELD_DESCRIPTION	pattern	/pattern/
!_TAG_FIELD_DESCRIPTION	typeref	/Type and name of a variable or typedef/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_KIND_DESCRIPTION!C	d,macro	/macro definitions/
!_TAG_KIND_DESCRIPTION!C	e,enumerator	/enumerators (values inside an enumeration)/
!_TAG_KIND_DESCRIPTION!C	f,function	/function definitions/
!_TAG_KIND_DESCRIPTION!C	g,enum	/enumeration names/
!_TAG_KIND_DESCRIPTION!C	h,header	/included header files/
!_TAG_KIND_DESCRIPTION!C	m,member	/struct, and union members/
!_TAG_KIND_DESCRIPTION!C	s,struct	/structure names/
!_TAG_KIND_DESCRIPTION!C	t,typedef	/typedefs/
!_TAG_KIND_DESCRIPTION!C	u,union	/union names/
!_TAG_KIND_DESCRIPTION!C	v,variable	/variable definitions/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_OUTPUT_VERSION	0.0	/current.age/
!_TAG_PARSER_VERSION!C	0.0	/current.age/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/home/ecuasonic/Documents/stm32/stm32-test-project/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	6.0.0	//
!_TAG_ROLE_DESCRIPTION!C!header	local	/local header/
!_TAG_ROLE_DESCRIPTION!C!header	system	/system header/
!_TAG_ROLE_DESCRIPTION!C!macro	undef	/undefined/
AHBENR	include/rcc/rcc.h	/^  volatile uint32_t AHBENR;     \/\/ AHB Peripheral Reset Register$/;"	m	line:14	struct:rcc	typeref:typename:volatile uint32_t
AHBRSTR	include/rcc/rcc.h	/^  volatile uint32_t AHBRSTR;    \/\/ AHB Peripheral Clock Reset Register$/;"	m	line:19	struct:rcc	typeref:typename:volatile uint32_t
APB1ENR	include/rcc/rcc.h	/^  volatile uint32_t APB1ENR;    \/\/ APB1 Peripheral Clock Enable Register$/;"	m	line:16	struct:rcc	typeref:typename:volatile uint32_t
APB1RSTR	include/rcc/rcc.h	/^  volatile uint32_t APB1RSTR;   \/\/ APB1 Peripheral Reset Register$/;"	m	line:13	struct:rcc	typeref:typename:volatile uint32_t
APB2ENR	include/rcc/rcc.h	/^  volatile uint32_t APB2ENR;    \/\/ APB2 Peripheral Clock Enable Register$/;"	m	line:15	struct:rcc	typeref:typename:volatile uint32_t
APB2PERIPH_BASE	include/gpio/gpio.h	/^#define APB2PERIPH_BASE /;"	d	line:24
APB2RSTR	include/rcc/rcc.h	/^  volatile uint32_t APB2RSTR;   \/\/ APB2 Peripheral Reset Register$/;"	m	line:12	struct:rcc	typeref:typename:volatile uint32_t
AUX_CTRL	include/arm-cortex-m3/nvic/int_type.h	/^  volatile uint32_t AUX_CTRL;       \/\/ Auxiliary Control Register$/;"	m	line:5	struct:int_type	typeref:typename:volatile uint32_t
BDCR	include/rcc/rcc.h	/^  volatile uint32_t BDCR;       \/\/ Backup Domain Control Register$/;"	m	line:17	struct:rcc	typeref:typename:volatile uint32_t
BRR	include/gpio/gpio.h	/^    volatile uint32_t BRR;  \/\/ Port Bit Reset Register$/;"	m	line:12	struct:gpio	typeref:typename:volatile uint32_t
BRR	include/uart.h	/^  volatile uint32_t BRR;  \/\/ Baud Rate Register$/;"	m	line:6	struct:uart	typeref:typename:volatile uint32_t
BSRR	include/gpio/gpio.h	/^    volatile uint32_t BSRR; \/\/ Port Bit Set\/Reset Register$/;"	m	line:11	struct:gpio	typeref:typename:volatile uint32_t
CALIB	include/arm-cortex-m3/nvic/sys_timer.h	/^  volatile uint32_t CALIB;  \/\/ SysTick Calibration Value Register$/;"	m	line:20	struct:systick	typeref:typename:volatile uint32_t
CFGR	include/rcc/rcc.h	/^  volatile uint32_t CFGR;       \/\/ Clock Configuration Register$/;"	m	line:10	struct:rcc	typeref:typename:volatile uint32_t
CFGR2	include/rcc/rcc.h	/^  volatile uint32_t CFGR2;      \/\/ Clock Configuration Register 2$/;"	m	line:20	struct:rcc	typeref:typename:volatile uint32_t
CIR	include/rcc/rcc.h	/^  volatile uint32_t CIR;        \/\/ Clock Interrupt Register$/;"	m	line:11	struct:rcc	typeref:typename:volatile uint32_t
CLKSOURCE_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define CLKSOURCE_SHIFT(/;"	d	line:34
COUNTFLAG_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define COUNTFLAG_SHIFT(/;"	d	line:31
CR	include/rcc/rcc.h	/^  volatile uint32_t CR;         \/\/ Clock Control Register$/;"	m	line:9	struct:rcc	typeref:typename:volatile uint32_t
CR1	include/uart.h	/^  volatile uint32_t CR1;  \/\/ Control Register 1$/;"	m	line:7	struct:uart	typeref:typename:volatile uint32_t
CR2	include/uart.h	/^  volatile uint32_t CR2;  \/\/ Control Register 2$/;"	m	line:8	struct:uart	typeref:typename:volatile uint32_t
CR3	include/uart.h	/^  volatile uint32_t CR3;  \/\/ Control Register 3$/;"	m	line:9	struct:uart	typeref:typename:volatile uint32_t
CRH	include/gpio/gpio.h	/^    volatile uint32_t CRH;  \/\/ Port Configuration Register High$/;"	m	line:8	struct:gpio	typeref:typename:volatile uint32_t
CRL	include/gpio/gpio.h	/^    volatile uint32_t CRL;  \/\/ Port Configuration Register Low$/;"	m	line:7	struct:gpio	typeref:typename:volatile uint32_t
CSR	include/rcc/rcc.h	/^  volatile uint32_t CSR;        \/\/ Control\/Status Register$/;"	m	line:18	struct:rcc	typeref:typename:volatile uint32_t
CTRL	include/arm-cortex-m3/nvic/sys_timer.h	/^  volatile uint32_t CTRL;   \/\/ SysTick Control and Status Register$/;"	m	line:17	struct:systick	typeref:typename:volatile uint32_t
CURRENT	include/arm-cortex-m3/nvic/sys_timer.h	/^  volatile uint32_t CURRENT;    \/\/ SysTick Curent Value Register$/;"	m	line:19	struct:systick	typeref:typename:volatile uint32_t
CURRENT_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define CURRENT_SHIFT(/;"	d	line:66
DISDEFWBUF	include/arm-cortex-m3/nvic/int_type.h	/^#define DISDEFWBUF            DISDEFWBUF_/;"	d	line:40
DISDEFWBUF_SHIFT	include/arm-cortex-m3/nvic/int_type.h	/^#define DISDEFWBUF_SHIFT(/;"	d	line:39
DISFOLD	include/arm-cortex-m3/nvic/int_type.h	/^#define DISFOLD               DISFOLD_/;"	d	line:37
DISFOLD_SHIFT	include/arm-cortex-m3/nvic/int_type.h	/^#define DISFOLD_SHIFT(/;"	d	line:36
DISMCYCINT	include/arm-cortex-m3/nvic/int_type.h	/^#define DISMCYCINT            DISMCYCINT_/;"	d	line:43
DISMCYCINT_SHIFT	include/arm-cortex-m3/nvic/int_type.h	/^#define DISMCYCINT_SHIFT(/;"	d	line:42
DR	include/uart.h	/^  volatile uint32_t DR;   \/\/ Data Register$/;"	m	line:5	struct:uart	typeref:typename:volatile uint32_t
Default_Handler	src/vectors.c	/^__attribute__((weak)) void Default_Handler(void) {$/;"	f	line:6	typeref:typename:void
ENABLE_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define ENABLE_SHIFT(/;"	d	line:40
GPIO	include/gpio/gpio.h	/^#define GPIO(bank)        ((struct gpio *)(GPIO_/;"	d	line:27
GPIO_BASE	include/gpio/gpio.h	/^#define GPIO_BASE /;"	d	line:25
GPIO_H	include/gpio/gpio.h	/^#define GPIO_H$/;"	d	line:4
GPIO_MODE_INPUT	include/gpio/gpio.h	/^  GPIO_MODE_INPUT,$/;"	e	line:17	enum:__anoncc1c275b0103
GPIO_MODE_OUTPUT_10MHZ	include/gpio/gpio.h	/^  GPIO_MODE_OUTPUT_10MHZ,$/;"	e	line:18	enum:__anoncc1c275b0103
GPIO_MODE_OUTPUT_2MHZ	include/gpio/gpio.h	/^  GPIO_MODE_OUTPUT_2MHZ,$/;"	e	line:19	enum:__anoncc1c275b0103
GPIO_MODE_OUTPUT_50MHZ	include/gpio/gpio.h	/^  GPIO_MODE_OUTPUT_50MHZ$/;"	e	line:20	enum:__anoncc1c275b0103
GTPR	include/uart.h	/^  volatile uint32_t GTPR; \/\/ Guard Time and Prescalar Register$/;"	m	line:10	struct:uart	typeref:typename:volatile uint32_t
IDR	include/gpio/gpio.h	/^    volatile uint32_t IDR;  \/\/ Port Input Data$/;"	m	line:9	struct:gpio	typeref:typename:volatile uint32_t
INLINE	include/types.h	/^#define INLINE /;"	d	line:4
INTTYPE	include/arm-cortex-m3/nvic/int_type.h	/^#define INTTYPE /;"	d	line:8
INT_CTRLR_TYPE	include/arm-cortex-m3/nvic/int_type.h	/^  volatile uint32_t INT_CTRLR_TYPE;  \/\/ Interrupt Control Type Register$/;"	m	line:4	struct:int_type	typeref:typename:volatile uint32_t
INT_LINES_NUM_129_160	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_129_160,  \/\/ b00100 = 129..160$/;"	e	line:23	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_161_192	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_161_192,  \/\/ b00101 = 161..192$/;"	e	line:24	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_193_224	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_193_224,  \/\/ b00110 = 193..224$/;"	e	line:25	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_1_32	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_1_32 = 0, \/\/ b00000 = 0  ..32  (a)$/;"	e	line:19	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_225_240	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_225_240,  \/\/ b00111 = 225..256 (a)$/;"	e	line:26	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_33_64	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_33_64,    \/\/ b00001 = 33 ..64$/;"	e	line:20	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_65_96	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_65_96,    \/\/ b00010 = 65 ..96$/;"	e	line:21	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_97_128	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_97_128,   \/\/ b00011 = 97 ..128$/;"	e	line:22	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_MASK	include/arm-cortex-m3/nvic/int_type.h	/^#define INT_LINES_NUM_MASK /;"	d	line:17
INT_LINES_NUM_OPTS	include/arm-cortex-m3/nvic/int_type.h	/^enum INT_LINES_NUM_OPTS {$/;"	g	line:18
INT_LINES_NUM_SHIFT	include/arm-cortex-m3/nvic/int_type.h	/^#define INT_LINES_NUM_SHIFT(/;"	d	line:16
LCKR	include/gpio/gpio.h	/^    volatile uint32_t LCKR; \/\/ Port Configuration Lock Register$/;"	m	line:13	struct:gpio	typeref:typename:volatile uint32_t
LOAD	include/arm-cortex-m3/nvic/sys_timer.h	/^  volatile uint32_t LOAD;   \/\/ SysTick Reload Value Register$/;"	m	line:18	struct:systick	typeref:typename:volatile uint32_t
LOAD_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define LOAD_SHIFT(/;"	d	line:56
NOREF_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define NOREF_SHIFT(/;"	d	line:76
NVIC_BASE	include/arm-cortex-m3/nvic/int_type.h	/^#define NVIC_BASE /;"	d	line:7
NVIC_BASE	include/arm-cortex-m3/nvic/sys_timer.h	/^#define NVIC_BASE /;"	d	line:22
ODR	include/gpio/gpio.h	/^    volatile uint32_t ODR;  \/\/ Port Output Data$/;"	m	line:10	struct:gpio	typeref:typename:volatile uint32_t
PERIPH_BASE	include/gpio/gpio.h	/^#define PERIPH_BASE /;"	d	line:23
PIN	include/gpio/gpio.h	/^#define PIN(/;"	d	line:28
PINBANK	include/gpio/gpio.h	/^#define PINBANK(/;"	d	line:30
PINNO	include/gpio/gpio.h	/^#define PINNO(/;"	d	line:29
RCC	include/rcc/rcc.h	/^#define RCC                   ((struct rcc *)(RCC_/;"	d	line:24
RCC_BASE	include/rcc/rcc.h	/^#define RCC_BASE /;"	d	line:23
RCC_CFGR_ADCPRE_DIV2	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_ADCPRE_DIV2 /;"	d	line:19
RCC_CFGR_ADCPRE_DIV4	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_ADCPRE_DIV4 /;"	d	line:20
RCC_CFGR_ADCPRE_DIV6	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_ADCPRE_DIV6 /;"	d	line:21
RCC_CFGR_ADCPRE_DIV8	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_ADCPRE_DIV8 /;"	d	line:22
RCC_CFGR_ADCPRE_MASK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_ADCPRE_MASK /;"	d	line:18
RCC_CFGR_ADCPRE_SHIFT	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_ADCPRE_SHIFT(/;"	d	line:17
RCC_CFGR_HPRE_DIV128	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_HPRE_DIV128 /;"	d	line:51
RCC_CFGR_HPRE_DIV16	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_HPRE_DIV16 /;"	d	line:49
RCC_CFGR_HPRE_DIV2	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_HPRE_DIV2 /;"	d	line:46
RCC_CFGR_HPRE_DIV256	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_HPRE_DIV256 /;"	d	line:52
RCC_CFGR_HPRE_DIV4	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_HPRE_DIV4 /;"	d	line:47
RCC_CFGR_HPRE_DIV512	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_HPRE_DIV512 /;"	d	line:53
RCC_CFGR_HPRE_DIV64	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_HPRE_DIV64 /;"	d	line:50
RCC_CFGR_HPRE_DIV8	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_HPRE_DIV8 /;"	d	line:48
RCC_CFGR_HPRE_MASK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_HPRE_MASK /;"	d	line:44
RCC_CFGR_HPRE_NODIV	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_HPRE_NODIV /;"	d	line:45
RCC_CFGR_HPRE_SHIFT	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_HPRE_SHIFT(/;"	d	line:43
RCC_CFGR_MCO_HSECLK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_MCO_HSECLK /;"	d	line:7
RCC_CFGR_MCO_HSICLK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_MCO_HSICLK /;"	d	line:6
RCC_CFGR_MCO_MASK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_MCO_MASK /;"	d	line:3
RCC_CFGR_MCO_NOCLK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_MCO_NOCLK /;"	d	line:4
RCC_CFGR_MCO_PLL2	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_MCO_PLL2 /;"	d	line:9
RCC_CFGR_MCO_PLL3	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_MCO_PLL3 /;"	d	line:12
RCC_CFGR_MCO_PLL3DIV2CLK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_MCO_PLL3DIV2CLK /;"	d	line:10
RCC_CFGR_MCO_PLLDIV2CLK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_MCO_PLLDIV2CLK /;"	d	line:8
RCC_CFGR_MCO_SHIFT	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_MCO_SHIFT(/;"	d	line:2
RCC_CFGR_MCO_SYSCLK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_MCO_SYSCLK /;"	d	line:5
RCC_CFGR_MCO_XT1	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_MCO_XT1 /;"	d	line:11
RCC_CFGR_PPRE1_DIV16	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE1_DIV16 /;"	d	line:40
RCC_CFGR_PPRE1_DIV2	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE1_DIV2 /;"	d	line:37
RCC_CFGR_PPRE1_DIV4	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE1_DIV4 /;"	d	line:38
RCC_CFGR_PPRE1_DIV8	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE1_DIV8 /;"	d	line:39
RCC_CFGR_PPRE1_MASK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE1_MASK /;"	d	line:35
RCC_CFGR_PPRE1_NODIV	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE1_NODIV /;"	d	line:36
RCC_CFGR_PPRE1_SHIFT	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE1_SHIFT(/;"	d	line:34
RCC_CFGR_PPRE2_DIV16	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE2_DIV16 /;"	d	line:31
RCC_CFGR_PPRE2_DIV2	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE2_DIV2 /;"	d	line:28
RCC_CFGR_PPRE2_DIV4	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE2_DIV4 /;"	d	line:29
RCC_CFGR_PPRE2_DIV8	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE2_DIV8 /;"	d	line:30
RCC_CFGR_PPRE2_MASK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE2_MASK /;"	d	line:26
RCC_CFGR_PPRE2_NODIV	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE2_NODIV /;"	d	line:27
RCC_CFGR_PPRE2_SHIFT	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_PPRE2_SHIFT(/;"	d	line:25
RCC_CFGR_SWS_HSE	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_SWS_HSE /;"	d	line:62
RCC_CFGR_SWS_HSI	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_SWS_HSI /;"	d	line:61
RCC_CFGR_SWS_MASK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_SWS_MASK /;"	d	line:60
RCC_CFGR_SWS_PLL	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_SWS_PLL /;"	d	line:63
RCC_CFGR_SWS_SHIFT	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_SWS_SHIFT(/;"	d	line:59
RCC_CFGR_SW_HSE	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_SW_HSE /;"	d	line:70
RCC_CFGR_SW_HSI	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_SW_HSI /;"	d	line:69
RCC_CFGR_SW_MASK	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_SW_MASK /;"	d	line:68
RCC_CFGR_SW_PLL	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_SW_PLL /;"	d	line:71
RCC_CFGR_SW_SHIFT	include/rcc/rcc_cfgr.h	/^#define RCC_CFGR_SW_SHIFT(/;"	d	line:67
RCC_CR_CSSON	include/rcc/rcc_cr.h	/^#define RCC_CR_CSSON            RCC_CR_CSSON_/;"	d	line:49
RCC_CR_CSSON_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_CSSON_MASK /;"	d	line:48
RCC_CR_CSSON_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_CSSON_SHIFT(/;"	d	line:47
RCC_CR_HSEBYP	include/rcc/rcc_cr.h	/^#define RCC_CR_HSEBYP           RCC_CR_HSEBYP_/;"	d	line:54
RCC_CR_HSEBYP_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_HSEBYP_MASK /;"	d	line:53
RCC_CR_HSEBYP_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_HSEBYP_SHIFT(/;"	d	line:52
RCC_CR_HSEON	include/rcc/rcc_cr.h	/^#define RCC_CR_HSEON            RCC_CR_HSEON_/;"	d	line:64
RCC_CR_HSEON_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_HSEON_MASK /;"	d	line:63
RCC_CR_HSEON_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_HSEON_SHIFT(/;"	d	line:62
RCC_CR_HSERDY	include/rcc/rcc_cr.h	/^#define RCC_CR_HSERDY           RCC_CR_HSERDY_/;"	d	line:59
RCC_CR_HSERDY_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_HSERDY_MASK /;"	d	line:58
RCC_CR_HSERDY_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_HSERDY_SHIFT(/;"	d	line:57
RCC_CR_HSICAL_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_HSICAL_MASK /;"	d	line:70
RCC_CR_HSICAL_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_HSICAL_SHIFT(/;"	d	line:69
RCC_CR_HSION	include/rcc/rcc_cr.h	/^#define RCC_CR_HSION            RCC_CR_HSION_/;"	d	line:86
RCC_CR_HSION_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_HSION_MASK /;"	d	line:85
RCC_CR_HSION_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_HSION_SHIFT(/;"	d	line:84
RCC_CR_HSIRDY	include/rcc/rcc_cr.h	/^#define RCC_CR_HSIRDY           RCC_CR_HSIRDY_/;"	d	line:81
RCC_CR_HSIRDY_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_HSIRDY_SHIFT(/;"	d	line:80
RCC_CR_HSITRIM	include/rcc/rcc_cr.h	/^#define RCC_CR_HSITRIM(n)       RCC_CR_HSITRIM_/;"	d	line:77
RCC_CR_HSITRIM_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_HSITRIM_MASK /;"	d	line:76
RCC_CR_HSITRIM_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_HSITRIM_SHIFT(/;"	d	line:75
RCC_CR_PLL2ON	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL2ON           RCC_CR_PLL2ON_/;"	d	line:29
RCC_CR_PLL2ON_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL2ON_MASK /;"	d	line:28
RCC_CR_PLL2ON_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL2ON_SHIFT(/;"	d	line:27
RCC_CR_PLL2RDY	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL2RDY          RCC_CR_PLL2RDY_/;"	d	line:24
RCC_CR_PLL2RDY_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL2RDY_MASK /;"	d	line:23
RCC_CR_PLL2RDY_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL2RDY_SHIFT(/;"	d	line:22
RCC_CR_PLL3ON	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL3ON           RCC_CR_PLL3ON_/;"	d	line:17
RCC_CR_PLL3ON_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL3ON_MASK /;"	d	line:16
RCC_CR_PLL3ON_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL3ON_SHIFT(/;"	d	line:15
RCC_CR_PLL3RDY	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL3RDY          RCC_CR_PLL3RDY_/;"	d	line:12
RCC_CR_PLL3RDY_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL3RDY_MASK /;"	d	line:11
RCC_CR_PLL3RDY_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_PLL3RDY_SHIFT(/;"	d	line:10
RCC_CR_PLLON	include/rcc/rcc_cr.h	/^#define RCC_CR_PLLON            RCC_CR_PLLON_/;"	d	line:41
RCC_CR_PLLON_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_PLLON_MASK /;"	d	line:40
RCC_CR_PLLON_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_PLLON_SHIFT(/;"	d	line:39
RCC_CR_PLLRDY	include/rcc/rcc_cr.h	/^#define RCC_CR_PLLRDY           RCC_CR_PLLRDY_/;"	d	line:36
RCC_CR_PLLRDY_MASK	include/rcc/rcc_cr.h	/^#define RCC_CR_PLLRDY_MASK /;"	d	line:35
RCC_CR_PLLRDY_SHIFT	include/rcc/rcc_cr.h	/^#define RCC_CR_PLLRDY_SHIFT(/;"	d	line:34
RCC_H	include/rcc/rcc.h	/^#define RCC_H$/;"	d	line:6
RCC_IOPAEN	include/rcc/rcc.h	/^#define RCC_IOPAEN /;"	d	line:26
RCC_IOPBEN	include/rcc/rcc.h	/^#define RCC_IOPBEN /;"	d	line:27
RCC_IOPCEN	include/rcc/rcc.h	/^#define RCC_IOPCEN /;"	d	line:28
RCC_USART1EN	include/rcc/rcc_apb2enr.h	/^#define RCC_USART1EN               RCC_USART1EN_/;"	d	line:8
RCC_USART1EN_SHIFT	include/rcc/rcc_apb2enr.h	/^#define RCC_USART1EN_SHIFT(/;"	d	line:7
SKEW_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SKEW_SHIFT(/;"	d	line:80
SR	include/uart.h	/^  volatile uint32_t SR;   \/\/ Status Register$/;"	m	line:4	struct:uart	typeref:typename:volatile uint32_t
SYSTICK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK /;"	d	line:23
SYSTICK_CLKSOURCE	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_CLKSOURCE /;"	d	line:35
SYSTICK_COUNTFLAG	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_COUNTFLAG /;"	d	line:32
SYSTICK_CURRENT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_CURRENT(/;"	d	line:68
SYSTICK_CURRENT_MASK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_CURRENT_MASK /;"	d	line:67
SYSTICK_ENABLE	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_ENABLE /;"	d	line:41
SYSTICK_LOAD	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_LOAD(/;"	d	line:58
SYSTICK_LOAD_MASK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_LOAD_MASK /;"	d	line:57
SYSTICK_NOREF	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_NOREF /;"	d	line:78
SYSTICK_NOREF_MASK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_NOREF_MASK /;"	d	line:77
SYSTICK_SKEW	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_SKEW /;"	d	line:82
SYSTICK_SKEW_MASK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_SKEW_MASK /;"	d	line:81
SYSTICK_TENMS	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_TENMS(/;"	d	line:86
SYSTICK_TENMS_MASK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_TENMS_MASK /;"	d	line:85
SYSTICK_TICKINT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_TICKINT /;"	d	line:38
SysTick_Handler	src/vectors.c	/^void SysTick_Handler(void) {$/;"	f	line:38	typeref:typename:void
TENMS_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define TENMS_SHIFT /;"	d	line:84
TICKINT_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define TICKINT_SHIFT(/;"	d	line:37
TIME	src/main.c	/^#define TIME /;"	d	line:7	file:
TYPES_H	include/types.h	/^#define TYPES_H$/;"	d	line:2
WEAK_ALIAS	src/vectors.c	/^#define WEAK_ALIAS(/;"	d	line:9	file:
__anoncc1c275b0103	include/gpio/gpio.h	/^enum {$/;"	g	line:16
_reset	src/vectors.c	/^__attribute__((naked, noreturn)) void _reset(void) {$/;"	f	line:21	typeref:typename:void
delay	include/util.h	/^INLINE void delay(volatile uint32_t count) {$/;"	f	line:4	typeref:typename:INLINE void
delay	src/systick.c	/^void delay(unsigned ms) {$/;"	f	line:6	typeref:typename:void
gpio	include/gpio/gpio.h	/^struct gpio {$/;"	s	line:6
gpio_set_mode	include/util.h	/^gpio_set_mode(uint16_t pin, uint8_t mode ) {$/;"	f	line:9	typeref:typename:INLINE void
gpio_write	include/util.h	/^gpio_write(uint16_t pin, uint32_t set) {$/;"	f	line:27	typeref:typename:INLINE void
int_type	include/arm-cortex-m3/nvic/int_type.h	/^struct int_type {$/;"	s	line:3
main	src/main.c	/^int main(void) {$/;"	f	line:26	typeref:typename:int
rcc	include/rcc/rcc.h	/^struct rcc {$/;"	s	line:8
s_ticks	src/systick.c	/^volatile uint32_t s_ticks;$/;"	v	line:4	typeref:typename:volatile uint32_t
setup	src/main.c	/^void setup(void) {$/;"	f	line:9	typeref:typename:void
systick	include/arm-cortex-m3/nvic/sys_timer.h	/^struct systick {$/;"	s	line:16
systick_init	include/systick.h	/^INLINE void systick_init(uint32_t ticks) {$/;"	f	line:4	typeref:typename:INLINE void
tab	src/vectors.c	/^void (*const tab[16+91])(void) = {$/;"	v	line:46	typeref:typename:void (* const[16+91])(void)
timer_expired	src/systick.c	/^uint32_t timer_expired(uint32_t *t, uint32_t prd, uint32_t now) {$/;"	f	line:19	typeref:typename:uint32_t
uart	include/uart.h	/^struct uart {$/;"	s	line:3
uint16_t	include/types.h	/^typedef unsigned short uint16_t;$/;"	t	line:7	typeref:typename:unsigned short
uint32_t	include/types.h	/^typedef unsigned int uint32_t;$/;"	t	line:6	typeref:typename:unsigned int
uint8_t	include/types.h	/^typedef unsigned char uint8_t;$/;"	t	line:8	typeref:typename:unsigned char
