
SensorHub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a170  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  0800a280  0800a280  0000b280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a468  0800a468  0000c06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a468  0800a468  0000c06c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a468  0800a468  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a468  0800a468  0000b468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a46c  0800a46c  0000b46c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800a470  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043b4  2000006c  0800a4dc  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004420  0800a4dc  0000c420  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d1f  00000000  00000000  0000c095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000332e  00000000  00000000  00023db4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001698  00000000  00000000  000270e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011c0  00000000  00000000  00028780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ae27  00000000  00000000  00029940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019138  00000000  00000000  00044767  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099280  00000000  00000000  0005d89f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f6b1f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006764  00000000  00000000  000f6b64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000fd2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a268 	.word	0x0800a268

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	0800a268 	.word	0x0800a268

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	20000088 	.word	0x20000088
 800017c:	20000128 	.word	0x20000128

08000180 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
 if ( ch == '\n' )
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	2b0a      	cmp	r3, #10
 800018c:	d106      	bne.n	800019c <__io_putchar+0x1c>
	 HAL_UART_Transmit(&huart2, (uint8_t*)&"\r", 1, HAL_MAX_DELAY);
 800018e:	f04f 33ff 	mov.w	r3, #4294967295
 8000192:	2201      	movs	r2, #1
 8000194:	4907      	ldr	r1, [pc, #28]	@ (80001b4 <__io_putchar+0x34>)
 8000196:	4808      	ldr	r0, [pc, #32]	@ (80001b8 <__io_putchar+0x38>)
 8000198:	f006 fcd2 	bl	8006b40 <HAL_UART_Transmit>
 HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800019c:	1d39      	adds	r1, r7, #4
 800019e:	f04f 33ff 	mov.w	r3, #4294967295
 80001a2:	2201      	movs	r2, #1
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__io_putchar+0x38>)
 80001a6:	f006 fccb 	bl	8006b40 <HAL_UART_Transmit>
 return ch;
 80001aa:	687b      	ldr	r3, [r7, #4]
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	3708      	adds	r7, #8
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}
 80001b4:	0800a280 	.word	0x0800a280
 80001b8:	20000460 	.word	0x20000460

080001bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001bc:	b5b0      	push	{r4, r5, r7, lr}
 80001be:	b08e      	sub	sp, #56	@ 0x38
 80001c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001c2:	f001 f8ff 	bl	80013c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001c6:	f000 f895 	bl	80002f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ca:	f000 fa3b 	bl	8000644 <MX_GPIO_Init>
  MX_DMA_Init();
 80001ce:	f000 fa13 	bl	80005f8 <MX_DMA_Init>
  MX_I2C2_Init();
 80001d2:	f000 f8d1 	bl	8000378 <MX_I2C2_Init>
  MX_SPI2_Init();
 80001d6:	f000 f8fd 	bl	80003d4 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80001da:	f000 f9b9 	bl	8000550 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80001de:	f000 f9e1 	bl	80005a4 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 80001e2:	f000 f929 	bl	8000438 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  CO_Init();
 80001e6:	f000 faaf 	bl	8000748 <CO_Init>
  IMU_Init();
 80001ea:	f000 fb35 	bl	8000858 <IMU_Init>
  Sonar_Init();
 80001ee:	f000 fc19 	bl	8000a24 <Sonar_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80001f2:	4b2e      	ldr	r3, [pc, #184]	@ (80002ac <main+0xf0>)
 80001f4:	1d3c      	adds	r4, r7, #4
 80001f6:	461d      	mov	r5, r3
 80001f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000200:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000204:	1d3b      	adds	r3, r7, #4
 8000206:	2100      	movs	r1, #0
 8000208:	4618      	mov	r0, r3
 800020a:	f007 fc61 	bl	8007ad0 <osThreadCreate>
 800020e:	4603      	mov	r3, r0
 8000210:	4a27      	ldr	r2, [pc, #156]	@ (80002b0 <main+0xf4>)
 8000212:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  BaseType_t xReturnedCO;
  xReturnedCO = xTaskCreate(		(TaskFunction_t)Task_CO,
 8000214:	4b27      	ldr	r3, [pc, #156]	@ (80002b4 <main+0xf8>)
 8000216:	9301      	str	r3, [sp, #4]
 8000218:	230a      	movs	r3, #10
 800021a:	9300      	str	r3, [sp, #0]
 800021c:	2300      	movs	r3, #0
 800021e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000222:	4925      	ldr	r1, [pc, #148]	@ (80002b8 <main+0xfc>)
 8000224:	4825      	ldr	r0, [pc, #148]	@ (80002bc <main+0x100>)
 8000226:	f007 fdae 	bl	8007d86 <xTaskCreate>
 800022a:	62f8      	str	r0, [r7, #44]	@ 0x2c
									1024,
									NULL,
									TASK_CO_PRIO,
									&xCOHandle);
  BaseType_t xReturnedIMU;
  xReturnedIMU = xTaskCreate(		(TaskFunction_t)Task_IMU,
 800022c:	4b24      	ldr	r3, [pc, #144]	@ (80002c0 <main+0x104>)
 800022e:	9301      	str	r3, [sp, #4]
 8000230:	230b      	movs	r3, #11
 8000232:	9300      	str	r3, [sp, #0]
 8000234:	2300      	movs	r3, #0
 8000236:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800023a:	4922      	ldr	r1, [pc, #136]	@ (80002c4 <main+0x108>)
 800023c:	4822      	ldr	r0, [pc, #136]	@ (80002c8 <main+0x10c>)
 800023e:	f007 fda2 	bl	8007d86 <xTaskCreate>
 8000242:	62b8      	str	r0, [r7, #40]	@ 0x28
									1024,
									NULL,
									TASK_IMU_PRIO,
									&xIMUHandle);
  BaseType_t xReturnedSonar;
  xReturnedSonar = xTaskCreate(		(TaskFunction_t)Task_Sonar,
 8000244:	4b21      	ldr	r3, [pc, #132]	@ (80002cc <main+0x110>)
 8000246:	9301      	str	r3, [sp, #4]
 8000248:	230c      	movs	r3, #12
 800024a:	9300      	str	r3, [sp, #0]
 800024c:	2300      	movs	r3, #0
 800024e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000252:	491f      	ldr	r1, [pc, #124]	@ (80002d0 <main+0x114>)
 8000254:	481f      	ldr	r0, [pc, #124]	@ (80002d4 <main+0x118>)
 8000256:	f007 fd96 	bl	8007d86 <xTaskCreate>
 800025a:	6278      	str	r0, [r7, #36]	@ 0x24
  									1024,
  									NULL,
									TASK_SONAR_PRIO,
  									&xSonarHandle);
  BaseType_t xReturnedReport;
  xReturnedReport = xTaskCreate(	(TaskFunction_t)Task_Report,
 800025c:	4b1e      	ldr	r3, [pc, #120]	@ (80002d8 <main+0x11c>)
 800025e:	9301      	str	r3, [sp, #4]
 8000260:	230d      	movs	r3, #13
 8000262:	9300      	str	r3, [sp, #0]
 8000264:	2300      	movs	r3, #0
 8000266:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800026a:	491c      	ldr	r1, [pc, #112]	@ (80002dc <main+0x120>)
 800026c:	481c      	ldr	r0, [pc, #112]	@ (80002e0 <main+0x124>)
 800026e:	f007 fd8a 	bl	8007d86 <xTaskCreate>
 8000272:	6238      	str	r0, [r7, #32]
									"Task_Report",
									1024,
									NULL,
									TASK_REPORT_PRIO,
									&xReportHandle);
  if(xReturnedCO != pdPASS){
 8000274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000276:	2b01      	cmp	r3, #1
 8000278:	d002      	beq.n	8000280 <main+0xc4>
	  printf("CO Task is not created!\n");
 800027a:	481a      	ldr	r0, [pc, #104]	@ (80002e4 <main+0x128>)
 800027c:	f009 f9d2 	bl	8009624 <puts>
  }
  if(xReturnedIMU != pdPASS){
 8000280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000282:	2b01      	cmp	r3, #1
 8000284:	d002      	beq.n	800028c <main+0xd0>
  	  printf("IMU Task is not created!\n");
 8000286:	4818      	ldr	r0, [pc, #96]	@ (80002e8 <main+0x12c>)
 8000288:	f009 f9cc 	bl	8009624 <puts>
  }
  if(xReturnedSonar != pdPASS){
 800028c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800028e:	2b01      	cmp	r3, #1
 8000290:	d002      	beq.n	8000298 <main+0xdc>
  	  printf("Sonar Task is not created!\n");
 8000292:	4816      	ldr	r0, [pc, #88]	@ (80002ec <main+0x130>)
 8000294:	f009 f9c6 	bl	8009624 <puts>
  }
  if(xReturnedReport != pdPASS){
 8000298:	6a3b      	ldr	r3, [r7, #32]
 800029a:	2b01      	cmp	r3, #1
 800029c:	d002      	beq.n	80002a4 <main+0xe8>
	  printf("Report Task is not created!\n");
 800029e:	4814      	ldr	r0, [pc, #80]	@ (80002f0 <main+0x134>)
 80002a0:	f009 f9c0 	bl	8009624 <puts>
  }
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002a4:	f007 fc0d 	bl	8007ac2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002a8:	bf00      	nop
 80002aa:	e7fd      	b.n	80002a8 <main+0xec>
 80002ac:	0800a328 	.word	0x0800a328
 80002b0:	20000534 	.word	0x20000534
 80002b4:	20000538 	.word	0x20000538
 80002b8:	0800a284 	.word	0x0800a284
 80002bc:	08000765 	.word	0x08000765
 80002c0:	20000548 	.word	0x20000548
 80002c4:	0800a28c 	.word	0x0800a28c
 80002c8:	0800088d 	.word	0x0800088d
 80002cc:	2000055c 	.word	0x2000055c
 80002d0:	0800a298 	.word	0x0800a298
 80002d4:	08000a31 	.word	0x08000a31
 80002d8:	20000564 	.word	0x20000564
 80002dc:	0800a2a4 	.word	0x0800a2a4
 80002e0:	08000bf5 	.word	0x08000bf5
 80002e4:	0800a2b0 	.word	0x0800a2b0
 80002e8:	0800a2c8 	.word	0x0800a2c8
 80002ec:	0800a2e4 	.word	0x0800a2e4
 80002f0:	0800a300 	.word	0x0800a300

080002f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b090      	sub	sp, #64	@ 0x40
 80002f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002fa:	f107 0318 	add.w	r3, r7, #24
 80002fe:	2228      	movs	r2, #40	@ 0x28
 8000300:	2100      	movs	r1, #0
 8000302:	4618      	mov	r0, r3
 8000304:	f009 fa6e 	bl	80097e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000308:	1d3b      	adds	r3, r7, #4
 800030a:	2200      	movs	r2, #0
 800030c:	601a      	str	r2, [r3, #0]
 800030e:	605a      	str	r2, [r3, #4]
 8000310:	609a      	str	r2, [r3, #8]
 8000312:	60da      	str	r2, [r3, #12]
 8000314:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000316:	2302      	movs	r3, #2
 8000318:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800031a:	2301      	movs	r3, #1
 800031c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800031e:	2310      	movs	r3, #16
 8000320:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000322:	2302      	movs	r3, #2
 8000324:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000326:	2300      	movs	r3, #0
 8000328:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800032a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800032e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000330:	f107 0318 	add.w	r3, r7, #24
 8000334:	4618      	mov	r0, r3
 8000336:	f004 fb87 	bl	8004a48 <HAL_RCC_OscConfig>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000340:	f000 fce0 	bl	8000d04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000344:	230f      	movs	r3, #15
 8000346:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000348:	2302      	movs	r3, #2
 800034a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034c:	2300      	movs	r3, #0
 800034e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000350:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000354:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000356:	2300      	movs	r3, #0
 8000358:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	2102      	movs	r1, #2
 800035e:	4618      	mov	r0, r3
 8000360:	f004 fdf4 	bl	8004f4c <HAL_RCC_ClockConfig>
 8000364:	4603      	mov	r3, r0
 8000366:	2b00      	cmp	r3, #0
 8000368:	d001      	beq.n	800036e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800036a:	f000 fccb 	bl	8000d04 <Error_Handler>
  }
}
 800036e:	bf00      	nop
 8000370:	3740      	adds	r7, #64	@ 0x40
 8000372:	46bd      	mov	sp, r7
 8000374:	bd80      	pop	{r7, pc}
	...

08000378 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800037c:	4b12      	ldr	r3, [pc, #72]	@ (80003c8 <MX_I2C2_Init+0x50>)
 800037e:	4a13      	ldr	r2, [pc, #76]	@ (80003cc <MX_I2C2_Init+0x54>)
 8000380:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000382:	4b11      	ldr	r3, [pc, #68]	@ (80003c8 <MX_I2C2_Init+0x50>)
 8000384:	4a12      	ldr	r2, [pc, #72]	@ (80003d0 <MX_I2C2_Init+0x58>)
 8000386:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000388:	4b0f      	ldr	r3, [pc, #60]	@ (80003c8 <MX_I2C2_Init+0x50>)
 800038a:	2200      	movs	r2, #0
 800038c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800038e:	4b0e      	ldr	r3, [pc, #56]	@ (80003c8 <MX_I2C2_Init+0x50>)
 8000390:	2200      	movs	r2, #0
 8000392:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000394:	4b0c      	ldr	r3, [pc, #48]	@ (80003c8 <MX_I2C2_Init+0x50>)
 8000396:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800039a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800039c:	4b0a      	ldr	r3, [pc, #40]	@ (80003c8 <MX_I2C2_Init+0x50>)
 800039e:	2200      	movs	r2, #0
 80003a0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80003a2:	4b09      	ldr	r3, [pc, #36]	@ (80003c8 <MX_I2C2_Init+0x50>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003a8:	4b07      	ldr	r3, [pc, #28]	@ (80003c8 <MX_I2C2_Init+0x50>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003ae:	4b06      	ldr	r3, [pc, #24]	@ (80003c8 <MX_I2C2_Init+0x50>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80003b4:	4804      	ldr	r0, [pc, #16]	@ (80003c8 <MX_I2C2_Init+0x50>)
 80003b6:	f001 fe11 	bl	8001fdc <HAL_I2C_Init>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80003c0:	f000 fca0 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80003c4:	bf00      	nop
 80003c6:	bd80      	pop	{r7, pc}
 80003c8:	20000328 	.word	0x20000328
 80003cc:	40005800 	.word	0x40005800
 80003d0:	000186a0 	.word	0x000186a0

080003d4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80003d8:	4b15      	ldr	r3, [pc, #84]	@ (8000430 <MX_SPI2_Init+0x5c>)
 80003da:	4a16      	ldr	r2, [pc, #88]	@ (8000434 <MX_SPI2_Init+0x60>)
 80003dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 80003de:	4b14      	ldr	r3, [pc, #80]	@ (8000430 <MX_SPI2_Init+0x5c>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80003e4:	4b12      	ldr	r3, [pc, #72]	@ (8000430 <MX_SPI2_Init+0x5c>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80003ea:	4b11      	ldr	r3, [pc, #68]	@ (8000430 <MX_SPI2_Init+0x5c>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000430 <MX_SPI2_Init+0x5c>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000430 <MX_SPI2_Init+0x5c>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 80003fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000430 <MX_SPI2_Init+0x5c>)
 80003fe:	2200      	movs	r2, #0
 8000400:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000402:	4b0b      	ldr	r3, [pc, #44]	@ (8000430 <MX_SPI2_Init+0x5c>)
 8000404:	2200      	movs	r2, #0
 8000406:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000408:	4b09      	ldr	r3, [pc, #36]	@ (8000430 <MX_SPI2_Init+0x5c>)
 800040a:	2200      	movs	r2, #0
 800040c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800040e:	4b08      	ldr	r3, [pc, #32]	@ (8000430 <MX_SPI2_Init+0x5c>)
 8000410:	2200      	movs	r2, #0
 8000412:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000414:	4b06      	ldr	r3, [pc, #24]	@ (8000430 <MX_SPI2_Init+0x5c>)
 8000416:	220a      	movs	r2, #10
 8000418:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800041a:	4805      	ldr	r0, [pc, #20]	@ (8000430 <MX_SPI2_Init+0x5c>)
 800041c:	f004 ff24 	bl	8005268 <HAL_SPI_Init>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d001      	beq.n	800042a <MX_SPI2_Init+0x56>
  {
    Error_Handler();
 8000426:	f000 fc6d 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	200003c0 	.word	0x200003c0
 8000434:	40003800 	.word	0x40003800

08000438 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b090      	sub	sp, #64	@ 0x40
 800043c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800043e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	605a      	str	r2, [r3, #4]
 8000448:	609a      	str	r2, [r3, #8]
 800044a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800044c:	f107 031c 	add.w	r3, r7, #28
 8000450:	2200      	movs	r2, #0
 8000452:	601a      	str	r2, [r3, #0]
 8000454:	605a      	str	r2, [r3, #4]
 8000456:	609a      	str	r2, [r3, #8]
 8000458:	60da      	str	r2, [r3, #12]
 800045a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800045c:	f107 0314 	add.w	r3, r7, #20
 8000460:	2200      	movs	r2, #0
 8000462:	601a      	str	r2, [r3, #0]
 8000464:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000466:	1d3b      	adds	r3, r7, #4
 8000468:	2200      	movs	r2, #0
 800046a:	601a      	str	r2, [r3, #0]
 800046c:	605a      	str	r2, [r3, #4]
 800046e:	609a      	str	r2, [r3, #8]
 8000470:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000472:	4b35      	ldr	r3, [pc, #212]	@ (8000548 <MX_TIM4_Init+0x110>)
 8000474:	4a35      	ldr	r2, [pc, #212]	@ (800054c <MX_TIM4_Init+0x114>)
 8000476:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 36-1;
 8000478:	4b33      	ldr	r3, [pc, #204]	@ (8000548 <MX_TIM4_Init+0x110>)
 800047a:	2223      	movs	r2, #35	@ 0x23
 800047c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800047e:	4b32      	ldr	r3, [pc, #200]	@ (8000548 <MX_TIM4_Init+0x110>)
 8000480:	2200      	movs	r2, #0
 8000482:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000484:	4b30      	ldr	r3, [pc, #192]	@ (8000548 <MX_TIM4_Init+0x110>)
 8000486:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800048a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800048c:	4b2e      	ldr	r3, [pc, #184]	@ (8000548 <MX_TIM4_Init+0x110>)
 800048e:	2200      	movs	r2, #0
 8000490:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000492:	4b2d      	ldr	r3, [pc, #180]	@ (8000548 <MX_TIM4_Init+0x110>)
 8000494:	2200      	movs	r2, #0
 8000496:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000498:	482b      	ldr	r0, [pc, #172]	@ (8000548 <MX_TIM4_Init+0x110>)
 800049a:	f005 fa6a 	bl	8005972 <HAL_TIM_Base_Init>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80004a4:	f000 fc2e 	bl	8000d04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004ac:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80004ae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80004b2:	4619      	mov	r1, r3
 80004b4:	4824      	ldr	r0, [pc, #144]	@ (8000548 <MX_TIM4_Init+0x110>)
 80004b6:	f005 fe49 	bl	800614c <HAL_TIM_ConfigClockSource>
 80004ba:	4603      	mov	r3, r0
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d001      	beq.n	80004c4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80004c0:	f000 fc20 	bl	8000d04 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80004c4:	4820      	ldr	r0, [pc, #128]	@ (8000548 <MX_TIM4_Init+0x110>)
 80004c6:	f005 faa3 	bl	8005a10 <HAL_TIM_IC_Init>
 80004ca:	4603      	mov	r3, r0
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d001      	beq.n	80004d4 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 80004d0:	f000 fc18 	bl	8000d04 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80004d4:	2304      	movs	r3, #4
 80004d6:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 80004d8:	2340      	movs	r3, #64	@ 0x40
 80004da:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80004dc:	2300      	movs	r3, #0
 80004de:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 80004e0:	2300      	movs	r3, #0
 80004e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 80004e4:	f107 031c 	add.w	r3, r7, #28
 80004e8:	4619      	mov	r1, r3
 80004ea:	4817      	ldr	r0, [pc, #92]	@ (8000548 <MX_TIM4_Init+0x110>)
 80004ec:	f005 fef5 	bl	80062da <HAL_TIM_SlaveConfigSynchro>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <MX_TIM4_Init+0xc2>
  {
    Error_Handler();
 80004f6:	f000 fc05 	bl	8000d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004fa:	2300      	movs	r3, #0
 80004fc:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004fe:	2300      	movs	r3, #0
 8000500:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000502:	f107 0314 	add.w	r3, r7, #20
 8000506:	4619      	mov	r1, r3
 8000508:	480f      	ldr	r0, [pc, #60]	@ (8000548 <MX_TIM4_Init+0x110>)
 800050a:	f006 fa59 	bl	80069c0 <HAL_TIMEx_MasterConfigSynchronization>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 8000514:	f000 fbf6 	bl	8000d04 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000518:	2300      	movs	r3, #0
 800051a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800051c:	2301      	movs	r3, #1
 800051e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000520:	2300      	movs	r3, #0
 8000522:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000524:	2300      	movs	r3, #0
 8000526:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000528:	1d3b      	adds	r3, r7, #4
 800052a:	2200      	movs	r2, #0
 800052c:	4619      	mov	r1, r3
 800052e:	4806      	ldr	r0, [pc, #24]	@ (8000548 <MX_TIM4_Init+0x110>)
 8000530:	f005 fd70 	bl	8006014 <HAL_TIM_IC_ConfigChannel>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 800053a:	f000 fbe3 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800053e:	bf00      	nop
 8000540:	3740      	adds	r7, #64	@ 0x40
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	20000418 	.word	0x20000418
 800054c:	40000800 	.word	0x40000800

08000550 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000554:	4b11      	ldr	r3, [pc, #68]	@ (800059c <MX_USART2_UART_Init+0x4c>)
 8000556:	4a12      	ldr	r2, [pc, #72]	@ (80005a0 <MX_USART2_UART_Init+0x50>)
 8000558:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800055a:	4b10      	ldr	r3, [pc, #64]	@ (800059c <MX_USART2_UART_Init+0x4c>)
 800055c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000560:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000562:	4b0e      	ldr	r3, [pc, #56]	@ (800059c <MX_USART2_UART_Init+0x4c>)
 8000564:	2200      	movs	r2, #0
 8000566:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000568:	4b0c      	ldr	r3, [pc, #48]	@ (800059c <MX_USART2_UART_Init+0x4c>)
 800056a:	2200      	movs	r2, #0
 800056c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800056e:	4b0b      	ldr	r3, [pc, #44]	@ (800059c <MX_USART2_UART_Init+0x4c>)
 8000570:	2200      	movs	r2, #0
 8000572:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000574:	4b09      	ldr	r3, [pc, #36]	@ (800059c <MX_USART2_UART_Init+0x4c>)
 8000576:	220c      	movs	r2, #12
 8000578:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800057a:	4b08      	ldr	r3, [pc, #32]	@ (800059c <MX_USART2_UART_Init+0x4c>)
 800057c:	2200      	movs	r2, #0
 800057e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000580:	4b06      	ldr	r3, [pc, #24]	@ (800059c <MX_USART2_UART_Init+0x4c>)
 8000582:	2200      	movs	r2, #0
 8000584:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000586:	4805      	ldr	r0, [pc, #20]	@ (800059c <MX_USART2_UART_Init+0x4c>)
 8000588:	f006 fa8a 	bl	8006aa0 <HAL_UART_Init>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000592:	f000 fbb7 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000596:	bf00      	nop
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	20000460 	.word	0x20000460
 80005a0:	40004400 	.word	0x40004400

080005a4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80005a8:	4b11      	ldr	r3, [pc, #68]	@ (80005f0 <MX_USART3_UART_Init+0x4c>)
 80005aa:	4a12      	ldr	r2, [pc, #72]	@ (80005f4 <MX_USART3_UART_Init+0x50>)
 80005ac:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80005ae:	4b10      	ldr	r3, [pc, #64]	@ (80005f0 <MX_USART3_UART_Init+0x4c>)
 80005b0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80005b4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80005b6:	4b0e      	ldr	r3, [pc, #56]	@ (80005f0 <MX_USART3_UART_Init+0x4c>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80005bc:	4b0c      	ldr	r3, [pc, #48]	@ (80005f0 <MX_USART3_UART_Init+0x4c>)
 80005be:	2200      	movs	r2, #0
 80005c0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80005c2:	4b0b      	ldr	r3, [pc, #44]	@ (80005f0 <MX_USART3_UART_Init+0x4c>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80005c8:	4b09      	ldr	r3, [pc, #36]	@ (80005f0 <MX_USART3_UART_Init+0x4c>)
 80005ca:	220c      	movs	r2, #12
 80005cc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ce:	4b08      	ldr	r3, [pc, #32]	@ (80005f0 <MX_USART3_UART_Init+0x4c>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80005d4:	4b06      	ldr	r3, [pc, #24]	@ (80005f0 <MX_USART3_UART_Init+0x4c>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80005da:	4805      	ldr	r0, [pc, #20]	@ (80005f0 <MX_USART3_UART_Init+0x4c>)
 80005dc:	f006 fa60 	bl	8006aa0 <HAL_UART_Init>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80005e6:	f000 fb8d 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80005ea:	bf00      	nop
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	200004a8 	.word	0x200004a8
 80005f4:	40004800 	.word	0x40004800

080005f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005fe:	4b10      	ldr	r3, [pc, #64]	@ (8000640 <MX_DMA_Init+0x48>)
 8000600:	695b      	ldr	r3, [r3, #20]
 8000602:	4a0f      	ldr	r2, [pc, #60]	@ (8000640 <MX_DMA_Init+0x48>)
 8000604:	f043 0301 	orr.w	r3, r3, #1
 8000608:	6153      	str	r3, [r2, #20]
 800060a:	4b0d      	ldr	r3, [pc, #52]	@ (8000640 <MX_DMA_Init+0x48>)
 800060c:	695b      	ldr	r3, [r3, #20]
 800060e:	f003 0301 	and.w	r3, r3, #1
 8000612:	607b      	str	r3, [r7, #4]
 8000614:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000616:	2200      	movs	r2, #0
 8000618:	2105      	movs	r1, #5
 800061a:	200d      	movs	r0, #13
 800061c:	f001 f80b 	bl	8001636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000620:	200d      	movs	r0, #13
 8000622:	f001 f824 	bl	800166e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000626:	2200      	movs	r2, #0
 8000628:	2105      	movs	r1, #5
 800062a:	200f      	movs	r0, #15
 800062c:	f001 f803 	bl	8001636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000630:	200f      	movs	r0, #15
 8000632:	f001 f81c 	bl	800166e <HAL_NVIC_EnableIRQ>

}
 8000636:	bf00      	nop
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40021000 	.word	0x40021000

08000644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064a:	f107 0310 	add.w	r3, r7, #16
 800064e:	2200      	movs	r2, #0
 8000650:	601a      	str	r2, [r3, #0]
 8000652:	605a      	str	r2, [r3, #4]
 8000654:	609a      	str	r2, [r3, #8]
 8000656:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000658:	4b37      	ldr	r3, [pc, #220]	@ (8000738 <MX_GPIO_Init+0xf4>)
 800065a:	699b      	ldr	r3, [r3, #24]
 800065c:	4a36      	ldr	r2, [pc, #216]	@ (8000738 <MX_GPIO_Init+0xf4>)
 800065e:	f043 0310 	orr.w	r3, r3, #16
 8000662:	6193      	str	r3, [r2, #24]
 8000664:	4b34      	ldr	r3, [pc, #208]	@ (8000738 <MX_GPIO_Init+0xf4>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	f003 0310 	and.w	r3, r3, #16
 800066c:	60fb      	str	r3, [r7, #12]
 800066e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000670:	4b31      	ldr	r3, [pc, #196]	@ (8000738 <MX_GPIO_Init+0xf4>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	4a30      	ldr	r2, [pc, #192]	@ (8000738 <MX_GPIO_Init+0xf4>)
 8000676:	f043 0320 	orr.w	r3, r3, #32
 800067a:	6193      	str	r3, [r2, #24]
 800067c:	4b2e      	ldr	r3, [pc, #184]	@ (8000738 <MX_GPIO_Init+0xf4>)
 800067e:	699b      	ldr	r3, [r3, #24]
 8000680:	f003 0320 	and.w	r3, r3, #32
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000688:	4b2b      	ldr	r3, [pc, #172]	@ (8000738 <MX_GPIO_Init+0xf4>)
 800068a:	699b      	ldr	r3, [r3, #24]
 800068c:	4a2a      	ldr	r2, [pc, #168]	@ (8000738 <MX_GPIO_Init+0xf4>)
 800068e:	f043 0304 	orr.w	r3, r3, #4
 8000692:	6193      	str	r3, [r2, #24]
 8000694:	4b28      	ldr	r3, [pc, #160]	@ (8000738 <MX_GPIO_Init+0xf4>)
 8000696:	699b      	ldr	r3, [r3, #24]
 8000698:	f003 0304 	and.w	r3, r3, #4
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a0:	4b25      	ldr	r3, [pc, #148]	@ (8000738 <MX_GPIO_Init+0xf4>)
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	4a24      	ldr	r2, [pc, #144]	@ (8000738 <MX_GPIO_Init+0xf4>)
 80006a6:	f043 0308 	orr.w	r3, r3, #8
 80006aa:	6193      	str	r3, [r2, #24]
 80006ac:	4b22      	ldr	r3, [pc, #136]	@ (8000738 <MX_GPIO_Init+0xf4>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	f003 0308 	and.w	r3, r3, #8
 80006b4:	603b      	str	r3, [r7, #0]
 80006b6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006b8:	2200      	movs	r2, #0
 80006ba:	2120      	movs	r1, #32
 80006bc:	481f      	ldr	r0, [pc, #124]	@ (800073c <MX_GPIO_Init+0xf8>)
 80006be:	f001 fc3a 	bl	8001f36 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Trig_Pin|Sonar_IRQ_Pin, GPIO_PIN_RESET);
 80006c2:	2200      	movs	r2, #0
 80006c4:	2160      	movs	r1, #96	@ 0x60
 80006c6:	481e      	ldr	r0, [pc, #120]	@ (8000740 <MX_GPIO_Init+0xfc>)
 80006c8:	f001 fc35 	bl	8001f36 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000744 <MX_GPIO_Init+0x100>)
 80006d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d6:	2300      	movs	r3, #0
 80006d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006da:	f107 0310 	add.w	r3, r7, #16
 80006de:	4619      	mov	r1, r3
 80006e0:	4817      	ldr	r0, [pc, #92]	@ (8000740 <MX_GPIO_Init+0xfc>)
 80006e2:	f001 fa8d 	bl	8001c00 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006e6:	2320      	movs	r3, #32
 80006e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ea:	2301      	movs	r3, #1
 80006ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ee:	2300      	movs	r3, #0
 80006f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f2:	2302      	movs	r3, #2
 80006f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006f6:	f107 0310 	add.w	r3, r7, #16
 80006fa:	4619      	mov	r1, r3
 80006fc:	480f      	ldr	r0, [pc, #60]	@ (800073c <MX_GPIO_Init+0xf8>)
 80006fe:	f001 fa7f 	bl	8001c00 <HAL_GPIO_Init>

  /*Configure GPIO pins : Trig_Pin Sonar_IRQ_Pin */
  GPIO_InitStruct.Pin = Trig_Pin|Sonar_IRQ_Pin;
 8000702:	2360      	movs	r3, #96	@ 0x60
 8000704:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000706:	2301      	movs	r3, #1
 8000708:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070a:	2300      	movs	r3, #0
 800070c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070e:	2302      	movs	r3, #2
 8000710:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000712:	f107 0310 	add.w	r3, r7, #16
 8000716:	4619      	mov	r1, r3
 8000718:	4809      	ldr	r0, [pc, #36]	@ (8000740 <MX_GPIO_Init+0xfc>)
 800071a:	f001 fa71 	bl	8001c00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800071e:	2200      	movs	r2, #0
 8000720:	2105      	movs	r1, #5
 8000722:	2028      	movs	r0, #40	@ 0x28
 8000724:	f000 ff87 	bl	8001636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000728:	2028      	movs	r0, #40	@ 0x28
 800072a:	f000 ffa0 	bl	800166e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800072e:	bf00      	nop
 8000730:	3720      	adds	r7, #32
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40021000 	.word	0x40021000
 800073c:	40010800 	.word	0x40010800
 8000740:	40011000 	.word	0x40011000
 8000744:	10110000 	.word	0x10110000

08000748 <CO_Init>:

/* USER CODE BEGIN 4 */
void CO_Init(void){
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	  HAL_UART_Receive_DMA(&huart3, CO_UART_RxBuffer, 9);	// CO Sensor UART 수신, TODO: Interrupt 방식 DMA로 바꾸기
 800074c:	2209      	movs	r2, #9
 800074e:	4903      	ldr	r1, [pc, #12]	@ (800075c <CO_Init+0x14>)
 8000750:	4803      	ldr	r0, [pc, #12]	@ (8000760 <CO_Init+0x18>)
 8000752:	f006 fa80 	bl	8006c56 <HAL_UART_Receive_DMA>
}
 8000756:	bf00      	nop
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	2000053c 	.word	0x2000053c
 8000760:	200004a8 	.word	0x200004a8

08000764 <Task_CO>:

// Deferred interrupt Processing
void Task_CO( void *pvParameters )
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b086      	sub	sp, #24
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
	const char *pcTaskName = "Task_CO";
 800076c:	4b1a      	ldr	r3, [pc, #104]	@ (80007d8 <Task_CO+0x74>)
 800076e:	617b      	str	r3, [r7, #20]
	uint32_t ulNotifiedValue;

	pvParameters = pvParameters;	// for compiler warning
	printf("%s is running\n", pcTaskName);
 8000770:	6979      	ldr	r1, [r7, #20]
 8000772:	481a      	ldr	r0, [pc, #104]	@ (80007dc <Task_CO+0x78>)
 8000774:	f008 feee 	bl	8009554 <iprintf>
	fflush(stdout);
 8000778:	4b19      	ldr	r3, [pc, #100]	@ (80007e0 <Task_CO+0x7c>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	689b      	ldr	r3, [r3, #8]
 800077e:	4618      	mov	r0, r3
 8000780:	f008 fe12 	bl	80093a8 <fflush>

	for(;;) {
		ulNotifiedValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);	// 인터럽트 처리기로부터 이벤트를 기다린다. & 영원히 기다림
 8000784:	f04f 31ff 	mov.w	r1, #4294967295
 8000788:	2001      	movs	r0, #1
 800078a:	f008 f83b 	bl	8008804 <ulTaskNotifyTake>
 800078e:	6138      	str	r0, [r7, #16]
//		for (int i=0; i<9; i++){
//			printf("%02X ", CO_UART_RxBuffer[i]);
//		}
//		printf("\n");

		uint8_t high_byte = CO_UART_RxBuffer[4];
 8000790:	4b14      	ldr	r3, [pc, #80]	@ (80007e4 <Task_CO+0x80>)
 8000792:	791b      	ldrb	r3, [r3, #4]
 8000794:	73fb      	strb	r3, [r7, #15]
		uint8_t low_byte = CO_UART_RxBuffer[5];
 8000796:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <Task_CO+0x80>)
 8000798:	795b      	ldrb	r3, [r3, #5]
 800079a:	73bb      	strb	r3, [r7, #14]
		uint16_t temp_co_ppm = ((high_byte << 8) | low_byte);		// Corrected formula
 800079c:	7bfb      	ldrb	r3, [r7, #15]
 800079e:	b21b      	sxth	r3, r3
 80007a0:	021b      	lsls	r3, r3, #8
 80007a2:	b21a      	sxth	r2, r3
 80007a4:	7bbb      	ldrb	r3, [r7, #14]
 80007a6:	b21b      	sxth	r3, r3
 80007a8:	4313      	orrs	r3, r2
 80007aa:	b21b      	sxth	r3, r3
 80007ac:	81bb      	strh	r3, [r7, #12]
		printf("CO PPM: %u\n", temp_co_ppm);
 80007ae:	89bb      	ldrh	r3, [r7, #12]
 80007b0:	4619      	mov	r1, r3
 80007b2:	480d      	ldr	r0, [pc, #52]	@ (80007e8 <Task_CO+0x84>)
 80007b4:	f008 fece 	bl	8009554 <iprintf>
		printf("Sonar : %d cm\n", distance);
 80007b8:	4b0c      	ldr	r3, [pc, #48]	@ (80007ec <Task_CO+0x88>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4619      	mov	r1, r3
 80007be:	480c      	ldr	r0, [pc, #48]	@ (80007f0 <Task_CO+0x8c>)
 80007c0:	f008 fec8 	bl	8009554 <iprintf>

		taskENTER_CRITICAL();
 80007c4:	f008 fa5a 	bl	8008c7c <vPortEnterCritical>
		CO_PPM = temp_co_ppm;
 80007c8:	4a0a      	ldr	r2, [pc, #40]	@ (80007f4 <Task_CO+0x90>)
 80007ca:	89bb      	ldrh	r3, [r7, #12]
 80007cc:	8013      	strh	r3, [r2, #0]
		taskEXIT_CRITICAL();
 80007ce:	f008 fa85 	bl	8008cdc <vPortExitCritical>
	for(;;) {
 80007d2:	bf00      	nop
 80007d4:	e7d6      	b.n	8000784 <Task_CO+0x20>
 80007d6:	bf00      	nop
 80007d8:	0800a284 	.word	0x0800a284
 80007dc:	0800a344 	.word	0x0800a344
 80007e0:	2000001c 	.word	0x2000001c
 80007e4:	2000053c 	.word	0x2000053c
 80007e8:	0800a354 	.word	0x0800a354
 80007ec:	20000560 	.word	0x20000560
 80007f0:	0800a360 	.word	0x0800a360
 80007f4:	20000546 	.word	0x20000546

080007f8 <HAL_UART_RxCpltCallback>:
	}

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
	static portBASE_TYPE xHigherPriorityTaskWoken;

	if (huart->Instance == USART3)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a0e      	ldr	r2, [pc, #56]	@ (8000840 <HAL_UART_RxCpltCallback+0x48>)
 8000806:	4293      	cmp	r3, r2
 8000808:	d115      	bne.n	8000836 <HAL_UART_RxCpltCallback+0x3e>
	{
		xHigherPriorityTaskWoken = pdFALSE;
 800080a:	4b0e      	ldr	r3, [pc, #56]	@ (8000844 <HAL_UART_RxCpltCallback+0x4c>)
 800080c:	2200      	movs	r2, #0
 800080e:	601a      	str	r2, [r3, #0]
		vTaskNotifyGiveFromISR(xCOHandle, &xHigherPriorityTaskWoken);
 8000810:	4b0d      	ldr	r3, [pc, #52]	@ (8000848 <HAL_UART_RxCpltCallback+0x50>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	490b      	ldr	r1, [pc, #44]	@ (8000844 <HAL_UART_RxCpltCallback+0x4c>)
 8000816:	4618      	mov	r0, r3
 8000818:	f008 f840 	bl	800889c <vTaskNotifyGiveFromISR>
		HAL_UART_Receive_DMA(&huart3, CO_UART_RxBuffer, 9);		// 9 byte 읽어오기
 800081c:	2209      	movs	r2, #9
 800081e:	490b      	ldr	r1, [pc, #44]	@ (800084c <HAL_UART_RxCpltCallback+0x54>)
 8000820:	480b      	ldr	r0, [pc, #44]	@ (8000850 <HAL_UART_RxCpltCallback+0x58>)
 8000822:	f006 fa18 	bl	8006c56 <HAL_UART_Receive_DMA>
		portYIELD_FROM_ISR(&xHigherPriorityTaskWoken);
 8000826:	4b0b      	ldr	r3, [pc, #44]	@ (8000854 <HAL_UART_RxCpltCallback+0x5c>)
 8000828:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	f3bf 8f4f 	dsb	sy
 8000832:	f3bf 8f6f 	isb	sy
	}
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40004800 	.word	0x40004800
 8000844:	20000568 	.word	0x20000568
 8000848:	20000538 	.word	0x20000538
 800084c:	2000053c 	.word	0x2000053c
 8000850:	200004a8 	.word	0x200004a8
 8000854:	e000ed04 	.word	0xe000ed04

08000858 <IMU_Init>:


// (26.02.18)
void IMU_Init(void){
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af04      	add	r7, sp, #16
	uint16_t 	IMU_ctrl_reg1_addr = 0x20;	// CTRL_RRG1 주소
 800085e:	2320      	movs	r3, #32
 8000860:	80fb      	strh	r3, [r7, #6]
	uint8_t 	config = 0b01010111;	// ODR 100Hz, xyz 축 활성화(Normal 모드), datasheet p35
 8000862:	2357      	movs	r3, #87	@ 0x57
 8000864:	717b      	strb	r3, [r7, #5]
	HAL_I2C_Mem_Write(&hi2c2, (LIS3DH_ADDR << 1), IMU_ctrl_reg1_addr, I2C_MEMADD_SIZE_8BIT, &config, 1, 100);
 8000866:	88fa      	ldrh	r2, [r7, #6]
 8000868:	2364      	movs	r3, #100	@ 0x64
 800086a:	9302      	str	r3, [sp, #8]
 800086c:	2301      	movs	r3, #1
 800086e:	9301      	str	r3, [sp, #4]
 8000870:	1d7b      	adds	r3, r7, #5
 8000872:	9300      	str	r3, [sp, #0]
 8000874:	2301      	movs	r3, #1
 8000876:	2130      	movs	r1, #48	@ 0x30
 8000878:	4803      	ldr	r0, [pc, #12]	@ (8000888 <IMU_Init+0x30>)
 800087a:	f001 fd07 	bl	800228c <HAL_I2C_Mem_Write>
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	20000328 	.word	0x20000328

0800088c <Task_IMU>:

void Task_IMU( void *pvParameters )
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b088      	sub	sp, #32
 8000890:	af02      	add	r7, sp, #8
 8000892:	6078      	str	r0, [r7, #4]
	const char *pcTaskName = "Task_IMU";
 8000894:	4b43      	ldr	r3, [pc, #268]	@ (80009a4 <Task_IMU+0x118>)
 8000896:	617b      	str	r3, [r7, #20]
	printf("%s is running\n", pcTaskName);
 8000898:	6979      	ldr	r1, [r7, #20]
 800089a:	4843      	ldr	r0, [pc, #268]	@ (80009a8 <Task_IMU+0x11c>)
 800089c:	f008 fe5a 	bl	8009554 <iprintf>
	fflush(stdout);
 80008a0:	4b42      	ldr	r3, [pc, #264]	@ (80009ac <Task_IMU+0x120>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	689b      	ldr	r3, [r3, #8]
 80008a6:	4618      	mov	r0, r3
 80008a8:	f008 fd7e 	bl	80093a8 <fflush>
	pvParameters = pvParameters;	// for compiler warning

	TickType_t xLastWakeTime;
	xLastWakeTime = xTaskGetTickCount();
 80008ac:	f007 fd86 	bl	80083bc <xTaskGetTickCount>
 80008b0:	4603      	mov	r3, r0
 80008b2:	60fb      	str	r3, [r7, #12]

	for(;;){
		// I2C(DMA)로 IMU데이터 읽어오기
		HAL_StatusTypeDef status = HAL_I2C_Mem_Read_DMA(&hi2c2, (LIS3DH_ADDR << 1), (0x28 | 0x80),
 80008b4:	2306      	movs	r3, #6
 80008b6:	9301      	str	r3, [sp, #4]
 80008b8:	4b3d      	ldr	r3, [pc, #244]	@ (80009b0 <Task_IMU+0x124>)
 80008ba:	9300      	str	r3, [sp, #0]
 80008bc:	2301      	movs	r3, #1
 80008be:	22a8      	movs	r2, #168	@ 0xa8
 80008c0:	2130      	movs	r1, #48	@ 0x30
 80008c2:	483c      	ldr	r0, [pc, #240]	@ (80009b4 <Task_IMU+0x128>)
 80008c4:	f001 fddc 	bl	8002480 <HAL_I2C_Mem_Read_DMA>
 80008c8:	4603      	mov	r3, r0
 80008ca:	74fb      	strb	r3, [r7, #19]
															I2C_MEMADD_SIZE_8BIT, IMU_I2C_RxBuffer, 6);	// 6byte 읽어오기
		if (status == HAL_OK) {
 80008cc:	7cfb      	ldrb	r3, [r7, #19]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d15b      	bne.n	800098a <Task_IMU+0xfe>
			if (ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(5))) {
 80008d2:	2105      	movs	r1, #5
 80008d4:	2001      	movs	r0, #1
 80008d6:	f007 ff95 	bl	8008804 <ulTaskNotifyTake>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d050      	beq.n	8000982 <Task_IMU+0xf6>
				// 전복 여부 계산하기
				x = (int16_t)((IMU_I2C_RxBuffer[1] << 8) | IMU_I2C_RxBuffer[0]);
 80008e0:	4b33      	ldr	r3, [pc, #204]	@ (80009b0 <Task_IMU+0x124>)
 80008e2:	785b      	ldrb	r3, [r3, #1]
 80008e4:	b21b      	sxth	r3, r3
 80008e6:	021b      	lsls	r3, r3, #8
 80008e8:	b21a      	sxth	r2, r3
 80008ea:	4b31      	ldr	r3, [pc, #196]	@ (80009b0 <Task_IMU+0x124>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	b21b      	sxth	r3, r3
 80008f0:	4313      	orrs	r3, r2
 80008f2:	b21a      	sxth	r2, r3
 80008f4:	4b30      	ldr	r3, [pc, #192]	@ (80009b8 <Task_IMU+0x12c>)
 80008f6:	801a      	strh	r2, [r3, #0]
				y = (int16_t)((IMU_I2C_RxBuffer[3] << 8) | IMU_I2C_RxBuffer[2]);
 80008f8:	4b2d      	ldr	r3, [pc, #180]	@ (80009b0 <Task_IMU+0x124>)
 80008fa:	78db      	ldrb	r3, [r3, #3]
 80008fc:	b21b      	sxth	r3, r3
 80008fe:	021b      	lsls	r3, r3, #8
 8000900:	b21a      	sxth	r2, r3
 8000902:	4b2b      	ldr	r3, [pc, #172]	@ (80009b0 <Task_IMU+0x124>)
 8000904:	789b      	ldrb	r3, [r3, #2]
 8000906:	b21b      	sxth	r3, r3
 8000908:	4313      	orrs	r3, r2
 800090a:	b21a      	sxth	r2, r3
 800090c:	4b2b      	ldr	r3, [pc, #172]	@ (80009bc <Task_IMU+0x130>)
 800090e:	801a      	strh	r2, [r3, #0]
				z = (int16_t)((IMU_I2C_RxBuffer[5] << 8) | IMU_I2C_RxBuffer[4]);
 8000910:	4b27      	ldr	r3, [pc, #156]	@ (80009b0 <Task_IMU+0x124>)
 8000912:	795b      	ldrb	r3, [r3, #5]
 8000914:	b21b      	sxth	r3, r3
 8000916:	021b      	lsls	r3, r3, #8
 8000918:	b21a      	sxth	r2, r3
 800091a:	4b25      	ldr	r3, [pc, #148]	@ (80009b0 <Task_IMU+0x124>)
 800091c:	791b      	ldrb	r3, [r3, #4]
 800091e:	b21b      	sxth	r3, r3
 8000920:	4313      	orrs	r3, r2
 8000922:	b21a      	sxth	r2, r3
 8000924:	4b26      	ldr	r3, [pc, #152]	@ (80009c0 <Task_IMU+0x134>)
 8000926:	801a      	strh	r2, [r3, #0]
				if (y > 14000 || y < -14000 || x > 14000 || x < -14000){
 8000928:	4b24      	ldr	r3, [pc, #144]	@ (80009bc <Task_IMU+0x130>)
 800092a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800092e:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 8000932:	4293      	cmp	r3, r2
 8000934:	dc12      	bgt.n	800095c <Task_IMU+0xd0>
 8000936:	4b21      	ldr	r3, [pc, #132]	@ (80009bc <Task_IMU+0x130>)
 8000938:	f9b3 3000 	ldrsh.w	r3, [r3]
 800093c:	4a21      	ldr	r2, [pc, #132]	@ (80009c4 <Task_IMU+0x138>)
 800093e:	4293      	cmp	r3, r2
 8000940:	db0c      	blt.n	800095c <Task_IMU+0xd0>
 8000942:	4b1d      	ldr	r3, [pc, #116]	@ (80009b8 <Task_IMU+0x12c>)
 8000944:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000948:	f243 62b0 	movw	r2, #14000	@ 0x36b0
 800094c:	4293      	cmp	r3, r2
 800094e:	dc05      	bgt.n	800095c <Task_IMU+0xd0>
 8000950:	4b19      	ldr	r3, [pc, #100]	@ (80009b8 <Task_IMU+0x12c>)
 8000952:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000956:	4a1b      	ldr	r2, [pc, #108]	@ (80009c4 <Task_IMU+0x138>)
 8000958:	4293      	cmp	r3, r2
 800095a:	da0a      	bge.n	8000972 <Task_IMU+0xe6>
					printf("ACCIDENT OCCURED!\n");
 800095c:	481a      	ldr	r0, [pc, #104]	@ (80009c8 <Task_IMU+0x13c>)
 800095e:	f008 fe61 	bl	8009624 <puts>
					taskENTER_CRITICAL();
 8000962:	f008 f98b 	bl	8008c7c <vPortEnterCritical>
					IMU_accident_bool = 1;
 8000966:	4b19      	ldr	r3, [pc, #100]	@ (80009cc <Task_IMU+0x140>)
 8000968:	2201      	movs	r2, #1
 800096a:	701a      	strb	r2, [r3, #0]
					taskEXIT_CRITICAL();
 800096c:	f008 f9b6 	bl	8008cdc <vPortExitCritical>
 8000970:	e010      	b.n	8000994 <Task_IMU+0x108>
				}
				else{
					taskENTER_CRITICAL();
 8000972:	f008 f983 	bl	8008c7c <vPortEnterCritical>
					IMU_accident_bool = 0;
 8000976:	4b15      	ldr	r3, [pc, #84]	@ (80009cc <Task_IMU+0x140>)
 8000978:	2200      	movs	r2, #0
 800097a:	701a      	strb	r2, [r3, #0]
					taskEXIT_CRITICAL();
 800097c:	f008 f9ae 	bl	8008cdc <vPortExitCritical>
 8000980:	e008      	b.n	8000994 <Task_IMU+0x108>
				}
			}
			else{
				// DMA 완료 알림 안오는 경우
				printf("IMU DMA Timeout!\n");
 8000982:	4813      	ldr	r0, [pc, #76]	@ (80009d0 <Task_IMU+0x144>)
 8000984:	f008 fe4e 	bl	8009624 <puts>
 8000988:	e004      	b.n	8000994 <Task_IMU+0x108>
			}
		}
		else{
			// I2C 통신 실패
			printf("I2C Error status: %d\n", status);	// 2
 800098a:	7cfb      	ldrb	r3, [r7, #19]
 800098c:	4619      	mov	r1, r3
 800098e:	4811      	ldr	r0, [pc, #68]	@ (80009d4 <Task_IMU+0x148>)
 8000990:	f008 fde0 	bl	8009554 <iprintf>
		}

		// Task 주기 10ms
		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(10));
 8000994:	f107 030c 	add.w	r3, r7, #12
 8000998:	210a      	movs	r1, #10
 800099a:	4618      	mov	r0, r3
 800099c:	f007 fb42 	bl	8008024 <vTaskDelayUntil>
	for(;;){
 80009a0:	e788      	b.n	80008b4 <Task_IMU+0x28>
 80009a2:	bf00      	nop
 80009a4:	0800a28c 	.word	0x0800a28c
 80009a8:	0800a344 	.word	0x0800a344
 80009ac:	2000001c 	.word	0x2000001c
 80009b0:	2000054c 	.word	0x2000054c
 80009b4:	20000328 	.word	0x20000328
 80009b8:	20000554 	.word	0x20000554
 80009bc:	20000556 	.word	0x20000556
 80009c0:	20000558 	.word	0x20000558
 80009c4:	ffffc950 	.word	0xffffc950
 80009c8:	0800a370 	.word	0x0800a370
 80009cc:	20000552 	.word	0x20000552
 80009d0:	0800a384 	.word	0x0800a384
 80009d4:	0800a398 	.word	0x0800a398

080009d8 <HAL_I2C_MemRxCpltCallback>:
	}
}

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	static portBASE_TYPE xHigherPriorityTaskWoken;

    if (hi2c->Instance == I2C2) {
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a0b      	ldr	r2, [pc, #44]	@ (8000a14 <HAL_I2C_MemRxCpltCallback+0x3c>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d110      	bne.n	8000a0c <HAL_I2C_MemRxCpltCallback+0x34>
		xHigherPriorityTaskWoken = pdFALSE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <HAL_I2C_MemRxCpltCallback+0x40>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
		vTaskNotifyGiveFromISR(xIMUHandle, &xHigherPriorityTaskWoken);
 80009f0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <HAL_I2C_MemRxCpltCallback+0x44>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4908      	ldr	r1, [pc, #32]	@ (8000a18 <HAL_I2C_MemRxCpltCallback+0x40>)
 80009f6:	4618      	mov	r0, r3
 80009f8:	f007 ff50 	bl	800889c <vTaskNotifyGiveFromISR>
		portYIELD_FROM_ISR(&xHigherPriorityTaskWoken);
 80009fc:	4b08      	ldr	r3, [pc, #32]	@ (8000a20 <HAL_I2C_MemRxCpltCallback+0x48>)
 80009fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	f3bf 8f4f 	dsb	sy
 8000a08:	f3bf 8f6f 	isb	sy
    }
}
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	40005800 	.word	0x40005800
 8000a18:	2000056c 	.word	0x2000056c
 8000a1c:	20000548 	.word	0x20000548
 8000a20:	e000ed04 	.word	0xe000ed04

08000a24 <Sonar_Init>:

// (26.02.18)
void Sonar_Init(void){
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
	// 없음.
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bc80      	pop	{r7}
 8000a2e:	4770      	bx	lr

08000a30 <Task_Sonar>:

void Task_Sonar( void *pvParameters ){
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
	const char *pcTaskName = "Task_Sonar";
 8000a38:	4b32      	ldr	r3, [pc, #200]	@ (8000b04 <Task_Sonar+0xd4>)
 8000a3a:	60fb      	str	r3, [r7, #12]
	printf("%s is running\n", pcTaskName);
 8000a3c:	68f9      	ldr	r1, [r7, #12]
 8000a3e:	4832      	ldr	r0, [pc, #200]	@ (8000b08 <Task_Sonar+0xd8>)
 8000a40:	f008 fd88 	bl	8009554 <iprintf>
	fflush(stdout);
 8000a44:	4b31      	ldr	r3, [pc, #196]	@ (8000b0c <Task_Sonar+0xdc>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	689b      	ldr	r3, [r3, #8]
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f008 fcac 	bl	80093a8 <fflush>
	pvParameters = pvParameters;	// for compiler warning

	for (;;){
		// Input Capture 인터럽트 활성화
		HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8000a50:	2100      	movs	r1, #0
 8000a52:	482f      	ldr	r0, [pc, #188]	@ (8000b10 <Task_Sonar+0xe0>)
 8000a54:	f005 f834 	bl	8005ac0 <HAL_TIM_IC_Start_IT>

		// 10us 펄스 생성
		HAL_GPIO_WritePin(GPIOC, Trig_Pin, GPIO_PIN_SET);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	2120      	movs	r1, #32
 8000a5c:	482d      	ldr	r0, [pc, #180]	@ (8000b14 <Task_Sonar+0xe4>)
 8000a5e:	f001 fa6a 	bl	8001f36 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8000a62:	4b2b      	ldr	r3, [pc, #172]	@ (8000b10 <Task_Sonar+0xe0>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	2200      	movs	r2, #0
 8000a68:	625a      	str	r2, [r3, #36]	@ 0x24
		while (__HAL_TIM_GET_COUNTER(&htim4) < 10);	// delay 10us
 8000a6a:	bf00      	nop
 8000a6c:	4b28      	ldr	r3, [pc, #160]	@ (8000b10 <Task_Sonar+0xe0>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a72:	2b09      	cmp	r3, #9
 8000a74:	d9fa      	bls.n	8000a6c <Task_Sonar+0x3c>
		HAL_GPIO_WritePin(GPIOC, Trig_Pin, GPIO_PIN_RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2120      	movs	r1, #32
 8000a7a:	4826      	ldr	r0, [pc, #152]	@ (8000b14 <Task_Sonar+0xe4>)
 8000a7c:	f001 fa5b 	bl	8001f36 <HAL_GPIO_WritePin>

		// 인터럽트 콜백 도착 대기 (최대 40ms)
		if (ulTaskNotifyTake(pdTRUE, pdMS_TO_TICKS(40)) == pdPASS)
 8000a80:	2128      	movs	r1, #40	@ 0x28
 8000a82:	2001      	movs	r0, #1
 8000a84:	f007 febe 	bl	8008804 <ulTaskNotifyTake>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d126      	bne.n	8000adc <Task_Sonar+0xac>
		{
			if (distance < 15 && distance > 0) {
 8000a8e:	4b22      	ldr	r3, [pc, #136]	@ (8000b18 <Task_Sonar+0xe8>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	2b0e      	cmp	r3, #14
 8000a94:	dc09      	bgt.n	8000aaa <Task_Sonar+0x7a>
 8000a96:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <Task_Sonar+0xe8>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	dd05      	ble.n	8000aaa <Task_Sonar+0x7a>
				HAL_GPIO_WritePin(GPIOC, Sonar_IRQ_Pin, GPIO_PIN_SET);
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	2140      	movs	r1, #64	@ 0x40
 8000aa2:	481c      	ldr	r0, [pc, #112]	@ (8000b14 <Task_Sonar+0xe4>)
 8000aa4:	f001 fa47 	bl	8001f36 <HAL_GPIO_WritePin>
 8000aa8:	e027      	b.n	8000afa <Task_Sonar+0xca>
			}
			else if (distance > 400){
 8000aaa:	4b1b      	ldr	r3, [pc, #108]	@ (8000b18 <Task_Sonar+0xe8>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000ab2:	dd0d      	ble.n	8000ad0 <Task_Sonar+0xa0>
				HAL_GPIO_WritePin(GPIOC, Sonar_IRQ_Pin, GPIO_PIN_RESET);
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	2140      	movs	r1, #64	@ 0x40
 8000ab8:	4816      	ldr	r0, [pc, #88]	@ (8000b14 <Task_Sonar+0xe4>)
 8000aba:	f001 fa3c 	bl	8001f36 <HAL_GPIO_WritePin>
				taskENTER_CRITICAL();
 8000abe:	f008 f8dd 	bl	8008c7c <vPortEnterCritical>
				distance = -1;
 8000ac2:	4b15      	ldr	r3, [pc, #84]	@ (8000b18 <Task_Sonar+0xe8>)
 8000ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ac8:	601a      	str	r2, [r3, #0]
				taskEXIT_CRITICAL();
 8000aca:	f008 f907 	bl	8008cdc <vPortExitCritical>
 8000ace:	e014      	b.n	8000afa <Task_Sonar+0xca>
			}
			else{
				HAL_GPIO_WritePin(GPIOC, Sonar_IRQ_Pin, GPIO_PIN_RESET);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2140      	movs	r1, #64	@ 0x40
 8000ad4:	480f      	ldr	r0, [pc, #60]	@ (8000b14 <Task_Sonar+0xe4>)
 8000ad6:	f001 fa2e 	bl	8001f36 <HAL_GPIO_WritePin>
 8000ada:	e00e      	b.n	8000afa <Task_Sonar+0xca>
			}
		}
		else
		{
			// 타임아웃 발생 시 다음 측정을 위해 인터럽트 중지
			HAL_TIM_IC_Stop_IT(&htim4, TIM_CHANNEL_1);
 8000adc:	2100      	movs	r1, #0
 8000ade:	480c      	ldr	r0, [pc, #48]	@ (8000b10 <Task_Sonar+0xe0>)
 8000ae0:	f005 f8fa 	bl	8005cd8 <HAL_TIM_IC_Stop_IT>
			printf("Echo 도착 안했음\n");
 8000ae4:	480d      	ldr	r0, [pc, #52]	@ (8000b1c <Task_Sonar+0xec>)
 8000ae6:	f008 fd9d 	bl	8009624 <puts>
			taskENTER_CRITICAL();
 8000aea:	f008 f8c7 	bl	8008c7c <vPortEnterCritical>
			distance = -1;
 8000aee:	4b0a      	ldr	r3, [pc, #40]	@ (8000b18 <Task_Sonar+0xe8>)
 8000af0:	f04f 32ff 	mov.w	r2, #4294967295
 8000af4:	601a      	str	r2, [r3, #0]
			taskEXIT_CRITICAL();
 8000af6:	f008 f8f1 	bl	8008cdc <vPortExitCritical>
		}

		vTaskDelay(pdMS_TO_TICKS(10));
 8000afa:	200a      	movs	r0, #10
 8000afc:	f007 fb12 	bl	8008124 <vTaskDelay>
		HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8000b00:	e7a6      	b.n	8000a50 <Task_Sonar+0x20>
 8000b02:	bf00      	nop
 8000b04:	0800a298 	.word	0x0800a298
 8000b08:	0800a344 	.word	0x0800a344
 8000b0c:	2000001c 	.word	0x2000001c
 8000b10:	20000418 	.word	0x20000418
 8000b14:	40011000 	.word	0x40011000
 8000b18:	20000560 	.word	0x20000560
 8000b1c:	0800a3b0 	.word	0x0800a3b0

08000b20 <HAL_TIM_IC_CaptureCallback>:
	}
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4){
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a2b      	ldr	r2, [pc, #172]	@ (8000bdc <HAL_TIM_IC_CaptureCallback+0xbc>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d14f      	bne.n	8000bd2 <HAL_TIM_IC_CaptureCallback+0xb2>

		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6) == GPIO_PIN_SET)
 8000b32:	2140      	movs	r1, #64	@ 0x40
 8000b34:	482a      	ldr	r0, [pc, #168]	@ (8000be0 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8000b36:	f001 f9e7 	bl	8001f08 <HAL_GPIO_ReadPin>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b01      	cmp	r3, #1
 8000b3e:	d114      	bne.n	8000b6a <HAL_TIM_IC_CaptureCallback+0x4a>
		{
			// Rising Edge
			// 타이머 카운터를 0으로 리셋 (신호 시작점)
			__HAL_TIM_SET_COUNTER(htim, 0);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2200      	movs	r2, #0
 8000b46:	625a      	str	r2, [r3, #36]	@ 0x24

			// 다음 인터럽트는 Falling Edge에서 발생하도록 설정 변경
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	6a1a      	ldr	r2, [r3, #32]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f022 020a 	bic.w	r2, r2, #10
 8000b56:	621a      	str	r2, [r3, #32]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	6a1a      	ldr	r2, [r3, #32]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	f042 0202 	orr.w	r2, r2, #2
 8000b66:	621a      	str	r2, [r3, #32]
			BaseType_t xHigherPriorityTaskWoken = pdFALSE;
			vTaskNotifyGiveFromISR(xSonarHandle, &xHigherPriorityTaskWoken);
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
		}
	}
}
 8000b68:	e033      	b.n	8000bd2 <HAL_TIM_IC_CaptureCallback+0xb2>
			uint32_t duration = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f005 fbf7 	bl	8006360 <HAL_TIM_ReadCapturedValue>
 8000b72:	60f8      	str	r0, [r7, #12]
			distance = duration / 58;
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	4a1b      	ldr	r2, [pc, #108]	@ (8000be4 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8000b78:	fba2 2303 	umull	r2, r3, r2, r3
 8000b7c:	095b      	lsrs	r3, r3, #5
 8000b7e:	461a      	mov	r2, r3
 8000b80:	4b19      	ldr	r3, [pc, #100]	@ (8000be8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8000b82:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	6a1a      	ldr	r2, [r3, #32]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f022 020a 	bic.w	r2, r2, #10
 8000b92:	621a      	str	r2, [r3, #32]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	6a12      	ldr	r2, [r2, #32]
 8000b9e:	621a      	str	r2, [r3, #32]
			HAL_TIM_IC_Stop_IT(htim, TIM_CHANNEL_1);
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f005 f898 	bl	8005cd8 <HAL_TIM_IC_Stop_IT>
			BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60bb      	str	r3, [r7, #8]
			vTaskNotifyGiveFromISR(xSonarHandle, &xHigherPriorityTaskWoken);
 8000bac:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <HAL_TIM_IC_CaptureCallback+0xcc>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f107 0208 	add.w	r2, r7, #8
 8000bb4:	4611      	mov	r1, r2
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f007 fe70 	bl	800889c <vTaskNotifyGiveFromISR>
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000bbc:	68bb      	ldr	r3, [r7, #8]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d007      	beq.n	8000bd2 <HAL_TIM_IC_CaptureCallback+0xb2>
 8000bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf0 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8000bc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	f3bf 8f4f 	dsb	sy
 8000bce:	f3bf 8f6f 	isb	sy
}
 8000bd2:	bf00      	nop
 8000bd4:	3710      	adds	r7, #16
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40000800 	.word	0x40000800
 8000be0:	40010c00 	.word	0x40010c00
 8000be4:	8d3dcb09 	.word	0x8d3dcb09
 8000be8:	20000560 	.word	0x20000560
 8000bec:	2000055c 	.word	0x2000055c
 8000bf0:	e000ed04 	.word	0xe000ed04

08000bf4 <Task_Report>:

void Task_Report( void *pvParameters ){
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
	const char *pcTaskName = "Task_Report";
 8000bfc:	4b26      	ldr	r3, [pc, #152]	@ (8000c98 <Task_Report+0xa4>)
 8000bfe:	60fb      	str	r3, [r7, #12]
	printf("%s is running\n", pcTaskName);
 8000c00:	68f9      	ldr	r1, [r7, #12]
 8000c02:	4826      	ldr	r0, [pc, #152]	@ (8000c9c <Task_Report+0xa8>)
 8000c04:	f008 fca6 	bl	8009554 <iprintf>
	fflush(stdout);
 8000c08:	4b25      	ldr	r3, [pc, #148]	@ (8000ca0 <Task_Report+0xac>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	689b      	ldr	r3, [r3, #8]
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f008 fbca 	bl	80093a8 <fflush>
	pvParameters = pvParameters;	// for compiler warning
	static uint8_t report_spi[7];		// 패킷 구성: CO_PPM(2) + distance(4) + IMU_accident_bool(1) = 총 7바이트
	TickType_t xLastWakeTime = xTaskGetTickCount();
 8000c14:	f007 fbd2 	bl	80083bc <xTaskGetTickCount>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	60bb      	str	r3, [r7, #8]

	for (;;){
		taskENTER_CRITICAL();
 8000c1c:	f008 f82e 	bl	8008c7c <vPortEnterCritical>
		report_spi[0] = (uint8_t)(CO_PPM >> 8);
 8000c20:	4b20      	ldr	r3, [pc, #128]	@ (8000ca4 <Task_Report+0xb0>)
 8000c22:	881b      	ldrh	r3, [r3, #0]
 8000c24:	0a1b      	lsrs	r3, r3, #8
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	b2da      	uxtb	r2, r3
 8000c2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca8 <Task_Report+0xb4>)
 8000c2c:	701a      	strb	r2, [r3, #0]
		report_spi[1] = (uint8_t)(CO_PPM & 0xFF);
 8000c2e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ca4 <Task_Report+0xb0>)
 8000c30:	881b      	ldrh	r3, [r3, #0]
 8000c32:	b2da      	uxtb	r2, r3
 8000c34:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca8 <Task_Report+0xb4>)
 8000c36:	705a      	strb	r2, [r3, #1]
		report_spi[2] = (uint8_t)(distance >> 24);
 8000c38:	4b1c      	ldr	r3, [pc, #112]	@ (8000cac <Task_Report+0xb8>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	161b      	asrs	r3, r3, #24
 8000c3e:	b2da      	uxtb	r2, r3
 8000c40:	4b19      	ldr	r3, [pc, #100]	@ (8000ca8 <Task_Report+0xb4>)
 8000c42:	709a      	strb	r2, [r3, #2]
		report_spi[3] = (uint8_t)(distance >> 16);
 8000c44:	4b19      	ldr	r3, [pc, #100]	@ (8000cac <Task_Report+0xb8>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	141b      	asrs	r3, r3, #16
 8000c4a:	b2da      	uxtb	r2, r3
 8000c4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ca8 <Task_Report+0xb4>)
 8000c4e:	70da      	strb	r2, [r3, #3]
		report_spi[4] = (uint8_t)(distance >> 8);
 8000c50:	4b16      	ldr	r3, [pc, #88]	@ (8000cac <Task_Report+0xb8>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	121b      	asrs	r3, r3, #8
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <Task_Report+0xb4>)
 8000c5a:	711a      	strb	r2, [r3, #4]
		report_spi[5] = (uint8_t)(distance & 0xFF);
 8000c5c:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <Task_Report+0xb8>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	b2da      	uxtb	r2, r3
 8000c62:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <Task_Report+0xb4>)
 8000c64:	715a      	strb	r2, [r3, #5]
		report_spi[6] = IMU_accident_bool;
 8000c66:	4b12      	ldr	r3, [pc, #72]	@ (8000cb0 <Task_Report+0xbc>)
 8000c68:	781a      	ldrb	r2, [r3, #0]
 8000c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca8 <Task_Report+0xb4>)
 8000c6c:	719a      	strb	r2, [r3, #6]
		taskEXIT_CRITICAL();
 8000c6e:	f008 f835 	bl	8008cdc <vPortExitCritical>

		if(HAL_SPI_Transmit_DMA(&hspi2, report_spi, 7) != HAL_OK){
 8000c72:	2207      	movs	r2, #7
 8000c74:	490c      	ldr	r1, [pc, #48]	@ (8000ca8 <Task_Report+0xb4>)
 8000c76:	480f      	ldr	r0, [pc, #60]	@ (8000cb4 <Task_Report+0xc0>)
 8000c78:	f004 fb7a 	bl	8005370 <HAL_SPI_Transmit_DMA>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d002      	beq.n	8000c88 <Task_Report+0x94>
			printf("SPI Transmit Error\n");
 8000c82:	480d      	ldr	r0, [pc, #52]	@ (8000cb8 <Task_Report+0xc4>)
 8000c84:	f008 fcce 	bl	8009624 <puts>
		}

		vTaskDelayUntil(&xLastWakeTime, pdMS_TO_TICKS(100));
 8000c88:	f107 0308 	add.w	r3, r7, #8
 8000c8c:	2164      	movs	r1, #100	@ 0x64
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f007 f9c8 	bl	8008024 <vTaskDelayUntil>
		taskENTER_CRITICAL();
 8000c94:	e7c2      	b.n	8000c1c <Task_Report+0x28>
 8000c96:	bf00      	nop
 8000c98:	0800a2a4 	.word	0x0800a2a4
 8000c9c:	0800a344 	.word	0x0800a344
 8000ca0:	2000001c 	.word	0x2000001c
 8000ca4:	20000546 	.word	0x20000546
 8000ca8:	20000570 	.word	0x20000570
 8000cac:	20000560 	.word	0x20000560
 8000cb0:	20000552 	.word	0x20000552
 8000cb4:	200003c0 	.word	0x200003c0
 8000cb8:	0800a3c8 	.word	0x0800a3c8

08000cbc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	const char *pcTaskName = "Default_LED_Task";
 8000cc4:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf8 <StartDefaultTask+0x3c>)
 8000cc6:	617b      	str	r3, [r7, #20]
	printf("%s is running\r\n", pcTaskName);
 8000cc8:	6979      	ldr	r1, [r7, #20]
 8000cca:	480c      	ldr	r0, [pc, #48]	@ (8000cfc <StartDefaultTask+0x40>)
 8000ccc:	f008 fc42 	bl	8009554 <iprintf>

	TickType_t xLastWakeTime;
	const TickType_t xFrequency = pdMS_TO_TICKS(500);
 8000cd0:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000cd4:	613b      	str	r3, [r7, #16]
	xLastWakeTime = xTaskGetTickCount();
 8000cd6:	f007 fb71 	bl	80083bc <xTaskGetTickCount>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	60fb      	str	r3, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	  // FOR SANITY CHECK!
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000cde:	2120      	movs	r1, #32
 8000ce0:	4807      	ldr	r0, [pc, #28]	@ (8000d00 <StartDefaultTask+0x44>)
 8000ce2:	f001 f940 	bl	8001f66 <HAL_GPIO_TogglePin>
	  vTaskDelayUntil( &xLastWakeTime, xFrequency);
 8000ce6:	f107 030c 	add.w	r3, r7, #12
 8000cea:	6939      	ldr	r1, [r7, #16]
 8000cec:	4618      	mov	r0, r3
 8000cee:	f007 f999 	bl	8008024 <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000cf2:	bf00      	nop
 8000cf4:	e7f3      	b.n	8000cde <StartDefaultTask+0x22>
 8000cf6:	bf00      	nop
 8000cf8:	0800a3dc 	.word	0x0800a3dc
 8000cfc:	0800a3f0 	.word	0x0800a3f0
 8000d00:	40010800 	.word	0x40010800

08000d04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d08:	b672      	cpsid	i
}
 8000d0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <Error_Handler+0x8>

08000d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d16:	4b18      	ldr	r3, [pc, #96]	@ (8000d78 <HAL_MspInit+0x68>)
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	4a17      	ldr	r2, [pc, #92]	@ (8000d78 <HAL_MspInit+0x68>)
 8000d1c:	f043 0301 	orr.w	r3, r3, #1
 8000d20:	6193      	str	r3, [r2, #24]
 8000d22:	4b15      	ldr	r3, [pc, #84]	@ (8000d78 <HAL_MspInit+0x68>)
 8000d24:	699b      	ldr	r3, [r3, #24]
 8000d26:	f003 0301 	and.w	r3, r3, #1
 8000d2a:	60bb      	str	r3, [r7, #8]
 8000d2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d2e:	4b12      	ldr	r3, [pc, #72]	@ (8000d78 <HAL_MspInit+0x68>)
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	4a11      	ldr	r2, [pc, #68]	@ (8000d78 <HAL_MspInit+0x68>)
 8000d34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d38:	61d3      	str	r3, [r2, #28]
 8000d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d78 <HAL_MspInit+0x68>)
 8000d3c:	69db      	ldr	r3, [r3, #28]
 8000d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d46:	2200      	movs	r2, #0
 8000d48:	210f      	movs	r1, #15
 8000d4a:	f06f 0001 	mvn.w	r0, #1
 8000d4e:	f000 fc72 	bl	8001636 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000d52:	4b0a      	ldr	r3, [pc, #40]	@ (8000d7c <HAL_MspInit+0x6c>)
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d66:	60fb      	str	r3, [r7, #12]
 8000d68:	4a04      	ldr	r2, [pc, #16]	@ (8000d7c <HAL_MspInit+0x6c>)
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	3710      	adds	r7, #16
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40010000 	.word	0x40010000

08000d80 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b088      	sub	sp, #32
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d88:	f107 0310 	add.w	r3, r7, #16
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a31      	ldr	r2, [pc, #196]	@ (8000e60 <HAL_I2C_MspInit+0xe0>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d15a      	bne.n	8000e56 <HAL_I2C_MspInit+0xd6>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da0:	4b30      	ldr	r3, [pc, #192]	@ (8000e64 <HAL_I2C_MspInit+0xe4>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	4a2f      	ldr	r2, [pc, #188]	@ (8000e64 <HAL_I2C_MspInit+0xe4>)
 8000da6:	f043 0308 	orr.w	r3, r3, #8
 8000daa:	6193      	str	r3, [r2, #24]
 8000dac:	4b2d      	ldr	r3, [pc, #180]	@ (8000e64 <HAL_I2C_MspInit+0xe4>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	f003 0308 	and.w	r3, r3, #8
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000db8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000dbc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dbe:	2312      	movs	r3, #18
 8000dc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dc6:	f107 0310 	add.w	r3, r7, #16
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4826      	ldr	r0, [pc, #152]	@ (8000e68 <HAL_I2C_MspInit+0xe8>)
 8000dce:	f000 ff17 	bl	8001c00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000dd2:	4b24      	ldr	r3, [pc, #144]	@ (8000e64 <HAL_I2C_MspInit+0xe4>)
 8000dd4:	69db      	ldr	r3, [r3, #28]
 8000dd6:	4a23      	ldr	r2, [pc, #140]	@ (8000e64 <HAL_I2C_MspInit+0xe4>)
 8000dd8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ddc:	61d3      	str	r3, [r2, #28]
 8000dde:	4b21      	ldr	r3, [pc, #132]	@ (8000e64 <HAL_I2C_MspInit+0xe4>)
 8000de0:	69db      	ldr	r3, [r3, #28]
 8000de2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000de6:	60bb      	str	r3, [r7, #8]
 8000de8:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel5;
 8000dea:	4b20      	ldr	r3, [pc, #128]	@ (8000e6c <HAL_I2C_MspInit+0xec>)
 8000dec:	4a20      	ldr	r2, [pc, #128]	@ (8000e70 <HAL_I2C_MspInit+0xf0>)
 8000dee:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000df0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e6c <HAL_I2C_MspInit+0xec>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000df6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e6c <HAL_I2C_MspInit+0xec>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000dfc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e6c <HAL_I2C_MspInit+0xec>)
 8000dfe:	2280      	movs	r2, #128	@ 0x80
 8000e00:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e02:	4b1a      	ldr	r3, [pc, #104]	@ (8000e6c <HAL_I2C_MspInit+0xec>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e08:	4b18      	ldr	r3, [pc, #96]	@ (8000e6c <HAL_I2C_MspInit+0xec>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8000e0e:	4b17      	ldr	r3, [pc, #92]	@ (8000e6c <HAL_I2C_MspInit+0xec>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e14:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <HAL_I2C_MspInit+0xec>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8000e1a:	4814      	ldr	r0, [pc, #80]	@ (8000e6c <HAL_I2C_MspInit+0xec>)
 8000e1c:	f000 fc42 	bl	80016a4 <HAL_DMA_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <HAL_I2C_MspInit+0xaa>
    {
      Error_Handler();
 8000e26:	f7ff ff6d 	bl	8000d04 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	4a0f      	ldr	r2, [pc, #60]	@ (8000e6c <HAL_I2C_MspInit+0xec>)
 8000e2e:	639a      	str	r2, [r3, #56]	@ 0x38
 8000e30:	4a0e      	ldr	r2, [pc, #56]	@ (8000e6c <HAL_I2C_MspInit+0xec>)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2105      	movs	r1, #5
 8000e3a:	2021      	movs	r0, #33	@ 0x21
 8000e3c:	f000 fbfb 	bl	8001636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8000e40:	2021      	movs	r0, #33	@ 0x21
 8000e42:	f000 fc14 	bl	800166e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2105      	movs	r1, #5
 8000e4a:	2022      	movs	r0, #34	@ 0x22
 8000e4c:	f000 fbf3 	bl	8001636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8000e50:	2022      	movs	r0, #34	@ 0x22
 8000e52:	f000 fc0c 	bl	800166e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000e56:	bf00      	nop
 8000e58:	3720      	adds	r7, #32
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40005800 	.word	0x40005800
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40010c00 	.word	0x40010c00
 8000e6c:	2000037c 	.word	0x2000037c
 8000e70:	40020058 	.word	0x40020058

08000e74 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b088      	sub	sp, #32
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	f107 0310 	add.w	r3, r7, #16
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a20      	ldr	r2, [pc, #128]	@ (8000f10 <HAL_SPI_MspInit+0x9c>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d139      	bne.n	8000f08 <HAL_SPI_MspInit+0x94>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e94:	4b1f      	ldr	r3, [pc, #124]	@ (8000f14 <HAL_SPI_MspInit+0xa0>)
 8000e96:	69db      	ldr	r3, [r3, #28]
 8000e98:	4a1e      	ldr	r2, [pc, #120]	@ (8000f14 <HAL_SPI_MspInit+0xa0>)
 8000e9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e9e:	61d3      	str	r3, [r2, #28]
 8000ea0:	4b1c      	ldr	r3, [pc, #112]	@ (8000f14 <HAL_SPI_MspInit+0xa0>)
 8000ea2:	69db      	ldr	r3, [r3, #28]
 8000ea4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ea8:	60fb      	str	r3, [r7, #12]
 8000eaa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eac:	4b19      	ldr	r3, [pc, #100]	@ (8000f14 <HAL_SPI_MspInit+0xa0>)
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	4a18      	ldr	r2, [pc, #96]	@ (8000f14 <HAL_SPI_MspInit+0xa0>)
 8000eb2:	f043 0308 	orr.w	r3, r3, #8
 8000eb6:	6193      	str	r3, [r2, #24]
 8000eb8:	4b16      	ldr	r3, [pc, #88]	@ (8000f14 <HAL_SPI_MspInit+0xa0>)
 8000eba:	699b      	ldr	r3, [r3, #24]
 8000ebc:	f003 0308 	and.w	r3, r3, #8
 8000ec0:	60bb      	str	r3, [r7, #8]
 8000ec2:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000ec4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000ec8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed2:	f107 0310 	add.w	r3, r7, #16
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	480f      	ldr	r0, [pc, #60]	@ (8000f18 <HAL_SPI_MspInit+0xa4>)
 8000eda:	f000 fe91 	bl	8001c00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000ede:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ee2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eec:	f107 0310 	add.w	r3, r7, #16
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4809      	ldr	r0, [pc, #36]	@ (8000f18 <HAL_SPI_MspInit+0xa4>)
 8000ef4:	f000 fe84 	bl	8001c00 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2105      	movs	r1, #5
 8000efc:	2024      	movs	r0, #36	@ 0x24
 8000efe:	f000 fb9a 	bl	8001636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000f02:	2024      	movs	r0, #36	@ 0x24
 8000f04:	f000 fbb3 	bl	800166e <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000f08:	bf00      	nop
 8000f0a:	3720      	adds	r7, #32
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40003800 	.word	0x40003800
 8000f14:	40021000 	.word	0x40021000
 8000f18:	40010c00 	.word	0x40010c00

08000f1c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f24:	f107 0310 	add.w	r3, r7, #16
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM4)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4a19      	ldr	r2, [pc, #100]	@ (8000f9c <HAL_TIM_Base_MspInit+0x80>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d12b      	bne.n	8000f94 <HAL_TIM_Base_MspInit+0x78>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f3c:	4b18      	ldr	r3, [pc, #96]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x84>)
 8000f3e:	69db      	ldr	r3, [r3, #28]
 8000f40:	4a17      	ldr	r2, [pc, #92]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x84>)
 8000f42:	f043 0304 	orr.w	r3, r3, #4
 8000f46:	61d3      	str	r3, [r2, #28]
 8000f48:	4b15      	ldr	r3, [pc, #84]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x84>)
 8000f4a:	69db      	ldr	r3, [r3, #28]
 8000f4c:	f003 0304 	and.w	r3, r3, #4
 8000f50:	60fb      	str	r3, [r7, #12]
 8000f52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f54:	4b12      	ldr	r3, [pc, #72]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x84>)
 8000f56:	699b      	ldr	r3, [r3, #24]
 8000f58:	4a11      	ldr	r2, [pc, #68]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x84>)
 8000f5a:	f043 0308 	orr.w	r3, r3, #8
 8000f5e:	6193      	str	r3, [r2, #24]
 8000f60:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa0 <HAL_TIM_Base_MspInit+0x84>)
 8000f62:	699b      	ldr	r3, [r3, #24]
 8000f64:	f003 0308 	and.w	r3, r3, #8
 8000f68:	60bb      	str	r3, [r7, #8]
 8000f6a:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = TIM4_CH1_Echo_Pin;
 8000f6c:	2340      	movs	r3, #64	@ 0x40
 8000f6e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(TIM4_CH1_Echo_GPIO_Port, &GPIO_InitStruct);
 8000f78:	f107 0310 	add.w	r3, r7, #16
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4809      	ldr	r0, [pc, #36]	@ (8000fa4 <HAL_TIM_Base_MspInit+0x88>)
 8000f80:	f000 fe3e 	bl	8001c00 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8000f84:	2200      	movs	r2, #0
 8000f86:	2105      	movs	r1, #5
 8000f88:	201e      	movs	r0, #30
 8000f8a:	f000 fb54 	bl	8001636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000f8e:	201e      	movs	r0, #30
 8000f90:	f000 fb6d 	bl	800166e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8000f94:	bf00      	nop
 8000f96:	3720      	adds	r7, #32
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	40000800 	.word	0x40000800
 8000fa0:	40021000 	.word	0x40021000
 8000fa4:	40010c00 	.word	0x40010c00

08000fa8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08c      	sub	sp, #48	@ 0x30
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 031c 	add.w	r3, r7, #28
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a57      	ldr	r2, [pc, #348]	@ (8001120 <HAL_UART_MspInit+0x178>)
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	d130      	bne.n	800102a <HAL_UART_MspInit+0x82>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fc8:	4b56      	ldr	r3, [pc, #344]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 8000fca:	69db      	ldr	r3, [r3, #28]
 8000fcc:	4a55      	ldr	r2, [pc, #340]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 8000fce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fd2:	61d3      	str	r3, [r2, #28]
 8000fd4:	4b53      	ldr	r3, [pc, #332]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 8000fd6:	69db      	ldr	r3, [r3, #28]
 8000fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fdc:	61bb      	str	r3, [r7, #24]
 8000fde:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe0:	4b50      	ldr	r3, [pc, #320]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 8000fe2:	699b      	ldr	r3, [r3, #24]
 8000fe4:	4a4f      	ldr	r2, [pc, #316]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 8000fe6:	f043 0304 	orr.w	r3, r3, #4
 8000fea:	6193      	str	r3, [r2, #24]
 8000fec:	4b4d      	ldr	r3, [pc, #308]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	f003 0304 	and.w	r3, r3, #4
 8000ff4:	617b      	str	r3, [r7, #20]
 8000ff6:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ff8:	2304      	movs	r3, #4
 8000ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001000:	2303      	movs	r3, #3
 8001002:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001004:	f107 031c 	add.w	r3, r7, #28
 8001008:	4619      	mov	r1, r3
 800100a:	4847      	ldr	r0, [pc, #284]	@ (8001128 <HAL_UART_MspInit+0x180>)
 800100c:	f000 fdf8 	bl	8001c00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001010:	2308      	movs	r3, #8
 8001012:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001014:	2300      	movs	r3, #0
 8001016:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101c:	f107 031c 	add.w	r3, r7, #28
 8001020:	4619      	mov	r1, r3
 8001022:	4841      	ldr	r0, [pc, #260]	@ (8001128 <HAL_UART_MspInit+0x180>)
 8001024:	f000 fdec 	bl	8001c00 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001028:	e076      	b.n	8001118 <HAL_UART_MspInit+0x170>
  else if(huart->Instance==USART3)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a3f      	ldr	r2, [pc, #252]	@ (800112c <HAL_UART_MspInit+0x184>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d171      	bne.n	8001118 <HAL_UART_MspInit+0x170>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001034:	4b3b      	ldr	r3, [pc, #236]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 8001036:	69db      	ldr	r3, [r3, #28]
 8001038:	4a3a      	ldr	r2, [pc, #232]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 800103a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800103e:	61d3      	str	r3, [r2, #28]
 8001040:	4b38      	ldr	r3, [pc, #224]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 8001042:	69db      	ldr	r3, [r3, #28]
 8001044:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001048:	613b      	str	r3, [r7, #16]
 800104a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800104c:	4b35      	ldr	r3, [pc, #212]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	4a34      	ldr	r2, [pc, #208]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 8001052:	f043 0310 	orr.w	r3, r3, #16
 8001056:	6193      	str	r3, [r2, #24]
 8001058:	4b32      	ldr	r3, [pc, #200]	@ (8001124 <HAL_UART_MspInit+0x17c>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	f003 0310 	and.w	r3, r3, #16
 8001060:	60fb      	str	r3, [r7, #12]
 8001062:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001064:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106a:	2302      	movs	r3, #2
 800106c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800106e:	2303      	movs	r3, #3
 8001070:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001072:	f107 031c 	add.w	r3, r7, #28
 8001076:	4619      	mov	r1, r3
 8001078:	482d      	ldr	r0, [pc, #180]	@ (8001130 <HAL_UART_MspInit+0x188>)
 800107a:	f000 fdc1 	bl	8001c00 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800107e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001082:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001084:	2300      	movs	r3, #0
 8001086:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800108c:	f107 031c 	add.w	r3, r7, #28
 8001090:	4619      	mov	r1, r3
 8001092:	4827      	ldr	r0, [pc, #156]	@ (8001130 <HAL_UART_MspInit+0x188>)
 8001094:	f000 fdb4 	bl	8001c00 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8001098:	4b26      	ldr	r3, [pc, #152]	@ (8001134 <HAL_UART_MspInit+0x18c>)
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800109e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80010a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a8:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80010ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010b0:	f043 0310 	orr.w	r3, r3, #16
 80010b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010b6:	4a1f      	ldr	r2, [pc, #124]	@ (8001134 <HAL_UART_MspInit+0x18c>)
 80010b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010ba:	6053      	str	r3, [r2, #4]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80010bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001138 <HAL_UART_MspInit+0x190>)
 80010be:	4a1f      	ldr	r2, [pc, #124]	@ (800113c <HAL_UART_MspInit+0x194>)
 80010c0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001138 <HAL_UART_MspInit+0x190>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001138 <HAL_UART_MspInit+0x190>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001138 <HAL_UART_MspInit+0x190>)
 80010d0:	2280      	movs	r2, #128	@ 0x80
 80010d2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010d4:	4b18      	ldr	r3, [pc, #96]	@ (8001138 <HAL_UART_MspInit+0x190>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010da:	4b17      	ldr	r3, [pc, #92]	@ (8001138 <HAL_UART_MspInit+0x190>)
 80010dc:	2200      	movs	r2, #0
 80010de:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80010e0:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <HAL_UART_MspInit+0x190>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010e6:	4b14      	ldr	r3, [pc, #80]	@ (8001138 <HAL_UART_MspInit+0x190>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80010ec:	4812      	ldr	r0, [pc, #72]	@ (8001138 <HAL_UART_MspInit+0x190>)
 80010ee:	f000 fad9 	bl	80016a4 <HAL_DMA_Init>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <HAL_UART_MspInit+0x154>
      Error_Handler();
 80010f8:	f7ff fe04 	bl	8000d04 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001138 <HAL_UART_MspInit+0x190>)
 8001100:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001102:	4a0d      	ldr	r2, [pc, #52]	@ (8001138 <HAL_UART_MspInit+0x190>)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001108:	2200      	movs	r2, #0
 800110a:	2105      	movs	r1, #5
 800110c:	2027      	movs	r0, #39	@ 0x27
 800110e:	f000 fa92 	bl	8001636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001112:	2027      	movs	r0, #39	@ 0x27
 8001114:	f000 faab 	bl	800166e <HAL_NVIC_EnableIRQ>
}
 8001118:	bf00      	nop
 800111a:	3730      	adds	r7, #48	@ 0x30
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	40004400 	.word	0x40004400
 8001124:	40021000 	.word	0x40021000
 8001128:	40010800 	.word	0x40010800
 800112c:	40004800 	.word	0x40004800
 8001130:	40011000 	.word	0x40011000
 8001134:	40010000 	.word	0x40010000
 8001138:	200004f0 	.word	0x200004f0
 800113c:	40020030 	.word	0x40020030

08001140 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001144:	bf00      	nop
 8001146:	e7fd      	b.n	8001144 <NMI_Handler+0x4>

08001148 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <HardFault_Handler+0x4>

08001150 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <MemManage_Handler+0x4>

08001158 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800115c:	bf00      	nop
 800115e:	e7fd      	b.n	800115c <BusFault_Handler+0x4>

08001160 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001164:	bf00      	nop
 8001166:	e7fd      	b.n	8001164 <UsageFault_Handler+0x4>

08001168 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800116c:	bf00      	nop
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr

08001174 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001178:	f000 f96a 	bl	8001450 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800117c:	f007 fb24 	bl	80087c8 <xTaskGetSchedulerState>
 8001180:	4603      	mov	r3, r0
 8001182:	2b01      	cmp	r3, #1
 8001184:	d001      	beq.n	800118a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001186:	f007 fdf7 	bl	8008d78 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001194:	4802      	ldr	r0, [pc, #8]	@ (80011a0 <DMA1_Channel3_IRQHandler+0x10>)
 8001196:	f000 fbf3 	bl	8001980 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200004f0 	.word	0x200004f0

080011a4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 80011a8:	4802      	ldr	r0, [pc, #8]	@ (80011b4 <DMA1_Channel5_IRQHandler+0x10>)
 80011aa:	f000 fbe9 	bl	8001980 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	2000037c 	.word	0x2000037c

080011b8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80011bc:	4802      	ldr	r0, [pc, #8]	@ (80011c8 <TIM4_IRQHandler+0x10>)
 80011be:	f004 fe39 	bl	8005e34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000418 	.word	0x20000418

080011cc <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80011d0:	4802      	ldr	r0, [pc, #8]	@ (80011dc <I2C2_EV_IRQHandler+0x10>)
 80011d2:	f001 fadb 	bl	800278c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000328 	.word	0x20000328

080011e0 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80011e4:	4802      	ldr	r0, [pc, #8]	@ (80011f0 <I2C2_ER_IRQHandler+0x10>)
 80011e6:	f001 fc42 	bl	8002a6e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000328 	.word	0x20000328

080011f4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80011f8:	4802      	ldr	r0, [pc, #8]	@ (8001204 <SPI2_IRQHandler+0x10>)
 80011fa:	f004 f96b 	bl	80054d4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	200003c0 	.word	0x200003c0

08001208 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800120c:	4802      	ldr	r0, [pc, #8]	@ (8001218 <USART3_IRQHandler+0x10>)
 800120e:	f005 fd47 	bl	8006ca0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	200004a8 	.word	0x200004a8

0800121c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001220:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001224:	f000 feb8 	bl	8001f98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	bd80      	pop	{r7, pc}

0800122c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001238:	2300      	movs	r3, #0
 800123a:	617b      	str	r3, [r7, #20]
 800123c:	e00a      	b.n	8001254 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800123e:	f3af 8000 	nop.w
 8001242:	4601      	mov	r1, r0
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	1c5a      	adds	r2, r3, #1
 8001248:	60ba      	str	r2, [r7, #8]
 800124a:	b2ca      	uxtb	r2, r1
 800124c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	3301      	adds	r3, #1
 8001252:	617b      	str	r3, [r7, #20]
 8001254:	697a      	ldr	r2, [r7, #20]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	429a      	cmp	r2, r3
 800125a:	dbf0      	blt.n	800123e <_read+0x12>
  }

  return len;
 800125c:	687b      	ldr	r3, [r7, #4]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3718      	adds	r7, #24
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	b086      	sub	sp, #24
 800126a:	af00      	add	r7, sp, #0
 800126c:	60f8      	str	r0, [r7, #12]
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001272:	2300      	movs	r3, #0
 8001274:	617b      	str	r3, [r7, #20]
 8001276:	e009      	b.n	800128c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	1c5a      	adds	r2, r3, #1
 800127c:	60ba      	str	r2, [r7, #8]
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	4618      	mov	r0, r3
 8001282:	f7fe ff7d 	bl	8000180 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	3301      	adds	r3, #1
 800128a:	617b      	str	r3, [r7, #20]
 800128c:	697a      	ldr	r2, [r7, #20]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	429a      	cmp	r2, r3
 8001292:	dbf1      	blt.n	8001278 <_write+0x12>
  }
  return len;
 8001294:	687b      	ldr	r3, [r7, #4]
}
 8001296:	4618      	mov	r0, r3
 8001298:	3718      	adds	r7, #24
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}

0800129e <_close>:

int _close(int file)
{
 800129e:	b480      	push	{r7}
 80012a0:	b083      	sub	sp, #12
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bc80      	pop	{r7}
 80012b2:	4770      	bx	lr

080012b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012c4:	605a      	str	r2, [r3, #4]
  return 0;
 80012c6:	2300      	movs	r3, #0
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr

080012d2 <_isatty>:

int _isatty(int file)
{
 80012d2:	b480      	push	{r7}
 80012d4:	b083      	sub	sp, #12
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012da:	2301      	movs	r3, #1
}
 80012dc:	4618      	mov	r0, r3
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bc80      	pop	{r7}
 80012e4:	4770      	bx	lr

080012e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012e6:	b480      	push	{r7}
 80012e8:	b085      	sub	sp, #20
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	60f8      	str	r0, [r7, #12]
 80012ee:	60b9      	str	r1, [r7, #8]
 80012f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012f2:	2300      	movs	r3, #0
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3714      	adds	r7, #20
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr
	...

08001300 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001308:	4a14      	ldr	r2, [pc, #80]	@ (800135c <_sbrk+0x5c>)
 800130a:	4b15      	ldr	r3, [pc, #84]	@ (8001360 <_sbrk+0x60>)
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001314:	4b13      	ldr	r3, [pc, #76]	@ (8001364 <_sbrk+0x64>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d102      	bne.n	8001322 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800131c:	4b11      	ldr	r3, [pc, #68]	@ (8001364 <_sbrk+0x64>)
 800131e:	4a12      	ldr	r2, [pc, #72]	@ (8001368 <_sbrk+0x68>)
 8001320:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001322:	4b10      	ldr	r3, [pc, #64]	@ (8001364 <_sbrk+0x64>)
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4413      	add	r3, r2
 800132a:	693a      	ldr	r2, [r7, #16]
 800132c:	429a      	cmp	r2, r3
 800132e:	d207      	bcs.n	8001340 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001330:	f008 fb04 	bl	800993c <__errno>
 8001334:	4603      	mov	r3, r0
 8001336:	220c      	movs	r2, #12
 8001338:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800133a:	f04f 33ff 	mov.w	r3, #4294967295
 800133e:	e009      	b.n	8001354 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001340:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <_sbrk+0x64>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001346:	4b07      	ldr	r3, [pc, #28]	@ (8001364 <_sbrk+0x64>)
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	4413      	add	r3, r2
 800134e:	4a05      	ldr	r2, [pc, #20]	@ (8001364 <_sbrk+0x64>)
 8001350:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001352:	68fb      	ldr	r3, [r7, #12]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	20005000 	.word	0x20005000
 8001360:	00000400 	.word	0x00000400
 8001364:	20000578 	.word	0x20000578
 8001368:	20004420 	.word	0x20004420

0800136c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr

08001378 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001378:	f7ff fff8 	bl	800136c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800137c:	480b      	ldr	r0, [pc, #44]	@ (80013ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800137e:	490c      	ldr	r1, [pc, #48]	@ (80013b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001380:	4a0c      	ldr	r2, [pc, #48]	@ (80013b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001382:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001384:	e002      	b.n	800138c <LoopCopyDataInit>

08001386 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001386:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001388:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800138a:	3304      	adds	r3, #4

0800138c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800138c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800138e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001390:	d3f9      	bcc.n	8001386 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001392:	4a09      	ldr	r2, [pc, #36]	@ (80013b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001394:	4c09      	ldr	r4, [pc, #36]	@ (80013bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001396:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001398:	e001      	b.n	800139e <LoopFillZerobss>

0800139a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800139a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800139c:	3204      	adds	r2, #4

0800139e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800139e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013a0:	d3fb      	bcc.n	800139a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013a2:	f008 fad1 	bl	8009948 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013a6:	f7fe ff09 	bl	80001bc <main>
  bx lr
 80013aa:	4770      	bx	lr
  ldr r0, =_sdata
 80013ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013b0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80013b4:	0800a470 	.word	0x0800a470
  ldr r2, =_sbss
 80013b8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80013bc:	20004420 	.word	0x20004420

080013c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013c0:	e7fe      	b.n	80013c0 <ADC1_2_IRQHandler>
	...

080013c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013c8:	4b08      	ldr	r3, [pc, #32]	@ (80013ec <HAL_Init+0x28>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a07      	ldr	r2, [pc, #28]	@ (80013ec <HAL_Init+0x28>)
 80013ce:	f043 0310 	orr.w	r3, r3, #16
 80013d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013d4:	2003      	movs	r0, #3
 80013d6:	f000 f923 	bl	8001620 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013da:	200f      	movs	r0, #15
 80013dc:	f000 f808 	bl	80013f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013e0:	f7ff fc96 	bl	8000d10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40022000 	.word	0x40022000

080013f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013f8:	4b12      	ldr	r3, [pc, #72]	@ (8001444 <HAL_InitTick+0x54>)
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	4b12      	ldr	r3, [pc, #72]	@ (8001448 <HAL_InitTick+0x58>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	4619      	mov	r1, r3
 8001402:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001406:	fbb3 f3f1 	udiv	r3, r3, r1
 800140a:	fbb2 f3f3 	udiv	r3, r2, r3
 800140e:	4618      	mov	r0, r3
 8001410:	f000 f93b 	bl	800168a <HAL_SYSTICK_Config>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e00e      	b.n	800143c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2b0f      	cmp	r3, #15
 8001422:	d80a      	bhi.n	800143a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001424:	2200      	movs	r2, #0
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	f04f 30ff 	mov.w	r0, #4294967295
 800142c:	f000 f903 	bl	8001636 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001430:	4a06      	ldr	r2, [pc, #24]	@ (800144c <HAL_InitTick+0x5c>)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001436:	2300      	movs	r3, #0
 8001438:	e000      	b.n	800143c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
}
 800143c:	4618      	mov	r0, r3
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000000 	.word	0x20000000
 8001448:	20000008 	.word	0x20000008
 800144c:	20000004 	.word	0x20000004

08001450 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001454:	4b05      	ldr	r3, [pc, #20]	@ (800146c <HAL_IncTick+0x1c>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	461a      	mov	r2, r3
 800145a:	4b05      	ldr	r3, [pc, #20]	@ (8001470 <HAL_IncTick+0x20>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4413      	add	r3, r2
 8001460:	4a03      	ldr	r2, [pc, #12]	@ (8001470 <HAL_IncTick+0x20>)
 8001462:	6013      	str	r3, [r2, #0]
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	bc80      	pop	{r7}
 800146a:	4770      	bx	lr
 800146c:	20000008 	.word	0x20000008
 8001470:	2000057c 	.word	0x2000057c

08001474 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return uwTick;
 8001478:	4b02      	ldr	r3, [pc, #8]	@ (8001484 <HAL_GetTick+0x10>)
 800147a:	681b      	ldr	r3, [r3, #0]
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	bc80      	pop	{r7}
 8001482:	4770      	bx	lr
 8001484:	2000057c 	.word	0x2000057c

08001488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f003 0307 	and.w	r3, r3, #7
 8001496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001498:	4b0c      	ldr	r3, [pc, #48]	@ (80014cc <__NVIC_SetPriorityGrouping+0x44>)
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800149e:	68ba      	ldr	r2, [r7, #8]
 80014a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014a4:	4013      	ands	r3, r2
 80014a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ba:	4a04      	ldr	r2, [pc, #16]	@ (80014cc <__NVIC_SetPriorityGrouping+0x44>)
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	60d3      	str	r3, [r2, #12]
}
 80014c0:	bf00      	nop
 80014c2:	3714      	adds	r7, #20
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bc80      	pop	{r7}
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014d4:	4b04      	ldr	r3, [pc, #16]	@ (80014e8 <__NVIC_GetPriorityGrouping+0x18>)
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	0a1b      	lsrs	r3, r3, #8
 80014da:	f003 0307 	and.w	r3, r3, #7
}
 80014de:	4618      	mov	r0, r3
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bc80      	pop	{r7}
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	4603      	mov	r3, r0
 80014f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	db0b      	blt.n	8001516 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	f003 021f 	and.w	r2, r3, #31
 8001504:	4906      	ldr	r1, [pc, #24]	@ (8001520 <__NVIC_EnableIRQ+0x34>)
 8001506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150a:	095b      	lsrs	r3, r3, #5
 800150c:	2001      	movs	r0, #1
 800150e:	fa00 f202 	lsl.w	r2, r0, r2
 8001512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr
 8001520:	e000e100 	.word	0xe000e100

08001524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	6039      	str	r1, [r7, #0]
 800152e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001534:	2b00      	cmp	r3, #0
 8001536:	db0a      	blt.n	800154e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	b2da      	uxtb	r2, r3
 800153c:	490c      	ldr	r1, [pc, #48]	@ (8001570 <__NVIC_SetPriority+0x4c>)
 800153e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001542:	0112      	lsls	r2, r2, #4
 8001544:	b2d2      	uxtb	r2, r2
 8001546:	440b      	add	r3, r1
 8001548:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800154c:	e00a      	b.n	8001564 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	b2da      	uxtb	r2, r3
 8001552:	4908      	ldr	r1, [pc, #32]	@ (8001574 <__NVIC_SetPriority+0x50>)
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	f003 030f 	and.w	r3, r3, #15
 800155a:	3b04      	subs	r3, #4
 800155c:	0112      	lsls	r2, r2, #4
 800155e:	b2d2      	uxtb	r2, r2
 8001560:	440b      	add	r3, r1
 8001562:	761a      	strb	r2, [r3, #24]
}
 8001564:	bf00      	nop
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	bc80      	pop	{r7}
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	e000e100 	.word	0xe000e100
 8001574:	e000ed00 	.word	0xe000ed00

08001578 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001578:	b480      	push	{r7}
 800157a:	b089      	sub	sp, #36	@ 0x24
 800157c:	af00      	add	r7, sp, #0
 800157e:	60f8      	str	r0, [r7, #12]
 8001580:	60b9      	str	r1, [r7, #8]
 8001582:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	f003 0307 	and.w	r3, r3, #7
 800158a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	f1c3 0307 	rsb	r3, r3, #7
 8001592:	2b04      	cmp	r3, #4
 8001594:	bf28      	it	cs
 8001596:	2304      	movcs	r3, #4
 8001598:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	3304      	adds	r3, #4
 800159e:	2b06      	cmp	r3, #6
 80015a0:	d902      	bls.n	80015a8 <NVIC_EncodePriority+0x30>
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	3b03      	subs	r3, #3
 80015a6:	e000      	b.n	80015aa <NVIC_EncodePriority+0x32>
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015ac:	f04f 32ff 	mov.w	r2, #4294967295
 80015b0:	69bb      	ldr	r3, [r7, #24]
 80015b2:	fa02 f303 	lsl.w	r3, r2, r3
 80015b6:	43da      	mvns	r2, r3
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	401a      	ands	r2, r3
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015c0:	f04f 31ff 	mov.w	r1, #4294967295
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ca:	43d9      	mvns	r1, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d0:	4313      	orrs	r3, r2
         );
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3724      	adds	r7, #36	@ 0x24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr

080015dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3b01      	subs	r3, #1
 80015e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015ec:	d301      	bcc.n	80015f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ee:	2301      	movs	r3, #1
 80015f0:	e00f      	b.n	8001612 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015f2:	4a0a      	ldr	r2, [pc, #40]	@ (800161c <SysTick_Config+0x40>)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015fa:	210f      	movs	r1, #15
 80015fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001600:	f7ff ff90 	bl	8001524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001604:	4b05      	ldr	r3, [pc, #20]	@ (800161c <SysTick_Config+0x40>)
 8001606:	2200      	movs	r2, #0
 8001608:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800160a:	4b04      	ldr	r3, [pc, #16]	@ (800161c <SysTick_Config+0x40>)
 800160c:	2207      	movs	r2, #7
 800160e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	e000e010 	.word	0xe000e010

08001620 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f7ff ff2d 	bl	8001488 <__NVIC_SetPriorityGrouping>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001636:	b580      	push	{r7, lr}
 8001638:	b086      	sub	sp, #24
 800163a:	af00      	add	r7, sp, #0
 800163c:	4603      	mov	r3, r0
 800163e:	60b9      	str	r1, [r7, #8]
 8001640:	607a      	str	r2, [r7, #4]
 8001642:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001648:	f7ff ff42 	bl	80014d0 <__NVIC_GetPriorityGrouping>
 800164c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800164e:	687a      	ldr	r2, [r7, #4]
 8001650:	68b9      	ldr	r1, [r7, #8]
 8001652:	6978      	ldr	r0, [r7, #20]
 8001654:	f7ff ff90 	bl	8001578 <NVIC_EncodePriority>
 8001658:	4602      	mov	r2, r0
 800165a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800165e:	4611      	mov	r1, r2
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff ff5f 	bl	8001524 <__NVIC_SetPriority>
}
 8001666:	bf00      	nop
 8001668:	3718      	adds	r7, #24
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}

0800166e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b082      	sub	sp, #8
 8001672:	af00      	add	r7, sp, #0
 8001674:	4603      	mov	r3, r0
 8001676:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff ff35 	bl	80014ec <__NVIC_EnableIRQ>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b082      	sub	sp, #8
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7ff ffa2 	bl	80015dc <SysTick_Config>
 8001698:	4603      	mov	r3, r0
}
 800169a:	4618      	mov	r0, r3
 800169c:	3708      	adds	r7, #8
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
	...

080016a4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016ac:	2300      	movs	r3, #0
 80016ae:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d101      	bne.n	80016ba <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e043      	b.n	8001742 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	4b22      	ldr	r3, [pc, #136]	@ (800174c <HAL_DMA_Init+0xa8>)
 80016c2:	4413      	add	r3, r2
 80016c4:	4a22      	ldr	r2, [pc, #136]	@ (8001750 <HAL_DMA_Init+0xac>)
 80016c6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ca:	091b      	lsrs	r3, r3, #4
 80016cc:	009a      	lsls	r2, r3, #2
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a1f      	ldr	r2, [pc, #124]	@ (8001754 <HAL_DMA_Init+0xb0>)
 80016d6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2202      	movs	r2, #2
 80016dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80016ee:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80016f2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80016fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001708:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	695b      	ldr	r3, [r3, #20]
 800170e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001714:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69db      	ldr	r3, [r3, #28]
 800171a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800171c:	68fa      	ldr	r2, [r7, #12]
 800171e:	4313      	orrs	r3, r2
 8001720:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2200      	movs	r2, #0
 800172e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2201      	movs	r2, #1
 8001734:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2200      	movs	r2, #0
 800173c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3714      	adds	r7, #20
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr
 800174c:	bffdfff8 	.word	0xbffdfff8
 8001750:	cccccccd 	.word	0xcccccccd
 8001754:	40020000 	.word	0x40020000

08001758 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
 8001764:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001766:	2300      	movs	r3, #0
 8001768:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d101      	bne.n	8001778 <HAL_DMA_Start_IT+0x20>
 8001774:	2302      	movs	r3, #2
 8001776:	e04b      	b.n	8001810 <HAL_DMA_Start_IT+0xb8>
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	2201      	movs	r2, #1
 800177c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001786:	b2db      	uxtb	r3, r3
 8001788:	2b01      	cmp	r3, #1
 800178a:	d13a      	bne.n	8001802 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2202      	movs	r2, #2
 8001790:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2200      	movs	r2, #0
 8001798:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f022 0201 	bic.w	r2, r2, #1
 80017a8:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	68b9      	ldr	r1, [r7, #8]
 80017b0:	68f8      	ldr	r0, [r7, #12]
 80017b2:	f000 f9f8 	bl	8001ba6 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d008      	beq.n	80017d0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	681a      	ldr	r2, [r3, #0]
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f042 020e 	orr.w	r2, r2, #14
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	e00f      	b.n	80017f0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f022 0204 	bic.w	r2, r2, #4
 80017de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f042 020a 	orr.w	r2, r2, #10
 80017ee:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f042 0201 	orr.w	r2, r2, #1
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	e005      	b.n	800180e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2200      	movs	r2, #0
 8001806:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800180a:	2302      	movs	r3, #2
 800180c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800180e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001810:	4618      	mov	r0, r3
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}

08001818 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001820:	2300      	movs	r3, #0
 8001822:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800182a:	b2db      	uxtb	r3, r3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d008      	beq.n	8001842 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2204      	movs	r2, #4
 8001834:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2200      	movs	r2, #0
 800183a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e020      	b.n	8001884 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f022 020e 	bic.w	r2, r2, #14
 8001850:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f022 0201 	bic.w	r2, r2, #1
 8001860:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800186a:	2101      	movs	r1, #1
 800186c:	fa01 f202 	lsl.w	r2, r1, r2
 8001870:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2201      	movs	r2, #1
 8001876:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2200      	movs	r2, #0
 800187e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001882:	7bfb      	ldrb	r3, [r7, #15]
}
 8001884:	4618      	mov	r0, r3
 8001886:	3714      	adds	r7, #20
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr
	...

08001890 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001898:	2300      	movs	r3, #0
 800189a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d005      	beq.n	80018b4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2204      	movs	r2, #4
 80018ac:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	73fb      	strb	r3, [r7, #15]
 80018b2:	e051      	b.n	8001958 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f022 020e 	bic.w	r2, r2, #14
 80018c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f022 0201 	bic.w	r2, r2, #1
 80018d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a22      	ldr	r2, [pc, #136]	@ (8001964 <HAL_DMA_Abort_IT+0xd4>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d029      	beq.n	8001932 <HAL_DMA_Abort_IT+0xa2>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a21      	ldr	r2, [pc, #132]	@ (8001968 <HAL_DMA_Abort_IT+0xd8>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d022      	beq.n	800192e <HAL_DMA_Abort_IT+0x9e>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a1f      	ldr	r2, [pc, #124]	@ (800196c <HAL_DMA_Abort_IT+0xdc>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d01a      	beq.n	8001928 <HAL_DMA_Abort_IT+0x98>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a1e      	ldr	r2, [pc, #120]	@ (8001970 <HAL_DMA_Abort_IT+0xe0>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d012      	beq.n	8001922 <HAL_DMA_Abort_IT+0x92>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a1c      	ldr	r2, [pc, #112]	@ (8001974 <HAL_DMA_Abort_IT+0xe4>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d00a      	beq.n	800191c <HAL_DMA_Abort_IT+0x8c>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a1b      	ldr	r2, [pc, #108]	@ (8001978 <HAL_DMA_Abort_IT+0xe8>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d102      	bne.n	8001916 <HAL_DMA_Abort_IT+0x86>
 8001910:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001914:	e00e      	b.n	8001934 <HAL_DMA_Abort_IT+0xa4>
 8001916:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800191a:	e00b      	b.n	8001934 <HAL_DMA_Abort_IT+0xa4>
 800191c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001920:	e008      	b.n	8001934 <HAL_DMA_Abort_IT+0xa4>
 8001922:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001926:	e005      	b.n	8001934 <HAL_DMA_Abort_IT+0xa4>
 8001928:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800192c:	e002      	b.n	8001934 <HAL_DMA_Abort_IT+0xa4>
 800192e:	2310      	movs	r3, #16
 8001930:	e000      	b.n	8001934 <HAL_DMA_Abort_IT+0xa4>
 8001932:	2301      	movs	r3, #1
 8001934:	4a11      	ldr	r2, [pc, #68]	@ (800197c <HAL_DMA_Abort_IT+0xec>)
 8001936:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2201      	movs	r2, #1
 800193c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2200      	movs	r2, #0
 8001944:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800194c:	2b00      	cmp	r3, #0
 800194e:	d003      	beq.n	8001958 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	4798      	blx	r3
    } 
  }
  return status;
 8001958:	7bfb      	ldrb	r3, [r7, #15]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3710      	adds	r7, #16
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40020008 	.word	0x40020008
 8001968:	4002001c 	.word	0x4002001c
 800196c:	40020030 	.word	0x40020030
 8001970:	40020044 	.word	0x40020044
 8001974:	40020058 	.word	0x40020058
 8001978:	4002006c 	.word	0x4002006c
 800197c:	40020000 	.word	0x40020000

08001980 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199c:	2204      	movs	r2, #4
 800199e:	409a      	lsls	r2, r3
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	4013      	ands	r3, r2
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d04f      	beq.n	8001a48 <HAL_DMA_IRQHandler+0xc8>
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	f003 0304 	and.w	r3, r3, #4
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d04a      	beq.n	8001a48 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0320 	and.w	r3, r3, #32
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d107      	bne.n	80019d0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f022 0204 	bic.w	r2, r2, #4
 80019ce:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a66      	ldr	r2, [pc, #408]	@ (8001b70 <HAL_DMA_IRQHandler+0x1f0>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d029      	beq.n	8001a2e <HAL_DMA_IRQHandler+0xae>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a65      	ldr	r2, [pc, #404]	@ (8001b74 <HAL_DMA_IRQHandler+0x1f4>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d022      	beq.n	8001a2a <HAL_DMA_IRQHandler+0xaa>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a63      	ldr	r2, [pc, #396]	@ (8001b78 <HAL_DMA_IRQHandler+0x1f8>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d01a      	beq.n	8001a24 <HAL_DMA_IRQHandler+0xa4>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a62      	ldr	r2, [pc, #392]	@ (8001b7c <HAL_DMA_IRQHandler+0x1fc>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d012      	beq.n	8001a1e <HAL_DMA_IRQHandler+0x9e>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a60      	ldr	r2, [pc, #384]	@ (8001b80 <HAL_DMA_IRQHandler+0x200>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d00a      	beq.n	8001a18 <HAL_DMA_IRQHandler+0x98>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a5f      	ldr	r2, [pc, #380]	@ (8001b84 <HAL_DMA_IRQHandler+0x204>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d102      	bne.n	8001a12 <HAL_DMA_IRQHandler+0x92>
 8001a0c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001a10:	e00e      	b.n	8001a30 <HAL_DMA_IRQHandler+0xb0>
 8001a12:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001a16:	e00b      	b.n	8001a30 <HAL_DMA_IRQHandler+0xb0>
 8001a18:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001a1c:	e008      	b.n	8001a30 <HAL_DMA_IRQHandler+0xb0>
 8001a1e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a22:	e005      	b.n	8001a30 <HAL_DMA_IRQHandler+0xb0>
 8001a24:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a28:	e002      	b.n	8001a30 <HAL_DMA_IRQHandler+0xb0>
 8001a2a:	2340      	movs	r3, #64	@ 0x40
 8001a2c:	e000      	b.n	8001a30 <HAL_DMA_IRQHandler+0xb0>
 8001a2e:	2304      	movs	r3, #4
 8001a30:	4a55      	ldr	r2, [pc, #340]	@ (8001b88 <HAL_DMA_IRQHandler+0x208>)
 8001a32:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f000 8094 	beq.w	8001b66 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001a46:	e08e      	b.n	8001b66 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	409a      	lsls	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4013      	ands	r3, r2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d056      	beq.n	8001b06 <HAL_DMA_IRQHandler+0x186>
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d051      	beq.n	8001b06 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0320 	and.w	r3, r3, #32
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d10b      	bne.n	8001a88 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f022 020a 	bic.w	r2, r2, #10
 8001a7e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a38      	ldr	r2, [pc, #224]	@ (8001b70 <HAL_DMA_IRQHandler+0x1f0>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d029      	beq.n	8001ae6 <HAL_DMA_IRQHandler+0x166>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a37      	ldr	r2, [pc, #220]	@ (8001b74 <HAL_DMA_IRQHandler+0x1f4>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d022      	beq.n	8001ae2 <HAL_DMA_IRQHandler+0x162>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a35      	ldr	r2, [pc, #212]	@ (8001b78 <HAL_DMA_IRQHandler+0x1f8>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d01a      	beq.n	8001adc <HAL_DMA_IRQHandler+0x15c>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a34      	ldr	r2, [pc, #208]	@ (8001b7c <HAL_DMA_IRQHandler+0x1fc>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d012      	beq.n	8001ad6 <HAL_DMA_IRQHandler+0x156>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a32      	ldr	r2, [pc, #200]	@ (8001b80 <HAL_DMA_IRQHandler+0x200>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d00a      	beq.n	8001ad0 <HAL_DMA_IRQHandler+0x150>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a31      	ldr	r2, [pc, #196]	@ (8001b84 <HAL_DMA_IRQHandler+0x204>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d102      	bne.n	8001aca <HAL_DMA_IRQHandler+0x14a>
 8001ac4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001ac8:	e00e      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x168>
 8001aca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001ace:	e00b      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x168>
 8001ad0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ad4:	e008      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x168>
 8001ad6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ada:	e005      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x168>
 8001adc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ae0:	e002      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x168>
 8001ae2:	2320      	movs	r3, #32
 8001ae4:	e000      	b.n	8001ae8 <HAL_DMA_IRQHandler+0x168>
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	4a27      	ldr	r2, [pc, #156]	@ (8001b88 <HAL_DMA_IRQHandler+0x208>)
 8001aea:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2200      	movs	r2, #0
 8001af0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d034      	beq.n	8001b66 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001b04:	e02f      	b.n	8001b66 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0a:	2208      	movs	r2, #8
 8001b0c:	409a      	lsls	r2, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	4013      	ands	r3, r2
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d028      	beq.n	8001b68 <HAL_DMA_IRQHandler+0x1e8>
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	f003 0308 	and.w	r3, r3, #8
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d023      	beq.n	8001b68 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f022 020e 	bic.w	r2, r2, #14
 8001b2e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b38:	2101      	movs	r1, #1
 8001b3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b3e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d004      	beq.n	8001b68 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	4798      	blx	r3
    }
  }
  return;
 8001b66:	bf00      	nop
 8001b68:	bf00      	nop
}
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40020008 	.word	0x40020008
 8001b74:	4002001c 	.word	0x4002001c
 8001b78:	40020030 	.word	0x40020030
 8001b7c:	40020044 	.word	0x40020044
 8001b80:	40020058 	.word	0x40020058
 8001b84:	4002006c 	.word	0x4002006c
 8001b88:	40020000 	.word	0x40020000

08001b8c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b9a:	b2db      	uxtb	r3, r3
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bc80      	pop	{r7}
 8001ba4:	4770      	bx	lr

08001ba6 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b085      	sub	sp, #20
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	60f8      	str	r0, [r7, #12]
 8001bae:	60b9      	str	r1, [r7, #8]
 8001bb0:	607a      	str	r2, [r7, #4]
 8001bb2:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	683a      	ldr	r2, [r7, #0]
 8001bca:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	2b10      	cmp	r3, #16
 8001bd2:	d108      	bne.n	8001be6 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68ba      	ldr	r2, [r7, #8]
 8001be2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001be4:	e007      	b.n	8001bf6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	68ba      	ldr	r2, [r7, #8]
 8001bec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	60da      	str	r2, [r3, #12]
}
 8001bf6:	bf00      	nop
 8001bf8:	3714      	adds	r7, #20
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr

08001c00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b08b      	sub	sp, #44	@ 0x2c
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c12:	e169      	b.n	8001ee8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c14:	2201      	movs	r2, #1
 8001c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	69fa      	ldr	r2, [r7, #28]
 8001c24:	4013      	ands	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	f040 8158 	bne.w	8001ee2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	4a9a      	ldr	r2, [pc, #616]	@ (8001ea0 <HAL_GPIO_Init+0x2a0>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d05e      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
 8001c3c:	4a98      	ldr	r2, [pc, #608]	@ (8001ea0 <HAL_GPIO_Init+0x2a0>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d875      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c42:	4a98      	ldr	r2, [pc, #608]	@ (8001ea4 <HAL_GPIO_Init+0x2a4>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d058      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
 8001c48:	4a96      	ldr	r2, [pc, #600]	@ (8001ea4 <HAL_GPIO_Init+0x2a4>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d86f      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c4e:	4a96      	ldr	r2, [pc, #600]	@ (8001ea8 <HAL_GPIO_Init+0x2a8>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d052      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
 8001c54:	4a94      	ldr	r2, [pc, #592]	@ (8001ea8 <HAL_GPIO_Init+0x2a8>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d869      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c5a:	4a94      	ldr	r2, [pc, #592]	@ (8001eac <HAL_GPIO_Init+0x2ac>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d04c      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
 8001c60:	4a92      	ldr	r2, [pc, #584]	@ (8001eac <HAL_GPIO_Init+0x2ac>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d863      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c66:	4a92      	ldr	r2, [pc, #584]	@ (8001eb0 <HAL_GPIO_Init+0x2b0>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d046      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
 8001c6c:	4a90      	ldr	r2, [pc, #576]	@ (8001eb0 <HAL_GPIO_Init+0x2b0>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d85d      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c72:	2b12      	cmp	r3, #18
 8001c74:	d82a      	bhi.n	8001ccc <HAL_GPIO_Init+0xcc>
 8001c76:	2b12      	cmp	r3, #18
 8001c78:	d859      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c80 <HAL_GPIO_Init+0x80>)
 8001c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c80:	08001cfb 	.word	0x08001cfb
 8001c84:	08001cd5 	.word	0x08001cd5
 8001c88:	08001ce7 	.word	0x08001ce7
 8001c8c:	08001d29 	.word	0x08001d29
 8001c90:	08001d2f 	.word	0x08001d2f
 8001c94:	08001d2f 	.word	0x08001d2f
 8001c98:	08001d2f 	.word	0x08001d2f
 8001c9c:	08001d2f 	.word	0x08001d2f
 8001ca0:	08001d2f 	.word	0x08001d2f
 8001ca4:	08001d2f 	.word	0x08001d2f
 8001ca8:	08001d2f 	.word	0x08001d2f
 8001cac:	08001d2f 	.word	0x08001d2f
 8001cb0:	08001d2f 	.word	0x08001d2f
 8001cb4:	08001d2f 	.word	0x08001d2f
 8001cb8:	08001d2f 	.word	0x08001d2f
 8001cbc:	08001d2f 	.word	0x08001d2f
 8001cc0:	08001d2f 	.word	0x08001d2f
 8001cc4:	08001cdd 	.word	0x08001cdd
 8001cc8:	08001cf1 	.word	0x08001cf1
 8001ccc:	4a79      	ldr	r2, [pc, #484]	@ (8001eb4 <HAL_GPIO_Init+0x2b4>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d013      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cd2:	e02c      	b.n	8001d2e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	623b      	str	r3, [r7, #32]
          break;
 8001cda:	e029      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	3304      	adds	r3, #4
 8001ce2:	623b      	str	r3, [r7, #32]
          break;
 8001ce4:	e024      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	3308      	adds	r3, #8
 8001cec:	623b      	str	r3, [r7, #32]
          break;
 8001cee:	e01f      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	330c      	adds	r3, #12
 8001cf6:	623b      	str	r3, [r7, #32]
          break;
 8001cf8:	e01a      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d102      	bne.n	8001d08 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d02:	2304      	movs	r3, #4
 8001d04:	623b      	str	r3, [r7, #32]
          break;
 8001d06:	e013      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d105      	bne.n	8001d1c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d10:	2308      	movs	r3, #8
 8001d12:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69fa      	ldr	r2, [r7, #28]
 8001d18:	611a      	str	r2, [r3, #16]
          break;
 8001d1a:	e009      	b.n	8001d30 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d1c:	2308      	movs	r3, #8
 8001d1e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	69fa      	ldr	r2, [r7, #28]
 8001d24:	615a      	str	r2, [r3, #20]
          break;
 8001d26:	e003      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	623b      	str	r3, [r7, #32]
          break;
 8001d2c:	e000      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          break;
 8001d2e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	2bff      	cmp	r3, #255	@ 0xff
 8001d34:	d801      	bhi.n	8001d3a <HAL_GPIO_Init+0x13a>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	e001      	b.n	8001d3e <HAL_GPIO_Init+0x13e>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3304      	adds	r3, #4
 8001d3e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	2bff      	cmp	r3, #255	@ 0xff
 8001d44:	d802      	bhi.n	8001d4c <HAL_GPIO_Init+0x14c>
 8001d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	e002      	b.n	8001d52 <HAL_GPIO_Init+0x152>
 8001d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d4e:	3b08      	subs	r3, #8
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	210f      	movs	r1, #15
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d60:	43db      	mvns	r3, r3
 8001d62:	401a      	ands	r2, r3
 8001d64:	6a39      	ldr	r1, [r7, #32]
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	fa01 f303 	lsl.w	r3, r1, r3
 8001d6c:	431a      	orrs	r2, r3
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f000 80b1 	beq.w	8001ee2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d80:	4b4d      	ldr	r3, [pc, #308]	@ (8001eb8 <HAL_GPIO_Init+0x2b8>)
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	4a4c      	ldr	r2, [pc, #304]	@ (8001eb8 <HAL_GPIO_Init+0x2b8>)
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	6193      	str	r3, [r2, #24]
 8001d8c:	4b4a      	ldr	r3, [pc, #296]	@ (8001eb8 <HAL_GPIO_Init+0x2b8>)
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	60bb      	str	r3, [r7, #8]
 8001d96:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d98:	4a48      	ldr	r2, [pc, #288]	@ (8001ebc <HAL_GPIO_Init+0x2bc>)
 8001d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d9c:	089b      	lsrs	r3, r3, #2
 8001d9e:	3302      	adds	r3, #2
 8001da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da8:	f003 0303 	and.w	r3, r3, #3
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	220f      	movs	r2, #15
 8001db0:	fa02 f303 	lsl.w	r3, r2, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	4013      	ands	r3, r2
 8001dba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4a40      	ldr	r2, [pc, #256]	@ (8001ec0 <HAL_GPIO_Init+0x2c0>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d013      	beq.n	8001dec <HAL_GPIO_Init+0x1ec>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	4a3f      	ldr	r2, [pc, #252]	@ (8001ec4 <HAL_GPIO_Init+0x2c4>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d00d      	beq.n	8001de8 <HAL_GPIO_Init+0x1e8>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	4a3e      	ldr	r2, [pc, #248]	@ (8001ec8 <HAL_GPIO_Init+0x2c8>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d007      	beq.n	8001de4 <HAL_GPIO_Init+0x1e4>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a3d      	ldr	r2, [pc, #244]	@ (8001ecc <HAL_GPIO_Init+0x2cc>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d101      	bne.n	8001de0 <HAL_GPIO_Init+0x1e0>
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e006      	b.n	8001dee <HAL_GPIO_Init+0x1ee>
 8001de0:	2304      	movs	r3, #4
 8001de2:	e004      	b.n	8001dee <HAL_GPIO_Init+0x1ee>
 8001de4:	2302      	movs	r3, #2
 8001de6:	e002      	b.n	8001dee <HAL_GPIO_Init+0x1ee>
 8001de8:	2301      	movs	r3, #1
 8001dea:	e000      	b.n	8001dee <HAL_GPIO_Init+0x1ee>
 8001dec:	2300      	movs	r3, #0
 8001dee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001df0:	f002 0203 	and.w	r2, r2, #3
 8001df4:	0092      	lsls	r2, r2, #2
 8001df6:	4093      	lsls	r3, r2
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001dfe:	492f      	ldr	r1, [pc, #188]	@ (8001ebc <HAL_GPIO_Init+0x2bc>)
 8001e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e02:	089b      	lsrs	r3, r3, #2
 8001e04:	3302      	adds	r3, #2
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d006      	beq.n	8001e26 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e18:	4b2d      	ldr	r3, [pc, #180]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e1a:	689a      	ldr	r2, [r3, #8]
 8001e1c:	492c      	ldr	r1, [pc, #176]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	608b      	str	r3, [r1, #8]
 8001e24:	e006      	b.n	8001e34 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e26:	4b2a      	ldr	r3, [pc, #168]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e28:	689a      	ldr	r2, [r3, #8]
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	4928      	ldr	r1, [pc, #160]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e30:	4013      	ands	r3, r2
 8001e32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d006      	beq.n	8001e4e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e40:	4b23      	ldr	r3, [pc, #140]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e42:	68da      	ldr	r2, [r3, #12]
 8001e44:	4922      	ldr	r1, [pc, #136]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	60cb      	str	r3, [r1, #12]
 8001e4c:	e006      	b.n	8001e5c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e4e:	4b20      	ldr	r3, [pc, #128]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e50:	68da      	ldr	r2, [r3, #12]
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	43db      	mvns	r3, r3
 8001e56:	491e      	ldr	r1, [pc, #120]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e58:	4013      	ands	r3, r2
 8001e5a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d006      	beq.n	8001e76 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e68:	4b19      	ldr	r3, [pc, #100]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	4918      	ldr	r1, [pc, #96]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	604b      	str	r3, [r1, #4]
 8001e74:	e006      	b.n	8001e84 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e76:	4b16      	ldr	r3, [pc, #88]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e78:	685a      	ldr	r2, [r3, #4]
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	43db      	mvns	r3, r3
 8001e7e:	4914      	ldr	r1, [pc, #80]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e80:	4013      	ands	r3, r2
 8001e82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d021      	beq.n	8001ed4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e90:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	490e      	ldr	r1, [pc, #56]	@ (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	600b      	str	r3, [r1, #0]
 8001e9c:	e021      	b.n	8001ee2 <HAL_GPIO_Init+0x2e2>
 8001e9e:	bf00      	nop
 8001ea0:	10320000 	.word	0x10320000
 8001ea4:	10310000 	.word	0x10310000
 8001ea8:	10220000 	.word	0x10220000
 8001eac:	10210000 	.word	0x10210000
 8001eb0:	10120000 	.word	0x10120000
 8001eb4:	10110000 	.word	0x10110000
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	40010000 	.word	0x40010000
 8001ec0:	40010800 	.word	0x40010800
 8001ec4:	40010c00 	.word	0x40010c00
 8001ec8:	40011000 	.word	0x40011000
 8001ecc:	40011400 	.word	0x40011400
 8001ed0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f04 <HAL_GPIO_Init+0x304>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	43db      	mvns	r3, r3
 8001edc:	4909      	ldr	r1, [pc, #36]	@ (8001f04 <HAL_GPIO_Init+0x304>)
 8001ede:	4013      	ands	r3, r2
 8001ee0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eee:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f47f ae8e 	bne.w	8001c14 <HAL_GPIO_Init+0x14>
  }
}
 8001ef8:	bf00      	nop
 8001efa:	bf00      	nop
 8001efc:	372c      	adds	r7, #44	@ 0x2c
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bc80      	pop	{r7}
 8001f02:	4770      	bx	lr
 8001f04:	40010400 	.word	0x40010400

08001f08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	460b      	mov	r3, r1
 8001f12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689a      	ldr	r2, [r3, #8]
 8001f18:	887b      	ldrh	r3, [r7, #2]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d002      	beq.n	8001f26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001f20:	2301      	movs	r3, #1
 8001f22:	73fb      	strb	r3, [r7, #15]
 8001f24:	e001      	b.n	8001f2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001f26:	2300      	movs	r3, #0
 8001f28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3714      	adds	r7, #20
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr

08001f36 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
 8001f3e:	460b      	mov	r3, r1
 8001f40:	807b      	strh	r3, [r7, #2]
 8001f42:	4613      	mov	r3, r2
 8001f44:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f46:	787b      	ldrb	r3, [r7, #1]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d003      	beq.n	8001f54 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f4c:	887a      	ldrh	r2, [r7, #2]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f52:	e003      	b.n	8001f5c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f54:	887b      	ldrh	r3, [r7, #2]
 8001f56:	041a      	lsls	r2, r3, #16
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	611a      	str	r2, [r3, #16]
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bc80      	pop	{r7}
 8001f64:	4770      	bx	lr

08001f66 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001f66:	b480      	push	{r7}
 8001f68:	b085      	sub	sp, #20
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	6078      	str	r0, [r7, #4]
 8001f6e:	460b      	mov	r3, r1
 8001f70:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f78:	887a      	ldrh	r2, [r7, #2]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	041a      	lsls	r2, r3, #16
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	43d9      	mvns	r1, r3
 8001f84:	887b      	ldrh	r3, [r7, #2]
 8001f86:	400b      	ands	r3, r1
 8001f88:	431a      	orrs	r2, r3
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	611a      	str	r2, [r3, #16]
}
 8001f8e:	bf00      	nop
 8001f90:	3714      	adds	r7, #20
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bc80      	pop	{r7}
 8001f96:	4770      	bx	lr

08001f98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001fa2:	4b08      	ldr	r3, [pc, #32]	@ (8001fc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fa4:	695a      	ldr	r2, [r3, #20]
 8001fa6:	88fb      	ldrh	r3, [r7, #6]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d006      	beq.n	8001fbc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001fae:	4a05      	ldr	r2, [pc, #20]	@ (8001fc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fb0:	88fb      	ldrh	r3, [r7, #6]
 8001fb2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001fb4:	88fb      	ldrh	r3, [r7, #6]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f000 f806 	bl	8001fc8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40010400 	.word	0x40010400

08001fc8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d101      	bne.n	8001fee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e12b      	b.n	8002246 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d106      	bne.n	8002008 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f7fe febc 	bl	8000d80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2224      	movs	r2, #36	@ 0x24
 800200c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681a      	ldr	r2, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f022 0201 	bic.w	r2, r2, #1
 800201e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800202e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800203e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002040:	f003 f8cc 	bl	80051dc <HAL_RCC_GetPCLK1Freq>
 8002044:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	4a81      	ldr	r2, [pc, #516]	@ (8002250 <HAL_I2C_Init+0x274>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d807      	bhi.n	8002060 <HAL_I2C_Init+0x84>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	4a80      	ldr	r2, [pc, #512]	@ (8002254 <HAL_I2C_Init+0x278>)
 8002054:	4293      	cmp	r3, r2
 8002056:	bf94      	ite	ls
 8002058:	2301      	movls	r3, #1
 800205a:	2300      	movhi	r3, #0
 800205c:	b2db      	uxtb	r3, r3
 800205e:	e006      	b.n	800206e <HAL_I2C_Init+0x92>
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	4a7d      	ldr	r2, [pc, #500]	@ (8002258 <HAL_I2C_Init+0x27c>)
 8002064:	4293      	cmp	r3, r2
 8002066:	bf94      	ite	ls
 8002068:	2301      	movls	r3, #1
 800206a:	2300      	movhi	r3, #0
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e0e7      	b.n	8002246 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4a78      	ldr	r2, [pc, #480]	@ (800225c <HAL_I2C_Init+0x280>)
 800207a:	fba2 2303 	umull	r2, r3, r2, r3
 800207e:	0c9b      	lsrs	r3, r3, #18
 8002080:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68ba      	ldr	r2, [r7, #8]
 8002092:	430a      	orrs	r2, r1
 8002094:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	4a6a      	ldr	r2, [pc, #424]	@ (8002250 <HAL_I2C_Init+0x274>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d802      	bhi.n	80020b0 <HAL_I2C_Init+0xd4>
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	3301      	adds	r3, #1
 80020ae:	e009      	b.n	80020c4 <HAL_I2C_Init+0xe8>
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020b6:	fb02 f303 	mul.w	r3, r2, r3
 80020ba:	4a69      	ldr	r2, [pc, #420]	@ (8002260 <HAL_I2C_Init+0x284>)
 80020bc:	fba2 2303 	umull	r2, r3, r2, r3
 80020c0:	099b      	lsrs	r3, r3, #6
 80020c2:	3301      	adds	r3, #1
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	6812      	ldr	r2, [r2, #0]
 80020c8:	430b      	orrs	r3, r1
 80020ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80020d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	495c      	ldr	r1, [pc, #368]	@ (8002250 <HAL_I2C_Init+0x274>)
 80020e0:	428b      	cmp	r3, r1
 80020e2:	d819      	bhi.n	8002118 <HAL_I2C_Init+0x13c>
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	1e59      	subs	r1, r3, #1
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80020f2:	1c59      	adds	r1, r3, #1
 80020f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80020f8:	400b      	ands	r3, r1
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d00a      	beq.n	8002114 <HAL_I2C_Init+0x138>
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	1e59      	subs	r1, r3, #1
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	fbb1 f3f3 	udiv	r3, r1, r3
 800210c:	3301      	adds	r3, #1
 800210e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002112:	e051      	b.n	80021b8 <HAL_I2C_Init+0x1dc>
 8002114:	2304      	movs	r3, #4
 8002116:	e04f      	b.n	80021b8 <HAL_I2C_Init+0x1dc>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d111      	bne.n	8002144 <HAL_I2C_Init+0x168>
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	1e58      	subs	r0, r3, #1
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6859      	ldr	r1, [r3, #4]
 8002128:	460b      	mov	r3, r1
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	440b      	add	r3, r1
 800212e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002132:	3301      	adds	r3, #1
 8002134:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002138:	2b00      	cmp	r3, #0
 800213a:	bf0c      	ite	eq
 800213c:	2301      	moveq	r3, #1
 800213e:	2300      	movne	r3, #0
 8002140:	b2db      	uxtb	r3, r3
 8002142:	e012      	b.n	800216a <HAL_I2C_Init+0x18e>
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	1e58      	subs	r0, r3, #1
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6859      	ldr	r1, [r3, #4]
 800214c:	460b      	mov	r3, r1
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	440b      	add	r3, r1
 8002152:	0099      	lsls	r1, r3, #2
 8002154:	440b      	add	r3, r1
 8002156:	fbb0 f3f3 	udiv	r3, r0, r3
 800215a:	3301      	adds	r3, #1
 800215c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002160:	2b00      	cmp	r3, #0
 8002162:	bf0c      	ite	eq
 8002164:	2301      	moveq	r3, #1
 8002166:	2300      	movne	r3, #0
 8002168:	b2db      	uxtb	r3, r3
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <HAL_I2C_Init+0x196>
 800216e:	2301      	movs	r3, #1
 8002170:	e022      	b.n	80021b8 <HAL_I2C_Init+0x1dc>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10e      	bne.n	8002198 <HAL_I2C_Init+0x1bc>
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	1e58      	subs	r0, r3, #1
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6859      	ldr	r1, [r3, #4]
 8002182:	460b      	mov	r3, r1
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	440b      	add	r3, r1
 8002188:	fbb0 f3f3 	udiv	r3, r0, r3
 800218c:	3301      	adds	r3, #1
 800218e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002196:	e00f      	b.n	80021b8 <HAL_I2C_Init+0x1dc>
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	1e58      	subs	r0, r3, #1
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6859      	ldr	r1, [r3, #4]
 80021a0:	460b      	mov	r3, r1
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	440b      	add	r3, r1
 80021a6:	0099      	lsls	r1, r3, #2
 80021a8:	440b      	add	r3, r1
 80021aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ae:	3301      	adds	r3, #1
 80021b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80021b8:	6879      	ldr	r1, [r7, #4]
 80021ba:	6809      	ldr	r1, [r1, #0]
 80021bc:	4313      	orrs	r3, r2
 80021be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	69da      	ldr	r2, [r3, #28]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	431a      	orrs	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80021e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	6911      	ldr	r1, [r2, #16]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	68d2      	ldr	r2, [r2, #12]
 80021f2:	4311      	orrs	r1, r2
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	6812      	ldr	r2, [r2, #0]
 80021f8:	430b      	orrs	r3, r1
 80021fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	695a      	ldr	r2, [r3, #20]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	431a      	orrs	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	430a      	orrs	r2, r1
 8002216:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f042 0201 	orr.w	r2, r2, #1
 8002226:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2220      	movs	r2, #32
 8002232:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3710      	adds	r7, #16
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	000186a0 	.word	0x000186a0
 8002254:	001e847f 	.word	0x001e847f
 8002258:	003d08ff 	.word	0x003d08ff
 800225c:	431bde83 	.word	0x431bde83
 8002260:	10624dd3 	.word	0x10624dd3

08002264 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	695b      	ldr	r3, [r3, #20]
 8002272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002276:	2b80      	cmp	r3, #128	@ 0x80
 8002278:	d103      	bne.n	8002282 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2200      	movs	r2, #0
 8002280:	611a      	str	r2, [r3, #16]
  }
}
 8002282:	bf00      	nop
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr

0800228c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b088      	sub	sp, #32
 8002290:	af02      	add	r7, sp, #8
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	4608      	mov	r0, r1
 8002296:	4611      	mov	r1, r2
 8002298:	461a      	mov	r2, r3
 800229a:	4603      	mov	r3, r0
 800229c:	817b      	strh	r3, [r7, #10]
 800229e:	460b      	mov	r3, r1
 80022a0:	813b      	strh	r3, [r7, #8]
 80022a2:	4613      	mov	r3, r2
 80022a4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022a6:	f7ff f8e5 	bl	8001474 <HAL_GetTick>
 80022aa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	2b20      	cmp	r3, #32
 80022b6:	f040 80d9 	bne.w	800246c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	9300      	str	r3, [sp, #0]
 80022be:	2319      	movs	r3, #25
 80022c0:	2201      	movs	r2, #1
 80022c2:	496d      	ldr	r1, [pc, #436]	@ (8002478 <HAL_I2C_Mem_Write+0x1ec>)
 80022c4:	68f8      	ldr	r0, [r7, #12]
 80022c6:	f002 f99b 	bl	8004600 <I2C_WaitOnFlagUntilTimeout>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80022d0:	2302      	movs	r3, #2
 80022d2:	e0cc      	b.n	800246e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d101      	bne.n	80022e2 <HAL_I2C_Mem_Write+0x56>
 80022de:	2302      	movs	r3, #2
 80022e0:	e0c5      	b.n	800246e <HAL_I2C_Mem_Write+0x1e2>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2201      	movs	r2, #1
 80022e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0301 	and.w	r3, r3, #1
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d007      	beq.n	8002308 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f042 0201 	orr.w	r2, r2, #1
 8002306:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002316:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2221      	movs	r2, #33	@ 0x21
 800231c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	2240      	movs	r2, #64	@ 0x40
 8002324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6a3a      	ldr	r2, [r7, #32]
 8002332:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002338:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800233e:	b29a      	uxth	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	4a4d      	ldr	r2, [pc, #308]	@ (800247c <HAL_I2C_Mem_Write+0x1f0>)
 8002348:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800234a:	88f8      	ldrh	r0, [r7, #6]
 800234c:	893a      	ldrh	r2, [r7, #8]
 800234e:	8979      	ldrh	r1, [r7, #10]
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	9301      	str	r3, [sp, #4]
 8002354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002356:	9300      	str	r3, [sp, #0]
 8002358:	4603      	mov	r3, r0
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f001 fe14 	bl	8003f88 <I2C_RequestMemoryWrite>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d052      	beq.n	800240c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e081      	b.n	800246e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f002 fa60 	bl	8004834 <I2C_WaitOnTXEFlagUntilTimeout>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d00d      	beq.n	8002396 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	2b04      	cmp	r3, #4
 8002380:	d107      	bne.n	8002392 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002390:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e06b      	b.n	800246e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800239a:	781a      	ldrb	r2, [r3, #0]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a6:	1c5a      	adds	r2, r3, #1
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023b0:	3b01      	subs	r3, #1
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023bc:	b29b      	uxth	r3, r3
 80023be:	3b01      	subs	r3, #1
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	695b      	ldr	r3, [r3, #20]
 80023cc:	f003 0304 	and.w	r3, r3, #4
 80023d0:	2b04      	cmp	r3, #4
 80023d2:	d11b      	bne.n	800240c <HAL_I2C_Mem_Write+0x180>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d017      	beq.n	800240c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e0:	781a      	ldrb	r2, [r3, #0]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ec:	1c5a      	adds	r2, r3, #1
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023f6:	3b01      	subs	r3, #1
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002402:	b29b      	uxth	r3, r3
 8002404:	3b01      	subs	r3, #1
 8002406:	b29a      	uxth	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002410:	2b00      	cmp	r3, #0
 8002412:	d1aa      	bne.n	800236a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f002 fa53 	bl	80048c4 <I2C_WaitOnBTFFlagUntilTimeout>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00d      	beq.n	8002440 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002428:	2b04      	cmp	r3, #4
 800242a:	d107      	bne.n	800243c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800243a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e016      	b.n	800246e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800244e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2220      	movs	r2, #32
 8002454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002468:	2300      	movs	r3, #0
 800246a:	e000      	b.n	800246e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800246c:	2302      	movs	r3, #2
  }
}
 800246e:	4618      	mov	r0, r3
 8002470:	3718      	adds	r7, #24
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	00100002 	.word	0x00100002
 800247c:	ffff0000 	.word	0xffff0000

08002480 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b08c      	sub	sp, #48	@ 0x30
 8002484:	af02      	add	r7, sp, #8
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	4608      	mov	r0, r1
 800248a:	4611      	mov	r1, r2
 800248c:	461a      	mov	r2, r3
 800248e:	4603      	mov	r3, r0
 8002490:	817b      	strh	r3, [r7, #10]
 8002492:	460b      	mov	r3, r1
 8002494:	813b      	strh	r3, [r7, #8]
 8002496:	4613      	mov	r3, r2
 8002498:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800249a:	f7fe ffeb 	bl	8001474 <HAL_GetTick>
 800249e:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 80024a0:	2300      	movs	r3, #0
 80024a2:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b20      	cmp	r3, #32
 80024ae:	f040 8168 	bne.w	8002782 <HAL_I2C_Mem_Read_DMA+0x302>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80024b2:	4b98      	ldr	r3, [pc, #608]	@ (8002714 <HAL_I2C_Mem_Read_DMA+0x294>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	08db      	lsrs	r3, r3, #3
 80024b8:	4a97      	ldr	r2, [pc, #604]	@ (8002718 <HAL_I2C_Mem_Read_DMA+0x298>)
 80024ba:	fba2 2303 	umull	r2, r3, r2, r3
 80024be:	0a1a      	lsrs	r2, r3, #8
 80024c0:	4613      	mov	r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	4413      	add	r3, r2
 80024c6:	009a      	lsls	r2, r3, #2
 80024c8:	4413      	add	r3, r2
 80024ca:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	3b01      	subs	r3, #1
 80024d0:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d112      	bne.n	80024fe <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2200      	movs	r2, #0
 80024dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2220      	movs	r2, #32
 80024e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f2:	f043 0220 	orr.w	r2, r3, #32
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80024fa:	2302      	movs	r3, #2
 80024fc:	e142      	b.n	8002784 <HAL_I2C_Mem_Read_DMA+0x304>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b02      	cmp	r3, #2
 800250a:	d0df      	beq.n	80024cc <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002512:	2b01      	cmp	r3, #1
 8002514:	d101      	bne.n	800251a <HAL_I2C_Mem_Read_DMA+0x9a>
 8002516:	2302      	movs	r3, #2
 8002518:	e134      	b.n	8002784 <HAL_I2C_Mem_Read_DMA+0x304>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2201      	movs	r2, #1
 800251e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0301 	and.w	r3, r3, #1
 800252c:	2b01      	cmp	r3, #1
 800252e:	d007      	beq.n	8002540 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f042 0201 	orr.w	r2, r2, #1
 800253e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800254e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2222      	movs	r2, #34	@ 0x22
 8002554:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2240      	movs	r2, #64	@ 0x40
 800255c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2200      	movs	r2, #0
 8002564:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800256a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002570:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002576:	b29a      	uxth	r2, r3
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	4a67      	ldr	r2, [pc, #412]	@ (800271c <HAL_I2C_Mem_Read_DMA+0x29c>)
 8002580:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002582:	897a      	ldrh	r2, [r7, #10]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8002588:	893a      	ldrh	r2, [r7, #8]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 800258e:	88fa      	ldrh	r2, [r7, #6]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f000 80c2 	beq.w	8002728 <HAL_I2C_Mem_Read_DMA+0x2a8>
    {
      if (hi2c->hdmarx != NULL)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d024      	beq.n	80025f6 <HAL_I2C_Mem_Read_DMA+0x176>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025b0:	4a5b      	ldr	r2, [pc, #364]	@ (8002720 <HAL_I2C_Mem_Read_DMA+0x2a0>)
 80025b2:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025b8:	4a5a      	ldr	r2, [pc, #360]	@ (8002724 <HAL_I2C_Mem_Read_DMA+0x2a4>)
 80025ba:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025c0:	2200      	movs	r2, #0
 80025c2:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmarx->XferAbortCallback = NULL;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025c8:	2200      	movs	r2, #0
 80025ca:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	3310      	adds	r3, #16
 80025d6:	4619      	mov	r1, r3
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025dc:	461a      	mov	r2, r3
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025e2:	f7ff f8b9 	bl	8001758 <HAL_DMA_Start_IT>
 80025e6:	4603      	mov	r3, r0
 80025e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80025ec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d17b      	bne.n	80026ec <HAL_I2C_Mem_Read_DMA+0x26c>
 80025f4:	e013      	b.n	800261e <HAL_I2C_Mem_Read_DMA+0x19e>
        hi2c->State     = HAL_I2C_STATE_READY;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2220      	movs	r2, #32
 80025fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e0b2      	b.n	8002784 <HAL_I2C_Mem_Read_DMA+0x304>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 800261e:	88f8      	ldrh	r0, [r7, #6]
 8002620:	893a      	ldrh	r2, [r7, #8]
 8002622:	8979      	ldrh	r1, [r7, #10]
 8002624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002626:	9301      	str	r3, [sp, #4]
 8002628:	2323      	movs	r3, #35	@ 0x23
 800262a:	9300      	str	r3, [sp, #0]
 800262c:	4603      	mov	r3, r0
 800262e:	68f8      	ldr	r0, [r7, #12]
 8002630:	f001 fd40 	bl	80040b4 <I2C_RequestMemoryRead>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d023      	beq.n	8002682 <HAL_I2C_Mem_Read_DMA+0x202>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff f926 	bl	8001890 <HAL_DMA_Abort_IT>
 8002644:	4603      	mov	r3, r0
 8002646:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800264e:	2200      	movs	r2, #0
 8002650:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002660:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2200      	movs	r2, #0
 8002666:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2200      	movs	r2, #0
 800266c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 0201 	bic.w	r2, r2, #1
 800267c:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e080      	b.n	8002784 <HAL_I2C_Mem_Read_DMA+0x304>
        }

        if (hi2c->XferSize == 1U)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002686:	2b01      	cmp	r3, #1
 8002688:	d108      	bne.n	800269c <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	e007      	b.n	80026ac <HAL_I2C_Mem_Read_DMA+0x22c>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	685a      	ldr	r2, [r3, #4]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80026aa:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026ac:	2300      	movs	r3, #0
 80026ae:	61bb      	str	r3, [r7, #24]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	61bb      	str	r3, [r7, #24]
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	699b      	ldr	r3, [r3, #24]
 80026be:	61bb      	str	r3, [r7, #24]
 80026c0:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	685a      	ldr	r2, [r3, #4]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80026d8:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	685a      	ldr	r2, [r3, #4]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026e8:	605a      	str	r2, [r3, #4]
 80026ea:	e048      	b.n	800277e <HAL_I2C_Mem_Read_DMA+0x2fe>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2220      	movs	r2, #32
 80026f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002700:	f043 0210 	orr.w	r2, r3, #16
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e037      	b.n	8002784 <HAL_I2C_Mem_Read_DMA+0x304>
 8002714:	20000000 	.word	0x20000000
 8002718:	14f8b589 	.word	0x14f8b589
 800271c:	ffff0000 	.word	0xffff0000
 8002720:	08004285 	.word	0x08004285
 8002724:	08004443 	.word	0x08004443
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002728:	88f8      	ldrh	r0, [r7, #6]
 800272a:	893a      	ldrh	r2, [r7, #8]
 800272c:	8979      	ldrh	r1, [r7, #10]
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	9301      	str	r3, [sp, #4]
 8002732:	2323      	movs	r3, #35	@ 0x23
 8002734:	9300      	str	r3, [sp, #0]
 8002736:	4603      	mov	r3, r0
 8002738:	68f8      	ldr	r0, [r7, #12]
 800273a:	f001 fcbb 	bl	80040b4 <I2C_RequestMemoryRead>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <HAL_I2C_Mem_Read_DMA+0x2c8>
      {
        return HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	e01d      	b.n	8002784 <HAL_I2C_Mem_Read_DMA+0x304>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002748:	2300      	movs	r3, #0
 800274a:	617b      	str	r3, [r7, #20]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	695b      	ldr	r3, [r3, #20]
 8002752:	617b      	str	r3, [r7, #20]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	617b      	str	r3, [r7, #20]
 800275c:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800276c:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2220      	movs	r2, #32
 8002772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2200      	movs	r2, #0
 800277a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 800277e:	2300      	movs	r3, #0
 8002780:	e000      	b.n	8002784 <HAL_I2C_Mem_Read_DMA+0x304>
  }
  else
  {
    return HAL_BUSY;
 8002782:	2302      	movs	r3, #2
  }
}
 8002784:	4618      	mov	r0, r3
 8002786:	3728      	adds	r7, #40	@ 0x28
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b088      	sub	sp, #32
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002794:	2300      	movs	r3, #0
 8002796:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80027ac:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027b4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
 80027b8:	2b10      	cmp	r3, #16
 80027ba:	d003      	beq.n	80027c4 <HAL_I2C_EV_IRQHandler+0x38>
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
 80027be:	2b40      	cmp	r3, #64	@ 0x40
 80027c0:	f040 80c1 	bne.w	8002946 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10d      	bne.n	80027fa <HAL_I2C_EV_IRQHandler+0x6e>
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80027e4:	d003      	beq.n	80027ee <HAL_I2C_EV_IRQHandler+0x62>
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80027ec:	d101      	bne.n	80027f2 <HAL_I2C_EV_IRQHandler+0x66>
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <HAL_I2C_EV_IRQHandler+0x68>
 80027f2:	2300      	movs	r3, #0
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	f000 8132 	beq.w	8002a5e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	2b00      	cmp	r3, #0
 8002802:	d00c      	beq.n	800281e <HAL_I2C_EV_IRQHandler+0x92>
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	0a5b      	lsrs	r3, r3, #9
 8002808:	f003 0301 	and.w	r3, r3, #1
 800280c:	2b00      	cmp	r3, #0
 800280e:	d006      	beq.n	800281e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f002 f8ff 	bl	8004a14 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f000 fd90 	bl	800333c <I2C_Master_SB>
 800281c:	e092      	b.n	8002944 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	08db      	lsrs	r3, r3, #3
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d009      	beq.n	800283e <HAL_I2C_EV_IRQHandler+0xb2>
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	0a5b      	lsrs	r3, r3, #9
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f000 fe05 	bl	8003446 <I2C_Master_ADD10>
 800283c:	e082      	b.n	8002944 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	085b      	lsrs	r3, r3, #1
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	2b00      	cmp	r3, #0
 8002848:	d009      	beq.n	800285e <HAL_I2C_EV_IRQHandler+0xd2>
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	0a5b      	lsrs	r3, r3, #9
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	2b00      	cmp	r3, #0
 8002854:	d003      	beq.n	800285e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 fe1e 	bl	8003498 <I2C_Master_ADDR>
 800285c:	e072      	b.n	8002944 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	089b      	lsrs	r3, r3, #2
 8002862:	f003 0301 	and.w	r3, r3, #1
 8002866:	2b00      	cmp	r3, #0
 8002868:	d03b      	beq.n	80028e2 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002874:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002878:	f000 80f3 	beq.w	8002a62 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	09db      	lsrs	r3, r3, #7
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	2b00      	cmp	r3, #0
 8002886:	d00f      	beq.n	80028a8 <HAL_I2C_EV_IRQHandler+0x11c>
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	0a9b      	lsrs	r3, r3, #10
 800288c:	f003 0301 	and.w	r3, r3, #1
 8002890:	2b00      	cmp	r3, #0
 8002892:	d009      	beq.n	80028a8 <HAL_I2C_EV_IRQHandler+0x11c>
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	089b      	lsrs	r3, r3, #2
 8002898:	f003 0301 	and.w	r3, r3, #1
 800289c:	2b00      	cmp	r3, #0
 800289e:	d103      	bne.n	80028a8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f000 f9e8 	bl	8002c76 <I2C_MasterTransmit_TXE>
 80028a6:	e04d      	b.n	8002944 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	089b      	lsrs	r3, r3, #2
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 80d6 	beq.w	8002a62 <HAL_I2C_EV_IRQHandler+0x2d6>
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	0a5b      	lsrs	r3, r3, #9
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 80cf 	beq.w	8002a62 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80028c4:	7bbb      	ldrb	r3, [r7, #14]
 80028c6:	2b21      	cmp	r3, #33	@ 0x21
 80028c8:	d103      	bne.n	80028d2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 fa6f 	bl	8002dae <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80028d0:	e0c7      	b.n	8002a62 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80028d2:	7bfb      	ldrb	r3, [r7, #15]
 80028d4:	2b40      	cmp	r3, #64	@ 0x40
 80028d6:	f040 80c4 	bne.w	8002a62 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 fadd 	bl	8002e9a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80028e0:	e0bf      	b.n	8002a62 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028f0:	f000 80b7 	beq.w	8002a62 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	099b      	lsrs	r3, r3, #6
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d00f      	beq.n	8002920 <HAL_I2C_EV_IRQHandler+0x194>
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	0a9b      	lsrs	r3, r3, #10
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b00      	cmp	r3, #0
 800290a:	d009      	beq.n	8002920 <HAL_I2C_EV_IRQHandler+0x194>
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	089b      	lsrs	r3, r3, #2
 8002910:	f003 0301 	and.w	r3, r3, #1
 8002914:	2b00      	cmp	r3, #0
 8002916:	d103      	bne.n	8002920 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f000 fb56 	bl	8002fca <I2C_MasterReceive_RXNE>
 800291e:	e011      	b.n	8002944 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	089b      	lsrs	r3, r3, #2
 8002924:	f003 0301 	and.w	r3, r3, #1
 8002928:	2b00      	cmp	r3, #0
 800292a:	f000 809a 	beq.w	8002a62 <HAL_I2C_EV_IRQHandler+0x2d6>
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	0a5b      	lsrs	r3, r3, #9
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	2b00      	cmp	r3, #0
 8002938:	f000 8093 	beq.w	8002a62 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 fc0c 	bl	800315a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002942:	e08e      	b.n	8002a62 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002944:	e08d      	b.n	8002a62 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294a:	2b00      	cmp	r3, #0
 800294c:	d004      	beq.n	8002958 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	61fb      	str	r3, [r7, #28]
 8002956:	e007      	b.n	8002968 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	699b      	ldr	r3, [r3, #24]
 800295e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	695b      	ldr	r3, [r3, #20]
 8002966:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	085b      	lsrs	r3, r3, #1
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b00      	cmp	r3, #0
 8002972:	d012      	beq.n	800299a <HAL_I2C_EV_IRQHandler+0x20e>
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	0a5b      	lsrs	r3, r3, #9
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b00      	cmp	r3, #0
 800297e:	d00c      	beq.n	800299a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002984:	2b00      	cmp	r3, #0
 8002986:	d003      	beq.n	8002990 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002990:	69b9      	ldr	r1, [r7, #24]
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 ffd7 	bl	8003946 <I2C_Slave_ADDR>
 8002998:	e066      	b.n	8002a68 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	091b      	lsrs	r3, r3, #4
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d009      	beq.n	80029ba <HAL_I2C_EV_IRQHandler+0x22e>
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	0a5b      	lsrs	r3, r3, #9
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f001 f812 	bl	80039dc <I2C_Slave_STOPF>
 80029b8:	e056      	b.n	8002a68 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80029ba:	7bbb      	ldrb	r3, [r7, #14]
 80029bc:	2b21      	cmp	r3, #33	@ 0x21
 80029be:	d002      	beq.n	80029c6 <HAL_I2C_EV_IRQHandler+0x23a>
 80029c0:	7bbb      	ldrb	r3, [r7, #14]
 80029c2:	2b29      	cmp	r3, #41	@ 0x29
 80029c4:	d125      	bne.n	8002a12 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	09db      	lsrs	r3, r3, #7
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00f      	beq.n	80029f2 <HAL_I2C_EV_IRQHandler+0x266>
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	0a9b      	lsrs	r3, r3, #10
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d009      	beq.n	80029f2 <HAL_I2C_EV_IRQHandler+0x266>
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	089b      	lsrs	r3, r3, #2
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d103      	bne.n	80029f2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 feef 	bl	80037ce <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80029f0:	e039      	b.n	8002a66 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	089b      	lsrs	r3, r3, #2
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d033      	beq.n	8002a66 <HAL_I2C_EV_IRQHandler+0x2da>
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	0a5b      	lsrs	r3, r3, #9
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d02d      	beq.n	8002a66 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 ff1c 	bl	8003848 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a10:	e029      	b.n	8002a66 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	099b      	lsrs	r3, r3, #6
 8002a16:	f003 0301 	and.w	r3, r3, #1
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d00f      	beq.n	8002a3e <HAL_I2C_EV_IRQHandler+0x2b2>
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	0a9b      	lsrs	r3, r3, #10
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d009      	beq.n	8002a3e <HAL_I2C_EV_IRQHandler+0x2b2>
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	089b      	lsrs	r3, r3, #2
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d103      	bne.n	8002a3e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 ff26 	bl	8003888 <I2C_SlaveReceive_RXNE>
 8002a3c:	e014      	b.n	8002a68 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	089b      	lsrs	r3, r3, #2
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00e      	beq.n	8002a68 <HAL_I2C_EV_IRQHandler+0x2dc>
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	0a5b      	lsrs	r3, r3, #9
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d008      	beq.n	8002a68 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 ff54 	bl	8003904 <I2C_SlaveReceive_BTF>
 8002a5c:	e004      	b.n	8002a68 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002a5e:	bf00      	nop
 8002a60:	e002      	b.n	8002a68 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002a62:	bf00      	nop
 8002a64:	e000      	b.n	8002a68 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002a66:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002a68:	3720      	adds	r7, #32
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b08a      	sub	sp, #40	@ 0x28
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8002a86:	2300      	movs	r3, #0
 8002a88:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002a90:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002a92:	6a3b      	ldr	r3, [r7, #32]
 8002a94:	0a1b      	lsrs	r3, r3, #8
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d016      	beq.n	8002acc <HAL_I2C_ER_IRQHandler+0x5e>
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	0a1b      	lsrs	r3, r3, #8
 8002aa2:	f003 0301 	and.w	r3, r3, #1
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d010      	beq.n	8002acc <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8002aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aac:	f043 0301 	orr.w	r3, r3, #1
 8002ab0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002aba:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002aca:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002acc:	6a3b      	ldr	r3, [r7, #32]
 8002ace:	0a5b      	lsrs	r3, r3, #9
 8002ad0:	f003 0301 	and.w	r3, r3, #1
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d00e      	beq.n	8002af6 <HAL_I2C_ER_IRQHandler+0x88>
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	0a1b      	lsrs	r3, r3, #8
 8002adc:	f003 0301 	and.w	r3, r3, #1
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d008      	beq.n	8002af6 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8002ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae6:	f043 0302 	orr.w	r3, r3, #2
 8002aea:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8002af4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002af6:	6a3b      	ldr	r3, [r7, #32]
 8002af8:	0a9b      	lsrs	r3, r3, #10
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d03f      	beq.n	8002b82 <HAL_I2C_ER_IRQHandler+0x114>
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	0a1b      	lsrs	r3, r3, #8
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d039      	beq.n	8002b82 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8002b0e:	7efb      	ldrb	r3, [r7, #27]
 8002b10:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b20:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b26:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002b28:	7ebb      	ldrb	r3, [r7, #26]
 8002b2a:	2b20      	cmp	r3, #32
 8002b2c:	d112      	bne.n	8002b54 <HAL_I2C_ER_IRQHandler+0xe6>
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d10f      	bne.n	8002b54 <HAL_I2C_ER_IRQHandler+0xe6>
 8002b34:	7cfb      	ldrb	r3, [r7, #19]
 8002b36:	2b21      	cmp	r3, #33	@ 0x21
 8002b38:	d008      	beq.n	8002b4c <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002b3a:	7cfb      	ldrb	r3, [r7, #19]
 8002b3c:	2b29      	cmp	r3, #41	@ 0x29
 8002b3e:	d005      	beq.n	8002b4c <HAL_I2C_ER_IRQHandler+0xde>
 8002b40:	7cfb      	ldrb	r3, [r7, #19]
 8002b42:	2b28      	cmp	r3, #40	@ 0x28
 8002b44:	d106      	bne.n	8002b54 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2b21      	cmp	r3, #33	@ 0x21
 8002b4a:	d103      	bne.n	8002b54 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f001 f875 	bl	8003c3c <I2C_Slave_AF>
 8002b52:	e016      	b.n	8002b82 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002b5c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b60:	f043 0304 	orr.w	r3, r3, #4
 8002b64:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002b66:	7efb      	ldrb	r3, [r7, #27]
 8002b68:	2b10      	cmp	r3, #16
 8002b6a:	d002      	beq.n	8002b72 <HAL_I2C_ER_IRQHandler+0x104>
 8002b6c:	7efb      	ldrb	r3, [r7, #27]
 8002b6e:	2b40      	cmp	r3, #64	@ 0x40
 8002b70:	d107      	bne.n	8002b82 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b80:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002b82:	6a3b      	ldr	r3, [r7, #32]
 8002b84:	0adb      	lsrs	r3, r3, #11
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00e      	beq.n	8002bac <HAL_I2C_ER_IRQHandler+0x13e>
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	0a1b      	lsrs	r3, r3, #8
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d008      	beq.n	8002bac <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9c:	f043 0308 	orr.w	r3, r3, #8
 8002ba0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8002baa:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d008      	beq.n	8002bc4 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f001 f8b0 	bl	8003d24 <I2C_ITError>
  }
}
 8002bc4:	bf00      	nop
 8002bc6:	3728      	adds	r7, #40	@ 0x28
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc80      	pop	{r7}
 8002bdc:	4770      	bx	lr

08002bde <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002bde:	b480      	push	{r7}
 8002be0:	b083      	sub	sp, #12
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002be6:	bf00      	nop
 8002be8:	370c      	adds	r7, #12
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr

08002bf0 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002bf8:	bf00      	nop
 8002bfa:	370c      	adds	r7, #12
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bc80      	pop	{r7}
 8002c00:	4770      	bx	lr

08002c02 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr

08002c14 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	70fb      	strb	r3, [r7, #3]
 8002c20:	4613      	mov	r3, r2
 8002c22:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bc80      	pop	{r7}
 8002c2c:	4770      	bx	lr

08002c2e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr

08002c40 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bc80      	pop	{r7}
 8002c50:	4770      	bx	lr

08002c52 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002c5a:	bf00      	nop
 8002c5c:	370c      	adds	r7, #12
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bc80      	pop	{r7}
 8002c62:	4770      	bx	lr

08002c64 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr

08002c76 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002c76:	b580      	push	{r7, lr}
 8002c78:	b084      	sub	sp, #16
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c84:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002c8c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c92:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d150      	bne.n	8002d3e <I2C_MasterTransmit_TXE+0xc8>
 8002c9c:	7bfb      	ldrb	r3, [r7, #15]
 8002c9e:	2b21      	cmp	r3, #33	@ 0x21
 8002ca0:	d14d      	bne.n	8002d3e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ca2:	68bb      	ldr	r3, [r7, #8]
 8002ca4:	2b08      	cmp	r3, #8
 8002ca6:	d01d      	beq.n	8002ce4 <I2C_MasterTransmit_TXE+0x6e>
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	2b20      	cmp	r3, #32
 8002cac:	d01a      	beq.n	8002ce4 <I2C_MasterTransmit_TXE+0x6e>
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002cb4:	d016      	beq.n	8002ce4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	685a      	ldr	r2, [r3, #4]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002cc4:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2211      	movs	r2, #17
 8002cca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f7ff ff75 	bl	8002bcc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002ce2:	e060      	b.n	8002da6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002cf2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d02:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2220      	movs	r2, #32
 8002d0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b40      	cmp	r3, #64	@ 0x40
 8002d1c:	d107      	bne.n	8002d2e <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f7ff ff8a 	bl	8002c40 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d2c:	e03b      	b.n	8002da6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7ff ff48 	bl	8002bcc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002d3c:	e033      	b.n	8002da6 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002d3e:	7bfb      	ldrb	r3, [r7, #15]
 8002d40:	2b21      	cmp	r3, #33	@ 0x21
 8002d42:	d005      	beq.n	8002d50 <I2C_MasterTransmit_TXE+0xda>
 8002d44:	7bbb      	ldrb	r3, [r7, #14]
 8002d46:	2b40      	cmp	r3, #64	@ 0x40
 8002d48:	d12d      	bne.n	8002da6 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
 8002d4c:	2b22      	cmp	r3, #34	@ 0x22
 8002d4e:	d12a      	bne.n	8002da6 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d108      	bne.n	8002d6c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d68:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002d6a:	e01c      	b.n	8002da6 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b40      	cmp	r3, #64	@ 0x40
 8002d76:	d103      	bne.n	8002d80 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 f88e 	bl	8002e9a <I2C_MemoryTransmit_TXE_BTF>
}
 8002d7e:	e012      	b.n	8002da6 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d84:	781a      	ldrb	r2, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d90:	1c5a      	adds	r2, r3, #1
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002da4:	e7ff      	b.n	8002da6 <I2C_MasterTransmit_TXE+0x130>
 8002da6:	bf00      	nop
 8002da8:	3710      	adds	r7, #16
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}

08002dae <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002dae:	b580      	push	{r7, lr}
 8002db0:	b084      	sub	sp, #16
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dba:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b21      	cmp	r3, #33	@ 0x21
 8002dc6:	d164      	bne.n	8002e92 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d012      	beq.n	8002df8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd6:	781a      	ldrb	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de2:	1c5a      	adds	r2, r3, #1
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	3b01      	subs	r3, #1
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8002df6:	e04c      	b.n	8002e92 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2b08      	cmp	r3, #8
 8002dfc:	d01d      	beq.n	8002e3a <I2C_MasterTransmit_BTF+0x8c>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2b20      	cmp	r3, #32
 8002e02:	d01a      	beq.n	8002e3a <I2C_MasterTransmit_BTF+0x8c>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e0a:	d016      	beq.n	8002e3a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	685a      	ldr	r2, [r3, #4]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002e1a:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2211      	movs	r2, #17
 8002e20:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2220      	movs	r2, #32
 8002e2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f7ff feca 	bl	8002bcc <HAL_I2C_MasterTxCpltCallback>
}
 8002e38:	e02b      	b.n	8002e92 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	685a      	ldr	r2, [r3, #4]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002e48:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e58:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2220      	movs	r2, #32
 8002e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b40      	cmp	r3, #64	@ 0x40
 8002e72:	d107      	bne.n	8002e84 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7ff fedf 	bl	8002c40 <HAL_I2C_MemTxCpltCallback>
}
 8002e82:	e006      	b.n	8002e92 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	f7ff fe9d 	bl	8002bcc <HAL_I2C_MasterTxCpltCallback>
}
 8002e92:	bf00      	nop
 8002e94:	3710      	adds	r7, #16
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b084      	sub	sp, #16
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ea8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d11d      	bne.n	8002eee <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d10b      	bne.n	8002ed2 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ebe:	b2da      	uxtb	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eca:	1c9a      	adds	r2, r3, #2
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8002ed0:	e077      	b.n	8002fc2 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	121b      	asrs	r3, r3, #8
 8002eda:	b2da      	uxtb	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ee6:	1c5a      	adds	r2, r3, #1
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002eec:	e069      	b.n	8002fc2 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d10b      	bne.n	8002f0e <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002efa:	b2da      	uxtb	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f06:	1c5a      	adds	r2, r3, #1
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002f0c:	e059      	b.n	8002fc2 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d152      	bne.n	8002fbc <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
 8002f18:	2b22      	cmp	r3, #34	@ 0x22
 8002f1a:	d10d      	bne.n	8002f38 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f2a:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f30:	1c5a      	adds	r2, r3, #1
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002f36:	e044      	b.n	8002fc2 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d015      	beq.n	8002f6e <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8002f42:	7bfb      	ldrb	r3, [r7, #15]
 8002f44:	2b21      	cmp	r3, #33	@ 0x21
 8002f46:	d112      	bne.n	8002f6e <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f4c:	781a      	ldrb	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f58:	1c5a      	adds	r2, r3, #1
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	3b01      	subs	r3, #1
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8002f6c:	e029      	b.n	8002fc2 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d124      	bne.n	8002fc2 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8002f78:	7bfb      	ldrb	r3, [r7, #15]
 8002f7a:	2b21      	cmp	r3, #33	@ 0x21
 8002f7c:	d121      	bne.n	8002fc2 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002f8c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f9c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2220      	movs	r2, #32
 8002fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7ff fe43 	bl	8002c40 <HAL_I2C_MemTxCpltCallback>
}
 8002fba:	e002      	b.n	8002fc2 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f7ff f951 	bl	8002264 <I2C_Flush_DR>
}
 8002fc2:	bf00      	nop
 8002fc4:	3710      	adds	r7, #16
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b084      	sub	sp, #16
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b22      	cmp	r3, #34	@ 0x22
 8002fdc:	f040 80b9 	bne.w	8003152 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fe4:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	2b03      	cmp	r3, #3
 8002ff2:	d921      	bls.n	8003038 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	691a      	ldr	r2, [r3, #16]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffe:	b2d2      	uxtb	r2, r2
 8003000:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003006:	1c5a      	adds	r2, r3, #1
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003010:	b29b      	uxth	r3, r3
 8003012:	3b01      	subs	r3, #1
 8003014:	b29a      	uxth	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800301e:	b29b      	uxth	r3, r3
 8003020:	2b03      	cmp	r3, #3
 8003022:	f040 8096 	bne.w	8003152 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003034:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003036:	e08c      	b.n	8003152 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800303c:	2b02      	cmp	r3, #2
 800303e:	d07f      	beq.n	8003140 <I2C_MasterReceive_RXNE+0x176>
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d002      	beq.n	800304c <I2C_MasterReceive_RXNE+0x82>
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d179      	bne.n	8003140 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f001 fc81 	bl	8004954 <I2C_WaitOnSTOPRequestThroughIT>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d14c      	bne.n	80030f2 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003066:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	685a      	ldr	r2, [r3, #4]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003076:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	691a      	ldr	r2, [r3, #16]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003082:	b2d2      	uxtb	r2, r2
 8003084:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308a:	1c5a      	adds	r2, r3, #1
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003094:	b29b      	uxth	r3, r3
 8003096:	3b01      	subs	r3, #1
 8003098:	b29a      	uxth	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b40      	cmp	r3, #64	@ 0x40
 80030b0:	d10a      	bne.n	80030c8 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2200      	movs	r2, #0
 80030be:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f7fd fc89 	bl	80009d8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80030c6:	e044      	b.n	8003152 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2b08      	cmp	r3, #8
 80030d4:	d002      	beq.n	80030dc <I2C_MasterReceive_RXNE+0x112>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2b20      	cmp	r3, #32
 80030da:	d103      	bne.n	80030e4 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80030e2:	e002      	b.n	80030ea <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2212      	movs	r2, #18
 80030e8:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80030ea:	6878      	ldr	r0, [r7, #4]
 80030ec:	f7ff fd77 	bl	8002bde <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80030f0:	e02f      	b.n	8003152 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	685a      	ldr	r2, [r3, #4]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003100:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	691a      	ldr	r2, [r3, #16]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310c:	b2d2      	uxtb	r2, r2
 800310e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003114:	1c5a      	adds	r2, r3, #1
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800311e:	b29b      	uxth	r3, r3
 8003120:	3b01      	subs	r3, #1
 8003122:	b29a      	uxth	r2, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2220      	movs	r2, #32
 800312c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7ff fd8a 	bl	8002c52 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800313e:	e008      	b.n	8003152 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	685a      	ldr	r2, [r3, #4]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800314e:	605a      	str	r2, [r3, #4]
}
 8003150:	e7ff      	b.n	8003152 <I2C_MasterReceive_RXNE+0x188>
 8003152:	bf00      	nop
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}

0800315a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b084      	sub	sp, #16
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003166:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800316c:	b29b      	uxth	r3, r3
 800316e:	2b04      	cmp	r3, #4
 8003170:	d11b      	bne.n	80031aa <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003180:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	691a      	ldr	r2, [r3, #16]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318c:	b2d2      	uxtb	r2, r2
 800318e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	1c5a      	adds	r2, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800319e:	b29b      	uxth	r3, r3
 80031a0:	3b01      	subs	r3, #1
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80031a8:	e0c4      	b.n	8003334 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	2b03      	cmp	r3, #3
 80031b2:	d129      	bne.n	8003208 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031c2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	d00a      	beq.n	80031e0 <I2C_MasterReceive_BTF+0x86>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d007      	beq.n	80031e0 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031de:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	691a      	ldr	r2, [r3, #16]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ea:	b2d2      	uxtb	r2, r2
 80031ec:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f2:	1c5a      	adds	r2, r3, #1
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	3b01      	subs	r3, #1
 8003200:	b29a      	uxth	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003206:	e095      	b.n	8003334 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800320c:	b29b      	uxth	r3, r3
 800320e:	2b02      	cmp	r3, #2
 8003210:	d17d      	bne.n	800330e <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2b01      	cmp	r3, #1
 8003216:	d002      	beq.n	800321e <I2C_MasterReceive_BTF+0xc4>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2b10      	cmp	r3, #16
 800321c:	d108      	bne.n	8003230 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800322c:	601a      	str	r2, [r3, #0]
 800322e:	e016      	b.n	800325e <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2b04      	cmp	r3, #4
 8003234:	d002      	beq.n	800323c <I2C_MasterReceive_BTF+0xe2>
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2b02      	cmp	r3, #2
 800323a:	d108      	bne.n	800324e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800324a:	601a      	str	r2, [r3, #0]
 800324c:	e007      	b.n	800325e <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800325c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	691a      	ldr	r2, [r3, #16]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003268:	b2d2      	uxtb	r2, r2
 800326a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003270:	1c5a      	adds	r2, r3, #1
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800327a:	b29b      	uxth	r3, r3
 800327c:	3b01      	subs	r3, #1
 800327e:	b29a      	uxth	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	691a      	ldr	r2, [r3, #16]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800328e:	b2d2      	uxtb	r2, r2
 8003290:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003296:	1c5a      	adds	r2, r3, #1
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	3b01      	subs	r3, #1
 80032a4:	b29a      	uxth	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	685a      	ldr	r2, [r3, #4]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80032b8:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2220      	movs	r2, #32
 80032be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b40      	cmp	r3, #64	@ 0x40
 80032cc:	d10a      	bne.n	80032e4 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7fd fb7b 	bl	80009d8 <HAL_I2C_MemRxCpltCallback>
}
 80032e2:	e027      	b.n	8003334 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2b08      	cmp	r3, #8
 80032f0:	d002      	beq.n	80032f8 <I2C_MasterReceive_BTF+0x19e>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2b20      	cmp	r3, #32
 80032f6:	d103      	bne.n	8003300 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2200      	movs	r2, #0
 80032fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80032fe:	e002      	b.n	8003306 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2212      	movs	r2, #18
 8003304:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7ff fc69 	bl	8002bde <HAL_I2C_MasterRxCpltCallback>
}
 800330c:	e012      	b.n	8003334 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	691a      	ldr	r2, [r3, #16]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003318:	b2d2      	uxtb	r2, r2
 800331a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003320:	1c5a      	adds	r2, r3, #1
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800332a:	b29b      	uxth	r3, r3
 800332c:	3b01      	subs	r3, #1
 800332e:	b29a      	uxth	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003334:	bf00      	nop
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2b40      	cmp	r3, #64	@ 0x40
 800334e:	d117      	bne.n	8003380 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003354:	2b00      	cmp	r3, #0
 8003356:	d109      	bne.n	800336c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800335c:	b2db      	uxtb	r3, r3
 800335e:	461a      	mov	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003368:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800336a:	e067      	b.n	800343c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003370:	b2db      	uxtb	r3, r3
 8003372:	f043 0301 	orr.w	r3, r3, #1
 8003376:	b2da      	uxtb	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	611a      	str	r2, [r3, #16]
}
 800337e:	e05d      	b.n	800343c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	691b      	ldr	r3, [r3, #16]
 8003384:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003388:	d133      	bne.n	80033f2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b21      	cmp	r3, #33	@ 0x21
 8003394:	d109      	bne.n	80033aa <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339a:	b2db      	uxtb	r3, r3
 800339c:	461a      	mov	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033a6:	611a      	str	r2, [r3, #16]
 80033a8:	e008      	b.n	80033bc <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	f043 0301 	orr.w	r3, r3, #1
 80033b4:	b2da      	uxtb	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d004      	beq.n	80033ce <I2C_Master_SB+0x92>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d108      	bne.n	80033e0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d032      	beq.n	800343c <I2C_Master_SB+0x100>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d02d      	beq.n	800343c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80033ee:	605a      	str	r2, [r3, #4]
}
 80033f0:	e024      	b.n	800343c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d10e      	bne.n	8003418 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033fe:	b29b      	uxth	r3, r3
 8003400:	11db      	asrs	r3, r3, #7
 8003402:	b2db      	uxtb	r3, r3
 8003404:	f003 0306 	and.w	r3, r3, #6
 8003408:	b2db      	uxtb	r3, r3
 800340a:	f063 030f 	orn	r3, r3, #15
 800340e:	b2da      	uxtb	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	611a      	str	r2, [r3, #16]
}
 8003416:	e011      	b.n	800343c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800341c:	2b01      	cmp	r3, #1
 800341e:	d10d      	bne.n	800343c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003424:	b29b      	uxth	r3, r3
 8003426:	11db      	asrs	r3, r3, #7
 8003428:	b2db      	uxtb	r3, r3
 800342a:	f003 0306 	and.w	r3, r3, #6
 800342e:	b2db      	uxtb	r3, r3
 8003430:	f063 030e 	orn	r3, r3, #14
 8003434:	b2da      	uxtb	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	611a      	str	r2, [r3, #16]
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	bc80      	pop	{r7}
 8003444:	4770      	bx	lr

08003446 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003452:	b2da      	uxtb	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800345e:	2b00      	cmp	r3, #0
 8003460:	d004      	beq.n	800346c <I2C_Master_ADD10+0x26>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003468:	2b00      	cmp	r3, #0
 800346a:	d108      	bne.n	800347e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00c      	beq.n	800348e <I2C_Master_ADD10+0x48>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800347a:	2b00      	cmp	r3, #0
 800347c:	d007      	beq.n	800348e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	685a      	ldr	r2, [r3, #4]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800348c:	605a      	str	r2, [r3, #4]
  }
}
 800348e:	bf00      	nop
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr

08003498 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003498:	b480      	push	{r7}
 800349a:	b091      	sub	sp, #68	@ 0x44
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034a6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b4:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b22      	cmp	r3, #34	@ 0x22
 80034c0:	f040 8174 	bne.w	80037ac <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d10f      	bne.n	80034ec <I2C_Master_ADDR+0x54>
 80034cc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80034d0:	2b40      	cmp	r3, #64	@ 0x40
 80034d2:	d10b      	bne.n	80034ec <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034d4:	2300      	movs	r3, #0
 80034d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	633b      	str	r3, [r7, #48]	@ 0x30
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	699b      	ldr	r3, [r3, #24]
 80034e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80034e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ea:	e16b      	b.n	80037c4 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d11d      	bne.n	8003530 <I2C_Master_ADDR+0x98>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80034fc:	d118      	bne.n	8003530 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034fe:	2300      	movs	r3, #0
 8003500:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	695b      	ldr	r3, [r3, #20]
 8003508:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	699b      	ldr	r3, [r3, #24]
 8003510:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003522:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003528:	1c5a      	adds	r2, r3, #1
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	651a      	str	r2, [r3, #80]	@ 0x50
 800352e:	e149      	b.n	80037c4 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003534:	b29b      	uxth	r3, r3
 8003536:	2b00      	cmp	r3, #0
 8003538:	d113      	bne.n	8003562 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800353a:	2300      	movs	r3, #0
 800353c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	695b      	ldr	r3, [r3, #20]
 8003544:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800354e:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800355e:	601a      	str	r2, [r3, #0]
 8003560:	e120      	b.n	80037a4 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003566:	b29b      	uxth	r3, r3
 8003568:	2b01      	cmp	r3, #1
 800356a:	f040 808a 	bne.w	8003682 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800356e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003570:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003574:	d137      	bne.n	80035e6 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003584:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003590:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003594:	d113      	bne.n	80035be <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035a4:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035a6:	2300      	movs	r3, #0
 80035a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	699b      	ldr	r3, [r3, #24]
 80035b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80035ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035bc:	e0f2      	b.n	80037a4 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035be:	2300      	movs	r3, #0
 80035c0:	623b      	str	r3, [r7, #32]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	623b      	str	r3, [r7, #32]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	623b      	str	r3, [r7, #32]
 80035d2:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035e2:	601a      	str	r2, [r3, #0]
 80035e4:	e0de      	b.n	80037a4 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80035e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e8:	2b08      	cmp	r3, #8
 80035ea:	d02e      	beq.n	800364a <I2C_Master_ADDR+0x1b2>
 80035ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ee:	2b20      	cmp	r3, #32
 80035f0:	d02b      	beq.n	800364a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80035f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035f4:	2b12      	cmp	r3, #18
 80035f6:	d102      	bne.n	80035fe <I2C_Master_ADDR+0x166>
 80035f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d125      	bne.n	800364a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80035fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003600:	2b04      	cmp	r3, #4
 8003602:	d00e      	beq.n	8003622 <I2C_Master_ADDR+0x18a>
 8003604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003606:	2b02      	cmp	r3, #2
 8003608:	d00b      	beq.n	8003622 <I2C_Master_ADDR+0x18a>
 800360a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800360c:	2b10      	cmp	r3, #16
 800360e:	d008      	beq.n	8003622 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	e007      	b.n	8003632 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003630:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003632:	2300      	movs	r3, #0
 8003634:	61fb      	str	r3, [r7, #28]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	695b      	ldr	r3, [r3, #20]
 800363c:	61fb      	str	r3, [r7, #28]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	61fb      	str	r3, [r7, #28]
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	e0ac      	b.n	80037a4 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003658:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800365a:	2300      	movs	r3, #0
 800365c:	61bb      	str	r3, [r7, #24]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	61bb      	str	r3, [r7, #24]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	699b      	ldr	r3, [r3, #24]
 800366c:	61bb      	str	r3, [r7, #24]
 800366e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800367e:	601a      	str	r2, [r3, #0]
 8003680:	e090      	b.n	80037a4 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003686:	b29b      	uxth	r3, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d158      	bne.n	800373e <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800368c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800368e:	2b04      	cmp	r3, #4
 8003690:	d021      	beq.n	80036d6 <I2C_Master_ADDR+0x23e>
 8003692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003694:	2b02      	cmp	r3, #2
 8003696:	d01e      	beq.n	80036d6 <I2C_Master_ADDR+0x23e>
 8003698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800369a:	2b10      	cmp	r3, #16
 800369c:	d01b      	beq.n	80036d6 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036ac:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ae:	2300      	movs	r3, #0
 80036b0:	617b      	str	r3, [r7, #20]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	617b      	str	r3, [r7, #20]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	617b      	str	r3, [r7, #20]
 80036c2:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036d2:	601a      	str	r2, [r3, #0]
 80036d4:	e012      	b.n	80036fc <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80036e4:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036e6:	2300      	movs	r3, #0
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	613b      	str	r3, [r7, #16]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	613b      	str	r3, [r7, #16]
 80036fa:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003706:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800370a:	d14b      	bne.n	80037a4 <I2C_Master_ADDR+0x30c>
 800370c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800370e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003712:	d00b      	beq.n	800372c <I2C_Master_ADDR+0x294>
 8003714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003716:	2b01      	cmp	r3, #1
 8003718:	d008      	beq.n	800372c <I2C_Master_ADDR+0x294>
 800371a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800371c:	2b08      	cmp	r3, #8
 800371e:	d005      	beq.n	800372c <I2C_Master_ADDR+0x294>
 8003720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003722:	2b10      	cmp	r3, #16
 8003724:	d002      	beq.n	800372c <I2C_Master_ADDR+0x294>
 8003726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003728:	2b20      	cmp	r3, #32
 800372a:	d13b      	bne.n	80037a4 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	685a      	ldr	r2, [r3, #4]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800373a:	605a      	str	r2, [r3, #4]
 800373c:	e032      	b.n	80037a4 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800374c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003758:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800375c:	d117      	bne.n	800378e <I2C_Master_ADDR+0x2f6>
 800375e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003760:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003764:	d00b      	beq.n	800377e <I2C_Master_ADDR+0x2e6>
 8003766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003768:	2b01      	cmp	r3, #1
 800376a:	d008      	beq.n	800377e <I2C_Master_ADDR+0x2e6>
 800376c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800376e:	2b08      	cmp	r3, #8
 8003770:	d005      	beq.n	800377e <I2C_Master_ADDR+0x2e6>
 8003772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003774:	2b10      	cmp	r3, #16
 8003776:	d002      	beq.n	800377e <I2C_Master_ADDR+0x2e6>
 8003778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800377a:	2b20      	cmp	r3, #32
 800377c:	d107      	bne.n	800378e <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	685a      	ldr	r2, [r3, #4]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800378c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800378e:	2300      	movs	r3, #0
 8003790:	60fb      	str	r3, [r7, #12]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	60fb      	str	r3, [r7, #12]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	699b      	ldr	r3, [r3, #24]
 80037a0:	60fb      	str	r3, [r7, #12]
 80037a2:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2200      	movs	r2, #0
 80037a8:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80037aa:	e00b      	b.n	80037c4 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037ac:	2300      	movs	r3, #0
 80037ae:	60bb      	str	r3, [r7, #8]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	60bb      	str	r3, [r7, #8]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	60bb      	str	r3, [r7, #8]
 80037c0:	68bb      	ldr	r3, [r7, #8]
}
 80037c2:	e7ff      	b.n	80037c4 <I2C_Master_ADDR+0x32c>
 80037c4:	bf00      	nop
 80037c6:	3744      	adds	r7, #68	@ 0x44
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bc80      	pop	{r7}
 80037cc:	4770      	bx	lr

080037ce <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b084      	sub	sp, #16
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037dc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d02b      	beq.n	8003840 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ec:	781a      	ldrb	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f8:	1c5a      	adds	r2, r3, #1
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003802:	b29b      	uxth	r3, r3
 8003804:	3b01      	subs	r3, #1
 8003806:	b29a      	uxth	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003810:	b29b      	uxth	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d114      	bne.n	8003840 <I2C_SlaveTransmit_TXE+0x72>
 8003816:	7bfb      	ldrb	r3, [r7, #15]
 8003818:	2b29      	cmp	r3, #41	@ 0x29
 800381a:	d111      	bne.n	8003840 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	685a      	ldr	r2, [r3, #4]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800382a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2221      	movs	r2, #33	@ 0x21
 8003830:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2228      	movs	r2, #40	@ 0x28
 8003836:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f7ff f9d8 	bl	8002bf0 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003840:	bf00      	nop
 8003842:	3710      	adds	r7, #16
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}

08003848 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003854:	b29b      	uxth	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d011      	beq.n	800387e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800385e:	781a      	ldrb	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386a:	1c5a      	adds	r2, r3, #1
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003874:	b29b      	uxth	r3, r3
 8003876:	3b01      	subs	r3, #1
 8003878:	b29a      	uxth	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800387e:	bf00      	nop
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	bc80      	pop	{r7}
 8003886:	4770      	bx	lr

08003888 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003896:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800389c:	b29b      	uxth	r3, r3
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d02c      	beq.n	80038fc <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	691a      	ldr	r2, [r3, #16]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ac:	b2d2      	uxtb	r2, r2
 80038ae:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b4:	1c5a      	adds	r2, r3, #1
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d114      	bne.n	80038fc <I2C_SlaveReceive_RXNE+0x74>
 80038d2:	7bfb      	ldrb	r3, [r7, #15]
 80038d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80038d6:	d111      	bne.n	80038fc <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	685a      	ldr	r2, [r3, #4]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80038e6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2222      	movs	r2, #34	@ 0x22
 80038ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2228      	movs	r2, #40	@ 0x28
 80038f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7ff f983 	bl	8002c02 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80038fc:	bf00      	nop
 80038fe:	3710      	adds	r7, #16
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003910:	b29b      	uxth	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	d012      	beq.n	800393c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	691a      	ldr	r2, [r3, #16]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003928:	1c5a      	adds	r2, r3, #1
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003932:	b29b      	uxth	r3, r3
 8003934:	3b01      	subs	r3, #1
 8003936:	b29a      	uxth	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800393c:	bf00      	nop
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	bc80      	pop	{r7}
 8003944:	4770      	bx	lr

08003946 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	b084      	sub	sp, #16
 800394a:	af00      	add	r7, sp, #0
 800394c:	6078      	str	r0, [r7, #4]
 800394e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003950:	2300      	movs	r3, #0
 8003952:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800395a:	b2db      	uxtb	r3, r3
 800395c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003960:	2b28      	cmp	r3, #40	@ 0x28
 8003962:	d127      	bne.n	80039b4 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003972:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	089b      	lsrs	r3, r3, #2
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003980:	2301      	movs	r3, #1
 8003982:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	09db      	lsrs	r3, r3, #7
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b00      	cmp	r3, #0
 800398e:	d103      	bne.n	8003998 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	81bb      	strh	r3, [r7, #12]
 8003996:	e002      	b.n	800399e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	699b      	ldr	r3, [r3, #24]
 800399c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80039a6:	89ba      	ldrh	r2, [r7, #12]
 80039a8:	7bfb      	ldrb	r3, [r7, #15]
 80039aa:	4619      	mov	r1, r3
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f7ff f931 	bl	8002c14 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80039b2:	e00e      	b.n	80039d2 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039b4:	2300      	movs	r3, #0
 80039b6:	60bb      	str	r3, [r7, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	60bb      	str	r3, [r7, #8]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	60bb      	str	r3, [r7, #8]
 80039c8:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80039d2:	bf00      	nop
 80039d4:	3710      	adds	r7, #16
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
	...

080039dc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039ea:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80039fa:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80039fc:	2300      	movs	r3, #0
 80039fe:	60bb      	str	r3, [r7, #8]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	60bb      	str	r3, [r7, #8]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f042 0201 	orr.w	r2, r2, #1
 8003a16:	601a      	str	r2, [r3, #0]
 8003a18:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a28:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a34:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a38:	d172      	bne.n	8003b20 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003a3a:	7bfb      	ldrb	r3, [r7, #15]
 8003a3c:	2b22      	cmp	r3, #34	@ 0x22
 8003a3e:	d002      	beq.n	8003a46 <I2C_Slave_STOPF+0x6a>
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a44:	d135      	bne.n	8003ab2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a58:	b29b      	uxth	r3, r3
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d005      	beq.n	8003a6a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a62:	f043 0204 	orr.w	r2, r3, #4
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a78:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fe f884 	bl	8001b8c <HAL_DMA_GetState>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d049      	beq.n	8003b1e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a8e:	4a69      	ldr	r2, [pc, #420]	@ (8003c34 <I2C_Slave_STOPF+0x258>)
 8003a90:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fd fefa 	bl	8001890 <HAL_DMA_Abort_IT>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d03d      	beq.n	8003b1e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003aac:	4610      	mov	r0, r2
 8003aae:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ab0:	e035      	b.n	8003b1e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	b29a      	uxth	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d005      	beq.n	8003ad6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ace:	f043 0204 	orr.w	r2, r3, #4
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ae4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7fe f84e 	bl	8001b8c <HAL_DMA_GetState>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d014      	beq.n	8003b20 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003afa:	4a4e      	ldr	r2, [pc, #312]	@ (8003c34 <I2C_Slave_STOPF+0x258>)
 8003afc:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b02:	4618      	mov	r0, r3
 8003b04:	f7fd fec4 	bl	8001890 <HAL_DMA_Abort_IT>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d008      	beq.n	8003b20 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003b18:	4610      	mov	r0, r2
 8003b1a:	4798      	blx	r3
 8003b1c:	e000      	b.n	8003b20 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003b1e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d03e      	beq.n	8003ba8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	f003 0304 	and.w	r3, r3, #4
 8003b34:	2b04      	cmp	r3, #4
 8003b36:	d112      	bne.n	8003b5e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	691a      	ldr	r2, [r3, #16]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4a:	1c5a      	adds	r2, r3, #1
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	3b01      	subs	r3, #1
 8003b58:	b29a      	uxth	r2, r3
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b68:	2b40      	cmp	r3, #64	@ 0x40
 8003b6a:	d112      	bne.n	8003b92 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	691a      	ldr	r2, [r3, #16]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b76:	b2d2      	uxtb	r2, r2
 8003b78:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7e:	1c5a      	adds	r2, r3, #1
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b88:	b29b      	uxth	r3, r3
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	b29a      	uxth	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d005      	beq.n	8003ba8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba0:	f043 0204 	orr.w	r2, r3, #4
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d003      	beq.n	8003bb8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 f8b7 	bl	8003d24 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003bb6:	e039      	b.n	8003c2c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003bb8:	7bfb      	ldrb	r3, [r7, #15]
 8003bba:	2b2a      	cmp	r3, #42	@ 0x2a
 8003bbc:	d109      	bne.n	8003bd2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2228      	movs	r2, #40	@ 0x28
 8003bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f7ff f818 	bl	8002c02 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b28      	cmp	r3, #40	@ 0x28
 8003bdc:	d111      	bne.n	8003c02 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a15      	ldr	r2, [pc, #84]	@ (8003c38 <I2C_Slave_STOPF+0x25c>)
 8003be2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2220      	movs	r2, #32
 8003bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f7ff f817 	bl	8002c2e <HAL_I2C_ListenCpltCallback>
}
 8003c00:	e014      	b.n	8003c2c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c06:	2b22      	cmp	r3, #34	@ 0x22
 8003c08:	d002      	beq.n	8003c10 <I2C_Slave_STOPF+0x234>
 8003c0a:	7bfb      	ldrb	r3, [r7, #15]
 8003c0c:	2b22      	cmp	r3, #34	@ 0x22
 8003c0e:	d10d      	bne.n	8003c2c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7fe ffeb 	bl	8002c02 <HAL_I2C_SlaveRxCpltCallback>
}
 8003c2c:	bf00      	nop
 8003c2e:	3710      	adds	r7, #16
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	080044b1 	.word	0x080044b1
 8003c38:	ffff0000 	.word	0xffff0000

08003c3c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c4a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c50:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	2b08      	cmp	r3, #8
 8003c56:	d002      	beq.n	8003c5e <I2C_Slave_AF+0x22>
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	2b20      	cmp	r3, #32
 8003c5c:	d129      	bne.n	8003cb2 <I2C_Slave_AF+0x76>
 8003c5e:	7bfb      	ldrb	r3, [r7, #15]
 8003c60:	2b28      	cmp	r3, #40	@ 0x28
 8003c62:	d126      	bne.n	8003cb2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	4a2e      	ldr	r2, [pc, #184]	@ (8003d20 <I2C_Slave_AF+0xe4>)
 8003c68:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c78:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c82:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c92:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7fe ffbf 	bl	8002c2e <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8003cb0:	e031      	b.n	8003d16 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003cb2:	7bfb      	ldrb	r3, [r7, #15]
 8003cb4:	2b21      	cmp	r3, #33	@ 0x21
 8003cb6:	d129      	bne.n	8003d0c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a19      	ldr	r2, [pc, #100]	@ (8003d20 <I2C_Slave_AF+0xe4>)
 8003cbc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2221      	movs	r2, #33	@ 0x21
 8003cc2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	685a      	ldr	r2, [r3, #4]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ce2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003cec:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cfc:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f7fe fab0 	bl	8002264 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f7fe ff73 	bl	8002bf0 <HAL_I2C_SlaveTxCpltCallback>
}
 8003d0a:	e004      	b.n	8003d16 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003d14:	615a      	str	r2, [r3, #20]
}
 8003d16:	bf00      	nop
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	ffff0000 	.word	0xffff0000

08003d24 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d32:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d3a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003d3c:	7bbb      	ldrb	r3, [r7, #14]
 8003d3e:	2b10      	cmp	r3, #16
 8003d40:	d002      	beq.n	8003d48 <I2C_ITError+0x24>
 8003d42:	7bbb      	ldrb	r3, [r7, #14]
 8003d44:	2b40      	cmp	r3, #64	@ 0x40
 8003d46:	d10a      	bne.n	8003d5e <I2C_ITError+0x3a>
 8003d48:	7bfb      	ldrb	r3, [r7, #15]
 8003d4a:	2b22      	cmp	r3, #34	@ 0x22
 8003d4c:	d107      	bne.n	8003d5e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d5c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003d5e:	7bfb      	ldrb	r3, [r7, #15]
 8003d60:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003d64:	2b28      	cmp	r3, #40	@ 0x28
 8003d66:	d107      	bne.n	8003d78 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2228      	movs	r2, #40	@ 0x28
 8003d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003d76:	e015      	b.n	8003da4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	685b      	ldr	r3, [r3, #4]
 8003d7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d86:	d00a      	beq.n	8003d9e <I2C_ITError+0x7a>
 8003d88:	7bfb      	ldrb	r3, [r7, #15]
 8003d8a:	2b60      	cmp	r3, #96	@ 0x60
 8003d8c:	d007      	beq.n	8003d9e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2220      	movs	r2, #32
 8003d92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003dae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003db2:	d162      	bne.n	8003e7a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	685a      	ldr	r2, [r3, #4]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dc2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d020      	beq.n	8003e14 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dd6:	4a6a      	ldr	r2, [pc, #424]	@ (8003f80 <I2C_ITError+0x25c>)
 8003dd8:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7fd fd56 	bl	8001890 <HAL_DMA_Abort_IT>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 8089 	beq.w	8003efe <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f022 0201 	bic.w	r2, r2, #1
 8003dfa:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2220      	movs	r2, #32
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003e0e:	4610      	mov	r0, r2
 8003e10:	4798      	blx	r3
 8003e12:	e074      	b.n	8003efe <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e18:	4a59      	ldr	r2, [pc, #356]	@ (8003f80 <I2C_ITError+0x25c>)
 8003e1a:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7fd fd35 	bl	8001890 <HAL_DMA_Abort_IT>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d068      	beq.n	8003efe <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e36:	2b40      	cmp	r3, #64	@ 0x40
 8003e38:	d10b      	bne.n	8003e52 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	691a      	ldr	r2, [r3, #16]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e44:	b2d2      	uxtb	r2, r2
 8003e46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4c:	1c5a      	adds	r2, r3, #1
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f022 0201 	bic.w	r2, r2, #1
 8003e60:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2220      	movs	r2, #32
 8003e66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e74:	4610      	mov	r0, r2
 8003e76:	4798      	blx	r3
 8003e78:	e041      	b.n	8003efe <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b60      	cmp	r3, #96	@ 0x60
 8003e84:	d125      	bne.n	8003ed2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2220      	movs	r2, #32
 8003e8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e9e:	2b40      	cmp	r3, #64	@ 0x40
 8003ea0:	d10b      	bne.n	8003eba <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	691a      	ldr	r2, [r3, #16]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eac:	b2d2      	uxtb	r2, r2
 8003eae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb4:	1c5a      	adds	r2, r3, #1
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f022 0201 	bic.w	r2, r2, #1
 8003ec8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f7fe feca 	bl	8002c64 <HAL_I2C_AbortCpltCallback>
 8003ed0:	e015      	b.n	8003efe <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003edc:	2b40      	cmp	r3, #64	@ 0x40
 8003ede:	d10b      	bne.n	8003ef8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	691a      	ldr	r2, [r3, #16]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eea:	b2d2      	uxtb	r2, r2
 8003eec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef2:	1c5a      	adds	r2, r3, #1
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f7fe feaa 	bl	8002c52 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f02:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10e      	bne.n	8003f2c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d109      	bne.n	8003f2c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d104      	bne.n	8003f2c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d007      	beq.n	8003f3c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685a      	ldr	r2, [r3, #4]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f3a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f42:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f48:	f003 0304 	and.w	r3, r3, #4
 8003f4c:	2b04      	cmp	r3, #4
 8003f4e:	d113      	bne.n	8003f78 <I2C_ITError+0x254>
 8003f50:	7bfb      	ldrb	r3, [r7, #15]
 8003f52:	2b28      	cmp	r3, #40	@ 0x28
 8003f54:	d110      	bne.n	8003f78 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a0a      	ldr	r2, [pc, #40]	@ (8003f84 <I2C_ITError+0x260>)
 8003f5a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2220      	movs	r2, #32
 8003f66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7fe fe5b 	bl	8002c2e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003f78:	bf00      	nop
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	080044b1 	.word	0x080044b1
 8003f84:	ffff0000 	.word	0xffff0000

08003f88 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b088      	sub	sp, #32
 8003f8c:	af02      	add	r7, sp, #8
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	4608      	mov	r0, r1
 8003f92:	4611      	mov	r1, r2
 8003f94:	461a      	mov	r2, r3
 8003f96:	4603      	mov	r3, r0
 8003f98:	817b      	strh	r3, [r7, #10]
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	813b      	strh	r3, [r7, #8]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003fb0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb4:	9300      	str	r3, [sp, #0]
 8003fb6:	6a3b      	ldr	r3, [r7, #32]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003fbe:	68f8      	ldr	r0, [r7, #12]
 8003fc0:	f000 fb1e 	bl	8004600 <I2C_WaitOnFlagUntilTimeout>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00d      	beq.n	8003fe6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fd8:	d103      	bne.n	8003fe2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fe0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e05f      	b.n	80040a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fe6:	897b      	ldrh	r3, [r7, #10]
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	461a      	mov	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003ff4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff8:	6a3a      	ldr	r2, [r7, #32]
 8003ffa:	492d      	ldr	r1, [pc, #180]	@ (80040b0 <I2C_RequestMemoryWrite+0x128>)
 8003ffc:	68f8      	ldr	r0, [r7, #12]
 8003ffe:	f000 fb79 	bl	80046f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d001      	beq.n	800400c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	e04c      	b.n	80040a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800400c:	2300      	movs	r3, #0
 800400e:	617b      	str	r3, [r7, #20]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	617b      	str	r3, [r7, #20]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	617b      	str	r3, [r7, #20]
 8004020:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004022:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004024:	6a39      	ldr	r1, [r7, #32]
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f000 fc04 	bl	8004834 <I2C_WaitOnTXEFlagUntilTimeout>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00d      	beq.n	800404e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004036:	2b04      	cmp	r3, #4
 8004038:	d107      	bne.n	800404a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004048:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e02b      	b.n	80040a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800404e:	88fb      	ldrh	r3, [r7, #6]
 8004050:	2b01      	cmp	r3, #1
 8004052:	d105      	bne.n	8004060 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004054:	893b      	ldrh	r3, [r7, #8]
 8004056:	b2da      	uxtb	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	611a      	str	r2, [r3, #16]
 800405e:	e021      	b.n	80040a4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004060:	893b      	ldrh	r3, [r7, #8]
 8004062:	0a1b      	lsrs	r3, r3, #8
 8004064:	b29b      	uxth	r3, r3
 8004066:	b2da      	uxtb	r2, r3
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800406e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004070:	6a39      	ldr	r1, [r7, #32]
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f000 fbde 	bl	8004834 <I2C_WaitOnTXEFlagUntilTimeout>
 8004078:	4603      	mov	r3, r0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00d      	beq.n	800409a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004082:	2b04      	cmp	r3, #4
 8004084:	d107      	bne.n	8004096 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004094:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e005      	b.n	80040a6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800409a:	893b      	ldrh	r3, [r7, #8]
 800409c:	b2da      	uxtb	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3718      	adds	r7, #24
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	00010002 	.word	0x00010002

080040b4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b088      	sub	sp, #32
 80040b8:	af02      	add	r7, sp, #8
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	4608      	mov	r0, r1
 80040be:	4611      	mov	r1, r2
 80040c0:	461a      	mov	r2, r3
 80040c2:	4603      	mov	r3, r0
 80040c4:	817b      	strh	r3, [r7, #10]
 80040c6:	460b      	mov	r3, r1
 80040c8:	813b      	strh	r3, [r7, #8]
 80040ca:	4613      	mov	r3, r2
 80040cc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040dc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	6a3b      	ldr	r3, [r7, #32]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f000 fa80 	bl	8004600 <I2C_WaitOnFlagUntilTimeout>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d00d      	beq.n	8004122 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004110:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004114:	d103      	bne.n	800411e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800411c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800411e:	2303      	movs	r3, #3
 8004120:	e0aa      	b.n	8004278 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004122:	897b      	ldrh	r3, [r7, #10]
 8004124:	b2db      	uxtb	r3, r3
 8004126:	461a      	mov	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004130:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004134:	6a3a      	ldr	r2, [r7, #32]
 8004136:	4952      	ldr	r1, [pc, #328]	@ (8004280 <I2C_RequestMemoryRead+0x1cc>)
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f000 fadb 	bl	80046f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d001      	beq.n	8004148 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	e097      	b.n	8004278 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004148:	2300      	movs	r3, #0
 800414a:	617b      	str	r3, [r7, #20]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	695b      	ldr	r3, [r3, #20]
 8004152:	617b      	str	r3, [r7, #20]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	617b      	str	r3, [r7, #20]
 800415c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800415e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004160:	6a39      	ldr	r1, [r7, #32]
 8004162:	68f8      	ldr	r0, [r7, #12]
 8004164:	f000 fb66 	bl	8004834 <I2C_WaitOnTXEFlagUntilTimeout>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00d      	beq.n	800418a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004172:	2b04      	cmp	r3, #4
 8004174:	d107      	bne.n	8004186 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004184:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e076      	b.n	8004278 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800418a:	88fb      	ldrh	r3, [r7, #6]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d105      	bne.n	800419c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004190:	893b      	ldrh	r3, [r7, #8]
 8004192:	b2da      	uxtb	r2, r3
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	611a      	str	r2, [r3, #16]
 800419a:	e021      	b.n	80041e0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800419c:	893b      	ldrh	r3, [r7, #8]
 800419e:	0a1b      	lsrs	r3, r3, #8
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	b2da      	uxtb	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041ac:	6a39      	ldr	r1, [r7, #32]
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f000 fb40 	bl	8004834 <I2C_WaitOnTXEFlagUntilTimeout>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00d      	beq.n	80041d6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041be:	2b04      	cmp	r3, #4
 80041c0:	d107      	bne.n	80041d2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041d0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e050      	b.n	8004278 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041d6:	893b      	ldrh	r3, [r7, #8]
 80041d8:	b2da      	uxtb	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041e2:	6a39      	ldr	r1, [r7, #32]
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f000 fb25 	bl	8004834 <I2C_WaitOnTXEFlagUntilTimeout>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00d      	beq.n	800420c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f4:	2b04      	cmp	r3, #4
 80041f6:	d107      	bne.n	8004208 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004206:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e035      	b.n	8004278 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800421a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800421c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800421e:	9300      	str	r3, [sp, #0]
 8004220:	6a3b      	ldr	r3, [r7, #32]
 8004222:	2200      	movs	r2, #0
 8004224:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f000 f9e9 	bl	8004600 <I2C_WaitOnFlagUntilTimeout>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d00d      	beq.n	8004250 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800423e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004242:	d103      	bne.n	800424c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800424a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e013      	b.n	8004278 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004250:	897b      	ldrh	r3, [r7, #10]
 8004252:	b2db      	uxtb	r3, r3
 8004254:	f043 0301 	orr.w	r3, r3, #1
 8004258:	b2da      	uxtb	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004262:	6a3a      	ldr	r2, [r7, #32]
 8004264:	4906      	ldr	r1, [pc, #24]	@ (8004280 <I2C_RequestMemoryRead+0x1cc>)
 8004266:	68f8      	ldr	r0, [r7, #12]
 8004268:	f000 fa44 	bl	80046f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d001      	beq.n	8004276 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e000      	b.n	8004278 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3718      	adds	r7, #24
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	00010002 	.word	0x00010002

08004284 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b086      	sub	sp, #24
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004290:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004298:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042a0:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	685a      	ldr	r2, [r3, #4]
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80042b6:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d003      	beq.n	80042c8 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042c4:	2200      	movs	r2, #0
 80042c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d4:	2200      	movs	r2, #0
 80042d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80042d8:	7cfb      	ldrb	r3, [r7, #19]
 80042da:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80042de:	2b21      	cmp	r3, #33	@ 0x21
 80042e0:	d007      	beq.n	80042f2 <I2C_DMAXferCplt+0x6e>
 80042e2:	7cfb      	ldrb	r3, [r7, #19]
 80042e4:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80042e8:	2b22      	cmp	r3, #34	@ 0x22
 80042ea:	d131      	bne.n	8004350 <I2C_DMAXferCplt+0xcc>
 80042ec:	7cbb      	ldrb	r3, [r7, #18]
 80042ee:	2b20      	cmp	r3, #32
 80042f0:	d12e      	bne.n	8004350 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	685a      	ldr	r2, [r3, #4]
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004300:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	2200      	movs	r2, #0
 8004306:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004308:	7cfb      	ldrb	r3, [r7, #19]
 800430a:	2b29      	cmp	r3, #41	@ 0x29
 800430c:	d10a      	bne.n	8004324 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	2221      	movs	r2, #33	@ 0x21
 8004312:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	2228      	movs	r2, #40	@ 0x28
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800431c:	6978      	ldr	r0, [r7, #20]
 800431e:	f7fe fc67 	bl	8002bf0 <HAL_I2C_SlaveTxCpltCallback>
 8004322:	e00c      	b.n	800433e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004324:	7cfb      	ldrb	r3, [r7, #19]
 8004326:	2b2a      	cmp	r3, #42	@ 0x2a
 8004328:	d109      	bne.n	800433e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	2222      	movs	r2, #34	@ 0x22
 800432e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	2228      	movs	r2, #40	@ 0x28
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004338:	6978      	ldr	r0, [r7, #20]
 800433a:	f7fe fc62 	bl	8002c02 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800434c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800434e:	e074      	b.n	800443a <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004356:	b2db      	uxtb	r3, r3
 8004358:	2b00      	cmp	r3, #0
 800435a:	d06e      	beq.n	800443a <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004360:	b29b      	uxth	r3, r3
 8004362:	2b01      	cmp	r3, #1
 8004364:	d107      	bne.n	8004376 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004374:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	685a      	ldr	r2, [r3, #4]
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004384:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800438c:	d009      	beq.n	80043a2 <I2C_DMAXferCplt+0x11e>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2b08      	cmp	r3, #8
 8004392:	d006      	beq.n	80043a2 <I2C_DMAXferCplt+0x11e>
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800439a:	d002      	beq.n	80043a2 <I2C_DMAXferCplt+0x11e>
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2b20      	cmp	r3, #32
 80043a0:	d107      	bne.n	80043b2 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043b0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80043c0:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	685a      	ldr	r2, [r3, #4]
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80043d0:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	2200      	movs	r2, #0
 80043d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d003      	beq.n	80043e8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80043e0:	6978      	ldr	r0, [r7, #20]
 80043e2:	f7fe fc36 	bl	8002c52 <HAL_I2C_ErrorCallback>
}
 80043e6:	e028      	b.n	800443a <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	2220      	movs	r2, #32
 80043ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b40      	cmp	r3, #64	@ 0x40
 80043fa:	d10a      	bne.n	8004412 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	2200      	movs	r2, #0
 8004408:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800440a:	6978      	ldr	r0, [r7, #20]
 800440c:	f7fc fae4 	bl	80009d8 <HAL_I2C_MemRxCpltCallback>
}
 8004410:	e013      	b.n	800443a <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2b08      	cmp	r3, #8
 800441e:	d002      	beq.n	8004426 <I2C_DMAXferCplt+0x1a2>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2b20      	cmp	r3, #32
 8004424:	d103      	bne.n	800442e <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	2200      	movs	r2, #0
 800442a:	631a      	str	r2, [r3, #48]	@ 0x30
 800442c:	e002      	b.n	8004434 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	2212      	movs	r2, #18
 8004432:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004434:	6978      	ldr	r0, [r7, #20]
 8004436:	f7fe fbd2 	bl	8002bde <HAL_I2C_MasterRxCpltCallback>
}
 800443a:	bf00      	nop
 800443c:	3718      	adds	r7, #24
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b084      	sub	sp, #16
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444e:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004454:	2b00      	cmp	r3, #0
 8004456:	d003      	beq.n	8004460 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800445c:	2200      	movs	r2, #0
 800445e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004464:	2b00      	cmp	r3, #0
 8004466:	d003      	beq.n	8004470 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800446c:	2200      	movs	r2, #0
 800446e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800447e:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2220      	movs	r2, #32
 800448a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449a:	f043 0210 	orr.w	r2, r3, #16
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f7fe fbd5 	bl	8002c52 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80044a8:	bf00      	nop
 80044aa:	3710      	adds	r7, #16
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b086      	sub	sp, #24
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80044b8:	2300      	movs	r3, #0
 80044ba:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044c8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80044ca:	4b4b      	ldr	r3, [pc, #300]	@ (80045f8 <I2C_DMAAbort+0x148>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	08db      	lsrs	r3, r3, #3
 80044d0:	4a4a      	ldr	r2, [pc, #296]	@ (80045fc <I2C_DMAAbort+0x14c>)
 80044d2:	fba2 2303 	umull	r2, r3, r2, r3
 80044d6:	0a1a      	lsrs	r2, r3, #8
 80044d8:	4613      	mov	r3, r2
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	4413      	add	r3, r2
 80044de:	00da      	lsls	r2, r3, #3
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d106      	bne.n	80044f8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ee:	f043 0220 	orr.w	r2, r3, #32
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80044f6:	e00a      	b.n	800450e <I2C_DMAAbort+0x5e>
    }
    count--;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	3b01      	subs	r3, #1
 80044fc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800450c:	d0ea      	beq.n	80044e4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800451a:	2200      	movs	r2, #0
 800451c:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004526:	697b      	ldr	r3, [r7, #20]
 8004528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800452a:	2200      	movs	r2, #0
 800452c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800453c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2200      	movs	r2, #0
 8004542:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004548:	2b00      	cmp	r3, #0
 800454a:	d003      	beq.n	8004554 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004550:	2200      	movs	r2, #0
 8004552:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004558:	2b00      	cmp	r3, #0
 800455a:	d003      	beq.n	8004564 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004560:	2200      	movs	r2, #0
 8004562:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 0201 	bic.w	r2, r2, #1
 8004572:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2b60      	cmp	r3, #96	@ 0x60
 800457e:	d10e      	bne.n	800459e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	2220      	movs	r2, #32
 8004584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	2200      	movs	r2, #0
 800458c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	2200      	movs	r2, #0
 8004594:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004596:	6978      	ldr	r0, [r7, #20]
 8004598:	f7fe fb64 	bl	8002c64 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800459c:	e027      	b.n	80045ee <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800459e:	7cfb      	ldrb	r3, [r7, #19]
 80045a0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80045a4:	2b28      	cmp	r3, #40	@ 0x28
 80045a6:	d117      	bne.n	80045d8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f042 0201 	orr.w	r2, r2, #1
 80045b6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045c6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	2200      	movs	r2, #0
 80045cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045ce:	697b      	ldr	r3, [r7, #20]
 80045d0:	2228      	movs	r2, #40	@ 0x28
 80045d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80045d6:	e007      	b.n	80045e8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	2220      	movs	r2, #32
 80045dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80045e8:	6978      	ldr	r0, [r7, #20]
 80045ea:	f7fe fb32 	bl	8002c52 <HAL_I2C_ErrorCallback>
}
 80045ee:	bf00      	nop
 80045f0:	3718      	adds	r7, #24
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	20000000 	.word	0x20000000
 80045fc:	14f8b589 	.word	0x14f8b589

08004600 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	603b      	str	r3, [r7, #0]
 800460c:	4613      	mov	r3, r2
 800460e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004610:	e048      	b.n	80046a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004618:	d044      	beq.n	80046a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800461a:	f7fc ff2b 	bl	8001474 <HAL_GetTick>
 800461e:	4602      	mov	r2, r0
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	1ad3      	subs	r3, r2, r3
 8004624:	683a      	ldr	r2, [r7, #0]
 8004626:	429a      	cmp	r2, r3
 8004628:	d302      	bcc.n	8004630 <I2C_WaitOnFlagUntilTimeout+0x30>
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d139      	bne.n	80046a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	0c1b      	lsrs	r3, r3, #16
 8004634:	b2db      	uxtb	r3, r3
 8004636:	2b01      	cmp	r3, #1
 8004638:	d10d      	bne.n	8004656 <I2C_WaitOnFlagUntilTimeout+0x56>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	695b      	ldr	r3, [r3, #20]
 8004640:	43da      	mvns	r2, r3
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	4013      	ands	r3, r2
 8004646:	b29b      	uxth	r3, r3
 8004648:	2b00      	cmp	r3, #0
 800464a:	bf0c      	ite	eq
 800464c:	2301      	moveq	r3, #1
 800464e:	2300      	movne	r3, #0
 8004650:	b2db      	uxtb	r3, r3
 8004652:	461a      	mov	r2, r3
 8004654:	e00c      	b.n	8004670 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	43da      	mvns	r2, r3
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	4013      	ands	r3, r2
 8004662:	b29b      	uxth	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	bf0c      	ite	eq
 8004668:	2301      	moveq	r3, #1
 800466a:	2300      	movne	r3, #0
 800466c:	b2db      	uxtb	r3, r3
 800466e:	461a      	mov	r2, r3
 8004670:	79fb      	ldrb	r3, [r7, #7]
 8004672:	429a      	cmp	r2, r3
 8004674:	d116      	bne.n	80046a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2220      	movs	r2, #32
 8004680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2200      	movs	r2, #0
 8004688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004690:	f043 0220 	orr.w	r2, r3, #32
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e023      	b.n	80046ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	0c1b      	lsrs	r3, r3, #16
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d10d      	bne.n	80046ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	695b      	ldr	r3, [r3, #20]
 80046b4:	43da      	mvns	r2, r3
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	4013      	ands	r3, r2
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	2b00      	cmp	r3, #0
 80046be:	bf0c      	ite	eq
 80046c0:	2301      	moveq	r3, #1
 80046c2:	2300      	movne	r3, #0
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	461a      	mov	r2, r3
 80046c8:	e00c      	b.n	80046e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	699b      	ldr	r3, [r3, #24]
 80046d0:	43da      	mvns	r2, r3
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	4013      	ands	r3, r2
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	2b00      	cmp	r3, #0
 80046da:	bf0c      	ite	eq
 80046dc:	2301      	moveq	r3, #1
 80046de:	2300      	movne	r3, #0
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	461a      	mov	r2, r3
 80046e4:	79fb      	ldrb	r3, [r7, #7]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d093      	beq.n	8004612 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3710      	adds	r7, #16
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b084      	sub	sp, #16
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	60f8      	str	r0, [r7, #12]
 80046fc:	60b9      	str	r1, [r7, #8]
 80046fe:	607a      	str	r2, [r7, #4]
 8004700:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004702:	e071      	b.n	80047e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800470e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004712:	d123      	bne.n	800475c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004722:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800472c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2220      	movs	r2, #32
 8004738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004748:	f043 0204 	orr.w	r2, r3, #4
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e067      	b.n	800482c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004762:	d041      	beq.n	80047e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004764:	f7fc fe86 	bl	8001474 <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	687a      	ldr	r2, [r7, #4]
 8004770:	429a      	cmp	r2, r3
 8004772:	d302      	bcc.n	800477a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d136      	bne.n	80047e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	0c1b      	lsrs	r3, r3, #16
 800477e:	b2db      	uxtb	r3, r3
 8004780:	2b01      	cmp	r3, #1
 8004782:	d10c      	bne.n	800479e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	43da      	mvns	r2, r3
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	4013      	ands	r3, r2
 8004790:	b29b      	uxth	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	bf14      	ite	ne
 8004796:	2301      	movne	r3, #1
 8004798:	2300      	moveq	r3, #0
 800479a:	b2db      	uxtb	r3, r3
 800479c:	e00b      	b.n	80047b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	699b      	ldr	r3, [r3, #24]
 80047a4:	43da      	mvns	r2, r3
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	4013      	ands	r3, r2
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	bf14      	ite	ne
 80047b0:	2301      	movne	r3, #1
 80047b2:	2300      	moveq	r3, #0
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d016      	beq.n	80047e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2220      	movs	r2, #32
 80047c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d4:	f043 0220 	orr.w	r2, r3, #32
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e021      	b.n	800482c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	0c1b      	lsrs	r3, r3, #16
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d10c      	bne.n	800480c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	43da      	mvns	r2, r3
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	4013      	ands	r3, r2
 80047fe:	b29b      	uxth	r3, r3
 8004800:	2b00      	cmp	r3, #0
 8004802:	bf14      	ite	ne
 8004804:	2301      	movne	r3, #1
 8004806:	2300      	moveq	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	e00b      	b.n	8004824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	699b      	ldr	r3, [r3, #24]
 8004812:	43da      	mvns	r2, r3
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	4013      	ands	r3, r2
 8004818:	b29b      	uxth	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	bf14      	ite	ne
 800481e:	2301      	movne	r3, #1
 8004820:	2300      	moveq	r3, #0
 8004822:	b2db      	uxtb	r3, r3
 8004824:	2b00      	cmp	r3, #0
 8004826:	f47f af6d 	bne.w	8004704 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800482a:	2300      	movs	r3, #0
}
 800482c:	4618      	mov	r0, r3
 800482e:	3710      	adds	r7, #16
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004840:	e034      	b.n	80048ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004842:	68f8      	ldr	r0, [r7, #12]
 8004844:	f000 f8b8 	bl	80049b8 <I2C_IsAcknowledgeFailed>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d001      	beq.n	8004852 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e034      	b.n	80048bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004858:	d028      	beq.n	80048ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800485a:	f7fc fe0b 	bl	8001474 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	429a      	cmp	r2, r3
 8004868:	d302      	bcc.n	8004870 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d11d      	bne.n	80048ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800487a:	2b80      	cmp	r3, #128	@ 0x80
 800487c:	d016      	beq.n	80048ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2220      	movs	r2, #32
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004898:	f043 0220 	orr.w	r2, r3, #32
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e007      	b.n	80048bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048b6:	2b80      	cmp	r3, #128	@ 0x80
 80048b8:	d1c3      	bne.n	8004842 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3710      	adds	r7, #16
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048d0:	e034      	b.n	800493c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	f000 f870 	bl	80049b8 <I2C_IsAcknowledgeFailed>
 80048d8:	4603      	mov	r3, r0
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d001      	beq.n	80048e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e034      	b.n	800494c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e8:	d028      	beq.n	800493c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048ea:	f7fc fdc3 	bl	8001474 <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	68ba      	ldr	r2, [r7, #8]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d302      	bcc.n	8004900 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d11d      	bne.n	800493c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	695b      	ldr	r3, [r3, #20]
 8004906:	f003 0304 	and.w	r3, r3, #4
 800490a:	2b04      	cmp	r3, #4
 800490c:	d016      	beq.n	800493c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2200      	movs	r2, #0
 8004912:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2220      	movs	r2, #32
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004928:	f043 0220 	orr.w	r2, r3, #32
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	e007      	b.n	800494c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	695b      	ldr	r3, [r3, #20]
 8004942:	f003 0304 	and.w	r3, r3, #4
 8004946:	2b04      	cmp	r3, #4
 8004948:	d1c3      	bne.n	80048d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800494a:	2300      	movs	r3, #0
}
 800494c:	4618      	mov	r0, r3
 800494e:	3710      	adds	r7, #16
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}

08004954 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004954:	b480      	push	{r7}
 8004956:	b085      	sub	sp, #20
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800495c:	2300      	movs	r3, #0
 800495e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004960:	4b13      	ldr	r3, [pc, #76]	@ (80049b0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	08db      	lsrs	r3, r3, #3
 8004966:	4a13      	ldr	r2, [pc, #76]	@ (80049b4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004968:	fba2 2303 	umull	r2, r3, r2, r3
 800496c:	0a1a      	lsrs	r2, r3, #8
 800496e:	4613      	mov	r3, r2
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	4413      	add	r3, r2
 8004974:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	3b01      	subs	r3, #1
 800497a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d107      	bne.n	8004992 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004986:	f043 0220 	orr.w	r2, r3, #32
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e008      	b.n	80049a4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800499c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049a0:	d0e9      	beq.n	8004976 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3714      	adds	r7, #20
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bc80      	pop	{r7}
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	20000000 	.word	0x20000000
 80049b4:	14f8b589 	.word	0x14f8b589

080049b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049ce:	d11b      	bne.n	8004a08 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2220      	movs	r2, #32
 80049e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f4:	f043 0204 	orr.w	r2, r3, #4
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e000      	b.n	8004a0a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bc80      	pop	{r7}
 8004a12:	4770      	bx	lr

08004a14 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a20:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004a24:	d103      	bne.n	8004a2e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004a2c:	e007      	b.n	8004a3e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a32:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004a36:	d102      	bne.n	8004a3e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2208      	movs	r2, #8
 8004a3c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004a3e:	bf00      	nop
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bc80      	pop	{r7}
 8004a46:	4770      	bx	lr

08004a48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b086      	sub	sp, #24
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d101      	bne.n	8004a5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e272      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	f000 8087 	beq.w	8004b76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a68:	4b92      	ldr	r3, [pc, #584]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f003 030c 	and.w	r3, r3, #12
 8004a70:	2b04      	cmp	r3, #4
 8004a72:	d00c      	beq.n	8004a8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a74:	4b8f      	ldr	r3, [pc, #572]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f003 030c 	and.w	r3, r3, #12
 8004a7c:	2b08      	cmp	r3, #8
 8004a7e:	d112      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x5e>
 8004a80:	4b8c      	ldr	r3, [pc, #560]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a8c:	d10b      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a8e:	4b89      	ldr	r3, [pc, #548]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d06c      	beq.n	8004b74 <HAL_RCC_OscConfig+0x12c>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d168      	bne.n	8004b74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e24c      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aae:	d106      	bne.n	8004abe <HAL_RCC_OscConfig+0x76>
 8004ab0:	4b80      	ldr	r3, [pc, #512]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a7f      	ldr	r2, [pc, #508]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004ab6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004aba:	6013      	str	r3, [r2, #0]
 8004abc:	e02e      	b.n	8004b1c <HAL_RCC_OscConfig+0xd4>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d10c      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x98>
 8004ac6:	4b7b      	ldr	r3, [pc, #492]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4a7a      	ldr	r2, [pc, #488]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004acc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ad0:	6013      	str	r3, [r2, #0]
 8004ad2:	4b78      	ldr	r3, [pc, #480]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a77      	ldr	r2, [pc, #476]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004ad8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004adc:	6013      	str	r3, [r2, #0]
 8004ade:	e01d      	b.n	8004b1c <HAL_RCC_OscConfig+0xd4>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ae8:	d10c      	bne.n	8004b04 <HAL_RCC_OscConfig+0xbc>
 8004aea:	4b72      	ldr	r3, [pc, #456]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a71      	ldr	r2, [pc, #452]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004af0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004af4:	6013      	str	r3, [r2, #0]
 8004af6:	4b6f      	ldr	r3, [pc, #444]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a6e      	ldr	r2, [pc, #440]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004afc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b00:	6013      	str	r3, [r2, #0]
 8004b02:	e00b      	b.n	8004b1c <HAL_RCC_OscConfig+0xd4>
 8004b04:	4b6b      	ldr	r3, [pc, #428]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a6a      	ldr	r2, [pc, #424]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004b0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b0e:	6013      	str	r3, [r2, #0]
 8004b10:	4b68      	ldr	r3, [pc, #416]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a67      	ldr	r2, [pc, #412]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004b16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d013      	beq.n	8004b4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b24:	f7fc fca6 	bl	8001474 <HAL_GetTick>
 8004b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b2c:	f7fc fca2 	bl	8001474 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b64      	cmp	r3, #100	@ 0x64
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e200      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3e:	4b5d      	ldr	r3, [pc, #372]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0f0      	beq.n	8004b2c <HAL_RCC_OscConfig+0xe4>
 8004b4a:	e014      	b.n	8004b76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b4c:	f7fc fc92 	bl	8001474 <HAL_GetTick>
 8004b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b52:	e008      	b.n	8004b66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b54:	f7fc fc8e 	bl	8001474 <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	2b64      	cmp	r3, #100	@ 0x64
 8004b60:	d901      	bls.n	8004b66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e1ec      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b66:	4b53      	ldr	r3, [pc, #332]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d1f0      	bne.n	8004b54 <HAL_RCC_OscConfig+0x10c>
 8004b72:	e000      	b.n	8004b76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0302 	and.w	r3, r3, #2
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d063      	beq.n	8004c4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b82:	4b4c      	ldr	r3, [pc, #304]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	f003 030c 	and.w	r3, r3, #12
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d00b      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004b8e:	4b49      	ldr	r3, [pc, #292]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f003 030c 	and.w	r3, r3, #12
 8004b96:	2b08      	cmp	r3, #8
 8004b98:	d11c      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x18c>
 8004b9a:	4b46      	ldr	r3, [pc, #280]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d116      	bne.n	8004bd4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ba6:	4b43      	ldr	r3, [pc, #268]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0302 	and.w	r3, r3, #2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d005      	beq.n	8004bbe <HAL_RCC_OscConfig+0x176>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d001      	beq.n	8004bbe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e1c0      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bbe:	4b3d      	ldr	r3, [pc, #244]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	00db      	lsls	r3, r3, #3
 8004bcc:	4939      	ldr	r1, [pc, #228]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bd2:	e03a      	b.n	8004c4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d020      	beq.n	8004c1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bdc:	4b36      	ldr	r3, [pc, #216]	@ (8004cb8 <HAL_RCC_OscConfig+0x270>)
 8004bde:	2201      	movs	r2, #1
 8004be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be2:	f7fc fc47 	bl	8001474 <HAL_GetTick>
 8004be6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004be8:	e008      	b.n	8004bfc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bea:	f7fc fc43 	bl	8001474 <HAL_GetTick>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d901      	bls.n	8004bfc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e1a1      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d0f0      	beq.n	8004bea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c08:	4b2a      	ldr	r3, [pc, #168]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	00db      	lsls	r3, r3, #3
 8004c16:	4927      	ldr	r1, [pc, #156]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	600b      	str	r3, [r1, #0]
 8004c1c:	e015      	b.n	8004c4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c1e:	4b26      	ldr	r3, [pc, #152]	@ (8004cb8 <HAL_RCC_OscConfig+0x270>)
 8004c20:	2200      	movs	r2, #0
 8004c22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c24:	f7fc fc26 	bl	8001474 <HAL_GetTick>
 8004c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c2a:	e008      	b.n	8004c3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c2c:	f7fc fc22 	bl	8001474 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d901      	bls.n	8004c3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e180      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c3e:	4b1d      	ldr	r3, [pc, #116]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0302 	and.w	r3, r3, #2
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1f0      	bne.n	8004c2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0308 	and.w	r3, r3, #8
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d03a      	beq.n	8004ccc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	699b      	ldr	r3, [r3, #24]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d019      	beq.n	8004c92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c5e:	4b17      	ldr	r3, [pc, #92]	@ (8004cbc <HAL_RCC_OscConfig+0x274>)
 8004c60:	2201      	movs	r2, #1
 8004c62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c64:	f7fc fc06 	bl	8001474 <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c6c:	f7fc fc02 	bl	8001474 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e160      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004cb4 <HAL_RCC_OscConfig+0x26c>)
 8004c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d0f0      	beq.n	8004c6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004c8a:	2001      	movs	r0, #1
 8004c8c:	f000 face 	bl	800522c <RCC_Delay>
 8004c90:	e01c      	b.n	8004ccc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c92:	4b0a      	ldr	r3, [pc, #40]	@ (8004cbc <HAL_RCC_OscConfig+0x274>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c98:	f7fc fbec 	bl	8001474 <HAL_GetTick>
 8004c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c9e:	e00f      	b.n	8004cc0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ca0:	f7fc fbe8 	bl	8001474 <HAL_GetTick>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	1ad3      	subs	r3, r2, r3
 8004caa:	2b02      	cmp	r3, #2
 8004cac:	d908      	bls.n	8004cc0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e146      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
 8004cb2:	bf00      	nop
 8004cb4:	40021000 	.word	0x40021000
 8004cb8:	42420000 	.word	0x42420000
 8004cbc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cc0:	4b92      	ldr	r3, [pc, #584]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d1e9      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0304 	and.w	r3, r3, #4
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f000 80a6 	beq.w	8004e26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cde:	4b8b      	ldr	r3, [pc, #556]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004ce0:	69db      	ldr	r3, [r3, #28]
 8004ce2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d10d      	bne.n	8004d06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cea:	4b88      	ldr	r3, [pc, #544]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004cec:	69db      	ldr	r3, [r3, #28]
 8004cee:	4a87      	ldr	r2, [pc, #540]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004cf0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cf4:	61d3      	str	r3, [r2, #28]
 8004cf6:	4b85      	ldr	r3, [pc, #532]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004cf8:	69db      	ldr	r3, [r3, #28]
 8004cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cfe:	60bb      	str	r3, [r7, #8]
 8004d00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d02:	2301      	movs	r3, #1
 8004d04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d06:	4b82      	ldr	r3, [pc, #520]	@ (8004f10 <HAL_RCC_OscConfig+0x4c8>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d118      	bne.n	8004d44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d12:	4b7f      	ldr	r3, [pc, #508]	@ (8004f10 <HAL_RCC_OscConfig+0x4c8>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a7e      	ldr	r2, [pc, #504]	@ (8004f10 <HAL_RCC_OscConfig+0x4c8>)
 8004d18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d1e:	f7fc fba9 	bl	8001474 <HAL_GetTick>
 8004d22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d24:	e008      	b.n	8004d38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d26:	f7fc fba5 	bl	8001474 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	2b64      	cmp	r3, #100	@ 0x64
 8004d32:	d901      	bls.n	8004d38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e103      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d38:	4b75      	ldr	r3, [pc, #468]	@ (8004f10 <HAL_RCC_OscConfig+0x4c8>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d0f0      	beq.n	8004d26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d106      	bne.n	8004d5a <HAL_RCC_OscConfig+0x312>
 8004d4c:	4b6f      	ldr	r3, [pc, #444]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004d4e:	6a1b      	ldr	r3, [r3, #32]
 8004d50:	4a6e      	ldr	r2, [pc, #440]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004d52:	f043 0301 	orr.w	r3, r3, #1
 8004d56:	6213      	str	r3, [r2, #32]
 8004d58:	e02d      	b.n	8004db6 <HAL_RCC_OscConfig+0x36e>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10c      	bne.n	8004d7c <HAL_RCC_OscConfig+0x334>
 8004d62:	4b6a      	ldr	r3, [pc, #424]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	4a69      	ldr	r2, [pc, #420]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004d68:	f023 0301 	bic.w	r3, r3, #1
 8004d6c:	6213      	str	r3, [r2, #32]
 8004d6e:	4b67      	ldr	r3, [pc, #412]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	4a66      	ldr	r2, [pc, #408]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004d74:	f023 0304 	bic.w	r3, r3, #4
 8004d78:	6213      	str	r3, [r2, #32]
 8004d7a:	e01c      	b.n	8004db6 <HAL_RCC_OscConfig+0x36e>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	2b05      	cmp	r3, #5
 8004d82:	d10c      	bne.n	8004d9e <HAL_RCC_OscConfig+0x356>
 8004d84:	4b61      	ldr	r3, [pc, #388]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004d86:	6a1b      	ldr	r3, [r3, #32]
 8004d88:	4a60      	ldr	r2, [pc, #384]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004d8a:	f043 0304 	orr.w	r3, r3, #4
 8004d8e:	6213      	str	r3, [r2, #32]
 8004d90:	4b5e      	ldr	r3, [pc, #376]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	4a5d      	ldr	r2, [pc, #372]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004d96:	f043 0301 	orr.w	r3, r3, #1
 8004d9a:	6213      	str	r3, [r2, #32]
 8004d9c:	e00b      	b.n	8004db6 <HAL_RCC_OscConfig+0x36e>
 8004d9e:	4b5b      	ldr	r3, [pc, #364]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	4a5a      	ldr	r2, [pc, #360]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004da4:	f023 0301 	bic.w	r3, r3, #1
 8004da8:	6213      	str	r3, [r2, #32]
 8004daa:	4b58      	ldr	r3, [pc, #352]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004dac:	6a1b      	ldr	r3, [r3, #32]
 8004dae:	4a57      	ldr	r2, [pc, #348]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004db0:	f023 0304 	bic.w	r3, r3, #4
 8004db4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d015      	beq.n	8004dea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dbe:	f7fc fb59 	bl	8001474 <HAL_GetTick>
 8004dc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dc4:	e00a      	b.n	8004ddc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dc6:	f7fc fb55 	bl	8001474 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d901      	bls.n	8004ddc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e0b1      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ddc:	4b4b      	ldr	r3, [pc, #300]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	f003 0302 	and.w	r3, r3, #2
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d0ee      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x37e>
 8004de8:	e014      	b.n	8004e14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dea:	f7fc fb43 	bl	8001474 <HAL_GetTick>
 8004dee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004df0:	e00a      	b.n	8004e08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004df2:	f7fc fb3f 	bl	8001474 <HAL_GetTick>
 8004df6:	4602      	mov	r2, r0
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	1ad3      	subs	r3, r2, r3
 8004dfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d901      	bls.n	8004e08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e09b      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e08:	4b40      	ldr	r3, [pc, #256]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004e0a:	6a1b      	ldr	r3, [r3, #32]
 8004e0c:	f003 0302 	and.w	r3, r3, #2
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1ee      	bne.n	8004df2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e14:	7dfb      	ldrb	r3, [r7, #23]
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d105      	bne.n	8004e26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e1a:	4b3c      	ldr	r3, [pc, #240]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004e1c:	69db      	ldr	r3, [r3, #28]
 8004e1e:	4a3b      	ldr	r2, [pc, #236]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004e20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	69db      	ldr	r3, [r3, #28]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f000 8087 	beq.w	8004f3e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e30:	4b36      	ldr	r3, [pc, #216]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f003 030c 	and.w	r3, r3, #12
 8004e38:	2b08      	cmp	r3, #8
 8004e3a:	d061      	beq.n	8004f00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	69db      	ldr	r3, [r3, #28]
 8004e40:	2b02      	cmp	r3, #2
 8004e42:	d146      	bne.n	8004ed2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e44:	4b33      	ldr	r3, [pc, #204]	@ (8004f14 <HAL_RCC_OscConfig+0x4cc>)
 8004e46:	2200      	movs	r2, #0
 8004e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e4a:	f7fc fb13 	bl	8001474 <HAL_GetTick>
 8004e4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e50:	e008      	b.n	8004e64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e52:	f7fc fb0f 	bl	8001474 <HAL_GetTick>
 8004e56:	4602      	mov	r2, r0
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d901      	bls.n	8004e64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e06d      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e64:	4b29      	ldr	r3, [pc, #164]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d1f0      	bne.n	8004e52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a1b      	ldr	r3, [r3, #32]
 8004e74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e78:	d108      	bne.n	8004e8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004e7a:	4b24      	ldr	r3, [pc, #144]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	4921      	ldr	r1, [pc, #132]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e8c:	4b1f      	ldr	r3, [pc, #124]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a19      	ldr	r1, [r3, #32]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9c:	430b      	orrs	r3, r1
 8004e9e:	491b      	ldr	r1, [pc, #108]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ea4:	4b1b      	ldr	r3, [pc, #108]	@ (8004f14 <HAL_RCC_OscConfig+0x4cc>)
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eaa:	f7fc fae3 	bl	8001474 <HAL_GetTick>
 8004eae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004eb0:	e008      	b.n	8004ec4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb2:	f7fc fadf 	bl	8001474 <HAL_GetTick>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	1ad3      	subs	r3, r2, r3
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d901      	bls.n	8004ec4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e03d      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ec4:	4b11      	ldr	r3, [pc, #68]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d0f0      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x46a>
 8004ed0:	e035      	b.n	8004f3e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ed2:	4b10      	ldr	r3, [pc, #64]	@ (8004f14 <HAL_RCC_OscConfig+0x4cc>)
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed8:	f7fc facc 	bl	8001474 <HAL_GetTick>
 8004edc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ede:	e008      	b.n	8004ef2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ee0:	f7fc fac8 	bl	8001474 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	2b02      	cmp	r3, #2
 8004eec:	d901      	bls.n	8004ef2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e026      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ef2:	4b06      	ldr	r3, [pc, #24]	@ (8004f0c <HAL_RCC_OscConfig+0x4c4>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1f0      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x498>
 8004efe:	e01e      	b.n	8004f3e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	69db      	ldr	r3, [r3, #28]
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d107      	bne.n	8004f18 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e019      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
 8004f0c:	40021000 	.word	0x40021000
 8004f10:	40007000 	.word	0x40007000
 8004f14:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f18:	4b0b      	ldr	r3, [pc, #44]	@ (8004f48 <HAL_RCC_OscConfig+0x500>)
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d106      	bne.n	8004f3a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d001      	beq.n	8004f3e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e000      	b.n	8004f40 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3718      	adds	r7, #24
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	40021000 	.word	0x40021000

08004f4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e0d0      	b.n	8005102 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f60:	4b6a      	ldr	r3, [pc, #424]	@ (800510c <HAL_RCC_ClockConfig+0x1c0>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0307 	and.w	r3, r3, #7
 8004f68:	683a      	ldr	r2, [r7, #0]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d910      	bls.n	8004f90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f6e:	4b67      	ldr	r3, [pc, #412]	@ (800510c <HAL_RCC_ClockConfig+0x1c0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f023 0207 	bic.w	r2, r3, #7
 8004f76:	4965      	ldr	r1, [pc, #404]	@ (800510c <HAL_RCC_ClockConfig+0x1c0>)
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f7e:	4b63      	ldr	r3, [pc, #396]	@ (800510c <HAL_RCC_ClockConfig+0x1c0>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0307 	and.w	r3, r3, #7
 8004f86:	683a      	ldr	r2, [r7, #0]
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d001      	beq.n	8004f90 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e0b8      	b.n	8005102 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0302 	and.w	r3, r3, #2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d020      	beq.n	8004fde <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d005      	beq.n	8004fb4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fa8:	4b59      	ldr	r3, [pc, #356]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	4a58      	ldr	r2, [pc, #352]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 8004fae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004fb2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0308 	and.w	r3, r3, #8
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d005      	beq.n	8004fcc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fc0:	4b53      	ldr	r3, [pc, #332]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	4a52      	ldr	r2, [pc, #328]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 8004fc6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004fca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fcc:	4b50      	ldr	r3, [pc, #320]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	494d      	ldr	r1, [pc, #308]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d040      	beq.n	800506c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d107      	bne.n	8005002 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ff2:	4b47      	ldr	r3, [pc, #284]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d115      	bne.n	800502a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e07f      	b.n	8005102 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	2b02      	cmp	r3, #2
 8005008:	d107      	bne.n	800501a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800500a:	4b41      	ldr	r3, [pc, #260]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d109      	bne.n	800502a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e073      	b.n	8005102 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800501a:	4b3d      	ldr	r3, [pc, #244]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e06b      	b.n	8005102 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800502a:	4b39      	ldr	r3, [pc, #228]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f023 0203 	bic.w	r2, r3, #3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	4936      	ldr	r1, [pc, #216]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 8005038:	4313      	orrs	r3, r2
 800503a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800503c:	f7fc fa1a 	bl	8001474 <HAL_GetTick>
 8005040:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005042:	e00a      	b.n	800505a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005044:	f7fc fa16 	bl	8001474 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005052:	4293      	cmp	r3, r2
 8005054:	d901      	bls.n	800505a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e053      	b.n	8005102 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800505a:	4b2d      	ldr	r3, [pc, #180]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f003 020c 	and.w	r2, r3, #12
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	429a      	cmp	r2, r3
 800506a:	d1eb      	bne.n	8005044 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800506c:	4b27      	ldr	r3, [pc, #156]	@ (800510c <HAL_RCC_ClockConfig+0x1c0>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0307 	and.w	r3, r3, #7
 8005074:	683a      	ldr	r2, [r7, #0]
 8005076:	429a      	cmp	r2, r3
 8005078:	d210      	bcs.n	800509c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800507a:	4b24      	ldr	r3, [pc, #144]	@ (800510c <HAL_RCC_ClockConfig+0x1c0>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f023 0207 	bic.w	r2, r3, #7
 8005082:	4922      	ldr	r1, [pc, #136]	@ (800510c <HAL_RCC_ClockConfig+0x1c0>)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	4313      	orrs	r3, r2
 8005088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800508a:	4b20      	ldr	r3, [pc, #128]	@ (800510c <HAL_RCC_ClockConfig+0x1c0>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0307 	and.w	r3, r3, #7
 8005092:	683a      	ldr	r2, [r7, #0]
 8005094:	429a      	cmp	r2, r3
 8005096:	d001      	beq.n	800509c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e032      	b.n	8005102 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0304 	and.w	r3, r3, #4
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d008      	beq.n	80050ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050a8:	4b19      	ldr	r3, [pc, #100]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	4916      	ldr	r1, [pc, #88]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0308 	and.w	r3, r3, #8
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d009      	beq.n	80050da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80050c6:	4b12      	ldr	r3, [pc, #72]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	490e      	ldr	r1, [pc, #56]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050da:	f000 f821 	bl	8005120 <HAL_RCC_GetSysClockFreq>
 80050de:	4602      	mov	r2, r0
 80050e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005110 <HAL_RCC_ClockConfig+0x1c4>)
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	091b      	lsrs	r3, r3, #4
 80050e6:	f003 030f 	and.w	r3, r3, #15
 80050ea:	490a      	ldr	r1, [pc, #40]	@ (8005114 <HAL_RCC_ClockConfig+0x1c8>)
 80050ec:	5ccb      	ldrb	r3, [r1, r3]
 80050ee:	fa22 f303 	lsr.w	r3, r2, r3
 80050f2:	4a09      	ldr	r2, [pc, #36]	@ (8005118 <HAL_RCC_ClockConfig+0x1cc>)
 80050f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80050f6:	4b09      	ldr	r3, [pc, #36]	@ (800511c <HAL_RCC_ClockConfig+0x1d0>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4618      	mov	r0, r3
 80050fc:	f7fc f978 	bl	80013f0 <HAL_InitTick>

  return HAL_OK;
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	3710      	adds	r7, #16
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	40022000 	.word	0x40022000
 8005110:	40021000 	.word	0x40021000
 8005114:	0800a408 	.word	0x0800a408
 8005118:	20000000 	.word	0x20000000
 800511c:	20000004 	.word	0x20000004

08005120 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005120:	b480      	push	{r7}
 8005122:	b087      	sub	sp, #28
 8005124:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005126:	2300      	movs	r3, #0
 8005128:	60fb      	str	r3, [r7, #12]
 800512a:	2300      	movs	r3, #0
 800512c:	60bb      	str	r3, [r7, #8]
 800512e:	2300      	movs	r3, #0
 8005130:	617b      	str	r3, [r7, #20]
 8005132:	2300      	movs	r3, #0
 8005134:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005136:	2300      	movs	r3, #0
 8005138:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800513a:	4b1e      	ldr	r3, [pc, #120]	@ (80051b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f003 030c 	and.w	r3, r3, #12
 8005146:	2b04      	cmp	r3, #4
 8005148:	d002      	beq.n	8005150 <HAL_RCC_GetSysClockFreq+0x30>
 800514a:	2b08      	cmp	r3, #8
 800514c:	d003      	beq.n	8005156 <HAL_RCC_GetSysClockFreq+0x36>
 800514e:	e027      	b.n	80051a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005150:	4b19      	ldr	r3, [pc, #100]	@ (80051b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8005152:	613b      	str	r3, [r7, #16]
      break;
 8005154:	e027      	b.n	80051a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	0c9b      	lsrs	r3, r3, #18
 800515a:	f003 030f 	and.w	r3, r3, #15
 800515e:	4a17      	ldr	r2, [pc, #92]	@ (80051bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8005160:	5cd3      	ldrb	r3, [r2, r3]
 8005162:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d010      	beq.n	8005190 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800516e:	4b11      	ldr	r3, [pc, #68]	@ (80051b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	0c5b      	lsrs	r3, r3, #17
 8005174:	f003 0301 	and.w	r3, r3, #1
 8005178:	4a11      	ldr	r2, [pc, #68]	@ (80051c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800517a:	5cd3      	ldrb	r3, [r2, r3]
 800517c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a0d      	ldr	r2, [pc, #52]	@ (80051b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8005182:	fb03 f202 	mul.w	r2, r3, r2
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	fbb2 f3f3 	udiv	r3, r2, r3
 800518c:	617b      	str	r3, [r7, #20]
 800518e:	e004      	b.n	800519a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	4a0c      	ldr	r2, [pc, #48]	@ (80051c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005194:	fb02 f303 	mul.w	r3, r2, r3
 8005198:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	613b      	str	r3, [r7, #16]
      break;
 800519e:	e002      	b.n	80051a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80051a0:	4b05      	ldr	r3, [pc, #20]	@ (80051b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80051a2:	613b      	str	r3, [r7, #16]
      break;
 80051a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051a6:	693b      	ldr	r3, [r7, #16]
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	371c      	adds	r7, #28
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bc80      	pop	{r7}
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	40021000 	.word	0x40021000
 80051b8:	007a1200 	.word	0x007a1200
 80051bc:	0800a420 	.word	0x0800a420
 80051c0:	0800a430 	.word	0x0800a430
 80051c4:	003d0900 	.word	0x003d0900

080051c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051c8:	b480      	push	{r7}
 80051ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051cc:	4b02      	ldr	r3, [pc, #8]	@ (80051d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80051ce:	681b      	ldr	r3, [r3, #0]
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bc80      	pop	{r7}
 80051d6:	4770      	bx	lr
 80051d8:	20000000 	.word	0x20000000

080051dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80051e0:	f7ff fff2 	bl	80051c8 <HAL_RCC_GetHCLKFreq>
 80051e4:	4602      	mov	r2, r0
 80051e6:	4b05      	ldr	r3, [pc, #20]	@ (80051fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	0a1b      	lsrs	r3, r3, #8
 80051ec:	f003 0307 	and.w	r3, r3, #7
 80051f0:	4903      	ldr	r1, [pc, #12]	@ (8005200 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051f2:	5ccb      	ldrb	r3, [r1, r3]
 80051f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	bd80      	pop	{r7, pc}
 80051fc:	40021000 	.word	0x40021000
 8005200:	0800a418 	.word	0x0800a418

08005204 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005208:	f7ff ffde 	bl	80051c8 <HAL_RCC_GetHCLKFreq>
 800520c:	4602      	mov	r2, r0
 800520e:	4b05      	ldr	r3, [pc, #20]	@ (8005224 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	0adb      	lsrs	r3, r3, #11
 8005214:	f003 0307 	and.w	r3, r3, #7
 8005218:	4903      	ldr	r1, [pc, #12]	@ (8005228 <HAL_RCC_GetPCLK2Freq+0x24>)
 800521a:	5ccb      	ldrb	r3, [r1, r3]
 800521c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005220:	4618      	mov	r0, r3
 8005222:	bd80      	pop	{r7, pc}
 8005224:	40021000 	.word	0x40021000
 8005228:	0800a418 	.word	0x0800a418

0800522c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800522c:	b480      	push	{r7}
 800522e:	b085      	sub	sp, #20
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005234:	4b0a      	ldr	r3, [pc, #40]	@ (8005260 <RCC_Delay+0x34>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a0a      	ldr	r2, [pc, #40]	@ (8005264 <RCC_Delay+0x38>)
 800523a:	fba2 2303 	umull	r2, r3, r2, r3
 800523e:	0a5b      	lsrs	r3, r3, #9
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	fb02 f303 	mul.w	r3, r2, r3
 8005246:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005248:	bf00      	nop
  }
  while (Delay --);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	1e5a      	subs	r2, r3, #1
 800524e:	60fa      	str	r2, [r7, #12]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1f9      	bne.n	8005248 <RCC_Delay+0x1c>
}
 8005254:	bf00      	nop
 8005256:	bf00      	nop
 8005258:	3714      	adds	r7, #20
 800525a:	46bd      	mov	sp, r7
 800525c:	bc80      	pop	{r7}
 800525e:	4770      	bx	lr
 8005260:	20000000 	.word	0x20000000
 8005264:	10624dd3 	.word	0x10624dd3

08005268 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b082      	sub	sp, #8
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d101      	bne.n	800527a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e076      	b.n	8005368 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800527e:	2b00      	cmp	r3, #0
 8005280:	d108      	bne.n	8005294 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800528a:	d009      	beq.n	80052a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	61da      	str	r2, [r3, #28]
 8005292:	e005      	b.n	80052a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d106      	bne.n	80052c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f7fb fdda 	bl	8000e74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2202      	movs	r2, #2
 80052c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80052e8:	431a      	orrs	r2, r3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052f2:	431a      	orrs	r2, r3
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	691b      	ldr	r3, [r3, #16]
 80052f8:	f003 0302 	and.w	r3, r3, #2
 80052fc:	431a      	orrs	r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	695b      	ldr	r3, [r3, #20]
 8005302:	f003 0301 	and.w	r3, r3, #1
 8005306:	431a      	orrs	r2, r3
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005310:	431a      	orrs	r2, r3
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	69db      	ldr	r3, [r3, #28]
 8005316:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800531a:	431a      	orrs	r2, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005324:	ea42 0103 	orr.w	r1, r2, r3
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800532c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	430a      	orrs	r2, r1
 8005336:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	699b      	ldr	r3, [r3, #24]
 800533c:	0c1a      	lsrs	r2, r3, #16
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f002 0204 	and.w	r2, r2, #4
 8005346:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	69da      	ldr	r2, [r3, #28]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005356:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3708      	adds	r7, #8
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}

08005370 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	4613      	mov	r3, r2
 800537c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b01      	cmp	r3, #1
 8005388:	d001      	beq.n	800538e <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800538a:	2302      	movs	r3, #2
 800538c:	e097      	b.n	80054be <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d002      	beq.n	800539a <HAL_SPI_Transmit_DMA+0x2a>
 8005394:	88fb      	ldrh	r3, [r7, #6]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d101      	bne.n	800539e <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e08f      	b.n	80054be <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d101      	bne.n	80053ac <HAL_SPI_Transmit_DMA+0x3c>
 80053a8:	2302      	movs	r3, #2
 80053aa:	e088      	b.n	80054be <HAL_SPI_Transmit_DMA+0x14e>
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2203      	movs	r2, #3
 80053b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2200      	movs	r2, #0
 80053c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	68ba      	ldr	r2, [r7, #8]
 80053c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	88fa      	ldrh	r2, [r7, #6]
 80053cc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	88fa      	ldrh	r2, [r7, #6]
 80053d2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2200      	movs	r2, #0
 80053d8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2200      	movs	r2, #0
 80053de:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2200      	movs	r2, #0
 80053f0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053fa:	d10f      	bne.n	800541c <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800540a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800541a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005420:	4a29      	ldr	r2, [pc, #164]	@ (80054c8 <HAL_SPI_Transmit_DMA+0x158>)
 8005422:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005428:	4a28      	ldr	r2, [pc, #160]	@ (80054cc <HAL_SPI_Transmit_DMA+0x15c>)
 800542a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005430:	4a27      	ldr	r2, [pc, #156]	@ (80054d0 <HAL_SPI_Transmit_DMA+0x160>)
 8005432:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005438:	2200      	movs	r2, #0
 800543a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005444:	4619      	mov	r1, r3
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	330c      	adds	r3, #12
 800544c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005452:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005454:	f7fc f980 	bl	8001758 <HAL_DMA_Start_IT>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00b      	beq.n	8005476 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005462:	f043 0210 	orr.w	r2, r3, #16
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e023      	b.n	80054be <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005480:	2b40      	cmp	r3, #64	@ 0x40
 8005482:	d007      	beq.n	8005494 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005492:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	685a      	ldr	r2, [r3, #4]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f042 0220 	orr.w	r2, r2, #32
 80054aa:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	685a      	ldr	r2, [r3, #4]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f042 0202 	orr.w	r2, r2, #2
 80054ba:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3710      	adds	r7, #16
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	0800577d 	.word	0x0800577d
 80054cc:	080056d7 	.word	0x080056d7
 80054d0:	08005799 	.word	0x08005799

080054d4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b088      	sub	sp, #32
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	099b      	lsrs	r3, r3, #6
 80054f0:	f003 0301 	and.w	r3, r3, #1
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10f      	bne.n	8005518 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80054f8:	69bb      	ldr	r3, [r7, #24]
 80054fa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00a      	beq.n	8005518 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	099b      	lsrs	r3, r3, #6
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d004      	beq.n	8005518 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	4798      	blx	r3
    return;
 8005516:	e0be      	b.n	8005696 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	085b      	lsrs	r3, r3, #1
 800551c:	f003 0301 	and.w	r3, r3, #1
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00a      	beq.n	800553a <HAL_SPI_IRQHandler+0x66>
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	09db      	lsrs	r3, r3, #7
 8005528:	f003 0301 	and.w	r3, r3, #1
 800552c:	2b00      	cmp	r3, #0
 800552e:	d004      	beq.n	800553a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	4798      	blx	r3
    return;
 8005538:	e0ad      	b.n	8005696 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	095b      	lsrs	r3, r3, #5
 800553e:	f003 0301 	and.w	r3, r3, #1
 8005542:	2b00      	cmp	r3, #0
 8005544:	d106      	bne.n	8005554 <HAL_SPI_IRQHandler+0x80>
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	099b      	lsrs	r3, r3, #6
 800554a:	f003 0301 	and.w	r3, r3, #1
 800554e:	2b00      	cmp	r3, #0
 8005550:	f000 80a1 	beq.w	8005696 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	095b      	lsrs	r3, r3, #5
 8005558:	f003 0301 	and.w	r3, r3, #1
 800555c:	2b00      	cmp	r3, #0
 800555e:	f000 809a 	beq.w	8005696 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	099b      	lsrs	r3, r3, #6
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d023      	beq.n	80055b6 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b03      	cmp	r3, #3
 8005578:	d011      	beq.n	800559e <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800557e:	f043 0204 	orr.w	r2, r3, #4
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005586:	2300      	movs	r3, #0
 8005588:	617b      	str	r3, [r7, #20]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	617b      	str	r3, [r7, #20]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	617b      	str	r3, [r7, #20]
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	e00b      	b.n	80055b6 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800559e:	2300      	movs	r3, #0
 80055a0:	613b      	str	r3, [r7, #16]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	613b      	str	r3, [r7, #16]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	613b      	str	r3, [r7, #16]
 80055b2:	693b      	ldr	r3, [r7, #16]
        return;
 80055b4:	e06f      	b.n	8005696 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	095b      	lsrs	r3, r3, #5
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d014      	beq.n	80055ec <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055c6:	f043 0201 	orr.w	r2, r3, #1
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80055ce:	2300      	movs	r3, #0
 80055d0:	60fb      	str	r3, [r7, #12]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	60fb      	str	r3, [r7, #12]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055e8:	601a      	str	r2, [r3, #0]
 80055ea:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d04f      	beq.n	8005694 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	685a      	ldr	r2, [r3, #4]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005602:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800560c:	69fb      	ldr	r3, [r7, #28]
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	2b00      	cmp	r3, #0
 8005614:	d104      	bne.n	8005620 <HAL_SPI_IRQHandler+0x14c>
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	f003 0301 	and.w	r3, r3, #1
 800561c:	2b00      	cmp	r3, #0
 800561e:	d034      	beq.n	800568a <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f022 0203 	bic.w	r2, r2, #3
 800562e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005634:	2b00      	cmp	r3, #0
 8005636:	d011      	beq.n	800565c <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800563c:	4a17      	ldr	r2, [pc, #92]	@ (800569c <HAL_SPI_IRQHandler+0x1c8>)
 800563e:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005644:	4618      	mov	r0, r3
 8005646:	f7fc f923 	bl	8001890 <HAL_DMA_Abort_IT>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	d005      	beq.n	800565c <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005654:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005660:	2b00      	cmp	r3, #0
 8005662:	d016      	beq.n	8005692 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005668:	4a0c      	ldr	r2, [pc, #48]	@ (800569c <HAL_SPI_IRQHandler+0x1c8>)
 800566a:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005670:	4618      	mov	r0, r3
 8005672:	f7fc f90d 	bl	8001890 <HAL_DMA_Abort_IT>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d00a      	beq.n	8005692 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005680:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8005688:	e003      	b.n	8005692 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 f81a 	bl	80056c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005690:	e000      	b.n	8005694 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8005692:	bf00      	nop
    return;
 8005694:	bf00      	nop
  }
}
 8005696:	3720      	adds	r7, #32
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	080057d9 	.word	0x080057d9

080056a0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80056a8:	bf00      	nop
 80056aa:	370c      	adds	r7, #12
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bc80      	pop	{r7}
 80056b0:	4770      	bx	lr

080056b2 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80056b2:	b480      	push	{r7}
 80056b4:	b083      	sub	sp, #12
 80056b6:	af00      	add	r7, sp, #0
 80056b8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80056ba:	bf00      	nop
 80056bc:	370c      	adds	r7, #12
 80056be:	46bd      	mov	sp, r7
 80056c0:	bc80      	pop	{r7}
 80056c2:	4770      	bx	lr

080056c4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bc80      	pop	{r7}
 80056d4:	4770      	bx	lr

080056d6 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b086      	sub	sp, #24
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056e4:	f7fb fec6 	bl	8001474 <HAL_GetTick>
 80056e8:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 0320 	and.w	r3, r3, #32
 80056f4:	2b20      	cmp	r3, #32
 80056f6:	d03b      	beq.n	8005770 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f022 0220 	bic.w	r2, r2, #32
 8005706:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	685a      	ldr	r2, [r3, #4]
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f022 0202 	bic.w	r2, r2, #2
 8005716:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005718:	693a      	ldr	r2, [r7, #16]
 800571a:	2164      	movs	r1, #100	@ 0x64
 800571c:	6978      	ldr	r0, [r7, #20]
 800571e:	f000 f8f7 	bl	8005910 <SPI_EndRxTxTransaction>
 8005722:	4603      	mov	r3, r0
 8005724:	2b00      	cmp	r3, #0
 8005726:	d005      	beq.n	8005734 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800572c:	f043 0220 	orr.w	r2, r3, #32
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d10a      	bne.n	8005752 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800573c:	2300      	movs	r3, #0
 800573e:	60fb      	str	r3, [r7, #12]
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	60fb      	str	r3, [r7, #12]
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	60fb      	str	r3, [r7, #12]
 8005750:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	2200      	movs	r2, #0
 8005756:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005764:	2b00      	cmp	r3, #0
 8005766:	d003      	beq.n	8005770 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005768:	6978      	ldr	r0, [r7, #20]
 800576a:	f7ff ffab 	bl	80056c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800576e:	e002      	b.n	8005776 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005770:	6978      	ldr	r0, [r7, #20]
 8005772:	f7ff ff95 	bl	80056a0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005776:	3718      	adds	r7, #24
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005788:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800578a:	68f8      	ldr	r0, [r7, #12]
 800578c:	f7ff ff91 	bl	80056b2 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005790:	bf00      	nop
 8005792:	3710      	adds	r7, #16
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f022 0203 	bic.w	r2, r2, #3
 80057b4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ba:	f043 0210 	orr.w	r2, r3, #16
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f7ff ff7a 	bl	80056c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80057d0:	bf00      	nop
 80057d2:	3710      	adds	r7, #16
 80057d4:	46bd      	mov	sp, r7
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f7ff ff66 	bl	80056c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80057f8:	bf00      	nop
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b088      	sub	sp, #32
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	603b      	str	r3, [r7, #0]
 800580c:	4613      	mov	r3, r2
 800580e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005810:	f7fb fe30 	bl	8001474 <HAL_GetTick>
 8005814:	4602      	mov	r2, r0
 8005816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005818:	1a9b      	subs	r3, r3, r2
 800581a:	683a      	ldr	r2, [r7, #0]
 800581c:	4413      	add	r3, r2
 800581e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005820:	f7fb fe28 	bl	8001474 <HAL_GetTick>
 8005824:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005826:	4b39      	ldr	r3, [pc, #228]	@ (800590c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	015b      	lsls	r3, r3, #5
 800582c:	0d1b      	lsrs	r3, r3, #20
 800582e:	69fa      	ldr	r2, [r7, #28]
 8005830:	fb02 f303 	mul.w	r3, r2, r3
 8005834:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005836:	e054      	b.n	80058e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800583e:	d050      	beq.n	80058e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005840:	f7fb fe18 	bl	8001474 <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	69fa      	ldr	r2, [r7, #28]
 800584c:	429a      	cmp	r2, r3
 800584e:	d902      	bls.n	8005856 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d13d      	bne.n	80058d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685a      	ldr	r2, [r3, #4]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005864:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800586e:	d111      	bne.n	8005894 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005878:	d004      	beq.n	8005884 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005882:	d107      	bne.n	8005894 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005892:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005898:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800589c:	d10f      	bne.n	80058be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80058ac:	601a      	str	r2, [r3, #0]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80058bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2201      	movs	r2, #1
 80058c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e017      	b.n	8005902 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d101      	bne.n	80058dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80058d8:	2300      	movs	r3, #0
 80058da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	3b01      	subs	r3, #1
 80058e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	689a      	ldr	r2, [r3, #8]
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	4013      	ands	r3, r2
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	429a      	cmp	r2, r3
 80058f0:	bf0c      	ite	eq
 80058f2:	2301      	moveq	r3, #1
 80058f4:	2300      	movne	r3, #0
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	461a      	mov	r2, r3
 80058fa:	79fb      	ldrb	r3, [r7, #7]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d19b      	bne.n	8005838 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3720      	adds	r7, #32
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	20000000 	.word	0x20000000

08005910 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af02      	add	r7, sp, #8
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	9300      	str	r3, [sp, #0]
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	2201      	movs	r2, #1
 8005924:	2102      	movs	r1, #2
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f7ff ff6a 	bl	8005800 <SPI_WaitFlagStateUntilTimeout>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d007      	beq.n	8005942 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005936:	f043 0220 	orr.w	r2, r3, #32
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e013      	b.n	800596a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	9300      	str	r3, [sp, #0]
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	2200      	movs	r2, #0
 800594a:	2180      	movs	r1, #128	@ 0x80
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f7ff ff57 	bl	8005800 <SPI_WaitFlagStateUntilTimeout>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d007      	beq.n	8005968 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800595c:	f043 0220 	orr.w	r2, r3, #32
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e000      	b.n	800596a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005968:	2300      	movs	r3, #0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3710      	adds	r7, #16
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}

08005972 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005972:	b580      	push	{r7, lr}
 8005974:	b082      	sub	sp, #8
 8005976:	af00      	add	r7, sp, #0
 8005978:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d101      	bne.n	8005984 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e041      	b.n	8005a08 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800598a:	b2db      	uxtb	r3, r3
 800598c:	2b00      	cmp	r3, #0
 800598e:	d106      	bne.n	800599e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2200      	movs	r2, #0
 8005994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f7fb fabf 	bl	8000f1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2202      	movs	r2, #2
 80059a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	3304      	adds	r3, #4
 80059ae:	4619      	mov	r1, r3
 80059b0:	4610      	mov	r0, r2
 80059b2:	f000 fd3d 	bl	8006430 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2201      	movs	r2, #1
 80059c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2201      	movs	r2, #1
 80059ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2201      	movs	r2, #1
 80059da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2201      	movs	r2, #1
 80059f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2201      	movs	r2, #1
 80059fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2201      	movs	r2, #1
 8005a02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a06:	2300      	movs	r3, #0
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3708      	adds	r7, #8
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d101      	bne.n	8005a22 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e041      	b.n	8005aa6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d106      	bne.n	8005a3c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 f839 	bl	8005aae <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2202      	movs	r2, #2
 8005a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	4610      	mov	r0, r2
 8005a50:	f000 fcee 	bl	8006430 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}

08005aae <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b083      	sub	sp, #12
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005ab6:	bf00      	nop
 8005ab8:	370c      	adds	r7, #12
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bc80      	pop	{r7}
 8005abe:	4770      	bx	lr

08005ac0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005aca:	2300      	movs	r3, #0
 8005acc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d104      	bne.n	8005ade <HAL_TIM_IC_Start_IT+0x1e>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	e013      	b.n	8005b06 <HAL_TIM_IC_Start_IT+0x46>
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	2b04      	cmp	r3, #4
 8005ae2:	d104      	bne.n	8005aee <HAL_TIM_IC_Start_IT+0x2e>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	e00b      	b.n	8005b06 <HAL_TIM_IC_Start_IT+0x46>
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	2b08      	cmp	r3, #8
 8005af2:	d104      	bne.n	8005afe <HAL_TIM_IC_Start_IT+0x3e>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005afa:	b2db      	uxtb	r3, r3
 8005afc:	e003      	b.n	8005b06 <HAL_TIM_IC_Start_IT+0x46>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d104      	bne.n	8005b18 <HAL_TIM_IC_Start_IT+0x58>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	e013      	b.n	8005b40 <HAL_TIM_IC_Start_IT+0x80>
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	2b04      	cmp	r3, #4
 8005b1c:	d104      	bne.n	8005b28 <HAL_TIM_IC_Start_IT+0x68>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	e00b      	b.n	8005b40 <HAL_TIM_IC_Start_IT+0x80>
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	2b08      	cmp	r3, #8
 8005b2c:	d104      	bne.n	8005b38 <HAL_TIM_IC_Start_IT+0x78>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	e003      	b.n	8005b40 <HAL_TIM_IC_Start_IT+0x80>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b3e:	b2db      	uxtb	r3, r3
 8005b40:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b42:	7bbb      	ldrb	r3, [r7, #14]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d102      	bne.n	8005b4e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005b48:	7b7b      	ldrb	r3, [r7, #13]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d001      	beq.n	8005b52 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e0b8      	b.n	8005cc4 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d104      	bne.n	8005b62 <HAL_TIM_IC_Start_IT+0xa2>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2202      	movs	r2, #2
 8005b5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b60:	e013      	b.n	8005b8a <HAL_TIM_IC_Start_IT+0xca>
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	2b04      	cmp	r3, #4
 8005b66:	d104      	bne.n	8005b72 <HAL_TIM_IC_Start_IT+0xb2>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2202      	movs	r2, #2
 8005b6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b70:	e00b      	b.n	8005b8a <HAL_TIM_IC_Start_IT+0xca>
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	2b08      	cmp	r3, #8
 8005b76:	d104      	bne.n	8005b82 <HAL_TIM_IC_Start_IT+0xc2>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b80:	e003      	b.n	8005b8a <HAL_TIM_IC_Start_IT+0xca>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2202      	movs	r2, #2
 8005b86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d104      	bne.n	8005b9a <HAL_TIM_IC_Start_IT+0xda>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2202      	movs	r2, #2
 8005b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b98:	e013      	b.n	8005bc2 <HAL_TIM_IC_Start_IT+0x102>
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2b04      	cmp	r3, #4
 8005b9e:	d104      	bne.n	8005baa <HAL_TIM_IC_Start_IT+0xea>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005ba8:	e00b      	b.n	8005bc2 <HAL_TIM_IC_Start_IT+0x102>
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	2b08      	cmp	r3, #8
 8005bae:	d104      	bne.n	8005bba <HAL_TIM_IC_Start_IT+0xfa>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2202      	movs	r2, #2
 8005bb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bb8:	e003      	b.n	8005bc2 <HAL_TIM_IC_Start_IT+0x102>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2202      	movs	r2, #2
 8005bbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	2b0c      	cmp	r3, #12
 8005bc6:	d841      	bhi.n	8005c4c <HAL_TIM_IC_Start_IT+0x18c>
 8005bc8:	a201      	add	r2, pc, #4	@ (adr r2, 8005bd0 <HAL_TIM_IC_Start_IT+0x110>)
 8005bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bce:	bf00      	nop
 8005bd0:	08005c05 	.word	0x08005c05
 8005bd4:	08005c4d 	.word	0x08005c4d
 8005bd8:	08005c4d 	.word	0x08005c4d
 8005bdc:	08005c4d 	.word	0x08005c4d
 8005be0:	08005c17 	.word	0x08005c17
 8005be4:	08005c4d 	.word	0x08005c4d
 8005be8:	08005c4d 	.word	0x08005c4d
 8005bec:	08005c4d 	.word	0x08005c4d
 8005bf0:	08005c29 	.word	0x08005c29
 8005bf4:	08005c4d 	.word	0x08005c4d
 8005bf8:	08005c4d 	.word	0x08005c4d
 8005bfc:	08005c4d 	.word	0x08005c4d
 8005c00:	08005c3b 	.word	0x08005c3b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	68da      	ldr	r2, [r3, #12]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f042 0202 	orr.w	r2, r2, #2
 8005c12:	60da      	str	r2, [r3, #12]
      break;
 8005c14:	e01d      	b.n	8005c52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68da      	ldr	r2, [r3, #12]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f042 0204 	orr.w	r2, r2, #4
 8005c24:	60da      	str	r2, [r3, #12]
      break;
 8005c26:	e014      	b.n	8005c52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68da      	ldr	r2, [r3, #12]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f042 0208 	orr.w	r2, r2, #8
 8005c36:	60da      	str	r2, [r3, #12]
      break;
 8005c38:	e00b      	b.n	8005c52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68da      	ldr	r2, [r3, #12]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f042 0210 	orr.w	r2, r2, #16
 8005c48:	60da      	str	r2, [r3, #12]
      break;
 8005c4a:	e002      	b.n	8005c52 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	73fb      	strb	r3, [r7, #15]
      break;
 8005c50:	bf00      	nop
  }

  if (status == HAL_OK)
 8005c52:	7bfb      	ldrb	r3, [r7, #15]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d134      	bne.n	8005cc2 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	6839      	ldr	r1, [r7, #0]
 8005c60:	4618      	mov	r0, r3
 8005c62:	f000 fe88 	bl	8006976 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a18      	ldr	r2, [pc, #96]	@ (8005ccc <HAL_TIM_IC_Start_IT+0x20c>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d00e      	beq.n	8005c8e <HAL_TIM_IC_Start_IT+0x1ce>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c78:	d009      	beq.n	8005c8e <HAL_TIM_IC_Start_IT+0x1ce>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a14      	ldr	r2, [pc, #80]	@ (8005cd0 <HAL_TIM_IC_Start_IT+0x210>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d004      	beq.n	8005c8e <HAL_TIM_IC_Start_IT+0x1ce>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a12      	ldr	r2, [pc, #72]	@ (8005cd4 <HAL_TIM_IC_Start_IT+0x214>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d111      	bne.n	8005cb2 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f003 0307 	and.w	r3, r3, #7
 8005c98:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	2b06      	cmp	r3, #6
 8005c9e:	d010      	beq.n	8005cc2 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f042 0201 	orr.w	r2, r2, #1
 8005cae:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cb0:	e007      	b.n	8005cc2 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f042 0201 	orr.w	r2, r2, #1
 8005cc0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3710      	adds	r7, #16
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	40012c00 	.word	0x40012c00
 8005cd0:	40000400 	.word	0x40000400
 8005cd4:	40000800 	.word	0x40000800

08005cd8 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2b0c      	cmp	r3, #12
 8005cea:	d841      	bhi.n	8005d70 <HAL_TIM_IC_Stop_IT+0x98>
 8005cec:	a201      	add	r2, pc, #4	@ (adr r2, 8005cf4 <HAL_TIM_IC_Stop_IT+0x1c>)
 8005cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf2:	bf00      	nop
 8005cf4:	08005d29 	.word	0x08005d29
 8005cf8:	08005d71 	.word	0x08005d71
 8005cfc:	08005d71 	.word	0x08005d71
 8005d00:	08005d71 	.word	0x08005d71
 8005d04:	08005d3b 	.word	0x08005d3b
 8005d08:	08005d71 	.word	0x08005d71
 8005d0c:	08005d71 	.word	0x08005d71
 8005d10:	08005d71 	.word	0x08005d71
 8005d14:	08005d4d 	.word	0x08005d4d
 8005d18:	08005d71 	.word	0x08005d71
 8005d1c:	08005d71 	.word	0x08005d71
 8005d20:	08005d71 	.word	0x08005d71
 8005d24:	08005d5f 	.word	0x08005d5f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68da      	ldr	r2, [r3, #12]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f022 0202 	bic.w	r2, r2, #2
 8005d36:	60da      	str	r2, [r3, #12]
      break;
 8005d38:	e01d      	b.n	8005d76 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68da      	ldr	r2, [r3, #12]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f022 0204 	bic.w	r2, r2, #4
 8005d48:	60da      	str	r2, [r3, #12]
      break;
 8005d4a:	e014      	b.n	8005d76 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68da      	ldr	r2, [r3, #12]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 0208 	bic.w	r2, r2, #8
 8005d5a:	60da      	str	r2, [r3, #12]
      break;
 8005d5c:	e00b      	b.n	8005d76 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	68da      	ldr	r2, [r3, #12]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f022 0210 	bic.w	r2, r2, #16
 8005d6c:	60da      	str	r2, [r3, #12]
      break;
 8005d6e:	e002      	b.n	8005d76 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	73fb      	strb	r3, [r7, #15]
      break;
 8005d74:	bf00      	nop
  }

  if (status == HAL_OK)
 8005d76:	7bfb      	ldrb	r3, [r7, #15]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d156      	bne.n	8005e2a <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2200      	movs	r2, #0
 8005d82:	6839      	ldr	r1, [r7, #0]
 8005d84:	4618      	mov	r0, r3
 8005d86:	f000 fdf6 	bl	8006976 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	6a1a      	ldr	r2, [r3, #32]
 8005d90:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005d94:	4013      	ands	r3, r2
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10f      	bne.n	8005dba <HAL_TIM_IC_Stop_IT+0xe2>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	6a1a      	ldr	r2, [r3, #32]
 8005da0:	f240 4344 	movw	r3, #1092	@ 0x444
 8005da4:	4013      	ands	r3, r2
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d107      	bne.n	8005dba <HAL_TIM_IC_Stop_IT+0xe2>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 0201 	bic.w	r2, r2, #1
 8005db8:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d104      	bne.n	8005dca <HAL_TIM_IC_Stop_IT+0xf2>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dc8:	e013      	b.n	8005df2 <HAL_TIM_IC_Stop_IT+0x11a>
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	2b04      	cmp	r3, #4
 8005dce:	d104      	bne.n	8005dda <HAL_TIM_IC_Stop_IT+0x102>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005dd8:	e00b      	b.n	8005df2 <HAL_TIM_IC_Stop_IT+0x11a>
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	2b08      	cmp	r3, #8
 8005dde:	d104      	bne.n	8005dea <HAL_TIM_IC_Stop_IT+0x112>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005de8:	e003      	b.n	8005df2 <HAL_TIM_IC_Stop_IT+0x11a>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d104      	bne.n	8005e02 <HAL_TIM_IC_Stop_IT+0x12a>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e00:	e013      	b.n	8005e2a <HAL_TIM_IC_Stop_IT+0x152>
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2b04      	cmp	r3, #4
 8005e06:	d104      	bne.n	8005e12 <HAL_TIM_IC_Stop_IT+0x13a>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e10:	e00b      	b.n	8005e2a <HAL_TIM_IC_Stop_IT+0x152>
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b08      	cmp	r3, #8
 8005e16:	d104      	bne.n	8005e22 <HAL_TIM_IC_Stop_IT+0x14a>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e20:	e003      	b.n	8005e2a <HAL_TIM_IC_Stop_IT+0x152>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2201      	movs	r2, #1
 8005e26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8005e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3710      	adds	r7, #16
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	691b      	ldr	r3, [r3, #16]
 8005e4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f003 0302 	and.w	r3, r3, #2
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d020      	beq.n	8005e98 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d01b      	beq.n	8005e98 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f06f 0202 	mvn.w	r2, #2
 8005e68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	699b      	ldr	r3, [r3, #24]
 8005e76:	f003 0303 	and.w	r3, r3, #3
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f7fa fe4e 	bl	8000b20 <HAL_TIM_IC_CaptureCallback>
 8005e84:	e005      	b.n	8005e92 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 fab7 	bl	80063fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 fabd 	bl	800640c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f003 0304 	and.w	r3, r3, #4
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d020      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f003 0304 	and.w	r3, r3, #4
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d01b      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f06f 0204 	mvn.w	r2, #4
 8005eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2202      	movs	r2, #2
 8005eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	699b      	ldr	r3, [r3, #24]
 8005ec2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f7fa fe28 	bl	8000b20 <HAL_TIM_IC_CaptureCallback>
 8005ed0:	e005      	b.n	8005ede <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 fa91 	bl	80063fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f000 fa97 	bl	800640c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f003 0308 	and.w	r3, r3, #8
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d020      	beq.n	8005f30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f003 0308 	and.w	r3, r3, #8
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d01b      	beq.n	8005f30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f06f 0208 	mvn.w	r2, #8
 8005f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2204      	movs	r2, #4
 8005f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	69db      	ldr	r3, [r3, #28]
 8005f0e:	f003 0303 	and.w	r3, r3, #3
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f7fa fe02 	bl	8000b20 <HAL_TIM_IC_CaptureCallback>
 8005f1c:	e005      	b.n	8005f2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 fa6b 	bl	80063fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f000 fa71 	bl	800640c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	f003 0310 	and.w	r3, r3, #16
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d020      	beq.n	8005f7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f003 0310 	and.w	r3, r3, #16
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d01b      	beq.n	8005f7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f06f 0210 	mvn.w	r2, #16
 8005f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2208      	movs	r2, #8
 8005f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	69db      	ldr	r3, [r3, #28]
 8005f5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d003      	beq.n	8005f6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f7fa fddc 	bl	8000b20 <HAL_TIM_IC_CaptureCallback>
 8005f68:	e005      	b.n	8005f76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f000 fa45 	bl	80063fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f000 fa4b 	bl	800640c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	f003 0301 	and.w	r3, r3, #1
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d00c      	beq.n	8005fa0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	f003 0301 	and.w	r3, r3, #1
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d007      	beq.n	8005fa0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f06f 0201 	mvn.w	r2, #1
 8005f98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 fa24 	bl	80063e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00c      	beq.n	8005fc4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d007      	beq.n	8005fc4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005fbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f000 fd65 	bl	8006a8e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d00c      	beq.n	8005fe8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d007      	beq.n	8005fe8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 fa1b 	bl	800641e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	f003 0320 	and.w	r3, r3, #32
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00c      	beq.n	800600c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f003 0320 	and.w	r3, r3, #32
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d007      	beq.n	800600c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f06f 0220 	mvn.w	r2, #32
 8006004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 fd38 	bl	8006a7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800600c:	bf00      	nop
 800600e:	3710      	adds	r7, #16
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b086      	sub	sp, #24
 8006018:	af00      	add	r7, sp, #0
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006020:	2300      	movs	r3, #0
 8006022:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800602a:	2b01      	cmp	r3, #1
 800602c:	d101      	bne.n	8006032 <HAL_TIM_IC_ConfigChannel+0x1e>
 800602e:	2302      	movs	r3, #2
 8006030:	e088      	b.n	8006144 <HAL_TIM_IC_ConfigChannel+0x130>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2201      	movs	r2, #1
 8006036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d11b      	bne.n	8006078 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006050:	f000 faee 	bl	8006630 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	699a      	ldr	r2, [r3, #24]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f022 020c 	bic.w	r2, r2, #12
 8006062:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	6999      	ldr	r1, [r3, #24]
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	689a      	ldr	r2, [r3, #8]
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	430a      	orrs	r2, r1
 8006074:	619a      	str	r2, [r3, #24]
 8006076:	e060      	b.n	800613a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2b04      	cmp	r3, #4
 800607c:	d11c      	bne.n	80060b8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800608e:	f000 fb57 	bl	8006740 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	699a      	ldr	r2, [r3, #24]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80060a0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	6999      	ldr	r1, [r3, #24]
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	021a      	lsls	r2, r3, #8
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	430a      	orrs	r2, r1
 80060b4:	619a      	str	r2, [r3, #24]
 80060b6:	e040      	b.n	800613a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2b08      	cmp	r3, #8
 80060bc:	d11b      	bne.n	80060f6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80060ca:	68bb      	ldr	r3, [r7, #8]
 80060cc:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80060ce:	f000 fba2 	bl	8006816 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	69da      	ldr	r2, [r3, #28]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f022 020c 	bic.w	r2, r2, #12
 80060e0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	69d9      	ldr	r1, [r3, #28]
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	689a      	ldr	r2, [r3, #8]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	430a      	orrs	r2, r1
 80060f2:	61da      	str	r2, [r3, #28]
 80060f4:	e021      	b.n	800613a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2b0c      	cmp	r3, #12
 80060fa:	d11c      	bne.n	8006136 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800610c:	f000 fbbe 	bl	800688c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	69da      	ldr	r2, [r3, #28]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800611e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	69d9      	ldr	r1, [r3, #28]
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	021a      	lsls	r2, r3, #8
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	430a      	orrs	r2, r1
 8006132:	61da      	str	r2, [r3, #28]
 8006134:	e001      	b.n	800613a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006142:	7dfb      	ldrb	r3, [r7, #23]
}
 8006144:	4618      	mov	r0, r3
 8006146:	3718      	adds	r7, #24
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b084      	sub	sp, #16
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006156:	2300      	movs	r3, #0
 8006158:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006160:	2b01      	cmp	r3, #1
 8006162:	d101      	bne.n	8006168 <HAL_TIM_ConfigClockSource+0x1c>
 8006164:	2302      	movs	r3, #2
 8006166:	e0b4      	b.n	80062d2 <HAL_TIM_ConfigClockSource+0x186>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2202      	movs	r2, #2
 8006174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006186:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800618e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68ba      	ldr	r2, [r7, #8]
 8006196:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061a0:	d03e      	beq.n	8006220 <HAL_TIM_ConfigClockSource+0xd4>
 80061a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061a6:	f200 8087 	bhi.w	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061ae:	f000 8086 	beq.w	80062be <HAL_TIM_ConfigClockSource+0x172>
 80061b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061b6:	d87f      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061b8:	2b70      	cmp	r3, #112	@ 0x70
 80061ba:	d01a      	beq.n	80061f2 <HAL_TIM_ConfigClockSource+0xa6>
 80061bc:	2b70      	cmp	r3, #112	@ 0x70
 80061be:	d87b      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061c0:	2b60      	cmp	r3, #96	@ 0x60
 80061c2:	d050      	beq.n	8006266 <HAL_TIM_ConfigClockSource+0x11a>
 80061c4:	2b60      	cmp	r3, #96	@ 0x60
 80061c6:	d877      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061c8:	2b50      	cmp	r3, #80	@ 0x50
 80061ca:	d03c      	beq.n	8006246 <HAL_TIM_ConfigClockSource+0xfa>
 80061cc:	2b50      	cmp	r3, #80	@ 0x50
 80061ce:	d873      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061d0:	2b40      	cmp	r3, #64	@ 0x40
 80061d2:	d058      	beq.n	8006286 <HAL_TIM_ConfigClockSource+0x13a>
 80061d4:	2b40      	cmp	r3, #64	@ 0x40
 80061d6:	d86f      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061d8:	2b30      	cmp	r3, #48	@ 0x30
 80061da:	d064      	beq.n	80062a6 <HAL_TIM_ConfigClockSource+0x15a>
 80061dc:	2b30      	cmp	r3, #48	@ 0x30
 80061de:	d86b      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061e0:	2b20      	cmp	r3, #32
 80061e2:	d060      	beq.n	80062a6 <HAL_TIM_ConfigClockSource+0x15a>
 80061e4:	2b20      	cmp	r3, #32
 80061e6:	d867      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d05c      	beq.n	80062a6 <HAL_TIM_ConfigClockSource+0x15a>
 80061ec:	2b10      	cmp	r3, #16
 80061ee:	d05a      	beq.n	80062a6 <HAL_TIM_ConfigClockSource+0x15a>
 80061f0:	e062      	b.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006202:	f000 fb99 	bl	8006938 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006214:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68ba      	ldr	r2, [r7, #8]
 800621c:	609a      	str	r2, [r3, #8]
      break;
 800621e:	e04f      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006230:	f000 fb82 	bl	8006938 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689a      	ldr	r2, [r3, #8]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006242:	609a      	str	r2, [r3, #8]
      break;
 8006244:	e03c      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006252:	461a      	mov	r2, r3
 8006254:	f000 fa46 	bl	80066e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2150      	movs	r1, #80	@ 0x50
 800625e:	4618      	mov	r0, r3
 8006260:	f000 fb50 	bl	8006904 <TIM_ITRx_SetConfig>
      break;
 8006264:	e02c      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006272:	461a      	mov	r2, r3
 8006274:	f000 faa0 	bl	80067b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2160      	movs	r1, #96	@ 0x60
 800627e:	4618      	mov	r0, r3
 8006280:	f000 fb40 	bl	8006904 <TIM_ITRx_SetConfig>
      break;
 8006284:	e01c      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006292:	461a      	mov	r2, r3
 8006294:	f000 fa26 	bl	80066e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2140      	movs	r1, #64	@ 0x40
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 fb30 	bl	8006904 <TIM_ITRx_SetConfig>
      break;
 80062a4:	e00c      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4619      	mov	r1, r3
 80062b0:	4610      	mov	r0, r2
 80062b2:	f000 fb27 	bl	8006904 <TIM_ITRx_SetConfig>
      break;
 80062b6:	e003      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	73fb      	strb	r3, [r7, #15]
      break;
 80062bc:	e000      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80062be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80062da:	b580      	push	{r7, lr}
 80062dc:	b082      	sub	sp, #8
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
 80062e2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d101      	bne.n	80062f2 <HAL_TIM_SlaveConfigSynchro+0x18>
 80062ee:	2302      	movs	r3, #2
 80062f0:	e031      	b.n	8006356 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2201      	movs	r2, #1
 80062f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2202      	movs	r2, #2
 80062fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006302:	6839      	ldr	r1, [r7, #0]
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f000 f901 	bl	800650c <TIM_SlaveTimer_SetConfig>
 800630a:	4603      	mov	r3, r0
 800630c:	2b00      	cmp	r3, #0
 800630e:	d009      	beq.n	8006324 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2201      	movs	r2, #1
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e018      	b.n	8006356 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	68da      	ldr	r2, [r3, #12]
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006332:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68da      	ldr	r2, [r3, #12]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006342:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2201      	movs	r2, #1
 8006348:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006354:	2300      	movs	r3, #0
}
 8006356:	4618      	mov	r0, r3
 8006358:	3708      	adds	r7, #8
 800635a:	46bd      	mov	sp, r7
 800635c:	bd80      	pop	{r7, pc}
	...

08006360 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006360:	b480      	push	{r7}
 8006362:	b085      	sub	sp, #20
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800636a:	2300      	movs	r3, #0
 800636c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2b0c      	cmp	r3, #12
 8006372:	d831      	bhi.n	80063d8 <HAL_TIM_ReadCapturedValue+0x78>
 8006374:	a201      	add	r2, pc, #4	@ (adr r2, 800637c <HAL_TIM_ReadCapturedValue+0x1c>)
 8006376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800637a:	bf00      	nop
 800637c:	080063b1 	.word	0x080063b1
 8006380:	080063d9 	.word	0x080063d9
 8006384:	080063d9 	.word	0x080063d9
 8006388:	080063d9 	.word	0x080063d9
 800638c:	080063bb 	.word	0x080063bb
 8006390:	080063d9 	.word	0x080063d9
 8006394:	080063d9 	.word	0x080063d9
 8006398:	080063d9 	.word	0x080063d9
 800639c:	080063c5 	.word	0x080063c5
 80063a0:	080063d9 	.word	0x080063d9
 80063a4:	080063d9 	.word	0x080063d9
 80063a8:	080063d9 	.word	0x080063d9
 80063ac:	080063cf 	.word	0x080063cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063b6:	60fb      	str	r3, [r7, #12]

      break;
 80063b8:	e00f      	b.n	80063da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c0:	60fb      	str	r3, [r7, #12]

      break;
 80063c2:	e00a      	b.n	80063da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063ca:	60fb      	str	r3, [r7, #12]

      break;
 80063cc:	e005      	b.n	80063da <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d4:	60fb      	str	r3, [r7, #12]

      break;
 80063d6:	e000      	b.n	80063da <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80063d8:	bf00      	nop
  }

  return tmpreg;
 80063da:	68fb      	ldr	r3, [r7, #12]
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3714      	adds	r7, #20
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bc80      	pop	{r7}
 80063e4:	4770      	bx	lr
 80063e6:	bf00      	nop

080063e8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80063f0:	bf00      	nop
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bc80      	pop	{r7}
 80063f8:	4770      	bx	lr

080063fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063fa:	b480      	push	{r7}
 80063fc:	b083      	sub	sp, #12
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006402:	bf00      	nop
 8006404:	370c      	adds	r7, #12
 8006406:	46bd      	mov	sp, r7
 8006408:	bc80      	pop	{r7}
 800640a:	4770      	bx	lr

0800640c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	bc80      	pop	{r7}
 800641c:	4770      	bx	lr

0800641e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800641e:	b480      	push	{r7}
 8006420:	b083      	sub	sp, #12
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006426:	bf00      	nop
 8006428:	370c      	adds	r7, #12
 800642a:	46bd      	mov	sp, r7
 800642c:	bc80      	pop	{r7}
 800642e:	4770      	bx	lr

08006430 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006430:	b480      	push	{r7}
 8006432:	b085      	sub	sp, #20
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a2f      	ldr	r2, [pc, #188]	@ (8006500 <TIM_Base_SetConfig+0xd0>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d00b      	beq.n	8006460 <TIM_Base_SetConfig+0x30>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800644e:	d007      	beq.n	8006460 <TIM_Base_SetConfig+0x30>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a2c      	ldr	r2, [pc, #176]	@ (8006504 <TIM_Base_SetConfig+0xd4>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d003      	beq.n	8006460 <TIM_Base_SetConfig+0x30>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	4a2b      	ldr	r2, [pc, #172]	@ (8006508 <TIM_Base_SetConfig+0xd8>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d108      	bne.n	8006472 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006466:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	4313      	orrs	r3, r2
 8006470:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a22      	ldr	r2, [pc, #136]	@ (8006500 <TIM_Base_SetConfig+0xd0>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d00b      	beq.n	8006492 <TIM_Base_SetConfig+0x62>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006480:	d007      	beq.n	8006492 <TIM_Base_SetConfig+0x62>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	4a1f      	ldr	r2, [pc, #124]	@ (8006504 <TIM_Base_SetConfig+0xd4>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d003      	beq.n	8006492 <TIM_Base_SetConfig+0x62>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	4a1e      	ldr	r2, [pc, #120]	@ (8006508 <TIM_Base_SetConfig+0xd8>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d108      	bne.n	80064a4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006498:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	695b      	ldr	r3, [r3, #20]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	689a      	ldr	r2, [r3, #8]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	4a0d      	ldr	r2, [pc, #52]	@ (8006500 <TIM_Base_SetConfig+0xd0>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d103      	bne.n	80064d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	691a      	ldr	r2, [r3, #16]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	691b      	ldr	r3, [r3, #16]
 80064e2:	f003 0301 	and.w	r3, r3, #1
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d005      	beq.n	80064f6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	f023 0201 	bic.w	r2, r3, #1
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	611a      	str	r2, [r3, #16]
  }
}
 80064f6:	bf00      	nop
 80064f8:	3714      	adds	r7, #20
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bc80      	pop	{r7}
 80064fe:	4770      	bx	lr
 8006500:	40012c00 	.word	0x40012c00
 8006504:	40000400 	.word	0x40000400
 8006508:	40000800 	.word	0x40000800

0800650c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b086      	sub	sp, #24
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006516:	2300      	movs	r3, #0
 8006518:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006528:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	693a      	ldr	r2, [r7, #16]
 8006530:	4313      	orrs	r3, r2
 8006532:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	f023 0307 	bic.w	r3, r3, #7
 800653a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	693a      	ldr	r2, [r7, #16]
 8006542:	4313      	orrs	r3, r2
 8006544:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	2b70      	cmp	r3, #112	@ 0x70
 8006554:	d01a      	beq.n	800658c <TIM_SlaveTimer_SetConfig+0x80>
 8006556:	2b70      	cmp	r3, #112	@ 0x70
 8006558:	d860      	bhi.n	800661c <TIM_SlaveTimer_SetConfig+0x110>
 800655a:	2b60      	cmp	r3, #96	@ 0x60
 800655c:	d054      	beq.n	8006608 <TIM_SlaveTimer_SetConfig+0xfc>
 800655e:	2b60      	cmp	r3, #96	@ 0x60
 8006560:	d85c      	bhi.n	800661c <TIM_SlaveTimer_SetConfig+0x110>
 8006562:	2b50      	cmp	r3, #80	@ 0x50
 8006564:	d046      	beq.n	80065f4 <TIM_SlaveTimer_SetConfig+0xe8>
 8006566:	2b50      	cmp	r3, #80	@ 0x50
 8006568:	d858      	bhi.n	800661c <TIM_SlaveTimer_SetConfig+0x110>
 800656a:	2b40      	cmp	r3, #64	@ 0x40
 800656c:	d019      	beq.n	80065a2 <TIM_SlaveTimer_SetConfig+0x96>
 800656e:	2b40      	cmp	r3, #64	@ 0x40
 8006570:	d854      	bhi.n	800661c <TIM_SlaveTimer_SetConfig+0x110>
 8006572:	2b30      	cmp	r3, #48	@ 0x30
 8006574:	d055      	beq.n	8006622 <TIM_SlaveTimer_SetConfig+0x116>
 8006576:	2b30      	cmp	r3, #48	@ 0x30
 8006578:	d850      	bhi.n	800661c <TIM_SlaveTimer_SetConfig+0x110>
 800657a:	2b20      	cmp	r3, #32
 800657c:	d051      	beq.n	8006622 <TIM_SlaveTimer_SetConfig+0x116>
 800657e:	2b20      	cmp	r3, #32
 8006580:	d84c      	bhi.n	800661c <TIM_SlaveTimer_SetConfig+0x110>
 8006582:	2b00      	cmp	r3, #0
 8006584:	d04d      	beq.n	8006622 <TIM_SlaveTimer_SetConfig+0x116>
 8006586:	2b10      	cmp	r3, #16
 8006588:	d04b      	beq.n	8006622 <TIM_SlaveTimer_SetConfig+0x116>
 800658a:	e047      	b.n	800661c <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800659c:	f000 f9cc 	bl	8006938 <TIM_ETR_SetConfig>
      break;
 80065a0:	e040      	b.n	8006624 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	2b05      	cmp	r3, #5
 80065a8:	d101      	bne.n	80065ae <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e03b      	b.n	8006626 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6a1b      	ldr	r3, [r3, #32]
 80065b4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6a1a      	ldr	r2, [r3, #32]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f022 0201 	bic.w	r2, r2, #1
 80065c4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	699b      	ldr	r3, [r3, #24]
 80065cc:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065d4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	691b      	ldr	r3, [r3, #16]
 80065da:	011b      	lsls	r3, r3, #4
 80065dc:	68ba      	ldr	r2, [r7, #8]
 80065de:	4313      	orrs	r3, r2
 80065e0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68ba      	ldr	r2, [r7, #8]
 80065e8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	621a      	str	r2, [r3, #32]
      break;
 80065f2:	e017      	b.n	8006624 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006600:	461a      	mov	r2, r3
 8006602:	f000 f86f 	bl	80066e4 <TIM_TI1_ConfigInputStage>
      break;
 8006606:	e00d      	b.n	8006624 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006614:	461a      	mov	r2, r3
 8006616:	f000 f8cf 	bl	80067b8 <TIM_TI2_ConfigInputStage>
      break;
 800661a:	e003      	b.n	8006624 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	75fb      	strb	r3, [r7, #23]
      break;
 8006620:	e000      	b.n	8006624 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006622:	bf00      	nop
  }

  return status;
 8006624:	7dfb      	ldrb	r3, [r7, #23]
}
 8006626:	4618      	mov	r0, r3
 8006628:	3718      	adds	r7, #24
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
	...

08006630 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006630:	b480      	push	{r7}
 8006632:	b087      	sub	sp, #28
 8006634:	af00      	add	r7, sp, #0
 8006636:	60f8      	str	r0, [r7, #12]
 8006638:	60b9      	str	r1, [r7, #8]
 800663a:	607a      	str	r2, [r7, #4]
 800663c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6a1b      	ldr	r3, [r3, #32]
 8006642:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6a1b      	ldr	r3, [r3, #32]
 8006648:	f023 0201 	bic.w	r2, r3, #1
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	699b      	ldr	r3, [r3, #24]
 8006654:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	4a1f      	ldr	r2, [pc, #124]	@ (80066d8 <TIM_TI1_SetConfig+0xa8>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d00b      	beq.n	8006676 <TIM_TI1_SetConfig+0x46>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006664:	d007      	beq.n	8006676 <TIM_TI1_SetConfig+0x46>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	4a1c      	ldr	r2, [pc, #112]	@ (80066dc <TIM_TI1_SetConfig+0xac>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d003      	beq.n	8006676 <TIM_TI1_SetConfig+0x46>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	4a1b      	ldr	r2, [pc, #108]	@ (80066e0 <TIM_TI1_SetConfig+0xb0>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d101      	bne.n	800667a <TIM_TI1_SetConfig+0x4a>
 8006676:	2301      	movs	r3, #1
 8006678:	e000      	b.n	800667c <TIM_TI1_SetConfig+0x4c>
 800667a:	2300      	movs	r3, #0
 800667c:	2b00      	cmp	r3, #0
 800667e:	d008      	beq.n	8006692 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	f023 0303 	bic.w	r3, r3, #3
 8006686:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006688:	697a      	ldr	r2, [r7, #20]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4313      	orrs	r3, r2
 800668e:	617b      	str	r3, [r7, #20]
 8006690:	e003      	b.n	800669a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	f043 0301 	orr.w	r3, r3, #1
 8006698:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	011b      	lsls	r3, r3, #4
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	697a      	ldr	r2, [r7, #20]
 80066aa:	4313      	orrs	r3, r2
 80066ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	f023 030a 	bic.w	r3, r3, #10
 80066b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	f003 030a 	and.w	r3, r3, #10
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	4313      	orrs	r3, r2
 80066c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	697a      	ldr	r2, [r7, #20]
 80066c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	693a      	ldr	r2, [r7, #16]
 80066cc:	621a      	str	r2, [r3, #32]
}
 80066ce:	bf00      	nop
 80066d0:	371c      	adds	r7, #28
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bc80      	pop	{r7}
 80066d6:	4770      	bx	lr
 80066d8:	40012c00 	.word	0x40012c00
 80066dc:	40000400 	.word	0x40000400
 80066e0:	40000800 	.word	0x40000800

080066e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b087      	sub	sp, #28
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	60f8      	str	r0, [r7, #12]
 80066ec:	60b9      	str	r1, [r7, #8]
 80066ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6a1b      	ldr	r3, [r3, #32]
 80066f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6a1b      	ldr	r3, [r3, #32]
 80066fa:	f023 0201 	bic.w	r2, r3, #1
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800670e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	011b      	lsls	r3, r3, #4
 8006714:	693a      	ldr	r2, [r7, #16]
 8006716:	4313      	orrs	r3, r2
 8006718:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	f023 030a 	bic.w	r3, r3, #10
 8006720:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	4313      	orrs	r3, r2
 8006728:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	621a      	str	r2, [r3, #32]
}
 8006736:	bf00      	nop
 8006738:	371c      	adds	r7, #28
 800673a:	46bd      	mov	sp, r7
 800673c:	bc80      	pop	{r7}
 800673e:	4770      	bx	lr

08006740 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006740:	b480      	push	{r7}
 8006742:	b087      	sub	sp, #28
 8006744:	af00      	add	r7, sp, #0
 8006746:	60f8      	str	r0, [r7, #12]
 8006748:	60b9      	str	r1, [r7, #8]
 800674a:	607a      	str	r2, [r7, #4]
 800674c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6a1b      	ldr	r3, [r3, #32]
 8006758:	f023 0210 	bic.w	r2, r3, #16
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800676c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	021b      	lsls	r3, r3, #8
 8006772:	693a      	ldr	r2, [r7, #16]
 8006774:	4313      	orrs	r3, r2
 8006776:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800677e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	031b      	lsls	r3, r3, #12
 8006784:	b29b      	uxth	r3, r3
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	4313      	orrs	r3, r2
 800678a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006792:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	011b      	lsls	r3, r3, #4
 8006798:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800679c:	697a      	ldr	r2, [r7, #20]
 800679e:	4313      	orrs	r3, r2
 80067a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	693a      	ldr	r2, [r7, #16]
 80067a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	697a      	ldr	r2, [r7, #20]
 80067ac:	621a      	str	r2, [r3, #32]
}
 80067ae:	bf00      	nop
 80067b0:	371c      	adds	r7, #28
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bc80      	pop	{r7}
 80067b6:	4770      	bx	lr

080067b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b087      	sub	sp, #28
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6a1b      	ldr	r3, [r3, #32]
 80067c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6a1b      	ldr	r3, [r3, #32]
 80067ce:	f023 0210 	bic.w	r2, r3, #16
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	031b      	lsls	r3, r3, #12
 80067e8:	693a      	ldr	r2, [r7, #16]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80067f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	011b      	lsls	r3, r3, #4
 80067fa:	697a      	ldr	r2, [r7, #20]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	693a      	ldr	r2, [r7, #16]
 8006804:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	697a      	ldr	r2, [r7, #20]
 800680a:	621a      	str	r2, [r3, #32]
}
 800680c:	bf00      	nop
 800680e:	371c      	adds	r7, #28
 8006810:	46bd      	mov	sp, r7
 8006812:	bc80      	pop	{r7}
 8006814:	4770      	bx	lr

08006816 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006816:	b480      	push	{r7}
 8006818:	b087      	sub	sp, #28
 800681a:	af00      	add	r7, sp, #0
 800681c:	60f8      	str	r0, [r7, #12]
 800681e:	60b9      	str	r1, [r7, #8]
 8006820:	607a      	str	r2, [r7, #4]
 8006822:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6a1b      	ldr	r3, [r3, #32]
 8006828:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6a1b      	ldr	r3, [r3, #32]
 800682e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	69db      	ldr	r3, [r3, #28]
 800683a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	f023 0303 	bic.w	r3, r3, #3
 8006842:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006844:	693a      	ldr	r2, [r7, #16]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4313      	orrs	r3, r2
 800684a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006852:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	011b      	lsls	r3, r3, #4
 8006858:	b2db      	uxtb	r3, r3
 800685a:	693a      	ldr	r2, [r7, #16]
 800685c:	4313      	orrs	r3, r2
 800685e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006866:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	021b      	lsls	r3, r3, #8
 800686c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006870:	697a      	ldr	r2, [r7, #20]
 8006872:	4313      	orrs	r3, r2
 8006874:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	693a      	ldr	r2, [r7, #16]
 800687a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	697a      	ldr	r2, [r7, #20]
 8006880:	621a      	str	r2, [r3, #32]
}
 8006882:	bf00      	nop
 8006884:	371c      	adds	r7, #28
 8006886:	46bd      	mov	sp, r7
 8006888:	bc80      	pop	{r7}
 800688a:	4770      	bx	lr

0800688c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800688c:	b480      	push	{r7}
 800688e:	b087      	sub	sp, #28
 8006890:	af00      	add	r7, sp, #0
 8006892:	60f8      	str	r0, [r7, #12]
 8006894:	60b9      	str	r1, [r7, #8]
 8006896:	607a      	str	r2, [r7, #4]
 8006898:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6a1b      	ldr	r3, [r3, #32]
 800689e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6a1b      	ldr	r3, [r3, #32]
 80068a4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	69db      	ldr	r3, [r3, #28]
 80068b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068b8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	021b      	lsls	r3, r3, #8
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068ca:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	031b      	lsls	r3, r3, #12
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	693a      	ldr	r2, [r7, #16]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068de:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	031b      	lsls	r3, r3, #12
 80068e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	693a      	ldr	r2, [r7, #16]
 80068f2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	697a      	ldr	r2, [r7, #20]
 80068f8:	621a      	str	r2, [r3, #32]
}
 80068fa:	bf00      	nop
 80068fc:	371c      	adds	r7, #28
 80068fe:	46bd      	mov	sp, r7
 8006900:	bc80      	pop	{r7}
 8006902:	4770      	bx	lr

08006904 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006904:	b480      	push	{r7}
 8006906:	b085      	sub	sp, #20
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800691a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800691c:	683a      	ldr	r2, [r7, #0]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	4313      	orrs	r3, r2
 8006922:	f043 0307 	orr.w	r3, r3, #7
 8006926:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	609a      	str	r2, [r3, #8]
}
 800692e:	bf00      	nop
 8006930:	3714      	adds	r7, #20
 8006932:	46bd      	mov	sp, r7
 8006934:	bc80      	pop	{r7}
 8006936:	4770      	bx	lr

08006938 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006938:	b480      	push	{r7}
 800693a:	b087      	sub	sp, #28
 800693c:	af00      	add	r7, sp, #0
 800693e:	60f8      	str	r0, [r7, #12]
 8006940:	60b9      	str	r1, [r7, #8]
 8006942:	607a      	str	r2, [r7, #4]
 8006944:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006952:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	021a      	lsls	r2, r3, #8
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	431a      	orrs	r2, r3
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	4313      	orrs	r3, r2
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	4313      	orrs	r3, r2
 8006964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	697a      	ldr	r2, [r7, #20]
 800696a:	609a      	str	r2, [r3, #8]
}
 800696c:	bf00      	nop
 800696e:	371c      	adds	r7, #28
 8006970:	46bd      	mov	sp, r7
 8006972:	bc80      	pop	{r7}
 8006974:	4770      	bx	lr

08006976 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006976:	b480      	push	{r7}
 8006978:	b087      	sub	sp, #28
 800697a:	af00      	add	r7, sp, #0
 800697c:	60f8      	str	r0, [r7, #12]
 800697e:	60b9      	str	r1, [r7, #8]
 8006980:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	f003 031f 	and.w	r3, r3, #31
 8006988:	2201      	movs	r2, #1
 800698a:	fa02 f303 	lsl.w	r3, r2, r3
 800698e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6a1a      	ldr	r2, [r3, #32]
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	43db      	mvns	r3, r3
 8006998:	401a      	ands	r2, r3
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6a1a      	ldr	r2, [r3, #32]
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	f003 031f 	and.w	r3, r3, #31
 80069a8:	6879      	ldr	r1, [r7, #4]
 80069aa:	fa01 f303 	lsl.w	r3, r1, r3
 80069ae:	431a      	orrs	r2, r3
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	621a      	str	r2, [r3, #32]
}
 80069b4:	bf00      	nop
 80069b6:	371c      	adds	r7, #28
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bc80      	pop	{r7}
 80069bc:	4770      	bx	lr
	...

080069c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b085      	sub	sp, #20
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d101      	bne.n	80069d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069d4:	2302      	movs	r3, #2
 80069d6:	e046      	b.n	8006a66 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2202      	movs	r2, #2
 80069e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	68fa      	ldr	r2, [r7, #12]
 8006a06:	4313      	orrs	r3, r2
 8006a08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a16      	ldr	r2, [pc, #88]	@ (8006a70 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d00e      	beq.n	8006a3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a24:	d009      	beq.n	8006a3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a12      	ldr	r2, [pc, #72]	@ (8006a74 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d004      	beq.n	8006a3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a10      	ldr	r2, [pc, #64]	@ (8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d10c      	bne.n	8006a54 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	68ba      	ldr	r2, [r7, #8]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	68ba      	ldr	r2, [r7, #8]
 8006a52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3714      	adds	r7, #20
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bc80      	pop	{r7}
 8006a6e:	4770      	bx	lr
 8006a70:	40012c00 	.word	0x40012c00
 8006a74:	40000400 	.word	0x40000400
 8006a78:	40000800 	.word	0x40000800

08006a7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a84:	bf00      	nop
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bc80      	pop	{r7}
 8006a8c:	4770      	bx	lr

08006a8e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a8e:	b480      	push	{r7}
 8006a90:	b083      	sub	sp, #12
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a96:	bf00      	nop
 8006a98:	370c      	adds	r7, #12
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bc80      	pop	{r7}
 8006a9e:	4770      	bx	lr

08006aa0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b082      	sub	sp, #8
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d101      	bne.n	8006ab2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e042      	b.n	8006b38 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d106      	bne.n	8006acc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f7fa fa6e 	bl	8000fa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2224      	movs	r2, #36	@ 0x24
 8006ad0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68da      	ldr	r2, [r3, #12]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006ae2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 ff47 	bl	8007978 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	691a      	ldr	r2, [r3, #16]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006af8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	695a      	ldr	r2, [r3, #20]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	68da      	ldr	r2, [r3, #12]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2220      	movs	r2, #32
 8006b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2220      	movs	r2, #32
 8006b2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006b36:	2300      	movs	r3, #0
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3708      	adds	r7, #8
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b08a      	sub	sp, #40	@ 0x28
 8006b44:	af02      	add	r7, sp, #8
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	603b      	str	r3, [r7, #0]
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006b50:	2300      	movs	r3, #0
 8006b52:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	2b20      	cmp	r3, #32
 8006b5e:	d175      	bne.n	8006c4c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d002      	beq.n	8006b6c <HAL_UART_Transmit+0x2c>
 8006b66:	88fb      	ldrh	r3, [r7, #6]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d101      	bne.n	8006b70 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e06e      	b.n	8006c4e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2221      	movs	r2, #33	@ 0x21
 8006b7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b7e:	f7fa fc79 	bl	8001474 <HAL_GetTick>
 8006b82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	88fa      	ldrh	r2, [r7, #6]
 8006b88:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	88fa      	ldrh	r2, [r7, #6]
 8006b8e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b98:	d108      	bne.n	8006bac <HAL_UART_Transmit+0x6c>
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	691b      	ldr	r3, [r3, #16]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d104      	bne.n	8006bac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	61bb      	str	r3, [r7, #24]
 8006baa:	e003      	b.n	8006bb4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006bb4:	e02e      	b.n	8006c14 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	2180      	movs	r1, #128	@ 0x80
 8006bc0:	68f8      	ldr	r0, [r7, #12]
 8006bc2:	f000 fc23 	bl	800740c <UART_WaitOnFlagUntilTimeout>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d005      	beq.n	8006bd8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2220      	movs	r2, #32
 8006bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006bd4:	2303      	movs	r3, #3
 8006bd6:	e03a      	b.n	8006c4e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006bd8:	69fb      	ldr	r3, [r7, #28]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10b      	bne.n	8006bf6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	881b      	ldrh	r3, [r3, #0]
 8006be2:	461a      	mov	r2, r3
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006bec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006bee:	69bb      	ldr	r3, [r7, #24]
 8006bf0:	3302      	adds	r3, #2
 8006bf2:	61bb      	str	r3, [r7, #24]
 8006bf4:	e007      	b.n	8006c06 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006bf6:	69fb      	ldr	r3, [r7, #28]
 8006bf8:	781a      	ldrb	r2, [r3, #0]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006c00:	69fb      	ldr	r3, [r7, #28]
 8006c02:	3301      	adds	r3, #1
 8006c04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c0a:	b29b      	uxth	r3, r3
 8006c0c:	3b01      	subs	r3, #1
 8006c0e:	b29a      	uxth	r2, r3
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d1cb      	bne.n	8006bb6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	9300      	str	r3, [sp, #0]
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	2200      	movs	r2, #0
 8006c26:	2140      	movs	r1, #64	@ 0x40
 8006c28:	68f8      	ldr	r0, [r7, #12]
 8006c2a:	f000 fbef 	bl	800740c <UART_WaitOnFlagUntilTimeout>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d005      	beq.n	8006c40 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2220      	movs	r2, #32
 8006c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	e006      	b.n	8006c4e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2220      	movs	r2, #32
 8006c44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	e000      	b.n	8006c4e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006c4c:	2302      	movs	r3, #2
  }
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3720      	adds	r7, #32
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}

08006c56 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c56:	b580      	push	{r7, lr}
 8006c58:	b084      	sub	sp, #16
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	60f8      	str	r0, [r7, #12]
 8006c5e:	60b9      	str	r1, [r7, #8]
 8006c60:	4613      	mov	r3, r2
 8006c62:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	2b20      	cmp	r3, #32
 8006c6e:	d112      	bne.n	8006c96 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d002      	beq.n	8006c7c <HAL_UART_Receive_DMA+0x26>
 8006c76:	88fb      	ldrh	r3, [r7, #6]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d101      	bne.n	8006c80 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e00b      	b.n	8006c98 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2200      	movs	r2, #0
 8006c84:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006c86:	88fb      	ldrh	r3, [r7, #6]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	68b9      	ldr	r1, [r7, #8]
 8006c8c:	68f8      	ldr	r0, [r7, #12]
 8006c8e:	f000 fc17 	bl	80074c0 <UART_Start_Receive_DMA>
 8006c92:	4603      	mov	r3, r0
 8006c94:	e000      	b.n	8006c98 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006c96:	2302      	movs	r3, #2
  }
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	3710      	adds	r7, #16
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	bd80      	pop	{r7, pc}

08006ca0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b0ba      	sub	sp, #232	@ 0xe8
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	695b      	ldr	r3, [r3, #20]
 8006cc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006cd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cd6:	f003 030f 	and.w	r3, r3, #15
 8006cda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006cde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d10f      	bne.n	8006d06 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cea:	f003 0320 	and.w	r3, r3, #32
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d009      	beq.n	8006d06 <HAL_UART_IRQHandler+0x66>
 8006cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cf6:	f003 0320 	and.w	r3, r3, #32
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d003      	beq.n	8006d06 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f000 fd7c 	bl	80077fc <UART_Receive_IT>
      return;
 8006d04:	e25b      	b.n	80071be <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006d06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f000 80de 	beq.w	8006ecc <HAL_UART_IRQHandler+0x22c>
 8006d10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d14:	f003 0301 	and.w	r3, r3, #1
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d106      	bne.n	8006d2a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006d1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d20:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	f000 80d1 	beq.w	8006ecc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006d2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d2e:	f003 0301 	and.w	r3, r3, #1
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d00b      	beq.n	8006d4e <HAL_UART_IRQHandler+0xae>
 8006d36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d005      	beq.n	8006d4e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d46:	f043 0201 	orr.w	r2, r3, #1
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d52:	f003 0304 	and.w	r3, r3, #4
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00b      	beq.n	8006d72 <HAL_UART_IRQHandler+0xd2>
 8006d5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d5e:	f003 0301 	and.w	r3, r3, #1
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d005      	beq.n	8006d72 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d6a:	f043 0202 	orr.w	r2, r3, #2
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d76:	f003 0302 	and.w	r3, r3, #2
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d00b      	beq.n	8006d96 <HAL_UART_IRQHandler+0xf6>
 8006d7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d82:	f003 0301 	and.w	r3, r3, #1
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d005      	beq.n	8006d96 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d8e:	f043 0204 	orr.w	r2, r3, #4
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d9a:	f003 0308 	and.w	r3, r3, #8
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d011      	beq.n	8006dc6 <HAL_UART_IRQHandler+0x126>
 8006da2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006da6:	f003 0320 	and.w	r3, r3, #32
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d105      	bne.n	8006dba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006dae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d005      	beq.n	8006dc6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dbe:	f043 0208 	orr.w	r2, r3, #8
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	f000 81f2 	beq.w	80071b4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006dd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dd4:	f003 0320 	and.w	r3, r3, #32
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d008      	beq.n	8006dee <HAL_UART_IRQHandler+0x14e>
 8006ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006de0:	f003 0320 	and.w	r3, r3, #32
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d002      	beq.n	8006dee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 fd07 	bl	80077fc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	695b      	ldr	r3, [r3, #20]
 8006df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	bf14      	ite	ne
 8006dfc:	2301      	movne	r3, #1
 8006dfe:	2300      	moveq	r3, #0
 8006e00:	b2db      	uxtb	r3, r3
 8006e02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e0a:	f003 0308 	and.w	r3, r3, #8
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d103      	bne.n	8006e1a <HAL_UART_IRQHandler+0x17a>
 8006e12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d04f      	beq.n	8006eba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e1a:	6878      	ldr	r0, [r7, #4]
 8006e1c:	f000 fc11 	bl	8007642 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	695b      	ldr	r3, [r3, #20]
 8006e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d041      	beq.n	8006eb2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	3314      	adds	r3, #20
 8006e34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e3c:	e853 3f00 	ldrex	r3, [r3]
 8006e40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006e44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e4c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	3314      	adds	r3, #20
 8006e56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006e5a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006e5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e62:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006e66:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006e6a:	e841 2300 	strex	r3, r2, [r1]
 8006e6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006e72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d1d9      	bne.n	8006e2e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d013      	beq.n	8006eaa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e86:	4a7e      	ldr	r2, [pc, #504]	@ (8007080 <HAL_UART_IRQHandler+0x3e0>)
 8006e88:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f7fa fcfe 	bl	8001890 <HAL_DMA_Abort_IT>
 8006e94:	4603      	mov	r3, r0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d016      	beq.n	8006ec8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006ea4:	4610      	mov	r0, r2
 8006ea6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ea8:	e00e      	b.n	8006ec8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 f99c 	bl	80071e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eb0:	e00a      	b.n	8006ec8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 f998 	bl	80071e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006eb8:	e006      	b.n	8006ec8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 f994 	bl	80071e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006ec6:	e175      	b.n	80071b4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ec8:	bf00      	nop
    return;
 8006eca:	e173      	b.n	80071b4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	f040 814f 	bne.w	8007174 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006ed6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eda:	f003 0310 	and.w	r3, r3, #16
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	f000 8148 	beq.w	8007174 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ee8:	f003 0310 	and.w	r3, r3, #16
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	f000 8141 	beq.w	8007174 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	60bb      	str	r3, [r7, #8]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	60bb      	str	r3, [r7, #8]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	60bb      	str	r3, [r7, #8]
 8006f06:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	695b      	ldr	r3, [r3, #20]
 8006f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f000 80b6 	beq.w	8007084 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f000 8145 	beq.w	80071b8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f36:	429a      	cmp	r2, r3
 8006f38:	f080 813e 	bcs.w	80071b8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f42:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f48:	699b      	ldr	r3, [r3, #24]
 8006f4a:	2b20      	cmp	r3, #32
 8006f4c:	f000 8088 	beq.w	8007060 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	330c      	adds	r3, #12
 8006f56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f5e:	e853 3f00 	ldrex	r3, [r3]
 8006f62:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006f66:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f6a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f6e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	330c      	adds	r3, #12
 8006f78:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006f7c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f80:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f84:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006f88:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006f8c:	e841 2300 	strex	r3, r2, [r1]
 8006f90:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006f94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d1d9      	bne.n	8006f50 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	3314      	adds	r3, #20
 8006fa2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fa6:	e853 3f00 	ldrex	r3, [r3]
 8006faa:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006fac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006fae:	f023 0301 	bic.w	r3, r3, #1
 8006fb2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	3314      	adds	r3, #20
 8006fbc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006fc0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006fc4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006fc8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006fcc:	e841 2300 	strex	r3, r2, [r1]
 8006fd0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006fd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d1e1      	bne.n	8006f9c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	3314      	adds	r3, #20
 8006fde:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fe2:	e853 3f00 	ldrex	r3, [r3]
 8006fe6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006fe8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fee:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	3314      	adds	r3, #20
 8006ff8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006ffc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006ffe:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007000:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007002:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007004:	e841 2300 	strex	r3, r2, [r1]
 8007008:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800700a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800700c:	2b00      	cmp	r3, #0
 800700e:	d1e3      	bne.n	8006fd8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2220      	movs	r2, #32
 8007014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	330c      	adds	r3, #12
 8007024:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007028:	e853 3f00 	ldrex	r3, [r3]
 800702c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800702e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007030:	f023 0310 	bic.w	r3, r3, #16
 8007034:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	330c      	adds	r3, #12
 800703e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007042:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007044:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007046:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007048:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800704a:	e841 2300 	strex	r3, r2, [r1]
 800704e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007050:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1e3      	bne.n	800701e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800705a:	4618      	mov	r0, r3
 800705c:	f7fa fbdc 	bl	8001818 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2202      	movs	r2, #2
 8007064:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800706e:	b29b      	uxth	r3, r3
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	b29b      	uxth	r3, r3
 8007074:	4619      	mov	r1, r3
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 f8bf 	bl	80071fa <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800707c:	e09c      	b.n	80071b8 <HAL_UART_IRQHandler+0x518>
 800707e:	bf00      	nop
 8007080:	08007707 	.word	0x08007707
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800708c:	b29b      	uxth	r3, r3
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007098:	b29b      	uxth	r3, r3
 800709a:	2b00      	cmp	r3, #0
 800709c:	f000 808e 	beq.w	80071bc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80070a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	f000 8089 	beq.w	80071bc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	330c      	adds	r3, #12
 80070b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b4:	e853 3f00 	ldrex	r3, [r3]
 80070b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80070ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	330c      	adds	r3, #12
 80070ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80070ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80070d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070d6:	e841 2300 	strex	r3, r2, [r1]
 80070da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1e3      	bne.n	80070aa <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	3314      	adds	r3, #20
 80070e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ec:	e853 3f00 	ldrex	r3, [r3]
 80070f0:	623b      	str	r3, [r7, #32]
   return(result);
 80070f2:	6a3b      	ldr	r3, [r7, #32]
 80070f4:	f023 0301 	bic.w	r3, r3, #1
 80070f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	3314      	adds	r3, #20
 8007102:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007106:	633a      	str	r2, [r7, #48]	@ 0x30
 8007108:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800710c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800710e:	e841 2300 	strex	r3, r2, [r1]
 8007112:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007116:	2b00      	cmp	r3, #0
 8007118:	d1e3      	bne.n	80070e2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2220      	movs	r2, #32
 800711e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2200      	movs	r2, #0
 8007126:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	330c      	adds	r3, #12
 800712e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	e853 3f00 	ldrex	r3, [r3]
 8007136:	60fb      	str	r3, [r7, #12]
   return(result);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f023 0310 	bic.w	r3, r3, #16
 800713e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	330c      	adds	r3, #12
 8007148:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800714c:	61fa      	str	r2, [r7, #28]
 800714e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007150:	69b9      	ldr	r1, [r7, #24]
 8007152:	69fa      	ldr	r2, [r7, #28]
 8007154:	e841 2300 	strex	r3, r2, [r1]
 8007158:	617b      	str	r3, [r7, #20]
   return(result);
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1e3      	bne.n	8007128 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2202      	movs	r2, #2
 8007164:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007166:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800716a:	4619      	mov	r1, r3
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 f844 	bl	80071fa <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007172:	e023      	b.n	80071bc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007178:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800717c:	2b00      	cmp	r3, #0
 800717e:	d009      	beq.n	8007194 <HAL_UART_IRQHandler+0x4f4>
 8007180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007188:	2b00      	cmp	r3, #0
 800718a:	d003      	beq.n	8007194 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f000 face 	bl	800772e <UART_Transmit_IT>
    return;
 8007192:	e014      	b.n	80071be <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800719c:	2b00      	cmp	r3, #0
 800719e:	d00e      	beq.n	80071be <HAL_UART_IRQHandler+0x51e>
 80071a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d008      	beq.n	80071be <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 fb0d 	bl	80077cc <UART_EndTransmit_IT>
    return;
 80071b2:	e004      	b.n	80071be <HAL_UART_IRQHandler+0x51e>
    return;
 80071b4:	bf00      	nop
 80071b6:	e002      	b.n	80071be <HAL_UART_IRQHandler+0x51e>
      return;
 80071b8:	bf00      	nop
 80071ba:	e000      	b.n	80071be <HAL_UART_IRQHandler+0x51e>
      return;
 80071bc:	bf00      	nop
  }
}
 80071be:	37e8      	adds	r7, #232	@ 0xe8
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b083      	sub	sp, #12
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80071cc:	bf00      	nop
 80071ce:	370c      	adds	r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bc80      	pop	{r7}
 80071d4:	4770      	bx	lr

080071d6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80071d6:	b480      	push	{r7}
 80071d8:	b083      	sub	sp, #12
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80071de:	bf00      	nop
 80071e0:	370c      	adds	r7, #12
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bc80      	pop	{r7}
 80071e6:	4770      	bx	lr

080071e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b083      	sub	sp, #12
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80071f0:	bf00      	nop
 80071f2:	370c      	adds	r7, #12
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bc80      	pop	{r7}
 80071f8:	4770      	bx	lr

080071fa <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80071fa:	b480      	push	{r7}
 80071fc:	b083      	sub	sp, #12
 80071fe:	af00      	add	r7, sp, #0
 8007200:	6078      	str	r0, [r7, #4]
 8007202:	460b      	mov	r3, r1
 8007204:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007206:	bf00      	nop
 8007208:	370c      	adds	r7, #12
 800720a:	46bd      	mov	sp, r7
 800720c:	bc80      	pop	{r7}
 800720e:	4770      	bx	lr

08007210 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b09c      	sub	sp, #112	@ 0x70
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800721c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0320 	and.w	r3, r3, #32
 8007228:	2b00      	cmp	r3, #0
 800722a:	d172      	bne.n	8007312 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800722c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800722e:	2200      	movs	r2, #0
 8007230:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007232:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	330c      	adds	r3, #12
 8007238:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800723c:	e853 3f00 	ldrex	r3, [r3]
 8007240:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007242:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007244:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007248:	66bb      	str	r3, [r7, #104]	@ 0x68
 800724a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	330c      	adds	r3, #12
 8007250:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007252:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007254:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007256:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007258:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800725a:	e841 2300 	strex	r3, r2, [r1]
 800725e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007260:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007262:	2b00      	cmp	r3, #0
 8007264:	d1e5      	bne.n	8007232 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007266:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	3314      	adds	r3, #20
 800726c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007270:	e853 3f00 	ldrex	r3, [r3]
 8007274:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007278:	f023 0301 	bic.w	r3, r3, #1
 800727c:	667b      	str	r3, [r7, #100]	@ 0x64
 800727e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	3314      	adds	r3, #20
 8007284:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007286:	647a      	str	r2, [r7, #68]	@ 0x44
 8007288:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800728c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800728e:	e841 2300 	strex	r3, r2, [r1]
 8007292:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1e5      	bne.n	8007266 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800729a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	3314      	adds	r3, #20
 80072a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a4:	e853 3f00 	ldrex	r3, [r3]
 80072a8:	623b      	str	r3, [r7, #32]
   return(result);
 80072aa:	6a3b      	ldr	r3, [r7, #32]
 80072ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80072b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	3314      	adds	r3, #20
 80072b8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80072ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80072bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072c2:	e841 2300 	strex	r3, r2, [r1]
 80072c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d1e5      	bne.n	800729a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80072ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072d0:	2220      	movs	r2, #32
 80072d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d119      	bne.n	8007312 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	330c      	adds	r3, #12
 80072e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	e853 3f00 	ldrex	r3, [r3]
 80072ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f023 0310 	bic.w	r3, r3, #16
 80072f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80072f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	330c      	adds	r3, #12
 80072fc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80072fe:	61fa      	str	r2, [r7, #28]
 8007300:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007302:	69b9      	ldr	r1, [r7, #24]
 8007304:	69fa      	ldr	r2, [r7, #28]
 8007306:	e841 2300 	strex	r3, r2, [r1]
 800730a:	617b      	str	r3, [r7, #20]
   return(result);
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d1e5      	bne.n	80072de <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007314:	2200      	movs	r2, #0
 8007316:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007318:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800731a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800731c:	2b01      	cmp	r3, #1
 800731e:	d106      	bne.n	800732e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007320:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007322:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007324:	4619      	mov	r1, r3
 8007326:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007328:	f7ff ff67 	bl	80071fa <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800732c:	e002      	b.n	8007334 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800732e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007330:	f7f9 fa62 	bl	80007f8 <HAL_UART_RxCpltCallback>
}
 8007334:	bf00      	nop
 8007336:	3770      	adds	r7, #112	@ 0x70
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}

0800733c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b084      	sub	sp, #16
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007348:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2201      	movs	r2, #1
 800734e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007354:	2b01      	cmp	r3, #1
 8007356:	d108      	bne.n	800736a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800735c:	085b      	lsrs	r3, r3, #1
 800735e:	b29b      	uxth	r3, r3
 8007360:	4619      	mov	r1, r3
 8007362:	68f8      	ldr	r0, [r7, #12]
 8007364:	f7ff ff49 	bl	80071fa <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007368:	e002      	b.n	8007370 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800736a:	68f8      	ldr	r0, [r7, #12]
 800736c:	f7ff ff33 	bl	80071d6 <HAL_UART_RxHalfCpltCallback>
}
 8007370:	bf00      	nop
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b084      	sub	sp, #16
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007380:	2300      	movs	r3, #0
 8007382:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007388:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	695b      	ldr	r3, [r3, #20]
 8007390:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007394:	2b00      	cmp	r3, #0
 8007396:	bf14      	ite	ne
 8007398:	2301      	movne	r3, #1
 800739a:	2300      	moveq	r3, #0
 800739c:	b2db      	uxtb	r3, r3
 800739e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	2b21      	cmp	r3, #33	@ 0x21
 80073aa:	d108      	bne.n	80073be <UART_DMAError+0x46>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d005      	beq.n	80073be <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	2200      	movs	r2, #0
 80073b6:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80073b8:	68b8      	ldr	r0, [r7, #8]
 80073ba:	f000 f91b 	bl	80075f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	695b      	ldr	r3, [r3, #20]
 80073c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	bf14      	ite	ne
 80073cc:	2301      	movne	r3, #1
 80073ce:	2300      	moveq	r3, #0
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	2b22      	cmp	r3, #34	@ 0x22
 80073de:	d108      	bne.n	80073f2 <UART_DMAError+0x7a>
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d005      	beq.n	80073f2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	2200      	movs	r2, #0
 80073ea:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80073ec:	68b8      	ldr	r0, [r7, #8]
 80073ee:	f000 f928 	bl	8007642 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073f6:	f043 0210 	orr.w	r2, r3, #16
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073fe:	68b8      	ldr	r0, [r7, #8]
 8007400:	f7ff fef2 	bl	80071e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007404:	bf00      	nop
 8007406:	3710      	adds	r7, #16
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	603b      	str	r3, [r7, #0]
 8007418:	4613      	mov	r3, r2
 800741a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800741c:	e03b      	b.n	8007496 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800741e:	6a3b      	ldr	r3, [r7, #32]
 8007420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007424:	d037      	beq.n	8007496 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007426:	f7fa f825 	bl	8001474 <HAL_GetTick>
 800742a:	4602      	mov	r2, r0
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	1ad3      	subs	r3, r2, r3
 8007430:	6a3a      	ldr	r2, [r7, #32]
 8007432:	429a      	cmp	r2, r3
 8007434:	d302      	bcc.n	800743c <UART_WaitOnFlagUntilTimeout+0x30>
 8007436:	6a3b      	ldr	r3, [r7, #32]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d101      	bne.n	8007440 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e03a      	b.n	80074b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	68db      	ldr	r3, [r3, #12]
 8007446:	f003 0304 	and.w	r3, r3, #4
 800744a:	2b00      	cmp	r3, #0
 800744c:	d023      	beq.n	8007496 <UART_WaitOnFlagUntilTimeout+0x8a>
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	2b80      	cmp	r3, #128	@ 0x80
 8007452:	d020      	beq.n	8007496 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	2b40      	cmp	r3, #64	@ 0x40
 8007458:	d01d      	beq.n	8007496 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f003 0308 	and.w	r3, r3, #8
 8007464:	2b08      	cmp	r3, #8
 8007466:	d116      	bne.n	8007496 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007468:	2300      	movs	r3, #0
 800746a:	617b      	str	r3, [r7, #20]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	617b      	str	r3, [r7, #20]
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	617b      	str	r3, [r7, #20]
 800747c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800747e:	68f8      	ldr	r0, [r7, #12]
 8007480:	f000 f8df 	bl	8007642 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2208      	movs	r2, #8
 8007488:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2200      	movs	r2, #0
 800748e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e00f      	b.n	80074b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	4013      	ands	r3, r2
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	bf0c      	ite	eq
 80074a6:	2301      	moveq	r3, #1
 80074a8:	2300      	movne	r3, #0
 80074aa:	b2db      	uxtb	r3, r3
 80074ac:	461a      	mov	r2, r3
 80074ae:	79fb      	ldrb	r3, [r7, #7]
 80074b0:	429a      	cmp	r2, r3
 80074b2:	d0b4      	beq.n	800741e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074b4:	2300      	movs	r3, #0
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3718      	adds	r7, #24
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
	...

080074c0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b098      	sub	sp, #96	@ 0x60
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	60f8      	str	r0, [r7, #12]
 80074c8:	60b9      	str	r1, [r7, #8]
 80074ca:	4613      	mov	r3, r2
 80074cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80074ce:	68ba      	ldr	r2, [r7, #8]
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	88fa      	ldrh	r2, [r7, #6]
 80074d8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	2200      	movs	r2, #0
 80074de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2222      	movs	r2, #34	@ 0x22
 80074e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ec:	4a3e      	ldr	r2, [pc, #248]	@ (80075e8 <UART_Start_Receive_DMA+0x128>)
 80074ee:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074f4:	4a3d      	ldr	r2, [pc, #244]	@ (80075ec <UART_Start_Receive_DMA+0x12c>)
 80074f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074fc:	4a3c      	ldr	r2, [pc, #240]	@ (80075f0 <UART_Start_Receive_DMA+0x130>)
 80074fe:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007504:	2200      	movs	r2, #0
 8007506:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007508:	f107 0308 	add.w	r3, r7, #8
 800750c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	3304      	adds	r3, #4
 8007518:	4619      	mov	r1, r3
 800751a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	88fb      	ldrh	r3, [r7, #6]
 8007520:	f7fa f91a 	bl	8001758 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007524:	2300      	movs	r3, #0
 8007526:	613b      	str	r3, [r7, #16]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	613b      	str	r3, [r7, #16]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	613b      	str	r3, [r7, #16]
 8007538:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	691b      	ldr	r3, [r3, #16]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d019      	beq.n	8007576 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	330c      	adds	r3, #12
 8007548:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800754a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800754c:	e853 3f00 	ldrex	r3, [r3]
 8007550:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007552:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007558:	65bb      	str	r3, [r7, #88]	@ 0x58
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	330c      	adds	r3, #12
 8007560:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007562:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007564:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007566:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007568:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800756a:	e841 2300 	strex	r3, r2, [r1]
 800756e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1e5      	bne.n	8007542 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	3314      	adds	r3, #20
 800757c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800757e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007580:	e853 3f00 	ldrex	r3, [r3]
 8007584:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007588:	f043 0301 	orr.w	r3, r3, #1
 800758c:	657b      	str	r3, [r7, #84]	@ 0x54
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	3314      	adds	r3, #20
 8007594:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007596:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007598:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800759a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800759c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800759e:	e841 2300 	strex	r3, r2, [r1]
 80075a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80075a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1e5      	bne.n	8007576 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	3314      	adds	r3, #20
 80075b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	e853 3f00 	ldrex	r3, [r3]
 80075b8:	617b      	str	r3, [r7, #20]
   return(result);
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	3314      	adds	r3, #20
 80075c8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80075ca:	627a      	str	r2, [r7, #36]	@ 0x24
 80075cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ce:	6a39      	ldr	r1, [r7, #32]
 80075d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075d2:	e841 2300 	strex	r3, r2, [r1]
 80075d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d1e5      	bne.n	80075aa <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80075de:	2300      	movs	r3, #0
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3760      	adds	r7, #96	@ 0x60
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}
 80075e8:	08007211 	.word	0x08007211
 80075ec:	0800733d 	.word	0x0800733d
 80075f0:	08007379 	.word	0x08007379

080075f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b089      	sub	sp, #36	@ 0x24
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	330c      	adds	r3, #12
 8007602:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	e853 3f00 	ldrex	r3, [r3]
 800760a:	60bb      	str	r3, [r7, #8]
   return(result);
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007612:	61fb      	str	r3, [r7, #28]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	330c      	adds	r3, #12
 800761a:	69fa      	ldr	r2, [r7, #28]
 800761c:	61ba      	str	r2, [r7, #24]
 800761e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007620:	6979      	ldr	r1, [r7, #20]
 8007622:	69ba      	ldr	r2, [r7, #24]
 8007624:	e841 2300 	strex	r3, r2, [r1]
 8007628:	613b      	str	r3, [r7, #16]
   return(result);
 800762a:	693b      	ldr	r3, [r7, #16]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d1e5      	bne.n	80075fc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2220      	movs	r2, #32
 8007634:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007638:	bf00      	nop
 800763a:	3724      	adds	r7, #36	@ 0x24
 800763c:	46bd      	mov	sp, r7
 800763e:	bc80      	pop	{r7}
 8007640:	4770      	bx	lr

08007642 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007642:	b480      	push	{r7}
 8007644:	b095      	sub	sp, #84	@ 0x54
 8007646:	af00      	add	r7, sp, #0
 8007648:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	330c      	adds	r3, #12
 8007650:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007654:	e853 3f00 	ldrex	r3, [r3]
 8007658:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800765a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800765c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007660:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	330c      	adds	r3, #12
 8007668:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800766a:	643a      	str	r2, [r7, #64]	@ 0x40
 800766c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007670:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007672:	e841 2300 	strex	r3, r2, [r1]
 8007676:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800767a:	2b00      	cmp	r3, #0
 800767c:	d1e5      	bne.n	800764a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	3314      	adds	r3, #20
 8007684:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007686:	6a3b      	ldr	r3, [r7, #32]
 8007688:	e853 3f00 	ldrex	r3, [r3]
 800768c:	61fb      	str	r3, [r7, #28]
   return(result);
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	f023 0301 	bic.w	r3, r3, #1
 8007694:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	3314      	adds	r3, #20
 800769c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800769e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80076a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076a6:	e841 2300 	strex	r3, r2, [r1]
 80076aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d1e5      	bne.n	800767e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d119      	bne.n	80076ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	330c      	adds	r3, #12
 80076c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	e853 3f00 	ldrex	r3, [r3]
 80076c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	f023 0310 	bic.w	r3, r3, #16
 80076d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	330c      	adds	r3, #12
 80076d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076da:	61ba      	str	r2, [r7, #24]
 80076dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076de:	6979      	ldr	r1, [r7, #20]
 80076e0:	69ba      	ldr	r2, [r7, #24]
 80076e2:	e841 2300 	strex	r3, r2, [r1]
 80076e6:	613b      	str	r3, [r7, #16]
   return(result);
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d1e5      	bne.n	80076ba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2220      	movs	r2, #32
 80076f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80076fc:	bf00      	nop
 80076fe:	3754      	adds	r7, #84	@ 0x54
 8007700:	46bd      	mov	sp, r7
 8007702:	bc80      	pop	{r7}
 8007704:	4770      	bx	lr

08007706 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007706:	b580      	push	{r7, lr}
 8007708:	b084      	sub	sp, #16
 800770a:	af00      	add	r7, sp, #0
 800770c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007712:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2200      	movs	r2, #0
 8007718:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	2200      	movs	r2, #0
 800771e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	f7ff fd61 	bl	80071e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007726:	bf00      	nop
 8007728:	3710      	adds	r7, #16
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}

0800772e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800772e:	b480      	push	{r7}
 8007730:	b085      	sub	sp, #20
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800773c:	b2db      	uxtb	r3, r3
 800773e:	2b21      	cmp	r3, #33	@ 0x21
 8007740:	d13e      	bne.n	80077c0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800774a:	d114      	bne.n	8007776 <UART_Transmit_IT+0x48>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	691b      	ldr	r3, [r3, #16]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d110      	bne.n	8007776 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6a1b      	ldr	r3, [r3, #32]
 8007758:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	881b      	ldrh	r3, [r3, #0]
 800775e:	461a      	mov	r2, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007768:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6a1b      	ldr	r3, [r3, #32]
 800776e:	1c9a      	adds	r2, r3, #2
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	621a      	str	r2, [r3, #32]
 8007774:	e008      	b.n	8007788 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a1b      	ldr	r3, [r3, #32]
 800777a:	1c59      	adds	r1, r3, #1
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	6211      	str	r1, [r2, #32]
 8007780:	781a      	ldrb	r2, [r3, #0]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800778c:	b29b      	uxth	r3, r3
 800778e:	3b01      	subs	r3, #1
 8007790:	b29b      	uxth	r3, r3
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	4619      	mov	r1, r3
 8007796:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007798:	2b00      	cmp	r3, #0
 800779a:	d10f      	bne.n	80077bc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68da      	ldr	r2, [r3, #12]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80077aa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68da      	ldr	r2, [r3, #12]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80077ba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80077bc:	2300      	movs	r3, #0
 80077be:	e000      	b.n	80077c2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80077c0:	2302      	movs	r3, #2
  }
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3714      	adds	r7, #20
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bc80      	pop	{r7}
 80077ca:	4770      	bx	lr

080077cc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	68da      	ldr	r2, [r3, #12]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077e2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2220      	movs	r2, #32
 80077e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f7ff fce9 	bl	80071c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80077f2:	2300      	movs	r3, #0
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3708      	adds	r7, #8
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}

080077fc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b08c      	sub	sp, #48	@ 0x30
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800780a:	b2db      	uxtb	r3, r3
 800780c:	2b22      	cmp	r3, #34	@ 0x22
 800780e:	f040 80ae 	bne.w	800796e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800781a:	d117      	bne.n	800784c <UART_Receive_IT+0x50>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	691b      	ldr	r3, [r3, #16]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d113      	bne.n	800784c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007824:	2300      	movs	r3, #0
 8007826:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800782c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	b29b      	uxth	r3, r3
 8007836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800783a:	b29a      	uxth	r2, r3
 800783c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800783e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007844:	1c9a      	adds	r2, r3, #2
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	629a      	str	r2, [r3, #40]	@ 0x28
 800784a:	e026      	b.n	800789a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007850:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007852:	2300      	movs	r3, #0
 8007854:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800785e:	d007      	beq.n	8007870 <UART_Receive_IT+0x74>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d10a      	bne.n	800787e <UART_Receive_IT+0x82>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	691b      	ldr	r3, [r3, #16]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d106      	bne.n	800787e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	b2da      	uxtb	r2, r3
 8007878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800787a:	701a      	strb	r2, [r3, #0]
 800787c:	e008      	b.n	8007890 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	b2db      	uxtb	r3, r3
 8007886:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800788a:	b2da      	uxtb	r2, r3
 800788c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800788e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007894:	1c5a      	adds	r2, r3, #1
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800789e:	b29b      	uxth	r3, r3
 80078a0:	3b01      	subs	r3, #1
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	4619      	mov	r1, r3
 80078a8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d15d      	bne.n	800796a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	68da      	ldr	r2, [r3, #12]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f022 0220 	bic.w	r2, r2, #32
 80078bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68da      	ldr	r2, [r3, #12]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80078cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	695a      	ldr	r2, [r3, #20]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f022 0201 	bic.w	r2, r2, #1
 80078dc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2220      	movs	r2, #32
 80078e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d135      	bne.n	8007960 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	330c      	adds	r3, #12
 8007900:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	e853 3f00 	ldrex	r3, [r3]
 8007908:	613b      	str	r3, [r7, #16]
   return(result);
 800790a:	693b      	ldr	r3, [r7, #16]
 800790c:	f023 0310 	bic.w	r3, r3, #16
 8007910:	627b      	str	r3, [r7, #36]	@ 0x24
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	330c      	adds	r3, #12
 8007918:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800791a:	623a      	str	r2, [r7, #32]
 800791c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800791e:	69f9      	ldr	r1, [r7, #28]
 8007920:	6a3a      	ldr	r2, [r7, #32]
 8007922:	e841 2300 	strex	r3, r2, [r1]
 8007926:	61bb      	str	r3, [r7, #24]
   return(result);
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d1e5      	bne.n	80078fa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 0310 	and.w	r3, r3, #16
 8007938:	2b10      	cmp	r3, #16
 800793a:	d10a      	bne.n	8007952 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800793c:	2300      	movs	r3, #0
 800793e:	60fb      	str	r3, [r7, #12]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	60fb      	str	r3, [r7, #12]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	60fb      	str	r3, [r7, #12]
 8007950:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007956:	4619      	mov	r1, r3
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f7ff fc4e 	bl	80071fa <HAL_UARTEx_RxEventCallback>
 800795e:	e002      	b.n	8007966 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f7f8 ff49 	bl	80007f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007966:	2300      	movs	r3, #0
 8007968:	e002      	b.n	8007970 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800796a:	2300      	movs	r3, #0
 800796c:	e000      	b.n	8007970 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800796e:	2302      	movs	r3, #2
  }
}
 8007970:	4618      	mov	r0, r3
 8007972:	3730      	adds	r7, #48	@ 0x30
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}

08007978 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	68da      	ldr	r2, [r3, #12]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	430a      	orrs	r2, r1
 8007994:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	689a      	ldr	r2, [r3, #8]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	691b      	ldr	r3, [r3, #16]
 800799e:	431a      	orrs	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	695b      	ldr	r3, [r3, #20]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	68db      	ldr	r3, [r3, #12]
 80079ae:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80079b2:	f023 030c 	bic.w	r3, r3, #12
 80079b6:	687a      	ldr	r2, [r7, #4]
 80079b8:	6812      	ldr	r2, [r2, #0]
 80079ba:	68b9      	ldr	r1, [r7, #8]
 80079bc:	430b      	orrs	r3, r1
 80079be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	695b      	ldr	r3, [r3, #20]
 80079c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	699a      	ldr	r2, [r3, #24]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	430a      	orrs	r2, r1
 80079d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4a2c      	ldr	r2, [pc, #176]	@ (8007a8c <UART_SetConfig+0x114>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d103      	bne.n	80079e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80079e0:	f7fd fc10 	bl	8005204 <HAL_RCC_GetPCLK2Freq>
 80079e4:	60f8      	str	r0, [r7, #12]
 80079e6:	e002      	b.n	80079ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80079e8:	f7fd fbf8 	bl	80051dc <HAL_RCC_GetPCLK1Freq>
 80079ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80079ee:	68fa      	ldr	r2, [r7, #12]
 80079f0:	4613      	mov	r3, r2
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	4413      	add	r3, r2
 80079f6:	009a      	lsls	r2, r3, #2
 80079f8:	441a      	add	r2, r3
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a04:	4a22      	ldr	r2, [pc, #136]	@ (8007a90 <UART_SetConfig+0x118>)
 8007a06:	fba2 2303 	umull	r2, r3, r2, r3
 8007a0a:	095b      	lsrs	r3, r3, #5
 8007a0c:	0119      	lsls	r1, r3, #4
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	4613      	mov	r3, r2
 8007a12:	009b      	lsls	r3, r3, #2
 8007a14:	4413      	add	r3, r2
 8007a16:	009a      	lsls	r2, r3, #2
 8007a18:	441a      	add	r2, r3
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	fbb2 f2f3 	udiv	r2, r2, r3
 8007a24:	4b1a      	ldr	r3, [pc, #104]	@ (8007a90 <UART_SetConfig+0x118>)
 8007a26:	fba3 0302 	umull	r0, r3, r3, r2
 8007a2a:	095b      	lsrs	r3, r3, #5
 8007a2c:	2064      	movs	r0, #100	@ 0x64
 8007a2e:	fb00 f303 	mul.w	r3, r0, r3
 8007a32:	1ad3      	subs	r3, r2, r3
 8007a34:	011b      	lsls	r3, r3, #4
 8007a36:	3332      	adds	r3, #50	@ 0x32
 8007a38:	4a15      	ldr	r2, [pc, #84]	@ (8007a90 <UART_SetConfig+0x118>)
 8007a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a3e:	095b      	lsrs	r3, r3, #5
 8007a40:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007a44:	4419      	add	r1, r3
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	4613      	mov	r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	4413      	add	r3, r2
 8007a4e:	009a      	lsls	r2, r3, #2
 8007a50:	441a      	add	r2, r3
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	fbb2 f2f3 	udiv	r2, r2, r3
 8007a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8007a90 <UART_SetConfig+0x118>)
 8007a5e:	fba3 0302 	umull	r0, r3, r3, r2
 8007a62:	095b      	lsrs	r3, r3, #5
 8007a64:	2064      	movs	r0, #100	@ 0x64
 8007a66:	fb00 f303 	mul.w	r3, r0, r3
 8007a6a:	1ad3      	subs	r3, r2, r3
 8007a6c:	011b      	lsls	r3, r3, #4
 8007a6e:	3332      	adds	r3, #50	@ 0x32
 8007a70:	4a07      	ldr	r2, [pc, #28]	@ (8007a90 <UART_SetConfig+0x118>)
 8007a72:	fba2 2303 	umull	r2, r3, r2, r3
 8007a76:	095b      	lsrs	r3, r3, #5
 8007a78:	f003 020f 	and.w	r2, r3, #15
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	440a      	add	r2, r1
 8007a82:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007a84:	bf00      	nop
 8007a86:	3710      	adds	r7, #16
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}
 8007a8c:	40013800 	.word	0x40013800
 8007a90:	51eb851f 	.word	0x51eb851f

08007a94 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b085      	sub	sp, #20
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007aa2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007aa6:	2b84      	cmp	r3, #132	@ 0x84
 8007aa8:	d005      	beq.n	8007ab6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007aaa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	4413      	add	r3, r2
 8007ab2:	3303      	adds	r3, #3
 8007ab4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	3714      	adds	r7, #20
 8007abc:	46bd      	mov	sp, r7
 8007abe:	bc80      	pop	{r7}
 8007ac0:	4770      	bx	lr

08007ac2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007ac2:	b580      	push	{r7, lr}
 8007ac4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007ac6:	f000 fb63 	bl	8008190 <vTaskStartScheduler>
  
  return osOK;
 8007aca:	2300      	movs	r3, #0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	bd80      	pop	{r7, pc}

08007ad0 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ad2:	b089      	sub	sp, #36	@ 0x24
 8007ad4:	af04      	add	r7, sp, #16
 8007ad6:	6078      	str	r0, [r7, #4]
 8007ad8:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	695b      	ldr	r3, [r3, #20]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d020      	beq.n	8007b24 <osThreadCreate+0x54>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	699b      	ldr	r3, [r3, #24]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d01c      	beq.n	8007b24 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	685c      	ldr	r4, [r3, #4]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	691e      	ldr	r6, [r3, #16]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007afc:	4618      	mov	r0, r3
 8007afe:	f7ff ffc9 	bl	8007a94 <makeFreeRtosPriority>
 8007b02:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	695b      	ldr	r3, [r3, #20]
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007b0c:	9202      	str	r2, [sp, #8]
 8007b0e:	9301      	str	r3, [sp, #4]
 8007b10:	9100      	str	r1, [sp, #0]
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	4632      	mov	r2, r6
 8007b16:	4629      	mov	r1, r5
 8007b18:	4620      	mov	r0, r4
 8007b1a:	f000 f8d4 	bl	8007cc6 <xTaskCreateStatic>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	60fb      	str	r3, [r7, #12]
 8007b22:	e01c      	b.n	8007b5e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	685c      	ldr	r4, [r3, #4]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007b30:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7ff ffab 	bl	8007a94 <makeFreeRtosPriority>
 8007b3e:	4602      	mov	r2, r0
 8007b40:	f107 030c 	add.w	r3, r7, #12
 8007b44:	9301      	str	r3, [sp, #4]
 8007b46:	9200      	str	r2, [sp, #0]
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	4632      	mov	r2, r6
 8007b4c:	4629      	mov	r1, r5
 8007b4e:	4620      	mov	r0, r4
 8007b50:	f000 f919 	bl	8007d86 <xTaskCreate>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d001      	beq.n	8007b5e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	e000      	b.n	8007b60 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3714      	adds	r7, #20
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007b68 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b083      	sub	sp, #12
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f103 0208 	add.w	r2, r3, #8
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b80:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f103 0208 	add.w	r2, r3, #8
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f103 0208 	add.w	r2, r3, #8
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007b9c:	bf00      	nop
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bc80      	pop	{r7}
 8007ba4:	4770      	bx	lr

08007ba6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007ba6:	b480      	push	{r7}
 8007ba8:	b083      	sub	sp, #12
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007bb4:	bf00      	nop
 8007bb6:	370c      	adds	r7, #12
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bc80      	pop	{r7}
 8007bbc:	4770      	bx	lr

08007bbe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007bbe:	b480      	push	{r7}
 8007bc0:	b085      	sub	sp, #20
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
 8007bc6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	68fa      	ldr	r2, [r7, #12]
 8007bd2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	689a      	ldr	r2, [r3, #8]
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	683a      	ldr	r2, [r7, #0]
 8007be2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	683a      	ldr	r2, [r7, #0]
 8007be8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	1c5a      	adds	r2, r3, #1
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	601a      	str	r2, [r3, #0]
}
 8007bfa:	bf00      	nop
 8007bfc:	3714      	adds	r7, #20
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bc80      	pop	{r7}
 8007c02:	4770      	bx	lr

08007c04 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c04:	b480      	push	{r7}
 8007c06:	b085      	sub	sp, #20
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c1a:	d103      	bne.n	8007c24 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	691b      	ldr	r3, [r3, #16]
 8007c20:	60fb      	str	r3, [r7, #12]
 8007c22:	e00c      	b.n	8007c3e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	3308      	adds	r3, #8
 8007c28:	60fb      	str	r3, [r7, #12]
 8007c2a:	e002      	b.n	8007c32 <vListInsert+0x2e>
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	60fb      	str	r3, [r7, #12]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	68ba      	ldr	r2, [r7, #8]
 8007c3a:	429a      	cmp	r2, r3
 8007c3c:	d2f6      	bcs.n	8007c2c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	685a      	ldr	r2, [r3, #4]
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	683a      	ldr	r2, [r7, #0]
 8007c4c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	68fa      	ldr	r2, [r7, #12]
 8007c52:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	683a      	ldr	r2, [r7, #0]
 8007c58:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	687a      	ldr	r2, [r7, #4]
 8007c5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	1c5a      	adds	r2, r3, #1
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	601a      	str	r2, [r3, #0]
}
 8007c6a:	bf00      	nop
 8007c6c:	3714      	adds	r7, #20
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bc80      	pop	{r7}
 8007c72:	4770      	bx	lr

08007c74 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007c74:	b480      	push	{r7}
 8007c76:	b085      	sub	sp, #20
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	691b      	ldr	r3, [r3, #16]
 8007c80:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	6892      	ldr	r2, [r2, #8]
 8007c8a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	687a      	ldr	r2, [r7, #4]
 8007c92:	6852      	ldr	r2, [r2, #4]
 8007c94:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d103      	bne.n	8007ca8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	689a      	ldr	r2, [r3, #8]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	1e5a      	subs	r2, r3, #1
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3714      	adds	r7, #20
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bc80      	pop	{r7}
 8007cc4:	4770      	bx	lr

08007cc6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007cc6:	b580      	push	{r7, lr}
 8007cc8:	b08e      	sub	sp, #56	@ 0x38
 8007cca:	af04      	add	r7, sp, #16
 8007ccc:	60f8      	str	r0, [r7, #12]
 8007cce:	60b9      	str	r1, [r7, #8]
 8007cd0:	607a      	str	r2, [r7, #4]
 8007cd2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d10b      	bne.n	8007cf2 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cde:	f383 8811 	msr	BASEPRI, r3
 8007ce2:	f3bf 8f6f 	isb	sy
 8007ce6:	f3bf 8f4f 	dsb	sy
 8007cea:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007cec:	bf00      	nop
 8007cee:	bf00      	nop
 8007cf0:	e7fd      	b.n	8007cee <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d10b      	bne.n	8007d10 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	61fb      	str	r3, [r7, #28]
}
 8007d0a:	bf00      	nop
 8007d0c:	bf00      	nop
 8007d0e:	e7fd      	b.n	8007d0c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007d10:	23a0      	movs	r3, #160	@ 0xa0
 8007d12:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	2ba0      	cmp	r3, #160	@ 0xa0
 8007d18:	d00b      	beq.n	8007d32 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d1e:	f383 8811 	msr	BASEPRI, r3
 8007d22:	f3bf 8f6f 	isb	sy
 8007d26:	f3bf 8f4f 	dsb	sy
 8007d2a:	61bb      	str	r3, [r7, #24]
}
 8007d2c:	bf00      	nop
 8007d2e:	bf00      	nop
 8007d30:	e7fd      	b.n	8007d2e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007d32:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d01e      	beq.n	8007d78 <xTaskCreateStatic+0xb2>
 8007d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d01b      	beq.n	8007d78 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d42:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d46:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007d48:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d4c:	2202      	movs	r2, #2
 8007d4e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007d52:	2300      	movs	r3, #0
 8007d54:	9303      	str	r3, [sp, #12]
 8007d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d58:	9302      	str	r3, [sp, #8]
 8007d5a:	f107 0314 	add.w	r3, r7, #20
 8007d5e:	9301      	str	r3, [sp, #4]
 8007d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d62:	9300      	str	r3, [sp, #0]
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	687a      	ldr	r2, [r7, #4]
 8007d68:	68b9      	ldr	r1, [r7, #8]
 8007d6a:	68f8      	ldr	r0, [r7, #12]
 8007d6c:	f000 f850 	bl	8007e10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007d72:	f000 f8ed 	bl	8007f50 <prvAddNewTaskToReadyList>
 8007d76:	e001      	b.n	8007d7c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007d7c:	697b      	ldr	r3, [r7, #20]
	}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3728      	adds	r7, #40	@ 0x28
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}

08007d86 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007d86:	b580      	push	{r7, lr}
 8007d88:	b08c      	sub	sp, #48	@ 0x30
 8007d8a:	af04      	add	r7, sp, #16
 8007d8c:	60f8      	str	r0, [r7, #12]
 8007d8e:	60b9      	str	r1, [r7, #8]
 8007d90:	603b      	str	r3, [r7, #0]
 8007d92:	4613      	mov	r3, r2
 8007d94:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007d96:	88fb      	ldrh	r3, [r7, #6]
 8007d98:	009b      	lsls	r3, r3, #2
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f001 f870 	bl	8008e80 <pvPortMalloc>
 8007da0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d00e      	beq.n	8007dc6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007da8:	20a0      	movs	r0, #160	@ 0xa0
 8007daa:	f001 f869 	bl	8008e80 <pvPortMalloc>
 8007dae:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007db0:	69fb      	ldr	r3, [r7, #28]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d003      	beq.n	8007dbe <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007db6:	69fb      	ldr	r3, [r7, #28]
 8007db8:	697a      	ldr	r2, [r7, #20]
 8007dba:	631a      	str	r2, [r3, #48]	@ 0x30
 8007dbc:	e005      	b.n	8007dca <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007dbe:	6978      	ldr	r0, [r7, #20]
 8007dc0:	f001 f92c 	bl	800901c <vPortFree>
 8007dc4:	e001      	b.n	8007dca <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007dca:	69fb      	ldr	r3, [r7, #28]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d017      	beq.n	8007e00 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007dd8:	88fa      	ldrh	r2, [r7, #6]
 8007dda:	2300      	movs	r3, #0
 8007ddc:	9303      	str	r3, [sp, #12]
 8007dde:	69fb      	ldr	r3, [r7, #28]
 8007de0:	9302      	str	r3, [sp, #8]
 8007de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007de4:	9301      	str	r3, [sp, #4]
 8007de6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007de8:	9300      	str	r3, [sp, #0]
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	68b9      	ldr	r1, [r7, #8]
 8007dee:	68f8      	ldr	r0, [r7, #12]
 8007df0:	f000 f80e 	bl	8007e10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007df4:	69f8      	ldr	r0, [r7, #28]
 8007df6:	f000 f8ab 	bl	8007f50 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	61bb      	str	r3, [r7, #24]
 8007dfe:	e002      	b.n	8007e06 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007e00:	f04f 33ff 	mov.w	r3, #4294967295
 8007e04:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007e06:	69bb      	ldr	r3, [r7, #24]
	}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3720      	adds	r7, #32
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b088      	sub	sp, #32
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	60b9      	str	r1, [r7, #8]
 8007e1a:	607a      	str	r2, [r7, #4]
 8007e1c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007e28:	3b01      	subs	r3, #1
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	4413      	add	r3, r2
 8007e2e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	f023 0307 	bic.w	r3, r3, #7
 8007e36:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007e38:	69bb      	ldr	r3, [r7, #24]
 8007e3a:	f003 0307 	and.w	r3, r3, #7
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d00b      	beq.n	8007e5a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e46:	f383 8811 	msr	BASEPRI, r3
 8007e4a:	f3bf 8f6f 	isb	sy
 8007e4e:	f3bf 8f4f 	dsb	sy
 8007e52:	617b      	str	r3, [r7, #20]
}
 8007e54:	bf00      	nop
 8007e56:	bf00      	nop
 8007e58:	e7fd      	b.n	8007e56 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d01f      	beq.n	8007ea0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e60:	2300      	movs	r3, #0
 8007e62:	61fb      	str	r3, [r7, #28]
 8007e64:	e012      	b.n	8007e8c <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007e66:	68ba      	ldr	r2, [r7, #8]
 8007e68:	69fb      	ldr	r3, [r7, #28]
 8007e6a:	4413      	add	r3, r2
 8007e6c:	7819      	ldrb	r1, [r3, #0]
 8007e6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e70:	69fb      	ldr	r3, [r7, #28]
 8007e72:	4413      	add	r3, r2
 8007e74:	3334      	adds	r3, #52	@ 0x34
 8007e76:	460a      	mov	r2, r1
 8007e78:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007e7a:	68ba      	ldr	r2, [r7, #8]
 8007e7c:	69fb      	ldr	r3, [r7, #28]
 8007e7e:	4413      	add	r3, r2
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d006      	beq.n	8007e94 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e86:	69fb      	ldr	r3, [r7, #28]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	61fb      	str	r3, [r7, #28]
 8007e8c:	69fb      	ldr	r3, [r7, #28]
 8007e8e:	2b0f      	cmp	r3, #15
 8007e90:	d9e9      	bls.n	8007e66 <prvInitialiseNewTask+0x56>
 8007e92:	e000      	b.n	8007e96 <prvInitialiseNewTask+0x86>
			{
				break;
 8007e94:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007e9e:	e003      	b.n	8007ea8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eaa:	2b06      	cmp	r3, #6
 8007eac:	d901      	bls.n	8007eb2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007eae:	2306      	movs	r3, #6
 8007eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007eb6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ebc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec6:	3304      	adds	r3, #4
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f7ff fe6c 	bl	8007ba6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed0:	3318      	adds	r3, #24
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f7ff fe67 	bl	8007ba6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007edc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ee0:	f1c3 0207 	rsb	r2, r3, #7
 8007ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eec:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef8:	2200      	movs	r2, #0
 8007efa:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f00:	334c      	adds	r3, #76	@ 0x4c
 8007f02:	224c      	movs	r2, #76	@ 0x4c
 8007f04:	2100      	movs	r1, #0
 8007f06:	4618      	mov	r0, r3
 8007f08:	f001 fc6c 	bl	80097e4 <memset>
 8007f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f0e:	4a0d      	ldr	r2, [pc, #52]	@ (8007f44 <prvInitialiseNewTask+0x134>)
 8007f10:	651a      	str	r2, [r3, #80]	@ 0x50
 8007f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f14:	4a0c      	ldr	r2, [pc, #48]	@ (8007f48 <prvInitialiseNewTask+0x138>)
 8007f16:	655a      	str	r2, [r3, #84]	@ 0x54
 8007f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1a:	4a0c      	ldr	r2, [pc, #48]	@ (8007f4c <prvInitialiseNewTask+0x13c>)
 8007f1c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007f1e:	683a      	ldr	r2, [r7, #0]
 8007f20:	68f9      	ldr	r1, [r7, #12]
 8007f22:	69b8      	ldr	r0, [r7, #24]
 8007f24:	f000 fdb6 	bl	8008a94 <pxPortInitialiseStack>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d002      	beq.n	8007f3a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f38:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f3a:	bf00      	nop
 8007f3c:	3720      	adds	r7, #32
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	200042d4 	.word	0x200042d4
 8007f48:	2000433c 	.word	0x2000433c
 8007f4c:	200043a4 	.word	0x200043a4

08007f50 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b082      	sub	sp, #8
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007f58:	f000 fe90 	bl	8008c7c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8008008 <prvAddNewTaskToReadyList+0xb8>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	3301      	adds	r3, #1
 8007f62:	4a29      	ldr	r2, [pc, #164]	@ (8008008 <prvAddNewTaskToReadyList+0xb8>)
 8007f64:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007f66:	4b29      	ldr	r3, [pc, #164]	@ (800800c <prvAddNewTaskToReadyList+0xbc>)
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d109      	bne.n	8007f82 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007f6e:	4a27      	ldr	r2, [pc, #156]	@ (800800c <prvAddNewTaskToReadyList+0xbc>)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007f74:	4b24      	ldr	r3, [pc, #144]	@ (8008008 <prvAddNewTaskToReadyList+0xb8>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2b01      	cmp	r3, #1
 8007f7a:	d110      	bne.n	8007f9e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007f7c:	f000 fb60 	bl	8008640 <prvInitialiseTaskLists>
 8007f80:	e00d      	b.n	8007f9e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007f82:	4b23      	ldr	r3, [pc, #140]	@ (8008010 <prvAddNewTaskToReadyList+0xc0>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d109      	bne.n	8007f9e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007f8a:	4b20      	ldr	r3, [pc, #128]	@ (800800c <prvAddNewTaskToReadyList+0xbc>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d802      	bhi.n	8007f9e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007f98:	4a1c      	ldr	r2, [pc, #112]	@ (800800c <prvAddNewTaskToReadyList+0xbc>)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007f9e:	4b1d      	ldr	r3, [pc, #116]	@ (8008014 <prvAddNewTaskToReadyList+0xc4>)
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8008014 <prvAddNewTaskToReadyList+0xc4>)
 8007fa6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fac:	2201      	movs	r2, #1
 8007fae:	409a      	lsls	r2, r3
 8007fb0:	4b19      	ldr	r3, [pc, #100]	@ (8008018 <prvAddNewTaskToReadyList+0xc8>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	4a18      	ldr	r2, [pc, #96]	@ (8008018 <prvAddNewTaskToReadyList+0xc8>)
 8007fb8:	6013      	str	r3, [r2, #0]
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fbe:	4613      	mov	r3, r2
 8007fc0:	009b      	lsls	r3, r3, #2
 8007fc2:	4413      	add	r3, r2
 8007fc4:	009b      	lsls	r3, r3, #2
 8007fc6:	4a15      	ldr	r2, [pc, #84]	@ (800801c <prvAddNewTaskToReadyList+0xcc>)
 8007fc8:	441a      	add	r2, r3
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	3304      	adds	r3, #4
 8007fce:	4619      	mov	r1, r3
 8007fd0:	4610      	mov	r0, r2
 8007fd2:	f7ff fdf4 	bl	8007bbe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007fd6:	f000 fe81 	bl	8008cdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007fda:	4b0d      	ldr	r3, [pc, #52]	@ (8008010 <prvAddNewTaskToReadyList+0xc0>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00e      	beq.n	8008000 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800800c <prvAddNewTaskToReadyList+0xbc>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d207      	bcs.n	8008000 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007ff0:	4b0b      	ldr	r3, [pc, #44]	@ (8008020 <prvAddNewTaskToReadyList+0xd0>)
 8007ff2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ff6:	601a      	str	r2, [r3, #0]
 8007ff8:	f3bf 8f4f 	dsb	sy
 8007ffc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008000:	bf00      	nop
 8008002:	3708      	adds	r7, #8
 8008004:	46bd      	mov	sp, r7
 8008006:	bd80      	pop	{r7, pc}
 8008008:	20000680 	.word	0x20000680
 800800c:	20000580 	.word	0x20000580
 8008010:	2000068c 	.word	0x2000068c
 8008014:	2000069c 	.word	0x2000069c
 8008018:	20000688 	.word	0x20000688
 800801c:	20000584 	.word	0x20000584
 8008020:	e000ed04 	.word	0xe000ed04

08008024 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008024:	b580      	push	{r7, lr}
 8008026:	b08a      	sub	sp, #40	@ 0x28
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800802e:	2300      	movs	r3, #0
 8008030:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d10b      	bne.n	8008050 <vTaskDelayUntil+0x2c>
	__asm volatile
 8008038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800803c:	f383 8811 	msr	BASEPRI, r3
 8008040:	f3bf 8f6f 	isb	sy
 8008044:	f3bf 8f4f 	dsb	sy
 8008048:	617b      	str	r3, [r7, #20]
}
 800804a:	bf00      	nop
 800804c:	bf00      	nop
 800804e:	e7fd      	b.n	800804c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d10b      	bne.n	800806e <vTaskDelayUntil+0x4a>
	__asm volatile
 8008056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800805a:	f383 8811 	msr	BASEPRI, r3
 800805e:	f3bf 8f6f 	isb	sy
 8008062:	f3bf 8f4f 	dsb	sy
 8008066:	613b      	str	r3, [r7, #16]
}
 8008068:	bf00      	nop
 800806a:	bf00      	nop
 800806c:	e7fd      	b.n	800806a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800806e:	4b2a      	ldr	r3, [pc, #168]	@ (8008118 <vTaskDelayUntil+0xf4>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00b      	beq.n	800808e <vTaskDelayUntil+0x6a>
	__asm volatile
 8008076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807a:	f383 8811 	msr	BASEPRI, r3
 800807e:	f3bf 8f6f 	isb	sy
 8008082:	f3bf 8f4f 	dsb	sy
 8008086:	60fb      	str	r3, [r7, #12]
}
 8008088:	bf00      	nop
 800808a:	bf00      	nop
 800808c:	e7fd      	b.n	800808a <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800808e:	f000 f8e9 	bl	8008264 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8008092:	4b22      	ldr	r3, [pc, #136]	@ (800811c <vTaskDelayUntil+0xf8>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	683a      	ldr	r2, [r7, #0]
 800809e:	4413      	add	r3, r2
 80080a0:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	6a3a      	ldr	r2, [r7, #32]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d20b      	bcs.n	80080c4 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	69fa      	ldr	r2, [r7, #28]
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d211      	bcs.n	80080da <vTaskDelayUntil+0xb6>
 80080b6:	69fa      	ldr	r2, [r7, #28]
 80080b8:	6a3b      	ldr	r3, [r7, #32]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d90d      	bls.n	80080da <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80080be:	2301      	movs	r3, #1
 80080c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80080c2:	e00a      	b.n	80080da <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	69fa      	ldr	r2, [r7, #28]
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d303      	bcc.n	80080d6 <vTaskDelayUntil+0xb2>
 80080ce:	69fa      	ldr	r2, [r7, #28]
 80080d0:	6a3b      	ldr	r3, [r7, #32]
 80080d2:	429a      	cmp	r2, r3
 80080d4:	d901      	bls.n	80080da <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80080d6:	2301      	movs	r3, #1
 80080d8:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	69fa      	ldr	r2, [r7, #28]
 80080de:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80080e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d006      	beq.n	80080f4 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80080e6:	69fa      	ldr	r2, [r7, #28]
 80080e8:	6a3b      	ldr	r3, [r7, #32]
 80080ea:	1ad3      	subs	r3, r2, r3
 80080ec:	2100      	movs	r1, #0
 80080ee:	4618      	mov	r0, r3
 80080f0:	f000 fc6a 	bl	80089c8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80080f4:	f000 f8c4 	bl	8008280 <xTaskResumeAll>
 80080f8:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80080fa:	69bb      	ldr	r3, [r7, #24]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d107      	bne.n	8008110 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8008100:	4b07      	ldr	r3, [pc, #28]	@ (8008120 <vTaskDelayUntil+0xfc>)
 8008102:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008106:	601a      	str	r2, [r3, #0]
 8008108:	f3bf 8f4f 	dsb	sy
 800810c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008110:	bf00      	nop
 8008112:	3728      	adds	r7, #40	@ 0x28
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}
 8008118:	200006a8 	.word	0x200006a8
 800811c:	20000684 	.word	0x20000684
 8008120:	e000ed04 	.word	0xe000ed04

08008124 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008124:	b580      	push	{r7, lr}
 8008126:	b084      	sub	sp, #16
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800812c:	2300      	movs	r3, #0
 800812e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d018      	beq.n	8008168 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008136:	4b14      	ldr	r3, [pc, #80]	@ (8008188 <vTaskDelay+0x64>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00b      	beq.n	8008156 <vTaskDelay+0x32>
	__asm volatile
 800813e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008142:	f383 8811 	msr	BASEPRI, r3
 8008146:	f3bf 8f6f 	isb	sy
 800814a:	f3bf 8f4f 	dsb	sy
 800814e:	60bb      	str	r3, [r7, #8]
}
 8008150:	bf00      	nop
 8008152:	bf00      	nop
 8008154:	e7fd      	b.n	8008152 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008156:	f000 f885 	bl	8008264 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800815a:	2100      	movs	r1, #0
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f000 fc33 	bl	80089c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008162:	f000 f88d 	bl	8008280 <xTaskResumeAll>
 8008166:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d107      	bne.n	800817e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800816e:	4b07      	ldr	r3, [pc, #28]	@ (800818c <vTaskDelay+0x68>)
 8008170:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008174:	601a      	str	r2, [r3, #0]
 8008176:	f3bf 8f4f 	dsb	sy
 800817a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800817e:	bf00      	nop
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop
 8008188:	200006a8 	.word	0x200006a8
 800818c:	e000ed04 	.word	0xe000ed04

08008190 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b08a      	sub	sp, #40	@ 0x28
 8008194:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008196:	2300      	movs	r3, #0
 8008198:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800819a:	2300      	movs	r3, #0
 800819c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800819e:	463a      	mov	r2, r7
 80081a0:	1d39      	adds	r1, r7, #4
 80081a2:	f107 0308 	add.w	r3, r7, #8
 80081a6:	4618      	mov	r0, r3
 80081a8:	f7f7 ffd2 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80081ac:	6839      	ldr	r1, [r7, #0]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	68ba      	ldr	r2, [r7, #8]
 80081b2:	9202      	str	r2, [sp, #8]
 80081b4:	9301      	str	r3, [sp, #4]
 80081b6:	2300      	movs	r3, #0
 80081b8:	9300      	str	r3, [sp, #0]
 80081ba:	2300      	movs	r3, #0
 80081bc:	460a      	mov	r2, r1
 80081be:	4921      	ldr	r1, [pc, #132]	@ (8008244 <vTaskStartScheduler+0xb4>)
 80081c0:	4821      	ldr	r0, [pc, #132]	@ (8008248 <vTaskStartScheduler+0xb8>)
 80081c2:	f7ff fd80 	bl	8007cc6 <xTaskCreateStatic>
 80081c6:	4603      	mov	r3, r0
 80081c8:	4a20      	ldr	r2, [pc, #128]	@ (800824c <vTaskStartScheduler+0xbc>)
 80081ca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80081cc:	4b1f      	ldr	r3, [pc, #124]	@ (800824c <vTaskStartScheduler+0xbc>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d002      	beq.n	80081da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80081d4:	2301      	movs	r3, #1
 80081d6:	617b      	str	r3, [r7, #20]
 80081d8:	e001      	b.n	80081de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80081da:	2300      	movs	r3, #0
 80081dc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	d11b      	bne.n	800821c <vTaskStartScheduler+0x8c>
	__asm volatile
 80081e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e8:	f383 8811 	msr	BASEPRI, r3
 80081ec:	f3bf 8f6f 	isb	sy
 80081f0:	f3bf 8f4f 	dsb	sy
 80081f4:	613b      	str	r3, [r7, #16]
}
 80081f6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80081f8:	4b15      	ldr	r3, [pc, #84]	@ (8008250 <vTaskStartScheduler+0xc0>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	334c      	adds	r3, #76	@ 0x4c
 80081fe:	4a15      	ldr	r2, [pc, #84]	@ (8008254 <vTaskStartScheduler+0xc4>)
 8008200:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008202:	4b15      	ldr	r3, [pc, #84]	@ (8008258 <vTaskStartScheduler+0xc8>)
 8008204:	f04f 32ff 	mov.w	r2, #4294967295
 8008208:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800820a:	4b14      	ldr	r3, [pc, #80]	@ (800825c <vTaskStartScheduler+0xcc>)
 800820c:	2201      	movs	r2, #1
 800820e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008210:	4b13      	ldr	r3, [pc, #76]	@ (8008260 <vTaskStartScheduler+0xd0>)
 8008212:	2200      	movs	r2, #0
 8008214:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008216:	f000 fcbf 	bl	8008b98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800821a:	e00f      	b.n	800823c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008222:	d10b      	bne.n	800823c <vTaskStartScheduler+0xac>
	__asm volatile
 8008224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008228:	f383 8811 	msr	BASEPRI, r3
 800822c:	f3bf 8f6f 	isb	sy
 8008230:	f3bf 8f4f 	dsb	sy
 8008234:	60fb      	str	r3, [r7, #12]
}
 8008236:	bf00      	nop
 8008238:	bf00      	nop
 800823a:	e7fd      	b.n	8008238 <vTaskStartScheduler+0xa8>
}
 800823c:	bf00      	nop
 800823e:	3718      	adds	r7, #24
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}
 8008244:	0800a400 	.word	0x0800a400
 8008248:	08008611 	.word	0x08008611
 800824c:	200006a4 	.word	0x200006a4
 8008250:	20000580 	.word	0x20000580
 8008254:	2000001c 	.word	0x2000001c
 8008258:	200006a0 	.word	0x200006a0
 800825c:	2000068c 	.word	0x2000068c
 8008260:	20000684 	.word	0x20000684

08008264 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008264:	b480      	push	{r7}
 8008266:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008268:	4b04      	ldr	r3, [pc, #16]	@ (800827c <vTaskSuspendAll+0x18>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	3301      	adds	r3, #1
 800826e:	4a03      	ldr	r2, [pc, #12]	@ (800827c <vTaskSuspendAll+0x18>)
 8008270:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008272:	bf00      	nop
 8008274:	46bd      	mov	sp, r7
 8008276:	bc80      	pop	{r7}
 8008278:	4770      	bx	lr
 800827a:	bf00      	nop
 800827c:	200006a8 	.word	0x200006a8

08008280 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b084      	sub	sp, #16
 8008284:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008286:	2300      	movs	r3, #0
 8008288:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800828a:	2300      	movs	r3, #0
 800828c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800828e:	4b42      	ldr	r3, [pc, #264]	@ (8008398 <xTaskResumeAll+0x118>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d10b      	bne.n	80082ae <xTaskResumeAll+0x2e>
	__asm volatile
 8008296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800829a:	f383 8811 	msr	BASEPRI, r3
 800829e:	f3bf 8f6f 	isb	sy
 80082a2:	f3bf 8f4f 	dsb	sy
 80082a6:	603b      	str	r3, [r7, #0]
}
 80082a8:	bf00      	nop
 80082aa:	bf00      	nop
 80082ac:	e7fd      	b.n	80082aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80082ae:	f000 fce5 	bl	8008c7c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80082b2:	4b39      	ldr	r3, [pc, #228]	@ (8008398 <xTaskResumeAll+0x118>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	3b01      	subs	r3, #1
 80082b8:	4a37      	ldr	r2, [pc, #220]	@ (8008398 <xTaskResumeAll+0x118>)
 80082ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082bc:	4b36      	ldr	r3, [pc, #216]	@ (8008398 <xTaskResumeAll+0x118>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d161      	bne.n	8008388 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80082c4:	4b35      	ldr	r3, [pc, #212]	@ (800839c <xTaskResumeAll+0x11c>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d05d      	beq.n	8008388 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80082cc:	e02e      	b.n	800832c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082ce:	4b34      	ldr	r3, [pc, #208]	@ (80083a0 <xTaskResumeAll+0x120>)
 80082d0:	68db      	ldr	r3, [r3, #12]
 80082d2:	68db      	ldr	r3, [r3, #12]
 80082d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	3318      	adds	r3, #24
 80082da:	4618      	mov	r0, r3
 80082dc:	f7ff fcca 	bl	8007c74 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	3304      	adds	r3, #4
 80082e4:	4618      	mov	r0, r3
 80082e6:	f7ff fcc5 	bl	8007c74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ee:	2201      	movs	r2, #1
 80082f0:	409a      	lsls	r2, r3
 80082f2:	4b2c      	ldr	r3, [pc, #176]	@ (80083a4 <xTaskResumeAll+0x124>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	4313      	orrs	r3, r2
 80082f8:	4a2a      	ldr	r2, [pc, #168]	@ (80083a4 <xTaskResumeAll+0x124>)
 80082fa:	6013      	str	r3, [r2, #0]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008300:	4613      	mov	r3, r2
 8008302:	009b      	lsls	r3, r3, #2
 8008304:	4413      	add	r3, r2
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	4a27      	ldr	r2, [pc, #156]	@ (80083a8 <xTaskResumeAll+0x128>)
 800830a:	441a      	add	r2, r3
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	3304      	adds	r3, #4
 8008310:	4619      	mov	r1, r3
 8008312:	4610      	mov	r0, r2
 8008314:	f7ff fc53 	bl	8007bbe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800831c:	4b23      	ldr	r3, [pc, #140]	@ (80083ac <xTaskResumeAll+0x12c>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008322:	429a      	cmp	r2, r3
 8008324:	d302      	bcc.n	800832c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008326:	4b22      	ldr	r3, [pc, #136]	@ (80083b0 <xTaskResumeAll+0x130>)
 8008328:	2201      	movs	r2, #1
 800832a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800832c:	4b1c      	ldr	r3, [pc, #112]	@ (80083a0 <xTaskResumeAll+0x120>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d1cc      	bne.n	80082ce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d001      	beq.n	800833e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800833a:	f000 fa25 	bl	8008788 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800833e:	4b1d      	ldr	r3, [pc, #116]	@ (80083b4 <xTaskResumeAll+0x134>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d010      	beq.n	800836c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800834a:	f000 f845 	bl	80083d8 <xTaskIncrementTick>
 800834e:	4603      	mov	r3, r0
 8008350:	2b00      	cmp	r3, #0
 8008352:	d002      	beq.n	800835a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008354:	4b16      	ldr	r3, [pc, #88]	@ (80083b0 <xTaskResumeAll+0x130>)
 8008356:	2201      	movs	r2, #1
 8008358:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	3b01      	subs	r3, #1
 800835e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d1f1      	bne.n	800834a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008366:	4b13      	ldr	r3, [pc, #76]	@ (80083b4 <xTaskResumeAll+0x134>)
 8008368:	2200      	movs	r2, #0
 800836a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800836c:	4b10      	ldr	r3, [pc, #64]	@ (80083b0 <xTaskResumeAll+0x130>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d009      	beq.n	8008388 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008374:	2301      	movs	r3, #1
 8008376:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008378:	4b0f      	ldr	r3, [pc, #60]	@ (80083b8 <xTaskResumeAll+0x138>)
 800837a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800837e:	601a      	str	r2, [r3, #0]
 8008380:	f3bf 8f4f 	dsb	sy
 8008384:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008388:	f000 fca8 	bl	8008cdc <vPortExitCritical>

	return xAlreadyYielded;
 800838c:	68bb      	ldr	r3, [r7, #8]
}
 800838e:	4618      	mov	r0, r3
 8008390:	3710      	adds	r7, #16
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	200006a8 	.word	0x200006a8
 800839c:	20000680 	.word	0x20000680
 80083a0:	20000640 	.word	0x20000640
 80083a4:	20000688 	.word	0x20000688
 80083a8:	20000584 	.word	0x20000584
 80083ac:	20000580 	.word	0x20000580
 80083b0:	20000694 	.word	0x20000694
 80083b4:	20000690 	.word	0x20000690
 80083b8:	e000ed04 	.word	0xe000ed04

080083bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80083bc:	b480      	push	{r7}
 80083be:	b083      	sub	sp, #12
 80083c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80083c2:	4b04      	ldr	r3, [pc, #16]	@ (80083d4 <xTaskGetTickCount+0x18>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80083c8:	687b      	ldr	r3, [r7, #4]
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	370c      	adds	r7, #12
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bc80      	pop	{r7}
 80083d2:	4770      	bx	lr
 80083d4:	20000684 	.word	0x20000684

080083d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b086      	sub	sp, #24
 80083dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80083de:	2300      	movs	r3, #0
 80083e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083e2:	4b4f      	ldr	r3, [pc, #316]	@ (8008520 <xTaskIncrementTick+0x148>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	f040 808f 	bne.w	800850a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80083ec:	4b4d      	ldr	r3, [pc, #308]	@ (8008524 <xTaskIncrementTick+0x14c>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	3301      	adds	r3, #1
 80083f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80083f4:	4a4b      	ldr	r2, [pc, #300]	@ (8008524 <xTaskIncrementTick+0x14c>)
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d121      	bne.n	8008444 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008400:	4b49      	ldr	r3, [pc, #292]	@ (8008528 <xTaskIncrementTick+0x150>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d00b      	beq.n	8008422 <xTaskIncrementTick+0x4a>
	__asm volatile
 800840a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800840e:	f383 8811 	msr	BASEPRI, r3
 8008412:	f3bf 8f6f 	isb	sy
 8008416:	f3bf 8f4f 	dsb	sy
 800841a:	603b      	str	r3, [r7, #0]
}
 800841c:	bf00      	nop
 800841e:	bf00      	nop
 8008420:	e7fd      	b.n	800841e <xTaskIncrementTick+0x46>
 8008422:	4b41      	ldr	r3, [pc, #260]	@ (8008528 <xTaskIncrementTick+0x150>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	60fb      	str	r3, [r7, #12]
 8008428:	4b40      	ldr	r3, [pc, #256]	@ (800852c <xTaskIncrementTick+0x154>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	4a3e      	ldr	r2, [pc, #248]	@ (8008528 <xTaskIncrementTick+0x150>)
 800842e:	6013      	str	r3, [r2, #0]
 8008430:	4a3e      	ldr	r2, [pc, #248]	@ (800852c <xTaskIncrementTick+0x154>)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	6013      	str	r3, [r2, #0]
 8008436:	4b3e      	ldr	r3, [pc, #248]	@ (8008530 <xTaskIncrementTick+0x158>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	3301      	adds	r3, #1
 800843c:	4a3c      	ldr	r2, [pc, #240]	@ (8008530 <xTaskIncrementTick+0x158>)
 800843e:	6013      	str	r3, [r2, #0]
 8008440:	f000 f9a2 	bl	8008788 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008444:	4b3b      	ldr	r3, [pc, #236]	@ (8008534 <xTaskIncrementTick+0x15c>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	693a      	ldr	r2, [r7, #16]
 800844a:	429a      	cmp	r2, r3
 800844c:	d348      	bcc.n	80084e0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800844e:	4b36      	ldr	r3, [pc, #216]	@ (8008528 <xTaskIncrementTick+0x150>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d104      	bne.n	8008462 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008458:	4b36      	ldr	r3, [pc, #216]	@ (8008534 <xTaskIncrementTick+0x15c>)
 800845a:	f04f 32ff 	mov.w	r2, #4294967295
 800845e:	601a      	str	r2, [r3, #0]
					break;
 8008460:	e03e      	b.n	80084e0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008462:	4b31      	ldr	r3, [pc, #196]	@ (8008528 <xTaskIncrementTick+0x150>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	68db      	ldr	r3, [r3, #12]
 800846a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800846c:	68bb      	ldr	r3, [r7, #8]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008472:	693a      	ldr	r2, [r7, #16]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	429a      	cmp	r2, r3
 8008478:	d203      	bcs.n	8008482 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800847a:	4a2e      	ldr	r2, [pc, #184]	@ (8008534 <xTaskIncrementTick+0x15c>)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008480:	e02e      	b.n	80084e0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	3304      	adds	r3, #4
 8008486:	4618      	mov	r0, r3
 8008488:	f7ff fbf4 	bl	8007c74 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008490:	2b00      	cmp	r3, #0
 8008492:	d004      	beq.n	800849e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	3318      	adds	r3, #24
 8008498:	4618      	mov	r0, r3
 800849a:	f7ff fbeb 	bl	8007c74 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084a2:	2201      	movs	r2, #1
 80084a4:	409a      	lsls	r2, r3
 80084a6:	4b24      	ldr	r3, [pc, #144]	@ (8008538 <xTaskIncrementTick+0x160>)
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4313      	orrs	r3, r2
 80084ac:	4a22      	ldr	r2, [pc, #136]	@ (8008538 <xTaskIncrementTick+0x160>)
 80084ae:	6013      	str	r3, [r2, #0]
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084b4:	4613      	mov	r3, r2
 80084b6:	009b      	lsls	r3, r3, #2
 80084b8:	4413      	add	r3, r2
 80084ba:	009b      	lsls	r3, r3, #2
 80084bc:	4a1f      	ldr	r2, [pc, #124]	@ (800853c <xTaskIncrementTick+0x164>)
 80084be:	441a      	add	r2, r3
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	3304      	adds	r3, #4
 80084c4:	4619      	mov	r1, r3
 80084c6:	4610      	mov	r0, r2
 80084c8:	f7ff fb79 	bl	8007bbe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084d0:	4b1b      	ldr	r3, [pc, #108]	@ (8008540 <xTaskIncrementTick+0x168>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d3b9      	bcc.n	800844e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80084da:	2301      	movs	r3, #1
 80084dc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80084de:	e7b6      	b.n	800844e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80084e0:	4b17      	ldr	r3, [pc, #92]	@ (8008540 <xTaskIncrementTick+0x168>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084e6:	4915      	ldr	r1, [pc, #84]	@ (800853c <xTaskIncrementTick+0x164>)
 80084e8:	4613      	mov	r3, r2
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	4413      	add	r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	440b      	add	r3, r1
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	d901      	bls.n	80084fc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80084f8:	2301      	movs	r3, #1
 80084fa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80084fc:	4b11      	ldr	r3, [pc, #68]	@ (8008544 <xTaskIncrementTick+0x16c>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d007      	beq.n	8008514 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008504:	2301      	movs	r3, #1
 8008506:	617b      	str	r3, [r7, #20]
 8008508:	e004      	b.n	8008514 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800850a:	4b0f      	ldr	r3, [pc, #60]	@ (8008548 <xTaskIncrementTick+0x170>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	3301      	adds	r3, #1
 8008510:	4a0d      	ldr	r2, [pc, #52]	@ (8008548 <xTaskIncrementTick+0x170>)
 8008512:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008514:	697b      	ldr	r3, [r7, #20]
}
 8008516:	4618      	mov	r0, r3
 8008518:	3718      	adds	r7, #24
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	200006a8 	.word	0x200006a8
 8008524:	20000684 	.word	0x20000684
 8008528:	20000638 	.word	0x20000638
 800852c:	2000063c 	.word	0x2000063c
 8008530:	20000698 	.word	0x20000698
 8008534:	200006a0 	.word	0x200006a0
 8008538:	20000688 	.word	0x20000688
 800853c:	20000584 	.word	0x20000584
 8008540:	20000580 	.word	0x20000580
 8008544:	20000694 	.word	0x20000694
 8008548:	20000690 	.word	0x20000690

0800854c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800854c:	b480      	push	{r7}
 800854e:	b087      	sub	sp, #28
 8008550:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008552:	4b29      	ldr	r3, [pc, #164]	@ (80085f8 <vTaskSwitchContext+0xac>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d003      	beq.n	8008562 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800855a:	4b28      	ldr	r3, [pc, #160]	@ (80085fc <vTaskSwitchContext+0xb0>)
 800855c:	2201      	movs	r2, #1
 800855e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008560:	e045      	b.n	80085ee <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8008562:	4b26      	ldr	r3, [pc, #152]	@ (80085fc <vTaskSwitchContext+0xb0>)
 8008564:	2200      	movs	r2, #0
 8008566:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008568:	4b25      	ldr	r3, [pc, #148]	@ (8008600 <vTaskSwitchContext+0xb4>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	fab3 f383 	clz	r3, r3
 8008574:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008576:	7afb      	ldrb	r3, [r7, #11]
 8008578:	f1c3 031f 	rsb	r3, r3, #31
 800857c:	617b      	str	r3, [r7, #20]
 800857e:	4921      	ldr	r1, [pc, #132]	@ (8008604 <vTaskSwitchContext+0xb8>)
 8008580:	697a      	ldr	r2, [r7, #20]
 8008582:	4613      	mov	r3, r2
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	4413      	add	r3, r2
 8008588:	009b      	lsls	r3, r3, #2
 800858a:	440b      	add	r3, r1
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d10b      	bne.n	80085aa <vTaskSwitchContext+0x5e>
	__asm volatile
 8008592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008596:	f383 8811 	msr	BASEPRI, r3
 800859a:	f3bf 8f6f 	isb	sy
 800859e:	f3bf 8f4f 	dsb	sy
 80085a2:	607b      	str	r3, [r7, #4]
}
 80085a4:	bf00      	nop
 80085a6:	bf00      	nop
 80085a8:	e7fd      	b.n	80085a6 <vTaskSwitchContext+0x5a>
 80085aa:	697a      	ldr	r2, [r7, #20]
 80085ac:	4613      	mov	r3, r2
 80085ae:	009b      	lsls	r3, r3, #2
 80085b0:	4413      	add	r3, r2
 80085b2:	009b      	lsls	r3, r3, #2
 80085b4:	4a13      	ldr	r2, [pc, #76]	@ (8008604 <vTaskSwitchContext+0xb8>)
 80085b6:	4413      	add	r3, r2
 80085b8:	613b      	str	r3, [r7, #16]
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	685a      	ldr	r2, [r3, #4]
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	605a      	str	r2, [r3, #4]
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	685a      	ldr	r2, [r3, #4]
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	3308      	adds	r3, #8
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d104      	bne.n	80085da <vTaskSwitchContext+0x8e>
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	685a      	ldr	r2, [r3, #4]
 80085d6:	693b      	ldr	r3, [r7, #16]
 80085d8:	605a      	str	r2, [r3, #4]
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	68db      	ldr	r3, [r3, #12]
 80085e0:	4a09      	ldr	r2, [pc, #36]	@ (8008608 <vTaskSwitchContext+0xbc>)
 80085e2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80085e4:	4b08      	ldr	r3, [pc, #32]	@ (8008608 <vTaskSwitchContext+0xbc>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	334c      	adds	r3, #76	@ 0x4c
 80085ea:	4a08      	ldr	r2, [pc, #32]	@ (800860c <vTaskSwitchContext+0xc0>)
 80085ec:	6013      	str	r3, [r2, #0]
}
 80085ee:	bf00      	nop
 80085f0:	371c      	adds	r7, #28
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bc80      	pop	{r7}
 80085f6:	4770      	bx	lr
 80085f8:	200006a8 	.word	0x200006a8
 80085fc:	20000694 	.word	0x20000694
 8008600:	20000688 	.word	0x20000688
 8008604:	20000584 	.word	0x20000584
 8008608:	20000580 	.word	0x20000580
 800860c:	2000001c 	.word	0x2000001c

08008610 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b082      	sub	sp, #8
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008618:	f000 f852 	bl	80086c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800861c:	4b06      	ldr	r3, [pc, #24]	@ (8008638 <prvIdleTask+0x28>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	2b01      	cmp	r3, #1
 8008622:	d9f9      	bls.n	8008618 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008624:	4b05      	ldr	r3, [pc, #20]	@ (800863c <prvIdleTask+0x2c>)
 8008626:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800862a:	601a      	str	r2, [r3, #0]
 800862c:	f3bf 8f4f 	dsb	sy
 8008630:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008634:	e7f0      	b.n	8008618 <prvIdleTask+0x8>
 8008636:	bf00      	nop
 8008638:	20000584 	.word	0x20000584
 800863c:	e000ed04 	.word	0xe000ed04

08008640 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b082      	sub	sp, #8
 8008644:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008646:	2300      	movs	r3, #0
 8008648:	607b      	str	r3, [r7, #4]
 800864a:	e00c      	b.n	8008666 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800864c:	687a      	ldr	r2, [r7, #4]
 800864e:	4613      	mov	r3, r2
 8008650:	009b      	lsls	r3, r3, #2
 8008652:	4413      	add	r3, r2
 8008654:	009b      	lsls	r3, r3, #2
 8008656:	4a12      	ldr	r2, [pc, #72]	@ (80086a0 <prvInitialiseTaskLists+0x60>)
 8008658:	4413      	add	r3, r2
 800865a:	4618      	mov	r0, r3
 800865c:	f7ff fa84 	bl	8007b68 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	3301      	adds	r3, #1
 8008664:	607b      	str	r3, [r7, #4]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2b06      	cmp	r3, #6
 800866a:	d9ef      	bls.n	800864c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800866c:	480d      	ldr	r0, [pc, #52]	@ (80086a4 <prvInitialiseTaskLists+0x64>)
 800866e:	f7ff fa7b 	bl	8007b68 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008672:	480d      	ldr	r0, [pc, #52]	@ (80086a8 <prvInitialiseTaskLists+0x68>)
 8008674:	f7ff fa78 	bl	8007b68 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008678:	480c      	ldr	r0, [pc, #48]	@ (80086ac <prvInitialiseTaskLists+0x6c>)
 800867a:	f7ff fa75 	bl	8007b68 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800867e:	480c      	ldr	r0, [pc, #48]	@ (80086b0 <prvInitialiseTaskLists+0x70>)
 8008680:	f7ff fa72 	bl	8007b68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008684:	480b      	ldr	r0, [pc, #44]	@ (80086b4 <prvInitialiseTaskLists+0x74>)
 8008686:	f7ff fa6f 	bl	8007b68 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800868a:	4b0b      	ldr	r3, [pc, #44]	@ (80086b8 <prvInitialiseTaskLists+0x78>)
 800868c:	4a05      	ldr	r2, [pc, #20]	@ (80086a4 <prvInitialiseTaskLists+0x64>)
 800868e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008690:	4b0a      	ldr	r3, [pc, #40]	@ (80086bc <prvInitialiseTaskLists+0x7c>)
 8008692:	4a05      	ldr	r2, [pc, #20]	@ (80086a8 <prvInitialiseTaskLists+0x68>)
 8008694:	601a      	str	r2, [r3, #0]
}
 8008696:	bf00      	nop
 8008698:	3708      	adds	r7, #8
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	20000584 	.word	0x20000584
 80086a4:	20000610 	.word	0x20000610
 80086a8:	20000624 	.word	0x20000624
 80086ac:	20000640 	.word	0x20000640
 80086b0:	20000654 	.word	0x20000654
 80086b4:	2000066c 	.word	0x2000066c
 80086b8:	20000638 	.word	0x20000638
 80086bc:	2000063c 	.word	0x2000063c

080086c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b082      	sub	sp, #8
 80086c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086c6:	e019      	b.n	80086fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80086c8:	f000 fad8 	bl	8008c7c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086cc:	4b10      	ldr	r3, [pc, #64]	@ (8008710 <prvCheckTasksWaitingTermination+0x50>)
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	68db      	ldr	r3, [r3, #12]
 80086d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	3304      	adds	r3, #4
 80086d8:	4618      	mov	r0, r3
 80086da:	f7ff facb 	bl	8007c74 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80086de:	4b0d      	ldr	r3, [pc, #52]	@ (8008714 <prvCheckTasksWaitingTermination+0x54>)
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	3b01      	subs	r3, #1
 80086e4:	4a0b      	ldr	r2, [pc, #44]	@ (8008714 <prvCheckTasksWaitingTermination+0x54>)
 80086e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80086e8:	4b0b      	ldr	r3, [pc, #44]	@ (8008718 <prvCheckTasksWaitingTermination+0x58>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	3b01      	subs	r3, #1
 80086ee:	4a0a      	ldr	r2, [pc, #40]	@ (8008718 <prvCheckTasksWaitingTermination+0x58>)
 80086f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80086f2:	f000 faf3 	bl	8008cdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 f810 	bl	800871c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086fc:	4b06      	ldr	r3, [pc, #24]	@ (8008718 <prvCheckTasksWaitingTermination+0x58>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d1e1      	bne.n	80086c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008704:	bf00      	nop
 8008706:	bf00      	nop
 8008708:	3708      	adds	r7, #8
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
 800870e:	bf00      	nop
 8008710:	20000654 	.word	0x20000654
 8008714:	20000680 	.word	0x20000680
 8008718:	20000668 	.word	0x20000668

0800871c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	334c      	adds	r3, #76	@ 0x4c
 8008728:	4618      	mov	r0, r3
 800872a:	f001 f873 	bl	8009814 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008734:	2b00      	cmp	r3, #0
 8008736:	d108      	bne.n	800874a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800873c:	4618      	mov	r0, r3
 800873e:	f000 fc6d 	bl	800901c <vPortFree>
				vPortFree( pxTCB );
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 fc6a 	bl	800901c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008748:	e019      	b.n	800877e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008750:	2b01      	cmp	r3, #1
 8008752:	d103      	bne.n	800875c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f000 fc61 	bl	800901c <vPortFree>
	}
 800875a:	e010      	b.n	800877e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8008762:	2b02      	cmp	r3, #2
 8008764:	d00b      	beq.n	800877e <prvDeleteTCB+0x62>
	__asm volatile
 8008766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876a:	f383 8811 	msr	BASEPRI, r3
 800876e:	f3bf 8f6f 	isb	sy
 8008772:	f3bf 8f4f 	dsb	sy
 8008776:	60fb      	str	r3, [r7, #12]
}
 8008778:	bf00      	nop
 800877a:	bf00      	nop
 800877c:	e7fd      	b.n	800877a <prvDeleteTCB+0x5e>
	}
 800877e:	bf00      	nop
 8008780:	3710      	adds	r7, #16
 8008782:	46bd      	mov	sp, r7
 8008784:	bd80      	pop	{r7, pc}
	...

08008788 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800878e:	4b0c      	ldr	r3, [pc, #48]	@ (80087c0 <prvResetNextTaskUnblockTime+0x38>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d104      	bne.n	80087a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008798:	4b0a      	ldr	r3, [pc, #40]	@ (80087c4 <prvResetNextTaskUnblockTime+0x3c>)
 800879a:	f04f 32ff 	mov.w	r2, #4294967295
 800879e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80087a0:	e008      	b.n	80087b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087a2:	4b07      	ldr	r3, [pc, #28]	@ (80087c0 <prvResetNextTaskUnblockTime+0x38>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	68db      	ldr	r3, [r3, #12]
 80087a8:	68db      	ldr	r3, [r3, #12]
 80087aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	685b      	ldr	r3, [r3, #4]
 80087b0:	4a04      	ldr	r2, [pc, #16]	@ (80087c4 <prvResetNextTaskUnblockTime+0x3c>)
 80087b2:	6013      	str	r3, [r2, #0]
}
 80087b4:	bf00      	nop
 80087b6:	370c      	adds	r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bc80      	pop	{r7}
 80087bc:	4770      	bx	lr
 80087be:	bf00      	nop
 80087c0:	20000638 	.word	0x20000638
 80087c4:	200006a0 	.word	0x200006a0

080087c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80087c8:	b480      	push	{r7}
 80087ca:	b083      	sub	sp, #12
 80087cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80087ce:	4b0b      	ldr	r3, [pc, #44]	@ (80087fc <xTaskGetSchedulerState+0x34>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d102      	bne.n	80087dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80087d6:	2301      	movs	r3, #1
 80087d8:	607b      	str	r3, [r7, #4]
 80087da:	e008      	b.n	80087ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087dc:	4b08      	ldr	r3, [pc, #32]	@ (8008800 <xTaskGetSchedulerState+0x38>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d102      	bne.n	80087ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80087e4:	2302      	movs	r3, #2
 80087e6:	607b      	str	r3, [r7, #4]
 80087e8:	e001      	b.n	80087ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80087ea:	2300      	movs	r3, #0
 80087ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80087ee:	687b      	ldr	r3, [r7, #4]
	}
 80087f0:	4618      	mov	r0, r3
 80087f2:	370c      	adds	r7, #12
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bc80      	pop	{r7}
 80087f8:	4770      	bx	lr
 80087fa:	bf00      	nop
 80087fc:	2000068c 	.word	0x2000068c
 8008800:	200006a8 	.word	0x200006a8

08008804 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800880e:	f000 fa35 	bl	8008c7c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8008812:	4b20      	ldr	r3, [pc, #128]	@ (8008894 <ulTaskNotifyTake+0x90>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800881a:	2b00      	cmp	r3, #0
 800881c:	d113      	bne.n	8008846 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800881e:	4b1d      	ldr	r3, [pc, #116]	@ (8008894 <ulTaskNotifyTake+0x90>)
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	2201      	movs	r2, #1
 8008824:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00b      	beq.n	8008846 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800882e:	2101      	movs	r1, #1
 8008830:	6838      	ldr	r0, [r7, #0]
 8008832:	f000 f8c9 	bl	80089c8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008836:	4b18      	ldr	r3, [pc, #96]	@ (8008898 <ulTaskNotifyTake+0x94>)
 8008838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800883c:	601a      	str	r2, [r3, #0]
 800883e:	f3bf 8f4f 	dsb	sy
 8008842:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008846:	f000 fa49 	bl	8008cdc <vPortExitCritical>

		taskENTER_CRITICAL();
 800884a:	f000 fa17 	bl	8008c7c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800884e:	4b11      	ldr	r3, [pc, #68]	@ (8008894 <ulTaskNotifyTake+0x90>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008856:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d00e      	beq.n	800887c <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d005      	beq.n	8008870 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8008864:	4b0b      	ldr	r3, [pc, #44]	@ (8008894 <ulTaskNotifyTake+0x90>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2200      	movs	r2, #0
 800886a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800886e:	e005      	b.n	800887c <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8008870:	4b08      	ldr	r3, [pc, #32]	@ (8008894 <ulTaskNotifyTake+0x90>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	68fa      	ldr	r2, [r7, #12]
 8008876:	3a01      	subs	r2, #1
 8008878:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800887c:	4b05      	ldr	r3, [pc, #20]	@ (8008894 <ulTaskNotifyTake+0x90>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2200      	movs	r2, #0
 8008882:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 8008886:	f000 fa29 	bl	8008cdc <vPortExitCritical>

		return ulReturn;
 800888a:	68fb      	ldr	r3, [r7, #12]
	}
 800888c:	4618      	mov	r0, r3
 800888e:	3710      	adds	r7, #16
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}
 8008894:	20000580 	.word	0x20000580
 8008898:	e000ed04 	.word	0xe000ed04

0800889c <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800889c:	b580      	push	{r7, lr}
 800889e:	b08a      	sub	sp, #40	@ 0x28
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d10b      	bne.n	80088c4 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 80088ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b0:	f383 8811 	msr	BASEPRI, r3
 80088b4:	f3bf 8f6f 	isb	sy
 80088b8:	f3bf 8f4f 	dsb	sy
 80088bc:	61bb      	str	r3, [r7, #24]
}
 80088be:	bf00      	nop
 80088c0:	bf00      	nop
 80088c2:	e7fd      	b.n	80088c0 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80088c4:	f000 fa9c 	bl	8008e00 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80088cc:	f3ef 8211 	mrs	r2, BASEPRI
 80088d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d4:	f383 8811 	msr	BASEPRI, r3
 80088d8:	f3bf 8f6f 	isb	sy
 80088dc:	f3bf 8f4f 	dsb	sy
 80088e0:	617a      	str	r2, [r7, #20]
 80088e2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80088e4:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80088e6:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80088e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ea:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80088ee:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80088f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f2:	2202      	movs	r2, #2
 80088f4:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 80088f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80088fe:	1c5a      	adds	r2, r3, #1
 8008900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008902:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008906:	7ffb      	ldrb	r3, [r7, #31]
 8008908:	2b01      	cmp	r3, #1
 800890a:	d146      	bne.n	800899a <vTaskNotifyGiveFromISR+0xfe>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800890c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800890e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008910:	2b00      	cmp	r3, #0
 8008912:	d00b      	beq.n	800892c <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 8008914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008918:	f383 8811 	msr	BASEPRI, r3
 800891c:	f3bf 8f6f 	isb	sy
 8008920:	f3bf 8f4f 	dsb	sy
 8008924:	60fb      	str	r3, [r7, #12]
}
 8008926:	bf00      	nop
 8008928:	bf00      	nop
 800892a:	e7fd      	b.n	8008928 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800892c:	4b20      	ldr	r3, [pc, #128]	@ (80089b0 <vTaskNotifyGiveFromISR+0x114>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d11c      	bne.n	800896e <vTaskNotifyGiveFromISR+0xd2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008936:	3304      	adds	r3, #4
 8008938:	4618      	mov	r0, r3
 800893a:	f7ff f99b 	bl	8007c74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800893e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008942:	2201      	movs	r2, #1
 8008944:	409a      	lsls	r2, r3
 8008946:	4b1b      	ldr	r3, [pc, #108]	@ (80089b4 <vTaskNotifyGiveFromISR+0x118>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4313      	orrs	r3, r2
 800894c:	4a19      	ldr	r2, [pc, #100]	@ (80089b4 <vTaskNotifyGiveFromISR+0x118>)
 800894e:	6013      	str	r3, [r2, #0]
 8008950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008952:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008954:	4613      	mov	r3, r2
 8008956:	009b      	lsls	r3, r3, #2
 8008958:	4413      	add	r3, r2
 800895a:	009b      	lsls	r3, r3, #2
 800895c:	4a16      	ldr	r2, [pc, #88]	@ (80089b8 <vTaskNotifyGiveFromISR+0x11c>)
 800895e:	441a      	add	r2, r3
 8008960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008962:	3304      	adds	r3, #4
 8008964:	4619      	mov	r1, r3
 8008966:	4610      	mov	r0, r2
 8008968:	f7ff f929 	bl	8007bbe <vListInsertEnd>
 800896c:	e005      	b.n	800897a <vTaskNotifyGiveFromISR+0xde>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800896e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008970:	3318      	adds	r3, #24
 8008972:	4619      	mov	r1, r3
 8008974:	4811      	ldr	r0, [pc, #68]	@ (80089bc <vTaskNotifyGiveFromISR+0x120>)
 8008976:	f7ff f922 	bl	8007bbe <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800897a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800897c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800897e:	4b10      	ldr	r3, [pc, #64]	@ (80089c0 <vTaskNotifyGiveFromISR+0x124>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008984:	429a      	cmp	r2, r3
 8008986:	d908      	bls.n	800899a <vTaskNotifyGiveFromISR+0xfe>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d002      	beq.n	8008994 <vTaskNotifyGiveFromISR+0xf8>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	2201      	movs	r2, #1
 8008992:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8008994:	4b0b      	ldr	r3, [pc, #44]	@ (80089c4 <vTaskNotifyGiveFromISR+0x128>)
 8008996:	2201      	movs	r2, #1
 8008998:	601a      	str	r2, [r3, #0]
 800899a:	6a3b      	ldr	r3, [r7, #32]
 800899c:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80089a4:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80089a6:	bf00      	nop
 80089a8:	3728      	adds	r7, #40	@ 0x28
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}
 80089ae:	bf00      	nop
 80089b0:	200006a8 	.word	0x200006a8
 80089b4:	20000688 	.word	0x20000688
 80089b8:	20000584 	.word	0x20000584
 80089bc:	20000640 	.word	0x20000640
 80089c0:	20000580 	.word	0x20000580
 80089c4:	20000694 	.word	0x20000694

080089c8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b084      	sub	sp, #16
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80089d2:	4b29      	ldr	r3, [pc, #164]	@ (8008a78 <prvAddCurrentTaskToDelayedList+0xb0>)
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089d8:	4b28      	ldr	r3, [pc, #160]	@ (8008a7c <prvAddCurrentTaskToDelayedList+0xb4>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	3304      	adds	r3, #4
 80089de:	4618      	mov	r0, r3
 80089e0:	f7ff f948 	bl	8007c74 <uxListRemove>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d10b      	bne.n	8008a02 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80089ea:	4b24      	ldr	r3, [pc, #144]	@ (8008a7c <prvAddCurrentTaskToDelayedList+0xb4>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089f0:	2201      	movs	r2, #1
 80089f2:	fa02 f303 	lsl.w	r3, r2, r3
 80089f6:	43da      	mvns	r2, r3
 80089f8:	4b21      	ldr	r3, [pc, #132]	@ (8008a80 <prvAddCurrentTaskToDelayedList+0xb8>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4013      	ands	r3, r2
 80089fe:	4a20      	ldr	r2, [pc, #128]	@ (8008a80 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008a00:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a08:	d10a      	bne.n	8008a20 <prvAddCurrentTaskToDelayedList+0x58>
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d007      	beq.n	8008a20 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a10:	4b1a      	ldr	r3, [pc, #104]	@ (8008a7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	3304      	adds	r3, #4
 8008a16:	4619      	mov	r1, r3
 8008a18:	481a      	ldr	r0, [pc, #104]	@ (8008a84 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008a1a:	f7ff f8d0 	bl	8007bbe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a1e:	e026      	b.n	8008a6e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008a20:	68fa      	ldr	r2, [r7, #12]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	4413      	add	r3, r2
 8008a26:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008a28:	4b14      	ldr	r3, [pc, #80]	@ (8008a7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a30:	68ba      	ldr	r2, [r7, #8]
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d209      	bcs.n	8008a4c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a38:	4b13      	ldr	r3, [pc, #76]	@ (8008a88 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8008a7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	3304      	adds	r3, #4
 8008a42:	4619      	mov	r1, r3
 8008a44:	4610      	mov	r0, r2
 8008a46:	f7ff f8dd 	bl	8007c04 <vListInsert>
}
 8008a4a:	e010      	b.n	8008a6e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8008a8c <prvAddCurrentTaskToDelayedList+0xc4>)
 8008a4e:	681a      	ldr	r2, [r3, #0]
 8008a50:	4b0a      	ldr	r3, [pc, #40]	@ (8008a7c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	3304      	adds	r3, #4
 8008a56:	4619      	mov	r1, r3
 8008a58:	4610      	mov	r0, r2
 8008a5a:	f7ff f8d3 	bl	8007c04 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8008a90 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	68ba      	ldr	r2, [r7, #8]
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d202      	bcs.n	8008a6e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008a68:	4a09      	ldr	r2, [pc, #36]	@ (8008a90 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	6013      	str	r3, [r2, #0]
}
 8008a6e:	bf00      	nop
 8008a70:	3710      	adds	r7, #16
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
 8008a76:	bf00      	nop
 8008a78:	20000684 	.word	0x20000684
 8008a7c:	20000580 	.word	0x20000580
 8008a80:	20000688 	.word	0x20000688
 8008a84:	2000066c 	.word	0x2000066c
 8008a88:	2000063c 	.word	0x2000063c
 8008a8c:	20000638 	.word	0x20000638
 8008a90:	200006a0 	.word	0x200006a0

08008a94 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008a94:	b480      	push	{r7}
 8008a96:	b085      	sub	sp, #20
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	60b9      	str	r1, [r7, #8]
 8008a9e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	3b04      	subs	r3, #4
 8008aa4:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008aac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	3b04      	subs	r3, #4
 8008ab2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008ab4:	68bb      	ldr	r3, [r7, #8]
 8008ab6:	f023 0201 	bic.w	r2, r3, #1
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	3b04      	subs	r3, #4
 8008ac2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ac4:	4a08      	ldr	r2, [pc, #32]	@ (8008ae8 <pxPortInitialiseStack+0x54>)
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	3b14      	subs	r3, #20
 8008ace:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008ad0:	687a      	ldr	r2, [r7, #4]
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	3b20      	subs	r3, #32
 8008ada:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008adc:	68fb      	ldr	r3, [r7, #12]
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3714      	adds	r7, #20
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bc80      	pop	{r7}
 8008ae6:	4770      	bx	lr
 8008ae8:	08008aed 	.word	0x08008aed

08008aec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008aec:	b480      	push	{r7}
 8008aee:	b085      	sub	sp, #20
 8008af0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8008af2:	2300      	movs	r3, #0
 8008af4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008af6:	4b12      	ldr	r3, [pc, #72]	@ (8008b40 <prvTaskExitError+0x54>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008afe:	d00b      	beq.n	8008b18 <prvTaskExitError+0x2c>
	__asm volatile
 8008b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b04:	f383 8811 	msr	BASEPRI, r3
 8008b08:	f3bf 8f6f 	isb	sy
 8008b0c:	f3bf 8f4f 	dsb	sy
 8008b10:	60fb      	str	r3, [r7, #12]
}
 8008b12:	bf00      	nop
 8008b14:	bf00      	nop
 8008b16:	e7fd      	b.n	8008b14 <prvTaskExitError+0x28>
	__asm volatile
 8008b18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b1c:	f383 8811 	msr	BASEPRI, r3
 8008b20:	f3bf 8f6f 	isb	sy
 8008b24:	f3bf 8f4f 	dsb	sy
 8008b28:	60bb      	str	r3, [r7, #8]
}
 8008b2a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008b2c:	bf00      	nop
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d0fc      	beq.n	8008b2e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008b34:	bf00      	nop
 8008b36:	bf00      	nop
 8008b38:	3714      	adds	r7, #20
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bc80      	pop	{r7}
 8008b3e:	4770      	bx	lr
 8008b40:	2000000c 	.word	0x2000000c
	...

08008b50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008b50:	4b07      	ldr	r3, [pc, #28]	@ (8008b70 <pxCurrentTCBConst2>)
 8008b52:	6819      	ldr	r1, [r3, #0]
 8008b54:	6808      	ldr	r0, [r1, #0]
 8008b56:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008b5a:	f380 8809 	msr	PSP, r0
 8008b5e:	f3bf 8f6f 	isb	sy
 8008b62:	f04f 0000 	mov.w	r0, #0
 8008b66:	f380 8811 	msr	BASEPRI, r0
 8008b6a:	f04e 0e0d 	orr.w	lr, lr, #13
 8008b6e:	4770      	bx	lr

08008b70 <pxCurrentTCBConst2>:
 8008b70:	20000580 	.word	0x20000580
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008b74:	bf00      	nop
 8008b76:	bf00      	nop

08008b78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008b78:	4806      	ldr	r0, [pc, #24]	@ (8008b94 <prvPortStartFirstTask+0x1c>)
 8008b7a:	6800      	ldr	r0, [r0, #0]
 8008b7c:	6800      	ldr	r0, [r0, #0]
 8008b7e:	f380 8808 	msr	MSP, r0
 8008b82:	b662      	cpsie	i
 8008b84:	b661      	cpsie	f
 8008b86:	f3bf 8f4f 	dsb	sy
 8008b8a:	f3bf 8f6f 	isb	sy
 8008b8e:	df00      	svc	0
 8008b90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008b92:	bf00      	nop
 8008b94:	e000ed08 	.word	0xe000ed08

08008b98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b084      	sub	sp, #16
 8008b9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008b9e:	4b32      	ldr	r3, [pc, #200]	@ (8008c68 <xPortStartScheduler+0xd0>)
 8008ba0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	781b      	ldrb	r3, [r3, #0]
 8008ba6:	b2db      	uxtb	r3, r3
 8008ba8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	22ff      	movs	r2, #255	@ 0xff
 8008bae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	781b      	ldrb	r3, [r3, #0]
 8008bb4:	b2db      	uxtb	r3, r3
 8008bb6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008bb8:	78fb      	ldrb	r3, [r7, #3]
 8008bba:	b2db      	uxtb	r3, r3
 8008bbc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008bc0:	b2da      	uxtb	r2, r3
 8008bc2:	4b2a      	ldr	r3, [pc, #168]	@ (8008c6c <xPortStartScheduler+0xd4>)
 8008bc4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8008c70 <xPortStartScheduler+0xd8>)
 8008bc8:	2207      	movs	r2, #7
 8008bca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008bcc:	e009      	b.n	8008be2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008bce:	4b28      	ldr	r3, [pc, #160]	@ (8008c70 <xPortStartScheduler+0xd8>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	3b01      	subs	r3, #1
 8008bd4:	4a26      	ldr	r2, [pc, #152]	@ (8008c70 <xPortStartScheduler+0xd8>)
 8008bd6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008bd8:	78fb      	ldrb	r3, [r7, #3]
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	005b      	lsls	r3, r3, #1
 8008bde:	b2db      	uxtb	r3, r3
 8008be0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008be2:	78fb      	ldrb	r3, [r7, #3]
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bea:	2b80      	cmp	r3, #128	@ 0x80
 8008bec:	d0ef      	beq.n	8008bce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008bee:	4b20      	ldr	r3, [pc, #128]	@ (8008c70 <xPortStartScheduler+0xd8>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f1c3 0307 	rsb	r3, r3, #7
 8008bf6:	2b04      	cmp	r3, #4
 8008bf8:	d00b      	beq.n	8008c12 <xPortStartScheduler+0x7a>
	__asm volatile
 8008bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfe:	f383 8811 	msr	BASEPRI, r3
 8008c02:	f3bf 8f6f 	isb	sy
 8008c06:	f3bf 8f4f 	dsb	sy
 8008c0a:	60bb      	str	r3, [r7, #8]
}
 8008c0c:	bf00      	nop
 8008c0e:	bf00      	nop
 8008c10:	e7fd      	b.n	8008c0e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008c12:	4b17      	ldr	r3, [pc, #92]	@ (8008c70 <xPortStartScheduler+0xd8>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	021b      	lsls	r3, r3, #8
 8008c18:	4a15      	ldr	r2, [pc, #84]	@ (8008c70 <xPortStartScheduler+0xd8>)
 8008c1a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c1c:	4b14      	ldr	r3, [pc, #80]	@ (8008c70 <xPortStartScheduler+0xd8>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008c24:	4a12      	ldr	r2, [pc, #72]	@ (8008c70 <xPortStartScheduler+0xd8>)
 8008c26:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	b2da      	uxtb	r2, r3
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008c30:	4b10      	ldr	r3, [pc, #64]	@ (8008c74 <xPortStartScheduler+0xdc>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a0f      	ldr	r2, [pc, #60]	@ (8008c74 <xPortStartScheduler+0xdc>)
 8008c36:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008c3a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8008c74 <xPortStartScheduler+0xdc>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4a0c      	ldr	r2, [pc, #48]	@ (8008c74 <xPortStartScheduler+0xdc>)
 8008c42:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008c46:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008c48:	f000 f8b8 	bl	8008dbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c78 <xPortStartScheduler+0xe0>)
 8008c4e:	2200      	movs	r2, #0
 8008c50:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008c52:	f7ff ff91 	bl	8008b78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008c56:	f7ff fc79 	bl	800854c <vTaskSwitchContext>
	prvTaskExitError();
 8008c5a:	f7ff ff47 	bl	8008aec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008c5e:	2300      	movs	r3, #0
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	3710      	adds	r7, #16
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}
 8008c68:	e000e400 	.word	0xe000e400
 8008c6c:	200006ac 	.word	0x200006ac
 8008c70:	200006b0 	.word	0x200006b0
 8008c74:	e000ed20 	.word	0xe000ed20
 8008c78:	2000000c 	.word	0x2000000c

08008c7c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
	__asm volatile
 8008c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c86:	f383 8811 	msr	BASEPRI, r3
 8008c8a:	f3bf 8f6f 	isb	sy
 8008c8e:	f3bf 8f4f 	dsb	sy
 8008c92:	607b      	str	r3, [r7, #4]
}
 8008c94:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008c96:	4b0f      	ldr	r3, [pc, #60]	@ (8008cd4 <vPortEnterCritical+0x58>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	3301      	adds	r3, #1
 8008c9c:	4a0d      	ldr	r2, [pc, #52]	@ (8008cd4 <vPortEnterCritical+0x58>)
 8008c9e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8008cd4 <vPortEnterCritical+0x58>)
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	d110      	bne.n	8008cca <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8008cd8 <vPortEnterCritical+0x5c>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	b2db      	uxtb	r3, r3
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00b      	beq.n	8008cca <vPortEnterCritical+0x4e>
	__asm volatile
 8008cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cb6:	f383 8811 	msr	BASEPRI, r3
 8008cba:	f3bf 8f6f 	isb	sy
 8008cbe:	f3bf 8f4f 	dsb	sy
 8008cc2:	603b      	str	r3, [r7, #0]
}
 8008cc4:	bf00      	nop
 8008cc6:	bf00      	nop
 8008cc8:	e7fd      	b.n	8008cc6 <vPortEnterCritical+0x4a>
	}
}
 8008cca:	bf00      	nop
 8008ccc:	370c      	adds	r7, #12
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bc80      	pop	{r7}
 8008cd2:	4770      	bx	lr
 8008cd4:	2000000c 	.word	0x2000000c
 8008cd8:	e000ed04 	.word	0xe000ed04

08008cdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008ce2:	4b12      	ldr	r3, [pc, #72]	@ (8008d2c <vPortExitCritical+0x50>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d10b      	bne.n	8008d02 <vPortExitCritical+0x26>
	__asm volatile
 8008cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cee:	f383 8811 	msr	BASEPRI, r3
 8008cf2:	f3bf 8f6f 	isb	sy
 8008cf6:	f3bf 8f4f 	dsb	sy
 8008cfa:	607b      	str	r3, [r7, #4]
}
 8008cfc:	bf00      	nop
 8008cfe:	bf00      	nop
 8008d00:	e7fd      	b.n	8008cfe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008d02:	4b0a      	ldr	r3, [pc, #40]	@ (8008d2c <vPortExitCritical+0x50>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	3b01      	subs	r3, #1
 8008d08:	4a08      	ldr	r2, [pc, #32]	@ (8008d2c <vPortExitCritical+0x50>)
 8008d0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008d0c:	4b07      	ldr	r3, [pc, #28]	@ (8008d2c <vPortExitCritical+0x50>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d105      	bne.n	8008d20 <vPortExitCritical+0x44>
 8008d14:	2300      	movs	r3, #0
 8008d16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	f383 8811 	msr	BASEPRI, r3
}
 8008d1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008d20:	bf00      	nop
 8008d22:	370c      	adds	r7, #12
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bc80      	pop	{r7}
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop
 8008d2c:	2000000c 	.word	0x2000000c

08008d30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008d30:	f3ef 8009 	mrs	r0, PSP
 8008d34:	f3bf 8f6f 	isb	sy
 8008d38:	4b0d      	ldr	r3, [pc, #52]	@ (8008d70 <pxCurrentTCBConst>)
 8008d3a:	681a      	ldr	r2, [r3, #0]
 8008d3c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008d40:	6010      	str	r0, [r2, #0]
 8008d42:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008d46:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008d4a:	f380 8811 	msr	BASEPRI, r0
 8008d4e:	f7ff fbfd 	bl	800854c <vTaskSwitchContext>
 8008d52:	f04f 0000 	mov.w	r0, #0
 8008d56:	f380 8811 	msr	BASEPRI, r0
 8008d5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8008d5e:	6819      	ldr	r1, [r3, #0]
 8008d60:	6808      	ldr	r0, [r1, #0]
 8008d62:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008d66:	f380 8809 	msr	PSP, r0
 8008d6a:	f3bf 8f6f 	isb	sy
 8008d6e:	4770      	bx	lr

08008d70 <pxCurrentTCBConst>:
 8008d70:	20000580 	.word	0x20000580
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008d74:	bf00      	nop
 8008d76:	bf00      	nop

08008d78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b082      	sub	sp, #8
 8008d7c:	af00      	add	r7, sp, #0
	__asm volatile
 8008d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d82:	f383 8811 	msr	BASEPRI, r3
 8008d86:	f3bf 8f6f 	isb	sy
 8008d8a:	f3bf 8f4f 	dsb	sy
 8008d8e:	607b      	str	r3, [r7, #4]
}
 8008d90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008d92:	f7ff fb21 	bl	80083d8 <xTaskIncrementTick>
 8008d96:	4603      	mov	r3, r0
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d003      	beq.n	8008da4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008d9c:	4b06      	ldr	r3, [pc, #24]	@ (8008db8 <xPortSysTickHandler+0x40>)
 8008d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008da2:	601a      	str	r2, [r3, #0]
 8008da4:	2300      	movs	r3, #0
 8008da6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	f383 8811 	msr	BASEPRI, r3
}
 8008dae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008db0:	bf00      	nop
 8008db2:	3708      	adds	r7, #8
 8008db4:	46bd      	mov	sp, r7
 8008db6:	bd80      	pop	{r7, pc}
 8008db8:	e000ed04 	.word	0xe000ed04

08008dbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8008dec <vPortSetupTimerInterrupt+0x30>)
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8008df0 <vPortSetupTimerInterrupt+0x34>)
 8008dc8:	2200      	movs	r2, #0
 8008dca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008dcc:	4b09      	ldr	r3, [pc, #36]	@ (8008df4 <vPortSetupTimerInterrupt+0x38>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a09      	ldr	r2, [pc, #36]	@ (8008df8 <vPortSetupTimerInterrupt+0x3c>)
 8008dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8008dd6:	099b      	lsrs	r3, r3, #6
 8008dd8:	4a08      	ldr	r2, [pc, #32]	@ (8008dfc <vPortSetupTimerInterrupt+0x40>)
 8008dda:	3b01      	subs	r3, #1
 8008ddc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008dde:	4b03      	ldr	r3, [pc, #12]	@ (8008dec <vPortSetupTimerInterrupt+0x30>)
 8008de0:	2207      	movs	r2, #7
 8008de2:	601a      	str	r2, [r3, #0]
}
 8008de4:	bf00      	nop
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bc80      	pop	{r7}
 8008dea:	4770      	bx	lr
 8008dec:	e000e010 	.word	0xe000e010
 8008df0:	e000e018 	.word	0xe000e018
 8008df4:	20000000 	.word	0x20000000
 8008df8:	10624dd3 	.word	0x10624dd3
 8008dfc:	e000e014 	.word	0xe000e014

08008e00 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008e00:	b480      	push	{r7}
 8008e02:	b085      	sub	sp, #20
 8008e04:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008e06:	f3ef 8305 	mrs	r3, IPSR
 8008e0a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2b0f      	cmp	r3, #15
 8008e10:	d915      	bls.n	8008e3e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008e12:	4a17      	ldr	r2, [pc, #92]	@ (8008e70 <vPortValidateInterruptPriority+0x70>)
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	4413      	add	r3, r2
 8008e18:	781b      	ldrb	r3, [r3, #0]
 8008e1a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008e1c:	4b15      	ldr	r3, [pc, #84]	@ (8008e74 <vPortValidateInterruptPriority+0x74>)
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	7afa      	ldrb	r2, [r7, #11]
 8008e22:	429a      	cmp	r2, r3
 8008e24:	d20b      	bcs.n	8008e3e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e2a:	f383 8811 	msr	BASEPRI, r3
 8008e2e:	f3bf 8f6f 	isb	sy
 8008e32:	f3bf 8f4f 	dsb	sy
 8008e36:	607b      	str	r3, [r7, #4]
}
 8008e38:	bf00      	nop
 8008e3a:	bf00      	nop
 8008e3c:	e7fd      	b.n	8008e3a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8008e78 <vPortValidateInterruptPriority+0x78>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008e46:	4b0d      	ldr	r3, [pc, #52]	@ (8008e7c <vPortValidateInterruptPriority+0x7c>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	d90b      	bls.n	8008e66 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e52:	f383 8811 	msr	BASEPRI, r3
 8008e56:	f3bf 8f6f 	isb	sy
 8008e5a:	f3bf 8f4f 	dsb	sy
 8008e5e:	603b      	str	r3, [r7, #0]
}
 8008e60:	bf00      	nop
 8008e62:	bf00      	nop
 8008e64:	e7fd      	b.n	8008e62 <vPortValidateInterruptPriority+0x62>
	}
 8008e66:	bf00      	nop
 8008e68:	3714      	adds	r7, #20
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bc80      	pop	{r7}
 8008e6e:	4770      	bx	lr
 8008e70:	e000e3f0 	.word	0xe000e3f0
 8008e74:	200006ac 	.word	0x200006ac
 8008e78:	e000ed0c 	.word	0xe000ed0c
 8008e7c:	200006b0 	.word	0x200006b0

08008e80 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b08a      	sub	sp, #40	@ 0x28
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008e88:	2300      	movs	r3, #0
 8008e8a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008e8c:	f7ff f9ea 	bl	8008264 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008e90:	4b5c      	ldr	r3, [pc, #368]	@ (8009004 <pvPortMalloc+0x184>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d101      	bne.n	8008e9c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008e98:	f000 f924 	bl	80090e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008e9c:	4b5a      	ldr	r3, [pc, #360]	@ (8009008 <pvPortMalloc+0x188>)
 8008e9e:	681a      	ldr	r2, [r3, #0]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	4013      	ands	r3, r2
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	f040 8095 	bne.w	8008fd4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d01e      	beq.n	8008eee <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008eb0:	2208      	movs	r2, #8
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	4413      	add	r3, r2
 8008eb6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f003 0307 	and.w	r3, r3, #7
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d015      	beq.n	8008eee <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f023 0307 	bic.w	r3, r3, #7
 8008ec8:	3308      	adds	r3, #8
 8008eca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f003 0307 	and.w	r3, r3, #7
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d00b      	beq.n	8008eee <pvPortMalloc+0x6e>
	__asm volatile
 8008ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eda:	f383 8811 	msr	BASEPRI, r3
 8008ede:	f3bf 8f6f 	isb	sy
 8008ee2:	f3bf 8f4f 	dsb	sy
 8008ee6:	617b      	str	r3, [r7, #20]
}
 8008ee8:	bf00      	nop
 8008eea:	bf00      	nop
 8008eec:	e7fd      	b.n	8008eea <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d06f      	beq.n	8008fd4 <pvPortMalloc+0x154>
 8008ef4:	4b45      	ldr	r3, [pc, #276]	@ (800900c <pvPortMalloc+0x18c>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	687a      	ldr	r2, [r7, #4]
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d86a      	bhi.n	8008fd4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008efe:	4b44      	ldr	r3, [pc, #272]	@ (8009010 <pvPortMalloc+0x190>)
 8008f00:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008f02:	4b43      	ldr	r3, [pc, #268]	@ (8009010 <pvPortMalloc+0x190>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f08:	e004      	b.n	8008f14 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f0c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	687a      	ldr	r2, [r7, #4]
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d903      	bls.n	8008f26 <pvPortMalloc+0xa6>
 8008f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d1f1      	bne.n	8008f0a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008f26:	4b37      	ldr	r3, [pc, #220]	@ (8009004 <pvPortMalloc+0x184>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	d051      	beq.n	8008fd4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008f30:	6a3b      	ldr	r3, [r7, #32]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2208      	movs	r2, #8
 8008f36:	4413      	add	r3, r2
 8008f38:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	6a3b      	ldr	r3, [r7, #32]
 8008f40:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f44:	685a      	ldr	r2, [r3, #4]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	1ad2      	subs	r2, r2, r3
 8008f4a:	2308      	movs	r3, #8
 8008f4c:	005b      	lsls	r3, r3, #1
 8008f4e:	429a      	cmp	r2, r3
 8008f50:	d920      	bls.n	8008f94 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008f52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4413      	add	r3, r2
 8008f58:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f5a:	69bb      	ldr	r3, [r7, #24]
 8008f5c:	f003 0307 	and.w	r3, r3, #7
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d00b      	beq.n	8008f7c <pvPortMalloc+0xfc>
	__asm volatile
 8008f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f68:	f383 8811 	msr	BASEPRI, r3
 8008f6c:	f3bf 8f6f 	isb	sy
 8008f70:	f3bf 8f4f 	dsb	sy
 8008f74:	613b      	str	r3, [r7, #16]
}
 8008f76:	bf00      	nop
 8008f78:	bf00      	nop
 8008f7a:	e7fd      	b.n	8008f78 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f7e:	685a      	ldr	r2, [r3, #4]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	1ad2      	subs	r2, r2, r3
 8008f84:	69bb      	ldr	r3, [r7, #24]
 8008f86:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f8a:	687a      	ldr	r2, [r7, #4]
 8008f8c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008f8e:	69b8      	ldr	r0, [r7, #24]
 8008f90:	f000 f90a 	bl	80091a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008f94:	4b1d      	ldr	r3, [pc, #116]	@ (800900c <pvPortMalloc+0x18c>)
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	1ad3      	subs	r3, r2, r3
 8008f9e:	4a1b      	ldr	r2, [pc, #108]	@ (800900c <pvPortMalloc+0x18c>)
 8008fa0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800900c <pvPortMalloc+0x18c>)
 8008fa4:	681a      	ldr	r2, [r3, #0]
 8008fa6:	4b1b      	ldr	r3, [pc, #108]	@ (8009014 <pvPortMalloc+0x194>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	429a      	cmp	r2, r3
 8008fac:	d203      	bcs.n	8008fb6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008fae:	4b17      	ldr	r3, [pc, #92]	@ (800900c <pvPortMalloc+0x18c>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a18      	ldr	r2, [pc, #96]	@ (8009014 <pvPortMalloc+0x194>)
 8008fb4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb8:	685a      	ldr	r2, [r3, #4]
 8008fba:	4b13      	ldr	r3, [pc, #76]	@ (8009008 <pvPortMalloc+0x188>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	431a      	orrs	r2, r3
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008fca:	4b13      	ldr	r3, [pc, #76]	@ (8009018 <pvPortMalloc+0x198>)
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	3301      	adds	r3, #1
 8008fd0:	4a11      	ldr	r2, [pc, #68]	@ (8009018 <pvPortMalloc+0x198>)
 8008fd2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008fd4:	f7ff f954 	bl	8008280 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008fd8:	69fb      	ldr	r3, [r7, #28]
 8008fda:	f003 0307 	and.w	r3, r3, #7
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d00b      	beq.n	8008ffa <pvPortMalloc+0x17a>
	__asm volatile
 8008fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe6:	f383 8811 	msr	BASEPRI, r3
 8008fea:	f3bf 8f6f 	isb	sy
 8008fee:	f3bf 8f4f 	dsb	sy
 8008ff2:	60fb      	str	r3, [r7, #12]
}
 8008ff4:	bf00      	nop
 8008ff6:	bf00      	nop
 8008ff8:	e7fd      	b.n	8008ff6 <pvPortMalloc+0x176>
	return pvReturn;
 8008ffa:	69fb      	ldr	r3, [r7, #28]
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3728      	adds	r7, #40	@ 0x28
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}
 8009004:	200042bc 	.word	0x200042bc
 8009008:	200042d0 	.word	0x200042d0
 800900c:	200042c0 	.word	0x200042c0
 8009010:	200042b4 	.word	0x200042b4
 8009014:	200042c4 	.word	0x200042c4
 8009018:	200042c8 	.word	0x200042c8

0800901c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b086      	sub	sp, #24
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d04f      	beq.n	80090ce <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800902e:	2308      	movs	r3, #8
 8009030:	425b      	negs	r3, r3
 8009032:	697a      	ldr	r2, [r7, #20]
 8009034:	4413      	add	r3, r2
 8009036:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800903c:	693b      	ldr	r3, [r7, #16]
 800903e:	685a      	ldr	r2, [r3, #4]
 8009040:	4b25      	ldr	r3, [pc, #148]	@ (80090d8 <vPortFree+0xbc>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4013      	ands	r3, r2
 8009046:	2b00      	cmp	r3, #0
 8009048:	d10b      	bne.n	8009062 <vPortFree+0x46>
	__asm volatile
 800904a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800904e:	f383 8811 	msr	BASEPRI, r3
 8009052:	f3bf 8f6f 	isb	sy
 8009056:	f3bf 8f4f 	dsb	sy
 800905a:	60fb      	str	r3, [r7, #12]
}
 800905c:	bf00      	nop
 800905e:	bf00      	nop
 8009060:	e7fd      	b.n	800905e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d00b      	beq.n	8009082 <vPortFree+0x66>
	__asm volatile
 800906a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800906e:	f383 8811 	msr	BASEPRI, r3
 8009072:	f3bf 8f6f 	isb	sy
 8009076:	f3bf 8f4f 	dsb	sy
 800907a:	60bb      	str	r3, [r7, #8]
}
 800907c:	bf00      	nop
 800907e:	bf00      	nop
 8009080:	e7fd      	b.n	800907e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	685a      	ldr	r2, [r3, #4]
 8009086:	4b14      	ldr	r3, [pc, #80]	@ (80090d8 <vPortFree+0xbc>)
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	4013      	ands	r3, r2
 800908c:	2b00      	cmp	r3, #0
 800908e:	d01e      	beq.n	80090ce <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d11a      	bne.n	80090ce <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	685a      	ldr	r2, [r3, #4]
 800909c:	4b0e      	ldr	r3, [pc, #56]	@ (80090d8 <vPortFree+0xbc>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	43db      	mvns	r3, r3
 80090a2:	401a      	ands	r2, r3
 80090a4:	693b      	ldr	r3, [r7, #16]
 80090a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80090a8:	f7ff f8dc 	bl	8008264 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	685a      	ldr	r2, [r3, #4]
 80090b0:	4b0a      	ldr	r3, [pc, #40]	@ (80090dc <vPortFree+0xc0>)
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4413      	add	r3, r2
 80090b6:	4a09      	ldr	r2, [pc, #36]	@ (80090dc <vPortFree+0xc0>)
 80090b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80090ba:	6938      	ldr	r0, [r7, #16]
 80090bc:	f000 f874 	bl	80091a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80090c0:	4b07      	ldr	r3, [pc, #28]	@ (80090e0 <vPortFree+0xc4>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	3301      	adds	r3, #1
 80090c6:	4a06      	ldr	r2, [pc, #24]	@ (80090e0 <vPortFree+0xc4>)
 80090c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80090ca:	f7ff f8d9 	bl	8008280 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80090ce:	bf00      	nop
 80090d0:	3718      	adds	r7, #24
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop
 80090d8:	200042d0 	.word	0x200042d0
 80090dc:	200042c0 	.word	0x200042c0
 80090e0:	200042cc 	.word	0x200042cc

080090e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80090e4:	b480      	push	{r7}
 80090e6:	b085      	sub	sp, #20
 80090e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80090ea:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80090ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80090f0:	4b27      	ldr	r3, [pc, #156]	@ (8009190 <prvHeapInit+0xac>)
 80090f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f003 0307 	and.w	r3, r3, #7
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d00c      	beq.n	8009118 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	3307      	adds	r3, #7
 8009102:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f023 0307 	bic.w	r3, r3, #7
 800910a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800910c:	68ba      	ldr	r2, [r7, #8]
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	1ad3      	subs	r3, r2, r3
 8009112:	4a1f      	ldr	r2, [pc, #124]	@ (8009190 <prvHeapInit+0xac>)
 8009114:	4413      	add	r3, r2
 8009116:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800911c:	4a1d      	ldr	r2, [pc, #116]	@ (8009194 <prvHeapInit+0xb0>)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009122:	4b1c      	ldr	r3, [pc, #112]	@ (8009194 <prvHeapInit+0xb0>)
 8009124:	2200      	movs	r2, #0
 8009126:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	68ba      	ldr	r2, [r7, #8]
 800912c:	4413      	add	r3, r2
 800912e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009130:	2208      	movs	r2, #8
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	1a9b      	subs	r3, r3, r2
 8009136:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	f023 0307 	bic.w	r3, r3, #7
 800913e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	4a15      	ldr	r2, [pc, #84]	@ (8009198 <prvHeapInit+0xb4>)
 8009144:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009146:	4b14      	ldr	r3, [pc, #80]	@ (8009198 <prvHeapInit+0xb4>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	2200      	movs	r2, #0
 800914c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800914e:	4b12      	ldr	r3, [pc, #72]	@ (8009198 <prvHeapInit+0xb4>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	2200      	movs	r2, #0
 8009154:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	68fa      	ldr	r2, [r7, #12]
 800915e:	1ad2      	subs	r2, r2, r3
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009164:	4b0c      	ldr	r3, [pc, #48]	@ (8009198 <prvHeapInit+0xb4>)
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800916c:	683b      	ldr	r3, [r7, #0]
 800916e:	685b      	ldr	r3, [r3, #4]
 8009170:	4a0a      	ldr	r2, [pc, #40]	@ (800919c <prvHeapInit+0xb8>)
 8009172:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	4a09      	ldr	r2, [pc, #36]	@ (80091a0 <prvHeapInit+0xbc>)
 800917a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800917c:	4b09      	ldr	r3, [pc, #36]	@ (80091a4 <prvHeapInit+0xc0>)
 800917e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009182:	601a      	str	r2, [r3, #0]
}
 8009184:	bf00      	nop
 8009186:	3714      	adds	r7, #20
 8009188:	46bd      	mov	sp, r7
 800918a:	bc80      	pop	{r7}
 800918c:	4770      	bx	lr
 800918e:	bf00      	nop
 8009190:	200006b4 	.word	0x200006b4
 8009194:	200042b4 	.word	0x200042b4
 8009198:	200042bc 	.word	0x200042bc
 800919c:	200042c4 	.word	0x200042c4
 80091a0:	200042c0 	.word	0x200042c0
 80091a4:	200042d0 	.word	0x200042d0

080091a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80091a8:	b480      	push	{r7}
 80091aa:	b085      	sub	sp, #20
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80091b0:	4b27      	ldr	r3, [pc, #156]	@ (8009250 <prvInsertBlockIntoFreeList+0xa8>)
 80091b2:	60fb      	str	r3, [r7, #12]
 80091b4:	e002      	b.n	80091bc <prvInsertBlockIntoFreeList+0x14>
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	60fb      	str	r3, [r7, #12]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d8f7      	bhi.n	80091b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	685b      	ldr	r3, [r3, #4]
 80091ce:	68ba      	ldr	r2, [r7, #8]
 80091d0:	4413      	add	r3, r2
 80091d2:	687a      	ldr	r2, [r7, #4]
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d108      	bne.n	80091ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	685a      	ldr	r2, [r3, #4]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	685b      	ldr	r3, [r3, #4]
 80091e0:	441a      	add	r2, r3
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	68ba      	ldr	r2, [r7, #8]
 80091f4:	441a      	add	r2, r3
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d118      	bne.n	8009230 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681a      	ldr	r2, [r3, #0]
 8009202:	4b14      	ldr	r3, [pc, #80]	@ (8009254 <prvInsertBlockIntoFreeList+0xac>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	429a      	cmp	r2, r3
 8009208:	d00d      	beq.n	8009226 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	685a      	ldr	r2, [r3, #4]
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	441a      	add	r2, r3
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	681a      	ldr	r2, [r3, #0]
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	601a      	str	r2, [r3, #0]
 8009224:	e008      	b.n	8009238 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009226:	4b0b      	ldr	r3, [pc, #44]	@ (8009254 <prvInsertBlockIntoFreeList+0xac>)
 8009228:	681a      	ldr	r2, [r3, #0]
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	601a      	str	r2, [r3, #0]
 800922e:	e003      	b.n	8009238 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	681a      	ldr	r2, [r3, #0]
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009238:	68fa      	ldr	r2, [r7, #12]
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	429a      	cmp	r2, r3
 800923e:	d002      	beq.n	8009246 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	687a      	ldr	r2, [r7, #4]
 8009244:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009246:	bf00      	nop
 8009248:	3714      	adds	r7, #20
 800924a:	46bd      	mov	sp, r7
 800924c:	bc80      	pop	{r7}
 800924e:	4770      	bx	lr
 8009250:	200042b4 	.word	0x200042b4
 8009254:	200042bc 	.word	0x200042bc

08009258 <__sflush_r>:
 8009258:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800925c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925e:	0716      	lsls	r6, r2, #28
 8009260:	4605      	mov	r5, r0
 8009262:	460c      	mov	r4, r1
 8009264:	d454      	bmi.n	8009310 <__sflush_r+0xb8>
 8009266:	684b      	ldr	r3, [r1, #4]
 8009268:	2b00      	cmp	r3, #0
 800926a:	dc02      	bgt.n	8009272 <__sflush_r+0x1a>
 800926c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800926e:	2b00      	cmp	r3, #0
 8009270:	dd48      	ble.n	8009304 <__sflush_r+0xac>
 8009272:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009274:	2e00      	cmp	r6, #0
 8009276:	d045      	beq.n	8009304 <__sflush_r+0xac>
 8009278:	2300      	movs	r3, #0
 800927a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800927e:	682f      	ldr	r7, [r5, #0]
 8009280:	6a21      	ldr	r1, [r4, #32]
 8009282:	602b      	str	r3, [r5, #0]
 8009284:	d030      	beq.n	80092e8 <__sflush_r+0x90>
 8009286:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009288:	89a3      	ldrh	r3, [r4, #12]
 800928a:	0759      	lsls	r1, r3, #29
 800928c:	d505      	bpl.n	800929a <__sflush_r+0x42>
 800928e:	6863      	ldr	r3, [r4, #4]
 8009290:	1ad2      	subs	r2, r2, r3
 8009292:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009294:	b10b      	cbz	r3, 800929a <__sflush_r+0x42>
 8009296:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009298:	1ad2      	subs	r2, r2, r3
 800929a:	2300      	movs	r3, #0
 800929c:	4628      	mov	r0, r5
 800929e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80092a0:	6a21      	ldr	r1, [r4, #32]
 80092a2:	47b0      	blx	r6
 80092a4:	1c43      	adds	r3, r0, #1
 80092a6:	89a3      	ldrh	r3, [r4, #12]
 80092a8:	d106      	bne.n	80092b8 <__sflush_r+0x60>
 80092aa:	6829      	ldr	r1, [r5, #0]
 80092ac:	291d      	cmp	r1, #29
 80092ae:	d82b      	bhi.n	8009308 <__sflush_r+0xb0>
 80092b0:	4a28      	ldr	r2, [pc, #160]	@ (8009354 <__sflush_r+0xfc>)
 80092b2:	40ca      	lsrs	r2, r1
 80092b4:	07d6      	lsls	r6, r2, #31
 80092b6:	d527      	bpl.n	8009308 <__sflush_r+0xb0>
 80092b8:	2200      	movs	r2, #0
 80092ba:	6062      	str	r2, [r4, #4]
 80092bc:	6922      	ldr	r2, [r4, #16]
 80092be:	04d9      	lsls	r1, r3, #19
 80092c0:	6022      	str	r2, [r4, #0]
 80092c2:	d504      	bpl.n	80092ce <__sflush_r+0x76>
 80092c4:	1c42      	adds	r2, r0, #1
 80092c6:	d101      	bne.n	80092cc <__sflush_r+0x74>
 80092c8:	682b      	ldr	r3, [r5, #0]
 80092ca:	b903      	cbnz	r3, 80092ce <__sflush_r+0x76>
 80092cc:	6560      	str	r0, [r4, #84]	@ 0x54
 80092ce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80092d0:	602f      	str	r7, [r5, #0]
 80092d2:	b1b9      	cbz	r1, 8009304 <__sflush_r+0xac>
 80092d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80092d8:	4299      	cmp	r1, r3
 80092da:	d002      	beq.n	80092e2 <__sflush_r+0x8a>
 80092dc:	4628      	mov	r0, r5
 80092de:	f000 fb5b 	bl	8009998 <_free_r>
 80092e2:	2300      	movs	r3, #0
 80092e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80092e6:	e00d      	b.n	8009304 <__sflush_r+0xac>
 80092e8:	2301      	movs	r3, #1
 80092ea:	4628      	mov	r0, r5
 80092ec:	47b0      	blx	r6
 80092ee:	4602      	mov	r2, r0
 80092f0:	1c50      	adds	r0, r2, #1
 80092f2:	d1c9      	bne.n	8009288 <__sflush_r+0x30>
 80092f4:	682b      	ldr	r3, [r5, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d0c6      	beq.n	8009288 <__sflush_r+0x30>
 80092fa:	2b1d      	cmp	r3, #29
 80092fc:	d001      	beq.n	8009302 <__sflush_r+0xaa>
 80092fe:	2b16      	cmp	r3, #22
 8009300:	d11d      	bne.n	800933e <__sflush_r+0xe6>
 8009302:	602f      	str	r7, [r5, #0]
 8009304:	2000      	movs	r0, #0
 8009306:	e021      	b.n	800934c <__sflush_r+0xf4>
 8009308:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800930c:	b21b      	sxth	r3, r3
 800930e:	e01a      	b.n	8009346 <__sflush_r+0xee>
 8009310:	690f      	ldr	r7, [r1, #16]
 8009312:	2f00      	cmp	r7, #0
 8009314:	d0f6      	beq.n	8009304 <__sflush_r+0xac>
 8009316:	0793      	lsls	r3, r2, #30
 8009318:	bf18      	it	ne
 800931a:	2300      	movne	r3, #0
 800931c:	680e      	ldr	r6, [r1, #0]
 800931e:	bf08      	it	eq
 8009320:	694b      	ldreq	r3, [r1, #20]
 8009322:	1bf6      	subs	r6, r6, r7
 8009324:	600f      	str	r7, [r1, #0]
 8009326:	608b      	str	r3, [r1, #8]
 8009328:	2e00      	cmp	r6, #0
 800932a:	ddeb      	ble.n	8009304 <__sflush_r+0xac>
 800932c:	4633      	mov	r3, r6
 800932e:	463a      	mov	r2, r7
 8009330:	4628      	mov	r0, r5
 8009332:	6a21      	ldr	r1, [r4, #32]
 8009334:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009338:	47e0      	blx	ip
 800933a:	2800      	cmp	r0, #0
 800933c:	dc07      	bgt.n	800934e <__sflush_r+0xf6>
 800933e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009342:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009346:	f04f 30ff 	mov.w	r0, #4294967295
 800934a:	81a3      	strh	r3, [r4, #12]
 800934c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800934e:	4407      	add	r7, r0
 8009350:	1a36      	subs	r6, r6, r0
 8009352:	e7e9      	b.n	8009328 <__sflush_r+0xd0>
 8009354:	20400001 	.word	0x20400001

08009358 <_fflush_r>:
 8009358:	b538      	push	{r3, r4, r5, lr}
 800935a:	690b      	ldr	r3, [r1, #16]
 800935c:	4605      	mov	r5, r0
 800935e:	460c      	mov	r4, r1
 8009360:	b913      	cbnz	r3, 8009368 <_fflush_r+0x10>
 8009362:	2500      	movs	r5, #0
 8009364:	4628      	mov	r0, r5
 8009366:	bd38      	pop	{r3, r4, r5, pc}
 8009368:	b118      	cbz	r0, 8009372 <_fflush_r+0x1a>
 800936a:	6a03      	ldr	r3, [r0, #32]
 800936c:	b90b      	cbnz	r3, 8009372 <_fflush_r+0x1a>
 800936e:	f000 f8bb 	bl	80094e8 <__sinit>
 8009372:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d0f3      	beq.n	8009362 <_fflush_r+0xa>
 800937a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800937c:	07d0      	lsls	r0, r2, #31
 800937e:	d404      	bmi.n	800938a <_fflush_r+0x32>
 8009380:	0599      	lsls	r1, r3, #22
 8009382:	d402      	bmi.n	800938a <_fflush_r+0x32>
 8009384:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009386:	f000 fb04 	bl	8009992 <__retarget_lock_acquire_recursive>
 800938a:	4628      	mov	r0, r5
 800938c:	4621      	mov	r1, r4
 800938e:	f7ff ff63 	bl	8009258 <__sflush_r>
 8009392:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009394:	4605      	mov	r5, r0
 8009396:	07da      	lsls	r2, r3, #31
 8009398:	d4e4      	bmi.n	8009364 <_fflush_r+0xc>
 800939a:	89a3      	ldrh	r3, [r4, #12]
 800939c:	059b      	lsls	r3, r3, #22
 800939e:	d4e1      	bmi.n	8009364 <_fflush_r+0xc>
 80093a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80093a2:	f000 faf7 	bl	8009994 <__retarget_lock_release_recursive>
 80093a6:	e7dd      	b.n	8009364 <_fflush_r+0xc>

080093a8 <fflush>:
 80093a8:	4601      	mov	r1, r0
 80093aa:	b920      	cbnz	r0, 80093b6 <fflush+0xe>
 80093ac:	4a04      	ldr	r2, [pc, #16]	@ (80093c0 <fflush+0x18>)
 80093ae:	4905      	ldr	r1, [pc, #20]	@ (80093c4 <fflush+0x1c>)
 80093b0:	4805      	ldr	r0, [pc, #20]	@ (80093c8 <fflush+0x20>)
 80093b2:	f000 b8b1 	b.w	8009518 <_fwalk_sglue>
 80093b6:	4b05      	ldr	r3, [pc, #20]	@ (80093cc <fflush+0x24>)
 80093b8:	6818      	ldr	r0, [r3, #0]
 80093ba:	f7ff bfcd 	b.w	8009358 <_fflush_r>
 80093be:	bf00      	nop
 80093c0:	20000010 	.word	0x20000010
 80093c4:	08009359 	.word	0x08009359
 80093c8:	20000020 	.word	0x20000020
 80093cc:	2000001c 	.word	0x2000001c

080093d0 <std>:
 80093d0:	2300      	movs	r3, #0
 80093d2:	b510      	push	{r4, lr}
 80093d4:	4604      	mov	r4, r0
 80093d6:	e9c0 3300 	strd	r3, r3, [r0]
 80093da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093de:	6083      	str	r3, [r0, #8]
 80093e0:	8181      	strh	r1, [r0, #12]
 80093e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80093e4:	81c2      	strh	r2, [r0, #14]
 80093e6:	6183      	str	r3, [r0, #24]
 80093e8:	4619      	mov	r1, r3
 80093ea:	2208      	movs	r2, #8
 80093ec:	305c      	adds	r0, #92	@ 0x5c
 80093ee:	f000 f9f9 	bl	80097e4 <memset>
 80093f2:	4b0d      	ldr	r3, [pc, #52]	@ (8009428 <std+0x58>)
 80093f4:	6224      	str	r4, [r4, #32]
 80093f6:	6263      	str	r3, [r4, #36]	@ 0x24
 80093f8:	4b0c      	ldr	r3, [pc, #48]	@ (800942c <std+0x5c>)
 80093fa:	62a3      	str	r3, [r4, #40]	@ 0x28
 80093fc:	4b0c      	ldr	r3, [pc, #48]	@ (8009430 <std+0x60>)
 80093fe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009400:	4b0c      	ldr	r3, [pc, #48]	@ (8009434 <std+0x64>)
 8009402:	6323      	str	r3, [r4, #48]	@ 0x30
 8009404:	4b0c      	ldr	r3, [pc, #48]	@ (8009438 <std+0x68>)
 8009406:	429c      	cmp	r4, r3
 8009408:	d006      	beq.n	8009418 <std+0x48>
 800940a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800940e:	4294      	cmp	r4, r2
 8009410:	d002      	beq.n	8009418 <std+0x48>
 8009412:	33d0      	adds	r3, #208	@ 0xd0
 8009414:	429c      	cmp	r4, r3
 8009416:	d105      	bne.n	8009424 <std+0x54>
 8009418:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800941c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009420:	f000 bab6 	b.w	8009990 <__retarget_lock_init_recursive>
 8009424:	bd10      	pop	{r4, pc}
 8009426:	bf00      	nop
 8009428:	08009635 	.word	0x08009635
 800942c:	08009657 	.word	0x08009657
 8009430:	0800968f 	.word	0x0800968f
 8009434:	080096b3 	.word	0x080096b3
 8009438:	200042d4 	.word	0x200042d4

0800943c <stdio_exit_handler>:
 800943c:	4a02      	ldr	r2, [pc, #8]	@ (8009448 <stdio_exit_handler+0xc>)
 800943e:	4903      	ldr	r1, [pc, #12]	@ (800944c <stdio_exit_handler+0x10>)
 8009440:	4803      	ldr	r0, [pc, #12]	@ (8009450 <stdio_exit_handler+0x14>)
 8009442:	f000 b869 	b.w	8009518 <_fwalk_sglue>
 8009446:	bf00      	nop
 8009448:	20000010 	.word	0x20000010
 800944c:	08009359 	.word	0x08009359
 8009450:	20000020 	.word	0x20000020

08009454 <cleanup_stdio>:
 8009454:	6841      	ldr	r1, [r0, #4]
 8009456:	4b0c      	ldr	r3, [pc, #48]	@ (8009488 <cleanup_stdio+0x34>)
 8009458:	b510      	push	{r4, lr}
 800945a:	4299      	cmp	r1, r3
 800945c:	4604      	mov	r4, r0
 800945e:	d001      	beq.n	8009464 <cleanup_stdio+0x10>
 8009460:	f7ff ff7a 	bl	8009358 <_fflush_r>
 8009464:	68a1      	ldr	r1, [r4, #8]
 8009466:	4b09      	ldr	r3, [pc, #36]	@ (800948c <cleanup_stdio+0x38>)
 8009468:	4299      	cmp	r1, r3
 800946a:	d002      	beq.n	8009472 <cleanup_stdio+0x1e>
 800946c:	4620      	mov	r0, r4
 800946e:	f7ff ff73 	bl	8009358 <_fflush_r>
 8009472:	68e1      	ldr	r1, [r4, #12]
 8009474:	4b06      	ldr	r3, [pc, #24]	@ (8009490 <cleanup_stdio+0x3c>)
 8009476:	4299      	cmp	r1, r3
 8009478:	d004      	beq.n	8009484 <cleanup_stdio+0x30>
 800947a:	4620      	mov	r0, r4
 800947c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009480:	f7ff bf6a 	b.w	8009358 <_fflush_r>
 8009484:	bd10      	pop	{r4, pc}
 8009486:	bf00      	nop
 8009488:	200042d4 	.word	0x200042d4
 800948c:	2000433c 	.word	0x2000433c
 8009490:	200043a4 	.word	0x200043a4

08009494 <global_stdio_init.part.0>:
 8009494:	b510      	push	{r4, lr}
 8009496:	4b0b      	ldr	r3, [pc, #44]	@ (80094c4 <global_stdio_init.part.0+0x30>)
 8009498:	4c0b      	ldr	r4, [pc, #44]	@ (80094c8 <global_stdio_init.part.0+0x34>)
 800949a:	4a0c      	ldr	r2, [pc, #48]	@ (80094cc <global_stdio_init.part.0+0x38>)
 800949c:	4620      	mov	r0, r4
 800949e:	601a      	str	r2, [r3, #0]
 80094a0:	2104      	movs	r1, #4
 80094a2:	2200      	movs	r2, #0
 80094a4:	f7ff ff94 	bl	80093d0 <std>
 80094a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80094ac:	2201      	movs	r2, #1
 80094ae:	2109      	movs	r1, #9
 80094b0:	f7ff ff8e 	bl	80093d0 <std>
 80094b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80094b8:	2202      	movs	r2, #2
 80094ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094be:	2112      	movs	r1, #18
 80094c0:	f7ff bf86 	b.w	80093d0 <std>
 80094c4:	2000440c 	.word	0x2000440c
 80094c8:	200042d4 	.word	0x200042d4
 80094cc:	0800943d 	.word	0x0800943d

080094d0 <__sfp_lock_acquire>:
 80094d0:	4801      	ldr	r0, [pc, #4]	@ (80094d8 <__sfp_lock_acquire+0x8>)
 80094d2:	f000 ba5e 	b.w	8009992 <__retarget_lock_acquire_recursive>
 80094d6:	bf00      	nop
 80094d8:	20004415 	.word	0x20004415

080094dc <__sfp_lock_release>:
 80094dc:	4801      	ldr	r0, [pc, #4]	@ (80094e4 <__sfp_lock_release+0x8>)
 80094de:	f000 ba59 	b.w	8009994 <__retarget_lock_release_recursive>
 80094e2:	bf00      	nop
 80094e4:	20004415 	.word	0x20004415

080094e8 <__sinit>:
 80094e8:	b510      	push	{r4, lr}
 80094ea:	4604      	mov	r4, r0
 80094ec:	f7ff fff0 	bl	80094d0 <__sfp_lock_acquire>
 80094f0:	6a23      	ldr	r3, [r4, #32]
 80094f2:	b11b      	cbz	r3, 80094fc <__sinit+0x14>
 80094f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094f8:	f7ff bff0 	b.w	80094dc <__sfp_lock_release>
 80094fc:	4b04      	ldr	r3, [pc, #16]	@ (8009510 <__sinit+0x28>)
 80094fe:	6223      	str	r3, [r4, #32]
 8009500:	4b04      	ldr	r3, [pc, #16]	@ (8009514 <__sinit+0x2c>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d1f5      	bne.n	80094f4 <__sinit+0xc>
 8009508:	f7ff ffc4 	bl	8009494 <global_stdio_init.part.0>
 800950c:	e7f2      	b.n	80094f4 <__sinit+0xc>
 800950e:	bf00      	nop
 8009510:	08009455 	.word	0x08009455
 8009514:	2000440c 	.word	0x2000440c

08009518 <_fwalk_sglue>:
 8009518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800951c:	4607      	mov	r7, r0
 800951e:	4688      	mov	r8, r1
 8009520:	4614      	mov	r4, r2
 8009522:	2600      	movs	r6, #0
 8009524:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009528:	f1b9 0901 	subs.w	r9, r9, #1
 800952c:	d505      	bpl.n	800953a <_fwalk_sglue+0x22>
 800952e:	6824      	ldr	r4, [r4, #0]
 8009530:	2c00      	cmp	r4, #0
 8009532:	d1f7      	bne.n	8009524 <_fwalk_sglue+0xc>
 8009534:	4630      	mov	r0, r6
 8009536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800953a:	89ab      	ldrh	r3, [r5, #12]
 800953c:	2b01      	cmp	r3, #1
 800953e:	d907      	bls.n	8009550 <_fwalk_sglue+0x38>
 8009540:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009544:	3301      	adds	r3, #1
 8009546:	d003      	beq.n	8009550 <_fwalk_sglue+0x38>
 8009548:	4629      	mov	r1, r5
 800954a:	4638      	mov	r0, r7
 800954c:	47c0      	blx	r8
 800954e:	4306      	orrs	r6, r0
 8009550:	3568      	adds	r5, #104	@ 0x68
 8009552:	e7e9      	b.n	8009528 <_fwalk_sglue+0x10>

08009554 <iprintf>:
 8009554:	b40f      	push	{r0, r1, r2, r3}
 8009556:	b507      	push	{r0, r1, r2, lr}
 8009558:	4906      	ldr	r1, [pc, #24]	@ (8009574 <iprintf+0x20>)
 800955a:	ab04      	add	r3, sp, #16
 800955c:	6808      	ldr	r0, [r1, #0]
 800955e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009562:	6881      	ldr	r1, [r0, #8]
 8009564:	9301      	str	r3, [sp, #4]
 8009566:	f000 fb35 	bl	8009bd4 <_vfiprintf_r>
 800956a:	b003      	add	sp, #12
 800956c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009570:	b004      	add	sp, #16
 8009572:	4770      	bx	lr
 8009574:	2000001c 	.word	0x2000001c

08009578 <_puts_r>:
 8009578:	6a03      	ldr	r3, [r0, #32]
 800957a:	b570      	push	{r4, r5, r6, lr}
 800957c:	4605      	mov	r5, r0
 800957e:	460e      	mov	r6, r1
 8009580:	6884      	ldr	r4, [r0, #8]
 8009582:	b90b      	cbnz	r3, 8009588 <_puts_r+0x10>
 8009584:	f7ff ffb0 	bl	80094e8 <__sinit>
 8009588:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800958a:	07db      	lsls	r3, r3, #31
 800958c:	d405      	bmi.n	800959a <_puts_r+0x22>
 800958e:	89a3      	ldrh	r3, [r4, #12]
 8009590:	0598      	lsls	r0, r3, #22
 8009592:	d402      	bmi.n	800959a <_puts_r+0x22>
 8009594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009596:	f000 f9fc 	bl	8009992 <__retarget_lock_acquire_recursive>
 800959a:	89a3      	ldrh	r3, [r4, #12]
 800959c:	0719      	lsls	r1, r3, #28
 800959e:	d502      	bpl.n	80095a6 <_puts_r+0x2e>
 80095a0:	6923      	ldr	r3, [r4, #16]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d135      	bne.n	8009612 <_puts_r+0x9a>
 80095a6:	4621      	mov	r1, r4
 80095a8:	4628      	mov	r0, r5
 80095aa:	f000 f8c5 	bl	8009738 <__swsetup_r>
 80095ae:	b380      	cbz	r0, 8009612 <_puts_r+0x9a>
 80095b0:	f04f 35ff 	mov.w	r5, #4294967295
 80095b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80095b6:	07da      	lsls	r2, r3, #31
 80095b8:	d405      	bmi.n	80095c6 <_puts_r+0x4e>
 80095ba:	89a3      	ldrh	r3, [r4, #12]
 80095bc:	059b      	lsls	r3, r3, #22
 80095be:	d402      	bmi.n	80095c6 <_puts_r+0x4e>
 80095c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80095c2:	f000 f9e7 	bl	8009994 <__retarget_lock_release_recursive>
 80095c6:	4628      	mov	r0, r5
 80095c8:	bd70      	pop	{r4, r5, r6, pc}
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	da04      	bge.n	80095d8 <_puts_r+0x60>
 80095ce:	69a2      	ldr	r2, [r4, #24]
 80095d0:	429a      	cmp	r2, r3
 80095d2:	dc17      	bgt.n	8009604 <_puts_r+0x8c>
 80095d4:	290a      	cmp	r1, #10
 80095d6:	d015      	beq.n	8009604 <_puts_r+0x8c>
 80095d8:	6823      	ldr	r3, [r4, #0]
 80095da:	1c5a      	adds	r2, r3, #1
 80095dc:	6022      	str	r2, [r4, #0]
 80095de:	7019      	strb	r1, [r3, #0]
 80095e0:	68a3      	ldr	r3, [r4, #8]
 80095e2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80095e6:	3b01      	subs	r3, #1
 80095e8:	60a3      	str	r3, [r4, #8]
 80095ea:	2900      	cmp	r1, #0
 80095ec:	d1ed      	bne.n	80095ca <_puts_r+0x52>
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	da11      	bge.n	8009616 <_puts_r+0x9e>
 80095f2:	4622      	mov	r2, r4
 80095f4:	210a      	movs	r1, #10
 80095f6:	4628      	mov	r0, r5
 80095f8:	f000 f85f 	bl	80096ba <__swbuf_r>
 80095fc:	3001      	adds	r0, #1
 80095fe:	d0d7      	beq.n	80095b0 <_puts_r+0x38>
 8009600:	250a      	movs	r5, #10
 8009602:	e7d7      	b.n	80095b4 <_puts_r+0x3c>
 8009604:	4622      	mov	r2, r4
 8009606:	4628      	mov	r0, r5
 8009608:	f000 f857 	bl	80096ba <__swbuf_r>
 800960c:	3001      	adds	r0, #1
 800960e:	d1e7      	bne.n	80095e0 <_puts_r+0x68>
 8009610:	e7ce      	b.n	80095b0 <_puts_r+0x38>
 8009612:	3e01      	subs	r6, #1
 8009614:	e7e4      	b.n	80095e0 <_puts_r+0x68>
 8009616:	6823      	ldr	r3, [r4, #0]
 8009618:	1c5a      	adds	r2, r3, #1
 800961a:	6022      	str	r2, [r4, #0]
 800961c:	220a      	movs	r2, #10
 800961e:	701a      	strb	r2, [r3, #0]
 8009620:	e7ee      	b.n	8009600 <_puts_r+0x88>
	...

08009624 <puts>:
 8009624:	4b02      	ldr	r3, [pc, #8]	@ (8009630 <puts+0xc>)
 8009626:	4601      	mov	r1, r0
 8009628:	6818      	ldr	r0, [r3, #0]
 800962a:	f7ff bfa5 	b.w	8009578 <_puts_r>
 800962e:	bf00      	nop
 8009630:	2000001c 	.word	0x2000001c

08009634 <__sread>:
 8009634:	b510      	push	{r4, lr}
 8009636:	460c      	mov	r4, r1
 8009638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800963c:	f000 f95a 	bl	80098f4 <_read_r>
 8009640:	2800      	cmp	r0, #0
 8009642:	bfab      	itete	ge
 8009644:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009646:	89a3      	ldrhlt	r3, [r4, #12]
 8009648:	181b      	addge	r3, r3, r0
 800964a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800964e:	bfac      	ite	ge
 8009650:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009652:	81a3      	strhlt	r3, [r4, #12]
 8009654:	bd10      	pop	{r4, pc}

08009656 <__swrite>:
 8009656:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800965a:	461f      	mov	r7, r3
 800965c:	898b      	ldrh	r3, [r1, #12]
 800965e:	4605      	mov	r5, r0
 8009660:	05db      	lsls	r3, r3, #23
 8009662:	460c      	mov	r4, r1
 8009664:	4616      	mov	r6, r2
 8009666:	d505      	bpl.n	8009674 <__swrite+0x1e>
 8009668:	2302      	movs	r3, #2
 800966a:	2200      	movs	r2, #0
 800966c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009670:	f000 f92e 	bl	80098d0 <_lseek_r>
 8009674:	89a3      	ldrh	r3, [r4, #12]
 8009676:	4632      	mov	r2, r6
 8009678:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800967c:	81a3      	strh	r3, [r4, #12]
 800967e:	4628      	mov	r0, r5
 8009680:	463b      	mov	r3, r7
 8009682:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009686:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800968a:	f000 b945 	b.w	8009918 <_write_r>

0800968e <__sseek>:
 800968e:	b510      	push	{r4, lr}
 8009690:	460c      	mov	r4, r1
 8009692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009696:	f000 f91b 	bl	80098d0 <_lseek_r>
 800969a:	1c43      	adds	r3, r0, #1
 800969c:	89a3      	ldrh	r3, [r4, #12]
 800969e:	bf15      	itete	ne
 80096a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80096a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80096a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80096aa:	81a3      	strheq	r3, [r4, #12]
 80096ac:	bf18      	it	ne
 80096ae:	81a3      	strhne	r3, [r4, #12]
 80096b0:	bd10      	pop	{r4, pc}

080096b2 <__sclose>:
 80096b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096b6:	f000 b89d 	b.w	80097f4 <_close_r>

080096ba <__swbuf_r>:
 80096ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096bc:	460e      	mov	r6, r1
 80096be:	4614      	mov	r4, r2
 80096c0:	4605      	mov	r5, r0
 80096c2:	b118      	cbz	r0, 80096cc <__swbuf_r+0x12>
 80096c4:	6a03      	ldr	r3, [r0, #32]
 80096c6:	b90b      	cbnz	r3, 80096cc <__swbuf_r+0x12>
 80096c8:	f7ff ff0e 	bl	80094e8 <__sinit>
 80096cc:	69a3      	ldr	r3, [r4, #24]
 80096ce:	60a3      	str	r3, [r4, #8]
 80096d0:	89a3      	ldrh	r3, [r4, #12]
 80096d2:	071a      	lsls	r2, r3, #28
 80096d4:	d501      	bpl.n	80096da <__swbuf_r+0x20>
 80096d6:	6923      	ldr	r3, [r4, #16]
 80096d8:	b943      	cbnz	r3, 80096ec <__swbuf_r+0x32>
 80096da:	4621      	mov	r1, r4
 80096dc:	4628      	mov	r0, r5
 80096de:	f000 f82b 	bl	8009738 <__swsetup_r>
 80096e2:	b118      	cbz	r0, 80096ec <__swbuf_r+0x32>
 80096e4:	f04f 37ff 	mov.w	r7, #4294967295
 80096e8:	4638      	mov	r0, r7
 80096ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096ec:	6823      	ldr	r3, [r4, #0]
 80096ee:	6922      	ldr	r2, [r4, #16]
 80096f0:	b2f6      	uxtb	r6, r6
 80096f2:	1a98      	subs	r0, r3, r2
 80096f4:	6963      	ldr	r3, [r4, #20]
 80096f6:	4637      	mov	r7, r6
 80096f8:	4283      	cmp	r3, r0
 80096fa:	dc05      	bgt.n	8009708 <__swbuf_r+0x4e>
 80096fc:	4621      	mov	r1, r4
 80096fe:	4628      	mov	r0, r5
 8009700:	f7ff fe2a 	bl	8009358 <_fflush_r>
 8009704:	2800      	cmp	r0, #0
 8009706:	d1ed      	bne.n	80096e4 <__swbuf_r+0x2a>
 8009708:	68a3      	ldr	r3, [r4, #8]
 800970a:	3b01      	subs	r3, #1
 800970c:	60a3      	str	r3, [r4, #8]
 800970e:	6823      	ldr	r3, [r4, #0]
 8009710:	1c5a      	adds	r2, r3, #1
 8009712:	6022      	str	r2, [r4, #0]
 8009714:	701e      	strb	r6, [r3, #0]
 8009716:	6962      	ldr	r2, [r4, #20]
 8009718:	1c43      	adds	r3, r0, #1
 800971a:	429a      	cmp	r2, r3
 800971c:	d004      	beq.n	8009728 <__swbuf_r+0x6e>
 800971e:	89a3      	ldrh	r3, [r4, #12]
 8009720:	07db      	lsls	r3, r3, #31
 8009722:	d5e1      	bpl.n	80096e8 <__swbuf_r+0x2e>
 8009724:	2e0a      	cmp	r6, #10
 8009726:	d1df      	bne.n	80096e8 <__swbuf_r+0x2e>
 8009728:	4621      	mov	r1, r4
 800972a:	4628      	mov	r0, r5
 800972c:	f7ff fe14 	bl	8009358 <_fflush_r>
 8009730:	2800      	cmp	r0, #0
 8009732:	d0d9      	beq.n	80096e8 <__swbuf_r+0x2e>
 8009734:	e7d6      	b.n	80096e4 <__swbuf_r+0x2a>
	...

08009738 <__swsetup_r>:
 8009738:	b538      	push	{r3, r4, r5, lr}
 800973a:	4b29      	ldr	r3, [pc, #164]	@ (80097e0 <__swsetup_r+0xa8>)
 800973c:	4605      	mov	r5, r0
 800973e:	6818      	ldr	r0, [r3, #0]
 8009740:	460c      	mov	r4, r1
 8009742:	b118      	cbz	r0, 800974c <__swsetup_r+0x14>
 8009744:	6a03      	ldr	r3, [r0, #32]
 8009746:	b90b      	cbnz	r3, 800974c <__swsetup_r+0x14>
 8009748:	f7ff fece 	bl	80094e8 <__sinit>
 800974c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009750:	0719      	lsls	r1, r3, #28
 8009752:	d422      	bmi.n	800979a <__swsetup_r+0x62>
 8009754:	06da      	lsls	r2, r3, #27
 8009756:	d407      	bmi.n	8009768 <__swsetup_r+0x30>
 8009758:	2209      	movs	r2, #9
 800975a:	602a      	str	r2, [r5, #0]
 800975c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009760:	f04f 30ff 	mov.w	r0, #4294967295
 8009764:	81a3      	strh	r3, [r4, #12]
 8009766:	e033      	b.n	80097d0 <__swsetup_r+0x98>
 8009768:	0758      	lsls	r0, r3, #29
 800976a:	d512      	bpl.n	8009792 <__swsetup_r+0x5a>
 800976c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800976e:	b141      	cbz	r1, 8009782 <__swsetup_r+0x4a>
 8009770:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009774:	4299      	cmp	r1, r3
 8009776:	d002      	beq.n	800977e <__swsetup_r+0x46>
 8009778:	4628      	mov	r0, r5
 800977a:	f000 f90d 	bl	8009998 <_free_r>
 800977e:	2300      	movs	r3, #0
 8009780:	6363      	str	r3, [r4, #52]	@ 0x34
 8009782:	89a3      	ldrh	r3, [r4, #12]
 8009784:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009788:	81a3      	strh	r3, [r4, #12]
 800978a:	2300      	movs	r3, #0
 800978c:	6063      	str	r3, [r4, #4]
 800978e:	6923      	ldr	r3, [r4, #16]
 8009790:	6023      	str	r3, [r4, #0]
 8009792:	89a3      	ldrh	r3, [r4, #12]
 8009794:	f043 0308 	orr.w	r3, r3, #8
 8009798:	81a3      	strh	r3, [r4, #12]
 800979a:	6923      	ldr	r3, [r4, #16]
 800979c:	b94b      	cbnz	r3, 80097b2 <__swsetup_r+0x7a>
 800979e:	89a3      	ldrh	r3, [r4, #12]
 80097a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80097a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097a8:	d003      	beq.n	80097b2 <__swsetup_r+0x7a>
 80097aa:	4621      	mov	r1, r4
 80097ac:	4628      	mov	r0, r5
 80097ae:	f000 fcde 	bl	800a16e <__smakebuf_r>
 80097b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097b6:	f013 0201 	ands.w	r2, r3, #1
 80097ba:	d00a      	beq.n	80097d2 <__swsetup_r+0x9a>
 80097bc:	2200      	movs	r2, #0
 80097be:	60a2      	str	r2, [r4, #8]
 80097c0:	6962      	ldr	r2, [r4, #20]
 80097c2:	4252      	negs	r2, r2
 80097c4:	61a2      	str	r2, [r4, #24]
 80097c6:	6922      	ldr	r2, [r4, #16]
 80097c8:	b942      	cbnz	r2, 80097dc <__swsetup_r+0xa4>
 80097ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80097ce:	d1c5      	bne.n	800975c <__swsetup_r+0x24>
 80097d0:	bd38      	pop	{r3, r4, r5, pc}
 80097d2:	0799      	lsls	r1, r3, #30
 80097d4:	bf58      	it	pl
 80097d6:	6962      	ldrpl	r2, [r4, #20]
 80097d8:	60a2      	str	r2, [r4, #8]
 80097da:	e7f4      	b.n	80097c6 <__swsetup_r+0x8e>
 80097dc:	2000      	movs	r0, #0
 80097de:	e7f7      	b.n	80097d0 <__swsetup_r+0x98>
 80097e0:	2000001c 	.word	0x2000001c

080097e4 <memset>:
 80097e4:	4603      	mov	r3, r0
 80097e6:	4402      	add	r2, r0
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d100      	bne.n	80097ee <memset+0xa>
 80097ec:	4770      	bx	lr
 80097ee:	f803 1b01 	strb.w	r1, [r3], #1
 80097f2:	e7f9      	b.n	80097e8 <memset+0x4>

080097f4 <_close_r>:
 80097f4:	b538      	push	{r3, r4, r5, lr}
 80097f6:	2300      	movs	r3, #0
 80097f8:	4d05      	ldr	r5, [pc, #20]	@ (8009810 <_close_r+0x1c>)
 80097fa:	4604      	mov	r4, r0
 80097fc:	4608      	mov	r0, r1
 80097fe:	602b      	str	r3, [r5, #0]
 8009800:	f7f7 fd4d 	bl	800129e <_close>
 8009804:	1c43      	adds	r3, r0, #1
 8009806:	d102      	bne.n	800980e <_close_r+0x1a>
 8009808:	682b      	ldr	r3, [r5, #0]
 800980a:	b103      	cbz	r3, 800980e <_close_r+0x1a>
 800980c:	6023      	str	r3, [r4, #0]
 800980e:	bd38      	pop	{r3, r4, r5, pc}
 8009810:	20004410 	.word	0x20004410

08009814 <_reclaim_reent>:
 8009814:	4b2d      	ldr	r3, [pc, #180]	@ (80098cc <_reclaim_reent+0xb8>)
 8009816:	b570      	push	{r4, r5, r6, lr}
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4604      	mov	r4, r0
 800981c:	4283      	cmp	r3, r0
 800981e:	d053      	beq.n	80098c8 <_reclaim_reent+0xb4>
 8009820:	69c3      	ldr	r3, [r0, #28]
 8009822:	b31b      	cbz	r3, 800986c <_reclaim_reent+0x58>
 8009824:	68db      	ldr	r3, [r3, #12]
 8009826:	b163      	cbz	r3, 8009842 <_reclaim_reent+0x2e>
 8009828:	2500      	movs	r5, #0
 800982a:	69e3      	ldr	r3, [r4, #28]
 800982c:	68db      	ldr	r3, [r3, #12]
 800982e:	5959      	ldr	r1, [r3, r5]
 8009830:	b9b1      	cbnz	r1, 8009860 <_reclaim_reent+0x4c>
 8009832:	3504      	adds	r5, #4
 8009834:	2d80      	cmp	r5, #128	@ 0x80
 8009836:	d1f8      	bne.n	800982a <_reclaim_reent+0x16>
 8009838:	69e3      	ldr	r3, [r4, #28]
 800983a:	4620      	mov	r0, r4
 800983c:	68d9      	ldr	r1, [r3, #12]
 800983e:	f000 f8ab 	bl	8009998 <_free_r>
 8009842:	69e3      	ldr	r3, [r4, #28]
 8009844:	6819      	ldr	r1, [r3, #0]
 8009846:	b111      	cbz	r1, 800984e <_reclaim_reent+0x3a>
 8009848:	4620      	mov	r0, r4
 800984a:	f000 f8a5 	bl	8009998 <_free_r>
 800984e:	69e3      	ldr	r3, [r4, #28]
 8009850:	689d      	ldr	r5, [r3, #8]
 8009852:	b15d      	cbz	r5, 800986c <_reclaim_reent+0x58>
 8009854:	4629      	mov	r1, r5
 8009856:	4620      	mov	r0, r4
 8009858:	682d      	ldr	r5, [r5, #0]
 800985a:	f000 f89d 	bl	8009998 <_free_r>
 800985e:	e7f8      	b.n	8009852 <_reclaim_reent+0x3e>
 8009860:	680e      	ldr	r6, [r1, #0]
 8009862:	4620      	mov	r0, r4
 8009864:	f000 f898 	bl	8009998 <_free_r>
 8009868:	4631      	mov	r1, r6
 800986a:	e7e1      	b.n	8009830 <_reclaim_reent+0x1c>
 800986c:	6961      	ldr	r1, [r4, #20]
 800986e:	b111      	cbz	r1, 8009876 <_reclaim_reent+0x62>
 8009870:	4620      	mov	r0, r4
 8009872:	f000 f891 	bl	8009998 <_free_r>
 8009876:	69e1      	ldr	r1, [r4, #28]
 8009878:	b111      	cbz	r1, 8009880 <_reclaim_reent+0x6c>
 800987a:	4620      	mov	r0, r4
 800987c:	f000 f88c 	bl	8009998 <_free_r>
 8009880:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009882:	b111      	cbz	r1, 800988a <_reclaim_reent+0x76>
 8009884:	4620      	mov	r0, r4
 8009886:	f000 f887 	bl	8009998 <_free_r>
 800988a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800988c:	b111      	cbz	r1, 8009894 <_reclaim_reent+0x80>
 800988e:	4620      	mov	r0, r4
 8009890:	f000 f882 	bl	8009998 <_free_r>
 8009894:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009896:	b111      	cbz	r1, 800989e <_reclaim_reent+0x8a>
 8009898:	4620      	mov	r0, r4
 800989a:	f000 f87d 	bl	8009998 <_free_r>
 800989e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80098a0:	b111      	cbz	r1, 80098a8 <_reclaim_reent+0x94>
 80098a2:	4620      	mov	r0, r4
 80098a4:	f000 f878 	bl	8009998 <_free_r>
 80098a8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80098aa:	b111      	cbz	r1, 80098b2 <_reclaim_reent+0x9e>
 80098ac:	4620      	mov	r0, r4
 80098ae:	f000 f873 	bl	8009998 <_free_r>
 80098b2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80098b4:	b111      	cbz	r1, 80098bc <_reclaim_reent+0xa8>
 80098b6:	4620      	mov	r0, r4
 80098b8:	f000 f86e 	bl	8009998 <_free_r>
 80098bc:	6a23      	ldr	r3, [r4, #32]
 80098be:	b11b      	cbz	r3, 80098c8 <_reclaim_reent+0xb4>
 80098c0:	4620      	mov	r0, r4
 80098c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80098c6:	4718      	bx	r3
 80098c8:	bd70      	pop	{r4, r5, r6, pc}
 80098ca:	bf00      	nop
 80098cc:	2000001c 	.word	0x2000001c

080098d0 <_lseek_r>:
 80098d0:	b538      	push	{r3, r4, r5, lr}
 80098d2:	4604      	mov	r4, r0
 80098d4:	4608      	mov	r0, r1
 80098d6:	4611      	mov	r1, r2
 80098d8:	2200      	movs	r2, #0
 80098da:	4d05      	ldr	r5, [pc, #20]	@ (80098f0 <_lseek_r+0x20>)
 80098dc:	602a      	str	r2, [r5, #0]
 80098de:	461a      	mov	r2, r3
 80098e0:	f7f7 fd01 	bl	80012e6 <_lseek>
 80098e4:	1c43      	adds	r3, r0, #1
 80098e6:	d102      	bne.n	80098ee <_lseek_r+0x1e>
 80098e8:	682b      	ldr	r3, [r5, #0]
 80098ea:	b103      	cbz	r3, 80098ee <_lseek_r+0x1e>
 80098ec:	6023      	str	r3, [r4, #0]
 80098ee:	bd38      	pop	{r3, r4, r5, pc}
 80098f0:	20004410 	.word	0x20004410

080098f4 <_read_r>:
 80098f4:	b538      	push	{r3, r4, r5, lr}
 80098f6:	4604      	mov	r4, r0
 80098f8:	4608      	mov	r0, r1
 80098fa:	4611      	mov	r1, r2
 80098fc:	2200      	movs	r2, #0
 80098fe:	4d05      	ldr	r5, [pc, #20]	@ (8009914 <_read_r+0x20>)
 8009900:	602a      	str	r2, [r5, #0]
 8009902:	461a      	mov	r2, r3
 8009904:	f7f7 fc92 	bl	800122c <_read>
 8009908:	1c43      	adds	r3, r0, #1
 800990a:	d102      	bne.n	8009912 <_read_r+0x1e>
 800990c:	682b      	ldr	r3, [r5, #0]
 800990e:	b103      	cbz	r3, 8009912 <_read_r+0x1e>
 8009910:	6023      	str	r3, [r4, #0]
 8009912:	bd38      	pop	{r3, r4, r5, pc}
 8009914:	20004410 	.word	0x20004410

08009918 <_write_r>:
 8009918:	b538      	push	{r3, r4, r5, lr}
 800991a:	4604      	mov	r4, r0
 800991c:	4608      	mov	r0, r1
 800991e:	4611      	mov	r1, r2
 8009920:	2200      	movs	r2, #0
 8009922:	4d05      	ldr	r5, [pc, #20]	@ (8009938 <_write_r+0x20>)
 8009924:	602a      	str	r2, [r5, #0]
 8009926:	461a      	mov	r2, r3
 8009928:	f7f7 fc9d 	bl	8001266 <_write>
 800992c:	1c43      	adds	r3, r0, #1
 800992e:	d102      	bne.n	8009936 <_write_r+0x1e>
 8009930:	682b      	ldr	r3, [r5, #0]
 8009932:	b103      	cbz	r3, 8009936 <_write_r+0x1e>
 8009934:	6023      	str	r3, [r4, #0]
 8009936:	bd38      	pop	{r3, r4, r5, pc}
 8009938:	20004410 	.word	0x20004410

0800993c <__errno>:
 800993c:	4b01      	ldr	r3, [pc, #4]	@ (8009944 <__errno+0x8>)
 800993e:	6818      	ldr	r0, [r3, #0]
 8009940:	4770      	bx	lr
 8009942:	bf00      	nop
 8009944:	2000001c 	.word	0x2000001c

08009948 <__libc_init_array>:
 8009948:	b570      	push	{r4, r5, r6, lr}
 800994a:	2600      	movs	r6, #0
 800994c:	4d0c      	ldr	r5, [pc, #48]	@ (8009980 <__libc_init_array+0x38>)
 800994e:	4c0d      	ldr	r4, [pc, #52]	@ (8009984 <__libc_init_array+0x3c>)
 8009950:	1b64      	subs	r4, r4, r5
 8009952:	10a4      	asrs	r4, r4, #2
 8009954:	42a6      	cmp	r6, r4
 8009956:	d109      	bne.n	800996c <__libc_init_array+0x24>
 8009958:	f000 fc86 	bl	800a268 <_init>
 800995c:	2600      	movs	r6, #0
 800995e:	4d0a      	ldr	r5, [pc, #40]	@ (8009988 <__libc_init_array+0x40>)
 8009960:	4c0a      	ldr	r4, [pc, #40]	@ (800998c <__libc_init_array+0x44>)
 8009962:	1b64      	subs	r4, r4, r5
 8009964:	10a4      	asrs	r4, r4, #2
 8009966:	42a6      	cmp	r6, r4
 8009968:	d105      	bne.n	8009976 <__libc_init_array+0x2e>
 800996a:	bd70      	pop	{r4, r5, r6, pc}
 800996c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009970:	4798      	blx	r3
 8009972:	3601      	adds	r6, #1
 8009974:	e7ee      	b.n	8009954 <__libc_init_array+0xc>
 8009976:	f855 3b04 	ldr.w	r3, [r5], #4
 800997a:	4798      	blx	r3
 800997c:	3601      	adds	r6, #1
 800997e:	e7f2      	b.n	8009966 <__libc_init_array+0x1e>
 8009980:	0800a468 	.word	0x0800a468
 8009984:	0800a468 	.word	0x0800a468
 8009988:	0800a468 	.word	0x0800a468
 800998c:	0800a46c 	.word	0x0800a46c

08009990 <__retarget_lock_init_recursive>:
 8009990:	4770      	bx	lr

08009992 <__retarget_lock_acquire_recursive>:
 8009992:	4770      	bx	lr

08009994 <__retarget_lock_release_recursive>:
 8009994:	4770      	bx	lr
	...

08009998 <_free_r>:
 8009998:	b538      	push	{r3, r4, r5, lr}
 800999a:	4605      	mov	r5, r0
 800999c:	2900      	cmp	r1, #0
 800999e:	d040      	beq.n	8009a22 <_free_r+0x8a>
 80099a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099a4:	1f0c      	subs	r4, r1, #4
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	bfb8      	it	lt
 80099aa:	18e4      	addlt	r4, r4, r3
 80099ac:	f000 f8de 	bl	8009b6c <__malloc_lock>
 80099b0:	4a1c      	ldr	r2, [pc, #112]	@ (8009a24 <_free_r+0x8c>)
 80099b2:	6813      	ldr	r3, [r2, #0]
 80099b4:	b933      	cbnz	r3, 80099c4 <_free_r+0x2c>
 80099b6:	6063      	str	r3, [r4, #4]
 80099b8:	6014      	str	r4, [r2, #0]
 80099ba:	4628      	mov	r0, r5
 80099bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099c0:	f000 b8da 	b.w	8009b78 <__malloc_unlock>
 80099c4:	42a3      	cmp	r3, r4
 80099c6:	d908      	bls.n	80099da <_free_r+0x42>
 80099c8:	6820      	ldr	r0, [r4, #0]
 80099ca:	1821      	adds	r1, r4, r0
 80099cc:	428b      	cmp	r3, r1
 80099ce:	bf01      	itttt	eq
 80099d0:	6819      	ldreq	r1, [r3, #0]
 80099d2:	685b      	ldreq	r3, [r3, #4]
 80099d4:	1809      	addeq	r1, r1, r0
 80099d6:	6021      	streq	r1, [r4, #0]
 80099d8:	e7ed      	b.n	80099b6 <_free_r+0x1e>
 80099da:	461a      	mov	r2, r3
 80099dc:	685b      	ldr	r3, [r3, #4]
 80099de:	b10b      	cbz	r3, 80099e4 <_free_r+0x4c>
 80099e0:	42a3      	cmp	r3, r4
 80099e2:	d9fa      	bls.n	80099da <_free_r+0x42>
 80099e4:	6811      	ldr	r1, [r2, #0]
 80099e6:	1850      	adds	r0, r2, r1
 80099e8:	42a0      	cmp	r0, r4
 80099ea:	d10b      	bne.n	8009a04 <_free_r+0x6c>
 80099ec:	6820      	ldr	r0, [r4, #0]
 80099ee:	4401      	add	r1, r0
 80099f0:	1850      	adds	r0, r2, r1
 80099f2:	4283      	cmp	r3, r0
 80099f4:	6011      	str	r1, [r2, #0]
 80099f6:	d1e0      	bne.n	80099ba <_free_r+0x22>
 80099f8:	6818      	ldr	r0, [r3, #0]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	4408      	add	r0, r1
 80099fe:	6010      	str	r0, [r2, #0]
 8009a00:	6053      	str	r3, [r2, #4]
 8009a02:	e7da      	b.n	80099ba <_free_r+0x22>
 8009a04:	d902      	bls.n	8009a0c <_free_r+0x74>
 8009a06:	230c      	movs	r3, #12
 8009a08:	602b      	str	r3, [r5, #0]
 8009a0a:	e7d6      	b.n	80099ba <_free_r+0x22>
 8009a0c:	6820      	ldr	r0, [r4, #0]
 8009a0e:	1821      	adds	r1, r4, r0
 8009a10:	428b      	cmp	r3, r1
 8009a12:	bf01      	itttt	eq
 8009a14:	6819      	ldreq	r1, [r3, #0]
 8009a16:	685b      	ldreq	r3, [r3, #4]
 8009a18:	1809      	addeq	r1, r1, r0
 8009a1a:	6021      	streq	r1, [r4, #0]
 8009a1c:	6063      	str	r3, [r4, #4]
 8009a1e:	6054      	str	r4, [r2, #4]
 8009a20:	e7cb      	b.n	80099ba <_free_r+0x22>
 8009a22:	bd38      	pop	{r3, r4, r5, pc}
 8009a24:	2000441c 	.word	0x2000441c

08009a28 <sbrk_aligned>:
 8009a28:	b570      	push	{r4, r5, r6, lr}
 8009a2a:	4e0f      	ldr	r6, [pc, #60]	@ (8009a68 <sbrk_aligned+0x40>)
 8009a2c:	460c      	mov	r4, r1
 8009a2e:	6831      	ldr	r1, [r6, #0]
 8009a30:	4605      	mov	r5, r0
 8009a32:	b911      	cbnz	r1, 8009a3a <sbrk_aligned+0x12>
 8009a34:	f000 fbfa 	bl	800a22c <_sbrk_r>
 8009a38:	6030      	str	r0, [r6, #0]
 8009a3a:	4621      	mov	r1, r4
 8009a3c:	4628      	mov	r0, r5
 8009a3e:	f000 fbf5 	bl	800a22c <_sbrk_r>
 8009a42:	1c43      	adds	r3, r0, #1
 8009a44:	d103      	bne.n	8009a4e <sbrk_aligned+0x26>
 8009a46:	f04f 34ff 	mov.w	r4, #4294967295
 8009a4a:	4620      	mov	r0, r4
 8009a4c:	bd70      	pop	{r4, r5, r6, pc}
 8009a4e:	1cc4      	adds	r4, r0, #3
 8009a50:	f024 0403 	bic.w	r4, r4, #3
 8009a54:	42a0      	cmp	r0, r4
 8009a56:	d0f8      	beq.n	8009a4a <sbrk_aligned+0x22>
 8009a58:	1a21      	subs	r1, r4, r0
 8009a5a:	4628      	mov	r0, r5
 8009a5c:	f000 fbe6 	bl	800a22c <_sbrk_r>
 8009a60:	3001      	adds	r0, #1
 8009a62:	d1f2      	bne.n	8009a4a <sbrk_aligned+0x22>
 8009a64:	e7ef      	b.n	8009a46 <sbrk_aligned+0x1e>
 8009a66:	bf00      	nop
 8009a68:	20004418 	.word	0x20004418

08009a6c <_malloc_r>:
 8009a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a70:	1ccd      	adds	r5, r1, #3
 8009a72:	f025 0503 	bic.w	r5, r5, #3
 8009a76:	3508      	adds	r5, #8
 8009a78:	2d0c      	cmp	r5, #12
 8009a7a:	bf38      	it	cc
 8009a7c:	250c      	movcc	r5, #12
 8009a7e:	2d00      	cmp	r5, #0
 8009a80:	4606      	mov	r6, r0
 8009a82:	db01      	blt.n	8009a88 <_malloc_r+0x1c>
 8009a84:	42a9      	cmp	r1, r5
 8009a86:	d904      	bls.n	8009a92 <_malloc_r+0x26>
 8009a88:	230c      	movs	r3, #12
 8009a8a:	6033      	str	r3, [r6, #0]
 8009a8c:	2000      	movs	r0, #0
 8009a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a92:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b68 <_malloc_r+0xfc>
 8009a96:	f000 f869 	bl	8009b6c <__malloc_lock>
 8009a9a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a9e:	461c      	mov	r4, r3
 8009aa0:	bb44      	cbnz	r4, 8009af4 <_malloc_r+0x88>
 8009aa2:	4629      	mov	r1, r5
 8009aa4:	4630      	mov	r0, r6
 8009aa6:	f7ff ffbf 	bl	8009a28 <sbrk_aligned>
 8009aaa:	1c43      	adds	r3, r0, #1
 8009aac:	4604      	mov	r4, r0
 8009aae:	d158      	bne.n	8009b62 <_malloc_r+0xf6>
 8009ab0:	f8d8 4000 	ldr.w	r4, [r8]
 8009ab4:	4627      	mov	r7, r4
 8009ab6:	2f00      	cmp	r7, #0
 8009ab8:	d143      	bne.n	8009b42 <_malloc_r+0xd6>
 8009aba:	2c00      	cmp	r4, #0
 8009abc:	d04b      	beq.n	8009b56 <_malloc_r+0xea>
 8009abe:	6823      	ldr	r3, [r4, #0]
 8009ac0:	4639      	mov	r1, r7
 8009ac2:	4630      	mov	r0, r6
 8009ac4:	eb04 0903 	add.w	r9, r4, r3
 8009ac8:	f000 fbb0 	bl	800a22c <_sbrk_r>
 8009acc:	4581      	cmp	r9, r0
 8009ace:	d142      	bne.n	8009b56 <_malloc_r+0xea>
 8009ad0:	6821      	ldr	r1, [r4, #0]
 8009ad2:	4630      	mov	r0, r6
 8009ad4:	1a6d      	subs	r5, r5, r1
 8009ad6:	4629      	mov	r1, r5
 8009ad8:	f7ff ffa6 	bl	8009a28 <sbrk_aligned>
 8009adc:	3001      	adds	r0, #1
 8009ade:	d03a      	beq.n	8009b56 <_malloc_r+0xea>
 8009ae0:	6823      	ldr	r3, [r4, #0]
 8009ae2:	442b      	add	r3, r5
 8009ae4:	6023      	str	r3, [r4, #0]
 8009ae6:	f8d8 3000 	ldr.w	r3, [r8]
 8009aea:	685a      	ldr	r2, [r3, #4]
 8009aec:	bb62      	cbnz	r2, 8009b48 <_malloc_r+0xdc>
 8009aee:	f8c8 7000 	str.w	r7, [r8]
 8009af2:	e00f      	b.n	8009b14 <_malloc_r+0xa8>
 8009af4:	6822      	ldr	r2, [r4, #0]
 8009af6:	1b52      	subs	r2, r2, r5
 8009af8:	d420      	bmi.n	8009b3c <_malloc_r+0xd0>
 8009afa:	2a0b      	cmp	r2, #11
 8009afc:	d917      	bls.n	8009b2e <_malloc_r+0xc2>
 8009afe:	1961      	adds	r1, r4, r5
 8009b00:	42a3      	cmp	r3, r4
 8009b02:	6025      	str	r5, [r4, #0]
 8009b04:	bf18      	it	ne
 8009b06:	6059      	strne	r1, [r3, #4]
 8009b08:	6863      	ldr	r3, [r4, #4]
 8009b0a:	bf08      	it	eq
 8009b0c:	f8c8 1000 	streq.w	r1, [r8]
 8009b10:	5162      	str	r2, [r4, r5]
 8009b12:	604b      	str	r3, [r1, #4]
 8009b14:	4630      	mov	r0, r6
 8009b16:	f000 f82f 	bl	8009b78 <__malloc_unlock>
 8009b1a:	f104 000b 	add.w	r0, r4, #11
 8009b1e:	1d23      	adds	r3, r4, #4
 8009b20:	f020 0007 	bic.w	r0, r0, #7
 8009b24:	1ac2      	subs	r2, r0, r3
 8009b26:	bf1c      	itt	ne
 8009b28:	1a1b      	subne	r3, r3, r0
 8009b2a:	50a3      	strne	r3, [r4, r2]
 8009b2c:	e7af      	b.n	8009a8e <_malloc_r+0x22>
 8009b2e:	6862      	ldr	r2, [r4, #4]
 8009b30:	42a3      	cmp	r3, r4
 8009b32:	bf0c      	ite	eq
 8009b34:	f8c8 2000 	streq.w	r2, [r8]
 8009b38:	605a      	strne	r2, [r3, #4]
 8009b3a:	e7eb      	b.n	8009b14 <_malloc_r+0xa8>
 8009b3c:	4623      	mov	r3, r4
 8009b3e:	6864      	ldr	r4, [r4, #4]
 8009b40:	e7ae      	b.n	8009aa0 <_malloc_r+0x34>
 8009b42:	463c      	mov	r4, r7
 8009b44:	687f      	ldr	r7, [r7, #4]
 8009b46:	e7b6      	b.n	8009ab6 <_malloc_r+0x4a>
 8009b48:	461a      	mov	r2, r3
 8009b4a:	685b      	ldr	r3, [r3, #4]
 8009b4c:	42a3      	cmp	r3, r4
 8009b4e:	d1fb      	bne.n	8009b48 <_malloc_r+0xdc>
 8009b50:	2300      	movs	r3, #0
 8009b52:	6053      	str	r3, [r2, #4]
 8009b54:	e7de      	b.n	8009b14 <_malloc_r+0xa8>
 8009b56:	230c      	movs	r3, #12
 8009b58:	4630      	mov	r0, r6
 8009b5a:	6033      	str	r3, [r6, #0]
 8009b5c:	f000 f80c 	bl	8009b78 <__malloc_unlock>
 8009b60:	e794      	b.n	8009a8c <_malloc_r+0x20>
 8009b62:	6005      	str	r5, [r0, #0]
 8009b64:	e7d6      	b.n	8009b14 <_malloc_r+0xa8>
 8009b66:	bf00      	nop
 8009b68:	2000441c 	.word	0x2000441c

08009b6c <__malloc_lock>:
 8009b6c:	4801      	ldr	r0, [pc, #4]	@ (8009b74 <__malloc_lock+0x8>)
 8009b6e:	f7ff bf10 	b.w	8009992 <__retarget_lock_acquire_recursive>
 8009b72:	bf00      	nop
 8009b74:	20004414 	.word	0x20004414

08009b78 <__malloc_unlock>:
 8009b78:	4801      	ldr	r0, [pc, #4]	@ (8009b80 <__malloc_unlock+0x8>)
 8009b7a:	f7ff bf0b 	b.w	8009994 <__retarget_lock_release_recursive>
 8009b7e:	bf00      	nop
 8009b80:	20004414 	.word	0x20004414

08009b84 <__sfputc_r>:
 8009b84:	6893      	ldr	r3, [r2, #8]
 8009b86:	b410      	push	{r4}
 8009b88:	3b01      	subs	r3, #1
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	6093      	str	r3, [r2, #8]
 8009b8e:	da07      	bge.n	8009ba0 <__sfputc_r+0x1c>
 8009b90:	6994      	ldr	r4, [r2, #24]
 8009b92:	42a3      	cmp	r3, r4
 8009b94:	db01      	blt.n	8009b9a <__sfputc_r+0x16>
 8009b96:	290a      	cmp	r1, #10
 8009b98:	d102      	bne.n	8009ba0 <__sfputc_r+0x1c>
 8009b9a:	bc10      	pop	{r4}
 8009b9c:	f7ff bd8d 	b.w	80096ba <__swbuf_r>
 8009ba0:	6813      	ldr	r3, [r2, #0]
 8009ba2:	1c58      	adds	r0, r3, #1
 8009ba4:	6010      	str	r0, [r2, #0]
 8009ba6:	7019      	strb	r1, [r3, #0]
 8009ba8:	4608      	mov	r0, r1
 8009baa:	bc10      	pop	{r4}
 8009bac:	4770      	bx	lr

08009bae <__sfputs_r>:
 8009bae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bb0:	4606      	mov	r6, r0
 8009bb2:	460f      	mov	r7, r1
 8009bb4:	4614      	mov	r4, r2
 8009bb6:	18d5      	adds	r5, r2, r3
 8009bb8:	42ac      	cmp	r4, r5
 8009bba:	d101      	bne.n	8009bc0 <__sfputs_r+0x12>
 8009bbc:	2000      	movs	r0, #0
 8009bbe:	e007      	b.n	8009bd0 <__sfputs_r+0x22>
 8009bc0:	463a      	mov	r2, r7
 8009bc2:	4630      	mov	r0, r6
 8009bc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bc8:	f7ff ffdc 	bl	8009b84 <__sfputc_r>
 8009bcc:	1c43      	adds	r3, r0, #1
 8009bce:	d1f3      	bne.n	8009bb8 <__sfputs_r+0xa>
 8009bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009bd4 <_vfiprintf_r>:
 8009bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd8:	460d      	mov	r5, r1
 8009bda:	4614      	mov	r4, r2
 8009bdc:	4698      	mov	r8, r3
 8009bde:	4606      	mov	r6, r0
 8009be0:	b09d      	sub	sp, #116	@ 0x74
 8009be2:	b118      	cbz	r0, 8009bec <_vfiprintf_r+0x18>
 8009be4:	6a03      	ldr	r3, [r0, #32]
 8009be6:	b90b      	cbnz	r3, 8009bec <_vfiprintf_r+0x18>
 8009be8:	f7ff fc7e 	bl	80094e8 <__sinit>
 8009bec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bee:	07d9      	lsls	r1, r3, #31
 8009bf0:	d405      	bmi.n	8009bfe <_vfiprintf_r+0x2a>
 8009bf2:	89ab      	ldrh	r3, [r5, #12]
 8009bf4:	059a      	lsls	r2, r3, #22
 8009bf6:	d402      	bmi.n	8009bfe <_vfiprintf_r+0x2a>
 8009bf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009bfa:	f7ff feca 	bl	8009992 <__retarget_lock_acquire_recursive>
 8009bfe:	89ab      	ldrh	r3, [r5, #12]
 8009c00:	071b      	lsls	r3, r3, #28
 8009c02:	d501      	bpl.n	8009c08 <_vfiprintf_r+0x34>
 8009c04:	692b      	ldr	r3, [r5, #16]
 8009c06:	b99b      	cbnz	r3, 8009c30 <_vfiprintf_r+0x5c>
 8009c08:	4629      	mov	r1, r5
 8009c0a:	4630      	mov	r0, r6
 8009c0c:	f7ff fd94 	bl	8009738 <__swsetup_r>
 8009c10:	b170      	cbz	r0, 8009c30 <_vfiprintf_r+0x5c>
 8009c12:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c14:	07dc      	lsls	r4, r3, #31
 8009c16:	d504      	bpl.n	8009c22 <_vfiprintf_r+0x4e>
 8009c18:	f04f 30ff 	mov.w	r0, #4294967295
 8009c1c:	b01d      	add	sp, #116	@ 0x74
 8009c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c22:	89ab      	ldrh	r3, [r5, #12]
 8009c24:	0598      	lsls	r0, r3, #22
 8009c26:	d4f7      	bmi.n	8009c18 <_vfiprintf_r+0x44>
 8009c28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c2a:	f7ff feb3 	bl	8009994 <__retarget_lock_release_recursive>
 8009c2e:	e7f3      	b.n	8009c18 <_vfiprintf_r+0x44>
 8009c30:	2300      	movs	r3, #0
 8009c32:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c34:	2320      	movs	r3, #32
 8009c36:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c3a:	2330      	movs	r3, #48	@ 0x30
 8009c3c:	f04f 0901 	mov.w	r9, #1
 8009c40:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c44:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009df0 <_vfiprintf_r+0x21c>
 8009c48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c4c:	4623      	mov	r3, r4
 8009c4e:	469a      	mov	sl, r3
 8009c50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c54:	b10a      	cbz	r2, 8009c5a <_vfiprintf_r+0x86>
 8009c56:	2a25      	cmp	r2, #37	@ 0x25
 8009c58:	d1f9      	bne.n	8009c4e <_vfiprintf_r+0x7a>
 8009c5a:	ebba 0b04 	subs.w	fp, sl, r4
 8009c5e:	d00b      	beq.n	8009c78 <_vfiprintf_r+0xa4>
 8009c60:	465b      	mov	r3, fp
 8009c62:	4622      	mov	r2, r4
 8009c64:	4629      	mov	r1, r5
 8009c66:	4630      	mov	r0, r6
 8009c68:	f7ff ffa1 	bl	8009bae <__sfputs_r>
 8009c6c:	3001      	adds	r0, #1
 8009c6e:	f000 80a7 	beq.w	8009dc0 <_vfiprintf_r+0x1ec>
 8009c72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c74:	445a      	add	r2, fp
 8009c76:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c78:	f89a 3000 	ldrb.w	r3, [sl]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	f000 809f 	beq.w	8009dc0 <_vfiprintf_r+0x1ec>
 8009c82:	2300      	movs	r3, #0
 8009c84:	f04f 32ff 	mov.w	r2, #4294967295
 8009c88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c8c:	f10a 0a01 	add.w	sl, sl, #1
 8009c90:	9304      	str	r3, [sp, #16]
 8009c92:	9307      	str	r3, [sp, #28]
 8009c94:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c98:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c9a:	4654      	mov	r4, sl
 8009c9c:	2205      	movs	r2, #5
 8009c9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ca2:	4853      	ldr	r0, [pc, #332]	@ (8009df0 <_vfiprintf_r+0x21c>)
 8009ca4:	f000 fad2 	bl	800a24c <memchr>
 8009ca8:	9a04      	ldr	r2, [sp, #16]
 8009caa:	b9d8      	cbnz	r0, 8009ce4 <_vfiprintf_r+0x110>
 8009cac:	06d1      	lsls	r1, r2, #27
 8009cae:	bf44      	itt	mi
 8009cb0:	2320      	movmi	r3, #32
 8009cb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cb6:	0713      	lsls	r3, r2, #28
 8009cb8:	bf44      	itt	mi
 8009cba:	232b      	movmi	r3, #43	@ 0x2b
 8009cbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cc0:	f89a 3000 	ldrb.w	r3, [sl]
 8009cc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cc6:	d015      	beq.n	8009cf4 <_vfiprintf_r+0x120>
 8009cc8:	4654      	mov	r4, sl
 8009cca:	2000      	movs	r0, #0
 8009ccc:	f04f 0c0a 	mov.w	ip, #10
 8009cd0:	9a07      	ldr	r2, [sp, #28]
 8009cd2:	4621      	mov	r1, r4
 8009cd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cd8:	3b30      	subs	r3, #48	@ 0x30
 8009cda:	2b09      	cmp	r3, #9
 8009cdc:	d94b      	bls.n	8009d76 <_vfiprintf_r+0x1a2>
 8009cde:	b1b0      	cbz	r0, 8009d0e <_vfiprintf_r+0x13a>
 8009ce0:	9207      	str	r2, [sp, #28]
 8009ce2:	e014      	b.n	8009d0e <_vfiprintf_r+0x13a>
 8009ce4:	eba0 0308 	sub.w	r3, r0, r8
 8009ce8:	fa09 f303 	lsl.w	r3, r9, r3
 8009cec:	4313      	orrs	r3, r2
 8009cee:	46a2      	mov	sl, r4
 8009cf0:	9304      	str	r3, [sp, #16]
 8009cf2:	e7d2      	b.n	8009c9a <_vfiprintf_r+0xc6>
 8009cf4:	9b03      	ldr	r3, [sp, #12]
 8009cf6:	1d19      	adds	r1, r3, #4
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	9103      	str	r1, [sp, #12]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	bfbb      	ittet	lt
 8009d00:	425b      	neglt	r3, r3
 8009d02:	f042 0202 	orrlt.w	r2, r2, #2
 8009d06:	9307      	strge	r3, [sp, #28]
 8009d08:	9307      	strlt	r3, [sp, #28]
 8009d0a:	bfb8      	it	lt
 8009d0c:	9204      	strlt	r2, [sp, #16]
 8009d0e:	7823      	ldrb	r3, [r4, #0]
 8009d10:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d12:	d10a      	bne.n	8009d2a <_vfiprintf_r+0x156>
 8009d14:	7863      	ldrb	r3, [r4, #1]
 8009d16:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d18:	d132      	bne.n	8009d80 <_vfiprintf_r+0x1ac>
 8009d1a:	9b03      	ldr	r3, [sp, #12]
 8009d1c:	3402      	adds	r4, #2
 8009d1e:	1d1a      	adds	r2, r3, #4
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	9203      	str	r2, [sp, #12]
 8009d24:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d28:	9305      	str	r3, [sp, #20]
 8009d2a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009df4 <_vfiprintf_r+0x220>
 8009d2e:	2203      	movs	r2, #3
 8009d30:	4650      	mov	r0, sl
 8009d32:	7821      	ldrb	r1, [r4, #0]
 8009d34:	f000 fa8a 	bl	800a24c <memchr>
 8009d38:	b138      	cbz	r0, 8009d4a <_vfiprintf_r+0x176>
 8009d3a:	2240      	movs	r2, #64	@ 0x40
 8009d3c:	9b04      	ldr	r3, [sp, #16]
 8009d3e:	eba0 000a 	sub.w	r0, r0, sl
 8009d42:	4082      	lsls	r2, r0
 8009d44:	4313      	orrs	r3, r2
 8009d46:	3401      	adds	r4, #1
 8009d48:	9304      	str	r3, [sp, #16]
 8009d4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d4e:	2206      	movs	r2, #6
 8009d50:	4829      	ldr	r0, [pc, #164]	@ (8009df8 <_vfiprintf_r+0x224>)
 8009d52:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d56:	f000 fa79 	bl	800a24c <memchr>
 8009d5a:	2800      	cmp	r0, #0
 8009d5c:	d03f      	beq.n	8009dde <_vfiprintf_r+0x20a>
 8009d5e:	4b27      	ldr	r3, [pc, #156]	@ (8009dfc <_vfiprintf_r+0x228>)
 8009d60:	bb1b      	cbnz	r3, 8009daa <_vfiprintf_r+0x1d6>
 8009d62:	9b03      	ldr	r3, [sp, #12]
 8009d64:	3307      	adds	r3, #7
 8009d66:	f023 0307 	bic.w	r3, r3, #7
 8009d6a:	3308      	adds	r3, #8
 8009d6c:	9303      	str	r3, [sp, #12]
 8009d6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d70:	443b      	add	r3, r7
 8009d72:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d74:	e76a      	b.n	8009c4c <_vfiprintf_r+0x78>
 8009d76:	460c      	mov	r4, r1
 8009d78:	2001      	movs	r0, #1
 8009d7a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d7e:	e7a8      	b.n	8009cd2 <_vfiprintf_r+0xfe>
 8009d80:	2300      	movs	r3, #0
 8009d82:	f04f 0c0a 	mov.w	ip, #10
 8009d86:	4619      	mov	r1, r3
 8009d88:	3401      	adds	r4, #1
 8009d8a:	9305      	str	r3, [sp, #20]
 8009d8c:	4620      	mov	r0, r4
 8009d8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d92:	3a30      	subs	r2, #48	@ 0x30
 8009d94:	2a09      	cmp	r2, #9
 8009d96:	d903      	bls.n	8009da0 <_vfiprintf_r+0x1cc>
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d0c6      	beq.n	8009d2a <_vfiprintf_r+0x156>
 8009d9c:	9105      	str	r1, [sp, #20]
 8009d9e:	e7c4      	b.n	8009d2a <_vfiprintf_r+0x156>
 8009da0:	4604      	mov	r4, r0
 8009da2:	2301      	movs	r3, #1
 8009da4:	fb0c 2101 	mla	r1, ip, r1, r2
 8009da8:	e7f0      	b.n	8009d8c <_vfiprintf_r+0x1b8>
 8009daa:	ab03      	add	r3, sp, #12
 8009dac:	9300      	str	r3, [sp, #0]
 8009dae:	462a      	mov	r2, r5
 8009db0:	4630      	mov	r0, r6
 8009db2:	4b13      	ldr	r3, [pc, #76]	@ (8009e00 <_vfiprintf_r+0x22c>)
 8009db4:	a904      	add	r1, sp, #16
 8009db6:	f3af 8000 	nop.w
 8009dba:	4607      	mov	r7, r0
 8009dbc:	1c78      	adds	r0, r7, #1
 8009dbe:	d1d6      	bne.n	8009d6e <_vfiprintf_r+0x19a>
 8009dc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009dc2:	07d9      	lsls	r1, r3, #31
 8009dc4:	d405      	bmi.n	8009dd2 <_vfiprintf_r+0x1fe>
 8009dc6:	89ab      	ldrh	r3, [r5, #12]
 8009dc8:	059a      	lsls	r2, r3, #22
 8009dca:	d402      	bmi.n	8009dd2 <_vfiprintf_r+0x1fe>
 8009dcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009dce:	f7ff fde1 	bl	8009994 <__retarget_lock_release_recursive>
 8009dd2:	89ab      	ldrh	r3, [r5, #12]
 8009dd4:	065b      	lsls	r3, r3, #25
 8009dd6:	f53f af1f 	bmi.w	8009c18 <_vfiprintf_r+0x44>
 8009dda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ddc:	e71e      	b.n	8009c1c <_vfiprintf_r+0x48>
 8009dde:	ab03      	add	r3, sp, #12
 8009de0:	9300      	str	r3, [sp, #0]
 8009de2:	462a      	mov	r2, r5
 8009de4:	4630      	mov	r0, r6
 8009de6:	4b06      	ldr	r3, [pc, #24]	@ (8009e00 <_vfiprintf_r+0x22c>)
 8009de8:	a904      	add	r1, sp, #16
 8009dea:	f000 f87d 	bl	8009ee8 <_printf_i>
 8009dee:	e7e4      	b.n	8009dba <_vfiprintf_r+0x1e6>
 8009df0:	0800a432 	.word	0x0800a432
 8009df4:	0800a438 	.word	0x0800a438
 8009df8:	0800a43c 	.word	0x0800a43c
 8009dfc:	00000000 	.word	0x00000000
 8009e00:	08009baf 	.word	0x08009baf

08009e04 <_printf_common>:
 8009e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e08:	4616      	mov	r6, r2
 8009e0a:	4698      	mov	r8, r3
 8009e0c:	688a      	ldr	r2, [r1, #8]
 8009e0e:	690b      	ldr	r3, [r1, #16]
 8009e10:	4607      	mov	r7, r0
 8009e12:	4293      	cmp	r3, r2
 8009e14:	bfb8      	it	lt
 8009e16:	4613      	movlt	r3, r2
 8009e18:	6033      	str	r3, [r6, #0]
 8009e1a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e1e:	460c      	mov	r4, r1
 8009e20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e24:	b10a      	cbz	r2, 8009e2a <_printf_common+0x26>
 8009e26:	3301      	adds	r3, #1
 8009e28:	6033      	str	r3, [r6, #0]
 8009e2a:	6823      	ldr	r3, [r4, #0]
 8009e2c:	0699      	lsls	r1, r3, #26
 8009e2e:	bf42      	ittt	mi
 8009e30:	6833      	ldrmi	r3, [r6, #0]
 8009e32:	3302      	addmi	r3, #2
 8009e34:	6033      	strmi	r3, [r6, #0]
 8009e36:	6825      	ldr	r5, [r4, #0]
 8009e38:	f015 0506 	ands.w	r5, r5, #6
 8009e3c:	d106      	bne.n	8009e4c <_printf_common+0x48>
 8009e3e:	f104 0a19 	add.w	sl, r4, #25
 8009e42:	68e3      	ldr	r3, [r4, #12]
 8009e44:	6832      	ldr	r2, [r6, #0]
 8009e46:	1a9b      	subs	r3, r3, r2
 8009e48:	42ab      	cmp	r3, r5
 8009e4a:	dc2b      	bgt.n	8009ea4 <_printf_common+0xa0>
 8009e4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e50:	6822      	ldr	r2, [r4, #0]
 8009e52:	3b00      	subs	r3, #0
 8009e54:	bf18      	it	ne
 8009e56:	2301      	movne	r3, #1
 8009e58:	0692      	lsls	r2, r2, #26
 8009e5a:	d430      	bmi.n	8009ebe <_printf_common+0xba>
 8009e5c:	4641      	mov	r1, r8
 8009e5e:	4638      	mov	r0, r7
 8009e60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009e64:	47c8      	blx	r9
 8009e66:	3001      	adds	r0, #1
 8009e68:	d023      	beq.n	8009eb2 <_printf_common+0xae>
 8009e6a:	6823      	ldr	r3, [r4, #0]
 8009e6c:	6922      	ldr	r2, [r4, #16]
 8009e6e:	f003 0306 	and.w	r3, r3, #6
 8009e72:	2b04      	cmp	r3, #4
 8009e74:	bf14      	ite	ne
 8009e76:	2500      	movne	r5, #0
 8009e78:	6833      	ldreq	r3, [r6, #0]
 8009e7a:	f04f 0600 	mov.w	r6, #0
 8009e7e:	bf08      	it	eq
 8009e80:	68e5      	ldreq	r5, [r4, #12]
 8009e82:	f104 041a 	add.w	r4, r4, #26
 8009e86:	bf08      	it	eq
 8009e88:	1aed      	subeq	r5, r5, r3
 8009e8a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009e8e:	bf08      	it	eq
 8009e90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e94:	4293      	cmp	r3, r2
 8009e96:	bfc4      	itt	gt
 8009e98:	1a9b      	subgt	r3, r3, r2
 8009e9a:	18ed      	addgt	r5, r5, r3
 8009e9c:	42b5      	cmp	r5, r6
 8009e9e:	d11a      	bne.n	8009ed6 <_printf_common+0xd2>
 8009ea0:	2000      	movs	r0, #0
 8009ea2:	e008      	b.n	8009eb6 <_printf_common+0xb2>
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	4652      	mov	r2, sl
 8009ea8:	4641      	mov	r1, r8
 8009eaa:	4638      	mov	r0, r7
 8009eac:	47c8      	blx	r9
 8009eae:	3001      	adds	r0, #1
 8009eb0:	d103      	bne.n	8009eba <_printf_common+0xb6>
 8009eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8009eb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eba:	3501      	adds	r5, #1
 8009ebc:	e7c1      	b.n	8009e42 <_printf_common+0x3e>
 8009ebe:	2030      	movs	r0, #48	@ 0x30
 8009ec0:	18e1      	adds	r1, r4, r3
 8009ec2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ec6:	1c5a      	adds	r2, r3, #1
 8009ec8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009ecc:	4422      	add	r2, r4
 8009ece:	3302      	adds	r3, #2
 8009ed0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ed4:	e7c2      	b.n	8009e5c <_printf_common+0x58>
 8009ed6:	2301      	movs	r3, #1
 8009ed8:	4622      	mov	r2, r4
 8009eda:	4641      	mov	r1, r8
 8009edc:	4638      	mov	r0, r7
 8009ede:	47c8      	blx	r9
 8009ee0:	3001      	adds	r0, #1
 8009ee2:	d0e6      	beq.n	8009eb2 <_printf_common+0xae>
 8009ee4:	3601      	adds	r6, #1
 8009ee6:	e7d9      	b.n	8009e9c <_printf_common+0x98>

08009ee8 <_printf_i>:
 8009ee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009eec:	7e0f      	ldrb	r7, [r1, #24]
 8009eee:	4691      	mov	r9, r2
 8009ef0:	2f78      	cmp	r7, #120	@ 0x78
 8009ef2:	4680      	mov	r8, r0
 8009ef4:	460c      	mov	r4, r1
 8009ef6:	469a      	mov	sl, r3
 8009ef8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009efa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009efe:	d807      	bhi.n	8009f10 <_printf_i+0x28>
 8009f00:	2f62      	cmp	r7, #98	@ 0x62
 8009f02:	d80a      	bhi.n	8009f1a <_printf_i+0x32>
 8009f04:	2f00      	cmp	r7, #0
 8009f06:	f000 80d1 	beq.w	800a0ac <_printf_i+0x1c4>
 8009f0a:	2f58      	cmp	r7, #88	@ 0x58
 8009f0c:	f000 80b8 	beq.w	800a080 <_printf_i+0x198>
 8009f10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f18:	e03a      	b.n	8009f90 <_printf_i+0xa8>
 8009f1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f1e:	2b15      	cmp	r3, #21
 8009f20:	d8f6      	bhi.n	8009f10 <_printf_i+0x28>
 8009f22:	a101      	add	r1, pc, #4	@ (adr r1, 8009f28 <_printf_i+0x40>)
 8009f24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f28:	08009f81 	.word	0x08009f81
 8009f2c:	08009f95 	.word	0x08009f95
 8009f30:	08009f11 	.word	0x08009f11
 8009f34:	08009f11 	.word	0x08009f11
 8009f38:	08009f11 	.word	0x08009f11
 8009f3c:	08009f11 	.word	0x08009f11
 8009f40:	08009f95 	.word	0x08009f95
 8009f44:	08009f11 	.word	0x08009f11
 8009f48:	08009f11 	.word	0x08009f11
 8009f4c:	08009f11 	.word	0x08009f11
 8009f50:	08009f11 	.word	0x08009f11
 8009f54:	0800a093 	.word	0x0800a093
 8009f58:	08009fbf 	.word	0x08009fbf
 8009f5c:	0800a04d 	.word	0x0800a04d
 8009f60:	08009f11 	.word	0x08009f11
 8009f64:	08009f11 	.word	0x08009f11
 8009f68:	0800a0b5 	.word	0x0800a0b5
 8009f6c:	08009f11 	.word	0x08009f11
 8009f70:	08009fbf 	.word	0x08009fbf
 8009f74:	08009f11 	.word	0x08009f11
 8009f78:	08009f11 	.word	0x08009f11
 8009f7c:	0800a055 	.word	0x0800a055
 8009f80:	6833      	ldr	r3, [r6, #0]
 8009f82:	1d1a      	adds	r2, r3, #4
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	6032      	str	r2, [r6, #0]
 8009f88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009f90:	2301      	movs	r3, #1
 8009f92:	e09c      	b.n	800a0ce <_printf_i+0x1e6>
 8009f94:	6833      	ldr	r3, [r6, #0]
 8009f96:	6820      	ldr	r0, [r4, #0]
 8009f98:	1d19      	adds	r1, r3, #4
 8009f9a:	6031      	str	r1, [r6, #0]
 8009f9c:	0606      	lsls	r6, r0, #24
 8009f9e:	d501      	bpl.n	8009fa4 <_printf_i+0xbc>
 8009fa0:	681d      	ldr	r5, [r3, #0]
 8009fa2:	e003      	b.n	8009fac <_printf_i+0xc4>
 8009fa4:	0645      	lsls	r5, r0, #25
 8009fa6:	d5fb      	bpl.n	8009fa0 <_printf_i+0xb8>
 8009fa8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009fac:	2d00      	cmp	r5, #0
 8009fae:	da03      	bge.n	8009fb8 <_printf_i+0xd0>
 8009fb0:	232d      	movs	r3, #45	@ 0x2d
 8009fb2:	426d      	negs	r5, r5
 8009fb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fb8:	230a      	movs	r3, #10
 8009fba:	4858      	ldr	r0, [pc, #352]	@ (800a11c <_printf_i+0x234>)
 8009fbc:	e011      	b.n	8009fe2 <_printf_i+0xfa>
 8009fbe:	6821      	ldr	r1, [r4, #0]
 8009fc0:	6833      	ldr	r3, [r6, #0]
 8009fc2:	0608      	lsls	r0, r1, #24
 8009fc4:	f853 5b04 	ldr.w	r5, [r3], #4
 8009fc8:	d402      	bmi.n	8009fd0 <_printf_i+0xe8>
 8009fca:	0649      	lsls	r1, r1, #25
 8009fcc:	bf48      	it	mi
 8009fce:	b2ad      	uxthmi	r5, r5
 8009fd0:	2f6f      	cmp	r7, #111	@ 0x6f
 8009fd2:	6033      	str	r3, [r6, #0]
 8009fd4:	bf14      	ite	ne
 8009fd6:	230a      	movne	r3, #10
 8009fd8:	2308      	moveq	r3, #8
 8009fda:	4850      	ldr	r0, [pc, #320]	@ (800a11c <_printf_i+0x234>)
 8009fdc:	2100      	movs	r1, #0
 8009fde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009fe2:	6866      	ldr	r6, [r4, #4]
 8009fe4:	2e00      	cmp	r6, #0
 8009fe6:	60a6      	str	r6, [r4, #8]
 8009fe8:	db05      	blt.n	8009ff6 <_printf_i+0x10e>
 8009fea:	6821      	ldr	r1, [r4, #0]
 8009fec:	432e      	orrs	r6, r5
 8009fee:	f021 0104 	bic.w	r1, r1, #4
 8009ff2:	6021      	str	r1, [r4, #0]
 8009ff4:	d04b      	beq.n	800a08e <_printf_i+0x1a6>
 8009ff6:	4616      	mov	r6, r2
 8009ff8:	fbb5 f1f3 	udiv	r1, r5, r3
 8009ffc:	fb03 5711 	mls	r7, r3, r1, r5
 800a000:	5dc7      	ldrb	r7, [r0, r7]
 800a002:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a006:	462f      	mov	r7, r5
 800a008:	42bb      	cmp	r3, r7
 800a00a:	460d      	mov	r5, r1
 800a00c:	d9f4      	bls.n	8009ff8 <_printf_i+0x110>
 800a00e:	2b08      	cmp	r3, #8
 800a010:	d10b      	bne.n	800a02a <_printf_i+0x142>
 800a012:	6823      	ldr	r3, [r4, #0]
 800a014:	07df      	lsls	r7, r3, #31
 800a016:	d508      	bpl.n	800a02a <_printf_i+0x142>
 800a018:	6923      	ldr	r3, [r4, #16]
 800a01a:	6861      	ldr	r1, [r4, #4]
 800a01c:	4299      	cmp	r1, r3
 800a01e:	bfde      	ittt	le
 800a020:	2330      	movle	r3, #48	@ 0x30
 800a022:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a026:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a02a:	1b92      	subs	r2, r2, r6
 800a02c:	6122      	str	r2, [r4, #16]
 800a02e:	464b      	mov	r3, r9
 800a030:	4621      	mov	r1, r4
 800a032:	4640      	mov	r0, r8
 800a034:	f8cd a000 	str.w	sl, [sp]
 800a038:	aa03      	add	r2, sp, #12
 800a03a:	f7ff fee3 	bl	8009e04 <_printf_common>
 800a03e:	3001      	adds	r0, #1
 800a040:	d14a      	bne.n	800a0d8 <_printf_i+0x1f0>
 800a042:	f04f 30ff 	mov.w	r0, #4294967295
 800a046:	b004      	add	sp, #16
 800a048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a04c:	6823      	ldr	r3, [r4, #0]
 800a04e:	f043 0320 	orr.w	r3, r3, #32
 800a052:	6023      	str	r3, [r4, #0]
 800a054:	2778      	movs	r7, #120	@ 0x78
 800a056:	4832      	ldr	r0, [pc, #200]	@ (800a120 <_printf_i+0x238>)
 800a058:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a05c:	6823      	ldr	r3, [r4, #0]
 800a05e:	6831      	ldr	r1, [r6, #0]
 800a060:	061f      	lsls	r7, r3, #24
 800a062:	f851 5b04 	ldr.w	r5, [r1], #4
 800a066:	d402      	bmi.n	800a06e <_printf_i+0x186>
 800a068:	065f      	lsls	r7, r3, #25
 800a06a:	bf48      	it	mi
 800a06c:	b2ad      	uxthmi	r5, r5
 800a06e:	6031      	str	r1, [r6, #0]
 800a070:	07d9      	lsls	r1, r3, #31
 800a072:	bf44      	itt	mi
 800a074:	f043 0320 	orrmi.w	r3, r3, #32
 800a078:	6023      	strmi	r3, [r4, #0]
 800a07a:	b11d      	cbz	r5, 800a084 <_printf_i+0x19c>
 800a07c:	2310      	movs	r3, #16
 800a07e:	e7ad      	b.n	8009fdc <_printf_i+0xf4>
 800a080:	4826      	ldr	r0, [pc, #152]	@ (800a11c <_printf_i+0x234>)
 800a082:	e7e9      	b.n	800a058 <_printf_i+0x170>
 800a084:	6823      	ldr	r3, [r4, #0]
 800a086:	f023 0320 	bic.w	r3, r3, #32
 800a08a:	6023      	str	r3, [r4, #0]
 800a08c:	e7f6      	b.n	800a07c <_printf_i+0x194>
 800a08e:	4616      	mov	r6, r2
 800a090:	e7bd      	b.n	800a00e <_printf_i+0x126>
 800a092:	6833      	ldr	r3, [r6, #0]
 800a094:	6825      	ldr	r5, [r4, #0]
 800a096:	1d18      	adds	r0, r3, #4
 800a098:	6961      	ldr	r1, [r4, #20]
 800a09a:	6030      	str	r0, [r6, #0]
 800a09c:	062e      	lsls	r6, r5, #24
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	d501      	bpl.n	800a0a6 <_printf_i+0x1be>
 800a0a2:	6019      	str	r1, [r3, #0]
 800a0a4:	e002      	b.n	800a0ac <_printf_i+0x1c4>
 800a0a6:	0668      	lsls	r0, r5, #25
 800a0a8:	d5fb      	bpl.n	800a0a2 <_printf_i+0x1ba>
 800a0aa:	8019      	strh	r1, [r3, #0]
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	4616      	mov	r6, r2
 800a0b0:	6123      	str	r3, [r4, #16]
 800a0b2:	e7bc      	b.n	800a02e <_printf_i+0x146>
 800a0b4:	6833      	ldr	r3, [r6, #0]
 800a0b6:	2100      	movs	r1, #0
 800a0b8:	1d1a      	adds	r2, r3, #4
 800a0ba:	6032      	str	r2, [r6, #0]
 800a0bc:	681e      	ldr	r6, [r3, #0]
 800a0be:	6862      	ldr	r2, [r4, #4]
 800a0c0:	4630      	mov	r0, r6
 800a0c2:	f000 f8c3 	bl	800a24c <memchr>
 800a0c6:	b108      	cbz	r0, 800a0cc <_printf_i+0x1e4>
 800a0c8:	1b80      	subs	r0, r0, r6
 800a0ca:	6060      	str	r0, [r4, #4]
 800a0cc:	6863      	ldr	r3, [r4, #4]
 800a0ce:	6123      	str	r3, [r4, #16]
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0d6:	e7aa      	b.n	800a02e <_printf_i+0x146>
 800a0d8:	4632      	mov	r2, r6
 800a0da:	4649      	mov	r1, r9
 800a0dc:	4640      	mov	r0, r8
 800a0de:	6923      	ldr	r3, [r4, #16]
 800a0e0:	47d0      	blx	sl
 800a0e2:	3001      	adds	r0, #1
 800a0e4:	d0ad      	beq.n	800a042 <_printf_i+0x15a>
 800a0e6:	6823      	ldr	r3, [r4, #0]
 800a0e8:	079b      	lsls	r3, r3, #30
 800a0ea:	d413      	bmi.n	800a114 <_printf_i+0x22c>
 800a0ec:	68e0      	ldr	r0, [r4, #12]
 800a0ee:	9b03      	ldr	r3, [sp, #12]
 800a0f0:	4298      	cmp	r0, r3
 800a0f2:	bfb8      	it	lt
 800a0f4:	4618      	movlt	r0, r3
 800a0f6:	e7a6      	b.n	800a046 <_printf_i+0x15e>
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	4632      	mov	r2, r6
 800a0fc:	4649      	mov	r1, r9
 800a0fe:	4640      	mov	r0, r8
 800a100:	47d0      	blx	sl
 800a102:	3001      	adds	r0, #1
 800a104:	d09d      	beq.n	800a042 <_printf_i+0x15a>
 800a106:	3501      	adds	r5, #1
 800a108:	68e3      	ldr	r3, [r4, #12]
 800a10a:	9903      	ldr	r1, [sp, #12]
 800a10c:	1a5b      	subs	r3, r3, r1
 800a10e:	42ab      	cmp	r3, r5
 800a110:	dcf2      	bgt.n	800a0f8 <_printf_i+0x210>
 800a112:	e7eb      	b.n	800a0ec <_printf_i+0x204>
 800a114:	2500      	movs	r5, #0
 800a116:	f104 0619 	add.w	r6, r4, #25
 800a11a:	e7f5      	b.n	800a108 <_printf_i+0x220>
 800a11c:	0800a443 	.word	0x0800a443
 800a120:	0800a454 	.word	0x0800a454

0800a124 <__swhatbuf_r>:
 800a124:	b570      	push	{r4, r5, r6, lr}
 800a126:	460c      	mov	r4, r1
 800a128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a12c:	4615      	mov	r5, r2
 800a12e:	2900      	cmp	r1, #0
 800a130:	461e      	mov	r6, r3
 800a132:	b096      	sub	sp, #88	@ 0x58
 800a134:	da0c      	bge.n	800a150 <__swhatbuf_r+0x2c>
 800a136:	89a3      	ldrh	r3, [r4, #12]
 800a138:	2100      	movs	r1, #0
 800a13a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a13e:	bf14      	ite	ne
 800a140:	2340      	movne	r3, #64	@ 0x40
 800a142:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a146:	2000      	movs	r0, #0
 800a148:	6031      	str	r1, [r6, #0]
 800a14a:	602b      	str	r3, [r5, #0]
 800a14c:	b016      	add	sp, #88	@ 0x58
 800a14e:	bd70      	pop	{r4, r5, r6, pc}
 800a150:	466a      	mov	r2, sp
 800a152:	f000 f849 	bl	800a1e8 <_fstat_r>
 800a156:	2800      	cmp	r0, #0
 800a158:	dbed      	blt.n	800a136 <__swhatbuf_r+0x12>
 800a15a:	9901      	ldr	r1, [sp, #4]
 800a15c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a160:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a164:	4259      	negs	r1, r3
 800a166:	4159      	adcs	r1, r3
 800a168:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a16c:	e7eb      	b.n	800a146 <__swhatbuf_r+0x22>

0800a16e <__smakebuf_r>:
 800a16e:	898b      	ldrh	r3, [r1, #12]
 800a170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a172:	079d      	lsls	r5, r3, #30
 800a174:	4606      	mov	r6, r0
 800a176:	460c      	mov	r4, r1
 800a178:	d507      	bpl.n	800a18a <__smakebuf_r+0x1c>
 800a17a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a17e:	6023      	str	r3, [r4, #0]
 800a180:	6123      	str	r3, [r4, #16]
 800a182:	2301      	movs	r3, #1
 800a184:	6163      	str	r3, [r4, #20]
 800a186:	b003      	add	sp, #12
 800a188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a18a:	466a      	mov	r2, sp
 800a18c:	ab01      	add	r3, sp, #4
 800a18e:	f7ff ffc9 	bl	800a124 <__swhatbuf_r>
 800a192:	9f00      	ldr	r7, [sp, #0]
 800a194:	4605      	mov	r5, r0
 800a196:	4639      	mov	r1, r7
 800a198:	4630      	mov	r0, r6
 800a19a:	f7ff fc67 	bl	8009a6c <_malloc_r>
 800a19e:	b948      	cbnz	r0, 800a1b4 <__smakebuf_r+0x46>
 800a1a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1a4:	059a      	lsls	r2, r3, #22
 800a1a6:	d4ee      	bmi.n	800a186 <__smakebuf_r+0x18>
 800a1a8:	f023 0303 	bic.w	r3, r3, #3
 800a1ac:	f043 0302 	orr.w	r3, r3, #2
 800a1b0:	81a3      	strh	r3, [r4, #12]
 800a1b2:	e7e2      	b.n	800a17a <__smakebuf_r+0xc>
 800a1b4:	89a3      	ldrh	r3, [r4, #12]
 800a1b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a1ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1be:	81a3      	strh	r3, [r4, #12]
 800a1c0:	9b01      	ldr	r3, [sp, #4]
 800a1c2:	6020      	str	r0, [r4, #0]
 800a1c4:	b15b      	cbz	r3, 800a1de <__smakebuf_r+0x70>
 800a1c6:	4630      	mov	r0, r6
 800a1c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1cc:	f000 f81e 	bl	800a20c <_isatty_r>
 800a1d0:	b128      	cbz	r0, 800a1de <__smakebuf_r+0x70>
 800a1d2:	89a3      	ldrh	r3, [r4, #12]
 800a1d4:	f023 0303 	bic.w	r3, r3, #3
 800a1d8:	f043 0301 	orr.w	r3, r3, #1
 800a1dc:	81a3      	strh	r3, [r4, #12]
 800a1de:	89a3      	ldrh	r3, [r4, #12]
 800a1e0:	431d      	orrs	r5, r3
 800a1e2:	81a5      	strh	r5, [r4, #12]
 800a1e4:	e7cf      	b.n	800a186 <__smakebuf_r+0x18>
	...

0800a1e8 <_fstat_r>:
 800a1e8:	b538      	push	{r3, r4, r5, lr}
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	4d06      	ldr	r5, [pc, #24]	@ (800a208 <_fstat_r+0x20>)
 800a1ee:	4604      	mov	r4, r0
 800a1f0:	4608      	mov	r0, r1
 800a1f2:	4611      	mov	r1, r2
 800a1f4:	602b      	str	r3, [r5, #0]
 800a1f6:	f7f7 f85d 	bl	80012b4 <_fstat>
 800a1fa:	1c43      	adds	r3, r0, #1
 800a1fc:	d102      	bne.n	800a204 <_fstat_r+0x1c>
 800a1fe:	682b      	ldr	r3, [r5, #0]
 800a200:	b103      	cbz	r3, 800a204 <_fstat_r+0x1c>
 800a202:	6023      	str	r3, [r4, #0]
 800a204:	bd38      	pop	{r3, r4, r5, pc}
 800a206:	bf00      	nop
 800a208:	20004410 	.word	0x20004410

0800a20c <_isatty_r>:
 800a20c:	b538      	push	{r3, r4, r5, lr}
 800a20e:	2300      	movs	r3, #0
 800a210:	4d05      	ldr	r5, [pc, #20]	@ (800a228 <_isatty_r+0x1c>)
 800a212:	4604      	mov	r4, r0
 800a214:	4608      	mov	r0, r1
 800a216:	602b      	str	r3, [r5, #0]
 800a218:	f7f7 f85b 	bl	80012d2 <_isatty>
 800a21c:	1c43      	adds	r3, r0, #1
 800a21e:	d102      	bne.n	800a226 <_isatty_r+0x1a>
 800a220:	682b      	ldr	r3, [r5, #0]
 800a222:	b103      	cbz	r3, 800a226 <_isatty_r+0x1a>
 800a224:	6023      	str	r3, [r4, #0]
 800a226:	bd38      	pop	{r3, r4, r5, pc}
 800a228:	20004410 	.word	0x20004410

0800a22c <_sbrk_r>:
 800a22c:	b538      	push	{r3, r4, r5, lr}
 800a22e:	2300      	movs	r3, #0
 800a230:	4d05      	ldr	r5, [pc, #20]	@ (800a248 <_sbrk_r+0x1c>)
 800a232:	4604      	mov	r4, r0
 800a234:	4608      	mov	r0, r1
 800a236:	602b      	str	r3, [r5, #0]
 800a238:	f7f7 f862 	bl	8001300 <_sbrk>
 800a23c:	1c43      	adds	r3, r0, #1
 800a23e:	d102      	bne.n	800a246 <_sbrk_r+0x1a>
 800a240:	682b      	ldr	r3, [r5, #0]
 800a242:	b103      	cbz	r3, 800a246 <_sbrk_r+0x1a>
 800a244:	6023      	str	r3, [r4, #0]
 800a246:	bd38      	pop	{r3, r4, r5, pc}
 800a248:	20004410 	.word	0x20004410

0800a24c <memchr>:
 800a24c:	4603      	mov	r3, r0
 800a24e:	b510      	push	{r4, lr}
 800a250:	b2c9      	uxtb	r1, r1
 800a252:	4402      	add	r2, r0
 800a254:	4293      	cmp	r3, r2
 800a256:	4618      	mov	r0, r3
 800a258:	d101      	bne.n	800a25e <memchr+0x12>
 800a25a:	2000      	movs	r0, #0
 800a25c:	e003      	b.n	800a266 <memchr+0x1a>
 800a25e:	7804      	ldrb	r4, [r0, #0]
 800a260:	3301      	adds	r3, #1
 800a262:	428c      	cmp	r4, r1
 800a264:	d1f6      	bne.n	800a254 <memchr+0x8>
 800a266:	bd10      	pop	{r4, pc}

0800a268 <_init>:
 800a268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a26a:	bf00      	nop
 800a26c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a26e:	bc08      	pop	{r3}
 800a270:	469e      	mov	lr, r3
 800a272:	4770      	bx	lr

0800a274 <_fini>:
 800a274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a276:	bf00      	nop
 800a278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a27a:	bc08      	pop	{r3}
 800a27c:	469e      	mov	lr, r3
 800a27e:	4770      	bx	lr
