# Reading D:/making_program/intelFPGA_lite/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do DE10_Standard_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/making_program/intelFPGA_lite/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/program_learning/verilog/My_design/the_final_experiment/Code {D:/program_learning/verilog/My_design/the_final_experiment/Code/ldw_ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:49 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/program_learning/verilog/My_design/the_final_experiment/Code" D:/program_learning/verilog/My_design/the_final_experiment/Code/ldw_ALU.v 
# -- Compiling module ldw_ALU
# 
# Top level modules:
# 	ldw_ALU
# End time: 21:10:49 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/program_learning/verilog/My_design/the_final_experiment/Code {D:/program_learning/verilog/My_design/the_final_experiment/Code/ldw_RegFile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:10:49 on Dec 05,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/program_learning/verilog/My_design/the_final_experiment/Code" D:/program_learning/verilog/My_design/the_final_experiment/Code/ldw_RegFile.v 
# -- Compiling module ldw_RegFile
# ** Error: D:/program_learning/verilog/My_design/the_final_experiment/Code/ldw_RegFile.v(13): Declarations not allowed in unnamed block.
# End time: 21:10:49 on Dec 05,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/making_program/intelFPGA_lite/ModelSim/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE10_Standard_run_msim_rtl_verilog.do line 9
# D:/making_program/intelFPGA_lite/ModelSim/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/program_learning/verilog/My_design/the_final_experiment/Code {D:/program_learning/verilog/My_design/the_final..."
dataset reload -f
# Dataset not found: 
# Break key hit
