#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* MOTOR_A_PWMUDB */
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__7__POS 7
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define MOTOR_A_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define MOTOR_A_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define MOTOR_A_PWMUDB_genblk8_stsreg__0__POS 0
#define MOTOR_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define MOTOR_A_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define MOTOR_A_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define MOTOR_A_PWMUDB_genblk8_stsreg__1__POS 1
#define MOTOR_A_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define MOTOR_A_PWMUDB_genblk8_stsreg__2__POS 2
#define MOTOR_A_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define MOTOR_A_PWMUDB_genblk8_stsreg__3__POS 3
#define MOTOR_A_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define MOTOR_A_PWMUDB_genblk8_stsreg__5__POS 5
#define MOTOR_A_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define MOTOR_A_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define MOTOR_A_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define MOTOR_A_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define MOTOR_A_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define MOTOR_A_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define MOTOR_A_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define MOTOR_A_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB00_A0
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB00_A1
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB00_D0
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB00_D1
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB00_F0
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB00_F1
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define MOTOR_A_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL

/* MOTOR_B_PWMUDB */
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__7__POS 7
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define MOTOR_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define MOTOR_B_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define MOTOR_B_PWMUDB_genblk8_stsreg__0__POS 0
#define MOTOR_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define MOTOR_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define MOTOR_B_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define MOTOR_B_PWMUDB_genblk8_stsreg__1__POS 1
#define MOTOR_B_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define MOTOR_B_PWMUDB_genblk8_stsreg__2__POS 2
#define MOTOR_B_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define MOTOR_B_PWMUDB_genblk8_stsreg__3__POS 3
#define MOTOR_B_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define MOTOR_B_PWMUDB_genblk8_stsreg__5__POS 5
#define MOTOR_B_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define MOTOR_B_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define MOTOR_B_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define MOTOR_B_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define MOTOR_B_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define MOTOR_B_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define MOTOR_B_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define MOTOR_B_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define MOTOR_B_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* MOTOR_A_1 */
#define MOTOR_A_1__0__MASK 0x20u
#define MOTOR_A_1__0__PC CYREG_PRT4_PC5
#define MOTOR_A_1__0__PORT 4u
#define MOTOR_A_1__0__SHIFT 5
#define MOTOR_A_1__AG CYREG_PRT4_AG
#define MOTOR_A_1__AMUX CYREG_PRT4_AMUX
#define MOTOR_A_1__BIE CYREG_PRT4_BIE
#define MOTOR_A_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define MOTOR_A_1__BYP CYREG_PRT4_BYP
#define MOTOR_A_1__CTL CYREG_PRT4_CTL
#define MOTOR_A_1__DM0 CYREG_PRT4_DM0
#define MOTOR_A_1__DM1 CYREG_PRT4_DM1
#define MOTOR_A_1__DM2 CYREG_PRT4_DM2
#define MOTOR_A_1__DR CYREG_PRT4_DR
#define MOTOR_A_1__INP_DIS CYREG_PRT4_INP_DIS
#define MOTOR_A_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MOTOR_A_1__LCD_EN CYREG_PRT4_LCD_EN
#define MOTOR_A_1__MASK 0x20u
#define MOTOR_A_1__PORT 4u
#define MOTOR_A_1__PRT CYREG_PRT4_PRT
#define MOTOR_A_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MOTOR_A_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MOTOR_A_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MOTOR_A_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MOTOR_A_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MOTOR_A_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MOTOR_A_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MOTOR_A_1__PS CYREG_PRT4_PS
#define MOTOR_A_1__SHIFT 5
#define MOTOR_A_1__SLW CYREG_PRT4_SLW

/* MOTOR_A_2 */
#define MOTOR_A_2__0__MASK 0x10u
#define MOTOR_A_2__0__PC CYREG_PRT4_PC4
#define MOTOR_A_2__0__PORT 4u
#define MOTOR_A_2__0__SHIFT 4
#define MOTOR_A_2__AG CYREG_PRT4_AG
#define MOTOR_A_2__AMUX CYREG_PRT4_AMUX
#define MOTOR_A_2__BIE CYREG_PRT4_BIE
#define MOTOR_A_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define MOTOR_A_2__BYP CYREG_PRT4_BYP
#define MOTOR_A_2__CTL CYREG_PRT4_CTL
#define MOTOR_A_2__DM0 CYREG_PRT4_DM0
#define MOTOR_A_2__DM1 CYREG_PRT4_DM1
#define MOTOR_A_2__DM2 CYREG_PRT4_DM2
#define MOTOR_A_2__DR CYREG_PRT4_DR
#define MOTOR_A_2__INP_DIS CYREG_PRT4_INP_DIS
#define MOTOR_A_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MOTOR_A_2__LCD_EN CYREG_PRT4_LCD_EN
#define MOTOR_A_2__MASK 0x10u
#define MOTOR_A_2__PORT 4u
#define MOTOR_A_2__PRT CYREG_PRT4_PRT
#define MOTOR_A_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MOTOR_A_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MOTOR_A_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MOTOR_A_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MOTOR_A_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MOTOR_A_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MOTOR_A_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MOTOR_A_2__PS CYREG_PRT4_PS
#define MOTOR_A_2__SHIFT 4
#define MOTOR_A_2__SLW CYREG_PRT4_SLW

/* MOTOR_B_1 */
#define MOTOR_B_1__0__MASK 0x08u
#define MOTOR_B_1__0__PC CYREG_PRT4_PC3
#define MOTOR_B_1__0__PORT 4u
#define MOTOR_B_1__0__SHIFT 3
#define MOTOR_B_1__AG CYREG_PRT4_AG
#define MOTOR_B_1__AMUX CYREG_PRT4_AMUX
#define MOTOR_B_1__BIE CYREG_PRT4_BIE
#define MOTOR_B_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define MOTOR_B_1__BYP CYREG_PRT4_BYP
#define MOTOR_B_1__CTL CYREG_PRT4_CTL
#define MOTOR_B_1__DM0 CYREG_PRT4_DM0
#define MOTOR_B_1__DM1 CYREG_PRT4_DM1
#define MOTOR_B_1__DM2 CYREG_PRT4_DM2
#define MOTOR_B_1__DR CYREG_PRT4_DR
#define MOTOR_B_1__INP_DIS CYREG_PRT4_INP_DIS
#define MOTOR_B_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MOTOR_B_1__LCD_EN CYREG_PRT4_LCD_EN
#define MOTOR_B_1__MASK 0x08u
#define MOTOR_B_1__PORT 4u
#define MOTOR_B_1__PRT CYREG_PRT4_PRT
#define MOTOR_B_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MOTOR_B_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MOTOR_B_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MOTOR_B_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MOTOR_B_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MOTOR_B_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MOTOR_B_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MOTOR_B_1__PS CYREG_PRT4_PS
#define MOTOR_B_1__SHIFT 3
#define MOTOR_B_1__SLW CYREG_PRT4_SLW

/* MOTOR_B_2 */
#define MOTOR_B_2__0__MASK 0x04u
#define MOTOR_B_2__0__PC CYREG_PRT4_PC2
#define MOTOR_B_2__0__PORT 4u
#define MOTOR_B_2__0__SHIFT 2
#define MOTOR_B_2__AG CYREG_PRT4_AG
#define MOTOR_B_2__AMUX CYREG_PRT4_AMUX
#define MOTOR_B_2__BIE CYREG_PRT4_BIE
#define MOTOR_B_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define MOTOR_B_2__BYP CYREG_PRT4_BYP
#define MOTOR_B_2__CTL CYREG_PRT4_CTL
#define MOTOR_B_2__DM0 CYREG_PRT4_DM0
#define MOTOR_B_2__DM1 CYREG_PRT4_DM1
#define MOTOR_B_2__DM2 CYREG_PRT4_DM2
#define MOTOR_B_2__DR CYREG_PRT4_DR
#define MOTOR_B_2__INP_DIS CYREG_PRT4_INP_DIS
#define MOTOR_B_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MOTOR_B_2__LCD_EN CYREG_PRT4_LCD_EN
#define MOTOR_B_2__MASK 0x04u
#define MOTOR_B_2__PORT 4u
#define MOTOR_B_2__PRT CYREG_PRT4_PRT
#define MOTOR_B_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MOTOR_B_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MOTOR_B_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MOTOR_B_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MOTOR_B_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MOTOR_B_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MOTOR_B_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MOTOR_B_2__PS CYREG_PRT4_PS
#define MOTOR_B_2__SHIFT 2
#define MOTOR_B_2__SLW CYREG_PRT4_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E09E069u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
