[ START MERGED ]
clk_N_45 clk_c
clk_c_enable_445 rst_reg_n
i_tinyqv/mem/n11527 i_tinyqv/mem/write_qspi_data_byte_idx_1_N_2021_0
i_tinyqv/mem/q_ctrl/n32056 is_writing
i_tinyqv/cpu/n31980 rst_reg_n_adj_3274
i_tinyqv/mem/q_ctrl/n32058 i_tinyqv/mem/q_ctrl/nibbles_remaining_2
[ END MERGED ]
[ START CLIPPED ]
VCC_net
i_qspi/start_count_3562_add_4_1/S0
i_qspi/start_count_3562_add_4_1/CI
i_qspi/start_count_3562_add_4_7/S1
i_qspi/start_count_3562_add_4_7/CO
_add_1_5116_add_4_23/S1
_add_1_5116_add_4_23/CO
_add_1_5107_add_4_1/S0
_add_1_5107_add_4_1/CI
_add_1_add_4_add_4_20/CO
_add_1_5107_add_4_13/CO
_add_1_5113_add_4_2/S0
_add_1_5113_add_4_2/CI
_add_1_5122_add_4_1/S0
_add_1_5122_add_4_1/CI
_add_1_5122_add_4_13/CO
_add_1_5113_add_4_24/S1
_add_1_5113_add_4_24/CO
time_count_3561_add_4_1/S0
time_count_3561_add_4_1/CI
time_count_3561_add_4_9/S1
time_count_3561_add_4_9/CO
_add_1_5110_add_4_1/S0
_add_1_5110_add_4_1/CI
_add_1_5110_add_4_21/CO
_add_1_5119_add_4_2/S1
_add_1_5119_add_4_2/S0
_add_1_5119_add_4_2/CI
_add_1_5119_add_4_4/S1
_add_1_5119_add_4_4/S0
_add_1_5119_add_4_6/S1
_add_1_5119_add_4_6/S0
_add_1_5119_add_4_8/S1
_add_1_5119_add_4_8/S0
_add_1_5119_add_4_10/S1
_add_1_5119_add_4_10/S0
_add_1_5119_add_4_12/S1
_add_1_5119_add_4_12/S0
_add_1_5104_add_4_15/CO
_add_1_5104_add_4_1/S0
_add_1_5104_add_4_1/CI
_add_1_add_4_add_4_2/S0
_add_1_add_4_add_4_2/CI
_add_1_5119_add_4_14/S1
_add_1_5119_add_4_14/S0
_add_1_5119_add_4_cout/S1
_add_1_5119_add_4_cout/CO
_add_1_5127_add_4_2/S1
_add_1_5127_add_4_2/S0
_add_1_5127_add_4_2/CI
_add_1_5127_add_4_4/S1
_add_1_5127_add_4_4/S0
_add_1_5127_add_4_6/S1
_add_1_5127_add_4_6/S0
_add_1_5127_add_4_8/S1
_add_1_5127_add_4_8/S0
_add_1_5127_add_4_10/S1
_add_1_5127_add_4_10/S0
_add_1_5127_add_4_12/S1
_add_1_5127_add_4_12/S0
_add_1_5127_add_4_14/S1
_add_1_5127_add_4_14/S0
i_peripherals/i_uart/i_uart_rx/cycle_counter_12__I_0_13/S1
i_peripherals/i_uart/i_uart_rx/cycle_counter_12__I_0_13/CO
i_peripherals/i_uart/i_uart_rx/cycle_counter_12__I_0_9/S1
i_peripherals/i_uart/i_uart_rx/cycle_counter_12__I_0_9/S0
i_peripherals/i_uart/i_uart_rx/cycle_counter_3565_add_4_1/S0
i_peripherals/i_uart/i_uart_rx/cycle_counter_3565_add_4_1/CI
i_peripherals/i_uart/i_uart_rx/cycle_counter_12__I_0_11/S1
i_peripherals/i_uart/i_uart_rx/cycle_counter_12__I_0_11/S0
i_peripherals/i_uart/i_uart_rx/cycle_counter_12__I_0_0/S1
i_peripherals/i_uart/i_uart_rx/cycle_counter_12__I_0_0/S0
i_peripherals/i_uart/i_uart_rx/cycle_counter_12__I_0_0/CI
i_peripherals/i_uart/i_uart_rx/cycle_counter_3565_add_4_13/CO
i_peripherals/i_uart/i_uart_rx/cycle_counter_12__I_0_13_21152/S1
i_peripherals/i_uart/i_uart_rx/cycle_counter_12__I_0_13_21152/S0
_add_1_5127_add_4_cout/S1
_add_1_5127_add_4_cout/CO
_add_1_5116_add_4_1/S1
_add_1_5116_add_4_1/S0
_add_1_5116_add_4_1/CI
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.14.0.75.2 -- WARNING: Map write only section -- Thu Jan 08 21:52:24 2026

SYSCONFIG SLAVE_SPI_PORT=DISABLE MASTER_SPI_PORT=DISABLE SLAVE_PARALLEL_PORT=DISABLE BACKGROUND_RECONFIG=OFF DONE_EX=OFF DONE_OD=ON DONE_PULL=ON MCCLK_FREQ=2.4 TRANSFR=OFF CONFIG_IOVOLTAGE=2.5 CONFIG_SECURE=OFF WAKE_UP=21 COMPRESS_CONFIG=OFF CONFIG_MODE=JTAG INBUF=OFF ;
LOCATE COMP "rst_n" SITE "J18" ;
LOCATE COMP "clk" SITE "P3" ;
LOCATE COMP "uo_out[0]" SITE "J16" ;
FREQUENCY PORT "clk" 25.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
