// Seed: 3576515603
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  module_2 modCall_1 (id_3);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign module_3.id_1 = 0;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_2 modCall_1 (id_1);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_4;
  assign id_1 = 1;
endmodule
