<stg><name>A_IO_L2_in_boundary_x0</name>


<trans_list>

<trans id="971" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln838" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="2" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln838" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="2" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="3" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="19" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="20" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln838" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln838" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="21" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="55" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="56" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="57" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="73" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="74" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln838" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="74" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln838" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="75" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="109" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="110" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="114" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_0_x052, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x08, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x052, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x08, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="512" op_0_bw="64">
<![CDATA[
:4 %local_A_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="512" op_0_bw="64">
<![CDATA[
:5 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="64">
<![CDATA[
:6 %data_split_V_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_38"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="256" op_0_bw="64">
<![CDATA[
:7 %data_split_V_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_37"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="256" op_0_bw="64">
<![CDATA[
:8 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln826 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln826"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:10 %specmemcore_ln827 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln827"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %data_split_V_37_addr = getelementptr i256 %data_split_V_37, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_37_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %data_split_V_37_addr_1 = getelementptr i256 %data_split_V_37, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_37_addr_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %data_split_V_38_addr = getelementptr i256 %data_split_V_38, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_38_addr"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %data_split_V_38_addr_1 = getelementptr i256 %data_split_V_38, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_38_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:15 %br_ln837 = br void

]]></Node>
<StgValue><ssdm name="br_ln837"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten153 = phi i12 0, void, i12 %add_ln890_291, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="indvar_flatten153"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten139 = phi i11 0, void, i11 %select_ln890_354, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="indvar_flatten139"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_34 = phi i1 0, void, i1 %arb, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="arb_34"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %c2_V = phi i8 0, void, i8 %c2_V_84, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln890_291 = add i12 %indvar_flatten153, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890_291"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln890 = icmp_eq  i12 %indvar_flatten153, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln890 = br i1 %icmp_ln890, void %.split62, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split62:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split62:2 %icmp_ln890674 = icmp_eq  i11 %indvar_flatten139, i11 768

]]></Node>
<StgValue><ssdm name="icmp_ln890674"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:3 %or_ln837 = or i1 %icmp_ln890674, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln837"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:4 %xor_ln837 = xor i1 %icmp_ln890674, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln837"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:5 %and_ln837 = and i1 %arb_34, i1 %xor_ln837

]]></Node>
<StgValue><ssdm name="and_ln837"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split62:6 %icmp_ln839 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln839"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:7 %and_ln837_1 = and i1 %icmp_ln839, i1 %xor_ln837

]]></Node>
<StgValue><ssdm name="and_ln837_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:9 %or_ln838 = or i1 %and_ln837_1, i1 %or_ln837

]]></Node>
<StgValue><ssdm name="or_ln838"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:10 %xor_ln838 = xor i1 %icmp_ln839, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln838"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:11 %or_ln838_1 = or i1 %icmp_ln890674, i1 %xor_ln838

]]></Node>
<StgValue><ssdm name="or_ln838_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:12 %and_ln838 = and i1 %and_ln837, i1 %or_ln838_1

]]></Node>
<StgValue><ssdm name="and_ln838"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:13 %specloopname_ln839 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1078

]]></Node>
<StgValue><ssdm name="specloopname_ln839"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split62:14 %br_ln843 = br i1 %and_ln838, void %.preheader9.preheader.preheader, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln843"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln838" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader.preheader:0 %br_ln849 = br void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln849"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.preheader:0 %br_ln899 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln899"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0 %data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1 %data_split_V_addr_419 = getelementptr i256 %data_split_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_addr_419"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2 %br_ln890 = br void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader9.preheader:0 %indvar_flatten = phi i6 %add_ln890_285, void %.preheader9, i6 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader9.preheader:1 %c4_V_90 = phi i5 %select_ln890_343, void %.preheader9, i5 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V_90"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader9.preheader:2 %c5_V_130 = phi i2 %add_ln691_1520, void %.preheader9, i2 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_130"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader9.preheader:3 %add_ln890_285 = add i6 %indvar_flatten, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_285"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader9.preheader:4 %icmp_ln890_1520 = icmp_eq  i6 %indvar_flatten, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1520"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.preheader:5 %br_ln890 = br i1 %icmp_ln890_1520, void %.preheader9, void %.loopexit1108

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:0 %add_ln691_1519 = add i5 %c4_V_90, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1519"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:3 %icmp_ln890_1522 = icmp_eq  i2 %c5_V_130, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1522"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader9:4 %select_ln890_342 = select i1 %icmp_ln890_1522, i2 0, i2 %c5_V_130

]]></Node>
<StgValue><ssdm name="select_ln890_342"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader9:5 %select_ln890_343 = select i1 %icmp_ln890_1522, i5 %add_ln691_1519, i5 %c4_V_90

]]></Node>
<StgValue><ssdm name="select_ln890_343"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader9:6 %tmp_126 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890_343, i1 0

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="6">
<![CDATA[
.preheader9:7 %zext_ln890_209 = zext i6 %tmp_126

]]></Node>
<StgValue><ssdm name="zext_ln890_209"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="2">
<![CDATA[
.preheader9:8 %zext_ln859 = zext i2 %select_ln890_342

]]></Node>
<StgValue><ssdm name="zext_ln859"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader9:9 %add_ln859 = add i7 %zext_ln890_209, i7 %zext_ln859

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="7">
<![CDATA[
.preheader9:10 %trunc_ln859 = trunc i7 %add_ln859

]]></Node>
<StgValue><ssdm name="trunc_ln859"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader9:11 %tmp_739 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln859, i4 0

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="11">
<![CDATA[
.preheader9:12 %zext_ln859_1 = zext i11 %tmp_739

]]></Node>
<StgValue><ssdm name="zext_ln859_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:14 %local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader9:62 %fifo_A_A_IO_L2_in_3_x08_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_16"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:63 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_16, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader9:13 %tmp_920_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln859, i4 0

]]></Node>
<StgValue><ssdm name="tmp_920_cast"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:15 %or_ln859 = or i9 %tmp_920_cast, i9 1

]]></Node>
<StgValue><ssdm name="or_ln859"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:16 %zext_ln859_2 = zext i9 %or_ln859

]]></Node>
<StgValue><ssdm name="zext_ln859_2"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:17 %local_A_pong_V_addr_1 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_2

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:64 %fifo_A_A_IO_L2_in_3_x08_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_17"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:65 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_17, i9 %local_A_pong_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:18 %or_ln859_1 = or i9 %tmp_920_cast, i9 2

]]></Node>
<StgValue><ssdm name="or_ln859_1"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:19 %zext_ln859_3 = zext i9 %or_ln859_1

]]></Node>
<StgValue><ssdm name="zext_ln859_3"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:20 %local_A_pong_V_addr_2 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_3

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_2"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:66 %fifo_A_A_IO_L2_in_3_x08_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_18"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:67 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_18, i9 %local_A_pong_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:21 %or_ln859_2 = or i9 %tmp_920_cast, i9 3

]]></Node>
<StgValue><ssdm name="or_ln859_2"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:22 %zext_ln859_4 = zext i9 %or_ln859_2

]]></Node>
<StgValue><ssdm name="zext_ln859_4"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:23 %local_A_pong_V_addr_3 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_4

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_3"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:68 %fifo_A_A_IO_L2_in_3_x08_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_19"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:69 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_19, i9 %local_A_pong_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:24 %or_ln859_3 = or i9 %tmp_920_cast, i9 4

]]></Node>
<StgValue><ssdm name="or_ln859_3"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:25 %zext_ln859_5 = zext i9 %or_ln859_3

]]></Node>
<StgValue><ssdm name="zext_ln859_5"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:26 %local_A_pong_V_addr_4 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_5

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_4"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:70 %fifo_A_A_IO_L2_in_3_x08_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_20"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:71 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_20, i9 %local_A_pong_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:27 %or_ln859_4 = or i9 %tmp_920_cast, i9 5

]]></Node>
<StgValue><ssdm name="or_ln859_4"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:28 %zext_ln859_6 = zext i9 %or_ln859_4

]]></Node>
<StgValue><ssdm name="zext_ln859_6"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:29 %local_A_pong_V_addr_5 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_6

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_5"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:72 %fifo_A_A_IO_L2_in_3_x08_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_21"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:73 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_21, i9 %local_A_pong_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:30 %or_ln859_5 = or i9 %tmp_920_cast, i9 6

]]></Node>
<StgValue><ssdm name="or_ln859_5"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:31 %zext_ln859_7 = zext i9 %or_ln859_5

]]></Node>
<StgValue><ssdm name="zext_ln859_7"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:32 %local_A_pong_V_addr_6 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_7

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_6"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:74 %fifo_A_A_IO_L2_in_3_x08_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_22"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:75 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_22, i9 %local_A_pong_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:33 %or_ln859_6 = or i9 %tmp_920_cast, i9 7

]]></Node>
<StgValue><ssdm name="or_ln859_6"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:34 %zext_ln859_8 = zext i9 %or_ln859_6

]]></Node>
<StgValue><ssdm name="zext_ln859_8"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:35 %local_A_pong_V_addr_7 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_8

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_7"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:76 %fifo_A_A_IO_L2_in_3_x08_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_23"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:77 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_23, i9 %local_A_pong_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:36 %or_ln859_7 = or i9 %tmp_920_cast, i9 8

]]></Node>
<StgValue><ssdm name="or_ln859_7"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:37 %zext_ln859_9 = zext i9 %or_ln859_7

]]></Node>
<StgValue><ssdm name="zext_ln859_9"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:38 %local_A_pong_V_addr_8 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_9

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_8"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:78 %fifo_A_A_IO_L2_in_3_x08_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_24"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:79 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_24, i9 %local_A_pong_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:39 %or_ln859_8 = or i9 %tmp_920_cast, i9 9

]]></Node>
<StgValue><ssdm name="or_ln859_8"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:40 %zext_ln859_10 = zext i9 %or_ln859_8

]]></Node>
<StgValue><ssdm name="zext_ln859_10"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:41 %local_A_pong_V_addr_9 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_10

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_9"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:80 %fifo_A_A_IO_L2_in_3_x08_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_25"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:81 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_25, i9 %local_A_pong_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:42 %or_ln859_9 = or i9 %tmp_920_cast, i9 10

]]></Node>
<StgValue><ssdm name="or_ln859_9"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:43 %zext_ln859_11 = zext i9 %or_ln859_9

]]></Node>
<StgValue><ssdm name="zext_ln859_11"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:44 %local_A_pong_V_addr_10 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_11

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_10"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:82 %fifo_A_A_IO_L2_in_3_x08_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_26"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:83 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_26, i9 %local_A_pong_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:45 %or_ln859_10 = or i9 %tmp_920_cast, i9 11

]]></Node>
<StgValue><ssdm name="or_ln859_10"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:46 %zext_ln859_12 = zext i9 %or_ln859_10

]]></Node>
<StgValue><ssdm name="zext_ln859_12"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:47 %local_A_pong_V_addr_11 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_12

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_11"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:84 %fifo_A_A_IO_L2_in_3_x08_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_27"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:85 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_27, i9 %local_A_pong_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:48 %or_ln859_11 = or i9 %tmp_920_cast, i9 12

]]></Node>
<StgValue><ssdm name="or_ln859_11"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:49 %zext_ln859_13 = zext i9 %or_ln859_11

]]></Node>
<StgValue><ssdm name="zext_ln859_13"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:50 %local_A_pong_V_addr_12 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_13

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_12"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:86 %fifo_A_A_IO_L2_in_3_x08_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_28"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:87 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_28, i9 %local_A_pong_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="241" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:51 %or_ln859_12 = or i9 %tmp_920_cast, i9 13

]]></Node>
<StgValue><ssdm name="or_ln859_12"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:52 %zext_ln859_14 = zext i9 %or_ln859_12

]]></Node>
<StgValue><ssdm name="zext_ln859_14"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:53 %local_A_pong_V_addr_13 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_14

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_13"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:88 %fifo_A_A_IO_L2_in_3_x08_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_29"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:89 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_29, i9 %local_A_pong_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:54 %or_ln859_13 = or i9 %tmp_920_cast, i9 14

]]></Node>
<StgValue><ssdm name="or_ln859_13"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:55 %zext_ln859_15 = zext i9 %or_ln859_13

]]></Node>
<StgValue><ssdm name="zext_ln859_15"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:56 %local_A_pong_V_addr_14 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_15

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_14"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:90 %fifo_A_A_IO_L2_in_3_x08_read_30 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_30"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:91 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_30, i9 %local_A_pong_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:94 %add_ln691_1520 = add i2 %select_ln890_342, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1520"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_5_A_IO_L2_in_boundary_x0_loop_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:57 %or_ln859_14 = or i9 %tmp_920_cast, i9 15

]]></Node>
<StgValue><ssdm name="or_ln859_14"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:58 %zext_ln859_16 = zext i9 %or_ln859_14

]]></Node>
<StgValue><ssdm name="zext_ln859_16"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:59 %local_A_pong_V_addr_15 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln859_16

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_15"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader9:60 %specpipeline_ln850 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln850"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:61 %specloopname_ln850 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1226

]]></Node>
<StgValue><ssdm name="specloopname_ln850"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader9:92 %fifo_A_A_IO_L2_in_3_x08_read_31 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_31"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader9:93 %store_ln859 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_31, i9 %local_A_pong_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1520" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.preheader9:95 %br_ln0 = br void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1108:0 %br_ln868 = br i1 %or_ln838, void %.loopexit1110, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln868"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.preheader:0 %br_ln869 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln869"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader7.preheader:0 %indvar_flatten61 = phi i10 %add_ln890_289, void %.preheader7, i10 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten61"/></StgValue>
</operation>

<operation id="265" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7.preheader:1 %c5_V_132 = phi i2 %select_ln890_350, void %.preheader7, i2 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_132"/></StgValue>
</operation>

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader7.preheader:2 %indvar_flatten39 = phi i10 %select_ln890_353, void %.preheader7, i10 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader7.preheader:3 %c6_V_143 = phi i6 %select_ln890_352, void %.preheader7, i6 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_143"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7.preheader:4 %c7_V_97 = phi i4 %select_ln691_45, void %.preheader7, i4 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_97"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:5 %add_ln890_289 = add i10 %indvar_flatten61, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_289"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7.preheader:6 %div_i_i15 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_143, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i15"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="6">
<![CDATA[
.preheader7.preheader:7 %empty = trunc i6 %c6_V_143

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:8 %icmp_ln890_1524 = icmp_eq  i10 %indvar_flatten61, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1524"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader:9 %br_ln890 = br i1 %icmp_ln890_1524, void %.preheader7, void %.loopexit1110.loopexit832

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:0 %add_ln691_1524 = add i2 %c5_V_132, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1524"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:3 %icmp_ln890_1527 = icmp_eq  i10 %indvar_flatten39, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1527"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7:4 %select_ln890_349 = select i1 %icmp_ln890_1527, i6 0, i6 %c6_V_143

]]></Node>
<StgValue><ssdm name="select_ln890_349"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader7:5 %select_ln890_350 = select i1 %icmp_ln890_1527, i2 %add_ln691_1524, i2 %c5_V_132

]]></Node>
<StgValue><ssdm name="select_ln890_350"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:17 %select_ln890_351 = select i1 %icmp_ln890_1527, i4 0, i4 %div_i_i15

]]></Node>
<StgValue><ssdm name="select_ln890_351"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:18 %xor_ln890_10 = xor i1 %icmp_ln890_1527, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_10"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:19 %and_ln890_13 = and i1 %empty, i1 %xor_ln890_10

]]></Node>
<StgValue><ssdm name="and_ln890_13"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:20 %xor_ln890_6 = xor i1 %icmp_ln890_1527, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_6"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:21 %icmp_ln890_1528 = icmp_eq  i4 %c7_V_97, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1528"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:22 %and_ln890_10 = and i1 %icmp_ln890_1528, i1 %xor_ln890_6

]]></Node>
<StgValue><ssdm name="and_ln890_10"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7:23 %add_ln691_1525 = add i6 %select_ln890_349, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1525"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:25 %div_i_i579_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1525, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i579_mid1"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:26 %select_ln870 = select i1 %and_ln890_10, i4 %div_i_i579_mid1, i4 %select_ln890_351

]]></Node>
<StgValue><ssdm name="select_ln870"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="6">
<![CDATA[
.preheader7:97 %empty_2679 = trunc i6 %add_ln691_1525

]]></Node>
<StgValue><ssdm name="empty_2679"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader7:98 %select_ln870_1 = select i1 %and_ln890_10, i1 %empty_2679, i1 %and_ln890_13

]]></Node>
<StgValue><ssdm name="select_ln870_1"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader7:100 %select_ln890_352 = select i1 %and_ln890_10, i6 %add_ln691_1525, i6 %select_ln890_349

]]></Node>
<StgValue><ssdm name="select_ln890_352"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:216 %add_ln691_1526 = add i4 %c7_V_97, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1526"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:217 %or_ln691_36 = or i1 %and_ln890_10, i1 %icmp_ln890_1527

]]></Node>
<StgValue><ssdm name="or_ln691_36"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:218 %select_ln691_45 = select i1 %or_ln691_36, i4 1, i4 %add_ln691_1526

]]></Node>
<StgValue><ssdm name="select_ln691_45"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7:219 %add_ln890_288 = add i10 %indvar_flatten39, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_288"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader7:220 %select_ln890_353 = select i1 %icmp_ln890_1527, i10 1, i10 %add_ln890_288

]]></Node>
<StgValue><ssdm name="select_ln890_353"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader7:6 %tmp_129 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln890_350, i4 0

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="6">
<![CDATA[
.preheader7:9 %zext_ln880_2 = zext i6 %tmp_129

]]></Node>
<StgValue><ssdm name="zext_ln880_2"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:10 %add_ln880 = add i7 %zext_ln880_2, i7 32

]]></Node>
<StgValue><ssdm name="add_ln880"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="2" op_3_bw="4">
<![CDATA[
.preheader7:27 %tmp_130 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i2.i4, i58 0, i2 %select_ln890_350, i4 %select_ln870

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:29 %local_A_ping_V_addr_19 = getelementptr i512 %local_A_ping_V, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_19"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="7">
<![CDATA[
.preheader7:30 %trunc_ln880 = trunc i7 %add_ln880

]]></Node>
<StgValue><ssdm name="trunc_ln880"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:31 %or_ln880 = or i4 %trunc_ln880, i4 %select_ln870

]]></Node>
<StgValue><ssdm name="or_ln880"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:32 %tmp_747 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %add_ln880, i32 4, i32 6

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader7:33 %or_ln880_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %tmp_747, i4 %or_ln880

]]></Node>
<StgValue><ssdm name="or_ln880_1"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="7">
<![CDATA[
.preheader7:34 %zext_ln880_3 = zext i7 %or_ln880_1

]]></Node>
<StgValue><ssdm name="zext_ln880_3"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:35 %local_A_ping_V_addr_20 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_3

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_20"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:103 %local_A_ping_V_load = load i9 %local_A_ping_V_addr_19

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:111 %local_A_ping_V_load_1 = load i9 %local_A_ping_V_addr_20

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="308" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="6">
<![CDATA[
.preheader7:8 %zext_ln880_1 = zext i6 %tmp_129

]]></Node>
<StgValue><ssdm name="zext_ln880_1"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7:11 %add_ln880_1 = add i8 %zext_ln880_1, i8 96

]]></Node>
<StgValue><ssdm name="add_ln880_1"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="2" op_3_bw="4">
<![CDATA[
.preheader7:28 %tmp_928_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i4, i3 0, i2 %select_ln890_350, i4 %select_ln870

]]></Node>
<StgValue><ssdm name="tmp_928_cast"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:36 %or_ln880_2 = or i9 %tmp_928_cast, i9 64

]]></Node>
<StgValue><ssdm name="or_ln880_2"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:37 %zext_ln880_4 = zext i9 %or_ln880_2

]]></Node>
<StgValue><ssdm name="zext_ln880_4"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:38 %local_A_ping_V_addr_21 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_4

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_21"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="8">
<![CDATA[
.preheader7:39 %trunc_ln880_1 = trunc i8 %add_ln880_1

]]></Node>
<StgValue><ssdm name="trunc_ln880_1"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:40 %or_ln880_13 = or i4 %trunc_ln880_1, i4 %select_ln870

]]></Node>
<StgValue><ssdm name="or_ln880_13"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:41 %tmp_748 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln880_1, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:42 %or_ln880_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_748, i4 %or_ln880_13

]]></Node>
<StgValue><ssdm name="or_ln880_3"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="8">
<![CDATA[
.preheader7:43 %zext_ln880_5 = zext i8 %or_ln880_3

]]></Node>
<StgValue><ssdm name="zext_ln880_5"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:44 %local_A_ping_V_addr_22 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_5

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_22"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:103 %local_A_ping_V_load = load i9 %local_A_ping_V_addr_19

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:104 %trunc_ln674_104 = trunc i512 %local_A_ping_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln674_104"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader7:105 %store_ln882 = store i256 %trunc_ln674_104, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:106 %p_Result_0_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_0_1"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader7:107 %store_ln882 = store i256 %p_Result_0_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:111 %local_A_ping_V_load_1 = load i9 %local_A_ping_V_addr_20

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_1"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:112 %trunc_ln674_105 = trunc i512 %local_A_ping_V_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_105"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:114 %p_Result_1_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_1_1"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:118 %local_A_ping_V_load_2 = load i9 %local_A_ping_V_addr_21

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_2"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:125 %local_A_ping_V_load_3 = load i9 %local_A_ping_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="330" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader7:12 %add_ln880_2 = add i8 %zext_ln880_1, i8 160

]]></Node>
<StgValue><ssdm name="add_ln880_2"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:45 %or_ln880_4 = or i9 %tmp_928_cast, i9 128

]]></Node>
<StgValue><ssdm name="or_ln880_4"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:46 %zext_ln880_6 = zext i9 %or_ln880_4

]]></Node>
<StgValue><ssdm name="zext_ln880_6"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:47 %local_A_ping_V_addr_23 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_6

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_23"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="8">
<![CDATA[
.preheader7:48 %trunc_ln880_2 = trunc i8 %add_ln880_2

]]></Node>
<StgValue><ssdm name="trunc_ln880_2"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:49 %or_ln880_16 = or i4 %trunc_ln880_2, i4 %select_ln870

]]></Node>
<StgValue><ssdm name="or_ln880_16"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:50 %tmp_749 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln880_2, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader7:51 %or_ln880_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_749, i4 %or_ln880_16

]]></Node>
<StgValue><ssdm name="or_ln880_5"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="8">
<![CDATA[
.preheader7:52 %zext_ln880_7 = zext i8 %or_ln880_5

]]></Node>
<StgValue><ssdm name="zext_ln880_7"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:53 %local_A_ping_V_addr_24 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_7

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_24"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="1">
<![CDATA[
.preheader7:99 %zext_ln890_211 = zext i1 %select_ln870_1

]]></Node>
<StgValue><ssdm name="zext_ln890_211"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:108 %data_split_V_38_addr_2 = getelementptr i256 %data_split_V_38, i64 0, i64 %zext_ln890_211

]]></Node>
<StgValue><ssdm name="data_split_V_38_addr_2"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:109 %data_split_V_38_load = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:113 %store_ln882 = store i256 %trunc_ln674_105, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:118 %local_A_ping_V_load_2 = load i9 %local_A_ping_V_addr_21

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_2"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:119 %trunc_ln674_106 = trunc i512 %local_A_ping_V_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln674_106"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:121 %p_Result_2_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_2, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_2_1"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:125 %local_A_ping_V_load_3 = load i9 %local_A_ping_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_3"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:126 %trunc_ln674_107 = trunc i512 %local_A_ping_V_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln674_107"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:128 %p_Result_3_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_3, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_3_1"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:132 %local_A_ping_V_load_4 = load i9 %local_A_ping_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_4"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:139 %local_A_ping_V_load_5 = load i9 %local_A_ping_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="6">
<![CDATA[
.preheader7:7 %zext_ln880 = zext i6 %tmp_129

]]></Node>
<StgValue><ssdm name="zext_ln880"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:13 %add_ln880_3 = add i9 %zext_ln880, i9 224

]]></Node>
<StgValue><ssdm name="add_ln880_3"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:54 %or_ln880_6 = or i9 %tmp_928_cast, i9 192

]]></Node>
<StgValue><ssdm name="or_ln880_6"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:55 %zext_ln880_8 = zext i9 %or_ln880_6

]]></Node>
<StgValue><ssdm name="zext_ln880_8"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:56 %local_A_ping_V_addr_25 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_8

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_25"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="9">
<![CDATA[
.preheader7:57 %trunc_ln880_3 = trunc i9 %add_ln880_3

]]></Node>
<StgValue><ssdm name="trunc_ln880_3"/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:58 %or_ln880_17 = or i4 %trunc_ln880_3, i4 %select_ln870

]]></Node>
<StgValue><ssdm name="or_ln880_17"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:59 %tmp_750 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln880_3, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader7:60 %or_ln880_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_750, i4 %or_ln880_17

]]></Node>
<StgValue><ssdm name="or_ln880_7"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:61 %zext_ln880_9 = zext i9 %or_ln880_7

]]></Node>
<StgValue><ssdm name="zext_ln880_9"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:62 %local_A_ping_V_addr_26 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_9

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_26"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:109 %data_split_V_38_load = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader7:110 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:115 %store_ln882 = store i256 %p_Result_1_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:132 %local_A_ping_V_load_4 = load i9 %local_A_ping_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_4"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:133 %trunc_ln674_108 = trunc i512 %local_A_ping_V_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln674_108"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:135 %p_Result_4_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_4, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4_1"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:139 %local_A_ping_V_load_5 = load i9 %local_A_ping_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_5"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:140 %trunc_ln674_109 = trunc i512 %local_A_ping_V_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln674_109"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:142 %p_Result_5_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_5, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_5_1"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:146 %local_A_ping_V_load_6 = load i9 %local_A_ping_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_6"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:153 %local_A_ping_V_load_7 = load i9 %local_A_ping_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="374" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:14 %add_ln880_4 = add i9 %zext_ln880, i9 288

]]></Node>
<StgValue><ssdm name="add_ln880_4"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:15 %add_ln880_5 = add i9 %zext_ln880, i9 352

]]></Node>
<StgValue><ssdm name="add_ln880_5"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader7:16 %xor_ln880 = xor i6 %tmp_129, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln880"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:63 %or_ln880_8 = or i9 %tmp_928_cast, i9 256

]]></Node>
<StgValue><ssdm name="or_ln880_8"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:64 %zext_ln880_10 = zext i9 %or_ln880_8

]]></Node>
<StgValue><ssdm name="zext_ln880_10"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:65 %local_A_ping_V_addr_27 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_10

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_27"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="9">
<![CDATA[
.preheader7:66 %trunc_ln880_4 = trunc i9 %add_ln880_4

]]></Node>
<StgValue><ssdm name="trunc_ln880_4"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:67 %or_ln880_18 = or i4 %trunc_ln880_4, i4 %select_ln870

]]></Node>
<StgValue><ssdm name="or_ln880_18"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:68 %tmp_751 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln880_4, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader7:69 %or_ln880_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_751, i4 %or_ln880_18

]]></Node>
<StgValue><ssdm name="or_ln880_9"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:70 %zext_ln880_11 = zext i9 %or_ln880_9

]]></Node>
<StgValue><ssdm name="zext_ln880_11"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:71 %local_A_ping_V_addr_28 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_11

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_28"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="9">
<![CDATA[
.preheader7:75 %trunc_ln880_5 = trunc i9 %add_ln880_5

]]></Node>
<StgValue><ssdm name="trunc_ln880_5"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:76 %or_ln880_19 = or i4 %trunc_ln880_5, i4 %select_ln870

]]></Node>
<StgValue><ssdm name="or_ln880_19"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:77 %tmp_752 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln880_5, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="6">
<![CDATA[
.preheader7:90 %trunc_ln880_6 = trunc i6 %xor_ln880

]]></Node>
<StgValue><ssdm name="trunc_ln880_6"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:91 %or_ln880_20 = or i4 %trunc_ln880_6, i4 %select_ln870

]]></Node>
<StgValue><ssdm name="or_ln880_20"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:92 %tmp_753 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %xor_ln880, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:116 %data_split_V_38_load_1 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_1"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:120 %store_ln882 = store i256 %trunc_ln674_106, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:146 %local_A_ping_V_load_6 = load i9 %local_A_ping_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_6"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:147 %trunc_ln674_110 = trunc i512 %local_A_ping_V_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln674_110"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:149 %p_Result_6_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_6, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_6_1"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:153 %local_A_ping_V_load_7 = load i9 %local_A_ping_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_7"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:154 %trunc_ln674_111 = trunc i512 %local_A_ping_V_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln674_111"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:156 %p_Result_7_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_7, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_7_1"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:160 %local_A_ping_V_load_8 = load i9 %local_A_ping_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_8"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:167 %local_A_ping_V_load_9 = load i9 %local_A_ping_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:72 %or_ln880_10 = or i9 %tmp_928_cast, i9 320

]]></Node>
<StgValue><ssdm name="or_ln880_10"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:73 %zext_ln880_12 = zext i9 %or_ln880_10

]]></Node>
<StgValue><ssdm name="zext_ln880_12"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:74 %local_A_ping_V_addr_29 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_12

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_29"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader7:78 %or_ln880_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_752, i4 %or_ln880_19

]]></Node>
<StgValue><ssdm name="or_ln880_s"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:79 %zext_ln880_13 = zext i9 %or_ln880_s

]]></Node>
<StgValue><ssdm name="zext_ln880_13"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:80 %local_A_ping_V_addr_30 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_13

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_30"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:116 %data_split_V_38_load_1 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_1"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:117 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:122 %store_ln882 = store i256 %p_Result_2_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:160 %local_A_ping_V_load_8 = load i9 %local_A_ping_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_8"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:161 %trunc_ln674_112 = trunc i512 %local_A_ping_V_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln674_112"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:163 %p_Result_8_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_8, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_8_1"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:167 %local_A_ping_V_load_9 = load i9 %local_A_ping_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_9"/></StgValue>
</operation>

<operation id="415" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:168 %trunc_ln674_113 = trunc i512 %local_A_ping_V_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln674_113"/></StgValue>
</operation>

<operation id="416" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:170 %p_Result_9_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_9, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_9_1"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:174 %local_A_ping_V_load_10 = load i9 %local_A_ping_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_10"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:181 %local_A_ping_V_load_11 = load i9 %local_A_ping_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_11"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="419" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:81 %or_ln880_12 = or i9 %tmp_928_cast, i9 384

]]></Node>
<StgValue><ssdm name="or_ln880_12"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:82 %zext_ln880_14 = zext i9 %or_ln880_12

]]></Node>
<StgValue><ssdm name="zext_ln880_14"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:83 %local_A_ping_V_addr_31 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_14

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_31"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="8">
<![CDATA[
.preheader7:84 %sext_ln880 = sext i8 %or_ln880_5

]]></Node>
<StgValue><ssdm name="sext_ln880"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:85 %zext_ln880_15 = zext i9 %sext_ln880

]]></Node>
<StgValue><ssdm name="zext_ln880_15"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:86 %local_A_ping_V_addr_32 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_15

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_32"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:123 %data_split_V_38_load_2 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_2"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:127 %store_ln882 = store i256 %trunc_ln674_107, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:174 %local_A_ping_V_load_10 = load i9 %local_A_ping_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_10"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:175 %trunc_ln674_114 = trunc i512 %local_A_ping_V_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln674_114"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:177 %p_Result_10_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_10, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_10_1"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:181 %local_A_ping_V_load_11 = load i9 %local_A_ping_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_11"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:182 %trunc_ln674_115 = trunc i512 %local_A_ping_V_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln674_115"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:184 %p_Result_11_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_11, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_11_1"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:188 %local_A_ping_V_load_12 = load i9 %local_A_ping_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_12"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:195 %local_A_ping_V_load_13 = load i9 %local_A_ping_V_addr_32

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="435" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:87 %or_ln880_14 = or i9 %tmp_928_cast, i9 448

]]></Node>
<StgValue><ssdm name="or_ln880_14"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:88 %zext_ln880_16 = zext i9 %or_ln880_14

]]></Node>
<StgValue><ssdm name="zext_ln880_16"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:89 %local_A_ping_V_addr_33 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_16

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_33"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader7:93 %or_ln880_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_753, i4 %or_ln880_20

]]></Node>
<StgValue><ssdm name="or_ln880_11"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="6">
<![CDATA[
.preheader7:94 %sext_ln880_1 = sext i6 %or_ln880_11

]]></Node>
<StgValue><ssdm name="sext_ln880_1"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:95 %zext_ln880_17 = zext i9 %sext_ln880_1

]]></Node>
<StgValue><ssdm name="zext_ln880_17"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:96 %local_A_ping_V_addr_34 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln880_17

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_34"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:123 %data_split_V_38_load_2 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_2"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:124 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:129 %store_ln882 = store i256 %p_Result_3_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:188 %local_A_ping_V_load_12 = load i9 %local_A_ping_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_12"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:189 %trunc_ln674_116 = trunc i512 %local_A_ping_V_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln674_116"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:191 %p_Result_12_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_12, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_12_1"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:195 %local_A_ping_V_load_13 = load i9 %local_A_ping_V_addr_32

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_13"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:196 %trunc_ln674_117 = trunc i512 %local_A_ping_V_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln674_117"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:198 %p_Result_13_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_13, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_13_1"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:202 %local_A_ping_V_load_14 = load i9 %local_A_ping_V_addr_33

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_14"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:209 %local_A_ping_V_load_15 = load i9 %local_A_ping_V_addr_34

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_15"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="453" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:130 %data_split_V_38_load_3 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_3"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:134 %store_ln882 = store i256 %trunc_ln674_108, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:202 %local_A_ping_V_load_14 = load i9 %local_A_ping_V_addr_33

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_14"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:203 %trunc_ln674_118 = trunc i512 %local_A_ping_V_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln674_118"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:205 %p_Result_14_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_14, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_14_1"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="512" op_0_bw="9">
<![CDATA[
.preheader7:209 %local_A_ping_V_load_15 = load i9 %local_A_ping_V_addr_34

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_15"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="256" op_0_bw="512">
<![CDATA[
.preheader7:210 %trunc_ln674_119 = trunc i512 %local_A_ping_V_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln674_119"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader7:212 %p_Result_15_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_15, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_15_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="461" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:130 %data_split_V_38_load_3 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_3"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:131 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:136 %store_ln882 = store i256 %p_Result_4_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="464" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:137 %data_split_V_38_load_4 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_4"/></StgValue>
</operation>

<operation id="465" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:141 %store_ln882 = store i256 %trunc_ln674_109, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="466" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:137 %data_split_V_38_load_4 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_4"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:138 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:143 %store_ln882 = store i256 %p_Result_5_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="469" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:144 %data_split_V_38_load_5 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_5"/></StgValue>
</operation>

<operation id="470" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:148 %store_ln882 = store i256 %trunc_ln674_110, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="471" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:144 %data_split_V_38_load_5 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_5"/></StgValue>
</operation>

<operation id="472" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:145 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="473" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:150 %store_ln882 = store i256 %p_Result_6_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="474" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:151 %data_split_V_38_load_6 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_6"/></StgValue>
</operation>

<operation id="475" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:155 %store_ln882 = store i256 %trunc_ln674_111, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="476" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:151 %data_split_V_38_load_6 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_6"/></StgValue>
</operation>

<operation id="477" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:152 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="478" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:157 %store_ln882 = store i256 %p_Result_7_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="479" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:158 %data_split_V_38_load_7 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_7"/></StgValue>
</operation>

<operation id="480" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:162 %store_ln882 = store i256 %trunc_ln674_112, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="481" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:158 %data_split_V_38_load_7 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_7"/></StgValue>
</operation>

<operation id="482" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:159 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="483" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:164 %store_ln882 = store i256 %p_Result_8_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="484" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:165 %data_split_V_38_load_8 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_8"/></StgValue>
</operation>

<operation id="485" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:169 %store_ln882 = store i256 %trunc_ln674_113, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="486" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:165 %data_split_V_38_load_8 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_8"/></StgValue>
</operation>

<operation id="487" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:166 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="488" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:171 %store_ln882 = store i256 %p_Result_9_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="489" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:172 %data_split_V_38_load_9 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_9"/></StgValue>
</operation>

<operation id="490" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:176 %store_ln882 = store i256 %trunc_ln674_114, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="491" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:172 %data_split_V_38_load_9 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_9"/></StgValue>
</operation>

<operation id="492" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:173 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="493" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:178 %store_ln882 = store i256 %p_Result_10_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="494" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:179 %data_split_V_38_load_10 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_10"/></StgValue>
</operation>

<operation id="495" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:183 %store_ln882 = store i256 %trunc_ln674_115, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="496" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:179 %data_split_V_38_load_10 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_10"/></StgValue>
</operation>

<operation id="497" st_id="45" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:180 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="498" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:185 %store_ln882 = store i256 %p_Result_11_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="499" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:186 %data_split_V_38_load_11 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_11"/></StgValue>
</operation>

<operation id="500" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:190 %store_ln882 = store i256 %trunc_ln674_116, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="501" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:186 %data_split_V_38_load_11 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_11"/></StgValue>
</operation>

<operation id="502" st_id="47" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:187 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="503" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:192 %store_ln882 = store i256 %p_Result_12_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="504" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:193 %data_split_V_38_load_12 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_12"/></StgValue>
</operation>

<operation id="505" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:197 %store_ln882 = store i256 %trunc_ln674_117, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="506" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:193 %data_split_V_38_load_12 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_12"/></StgValue>
</operation>

<operation id="507" st_id="49" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:194 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="508" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:199 %store_ln882 = store i256 %p_Result_13_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="509" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:200 %data_split_V_38_load_13 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_13"/></StgValue>
</operation>

<operation id="510" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:204 %store_ln882 = store i256 %trunc_ln674_118, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="511" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:200 %data_split_V_38_load_13 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_13"/></StgValue>
</operation>

<operation id="512" st_id="51" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:201 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="513" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:206 %store_ln882 = store i256 %p_Result_14_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="514" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:207 %data_split_V_38_load_14 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_14"/></StgValue>
</operation>

<operation id="515" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:211 %store_ln882 = store i256 %trunc_ln674_119, i1 %data_split_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="516" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:207 %data_split_V_38_load_14 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_14"/></StgValue>
</operation>

<operation id="517" st_id="53" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:208 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="518" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader7:213 %store_ln882 = store i256 %p_Result_15_1, i1 %data_split_V_38_addr_1

]]></Node>
<StgValue><ssdm name="store_ln882"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="519" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:214 %data_split_V_38_load_15 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_15"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="520" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_8_A_IO_L2_in_boundary_x0_loop_9_A_IO_L2_in_boundary_x0_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="521" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="522" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_9_A_IO_L2_in_boundary_x0_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="523" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7:101 %specpipeline_ln872 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln872"/></StgValue>
</operation>

<operation id="524" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:102 %specloopname_ln872 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1065

]]></Node>
<StgValue><ssdm name="specloopname_ln872"/></StgValue>
</operation>

<operation id="525" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:214 %data_split_V_38_load_15 = load i1 %data_split_V_38_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_38_load_15"/></StgValue>
</operation>

<operation id="526" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader7:215 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_38_load_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="527" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1524" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
.preheader7:221 %br_ln0 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="528" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln838" val="0"/>
<literal name="or_ln838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110.loopexit832:0 %br_ln0 = br void %.loopexit1110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="529" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln838" val="1"/>
<literal name="or_ln838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110.loopexit:0 %br_ln0 = br void %.loopexit1110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="530" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1110:0 %arb = xor i1 %and_ln838, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="531" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit1110:1 %add_ln691_1527 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln691_1527"/></StgValue>
</operation>

<operation id="532" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1110:2 %or_ln691_37 = or i1 %and_ln837_1, i1 %icmp_ln890674

]]></Node>
<StgValue><ssdm name="or_ln691_37"/></StgValue>
</operation>

<operation id="533" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit1110:3 %c2_V_84 = select i1 %or_ln691_37, i8 1, i8 %add_ln691_1527

]]></Node>
<StgValue><ssdm name="c2_V_84"/></StgValue>
</operation>

<operation id="534" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890674" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit1110:4 %add_ln890_290 = add i11 %indvar_flatten139, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_290"/></StgValue>
</operation>

<operation id="535" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.loopexit1110:5 %select_ln890_354 = select i1 %icmp_ln890674, i11 1, i11 %add_ln890_290

]]></Node>
<StgValue><ssdm name="select_ln890_354"/></StgValue>
</operation>

<operation id="536" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="537" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader6.preheader:0 %indvar_flatten69 = phi i6 %add_ln890_284, void %.preheader6, i6 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten69"/></StgValue>
</operation>

<operation id="538" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6.preheader:1 %c4_V = phi i5 %select_ln890_341, void %.preheader6, i5 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="539" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader6.preheader:2 %c5_V_129 = phi i2 %add_ln691_1518, void %.preheader6, i2 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_129"/></StgValue>
</operation>

<operation id="540" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6.preheader:3 %add_ln890_284 = add i6 %indvar_flatten69, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_284"/></StgValue>
</operation>

<operation id="541" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6.preheader:4 %icmp_ln890_1519 = icmp_eq  i6 %indvar_flatten69, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1519"/></StgValue>
</operation>

<operation id="542" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:5 %br_ln890 = br i1 %icmp_ln890_1519, void %.preheader6, void %.loopexit1109

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="543" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:0 %add_ln691_1517 = add i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1517"/></StgValue>
</operation>

<operation id="544" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:3 %icmp_ln890_1521 = icmp_eq  i2 %c5_V_129, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1521"/></StgValue>
</operation>

<operation id="545" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader6:4 %select_ln890_340 = select i1 %icmp_ln890_1521, i2 0, i2 %c5_V_129

]]></Node>
<StgValue><ssdm name="select_ln890_340"/></StgValue>
</operation>

<operation id="546" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6:5 %select_ln890_341 = select i1 %icmp_ln890_1521, i5 %add_ln691_1517, i5 %c4_V

]]></Node>
<StgValue><ssdm name="select_ln890_341"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="547" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader6:6 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890_341, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="548" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="6">
<![CDATA[
.preheader6:7 %zext_ln890 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="549" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="2">
<![CDATA[
.preheader6:8 %zext_ln909 = zext i2 %select_ln890_340

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="550" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:9 %add_ln909 = add i7 %zext_ln890, i7 %zext_ln909

]]></Node>
<StgValue><ssdm name="add_ln909"/></StgValue>
</operation>

<operation id="551" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="7">
<![CDATA[
.preheader6:10 %trunc_ln909 = trunc i7 %add_ln909

]]></Node>
<StgValue><ssdm name="trunc_ln909"/></StgValue>
</operation>

<operation id="552" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader6:11 %tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln909, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="553" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="11">
<![CDATA[
.preheader6:12 %zext_ln909_1 = zext i11 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln909_1"/></StgValue>
</operation>

<operation id="554" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:14 %local_A_ping_V_addr_3 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_3"/></StgValue>
</operation>

<operation id="555" st_id="58" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader6:62 %fifo_A_A_IO_L2_in_3_x08_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read"/></StgValue>
</operation>

<operation id="556" st_id="58" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:63 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read, i9 %local_A_ping_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="557" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader6:13 %tmp_917_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln909, i4 0

]]></Node>
<StgValue><ssdm name="tmp_917_cast"/></StgValue>
</operation>

<operation id="558" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:15 %or_ln909 = or i9 %tmp_917_cast, i9 1

]]></Node>
<StgValue><ssdm name="or_ln909"/></StgValue>
</operation>

<operation id="559" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:16 %zext_ln909_2 = zext i9 %or_ln909

]]></Node>
<StgValue><ssdm name="zext_ln909_2"/></StgValue>
</operation>

<operation id="560" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:17 %local_A_ping_V_addr_4 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_4"/></StgValue>
</operation>

<operation id="561" st_id="59" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:64 %fifo_A_A_IO_L2_in_3_x08_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_1"/></StgValue>
</operation>

<operation id="562" st_id="59" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:65 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_1, i9 %local_A_ping_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="563" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:18 %or_ln909_1 = or i9 %tmp_917_cast, i9 2

]]></Node>
<StgValue><ssdm name="or_ln909_1"/></StgValue>
</operation>

<operation id="564" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:19 %zext_ln909_3 = zext i9 %or_ln909_1

]]></Node>
<StgValue><ssdm name="zext_ln909_3"/></StgValue>
</operation>

<operation id="565" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:20 %local_A_ping_V_addr_5 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_3

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_5"/></StgValue>
</operation>

<operation id="566" st_id="60" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:66 %fifo_A_A_IO_L2_in_3_x08_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_2"/></StgValue>
</operation>

<operation id="567" st_id="60" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:67 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_2, i9 %local_A_ping_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="568" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:21 %or_ln909_2 = or i9 %tmp_917_cast, i9 3

]]></Node>
<StgValue><ssdm name="or_ln909_2"/></StgValue>
</operation>

<operation id="569" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:22 %zext_ln909_4 = zext i9 %or_ln909_2

]]></Node>
<StgValue><ssdm name="zext_ln909_4"/></StgValue>
</operation>

<operation id="570" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:23 %local_A_ping_V_addr_6 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_4

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_6"/></StgValue>
</operation>

<operation id="571" st_id="61" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:68 %fifo_A_A_IO_L2_in_3_x08_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_3"/></StgValue>
</operation>

<operation id="572" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:69 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_3, i9 %local_A_ping_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="573" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:24 %or_ln909_3 = or i9 %tmp_917_cast, i9 4

]]></Node>
<StgValue><ssdm name="or_ln909_3"/></StgValue>
</operation>

<operation id="574" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:25 %zext_ln909_5 = zext i9 %or_ln909_3

]]></Node>
<StgValue><ssdm name="zext_ln909_5"/></StgValue>
</operation>

<operation id="575" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:26 %local_A_ping_V_addr_7 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_5

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_7"/></StgValue>
</operation>

<operation id="576" st_id="62" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:70 %fifo_A_A_IO_L2_in_3_x08_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_4"/></StgValue>
</operation>

<operation id="577" st_id="62" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:71 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_4, i9 %local_A_ping_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="578" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:27 %or_ln909_4 = or i9 %tmp_917_cast, i9 5

]]></Node>
<StgValue><ssdm name="or_ln909_4"/></StgValue>
</operation>

<operation id="579" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:28 %zext_ln909_6 = zext i9 %or_ln909_4

]]></Node>
<StgValue><ssdm name="zext_ln909_6"/></StgValue>
</operation>

<operation id="580" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:29 %local_A_ping_V_addr_8 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_6

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_8"/></StgValue>
</operation>

<operation id="581" st_id="63" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:72 %fifo_A_A_IO_L2_in_3_x08_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_5"/></StgValue>
</operation>

<operation id="582" st_id="63" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:73 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_5, i9 %local_A_ping_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="583" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:30 %or_ln909_5 = or i9 %tmp_917_cast, i9 6

]]></Node>
<StgValue><ssdm name="or_ln909_5"/></StgValue>
</operation>

<operation id="584" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:31 %zext_ln909_7 = zext i9 %or_ln909_5

]]></Node>
<StgValue><ssdm name="zext_ln909_7"/></StgValue>
</operation>

<operation id="585" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:32 %local_A_ping_V_addr_9 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_7

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_9"/></StgValue>
</operation>

<operation id="586" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:74 %fifo_A_A_IO_L2_in_3_x08_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_6"/></StgValue>
</operation>

<operation id="587" st_id="64" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:75 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_6, i9 %local_A_ping_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="588" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:33 %or_ln909_6 = or i9 %tmp_917_cast, i9 7

]]></Node>
<StgValue><ssdm name="or_ln909_6"/></StgValue>
</operation>

<operation id="589" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:34 %zext_ln909_8 = zext i9 %or_ln909_6

]]></Node>
<StgValue><ssdm name="zext_ln909_8"/></StgValue>
</operation>

<operation id="590" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:35 %local_A_ping_V_addr_10 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_8

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_10"/></StgValue>
</operation>

<operation id="591" st_id="65" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:76 %fifo_A_A_IO_L2_in_3_x08_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_7"/></StgValue>
</operation>

<operation id="592" st_id="65" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:77 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_7, i9 %local_A_ping_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="593" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:36 %or_ln909_7 = or i9 %tmp_917_cast, i9 8

]]></Node>
<StgValue><ssdm name="or_ln909_7"/></StgValue>
</operation>

<operation id="594" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:37 %zext_ln909_9 = zext i9 %or_ln909_7

]]></Node>
<StgValue><ssdm name="zext_ln909_9"/></StgValue>
</operation>

<operation id="595" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:38 %local_A_ping_V_addr_11 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_9

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_11"/></StgValue>
</operation>

<operation id="596" st_id="66" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:78 %fifo_A_A_IO_L2_in_3_x08_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_8"/></StgValue>
</operation>

<operation id="597" st_id="66" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:79 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_8, i9 %local_A_ping_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="598" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:39 %or_ln909_8 = or i9 %tmp_917_cast, i9 9

]]></Node>
<StgValue><ssdm name="or_ln909_8"/></StgValue>
</operation>

<operation id="599" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:40 %zext_ln909_10 = zext i9 %or_ln909_8

]]></Node>
<StgValue><ssdm name="zext_ln909_10"/></StgValue>
</operation>

<operation id="600" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:41 %local_A_ping_V_addr_12 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_10

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_12"/></StgValue>
</operation>

<operation id="601" st_id="67" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:80 %fifo_A_A_IO_L2_in_3_x08_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_9"/></StgValue>
</operation>

<operation id="602" st_id="67" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:81 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_9, i9 %local_A_ping_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="603" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:42 %or_ln909_9 = or i9 %tmp_917_cast, i9 10

]]></Node>
<StgValue><ssdm name="or_ln909_9"/></StgValue>
</operation>

<operation id="604" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:43 %zext_ln909_11 = zext i9 %or_ln909_9

]]></Node>
<StgValue><ssdm name="zext_ln909_11"/></StgValue>
</operation>

<operation id="605" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:44 %local_A_ping_V_addr_13 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_11

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_13"/></StgValue>
</operation>

<operation id="606" st_id="68" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:82 %fifo_A_A_IO_L2_in_3_x08_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_10"/></StgValue>
</operation>

<operation id="607" st_id="68" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:83 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_10, i9 %local_A_ping_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="608" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:45 %or_ln909_10 = or i9 %tmp_917_cast, i9 11

]]></Node>
<StgValue><ssdm name="or_ln909_10"/></StgValue>
</operation>

<operation id="609" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:46 %zext_ln909_12 = zext i9 %or_ln909_10

]]></Node>
<StgValue><ssdm name="zext_ln909_12"/></StgValue>
</operation>

<operation id="610" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:47 %local_A_ping_V_addr_14 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_12

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_14"/></StgValue>
</operation>

<operation id="611" st_id="69" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:84 %fifo_A_A_IO_L2_in_3_x08_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_11"/></StgValue>
</operation>

<operation id="612" st_id="69" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:85 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_11, i9 %local_A_ping_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="613" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:48 %or_ln909_11 = or i9 %tmp_917_cast, i9 12

]]></Node>
<StgValue><ssdm name="or_ln909_11"/></StgValue>
</operation>

<operation id="614" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:49 %zext_ln909_13 = zext i9 %or_ln909_11

]]></Node>
<StgValue><ssdm name="zext_ln909_13"/></StgValue>
</operation>

<operation id="615" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:50 %local_A_ping_V_addr_15 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_13

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_15"/></StgValue>
</operation>

<operation id="616" st_id="70" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:86 %fifo_A_A_IO_L2_in_3_x08_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_12"/></StgValue>
</operation>

<operation id="617" st_id="70" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:87 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_12, i9 %local_A_ping_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="618" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:51 %or_ln909_12 = or i9 %tmp_917_cast, i9 13

]]></Node>
<StgValue><ssdm name="or_ln909_12"/></StgValue>
</operation>

<operation id="619" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:52 %zext_ln909_14 = zext i9 %or_ln909_12

]]></Node>
<StgValue><ssdm name="zext_ln909_14"/></StgValue>
</operation>

<operation id="620" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:53 %local_A_ping_V_addr_16 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_14

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_16"/></StgValue>
</operation>

<operation id="621" st_id="71" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:88 %fifo_A_A_IO_L2_in_3_x08_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_13"/></StgValue>
</operation>

<operation id="622" st_id="71" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:89 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_13, i9 %local_A_ping_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="623" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:54 %or_ln909_13 = or i9 %tmp_917_cast, i9 14

]]></Node>
<StgValue><ssdm name="or_ln909_13"/></StgValue>
</operation>

<operation id="624" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:55 %zext_ln909_15 = zext i9 %or_ln909_13

]]></Node>
<StgValue><ssdm name="zext_ln909_15"/></StgValue>
</operation>

<operation id="625" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:56 %local_A_ping_V_addr_17 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_15

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_17"/></StgValue>
</operation>

<operation id="626" st_id="72" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:90 %fifo_A_A_IO_L2_in_3_x08_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_14"/></StgValue>
</operation>

<operation id="627" st_id="72" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:91 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_14, i9 %local_A_ping_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>

<operation id="628" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:94 %add_ln691_1518 = add i2 %select_ln890_340, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1518"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="629" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_14_A_IO_L2_in_boundary_x0_loop_15_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="630" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="631" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:57 %or_ln909_14 = or i9 %tmp_917_cast, i9 15

]]></Node>
<StgValue><ssdm name="or_ln909_14"/></StgValue>
</operation>

<operation id="632" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:58 %zext_ln909_16 = zext i9 %or_ln909_14

]]></Node>
<StgValue><ssdm name="zext_ln909_16"/></StgValue>
</operation>

<operation id="633" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:59 %local_A_ping_V_addr_18 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln909_16

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_18"/></StgValue>
</operation>

<operation id="634" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:60 %specpipeline_ln900 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln900"/></StgValue>
</operation>

<operation id="635" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:61 %specloopname_ln900 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1104

]]></Node>
<StgValue><ssdm name="specloopname_ln900"/></StgValue>
</operation>

<operation id="636" st_id="73" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader6:92 %fifo_A_A_IO_L2_in_3_x08_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_15"/></StgValue>
</operation>

<operation id="637" st_id="73" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:93 %store_ln909 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_15, i9 %local_A_ping_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln909"/></StgValue>
</operation>

<operation id="638" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:95 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="639" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1109:0 %br_ln918 = br i1 %or_ln838, void %.loopexit1110, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln918"/></StgValue>
</operation>

<operation id="640" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln838" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.preheader:0 %br_ln919 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln919"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="641" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader5.preheader:0 %indvar_flatten131 = phi i10 %add_ln890_287, void %.preheader5, i10 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten131"/></StgValue>
</operation>

<operation id="642" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5.preheader:1 %c5_V_131 = phi i2 %select_ln890_345, void %.preheader5, i2 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_131"/></StgValue>
</operation>

<operation id="643" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader5.preheader:2 %indvar_flatten109 = phi i10 %select_ln890_348, void %.preheader5, i10 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten109"/></StgValue>
</operation>

<operation id="644" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader5.preheader:3 %c6_V_142 = phi i6 %select_ln890_347, void %.preheader5, i6 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_142"/></StgValue>
</operation>

<operation id="645" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader5.preheader:4 %c7_V = phi i4 %select_ln691, void %.preheader5, i4 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="646" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader5.preheader:5 %add_ln890_287 = add i10 %indvar_flatten131, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_287"/></StgValue>
</operation>

<operation id="647" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:6 %div_i_i14 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_142, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i14"/></StgValue>
</operation>

<operation id="648" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="6">
<![CDATA[
.preheader5.preheader:7 %empty_2680 = trunc i6 %c6_V_142

]]></Node>
<StgValue><ssdm name="empty_2680"/></StgValue>
</operation>

<operation id="649" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader5.preheader:8 %icmp_ln890_1523 = icmp_eq  i10 %indvar_flatten131, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1523"/></StgValue>
</operation>

<operation id="650" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.preheader:9 %br_ln890 = br i1 %icmp_ln890_1523, void %.preheader5, void %.loopexit1110.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="651" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:0 %add_ln691_1521 = add i2 %c5_V_131, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1521"/></StgValue>
</operation>

<operation id="652" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader5:3 %icmp_ln890_1525 = icmp_eq  i10 %indvar_flatten109, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1525"/></StgValue>
</operation>

<operation id="653" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:4 %select_ln890_344 = select i1 %icmp_ln890_1525, i6 0, i6 %c6_V_142

]]></Node>
<StgValue><ssdm name="select_ln890_344"/></StgValue>
</operation>

<operation id="654" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader5:5 %select_ln890_345 = select i1 %icmp_ln890_1525, i2 %add_ln691_1521, i2 %c5_V_131

]]></Node>
<StgValue><ssdm name="select_ln890_345"/></StgValue>
</operation>

<operation id="655" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:17 %select_ln890_346 = select i1 %icmp_ln890_1525, i4 0, i4 %div_i_i14

]]></Node>
<StgValue><ssdm name="select_ln890_346"/></StgValue>
</operation>

<operation id="656" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:18 %xor_ln890_9 = xor i1 %icmp_ln890_1525, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_9"/></StgValue>
</operation>

<operation id="657" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:19 %and_ln890_12 = and i1 %empty_2680, i1 %xor_ln890_9

]]></Node>
<StgValue><ssdm name="and_ln890_12"/></StgValue>
</operation>

<operation id="658" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:20 %xor_ln890_5 = xor i1 %icmp_ln890_1525, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_5"/></StgValue>
</operation>

<operation id="659" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:21 %icmp_ln890_1526 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1526"/></StgValue>
</operation>

<operation id="660" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:22 %and_ln890_9 = and i1 %icmp_ln890_1526, i1 %xor_ln890_5

]]></Node>
<StgValue><ssdm name="and_ln890_9"/></StgValue>
</operation>

<operation id="661" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:23 %add_ln691_1522 = add i6 %select_ln890_344, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1522"/></StgValue>
</operation>

<operation id="662" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:25 %div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1522, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i367_mid1"/></StgValue>
</operation>

<operation id="663" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:26 %select_ln920 = select i1 %and_ln890_9, i4 %div_i_i367_mid1, i4 %select_ln890_346

]]></Node>
<StgValue><ssdm name="select_ln920"/></StgValue>
</operation>

<operation id="664" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="6">
<![CDATA[
.preheader5:97 %empty_2681 = trunc i6 %add_ln691_1522

]]></Node>
<StgValue><ssdm name="empty_2681"/></StgValue>
</operation>

<operation id="665" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader5:98 %select_ln920_1 = select i1 %and_ln890_9, i1 %empty_2681, i1 %and_ln890_12

]]></Node>
<StgValue><ssdm name="select_ln920_1"/></StgValue>
</operation>

<operation id="666" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:100 %select_ln890_347 = select i1 %and_ln890_9, i6 %add_ln691_1522, i6 %select_ln890_344

]]></Node>
<StgValue><ssdm name="select_ln890_347"/></StgValue>
</operation>

<operation id="667" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:216 %add_ln691_1523 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1523"/></StgValue>
</operation>

<operation id="668" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:217 %or_ln691 = or i1 %and_ln890_9, i1 %icmp_ln890_1525

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="669" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:218 %select_ln691 = select i1 %or_ln691, i4 1, i4 %add_ln691_1523

]]></Node>
<StgValue><ssdm name="select_ln691"/></StgValue>
</operation>

<operation id="670" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader5:219 %add_ln890_286 = add i10 %indvar_flatten109, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_286"/></StgValue>
</operation>

<operation id="671" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader5:220 %select_ln890_348 = select i1 %icmp_ln890_1525, i10 1, i10 %add_ln890_286

]]></Node>
<StgValue><ssdm name="select_ln890_348"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="672" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader5:6 %tmp_127 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln890_345, i4 0

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="673" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="6">
<![CDATA[
.preheader5:9 %zext_ln930_2 = zext i6 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln930_2"/></StgValue>
</operation>

<operation id="674" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:10 %add_ln930 = add i7 %zext_ln930_2, i7 32

]]></Node>
<StgValue><ssdm name="add_ln930"/></StgValue>
</operation>

<operation id="675" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="2" op_3_bw="4">
<![CDATA[
.preheader5:27 %tmp_128 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i2.i4, i58 0, i2 %select_ln890_345, i4 %select_ln920

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="676" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:29 %local_A_pong_V_addr_16 = getelementptr i512 %local_A_pong_V, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_16"/></StgValue>
</operation>

<operation id="677" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="4" op_0_bw="7">
<![CDATA[
.preheader5:30 %trunc_ln930 = trunc i7 %add_ln930

]]></Node>
<StgValue><ssdm name="trunc_ln930"/></StgValue>
</operation>

<operation id="678" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:31 %or_ln930 = or i4 %trunc_ln930, i4 %select_ln920

]]></Node>
<StgValue><ssdm name="or_ln930"/></StgValue>
</operation>

<operation id="679" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:32 %tmp_740 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %add_ln930, i32 4, i32 6

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="680" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader5:33 %or_ln930_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %tmp_740, i4 %or_ln930

]]></Node>
<StgValue><ssdm name="or_ln930_1"/></StgValue>
</operation>

<operation id="681" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="7">
<![CDATA[
.preheader5:34 %zext_ln930_3 = zext i7 %or_ln930_1

]]></Node>
<StgValue><ssdm name="zext_ln930_3"/></StgValue>
</operation>

<operation id="682" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:35 %local_A_pong_V_addr_17 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_3

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_17"/></StgValue>
</operation>

<operation id="683" st_id="76" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:103 %local_A_pong_V_load = load i9 %local_A_pong_V_addr_16

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="684" st_id="76" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:111 %local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_17

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="685" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="6">
<![CDATA[
.preheader5:8 %zext_ln930_1 = zext i6 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln930_1"/></StgValue>
</operation>

<operation id="686" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5:11 %add_ln930_1 = add i8 %zext_ln930_1, i8 96

]]></Node>
<StgValue><ssdm name="add_ln930_1"/></StgValue>
</operation>

<operation id="687" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="2" op_3_bw="4">
<![CDATA[
.preheader5:28 %tmp_924_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i4, i3 0, i2 %select_ln890_345, i4 %select_ln920

]]></Node>
<StgValue><ssdm name="tmp_924_cast"/></StgValue>
</operation>

<operation id="688" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:36 %or_ln930_2 = or i9 %tmp_924_cast, i9 64

]]></Node>
<StgValue><ssdm name="or_ln930_2"/></StgValue>
</operation>

<operation id="689" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:37 %zext_ln930_4 = zext i9 %or_ln930_2

]]></Node>
<StgValue><ssdm name="zext_ln930_4"/></StgValue>
</operation>

<operation id="690" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:38 %local_A_pong_V_addr_18 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_4

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_18"/></StgValue>
</operation>

<operation id="691" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="4" op_0_bw="8">
<![CDATA[
.preheader5:39 %trunc_ln930_1 = trunc i8 %add_ln930_1

]]></Node>
<StgValue><ssdm name="trunc_ln930_1"/></StgValue>
</operation>

<operation id="692" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:40 %or_ln930_13 = or i4 %trunc_ln930_1, i4 %select_ln920

]]></Node>
<StgValue><ssdm name="or_ln930_13"/></StgValue>
</operation>

<operation id="693" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:41 %tmp_741 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln930_1, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="694" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:42 %or_ln930_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_741, i4 %or_ln930_13

]]></Node>
<StgValue><ssdm name="or_ln930_3"/></StgValue>
</operation>

<operation id="695" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="8">
<![CDATA[
.preheader5:43 %zext_ln930_5 = zext i8 %or_ln930_3

]]></Node>
<StgValue><ssdm name="zext_ln930_5"/></StgValue>
</operation>

<operation id="696" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:44 %local_A_pong_V_addr_19 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_5

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_19"/></StgValue>
</operation>

<operation id="697" st_id="77" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:103 %local_A_pong_V_load = load i9 %local_A_pong_V_addr_16

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="698" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:104 %trunc_ln674_88 = trunc i512 %local_A_pong_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln674_88"/></StgValue>
</operation>

<operation id="699" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader5:105 %store_ln932 = store i256 %trunc_ln674_88, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>

<operation id="700" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:106 %p_Result_4600_0_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_0_1"/></StgValue>
</operation>

<operation id="701" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader5:107 %store_ln932 = store i256 %p_Result_4600_0_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>

<operation id="702" st_id="77" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:111 %local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_17

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_1"/></StgValue>
</operation>

<operation id="703" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:112 %trunc_ln674_89 = trunc i512 %local_A_pong_V_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln674_89"/></StgValue>
</operation>

<operation id="704" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:114 %p_Result_4600_1_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_1_1"/></StgValue>
</operation>

<operation id="705" st_id="77" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:118 %local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_18

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_2"/></StgValue>
</operation>

<operation id="706" st_id="77" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:125 %local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_19

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="707" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader5:12 %add_ln930_2 = add i8 %zext_ln930_1, i8 160

]]></Node>
<StgValue><ssdm name="add_ln930_2"/></StgValue>
</operation>

<operation id="708" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:45 %or_ln930_4 = or i9 %tmp_924_cast, i9 128

]]></Node>
<StgValue><ssdm name="or_ln930_4"/></StgValue>
</operation>

<operation id="709" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:46 %zext_ln930_6 = zext i9 %or_ln930_4

]]></Node>
<StgValue><ssdm name="zext_ln930_6"/></StgValue>
</operation>

<operation id="710" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:47 %local_A_pong_V_addr_20 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_6

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_20"/></StgValue>
</operation>

<operation id="711" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="4" op_0_bw="8">
<![CDATA[
.preheader5:48 %trunc_ln930_2 = trunc i8 %add_ln930_2

]]></Node>
<StgValue><ssdm name="trunc_ln930_2"/></StgValue>
</operation>

<operation id="712" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:49 %or_ln930_16 = or i4 %trunc_ln930_2, i4 %select_ln920

]]></Node>
<StgValue><ssdm name="or_ln930_16"/></StgValue>
</operation>

<operation id="713" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:50 %tmp_742 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln930_2, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="714" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:51 %or_ln930_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_742, i4 %or_ln930_16

]]></Node>
<StgValue><ssdm name="or_ln930_5"/></StgValue>
</operation>

<operation id="715" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="8">
<![CDATA[
.preheader5:52 %zext_ln930_7 = zext i8 %or_ln930_5

]]></Node>
<StgValue><ssdm name="zext_ln930_7"/></StgValue>
</operation>

<operation id="716" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:53 %local_A_pong_V_addr_21 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_7

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_21"/></StgValue>
</operation>

<operation id="717" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="1">
<![CDATA[
.preheader5:99 %zext_ln890_210 = zext i1 %select_ln920_1

]]></Node>
<StgValue><ssdm name="zext_ln890_210"/></StgValue>
</operation>

<operation id="718" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:108 %data_split_V_37_addr_2 = getelementptr i256 %data_split_V_37, i64 0, i64 %zext_ln890_210

]]></Node>
<StgValue><ssdm name="data_split_V_37_addr_2"/></StgValue>
</operation>

<operation id="719" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:109 %data_split_V_37_load = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load"/></StgValue>
</operation>

<operation id="720" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:113 %store_ln932 = store i256 %trunc_ln674_89, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>

<operation id="721" st_id="78" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:118 %local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_18

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_2"/></StgValue>
</operation>

<operation id="722" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:119 %trunc_ln674_90 = trunc i512 %local_A_pong_V_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln674_90"/></StgValue>
</operation>

<operation id="723" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:121 %p_Result_4600_2_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_2, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_2_1"/></StgValue>
</operation>

<operation id="724" st_id="78" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:125 %local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_19

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_3"/></StgValue>
</operation>

<operation id="725" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:126 %trunc_ln674_91 = trunc i512 %local_A_pong_V_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln674_91"/></StgValue>
</operation>

<operation id="726" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:128 %p_Result_4600_3_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_3, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_3_1"/></StgValue>
</operation>

<operation id="727" st_id="78" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:132 %local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_20

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_4"/></StgValue>
</operation>

<operation id="728" st_id="78" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:139 %local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_21

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_5"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="729" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="9" op_0_bw="6">
<![CDATA[
.preheader5:7 %zext_ln930 = zext i6 %tmp_127

]]></Node>
<StgValue><ssdm name="zext_ln930"/></StgValue>
</operation>

<operation id="730" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:13 %add_ln930_3 = add i9 %zext_ln930, i9 224

]]></Node>
<StgValue><ssdm name="add_ln930_3"/></StgValue>
</operation>

<operation id="731" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:16 %xor_ln930 = xor i6 %tmp_127, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln930"/></StgValue>
</operation>

<operation id="732" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:54 %or_ln930_6 = or i9 %tmp_924_cast, i9 192

]]></Node>
<StgValue><ssdm name="or_ln930_6"/></StgValue>
</operation>

<operation id="733" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:55 %zext_ln930_8 = zext i9 %or_ln930_6

]]></Node>
<StgValue><ssdm name="zext_ln930_8"/></StgValue>
</operation>

<operation id="734" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:56 %local_A_pong_V_addr_22 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_8

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_22"/></StgValue>
</operation>

<operation id="735" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="4" op_0_bw="9">
<![CDATA[
.preheader5:57 %trunc_ln930_3 = trunc i9 %add_ln930_3

]]></Node>
<StgValue><ssdm name="trunc_ln930_3"/></StgValue>
</operation>

<operation id="736" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:58 %or_ln930_17 = or i4 %trunc_ln930_3, i4 %select_ln920

]]></Node>
<StgValue><ssdm name="or_ln930_17"/></StgValue>
</operation>

<operation id="737" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:59 %tmp_743 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln930_3, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="738" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader5:60 %or_ln930_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_743, i4 %or_ln930_17

]]></Node>
<StgValue><ssdm name="or_ln930_7"/></StgValue>
</operation>

<operation id="739" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:61 %zext_ln930_9 = zext i9 %or_ln930_7

]]></Node>
<StgValue><ssdm name="zext_ln930_9"/></StgValue>
</operation>

<operation id="740" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:62 %local_A_pong_V_addr_23 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_9

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_23"/></StgValue>
</operation>

<operation id="741" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="6">
<![CDATA[
.preheader5:90 %trunc_ln930_6 = trunc i6 %xor_ln930

]]></Node>
<StgValue><ssdm name="trunc_ln930_6"/></StgValue>
</operation>

<operation id="742" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:91 %or_ln930_20 = or i4 %trunc_ln930_6, i4 %select_ln920

]]></Node>
<StgValue><ssdm name="or_ln930_20"/></StgValue>
</operation>

<operation id="743" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:92 %tmp_746 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %xor_ln930, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="744" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:109 %data_split_V_37_load = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load"/></StgValue>
</operation>

<operation id="745" st_id="79" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader5:110 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="746" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:115 %store_ln932 = store i256 %p_Result_4600_1_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>

<operation id="747" st_id="79" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:132 %local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_20

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_4"/></StgValue>
</operation>

<operation id="748" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:133 %trunc_ln674_92 = trunc i512 %local_A_pong_V_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln674_92"/></StgValue>
</operation>

<operation id="749" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:135 %p_Result_4600_4_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_4, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_4_1"/></StgValue>
</operation>

<operation id="750" st_id="79" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:139 %local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_21

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_5"/></StgValue>
</operation>

<operation id="751" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:140 %trunc_ln674_93 = trunc i512 %local_A_pong_V_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln674_93"/></StgValue>
</operation>

<operation id="752" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:142 %p_Result_4600_5_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_5, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_5_1"/></StgValue>
</operation>

<operation id="753" st_id="79" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:146 %local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_6"/></StgValue>
</operation>

<operation id="754" st_id="79" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:153 %local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_7"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="755" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:14 %add_ln930_4 = add i9 %zext_ln930, i9 288

]]></Node>
<StgValue><ssdm name="add_ln930_4"/></StgValue>
</operation>

<operation id="756" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:15 %add_ln930_5 = add i9 %zext_ln930, i9 352

]]></Node>
<StgValue><ssdm name="add_ln930_5"/></StgValue>
</operation>

<operation id="757" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:63 %or_ln930_8 = or i9 %tmp_924_cast, i9 256

]]></Node>
<StgValue><ssdm name="or_ln930_8"/></StgValue>
</operation>

<operation id="758" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:64 %zext_ln930_10 = zext i9 %or_ln930_8

]]></Node>
<StgValue><ssdm name="zext_ln930_10"/></StgValue>
</operation>

<operation id="759" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:65 %local_A_pong_V_addr_24 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_10

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_24"/></StgValue>
</operation>

<operation id="760" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="4" op_0_bw="9">
<![CDATA[
.preheader5:66 %trunc_ln930_4 = trunc i9 %add_ln930_4

]]></Node>
<StgValue><ssdm name="trunc_ln930_4"/></StgValue>
</operation>

<operation id="761" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:67 %or_ln930_18 = or i4 %trunc_ln930_4, i4 %select_ln920

]]></Node>
<StgValue><ssdm name="or_ln930_18"/></StgValue>
</operation>

<operation id="762" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:68 %tmp_744 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln930_4, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="763" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader5:69 %or_ln930_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_744, i4 %or_ln930_18

]]></Node>
<StgValue><ssdm name="or_ln930_9"/></StgValue>
</operation>

<operation id="764" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:70 %zext_ln930_11 = zext i9 %or_ln930_9

]]></Node>
<StgValue><ssdm name="zext_ln930_11"/></StgValue>
</operation>

<operation id="765" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:71 %local_A_pong_V_addr_25 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_11

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_25"/></StgValue>
</operation>

<operation id="766" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="9">
<![CDATA[
.preheader5:75 %trunc_ln930_5 = trunc i9 %add_ln930_5

]]></Node>
<StgValue><ssdm name="trunc_ln930_5"/></StgValue>
</operation>

<operation id="767" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5:76 %or_ln930_19 = or i4 %trunc_ln930_5, i4 %select_ln920

]]></Node>
<StgValue><ssdm name="or_ln930_19"/></StgValue>
</operation>

<operation id="768" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:77 %tmp_745 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln930_5, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="769" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:116 %data_split_V_37_load_1 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_1"/></StgValue>
</operation>

<operation id="770" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:120 %store_ln932 = store i256 %trunc_ln674_90, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>

<operation id="771" st_id="80" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:146 %local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_6"/></StgValue>
</operation>

<operation id="772" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:147 %trunc_ln674_94 = trunc i512 %local_A_pong_V_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln674_94"/></StgValue>
</operation>

<operation id="773" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:149 %p_Result_4600_6_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_6, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_6_1"/></StgValue>
</operation>

<operation id="774" st_id="80" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:153 %local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_7"/></StgValue>
</operation>

<operation id="775" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:154 %trunc_ln674_95 = trunc i512 %local_A_pong_V_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln674_95"/></StgValue>
</operation>

<operation id="776" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:156 %p_Result_4600_7_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_7, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_7_1"/></StgValue>
</operation>

<operation id="777" st_id="80" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:160 %local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_8"/></StgValue>
</operation>

<operation id="778" st_id="80" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:167 %local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_9"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="779" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:72 %or_ln930_10 = or i9 %tmp_924_cast, i9 320

]]></Node>
<StgValue><ssdm name="or_ln930_10"/></StgValue>
</operation>

<operation id="780" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:73 %zext_ln930_12 = zext i9 %or_ln930_10

]]></Node>
<StgValue><ssdm name="zext_ln930_12"/></StgValue>
</operation>

<operation id="781" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:74 %local_A_pong_V_addr_26 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_12

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_26"/></StgValue>
</operation>

<operation id="782" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader5:78 %or_ln930_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_745, i4 %or_ln930_19

]]></Node>
<StgValue><ssdm name="or_ln930_s"/></StgValue>
</operation>

<operation id="783" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:79 %zext_ln930_13 = zext i9 %or_ln930_s

]]></Node>
<StgValue><ssdm name="zext_ln930_13"/></StgValue>
</operation>

<operation id="784" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:80 %local_A_pong_V_addr_27 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_13

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_27"/></StgValue>
</operation>

<operation id="785" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:116 %data_split_V_37_load_1 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_1"/></StgValue>
</operation>

<operation id="786" st_id="81" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:117 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="787" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:122 %store_ln932 = store i256 %p_Result_4600_2_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>

<operation id="788" st_id="81" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:160 %local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_8"/></StgValue>
</operation>

<operation id="789" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:161 %trunc_ln674_96 = trunc i512 %local_A_pong_V_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln674_96"/></StgValue>
</operation>

<operation id="790" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:163 %p_Result_4600_8_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_8, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_8_1"/></StgValue>
</operation>

<operation id="791" st_id="81" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:167 %local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_9"/></StgValue>
</operation>

<operation id="792" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:168 %trunc_ln674_97 = trunc i512 %local_A_pong_V_load_9

]]></Node>
<StgValue><ssdm name="trunc_ln674_97"/></StgValue>
</operation>

<operation id="793" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:170 %p_Result_4600_9_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_9, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_9_1"/></StgValue>
</operation>

<operation id="794" st_id="81" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:174 %local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_10"/></StgValue>
</operation>

<operation id="795" st_id="81" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:181 %local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_11"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="796" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:81 %or_ln930_12 = or i9 %tmp_924_cast, i9 384

]]></Node>
<StgValue><ssdm name="or_ln930_12"/></StgValue>
</operation>

<operation id="797" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:82 %zext_ln930_14 = zext i9 %or_ln930_12

]]></Node>
<StgValue><ssdm name="zext_ln930_14"/></StgValue>
</operation>

<operation id="798" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:83 %local_A_pong_V_addr_28 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_14

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_28"/></StgValue>
</operation>

<operation id="799" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="8">
<![CDATA[
.preheader5:84 %sext_ln930 = sext i8 %or_ln930_5

]]></Node>
<StgValue><ssdm name="sext_ln930"/></StgValue>
</operation>

<operation id="800" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:85 %zext_ln930_15 = zext i9 %sext_ln930

]]></Node>
<StgValue><ssdm name="zext_ln930_15"/></StgValue>
</operation>

<operation id="801" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:86 %local_A_pong_V_addr_29 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_15

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_29"/></StgValue>
</operation>

<operation id="802" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:123 %data_split_V_37_load_2 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_2"/></StgValue>
</operation>

<operation id="803" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:127 %store_ln932 = store i256 %trunc_ln674_91, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>

<operation id="804" st_id="82" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:174 %local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_10"/></StgValue>
</operation>

<operation id="805" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:175 %trunc_ln674_98 = trunc i512 %local_A_pong_V_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln674_98"/></StgValue>
</operation>

<operation id="806" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:177 %p_Result_4600_10_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_10, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_10_1"/></StgValue>
</operation>

<operation id="807" st_id="82" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:181 %local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_11"/></StgValue>
</operation>

<operation id="808" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:182 %trunc_ln674_99 = trunc i512 %local_A_pong_V_load_11

]]></Node>
<StgValue><ssdm name="trunc_ln674_99"/></StgValue>
</operation>

<operation id="809" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:184 %p_Result_4600_11_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_11, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_11_1"/></StgValue>
</operation>

<operation id="810" st_id="82" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:188 %local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_12"/></StgValue>
</operation>

<operation id="811" st_id="82" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:195 %local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_13"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="812" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:87 %or_ln930_14 = or i9 %tmp_924_cast, i9 448

]]></Node>
<StgValue><ssdm name="or_ln930_14"/></StgValue>
</operation>

<operation id="813" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:88 %zext_ln930_16 = zext i9 %or_ln930_14

]]></Node>
<StgValue><ssdm name="zext_ln930_16"/></StgValue>
</operation>

<operation id="814" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:89 %local_A_pong_V_addr_30 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_16

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_30"/></StgValue>
</operation>

<operation id="815" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader5:93 %or_ln930_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_746, i4 %or_ln930_20

]]></Node>
<StgValue><ssdm name="or_ln930_11"/></StgValue>
</operation>

<operation id="816" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="6">
<![CDATA[
.preheader5:94 %sext_ln930_1 = sext i6 %or_ln930_11

]]></Node>
<StgValue><ssdm name="sext_ln930_1"/></StgValue>
</operation>

<operation id="817" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:95 %zext_ln930_17 = zext i9 %sext_ln930_1

]]></Node>
<StgValue><ssdm name="zext_ln930_17"/></StgValue>
</operation>

<operation id="818" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:96 %local_A_pong_V_addr_31 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln930_17

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_31"/></StgValue>
</operation>

<operation id="819" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:123 %data_split_V_37_load_2 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_2"/></StgValue>
</operation>

<operation id="820" st_id="83" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:124 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="821" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:129 %store_ln932 = store i256 %p_Result_4600_3_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>

<operation id="822" st_id="83" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:188 %local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_12"/></StgValue>
</operation>

<operation id="823" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:189 %trunc_ln674_100 = trunc i512 %local_A_pong_V_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln674_100"/></StgValue>
</operation>

<operation id="824" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:191 %p_Result_4600_12_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_12, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_12_1"/></StgValue>
</operation>

<operation id="825" st_id="83" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:195 %local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_13"/></StgValue>
</operation>

<operation id="826" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:196 %trunc_ln674_101 = trunc i512 %local_A_pong_V_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln674_101"/></StgValue>
</operation>

<operation id="827" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:198 %p_Result_4600_13_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_13, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_13_1"/></StgValue>
</operation>

<operation id="828" st_id="83" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:202 %local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_14"/></StgValue>
</operation>

<operation id="829" st_id="83" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:209 %local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_15"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="830" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:130 %data_split_V_37_load_3 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_3"/></StgValue>
</operation>

<operation id="831" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:134 %store_ln932 = store i256 %trunc_ln674_92, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>

<operation id="832" st_id="84" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:202 %local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_14"/></StgValue>
</operation>

<operation id="833" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:203 %trunc_ln674_102 = trunc i512 %local_A_pong_V_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln674_102"/></StgValue>
</operation>

<operation id="834" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:205 %p_Result_4600_14_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_14, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_14_1"/></StgValue>
</operation>

<operation id="835" st_id="84" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:209 %local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_15"/></StgValue>
</operation>

<operation id="836" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:210 %trunc_ln674_103 = trunc i512 %local_A_pong_V_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln674_103"/></StgValue>
</operation>

<operation id="837" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:212 %p_Result_4600_15_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_15, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4600_15_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="838" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:130 %data_split_V_37_load_3 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_3"/></StgValue>
</operation>

<operation id="839" st_id="85" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:131 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="840" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:136 %store_ln932 = store i256 %p_Result_4600_4_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="841" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:137 %data_split_V_37_load_4 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_4"/></StgValue>
</operation>

<operation id="842" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:141 %store_ln932 = store i256 %trunc_ln674_93, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="843" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:137 %data_split_V_37_load_4 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_4"/></StgValue>
</operation>

<operation id="844" st_id="87" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:138 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="845" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:143 %store_ln932 = store i256 %p_Result_4600_5_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="846" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:144 %data_split_V_37_load_5 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_5"/></StgValue>
</operation>

<operation id="847" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:148 %store_ln932 = store i256 %trunc_ln674_94, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="848" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:144 %data_split_V_37_load_5 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_5"/></StgValue>
</operation>

<operation id="849" st_id="89" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:145 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="850" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:150 %store_ln932 = store i256 %p_Result_4600_6_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="851" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:151 %data_split_V_37_load_6 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_6"/></StgValue>
</operation>

<operation id="852" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:155 %store_ln932 = store i256 %trunc_ln674_95, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="853" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:151 %data_split_V_37_load_6 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_6"/></StgValue>
</operation>

<operation id="854" st_id="91" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:152 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="855" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:157 %store_ln932 = store i256 %p_Result_4600_7_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="856" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:158 %data_split_V_37_load_7 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_7"/></StgValue>
</operation>

<operation id="857" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:162 %store_ln932 = store i256 %trunc_ln674_96, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="858" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:158 %data_split_V_37_load_7 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_7"/></StgValue>
</operation>

<operation id="859" st_id="93" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:159 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="860" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:164 %store_ln932 = store i256 %p_Result_4600_8_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="861" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:165 %data_split_V_37_load_8 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_8"/></StgValue>
</operation>

<operation id="862" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:169 %store_ln932 = store i256 %trunc_ln674_97, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="863" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:165 %data_split_V_37_load_8 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_8"/></StgValue>
</operation>

<operation id="864" st_id="95" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:166 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="865" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:171 %store_ln932 = store i256 %p_Result_4600_9_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="866" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:172 %data_split_V_37_load_9 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_9"/></StgValue>
</operation>

<operation id="867" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:176 %store_ln932 = store i256 %trunc_ln674_98, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="868" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:172 %data_split_V_37_load_9 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_9"/></StgValue>
</operation>

<operation id="869" st_id="97" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:173 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="870" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:178 %store_ln932 = store i256 %p_Result_4600_10_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="871" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:179 %data_split_V_37_load_10 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_10"/></StgValue>
</operation>

<operation id="872" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:183 %store_ln932 = store i256 %trunc_ln674_99, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="873" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:179 %data_split_V_37_load_10 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_10"/></StgValue>
</operation>

<operation id="874" st_id="99" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:180 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="875" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:185 %store_ln932 = store i256 %p_Result_4600_11_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="876" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:186 %data_split_V_37_load_11 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_11"/></StgValue>
</operation>

<operation id="877" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:190 %store_ln932 = store i256 %trunc_ln674_100, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="878" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:186 %data_split_V_37_load_11 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_11"/></StgValue>
</operation>

<operation id="879" st_id="101" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:187 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="880" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:192 %store_ln932 = store i256 %p_Result_4600_12_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="881" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:193 %data_split_V_37_load_12 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_12"/></StgValue>
</operation>

<operation id="882" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:197 %store_ln932 = store i256 %trunc_ln674_101, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="883" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:193 %data_split_V_37_load_12 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_12"/></StgValue>
</operation>

<operation id="884" st_id="103" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:194 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="885" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:199 %store_ln932 = store i256 %p_Result_4600_13_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="886" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:200 %data_split_V_37_load_13 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_13"/></StgValue>
</operation>

<operation id="887" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:204 %store_ln932 = store i256 %trunc_ln674_102, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="888" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:200 %data_split_V_37_load_13 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_13"/></StgValue>
</operation>

<operation id="889" st_id="105" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:201 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="890" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:206 %store_ln932 = store i256 %p_Result_4600_14_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="891" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:207 %data_split_V_37_load_14 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_14"/></StgValue>
</operation>

<operation id="892" st_id="106" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:211 %store_ln932 = store i256 %trunc_ln674_103, i1 %data_split_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="893" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:207 %data_split_V_37_load_14 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_14"/></StgValue>
</operation>

<operation id="894" st_id="107" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:208 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="895" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="256" op_1_bw="1" op_2_bw="0">
<![CDATA[
.preheader5:213 %store_ln932 = store i256 %p_Result_4600_15_1, i1 %data_split_V_37_addr_1

]]></Node>
<StgValue><ssdm name="store_ln932"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="896" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:214 %data_split_V_37_load_15 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_15"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="897" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_17_A_IO_L2_in_boundary_x0_loop_18_A_IO_L2_in_boundary_x0_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="898" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="899" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_18_A_IO_L2_in_boundary_x0_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="900" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:101 %specpipeline_ln922 = specpipeline void @_ssdm_op_SpecPipeline, i32 16, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln922"/></StgValue>
</operation>

<operation id="901" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:102 %specloopname_ln922 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1123

]]></Node>
<StgValue><ssdm name="specloopname_ln922"/></StgValue>
</operation>

<operation id="902" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:214 %data_split_V_37_load_15 = load i1 %data_split_V_37_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_37_load_15"/></StgValue>
</operation>

<operation id="903" st_id="109" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader5:215 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_37_load_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="904" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1523" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
.preheader5:221 %br_ln0 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="905" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten204 = phi i14 0, void %.preheader.preheader, i14 %add_ln890_283, void %.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten204"/></StgValue>
</operation>

<operation id="906" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %c5_V = phi i2 0, void %.preheader.preheader, i2 %select_ln890_335, void %.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="907" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten174 = phi i14 0, void %.preheader.preheader, i14 %select_ln890_339, void %.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten174"/></StgValue>
</operation>

<operation id="908" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:3 %c6_V = phi i6 0, void %.preheader.preheader, i6 %select_ln890_337, void %.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="909" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten161 = phi i9 0, void %.preheader.preheader, i9 %select_ln890_338, void %.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten161"/></StgValue>
</operation>

<operation id="910" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:5 %c8_V = phi i5 0, void %.preheader.preheader, i5 %add_ln691_1516, void %.preheader

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="911" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:6 %add_ln890_283 = add i14 %indvar_flatten204, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_283"/></StgValue>
</operation>

<operation id="912" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="913" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="6">
<![CDATA[
:8 %empty_2682 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2682"/></StgValue>
</operation>

<operation id="914" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9 %icmp_ln890_1515 = icmp_eq  i14 %indvar_flatten204, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1515"/></StgValue>
</operation>

<operation id="915" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln890 = br i1 %icmp_ln890_1515, void %.preheader, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="916" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:0 %add_ln691 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="917" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:3 %icmp_ln890_1516 = icmp_eq  i14 %indvar_flatten174, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1516"/></StgValue>
</operation>

<operation id="918" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln890 = select i1 %icmp_ln890_1516, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="919" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:5 %select_ln890_335 = select i1 %icmp_ln890_1516, i2 %add_ln691, i2 %c5_V

]]></Node>
<StgValue><ssdm name="select_ln890_335"/></StgValue>
</operation>

<operation id="920" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:7 %select_ln890_336 = select i1 %icmp_ln890_1516, i4 0, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="select_ln890_336"/></StgValue>
</operation>

<operation id="921" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %xor_ln890_8 = xor i1 %icmp_ln890_1516, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_8"/></StgValue>
</operation>

<operation id="922" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %and_ln890_11 = and i1 %empty_2682, i1 %xor_ln890_8

]]></Node>
<StgValue><ssdm name="and_ln890_11"/></StgValue>
</operation>

<operation id="923" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %xor_ln890 = xor i1 %icmp_ln890_1516, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890"/></StgValue>
</operation>

<operation id="924" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:11 %icmp_ln890_1517 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1517"/></StgValue>
</operation>

<operation id="925" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %and_ln890 = and i1 %icmp_ln890_1517, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890"/></StgValue>
</operation>

<operation id="926" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:13 %icmp_ln890_1518 = icmp_eq  i9 %indvar_flatten161, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1518"/></StgValue>
</operation>

<operation id="927" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %and_ln890_8 = and i1 %icmp_ln890_1518, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890_8"/></StgValue>
</operation>

<operation id="928" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:15 %add_ln691_1515 = add i6 %select_ln890, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1515"/></StgValue>
</operation>

<operation id="929" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:17 %div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1515, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i203_mid1"/></StgValue>
</operation>

<operation id="930" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:18 %select_ln957 = select i1 %and_ln890_8, i4 %div_i_i203_mid1, i4 %select_ln890_336

]]></Node>
<StgValue><ssdm name="select_ln957"/></StgValue>
</operation>

<operation id="931" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="6">
<![CDATA[
.preheader:19 %empty_2683 = trunc i6 %add_ln691_1515

]]></Node>
<StgValue><ssdm name="empty_2683"/></StgValue>
</operation>

<operation id="932" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:20 %select_ln957_1 = select i1 %and_ln890_8, i1 %empty_2683, i1 %and_ln890_11

]]></Node>
<StgValue><ssdm name="select_ln957_1"/></StgValue>
</operation>

<operation id="933" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:22 %xor_ln957 = xor i1 %icmp_ln890_1518, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln957"/></StgValue>
</operation>

<operation id="934" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:23 %or_ln957 = or i1 %icmp_ln890_1516, i1 %xor_ln957

]]></Node>
<StgValue><ssdm name="or_ln957"/></StgValue>
</operation>

<operation id="935" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:24 %and_ln957 = and i1 %and_ln890, i1 %or_ln957

]]></Node>
<StgValue><ssdm name="and_ln957"/></StgValue>
</operation>

<operation id="936" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:25 %select_ln890_337 = select i1 %and_ln890_8, i6 %add_ln691_1515, i6 %select_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_337"/></StgValue>
</operation>

<operation id="937" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:27 %or_ln959 = or i1 %and_ln957, i1 %and_ln890_8

]]></Node>
<StgValue><ssdm name="or_ln959"/></StgValue>
</operation>

<operation id="938" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:28 %or_ln959_1 = or i1 %or_ln959, i1 %icmp_ln890_1516

]]></Node>
<StgValue><ssdm name="or_ln959_1"/></StgValue>
</operation>

<operation id="939" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:29 %select_ln959 = select i1 %or_ln959_1, i5 0, i5 %c8_V

]]></Node>
<StgValue><ssdm name="select_ln959"/></StgValue>
</operation>

<operation id="940" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:46 %add_ln890 = add i9 %indvar_flatten161, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="941" st_id="110" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:47 %or_ln890 = or i1 %and_ln890_8, i1 %icmp_ln890_1516

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="942" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader:48 %select_ln890_338 = select i1 %or_ln890, i9 1, i9 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_338"/></StgValue>
</operation>

<operation id="943" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:49 %add_ln890_282 = add i14 %indvar_flatten174, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_282"/></StgValue>
</operation>

<operation id="944" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader:50 %select_ln890_339 = select i1 %icmp_ln890_1516, i14 1, i14 %add_ln890_282

]]></Node>
<StgValue><ssdm name="select_ln890_339"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="945" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="2">
<![CDATA[
.preheader:6 %zext_ln967 = zext i2 %select_ln890_335

]]></Node>
<StgValue><ssdm name="zext_ln967"/></StgValue>
</operation>

<operation id="946" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:30 %shl_ln967 = shl i5 %select_ln959, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln967"/></StgValue>
</operation>

<operation id="947" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:31 %add_ln967 = add i5 %shl_ln967, i5 %zext_ln967

]]></Node>
<StgValue><ssdm name="add_ln967"/></StgValue>
</operation>

<operation id="948" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader:32 %or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln967, i4 %select_ln957

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="949" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="9">
<![CDATA[
.preheader:33 %zext_ln967_1 = zext i9 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln967_1"/></StgValue>
</operation>

<operation id="950" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln967_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr"/></StgValue>
</operation>

<operation id="951" st_id="111" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="512" op_0_bw="9">
<![CDATA[
.preheader:37 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="952" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:45 %add_ln691_1516 = add i5 %select_ln959, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1516"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="953" st_id="112" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="512" op_0_bw="9">
<![CDATA[
.preheader:37 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="954" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="256" op_0_bw="512">
<![CDATA[
.preheader:38 %trunc_ln674 = trunc i512 %in_data_V

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="955" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader:39 %store_ln969 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln969"/></StgValue>
</operation>

<operation id="956" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:40 %p_Result_4601_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4601_1"/></StgValue>
</operation>

<operation id="957" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader:41 %store_ln969 = store i256 %p_Result_4601_1, i1 %data_split_V_addr_419

]]></Node>
<StgValue><ssdm name="store_ln969"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="958" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="1">
<![CDATA[
.preheader:21 %zext_ln957 = zext i1 %select_ln957_1

]]></Node>
<StgValue><ssdm name="zext_ln957"/></StgValue>
</operation>

<operation id="959" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %data_split_V_addr164 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln957

]]></Node>
<StgValue><ssdm name="data_split_V_addr164"/></StgValue>
</operation>

<operation id="960" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:43 %data_split_V_load = load i1 %data_split_V_addr164

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="961" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_22_A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="962" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="963" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_23_A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="964" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="965" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:35 %specpipeline_ln961 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln961"/></StgValue>
</operation>

<operation id="966" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:36 %specloopname_ln961 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1100

]]></Node>
<StgValue><ssdm name="specloopname_ln961"/></StgValue>
</operation>

<operation id="967" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:43 %data_split_V_load = load i1 %data_split_V_addr164

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>

<operation id="968" st_id="114" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %data_split_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="969" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1515" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
.preheader:51 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="970" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0">
<![CDATA[
.loopexit:0 %ret_ln1011 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1011"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
