/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [7:0] _01_;
  wire [11:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [5:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire [37:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire [18:0] celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [44:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 14'h0000;
    else _00_ <= in_data[148:135];
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 8'h00;
    else _01_ <= celloutsig_0_1z[11:4];
  reg [10:0] _04_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 11'h000;
    else _04_ <= { celloutsig_0_5z[10:8], _01_ };
  assign out_data[10:0] = _04_;
  assign celloutsig_0_0z = in_data[76:65] >> in_data[54:43];
  assign celloutsig_0_3z = { celloutsig_0_1z[13:12], celloutsig_0_2z, celloutsig_0_1z } >> in_data[25:7];
  assign celloutsig_1_4z = celloutsig_1_0z >> in_data[185:180];
  assign celloutsig_1_5z = { celloutsig_1_2z[6:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z } >> { in_data[119:100], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_6z = { in_data[106], celloutsig_1_4z, celloutsig_1_3z } >> { celloutsig_1_2z[0], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_7z = in_data[133:130] >> celloutsig_1_0z[5:2];
  assign celloutsig_1_8z = { celloutsig_1_5z[10:8], celloutsig_1_3z } >> celloutsig_1_6z[10:1];
  assign celloutsig_1_12z = celloutsig_1_1z[19:17] >> celloutsig_1_3z[4:2];
  assign celloutsig_1_13z = celloutsig_1_5z[40:3] >> { celloutsig_1_8z[9:3], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, _00_ };
  assign celloutsig_1_15z = in_data[191:189] >> _00_[2:0];
  assign celloutsig_1_17z = { celloutsig_1_12z[2], celloutsig_1_15z } >> celloutsig_1_3z[3:0];
  assign celloutsig_1_18z = { celloutsig_1_13z[27:13], celloutsig_1_7z } >> { _00_[9:1], celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_8z[4:3], celloutsig_1_3z, celloutsig_1_17z } >> { celloutsig_1_1z[5:0], celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_5z = in_data[75:58] >> { celloutsig_0_0z[7:2], celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_1z[10:0] >> celloutsig_0_3z[16:6];
  assign celloutsig_0_1z = in_data[57:44] >> { in_data[53:52], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[12:10] >> celloutsig_0_0z[11:9];
  assign celloutsig_0_25z = in_data[48:38] >> celloutsig_0_6z;
  assign celloutsig_1_0z = in_data[187:182] >> in_data[144:139];
  assign celloutsig_1_1z = in_data[127:105] >> { in_data[186:176], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { celloutsig_1_0z[4], celloutsig_1_0z } >> { celloutsig_1_0z[3], celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z[6], celloutsig_1_0z } >> celloutsig_1_1z[8:2];
  assign { out_data[146:128], out_data[108:96], out_data[42:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z };
endmodule
