Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 27 10:56:05 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BCD_wrapper_control_sets_placed.rpt
| Design       : BCD_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           18 |
| No           | No                    | Yes                    |              35 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------+------------------+------------------+----------------+--------------+
|                    Clock Signal                    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+---------------+------------------+------------------+----------------+--------------+
|  twobit_counter/dff_gen_label[10].dff_inst/Q_reg_0 |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[3].dff_inst/Q_reg_0  |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[4].dff_inst/Q_reg_0  |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[8].dff_inst/Q_reg_0  |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[5].dff_inst/Q_reg_0  |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[6].dff_inst/Q_reg_0  |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[7].dff_inst/Q_reg_0  |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_inst0/Q_reg_0                  |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[11].dff_inst/Q_reg_0 |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[12].dff_inst/Q_reg_0 |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[9].dff_inst/Q_reg_0  |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[2].dff_inst/Q_reg_0  |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[1].dff_inst/Q        |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[13].dff_inst/Q_reg_0 |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[14].dff_inst/Q_reg_0 |               |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                     |               |                  |                1 |              1 |         1.00 |
|  twobit_counter/dff_gen_label[15].dff_inst/CLK     |               | btn_IBUF[0]      |                1 |              2 |         2.00 |
|  one/CLK                                           |               | btn_IBUF[0]      |                1 |              4 |         4.00 |
|  zero/bcd_digit_reg[2]_0                           |               | btn_IBUF[0]      |                1 |              4 |         4.00 |
|  two/CLK                                           |               | btn_IBUF[0]      |                1 |              4 |         4.00 |
|  clk_divider/clk_div_reg_0                         |               | btn_IBUF[0]      |                2 |              4 |         2.00 |
|  twobit_counter/E[0]                               |               |                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                     |               | btn_IBUF[0]      |                5 |             17 |         3.40 |
+----------------------------------------------------+---------------+------------------+------------------+----------------+--------------+


