-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity load_data48 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_x_V_AWVALID : OUT STD_LOGIC;
    m_axi_x_V_AWREADY : IN STD_LOGIC;
    m_axi_x_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_x_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_x_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_x_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_x_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_x_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_x_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_x_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_x_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_x_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_x_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_x_V_WVALID : OUT STD_LOGIC;
    m_axi_x_V_WREADY : IN STD_LOGIC;
    m_axi_x_V_WDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_x_V_WSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_x_V_WLAST : OUT STD_LOGIC;
    m_axi_x_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_x_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_x_V_ARVALID : OUT STD_LOGIC;
    m_axi_x_V_ARREADY : IN STD_LOGIC;
    m_axi_x_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_x_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_x_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_x_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_x_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_x_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_x_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_x_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_x_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_x_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_x_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_x_V_RVALID : IN STD_LOGIC;
    m_axi_x_V_RREADY : OUT STD_LOGIC;
    m_axi_x_V_RDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_x_V_RLAST : IN STD_LOGIC;
    m_axi_x_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_x_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_x_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_x_V_BVALID : IN STD_LOGIC;
    m_axi_x_V_BREADY : OUT STD_LOGIC;
    m_axi_x_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_x_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_x_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    x_V_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    x_local_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_0_V_ce0 : OUT STD_LOGIC;
    x_local_0_V_we0 : OUT STD_LOGIC;
    x_local_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_1_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_1_V_ce0 : OUT STD_LOGIC;
    x_local_1_V_we0 : OUT STD_LOGIC;
    x_local_1_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_2_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_2_V_ce0 : OUT STD_LOGIC;
    x_local_2_V_we0 : OUT STD_LOGIC;
    x_local_2_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_3_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_3_V_ce0 : OUT STD_LOGIC;
    x_local_3_V_we0 : OUT STD_LOGIC;
    x_local_3_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_4_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_4_V_ce0 : OUT STD_LOGIC;
    x_local_4_V_we0 : OUT STD_LOGIC;
    x_local_4_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_5_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_5_V_ce0 : OUT STD_LOGIC;
    x_local_5_V_we0 : OUT STD_LOGIC;
    x_local_5_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_6_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_6_V_ce0 : OUT STD_LOGIC;
    x_local_6_V_we0 : OUT STD_LOGIC;
    x_local_6_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_7_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_7_V_ce0 : OUT STD_LOGIC;
    x_local_7_V_we0 : OUT STD_LOGIC;
    x_local_7_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_8_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_8_V_ce0 : OUT STD_LOGIC;
    x_local_8_V_we0 : OUT STD_LOGIC;
    x_local_8_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_9_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_9_V_ce0 : OUT STD_LOGIC;
    x_local_9_V_we0 : OUT STD_LOGIC;
    x_local_9_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_10_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_10_V_ce0 : OUT STD_LOGIC;
    x_local_10_V_we0 : OUT STD_LOGIC;
    x_local_10_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_11_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_11_V_ce0 : OUT STD_LOGIC;
    x_local_11_V_we0 : OUT STD_LOGIC;
    x_local_11_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_12_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_12_V_ce0 : OUT STD_LOGIC;
    x_local_12_V_we0 : OUT STD_LOGIC;
    x_local_12_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_13_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_13_V_ce0 : OUT STD_LOGIC;
    x_local_13_V_we0 : OUT STD_LOGIC;
    x_local_13_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_14_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_14_V_ce0 : OUT STD_LOGIC;
    x_local_14_V_we0 : OUT STD_LOGIC;
    x_local_14_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_local_15_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    x_local_15_V_ce0 : OUT STD_LOGIC;
    x_local_15_V_we0 : OUT STD_LOGIC;
    x_local_15_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_norm_in_V : IN STD_LOGIC_VECTOR (23 downto 0);
    x_norm_in_V_out_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    x_norm_in_V_out_full_n : IN STD_LOGIC;
    x_norm_in_V_out_write : OUT STD_LOGIC );
end;


architecture behav of load_data48 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal x_V_blk_n_AR : STD_LOGIC;
    signal x_V_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal x_norm_in_V_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal i_i_i_reg_370 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_sig_ioackin_m_axi_x_V_ARREADY : STD_LOGIC;
    signal exitcond1_i_i_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_fu_408_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_fu_414_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_536 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_536_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_cast_i_i_reg_540 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_cast_i_i_reg_540_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_1_fu_428_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_reg_545 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_i_i_reg_551 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_i_i_reg_557 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_i_i_reg_563 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i_i_reg_569 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_i_i_reg_575 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_i_i_reg_581 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_i_i_reg_587 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal newIndex1_i_i_fu_502_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_fu_391_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_m_axi_x_V_ARREADY : STD_LOGIC := '0';
    signal x_V_offset1_fu_381_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_472 : BOOLEAN;
    signal ap_condition_239 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((x_norm_in_V_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state8);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((x_norm_in_V_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_x_V_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_x_V_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                    if ((ap_const_boolean_1 = ap_condition_239)) then 
                        ap_reg_ioackin_m_axi_x_V_ARREADY <= ap_const_logic_0;
                    elsif ((ap_const_boolean_1 = ap_condition_472)) then 
                        ap_reg_ioackin_m_axi_x_V_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    i_i_i_reg_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_i_i_fu_402_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_i_i_reg_370 <= i_fu_408_p2;
            elsif (((x_norm_in_V_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                i_i_i_reg_370 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Result_1_i_i_reg_551 <= m_axi_x_V_RDATA(15 downto 8);
                p_Result_2_i_i_reg_557 <= m_axi_x_V_RDATA(23 downto 16);
                p_Result_3_i_i_reg_563 <= m_axi_x_V_RDATA(31 downto 24);
                p_Result_4_i_i_reg_569 <= m_axi_x_V_RDATA(39 downto 32);
                p_Result_5_i_i_reg_575 <= m_axi_x_V_RDATA(47 downto 40);
                p_Result_6_i_i_reg_581 <= m_axi_x_V_RDATA(55 downto 48);
                p_Result_7_i_i_reg_587 <= m_axi_x_V_RDATA(63 downto 56);
                tmp_1_reg_545 <= tmp_1_fu_428_p1;
                tmp_3_cast_i_i_reg_540_pp0_iter1_reg <= tmp_3_cast_i_i_reg_540;
                tmp_reg_536_pp0_iter1_reg <= tmp_reg_536;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_i_i_fu_402_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_3_cast_i_i_reg_540 <= i_i_i_reg_370(6 downto 1);
                tmp_reg_536 <= tmp_fu_414_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, x_norm_in_V_out_full_n, ap_enable_reg_pp0_iter1, ap_CS_fsm_state7, ap_sig_ioackin_m_axi_x_V_ARREADY, exitcond1_i_i_fu_402_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_sig_ioackin_m_axi_x_V_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((x_norm_in_V_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond1_i_i_fu_402_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond1_i_i_fu_402_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(m_axi_x_V_RVALID, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_x_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(m_axi_x_V_RVALID, ap_enable_reg_pp0_iter1)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_x_V_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter1_assign_proc : process(m_axi_x_V_RVALID)
    begin
                ap_block_state9_pp0_stage0_iter1 <= (m_axi_x_V_RVALID = ap_const_logic_0);
    end process;


    ap_condition_239_assign_proc : process(ap_start, ap_done_reg, ap_sig_ioackin_m_axi_x_V_ARREADY)
    begin
                ap_condition_239 <= not(((ap_sig_ioackin_m_axi_x_V_ARREADY = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1)));
    end process;


    ap_condition_472_assign_proc : process(ap_start, ap_done_reg, m_axi_x_V_ARREADY)
    begin
                ap_condition_472 <= (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (m_axi_x_V_ARREADY = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter0_state8_assign_proc : process(exitcond1_i_i_fu_402_p2)
    begin
        if ((exitcond1_i_i_fu_402_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_x_V_ARREADY_assign_proc : process(m_axi_x_V_ARREADY, ap_reg_ioackin_m_axi_x_V_ARREADY)
    begin
        if ((ap_reg_ioackin_m_axi_x_V_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_m_axi_x_V_ARREADY <= m_axi_x_V_ARREADY;
        else 
            ap_sig_ioackin_m_axi_x_V_ARREADY <= ap_const_logic_1;
        end if; 
    end process;

    exitcond1_i_i_fu_402_p2 <= "1" when (i_i_i_reg_370 = ap_const_lv7_62) else "0";
    i_fu_408_p2 <= std_logic_vector(unsigned(i_i_i_reg_370) + unsigned(ap_const_lv7_1));
    m_axi_x_V_ARADDR <= sext_fu_391_p1(32 - 1 downto 0);
    m_axi_x_V_ARBURST <= ap_const_lv2_0;
    m_axi_x_V_ARCACHE <= ap_const_lv4_0;
    m_axi_x_V_ARID <= ap_const_lv1_0;
    m_axi_x_V_ARLEN <= ap_const_lv32_62;
    m_axi_x_V_ARLOCK <= ap_const_lv2_0;
    m_axi_x_V_ARPROT <= ap_const_lv3_0;
    m_axi_x_V_ARQOS <= ap_const_lv4_0;
    m_axi_x_V_ARREGION <= ap_const_lv4_0;
    m_axi_x_V_ARSIZE <= ap_const_lv3_0;
    m_axi_x_V_ARUSER <= ap_const_lv1_0;

    m_axi_x_V_ARVALID_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_reg_ioackin_m_axi_x_V_ARREADY)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_reg_ioackin_m_axi_x_V_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_x_V_ARVALID <= ap_const_logic_1;
        else 
            m_axi_x_V_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_x_V_AWADDR <= ap_const_lv32_0;
    m_axi_x_V_AWBURST <= ap_const_lv2_0;
    m_axi_x_V_AWCACHE <= ap_const_lv4_0;
    m_axi_x_V_AWID <= ap_const_lv1_0;
    m_axi_x_V_AWLEN <= ap_const_lv32_0;
    m_axi_x_V_AWLOCK <= ap_const_lv2_0;
    m_axi_x_V_AWPROT <= ap_const_lv3_0;
    m_axi_x_V_AWQOS <= ap_const_lv4_0;
    m_axi_x_V_AWREGION <= ap_const_lv4_0;
    m_axi_x_V_AWSIZE <= ap_const_lv3_0;
    m_axi_x_V_AWUSER <= ap_const_lv1_0;
    m_axi_x_V_AWVALID <= ap_const_logic_0;
    m_axi_x_V_BREADY <= ap_const_logic_0;

    m_axi_x_V_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_x_V_RREADY <= ap_const_logic_1;
        else 
            m_axi_x_V_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_x_V_WDATA <= ap_const_lv64_0;
    m_axi_x_V_WID <= ap_const_lv1_0;
    m_axi_x_V_WLAST <= ap_const_logic_0;
    m_axi_x_V_WSTRB <= ap_const_lv8_0;
    m_axi_x_V_WUSER <= ap_const_lv1_0;
    m_axi_x_V_WVALID <= ap_const_logic_0;
    newIndex1_i_i_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_cast_i_i_reg_540_pp0_iter1_reg),64));
    sext_fu_391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_V_offset1_fu_381_p4),64));
    tmp_1_fu_428_p1 <= m_axi_x_V_RDATA(8 - 1 downto 0);
    tmp_fu_414_p1 <= i_i_i_reg_370(1 - 1 downto 0);

    x_V_blk_n_AR_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, m_axi_x_V_ARREADY)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            x_V_blk_n_AR <= m_axi_x_V_ARREADY;
        else 
            x_V_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    x_V_blk_n_R_assign_proc : process(m_axi_x_V_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_V_blk_n_R <= m_axi_x_V_RVALID;
        else 
            x_V_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    x_V_offset1_fu_381_p4 <= x_V_offset(31 downto 3);
    x_local_0_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_0_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_0_V_ce0 <= ap_const_logic_1;
        else 
            x_local_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_0_V_d0 <= tmp_1_reg_545;

    x_local_0_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_0_V_we0 <= ap_const_logic_1;
        else 
            x_local_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_10_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_10_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_10_V_ce0 <= ap_const_logic_1;
        else 
            x_local_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_10_V_d0 <= p_Result_2_i_i_reg_557;

    x_local_10_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_10_V_we0 <= ap_const_logic_1;
        else 
            x_local_10_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_11_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_11_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_11_V_ce0 <= ap_const_logic_1;
        else 
            x_local_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_11_V_d0 <= p_Result_3_i_i_reg_563;

    x_local_11_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_11_V_we0 <= ap_const_logic_1;
        else 
            x_local_11_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_12_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_12_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_12_V_ce0 <= ap_const_logic_1;
        else 
            x_local_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_12_V_d0 <= p_Result_4_i_i_reg_569;

    x_local_12_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_12_V_we0 <= ap_const_logic_1;
        else 
            x_local_12_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_13_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_13_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_13_V_ce0 <= ap_const_logic_1;
        else 
            x_local_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_13_V_d0 <= p_Result_5_i_i_reg_575;

    x_local_13_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_13_V_we0 <= ap_const_logic_1;
        else 
            x_local_13_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_14_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_14_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_14_V_ce0 <= ap_const_logic_1;
        else 
            x_local_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_14_V_d0 <= p_Result_6_i_i_reg_581;

    x_local_14_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_14_V_we0 <= ap_const_logic_1;
        else 
            x_local_14_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_15_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_15_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_15_V_ce0 <= ap_const_logic_1;
        else 
            x_local_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_15_V_d0 <= p_Result_7_i_i_reg_587;

    x_local_15_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_15_V_we0 <= ap_const_logic_1;
        else 
            x_local_15_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_1_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_1_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_1_V_ce0 <= ap_const_logic_1;
        else 
            x_local_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_1_V_d0 <= p_Result_1_i_i_reg_551;

    x_local_1_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_1_V_we0 <= ap_const_logic_1;
        else 
            x_local_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_2_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_2_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_2_V_ce0 <= ap_const_logic_1;
        else 
            x_local_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_2_V_d0 <= p_Result_2_i_i_reg_557;

    x_local_2_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_2_V_we0 <= ap_const_logic_1;
        else 
            x_local_2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_3_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_3_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_3_V_ce0 <= ap_const_logic_1;
        else 
            x_local_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_3_V_d0 <= p_Result_3_i_i_reg_563;

    x_local_3_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_3_V_we0 <= ap_const_logic_1;
        else 
            x_local_3_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_4_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_4_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_4_V_ce0 <= ap_const_logic_1;
        else 
            x_local_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_4_V_d0 <= p_Result_4_i_i_reg_569;

    x_local_4_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_4_V_we0 <= ap_const_logic_1;
        else 
            x_local_4_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_5_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_5_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_5_V_ce0 <= ap_const_logic_1;
        else 
            x_local_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_5_V_d0 <= p_Result_5_i_i_reg_575;

    x_local_5_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_5_V_we0 <= ap_const_logic_1;
        else 
            x_local_5_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_6_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_6_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_6_V_ce0 <= ap_const_logic_1;
        else 
            x_local_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_6_V_d0 <= p_Result_6_i_i_reg_581;

    x_local_6_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_6_V_we0 <= ap_const_logic_1;
        else 
            x_local_6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_7_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_7_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_7_V_ce0 <= ap_const_logic_1;
        else 
            x_local_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_7_V_d0 <= p_Result_7_i_i_reg_587;

    x_local_7_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_7_V_we0 <= ap_const_logic_1;
        else 
            x_local_7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_8_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_8_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_8_V_ce0 <= ap_const_logic_1;
        else 
            x_local_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_8_V_d0 <= tmp_1_reg_545;

    x_local_8_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_8_V_we0 <= ap_const_logic_1;
        else 
            x_local_8_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_9_V_address0 <= newIndex1_i_i_fu_502_p1(6 - 1 downto 0);

    x_local_9_V_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_9_V_ce0 <= ap_const_logic_1;
        else 
            x_local_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_local_9_V_d0 <= p_Result_1_i_i_reg_551;

    x_local_9_V_we0_assign_proc : process(ap_block_pp0_stage0_11001, tmp_reg_536_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((tmp_reg_536_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_local_9_V_we0 <= ap_const_logic_1;
        else 
            x_local_9_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_norm_in_V_out_blk_n_assign_proc : process(x_norm_in_V_out_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            x_norm_in_V_out_blk_n <= x_norm_in_V_out_full_n;
        else 
            x_norm_in_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    x_norm_in_V_out_din <= x_norm_in_V;

    x_norm_in_V_out_write_assign_proc : process(x_norm_in_V_out_full_n, ap_CS_fsm_state7)
    begin
        if (((x_norm_in_V_out_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            x_norm_in_V_out_write <= ap_const_logic_1;
        else 
            x_norm_in_V_out_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
