
Plantilla.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000004e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000046c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000001  00800100  00800100  000004e0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000004e0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000510  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000090  00000000  00000000  00000550  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000009ea  00000000  00000000  000005e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000073f  00000000  00000000  00000fca  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000009fc  00000000  00000000  00001709  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000012c  00000000  00000000  00002108  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004a7  00000000  00000000  00002234  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000709  00000000  00000000  000026db  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000070  00000000  00000000  00002de4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
   4:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
   8:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
   c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  10:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  14:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  18:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  1c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  20:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  24:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  28:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  2c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  30:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  34:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  38:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  3c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  40:	0c 94 7c 00 	jmp	0xf8	; 0xf8 <__vector_16>
  44:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  48:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  4c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  50:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  54:	0c 94 96 00 	jmp	0x12c	; 0x12c <__vector_21>
  58:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  5c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  60:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  64:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  68:	e4 00       	.word	0x00e4	; ????
  6a:	ea 00       	.word	0x00ea	; ????
  6c:	f5 00       	.word	0x00f5	; ????
  6e:	00 01       	movw	r0, r0
  70:	0b 01       	movw	r0, r22
  72:	16 01       	movw	r2, r12
  74:	21 01       	movw	r4, r2
  76:	27 01       	movw	r4, r14
  78:	4e 01       	movw	r8, r28
  7a:	54 01       	movw	r10, r8
  7c:	5a 01       	movw	r10, r20
  7e:	60 01       	movw	r12, r0
  80:	66 01       	movw	r12, r12
  82:	71 01       	movw	r14, r2
  84:	7c 01       	movw	r14, r24
  86:	87 01       	movw	r16, r14
  88:	92 01       	movw	r18, r4
  8a:	9d 01       	movw	r18, r26

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d8 e0       	ldi	r29, 0x08	; 8
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_clear_bss>:
  98:	21 e0       	ldi	r18, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	01 c0       	rjmp	.+2      	; 0xa2 <.do_clear_bss_start>

000000a0 <.do_clear_bss_loop>:
  a0:	1d 92       	st	X+, r1

000000a2 <.do_clear_bss_start>:
  a2:	a1 30       	cpi	r26, 0x01	; 1
  a4:	b2 07       	cpc	r27, r18
  a6:	e1 f7       	brne	.-8      	; 0xa0 <.do_clear_bss_loop>
  a8:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
  ac:	0c 94 34 02 	jmp	0x468	; 0x468 <_exit>

000000b0 <__bad_interrupt>:
  b0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b4 <setup>:
	------------------------------------------------------
	PROGRAMACION DE FUNCIONES
	------------------------------------------------------
*/
	void setup(void){
	cli();
  b4:	f8 94       	cli
	SetupADC(PC6);
  b6:	86 e0       	ldi	r24, 0x06	; 6
  b8:	0e 94 da 00 	call	0x1b4	; 0x1b4 <SetupADC>
	SetupTimer0(1024,255);
  bc:	6f ef       	ldi	r22, 0xFF	; 255
  be:	80 e0       	ldi	r24, 0x00	; 0
  c0:	94 e0       	ldi	r25, 0x04	; 4
  c2:	0e 94 af 00 	call	0x15e	; 0x15e <SetupTimer0>
	SetupPWM1(Fast8,Positivo,A,1024);	
  c6:	20 e0       	ldi	r18, 0x00	; 0
  c8:	34 e0       	ldi	r19, 0x04	; 4
  ca:	40 e0       	ldi	r20, 0x00	; 0
  cc:	61 e0       	ldi	r22, 0x01	; 1
  ce:	85 e0       	ldi	r24, 0x05	; 5
  d0:	0e 94 40 01 	call	0x280	; 0x280 <SetupPWM1>
	sei();
  d4:	78 94       	sei
  d6:	08 95       	ret

000000d8 <main>:
	------------------------------------------------------
*/

int main(void)
{
    setup();
  d8:	0e 94 5a 00 	call	0xb4	; 0xb4 <setup>
    while (1) 
    {
		OCR1A =  ValorADC/6;
  dc:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <_edata>
  e0:	9b ea       	ldi	r25, 0xAB	; 171
  e2:	89 9f       	mul	r24, r25
  e4:	81 2d       	mov	r24, r1
  e6:	11 24       	eor	r1, r1
  e8:	86 95       	lsr	r24
  ea:	86 95       	lsr	r24
  ec:	90 e0       	ldi	r25, 0x00	; 0
  ee:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
  f2:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
  f6:	f2 cf       	rjmp	.-28     	; 0xdc <main+0x4>

000000f8 <__vector_16>:
/*
	------------------------------------------------------
	INTERRUPCIONES
	------------------------------------------------------
*/
ISR(TIMER0_OVF_vect){
  f8:	1f 92       	push	r1
  fa:	0f 92       	push	r0
  fc:	0f b6       	in	r0, 0x3f	; 63
  fe:	0f 92       	push	r0
 100:	11 24       	eor	r1, r1
 102:	8f 93       	push	r24
 104:	ef 93       	push	r30
 106:	ff 93       	push	r31
	ADCSRA |= (1<<ADSC);
 108:	ea e7       	ldi	r30, 0x7A	; 122
 10a:	f0 e0       	ldi	r31, 0x00	; 0
 10c:	80 81       	ld	r24, Z
 10e:	80 64       	ori	r24, 0x40	; 64
 110:	80 83       	st	Z, r24
	TCNT0 = 255;
 112:	8f ef       	ldi	r24, 0xFF	; 255
 114:	86 bd       	out	0x26, r24	; 38
	TIFR0 |= (1 << TOV0);
 116:	85 b3       	in	r24, 0x15	; 21
 118:	81 60       	ori	r24, 0x01	; 1
 11a:	85 bb       	out	0x15, r24	; 21
}
 11c:	ff 91       	pop	r31
 11e:	ef 91       	pop	r30
 120:	8f 91       	pop	r24
 122:	0f 90       	pop	r0
 124:	0f be       	out	0x3f, r0	; 63
 126:	0f 90       	pop	r0
 128:	1f 90       	pop	r1
 12a:	18 95       	reti

0000012c <__vector_21>:

ISR(ADC_vect){
 12c:	1f 92       	push	r1
 12e:	0f 92       	push	r0
 130:	0f b6       	in	r0, 0x3f	; 63
 132:	0f 92       	push	r0
 134:	11 24       	eor	r1, r1
 136:	8f 93       	push	r24
 138:	ef 93       	push	r30
 13a:	ff 93       	push	r31
	ValorADC = ADCH;
 13c:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 140:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <_edata>
	ADCSRA |= (1<<ADIF);
 144:	ea e7       	ldi	r30, 0x7A	; 122
 146:	f0 e0       	ldi	r31, 0x00	; 0
 148:	80 81       	ld	r24, Z
 14a:	80 61       	ori	r24, 0x10	; 16
 14c:	80 83       	st	Z, r24
 14e:	ff 91       	pop	r31
 150:	ef 91       	pop	r30
 152:	8f 91       	pop	r24
 154:	0f 90       	pop	r0
 156:	0f be       	out	0x3f, r0	; 63
 158:	0f 90       	pop	r0
 15a:	1f 90       	pop	r1
 15c:	18 95       	reti

0000015e <SetupTimer0>:
	ADCSRA |= (1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
	//HABILITAR
	ADCSRA |= (1<<ADEN);
}

void SetupPWM0(uint8_t ModoPWM0, uint8_t Sentido0, uint8_t SaidaPMW0, uint16_t PrescalerPWM0){
 15e:	80 34       	cpi	r24, 0x40	; 64
 160:	91 05       	cpc	r25, r1
 162:	b1 f0       	breq	.+44     	; 0x190 <SetupTimer0+0x32>
 164:	28 f4       	brcc	.+10     	; 0x170 <SetupTimer0+0x12>
 166:	00 97       	sbiw	r24, 0x00	; 0
 168:	59 f0       	breq	.+22     	; 0x180 <SetupTimer0+0x22>
 16a:	08 97       	sbiw	r24, 0x08	; 8
 16c:	69 f0       	breq	.+26     	; 0x188 <SetupTimer0+0x2a>
 16e:	1b c0       	rjmp	.+54     	; 0x1a6 <SetupTimer0+0x48>
 170:	81 15       	cp	r24, r1
 172:	21 e0       	ldi	r18, 0x01	; 1
 174:	92 07       	cpc	r25, r18
 176:	81 f0       	breq	.+32     	; 0x198 <SetupTimer0+0x3a>
 178:	81 15       	cp	r24, r1
 17a:	94 40       	sbci	r25, 0x04	; 4
 17c:	89 f0       	breq	.+34     	; 0x1a0 <SetupTimer0+0x42>
 17e:	13 c0       	rjmp	.+38     	; 0x1a6 <SetupTimer0+0x48>
 180:	85 b5       	in	r24, 0x25	; 37
 182:	81 60       	ori	r24, 0x01	; 1
 184:	85 bd       	out	0x25, r24	; 37
 186:	0f c0       	rjmp	.+30     	; 0x1a6 <SetupTimer0+0x48>
 188:	85 b5       	in	r24, 0x25	; 37
 18a:	82 60       	ori	r24, 0x02	; 2
 18c:	85 bd       	out	0x25, r24	; 37
 18e:	0b c0       	rjmp	.+22     	; 0x1a6 <SetupTimer0+0x48>
 190:	85 b5       	in	r24, 0x25	; 37
 192:	83 60       	ori	r24, 0x03	; 3
 194:	85 bd       	out	0x25, r24	; 37
 196:	07 c0       	rjmp	.+14     	; 0x1a6 <SetupTimer0+0x48>
 198:	85 b5       	in	r24, 0x25	; 37
 19a:	84 60       	ori	r24, 0x04	; 4
 19c:	85 bd       	out	0x25, r24	; 37
 19e:	03 c0       	rjmp	.+6      	; 0x1a6 <SetupTimer0+0x48>
 1a0:	85 b5       	in	r24, 0x25	; 37
 1a2:	85 60       	ori	r24, 0x05	; 5
 1a4:	85 bd       	out	0x25, r24	; 37
 1a6:	66 bd       	out	0x26, r22	; 38
 1a8:	ee e6       	ldi	r30, 0x6E	; 110
 1aa:	f0 e0       	ldi	r31, 0x00	; 0
 1ac:	80 81       	ld	r24, Z
 1ae:	81 60       	ori	r24, 0x01	; 1
 1b0:	80 83       	st	Z, r24
 1b2:	08 95       	ret

000001b4 <SetupADC>:
 1b4:	90 e0       	ldi	r25, 0x00	; 0
 1b6:	88 30       	cpi	r24, 0x08	; 8
 1b8:	91 05       	cpc	r25, r1
 1ba:	08 f0       	brcs	.+2      	; 0x1be <SetupADC+0xa>
 1bc:	4d c0       	rjmp	.+154    	; 0x258 <SetupADC+0xa4>
 1be:	fc 01       	movw	r30, r24
 1c0:	ec 5c       	subi	r30, 0xCC	; 204
 1c2:	ff 4f       	sbci	r31, 0xFF	; 255
 1c4:	0c 94 2e 02 	jmp	0x45c	; 0x45c <__tablejump2__>
 1c8:	ee e7       	ldi	r30, 0x7E	; 126
 1ca:	f0 e0       	ldi	r31, 0x00	; 0
 1cc:	80 81       	ld	r24, Z
 1ce:	81 60       	ori	r24, 0x01	; 1
 1d0:	80 83       	st	Z, r24
 1d2:	42 c0       	rjmp	.+132    	; 0x258 <SetupADC+0xa4>
 1d4:	ec e7       	ldi	r30, 0x7C	; 124
 1d6:	f0 e0       	ldi	r31, 0x00	; 0
 1d8:	80 81       	ld	r24, Z
 1da:	81 60       	ori	r24, 0x01	; 1
 1dc:	80 83       	st	Z, r24
 1de:	ee e7       	ldi	r30, 0x7E	; 126
 1e0:	f0 e0       	ldi	r31, 0x00	; 0
 1e2:	80 81       	ld	r24, Z
 1e4:	82 60       	ori	r24, 0x02	; 2
 1e6:	80 83       	st	Z, r24
 1e8:	37 c0       	rjmp	.+110    	; 0x258 <SetupADC+0xa4>
 1ea:	ec e7       	ldi	r30, 0x7C	; 124
 1ec:	f0 e0       	ldi	r31, 0x00	; 0
 1ee:	80 81       	ld	r24, Z
 1f0:	82 60       	ori	r24, 0x02	; 2
 1f2:	80 83       	st	Z, r24
 1f4:	ee e7       	ldi	r30, 0x7E	; 126
 1f6:	f0 e0       	ldi	r31, 0x00	; 0
 1f8:	80 81       	ld	r24, Z
 1fa:	84 60       	ori	r24, 0x04	; 4
 1fc:	80 83       	st	Z, r24
 1fe:	2c c0       	rjmp	.+88     	; 0x258 <SetupADC+0xa4>
 200:	ec e7       	ldi	r30, 0x7C	; 124
 202:	f0 e0       	ldi	r31, 0x00	; 0
 204:	80 81       	ld	r24, Z
 206:	83 60       	ori	r24, 0x03	; 3
 208:	80 83       	st	Z, r24
 20a:	ee e7       	ldi	r30, 0x7E	; 126
 20c:	f0 e0       	ldi	r31, 0x00	; 0
 20e:	80 81       	ld	r24, Z
 210:	88 60       	ori	r24, 0x08	; 8
 212:	80 83       	st	Z, r24
 214:	21 c0       	rjmp	.+66     	; 0x258 <SetupADC+0xa4>
 216:	ec e7       	ldi	r30, 0x7C	; 124
 218:	f0 e0       	ldi	r31, 0x00	; 0
 21a:	80 81       	ld	r24, Z
 21c:	84 60       	ori	r24, 0x04	; 4
 21e:	80 83       	st	Z, r24
 220:	ee e7       	ldi	r30, 0x7E	; 126
 222:	f0 e0       	ldi	r31, 0x00	; 0
 224:	80 81       	ld	r24, Z
 226:	80 61       	ori	r24, 0x10	; 16
 228:	80 83       	st	Z, r24
 22a:	16 c0       	rjmp	.+44     	; 0x258 <SetupADC+0xa4>
 22c:	ec e7       	ldi	r30, 0x7C	; 124
 22e:	f0 e0       	ldi	r31, 0x00	; 0
 230:	80 81       	ld	r24, Z
 232:	85 60       	ori	r24, 0x05	; 5
 234:	80 83       	st	Z, r24
 236:	ee e7       	ldi	r30, 0x7E	; 126
 238:	f0 e0       	ldi	r31, 0x00	; 0
 23a:	80 81       	ld	r24, Z
 23c:	80 62       	ori	r24, 0x20	; 32
 23e:	80 83       	st	Z, r24
 240:	0b c0       	rjmp	.+22     	; 0x258 <SetupADC+0xa4>
 242:	ec e7       	ldi	r30, 0x7C	; 124
 244:	f0 e0       	ldi	r31, 0x00	; 0
 246:	80 81       	ld	r24, Z
 248:	86 60       	ori	r24, 0x06	; 6
 24a:	80 83       	st	Z, r24
 24c:	05 c0       	rjmp	.+10     	; 0x258 <SetupADC+0xa4>
 24e:	ec e7       	ldi	r30, 0x7C	; 124
 250:	f0 e0       	ldi	r31, 0x00	; 0
 252:	80 81       	ld	r24, Z
 254:	87 60       	ori	r24, 0x07	; 7
 256:	80 83       	st	Z, r24
 258:	ec e7       	ldi	r30, 0x7C	; 124
 25a:	f0 e0       	ldi	r31, 0x00	; 0
 25c:	80 81       	ld	r24, Z
 25e:	80 62       	ori	r24, 0x20	; 32
 260:	80 83       	st	Z, r24
 262:	80 81       	ld	r24, Z
 264:	80 64       	ori	r24, 0x40	; 64
 266:	80 83       	st	Z, r24
 268:	ea e7       	ldi	r30, 0x7A	; 122
 26a:	f0 e0       	ldi	r31, 0x00	; 0
 26c:	80 81       	ld	r24, Z
 26e:	88 60       	ori	r24, 0x08	; 8
 270:	80 83       	st	Z, r24
 272:	80 81       	ld	r24, Z
 274:	87 60       	ori	r24, 0x07	; 7
 276:	80 83       	st	Z, r24
 278:	80 81       	ld	r24, Z
 27a:	80 68       	ori	r24, 0x80	; 128
 27c:	80 83       	st	Z, r24
 27e:	08 95       	ret

00000280 <SetupPWM1>:
	
}

void SetupPWM1(uint8_t ModoPWM1, uint8_t Sentido1, uint8_t SaidaPMW1, uint16_t PrescalerPWM1){
 280:	0f 93       	push	r16
 282:	1f 93       	push	r17
 284:	d9 01       	movw	r26, r18
	//MODOS
	switch (ModoPWM1)
 286:	08 2f       	mov	r16, r24
 288:	10 e0       	ldi	r17, 0x00	; 0
 28a:	0a 30       	cpi	r16, 0x0A	; 10
 28c:	11 05       	cpc	r17, r1
 28e:	08 f0       	brcs	.+2      	; 0x292 <SetupPWM1+0x12>
 290:	5e c0       	rjmp	.+188    	; 0x34e <SetupPWM1+0xce>
 292:	f8 01       	movw	r30, r16
 294:	e4 5c       	subi	r30, 0xC4	; 196
 296:	ff 4f       	sbci	r31, 0xFF	; 255
 298:	0c 94 2e 02 	jmp	0x45c	; 0x45c <__tablejump2__>
	{
	case Phase8:
		TCCR1A|=(1<<WGM10);
 29c:	e0 e8       	ldi	r30, 0x80	; 128
 29e:	f0 e0       	ldi	r31, 0x00	; 0
 2a0:	90 81       	ld	r25, Z
 2a2:	91 60       	ori	r25, 0x01	; 1
 2a4:	90 83       	st	Z, r25
		break;
 2a6:	53 c0       	rjmp	.+166    	; 0x34e <SetupPWM1+0xce>
	case Phase9:
		TCCR1A|=(1<<WGM11);
 2a8:	e0 e8       	ldi	r30, 0x80	; 128
 2aa:	f0 e0       	ldi	r31, 0x00	; 0
 2ac:	90 81       	ld	r25, Z
 2ae:	92 60       	ori	r25, 0x02	; 2
 2b0:	90 83       	st	Z, r25
		break;
 2b2:	4d c0       	rjmp	.+154    	; 0x34e <SetupPWM1+0xce>
	case Phase10:
		TCCR1A|=(1<<WGM10)|(1<<WGM11);
 2b4:	e0 e8       	ldi	r30, 0x80	; 128
 2b6:	f0 e0       	ldi	r31, 0x00	; 0
 2b8:	90 81       	ld	r25, Z
 2ba:	93 60       	ori	r25, 0x03	; 3
 2bc:	90 83       	st	Z, r25
		break;
 2be:	47 c0       	rjmp	.+142    	; 0x34e <SetupPWM1+0xce>
	case PhaseICR:
		TCCR1B|=(1<<WGM13);
 2c0:	e1 e8       	ldi	r30, 0x81	; 129
 2c2:	f0 e0       	ldi	r31, 0x00	; 0
 2c4:	90 81       	ld	r25, Z
 2c6:	90 61       	ori	r25, 0x10	; 16
 2c8:	90 83       	st	Z, r25
		break;
 2ca:	41 c0       	rjmp	.+130    	; 0x34e <SetupPWM1+0xce>
	case PhaseOCR:
		TCCR1B|=(1<<WGM13);
 2cc:	e1 e8       	ldi	r30, 0x81	; 129
 2ce:	f0 e0       	ldi	r31, 0x00	; 0
 2d0:	90 81       	ld	r25, Z
 2d2:	90 61       	ori	r25, 0x10	; 16
 2d4:	90 83       	st	Z, r25
		TCCR1A |=(1<<WGM12);
 2d6:	e0 e8       	ldi	r30, 0x80	; 128
 2d8:	f0 e0       	ldi	r31, 0x00	; 0
 2da:	90 81       	ld	r25, Z
 2dc:	98 60       	ori	r25, 0x08	; 8
 2de:	90 83       	st	Z, r25
		break;
 2e0:	36 c0       	rjmp	.+108    	; 0x34e <SetupPWM1+0xce>
	case Fast8:
		TCCR1B|=(1<<WGM12);
 2e2:	e1 e8       	ldi	r30, 0x81	; 129
 2e4:	f0 e0       	ldi	r31, 0x00	; 0
 2e6:	90 81       	ld	r25, Z
 2e8:	98 60       	ori	r25, 0x08	; 8
 2ea:	90 83       	st	Z, r25
		TCCR1A|=(1<<WGM10);
 2ec:	e0 e8       	ldi	r30, 0x80	; 128
 2ee:	f0 e0       	ldi	r31, 0x00	; 0
 2f0:	90 81       	ld	r25, Z
 2f2:	91 60       	ori	r25, 0x01	; 1
 2f4:	90 83       	st	Z, r25
		break;
 2f6:	2b c0       	rjmp	.+86     	; 0x34e <SetupPWM1+0xce>
	case Fast9:
		TCCR1B|=(1<<WGM12);
 2f8:	e1 e8       	ldi	r30, 0x81	; 129
 2fa:	f0 e0       	ldi	r31, 0x00	; 0
 2fc:	90 81       	ld	r25, Z
 2fe:	98 60       	ori	r25, 0x08	; 8
 300:	90 83       	st	Z, r25
		TCCR1A|=(1<<WGM11);
 302:	e0 e8       	ldi	r30, 0x80	; 128
 304:	f0 e0       	ldi	r31, 0x00	; 0
 306:	90 81       	ld	r25, Z
 308:	92 60       	ori	r25, 0x02	; 2
 30a:	90 83       	st	Z, r25
		break;
 30c:	20 c0       	rjmp	.+64     	; 0x34e <SetupPWM1+0xce>
	case Fast10:
		TCCR1B|=(1<<WGM12);
 30e:	e1 e8       	ldi	r30, 0x81	; 129
 310:	f0 e0       	ldi	r31, 0x00	; 0
 312:	90 81       	ld	r25, Z
 314:	98 60       	ori	r25, 0x08	; 8
 316:	90 83       	st	Z, r25
		TCCR1A|=(1<<WGM10)|(1<<WGM11);
 318:	e0 e8       	ldi	r30, 0x80	; 128
 31a:	f0 e0       	ldi	r31, 0x00	; 0
 31c:	90 81       	ld	r25, Z
 31e:	93 60       	ori	r25, 0x03	; 3
 320:	90 83       	st	Z, r25
		break;
 322:	15 c0       	rjmp	.+42     	; 0x34e <SetupPWM1+0xce>
	case FastICR:
		TCCR1B|=(1<<WGM13)|(1<<WGM12);
 324:	e1 e8       	ldi	r30, 0x81	; 129
 326:	f0 e0       	ldi	r31, 0x00	; 0
 328:	90 81       	ld	r25, Z
 32a:	98 61       	ori	r25, 0x18	; 24
 32c:	90 83       	st	Z, r25
		TCCR1A|=(1<<WGM11);
 32e:	e0 e8       	ldi	r30, 0x80	; 128
 330:	f0 e0       	ldi	r31, 0x00	; 0
 332:	90 81       	ld	r25, Z
 334:	92 60       	ori	r25, 0x02	; 2
 336:	90 83       	st	Z, r25
		break;
 338:	0a c0       	rjmp	.+20     	; 0x34e <SetupPWM1+0xce>
	case FastOCR:
		TCCR1B|=(1<<WGM13)|(1<<WGM12);
 33a:	e1 e8       	ldi	r30, 0x81	; 129
 33c:	f0 e0       	ldi	r31, 0x00	; 0
 33e:	90 81       	ld	r25, Z
 340:	98 61       	ori	r25, 0x18	; 24
 342:	90 83       	st	Z, r25
		TCCR1A|=(1<<WGM11)|(1<<WGM10);
 344:	e0 e8       	ldi	r30, 0x80	; 128
 346:	f0 e0       	ldi	r31, 0x00	; 0
 348:	90 81       	ld	r25, Z
 34a:	93 60       	ori	r25, 0x03	; 3
 34c:	90 83       	st	Z, r25
		break;
	}
	// SENTIDO Y SALIDA
	if ((ModoPWM1==Fast8)|(ModoPWM1==Fast9)|(ModoPWM1==Fast10)|(ModoPWM1==FastICR)|(ModoPWM1==FastOCR))
 34e:	51 e0       	ldi	r21, 0x01	; 1
 350:	2b ef       	ldi	r18, 0xFB	; 251
 352:	28 0f       	add	r18, r24
 354:	22 30       	cpi	r18, 0x02	; 2
 356:	08 f0       	brcs	.+2      	; 0x35a <SetupPWM1+0xda>
 358:	50 e0       	ldi	r21, 0x00	; 0
 35a:	31 e0       	ldi	r19, 0x01	; 1
 35c:	87 30       	cpi	r24, 0x07	; 7
 35e:	09 f0       	breq	.+2      	; 0x362 <SetupPWM1+0xe2>
 360:	30 e0       	ldi	r19, 0x00	; 0
 362:	91 e0       	ldi	r25, 0x01	; 1
 364:	88 30       	cpi	r24, 0x08	; 8
 366:	09 f0       	breq	.+2      	; 0x36a <SetupPWM1+0xea>
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	21 e0       	ldi	r18, 0x01	; 1
 36c:	89 30       	cpi	r24, 0x09	; 9
 36e:	09 f0       	breq	.+2      	; 0x372 <SetupPWM1+0xf2>
 370:	20 e0       	ldi	r18, 0x00	; 0
 372:	35 2b       	or	r19, r21
 374:	93 2b       	or	r25, r19
 376:	11 f4       	brne	.+4      	; 0x37c <SetupPWM1+0xfc>
 378:	22 23       	and	r18, r18
 37a:	d1 f1       	breq	.+116    	; 0x3f0 <SetupPWM1+0x170>
	{
		switch (SaidaPMW1)
 37c:	44 23       	and	r20, r20
 37e:	19 f0       	breq	.+6      	; 0x386 <SetupPWM1+0x106>
 380:	41 30       	cpi	r20, 0x01	; 1
 382:	e1 f0       	breq	.+56     	; 0x3bc <SetupPWM1+0x13c>
 384:	35 c0       	rjmp	.+106    	; 0x3f0 <SetupPWM1+0x170>
		{
			case A:
			switch (Sentido1)
 386:	66 23       	and	r22, r22
 388:	41 f0       	breq	.+16     	; 0x39a <SetupPWM1+0x11a>
 38a:	61 30       	cpi	r22, 0x01	; 1
 38c:	59 f4       	brne	.+22     	; 0x3a4 <SetupPWM1+0x124>
			{
				case Positivo:
					TCCR1A|=(1<<COM1A1);
 38e:	e0 e8       	ldi	r30, 0x80	; 128
 390:	f0 e0       	ldi	r31, 0x00	; 0
 392:	80 81       	ld	r24, Z
 394:	80 68       	ori	r24, 0x80	; 128
 396:	80 83       	st	Z, r24
				break;
 398:	05 c0       	rjmp	.+10     	; 0x3a4 <SetupPWM1+0x124>
				case Invertido:
					TCCR1A|=(1<<COM1A1)|(1<<COM1A0);
 39a:	e0 e8       	ldi	r30, 0x80	; 128
 39c:	f0 e0       	ldi	r31, 0x00	; 0
 39e:	80 81       	ld	r24, Z
 3a0:	80 6c       	ori	r24, 0xC0	; 192
 3a2:	80 83       	st	Z, r24
				break;
				}
			DDRB |= (1<<PB1);
 3a4:	84 b1       	in	r24, 0x04	; 4
 3a6:	82 60       	ori	r24, 0x02	; 2
 3a8:	84 b9       	out	0x04, r24	; 4
			PORTB &= ~(1<<PB1);
 3aa:	85 b1       	in	r24, 0x05	; 5
 3ac:	8d 7f       	andi	r24, 0xFD	; 253
 3ae:	85 b9       	out	0x05, r24	; 5
			TIMSK1 |= (1<<OCIE1A);
 3b0:	ef e6       	ldi	r30, 0x6F	; 111
 3b2:	f0 e0       	ldi	r31, 0x00	; 0
 3b4:	80 81       	ld	r24, Z
 3b6:	82 60       	ori	r24, 0x02	; 2
 3b8:	80 83       	st	Z, r24
			break;
 3ba:	1a c0       	rjmp	.+52     	; 0x3f0 <SetupPWM1+0x170>
			case B:
			switch (Sentido1)
 3bc:	66 23       	and	r22, r22
 3be:	41 f0       	breq	.+16     	; 0x3d0 <SetupPWM1+0x150>
 3c0:	61 30       	cpi	r22, 0x01	; 1
 3c2:	59 f4       	brne	.+22     	; 0x3da <SetupPWM1+0x15a>
			{
				case Positivo:
				TCCR1A|=(1<<COM1B1);
 3c4:	e0 e8       	ldi	r30, 0x80	; 128
 3c6:	f0 e0       	ldi	r31, 0x00	; 0
 3c8:	80 81       	ld	r24, Z
 3ca:	80 62       	ori	r24, 0x20	; 32
 3cc:	80 83       	st	Z, r24
				break;
 3ce:	05 c0       	rjmp	.+10     	; 0x3da <SetupPWM1+0x15a>
				case Invertido:
				TCCR1A|=(1<<COM1B1)|(1<<COM1B0);
 3d0:	e0 e8       	ldi	r30, 0x80	; 128
 3d2:	f0 e0       	ldi	r31, 0x00	; 0
 3d4:	80 81       	ld	r24, Z
 3d6:	80 63       	ori	r24, 0x30	; 48
 3d8:	80 83       	st	Z, r24
				break;
				}
			DDRB |= (1<<PB2);
 3da:	84 b1       	in	r24, 0x04	; 4
 3dc:	84 60       	ori	r24, 0x04	; 4
 3de:	84 b9       	out	0x04, r24	; 4
			PORTB &= ~(1<<PB2);
 3e0:	85 b1       	in	r24, 0x05	; 5
 3e2:	8b 7f       	andi	r24, 0xFB	; 251
 3e4:	85 b9       	out	0x05, r24	; 5
			TIMSK1 |= (1<<OCIE1B);
 3e6:	ef e6       	ldi	r30, 0x6F	; 111
 3e8:	f0 e0       	ldi	r31, 0x00	; 0
 3ea:	80 81       	ld	r24, Z
 3ec:	84 60       	ori	r24, 0x04	; 4
 3ee:	80 83       	st	Z, r24
			break;
		}
	}
	// PRESCALER
	switch (PrescalerPWM1)
 3f0:	a0 34       	cpi	r26, 0x40	; 64
 3f2:	b1 05       	cpc	r27, r1
 3f4:	d1 f0       	breq	.+52     	; 0x42a <__EEPROM_REGION_LENGTH__+0x2a>
 3f6:	28 f4       	brcc	.+10     	; 0x402 <__EEPROM_REGION_LENGTH__+0x2>
 3f8:	10 97       	sbiw	r26, 0x00	; 0
 3fa:	59 f0       	breq	.+22     	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
 3fc:	18 97       	sbiw	r26, 0x08	; 8
 3fe:	79 f0       	breq	.+30     	; 0x41e <__EEPROM_REGION_LENGTH__+0x1e>
 400:	25 c0       	rjmp	.+74     	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
 402:	a1 15       	cp	r26, r1
 404:	81 e0       	ldi	r24, 0x01	; 1
 406:	b8 07       	cpc	r27, r24
 408:	b1 f0       	breq	.+44     	; 0x436 <__EEPROM_REGION_LENGTH__+0x36>
 40a:	a1 15       	cp	r26, r1
 40c:	b4 40       	sbci	r27, 0x04	; 4
 40e:	c9 f0       	breq	.+50     	; 0x442 <__EEPROM_REGION_LENGTH__+0x42>
 410:	1d c0       	rjmp	.+58     	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
	{
		case 0:
		TCCR1B |= (1<<CS10);
 412:	e1 e8       	ldi	r30, 0x81	; 129
 414:	f0 e0       	ldi	r31, 0x00	; 0
 416:	80 81       	ld	r24, Z
 418:	81 60       	ori	r24, 0x01	; 1
 41a:	80 83       	st	Z, r24
		break;
 41c:	17 c0       	rjmp	.+46     	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
		case 8:
		TCCR1B |= (1<<CS11);
 41e:	e1 e8       	ldi	r30, 0x81	; 129
 420:	f0 e0       	ldi	r31, 0x00	; 0
 422:	80 81       	ld	r24, Z
 424:	82 60       	ori	r24, 0x02	; 2
 426:	80 83       	st	Z, r24
		break;
 428:	11 c0       	rjmp	.+34     	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
		case 64:
		TCCR1B |= (1<<CS10)|(1<<CS11);
 42a:	e1 e8       	ldi	r30, 0x81	; 129
 42c:	f0 e0       	ldi	r31, 0x00	; 0
 42e:	80 81       	ld	r24, Z
 430:	83 60       	ori	r24, 0x03	; 3
 432:	80 83       	st	Z, r24
		break;
 434:	0b c0       	rjmp	.+22     	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
		case 256:
		TCCR1B |= (1<<CS12);
 436:	e1 e8       	ldi	r30, 0x81	; 129
 438:	f0 e0       	ldi	r31, 0x00	; 0
 43a:	80 81       	ld	r24, Z
 43c:	84 60       	ori	r24, 0x04	; 4
 43e:	80 83       	st	Z, r24
		break;
 440:	05 c0       	rjmp	.+10     	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
		case 1024:
		TCCR1B |= (1<<CS10)|(1<<CS12);
 442:	e1 e8       	ldi	r30, 0x81	; 129
 444:	f0 e0       	ldi	r31, 0x00	; 0
 446:	80 81       	ld	r24, Z
 448:	85 60       	ori	r24, 0x05	; 5
 44a:	80 83       	st	Z, r24
		break;
	}
	TIMSK1 |= (1<<TOIE1);
 44c:	ef e6       	ldi	r30, 0x6F	; 111
 44e:	f0 e0       	ldi	r31, 0x00	; 0
 450:	80 81       	ld	r24, Z
 452:	81 60       	ori	r24, 0x01	; 1
 454:	80 83       	st	Z, r24
 456:	1f 91       	pop	r17
 458:	0f 91       	pop	r16
 45a:	08 95       	ret

0000045c <__tablejump2__>:
 45c:	ee 0f       	add	r30, r30
 45e:	ff 1f       	adc	r31, r31
 460:	05 90       	lpm	r0, Z+
 462:	f4 91       	lpm	r31, Z
 464:	e0 2d       	mov	r30, r0
 466:	09 94       	ijmp

00000468 <_exit>:
 468:	f8 94       	cli

0000046a <__stop_program>:
 46a:	ff cf       	rjmp	.-2      	; 0x46a <__stop_program>
