vcs top.sv -full64 -sverilog -debug_all +lint=all,noVCDE +warn=all -timescale=1ns/1ps +v2k /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_primitives.v \
                                /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/220model.v \
                                /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/sgate.v \
                                /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/altera_mf.v \ 
                               /afs/ece/support/altera/release/16.1.2/quartus/eda/sim_lib/cyclonev_atoms.v
