Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:07:10 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/operator_float_div9_timing_synth.rpt
| Design       : operator_float_div9
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.264ns  (required time - arrival time)
  Source:                 grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_147_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.540ns (22.005%)  route 1.914ns (77.995%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=381, unset)          0.672     0.672    grp_lut_div9_chunk_fu_124/ap_clk
                         FDRE                                         r  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  grp_lut_div9_chunk_fu_124/ap_CS_fsm_reg[1]/Q
                         net (fo=65, unplaced)        0.621     1.574    grp_lut_div9_chunk_fu_124/grp_lut_div9_chunk_fu_124_ap_ready
                         LUT3 (Prop_lut3_I0_O)        0.153     1.727 f  grp_lut_div9_chunk_fu_124/call_ret13_i_i_reg_824_0[1]_i_2/O
                         net (fo=23, unplaced)        0.584     2.311    grp_lut_div9_chunk_fu_124/call_ret13_i_i_reg_824_0[1]_i_2_n_0
                         LUT5 (Prop_lut5_I2_O)        0.053     2.364 r  grp_lut_div9_chunk_fu_124/reg_147[3]_i_3/O
                         net (fo=1, unplaced)         0.340     2.704    grp_lut_div9_chunk_fu_124/reg_147[3]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     2.757 r  grp_lut_div9_chunk_fu_124/reg_147[3]_i_1/O
                         net (fo=4, unplaced)         0.369     3.126    reg_1470
                         FDRE                                         r  reg_147_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=381, unset)          0.638     3.138    ap_clk
                         FDRE                                         r  reg_147_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
                         FDRE (Setup_fdre_C_CE)      -0.241     2.862    reg_147_reg[0]
  -------------------------------------------------------------------
                         required time                          2.862    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                 -0.264    




