$date
	Wed Mar 09 16:28:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module twoToOneMux_tb $end
$var wire 1 ! Y $end
$var reg 1 " D0 $end
$var reg 1 # D1 $end
$var reg 1 $ S $end
$scope module UTT $end
$var wire 1 " D0 $end
$var wire 1 # D1 $end
$var wire 1 $ S $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1#
#40
1!
0#
1"
#60
1#
#80
0!
0#
0"
1$
#100
1!
1#
#120
0!
0#
1"
#140
1!
1#
#160
