# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do RAM2VGA_TEST_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/compu/Documents/1Juan/1Facultad/9 Semestre/E1225 Taller de Sistemas Digitales/0Repository/BandTBS/Procesador/procesor parts/RAM2VGA TEST/vga_generator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity VGA_generator
# -- Compiling architecture behaviour of VGA_generator
# 
vsim work.vga_generator
# vsim work.vga_generator 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.vga_generator(behaviour)
wave create -driver freeze -pattern clock -initialvalue 0 -period 40ns -dutycycle 50 -starttime 0ms -endtime 20ms sim:/vga_generator/clock_25MHz
wave edit change_value -start 6124ps -end 488727ps -value 0 Edit:/vga_generator/clock_25MHz
wave create -driver freeze -pattern constant -value 1111 -range 3 0 -starttime 0ms -endtime 20ms sim:/vga_generator/data_in
add wave -position 1  sim:/vga_generator/Hsync
add wave -position 2  sim:/vga_generator/Vsync
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -all
