// Seed: 2007623888
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output id_4,
    output logic id_5,
    input logic id_6
);
  logic id_7;
  assign id_4 = 1;
  defparam id_8.id_9 = 1'b0;
  type_18 id_10 (
      .id_0(1),
      .id_1(1),
      .id_2(id_6),
      .id_3(1),
      .id_4((id_3))
  );
  logic id_11;
endmodule
