Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Verilog/ALU/test_multiplicador6bits_isim_beh.exe -prj D:/Verilog/ALU/test_multiplicador6bits_beh.prj work.test_multiplicador6bits work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Verilog/ALU/TwosComplement.v" into library work
Analyzing Verilog file "D:/Verilog/ALU/Multiplicador.v" into library work
Analyzing Verilog file "D:/Verilog/ALU/Display_12bits.v" into library work
Analyzing Verilog file "D:/Verilog/ALU/Multiplicador_6bits.v" into library work
Analyzing Verilog file "D:/Verilog/ALU/test_multiplicador6bits.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Verilog/ALU/Multiplicador_6bits.v" Line 73: Size mismatch in connection of port <A>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "D:/Verilog/ALU/Multiplicador_6bits.v" Line 74: Size mismatch in connection of port <B>. Formal port size is 8-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "D:/Verilog/ALU/Multiplicador.v" Line 82: Size mismatch in connection of port <B>. Formal port size is 8-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module TwosComplement
Compiling module Multiplicador
Compiling module Display_12bits
Compiling module Multiplicador_6bits
Compiling module test_multiplicador6bits
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable D:/Verilog/ALU/test_multiplicador6bits_isim_beh.exe
Fuse Memory Usage: 28648 KB
Fuse CPU Usage: 843 ms
