// Seed: 1681116084
module module_0 #(
    parameter id_3 = 32'd86
);
  parameter id_1 = -1;
  logic id_2 = id_1;
  wire ["" : 1 'b0] _id_3;
  wire id_4, id_5[1 : id_3], id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd66
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output tri id_4;
  output wire _id_3;
  output wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  logic [1 : id_3] id_5 = 1;
  timeprecision 1ps;
  assign id_4 = 1'b0;
endmodule
