

<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html; charset=utf-8">
    <link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.2.0/css/all.css" integrity="sha384-hWVjflwFxL6sNzntih27bfxkr27PmbbK/iSvJ+a4+0owXq79v+lsFkW54bOGbiDQ" crossorigin="anonymous">
    <link href="https://mbinary0.github.io/resource/github.markdown.css" rel="stylesheet">
  </head>
  <body>
     	<div><h2>
                <a href="../index.html">&nbsp;&nbsp;<i class="fa fa-level-up"></i>&nbsp;&nbsp;</a>:
                /<a href="../../../../../index.html"><i class="fa fa-home"></i></a>/<a href="../../../../index.html">计算机与信息类</a>/<a href="../../../index.html">计算机组成原理</a>/<a href="../../index.html">verilog-lab</a>/<a href="../index.html">lab-codes</a>/<a href="index.html">lab5-cpu1</a>
            </h2>
        </div>
        
        
        <h2>Directories</h2>
        <ul>
        <li><i class="fa fa-meh-o"></i>&nbsp;None</li>
        </ul>

        <h2>Files</h2>
        <ul>
        <li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/-计算机与信息类-计算机组成原理-verilog-lab-lab-codes-lab5-cpu1目录下的14个文件.zip" ><i class="fa fa-file-zip-o"></i>&nbsp;-计算机与信息类-计算机组成原理-verilog-lab-lab-codes-lab5-cpu1目录下的14个文件.zip---(9.06K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/ALU.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;ALU.v---(1.15K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/ALUDecoder.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;ALUDecoder.v---(413.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/Control.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;Control.v---(621.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/DM.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;DM.v---(477.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/dmem.hex" ><i class="fa fa-pencil-square-o"></i>&nbsp;dmem.hex---(215.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/IM.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;IM.v---(259.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/imem.hex" ><i class="fa fa-pencil-square-o"></i>&nbsp;imem.hex---(171.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/lab5_tb.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;lab5_tb.v---(485.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/MainDecoder.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;MainDecoder.v---(831.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/Makefile" ><i class="fa fa-pencil-square-o"></i>&nbsp;Makefile---(524.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/PCNext.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;PCNext.v---(392.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/README.md" ><i class="fa fa-pencil-square-o"></i>&nbsp;README.md---(21.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/Regfile.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;Regfile.v---(721.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/SignedExt.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;SignedExt.v---(135.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab5-cpu1/top.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;top.v---(1.51K)</a></li>
        </ul>

        <div style="text-decration:underline;display:inline">
        <a href="https://github.com/mbinary/USTC-CS-Courses-Resource.git" target="_blank" rel="external"><i class="fa fa-github"></i>&nbsp; Github</a>
        <a href="mailto:&#122;huheqin1@gmail?subject=反馈与建议" style="float:right" target="_blank" rel="external"><i class="fa fa-envelope"></i>&nbsp; Feedback</a>
        </div>

        <h1 style="color:red;text-align:center;" >Read Me</h1>

<h1 id="lab-5-cpu">Lab 5 单周期 CPU</h1>
    </body>  
</html>
