
*** Running vivado
    with args -log design_1_RX_Block_AP_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_RX_Block_AP_0_1.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_RX_Block_AP_0_1.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_Block_AP_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_Block_STA_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_Block_STA_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/RX_Block_STA_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/rate_converter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/packet_detector_11AD_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/rate_conversion_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/ddr_writer_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/srcs/ip/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/rafael/Documentos/RFSoC_Vivado/ip_source'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/rate_converter_5b_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo/tlast'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rafael/Documentos/RFSoC_Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_RX_Block_AP_0_1 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2020.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9637 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2387.637 ; gain = 142.684 ; free physical = 6963 ; free virtual = 73687
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function sign_ga does not always return a value [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:65]
WARNING: [Synth 8-2048] function sign_gb does not always return a value [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:74]
WARNING: [Synth 8-2048] function delay_blk does not always return a value [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:83]
WARNING: [Synth 8-2048] function weight_assign does not always return a value [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_1_RX_Block_AP_0_1' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_AP_0_1/synth/design_1_RX_Block_AP_0_1.vhd:100]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S01_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter STREAM bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'RX_Block_AP_v1_0' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0.vhd:28' bound to instance 'U0' of component 'RX_Block_AP_v1_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_AP_0_1/synth/design_1_RX_Block_AP_0_1.vhd:205]
INFO: [Synth 8-638] synthesizing module 'RX_Block_AP_v1_0' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0.vhd:114]
	Parameter STREAM bound to: 2 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S01_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RX_Block_AP_v1_0_S00_AXI' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0_S00_AXI.vhd:5' bound to instance 'RX_Block_AP_v1_0_S00_AXI_inst' of component 'RX_Block_AP_v1_0_S00_AXI' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0.vhd:300]
INFO: [Synth 8-638] synthesizing module 'RX_Block_AP_v1_0_S00_AXI' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0_S00_AXI.vhd:230]
INFO: [Synth 8-226] default block is never used [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0_S00_AXI.vhd:363]
WARNING: [Synth 8-614] signal 'OUT_rd_data' is read in the process but is not in the sensitivity list [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0_S00_AXI.vhd:358]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0_S00_AXI.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'RX_Block_AP_v1_0_S00_AXI' (1#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0_S00_AXI.vhd:90]
	Parameter I_BITS bound to: 16 - type: integer 
	Parameter SSR bound to: 8 - type: integer 
	Parameter NSPS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Boundary_Detector_v1' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:27' bound to instance 'uutBD' of component 'Boundary_Detector_v1' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'Boundary_Detector_v1' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:67]
	Parameter I_BITS bound to: 16 - type: integer 
	Parameter SSR bound to: 8 - type: integer 
	Parameter NSPS bound to: 2 - type: integer 
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max6i' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max6i.vhd:6' bound to instance 'MAX_FIND' of component 'ifr1max6i' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:448]
INFO: [Synth 8-638] synthesizing module 'ifr1max6i' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max6i.vhd:16]
	Parameter N bound to: 26 - type: integer 
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max_r2i' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max_r2i.vhd:11' bound to instance 'R2I' of component 'ifr1max_r2i' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max6i.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ifr1max_r2i' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max_r2i.vhd:19]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ifr1max_r2i' (2#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max_r2i.vhd:19]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max_r2i' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max_r2i.vhd:11' bound to instance 'R2I' of component 'ifr1max_r2i' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max6i.vhd:68]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max_r2i' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max_r2i.vhd:11' bound to instance 'R2I' of component 'ifr1max_r2i' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max6i.vhd:68]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max_r2i' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max_r2i.vhd:11' bound to instance 'R2I' of component 'ifr1max_r2i' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max6i.vhd:87]
	Parameter N bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'ifr1max_r2i' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max_r2i.vhd:11' bound to instance 'ST2R' of component 'ifr1max_r2i' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max6i.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'ifr1max6i' (3#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/ifr1max6i.vhd:16]
INFO: [Synth 8-226] default block is never used [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:491]
WARNING: [Synth 8-6014] Unused sequential element b1_data_TLAST_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element b1_data_TLAST_r_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:246]
WARNING: [Synth 8-6014] Unused sequential element b1_data_TLAST_rr_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:247]
WARNING: [Synth 8-6014] Unused sequential element b1_data_TLAST_rrr_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element b2_data_TLAST_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:289]
WARNING: [Synth 8-6014] Unused sequential element FG_4_SSR8.b3_data_TLAST_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element FG_4_SSR8.b3_data_TLAST_r_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:402]
WARNING: [Synth 8-6014] Unused sequential element FG_4_SSR8.b3_data_TLAST_rr_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:403]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[12] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[13] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[14] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[15] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[16] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[17] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[18] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[19] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[20] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[21] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[22] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element b4_SR_reg[23] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:422]
WARNING: [Synth 8-6014] Unused sequential element SIGN_SR_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:426]
WARNING: [Synth 8-6014] Unused sequential element b4_data_TLAST_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:438]
WARNING: [Synth 8-6014] Unused sequential element b5_data_TLAST_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:460]
WARNING: [Synth 8-6014] Unused sequential element b5_data_TLAST_r_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:462]
WARNING: [Synth 8-6014] Unused sequential element b5_data_TLAST_rr_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:464]
WARNING: [Synth 8-6014] Unused sequential element COUNTER_TEMP_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:484]
INFO: [Synth 8-256] done synthesizing module 'Boundary_Detector_v1' (4#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:67]
INFO: [Synth 8-3491] module 'FIFO_BD_CIR_TOP_v3' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/FIFO_BD_CIR_TOP_v3.vhd:28' bound to instance 'uutFIFO' of component 'FIFO_BD_CIR_TOP_v3' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0.vhd:373]
INFO: [Synth 8-638] synthesizing module 'FIFO_BD_CIR_TOP_v3' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/FIFO_BD_CIR_TOP_v3.vhd:68]
	Parameter IS_RFSOC bound to: 1'b1 
INFO: [Synth 8-3491] module 'FIFO_BD_CIR_v3' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/synth/FIFO_BD_CIR_v3.vhd:59' bound to instance 'FIFO_IP' of component 'FIFO_BD_CIR_v3' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/FIFO_BD_CIR_TOP_v3.vhd:118]
INFO: [Synth 8-638] synthesizing module 'FIFO_BD_CIR_v3' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/synth/FIFO_BD_CIR_v3.vhd:76]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 129 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 258 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 6 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 14 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 2 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x72 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_4' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38586' bound to instance 'U0' of component 'fifo_generator_v13_2_4' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/synth/FIFO_BD_CIR_v3.vhd:546]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (5#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (6#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (18#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (18#1) [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'FIFO_BD_CIR_v3' (34#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/synth/FIFO_BD_CIR_v3.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'FIFO_BD_CIR_TOP_v3' (35#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/FIFO_BD_CIR_TOP_v3.vhd:68]
	Parameter STREAM bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ACK_DECO_TOP_v2' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:26' bound to instance 'uutCIR1' of component 'ACK_DECO_TOP_v2' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0.vhd:410]
INFO: [Synth 8-638] synthesizing module 'ACK_DECO_TOP_v2' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:55]
	Parameter STREAM bound to: 2 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_2' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:310]
INFO: [Synth 8-638] synthesizing module 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:26]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "NO" *) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'vt_single_sync' (36#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:26]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_2' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:310]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_2' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:310]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_2' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:310]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_2' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:310]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_2' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:310]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_2' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:310]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_2' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:310]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_3' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:319]
	Parameter STREAM bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'GOLAY_CORR_v1' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:26' bound to instance 'CORR_Real' of component 'GOLAY_CORR_v1' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:441]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CORR_v1' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:52]
	Parameter STREAM bound to: 2 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:187]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU' (37#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:187]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized1' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized1' (37#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b1_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:187]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b2_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:217]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b3_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:247]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:277]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized4' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized4' (37#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 1 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:277]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized6' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized6' (37#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 0 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b4_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:277]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:307]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized8' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized8' (37#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 2 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b5_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:307]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:337]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized10' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized10' (37#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 4 - type: integer 
	Parameter WEIGHT bound to: 1'b0 
	Parameter SIGN bound to: 1'b0 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b6_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:337]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:391]
INFO: [Synth 8-638] synthesizing module 'GOLAY_CU__parameterized12' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CU__parameterized12' (37#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:44]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:391]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:391]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:391]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:391]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:391]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:391]
	Parameter DELAY bound to: 8 - type: integer 
	Parameter WEIGHT bound to: 1'b1 
	Parameter SIGN bound to: 1'b1 
INFO: [Synth 8-3491] module 'GOLAY_CU' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CU.vhd:26' bound to instance 'b7_1' of component 'GOLAY_CU' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:391]
WARNING: [Synth 8-6014] Unused sequential element b7_valid_r_reg was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:415]
INFO: [Synth 8-256] done synthesizing module 'GOLAY_CORR_v1' (38#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:52]
	Parameter STREAM bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'GOLAY_CORR_v1' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/GOLAY_CORR_v1.vhd:26' bound to instance 'CORR_Imag' of component 'GOLAY_CORR_v1' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:469]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter STARTUP_VALUE bound to: 1'b1 
INFO: [Synth 8-3491] module 'vt_single_sync' declared at '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/vt_single_sync.vhd:14' bound to instance 'vt_single_sync_1' of component 'vt_single_sync' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:855]
WARNING: [Synth 8-5858] RAM b3_Ra_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM b3_Rb_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM b6_RaRb_SR_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][0,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][0,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][1,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][1,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][2,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][2,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][3,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][3,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][4,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][4,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][5,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][5,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][6,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][6,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][7,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[0][7,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][0,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][0,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][1,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][1,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][2,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][2,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][3,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][3,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][4,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][4,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][5,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][5,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][6,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][6,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][7,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[1][7,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][0,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][0,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][1,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][1,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][2,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][2,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][3,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][3,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][4,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][4,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][5,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][5,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][6,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][6,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][7,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[2][7,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][0,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][0,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][1,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][1,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][2,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][2,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][3,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][3,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][4,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][4,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][5,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][5,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][6,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][6,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][7,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[3][7,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[4][0,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[4][0,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[4][1,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[4][1,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[4][2,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[4][2,1] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
WARNING: [Synth 8-6014] Unused sequential element b3_Rb_SR_reg[4][3,0] was removed.  [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:513]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ACK_DECO_TOP_v2' (39#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'RX_Block_AP_v1_0' (40#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/RX_Block_AP_v1_0.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'design_1_RX_Block_AP_0_1' (41#1) [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_AP_0_1/synth/design_1_RX_Block_AP_0_1.vhd:100]
WARNING: [Synth 8-3331] design GOLAY_CU__parameterized6 has unconnected port CLK
WARNING: [Synth 8-3331] design GOLAY_CU__parameterized6 has unconnected port RST_N
WARNING: [Synth 8-3331] design GOLAY_CU__parameterized4 has unconnected port RST_N
WARNING: [Synth 8-3331] design GOLAY_CU__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design GOLAY_CU__parameterized1 has unconnected port RST_N
WARNING: [Synth 8-3331] design GOLAY_CU has unconnected port RST_N
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tlast
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[15]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[14]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[13]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[12]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[11]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[10]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[9]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[8]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[7]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[6]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[5]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[4]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[3]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[2]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[1]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port S00_AXIS_0_tkeep[0]
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port M00_AXIS_0_tready
WARNING: [Synth 8-3331] design GOLAY_CORR_v1 has unconnected port M01_AXIS_0_tready
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tlast
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[15]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[14]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[13]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[12]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[11]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[10]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[9]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[8]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[7]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[6]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[5]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[4]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[3]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[2]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[1]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S00_AXIS_0_tkeep[0]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tlast
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[15]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[14]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[13]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[12]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[11]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[10]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[9]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[8]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[7]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[6]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[5]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[4]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[3]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[2]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[1]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port S01_AXIS_0_tkeep[0]
WARNING: [Synth 8-3331] design ACK_DECO_TOP_v2 has unconnected port OUT_rd_ready
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_fwft has unconnected port RAM_ALMOST_EMPTY
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_pe_as has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 2630.254 ; gain = 385.301 ; free physical = 6632 ; free virtual = 73409
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 2648.066 ; gain = 403.113 ; free physical = 6792 ; free virtual = 73527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 2648.066 ; gain = 403.113 ; free physical = 6791 ; free virtual = 73527
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_AP_0_1/src/contraints.xdc] for cell 'U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/design_1_RX_Block_AP_0_1/src/contraints.xdc] for cell 'U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'U0/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3.xdc] for cell 'U0/uutFIFO/FIFO_IP/U0'
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_RX_Block_AP_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_RX_Block_AP_0_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_RX_Block_AP_0_1_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_RX_Block_AP_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_RX_Block_AP_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'U0/uutFIFO/FIFO_IP/U0'
Finished Parsing XDC File [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ip/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/ip/FIFO_BD_CIR_v3/FIFO_BD_CIR_v3_clocks.xdc] for cell 'U0/uutFIFO/FIFO_IP/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_RX_Block_AP_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_RX_Block_AP_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_RX_Block_AP_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_RX_Block_AP_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.785 ; gain = 0.000 ; free physical = 6084 ; free virtual = 72819
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2824.785 ; gain = 0.000 ; free physical = 6086 ; free virtual = 72821
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:18 . Memory (MB): peak = 2824.785 ; gain = 579.832 ; free physical = 6620 ; free virtual = 73409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:18 . Memory (MB): peak = 2824.785 ; gain = 579.832 ; free physical = 6619 ; free virtual = 73407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/uutFIFO/FIFO_IP/U0. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_RX_Block_AP_0_1_synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_RX_Block_AP_0_1_synth_1/dont_touch.xdc, line 18).
Applied set_property DONT_TOUCH = true for U0/uutFIFO/FIFO_IP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:18 . Memory (MB): peak = 2824.785 ; gain = 579.832 ; free physical = 6640 ; free virtual = 73403
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'SM_sign_Rb_reg' into 'SM_sign_Ra_reg' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/bf45/hdl/ACK_DECO_TOP_v2.vhd:387]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ACK_DECO_TOP_v2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                              001 |                               00
            st2_wait_trn |                              010 |                               01
         st3_process_trn |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ACK_DECO_TOP_v2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 2824.785 ; gain = 579.832 ; free physical = 6501 ; free virtual = 73246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |GOLAY_CORR_v1         |           2|     11217|
|2     |ACK_DECO_TOP_v2__GCB0 |           1|     28124|
|3     |ACK_DECO_TOP_v2__GCB1 |           1|      5139|
|4     |ACK_DECO_TOP_v2__GCB2 |           1|      6465|
|5     |ACK_DECO_TOP_v2__GCB3 |           1|      8643|
|6     |ACK_DECO_TOP_v2__GCB4 |           1|     12948|
|7     |RX_Block_AP_v1_0__GC0 |           1|     17768|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     31 Bit       Adders := 4     
	   4 Input     30 Bit       Adders := 8     
	   3 Input     17 Bit       Adders := 128   
	   2 Input     17 Bit       Adders := 112   
	   2 Input     16 Bit       Adders := 32    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 33    
+---Registers : 
	              256 Bit    Registers := 32    
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               31 Bit    Registers := 5     
	               30 Bit    Registers := 8     
	               26 Bit    Registers := 90    
	               18 Bit    Registers := 256   
	               16 Bit    Registers := 1069  
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 136   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 155   
	   3 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module GOLAY_CU__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized4__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GOLAY_CU__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
Module GOLAY_CU__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized8__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized8__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized8__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized8__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized8__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized8__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
Module GOLAY_CU__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized10__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized10__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized10__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized10__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized10__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized10__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
Module GOLAY_CU__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized12__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized12__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized12__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized12__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized12__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized12__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CU__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
Module GOLAY_CORR_v1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 120   
	                1 Bit    Registers := 7     
Module vt_single_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vt_single_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ACK_DECO_TOP_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 32    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              160 Bit    Registers := 1     
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 1     
	               18 Bit    Registers := 256   
	               16 Bit    Registers := 560   
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 138   
	   3 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
Module RX_Block_AP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module ifr1max_r2i__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ifr1max_r2i__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ifr1max_r2i__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ifr1max_r2i__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ifr1max_r2i 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ifr1max6i 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Boundary_Detector_v1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     34 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 4     
	   4 Input     30 Bit       Adders := 8     
+---Registers : 
	              256 Bit    Registers := 32    
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 8     
	               26 Bit    Registers := 84    
	               16 Bit    Registers := 15    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module xpm_cdc_sync_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 4     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_pe_as 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 3     
Module compare__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP real_sq4_reg, operation Mode is: (A*B)'.
DSP Report: register real_sq4_reg is absorbed into DSP real_sq4_reg.
DSP Report: operator real_sq40 is absorbed into DSP real_sq4_reg.
DSP Report: Generating DSP b8_RaRb_ABS_ind4_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register b8_RaRb_ABS_ind4_reg is absorbed into DSP b8_RaRb_ABS_ind4_reg.
DSP Report: register imag_sq4_reg is absorbed into DSP b8_RaRb_ABS_ind4_reg.
DSP Report: operator b8_RaRb_ABS_ind40 is absorbed into DSP b8_RaRb_ABS_ind4_reg.
DSP Report: operator imag_sq40 is absorbed into DSP b8_RaRb_ABS_ind4_reg.
DSP Report: Generating DSP real_sq3_reg, operation Mode is: (A*B)'.
DSP Report: register real_sq3_reg is absorbed into DSP real_sq3_reg.
DSP Report: operator real_sq30 is absorbed into DSP real_sq3_reg.
DSP Report: Generating DSP b8_RaRb_ABS_ind3_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register b8_RaRb_ABS_ind3_reg is absorbed into DSP b8_RaRb_ABS_ind3_reg.
DSP Report: register imag_sq3_reg is absorbed into DSP b8_RaRb_ABS_ind3_reg.
DSP Report: operator b8_RaRb_ABS_ind30 is absorbed into DSP b8_RaRb_ABS_ind3_reg.
DSP Report: operator imag_sq30 is absorbed into DSP b8_RaRb_ABS_ind3_reg.
DSP Report: Generating DSP real_sq2_reg, operation Mode is: (A*B)'.
DSP Report: register real_sq2_reg is absorbed into DSP real_sq2_reg.
DSP Report: operator real_sq20 is absorbed into DSP real_sq2_reg.
DSP Report: Generating DSP b8_RaRb_ABS_ind2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register b8_RaRb_ABS_ind2_reg is absorbed into DSP b8_RaRb_ABS_ind2_reg.
DSP Report: register imag_sq2_reg is absorbed into DSP b8_RaRb_ABS_ind2_reg.
DSP Report: operator b8_RaRb_ABS_ind20 is absorbed into DSP b8_RaRb_ABS_ind2_reg.
DSP Report: operator imag_sq20 is absorbed into DSP b8_RaRb_ABS_ind2_reg.
DSP Report: Generating DSP real_sq1_reg, operation Mode is: (A*B)'.
DSP Report: register real_sq1_reg is absorbed into DSP real_sq1_reg.
DSP Report: operator real_sq10 is absorbed into DSP real_sq1_reg.
DSP Report: Generating DSP b8_RaRb_ABS_ind1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register b8_RaRb_ABS_ind1_reg is absorbed into DSP b8_RaRb_ABS_ind1_reg.
DSP Report: register imag_sq1_reg is absorbed into DSP b8_RaRb_ABS_ind1_reg.
DSP Report: operator b8_RaRb_ABS_ind10 is absorbed into DSP b8_RaRb_ABS_ind1_reg.
DSP Report: operator imag_sq10 is absorbed into DSP b8_RaRb_ABS_ind1_reg.
INFO: [Synth 8-4471] merging register 'b0_INPUT_SR_reg[16][255:0]' into 'b0_INPUT_SR_reg[16][255:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:184]
INFO: [Synth 8-4471] merging register 'b0_INPUT_SR_reg[0][255:0]' into 'b0_INPUT_SR_reg[0][255:0]' [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:184]
WARNING: [Synth 8-3936] Found unconnected internal register 'b0_INPUT_SR_reg[32]' and it is trimmed from '256' to '16' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:184]
WARNING: [Synth 8-3936] Found unconnected internal register 'b0_INPUT_SR_reg[31]' and it is trimmed from '256' to '16' bits. [/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.srcs/sources_1/bd/design_1/ipshared/RX_Block_AP_v1_0_project/RX_Block_AP_v1_0_project.srcs/sources_1/imports/src/Boundary_Detector_v1.vhd:184]
DSP Report: Generating DSP FG_1[7].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[7].b1_mult1_out_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_mult1_out_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_r_i_r_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_mult1_out_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_mult1_out_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_mult1_out_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: register FG_1[7].b1_R64pR128_reg is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[7].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[7].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[7].b1_add_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_add_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_r_q_r_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_add_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_add_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_add_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_mult2_out_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: register FG_1[7].b1_I64pI128_reg is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[7].b1_add_out_reg.
DSP Report: Generating DSP FG_1[6].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[6].b1_mult1_out_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_mult1_out_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_r_i_r_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_mult1_out_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_mult1_out_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_mult1_out_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: register FG_1[6].b1_R64pR128_reg is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[6].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[6].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[6].b1_add_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_add_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_r_q_r_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_add_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_add_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_add_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_mult2_out_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: register FG_1[6].b1_I64pI128_reg is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[6].b1_add_out_reg.
DSP Report: Generating DSP FG_1[5].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[5].b1_mult1_out_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_mult1_out_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_r_i_r_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_mult1_out_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_mult1_out_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_mult1_out_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: register FG_1[5].b1_R64pR128_reg is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[5].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[5].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[5].b1_add_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_add_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_r_q_r_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_add_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_add_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_add_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_mult2_out_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: register FG_1[5].b1_I64pI128_reg is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[5].b1_add_out_reg.
DSP Report: Generating DSP FG_1[4].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[4].b1_mult1_out_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_mult1_out_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_r_i_r_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_mult1_out_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_mult1_out_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_mult1_out_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: register FG_1[4].b1_R64pR128_reg is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[4].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[4].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[4].b1_add_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_add_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_r_q_r_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_add_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_add_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_add_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_mult2_out_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: register FG_1[4].b1_I64pI128_reg is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[4].b1_add_out_reg.
DSP Report: Generating DSP FG_1[3].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[3].b1_mult1_out_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_mult1_out_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_r_i_r_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_mult1_out_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_mult1_out_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_mult1_out_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: register FG_1[3].b1_R64pR128_reg is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[3].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[3].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[3].b1_add_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_add_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_r_q_r_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_add_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_add_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_add_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_mult2_out_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: register FG_1[3].b1_I64pI128_reg is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[3].b1_add_out_reg.
DSP Report: Generating DSP FG_1[2].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[2].b1_mult1_out_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_mult1_out_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_r_i_r_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_mult1_out_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_mult1_out_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_mult1_out_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: register FG_1[2].b1_R64pR128_reg is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[2].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[2].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[2].b1_add_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_add_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_r_q_r_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_add_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_add_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_add_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_mult2_out_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: register FG_1[2].b1_I64pI128_reg is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[2].b1_add_out_reg.
DSP Report: Generating DSP FG_1[1].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register FG_1[1].b1_mult1_out_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_mult1_out_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_r_i_r_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_mult1_out_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_mult1_out_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_mult1_out_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: register FG_1[1].b1_R64pR128_reg is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[1].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[1].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[1].b1_add_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_add_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_r_q_r_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_add_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_add_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_add_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_mult2_out_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: register FG_1[1].b1_I64pI128_reg is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[1].b1_add_out_reg.
DSP Report: Generating DSP FG_1[0].b1_mult1_out_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register b0_INPUT_SR_reg[16] is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register b0_INPUT_SR_reg[0] is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register FG_1[0].b1_r_i_r_reg is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register b0_INPUT_SR_reg[31] is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register b0_INPUT_SR_reg[32] is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register FG_1[0].b1_mult1_out_reg is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: register FG_1[0].b1_R64pR128_reg is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_mult1_out_reg.
DSP Report: Generating DSP FG_1[0].b1_add_out_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register FG_1[0].b1_add_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_add_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_r_q_r_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_add_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_add_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_add_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_mult2_out_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: register FG_1[0].b1_I64pI128_reg is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_add_out_reg.
DSP Report: operator p_0_out is absorbed into DSP FG_1[0].b1_add_out_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/uutCIR1i_5/SM_sign_Ra_reg)
INFO: [Synth 8-3886] merging instance 'U0/i_0/RX_Block_AP_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/i_0/RX_Block_AP_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\RX_Block_AP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/RX_Block_AP_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/i_0/RX_Block_AP_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/\RX_Block_AP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg'
INFO: [Synth 8-3886] merging instance 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg' (FD) to 'U0/i_0/uutFIFO/FIFO_IP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENB_WITH_REG.ENB_dly_reg_D_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/uutCIR1i_5/b3_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/uutCIR1i_5/b4_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/uutCIR1i_5/b5_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/uutCIR1i_5/b6_valid_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/uutCIR1i_5/b7_valid_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:49 . Memory (MB): peak = 2824.785 ; gain = 579.832 ; free physical = 6290 ; free virtual = 73160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ACK_DECO_TOP_v2      | (A*B)'                  | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|ACK_DECO_TOP_v2      | (PCIN+(A*B)')'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ACK_DECO_TOP_v2      | (A*B)'                  | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|ACK_DECO_TOP_v2      | (PCIN+(A*B)')'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ACK_DECO_TOP_v2      | (A*B)'                  | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|ACK_DECO_TOP_v2      | (PCIN+(A*B)')'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ACK_DECO_TOP_v2      | (A*B)'                  | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|ACK_DECO_TOP_v2      | (PCIN+(A*B)')'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|Boundary_Detector_v1 | ((D'+A'')*B'')'         | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 0    | 
|Boundary_Detector_v1 | (PCIN+((D'+A'')*B'')')' | 16     | 16     | -      | 16     | 34     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
+---------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |GOLAY_CORR_v1         |           2|      7377|
|2     |ACK_DECO_TOP_v2__GCB0 |           1|     11563|
|3     |ACK_DECO_TOP_v2__GCB1 |           1|      3478|
|4     |ACK_DECO_TOP_v2__GCB2 |           1|      4347|
|5     |ACK_DECO_TOP_v2__GCB3 |           1|      4918|
|6     |ACK_DECO_TOP_v2__GCB4 |           1|      7345|
|7     |RX_Block_AP_v1_0__GC0 |           1|     13551|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:21 . Memory (MB): peak = 3022.074 ; gain = 777.121 ; free physical = 5222 ; free virtual = 72092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:28 . Memory (MB): peak = 3625.074 ; gain = 1380.121 ; free physical = 4886 ; free virtual = 71758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |GOLAY_CORR_v1         |           2|      7377|
|2     |ACK_DECO_TOP_v2__GCB0 |           1|     11619|
|3     |ACK_DECO_TOP_v2__GCB1 |           1|      3478|
|4     |ACK_DECO_TOP_v2__GCB2 |           1|      4347|
|5     |ACK_DECO_TOP_v2__GCB3 |           1|      4918|
|6     |ACK_DECO_TOP_v2__GCB4 |           1|      7345|
|7     |RX_Block_AP_v1_0__GC0 |           1|     13663|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/uutCIR1/CORR_Real/b0_valid_reg' (FD) to 'U0/uutCIR1/CORR_Imag/b0_valid_reg'
INFO: [Synth 8-3886] merging instance 'U0/uutCIR1/CORR_Real/b1_valid_r_reg' (FD) to 'U0/uutCIR1/CORR_Imag/b1_valid_r_reg'
INFO: [Synth 8-3886] merging instance 'U0/uutCIR1/CORR_Real/b2_valid_r_reg' (FD) to 'U0/uutCIR1/CORR_Imag/b2_valid_r_reg'
INFO: [Synth 8-3886] merging instance 'U0/uutCIR1/CORR_Real/b3_valid_r_reg' (FD) to 'U0/uutCIR1/CORR_Imag/b3_valid_r_reg'
INFO: [Synth 8-3886] merging instance 'U0/uutCIR1/CORR_Real/b4_valid_r_reg' (FD) to 'U0/uutCIR1/CORR_Imag/b4_valid_r_reg'
INFO: [Synth 8-3886] merging instance 'U0/uutCIR1/CORR_Real/b5_valid_r_reg' (FD) to 'U0/uutCIR1/CORR_Imag/b5_valid_r_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:47 . Memory (MB): peak = 3625.074 ; gain = 1380.121 ; free physical = 4597 ; free virtual = 71467
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:22 ; elapsed = 00:02:50 . Memory (MB): peak = 3625.074 ; gain = 1380.121 ; free physical = 4608 ; free virtual = 71479
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:22 ; elapsed = 00:02:50 . Memory (MB): peak = 3625.074 ; gain = 1380.121 ; free physical = 4609 ; free virtual = 71480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:02:53 . Memory (MB): peak = 3625.074 ; gain = 1380.121 ; free physical = 4640 ; free virtual = 71510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:02:53 . Memory (MB): peak = 3625.074 ; gain = 1380.121 ; free physical = 4637 ; free virtual = 71508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:02:53 . Memory (MB): peak = 3625.074 ; gain = 1380.121 ; free physical = 4674 ; free virtual = 71544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:02:53 . Memory (MB): peak = 3625.074 ; gain = 1380.121 ; free physical = 4710 ; free virtual = 71581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_4 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fifo_generator_v13_2_4 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]     | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|RX_Block_AP_v1_0       | uutCIR1/b4_Ra_reg[0,1][15]                                                                                                                                                                                 | 18     | 256   | NO           | YES                | YES               | 256    | 0       | 
|RX_Block_AP_v1_0       | uutCIR1/SM_load_acc_rrrrr_reg                                                                                                                                                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|RX_Block_AP_v1_0       | uutCIR1/SM_save_results_rrrr_reg                                                                                                                                                                           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|RX_Block_AP_v1_0       | uutCIR1/SM_abs_comp_rrrrr_reg                                                                                                                                                                              | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|RX_Block_AP_v1_0       | uutCIR1/OUT_rd_valid_220_reg                                                                                                                                                                               | 161    | 1     | NO           | NO                 | YES               | 0      | 5       | 
|RX_Block_AP_v1_0       | uutBD/b1_data_TVALID_rrr_reg                                                                                                                                                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|RX_Block_AP_v1_0       | uutBD/FG_4_SSR8.b3_data_TVALID_rr_reg                                                                                                                                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|RX_Block_AP_v1_0       | uutBD/b5_data_TVALID_rr_reg                                                                                                                                                                                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|RX_Block_AP_v1_0       | uutBD/b5_PD_FLAG_rr_reg                                                                                                                                                                                    | 13     | 1     | NO           | YES                | YES               | 1      | 0       | 
|RX_Block_AP_v1_0       | uutBD/b5_sign_rr_reg                                                                                                                                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|RX_Block_AP_v1_0       | uutBD/b0_INPUT_SR_reg[15][255]                                                                                                                                                                             | 16     | 128   | NO           | NO                 | YES               | 128    | 0       | 
|RX_Block_AP_v1_0       | uutBD/b0_INPUT_SR_reg[15][239]                                                                                                                                                                             | 15     | 384   | NO           | NO                 | YES               | 384    | 0       | 
|RX_Block_AP_v1_0       | uutCIR1/CORR_Real/b6_fg[0].b6_1/GEN_DELAY_g1.b0_SR_reg[3][15]                                                                                                                                              | 4      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|RX_Block_AP_v1_0       | uutCIR1/CORR_Imag/b6_fg[0].b6_1/GEN_DELAY_g1.b0_SR_reg[3][15]                                                                                                                                              | 4      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|RX_Block_AP_v1_0       | uutCIR1/CORR_Real/SIGN_GEN_1.b7_fg[0].b7_1/GEN_DELAY_g1.b0_SR_reg[7][15]                                                                                                                                   | 8      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|RX_Block_AP_v1_0       | uutCIR1/CORR_Imag/SIGN_GEN_1.b7_fg[0].b7_1/GEN_DELAY_g1.b0_SR_reg[7][15]                                                                                                                                   | 8      | 128   | YES          | NO                 | YES               | 128    | 0       | 
|RX_Block_AP_v1_0       | uutBD/FG_3[7].b2_acc1_reg_reg[7][25]                                                                                                                                                                       | 8      | 208   | YES          | NO                 | YES               | 208    | 0       | 
+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CARRY8            |  1600|
|2     |DSP_ALU           |    12|
|3     |DSP_ALU_1         |    12|
|4     |DSP_A_B_DATA      |     8|
|5     |DSP_A_B_DATA_1    |    16|
|6     |DSP_C_DATA        |    12|
|7     |DSP_C_DATA_1      |    12|
|8     |DSP_MULTIPLIER    |     8|
|9     |DSP_MULTIPLIER_1  |    16|
|10    |DSP_M_DATA        |    12|
|11    |DSP_M_DATA_1      |    12|
|12    |DSP_OUTPUT_1      |    24|
|13    |DSP_PREADD        |    24|
|14    |DSP_PREADD_DATA   |     8|
|15    |DSP_PREADD_DATA_1 |    16|
|16    |LUT1              |   171|
|17    |LUT2              |  9581|
|18    |LUT3              |   434|
|19    |LUT4              |   970|
|20    |LUT5              |   239|
|21    |LUT6              |  1394|
|22    |MUXF7             |   512|
|23    |RAMB36E2          |     4|
|24    |SRL16E            |  1499|
|25    |SRLC32E           |     5|
|26    |FDRE              | 22271|
|27    |FDSE              |   170|
+------+------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                                                                  |Module                                     |Cells |
+------+------------------------------------------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                                                       |                                           | 39042|
|2     |  U0                                                                                      |RX_Block_AP_v1_0                           | 39042|
|3     |    RX_Block_AP_v1_0_S00_AXI_inst                                                         |RX_Block_AP_v1_0_S00_AXI                   |   191|
|4     |    uutBD                                                                                 |Boundary_Detector_v1                       |  3690|
|5     |      \FG_1[7].b1_mult1_out_reg                                                           |\uutBD/FG_1[3].b1_mult1_out_reg_funnel__3  |     8|
|6     |      \FG_1[7].b1_add_out_reg                                                             |\uutBD/FG_1[3].b1_add_out_reg_funnel__3    |     8|
|7     |      \FG_1[6].b1_mult1_out_reg                                                           |\uutBD/FG_1[3].b1_mult1_out_reg_funnel__6  |     8|
|8     |      \FG_1[6].b1_add_out_reg                                                             |\uutBD/FG_1[3].b1_add_out_reg_funnel__6    |     8|
|9     |      \FG_1[5].b1_mult1_out_reg                                                           |\uutBD/FG_1[3].b1_mult1_out_reg_funnel__1  |     8|
|10    |      \FG_1[5].b1_add_out_reg                                                             |\uutBD/FG_1[3].b1_add_out_reg_funnel__2    |     8|
|11    |      \FG_1[4].b1_mult1_out_reg                                                           |\uutBD/FG_1[3].b1_mult1_out_reg_funnel__2  |     8|
|12    |      \FG_1[4].b1_add_out_reg                                                             |\uutBD/FG_1[3].b1_add_out_reg_funnel__1    |     8|
|13    |      \FG_1[3].b1_mult1_out_reg                                                           |\uutBD/FG_1[3].b1_mult1_out_reg_funnel     |     8|
|14    |      \FG_1[3].b1_add_out_reg                                                             |\uutBD/FG_1[3].b1_add_out_reg_funnel       |     8|
|15    |      \FG_1[2].b1_mult1_out_reg                                                           |\uutBD/FG_1[3].b1_mult1_out_reg_funnel__5  |     8|
|16    |      \FG_1[2].b1_add_out_reg                                                             |\uutBD/FG_1[3].b1_add_out_reg_funnel__5    |     8|
|17    |      \FG_1[1].b1_mult1_out_reg                                                           |\uutBD/FG_1[3].b1_mult1_out_reg_funnel__7  |     8|
|18    |      \FG_1[1].b1_add_out_reg                                                             |\uutBD/FG_1[3].b1_add_out_reg_funnel__7    |     8|
|19    |      \FG_1[0].b1_mult1_out_reg                                                           |\uutBD/FG_1[3].b1_mult1_out_reg_funnel__4  |     8|
|20    |      \FG_1[0].b1_add_out_reg                                                             |\uutBD/FG_1[3].b1_add_out_reg_funnel__4    |     8|
|21    |    uutCIR1                                                                               |ACK_DECO_TOP_v2                            | 34837|
|22    |      real_sq4_reg                                                                        |\uutCIR1/real_sq3_reg_funnel__3            |     8|
|23    |      b8_RaRb_ABS_ind4_reg                                                                |\uutCIR1/b8_RaRb_ABS_ind3_reg_funnel__3    |     8|
|24    |      real_sq3_reg                                                                        |\uutCIR1/real_sq3_reg_funnel               |     8|
|25    |      b8_RaRb_ABS_ind3_reg                                                                |\uutCIR1/b8_RaRb_ABS_ind3_reg_funnel       |     8|
|26    |      real_sq2_reg                                                                        |\uutCIR1/real_sq3_reg_funnel__1            |     8|
|27    |      b8_RaRb_ABS_ind2_reg                                                                |\uutCIR1/b8_RaRb_ABS_ind3_reg_funnel__2    |     8|
|28    |      real_sq1_reg                                                                        |\uutCIR1/real_sq3_reg_funnel__2            |     8|
|29    |      b8_RaRb_ABS_ind1_reg                                                                |\uutCIR1/b8_RaRb_ABS_ind3_reg_funnel__1    |     8|
|30    |      CORR_Imag                                                                           |GOLAY_CORR_v1                              |  5758|
|31    |        \b2_fg[0].b2_1                                                                    |GOLAY_CU_90                                |    37|
|32    |        \b2_fg[1].b2_1                                                                    |GOLAY_CU_91                                |    37|
|33    |        \b2_fg[2].b2_1                                                                    |GOLAY_CU_92                                |    37|
|34    |        \b2_fg[3].b2_1                                                                    |GOLAY_CU_93                                |    37|
|35    |        \b2_fg[4].b2_1                                                                    |GOLAY_CU_94                                |    37|
|36    |        \b2_fg[5].b2_1                                                                    |GOLAY_CU_95                                |    37|
|37    |        \b2_fg[6].b2_1                                                                    |GOLAY_CU_96                                |    37|
|38    |        \b2_fg[7].b2_1                                                                    |GOLAY_CU_97                                |    37|
|39    |        \b3_fg[0].b3_1                                                                    |GOLAY_CU_98                                |    37|
|40    |        \b3_fg[1].b3_1                                                                    |GOLAY_CU_99                                |    37|
|41    |        \b4_fg[0].b4_1                                                                    |GOLAY_CU__parameterized4_106               |    37|
|42    |        \b4_fg[1].b4_1                                                                    |GOLAY_CU__parameterized4_107               |    37|
|43    |        \b4_fg[2].b4_1                                                                    |GOLAY_CU__parameterized4_108               |    37|
|44    |        \b4_fg[3].b4_1                                                                    |GOLAY_CU__parameterized4_109               |    37|
|45    |        \b5_fg[0].b5_1                                                                    |GOLAY_CU__parameterized8_114               |    53|
|46    |        \b5_fg[1].b5_1                                                                    |GOLAY_CU__parameterized8_115               |    53|
|47    |        \b5_fg[2].b5_1                                                                    |GOLAY_CU__parameterized8_116               |    53|
|48    |        \b5_fg[3].b5_1                                                                    |GOLAY_CU__parameterized8_117               |    53|
|49    |        \b5_fg[4].b5_1                                                                    |GOLAY_CU__parameterized8_118               |    53|
|50    |        \b5_fg[5].b5_1                                                                    |GOLAY_CU__parameterized8_119               |    53|
|51    |        \b5_fg[6].b5_1                                                                    |GOLAY_CU__parameterized8_120               |    53|
|52    |        \b5_fg[7].b5_1                                                                    |GOLAY_CU__parameterized8_121               |    53|
|53    |        \b3_fg[2].b3_1                                                                    |GOLAY_CU__parameterized1_100               |     6|
|54    |        \b3_fg[3].b3_1                                                                    |GOLAY_CU__parameterized1_101               |     6|
|55    |        \b3_fg[4].b3_1                                                                    |GOLAY_CU__parameterized1_102               |     6|
|56    |        \b3_fg[5].b3_1                                                                    |GOLAY_CU__parameterized1_103               |     6|
|57    |        \b3_fg[6].b3_1                                                                    |GOLAY_CU__parameterized1_104               |     6|
|58    |        \b3_fg[7].b3_1                                                                    |GOLAY_CU__parameterized1_105               |     6|
|59    |        \b4_fg[4].b4_1                                                                    |GOLAY_CU__parameterized6_110               |     6|
|60    |        \b4_fg[5].b4_1                                                                    |GOLAY_CU__parameterized6_111               |     6|
|61    |        \b4_fg[6].b4_1                                                                    |GOLAY_CU__parameterized6_112               |     6|
|62    |        \b4_fg[7].b4_1                                                                    |GOLAY_CU__parameterized6_113               |     6|
|63    |        \SIGN_GEN_1.b7_fg[0].b7_1                                                         |GOLAY_CU__parameterized12_74               |    54|
|64    |        \SIGN_GEN_1.b7_fg[1].b7_1                                                         |GOLAY_CU__parameterized12_75               |    54|
|65    |        \SIGN_GEN_1.b7_fg[2].b7_1                                                         |GOLAY_CU__parameterized12_76               |    54|
|66    |        \SIGN_GEN_1.b7_fg[3].b7_1                                                         |GOLAY_CU__parameterized12_77               |    54|
|67    |        \SIGN_GEN_1.b7_fg[4].b7_1                                                         |GOLAY_CU__parameterized12_78               |    54|
|68    |        \SIGN_GEN_1.b7_fg[5].b7_1                                                         |GOLAY_CU__parameterized12_79               |    54|
|69    |        \SIGN_GEN_1.b7_fg[6].b7_1                                                         |GOLAY_CU__parameterized12_80               |    54|
|70    |        \SIGN_GEN_1.b7_fg[7].b7_1                                                         |GOLAY_CU__parameterized12_81               |    54|
|71    |        \b1_fg[0].b1_1                                                                    |GOLAY_CU_82                                |    22|
|72    |        \b1_fg[1].b1_1                                                                    |GOLAY_CU__parameterized1_83                |     6|
|73    |        \b1_fg[2].b1_1                                                                    |GOLAY_CU__parameterized1_84                |     6|
|74    |        \b1_fg[3].b1_1                                                                    |GOLAY_CU__parameterized1_85                |     6|
|75    |        \b1_fg[4].b1_1                                                                    |GOLAY_CU__parameterized1_86                |     6|
|76    |        \b1_fg[5].b1_1                                                                    |GOLAY_CU__parameterized1_87                |     6|
|77    |        \b1_fg[6].b1_1                                                                    |GOLAY_CU__parameterized1_88                |     6|
|78    |        \b1_fg[7].b1_1                                                                    |GOLAY_CU__parameterized1_89                |     6|
|79    |        \b6_fg[0].b6_1                                                                    |GOLAY_CU__parameterized10_122              |    54|
|80    |        \b6_fg[1].b6_1                                                                    |GOLAY_CU__parameterized10_123              |    54|
|81    |        \b6_fg[2].b6_1                                                                    |GOLAY_CU__parameterized10_124              |    54|
|82    |        \b6_fg[3].b6_1                                                                    |GOLAY_CU__parameterized10_125              |    54|
|83    |        \b6_fg[4].b6_1                                                                    |GOLAY_CU__parameterized10_126              |    54|
|84    |        \b6_fg[5].b6_1                                                                    |GOLAY_CU__parameterized10_127              |    54|
|85    |        \b6_fg[6].b6_1                                                                    |GOLAY_CU__parameterized10_128              |    54|
|86    |        \b6_fg[7].b6_1                                                                    |GOLAY_CU__parameterized10_129              |    54|
|87    |      CORR_Real                                                                           |GOLAY_CORR_v1_0                            |  5757|
|88    |        \b2_fg[0].b2_1                                                                    |GOLAY_CU_38                                |    37|
|89    |        \b2_fg[1].b2_1                                                                    |GOLAY_CU_39                                |    37|
|90    |        \b2_fg[2].b2_1                                                                    |GOLAY_CU_40                                |    37|
|91    |        \b2_fg[3].b2_1                                                                    |GOLAY_CU_41                                |    37|
|92    |        \b2_fg[4].b2_1                                                                    |GOLAY_CU_42                                |    37|
|93    |        \b2_fg[5].b2_1                                                                    |GOLAY_CU_43                                |    37|
|94    |        \b2_fg[6].b2_1                                                                    |GOLAY_CU_44                                |    37|
|95    |        \b2_fg[7].b2_1                                                                    |GOLAY_CU_45                                |    37|
|96    |        \b3_fg[0].b3_1                                                                    |GOLAY_CU_46                                |    37|
|97    |        \b3_fg[1].b3_1                                                                    |GOLAY_CU_47                                |    37|
|98    |        \b4_fg[0].b4_1                                                                    |GOLAY_CU__parameterized4                   |    37|
|99    |        \b4_fg[1].b4_1                                                                    |GOLAY_CU__parameterized4_54                |    37|
|100   |        \b4_fg[2].b4_1                                                                    |GOLAY_CU__parameterized4_55                |    37|
|101   |        \b4_fg[3].b4_1                                                                    |GOLAY_CU__parameterized4_56                |    37|
|102   |        \b5_fg[0].b5_1                                                                    |GOLAY_CU__parameterized8                   |    53|
|103   |        \b5_fg[1].b5_1                                                                    |GOLAY_CU__parameterized8_60                |    53|
|104   |        \b5_fg[2].b5_1                                                                    |GOLAY_CU__parameterized8_61                |    53|
|105   |        \b5_fg[3].b5_1                                                                    |GOLAY_CU__parameterized8_62                |    53|
|106   |        \b5_fg[4].b5_1                                                                    |GOLAY_CU__parameterized8_63                |    53|
|107   |        \b5_fg[5].b5_1                                                                    |GOLAY_CU__parameterized8_64                |    53|
|108   |        \b5_fg[6].b5_1                                                                    |GOLAY_CU__parameterized8_65                |    53|
|109   |        \b5_fg[7].b5_1                                                                    |GOLAY_CU__parameterized8_66                |    53|
|110   |        \b3_fg[2].b3_1                                                                    |GOLAY_CU__parameterized1_48                |     6|
|111   |        \b3_fg[3].b3_1                                                                    |GOLAY_CU__parameterized1_49                |     6|
|112   |        \b3_fg[4].b3_1                                                                    |GOLAY_CU__parameterized1_50                |     6|
|113   |        \b3_fg[5].b3_1                                                                    |GOLAY_CU__parameterized1_51                |     6|
|114   |        \b3_fg[6].b3_1                                                                    |GOLAY_CU__parameterized1_52                |     6|
|115   |        \b3_fg[7].b3_1                                                                    |GOLAY_CU__parameterized1_53                |     6|
|116   |        \b4_fg[4].b4_1                                                                    |GOLAY_CU__parameterized6                   |     6|
|117   |        \b4_fg[5].b4_1                                                                    |GOLAY_CU__parameterized6_57                |     6|
|118   |        \b4_fg[6].b4_1                                                                    |GOLAY_CU__parameterized6_58                |     6|
|119   |        \b4_fg[7].b4_1                                                                    |GOLAY_CU__parameterized6_59                |     6|
|120   |        \SIGN_GEN_1.b7_fg[0].b7_1                                                         |GOLAY_CU__parameterized12                  |    68|
|121   |        \SIGN_GEN_1.b7_fg[1].b7_1                                                         |GOLAY_CU__parameterized12_25               |    54|
|122   |        \SIGN_GEN_1.b7_fg[2].b7_1                                                         |GOLAY_CU__parameterized12_26               |    54|
|123   |        \SIGN_GEN_1.b7_fg[3].b7_1                                                         |GOLAY_CU__parameterized12_27               |    54|
|124   |        \SIGN_GEN_1.b7_fg[4].b7_1                                                         |GOLAY_CU__parameterized12_28               |    54|
|125   |        \SIGN_GEN_1.b7_fg[5].b7_1                                                         |GOLAY_CU__parameterized12_29               |    54|
|126   |        \SIGN_GEN_1.b7_fg[6].b7_1                                                         |GOLAY_CU__parameterized12_30               |    54|
|127   |        \SIGN_GEN_1.b7_fg[7].b7_1                                                         |GOLAY_CU__parameterized12_31               |    54|
|128   |        \b1_fg[0].b1_1                                                                    |GOLAY_CU                                   |    22|
|129   |        \b1_fg[1].b1_1                                                                    |GOLAY_CU__parameterized1                   |     6|
|130   |        \b1_fg[2].b1_1                                                                    |GOLAY_CU__parameterized1_32                |     6|
|131   |        \b1_fg[3].b1_1                                                                    |GOLAY_CU__parameterized1_33                |     6|
|132   |        \b1_fg[4].b1_1                                                                    |GOLAY_CU__parameterized1_34                |     6|
|133   |        \b1_fg[5].b1_1                                                                    |GOLAY_CU__parameterized1_35                |     6|
|134   |        \b1_fg[6].b1_1                                                                    |GOLAY_CU__parameterized1_36                |     6|
|135   |        \b1_fg[7].b1_1                                                                    |GOLAY_CU__parameterized1_37                |     6|
|136   |        \b6_fg[0].b6_1                                                                    |GOLAY_CU__parameterized10                  |    54|
|137   |        \b6_fg[1].b6_1                                                                    |GOLAY_CU__parameterized10_67               |    54|
|138   |        \b6_fg[2].b6_1                                                                    |GOLAY_CU__parameterized10_68               |    54|
|139   |        \b6_fg[3].b6_1                                                                    |GOLAY_CU__parameterized10_69               |    54|
|140   |        \b6_fg[4].b6_1                                                                    |GOLAY_CU__parameterized10_70               |    54|
|141   |        \b6_fg[5].b6_1                                                                    |GOLAY_CU__parameterized10_71               |    54|
|142   |        \b6_fg[6].b6_1                                                                    |GOLAY_CU__parameterized10_72               |    54|
|143   |        \b6_fg[7].b6_1                                                                    |GOLAY_CU__parameterized10_73               |    54|
|144   |      vt_single_sync_1                                                                    |vt_single_sync                             |     2|
|145   |      \vt_single_sync_GEN1[0].vt_single_sync_2                                            |vt_single_sync_1                           |     5|
|146   |      \vt_single_sync_GEN1[1].vt_single_sync_2                                            |vt_single_sync_2                           |     4|
|147   |      \vt_single_sync_GEN1[2].vt_single_sync_2                                            |vt_single_sync_3                           |     7|
|148   |      \vt_single_sync_GEN1[3].vt_single_sync_2                                            |vt_single_sync_4                           |     3|
|149   |      \vt_single_sync_GEN1[4].vt_single_sync_2                                            |vt_single_sync_5                           |     5|
|150   |      \vt_single_sync_GEN1[5].vt_single_sync_2                                            |vt_single_sync_6                           |     4|
|151   |      \vt_single_sync_GEN1[6].vt_single_sync_2                                            |vt_single_sync_7                           |    92|
|152   |      \vt_single_sync_GEN1[7].vt_single_sync_2                                            |vt_single_sync_8                           |     3|
|153   |      \vt_single_sync_GEN2[0].vt_single_sync_3                                            |vt_single_sync_9                           |     4|
|154   |      \vt_single_sync_GEN2[10].vt_single_sync_3                                           |vt_single_sync_10                          |     4|
|155   |      \vt_single_sync_GEN2[11].vt_single_sync_3                                           |vt_single_sync_11                          |     2|
|156   |      \vt_single_sync_GEN2[12].vt_single_sync_3                                           |vt_single_sync_12                          |     4|
|157   |      \vt_single_sync_GEN2[13].vt_single_sync_3                                           |vt_single_sync_13                          |     2|
|158   |      \vt_single_sync_GEN2[14].vt_single_sync_3                                           |vt_single_sync_14                          |     5|
|159   |      \vt_single_sync_GEN2[15].vt_single_sync_3                                           |vt_single_sync_15                          |    55|
|160   |      \vt_single_sync_GEN2[1].vt_single_sync_3                                            |vt_single_sync_16                          |     2|
|161   |      \vt_single_sync_GEN2[2].vt_single_sync_3                                            |vt_single_sync_17                          |     4|
|162   |      \vt_single_sync_GEN2[3].vt_single_sync_3                                            |vt_single_sync_18                          |     2|
|163   |      \vt_single_sync_GEN2[4].vt_single_sync_3                                            |vt_single_sync_19                          |     4|
|164   |      \vt_single_sync_GEN2[5].vt_single_sync_3                                            |vt_single_sync_20                          |     2|
|165   |      \vt_single_sync_GEN2[6].vt_single_sync_3                                            |vt_single_sync_21                          |     4|
|166   |      \vt_single_sync_GEN2[7].vt_single_sync_3                                            |vt_single_sync_22                          |     2|
|167   |      \vt_single_sync_GEN2[8].vt_single_sync_3                                            |vt_single_sync_23                          |     4|
|168   |      \vt_single_sync_GEN2[9].vt_single_sync_3                                            |vt_single_sync_24                          |     2|
|169   |    uutFIFO                                                                               |FIFO_BD_CIR_TOP_v3                         |   324|
|170   |      FIFO_IP                                                                             |FIFO_BD_CIR_v3                             |   182|
|171   |        U0                                                                                |fifo_generator_v13_2_4                     |   182|
|172   |          inst_fifo_gen                                                                   |fifo_generator_v13_2_4_synth               |   182|
|173   |            \gconvfifo.rf                                                                 |fifo_generator_top                         |   182|
|174   |              \grf.rf                                                                     |fifo_generator_ramfifo                     |   182|
|175   |                \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs                                |    52|
|176   |                  wr_pntr_cdc_inst                                                        |xpm_cdc_gray                               |    28|
|177   |                  rd_pntr_cdc_inst                                                        |xpm_cdc_gray__parameterized1               |    22|
|178   |                \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic                                   |    47|
|179   |                  \gr1.gr1_int.rfwft                                                      |rd_fwft                                    |    18|
|180   |                  \gras.gpe.rdpe                                                          |rd_pe_as                                   |     7|
|181   |                  \gras.rsts                                                              |rd_status_flags_as                         |     2|
|182   |                  rpntr                                                                   |rd_bin_cntr                                |    20|
|183   |                \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic                                   |    29|
|184   |                  \gwas.wsts                                                              |wr_status_flags_as                         |     5|
|185   |                  wpntr                                                                   |wr_bin_cntr                                |    24|
|186   |                \gntv_or_sync_fifo.mem                                                    |memory                                     |    17|
|187   |                  \gbm.gbmg.gbmgb.ngecc.bmg                                               |blk_mem_gen_v8_4_3                         |    17|
|188   |                    inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_3_synth                   |    17|
|189   |                      \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top                            |    17|
|190   |                        \valid.cstr                                                       |blk_mem_gen_generic_cstr                   |    17|
|191   |                          \ramloop[0].ram.r                                               |blk_mem_gen_prim_width                     |     1|
|192   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper                   |     1|
|193   |                          \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0     |     1|
|194   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0   |     1|
|195   |                          \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized1     |     1|
|196   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1   |     1|
|197   |                          \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized2     |    14|
|198   |                            \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized2   |     1|
|199   |                rstblk                                                                    |reset_blk_ramfifo                          |    37|
|200   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__2                        |     5|
|201   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst                           |     5|
|202   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__2                          |     5|
|203   |                  \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                             |     5|
+------+------------------------------------------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:02:54 . Memory (MB): peak = 3625.074 ; gain = 1380.121 ; free physical = 4710 ; free virtual = 71581
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:46 . Memory (MB): peak = 3625.074 ; gain = 1203.402 ; free physical = 4749 ; free virtual = 71620
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:02:54 . Memory (MB): peak = 3625.082 ; gain = 1380.121 ; free physical = 4749 ; free virtual = 71620
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3657.090 ; gain = 0.000 ; free physical = 4552 ; free virtual = 71445
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
239 Infos, 241 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:03:13 . Memory (MB): peak = 3657.090 ; gain = 2209.801 ; free physical = 4858 ; free virtual = 71808
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3657.090 ; gain = 0.000 ; free physical = 4841 ; free virtual = 71805
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_RX_Block_AP_0_1_synth_1/design_1_RX_Block_AP_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_RX_Block_AP_0_1, cache-ID = 13c8bd7f7d01cfc6
INFO: [Coretcl 2-1174] Renamed 178 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3681.102 ; gain = 0.000 ; free physical = 4700 ; free virtual = 71800
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rafael/Documentos/RFSoC_Vivado/MTS_4x4_PD_AP/Basic_1x1.runs/design_1_RX_Block_AP_0_1_synth_1/design_1_RX_Block_AP_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_RX_Block_AP_0_1_utilization_synth.rpt -pb design_1_RX_Block_AP_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 17:05:31 2021...
