xrun: 23.09-s001: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	23.09-s001: Started on Oct 30, 2023 at 16:05:19 IST
xrun
	../solutions/lab6-ctrl/controller.v
	controller_test.v
file: ../solutions/lab6-ctrl/controller.v
	module worklib.controller:v
		errors: 0, warnings: 0
file: controller_test.v
	module worklib.controller_test:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		controller_test
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.controller:v <0x2c699848>
			streams:   1, words:  5701
		worklib.controller_test:v <0x4f93d77f>
			streams:   5, words: 43974
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           18      18
		Scalar wires:        10       -
		Vectored wires:       2       -
		Always blocks:        1       1
		Initial blocks:       1       1
		Pseudo assignments:   3       -
	Writing initial simulation snapshot: worklib.controller_test:v
Loading snapshot worklib.controller_test:v .................... Done
xcelium> source /grid/avs/install/xcelium/2309/latest/tools/xcelium/files/xmsimrc
xcelium> run
Testing opcode HLT phase 0 1 2 3 4 5 6 7
Testing opcode SKZ phase 0 1 2 3 4 5 6 7
Testing opcode ADD phase 0 1 2 3 4 5 6 7
Testing opcode AND phase 0 1 2 3 4 5 6 7
Testing opcode XOR phase 0 1 2 3 4 5 6 7
Testing opcode LDA phase 0 1 2 3 4 5 6 7
Testing opcode STO phase 0 1 2 3 4 5 6 7
Testing opcode JMP phase 0 1 2 3 4 5 6 7
TEST PASSED
Simulation complete via $finish(1) at time 65 NS + 0
./controller_test.v:142     $finish;
xcelium> exit
TOOL:	xrun	23.09-s001: Exiting on Oct 30, 2023 at 16:05:23 IST  (total: 00:00:04)
