
Exjobb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003d0c  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000844  20070000  00083d0c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000049c  20070844  00084550  00020844  2**2
                  ALLOC
  3 .stack        00002000  20070ce0  000849ec  00020844  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00020844  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002086d  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001a064  00000000  00000000  000208c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003f3b  00000000  00000000  0003a92a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000b473  00000000  00000000  0003e865  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000df0  00000000  00000000  00049cd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000bf0  00000000  00000000  0004aac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0000c59e  00000000  00000000  0004b6b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001aa29  00000000  00000000  00057c56  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00062fe6  00000000  00000000  0007267f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002374  00000000  00000000  000d5668  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072ce0 	.word	0x20072ce0
   80004:	00081f65 	.word	0x00081f65
   80008:	00081f61 	.word	0x00081f61
   8000c:	00081f61 	.word	0x00081f61
   80010:	00081f61 	.word	0x00081f61
   80014:	00081f61 	.word	0x00081f61
   80018:	00081f61 	.word	0x00081f61
	...
   8002c:	00081f61 	.word	0x00081f61
   80030:	00081f61 	.word	0x00081f61
   80034:	00000000 	.word	0x00000000
   80038:	00081f61 	.word	0x00081f61
   8003c:	00081f61 	.word	0x00081f61
   80040:	00081f61 	.word	0x00081f61
   80044:	00081f61 	.word	0x00081f61
   80048:	00081f61 	.word	0x00081f61
   8004c:	00081f61 	.word	0x00081f61
   80050:	00081f61 	.word	0x00081f61
   80054:	00081f61 	.word	0x00081f61
   80058:	00081f61 	.word	0x00081f61
   8005c:	00081f61 	.word	0x00081f61
   80060:	00081f61 	.word	0x00081f61
   80064:	00081f61 	.word	0x00081f61
   80068:	00000000 	.word	0x00000000
   8006c:	00081dd1 	.word	0x00081dd1
   80070:	00081de5 	.word	0x00081de5
   80074:	00081df9 	.word	0x00081df9
   80078:	00081e0d 	.word	0x00081e0d
	...
   80084:	00081f61 	.word	0x00081f61
   80088:	00081f61 	.word	0x00081f61
   8008c:	00081f61 	.word	0x00081f61
   80090:	00081f61 	.word	0x00081f61
   80094:	00081f61 	.word	0x00081f61
   80098:	00081f61 	.word	0x00081f61
   8009c:	00081f61 	.word	0x00081f61
   800a0:	00081f61 	.word	0x00081f61
   800a4:	00000000 	.word	0x00000000
   800a8:	00081f61 	.word	0x00081f61
   800ac:	00080579 	.word	0x00080579
   800b0:	00081f61 	.word	0x00081f61
   800b4:	00081f61 	.word	0x00081f61
   800b8:	00081f61 	.word	0x00081f61
   800bc:	00081f61 	.word	0x00081f61
   800c0:	00081f61 	.word	0x00081f61
   800c4:	00081f61 	.word	0x00081f61
   800c8:	00081f61 	.word	0x00081f61
   800cc:	00081f61 	.word	0x00081f61
   800d0:	00081f61 	.word	0x00081f61
   800d4:	00081f61 	.word	0x00081f61
   800d8:	00081f61 	.word	0x00081f61
   800dc:	00081f61 	.word	0x00081f61
   800e0:	00081f61 	.word	0x00081f61
   800e4:	00081f61 	.word	0x00081f61
   800e8:	00081f61 	.word	0x00081f61
   800ec:	00081f61 	.word	0x00081f61
   800f0:	00081f61 	.word	0x00081f61

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070844 	.word	0x20070844
   80110:	00000000 	.word	0x00000000
   80114:	00083d0c 	.word	0x00083d0c

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	20070848 	.word	0x20070848
   80144:	00083d0c 	.word	0x00083d0c
   80148:	00083d0c 	.word	0x00083d0c
   8014c:	00000000 	.word	0x00000000

00080150 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
   80150:	b990      	cbnz	r0, 80178 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80156:	460c      	mov	r4, r1
   80158:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8015a:	2a00      	cmp	r2, #0
   8015c:	dd0f      	ble.n	8017e <_read+0x2e>
   8015e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80160:	4e08      	ldr	r6, [pc, #32]	; (80184 <_read+0x34>)
   80162:	4d09      	ldr	r5, [pc, #36]	; (80188 <_read+0x38>)
   80164:	6830      	ldr	r0, [r6, #0]
   80166:	4621      	mov	r1, r4
   80168:	682b      	ldr	r3, [r5, #0]
   8016a:	4798      	blx	r3
		ptr++;
   8016c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8016e:	42a7      	cmp	r7, r4
   80170:	d1f8      	bne.n	80164 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80172:	4640      	mov	r0, r8
   80174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80178:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   8017c:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8017e:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   80180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80184:	20070cd0 	.word	0x20070cd0
   80188:	20070cc8 	.word	0x20070cc8

0008018c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   8018c:	3801      	subs	r0, #1
   8018e:	2802      	cmp	r0, #2
   80190:	d815      	bhi.n	801be <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80196:	460e      	mov	r6, r1
   80198:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   8019a:	b19a      	cbz	r2, 801c4 <_write+0x38>
   8019c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8019e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 801d8 <_write+0x4c>
   801a2:	4f0c      	ldr	r7, [pc, #48]	; (801d4 <_write+0x48>)
   801a4:	f8d8 0000 	ldr.w	r0, [r8]
   801a8:	f815 1b01 	ldrb.w	r1, [r5], #1
   801ac:	683b      	ldr	r3, [r7, #0]
   801ae:	4798      	blx	r3
   801b0:	2800      	cmp	r0, #0
   801b2:	db0a      	blt.n	801ca <_write+0x3e>
   801b4:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   801b6:	3c01      	subs	r4, #1
   801b8:	d1f4      	bne.n	801a4 <_write+0x18>
   801ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   801be:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
   801c2:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   801c4:	2000      	movs	r0, #0
   801c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   801ca:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   801ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   801d2:	bf00      	nop
   801d4:	20070ccc 	.word	0x20070ccc
   801d8:	20070cd0 	.word	0x20070cd0

000801dc <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   801dc:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   801de:	2401      	movs	r4, #1
   801e0:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   801e2:	2500      	movs	r5, #0
   801e4:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   801e6:	f240 2402 	movw	r4, #514	; 0x202
   801ea:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   801ee:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   801f2:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   801f6:	6844      	ldr	r4, [r0, #4]
   801f8:	0052      	lsls	r2, r2, #1
   801fa:	fbb1 f1f2 	udiv	r1, r1, r2
   801fe:	1e4a      	subs	r2, r1, #1
   80200:	0212      	lsls	r2, r2, #8
   80202:	b292      	uxth	r2, r2
   80204:	4323      	orrs	r3, r4
   80206:	431a      	orrs	r2, r3
   80208:	6042      	str	r2, [r0, #4]
	return 0;
}
   8020a:	4628      	mov	r0, r5
   8020c:	bc30      	pop	{r4, r5}
   8020e:	4770      	bx	lr

00080210 <adc_set_resolution>:
 * \param resolution ADC resolution.
 *
 */
void adc_set_resolution(Adc *p_adc,const enum adc_resolution_t resolution)
{
	p_adc->ADC_MR |= (resolution << 4) & ADC_MR_LOWRES;
   80210:	6843      	ldr	r3, [r0, #4]
   80212:	0109      	lsls	r1, r1, #4
   80214:	f001 0110 	and.w	r1, r1, #16
   80218:	430b      	orrs	r3, r1
   8021a:	6043      	str	r3, [r0, #4]
   8021c:	4770      	bx	lr
   8021e:	bf00      	nop

00080220 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80220:	6843      	ldr	r3, [r0, #4]
   80222:	01d2      	lsls	r2, r2, #7
   80224:	b2d2      	uxtb	r2, r2
   80226:	4319      	orrs	r1, r3
   80228:	4311      	orrs	r1, r2
   8022a:	6041      	str	r1, [r0, #4]
   8022c:	4770      	bx	lr
   8022e:	bf00      	nop

00080230 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80230:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80232:	6844      	ldr	r4, [r0, #4]
   80234:	0609      	lsls	r1, r1, #24
   80236:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   8023a:	4322      	orrs	r2, r4
   8023c:	430a      	orrs	r2, r1
   8023e:	071b      	lsls	r3, r3, #28
   80240:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   80244:	4313      	orrs	r3, r2
   80246:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   80248:	bc10      	pop	{r4}
   8024a:	4770      	bx	lr

0008024c <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   8024c:	2302      	movs	r3, #2
   8024e:	6003      	str	r3, [r0, #0]
   80250:	4770      	bx	lr
   80252:	bf00      	nop

00080254 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   80254:	2301      	movs	r3, #1
   80256:	fa03 f101 	lsl.w	r1, r3, r1
   8025a:	6101      	str	r1, [r0, #16]
   8025c:	4770      	bx	lr
   8025e:	bf00      	nop

00080260 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   80260:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   80262:	bf9a      	itte	ls
   80264:	3050      	addls	r0, #80	; 0x50
   80266:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   8026a:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   8026c:	4770      	bx	lr
   8026e:	bf00      	nop

00080270 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
   80270:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
   80272:	4770      	bx	lr

00080274 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80274:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80276:	23ac      	movs	r3, #172	; 0xac
   80278:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8027a:	680b      	ldr	r3, [r1, #0]
   8027c:	684a      	ldr	r2, [r1, #4]
   8027e:	fbb3 f3f2 	udiv	r3, r3, r2
   80282:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80284:	1e5c      	subs	r4, r3, #1
   80286:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8028a:	4294      	cmp	r4, r2
   8028c:	d80a      	bhi.n	802a4 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   8028e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80290:	688b      	ldr	r3, [r1, #8]
   80292:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80294:	f240 2302 	movw	r3, #514	; 0x202
   80298:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   8029c:	2350      	movs	r3, #80	; 0x50
   8029e:	6003      	str	r3, [r0, #0]

	return 0;
   802a0:	2000      	movs	r0, #0
   802a2:	e000      	b.n	802a6 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   802a4:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   802a6:	bc10      	pop	{r4}
   802a8:	4770      	bx	lr
   802aa:	bf00      	nop

000802ac <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   802ac:	6943      	ldr	r3, [r0, #20]
   802ae:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   802b2:	bf1a      	itte	ne
   802b4:	61c1      	strne	r1, [r0, #28]
	return 0;
   802b6:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   802b8:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   802ba:	4770      	bx	lr

000802bc <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   802bc:	6943      	ldr	r3, [r0, #20]
   802be:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   802c2:	bf1d      	ittte	ne
   802c4:	6983      	ldrne	r3, [r0, #24]
   802c6:	700b      	strbne	r3, [r1, #0]
	return 0;
   802c8:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   802ca:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   802cc:	4770      	bx	lr
   802ce:	bf00      	nop

000802d0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   802d0:	6943      	ldr	r3, [r0, #20]
   802d2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   802d6:	bf1d      	ittte	ne
   802d8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   802dc:	61c1      	strne	r1, [r0, #28]
	return 0;
   802de:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   802e0:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   802e2:	4770      	bx	lr

000802e4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   802e4:	6943      	ldr	r3, [r0, #20]
   802e6:	f013 0f01 	tst.w	r3, #1
   802ea:	d005      	beq.n	802f8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   802ec:	6983      	ldr	r3, [r0, #24]
   802ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
   802f2:	600b      	str	r3, [r1, #0]

	return 0;
   802f4:	2000      	movs	r0, #0
   802f6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   802f8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   802fa:	4770      	bx	lr

000802fc <delayInit>:

#include "asf.h"
#include "DelayFunctions.h"

int delayInit(void)		/* Initializes the timer used for delays */
{
   802fc:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC7);	/* power on the peripheral clock for timers */
   802fe:	2022      	movs	r0, #34	; 0x22
   80300:	4b08      	ldr	r3, [pc, #32]	; (80324 <delayInit+0x28>)
   80302:	4798      	blx	r3
	tc_init(TC2,1,0);				/* TC0, channel 0, TCLK1 och capturemode */
   80304:	4c08      	ldr	r4, [pc, #32]	; (80328 <delayInit+0x2c>)
   80306:	2200      	movs	r2, #0
   80308:	2101      	movs	r1, #1
   8030a:	4620      	mov	r0, r4
   8030c:	4b07      	ldr	r3, [pc, #28]	; (8032c <delayInit+0x30>)
   8030e:	4798      	blx	r3
	tc_set_block_mode(TC2,1);
   80310:	2101      	movs	r1, #1
   80312:	4620      	mov	r0, r4
   80314:	4b06      	ldr	r3, [pc, #24]	; (80330 <delayInit+0x34>)
   80316:	4798      	blx	r3
	tc_stop(TC2,1);					/* making sure the timer does not run  */
   80318:	2101      	movs	r1, #1
   8031a:	4620      	mov	r0, r4
   8031c:	4b05      	ldr	r3, [pc, #20]	; (80334 <delayInit+0x38>)
   8031e:	4798      	blx	r3
	return 0;						/* evertyhing is ok, typical response */
}
   80320:	2000      	movs	r0, #0
   80322:	bd10      	pop	{r4, pc}
   80324:	00081f0d 	.word	0x00081f0d
   80328:	40088000 	.word	0x40088000
   8032c:	0008168d 	.word	0x0008168d
   80330:	000816a5 	.word	0x000816a5
   80334:	000816b5 	.word	0x000816b5

00080338 <delayMicroseconds>:


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   80338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8033a:	4604      	mov	r4, r0
	tc_start(TC2,1);
   8033c:	2101      	movs	r1, #1
   8033e:	4809      	ldr	r0, [pc, #36]	; (80364 <delayMicroseconds+0x2c>)
   80340:	4b09      	ldr	r3, [pc, #36]	; (80368 <delayMicroseconds+0x30>)
   80342:	4798      	blx	r3
	while (tc_read_cv(TC2,1) < us*42);
   80344:	232a      	movs	r3, #42	; 0x2a
   80346:	fb03 f404 	mul.w	r4, r3, r4
   8034a:	4f06      	ldr	r7, [pc, #24]	; (80364 <delayMicroseconds+0x2c>)
   8034c:	2601      	movs	r6, #1
   8034e:	4d07      	ldr	r5, [pc, #28]	; (8036c <delayMicroseconds+0x34>)
   80350:	4631      	mov	r1, r6
   80352:	4638      	mov	r0, r7
   80354:	47a8      	blx	r5
   80356:	42a0      	cmp	r0, r4
   80358:	d3fa      	bcc.n	80350 <delayMicroseconds+0x18>
	tc_stop(TC2,1);
   8035a:	2101      	movs	r1, #1
   8035c:	4801      	ldr	r0, [pc, #4]	; (80364 <delayMicroseconds+0x2c>)
   8035e:	4b04      	ldr	r3, [pc, #16]	; (80370 <delayMicroseconds+0x38>)
   80360:	4798      	blx	r3
   80362:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80364:	40088000 	.word	0x40088000
   80368:	000816ad 	.word	0x000816ad
   8036c:	000816bd 	.word	0x000816bd
   80370:	000816b5 	.word	0x000816b5

00080374 <modifyOutPut>:


//Modifierar filtervärdet man har fått ut av filtret baserat på potentiometer
uint32_t modifyOutPut(uint32_t filtervalue,uint32_t analogValue){

	if(analogValue <= 819){
   80374:	f5b1 7f4d 	cmp.w	r1, #820	; 0x334
   80378:	d320      	bcc.n	803bc <modifyOutPut+0x48>
		return 0;
		}else if((analogValue >819)&&(analogValue<=1638)){
   8037a:	f5a1 724d 	sub.w	r2, r1, #820	; 0x334
   8037e:	f240 3332 	movw	r3, #818	; 0x332
   80382:	429a      	cmp	r2, r3
   80384:	d801      	bhi.n	8038a <modifyOutPut+0x16>
		return (filtervalue/4);
   80386:	0880      	lsrs	r0, r0, #2
   80388:	4770      	bx	lr
		}else if((analogValue>1638)&&(analogValue<=2457)){
   8038a:	f2a1 6267 	subw	r2, r1, #1639	; 0x667
   8038e:	f240 3332 	movw	r3, #818	; 0x332
   80392:	429a      	cmp	r2, r3
   80394:	d801      	bhi.n	8039a <modifyOutPut+0x26>
		return (filtervalue/2);
   80396:	0840      	lsrs	r0, r0, #1
   80398:	4770      	bx	lr
		}else if((analogValue>2457)&&(analogValue<3276)){
   8039a:	f6a1 129a 	subw	r2, r1, #2458	; 0x99a
   8039e:	f240 3331 	movw	r3, #817	; 0x331
   803a2:	429a      	cmp	r2, r3
   803a4:	d803      	bhi.n	803ae <modifyOutPut+0x3a>
		return ((filtervalue*3)/4);
   803a6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   803aa:	0880      	lsrs	r0, r0, #2
   803ac:	4770      	bx	lr
		}else if((analogValue>3276)&&(analogValue<4095)){
   803ae:	f6a1 41cd 	subw	r1, r1, #3277	; 0xccd
   803b2:	f240 3331 	movw	r3, #817	; 0x331
   803b6:	4299      	cmp	r1, r3
   803b8:	d901      	bls.n	803be <modifyOutPut+0x4a>
		return filtervalue;
	}
}
   803ba:	4770      	bx	lr

//Modifierar filtervärdet man har fått ut av filtret baserat på potentiometer
uint32_t modifyOutPut(uint32_t filtervalue,uint32_t analogValue){

	if(analogValue <= 819){
		return 0;
   803bc:	2000      	movs	r0, #0
		}else if((analogValue>2457)&&(analogValue<3276)){
		return ((filtervalue*3)/4);
		}else if((analogValue>3276)&&(analogValue<4095)){
		return filtervalue;
	}
}
   803be:	4770      	bx	lr

000803c0 <MovingFilterfrekvens>:

uint32_t MovingFilterfrekvens(uint32_t analogmovingfilter,uint32_t invalue){
   803c0:	b508      	push	{r3, lr}
	if(analogmovingfilter<=683){
   803c2:	f5b0 7f2b 	cmp.w	r0, #684	; 0x2ac
   803c6:	d20a      	bcs.n	803de <MovingFilterfrekvens+0x1e>
		sampelfrekvens = 2100;
   803c8:	f640 0234 	movw	r2, #2100	; 0x834
   803cc:	4b2e      	ldr	r3, [pc, #184]	; (80488 <MovingFilterfrekvens+0xc8>)
   803ce:	601a      	str	r2, [r3, #0]
		numberofband = 49;
   803d0:	2231      	movs	r2, #49	; 0x31
   803d2:	4b2e      	ldr	r3, [pc, #184]	; (8048c <MovingFilterfrekvens+0xcc>)
   803d4:	601a      	str	r2, [r3, #0]
		return movingFilter1(invalue);
   803d6:	4608      	mov	r0, r1
   803d8:	4b2d      	ldr	r3, [pc, #180]	; (80490 <MovingFilterfrekvens+0xd0>)
   803da:	4798      	blx	r3
   803dc:	bd08      	pop	{r3, pc}
	}else if(analogmovingfilter>683 && analogmovingfilter<=1365){
   803de:	f5a0 722b 	sub.w	r2, r0, #684	; 0x2ac
   803e2:	f240 23a9 	movw	r3, #681	; 0x2a9
   803e6:	429a      	cmp	r2, r3
   803e8:	d80a      	bhi.n	80400 <MovingFilterfrekvens+0x40>
		sampelfrekvens = 1050;
   803ea:	f240 421a 	movw	r2, #1050	; 0x41a
   803ee:	4b26      	ldr	r3, [pc, #152]	; (80488 <MovingFilterfrekvens+0xc8>)
   803f0:	601a      	str	r2, [r3, #0]
		numberofband = 49;
   803f2:	2231      	movs	r2, #49	; 0x31
   803f4:	4b25      	ldr	r3, [pc, #148]	; (8048c <MovingFilterfrekvens+0xcc>)
   803f6:	601a      	str	r2, [r3, #0]
		return movingFilter1(invalue);
   803f8:	4608      	mov	r0, r1
   803fa:	4b25      	ldr	r3, [pc, #148]	; (80490 <MovingFilterfrekvens+0xd0>)
   803fc:	4798      	blx	r3
   803fe:	bd08      	pop	{r3, pc}
	}else if(analogmovingfilter>1365 && analogmovingfilter <=2048){
   80400:	f2a0 5256 	subw	r2, r0, #1366	; 0x556
   80404:	f240 23aa 	movw	r3, #682	; 0x2aa
   80408:	429a      	cmp	r2, r3
   8040a:	d80a      	bhi.n	80422 <MovingFilterfrekvens+0x62>
		sampelfrekvens = 2100;
   8040c:	f640 0234 	movw	r2, #2100	; 0x834
   80410:	4b1d      	ldr	r3, [pc, #116]	; (80488 <MovingFilterfrekvens+0xc8>)
   80412:	601a      	str	r2, [r3, #0]
		numberofband = 50;
   80414:	2232      	movs	r2, #50	; 0x32
   80416:	4b1d      	ldr	r3, [pc, #116]	; (8048c <MovingFilterfrekvens+0xcc>)
   80418:	601a      	str	r2, [r3, #0]
		return movingFilter2(invalue);
   8041a:	4608      	mov	r0, r1
   8041c:	4b1d      	ldr	r3, [pc, #116]	; (80494 <MovingFilterfrekvens+0xd4>)
   8041e:	4798      	blx	r3
   80420:	bd08      	pop	{r3, pc}
	}else if(analogmovingfilter>2048 && analogmovingfilter <= 2731){
   80422:	f6a0 0201 	subw	r2, r0, #2049	; 0x801
   80426:	f240 23aa 	movw	r3, #682	; 0x2aa
   8042a:	429a      	cmp	r2, r3
   8042c:	d80a      	bhi.n	80444 <MovingFilterfrekvens+0x84>
		sampelfrekvens = 1050;
   8042e:	f240 421a 	movw	r2, #1050	; 0x41a
   80432:	4b15      	ldr	r3, [pc, #84]	; (80488 <MovingFilterfrekvens+0xc8>)
   80434:	601a      	str	r2, [r3, #0]
		numberofband = 50;
   80436:	2232      	movs	r2, #50	; 0x32
   80438:	4b14      	ldr	r3, [pc, #80]	; (8048c <MovingFilterfrekvens+0xcc>)
   8043a:	601a      	str	r2, [r3, #0]
		return movingFilter2(invalue);
   8043c:	4608      	mov	r0, r1
   8043e:	4b15      	ldr	r3, [pc, #84]	; (80494 <MovingFilterfrekvens+0xd4>)
   80440:	4798      	blx	r3
   80442:	bd08      	pop	{r3, pc}
	}else if(analogmovingfilter>2731 && analogmovingfilter<=3414){
   80444:	f6a0 22ac 	subw	r2, r0, #2732	; 0xaac
   80448:	f240 23aa 	movw	r3, #682	; 0x2aa
   8044c:	429a      	cmp	r2, r3
   8044e:	d80a      	bhi.n	80466 <MovingFilterfrekvens+0xa6>
		 sampelfrekvens = 2100;
   80450:	f640 0234 	movw	r2, #2100	; 0x834
   80454:	4b0c      	ldr	r3, [pc, #48]	; (80488 <MovingFilterfrekvens+0xc8>)
   80456:	601a      	str	r2, [r3, #0]
		 numberofband = 51;
   80458:	2233      	movs	r2, #51	; 0x33
   8045a:	4b0c      	ldr	r3, [pc, #48]	; (8048c <MovingFilterfrekvens+0xcc>)
   8045c:	601a      	str	r2, [r3, #0]
		return movingFilter3(invalue);
   8045e:	4608      	mov	r0, r1
   80460:	4b0d      	ldr	r3, [pc, #52]	; (80498 <MovingFilterfrekvens+0xd8>)
   80462:	4798      	blx	r3
   80464:	bd08      	pop	{r3, pc}
	}else if(analogmovingfilter>3414 && analogmovingfilter<=4095){
   80466:	f6a0 5357 	subw	r3, r0, #3415	; 0xd57
   8046a:	f5b3 7f2a 	cmp.w	r3, #680	; 0x2a8
   8046e:	d80a      	bhi.n	80486 <MovingFilterfrekvens+0xc6>
		sampelfrekvens = 1050;
   80470:	f240 421a 	movw	r2, #1050	; 0x41a
   80474:	4b04      	ldr	r3, [pc, #16]	; (80488 <MovingFilterfrekvens+0xc8>)
   80476:	601a      	str	r2, [r3, #0]
		numberofband = 51;
   80478:	2233      	movs	r2, #51	; 0x33
   8047a:	4b04      	ldr	r3, [pc, #16]	; (8048c <MovingFilterfrekvens+0xcc>)
   8047c:	601a      	str	r2, [r3, #0]
		return movingFilter3(invalue);
   8047e:	4608      	mov	r0, r1
   80480:	4b05      	ldr	r3, [pc, #20]	; (80498 <MovingFilterfrekvens+0xd8>)
   80482:	4798      	blx	r3
   80484:	bd08      	pop	{r3, pc}
	}
}
   80486:	bd08      	pop	{r3, pc}
   80488:	20070cd4 	.word	0x20070cd4
   8048c:	20070cd8 	.word	0x20070cd8
   80490:	00080879 	.word	0x00080879
   80494:	000809d1 	.word	0x000809d1
   80498:	00080b29 	.word	0x00080b29

0008049c <MovingFilterfrekvensBandStop>:

uint32_t MovingFilterfrekvensBandStop(uint32_t analogmovingfilter,uint32_t invalue){
   8049c:	b508      	push	{r3, lr}
	if(analogmovingfilter<=683){
   8049e:	f5b0 7f2b 	cmp.w	r0, #684	; 0x2ac
   804a2:	d20a      	bcs.n	804ba <MovingFilterfrekvensBandStop+0x1e>
		sampelfrekvens = 2100;
   804a4:	f640 0234 	movw	r2, #2100	; 0x834
   804a8:	4b2e      	ldr	r3, [pc, #184]	; (80564 <MovingFilterfrekvensBandStop+0xc8>)
   804aa:	601a      	str	r2, [r3, #0]
		numberofband = 49;
   804ac:	2231      	movs	r2, #49	; 0x31
   804ae:	4b2e      	ldr	r3, [pc, #184]	; (80568 <MovingFilterfrekvensBandStop+0xcc>)
   804b0:	601a      	str	r2, [r3, #0]
		return movingFilterBandStop1(invalue);
   804b2:	4608      	mov	r0, r1
   804b4:	4b2d      	ldr	r3, [pc, #180]	; (8056c <MovingFilterfrekvensBandStop+0xd0>)
   804b6:	4798      	blx	r3
   804b8:	bd08      	pop	{r3, pc}
		}else if(analogmovingfilter>683 && analogmovingfilter<=1365){
   804ba:	f5a0 722b 	sub.w	r2, r0, #684	; 0x2ac
   804be:	f240 23a9 	movw	r3, #681	; 0x2a9
   804c2:	429a      	cmp	r2, r3
   804c4:	d80a      	bhi.n	804dc <MovingFilterfrekvensBandStop+0x40>
		sampelfrekvens = 1050;
   804c6:	f240 421a 	movw	r2, #1050	; 0x41a
   804ca:	4b26      	ldr	r3, [pc, #152]	; (80564 <MovingFilterfrekvensBandStop+0xc8>)
   804cc:	601a      	str	r2, [r3, #0]
		numberofband = 49;
   804ce:	2231      	movs	r2, #49	; 0x31
   804d0:	4b25      	ldr	r3, [pc, #148]	; (80568 <MovingFilterfrekvensBandStop+0xcc>)
   804d2:	601a      	str	r2, [r3, #0]
		return movingFilterBandStop1(invalue);
   804d4:	4608      	mov	r0, r1
   804d6:	4b25      	ldr	r3, [pc, #148]	; (8056c <MovingFilterfrekvensBandStop+0xd0>)
   804d8:	4798      	blx	r3
   804da:	bd08      	pop	{r3, pc}
		}else if(analogmovingfilter>1365 && analogmovingfilter <=2048){
   804dc:	f2a0 5256 	subw	r2, r0, #1366	; 0x556
   804e0:	f240 23aa 	movw	r3, #682	; 0x2aa
   804e4:	429a      	cmp	r2, r3
   804e6:	d80a      	bhi.n	804fe <MovingFilterfrekvensBandStop+0x62>
		sampelfrekvens = 2100;
   804e8:	f640 0234 	movw	r2, #2100	; 0x834
   804ec:	4b1d      	ldr	r3, [pc, #116]	; (80564 <MovingFilterfrekvensBandStop+0xc8>)
   804ee:	601a      	str	r2, [r3, #0]
		numberofband = 50;
   804f0:	2232      	movs	r2, #50	; 0x32
   804f2:	4b1d      	ldr	r3, [pc, #116]	; (80568 <MovingFilterfrekvensBandStop+0xcc>)
   804f4:	601a      	str	r2, [r3, #0]
		return movingFilterBandStop2(invalue);
   804f6:	4608      	mov	r0, r1
   804f8:	4b1d      	ldr	r3, [pc, #116]	; (80570 <MovingFilterfrekvensBandStop+0xd4>)
   804fa:	4798      	blx	r3
   804fc:	bd08      	pop	{r3, pc}
		}else if(analogmovingfilter>2048 && analogmovingfilter <= 2731){
   804fe:	f6a0 0201 	subw	r2, r0, #2049	; 0x801
   80502:	f240 23aa 	movw	r3, #682	; 0x2aa
   80506:	429a      	cmp	r2, r3
   80508:	d80a      	bhi.n	80520 <MovingFilterfrekvensBandStop+0x84>
		sampelfrekvens = 1050;
   8050a:	f240 421a 	movw	r2, #1050	; 0x41a
   8050e:	4b15      	ldr	r3, [pc, #84]	; (80564 <MovingFilterfrekvensBandStop+0xc8>)
   80510:	601a      	str	r2, [r3, #0]
		numberofband = 50;
   80512:	2232      	movs	r2, #50	; 0x32
   80514:	4b14      	ldr	r3, [pc, #80]	; (80568 <MovingFilterfrekvensBandStop+0xcc>)
   80516:	601a      	str	r2, [r3, #0]
		return movingFilterBandStop2(invalue);
   80518:	4608      	mov	r0, r1
   8051a:	4b15      	ldr	r3, [pc, #84]	; (80570 <MovingFilterfrekvensBandStop+0xd4>)
   8051c:	4798      	blx	r3
   8051e:	bd08      	pop	{r3, pc}
		}else if(analogmovingfilter>2731 && analogmovingfilter<=3414){
   80520:	f6a0 22ac 	subw	r2, r0, #2732	; 0xaac
   80524:	f240 23aa 	movw	r3, #682	; 0x2aa
   80528:	429a      	cmp	r2, r3
   8052a:	d80a      	bhi.n	80542 <MovingFilterfrekvensBandStop+0xa6>
		sampelfrekvens = 2100;
   8052c:	f640 0234 	movw	r2, #2100	; 0x834
   80530:	4b0c      	ldr	r3, [pc, #48]	; (80564 <MovingFilterfrekvensBandStop+0xc8>)
   80532:	601a      	str	r2, [r3, #0]
		numberofband = 51;
   80534:	2233      	movs	r2, #51	; 0x33
   80536:	4b0c      	ldr	r3, [pc, #48]	; (80568 <MovingFilterfrekvensBandStop+0xcc>)
   80538:	601a      	str	r2, [r3, #0]
		return movingFilterBandStop3(invalue);
   8053a:	4608      	mov	r0, r1
   8053c:	4b0d      	ldr	r3, [pc, #52]	; (80574 <MovingFilterfrekvensBandStop+0xd8>)
   8053e:	4798      	blx	r3
   80540:	bd08      	pop	{r3, pc}
		}else if(analogmovingfilter>3414 && analogmovingfilter<=4095){
   80542:	f6a0 5357 	subw	r3, r0, #3415	; 0xd57
   80546:	f5b3 7f2a 	cmp.w	r3, #680	; 0x2a8
   8054a:	d80a      	bhi.n	80562 <MovingFilterfrekvensBandStop+0xc6>
		sampelfrekvens = 1050;
   8054c:	f240 421a 	movw	r2, #1050	; 0x41a
   80550:	4b04      	ldr	r3, [pc, #16]	; (80564 <MovingFilterfrekvensBandStop+0xc8>)
   80552:	601a      	str	r2, [r3, #0]
		numberofband = 51;
   80554:	2233      	movs	r2, #51	; 0x33
   80556:	4b04      	ldr	r3, [pc, #16]	; (80568 <MovingFilterfrekvensBandStop+0xcc>)
   80558:	601a      	str	r2, [r3, #0]
		return movingFilterBandStop3(invalue);
   8055a:	4608      	mov	r0, r1
   8055c:	4b05      	ldr	r3, [pc, #20]	; (80574 <MovingFilterfrekvensBandStop+0xd8>)
   8055e:	4798      	blx	r3
   80560:	bd08      	pop	{r3, pc}
	}
   80562:	bd08      	pop	{r3, pc}
   80564:	20070cd4 	.word	0x20070cd4
   80568:	20070cd8 	.word	0x20070cd8
   8056c:	00080c89 	.word	0x00080c89
   80570:	00081211 	.word	0x00081211
   80574:	00081379 	.word	0x00081379

00080578 <TC0_Handler>:
extern numberofband;
/**
*  Hanterar interruptet som då utför filtret
*/
void TC0_Handler(void)
{
   80578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8057c:	b082      	sub	sp, #8
	uint32_t out0,out1,out2,out3,outmovingfilter,outmovingfilterbandstop;
	uint32_t analogpin0,analogpin1,analogpin2,analogpin3;
	uint32_t temp1, temp2;

	
	ul_dummy = tc_get_status(TC0, 0);
   8057e:	2100      	movs	r1, #0
   80580:	4854      	ldr	r0, [pc, #336]	; (806d4 <TC0_Handler+0x15c>)
   80582:	4b55      	ldr	r3, [pc, #340]	; (806d8 <TC0_Handler+0x160>)
   80584:	4798      	blx	r3
   80586:	9001      	str	r0, [sp, #4]

	
	UNUSED(ul_dummy);
   80588:	9b01      	ldr	r3, [sp, #4]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8058a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   8058e:	4b53      	ldr	r3, [pc, #332]	; (806dc <TC0_Handler+0x164>)
   80590:	631a      	str	r2, [r3, #48]	; 0x30
	
	ioport_set_pin_level(CHECK_PIN,HIGH);		// Sätter pin 22 hög
	adc_start(ADC);								// Startar ADC
   80592:	4853      	ldr	r0, [pc, #332]	; (806e0 <TC0_Handler+0x168>)
   80594:	4b53      	ldr	r3, [pc, #332]	; (806e4 <TC0_Handler+0x16c>)
   80596:	4798      	blx	r3
	while((adc_get_status(ADC) & 0x1<<24)==0);  // väntar till DRDY blir hög
   80598:	4d51      	ldr	r5, [pc, #324]	; (806e0 <TC0_Handler+0x168>)
   8059a:	4c53      	ldr	r4, [pc, #332]	; (806e8 <TC0_Handler+0x170>)
   8059c:	4628      	mov	r0, r5
   8059e:	47a0      	blx	r4
   805a0:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   805a4:	d0fa      	beq.n	8059c <TC0_Handler+0x24>

	invalue=adc_get_channel_value(ADC,ADC_CHANNEL_10);			// Läser av värdet på analogpin8 som är själva ljud signalen
   805a6:	210a      	movs	r1, #10
   805a8:	484d      	ldr	r0, [pc, #308]	; (806e0 <TC0_Handler+0x168>)
   805aa:	4b50      	ldr	r3, [pc, #320]	; (806ec <TC0_Handler+0x174>)
   805ac:	4798      	blx	r3
   805ae:	4604      	mov	r4, r0
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   805b0:	4b4a      	ldr	r3, [pc, #296]	; (806dc <TC0_Handler+0x164>)
   805b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c

	if((ioport_get_pin_level(pin20)==1) && (ioport_get_pin_level(pin21)==1)){
   805b4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   805b8:	d042      	beq.n	80640 <TC0_Handler+0xc8>
   805ba:	4b48      	ldr	r3, [pc, #288]	; (806dc <TC0_Handler+0x164>)
   805bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   805be:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   805c2:	d03d      	beq.n	80640 <TC0_Handler+0xc8>
			sampelfrekvens = 2100;
   805c4:	f640 0234 	movw	r2, #2100	; 0x834
   805c8:	4b49      	ldr	r3, [pc, #292]	; (806f0 <TC0_Handler+0x178>)
   805ca:	601a      	str	r2, [r3, #0]
			tc_write_rc(TC0, 0, sampelfrekvens);
   805cc:	2100      	movs	r1, #0
   805ce:	4841      	ldr	r0, [pc, #260]	; (806d4 <TC0_Handler+0x15c>)
   805d0:	4b48      	ldr	r3, [pc, #288]	; (806f4 <TC0_Handler+0x17c>)
   805d2:	4798      	blx	r3
			//Filter 500-1000 Hz
			out0 = 0;
			out0 = fiveHToOneKhz(invalue);
   805d4:	4620      	mov	r0, r4
   805d6:	4b48      	ldr	r3, [pc, #288]	; (806f8 <TC0_Handler+0x180>)
   805d8:	4798      	blx	r3
   805da:	4605      	mov	r5, r0
			analogpin0 = adc_get_channel_value(ADC,ADC_CHANNEL_6);
   805dc:	f8df 8100 	ldr.w	r8, [pc, #256]	; 806e0 <TC0_Handler+0x168>
   805e0:	2106      	movs	r1, #6
   805e2:	4640      	mov	r0, r8
   805e4:	4f41      	ldr	r7, [pc, #260]	; (806ec <TC0_Handler+0x174>)
   805e6:	47b8      	blx	r7
			out0 = modifyOutPut(out0,analogpin0);
   805e8:	4601      	mov	r1, r0
   805ea:	4628      	mov	r0, r5
   805ec:	4e43      	ldr	r6, [pc, #268]	; (806fc <TC0_Handler+0x184>)
   805ee:	47b0      	blx	r6
   805f0:	4682      	mov	sl, r0
			//Filter 1000-2000 Hz
			out1 = 0;
			out1 = oneKTo2KHz(invalue);
   805f2:	4620      	mov	r0, r4
   805f4:	4b42      	ldr	r3, [pc, #264]	; (80700 <TC0_Handler+0x188>)
   805f6:	4798      	blx	r3
   805f8:	4605      	mov	r5, r0
			analogpin1 = adc_get_channel_value(ADC,ADC_CHANNEL_5);
   805fa:	2105      	movs	r1, #5
   805fc:	4640      	mov	r0, r8
   805fe:	47b8      	blx	r7
			out1 = modifyOutPut(out1,analogpin1);
   80600:	4601      	mov	r1, r0
   80602:	4628      	mov	r0, r5
   80604:	47b0      	blx	r6
   80606:	4605      	mov	r5, r0
			//Filter 2000-4000 Hz
			out2 = 0;
			out2 = twokToFourKHz(invalue);
   80608:	4620      	mov	r0, r4
   8060a:	4b3e      	ldr	r3, [pc, #248]	; (80704 <TC0_Handler+0x18c>)
   8060c:	4798      	blx	r3
   8060e:	4681      	mov	r9, r0
			analogpin2 = adc_get_channel_value(ADC,ADC_CHANNEL_4);
   80610:	2104      	movs	r1, #4
   80612:	4640      	mov	r0, r8
   80614:	47b8      	blx	r7
			out2 = modifyOutPut(out2,analogpin2);
   80616:	4601      	mov	r1, r0
   80618:	4648      	mov	r0, r9
   8061a:	47b0      	blx	r6
   8061c:	4681      	mov	r9, r0
			//Filter 4000-8000 Hz
			out3 = 0;
			out3 = fourKTo8Khz(invalue);
   8061e:	4620      	mov	r0, r4
   80620:	4b39      	ldr	r3, [pc, #228]	; (80708 <TC0_Handler+0x190>)
   80622:	4798      	blx	r3
   80624:	4604      	mov	r4, r0
			analogpin3 = adc_get_channel_value(ADC,ADC_CHANNEL_3);
   80626:	2103      	movs	r1, #3
   80628:	4640      	mov	r0, r8
   8062a:	47b8      	blx	r7
			out3 = modifyOutPut(out3,analogpin3);
   8062c:	4601      	mov	r1, r0
   8062e:	4620      	mov	r0, r4
   80630:	47b0      	blx	r6
			//OUTPUT
			outvalue = (out0+out1+out2+out3)+2048;	///lägger till filter på outvalue som skickas till DAC. 2048 lägger till offset!! på ~1.4 V
   80632:	eb0a 0305 	add.w	r3, sl, r5
   80636:	f503 6300 	add.w	r3, r3, #2048	; 0x800
   8063a:	444b      	add	r3, r9
   8063c:	181e      	adds	r6, r3, r0
   8063e:	e03d      	b.n	806bc <TC0_Handler+0x144>
   80640:	4b26      	ldr	r3, [pc, #152]	; (806dc <TC0_Handler+0x164>)
   80642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		}else if((ioport_get_pin_level(pin20)== 1 ) && (ioport_get_pin_level(pin21)==0)){
   80644:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   80648:	d015      	beq.n	80676 <TC0_Handler+0xfe>
   8064a:	4b24      	ldr	r3, [pc, #144]	; (806dc <TC0_Handler+0x164>)
   8064c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   8064e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   80652:	d110      	bne.n	80676 <TC0_Handler+0xfe>
			analogpin0 = adc_get_channel_value(ADC,ADC_CHANNEL_6);
   80654:	2106      	movs	r1, #6
   80656:	4822      	ldr	r0, [pc, #136]	; (806e0 <TC0_Handler+0x168>)
   80658:	4b24      	ldr	r3, [pc, #144]	; (806ec <TC0_Handler+0x174>)
   8065a:	4798      	blx	r3
			outmovingfilter = MovingFilterfrekvens(analogpin0,invalue);
   8065c:	4621      	mov	r1, r4
   8065e:	4b2b      	ldr	r3, [pc, #172]	; (8070c <TC0_Handler+0x194>)
   80660:	4798      	blx	r3
   80662:	4606      	mov	r6, r0
			tc_write_rc(TC0, 0, sampelfrekvens);
   80664:	4b22      	ldr	r3, [pc, #136]	; (806f0 <TC0_Handler+0x178>)
   80666:	681a      	ldr	r2, [r3, #0]
   80668:	2100      	movs	r1, #0
   8066a:	481a      	ldr	r0, [pc, #104]	; (806d4 <TC0_Handler+0x15c>)
   8066c:	4b21      	ldr	r3, [pc, #132]	; (806f4 <TC0_Handler+0x17c>)
   8066e:	4798      	blx	r3
			outvalue = (outmovingfilter)+2048;
   80670:	f506 6600 	add.w	r6, r6, #2048	; 0x800
   80674:	e022      	b.n	806bc <TC0_Handler+0x144>
   80676:	4b19      	ldr	r3, [pc, #100]	; (806dc <TC0_Handler+0x164>)
   80678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		
		}else if((ioport_get_pin_level(pin20)==0) && (ioport_get_pin_level(pin21)==1)){
   8067a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   8067e:	d115      	bne.n	806ac <TC0_Handler+0x134>
   80680:	4b16      	ldr	r3, [pc, #88]	; (806dc <TC0_Handler+0x164>)
   80682:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80684:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   80688:	d010      	beq.n	806ac <TC0_Handler+0x134>
			analogpin0 = adc_get_channel_value(ADC,ADC_CHANNEL_6);
   8068a:	2106      	movs	r1, #6
   8068c:	4814      	ldr	r0, [pc, #80]	; (806e0 <TC0_Handler+0x168>)
   8068e:	4b17      	ldr	r3, [pc, #92]	; (806ec <TC0_Handler+0x174>)
   80690:	4798      	blx	r3
			outmovingfilterbandstop = MovingFilterfrekvensBandStop(analogpin0,invalue);
   80692:	4621      	mov	r1, r4
   80694:	4b1e      	ldr	r3, [pc, #120]	; (80710 <TC0_Handler+0x198>)
   80696:	4798      	blx	r3
   80698:	4606      	mov	r6, r0
			tc_write_rc(TC0, 0, sampelfrekvens);
   8069a:	4b15      	ldr	r3, [pc, #84]	; (806f0 <TC0_Handler+0x178>)
   8069c:	681a      	ldr	r2, [r3, #0]
   8069e:	2100      	movs	r1, #0
   806a0:	480c      	ldr	r0, [pc, #48]	; (806d4 <TC0_Handler+0x15c>)
   806a2:	4b14      	ldr	r3, [pc, #80]	; (806f4 <TC0_Handler+0x17c>)
   806a4:	4798      	blx	r3
			outvalue = (outmovingfilterbandstop)+2048;
   806a6:	f506 6600 	add.w	r6, r6, #2048	; 0x800
   806aa:	e007      	b.n	806bc <TC0_Handler+0x144>
   806ac:	4b0b      	ldr	r3, [pc, #44]	; (806dc <TC0_Handler+0x164>)
   806ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
		}else if((ioport_get_pin_level(pin20)== 0) && (ioport_get_pin_level(pin21)==0)) {
   806b0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   806b4:	d102      	bne.n	806bc <TC0_Handler+0x144>
   806b6:	4b09      	ldr	r3, [pc, #36]	; (806dc <TC0_Handler+0x164>)
   806b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			outvalue = 0;
   806ba:	2600      	movs	r6, #0
		}	

	dacc_write_conversion_data(DACC,outvalue);	// Skickar ut värdet på DAC
   806bc:	4631      	mov	r1, r6
   806be:	4815      	ldr	r0, [pc, #84]	; (80714 <TC0_Handler+0x19c>)
   806c0:	4b15      	ldr	r3, [pc, #84]	; (80718 <TC0_Handler+0x1a0>)
   806c2:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   806c4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   806c8:	4b04      	ldr	r3, [pc, #16]	; (806dc <TC0_Handler+0x164>)
   806ca:	635a      	str	r2, [r3, #52]	; 0x34
	
	ioport_set_pin_level(CHECK_PIN,LOW);		// Sätter pin22 låg
	
}
   806cc:	b002      	add	sp, #8
   806ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   806d2:	bf00      	nop
   806d4:	40080000 	.word	0x40080000
   806d8:	000816d5 	.word	0x000816d5
   806dc:	400e1000 	.word	0x400e1000
   806e0:	400c0000 	.word	0x400c0000
   806e4:	0008024d 	.word	0x0008024d
   806e8:	00080271 	.word	0x00080271
   806ec:	00080261 	.word	0x00080261
   806f0:	20070cd4 	.word	0x20070cd4
   806f4:	000816c5 	.word	0x000816c5
   806f8:	00080df1 	.word	0x00080df1
   806fc:	00080375 	.word	0x00080375
   80700:	000810b1 	.word	0x000810b1
   80704:	00080721 	.word	0x00080721
   80708:	00080f51 	.word	0x00080f51
   8070c:	000803c1 	.word	0x000803c1
   80710:	0008049d 	.word	0x0008049d
   80714:	400c8000 	.word	0x400c8000
   80718:	0008162d 	.word	0x0008162d
   8071c:	00000000 	.word	0x00000000

00080720 <twokToFourKHz>:


/*-------------------------------------------------*/

//2000-4000 Hz
uint32_t twokToFourKHz(uint32_t invalue){
   80720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   80724:	4b44      	ldr	r3, [pc, #272]	; (80838 <twokToFourKHz+0x118>)
   80726:	689a      	ldr	r2, [r3, #8]
   80728:	60da      	str	r2, [r3, #12]
   8072a:	6859      	ldr	r1, [r3, #4]
   8072c:	6099      	str	r1, [r3, #8]
   8072e:	681a      	ldr	r2, [r3, #0]
   80730:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   80732:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   80734:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80738:	4c40      	ldr	r4, [pc, #256]	; (8083c <twokToFourKHz+0x11c>)
   8073a:	6862      	ldr	r2, [r4, #4]
   8073c:	68a5      	ldr	r5, [r4, #8]
	}

	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   8073e:	60e5      	str	r5, [r4, #12]
   80740:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   80742:	4f3f      	ldr	r7, [pc, #252]	; (80840 <twokToFourKHz+0x120>)
   80744:	fb07 f101 	mul.w	r1, r7, r1
   80748:	fb08 1000 	mla	r0, r8, r0, r1
   8074c:	4e3d      	ldr	r6, [pc, #244]	; (80844 <twokToFourKHz+0x124>)
   8074e:	fb86 1300 	smull	r1, r3, r6, r0
   80752:	17c0      	asrs	r0, r0, #31
   80754:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80758:	4b3b      	ldr	r3, [pc, #236]	; (80848 <twokToFourKHz+0x128>)
   8075a:	fb03 f305 	mul.w	r3, r3, r5
   8075e:	f240 5189 	movw	r1, #1417	; 0x589
   80762:	fb01 3302 	mla	r3, r1, r2, r3
   80766:	fb86 1203 	smull	r1, r2, r6, r3
   8076a:	17db      	asrs	r3, r3, #31
   8076c:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80770:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 80870 <twokToFourKHz+0x150>
   80774:	4418      	add	r0, r3
   80776:	47c8      	blx	r9
   80778:	4d34      	ldr	r5, [pc, #208]	; (8084c <twokToFourKHz+0x12c>)
   8077a:	47a8      	blx	r5
   8077c:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   8077e:	4b34      	ldr	r3, [pc, #208]	; (80850 <twokToFourKHz+0x130>)
   80780:	689a      	ldr	r2, [r3, #8]
   80782:	60da      	str	r2, [r3, #12]
   80784:	6859      	ldr	r1, [r3, #4]
   80786:	6099      	str	r1, [r3, #8]
   80788:	681a      	ldr	r2, [r3, #0]
   8078a:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   8078c:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   8078e:	4c31      	ldr	r4, [pc, #196]	; (80854 <twokToFourKHz+0x134>)
   80790:	6862      	ldr	r2, [r4, #4]
   80792:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   80794:	60e3      	str	r3, [r4, #12]
   80796:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   80798:	fb07 f101 	mul.w	r1, r7, r1
   8079c:	fb08 1000 	mla	r0, r8, r0, r1
   807a0:	fb86 e100 	smull	lr, r1, r6, r0
   807a4:	17c0      	asrs	r0, r0, #31
   807a6:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   807aa:	492b      	ldr	r1, [pc, #172]	; (80858 <twokToFourKHz+0x138>)
   807ac:	fb01 f303 	mul.w	r3, r1, r3
   807b0:	f240 214e 	movw	r1, #590	; 0x24e
   807b4:	fb01 3302 	mla	r3, r1, r2, r3
   807b8:	fb86 1203 	smull	r1, r2, r6, r3
   807bc:	17db      	asrs	r3, r3, #31
   807be:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   807c2:	4418      	add	r0, r3
   807c4:	47c8      	blx	r9
   807c6:	47a8      	blx	r5
   807c8:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   807ca:	4b24      	ldr	r3, [pc, #144]	; (8085c <twokToFourKHz+0x13c>)
   807cc:	689a      	ldr	r2, [r3, #8]
   807ce:	60da      	str	r2, [r3, #12]
   807d0:	f8d3 e004 	ldr.w	lr, [r3, #4]
   807d4:	f8c3 e008 	str.w	lr, [r3, #8]
   807d8:	681a      	ldr	r2, [r3, #0]
   807da:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   807dc:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   807de:	4c20      	ldr	r4, [pc, #128]	; (80860 <twokToFourKHz+0x140>)
   807e0:	6862      	ldr	r2, [r4, #4]
   807e2:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   807e4:	60e1      	str	r1, [r4, #12]
   807e6:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.04);//0.09	*0.25
	ysection3[1] = totsumsection3;
   807e8:	fb07 f70e 	mul.w	r7, r7, lr
   807ec:	fb08 7000 	mla	r0, r8, r0, r7
   807f0:	fb86 7300 	smull	r7, r3, r6, r0
   807f4:	17c0      	asrs	r0, r0, #31
   807f6:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   807fa:	f46f 73fe 	mvn.w	r3, #508	; 0x1fc
   807fe:	fb03 f301 	mul.w	r3, r3, r1
   80802:	f44f 7169 	mov.w	r1, #932	; 0x3a4
   80806:	fb01 3302 	mla	r3, r1, r2, r3
   8080a:	fb86 2603 	smull	r2, r6, r6, r3
   8080e:	17db      	asrs	r3, r3, #31
   80810:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   80814:	4418      	add	r0, r3
   80816:	4b13      	ldr	r3, [pc, #76]	; (80864 <twokToFourKHz+0x144>)
   80818:	4798      	blx	r3
   8081a:	a305      	add	r3, pc, #20	; (adr r3, 80830 <twokToFourKHz+0x110>)
   8081c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80820:	4e11      	ldr	r6, [pc, #68]	; (80868 <twokToFourKHz+0x148>)
   80822:	47b0      	blx	r6
   80824:	4b11      	ldr	r3, [pc, #68]	; (8086c <twokToFourKHz+0x14c>)
   80826:	4798      	blx	r3
   80828:	47a8      	blx	r5
   8082a:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   8082c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80830:	47ae147b 	.word	0x47ae147b
   80834:	3fa47ae1 	.word	0x3fa47ae1
   80838:	20070860 	.word	0x20070860
   8083c:	20070890 	.word	0x20070890
   80840:	fffffc18 	.word	0xfffffc18
   80844:	10624dd3 	.word	0x10624dd3
   80848:	fffffcec 	.word	0xfffffcec
   8084c:	00082c3d 	.word	0x00082c3d
   80850:	20070870 	.word	0x20070870
   80854:	200708a0 	.word	0x200708a0
   80858:	fffffd4c 	.word	0xfffffd4c
   8085c:	20070880 	.word	0x20070880
   80860:	200708b0 	.word	0x200708b0
   80864:	00082491 	.word	0x00082491
   80868:	0008255d 	.word	0x0008255d
   8086c:	00082981 	.word	0x00082981
   80870:	00082b95 	.word	0x00082b95
   80874:	00000000 	.word	0x00000000

00080878 <movingFilter1>:

}; //koefficienterna * 1000

/*-------------------------------------------------*/

uint32_t movingFilter1(uint32_t invalue){
   80878:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   8087c:	4b44      	ldr	r3, [pc, #272]	; (80990 <movingFilter1+0x118>)
   8087e:	689a      	ldr	r2, [r3, #8]
   80880:	60da      	str	r2, [r3, #12]
   80882:	6859      	ldr	r1, [r3, #4]
   80884:	6099      	str	r1, [r3, #8]
   80886:	681a      	ldr	r2, [r3, #0]
   80888:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   8088a:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   8088c:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80890:	4c40      	ldr	r4, [pc, #256]	; (80994 <movingFilter1+0x11c>)
   80892:	6862      	ldr	r2, [r4, #4]
   80894:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   80896:	60e3      	str	r3, [r4, #12]
   80898:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   8089a:	4f3f      	ldr	r7, [pc, #252]	; (80998 <movingFilter1+0x120>)
   8089c:	fb07 f101 	mul.w	r1, r7, r1
   808a0:	fb08 1000 	mla	r0, r8, r0, r1
   808a4:	4e3d      	ldr	r6, [pc, #244]	; (8099c <movingFilter1+0x124>)
   808a6:	fb86 5100 	smull	r5, r1, r6, r0
   808aa:	17c0      	asrs	r0, r0, #31
   808ac:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   808b0:	eba3 1303 	sub.w	r3, r3, r3, lsl #4
   808b4:	019b      	lsls	r3, r3, #6
   808b6:	f240 7199 	movw	r1, #1945	; 0x799
   808ba:	fb01 3302 	mla	r3, r1, r2, r3
   808be:	fb86 1203 	smull	r1, r2, r6, r3
   808c2:	17db      	asrs	r3, r3, #31
   808c4:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   808c8:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 809c8 <movingFilter1+0x150>
   808cc:	4418      	add	r0, r3
   808ce:	47c8      	blx	r9
   808d0:	4d33      	ldr	r5, [pc, #204]	; (809a0 <movingFilter1+0x128>)
   808d2:	47a8      	blx	r5
   808d4:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   808d6:	4b33      	ldr	r3, [pc, #204]	; (809a4 <movingFilter1+0x12c>)
   808d8:	689a      	ldr	r2, [r3, #8]
   808da:	60da      	str	r2, [r3, #12]
   808dc:	6859      	ldr	r1, [r3, #4]
   808de:	6099      	str	r1, [r3, #8]
   808e0:	681a      	ldr	r2, [r3, #0]
   808e2:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   808e4:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   808e6:	4c30      	ldr	r4, [pc, #192]	; (809a8 <movingFilter1+0x130>)
   808e8:	6862      	ldr	r2, [r4, #4]
   808ea:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   808ec:	60e3      	str	r3, [r4, #12]
   808ee:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   808f0:	fb07 f101 	mul.w	r1, r7, r1
   808f4:	fb08 1000 	mla	r0, r8, r0, r1
   808f8:	fb86 e100 	smull	lr, r1, r6, r0
   808fc:	17c0      	asrs	r0, r0, #31
   808fe:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   80902:	492a      	ldr	r1, [pc, #168]	; (809ac <movingFilter1+0x134>)
   80904:	fb01 f303 	mul.w	r3, r1, r3
   80908:	f240 71b5 	movw	r1, #1973	; 0x7b5
   8090c:	fb01 3302 	mla	r3, r1, r2, r3
   80910:	fb86 1203 	smull	r1, r2, r6, r3
   80914:	17db      	asrs	r3, r3, #31
   80916:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   8091a:	4418      	add	r0, r3
   8091c:	47c8      	blx	r9
   8091e:	47a8      	blx	r5
   80920:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   80922:	4b23      	ldr	r3, [pc, #140]	; (809b0 <movingFilter1+0x138>)
   80924:	689a      	ldr	r2, [r3, #8]
   80926:	60da      	str	r2, [r3, #12]
   80928:	f8d3 e004 	ldr.w	lr, [r3, #4]
   8092c:	f8c3 e008 	str.w	lr, [r3, #8]
   80930:	681a      	ldr	r2, [r3, #0]
   80932:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   80934:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   80936:	4c1f      	ldr	r4, [pc, #124]	; (809b4 <movingFilter1+0x13c>)
   80938:	6862      	ldr	r2, [r4, #4]
   8093a:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   8093c:	60e1      	str	r1, [r4, #12]
   8093e:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.004);
	ysection3[1] = totsumsection3;
   80940:	fb07 f70e 	mul.w	r7, r7, lr
   80944:	fb08 7000 	mla	r0, r8, r0, r7
   80948:	fb86 7300 	smull	r7, r3, r6, r0
   8094c:	17c0      	asrs	r0, r0, #31
   8094e:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80952:	4b19      	ldr	r3, [pc, #100]	; (809b8 <movingFilter1+0x140>)
   80954:	fb03 f301 	mul.w	r3, r3, r1
   80958:	f240 718b 	movw	r1, #1931	; 0x78b
   8095c:	fb01 3302 	mla	r3, r1, r2, r3
   80960:	fb86 2603 	smull	r2, r6, r6, r3
   80964:	17db      	asrs	r3, r3, #31
   80966:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   8096a:	4418      	add	r0, r3
   8096c:	4b13      	ldr	r3, [pc, #76]	; (809bc <movingFilter1+0x144>)
   8096e:	4798      	blx	r3
   80970:	a305      	add	r3, pc, #20	; (adr r3, 80988 <movingFilter1+0x110>)
   80972:	e9d3 2300 	ldrd	r2, r3, [r3]
   80976:	4e12      	ldr	r6, [pc, #72]	; (809c0 <movingFilter1+0x148>)
   80978:	47b0      	blx	r6
   8097a:	4b12      	ldr	r3, [pc, #72]	; (809c4 <movingFilter1+0x14c>)
   8097c:	4798      	blx	r3
   8097e:	47a8      	blx	r5
   80980:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;

   80982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80986:	bf00      	nop
   80988:	d2f1a9fc 	.word	0xd2f1a9fc
   8098c:	3f70624d 	.word	0x3f70624d
   80990:	200708c0 	.word	0x200708c0
   80994:	200708f0 	.word	0x200708f0
   80998:	fffffc18 	.word	0xfffffc18
   8099c:	10624dd3 	.word	0x10624dd3
   809a0:	00082c3d 	.word	0x00082c3d
   809a4:	200708d0 	.word	0x200708d0
   809a8:	20070900 	.word	0x20070900
   809ac:	fffffc2e 	.word	0xfffffc2e
   809b0:	200708e0 	.word	0x200708e0
   809b4:	20070910 	.word	0x20070910
   809b8:	fffffc55 	.word	0xfffffc55
   809bc:	00082491 	.word	0x00082491
   809c0:	0008255d 	.word	0x0008255d
   809c4:	00082981 	.word	0x00082981
   809c8:	00082b95 	.word	0x00082b95
   809cc:	00000000 	.word	0x00000000

000809d0 <movingFilter2>:

 }; //koefficienterna * 1000

 /*-------------------------------------------------*/

 uint32_t movingFilter2(uint32_t invalue){
   809d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 int32_t outvaluesection1, outvaluesection2,outvaluesection3;
 
 //SECTION 1
 int i;
 for(i =M; i>0; i--){
 xbuffsection1[i]=xbuffsection1[i-1];
   809d4:	4b44      	ldr	r3, [pc, #272]	; (80ae8 <movingFilter2+0x118>)
   809d6:	689a      	ldr	r2, [r3, #8]
   809d8:	60da      	str	r2, [r3, #12]
   809da:	6859      	ldr	r1, [r3, #4]
   809dc:	6099      	str	r1, [r3, #8]
   809de:	681a      	ldr	r2, [r3, #0]
   809e0:	605a      	str	r2, [r3, #4]
 }
 xbuffsection1[0]=(int)invalue;
   809e2:	6018      	str	r0, [r3, #0]
 
 int j;
 for( j =0; j<=M;j++){
 sum1 += ((xbuffsection1[j]*bsection1[j]));
   809e4:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 }
 for(  j=1; j<=N;j++){
 sumy1 += ((ysection1[j]*asection1[j]));
   809e8:	4c40      	ldr	r4, [pc, #256]	; (80aec <movingFilter2+0x11c>)
   809ea:	6862      	ldr	r2, [r4, #4]
   809ec:	68a5      	ldr	r5, [r4, #8]
 }
 
 for(i = N; i>1;i--){
 ysection1[i]=ysection1[i-1];
   809ee:	60e5      	str	r5, [r4, #12]
   809f0:	60a2      	str	r2, [r4, #8]
 }

 totsumsection1= (((sum1/1000)+(sumy1/1000)));
 ysection1[1] = totsumsection1;
   809f2:	4f3f      	ldr	r7, [pc, #252]	; (80af0 <movingFilter2+0x120>)
   809f4:	fb07 f101 	mul.w	r1, r7, r1
   809f8:	fb08 1000 	mla	r0, r8, r0, r1
   809fc:	4e3d      	ldr	r6, [pc, #244]	; (80af4 <movingFilter2+0x124>)
   809fe:	fb86 1300 	smull	r1, r3, r6, r0
   80a02:	17c0      	asrs	r0, r0, #31
   80a04:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80a08:	4b3b      	ldr	r3, [pc, #236]	; (80af8 <movingFilter2+0x128>)
   80a0a:	fb03 f305 	mul.w	r3, r3, r5
   80a0e:	f240 6167 	movw	r1, #1639	; 0x667
   80a12:	fb01 3302 	mla	r3, r1, r2, r3
   80a16:	fb86 1203 	smull	r1, r2, r6, r3
   80a1a:	17db      	asrs	r3, r3, #31
   80a1c:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80a20:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80b24 <movingFilter2+0x154>
   80a24:	4418      	add	r0, r3
   80a26:	47c8      	blx	r9
   80a28:	4d34      	ldr	r5, [pc, #208]	; (80afc <movingFilter2+0x12c>)
   80a2a:	47a8      	blx	r5
   80a2c:	6060      	str	r0, [r4, #4]
 outvaluesection1 = totsumsection1;
 //SECTION 2
 int l;
 for(l =M; l>0; l--){
 xbuffsection2[l]=xbuffsection2[l-1];
   80a2e:	4b34      	ldr	r3, [pc, #208]	; (80b00 <movingFilter2+0x130>)
   80a30:	689a      	ldr	r2, [r3, #8]
   80a32:	60da      	str	r2, [r3, #12]
   80a34:	6859      	ldr	r1, [r3, #4]
   80a36:	6099      	str	r1, [r3, #8]
   80a38:	681a      	ldr	r2, [r3, #0]
   80a3a:	605a      	str	r2, [r3, #4]
 }
 xbuffsection2[0]=(int)outvaluesection1;
   80a3c:	6018      	str	r0, [r3, #0]
 int m;
 for( m =0; m<=M;m++){
 sum2 += ((xbuffsection2[m]*bsection2[m]));
 }
 for(  m=1; m<=N;m++){
 sumy2 += ((ysection2[m]*asection2[m]));
   80a3e:	4c31      	ldr	r4, [pc, #196]	; (80b04 <movingFilter2+0x134>)
   80a40:	6862      	ldr	r2, [r4, #4]
   80a42:	68a3      	ldr	r3, [r4, #8]
 }
 
 for(l = N; l>1;l--){
 ysection2[l]=ysection2[l-1];
   80a44:	60e3      	str	r3, [r4, #12]
   80a46:	60a2      	str	r2, [r4, #8]
 }
 totsumsection2= (((sum2/1000)+(sumy2/1000)));
 ysection2[1] = totsumsection2;
   80a48:	fb07 f101 	mul.w	r1, r7, r1
   80a4c:	fb08 1000 	mla	r0, r8, r0, r1
   80a50:	fb86 e100 	smull	lr, r1, r6, r0
   80a54:	17c0      	asrs	r0, r0, #31
   80a56:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   80a5a:	492b      	ldr	r1, [pc, #172]	; (80b08 <movingFilter2+0x138>)
   80a5c:	fb01 f303 	mul.w	r3, r1, r3
   80a60:	f240 7139 	movw	r1, #1849	; 0x739
   80a64:	fb01 3302 	mla	r3, r1, r2, r3
   80a68:	fb86 1203 	smull	r1, r2, r6, r3
   80a6c:	17db      	asrs	r3, r3, #31
   80a6e:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80a72:	4418      	add	r0, r3
   80a74:	47c8      	blx	r9
   80a76:	47a8      	blx	r5
   80a78:	6060      	str	r0, [r4, #4]
 outvaluesection2 = totsumsection2;

 //SECTION 3
 int o;
 for(o =M; o>0; o--){
 xbuffsection3[o]=xbuffsection3[o-1];
   80a7a:	4b24      	ldr	r3, [pc, #144]	; (80b0c <movingFilter2+0x13c>)
   80a7c:	689a      	ldr	r2, [r3, #8]
   80a7e:	60da      	str	r2, [r3, #12]
   80a80:	f8d3 e004 	ldr.w	lr, [r3, #4]
   80a84:	f8c3 e008 	str.w	lr, [r3, #8]
   80a88:	681a      	ldr	r2, [r3, #0]
   80a8a:	605a      	str	r2, [r3, #4]
 }
 xbuffsection3[0]=(int)outvaluesection2;
   80a8c:	6018      	str	r0, [r3, #0]
 int p;
 for( p =0; p<=M;p++){
 sum3 += ((xbuffsection3[p]*bsection3[p]));
 }
 for(  p=1; p<=N;p++){
 sumy3 += ((ysection3[p]*asection3[p]));
   80a8e:	4c20      	ldr	r4, [pc, #128]	; (80b10 <movingFilter2+0x140>)
   80a90:	6862      	ldr	r2, [r4, #4]
   80a92:	68a1      	ldr	r1, [r4, #8]
 }
 
 for(o = M; o>1;o--){
 ysection3[o]=ysection3[o-1];
   80a94:	60e1      	str	r1, [r4, #12]
   80a96:	60a2      	str	r2, [r4, #8]
 }
 totsumsection3= (((sum3/1000)+(sumy3/1000))*0.0175);
 ysection3[1] = totsumsection3;
   80a98:	fb07 f70e 	mul.w	r7, r7, lr
   80a9c:	fb08 7000 	mla	r0, r8, r0, r7
   80aa0:	fb86 7300 	smull	r7, r3, r6, r0
   80aa4:	17c0      	asrs	r0, r0, #31
   80aa6:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80aaa:	4b1a      	ldr	r3, [pc, #104]	; (80b14 <movingFilter2+0x144>)
   80aac:	fb03 f301 	mul.w	r3, r3, r1
   80ab0:	f44f 61d0 	mov.w	r1, #1664	; 0x680
   80ab4:	fb01 3302 	mla	r3, r1, r2, r3
   80ab8:	fb86 2603 	smull	r2, r6, r6, r3
   80abc:	17db      	asrs	r3, r3, #31
   80abe:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   80ac2:	4418      	add	r0, r3
   80ac4:	4b14      	ldr	r3, [pc, #80]	; (80b18 <movingFilter2+0x148>)
   80ac6:	4798      	blx	r3
   80ac8:	a305      	add	r3, pc, #20	; (adr r3, 80ae0 <movingFilter2+0x110>)
   80aca:	e9d3 2300 	ldrd	r2, r3, [r3]
   80ace:	4e13      	ldr	r6, [pc, #76]	; (80b1c <movingFilter2+0x14c>)
   80ad0:	47b0      	blx	r6
   80ad2:	4b13      	ldr	r3, [pc, #76]	; (80b20 <movingFilter2+0x150>)
   80ad4:	4798      	blx	r3
   80ad6:	47a8      	blx	r5
   80ad8:	6060      	str	r0, [r4, #4]
 outvaluesection3 = totsumsection3;
 return outvaluesection3;

   80ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80ade:	bf00      	nop
   80ae0:	1eb851ec 	.word	0x1eb851ec
   80ae4:	3f91eb85 	.word	0x3f91eb85
   80ae8:	20070920 	.word	0x20070920
   80aec:	20070950 	.word	0x20070950
   80af0:	fffffc18 	.word	0xfffffc18
   80af4:	10624dd3 	.word	0x10624dd3
   80af8:	fffffcad 	.word	0xfffffcad
   80afc:	00082c3d 	.word	0x00082c3d
   80b00:	20070930 	.word	0x20070930
   80b04:	20070960 	.word	0x20070960
   80b08:	fffffc6e 	.word	0xfffffc6e
   80b0c:	20070940 	.word	0x20070940
   80b10:	20070970 	.word	0x20070970
   80b14:	fffffcf9 	.word	0xfffffcf9
   80b18:	00082491 	.word	0x00082491
   80b1c:	0008255d 	.word	0x0008255d
   80b20:	00082981 	.word	0x00082981
   80b24:	00082b95 	.word	0x00082b95

00080b28 <movingFilter3>:

 }; //koefficienterna * 1000

 /*-------------------------------------------------*/

 uint32_t movingFilter3(uint32_t invalue){
   80b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 int32_t outvaluesection1, outvaluesection2,outvaluesection3;
 
 //SECTION 1
 int i;
 for(i =M; i>0; i--){
 xbuffsection1[i]=xbuffsection1[i-1];
   80b2c:	4b44      	ldr	r3, [pc, #272]	; (80c40 <movingFilter3+0x118>)
   80b2e:	689a      	ldr	r2, [r3, #8]
   80b30:	60da      	str	r2, [r3, #12]
   80b32:	6859      	ldr	r1, [r3, #4]
   80b34:	6099      	str	r1, [r3, #8]
   80b36:	681a      	ldr	r2, [r3, #0]
   80b38:	605a      	str	r2, [r3, #4]
 }
 xbuffsection1[0]=(int)invalue;
   80b3a:	6018      	str	r0, [r3, #0]
 
 int j;
 for( j =0; j<=M;j++){
 sum1 += ((xbuffsection1[j]*bsection1[j]));
   80b3c:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 }
 for(  j=1; j<=N;j++){
 sumy1 += ((ysection1[j]*asection1[j]));
   80b40:	4c40      	ldr	r4, [pc, #256]	; (80c44 <movingFilter3+0x11c>)
   80b42:	6862      	ldr	r2, [r4, #4]
   80b44:	68a5      	ldr	r5, [r4, #8]
 }
 
 for(i = N; i>1;i--){
 ysection1[i]=ysection1[i-1];
   80b46:	60e5      	str	r5, [r4, #12]
   80b48:	60a2      	str	r2, [r4, #8]
 }

 totsumsection1= (((sum1/1000)+(sumy1/1000)));
 ysection1[1] = totsumsection1;
   80b4a:	4f3f      	ldr	r7, [pc, #252]	; (80c48 <movingFilter3+0x120>)
   80b4c:	fb07 f101 	mul.w	r1, r7, r1
   80b50:	fb08 1000 	mla	r0, r8, r0, r1
   80b54:	4e3d      	ldr	r6, [pc, #244]	; (80c4c <movingFilter3+0x124>)
   80b56:	fb86 1300 	smull	r1, r3, r6, r0
   80b5a:	17c0      	asrs	r0, r0, #31
   80b5c:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80b60:	4b3b      	ldr	r3, [pc, #236]	; (80c50 <movingFilter3+0x128>)
   80b62:	fb03 f305 	mul.w	r3, r3, r5
   80b66:	493b      	ldr	r1, [pc, #236]	; (80c54 <movingFilter3+0x12c>)
   80b68:	fb01 3302 	mla	r3, r1, r2, r3
   80b6c:	fb86 1203 	smull	r1, r2, r6, r3
   80b70:	17db      	asrs	r3, r3, #31
   80b72:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80b76:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80c80 <movingFilter3+0x158>
   80b7a:	4418      	add	r0, r3
   80b7c:	47c8      	blx	r9
   80b7e:	4d36      	ldr	r5, [pc, #216]	; (80c58 <movingFilter3+0x130>)
   80b80:	47a8      	blx	r5
   80b82:	6060      	str	r0, [r4, #4]
 outvaluesection1 = totsumsection1;
 //SECTION 2
 int l;
 for(l =M; l>0; l--){
 xbuffsection2[l]=xbuffsection2[l-1];
   80b84:	4b35      	ldr	r3, [pc, #212]	; (80c5c <movingFilter3+0x134>)
   80b86:	689a      	ldr	r2, [r3, #8]
   80b88:	60da      	str	r2, [r3, #12]
   80b8a:	6859      	ldr	r1, [r3, #4]
   80b8c:	6099      	str	r1, [r3, #8]
   80b8e:	681a      	ldr	r2, [r3, #0]
   80b90:	605a      	str	r2, [r3, #4]
 }
 xbuffsection2[0]=(int)outvaluesection1;
   80b92:	6018      	str	r0, [r3, #0]
 int m;
 for( m =0; m<=M;m++){
 sum2 += ((xbuffsection2[m]*bsection2[m]));
 }
 for(  m=1; m<=N;m++){
 sumy2 += ((ysection2[m]*asection2[m]));
   80b94:	4c32      	ldr	r4, [pc, #200]	; (80c60 <movingFilter3+0x138>)
   80b96:	6862      	ldr	r2, [r4, #4]
   80b98:	68a3      	ldr	r3, [r4, #8]
 }
 
 for(l = N; l>1;l--){
 ysection2[l]=ysection2[l-1];
   80b9a:	60e3      	str	r3, [r4, #12]
   80b9c:	60a2      	str	r2, [r4, #8]
 }
 totsumsection2= (((sum2/1000)+(sumy2/1000)));
 ysection2[1] = totsumsection2;
   80b9e:	fb07 f101 	mul.w	r1, r7, r1
   80ba2:	fb08 1000 	mla	r0, r8, r0, r1
   80ba6:	fb86 e100 	smull	lr, r1, r6, r0
   80baa:	17c0      	asrs	r0, r0, #31
   80bac:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   80bb0:	492c      	ldr	r1, [pc, #176]	; (80c64 <movingFilter3+0x13c>)
   80bb2:	fb01 f303 	mul.w	r3, r1, r3
   80bb6:	f240 3133 	movw	r1, #819	; 0x333
   80bba:	fb01 3302 	mla	r3, r1, r2, r3
   80bbe:	fb86 1203 	smull	r1, r2, r6, r3
   80bc2:	17db      	asrs	r3, r3, #31
   80bc4:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80bc8:	4418      	add	r0, r3
   80bca:	47c8      	blx	r9
   80bcc:	47a8      	blx	r5
   80bce:	6060      	str	r0, [r4, #4]
 outvaluesection2 = totsumsection2;

 //SECTION 3
 int o;
 for(o =M; o>0; o--){
 xbuffsection3[o]=xbuffsection3[o-1];
   80bd0:	4b25      	ldr	r3, [pc, #148]	; (80c68 <movingFilter3+0x140>)
   80bd2:	689a      	ldr	r2, [r3, #8]
   80bd4:	60da      	str	r2, [r3, #12]
   80bd6:	f8d3 e004 	ldr.w	lr, [r3, #4]
   80bda:	f8c3 e008 	str.w	lr, [r3, #8]
   80bde:	681a      	ldr	r2, [r3, #0]
   80be0:	605a      	str	r2, [r3, #4]
 }
 xbuffsection3[0]=(int)outvaluesection2;
   80be2:	6018      	str	r0, [r3, #0]
 int p;
 for( p =0; p<=M;p++){
 sum3 += ((xbuffsection3[p]*bsection3[p]));
 }
 for(  p=1; p<=N;p++){
 sumy3 += ((ysection3[p]*asection3[p]));
   80be4:	4c21      	ldr	r4, [pc, #132]	; (80c6c <movingFilter3+0x144>)
   80be6:	6862      	ldr	r2, [r4, #4]
   80be8:	68a1      	ldr	r1, [r4, #8]
 }
 
 for(o = M; o>1;o--){
 ysection3[o]=ysection3[o-1];
   80bea:	60e1      	str	r1, [r4, #12]
   80bec:	60a2      	str	r2, [r4, #8]
 }
 totsumsection3= (((sum3/1000)+(sumy3/1000))*0.09);
 ysection3[1] = totsumsection3;
   80bee:	fb07 f70e 	mul.w	r7, r7, lr
   80bf2:	fb08 7000 	mla	r0, r8, r0, r7
   80bf6:	fb86 7300 	smull	r7, r3, r6, r0
   80bfa:	17c0      	asrs	r0, r0, #31
   80bfc:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80c00:	4b1b      	ldr	r3, [pc, #108]	; (80c70 <movingFilter3+0x148>)
   80c02:	fb03 f301 	mul.w	r3, r3, r1
   80c06:	215c      	movs	r1, #92	; 0x5c
   80c08:	fb01 3302 	mla	r3, r1, r2, r3
   80c0c:	fb86 2603 	smull	r2, r6, r6, r3
   80c10:	17db      	asrs	r3, r3, #31
   80c12:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   80c16:	4418      	add	r0, r3
   80c18:	4b16      	ldr	r3, [pc, #88]	; (80c74 <movingFilter3+0x14c>)
   80c1a:	4798      	blx	r3
   80c1c:	a306      	add	r3, pc, #24	; (adr r3, 80c38 <movingFilter3+0x110>)
   80c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80c22:	4e15      	ldr	r6, [pc, #84]	; (80c78 <movingFilter3+0x150>)
   80c24:	47b0      	blx	r6
   80c26:	4b15      	ldr	r3, [pc, #84]	; (80c7c <movingFilter3+0x154>)
   80c28:	4798      	blx	r3
   80c2a:	47a8      	blx	r5
   80c2c:	6060      	str	r0, [r4, #4]
 outvaluesection3 = totsumsection3;
 return outvaluesection3;

   80c2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80c32:	bf00      	nop
   80c34:	f3af 8000 	nop.w
   80c38:	70a3d70a 	.word	0x70a3d70a
   80c3c:	3fb70a3d 	.word	0x3fb70a3d
   80c40:	20070980 	.word	0x20070980
   80c44:	200709b0 	.word	0x200709b0
   80c48:	fffffc18 	.word	0xfffffc18
   80c4c:	10624dd3 	.word	0x10624dd3
   80c50:	fffffd8c 	.word	0xfffffd8c
   80c54:	fffffd92 	.word	0xfffffd92
   80c58:	00082c3d 	.word	0x00082c3d
   80c5c:	20070990 	.word	0x20070990
   80c60:	200709c0 	.word	0x200709c0
   80c64:	fffffd7a 	.word	0xfffffd7a
   80c68:	200709a0 	.word	0x200709a0
   80c6c:	200709d0 	.word	0x200709d0
   80c70:	fffffede 	.word	0xfffffede
   80c74:	00082491 	.word	0x00082491
   80c78:	0008255d 	.word	0x0008255d
   80c7c:	00082981 	.word	0x00082981
   80c80:	00082b95 	.word	0x00082b95
   80c84:	00000000 	.word	0x00000000

00080c88 <movingFilterBandStop1>:

 }; //koefficienterna * 1000

 /*-------------------------------------------------*/

 uint32_t movingFilterBandStop1(uint32_t invalue){
   80c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 int32_t outvaluesection1, outvaluesection2,outvaluesection3;
 
 //SECTION 1
 int i;
 for(i =M; i>0; i--){
 xbuffsection1[i]=xbuffsection1[i-1];
   80c8c:	4b48      	ldr	r3, [pc, #288]	; (80db0 <movingFilterBandStop1+0x128>)
   80c8e:	689a      	ldr	r2, [r3, #8]
   80c90:	60da      	str	r2, [r3, #12]
   80c92:	685e      	ldr	r6, [r3, #4]
   80c94:	609e      	str	r6, [r3, #8]
   80c96:	6819      	ldr	r1, [r3, #0]
   80c98:	6059      	str	r1, [r3, #4]
 }
 xbuffsection1[0]=(int)invalue;
   80c9a:	6018      	str	r0, [r3, #0]
 
 int j;
 for( j =0; j<=M;j++){
 sum1 += ((xbuffsection1[j]*bsection1[j]));
   80c9c:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
   80ca0:	4c44      	ldr	r4, [pc, #272]	; (80db4 <movingFilterBandStop1+0x12c>)
   80ca2:	fb04 f101 	mul.w	r1, r4, r1
   80ca6:	fb08 1000 	mla	r0, r8, r0, r1
 }
 for(  j=1; j<=N;j++){
 sumy1 += ((ysection1[j]*asection1[j]));
   80caa:	4d43      	ldr	r5, [pc, #268]	; (80db8 <movingFilterBandStop1+0x130>)
   80cac:	686a      	ldr	r2, [r5, #4]
   80cae:	68ab      	ldr	r3, [r5, #8]
 }
 
 for(i = N; i>1;i--){
 ysection1[i]=ysection1[i-1];
   80cb0:	60eb      	str	r3, [r5, #12]
   80cb2:	60aa      	str	r2, [r5, #8]
 }

 totsumsection1= (((sum1/1000)+(sumy1/1000)));
 ysection1[1] = totsumsection1;
   80cb4:	fb08 0106 	mla	r1, r8, r6, r0
   80cb8:	4f40      	ldr	r7, [pc, #256]	; (80dbc <movingFilterBandStop1+0x134>)
   80cba:	fb87 6001 	smull	r6, r0, r7, r1
   80cbe:	17c9      	asrs	r1, r1, #31
   80cc0:	ebc1 10a0 	rsb	r0, r1, r0, asr #6
   80cc4:	eba3 1303 	sub.w	r3, r3, r3, lsl #4
   80cc8:	019b      	lsls	r3, r3, #6
   80cca:	f240 7199 	movw	r1, #1945	; 0x799
   80cce:	fb01 3302 	mla	r3, r1, r2, r3
   80cd2:	fb87 1203 	smull	r1, r2, r7, r3
   80cd6:	17db      	asrs	r3, r3, #31
   80cd8:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80cdc:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80de8 <movingFilterBandStop1+0x160>
   80ce0:	4418      	add	r0, r3
   80ce2:	47c8      	blx	r9
   80ce4:	4e36      	ldr	r6, [pc, #216]	; (80dc0 <movingFilterBandStop1+0x138>)
   80ce6:	47b0      	blx	r6
   80ce8:	6068      	str	r0, [r5, #4]
 outvaluesection1 = totsumsection1;
 //SECTION 2
 int l;
 for(l =M; l>0; l--){
 xbuffsection2[l]=xbuffsection2[l-1];
   80cea:	4a36      	ldr	r2, [pc, #216]	; (80dc4 <movingFilterBandStop1+0x13c>)
   80cec:	6893      	ldr	r3, [r2, #8]
   80cee:	60d3      	str	r3, [r2, #12]
   80cf0:	6853      	ldr	r3, [r2, #4]
   80cf2:	6093      	str	r3, [r2, #8]
   80cf4:	6811      	ldr	r1, [r2, #0]
   80cf6:	6051      	str	r1, [r2, #4]
 }
 xbuffsection2[0]=(int)outvaluesection1;
   80cf8:	6010      	str	r0, [r2, #0]
 int m;
 for( m =0; m<=M;m++){
 sum2 += ((xbuffsection2[m]*bsection2[m]));
   80cfa:	fb04 f101 	mul.w	r1, r4, r1
   80cfe:	fb08 1000 	mla	r0, r8, r0, r1
 }
 for(  m=1; m<=N;m++){
 sumy2 += ((ysection2[m]*asection2[m]));
   80d02:	4d31      	ldr	r5, [pc, #196]	; (80dc8 <movingFilterBandStop1+0x140>)
   80d04:	686a      	ldr	r2, [r5, #4]
   80d06:	f8d5 e008 	ldr.w	lr, [r5, #8]
 }
 
 for(l = N; l>1;l--){
 ysection2[l]=ysection2[l-1];
   80d0a:	f8c5 e00c 	str.w	lr, [r5, #12]
   80d0e:	60aa      	str	r2, [r5, #8]
 }
 totsumsection2= (((sum2/1000)+(sumy2/1000)));
 ysection2[1] = totsumsection2;
   80d10:	fb08 0103 	mla	r1, r8, r3, r0
   80d14:	fb87 3001 	smull	r3, r0, r7, r1
   80d18:	17c9      	asrs	r1, r1, #31
   80d1a:	ebc1 10a0 	rsb	r0, r1, r0, asr #6
   80d1e:	4b2b      	ldr	r3, [pc, #172]	; (80dcc <movingFilterBandStop1+0x144>)
   80d20:	fb03 f30e 	mul.w	r3, r3, lr
   80d24:	f240 71b5 	movw	r1, #1973	; 0x7b5
   80d28:	fb01 3302 	mla	r3, r1, r2, r3
   80d2c:	fb87 1203 	smull	r1, r2, r7, r3
   80d30:	17db      	asrs	r3, r3, #31
   80d32:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80d36:	4418      	add	r0, r3
   80d38:	47c8      	blx	r9
   80d3a:	47b0      	blx	r6
   80d3c:	6068      	str	r0, [r5, #4]
 outvaluesection2 = totsumsection2;

 //SECTION 3
 int o;
 for(o =M; o>0; o--){
 xbuffsection3[o]=xbuffsection3[o-1];
   80d3e:	4924      	ldr	r1, [pc, #144]	; (80dd0 <movingFilterBandStop1+0x148>)
   80d40:	688b      	ldr	r3, [r1, #8]
   80d42:	60cb      	str	r3, [r1, #12]
   80d44:	684a      	ldr	r2, [r1, #4]
   80d46:	608a      	str	r2, [r1, #8]
   80d48:	680b      	ldr	r3, [r1, #0]
   80d4a:	604b      	str	r3, [r1, #4]
 }
 xbuffsection3[0]=(int)outvaluesection2;
   80d4c:	6008      	str	r0, [r1, #0]
 int p;
 for( p =0; p<=M;p++){
 sum3 += ((xbuffsection3[p]*bsection3[p]));
   80d4e:	fb04 f403 	mul.w	r4, r4, r3
   80d52:	fb08 4300 	mla	r3, r8, r0, r4
 }
 for(  p=1; p<=N;p++){
 sumy3 += ((ysection3[p]*asection3[p]));
   80d56:	4d1f      	ldr	r5, [pc, #124]	; (80dd4 <movingFilterBandStop1+0x14c>)
   80d58:	686c      	ldr	r4, [r5, #4]
   80d5a:	68a8      	ldr	r0, [r5, #8]
 }
 
 for(o = M; o>1;o--){
 ysection3[o]=ysection3[o-1];
   80d5c:	60e8      	str	r0, [r5, #12]
   80d5e:	60ac      	str	r4, [r5, #8]
 }
 totsumsection3= (((sum3/1000)+(sumy3/1000))*0.65);
 ysection3[1] = totsumsection3;
   80d60:	491d      	ldr	r1, [pc, #116]	; (80dd8 <movingFilterBandStop1+0x150>)
   80d62:	fb01 f100 	mul.w	r1, r1, r0
   80d66:	f240 708b 	movw	r0, #1931	; 0x78b
   80d6a:	fb00 1104 	mla	r1, r0, r4, r1
   80d6e:	fb87 4001 	smull	r4, r0, r7, r1
   80d72:	17c9      	asrs	r1, r1, #31
   80d74:	ebc1 10a0 	rsb	r0, r1, r0, asr #6
   80d78:	fb08 3302 	mla	r3, r8, r2, r3
   80d7c:	fb87 2703 	smull	r2, r7, r7, r3
   80d80:	17db      	asrs	r3, r3, #31
   80d82:	ebc3 13a7 	rsb	r3, r3, r7, asr #6
   80d86:	4418      	add	r0, r3
   80d88:	4b14      	ldr	r3, [pc, #80]	; (80ddc <movingFilterBandStop1+0x154>)
   80d8a:	4798      	blx	r3
   80d8c:	a306      	add	r3, pc, #24	; (adr r3, 80da8 <movingFilterBandStop1+0x120>)
   80d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d92:	4c13      	ldr	r4, [pc, #76]	; (80de0 <movingFilterBandStop1+0x158>)
   80d94:	47a0      	blx	r4
   80d96:	4b13      	ldr	r3, [pc, #76]	; (80de4 <movingFilterBandStop1+0x15c>)
   80d98:	4798      	blx	r3
   80d9a:	47b0      	blx	r6
   80d9c:	6068      	str	r0, [r5, #4]
 outvaluesection3 = totsumsection3;
 return outvaluesection3;

   80d9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80da2:	bf00      	nop
   80da4:	f3af 8000 	nop.w
   80da8:	cccccccd 	.word	0xcccccccd
   80dac:	3fe4cccc 	.word	0x3fe4cccc
   80db0:	200709e0 	.word	0x200709e0
   80db4:	fffff838 	.word	0xfffff838
   80db8:	20070a10 	.word	0x20070a10
   80dbc:	10624dd3 	.word	0x10624dd3
   80dc0:	00082c3d 	.word	0x00082c3d
   80dc4:	200709f0 	.word	0x200709f0
   80dc8:	20070a20 	.word	0x20070a20
   80dcc:	fffffc2e 	.word	0xfffffc2e
   80dd0:	20070a00 	.word	0x20070a00
   80dd4:	20070a30 	.word	0x20070a30
   80dd8:	fffffc55 	.word	0xfffffc55
   80ddc:	00082491 	.word	0x00082491
   80de0:	0008255d 	.word	0x0008255d
   80de4:	00082981 	.word	0x00082981
   80de8:	00082b95 	.word	0x00082b95
   80dec:	00000000 	.word	0x00000000

00080df0 <fiveHToOneKhz>:


/*-------------------------------------------------*/

//500-1000 Hz
uint32_t fiveHToOneKhz(uint32_t invalue){
   80df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   80df4:	4b46      	ldr	r3, [pc, #280]	; (80f10 <fiveHToOneKhz+0x120>)
   80df6:	689a      	ldr	r2, [r3, #8]
   80df8:	60da      	str	r2, [r3, #12]
   80dfa:	6859      	ldr	r1, [r3, #4]
   80dfc:	6099      	str	r1, [r3, #8]
   80dfe:	681a      	ldr	r2, [r3, #0]
   80e00:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   80e02:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   80e04:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80e08:	4e42      	ldr	r6, [pc, #264]	; (80f14 <fiveHToOneKhz+0x124>)
   80e0a:	6872      	ldr	r2, [r6, #4]
   80e0c:	68b3      	ldr	r3, [r6, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   80e0e:	60f3      	str	r3, [r6, #12]
   80e10:	60b2      	str	r2, [r6, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   80e12:	4f41      	ldr	r7, [pc, #260]	; (80f18 <fiveHToOneKhz+0x128>)
   80e14:	fb07 f101 	mul.w	r1, r7, r1
   80e18:	fb08 1000 	mla	r0, r8, r0, r1
   80e1c:	4c3f      	ldr	r4, [pc, #252]	; (80f1c <fiveHToOneKhz+0x12c>)
   80e1e:	fb84 5100 	smull	r5, r1, r4, r0
   80e22:	17c0      	asrs	r0, r0, #31
   80e24:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   80e28:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
   80e2c:	eb03 13c3 	add.w	r3, r3, r3, lsl #7
   80e30:	425b      	negs	r3, r3
   80e32:	f240 7119 	movw	r1, #1817	; 0x719
   80e36:	fb01 3302 	mla	r3, r1, r2, r3
   80e3a:	fb84 1203 	smull	r1, r2, r4, r3
   80e3e:	17db      	asrs	r3, r3, #31
   80e40:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80e44:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80f48 <fiveHToOneKhz+0x158>
   80e48:	4418      	add	r0, r3
   80e4a:	47c8      	blx	r9
   80e4c:	4d34      	ldr	r5, [pc, #208]	; (80f20 <fiveHToOneKhz+0x130>)
   80e4e:	47a8      	blx	r5
   80e50:	6070      	str	r0, [r6, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   80e52:	4b34      	ldr	r3, [pc, #208]	; (80f24 <fiveHToOneKhz+0x134>)
   80e54:	689a      	ldr	r2, [r3, #8]
   80e56:	60da      	str	r2, [r3, #12]
   80e58:	685a      	ldr	r2, [r3, #4]
   80e5a:	609a      	str	r2, [r3, #8]
   80e5c:	6819      	ldr	r1, [r3, #0]
   80e5e:	6059      	str	r1, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   80e60:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   80e62:	4e31      	ldr	r6, [pc, #196]	; (80f28 <fiveHToOneKhz+0x138>)
   80e64:	f8d6 e004 	ldr.w	lr, [r6, #4]
   80e68:	ebce 110e 	rsb	r1, lr, lr, lsl #4
   80e6c:	68b3      	ldr	r3, [r6, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   80e6e:	60f3      	str	r3, [r6, #12]
   80e70:	f8c6 e008 	str.w	lr, [r6, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   80e74:	fb07 f202 	mul.w	r2, r7, r2
   80e78:	fb08 2000 	mla	r0, r8, r0, r2
   80e7c:	fb84 e200 	smull	lr, r2, r4, r0
   80e80:	17c0      	asrs	r0, r0, #31
   80e82:	ebc0 10a2 	rsb	r0, r0, r2, asr #6
   80e86:	4a29      	ldr	r2, [pc, #164]	; (80f2c <fiveHToOneKhz+0x13c>)
   80e88:	fb02 f303 	mul.w	r3, r2, r3
   80e8c:	eb03 13c1 	add.w	r3, r3, r1, lsl #7
   80e90:	fb84 1203 	smull	r1, r2, r4, r3
   80e94:	17db      	asrs	r3, r3, #31
   80e96:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80e9a:	4418      	add	r0, r3
   80e9c:	47c8      	blx	r9
   80e9e:	47a8      	blx	r5
   80ea0:	6070      	str	r0, [r6, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   80ea2:	4b23      	ldr	r3, [pc, #140]	; (80f30 <fiveHToOneKhz+0x140>)
   80ea4:	689a      	ldr	r2, [r3, #8]
   80ea6:	60da      	str	r2, [r3, #12]
   80ea8:	f8d3 e004 	ldr.w	lr, [r3, #4]
   80eac:	f8c3 e008 	str.w	lr, [r3, #8]
   80eb0:	681a      	ldr	r2, [r3, #0]
   80eb2:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   80eb4:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   80eb6:	4e1f      	ldr	r6, [pc, #124]	; (80f34 <fiveHToOneKhz+0x144>)
   80eb8:	6872      	ldr	r2, [r6, #4]
   80eba:	68b1      	ldr	r1, [r6, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   80ebc:	60f1      	str	r1, [r6, #12]
   80ebe:	60b2      	str	r2, [r6, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.01);
	ysection3[1] = totsumsection3;
   80ec0:	fb07 f70e 	mul.w	r7, r7, lr
   80ec4:	fb08 7000 	mla	r0, r8, r0, r7
   80ec8:	fb84 7300 	smull	r7, r3, r4, r0
   80ecc:	17c0      	asrs	r0, r0, #31
   80ece:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80ed2:	4b19      	ldr	r3, [pc, #100]	; (80f38 <fiveHToOneKhz+0x148>)
   80ed4:	fb03 f301 	mul.w	r3, r3, r1
   80ed8:	f44f 61e2 	mov.w	r1, #1808	; 0x710
   80edc:	fb01 3302 	mla	r3, r1, r2, r3
   80ee0:	fb84 2403 	smull	r2, r4, r4, r3
   80ee4:	17db      	asrs	r3, r3, #31
   80ee6:	ebc3 13a4 	rsb	r3, r3, r4, asr #6
   80eea:	4418      	add	r0, r3
   80eec:	4b13      	ldr	r3, [pc, #76]	; (80f3c <fiveHToOneKhz+0x14c>)
   80eee:	4798      	blx	r3
   80ef0:	a305      	add	r3, pc, #20	; (adr r3, 80f08 <fiveHToOneKhz+0x118>)
   80ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
   80ef6:	4c12      	ldr	r4, [pc, #72]	; (80f40 <fiveHToOneKhz+0x150>)
   80ef8:	47a0      	blx	r4
   80efa:	4b12      	ldr	r3, [pc, #72]	; (80f44 <fiveHToOneKhz+0x154>)
   80efc:	4798      	blx	r3
   80efe:	47a8      	blx	r5
   80f00:	6070      	str	r0, [r6, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   80f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80f06:	bf00      	nop
   80f08:	47ae147b 	.word	0x47ae147b
   80f0c:	3f847ae1 	.word	0x3f847ae1
   80f10:	20070a40 	.word	0x20070a40
   80f14:	20070a70 	.word	0x20070a70
   80f18:	fffffc18 	.word	0xfffffc18
   80f1c:	10624dd3 	.word	0x10624dd3
   80f20:	00082c3d 	.word	0x00082c3d
   80f24:	20070a50 	.word	0x20070a50
   80f28:	20070a80 	.word	0x20070a80
   80f2c:	fffffc4e 	.word	0xfffffc4e
   80f30:	20070a60 	.word	0x20070a60
   80f34:	20070a90 	.word	0x20070a90
   80f38:	fffffcaa 	.word	0xfffffcaa
   80f3c:	00082491 	.word	0x00082491
   80f40:	0008255d 	.word	0x0008255d
   80f44:	00082981 	.word	0x00082981
   80f48:	00082b95 	.word	0x00082b95
   80f4c:	00000000 	.word	0x00000000

00080f50 <fourKTo8Khz>:
	 
 }; //koefficienterna * 1000
 /*-------------------------------------------------*/

//4000-8000 Hz
uint32_t fourKTo8Khz(uint32_t invalue){
   80f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   80f54:	4b46      	ldr	r3, [pc, #280]	; (81070 <fourKTo8Khz+0x120>)
   80f56:	689a      	ldr	r2, [r3, #8]
   80f58:	60da      	str	r2, [r3, #12]
   80f5a:	6859      	ldr	r1, [r3, #4]
   80f5c:	6099      	str	r1, [r3, #8]
   80f5e:	681a      	ldr	r2, [r3, #0]
   80f60:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   80f62:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   80f64:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80f68:	4c42      	ldr	r4, [pc, #264]	; (81074 <fourKTo8Khz+0x124>)
   80f6a:	6862      	ldr	r2, [r4, #4]
   80f6c:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   80f6e:	60e5      	str	r5, [r4, #12]
   80f70:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   80f72:	4f41      	ldr	r7, [pc, #260]	; (81078 <fourKTo8Khz+0x128>)
   80f74:	fb07 f101 	mul.w	r1, r7, r1
   80f78:	fb08 1000 	mla	r0, r8, r0, r1
   80f7c:	4e3f      	ldr	r6, [pc, #252]	; (8107c <fourKTo8Khz+0x12c>)
   80f7e:	fb86 1300 	smull	r1, r3, r6, r0
   80f82:	17c0      	asrs	r0, r0, #31
   80f84:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80f88:	4b3d      	ldr	r3, [pc, #244]	; (81080 <fourKTo8Khz+0x130>)
   80f8a:	fb03 f305 	mul.w	r3, r3, r5
   80f8e:	493d      	ldr	r1, [pc, #244]	; (81084 <fourKTo8Khz+0x134>)
   80f90:	fb01 3302 	mla	r3, r1, r2, r3
   80f94:	fb86 1203 	smull	r1, r2, r6, r3
   80f98:	17db      	asrs	r3, r3, #31
   80f9a:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80f9e:	f8df 910c 	ldr.w	r9, [pc, #268]	; 810ac <fourKTo8Khz+0x15c>
   80fa2:	4418      	add	r0, r3
   80fa4:	47c8      	blx	r9
   80fa6:	4d38      	ldr	r5, [pc, #224]	; (81088 <fourKTo8Khz+0x138>)
   80fa8:	47a8      	blx	r5
   80faa:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   80fac:	4b37      	ldr	r3, [pc, #220]	; (8108c <fourKTo8Khz+0x13c>)
   80fae:	689a      	ldr	r2, [r3, #8]
   80fb0:	60da      	str	r2, [r3, #12]
   80fb2:	f8d3 e004 	ldr.w	lr, [r3, #4]
   80fb6:	f8c3 e008 	str.w	lr, [r3, #8]
   80fba:	681a      	ldr	r2, [r3, #0]
   80fbc:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   80fbe:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   80fc0:	4c33      	ldr	r4, [pc, #204]	; (81090 <fourKTo8Khz+0x140>)
   80fc2:	6861      	ldr	r1, [r4, #4]
   80fc4:	68a2      	ldr	r2, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   80fc6:	60e2      	str	r2, [r4, #12]
   80fc8:	60a1      	str	r1, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   80fca:	fb07 fe0e 	mul.w	lr, r7, lr
   80fce:	fb08 e000 	mla	r0, r8, r0, lr
   80fd2:	fb86 e300 	smull	lr, r3, r6, r0
   80fd6:	17c0      	asrs	r0, r0, #31
   80fd8:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80fdc:	ebc2 53c2 	rsb	r3, r2, r2, lsl #23
   80fe0:	ebc2 1243 	rsb	r2, r2, r3, lsl #5
   80fe4:	0112      	lsls	r2, r2, #4
   80fe6:	f44f 73c6 	mov.w	r3, #396	; 0x18c
   80fea:	fb03 2301 	mla	r3, r3, r1, r2
   80fee:	fb86 1203 	smull	r1, r2, r6, r3
   80ff2:	17db      	asrs	r3, r3, #31
   80ff4:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80ff8:	4418      	add	r0, r3
   80ffa:	47c8      	blx	r9
   80ffc:	47a8      	blx	r5
   80ffe:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   81000:	4b24      	ldr	r3, [pc, #144]	; (81094 <fourKTo8Khz+0x144>)
   81002:	689a      	ldr	r2, [r3, #8]
   81004:	60da      	str	r2, [r3, #12]
   81006:	f8d3 e004 	ldr.w	lr, [r3, #4]
   8100a:	f8c3 e008 	str.w	lr, [r3, #8]
   8100e:	681a      	ldr	r2, [r3, #0]
   81010:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   81012:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   81014:	4c20      	ldr	r4, [pc, #128]	; (81098 <fourKTo8Khz+0x148>)
   81016:	6862      	ldr	r2, [r4, #4]
   81018:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   8101a:	60e1      	str	r1, [r4, #12]
   8101c:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.1);
	ysection3[1] = totsumsection3;
   8101e:	fb07 f70e 	mul.w	r7, r7, lr
   81022:	fb08 7000 	mla	r0, r8, r0, r7
   81026:	fb86 7300 	smull	r7, r3, r6, r0
   8102a:	17c0      	asrs	r0, r0, #31
   8102c:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   81030:	f06f 039d 	mvn.w	r3, #157	; 0x9d
   81034:	fb03 f301 	mul.w	r3, r3, r1
   81038:	4918      	ldr	r1, [pc, #96]	; (8109c <fourKTo8Khz+0x14c>)
   8103a:	fb01 3302 	mla	r3, r1, r2, r3
   8103e:	fb86 2603 	smull	r2, r6, r6, r3
   81042:	17db      	asrs	r3, r3, #31
   81044:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   81048:	4418      	add	r0, r3
   8104a:	4b15      	ldr	r3, [pc, #84]	; (810a0 <fourKTo8Khz+0x150>)
   8104c:	4798      	blx	r3
   8104e:	a306      	add	r3, pc, #24	; (adr r3, 81068 <fourKTo8Khz+0x118>)
   81050:	e9d3 2300 	ldrd	r2, r3, [r3]
   81054:	4e13      	ldr	r6, [pc, #76]	; (810a4 <fourKTo8Khz+0x154>)
   81056:	47b0      	blx	r6
   81058:	4b13      	ldr	r3, [pc, #76]	; (810a8 <fourKTo8Khz+0x158>)
   8105a:	4798      	blx	r3
   8105c:	47a8      	blx	r5
   8105e:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   81060:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81064:	f3af 8000 	nop.w
   81068:	9999999a 	.word	0x9999999a
   8106c:	3fb99999 	.word	0x3fb99999
   81070:	20070aa0 	.word	0x20070aa0
   81074:	20070ad0 	.word	0x20070ad0
   81078:	fffffc18 	.word	0xfffffc18
   8107c:	10624dd3 	.word	0x10624dd3
   81080:	fffffd60 	.word	0xfffffd60
   81084:	fffffad8 	.word	0xfffffad8
   81088:	00082c3d 	.word	0x00082c3d
   8108c:	20070ab0 	.word	0x20070ab0
   81090:	20070ae0 	.word	0x20070ae0
   81094:	20070ac0 	.word	0x20070ac0
   81098:	20070af0 	.word	0x20070af0
   8109c:	fffffe46 	.word	0xfffffe46
   810a0:	00082491 	.word	0x00082491
   810a4:	0008255d 	.word	0x0008255d
   810a8:	00082981 	.word	0x00082981
   810ac:	00082b95 	.word	0x00082b95

000810b0 <oneKTo2KHz>:


/*-------------------------------------------------*/

//1000-2000 Hz
uint32_t oneKTo2KHz(uint32_t invalue){
   810b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   810b4:	4b46      	ldr	r3, [pc, #280]	; (811d0 <oneKTo2KHz+0x120>)
   810b6:	689a      	ldr	r2, [r3, #8]
   810b8:	60da      	str	r2, [r3, #12]
   810ba:	6859      	ldr	r1, [r3, #4]
   810bc:	6099      	str	r1, [r3, #8]
   810be:	681a      	ldr	r2, [r3, #0]
   810c0:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   810c2:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   810c4:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   810c8:	4e42      	ldr	r6, [pc, #264]	; (811d4 <oneKTo2KHz+0x124>)
   810ca:	6872      	ldr	r2, [r6, #4]
   810cc:	68b5      	ldr	r5, [r6, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   810ce:	60f5      	str	r5, [r6, #12]
   810d0:	60b2      	str	r2, [r6, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   810d2:	4f41      	ldr	r7, [pc, #260]	; (811d8 <oneKTo2KHz+0x128>)
   810d4:	fb07 f101 	mul.w	r1, r7, r1
   810d8:	fb08 1000 	mla	r0, r8, r0, r1
   810dc:	4c3f      	ldr	r4, [pc, #252]	; (811dc <oneKTo2KHz+0x12c>)
   810de:	fb84 1300 	smull	r1, r3, r4, r0
   810e2:	17c0      	asrs	r0, r0, #31
   810e4:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   810e8:	4b3d      	ldr	r3, [pc, #244]	; (811e0 <oneKTo2KHz+0x130>)
   810ea:	fb03 f305 	mul.w	r3, r3, r5
   810ee:	f240 51d9 	movw	r1, #1497	; 0x5d9
   810f2:	fb01 3302 	mla	r3, r1, r2, r3
   810f6:	fb84 1203 	smull	r1, r2, r4, r3
   810fa:	17db      	asrs	r3, r3, #31
   810fc:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   81100:	f8df 9104 	ldr.w	r9, [pc, #260]	; 81208 <oneKTo2KHz+0x158>
   81104:	4418      	add	r0, r3
   81106:	47c8      	blx	r9
   81108:	4d36      	ldr	r5, [pc, #216]	; (811e4 <oneKTo2KHz+0x134>)
   8110a:	47a8      	blx	r5
   8110c:	6070      	str	r0, [r6, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   8110e:	4b36      	ldr	r3, [pc, #216]	; (811e8 <oneKTo2KHz+0x138>)
   81110:	689a      	ldr	r2, [r3, #8]
   81112:	60da      	str	r2, [r3, #12]
   81114:	6859      	ldr	r1, [r3, #4]
   81116:	6099      	str	r1, [r3, #8]
   81118:	681a      	ldr	r2, [r3, #0]
   8111a:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   8111c:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   8111e:	4e33      	ldr	r6, [pc, #204]	; (811ec <oneKTo2KHz+0x13c>)
   81120:	f8d6 e004 	ldr.w	lr, [r6, #4]
   81124:	ebce 03ce 	rsb	r3, lr, lr, lsl #3
   81128:	eb0e 2303 	add.w	r3, lr, r3, lsl #8
   8112c:	68b2      	ldr	r2, [r6, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   8112e:	60f2      	str	r2, [r6, #12]
   81130:	f8c6 e008 	str.w	lr, [r6, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   81134:	fb07 f101 	mul.w	r1, r7, r1
   81138:	fb08 1000 	mla	r0, r8, r0, r1
   8113c:	fb84 e100 	smull	lr, r1, r4, r0
   81140:	17c0      	asrs	r0, r0, #31
   81142:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   81146:	f46f 715f 	mvn.w	r1, #892	; 0x37c
   8114a:	fb01 3302 	mla	r3, r1, r2, r3
   8114e:	fb84 1203 	smull	r1, r2, r4, r3
   81152:	17db      	asrs	r3, r3, #31
   81154:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   81158:	4418      	add	r0, r3
   8115a:	47c8      	blx	r9
   8115c:	47a8      	blx	r5
   8115e:	6070      	str	r0, [r6, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   81160:	4b23      	ldr	r3, [pc, #140]	; (811f0 <oneKTo2KHz+0x140>)
   81162:	689a      	ldr	r2, [r3, #8]
   81164:	60da      	str	r2, [r3, #12]
   81166:	f8d3 e004 	ldr.w	lr, [r3, #4]
   8116a:	f8c3 e008 	str.w	lr, [r3, #8]
   8116e:	681a      	ldr	r2, [r3, #0]
   81170:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   81172:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   81174:	4e1f      	ldr	r6, [pc, #124]	; (811f4 <oneKTo2KHz+0x144>)
   81176:	6872      	ldr	r2, [r6, #4]
   81178:	68b1      	ldr	r1, [r6, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   8117a:	60f1      	str	r1, [r6, #12]
   8117c:	60b2      	str	r2, [r6, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.019);
	ysection3[1] = totsumsection3;
   8117e:	fb07 f70e 	mul.w	r7, r7, lr
   81182:	fb08 7000 	mla	r0, r8, r0, r7
   81186:	fb84 7300 	smull	r7, r3, r4, r0
   8118a:	17c0      	asrs	r0, r0, #31
   8118c:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   81190:	4b19      	ldr	r3, [pc, #100]	; (811f8 <oneKTo2KHz+0x148>)
   81192:	fb03 f301 	mul.w	r3, r3, r1
   81196:	f240 6115 	movw	r1, #1557	; 0x615
   8119a:	fb01 3302 	mla	r3, r1, r2, r3
   8119e:	fb84 2403 	smull	r2, r4, r4, r3
   811a2:	17db      	asrs	r3, r3, #31
   811a4:	ebc3 13a4 	rsb	r3, r3, r4, asr #6
   811a8:	4418      	add	r0, r3
   811aa:	4b14      	ldr	r3, [pc, #80]	; (811fc <oneKTo2KHz+0x14c>)
   811ac:	4798      	blx	r3
   811ae:	a306      	add	r3, pc, #24	; (adr r3, 811c8 <oneKTo2KHz+0x118>)
   811b0:	e9d3 2300 	ldrd	r2, r3, [r3]
   811b4:	4c12      	ldr	r4, [pc, #72]	; (81200 <oneKTo2KHz+0x150>)
   811b6:	47a0      	blx	r4
   811b8:	4b12      	ldr	r3, [pc, #72]	; (81204 <oneKTo2KHz+0x154>)
   811ba:	4798      	blx	r3
   811bc:	47a8      	blx	r5
   811be:	6070      	str	r0, [r6, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   811c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   811c4:	f3af 8000 	nop.w
   811c8:	6a7ef9db 	.word	0x6a7ef9db
   811cc:	3f9374bc 	.word	0x3f9374bc
   811d0:	20070b00 	.word	0x20070b00
   811d4:	20070b30 	.word	0x20070b30
   811d8:	fffffc18 	.word	0xfffffc18
   811dc:	10624dd3 	.word	0x10624dd3
   811e0:	fffffccd 	.word	0xfffffccd
   811e4:	00082c3d 	.word	0x00082c3d
   811e8:	20070b10 	.word	0x20070b10
   811ec:	20070b40 	.word	0x20070b40
   811f0:	20070b20 	.word	0x20070b20
   811f4:	20070b50 	.word	0x20070b50
   811f8:	fffffd2a 	.word	0xfffffd2a
   811fc:	00082491 	.word	0x00082491
   81200:	0008255d 	.word	0x0008255d
   81204:	00082981 	.word	0x00082981
   81208:	00082b95 	.word	0x00082b95
   8120c:	00000000 	.word	0x00000000

00081210 <movingFilterBandStop2>:

 }; //koefficienterna * 1000

 /*-------------------------------------------------*/

 uint32_t movingFilterBandStop2(uint32_t invalue){
   81210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 int32_t outvaluesection1, outvaluesection2,outvaluesection3;
 
 //SECTION 1
 int i;
 for(i =M; i>0; i--){
 xbuffsection1[i]=xbuffsection1[i-1];
   81214:	4b48      	ldr	r3, [pc, #288]	; (81338 <movingFilterBandStop2+0x128>)
   81216:	689a      	ldr	r2, [r3, #8]
   81218:	60da      	str	r2, [r3, #12]
   8121a:	685e      	ldr	r6, [r3, #4]
   8121c:	609e      	str	r6, [r3, #8]
   8121e:	6819      	ldr	r1, [r3, #0]
   81220:	6059      	str	r1, [r3, #4]
 }
 xbuffsection1[0]=(int)invalue;
   81222:	6018      	str	r0, [r3, #0]
 
 int j;
 for( j =0; j<=M;j++){
 sum1 += ((xbuffsection1[j]*bsection1[j]));
   81224:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
   81228:	4c44      	ldr	r4, [pc, #272]	; (8133c <movingFilterBandStop2+0x12c>)
   8122a:	fb04 f101 	mul.w	r1, r4, r1
   8122e:	fb08 1000 	mla	r0, r8, r0, r1
 }
 for(  j=1; j<=N;j++){
 sumy1 += ((ysection1[j]*asection1[j]));
   81232:	4d43      	ldr	r5, [pc, #268]	; (81340 <movingFilterBandStop2+0x130>)
   81234:	686a      	ldr	r2, [r5, #4]
   81236:	f8d5 e008 	ldr.w	lr, [r5, #8]
 }
 
 for(i = N; i>1;i--){
 ysection1[i]=ysection1[i-1];
   8123a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8123e:	60aa      	str	r2, [r5, #8]
 }

 totsumsection1= (((sum1/1000)+(sumy1/1000)));
 ysection1[1] = totsumsection1;
   81240:	fb08 0106 	mla	r1, r8, r6, r0
   81244:	4f3f      	ldr	r7, [pc, #252]	; (81344 <movingFilterBandStop2+0x134>)
   81246:	fb87 3001 	smull	r3, r0, r7, r1
   8124a:	17c9      	asrs	r1, r1, #31
   8124c:	ebc1 10a0 	rsb	r0, r1, r0, asr #6
   81250:	4b3d      	ldr	r3, [pc, #244]	; (81348 <movingFilterBandStop2+0x138>)
   81252:	fb03 f30e 	mul.w	r3, r3, lr
   81256:	f240 6167 	movw	r1, #1639	; 0x667
   8125a:	fb01 3302 	mla	r3, r1, r2, r3
   8125e:	fb87 1203 	smull	r1, r2, r7, r3
   81262:	17db      	asrs	r3, r3, #31
   81264:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   81268:	f8df 9108 	ldr.w	r9, [pc, #264]	; 81374 <movingFilterBandStop2+0x164>
   8126c:	4418      	add	r0, r3
   8126e:	47c8      	blx	r9
   81270:	4e36      	ldr	r6, [pc, #216]	; (8134c <movingFilterBandStop2+0x13c>)
   81272:	47b0      	blx	r6
   81274:	6068      	str	r0, [r5, #4]
 outvaluesection1 = totsumsection1;
 //SECTION 2
 int l;
 for(l =M; l>0; l--){
 xbuffsection2[l]=xbuffsection2[l-1];
   81276:	4a36      	ldr	r2, [pc, #216]	; (81350 <movingFilterBandStop2+0x140>)
   81278:	6893      	ldr	r3, [r2, #8]
   8127a:	60d3      	str	r3, [r2, #12]
   8127c:	6853      	ldr	r3, [r2, #4]
   8127e:	6093      	str	r3, [r2, #8]
   81280:	6811      	ldr	r1, [r2, #0]
   81282:	6051      	str	r1, [r2, #4]
 }
 xbuffsection2[0]=(int)outvaluesection1;
   81284:	6010      	str	r0, [r2, #0]
 int m;
 for( m =0; m<=M;m++){
 sum2 += ((xbuffsection2[m]*bsection2[m]));
   81286:	fb04 f101 	mul.w	r1, r4, r1
   8128a:	fb08 1000 	mla	r0, r8, r0, r1
 }
 for(  m=1; m<=N;m++){
 sumy2 += ((ysection2[m]*asection2[m]));
   8128e:	4d31      	ldr	r5, [pc, #196]	; (81354 <movingFilterBandStop2+0x144>)
   81290:	686a      	ldr	r2, [r5, #4]
   81292:	f8d5 e008 	ldr.w	lr, [r5, #8]
 }
 
 for(l = N; l>1;l--){
 ysection2[l]=ysection2[l-1];
   81296:	f8c5 e00c 	str.w	lr, [r5, #12]
   8129a:	60aa      	str	r2, [r5, #8]
 }
 totsumsection2= (((sum2/1000)+(sumy2/1000)));
 ysection2[1] = totsumsection2;
   8129c:	fb08 0103 	mla	r1, r8, r3, r0
   812a0:	fb87 3001 	smull	r3, r0, r7, r1
   812a4:	17c9      	asrs	r1, r1, #31
   812a6:	ebc1 10a0 	rsb	r0, r1, r0, asr #6
   812aa:	4b2b      	ldr	r3, [pc, #172]	; (81358 <movingFilterBandStop2+0x148>)
   812ac:	fb03 f30e 	mul.w	r3, r3, lr
   812b0:	f240 7139 	movw	r1, #1849	; 0x739
   812b4:	fb01 3302 	mla	r3, r1, r2, r3
   812b8:	fb87 1203 	smull	r1, r2, r7, r3
   812bc:	17db      	asrs	r3, r3, #31
   812be:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   812c2:	4418      	add	r0, r3
   812c4:	47c8      	blx	r9
   812c6:	47b0      	blx	r6
   812c8:	6068      	str	r0, [r5, #4]
 outvaluesection2 = totsumsection2;

 //SECTION 3
 int o;
 for(o =M; o>0; o--){
 xbuffsection3[o]=xbuffsection3[o-1];
   812ca:	4924      	ldr	r1, [pc, #144]	; (8135c <movingFilterBandStop2+0x14c>)
   812cc:	688b      	ldr	r3, [r1, #8]
   812ce:	60cb      	str	r3, [r1, #12]
   812d0:	684a      	ldr	r2, [r1, #4]
   812d2:	608a      	str	r2, [r1, #8]
   812d4:	680b      	ldr	r3, [r1, #0]
   812d6:	604b      	str	r3, [r1, #4]
 }
 xbuffsection3[0]=(int)outvaluesection2;
   812d8:	6008      	str	r0, [r1, #0]
 int p;
 for( p =0; p<=M;p++){
 sum3 += ((xbuffsection3[p]*bsection3[p]));
   812da:	fb04 f403 	mul.w	r4, r4, r3
   812de:	fb08 4300 	mla	r3, r8, r0, r4
 }
 for(  p=1; p<=N;p++){
 sumy3 += ((ysection3[p]*asection3[p]));
   812e2:	4d1f      	ldr	r5, [pc, #124]	; (81360 <movingFilterBandStop2+0x150>)
   812e4:	686c      	ldr	r4, [r5, #4]
   812e6:	68a8      	ldr	r0, [r5, #8]
 }
 
 for(o = M; o>1;o--){
 ysection3[o]=ysection3[o-1];
   812e8:	60e8      	str	r0, [r5, #12]
   812ea:	60ac      	str	r4, [r5, #8]
 }
 totsumsection3= (((sum3/1000)+(sumy3/1000))*0.58);
 ysection3[1] = totsumsection3;
   812ec:	491d      	ldr	r1, [pc, #116]	; (81364 <movingFilterBandStop2+0x154>)
   812ee:	fb01 f100 	mul.w	r1, r1, r0
   812f2:	f44f 60d0 	mov.w	r0, #1664	; 0x680
   812f6:	fb00 1104 	mla	r1, r0, r4, r1
   812fa:	fb87 4001 	smull	r4, r0, r7, r1
   812fe:	17c9      	asrs	r1, r1, #31
   81300:	ebc1 10a0 	rsb	r0, r1, r0, asr #6
   81304:	fb08 3302 	mla	r3, r8, r2, r3
   81308:	fb87 2703 	smull	r2, r7, r7, r3
   8130c:	17db      	asrs	r3, r3, #31
   8130e:	ebc3 13a7 	rsb	r3, r3, r7, asr #6
   81312:	4418      	add	r0, r3
   81314:	4b14      	ldr	r3, [pc, #80]	; (81368 <movingFilterBandStop2+0x158>)
   81316:	4798      	blx	r3
   81318:	a305      	add	r3, pc, #20	; (adr r3, 81330 <movingFilterBandStop2+0x120>)
   8131a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8131e:	4c13      	ldr	r4, [pc, #76]	; (8136c <movingFilterBandStop2+0x15c>)
   81320:	47a0      	blx	r4
   81322:	4b13      	ldr	r3, [pc, #76]	; (81370 <movingFilterBandStop2+0x160>)
   81324:	4798      	blx	r3
   81326:	47b0      	blx	r6
   81328:	6068      	str	r0, [r5, #4]
 outvaluesection3 = totsumsection3;
 return outvaluesection3;

   8132a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8132e:	bf00      	nop
   81330:	28f5c28f 	.word	0x28f5c28f
   81334:	3fe28f5c 	.word	0x3fe28f5c
   81338:	20070b60 	.word	0x20070b60
   8133c:	fffff8ae 	.word	0xfffff8ae
   81340:	20070b90 	.word	0x20070b90
   81344:	10624dd3 	.word	0x10624dd3
   81348:	fffffcad 	.word	0xfffffcad
   8134c:	00082c3d 	.word	0x00082c3d
   81350:	20070b70 	.word	0x20070b70
   81354:	20070ba0 	.word	0x20070ba0
   81358:	fffffc6e 	.word	0xfffffc6e
   8135c:	20070b80 	.word	0x20070b80
   81360:	20070bb0 	.word	0x20070bb0
   81364:	fffffcf9 	.word	0xfffffcf9
   81368:	00082491 	.word	0x00082491
   8136c:	0008255d 	.word	0x0008255d
   81370:	00082981 	.word	0x00082981
   81374:	00082b95 	.word	0x00082b95

00081378 <movingFilterBandStop3>:

 }; //koefficienterna * 1000

 /*-------------------------------------------------*/

 uint32_t movingFilterBandStop3(uint32_t invalue){
   81378:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 int32_t outvaluesection1, outvaluesection2,outvaluesection3;
 
 //SECTION 1
 int i;
 for(i =M; i>0; i--){
 xbuffsection1[i]=xbuffsection1[i-1];
   8137c:	4b48      	ldr	r3, [pc, #288]	; (814a0 <movingFilterBandStop3+0x128>)
   8137e:	689a      	ldr	r2, [r3, #8]
   81380:	60da      	str	r2, [r3, #12]
   81382:	685e      	ldr	r6, [r3, #4]
   81384:	609e      	str	r6, [r3, #8]
   81386:	6819      	ldr	r1, [r3, #0]
   81388:	6059      	str	r1, [r3, #4]
 }
 xbuffsection1[0]=(int)invalue;
   8138a:	6018      	str	r0, [r3, #0]
 
 int j;
 for( j =0; j<=M;j++){
 sum1 += ((xbuffsection1[j]*bsection1[j]));
   8138c:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
   81390:	f06f 048e 	mvn.w	r4, #142	; 0x8e
   81394:	fb04 f101 	mul.w	r1, r4, r1
   81398:	fb08 1000 	mla	r0, r8, r0, r1
 }
 for(  j=1; j<=N;j++){
 sumy1 += ((ysection1[j]*asection1[j]));
   8139c:	4d41      	ldr	r5, [pc, #260]	; (814a4 <movingFilterBandStop3+0x12c>)
   8139e:	686a      	ldr	r2, [r5, #4]
   813a0:	f8d5 e008 	ldr.w	lr, [r5, #8]
 }
 
 for(i = N; i>1;i--){
 ysection1[i]=ysection1[i-1];
   813a4:	f8c5 e00c 	str.w	lr, [r5, #12]
   813a8:	60aa      	str	r2, [r5, #8]
 }

 totsumsection1= (((sum1/1000)+(sumy1/1000)));
 ysection1[1] = totsumsection1;
   813aa:	fb08 0106 	mla	r1, r8, r6, r0
   813ae:	4f3e      	ldr	r7, [pc, #248]	; (814a8 <movingFilterBandStop3+0x130>)
   813b0:	fb87 3001 	smull	r3, r0, r7, r1
   813b4:	17c9      	asrs	r1, r1, #31
   813b6:	ebc1 10a0 	rsb	r0, r1, r0, asr #6
   813ba:	4b3c      	ldr	r3, [pc, #240]	; (814ac <movingFilterBandStop3+0x134>)
   813bc:	fb03 f30e 	mul.w	r3, r3, lr
   813c0:	493b      	ldr	r1, [pc, #236]	; (814b0 <movingFilterBandStop3+0x138>)
   813c2:	fb01 3302 	mla	r3, r1, r2, r3
   813c6:	fb87 1203 	smull	r1, r2, r7, r3
   813ca:	17db      	asrs	r3, r3, #31
   813cc:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   813d0:	f8df 9108 	ldr.w	r9, [pc, #264]	; 814dc <movingFilterBandStop3+0x164>
   813d4:	4418      	add	r0, r3
   813d6:	47c8      	blx	r9
   813d8:	4e36      	ldr	r6, [pc, #216]	; (814b4 <movingFilterBandStop3+0x13c>)
   813da:	47b0      	blx	r6
   813dc:	6068      	str	r0, [r5, #4]
 outvaluesection1 = totsumsection1;
 //SECTION 2
 int l;
 for(l =M; l>0; l--){
 xbuffsection2[l]=xbuffsection2[l-1];
   813de:	4a36      	ldr	r2, [pc, #216]	; (814b8 <movingFilterBandStop3+0x140>)
   813e0:	6893      	ldr	r3, [r2, #8]
   813e2:	60d3      	str	r3, [r2, #12]
   813e4:	6853      	ldr	r3, [r2, #4]
   813e6:	6093      	str	r3, [r2, #8]
   813e8:	6811      	ldr	r1, [r2, #0]
   813ea:	6051      	str	r1, [r2, #4]
 }
 xbuffsection2[0]=(int)outvaluesection1;
   813ec:	6010      	str	r0, [r2, #0]
 int m;
 for( m =0; m<=M;m++){
 sum2 += ((xbuffsection2[m]*bsection2[m]));
   813ee:	fb04 f101 	mul.w	r1, r4, r1
   813f2:	fb08 1000 	mla	r0, r8, r0, r1
 }
 for(  m=1; m<=N;m++){
 sumy2 += ((ysection2[m]*asection2[m]));
   813f6:	4d31      	ldr	r5, [pc, #196]	; (814bc <movingFilterBandStop3+0x144>)
   813f8:	686a      	ldr	r2, [r5, #4]
   813fa:	f8d5 e008 	ldr.w	lr, [r5, #8]
 }
 
 for(l = N; l>1;l--){
 ysection2[l]=ysection2[l-1];
   813fe:	f8c5 e00c 	str.w	lr, [r5, #12]
   81402:	60aa      	str	r2, [r5, #8]
 }
 totsumsection2= (((sum2/1000)+(sumy2/1000)));
 ysection2[1] = totsumsection2;
   81404:	fb08 0103 	mla	r1, r8, r3, r0
   81408:	fb87 3001 	smull	r3, r0, r7, r1
   8140c:	17c9      	asrs	r1, r1, #31
   8140e:	ebc1 10a0 	rsb	r0, r1, r0, asr #6
   81412:	4b2b      	ldr	r3, [pc, #172]	; (814c0 <movingFilterBandStop3+0x148>)
   81414:	fb03 f30e 	mul.w	r3, r3, lr
   81418:	f240 3133 	movw	r1, #819	; 0x333
   8141c:	fb01 3302 	mla	r3, r1, r2, r3
   81420:	fb87 1203 	smull	r1, r2, r7, r3
   81424:	17db      	asrs	r3, r3, #31
   81426:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   8142a:	4418      	add	r0, r3
   8142c:	47c8      	blx	r9
   8142e:	47b0      	blx	r6
   81430:	6068      	str	r0, [r5, #4]
 outvaluesection2 = totsumsection2;

 //SECTION 3
 int o;
 for(o =M; o>0; o--){
 xbuffsection3[o]=xbuffsection3[o-1];
   81432:	4924      	ldr	r1, [pc, #144]	; (814c4 <movingFilterBandStop3+0x14c>)
   81434:	688b      	ldr	r3, [r1, #8]
   81436:	60cb      	str	r3, [r1, #12]
   81438:	684a      	ldr	r2, [r1, #4]
   8143a:	608a      	str	r2, [r1, #8]
   8143c:	680b      	ldr	r3, [r1, #0]
   8143e:	604b      	str	r3, [r1, #4]
 }
 xbuffsection3[0]=(int)outvaluesection2;
   81440:	6008      	str	r0, [r1, #0]
 int p;
 for( p =0; p<=M;p++){
 sum3 += ((xbuffsection3[p]*bsection3[p]));
   81442:	fb04 f403 	mul.w	r4, r4, r3
   81446:	fb08 4300 	mla	r3, r8, r0, r4
 }
 for(  p=1; p<=N;p++){
 sumy3 += ((ysection3[p]*asection3[p]));
   8144a:	4d1f      	ldr	r5, [pc, #124]	; (814c8 <movingFilterBandStop3+0x150>)
   8144c:	686c      	ldr	r4, [r5, #4]
   8144e:	68a8      	ldr	r0, [r5, #8]
 }
 
 for(o = M; o>1;o--){
 ysection3[o]=ysection3[o-1];
   81450:	60e8      	str	r0, [r5, #12]
   81452:	60ac      	str	r4, [r5, #8]
 }
 totsumsection3= (((sum3/1000)+(sumy3/1000))*0.10);
 ysection3[1] = totsumsection3;
   81454:	491d      	ldr	r1, [pc, #116]	; (814cc <movingFilterBandStop3+0x154>)
   81456:	fb01 f100 	mul.w	r1, r1, r0
   8145a:	205c      	movs	r0, #92	; 0x5c
   8145c:	fb00 1104 	mla	r1, r0, r4, r1
   81460:	fb87 4001 	smull	r4, r0, r7, r1
   81464:	17c9      	asrs	r1, r1, #31
   81466:	ebc1 10a0 	rsb	r0, r1, r0, asr #6
   8146a:	fb08 3302 	mla	r3, r8, r2, r3
   8146e:	fb87 2703 	smull	r2, r7, r7, r3
   81472:	17db      	asrs	r3, r3, #31
   81474:	ebc3 13a7 	rsb	r3, r3, r7, asr #6
   81478:	4418      	add	r0, r3
   8147a:	4b15      	ldr	r3, [pc, #84]	; (814d0 <movingFilterBandStop3+0x158>)
   8147c:	4798      	blx	r3
   8147e:	a306      	add	r3, pc, #24	; (adr r3, 81498 <movingFilterBandStop3+0x120>)
   81480:	e9d3 2300 	ldrd	r2, r3, [r3]
   81484:	4c13      	ldr	r4, [pc, #76]	; (814d4 <movingFilterBandStop3+0x15c>)
   81486:	47a0      	blx	r4
   81488:	4b13      	ldr	r3, [pc, #76]	; (814d8 <movingFilterBandStop3+0x160>)
   8148a:	4798      	blx	r3
   8148c:	47b0      	blx	r6
   8148e:	6068      	str	r0, [r5, #4]
 outvaluesection3 = totsumsection3;
 return outvaluesection3;

   81490:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81494:	f3af 8000 	nop.w
   81498:	9999999a 	.word	0x9999999a
   8149c:	3fb99999 	.word	0x3fb99999
   814a0:	20070bc0 	.word	0x20070bc0
   814a4:	20070bf0 	.word	0x20070bf0
   814a8:	10624dd3 	.word	0x10624dd3
   814ac:	fffffd8c 	.word	0xfffffd8c
   814b0:	fffffd92 	.word	0xfffffd92
   814b4:	00082c3d 	.word	0x00082c3d
   814b8:	20070bd0 	.word	0x20070bd0
   814bc:	20070c00 	.word	0x20070c00
   814c0:	fffffd7a 	.word	0xfffffd7a
   814c4:	20070be0 	.word	0x20070be0
   814c8:	20070c10 	.word	0x20070c10
   814cc:	fffffede 	.word	0xfffffede
   814d0:	00082491 	.word	0x00082491
   814d4:	0008255d 	.word	0x0008255d
   814d8:	00082981 	.word	0x00082981
   814dc:	00082b95 	.word	0x00082b95

000814e0 <adc_setup>:

/************************************************************************/
/* Initierar ADC för pinne  A0-A2 och A8                                */
/************************************************************************/
void adc_setup()
{
   814e0:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   814e2:	2025      	movs	r0, #37	; 0x25
   814e4:	4b14      	ldr	r3, [pc, #80]	; (81538 <adc_setup+0x58>)
   814e6:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 20000000, 0);		// Konfiguerar för maximal frekvens på 84 MHz
   814e8:	4c14      	ldr	r4, [pc, #80]	; (8153c <adc_setup+0x5c>)
   814ea:	2300      	movs	r3, #0
   814ec:	4a14      	ldr	r2, [pc, #80]	; (81540 <adc_setup+0x60>)
   814ee:	4915      	ldr	r1, [pc, #84]	; (81544 <adc_setup+0x64>)
   814f0:	4620      	mov	r0, r4
   814f2:	4d15      	ldr	r5, [pc, #84]	; (81548 <adc_setup+0x68>)
   814f4:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, 0, 0);
   814f6:	2300      	movs	r3, #0
   814f8:	461a      	mov	r2, r3
   814fa:	4619      	mov	r1, r3
   814fc:	4620      	mov	r0, r4
   814fe:	4d13      	ldr	r5, [pc, #76]	; (8154c <adc_setup+0x6c>)
   81500:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);			// Sätter upplösningen på 12 bitar
   81502:	2100      	movs	r1, #0
   81504:	4620      	mov	r0, r4
   81506:	4b12      	ldr	r3, [pc, #72]	; (81550 <adc_setup+0x70>)
   81508:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// Analog pin 8			
   8150a:	210a      	movs	r1, #10
   8150c:	4620      	mov	r0, r4
   8150e:	4d11      	ldr	r5, [pc, #68]	; (81554 <adc_setup+0x74>)
   81510:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_6);					// Analog pin 1
   81512:	2106      	movs	r1, #6
   81514:	4620      	mov	r0, r4
   81516:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_5);					// Analog pin 2
   81518:	2105      	movs	r1, #5
   8151a:	4620      	mov	r0, r4
   8151c:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_4);					// Analog pin 3
   8151e:	2104      	movs	r1, #4
   81520:	4620      	mov	r0, r4
   81522:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_3);					// Analog pin 2
   81524:	2103      	movs	r1, #3
   81526:	4620      	mov	r0, r4
   81528:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				
   8152a:	2200      	movs	r2, #0
   8152c:	4611      	mov	r1, r2
   8152e:	4620      	mov	r0, r4
   81530:	4b09      	ldr	r3, [pc, #36]	; (81558 <adc_setup+0x78>)
   81532:	4798      	blx	r3
   81534:	bd38      	pop	{r3, r4, r5, pc}
   81536:	bf00      	nop
   81538:	00081f0d 	.word	0x00081f0d
   8153c:	400c0000 	.word	0x400c0000
   81540:	01312d00 	.word	0x01312d00
   81544:	0a037a00 	.word	0x0a037a00
   81548:	000801dd 	.word	0x000801dd
   8154c:	00080231 	.word	0x00080231
   81550:	00080211 	.word	0x00080211
   81554:	00080255 	.word	0x00080255
   81558:	00080221 	.word	0x00080221

0008155c <dac_setup>:


/************************************************************************/
/* Initierar DAC för pin DAC1                                           */
/************************************************************************/
void dac_setup() {
   8155c:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_DACC);
   8155e:	2026      	movs	r0, #38	; 0x26
   81560:	4b0c      	ldr	r3, [pc, #48]	; (81594 <dac_setup+0x38>)
   81562:	4798      	blx	r3
	dacc_reset(DACC);
   81564:	4c0c      	ldr	r4, [pc, #48]	; (81598 <dac_setup+0x3c>)
   81566:	4620      	mov	r0, r4
   81568:	4b0c      	ldr	r3, [pc, #48]	; (8159c <dac_setup+0x40>)
   8156a:	4798      	blx	r3
	dacc_set_transfer_mode(DACC, 0);
   8156c:	2100      	movs	r1, #0
   8156e:	4620      	mov	r0, r4
   81570:	4b0b      	ldr	r3, [pc, #44]	; (815a0 <dac_setup+0x44>)
   81572:	4798      	blx	r3
	dacc_set_timing(DACC,1,1,0);			// 1 är den kortade uppdateringsperiod, 1 max speed, 0 start upp tid
   81574:	2300      	movs	r3, #0
   81576:	2201      	movs	r2, #1
   81578:	4611      	mov	r1, r2
   8157a:	4620      	mov	r0, r4
   8157c:	4d09      	ldr	r5, [pc, #36]	; (815a4 <dac_setup+0x48>)
   8157e:	47a8      	blx	r5
	
	dacc_set_channel_selection(DACC,1);		// Channel DAC1
   81580:	2101      	movs	r1, #1
   81582:	4620      	mov	r0, r4
   81584:	4b08      	ldr	r3, [pc, #32]	; (815a8 <dac_setup+0x4c>)
   81586:	4798      	blx	r3
	dacc_enable_channel(DACC, 1);			// Startar DAC1
   81588:	2101      	movs	r1, #1
   8158a:	4620      	mov	r0, r4
   8158c:	4b07      	ldr	r3, [pc, #28]	; (815ac <dac_setup+0x50>)
   8158e:	4798      	blx	r3
   81590:	bd38      	pop	{r3, r4, r5, pc}
   81592:	bf00      	nop
   81594:	00081f0d 	.word	0x00081f0d
   81598:	400c8000 	.word	0x400c8000
   8159c:	0008160d 	.word	0x0008160d
   815a0:	00081615 	.word	0x00081615
   815a4:	00081649 	.word	0x00081649
   815a8:	00081631 	.word	0x00081631
   815ac:	00081679 	.word	0x00081679

000815b0 <configure_tc>:
/************************************************************************/
/* Denna metod initierar interruptet                                    */
/* 42000000 -> 2100 - 20000												*/
/************************************************************************/
void configure_tc(void)
{
   815b0:	b510      	push	{r4, lr}
	/* Konfiguerar PMC */
	pmc_enable_periph_clk(ID_TC0);
   815b2:	201b      	movs	r0, #27
   815b4:	4b0e      	ldr	r3, [pc, #56]	; (815f0 <configure_tc+0x40>)
   815b6:	4798      	blx	r3

	/** Konfiguerar TC för 20 khz frevkens och triggar på RC jämförelse. */
	tc_init(TC0, 0, 0 | TC_CMR_CPCTRG);			//Timer_clock_1 - MCK/2 - 42 MHz
   815b8:	4c0e      	ldr	r4, [pc, #56]	; (815f4 <configure_tc+0x44>)
   815ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   815be:	2100      	movs	r1, #0
   815c0:	4620      	mov	r0, r4
   815c2:	4b0d      	ldr	r3, [pc, #52]	; (815f8 <configure_tc+0x48>)
   815c4:	4798      	blx	r3
	tc_write_rc(TC0, 0, 2100);					//2100 -> fs = 20 kHz -> 20 kHz valdes för att man vill ha in 4 st filter. Ett filter tar ca 11-12 ms
   815c6:	f640 0234 	movw	r2, #2100	; 0x834
   815ca:	2100      	movs	r1, #0
   815cc:	4620      	mov	r0, r4
   815ce:	4b0b      	ldr	r3, [pc, #44]	; (815fc <configure_tc+0x4c>)
   815d0:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   815d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   815d6:	4b0a      	ldr	r3, [pc, #40]	; (81600 <configure_tc+0x50>)
   815d8:	601a      	str	r2, [r3, #0]

	/* Konfiguerar och sätter på interruptet på RC-jämförelsen*/
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
   815da:	2210      	movs	r2, #16
   815dc:	2100      	movs	r1, #0
   815de:	4620      	mov	r0, r4
   815e0:	4b08      	ldr	r3, [pc, #32]	; (81604 <configure_tc+0x54>)
   815e2:	4798      	blx	r3

	tc_start(TC0, 0);
   815e4:	2100      	movs	r1, #0
   815e6:	4620      	mov	r0, r4
   815e8:	4b07      	ldr	r3, [pc, #28]	; (81608 <configure_tc+0x58>)
   815ea:	4798      	blx	r3
   815ec:	bd10      	pop	{r4, pc}
   815ee:	bf00      	nop
   815f0:	00081f0d 	.word	0x00081f0d
   815f4:	40080000 	.word	0x40080000
   815f8:	0008168d 	.word	0x0008168d
   815fc:	000816c5 	.word	0x000816c5
   81600:	e000e100 	.word	0xe000e100
   81604:	000816cd 	.word	0x000816cd
   81608:	000816ad 	.word	0x000816ad

0008160c <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
   8160c:	2301      	movs	r3, #1
   8160e:	6003      	str	r3, [r0, #0]
   81610:	4770      	bx	lr
   81612:	bf00      	nop

00081614 <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
   81614:	b121      	cbz	r1, 81620 <dacc_set_transfer_mode+0xc>
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR |= DACC_MR_WORD;
#else
		p_dacc->DACC_MR |= DACC_MR_WORD_WORD;
   81616:	6843      	ldr	r3, [r0, #4]
   81618:	f043 0310 	orr.w	r3, r3, #16
   8161c:	6043      	str	r3, [r0, #4]
   8161e:	e003      	b.n	81628 <dacc_set_transfer_mode+0x14>
#endif
	} else {
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
   81620:	6843      	ldr	r3, [r0, #4]
   81622:	f023 0310 	bic.w	r3, r3, #16
   81626:	6043      	str	r3, [r0, #4]
#endif
	}
	return DACC_RC_OK;
}
   81628:	2000      	movs	r0, #0
   8162a:	4770      	bx	lr

0008162c <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data)
{
	p_dacc->DACC_CDR = ul_data;
   8162c:	6201      	str	r1, [r0, #32]
   8162e:	4770      	bx	lr

00081630 <dacc_set_channel_selection>:
 *
 * \return \ref DACC_RC_OK if successful.
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
   81630:	6843      	ldr	r3, [r0, #4]
	if (ul_channel > MAX_CH_NB) {
   81632:	2901      	cmp	r1, #1
   81634:	d806      	bhi.n	81644 <dacc_set_channel_selection+0x14>
		return DACC_RC_INVALID_PARAM;
	}
	mr &= ~(DACC_MR_TAG);
   81636:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
   8163a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
	p_dacc->DACC_MR = mr;
   8163e:	6041      	str	r1, [r0, #4]
	return DACC_RC_OK;
   81640:	2000      	movs	r0, #0
   81642:	4770      	bx	lr
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
	if (ul_channel > MAX_CH_NB) {
		return DACC_RC_INVALID_PARAM;
   81644:	2001      	movs	r0, #1
	}
	mr &= ~(DACC_MR_TAG);
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
	p_dacc->DACC_MR = mr;
	return DACC_RC_OK;
}
   81646:	4770      	bx	lr

00081648 <dacc_set_timing>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_timing(Dacc *p_dacc,
		uint32_t ul_refresh, uint32_t ul_maxs, uint32_t ul_startup)
{
   81648:	b410      	push	{r4}
	uint32_t mr = p_dacc->DACC_MR
   8164a:	6844      	ldr	r4, [r0, #4]
   8164c:	f024 547c 	bic.w	r4, r4, #1056964608	; 0x3f000000
   81650:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
		& (~(DACC_MR_REFRESH_Msk | DACC_MR_STARTUP_Msk));
	mr |= DACC_MR_REFRESH(ul_refresh);
   81654:	0209      	lsls	r1, r1, #8
   81656:	b289      	uxth	r1, r1
   81658:	430c      	orrs	r4, r1
	if (ul_maxs) {
   8165a:	b112      	cbz	r2, 81662 <dacc_set_timing+0x1a>
		mr |= DACC_MR_MAXS;
   8165c:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
   81660:	e001      	b.n	81666 <dacc_set_timing+0x1e>
	} else {
		mr &= ~DACC_MR_MAXS;
   81662:	f424 1400 	bic.w	r4, r4, #2097152	; 0x200000
	}
	mr |= (DACC_MR_STARTUP_Msk & ((ul_startup) << DACC_MR_STARTUP_Pos));
   81666:	061b      	lsls	r3, r3, #24
   81668:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
   8166c:	431c      	orrs	r4, r3
	p_dacc->DACC_MR = mr;
   8166e:	6044      	str	r4, [r0, #4]
	return DACC_RC_OK;
}
   81670:	2000      	movs	r0, #0
   81672:	bc10      	pop	{r4}
   81674:	4770      	bx	lr
   81676:	bf00      	nop

00081678 <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
   81678:	2901      	cmp	r1, #1
   8167a:	d805      	bhi.n	81688 <dacc_enable_channel+0x10>
		return DACC_RC_INVALID_PARAM;

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
   8167c:	2301      	movs	r3, #1
   8167e:	fa03 f101 	lsl.w	r1, r3, r1
   81682:	6101      	str	r1, [r0, #16]
	return DACC_RC_OK;
   81684:	2000      	movs	r0, #0
   81686:	4770      	bx	lr
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
		return DACC_RC_INVALID_PARAM;
   81688:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
   8168a:	4770      	bx	lr

0008168c <tc_init>:
 * This is because the setting forces TIOB to be an input even if the
 * external event trigger has not been enabled with \c TC_CMR_ENETRG, and
 * thus prevents normal operation of TIOB.
 */
void tc_init(Tc *p_tc, uint32_t ul_channel, uint32_t ul_mode)
{
   8168c:	b410      	push	{r4}
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8168e:	0189      	lsls	r1, r1, #6
   81690:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   81692:	2402      	movs	r4, #2
   81694:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   81696:	f04f 31ff 	mov.w	r1, #4294967295
   8169a:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   8169c:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8169e:	605a      	str	r2, [r3, #4]
}
   816a0:	bc10      	pop	{r4}
   816a2:	4770      	bx	lr

000816a4 <tc_set_block_mode>:
 * \param ul_blockmode Block mode register value to set.
 *
 */
void tc_set_block_mode(Tc *p_tc, uint32_t ul_blockmode)
{
	p_tc->TC_BMR = ul_blockmode;
   816a4:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   816a8:	4770      	bx	lr
   816aa:	bf00      	nop

000816ac <tc_start>:
void tc_start(Tc *p_tc, uint32_t ul_channel)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   816ac:	0189      	lsls	r1, r1, #6
   816ae:	2305      	movs	r3, #5
   816b0:	5043      	str	r3, [r0, r1]
   816b2:	4770      	bx	lr

000816b4 <tc_stop>:
void tc_stop(Tc *p_tc, uint32_t ul_channel)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   816b4:	0189      	lsls	r1, r1, #6
   816b6:	2302      	movs	r3, #2
   816b8:	5043      	str	r3, [r0, r1]
   816ba:	4770      	bx	lr

000816bc <tc_read_cv>:
uint32_t tc_read_cv(Tc *p_tc, uint32_t ul_channel)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   816bc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   816c0:	6908      	ldr	r0, [r1, #16]
}
   816c2:	4770      	bx	lr

000816c4 <tc_write_rc>:
		uint32_t ul_value)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   816c4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   816c8:	61ca      	str	r2, [r1, #28]
   816ca:	4770      	bx	lr

000816cc <tc_enable_interrupt>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   816cc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   816d0:	624a      	str	r2, [r1, #36]	; 0x24
   816d2:	4770      	bx	lr

000816d4 <tc_get_status>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   816d4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   816d8:	6a08      	ldr	r0, [r1, #32]
}
   816da:	4770      	bx	lr

000816dc <lcdWrite>:
/*
 *	writes the byte (8 bits) to the LCD display as two consecutive 4 bits 
 *	type = 0 controls the display
 *	type = 1 writes the content of the byte (usually interpreted as ASCII-code) to the display
 */
{
   816dc:	b5f0      	push	{r4, r5, r6, r7, lr}
   816de:	b085      	sub	sp, #20
   816e0:	4605      	mov	r5, r0
   816e2:	460e      	mov	r6, r1
	/* In it's infinite wisdom the shield has the data pins in mirrored order compared to the Due board */
	uint8_t mirror_pin[16]={0b0000,0b1000,0b0100,0b1100,0b0010,0b1010,0b0110,0b1110,0b0001,0b1001,0b0101,0b1101,0b0011,0b1011,0b0111,0b1111};
   816e4:	4b1e      	ldr	r3, [pc, #120]	; (81760 <lcdWrite+0x84>)
   816e6:	466c      	mov	r4, sp
   816e8:	6818      	ldr	r0, [r3, #0]
   816ea:	6859      	ldr	r1, [r3, #4]
   816ec:	689a      	ldr	r2, [r3, #8]
   816ee:	68db      	ldr	r3, [r3, #12]
   816f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}

	byte_orig = byte;

	/* write the first 4 bits to the shield. */
	byte = byte>>4;
	byte = mirror_pin[byte];
   816f2:	eb04 1315 	add.w	r3, r4, r5, lsr #4
	byte32 = (uint32_t)byte << 23;
   816f6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
   816fa:	05db      	lsls	r3, r3, #23
__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
   816fc:	b126      	cbz	r6, 81708 <lcdWrite+0x2c>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   816fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
   81702:	4a18      	ldr	r2, [pc, #96]	; (81764 <lcdWrite+0x88>)
   81704:	6311      	str	r1, [r2, #48]	; 0x30
   81706:	e003      	b.n	81710 <lcdWrite+0x34>
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81708:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
   8170c:	4a15      	ldr	r2, [pc, #84]	; (81764 <lcdWrite+0x88>)
   8170e:	6351      	str	r1, [r2, #52]	; 0x34
__always_inline static void arch_ioport_set_port_level(ioport_port_t port,
		ioport_port_mask_t mask, ioport_port_mask_t level)
{
	Pio *base = arch_ioport_port_to_base(port);

	base->PIO_SODR = mask & level;
   81710:	f003 62f0 	and.w	r2, r3, #125829120	; 0x7800000
   81714:	4c13      	ldr	r4, [pc, #76]	; (81764 <lcdWrite+0x88>)
   81716:	6322      	str	r2, [r4, #48]	; 0x30
	base->PIO_CODR = mask & ~level;
   81718:	43db      	mvns	r3, r3
   8171a:	f003 63f0 	and.w	r3, r3, #125829120	; 0x7800000
   8171e:	6363      	str	r3, [r4, #52]	; 0x34
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81720:	f44f 1700 	mov.w	r7, #2097152	; 0x200000
   81724:	6327      	str	r7, [r4, #48]	; 0x30
	mirrored_output = byte<<4;
	
	ioport_set_pin_level(LCD_RS, type); 
	ioport_set_port_level(IOPORT_PIOC, LCD_mask_D4_D7, byte32);
	ioport_set_pin_level(LCD_Enable, HIGH);
	delayMicroseconds(1);
   81726:	2001      	movs	r0, #1
   81728:	4e0f      	ldr	r6, [pc, #60]	; (81768 <lcdWrite+0x8c>)
   8172a:	47b0      	blx	r6
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8172c:	6367      	str	r7, [r4, #52]	; 0x34
	ioport_set_pin_level(LCD_Enable, LOW);
	
	delayMicroseconds(100);
   8172e:	2064      	movs	r0, #100	; 0x64
   81730:	47b0      	blx	r6
	
	/* write the second 4 bits to the shield. */
	byte = byte_orig;
	byte = byte & 0x0f;
	byte = mirror_pin[byte];
   81732:	f005 050f 	and.w	r5, r5, #15
   81736:	ab04      	add	r3, sp, #16
   81738:	441d      	add	r5, r3
	byte32 = (uint32_t)byte<<23;
   8173a:	f815 3c10 	ldrb.w	r3, [r5, #-16]
   8173e:	05db      	lsls	r3, r3, #23
__always_inline static void arch_ioport_set_port_level(ioport_port_t port,
		ioport_port_mask_t mask, ioport_port_mask_t level)
{
	Pio *base = arch_ioport_port_to_base(port);

	base->PIO_SODR = mask & level;
   81740:	f003 62f0 	and.w	r2, r3, #125829120	; 0x7800000
   81744:	6322      	str	r2, [r4, #48]	; 0x30
	base->PIO_CODR = mask & ~level;
   81746:	43db      	mvns	r3, r3
   81748:	f003 63f0 	and.w	r3, r3, #125829120	; 0x7800000
   8174c:	6363      	str	r3, [r4, #52]	; 0x34
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8174e:	6327      	str	r7, [r4, #48]	; 0x30
	mirrored_output = mirrored_output + byte;

	ioport_set_port_level(IOPORT_PIOC, LCD_mask_D4_D7, byte32);
	ioport_set_pin_level(LCD_Enable, HIGH);
	delayMicroseconds(1);
   81750:	2001      	movs	r0, #1
   81752:	47b0      	blx	r6
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81754:	6367      	str	r7, [r4, #52]	; 0x34
	ioport_set_pin_level(LCD_Enable, LOW);
	delayMicroseconds(100);
   81756:	2064      	movs	r0, #100	; 0x64
   81758:	47b0      	blx	r6
	
	return 0;
}
   8175a:	2000      	movs	r0, #0
   8175c:	b005      	add	sp, #20
   8175e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81760:	00083cd0 	.word	0x00083cd0
   81764:	400e1200 	.word	0x400e1200
   81768:	00080339 	.word	0x00080339

0008176c <lcdInit>:
#include <asf.h>
#include "lcdFunctions.h"
#include "Delay/DelayFunctions.h"	/* The sam3x8e microcontroller can write faster than the LCD controller can handle its inputs */

int lcdInit(void)		/* Initializes the display on the LCD shield, returns 1 if everything is ok */
{
   8176c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81770:	4c34      	ldr	r4, [pc, #208]	; (81844 <lcdInit+0xd8>)
   81772:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
   81776:	6127      	str	r7, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81778:	f8c4 70a0 	str.w	r7, [r4, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8177c:	f44f 1500 	mov.w	r5, #2097152	; 0x200000
   81780:	6125      	str	r5, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81782:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, enum ioport_direction group_direction)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (group_direction == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = mask;
   81786:	f04f 63f0 	mov.w	r3, #125829120	; 0x7800000
   8178a:	6123      	str	r3, [r4, #16]
	} else if (group_direction == IOPORT_DIR_INPUT) {
		base->PIO_ODR = mask;
	}

	base->PIO_OWER = mask;
   8178c:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81790:	6365      	str	r5, [r4, #52]	; 0x34
	/* At power on */
	ioport_set_pin_dir(LCD_RS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LCD_Enable, IOPORT_DIR_OUTPUT);
	ioport_set_port_dir(IOPORT_PIOC, LCD_mask_D4_D7, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(LCD_Enable, LOW);
	delayMicroseconds(30000);		/* wait > 15 ms */
   81792:	f247 5030 	movw	r0, #30000	; 0x7530
   81796:	4e2c      	ldr	r6, [pc, #176]	; (81848 <lcdInit+0xdc>)
   81798:	47b0      	blx	r6
   8179a:	6367      	str	r7, [r4, #52]	; 0x34
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8179c:	f04f 6a80 	mov.w	sl, #67108864	; 0x4000000
   817a0:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
   817a4:	f04f 7900 	mov.w	r9, #33554432	; 0x2000000
   817a8:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   817ac:	f04f 7880 	mov.w	r8, #16777216	; 0x1000000
   817b0:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
   817b4:	f44f 0700 	mov.w	r7, #8388608	; 0x800000
   817b8:	6367      	str	r7, [r4, #52]	; 0x34
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   817ba:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LCD_D4, HIGH);
	ioport_set_pin_level(LCD_D5, HIGH);
	ioport_set_pin_level(LCD_D6, LOW);
	ioport_set_pin_level(LCD_D7, LOW);
	ioport_set_pin_level(LCD_Enable, HIGH);
	delayMicroseconds(1);		/* wait 1 us */
   817bc:	2001      	movs	r0, #1
   817be:	47b0      	blx	r6
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   817c0:	6365      	str	r5, [r4, #52]	; 0x34
	ioport_set_pin_level(LCD_Enable, LOW);
	delayMicroseconds(4100);	/* wait for more than 4,1 ms */
   817c2:	f241 0004 	movw	r0, #4100	; 0x1004
   817c6:	47b0      	blx	r6
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   817c8:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
   817cc:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   817d0:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
   817d4:	6367      	str	r7, [r4, #52]	; 0x34
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   817d6:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LCD_D4, HIGH);
	ioport_set_pin_level(LCD_D5, HIGH);
	ioport_set_pin_level(LCD_D6, LOW);
	ioport_set_pin_level(LCD_D7, LOW);
	ioport_set_pin_level(LCD_Enable, HIGH);
	delayMicroseconds(1);	/* delay 1 us */
   817d8:	2001      	movs	r0, #1
   817da:	47b0      	blx	r6
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   817dc:	6365      	str	r5, [r4, #52]	; 0x34
	ioport_set_pin_level(LCD_Enable, LOW);
	delayMicroseconds(100);	/* wait 100 us */
   817de:	2064      	movs	r0, #100	; 0x64
   817e0:	47b0      	blx	r6
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   817e2:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
   817e6:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   817ea:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
   817ee:	6367      	str	r7, [r4, #52]	; 0x34
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   817f0:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LCD_D4, HIGH);
	ioport_set_pin_level(LCD_D5, HIGH);
	ioport_set_pin_level(LCD_D6, LOW);
	ioport_set_pin_level(LCD_D7, LOW);
	ioport_set_pin_level(LCD_Enable, HIGH);
	delayMicroseconds(1);	/* wait 1 us */
   817f2:	2001      	movs	r0, #1
   817f4:	47b0      	blx	r6
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   817f6:	6365      	str	r5, [r4, #52]	; 0x34
	ioport_set_pin_level(LCD_Enable, LOW);		
	delayMicroseconds(100);	/* wait 100 us */
   817f8:	2064      	movs	r0, #100	; 0x64
   817fa:	47b0      	blx	r6
   817fc:	f8c4 a034 	str.w	sl, [r4, #52]	; 0x34
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   81800:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81804:	f8c4 8034 	str.w	r8, [r4, #52]	; 0x34
   81808:	6367      	str	r7, [r4, #52]	; 0x34
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   8180a:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LCD_D4, LOW);
	ioport_set_pin_level(LCD_D5, HIGH);
	ioport_set_pin_level(LCD_D6, LOW);
	ioport_set_pin_level(LCD_D7, LOW);
	ioport_set_pin_level(LCD_Enable, HIGH);
	delayMicroseconds(1);
   8180c:	2001      	movs	r0, #1
   8180e:	47b0      	blx	r6
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81810:	6365      	str	r5, [r4, #52]	; 0x34
	ioport_set_pin_level(LCD_Enable, LOW);
	delayMicroseconds(100);
   81812:	2064      	movs	r0, #100	; 0x64
   81814:	47b0      	blx	r6
	lcdWrite(0b00101000, LOW);		/* Two rows, small font */
   81816:	2100      	movs	r1, #0
   81818:	2028      	movs	r0, #40	; 0x28
   8181a:	4c0c      	ldr	r4, [pc, #48]	; (8184c <lcdInit+0xe0>)
   8181c:	47a0      	blx	r4
	lcdWrite(0b00001000, LOW);		/* Display off */
   8181e:	2100      	movs	r1, #0
   81820:	2008      	movs	r0, #8
   81822:	47a0      	blx	r4
	lcdWrite(0b00000001, LOW);		/* Display clear */
   81824:	2100      	movs	r1, #0
   81826:	2001      	movs	r0, #1
   81828:	47a0      	blx	r4
	delayMicroseconds(3000);
   8182a:	f640 30b8 	movw	r0, #3000	; 0xbb8
   8182e:	47b0      	blx	r6
	lcdWrite(0b00000110, LOW);		/* Entry mode set: move cursor right, no display shift */
   81830:	2100      	movs	r1, #0
   81832:	2006      	movs	r0, #6
   81834:	47a0      	blx	r4
	lcdWrite(0b00001111 ,LOW);		/* Display on, cursor on, blinking on */
   81836:	2100      	movs	r1, #0
   81838:	200f      	movs	r0, #15
   8183a:	47a0      	blx	r4

	all_ok = 0;					/* simple return statement showing that the initialization of the LCD has completed */
	return all_ok;
}
   8183c:	2000      	movs	r0, #0
   8183e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81842:	bf00      	nop
   81844:	400e1200 	.word	0x400e1200
   81848:	00080339 	.word	0x00080339
   8184c:	000816dd 	.word	0x000816dd

00081850 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   81850:	b5f0      	push	{r4, r5, r6, r7, lr}
   81852:	b083      	sub	sp, #12
   81854:	4604      	mov	r4, r0
   81856:	460d      	mov	r5, r1
	uint32_t val = 0;
   81858:	2300      	movs	r3, #0
   8185a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8185c:	4b1f      	ldr	r3, [pc, #124]	; (818dc <usart_serial_getchar+0x8c>)
   8185e:	4298      	cmp	r0, r3
   81860:	d107      	bne.n	81872 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   81862:	461f      	mov	r7, r3
   81864:	4e1e      	ldr	r6, [pc, #120]	; (818e0 <usart_serial_getchar+0x90>)
   81866:	4629      	mov	r1, r5
   81868:	4638      	mov	r0, r7
   8186a:	47b0      	blx	r6
   8186c:	2800      	cmp	r0, #0
   8186e:	d1fa      	bne.n	81866 <usart_serial_getchar+0x16>
   81870:	e019      	b.n	818a6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81872:	4b1c      	ldr	r3, [pc, #112]	; (818e4 <usart_serial_getchar+0x94>)
   81874:	4298      	cmp	r0, r3
   81876:	d109      	bne.n	8188c <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   81878:	461f      	mov	r7, r3
   8187a:	4e1b      	ldr	r6, [pc, #108]	; (818e8 <usart_serial_getchar+0x98>)
   8187c:	a901      	add	r1, sp, #4
   8187e:	4638      	mov	r0, r7
   81880:	47b0      	blx	r6
   81882:	2800      	cmp	r0, #0
   81884:	d1fa      	bne.n	8187c <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   81886:	9b01      	ldr	r3, [sp, #4]
   81888:	702b      	strb	r3, [r5, #0]
   8188a:	e019      	b.n	818c0 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8188c:	4b17      	ldr	r3, [pc, #92]	; (818ec <usart_serial_getchar+0x9c>)
   8188e:	4298      	cmp	r0, r3
   81890:	d109      	bne.n	818a6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   81892:	461e      	mov	r6, r3
   81894:	4c14      	ldr	r4, [pc, #80]	; (818e8 <usart_serial_getchar+0x98>)
   81896:	a901      	add	r1, sp, #4
   81898:	4630      	mov	r0, r6
   8189a:	47a0      	blx	r4
   8189c:	2800      	cmp	r0, #0
   8189e:	d1fa      	bne.n	81896 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   818a0:	9b01      	ldr	r3, [sp, #4]
   818a2:	702b      	strb	r3, [r5, #0]
   818a4:	e018      	b.n	818d8 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   818a6:	4b12      	ldr	r3, [pc, #72]	; (818f0 <usart_serial_getchar+0xa0>)
   818a8:	429c      	cmp	r4, r3
   818aa:	d109      	bne.n	818c0 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   818ac:	461e      	mov	r6, r3
   818ae:	4c0e      	ldr	r4, [pc, #56]	; (818e8 <usart_serial_getchar+0x98>)
   818b0:	a901      	add	r1, sp, #4
   818b2:	4630      	mov	r0, r6
   818b4:	47a0      	blx	r4
   818b6:	2800      	cmp	r0, #0
   818b8:	d1fa      	bne.n	818b0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   818ba:	9b01      	ldr	r3, [sp, #4]
   818bc:	702b      	strb	r3, [r5, #0]
   818be:	e00b      	b.n	818d8 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   818c0:	4b0c      	ldr	r3, [pc, #48]	; (818f4 <usart_serial_getchar+0xa4>)
   818c2:	429c      	cmp	r4, r3
   818c4:	d108      	bne.n	818d8 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   818c6:	461e      	mov	r6, r3
   818c8:	4c07      	ldr	r4, [pc, #28]	; (818e8 <usart_serial_getchar+0x98>)
   818ca:	a901      	add	r1, sp, #4
   818cc:	4630      	mov	r0, r6
   818ce:	47a0      	blx	r4
   818d0:	2800      	cmp	r0, #0
   818d2:	d1fa      	bne.n	818ca <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   818d4:	9b01      	ldr	r3, [sp, #4]
   818d6:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   818d8:	b003      	add	sp, #12
   818da:	bdf0      	pop	{r4, r5, r6, r7, pc}
   818dc:	400e0800 	.word	0x400e0800
   818e0:	000802bd 	.word	0x000802bd
   818e4:	40098000 	.word	0x40098000
   818e8:	000802e5 	.word	0x000802e5
   818ec:	4009c000 	.word	0x4009c000
   818f0:	400a0000 	.word	0x400a0000
   818f4:	400a4000 	.word	0x400a4000

000818f8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   818f8:	b570      	push	{r4, r5, r6, lr}
   818fa:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   818fc:	4b1e      	ldr	r3, [pc, #120]	; (81978 <usart_serial_putchar+0x80>)
   818fe:	4298      	cmp	r0, r3
   81900:	d108      	bne.n	81914 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
   81902:	461e      	mov	r6, r3
   81904:	4d1d      	ldr	r5, [pc, #116]	; (8197c <usart_serial_putchar+0x84>)
   81906:	4621      	mov	r1, r4
   81908:	4630      	mov	r0, r6
   8190a:	47a8      	blx	r5
   8190c:	2800      	cmp	r0, #0
   8190e:	d1fa      	bne.n	81906 <usart_serial_putchar+0xe>
		return 1;
   81910:	2001      	movs	r0, #1
   81912:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   81914:	4b1a      	ldr	r3, [pc, #104]	; (81980 <usart_serial_putchar+0x88>)
   81916:	4298      	cmp	r0, r3
   81918:	d108      	bne.n	8192c <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
   8191a:	461e      	mov	r6, r3
   8191c:	4d19      	ldr	r5, [pc, #100]	; (81984 <usart_serial_putchar+0x8c>)
   8191e:	4621      	mov	r1, r4
   81920:	4630      	mov	r0, r6
   81922:	47a8      	blx	r5
   81924:	2800      	cmp	r0, #0
   81926:	d1fa      	bne.n	8191e <usart_serial_putchar+0x26>
		return 1;
   81928:	2001      	movs	r0, #1
   8192a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8192c:	4b16      	ldr	r3, [pc, #88]	; (81988 <usart_serial_putchar+0x90>)
   8192e:	4298      	cmp	r0, r3
   81930:	d108      	bne.n	81944 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
   81932:	461e      	mov	r6, r3
   81934:	4d13      	ldr	r5, [pc, #76]	; (81984 <usart_serial_putchar+0x8c>)
   81936:	4621      	mov	r1, r4
   81938:	4630      	mov	r0, r6
   8193a:	47a8      	blx	r5
   8193c:	2800      	cmp	r0, #0
   8193e:	d1fa      	bne.n	81936 <usart_serial_putchar+0x3e>
		return 1;
   81940:	2001      	movs	r0, #1
   81942:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   81944:	4b11      	ldr	r3, [pc, #68]	; (8198c <usart_serial_putchar+0x94>)
   81946:	4298      	cmp	r0, r3
   81948:	d108      	bne.n	8195c <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
   8194a:	461e      	mov	r6, r3
   8194c:	4d0d      	ldr	r5, [pc, #52]	; (81984 <usart_serial_putchar+0x8c>)
   8194e:	4621      	mov	r1, r4
   81950:	4630      	mov	r0, r6
   81952:	47a8      	blx	r5
   81954:	2800      	cmp	r0, #0
   81956:	d1fa      	bne.n	8194e <usart_serial_putchar+0x56>
		return 1;
   81958:	2001      	movs	r0, #1
   8195a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8195c:	4b0c      	ldr	r3, [pc, #48]	; (81990 <usart_serial_putchar+0x98>)
   8195e:	4298      	cmp	r0, r3
   81960:	d108      	bne.n	81974 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
   81962:	461e      	mov	r6, r3
   81964:	4d07      	ldr	r5, [pc, #28]	; (81984 <usart_serial_putchar+0x8c>)
   81966:	4621      	mov	r1, r4
   81968:	4630      	mov	r0, r6
   8196a:	47a8      	blx	r5
   8196c:	2800      	cmp	r0, #0
   8196e:	d1fa      	bne.n	81966 <usart_serial_putchar+0x6e>
		return 1;
   81970:	2001      	movs	r0, #1
   81972:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   81974:	2000      	movs	r0, #0
}
   81976:	bd70      	pop	{r4, r5, r6, pc}
   81978:	400e0800 	.word	0x400e0800
   8197c:	000802ad 	.word	0x000802ad
   81980:	40098000 	.word	0x40098000
   81984:	000802d1 	.word	0x000802d1
   81988:	4009c000 	.word	0x4009c000
   8198c:	400a0000 	.word	0x400a0000
   81990:	400a4000 	.word	0x400a4000

00081994 <configure_console>:
#include "Delay/DelayFunctions.h"
#include "LCD/LCDFunctions.h"
#include "LCD/lcdApplication.h"
uint32_t sampelfrekvens;
uint8_t numberofband;
void configure_console(void){
   81994:	b530      	push	{r4, r5, lr}
   81996:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   81998:	2008      	movs	r0, #8
   8199a:	4d12      	ldr	r5, [pc, #72]	; (819e4 <configure_console+0x50>)
   8199c:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8199e:	4c12      	ldr	r4, [pc, #72]	; (819e8 <configure_console+0x54>)
   819a0:	4b12      	ldr	r3, [pc, #72]	; (819ec <configure_console+0x58>)
   819a2:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   819a4:	4a12      	ldr	r2, [pc, #72]	; (819f0 <configure_console+0x5c>)
   819a6:	4b13      	ldr	r3, [pc, #76]	; (819f4 <configure_console+0x60>)
   819a8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   819aa:	4a13      	ldr	r2, [pc, #76]	; (819f8 <configure_console+0x64>)
   819ac:	4b13      	ldr	r3, [pc, #76]	; (819fc <configure_console+0x68>)
   819ae:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   819b0:	4b13      	ldr	r3, [pc, #76]	; (81a00 <configure_console+0x6c>)
   819b2:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   819b4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
   819b8:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   819ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
   819be:	9303      	str	r3, [sp, #12]
   819c0:	2008      	movs	r0, #8
   819c2:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   819c4:	a901      	add	r1, sp, #4
   819c6:	4620      	mov	r0, r4
   819c8:	4b0e      	ldr	r3, [pc, #56]	; (81a04 <configure_console+0x70>)
   819ca:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   819cc:	4d0e      	ldr	r5, [pc, #56]	; (81a08 <configure_console+0x74>)
   819ce:	682b      	ldr	r3, [r5, #0]
   819d0:	2100      	movs	r1, #0
   819d2:	6898      	ldr	r0, [r3, #8]
   819d4:	4c0d      	ldr	r4, [pc, #52]	; (81a0c <configure_console+0x78>)
   819d6:	47a0      	blx	r4
	setbuf(stdin, NULL);
   819d8:	682b      	ldr	r3, [r5, #0]
   819da:	2100      	movs	r1, #0
   819dc:	6858      	ldr	r0, [r3, #4]
   819de:	47a0      	blx	r4
		.baudrate = CONF_UART_BAUDRATE,
		.paritytype = CONF_UART_PARITY
	};
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART,&uart_serial_options);
}
   819e0:	b005      	add	sp, #20
   819e2:	bd30      	pop	{r4, r5, pc}
   819e4:	00081f0d 	.word	0x00081f0d
   819e8:	400e0800 	.word	0x400e0800
   819ec:	20070cd0 	.word	0x20070cd0
   819f0:	000818f9 	.word	0x000818f9
   819f4:	20070ccc 	.word	0x20070ccc
   819f8:	00081851 	.word	0x00081851
   819fc:	20070cc8 	.word	0x20070cc8
   81a00:	0501bd00 	.word	0x0501bd00
   81a04:	00080275 	.word	0x00080275
   81a08:	20070430 	.word	0x20070430
   81a0c:	00082d75 	.word	0x00082d75

00081a10 <main>:

/************************************************************************/
/* Initerar de viktiga saker man behver                                */
/************************************************************************/
int main (void)
{
   81a10:	b508      	push	{r3, lr}
	uint32_t sampel;
	sysclk_init();
   81a12:	4b16      	ldr	r3, [pc, #88]	; (81a6c <main+0x5c>)
   81a14:	4798      	blx	r3
	board_init();
   81a16:	4b16      	ldr	r3, [pc, #88]	; (81a70 <main+0x60>)
   81a18:	4798      	blx	r3
   81a1a:	200b      	movs	r0, #11
   81a1c:	4c15      	ldr	r4, [pc, #84]	; (81a74 <main+0x64>)
   81a1e:	47a0      	blx	r4
   81a20:	200c      	movs	r0, #12
   81a22:	47a0      	blx	r4
   81a24:	200d      	movs	r0, #13
   81a26:	47a0      	blx	r4
   81a28:	200e      	movs	r0, #14
   81a2a:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81a2c:	4b12      	ldr	r3, [pc, #72]	; (81a78 <main+0x68>)
   81a2e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   81a32:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81a34:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81a38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   81a3c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81a3e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81a42:	635a      	str	r2, [r3, #52]	; 0x34
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   81a44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   81a48:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   81a4a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   81a4e:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_dir(CHECK_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(pin20,IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(pin20,LOW);
	ioport_set_pin_dir(pin21,IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(pin21,LOW);
	configure_console();
   81a50:	4b0a      	ldr	r3, [pc, #40]	; (81a7c <main+0x6c>)
   81a52:	4798      	blx	r3
	adc_setup();
   81a54:	4b0a      	ldr	r3, [pc, #40]	; (81a80 <main+0x70>)
   81a56:	4798      	blx	r3
	dac_setup();
   81a58:	4b0a      	ldr	r3, [pc, #40]	; (81a84 <main+0x74>)
   81a5a:	4798      	blx	r3
	configure_tc();
   81a5c:	4b0a      	ldr	r3, [pc, #40]	; (81a88 <main+0x78>)
   81a5e:	4798      	blx	r3
	delayInit();
   81a60:	4b0a      	ldr	r3, [pc, #40]	; (81a8c <main+0x7c>)
   81a62:	4798      	blx	r3
	lcdInit();
   81a64:	4b0a      	ldr	r3, [pc, #40]	; (81a90 <main+0x80>)
   81a66:	4798      	blx	r3
   81a68:	e7fe      	b.n	81a68 <main+0x58>
   81a6a:	bf00      	nop
   81a6c:	00081a95 	.word	0x00081a95
   81a70:	00081af5 	.word	0x00081af5
   81a74:	00081f0d 	.word	0x00081f0d
   81a78:	400e1000 	.word	0x400e1000
   81a7c:	00081995 	.word	0x00081995
   81a80:	000814e1 	.word	0x000814e1
   81a84:	0008155d 	.word	0x0008155d
   81a88:	000815b1 	.word	0x000815b1
   81a8c:	000802fd 	.word	0x000802fd
   81a90:	0008176d 	.word	0x0008176d

00081a94 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81a94:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   81a96:	480d      	ldr	r0, [pc, #52]	; (81acc <sysclk_init+0x38>)
   81a98:	4b0d      	ldr	r3, [pc, #52]	; (81ad0 <sysclk_init+0x3c>)
   81a9a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81a9c:	213e      	movs	r1, #62	; 0x3e
   81a9e:	2000      	movs	r0, #0
   81aa0:	4b0c      	ldr	r3, [pc, #48]	; (81ad4 <sysclk_init+0x40>)
   81aa2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   81aa4:	4c0c      	ldr	r4, [pc, #48]	; (81ad8 <sysclk_init+0x44>)
   81aa6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   81aa8:	2800      	cmp	r0, #0
   81aaa:	d0fc      	beq.n	81aa6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   81aac:	4b0b      	ldr	r3, [pc, #44]	; (81adc <sysclk_init+0x48>)
   81aae:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81ab0:	4a0b      	ldr	r2, [pc, #44]	; (81ae0 <sysclk_init+0x4c>)
   81ab2:	4b0c      	ldr	r3, [pc, #48]	; (81ae4 <sysclk_init+0x50>)
   81ab4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   81ab6:	4c0c      	ldr	r4, [pc, #48]	; (81ae8 <sysclk_init+0x54>)
   81ab8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   81aba:	2800      	cmp	r0, #0
   81abc:	d0fc      	beq.n	81ab8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81abe:	2010      	movs	r0, #16
   81ac0:	4b0a      	ldr	r3, [pc, #40]	; (81aec <sysclk_init+0x58>)
   81ac2:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81ac4:	4b0a      	ldr	r3, [pc, #40]	; (81af0 <sysclk_init+0x5c>)
   81ac6:	4798      	blx	r3
   81ac8:	bd10      	pop	{r4, pc}
   81aca:	bf00      	nop
   81acc:	0501bd00 	.word	0x0501bd00
   81ad0:	0008212d 	.word	0x0008212d
   81ad4:	00081e89 	.word	0x00081e89
   81ad8:	00081edd 	.word	0x00081edd
   81adc:	00081eed 	.word	0x00081eed
   81ae0:	200d3f01 	.word	0x200d3f01
   81ae4:	400e0600 	.word	0x400e0600
   81ae8:	00081efd 	.word	0x00081efd
   81aec:	00081e21 	.word	0x00081e21
   81af0:	00082011 	.word	0x00082011

00081af4 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   81af4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   81af6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81afa:	4b17      	ldr	r3, [pc, #92]	; (81b58 <board_init+0x64>)
   81afc:	605a      	str	r2, [r3, #4]
   81afe:	200b      	movs	r0, #11
   81b00:	4c16      	ldr	r4, [pc, #88]	; (81b5c <board_init+0x68>)
   81b02:	47a0      	blx	r4
   81b04:	200c      	movs	r0, #12
   81b06:	47a0      	blx	r4
   81b08:	200d      	movs	r0, #13
   81b0a:	47a0      	blx	r4
   81b0c:	200e      	movs	r0, #14
   81b0e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   81b10:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81b14:	203b      	movs	r0, #59	; 0x3b
   81b16:	4c12      	ldr	r4, [pc, #72]	; (81b60 <board_init+0x6c>)
   81b18:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   81b1a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81b1e:	2055      	movs	r0, #85	; 0x55
   81b20:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   81b22:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81b26:	2056      	movs	r0, #86	; 0x56
   81b28:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   81b2a:	490e      	ldr	r1, [pc, #56]	; (81b64 <board_init+0x70>)
   81b2c:	2068      	movs	r0, #104	; 0x68
   81b2e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   81b30:	490d      	ldr	r1, [pc, #52]	; (81b68 <board_init+0x74>)
   81b32:	205c      	movs	r0, #92	; 0x5c
   81b34:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   81b36:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   81b3a:	f44f 7140 	mov.w	r1, #768	; 0x300
   81b3e:	480b      	ldr	r0, [pc, #44]	; (81b6c <board_init+0x78>)
   81b40:	4b0b      	ldr	r3, [pc, #44]	; (81b70 <board_init+0x7c>)
   81b42:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   81b44:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81b48:	202b      	movs	r0, #43	; 0x2b
   81b4a:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   81b4c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81b50:	202a      	movs	r0, #42	; 0x2a
   81b52:	47a0      	blx	r4
   81b54:	bd10      	pop	{r4, pc}
   81b56:	bf00      	nop
   81b58:	400e1a50 	.word	0x400e1a50
   81b5c:	00081f0d 	.word	0x00081f0d
   81b60:	00081c19 	.word	0x00081c19
   81b64:	28000079 	.word	0x28000079
   81b68:	28000001 	.word	0x28000001
   81b6c:	400e0e00 	.word	0x400e0e00
   81b70:	00081ced 	.word	0x00081ced

00081b74 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   81b74:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   81b76:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   81b7a:	d016      	beq.n	81baa <pio_set_peripheral+0x36>
   81b7c:	d804      	bhi.n	81b88 <pio_set_peripheral+0x14>
   81b7e:	b1c1      	cbz	r1, 81bb2 <pio_set_peripheral+0x3e>
   81b80:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   81b84:	d00a      	beq.n	81b9c <pio_set_peripheral+0x28>
   81b86:	e013      	b.n	81bb0 <pio_set_peripheral+0x3c>
   81b88:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   81b8c:	d011      	beq.n	81bb2 <pio_set_peripheral+0x3e>
   81b8e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   81b92:	d00e      	beq.n	81bb2 <pio_set_peripheral+0x3e>
   81b94:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   81b98:	d10a      	bne.n	81bb0 <pio_set_peripheral+0x3c>
   81b9a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   81b9c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   81b9e:	6f03      	ldr	r3, [r0, #112]	; 0x70
   81ba0:	400b      	ands	r3, r1
   81ba2:	ea23 0302 	bic.w	r3, r3, r2
   81ba6:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   81ba8:	e002      	b.n	81bb0 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   81baa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   81bac:	4313      	orrs	r3, r2
   81bae:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   81bb0:	6042      	str	r2, [r0, #4]
   81bb2:	4770      	bx	lr

00081bb4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81bb4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81bb6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   81bba:	bf14      	ite	ne
   81bbc:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81bbe:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81bc0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   81bc4:	bf14      	ite	ne
   81bc6:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   81bc8:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   81bca:	f012 0f02 	tst.w	r2, #2
   81bce:	d002      	beq.n	81bd6 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   81bd0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   81bd4:	e004      	b.n	81be0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   81bd6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_SCIFSR = ul_mask;
   81bda:	bf18      	it	ne
   81bdc:	f8c0 1080 	strne.w	r1, [r0, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   81be0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   81be2:	6001      	str	r1, [r0, #0]
   81be4:	4770      	bx	lr
   81be6:	bf00      	nop

00081be8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   81be8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81bea:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81bec:	9c01      	ldr	r4, [sp, #4]
   81bee:	b10c      	cbz	r4, 81bf4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   81bf0:	6641      	str	r1, [r0, #100]	; 0x64
   81bf2:	e000      	b.n	81bf6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81bf4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   81bf6:	b10b      	cbz	r3, 81bfc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   81bf8:	6501      	str	r1, [r0, #80]	; 0x50
   81bfa:	e000      	b.n	81bfe <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   81bfc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   81bfe:	b10a      	cbz	r2, 81c04 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   81c00:	6301      	str	r1, [r0, #48]	; 0x30
   81c02:	e000      	b.n	81c06 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   81c04:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   81c06:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   81c08:	6001      	str	r1, [r0, #0]
}
   81c0a:	bc10      	pop	{r4}
   81c0c:	4770      	bx	lr
   81c0e:	bf00      	nop

00081c10 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   81c10:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   81c12:	4770      	bx	lr

00081c14 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   81c14:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   81c16:	4770      	bx	lr

00081c18 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81c18:	b570      	push	{r4, r5, r6, lr}
   81c1a:	b082      	sub	sp, #8
   81c1c:	460d      	mov	r5, r1
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81c1e:	0943      	lsrs	r3, r0, #5
   81c20:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81c24:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81c28:	025c      	lsls	r4, r3, #9

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81c2a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   81c2e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81c32:	d030      	beq.n	81c96 <pio_configure_pin+0x7e>
   81c34:	d806      	bhi.n	81c44 <pio_configure_pin+0x2c>
   81c36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81c3a:	d00a      	beq.n	81c52 <pio_configure_pin+0x3a>
   81c3c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81c40:	d018      	beq.n	81c74 <pio_configure_pin+0x5c>
   81c42:	e049      	b.n	81cd8 <pio_configure_pin+0xc0>
   81c44:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81c48:	d030      	beq.n	81cac <pio_configure_pin+0x94>
   81c4a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81c4e:	d02d      	beq.n	81cac <pio_configure_pin+0x94>
   81c50:	e042      	b.n	81cd8 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   81c52:	f000 001f 	and.w	r0, r0, #31
   81c56:	2601      	movs	r6, #1
   81c58:	4086      	lsls	r6, r0
   81c5a:	4632      	mov	r2, r6
   81c5c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81c60:	4620      	mov	r0, r4
   81c62:	4b1f      	ldr	r3, [pc, #124]	; (81ce0 <pio_configure_pin+0xc8>)
   81c64:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81c66:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81c6a:	bf14      	ite	ne
   81c6c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81c6e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81c70:	2001      	movs	r0, #1
   81c72:	e032      	b.n	81cda <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   81c74:	f000 001f 	and.w	r0, r0, #31
   81c78:	2601      	movs	r6, #1
   81c7a:	4086      	lsls	r6, r0
   81c7c:	4632      	mov	r2, r6
   81c7e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81c82:	4620      	mov	r0, r4
   81c84:	4b16      	ldr	r3, [pc, #88]	; (81ce0 <pio_configure_pin+0xc8>)
   81c86:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81c88:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81c8c:	bf14      	ite	ne
   81c8e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81c90:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81c92:	2001      	movs	r0, #1
   81c94:	e021      	b.n	81cda <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   81c96:	f000 011f 	and.w	r1, r0, #31
   81c9a:	2601      	movs	r6, #1
   81c9c:	462a      	mov	r2, r5
   81c9e:	fa06 f101 	lsl.w	r1, r6, r1
   81ca2:	4620      	mov	r0, r4
   81ca4:	4b0f      	ldr	r3, [pc, #60]	; (81ce4 <pio_configure_pin+0xcc>)
   81ca6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81ca8:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   81caa:	e016      	b.n	81cda <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81cac:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   81cb0:	f000 011f 	and.w	r1, r0, #31
   81cb4:	2601      	movs	r6, #1
   81cb6:	ea05 0306 	and.w	r3, r5, r6
   81cba:	9300      	str	r3, [sp, #0]
   81cbc:	f3c5 0380 	ubfx	r3, r5, #2, #1
   81cc0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81cc4:	bf14      	ite	ne
   81cc6:	2200      	movne	r2, #0
   81cc8:	2201      	moveq	r2, #1
   81cca:	fa06 f101 	lsl.w	r1, r6, r1
   81cce:	4620      	mov	r0, r4
   81cd0:	4c05      	ldr	r4, [pc, #20]	; (81ce8 <pio_configure_pin+0xd0>)
   81cd2:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   81cd4:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81cd6:	e000      	b.n	81cda <pio_configure_pin+0xc2>

	default:
		return 0;
   81cd8:	2000      	movs	r0, #0
	}

	return 1;
}
   81cda:	b002      	add	sp, #8
   81cdc:	bd70      	pop	{r4, r5, r6, pc}
   81cde:	bf00      	nop
   81ce0:	00081b75 	.word	0x00081b75
   81ce4:	00081bb5 	.word	0x00081bb5
   81ce8:	00081be9 	.word	0x00081be9

00081cec <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   81cec:	b570      	push	{r4, r5, r6, lr}
   81cee:	b082      	sub	sp, #8
   81cf0:	4605      	mov	r5, r0
   81cf2:	460e      	mov	r6, r1
   81cf4:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81cf6:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   81cfa:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81cfe:	d026      	beq.n	81d4e <pio_configure_pin_group+0x62>
   81d00:	d806      	bhi.n	81d10 <pio_configure_pin_group+0x24>
   81d02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81d06:	d00a      	beq.n	81d1e <pio_configure_pin_group+0x32>
   81d08:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81d0c:	d013      	beq.n	81d36 <pio_configure_pin_group+0x4a>
   81d0e:	e034      	b.n	81d7a <pio_configure_pin_group+0x8e>
   81d10:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81d14:	d01f      	beq.n	81d56 <pio_configure_pin_group+0x6a>
   81d16:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81d1a:	d01c      	beq.n	81d56 <pio_configure_pin_group+0x6a>
   81d1c:	e02d      	b.n	81d7a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   81d1e:	460a      	mov	r2, r1
   81d20:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81d24:	4b16      	ldr	r3, [pc, #88]	; (81d80 <pio_configure_pin_group+0x94>)
   81d26:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81d28:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81d2c:	bf14      	ite	ne
   81d2e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81d30:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81d32:	2001      	movs	r0, #1
   81d34:	e022      	b.n	81d7c <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   81d36:	460a      	mov	r2, r1
   81d38:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81d3c:	4b10      	ldr	r3, [pc, #64]	; (81d80 <pio_configure_pin_group+0x94>)
   81d3e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81d40:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81d44:	bf14      	ite	ne
   81d46:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81d48:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81d4a:	2001      	movs	r0, #1
   81d4c:	e016      	b.n	81d7c <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   81d4e:	4b0d      	ldr	r3, [pc, #52]	; (81d84 <pio_configure_pin_group+0x98>)
   81d50:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81d52:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   81d54:	e012      	b.n	81d7c <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   81d56:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   81d5a:	f004 0301 	and.w	r3, r4, #1
   81d5e:	9300      	str	r3, [sp, #0]
   81d60:	f3c4 0380 	ubfx	r3, r4, #2, #1
   81d64:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81d68:	bf14      	ite	ne
   81d6a:	2200      	movne	r2, #0
   81d6c:	2201      	moveq	r2, #1
   81d6e:	4631      	mov	r1, r6
   81d70:	4628      	mov	r0, r5
   81d72:	4c05      	ldr	r4, [pc, #20]	; (81d88 <pio_configure_pin_group+0x9c>)
   81d74:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   81d76:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81d78:	e000      	b.n	81d7c <pio_configure_pin_group+0x90>

	default:
		return 0;
   81d7a:	2000      	movs	r0, #0
	}

	return 1;
}
   81d7c:	b002      	add	sp, #8
   81d7e:	bd70      	pop	{r4, r5, r6, pc}
   81d80:	00081b75 	.word	0x00081b75
   81d84:	00081bb5 	.word	0x00081bb5
   81d88:	00081be9 	.word	0x00081be9

00081d8c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81d8e:	4604      	mov	r4, r0
   81d90:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   81d92:	4b0c      	ldr	r3, [pc, #48]	; (81dc4 <pio_handler_process+0x38>)
   81d94:	4798      	blx	r3
   81d96:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   81d98:	4620      	mov	r0, r4
   81d9a:	4b0b      	ldr	r3, [pc, #44]	; (81dc8 <pio_handler_process+0x3c>)
   81d9c:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   81d9e:	4005      	ands	r5, r0
   81da0:	d00f      	beq.n	81dc2 <pio_handler_process+0x36>
   81da2:	4c0a      	ldr	r4, [pc, #40]	; (81dcc <pio_handler_process+0x40>)
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   81da4:	6823      	ldr	r3, [r4, #0]
   81da6:	42b3      	cmp	r3, r6
   81da8:	d108      	bne.n	81dbc <pio_handler_process+0x30>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81daa:	6861      	ldr	r1, [r4, #4]
   81dac:	4229      	tst	r1, r5
   81dae:	d005      	beq.n	81dbc <pio_handler_process+0x30>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   81db0:	68e3      	ldr	r3, [r4, #12]
   81db2:	4630      	mov	r0, r6
   81db4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   81db6:	6863      	ldr	r3, [r4, #4]
   81db8:	ea25 0503 	bic.w	r5, r5, r3
   81dbc:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   81dbe:	2d00      	cmp	r5, #0
   81dc0:	d1f0      	bne.n	81da4 <pio_handler_process+0x18>
   81dc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81dc4:	00081c11 	.word	0x00081c11
   81dc8:	00081c15 	.word	0x00081c15
   81dcc:	20070c20 	.word	0x20070c20

00081dd0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81dd0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   81dd2:	210b      	movs	r1, #11
   81dd4:	4801      	ldr	r0, [pc, #4]	; (81ddc <PIOA_Handler+0xc>)
   81dd6:	4b02      	ldr	r3, [pc, #8]	; (81de0 <PIOA_Handler+0x10>)
   81dd8:	4798      	blx	r3
   81dda:	bd08      	pop	{r3, pc}
   81ddc:	400e0e00 	.word	0x400e0e00
   81de0:	00081d8d 	.word	0x00081d8d

00081de4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   81de4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   81de6:	210c      	movs	r1, #12
   81de8:	4801      	ldr	r0, [pc, #4]	; (81df0 <PIOB_Handler+0xc>)
   81dea:	4b02      	ldr	r3, [pc, #8]	; (81df4 <PIOB_Handler+0x10>)
   81dec:	4798      	blx	r3
   81dee:	bd08      	pop	{r3, pc}
   81df0:	400e1000 	.word	0x400e1000
   81df4:	00081d8d 	.word	0x00081d8d

00081df8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81df8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   81dfa:	210d      	movs	r1, #13
   81dfc:	4801      	ldr	r0, [pc, #4]	; (81e04 <PIOC_Handler+0xc>)
   81dfe:	4b02      	ldr	r3, [pc, #8]	; (81e08 <PIOC_Handler+0x10>)
   81e00:	4798      	blx	r3
   81e02:	bd08      	pop	{r3, pc}
   81e04:	400e1200 	.word	0x400e1200
   81e08:	00081d8d 	.word	0x00081d8d

00081e0c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81e0c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   81e0e:	210e      	movs	r1, #14
   81e10:	4801      	ldr	r0, [pc, #4]	; (81e18 <PIOD_Handler+0xc>)
   81e12:	4b02      	ldr	r3, [pc, #8]	; (81e1c <PIOD_Handler+0x10>)
   81e14:	4798      	blx	r3
   81e16:	bd08      	pop	{r3, pc}
   81e18:	400e1400 	.word	0x400e1400
   81e1c:	00081d8d 	.word	0x00081d8d

00081e20 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81e20:	4a18      	ldr	r2, [pc, #96]	; (81e84 <pmc_switch_mck_to_pllack+0x64>)
   81e22:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81e24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   81e28:	4318      	orrs	r0, r3
   81e2a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81e2c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81e2e:	f013 0f08 	tst.w	r3, #8
   81e32:	d003      	beq.n	81e3c <pmc_switch_mck_to_pllack+0x1c>
   81e34:	e009      	b.n	81e4a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81e36:	3b01      	subs	r3, #1
   81e38:	d103      	bne.n	81e42 <pmc_switch_mck_to_pllack+0x22>
   81e3a:	e01e      	b.n	81e7a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81e3c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81e40:	4910      	ldr	r1, [pc, #64]	; (81e84 <pmc_switch_mck_to_pllack+0x64>)
   81e42:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81e44:	f012 0f08 	tst.w	r2, #8
   81e48:	d0f5      	beq.n	81e36 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81e4a:	4a0e      	ldr	r2, [pc, #56]	; (81e84 <pmc_switch_mck_to_pllack+0x64>)
   81e4c:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81e4e:	f023 0303 	bic.w	r3, r3, #3
   81e52:	f043 0302 	orr.w	r3, r3, #2
   81e56:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81e58:	6e90      	ldr	r0, [r2, #104]	; 0x68
   81e5a:	f010 0008 	ands.w	r0, r0, #8
   81e5e:	d004      	beq.n	81e6a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   81e60:	2000      	movs	r0, #0
   81e62:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   81e64:	3b01      	subs	r3, #1
   81e66:	d103      	bne.n	81e70 <pmc_switch_mck_to_pllack+0x50>
   81e68:	e009      	b.n	81e7e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81e6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81e6e:	4905      	ldr	r1, [pc, #20]	; (81e84 <pmc_switch_mck_to_pllack+0x64>)
   81e70:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81e72:	f012 0f08 	tst.w	r2, #8
   81e76:	d0f5      	beq.n	81e64 <pmc_switch_mck_to_pllack+0x44>
   81e78:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81e7a:	2001      	movs	r0, #1
   81e7c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81e7e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   81e80:	4770      	bx	lr
   81e82:	bf00      	nop
   81e84:	400e0600 	.word	0x400e0600

00081e88 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81e88:	b138      	cbz	r0, 81e9a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81e8a:	4911      	ldr	r1, [pc, #68]	; (81ed0 <pmc_switch_mainck_to_xtal+0x48>)
   81e8c:	6a0b      	ldr	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   81e8e:	4a11      	ldr	r2, [pc, #68]	; (81ed4 <pmc_switch_mainck_to_xtal+0x4c>)
   81e90:	401a      	ands	r2, r3
   81e92:	4b11      	ldr	r3, [pc, #68]	; (81ed8 <pmc_switch_mainck_to_xtal+0x50>)
   81e94:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81e96:	620b      	str	r3, [r1, #32]
   81e98:	4770      	bx	lr
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81e9a:	480d      	ldr	r0, [pc, #52]	; (81ed0 <pmc_switch_mainck_to_xtal+0x48>)
   81e9c:	6a02      	ldr	r2, [r0, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   81e9e:	0209      	lsls	r1, r1, #8
   81ea0:	b289      	uxth	r1, r1
   81ea2:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   81ea6:	f023 0303 	bic.w	r3, r3, #3
   81eaa:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81eae:	f043 0301 	orr.w	r3, r3, #1
   81eb2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81eb4:	6203      	str	r3, [r0, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81eb6:	4602      	mov	r2, r0
   81eb8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81eba:	f013 0f01 	tst.w	r3, #1
   81ebe:	d0fb      	beq.n	81eb8 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   81ec0:	4a03      	ldr	r2, [pc, #12]	; (81ed0 <pmc_switch_mainck_to_xtal+0x48>)
   81ec2:	6a13      	ldr	r3, [r2, #32]
   81ec4:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81ec8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81ecc:	6213      	str	r3, [r2, #32]
   81ece:	4770      	bx	lr
   81ed0:	400e0600 	.word	0x400e0600
   81ed4:	fec8fffc 	.word	0xfec8fffc
   81ed8:	01370002 	.word	0x01370002

00081edc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81edc:	4b02      	ldr	r3, [pc, #8]	; (81ee8 <pmc_osc_is_ready_mainck+0xc>)
   81ede:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81ee0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   81ee4:	4770      	bx	lr
   81ee6:	bf00      	nop
   81ee8:	400e0600 	.word	0x400e0600

00081eec <pmc_disable_pllack>:
/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   81eec:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81ef0:	4b01      	ldr	r3, [pc, #4]	; (81ef8 <pmc_disable_pllack+0xc>)
   81ef2:	629a      	str	r2, [r3, #40]	; 0x28
   81ef4:	4770      	bx	lr
   81ef6:	bf00      	nop
   81ef8:	400e0600 	.word	0x400e0600

00081efc <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81efc:	4b02      	ldr	r3, [pc, #8]	; (81f08 <pmc_is_locked_pllack+0xc>)
   81efe:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81f00:	f000 0002 	and.w	r0, r0, #2
   81f04:	4770      	bx	lr
   81f06:	bf00      	nop
   81f08:	400e0600 	.word	0x400e0600

00081f0c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81f0c:	282c      	cmp	r0, #44	; 0x2c
   81f0e:	d81e      	bhi.n	81f4e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   81f10:	281f      	cmp	r0, #31
   81f12:	d80c      	bhi.n	81f2e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81f14:	4b11      	ldr	r3, [pc, #68]	; (81f5c <pmc_enable_periph_clk+0x50>)
   81f16:	699a      	ldr	r2, [r3, #24]
   81f18:	2301      	movs	r3, #1
   81f1a:	4083      	lsls	r3, r0
   81f1c:	4393      	bics	r3, r2
   81f1e:	d018      	beq.n	81f52 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   81f20:	2301      	movs	r3, #1
   81f22:	fa03 f000 	lsl.w	r0, r3, r0
   81f26:	4b0d      	ldr	r3, [pc, #52]	; (81f5c <pmc_enable_periph_clk+0x50>)
   81f28:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81f2a:	2000      	movs	r0, #0
   81f2c:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
   81f2e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81f30:	4b0a      	ldr	r3, [pc, #40]	; (81f5c <pmc_enable_periph_clk+0x50>)
   81f32:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   81f36:	2301      	movs	r3, #1
   81f38:	4083      	lsls	r3, r0
   81f3a:	4393      	bics	r3, r2
   81f3c:	d00b      	beq.n	81f56 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   81f3e:	2301      	movs	r3, #1
   81f40:	fa03 f000 	lsl.w	r0, r3, r0
   81f44:	4b05      	ldr	r3, [pc, #20]	; (81f5c <pmc_enable_periph_clk+0x50>)
   81f46:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   81f4a:	2000      	movs	r0, #0
   81f4c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   81f4e:	2001      	movs	r0, #1
   81f50:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81f52:	2000      	movs	r0, #0
   81f54:	4770      	bx	lr
   81f56:	2000      	movs	r0, #0
}
   81f58:	4770      	bx	lr
   81f5a:	bf00      	nop
   81f5c:	400e0600 	.word	0x400e0600

00081f60 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81f60:	e7fe      	b.n	81f60 <Dummy_Handler>
   81f62:	bf00      	nop

00081f64 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81f64:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   81f66:	4b1e      	ldr	r3, [pc, #120]	; (81fe0 <Reset_Handler+0x7c>)
   81f68:	4a1e      	ldr	r2, [pc, #120]	; (81fe4 <Reset_Handler+0x80>)
   81f6a:	429a      	cmp	r2, r3
   81f6c:	d003      	beq.n	81f76 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   81f6e:	4b1e      	ldr	r3, [pc, #120]	; (81fe8 <Reset_Handler+0x84>)
   81f70:	4a1b      	ldr	r2, [pc, #108]	; (81fe0 <Reset_Handler+0x7c>)
   81f72:	429a      	cmp	r2, r3
   81f74:	d304      	bcc.n	81f80 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81f76:	4b1d      	ldr	r3, [pc, #116]	; (81fec <Reset_Handler+0x88>)
   81f78:	4a1d      	ldr	r2, [pc, #116]	; (81ff0 <Reset_Handler+0x8c>)
   81f7a:	429a      	cmp	r2, r3
   81f7c:	d30f      	bcc.n	81f9e <Reset_Handler+0x3a>
   81f7e:	e01a      	b.n	81fb6 <Reset_Handler+0x52>
   81f80:	4917      	ldr	r1, [pc, #92]	; (81fe0 <Reset_Handler+0x7c>)
   81f82:	4b1c      	ldr	r3, [pc, #112]	; (81ff4 <Reset_Handler+0x90>)
   81f84:	1a5b      	subs	r3, r3, r1
   81f86:	f023 0303 	bic.w	r3, r3, #3
   81f8a:	3304      	adds	r3, #4
   81f8c:	4a15      	ldr	r2, [pc, #84]	; (81fe4 <Reset_Handler+0x80>)
   81f8e:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   81f90:	f852 0b04 	ldr.w	r0, [r2], #4
   81f94:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81f98:	429a      	cmp	r2, r3
   81f9a:	d1f9      	bne.n	81f90 <Reset_Handler+0x2c>
   81f9c:	e7eb      	b.n	81f76 <Reset_Handler+0x12>
   81f9e:	4b16      	ldr	r3, [pc, #88]	; (81ff8 <Reset_Handler+0x94>)
   81fa0:	4a16      	ldr	r2, [pc, #88]	; (81ffc <Reset_Handler+0x98>)
   81fa2:	1ad2      	subs	r2, r2, r3
   81fa4:	f022 0203 	bic.w	r2, r2, #3
   81fa8:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81faa:	3b04      	subs	r3, #4
		*pDest++ = 0;
   81fac:	2100      	movs	r1, #0
   81fae:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81fb2:	4293      	cmp	r3, r2
   81fb4:	d1fb      	bne.n	81fae <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81fb6:	4b12      	ldr	r3, [pc, #72]	; (82000 <Reset_Handler+0x9c>)
   81fb8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   81fbc:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   81fc0:	4910      	ldr	r1, [pc, #64]	; (82004 <Reset_Handler+0xa0>)
   81fc2:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81fc4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   81fc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   81fcc:	d203      	bcs.n	81fd6 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81fce:	688b      	ldr	r3, [r1, #8]
   81fd0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   81fd4:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81fd6:	4b0c      	ldr	r3, [pc, #48]	; (82008 <Reset_Handler+0xa4>)
   81fd8:	4798      	blx	r3

	/* Branch to main function */
	main();
   81fda:	4b0c      	ldr	r3, [pc, #48]	; (8200c <Reset_Handler+0xa8>)
   81fdc:	4798      	blx	r3
   81fde:	e7fe      	b.n	81fde <Reset_Handler+0x7a>
   81fe0:	20070000 	.word	0x20070000
   81fe4:	00083d0c 	.word	0x00083d0c
   81fe8:	20070844 	.word	0x20070844
   81fec:	20070ce0 	.word	0x20070ce0
   81ff0:	20070844 	.word	0x20070844
   81ff4:	20070843 	.word	0x20070843
   81ff8:	20070848 	.word	0x20070848
   81ffc:	20070ce3 	.word	0x20070ce3
   82000:	00080000 	.word	0x00080000
   82004:	e000ed00 	.word	0xe000ed00
   82008:	00082c89 	.word	0x00082c89
   8200c:	00081a11 	.word	0x00081a11

00082010 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82010:	4b3e      	ldr	r3, [pc, #248]	; (8210c <SystemCoreClockUpdate+0xfc>)
   82012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82014:	f003 0303 	and.w	r3, r3, #3
   82018:	2b03      	cmp	r3, #3
   8201a:	d85f      	bhi.n	820dc <SystemCoreClockUpdate+0xcc>
   8201c:	e8df f003 	tbb	[pc, r3]
   82020:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82024:	4b3a      	ldr	r3, [pc, #232]	; (82110 <SystemCoreClockUpdate+0x100>)
   82026:	695b      	ldr	r3, [r3, #20]
   82028:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8202c:	bf14      	ite	ne
   8202e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82032:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   82036:	4b37      	ldr	r3, [pc, #220]	; (82114 <SystemCoreClockUpdate+0x104>)
   82038:	601a      	str	r2, [r3, #0]
   8203a:	e04f      	b.n	820dc <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8203c:	4b33      	ldr	r3, [pc, #204]	; (8210c <SystemCoreClockUpdate+0xfc>)
   8203e:	6a1b      	ldr	r3, [r3, #32]
   82040:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82044:	d003      	beq.n	8204e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82046:	4a34      	ldr	r2, [pc, #208]	; (82118 <SystemCoreClockUpdate+0x108>)
   82048:	4b32      	ldr	r3, [pc, #200]	; (82114 <SystemCoreClockUpdate+0x104>)
   8204a:	601a      	str	r2, [r3, #0]
   8204c:	e046      	b.n	820dc <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8204e:	4a33      	ldr	r2, [pc, #204]	; (8211c <SystemCoreClockUpdate+0x10c>)
   82050:	4b30      	ldr	r3, [pc, #192]	; (82114 <SystemCoreClockUpdate+0x104>)
   82052:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82054:	4b2d      	ldr	r3, [pc, #180]	; (8210c <SystemCoreClockUpdate+0xfc>)
   82056:	6a1b      	ldr	r3, [r3, #32]
   82058:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8205c:	2b10      	cmp	r3, #16
   8205e:	d002      	beq.n	82066 <SystemCoreClockUpdate+0x56>
   82060:	2b20      	cmp	r3, #32
   82062:	d004      	beq.n	8206e <SystemCoreClockUpdate+0x5e>
   82064:	e03a      	b.n	820dc <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82066:	4a2e      	ldr	r2, [pc, #184]	; (82120 <SystemCoreClockUpdate+0x110>)
   82068:	4b2a      	ldr	r3, [pc, #168]	; (82114 <SystemCoreClockUpdate+0x104>)
   8206a:	601a      	str	r2, [r3, #0]
				break;
   8206c:	e036      	b.n	820dc <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8206e:	4a2a      	ldr	r2, [pc, #168]	; (82118 <SystemCoreClockUpdate+0x108>)
   82070:	4b28      	ldr	r3, [pc, #160]	; (82114 <SystemCoreClockUpdate+0x104>)
   82072:	601a      	str	r2, [r3, #0]
				break;
   82074:	e032      	b.n	820dc <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82076:	4b25      	ldr	r3, [pc, #148]	; (8210c <SystemCoreClockUpdate+0xfc>)
   82078:	6a1b      	ldr	r3, [r3, #32]
   8207a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8207e:	d003      	beq.n	82088 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82080:	4a25      	ldr	r2, [pc, #148]	; (82118 <SystemCoreClockUpdate+0x108>)
   82082:	4b24      	ldr	r3, [pc, #144]	; (82114 <SystemCoreClockUpdate+0x104>)
   82084:	601a      	str	r2, [r3, #0]
   82086:	e012      	b.n	820ae <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82088:	4a24      	ldr	r2, [pc, #144]	; (8211c <SystemCoreClockUpdate+0x10c>)
   8208a:	4b22      	ldr	r3, [pc, #136]	; (82114 <SystemCoreClockUpdate+0x104>)
   8208c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8208e:	4b1f      	ldr	r3, [pc, #124]	; (8210c <SystemCoreClockUpdate+0xfc>)
   82090:	6a1b      	ldr	r3, [r3, #32]
   82092:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82096:	2b10      	cmp	r3, #16
   82098:	d002      	beq.n	820a0 <SystemCoreClockUpdate+0x90>
   8209a:	2b20      	cmp	r3, #32
   8209c:	d004      	beq.n	820a8 <SystemCoreClockUpdate+0x98>
   8209e:	e006      	b.n	820ae <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   820a0:	4a1f      	ldr	r2, [pc, #124]	; (82120 <SystemCoreClockUpdate+0x110>)
   820a2:	4b1c      	ldr	r3, [pc, #112]	; (82114 <SystemCoreClockUpdate+0x104>)
   820a4:	601a      	str	r2, [r3, #0]
				break;
   820a6:	e002      	b.n	820ae <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   820a8:	4a1b      	ldr	r2, [pc, #108]	; (82118 <SystemCoreClockUpdate+0x108>)
   820aa:	4b1a      	ldr	r3, [pc, #104]	; (82114 <SystemCoreClockUpdate+0x104>)
   820ac:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   820ae:	4b17      	ldr	r3, [pc, #92]	; (8210c <SystemCoreClockUpdate+0xfc>)
   820b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   820b2:	f003 0303 	and.w	r3, r3, #3
   820b6:	2b02      	cmp	r3, #2
   820b8:	d10d      	bne.n	820d6 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   820ba:	4a14      	ldr	r2, [pc, #80]	; (8210c <SystemCoreClockUpdate+0xfc>)
   820bc:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   820be:	6a92      	ldr	r2, [r2, #40]	; 0x28
   820c0:	4814      	ldr	r0, [pc, #80]	; (82114 <SystemCoreClockUpdate+0x104>)
   820c2:	f3c3 410a 	ubfx	r1, r3, #16, #11
   820c6:	6803      	ldr	r3, [r0, #0]
   820c8:	fb01 3303 	mla	r3, r1, r3, r3
   820cc:	b2d2      	uxtb	r2, r2
   820ce:	fbb3 f3f2 	udiv	r3, r3, r2
   820d2:	6003      	str	r3, [r0, #0]
   820d4:	e002      	b.n	820dc <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   820d6:	4a13      	ldr	r2, [pc, #76]	; (82124 <SystemCoreClockUpdate+0x114>)
   820d8:	4b0e      	ldr	r3, [pc, #56]	; (82114 <SystemCoreClockUpdate+0x104>)
   820da:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   820dc:	4b0b      	ldr	r3, [pc, #44]	; (8210c <SystemCoreClockUpdate+0xfc>)
   820de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   820e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   820e4:	2b70      	cmp	r3, #112	; 0x70
   820e6:	d107      	bne.n	820f8 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   820e8:	4a0a      	ldr	r2, [pc, #40]	; (82114 <SystemCoreClockUpdate+0x104>)
   820ea:	6813      	ldr	r3, [r2, #0]
   820ec:	490e      	ldr	r1, [pc, #56]	; (82128 <SystemCoreClockUpdate+0x118>)
   820ee:	fba1 1303 	umull	r1, r3, r1, r3
   820f2:	085b      	lsrs	r3, r3, #1
   820f4:	6013      	str	r3, [r2, #0]
   820f6:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   820f8:	4b04      	ldr	r3, [pc, #16]	; (8210c <SystemCoreClockUpdate+0xfc>)
   820fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   820fc:	4905      	ldr	r1, [pc, #20]	; (82114 <SystemCoreClockUpdate+0x104>)
   820fe:	f3c3 1202 	ubfx	r2, r3, #4, #3
   82102:	680b      	ldr	r3, [r1, #0]
   82104:	40d3      	lsrs	r3, r2
   82106:	600b      	str	r3, [r1, #0]
   82108:	4770      	bx	lr
   8210a:	bf00      	nop
   8210c:	400e0600 	.word	0x400e0600
   82110:	400e1a10 	.word	0x400e1a10
   82114:	20070000 	.word	0x20070000
   82118:	00b71b00 	.word	0x00b71b00
   8211c:	003d0900 	.word	0x003d0900
   82120:	007a1200 	.word	0x007a1200
   82124:	0e4e1c00 	.word	0x0e4e1c00
   82128:	aaaaaaab 	.word	0xaaaaaaab

0008212c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   8212c:	4b1b      	ldr	r3, [pc, #108]	; (8219c <system_init_flash+0x70>)
   8212e:	4298      	cmp	r0, r3
   82130:	d806      	bhi.n	82140 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   82132:	2300      	movs	r3, #0
   82134:	4a1a      	ldr	r2, [pc, #104]	; (821a0 <system_init_flash+0x74>)
   82136:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   82138:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8213c:	6013      	str	r3, [r2, #0]
   8213e:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   82140:	4b18      	ldr	r3, [pc, #96]	; (821a4 <system_init_flash+0x78>)
   82142:	4298      	cmp	r0, r3
   82144:	d807      	bhi.n	82156 <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   82146:	f44f 7380 	mov.w	r3, #256	; 0x100
   8214a:	4a15      	ldr	r2, [pc, #84]	; (821a0 <system_init_flash+0x74>)
   8214c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   8214e:	f502 7200 	add.w	r2, r2, #512	; 0x200
   82152:	6013      	str	r3, [r2, #0]
   82154:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   82156:	4b14      	ldr	r3, [pc, #80]	; (821a8 <system_init_flash+0x7c>)
   82158:	4298      	cmp	r0, r3
   8215a:	d807      	bhi.n	8216c <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   8215c:	f44f 7300 	mov.w	r3, #512	; 0x200
   82160:	4a0f      	ldr	r2, [pc, #60]	; (821a0 <system_init_flash+0x74>)
   82162:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   82164:	f502 7200 	add.w	r2, r2, #512	; 0x200
   82168:	6013      	str	r3, [r2, #0]
   8216a:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   8216c:	4b0f      	ldr	r3, [pc, #60]	; (821ac <system_init_flash+0x80>)
   8216e:	4298      	cmp	r0, r3
   82170:	d807      	bhi.n	82182 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   82172:	f44f 7340 	mov.w	r3, #768	; 0x300
   82176:	4a0a      	ldr	r2, [pc, #40]	; (821a0 <system_init_flash+0x74>)
   82178:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   8217a:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8217e:	6013      	str	r3, [r2, #0]
   82180:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   82182:	4b0b      	ldr	r3, [pc, #44]	; (821b0 <system_init_flash+0x84>)
   82184:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   82186:	bf94      	ite	ls
   82188:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   8218c:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
   82190:	4a03      	ldr	r2, [pc, #12]	; (821a0 <system_init_flash+0x74>)
   82192:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   82194:	f502 7200 	add.w	r2, r2, #512	; 0x200
   82198:	6013      	str	r3, [r2, #0]
   8219a:	4770      	bx	lr
   8219c:	0121eabf 	.word	0x0121eabf
   821a0:	400e0a00 	.word	0x400e0a00
   821a4:	02faf07f 	.word	0x02faf07f
   821a8:	03d08fff 	.word	0x03d08fff
   821ac:	04c4b3ff 	.word	0x04c4b3ff
   821b0:	055d4a7f 	.word	0x055d4a7f

000821b4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   821b4:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
   821b6:	4a05      	ldr	r2, [pc, #20]	; (821cc <_sbrk+0x18>)
   821b8:	6812      	ldr	r2, [r2, #0]
   821ba:	b912      	cbnz	r2, 821c2 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
   821bc:	4904      	ldr	r1, [pc, #16]	; (821d0 <_sbrk+0x1c>)
   821be:	4a03      	ldr	r2, [pc, #12]	; (821cc <_sbrk+0x18>)
   821c0:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
   821c2:	4a02      	ldr	r2, [pc, #8]	; (821cc <_sbrk+0x18>)
   821c4:	6810      	ldr	r0, [r2, #0]

	heap += incr;
   821c6:	4403      	add	r3, r0
   821c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
   821ca:	4770      	bx	lr
   821cc:	20070c90 	.word	0x20070c90
   821d0:	20072ce0 	.word	0x20072ce0

000821d4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   821d4:	f04f 30ff 	mov.w	r0, #4294967295
   821d8:	4770      	bx	lr
   821da:	bf00      	nop

000821dc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   821dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   821e0:	604b      	str	r3, [r1, #4]

	return 0;
}
   821e2:	2000      	movs	r0, #0
   821e4:	4770      	bx	lr
   821e6:	bf00      	nop

000821e8 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   821e8:	2000      	movs	r0, #0
   821ea:	4770      	bx	lr

000821ec <__aeabi_drsub>:
   821ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   821f0:	e002      	b.n	821f8 <__adddf3>
   821f2:	bf00      	nop

000821f4 <__aeabi_dsub>:
   821f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000821f8 <__adddf3>:
   821f8:	b530      	push	{r4, r5, lr}
   821fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
   821fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82202:	ea94 0f05 	teq	r4, r5
   82206:	bf08      	it	eq
   82208:	ea90 0f02 	teqeq	r0, r2
   8220c:	bf1f      	itttt	ne
   8220e:	ea54 0c00 	orrsne.w	ip, r4, r0
   82212:	ea55 0c02 	orrsne.w	ip, r5, r2
   82216:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8221a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8221e:	f000 80e2 	beq.w	823e6 <__adddf3+0x1ee>
   82222:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82226:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8222a:	bfb8      	it	lt
   8222c:	426d      	neglt	r5, r5
   8222e:	dd0c      	ble.n	8224a <__adddf3+0x52>
   82230:	442c      	add	r4, r5
   82232:	ea80 0202 	eor.w	r2, r0, r2
   82236:	ea81 0303 	eor.w	r3, r1, r3
   8223a:	ea82 0000 	eor.w	r0, r2, r0
   8223e:	ea83 0101 	eor.w	r1, r3, r1
   82242:	ea80 0202 	eor.w	r2, r0, r2
   82246:	ea81 0303 	eor.w	r3, r1, r3
   8224a:	2d36      	cmp	r5, #54	; 0x36
   8224c:	bf88      	it	hi
   8224e:	bd30      	pophi	{r4, r5, pc}
   82250:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82254:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82258:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   8225c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82260:	d002      	beq.n	82268 <__adddf3+0x70>
   82262:	4240      	negs	r0, r0
   82264:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82268:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   8226c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82270:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82274:	d002      	beq.n	8227c <__adddf3+0x84>
   82276:	4252      	negs	r2, r2
   82278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8227c:	ea94 0f05 	teq	r4, r5
   82280:	f000 80a7 	beq.w	823d2 <__adddf3+0x1da>
   82284:	f1a4 0401 	sub.w	r4, r4, #1
   82288:	f1d5 0e20 	rsbs	lr, r5, #32
   8228c:	db0d      	blt.n	822aa <__adddf3+0xb2>
   8228e:	fa02 fc0e 	lsl.w	ip, r2, lr
   82292:	fa22 f205 	lsr.w	r2, r2, r5
   82296:	1880      	adds	r0, r0, r2
   82298:	f141 0100 	adc.w	r1, r1, #0
   8229c:	fa03 f20e 	lsl.w	r2, r3, lr
   822a0:	1880      	adds	r0, r0, r2
   822a2:	fa43 f305 	asr.w	r3, r3, r5
   822a6:	4159      	adcs	r1, r3
   822a8:	e00e      	b.n	822c8 <__adddf3+0xd0>
   822aa:	f1a5 0520 	sub.w	r5, r5, #32
   822ae:	f10e 0e20 	add.w	lr, lr, #32
   822b2:	2a01      	cmp	r2, #1
   822b4:	fa03 fc0e 	lsl.w	ip, r3, lr
   822b8:	bf28      	it	cs
   822ba:	f04c 0c02 	orrcs.w	ip, ip, #2
   822be:	fa43 f305 	asr.w	r3, r3, r5
   822c2:	18c0      	adds	r0, r0, r3
   822c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   822c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   822cc:	d507      	bpl.n	822de <__adddf3+0xe6>
   822ce:	f04f 0e00 	mov.w	lr, #0
   822d2:	f1dc 0c00 	rsbs	ip, ip, #0
   822d6:	eb7e 0000 	sbcs.w	r0, lr, r0
   822da:	eb6e 0101 	sbc.w	r1, lr, r1
   822de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   822e2:	d31b      	bcc.n	8231c <__adddf3+0x124>
   822e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   822e8:	d30c      	bcc.n	82304 <__adddf3+0x10c>
   822ea:	0849      	lsrs	r1, r1, #1
   822ec:	ea5f 0030 	movs.w	r0, r0, rrx
   822f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
   822f4:	f104 0401 	add.w	r4, r4, #1
   822f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
   822fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82300:	f080 809a 	bcs.w	82438 <__adddf3+0x240>
   82304:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82308:	bf08      	it	eq
   8230a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8230e:	f150 0000 	adcs.w	r0, r0, #0
   82312:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82316:	ea41 0105 	orr.w	r1, r1, r5
   8231a:	bd30      	pop	{r4, r5, pc}
   8231c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82320:	4140      	adcs	r0, r0
   82322:	eb41 0101 	adc.w	r1, r1, r1
   82326:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8232a:	f1a4 0401 	sub.w	r4, r4, #1
   8232e:	d1e9      	bne.n	82304 <__adddf3+0x10c>
   82330:	f091 0f00 	teq	r1, #0
   82334:	bf04      	itt	eq
   82336:	4601      	moveq	r1, r0
   82338:	2000      	moveq	r0, #0
   8233a:	fab1 f381 	clz	r3, r1
   8233e:	bf08      	it	eq
   82340:	3320      	addeq	r3, #32
   82342:	f1a3 030b 	sub.w	r3, r3, #11
   82346:	f1b3 0220 	subs.w	r2, r3, #32
   8234a:	da0c      	bge.n	82366 <__adddf3+0x16e>
   8234c:	320c      	adds	r2, #12
   8234e:	dd08      	ble.n	82362 <__adddf3+0x16a>
   82350:	f102 0c14 	add.w	ip, r2, #20
   82354:	f1c2 020c 	rsb	r2, r2, #12
   82358:	fa01 f00c 	lsl.w	r0, r1, ip
   8235c:	fa21 f102 	lsr.w	r1, r1, r2
   82360:	e00c      	b.n	8237c <__adddf3+0x184>
   82362:	f102 0214 	add.w	r2, r2, #20
   82366:	bfd8      	it	le
   82368:	f1c2 0c20 	rsble	ip, r2, #32
   8236c:	fa01 f102 	lsl.w	r1, r1, r2
   82370:	fa20 fc0c 	lsr.w	ip, r0, ip
   82374:	bfdc      	itt	le
   82376:	ea41 010c 	orrle.w	r1, r1, ip
   8237a:	4090      	lslle	r0, r2
   8237c:	1ae4      	subs	r4, r4, r3
   8237e:	bfa2      	ittt	ge
   82380:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82384:	4329      	orrge	r1, r5
   82386:	bd30      	popge	{r4, r5, pc}
   82388:	ea6f 0404 	mvn.w	r4, r4
   8238c:	3c1f      	subs	r4, #31
   8238e:	da1c      	bge.n	823ca <__adddf3+0x1d2>
   82390:	340c      	adds	r4, #12
   82392:	dc0e      	bgt.n	823b2 <__adddf3+0x1ba>
   82394:	f104 0414 	add.w	r4, r4, #20
   82398:	f1c4 0220 	rsb	r2, r4, #32
   8239c:	fa20 f004 	lsr.w	r0, r0, r4
   823a0:	fa01 f302 	lsl.w	r3, r1, r2
   823a4:	ea40 0003 	orr.w	r0, r0, r3
   823a8:	fa21 f304 	lsr.w	r3, r1, r4
   823ac:	ea45 0103 	orr.w	r1, r5, r3
   823b0:	bd30      	pop	{r4, r5, pc}
   823b2:	f1c4 040c 	rsb	r4, r4, #12
   823b6:	f1c4 0220 	rsb	r2, r4, #32
   823ba:	fa20 f002 	lsr.w	r0, r0, r2
   823be:	fa01 f304 	lsl.w	r3, r1, r4
   823c2:	ea40 0003 	orr.w	r0, r0, r3
   823c6:	4629      	mov	r1, r5
   823c8:	bd30      	pop	{r4, r5, pc}
   823ca:	fa21 f004 	lsr.w	r0, r1, r4
   823ce:	4629      	mov	r1, r5
   823d0:	bd30      	pop	{r4, r5, pc}
   823d2:	f094 0f00 	teq	r4, #0
   823d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   823da:	bf06      	itte	eq
   823dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   823e0:	3401      	addeq	r4, #1
   823e2:	3d01      	subne	r5, #1
   823e4:	e74e      	b.n	82284 <__adddf3+0x8c>
   823e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   823ea:	bf18      	it	ne
   823ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   823f0:	d029      	beq.n	82446 <__adddf3+0x24e>
   823f2:	ea94 0f05 	teq	r4, r5
   823f6:	bf08      	it	eq
   823f8:	ea90 0f02 	teqeq	r0, r2
   823fc:	d005      	beq.n	8240a <__adddf3+0x212>
   823fe:	ea54 0c00 	orrs.w	ip, r4, r0
   82402:	bf04      	itt	eq
   82404:	4619      	moveq	r1, r3
   82406:	4610      	moveq	r0, r2
   82408:	bd30      	pop	{r4, r5, pc}
   8240a:	ea91 0f03 	teq	r1, r3
   8240e:	bf1e      	ittt	ne
   82410:	2100      	movne	r1, #0
   82412:	2000      	movne	r0, #0
   82414:	bd30      	popne	{r4, r5, pc}
   82416:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8241a:	d105      	bne.n	82428 <__adddf3+0x230>
   8241c:	0040      	lsls	r0, r0, #1
   8241e:	4149      	adcs	r1, r1
   82420:	bf28      	it	cs
   82422:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82426:	bd30      	pop	{r4, r5, pc}
   82428:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   8242c:	bf3c      	itt	cc
   8242e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82432:	bd30      	popcc	{r4, r5, pc}
   82434:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82438:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   8243c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82440:	f04f 0000 	mov.w	r0, #0
   82444:	bd30      	pop	{r4, r5, pc}
   82446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8244a:	bf1a      	itte	ne
   8244c:	4619      	movne	r1, r3
   8244e:	4610      	movne	r0, r2
   82450:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82454:	bf1c      	itt	ne
   82456:	460b      	movne	r3, r1
   82458:	4602      	movne	r2, r0
   8245a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8245e:	bf06      	itte	eq
   82460:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82464:	ea91 0f03 	teqeq	r1, r3
   82468:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   8246c:	bd30      	pop	{r4, r5, pc}
   8246e:	bf00      	nop

00082470 <__aeabi_ui2d>:
   82470:	f090 0f00 	teq	r0, #0
   82474:	bf04      	itt	eq
   82476:	2100      	moveq	r1, #0
   82478:	4770      	bxeq	lr
   8247a:	b530      	push	{r4, r5, lr}
   8247c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82480:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82484:	f04f 0500 	mov.w	r5, #0
   82488:	f04f 0100 	mov.w	r1, #0
   8248c:	e750      	b.n	82330 <__adddf3+0x138>
   8248e:	bf00      	nop

00082490 <__aeabi_i2d>:
   82490:	f090 0f00 	teq	r0, #0
   82494:	bf04      	itt	eq
   82496:	2100      	moveq	r1, #0
   82498:	4770      	bxeq	lr
   8249a:	b530      	push	{r4, r5, lr}
   8249c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   824a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   824a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   824a8:	bf48      	it	mi
   824aa:	4240      	negmi	r0, r0
   824ac:	f04f 0100 	mov.w	r1, #0
   824b0:	e73e      	b.n	82330 <__adddf3+0x138>
   824b2:	bf00      	nop

000824b4 <__aeabi_f2d>:
   824b4:	0042      	lsls	r2, r0, #1
   824b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
   824ba:	ea4f 0131 	mov.w	r1, r1, rrx
   824be:	ea4f 7002 	mov.w	r0, r2, lsl #28
   824c2:	bf1f      	itttt	ne
   824c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   824c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   824cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   824d0:	4770      	bxne	lr
   824d2:	f092 0f00 	teq	r2, #0
   824d6:	bf14      	ite	ne
   824d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   824dc:	4770      	bxeq	lr
   824de:	b530      	push	{r4, r5, lr}
   824e0:	f44f 7460 	mov.w	r4, #896	; 0x380
   824e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   824e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   824ec:	e720      	b.n	82330 <__adddf3+0x138>
   824ee:	bf00      	nop

000824f0 <__aeabi_ul2d>:
   824f0:	ea50 0201 	orrs.w	r2, r0, r1
   824f4:	bf08      	it	eq
   824f6:	4770      	bxeq	lr
   824f8:	b530      	push	{r4, r5, lr}
   824fa:	f04f 0500 	mov.w	r5, #0
   824fe:	e00a      	b.n	82516 <__aeabi_l2d+0x16>

00082500 <__aeabi_l2d>:
   82500:	ea50 0201 	orrs.w	r2, r0, r1
   82504:	bf08      	it	eq
   82506:	4770      	bxeq	lr
   82508:	b530      	push	{r4, r5, lr}
   8250a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8250e:	d502      	bpl.n	82516 <__aeabi_l2d+0x16>
   82510:	4240      	negs	r0, r0
   82512:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82516:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8251a:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8251e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   82522:	f43f aedc 	beq.w	822de <__adddf3+0xe6>
   82526:	f04f 0203 	mov.w	r2, #3
   8252a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8252e:	bf18      	it	ne
   82530:	3203      	addne	r2, #3
   82532:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82536:	bf18      	it	ne
   82538:	3203      	addne	r2, #3
   8253a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8253e:	f1c2 0320 	rsb	r3, r2, #32
   82542:	fa00 fc03 	lsl.w	ip, r0, r3
   82546:	fa20 f002 	lsr.w	r0, r0, r2
   8254a:	fa01 fe03 	lsl.w	lr, r1, r3
   8254e:	ea40 000e 	orr.w	r0, r0, lr
   82552:	fa21 f102 	lsr.w	r1, r1, r2
   82556:	4414      	add	r4, r2
   82558:	e6c1      	b.n	822de <__adddf3+0xe6>
   8255a:	bf00      	nop

0008255c <__aeabi_dmul>:
   8255c:	b570      	push	{r4, r5, r6, lr}
   8255e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82562:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82566:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8256a:	bf1d      	ittte	ne
   8256c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82570:	ea94 0f0c 	teqne	r4, ip
   82574:	ea95 0f0c 	teqne	r5, ip
   82578:	f000 f8de 	bleq	82738 <__aeabi_dmul+0x1dc>
   8257c:	442c      	add	r4, r5
   8257e:	ea81 0603 	eor.w	r6, r1, r3
   82582:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   82586:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   8258a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8258e:	bf18      	it	ne
   82590:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   82594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82598:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8259c:	d038      	beq.n	82610 <__aeabi_dmul+0xb4>
   8259e:	fba0 ce02 	umull	ip, lr, r0, r2
   825a2:	f04f 0500 	mov.w	r5, #0
   825a6:	fbe1 e502 	umlal	lr, r5, r1, r2
   825aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   825ae:	fbe0 e503 	umlal	lr, r5, r0, r3
   825b2:	f04f 0600 	mov.w	r6, #0
   825b6:	fbe1 5603 	umlal	r5, r6, r1, r3
   825ba:	f09c 0f00 	teq	ip, #0
   825be:	bf18      	it	ne
   825c0:	f04e 0e01 	orrne.w	lr, lr, #1
   825c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   825c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   825cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   825d0:	d204      	bcs.n	825dc <__aeabi_dmul+0x80>
   825d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   825d6:	416d      	adcs	r5, r5
   825d8:	eb46 0606 	adc.w	r6, r6, r6
   825dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   825e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   825e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   825e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   825ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   825f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   825f4:	bf88      	it	hi
   825f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   825fa:	d81e      	bhi.n	8263a <__aeabi_dmul+0xde>
   825fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   82600:	bf08      	it	eq
   82602:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   82606:	f150 0000 	adcs.w	r0, r0, #0
   8260a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8260e:	bd70      	pop	{r4, r5, r6, pc}
   82610:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   82614:	ea46 0101 	orr.w	r1, r6, r1
   82618:	ea40 0002 	orr.w	r0, r0, r2
   8261c:	ea81 0103 	eor.w	r1, r1, r3
   82620:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   82624:	bfc2      	ittt	gt
   82626:	ebd4 050c 	rsbsgt	r5, r4, ip
   8262a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8262e:	bd70      	popgt	{r4, r5, r6, pc}
   82630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82634:	f04f 0e00 	mov.w	lr, #0
   82638:	3c01      	subs	r4, #1
   8263a:	f300 80ab 	bgt.w	82794 <__aeabi_dmul+0x238>
   8263e:	f114 0f36 	cmn.w	r4, #54	; 0x36
   82642:	bfde      	ittt	le
   82644:	2000      	movle	r0, #0
   82646:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   8264a:	bd70      	pople	{r4, r5, r6, pc}
   8264c:	f1c4 0400 	rsb	r4, r4, #0
   82650:	3c20      	subs	r4, #32
   82652:	da35      	bge.n	826c0 <__aeabi_dmul+0x164>
   82654:	340c      	adds	r4, #12
   82656:	dc1b      	bgt.n	82690 <__aeabi_dmul+0x134>
   82658:	f104 0414 	add.w	r4, r4, #20
   8265c:	f1c4 0520 	rsb	r5, r4, #32
   82660:	fa00 f305 	lsl.w	r3, r0, r5
   82664:	fa20 f004 	lsr.w	r0, r0, r4
   82668:	fa01 f205 	lsl.w	r2, r1, r5
   8266c:	ea40 0002 	orr.w	r0, r0, r2
   82670:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   82674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82678:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8267c:	fa21 f604 	lsr.w	r6, r1, r4
   82680:	eb42 0106 	adc.w	r1, r2, r6
   82684:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   82688:	bf08      	it	eq
   8268a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8268e:	bd70      	pop	{r4, r5, r6, pc}
   82690:	f1c4 040c 	rsb	r4, r4, #12
   82694:	f1c4 0520 	rsb	r5, r4, #32
   82698:	fa00 f304 	lsl.w	r3, r0, r4
   8269c:	fa20 f005 	lsr.w	r0, r0, r5
   826a0:	fa01 f204 	lsl.w	r2, r1, r4
   826a4:	ea40 0002 	orr.w	r0, r0, r2
   826a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   826ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   826b0:	f141 0100 	adc.w	r1, r1, #0
   826b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   826b8:	bf08      	it	eq
   826ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   826be:	bd70      	pop	{r4, r5, r6, pc}
   826c0:	f1c4 0520 	rsb	r5, r4, #32
   826c4:	fa00 f205 	lsl.w	r2, r0, r5
   826c8:	ea4e 0e02 	orr.w	lr, lr, r2
   826cc:	fa20 f304 	lsr.w	r3, r0, r4
   826d0:	fa01 f205 	lsl.w	r2, r1, r5
   826d4:	ea43 0302 	orr.w	r3, r3, r2
   826d8:	fa21 f004 	lsr.w	r0, r1, r4
   826dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   826e0:	fa21 f204 	lsr.w	r2, r1, r4
   826e4:	ea20 0002 	bic.w	r0, r0, r2
   826e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   826ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   826f0:	bf08      	it	eq
   826f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   826f6:	bd70      	pop	{r4, r5, r6, pc}
   826f8:	f094 0f00 	teq	r4, #0
   826fc:	d10f      	bne.n	8271e <__aeabi_dmul+0x1c2>
   826fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   82702:	0040      	lsls	r0, r0, #1
   82704:	eb41 0101 	adc.w	r1, r1, r1
   82708:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8270c:	bf08      	it	eq
   8270e:	3c01      	subeq	r4, #1
   82710:	d0f7      	beq.n	82702 <__aeabi_dmul+0x1a6>
   82712:	ea41 0106 	orr.w	r1, r1, r6
   82716:	f095 0f00 	teq	r5, #0
   8271a:	bf18      	it	ne
   8271c:	4770      	bxne	lr
   8271e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   82722:	0052      	lsls	r2, r2, #1
   82724:	eb43 0303 	adc.w	r3, r3, r3
   82728:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   8272c:	bf08      	it	eq
   8272e:	3d01      	subeq	r5, #1
   82730:	d0f7      	beq.n	82722 <__aeabi_dmul+0x1c6>
   82732:	ea43 0306 	orr.w	r3, r3, r6
   82736:	4770      	bx	lr
   82738:	ea94 0f0c 	teq	r4, ip
   8273c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82740:	bf18      	it	ne
   82742:	ea95 0f0c 	teqne	r5, ip
   82746:	d00c      	beq.n	82762 <__aeabi_dmul+0x206>
   82748:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8274c:	bf18      	it	ne
   8274e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82752:	d1d1      	bne.n	826f8 <__aeabi_dmul+0x19c>
   82754:	ea81 0103 	eor.w	r1, r1, r3
   82758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8275c:	f04f 0000 	mov.w	r0, #0
   82760:	bd70      	pop	{r4, r5, r6, pc}
   82762:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82766:	bf06      	itte	eq
   82768:	4610      	moveq	r0, r2
   8276a:	4619      	moveq	r1, r3
   8276c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   82770:	d019      	beq.n	827a6 <__aeabi_dmul+0x24a>
   82772:	ea94 0f0c 	teq	r4, ip
   82776:	d102      	bne.n	8277e <__aeabi_dmul+0x222>
   82778:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   8277c:	d113      	bne.n	827a6 <__aeabi_dmul+0x24a>
   8277e:	ea95 0f0c 	teq	r5, ip
   82782:	d105      	bne.n	82790 <__aeabi_dmul+0x234>
   82784:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   82788:	bf1c      	itt	ne
   8278a:	4610      	movne	r0, r2
   8278c:	4619      	movne	r1, r3
   8278e:	d10a      	bne.n	827a6 <__aeabi_dmul+0x24a>
   82790:	ea81 0103 	eor.w	r1, r1, r3
   82794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   82798:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8279c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   827a0:	f04f 0000 	mov.w	r0, #0
   827a4:	bd70      	pop	{r4, r5, r6, pc}
   827a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   827aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   827ae:	bd70      	pop	{r4, r5, r6, pc}

000827b0 <__aeabi_ddiv>:
   827b0:	b570      	push	{r4, r5, r6, lr}
   827b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   827b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   827ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   827be:	bf1d      	ittte	ne
   827c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   827c4:	ea94 0f0c 	teqne	r4, ip
   827c8:	ea95 0f0c 	teqne	r5, ip
   827cc:	f000 f8a7 	bleq	8291e <__aeabi_ddiv+0x16e>
   827d0:	eba4 0405 	sub.w	r4, r4, r5
   827d4:	ea81 0e03 	eor.w	lr, r1, r3
   827d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   827dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
   827e0:	f000 8088 	beq.w	828f4 <__aeabi_ddiv+0x144>
   827e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   827e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   827ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   827f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   827f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
   827f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   827fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   82800:	ea4f 2600 	mov.w	r6, r0, lsl #8
   82804:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   82808:	429d      	cmp	r5, r3
   8280a:	bf08      	it	eq
   8280c:	4296      	cmpeq	r6, r2
   8280e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   82812:	f504 7440 	add.w	r4, r4, #768	; 0x300
   82816:	d202      	bcs.n	8281e <__aeabi_ddiv+0x6e>
   82818:	085b      	lsrs	r3, r3, #1
   8281a:	ea4f 0232 	mov.w	r2, r2, rrx
   8281e:	1ab6      	subs	r6, r6, r2
   82820:	eb65 0503 	sbc.w	r5, r5, r3
   82824:	085b      	lsrs	r3, r3, #1
   82826:	ea4f 0232 	mov.w	r2, r2, rrx
   8282a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8282e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   82832:	ebb6 0e02 	subs.w	lr, r6, r2
   82836:	eb75 0e03 	sbcs.w	lr, r5, r3
   8283a:	bf22      	ittt	cs
   8283c:	1ab6      	subcs	r6, r6, r2
   8283e:	4675      	movcs	r5, lr
   82840:	ea40 000c 	orrcs.w	r0, r0, ip
   82844:	085b      	lsrs	r3, r3, #1
   82846:	ea4f 0232 	mov.w	r2, r2, rrx
   8284a:	ebb6 0e02 	subs.w	lr, r6, r2
   8284e:	eb75 0e03 	sbcs.w	lr, r5, r3
   82852:	bf22      	ittt	cs
   82854:	1ab6      	subcs	r6, r6, r2
   82856:	4675      	movcs	r5, lr
   82858:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   8285c:	085b      	lsrs	r3, r3, #1
   8285e:	ea4f 0232 	mov.w	r2, r2, rrx
   82862:	ebb6 0e02 	subs.w	lr, r6, r2
   82866:	eb75 0e03 	sbcs.w	lr, r5, r3
   8286a:	bf22      	ittt	cs
   8286c:	1ab6      	subcs	r6, r6, r2
   8286e:	4675      	movcs	r5, lr
   82870:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   82874:	085b      	lsrs	r3, r3, #1
   82876:	ea4f 0232 	mov.w	r2, r2, rrx
   8287a:	ebb6 0e02 	subs.w	lr, r6, r2
   8287e:	eb75 0e03 	sbcs.w	lr, r5, r3
   82882:	bf22      	ittt	cs
   82884:	1ab6      	subcs	r6, r6, r2
   82886:	4675      	movcs	r5, lr
   82888:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   8288c:	ea55 0e06 	orrs.w	lr, r5, r6
   82890:	d018      	beq.n	828c4 <__aeabi_ddiv+0x114>
   82892:	ea4f 1505 	mov.w	r5, r5, lsl #4
   82896:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8289a:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8289e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   828a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   828a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   828aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   828ae:	d1c0      	bne.n	82832 <__aeabi_ddiv+0x82>
   828b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   828b4:	d10b      	bne.n	828ce <__aeabi_ddiv+0x11e>
   828b6:	ea41 0100 	orr.w	r1, r1, r0
   828ba:	f04f 0000 	mov.w	r0, #0
   828be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   828c2:	e7b6      	b.n	82832 <__aeabi_ddiv+0x82>
   828c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   828c8:	bf04      	itt	eq
   828ca:	4301      	orreq	r1, r0
   828cc:	2000      	moveq	r0, #0
   828ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   828d2:	bf88      	it	hi
   828d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   828d8:	f63f aeaf 	bhi.w	8263a <__aeabi_dmul+0xde>
   828dc:	ebb5 0c03 	subs.w	ip, r5, r3
   828e0:	bf04      	itt	eq
   828e2:	ebb6 0c02 	subseq.w	ip, r6, r2
   828e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   828ea:	f150 0000 	adcs.w	r0, r0, #0
   828ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   828f2:	bd70      	pop	{r4, r5, r6, pc}
   828f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   828f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   828fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   82900:	bfc2      	ittt	gt
   82902:	ebd4 050c 	rsbsgt	r5, r4, ip
   82906:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8290a:	bd70      	popgt	{r4, r5, r6, pc}
   8290c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82910:	f04f 0e00 	mov.w	lr, #0
   82914:	3c01      	subs	r4, #1
   82916:	e690      	b.n	8263a <__aeabi_dmul+0xde>
   82918:	ea45 0e06 	orr.w	lr, r5, r6
   8291c:	e68d      	b.n	8263a <__aeabi_dmul+0xde>
   8291e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   82922:	ea94 0f0c 	teq	r4, ip
   82926:	bf08      	it	eq
   82928:	ea95 0f0c 	teqeq	r5, ip
   8292c:	f43f af3b 	beq.w	827a6 <__aeabi_dmul+0x24a>
   82930:	ea94 0f0c 	teq	r4, ip
   82934:	d10a      	bne.n	8294c <__aeabi_ddiv+0x19c>
   82936:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8293a:	f47f af34 	bne.w	827a6 <__aeabi_dmul+0x24a>
   8293e:	ea95 0f0c 	teq	r5, ip
   82942:	f47f af25 	bne.w	82790 <__aeabi_dmul+0x234>
   82946:	4610      	mov	r0, r2
   82948:	4619      	mov	r1, r3
   8294a:	e72c      	b.n	827a6 <__aeabi_dmul+0x24a>
   8294c:	ea95 0f0c 	teq	r5, ip
   82950:	d106      	bne.n	82960 <__aeabi_ddiv+0x1b0>
   82952:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   82956:	f43f aefd 	beq.w	82754 <__aeabi_dmul+0x1f8>
   8295a:	4610      	mov	r0, r2
   8295c:	4619      	mov	r1, r3
   8295e:	e722      	b.n	827a6 <__aeabi_dmul+0x24a>
   82960:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   82964:	bf18      	it	ne
   82966:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8296a:	f47f aec5 	bne.w	826f8 <__aeabi_dmul+0x19c>
   8296e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   82972:	f47f af0d 	bne.w	82790 <__aeabi_dmul+0x234>
   82976:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   8297a:	f47f aeeb 	bne.w	82754 <__aeabi_dmul+0x1f8>
   8297e:	e712      	b.n	827a6 <__aeabi_dmul+0x24a>

00082980 <__aeabi_d2f>:
   82980:	ea4f 0241 	mov.w	r2, r1, lsl #1
   82984:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   82988:	bf24      	itt	cs
   8298a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   8298e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   82992:	d90d      	bls.n	829b0 <__aeabi_d2f+0x30>
   82994:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   82998:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   8299c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   829a0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   829a4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   829a8:	bf08      	it	eq
   829aa:	f020 0001 	biceq.w	r0, r0, #1
   829ae:	4770      	bx	lr
   829b0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   829b4:	d121      	bne.n	829fa <__aeabi_d2f+0x7a>
   829b6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   829ba:	bfbc      	itt	lt
   829bc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   829c0:	4770      	bxlt	lr
   829c2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   829c6:	ea4f 5252 	mov.w	r2, r2, lsr #21
   829ca:	f1c2 0218 	rsb	r2, r2, #24
   829ce:	f1c2 0c20 	rsb	ip, r2, #32
   829d2:	fa10 f30c 	lsls.w	r3, r0, ip
   829d6:	fa20 f002 	lsr.w	r0, r0, r2
   829da:	bf18      	it	ne
   829dc:	f040 0001 	orrne.w	r0, r0, #1
   829e0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   829e4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   829e8:	fa03 fc0c 	lsl.w	ip, r3, ip
   829ec:	ea40 000c 	orr.w	r0, r0, ip
   829f0:	fa23 f302 	lsr.w	r3, r3, r2
   829f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
   829f8:	e7cc      	b.n	82994 <__aeabi_d2f+0x14>
   829fa:	ea7f 5362 	mvns.w	r3, r2, asr #21
   829fe:	d107      	bne.n	82a10 <__aeabi_d2f+0x90>
   82a00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   82a04:	bf1e      	ittt	ne
   82a06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   82a0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   82a0e:	4770      	bxne	lr
   82a10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   82a14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   82a18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   82a1c:	4770      	bx	lr
   82a1e:	bf00      	nop

00082a20 <__aeabi_frsub>:
   82a20:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   82a24:	e002      	b.n	82a2c <__addsf3>
   82a26:	bf00      	nop

00082a28 <__aeabi_fsub>:
   82a28:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00082a2c <__addsf3>:
   82a2c:	0042      	lsls	r2, r0, #1
   82a2e:	bf1f      	itttt	ne
   82a30:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   82a34:	ea92 0f03 	teqne	r2, r3
   82a38:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   82a3c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   82a40:	d06a      	beq.n	82b18 <__addsf3+0xec>
   82a42:	ea4f 6212 	mov.w	r2, r2, lsr #24
   82a46:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   82a4a:	bfc1      	itttt	gt
   82a4c:	18d2      	addgt	r2, r2, r3
   82a4e:	4041      	eorgt	r1, r0
   82a50:	4048      	eorgt	r0, r1
   82a52:	4041      	eorgt	r1, r0
   82a54:	bfb8      	it	lt
   82a56:	425b      	neglt	r3, r3
   82a58:	2b19      	cmp	r3, #25
   82a5a:	bf88      	it	hi
   82a5c:	4770      	bxhi	lr
   82a5e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   82a62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   82a66:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   82a6a:	bf18      	it	ne
   82a6c:	4240      	negne	r0, r0
   82a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82a72:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   82a76:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   82a7a:	bf18      	it	ne
   82a7c:	4249      	negne	r1, r1
   82a7e:	ea92 0f03 	teq	r2, r3
   82a82:	d03f      	beq.n	82b04 <__addsf3+0xd8>
   82a84:	f1a2 0201 	sub.w	r2, r2, #1
   82a88:	fa41 fc03 	asr.w	ip, r1, r3
   82a8c:	eb10 000c 	adds.w	r0, r0, ip
   82a90:	f1c3 0320 	rsb	r3, r3, #32
   82a94:	fa01 f103 	lsl.w	r1, r1, r3
   82a98:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   82a9c:	d502      	bpl.n	82aa4 <__addsf3+0x78>
   82a9e:	4249      	negs	r1, r1
   82aa0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   82aa4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   82aa8:	d313      	bcc.n	82ad2 <__addsf3+0xa6>
   82aaa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   82aae:	d306      	bcc.n	82abe <__addsf3+0x92>
   82ab0:	0840      	lsrs	r0, r0, #1
   82ab2:	ea4f 0131 	mov.w	r1, r1, rrx
   82ab6:	f102 0201 	add.w	r2, r2, #1
   82aba:	2afe      	cmp	r2, #254	; 0xfe
   82abc:	d251      	bcs.n	82b62 <__addsf3+0x136>
   82abe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   82ac2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   82ac6:	bf08      	it	eq
   82ac8:	f020 0001 	biceq.w	r0, r0, #1
   82acc:	ea40 0003 	orr.w	r0, r0, r3
   82ad0:	4770      	bx	lr
   82ad2:	0049      	lsls	r1, r1, #1
   82ad4:	eb40 0000 	adc.w	r0, r0, r0
   82ad8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   82adc:	f1a2 0201 	sub.w	r2, r2, #1
   82ae0:	d1ed      	bne.n	82abe <__addsf3+0x92>
   82ae2:	fab0 fc80 	clz	ip, r0
   82ae6:	f1ac 0c08 	sub.w	ip, ip, #8
   82aea:	ebb2 020c 	subs.w	r2, r2, ip
   82aee:	fa00 f00c 	lsl.w	r0, r0, ip
   82af2:	bfaa      	itet	ge
   82af4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   82af8:	4252      	neglt	r2, r2
   82afa:	4318      	orrge	r0, r3
   82afc:	bfbc      	itt	lt
   82afe:	40d0      	lsrlt	r0, r2
   82b00:	4318      	orrlt	r0, r3
   82b02:	4770      	bx	lr
   82b04:	f092 0f00 	teq	r2, #0
   82b08:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   82b0c:	bf06      	itte	eq
   82b0e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   82b12:	3201      	addeq	r2, #1
   82b14:	3b01      	subne	r3, #1
   82b16:	e7b5      	b.n	82a84 <__addsf3+0x58>
   82b18:	ea4f 0341 	mov.w	r3, r1, lsl #1
   82b1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   82b20:	bf18      	it	ne
   82b22:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   82b26:	d021      	beq.n	82b6c <__addsf3+0x140>
   82b28:	ea92 0f03 	teq	r2, r3
   82b2c:	d004      	beq.n	82b38 <__addsf3+0x10c>
   82b2e:	f092 0f00 	teq	r2, #0
   82b32:	bf08      	it	eq
   82b34:	4608      	moveq	r0, r1
   82b36:	4770      	bx	lr
   82b38:	ea90 0f01 	teq	r0, r1
   82b3c:	bf1c      	itt	ne
   82b3e:	2000      	movne	r0, #0
   82b40:	4770      	bxne	lr
   82b42:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   82b46:	d104      	bne.n	82b52 <__addsf3+0x126>
   82b48:	0040      	lsls	r0, r0, #1
   82b4a:	bf28      	it	cs
   82b4c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   82b50:	4770      	bx	lr
   82b52:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   82b56:	bf3c      	itt	cc
   82b58:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   82b5c:	4770      	bxcc	lr
   82b5e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   82b62:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   82b66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   82b6a:	4770      	bx	lr
   82b6c:	ea7f 6222 	mvns.w	r2, r2, asr #24
   82b70:	bf16      	itet	ne
   82b72:	4608      	movne	r0, r1
   82b74:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   82b78:	4601      	movne	r1, r0
   82b7a:	0242      	lsls	r2, r0, #9
   82b7c:	bf06      	itte	eq
   82b7e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   82b82:	ea90 0f01 	teqeq	r0, r1
   82b86:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   82b8a:	4770      	bx	lr

00082b8c <__aeabi_ui2f>:
   82b8c:	f04f 0300 	mov.w	r3, #0
   82b90:	e004      	b.n	82b9c <__aeabi_i2f+0x8>
   82b92:	bf00      	nop

00082b94 <__aeabi_i2f>:
   82b94:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   82b98:	bf48      	it	mi
   82b9a:	4240      	negmi	r0, r0
   82b9c:	ea5f 0c00 	movs.w	ip, r0
   82ba0:	bf08      	it	eq
   82ba2:	4770      	bxeq	lr
   82ba4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   82ba8:	4601      	mov	r1, r0
   82baa:	f04f 0000 	mov.w	r0, #0
   82bae:	e01c      	b.n	82bea <__aeabi_l2f+0x2a>

00082bb0 <__aeabi_ul2f>:
   82bb0:	ea50 0201 	orrs.w	r2, r0, r1
   82bb4:	bf08      	it	eq
   82bb6:	4770      	bxeq	lr
   82bb8:	f04f 0300 	mov.w	r3, #0
   82bbc:	e00a      	b.n	82bd4 <__aeabi_l2f+0x14>
   82bbe:	bf00      	nop

00082bc0 <__aeabi_l2f>:
   82bc0:	ea50 0201 	orrs.w	r2, r0, r1
   82bc4:	bf08      	it	eq
   82bc6:	4770      	bxeq	lr
   82bc8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   82bcc:	d502      	bpl.n	82bd4 <__aeabi_l2f+0x14>
   82bce:	4240      	negs	r0, r0
   82bd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82bd4:	ea5f 0c01 	movs.w	ip, r1
   82bd8:	bf02      	ittt	eq
   82bda:	4684      	moveq	ip, r0
   82bdc:	4601      	moveq	r1, r0
   82bde:	2000      	moveq	r0, #0
   82be0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   82be4:	bf08      	it	eq
   82be6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   82bea:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   82bee:	fabc f28c 	clz	r2, ip
   82bf2:	3a08      	subs	r2, #8
   82bf4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   82bf8:	db10      	blt.n	82c1c <__aeabi_l2f+0x5c>
   82bfa:	fa01 fc02 	lsl.w	ip, r1, r2
   82bfe:	4463      	add	r3, ip
   82c00:	fa00 fc02 	lsl.w	ip, r0, r2
   82c04:	f1c2 0220 	rsb	r2, r2, #32
   82c08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82c0c:	fa20 f202 	lsr.w	r2, r0, r2
   82c10:	eb43 0002 	adc.w	r0, r3, r2
   82c14:	bf08      	it	eq
   82c16:	f020 0001 	biceq.w	r0, r0, #1
   82c1a:	4770      	bx	lr
   82c1c:	f102 0220 	add.w	r2, r2, #32
   82c20:	fa01 fc02 	lsl.w	ip, r1, r2
   82c24:	f1c2 0220 	rsb	r2, r2, #32
   82c28:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   82c2c:	fa21 f202 	lsr.w	r2, r1, r2
   82c30:	eb43 0002 	adc.w	r0, r3, r2
   82c34:	bf08      	it	eq
   82c36:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   82c3a:	4770      	bx	lr

00082c3c <__aeabi_f2iz>:
   82c3c:	ea4f 0240 	mov.w	r2, r0, lsl #1
   82c40:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   82c44:	d30f      	bcc.n	82c66 <__aeabi_f2iz+0x2a>
   82c46:	f04f 039e 	mov.w	r3, #158	; 0x9e
   82c4a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   82c4e:	d90d      	bls.n	82c6c <__aeabi_f2iz+0x30>
   82c50:	ea4f 2300 	mov.w	r3, r0, lsl #8
   82c54:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   82c58:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   82c5c:	fa23 f002 	lsr.w	r0, r3, r2
   82c60:	bf18      	it	ne
   82c62:	4240      	negne	r0, r0
   82c64:	4770      	bx	lr
   82c66:	f04f 0000 	mov.w	r0, #0
   82c6a:	4770      	bx	lr
   82c6c:	f112 0f61 	cmn.w	r2, #97	; 0x61
   82c70:	d101      	bne.n	82c76 <__aeabi_f2iz+0x3a>
   82c72:	0242      	lsls	r2, r0, #9
   82c74:	d105      	bne.n	82c82 <__aeabi_f2iz+0x46>
   82c76:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   82c7a:	bf08      	it	eq
   82c7c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   82c80:	4770      	bx	lr
   82c82:	f04f 0000 	mov.w	r0, #0
   82c86:	4770      	bx	lr

00082c88 <__libc_init_array>:
   82c88:	b570      	push	{r4, r5, r6, lr}
   82c8a:	4e0f      	ldr	r6, [pc, #60]	; (82cc8 <__libc_init_array+0x40>)
   82c8c:	4d0f      	ldr	r5, [pc, #60]	; (82ccc <__libc_init_array+0x44>)
   82c8e:	1b76      	subs	r6, r6, r5
   82c90:	10b6      	asrs	r6, r6, #2
   82c92:	bf18      	it	ne
   82c94:	2400      	movne	r4, #0
   82c96:	d005      	beq.n	82ca4 <__libc_init_array+0x1c>
   82c98:	3401      	adds	r4, #1
   82c9a:	f855 3b04 	ldr.w	r3, [r5], #4
   82c9e:	4798      	blx	r3
   82ca0:	42a6      	cmp	r6, r4
   82ca2:	d1f9      	bne.n	82c98 <__libc_init_array+0x10>
   82ca4:	4e0a      	ldr	r6, [pc, #40]	; (82cd0 <__libc_init_array+0x48>)
   82ca6:	4d0b      	ldr	r5, [pc, #44]	; (82cd4 <__libc_init_array+0x4c>)
   82ca8:	f001 f81e 	bl	83ce8 <_init>
   82cac:	1b76      	subs	r6, r6, r5
   82cae:	10b6      	asrs	r6, r6, #2
   82cb0:	bf18      	it	ne
   82cb2:	2400      	movne	r4, #0
   82cb4:	d006      	beq.n	82cc4 <__libc_init_array+0x3c>
   82cb6:	3401      	adds	r4, #1
   82cb8:	f855 3b04 	ldr.w	r3, [r5], #4
   82cbc:	4798      	blx	r3
   82cbe:	42a6      	cmp	r6, r4
   82cc0:	d1f9      	bne.n	82cb6 <__libc_init_array+0x2e>
   82cc2:	bd70      	pop	{r4, r5, r6, pc}
   82cc4:	bd70      	pop	{r4, r5, r6, pc}
   82cc6:	bf00      	nop
   82cc8:	00083cf4 	.word	0x00083cf4
   82ccc:	00083cf4 	.word	0x00083cf4
   82cd0:	00083cfc 	.word	0x00083cfc
   82cd4:	00083cf4 	.word	0x00083cf4

00082cd8 <memset>:
   82cd8:	b470      	push	{r4, r5, r6}
   82cda:	0784      	lsls	r4, r0, #30
   82cdc:	d046      	beq.n	82d6c <memset+0x94>
   82cde:	1e54      	subs	r4, r2, #1
   82ce0:	2a00      	cmp	r2, #0
   82ce2:	d041      	beq.n	82d68 <memset+0x90>
   82ce4:	b2cd      	uxtb	r5, r1
   82ce6:	4603      	mov	r3, r0
   82ce8:	e002      	b.n	82cf0 <memset+0x18>
   82cea:	1e62      	subs	r2, r4, #1
   82cec:	b3e4      	cbz	r4, 82d68 <memset+0x90>
   82cee:	4614      	mov	r4, r2
   82cf0:	f803 5b01 	strb.w	r5, [r3], #1
   82cf4:	079a      	lsls	r2, r3, #30
   82cf6:	d1f8      	bne.n	82cea <memset+0x12>
   82cf8:	2c03      	cmp	r4, #3
   82cfa:	d92e      	bls.n	82d5a <memset+0x82>
   82cfc:	b2cd      	uxtb	r5, r1
   82cfe:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82d02:	2c0f      	cmp	r4, #15
   82d04:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82d08:	d919      	bls.n	82d3e <memset+0x66>
   82d0a:	4626      	mov	r6, r4
   82d0c:	f103 0210 	add.w	r2, r3, #16
   82d10:	3e10      	subs	r6, #16
   82d12:	2e0f      	cmp	r6, #15
   82d14:	f842 5c10 	str.w	r5, [r2, #-16]
   82d18:	f842 5c0c 	str.w	r5, [r2, #-12]
   82d1c:	f842 5c08 	str.w	r5, [r2, #-8]
   82d20:	f842 5c04 	str.w	r5, [r2, #-4]
   82d24:	f102 0210 	add.w	r2, r2, #16
   82d28:	d8f2      	bhi.n	82d10 <memset+0x38>
   82d2a:	f1a4 0210 	sub.w	r2, r4, #16
   82d2e:	f022 020f 	bic.w	r2, r2, #15
   82d32:	f004 040f 	and.w	r4, r4, #15
   82d36:	3210      	adds	r2, #16
   82d38:	2c03      	cmp	r4, #3
   82d3a:	4413      	add	r3, r2
   82d3c:	d90d      	bls.n	82d5a <memset+0x82>
   82d3e:	461e      	mov	r6, r3
   82d40:	4622      	mov	r2, r4
   82d42:	3a04      	subs	r2, #4
   82d44:	2a03      	cmp	r2, #3
   82d46:	f846 5b04 	str.w	r5, [r6], #4
   82d4a:	d8fa      	bhi.n	82d42 <memset+0x6a>
   82d4c:	1f22      	subs	r2, r4, #4
   82d4e:	f022 0203 	bic.w	r2, r2, #3
   82d52:	3204      	adds	r2, #4
   82d54:	4413      	add	r3, r2
   82d56:	f004 0403 	and.w	r4, r4, #3
   82d5a:	b12c      	cbz	r4, 82d68 <memset+0x90>
   82d5c:	b2c9      	uxtb	r1, r1
   82d5e:	441c      	add	r4, r3
   82d60:	f803 1b01 	strb.w	r1, [r3], #1
   82d64:	42a3      	cmp	r3, r4
   82d66:	d1fb      	bne.n	82d60 <memset+0x88>
   82d68:	bc70      	pop	{r4, r5, r6}
   82d6a:	4770      	bx	lr
   82d6c:	4614      	mov	r4, r2
   82d6e:	4603      	mov	r3, r0
   82d70:	e7c2      	b.n	82cf8 <memset+0x20>
   82d72:	bf00      	nop

00082d74 <setbuf>:
   82d74:	2900      	cmp	r1, #0
   82d76:	bf0c      	ite	eq
   82d78:	2202      	moveq	r2, #2
   82d7a:	2200      	movne	r2, #0
   82d7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82d80:	f000 b800 	b.w	82d84 <setvbuf>

00082d84 <setvbuf>:
   82d84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82d88:	4d51      	ldr	r5, [pc, #324]	; (82ed0 <setvbuf+0x14c>)
   82d8a:	b083      	sub	sp, #12
   82d8c:	682d      	ldr	r5, [r5, #0]
   82d8e:	4604      	mov	r4, r0
   82d90:	460f      	mov	r7, r1
   82d92:	4690      	mov	r8, r2
   82d94:	461e      	mov	r6, r3
   82d96:	b115      	cbz	r5, 82d9e <setvbuf+0x1a>
   82d98:	6bab      	ldr	r3, [r5, #56]	; 0x38
   82d9a:	2b00      	cmp	r3, #0
   82d9c:	d079      	beq.n	82e92 <setvbuf+0x10e>
   82d9e:	f1b8 0f02 	cmp.w	r8, #2
   82da2:	d004      	beq.n	82dae <setvbuf+0x2a>
   82da4:	f1b8 0f01 	cmp.w	r8, #1
   82da8:	d87f      	bhi.n	82eaa <setvbuf+0x126>
   82daa:	2e00      	cmp	r6, #0
   82dac:	db7d      	blt.n	82eaa <setvbuf+0x126>
   82dae:	4621      	mov	r1, r4
   82db0:	4628      	mov	r0, r5
   82db2:	f000 f943 	bl	8303c <_fflush_r>
   82db6:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82db8:	b141      	cbz	r1, 82dcc <setvbuf+0x48>
   82dba:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82dbe:	4299      	cmp	r1, r3
   82dc0:	d002      	beq.n	82dc8 <setvbuf+0x44>
   82dc2:	4628      	mov	r0, r5
   82dc4:	f000 fa3a 	bl	8323c <_free_r>
   82dc8:	2300      	movs	r3, #0
   82dca:	6323      	str	r3, [r4, #48]	; 0x30
   82dcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82dd0:	2200      	movs	r2, #0
   82dd2:	61a2      	str	r2, [r4, #24]
   82dd4:	6062      	str	r2, [r4, #4]
   82dd6:	061a      	lsls	r2, r3, #24
   82dd8:	d454      	bmi.n	82e84 <setvbuf+0x100>
   82dda:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   82dde:	f023 0303 	bic.w	r3, r3, #3
   82de2:	f1b8 0f02 	cmp.w	r8, #2
   82de6:	81a3      	strh	r3, [r4, #12]
   82de8:	d039      	beq.n	82e5e <setvbuf+0xda>
   82dea:	ab01      	add	r3, sp, #4
   82dec:	466a      	mov	r2, sp
   82dee:	4621      	mov	r1, r4
   82df0:	4628      	mov	r0, r5
   82df2:	f000 fb33 	bl	8345c <__swhatbuf_r>
   82df6:	89a3      	ldrh	r3, [r4, #12]
   82df8:	4318      	orrs	r0, r3
   82dfa:	81a0      	strh	r0, [r4, #12]
   82dfc:	b326      	cbz	r6, 82e48 <setvbuf+0xc4>
   82dfe:	b327      	cbz	r7, 82e4a <setvbuf+0xc6>
   82e00:	6bab      	ldr	r3, [r5, #56]	; 0x38
   82e02:	2b00      	cmp	r3, #0
   82e04:	d04d      	beq.n	82ea2 <setvbuf+0x11e>
   82e06:	9b00      	ldr	r3, [sp, #0]
   82e08:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   82e0c:	429e      	cmp	r6, r3
   82e0e:	bf1c      	itt	ne
   82e10:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
   82e14:	81a0      	strhne	r0, [r4, #12]
   82e16:	f1b8 0f01 	cmp.w	r8, #1
   82e1a:	bf08      	it	eq
   82e1c:	f040 0001 	orreq.w	r0, r0, #1
   82e20:	b283      	uxth	r3, r0
   82e22:	bf08      	it	eq
   82e24:	81a0      	strheq	r0, [r4, #12]
   82e26:	f003 0008 	and.w	r0, r3, #8
   82e2a:	b280      	uxth	r0, r0
   82e2c:	6027      	str	r7, [r4, #0]
   82e2e:	6127      	str	r7, [r4, #16]
   82e30:	6166      	str	r6, [r4, #20]
   82e32:	b318      	cbz	r0, 82e7c <setvbuf+0xf8>
   82e34:	f013 0001 	ands.w	r0, r3, #1
   82e38:	d02f      	beq.n	82e9a <setvbuf+0x116>
   82e3a:	2000      	movs	r0, #0
   82e3c:	4276      	negs	r6, r6
   82e3e:	61a6      	str	r6, [r4, #24]
   82e40:	60a0      	str	r0, [r4, #8]
   82e42:	b003      	add	sp, #12
   82e44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82e48:	9e00      	ldr	r6, [sp, #0]
   82e4a:	4630      	mov	r0, r6
   82e4c:	f000 fb36 	bl	834bc <malloc>
   82e50:	4607      	mov	r7, r0
   82e52:	b368      	cbz	r0, 82eb0 <setvbuf+0x12c>
   82e54:	89a3      	ldrh	r3, [r4, #12]
   82e56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82e5a:	81a3      	strh	r3, [r4, #12]
   82e5c:	e7d0      	b.n	82e00 <setvbuf+0x7c>
   82e5e:	2000      	movs	r0, #0
   82e60:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82e64:	f043 0302 	orr.w	r3, r3, #2
   82e68:	2500      	movs	r5, #0
   82e6a:	2101      	movs	r1, #1
   82e6c:	81a3      	strh	r3, [r4, #12]
   82e6e:	60a5      	str	r5, [r4, #8]
   82e70:	6022      	str	r2, [r4, #0]
   82e72:	6122      	str	r2, [r4, #16]
   82e74:	6161      	str	r1, [r4, #20]
   82e76:	b003      	add	sp, #12
   82e78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82e7c:	60a0      	str	r0, [r4, #8]
   82e7e:	b003      	add	sp, #12
   82e80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82e84:	6921      	ldr	r1, [r4, #16]
   82e86:	4628      	mov	r0, r5
   82e88:	f000 f9d8 	bl	8323c <_free_r>
   82e8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82e90:	e7a3      	b.n	82dda <setvbuf+0x56>
   82e92:	4628      	mov	r0, r5
   82e94:	f000 f966 	bl	83164 <__sinit>
   82e98:	e781      	b.n	82d9e <setvbuf+0x1a>
   82e9a:	60a6      	str	r6, [r4, #8]
   82e9c:	b003      	add	sp, #12
   82e9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82ea2:	4628      	mov	r0, r5
   82ea4:	f000 f95e 	bl	83164 <__sinit>
   82ea8:	e7ad      	b.n	82e06 <setvbuf+0x82>
   82eaa:	f04f 30ff 	mov.w	r0, #4294967295
   82eae:	e7e2      	b.n	82e76 <setvbuf+0xf2>
   82eb0:	f8dd 9000 	ldr.w	r9, [sp]
   82eb4:	45b1      	cmp	r9, r6
   82eb6:	d006      	beq.n	82ec6 <setvbuf+0x142>
   82eb8:	4648      	mov	r0, r9
   82eba:	f000 faff 	bl	834bc <malloc>
   82ebe:	4607      	mov	r7, r0
   82ec0:	b108      	cbz	r0, 82ec6 <setvbuf+0x142>
   82ec2:	464e      	mov	r6, r9
   82ec4:	e7c6      	b.n	82e54 <setvbuf+0xd0>
   82ec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82eca:	f04f 30ff 	mov.w	r0, #4294967295
   82ece:	e7c7      	b.n	82e60 <setvbuf+0xdc>
   82ed0:	20070430 	.word	0x20070430

00082ed4 <register_fini>:
   82ed4:	4b02      	ldr	r3, [pc, #8]	; (82ee0 <register_fini+0xc>)
   82ed6:	b113      	cbz	r3, 82ede <register_fini+0xa>
   82ed8:	4802      	ldr	r0, [pc, #8]	; (82ee4 <register_fini+0x10>)
   82eda:	f000 b805 	b.w	82ee8 <atexit>
   82ede:	4770      	bx	lr
   82ee0:	00000000 	.word	0x00000000
   82ee4:	00083179 	.word	0x00083179

00082ee8 <atexit>:
   82ee8:	2300      	movs	r3, #0
   82eea:	4601      	mov	r1, r0
   82eec:	461a      	mov	r2, r3
   82eee:	4618      	mov	r0, r3
   82ef0:	f000 be08 	b.w	83b04 <__register_exitproc>

00082ef4 <__sflush_r>:
   82ef4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   82ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82efc:	b29a      	uxth	r2, r3
   82efe:	460d      	mov	r5, r1
   82f00:	0711      	lsls	r1, r2, #28
   82f02:	4680      	mov	r8, r0
   82f04:	d43c      	bmi.n	82f80 <__sflush_r+0x8c>
   82f06:	686a      	ldr	r2, [r5, #4]
   82f08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82f0c:	2a00      	cmp	r2, #0
   82f0e:	81ab      	strh	r3, [r5, #12]
   82f10:	dd73      	ble.n	82ffa <__sflush_r+0x106>
   82f12:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82f14:	2c00      	cmp	r4, #0
   82f16:	d04b      	beq.n	82fb0 <__sflush_r+0xbc>
   82f18:	b29b      	uxth	r3, r3
   82f1a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   82f1e:	2100      	movs	r1, #0
   82f20:	b292      	uxth	r2, r2
   82f22:	f8d8 6000 	ldr.w	r6, [r8]
   82f26:	f8c8 1000 	str.w	r1, [r8]
   82f2a:	2a00      	cmp	r2, #0
   82f2c:	d069      	beq.n	83002 <__sflush_r+0x10e>
   82f2e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82f30:	075f      	lsls	r7, r3, #29
   82f32:	d505      	bpl.n	82f40 <__sflush_r+0x4c>
   82f34:	6869      	ldr	r1, [r5, #4]
   82f36:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82f38:	1a52      	subs	r2, r2, r1
   82f3a:	b10b      	cbz	r3, 82f40 <__sflush_r+0x4c>
   82f3c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82f3e:	1ad2      	subs	r2, r2, r3
   82f40:	2300      	movs	r3, #0
   82f42:	69e9      	ldr	r1, [r5, #28]
   82f44:	4640      	mov	r0, r8
   82f46:	47a0      	blx	r4
   82f48:	1c44      	adds	r4, r0, #1
   82f4a:	d03c      	beq.n	82fc6 <__sflush_r+0xd2>
   82f4c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   82f50:	6929      	ldr	r1, [r5, #16]
   82f52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82f56:	2200      	movs	r2, #0
   82f58:	81ab      	strh	r3, [r5, #12]
   82f5a:	04db      	lsls	r3, r3, #19
   82f5c:	e885 0006 	stmia.w	r5, {r1, r2}
   82f60:	d449      	bmi.n	82ff6 <__sflush_r+0x102>
   82f62:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82f64:	f8c8 6000 	str.w	r6, [r8]
   82f68:	b311      	cbz	r1, 82fb0 <__sflush_r+0xbc>
   82f6a:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82f6e:	4299      	cmp	r1, r3
   82f70:	d002      	beq.n	82f78 <__sflush_r+0x84>
   82f72:	4640      	mov	r0, r8
   82f74:	f000 f962 	bl	8323c <_free_r>
   82f78:	2000      	movs	r0, #0
   82f7a:	6328      	str	r0, [r5, #48]	; 0x30
   82f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f80:	692e      	ldr	r6, [r5, #16]
   82f82:	b1ae      	cbz	r6, 82fb0 <__sflush_r+0xbc>
   82f84:	0790      	lsls	r0, r2, #30
   82f86:	682c      	ldr	r4, [r5, #0]
   82f88:	bf0c      	ite	eq
   82f8a:	696b      	ldreq	r3, [r5, #20]
   82f8c:	2300      	movne	r3, #0
   82f8e:	602e      	str	r6, [r5, #0]
   82f90:	1ba4      	subs	r4, r4, r6
   82f92:	60ab      	str	r3, [r5, #8]
   82f94:	e00a      	b.n	82fac <__sflush_r+0xb8>
   82f96:	4623      	mov	r3, r4
   82f98:	4632      	mov	r2, r6
   82f9a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82f9c:	69e9      	ldr	r1, [r5, #28]
   82f9e:	4640      	mov	r0, r8
   82fa0:	47b8      	blx	r7
   82fa2:	2800      	cmp	r0, #0
   82fa4:	eba4 0400 	sub.w	r4, r4, r0
   82fa8:	4406      	add	r6, r0
   82faa:	dd04      	ble.n	82fb6 <__sflush_r+0xc2>
   82fac:	2c00      	cmp	r4, #0
   82fae:	dcf2      	bgt.n	82f96 <__sflush_r+0xa2>
   82fb0:	2000      	movs	r0, #0
   82fb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82fb6:	89ab      	ldrh	r3, [r5, #12]
   82fb8:	f04f 30ff 	mov.w	r0, #4294967295
   82fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82fc0:	81ab      	strh	r3, [r5, #12]
   82fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82fc6:	f8d8 2000 	ldr.w	r2, [r8]
   82fca:	2a1d      	cmp	r2, #29
   82fcc:	d8f3      	bhi.n	82fb6 <__sflush_r+0xc2>
   82fce:	4b1a      	ldr	r3, [pc, #104]	; (83038 <__sflush_r+0x144>)
   82fd0:	40d3      	lsrs	r3, r2
   82fd2:	f003 0301 	and.w	r3, r3, #1
   82fd6:	f083 0401 	eor.w	r4, r3, #1
   82fda:	2b00      	cmp	r3, #0
   82fdc:	d0eb      	beq.n	82fb6 <__sflush_r+0xc2>
   82fde:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   82fe2:	6929      	ldr	r1, [r5, #16]
   82fe4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82fe8:	6029      	str	r1, [r5, #0]
   82fea:	04d9      	lsls	r1, r3, #19
   82fec:	606c      	str	r4, [r5, #4]
   82fee:	81ab      	strh	r3, [r5, #12]
   82ff0:	d5b7      	bpl.n	82f62 <__sflush_r+0x6e>
   82ff2:	2a00      	cmp	r2, #0
   82ff4:	d1b5      	bne.n	82f62 <__sflush_r+0x6e>
   82ff6:	6528      	str	r0, [r5, #80]	; 0x50
   82ff8:	e7b3      	b.n	82f62 <__sflush_r+0x6e>
   82ffa:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82ffc:	2a00      	cmp	r2, #0
   82ffe:	dc88      	bgt.n	82f12 <__sflush_r+0x1e>
   83000:	e7d6      	b.n	82fb0 <__sflush_r+0xbc>
   83002:	2301      	movs	r3, #1
   83004:	69e9      	ldr	r1, [r5, #28]
   83006:	4640      	mov	r0, r8
   83008:	47a0      	blx	r4
   8300a:	1c43      	adds	r3, r0, #1
   8300c:	4602      	mov	r2, r0
   8300e:	d002      	beq.n	83016 <__sflush_r+0x122>
   83010:	89ab      	ldrh	r3, [r5, #12]
   83012:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83014:	e78c      	b.n	82f30 <__sflush_r+0x3c>
   83016:	f8d8 3000 	ldr.w	r3, [r8]
   8301a:	2b00      	cmp	r3, #0
   8301c:	d0f8      	beq.n	83010 <__sflush_r+0x11c>
   8301e:	2b1d      	cmp	r3, #29
   83020:	d001      	beq.n	83026 <__sflush_r+0x132>
   83022:	2b16      	cmp	r3, #22
   83024:	d102      	bne.n	8302c <__sflush_r+0x138>
   83026:	f8c8 6000 	str.w	r6, [r8]
   8302a:	e7c1      	b.n	82fb0 <__sflush_r+0xbc>
   8302c:	89ab      	ldrh	r3, [r5, #12]
   8302e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83032:	81ab      	strh	r3, [r5, #12]
   83034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83038:	20400001 	.word	0x20400001

0008303c <_fflush_r>:
   8303c:	b510      	push	{r4, lr}
   8303e:	4604      	mov	r4, r0
   83040:	b082      	sub	sp, #8
   83042:	b108      	cbz	r0, 83048 <_fflush_r+0xc>
   83044:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83046:	b153      	cbz	r3, 8305e <_fflush_r+0x22>
   83048:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   8304c:	b908      	cbnz	r0, 83052 <_fflush_r+0x16>
   8304e:	b002      	add	sp, #8
   83050:	bd10      	pop	{r4, pc}
   83052:	4620      	mov	r0, r4
   83054:	b002      	add	sp, #8
   83056:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8305a:	f7ff bf4b 	b.w	82ef4 <__sflush_r>
   8305e:	9101      	str	r1, [sp, #4]
   83060:	f000 f880 	bl	83164 <__sinit>
   83064:	9901      	ldr	r1, [sp, #4]
   83066:	e7ef      	b.n	83048 <_fflush_r+0xc>

00083068 <_cleanup_r>:
   83068:	4901      	ldr	r1, [pc, #4]	; (83070 <_cleanup_r+0x8>)
   8306a:	f000 b9cf 	b.w	8340c <_fwalk_reent>
   8306e:	bf00      	nop
   83070:	00083bcd 	.word	0x00083bcd

00083074 <__sinit.part.1>:
   83074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83078:	4607      	mov	r7, r0
   8307a:	4835      	ldr	r0, [pc, #212]	; (83150 <__sinit.part.1+0xdc>)
   8307c:	687d      	ldr	r5, [r7, #4]
   8307e:	2400      	movs	r4, #0
   83080:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   83084:	2304      	movs	r3, #4
   83086:	2103      	movs	r1, #3
   83088:	63f8      	str	r0, [r7, #60]	; 0x3c
   8308a:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   8308e:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   83092:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   83096:	b083      	sub	sp, #12
   83098:	602c      	str	r4, [r5, #0]
   8309a:	606c      	str	r4, [r5, #4]
   8309c:	60ac      	str	r4, [r5, #8]
   8309e:	666c      	str	r4, [r5, #100]	; 0x64
   830a0:	81ec      	strh	r4, [r5, #14]
   830a2:	612c      	str	r4, [r5, #16]
   830a4:	616c      	str	r4, [r5, #20]
   830a6:	61ac      	str	r4, [r5, #24]
   830a8:	81ab      	strh	r3, [r5, #12]
   830aa:	4621      	mov	r1, r4
   830ac:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   830b0:	2208      	movs	r2, #8
   830b2:	f7ff fe11 	bl	82cd8 <memset>
   830b6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 83154 <__sinit.part.1+0xe0>
   830ba:	68be      	ldr	r6, [r7, #8]
   830bc:	f8df a098 	ldr.w	sl, [pc, #152]	; 83158 <__sinit.part.1+0xe4>
   830c0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8315c <__sinit.part.1+0xe8>
   830c4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 83160 <__sinit.part.1+0xec>
   830c8:	2301      	movs	r3, #1
   830ca:	2209      	movs	r2, #9
   830cc:	f8c5 b020 	str.w	fp, [r5, #32]
   830d0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   830d4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   830d8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   830dc:	61ed      	str	r5, [r5, #28]
   830de:	4621      	mov	r1, r4
   830e0:	81f3      	strh	r3, [r6, #14]
   830e2:	81b2      	strh	r2, [r6, #12]
   830e4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   830e8:	6034      	str	r4, [r6, #0]
   830ea:	6074      	str	r4, [r6, #4]
   830ec:	60b4      	str	r4, [r6, #8]
   830ee:	6674      	str	r4, [r6, #100]	; 0x64
   830f0:	6134      	str	r4, [r6, #16]
   830f2:	6174      	str	r4, [r6, #20]
   830f4:	61b4      	str	r4, [r6, #24]
   830f6:	2208      	movs	r2, #8
   830f8:	9301      	str	r3, [sp, #4]
   830fa:	f7ff fded 	bl	82cd8 <memset>
   830fe:	68fd      	ldr	r5, [r7, #12]
   83100:	2012      	movs	r0, #18
   83102:	2202      	movs	r2, #2
   83104:	61f6      	str	r6, [r6, #28]
   83106:	f8c6 b020 	str.w	fp, [r6, #32]
   8310a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   8310e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   83112:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   83116:	4621      	mov	r1, r4
   83118:	81a8      	strh	r0, [r5, #12]
   8311a:	81ea      	strh	r2, [r5, #14]
   8311c:	602c      	str	r4, [r5, #0]
   8311e:	606c      	str	r4, [r5, #4]
   83120:	60ac      	str	r4, [r5, #8]
   83122:	666c      	str	r4, [r5, #100]	; 0x64
   83124:	612c      	str	r4, [r5, #16]
   83126:	616c      	str	r4, [r5, #20]
   83128:	61ac      	str	r4, [r5, #24]
   8312a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8312e:	2208      	movs	r2, #8
   83130:	f7ff fdd2 	bl	82cd8 <memset>
   83134:	9b01      	ldr	r3, [sp, #4]
   83136:	61ed      	str	r5, [r5, #28]
   83138:	f8c5 b020 	str.w	fp, [r5, #32]
   8313c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83140:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   83144:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   83148:	63bb      	str	r3, [r7, #56]	; 0x38
   8314a:	b003      	add	sp, #12
   8314c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83150:	00083069 	.word	0x00083069
   83154:	00083a51 	.word	0x00083a51
   83158:	00083a75 	.word	0x00083a75
   8315c:	00083ab1 	.word	0x00083ab1
   83160:	00083ad1 	.word	0x00083ad1

00083164 <__sinit>:
   83164:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83166:	b103      	cbz	r3, 8316a <__sinit+0x6>
   83168:	4770      	bx	lr
   8316a:	f7ff bf83 	b.w	83074 <__sinit.part.1>
   8316e:	bf00      	nop

00083170 <__sfp_lock_acquire>:
   83170:	4770      	bx	lr
   83172:	bf00      	nop

00083174 <__sfp_lock_release>:
   83174:	4770      	bx	lr
   83176:	bf00      	nop

00083178 <__libc_fini_array>:
   83178:	b538      	push	{r3, r4, r5, lr}
   8317a:	4d07      	ldr	r5, [pc, #28]	; (83198 <__libc_fini_array+0x20>)
   8317c:	4c07      	ldr	r4, [pc, #28]	; (8319c <__libc_fini_array+0x24>)
   8317e:	1b2c      	subs	r4, r5, r4
   83180:	10a4      	asrs	r4, r4, #2
   83182:	d005      	beq.n	83190 <__libc_fini_array+0x18>
   83184:	3c01      	subs	r4, #1
   83186:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   8318a:	4798      	blx	r3
   8318c:	2c00      	cmp	r4, #0
   8318e:	d1f9      	bne.n	83184 <__libc_fini_array+0xc>
   83190:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83194:	f000 bdb2 	b.w	83cfc <_fini>
   83198:	00083d0c 	.word	0x00083d0c
   8319c:	00083d08 	.word	0x00083d08

000831a0 <_malloc_trim_r>:
   831a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   831a2:	460c      	mov	r4, r1
   831a4:	4f22      	ldr	r7, [pc, #136]	; (83230 <_malloc_trim_r+0x90>)
   831a6:	4606      	mov	r6, r0
   831a8:	f000 fc3c 	bl	83a24 <__malloc_lock>
   831ac:	68bb      	ldr	r3, [r7, #8]
   831ae:	685d      	ldr	r5, [r3, #4]
   831b0:	f025 0503 	bic.w	r5, r5, #3
   831b4:	1b29      	subs	r1, r5, r4
   831b6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   831ba:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   831be:	f021 010f 	bic.w	r1, r1, #15
   831c2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   831c6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   831ca:	db07      	blt.n	831dc <_malloc_trim_r+0x3c>
   831cc:	2100      	movs	r1, #0
   831ce:	4630      	mov	r0, r6
   831d0:	f000 fc2c 	bl	83a2c <_sbrk_r>
   831d4:	68bb      	ldr	r3, [r7, #8]
   831d6:	442b      	add	r3, r5
   831d8:	4298      	cmp	r0, r3
   831da:	d004      	beq.n	831e6 <_malloc_trim_r+0x46>
   831dc:	4630      	mov	r0, r6
   831de:	f000 fc23 	bl	83a28 <__malloc_unlock>
   831e2:	2000      	movs	r0, #0
   831e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   831e6:	4261      	negs	r1, r4
   831e8:	4630      	mov	r0, r6
   831ea:	f000 fc1f 	bl	83a2c <_sbrk_r>
   831ee:	3001      	adds	r0, #1
   831f0:	d00d      	beq.n	8320e <_malloc_trim_r+0x6e>
   831f2:	4b10      	ldr	r3, [pc, #64]	; (83234 <_malloc_trim_r+0x94>)
   831f4:	68ba      	ldr	r2, [r7, #8]
   831f6:	6819      	ldr	r1, [r3, #0]
   831f8:	1b2d      	subs	r5, r5, r4
   831fa:	f045 0501 	orr.w	r5, r5, #1
   831fe:	4630      	mov	r0, r6
   83200:	1b09      	subs	r1, r1, r4
   83202:	6055      	str	r5, [r2, #4]
   83204:	6019      	str	r1, [r3, #0]
   83206:	f000 fc0f 	bl	83a28 <__malloc_unlock>
   8320a:	2001      	movs	r0, #1
   8320c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8320e:	2100      	movs	r1, #0
   83210:	4630      	mov	r0, r6
   83212:	f000 fc0b 	bl	83a2c <_sbrk_r>
   83216:	68ba      	ldr	r2, [r7, #8]
   83218:	1a83      	subs	r3, r0, r2
   8321a:	2b0f      	cmp	r3, #15
   8321c:	ddde      	ble.n	831dc <_malloc_trim_r+0x3c>
   8321e:	4c06      	ldr	r4, [pc, #24]	; (83238 <_malloc_trim_r+0x98>)
   83220:	4904      	ldr	r1, [pc, #16]	; (83234 <_malloc_trim_r+0x94>)
   83222:	6824      	ldr	r4, [r4, #0]
   83224:	f043 0301 	orr.w	r3, r3, #1
   83228:	1b00      	subs	r0, r0, r4
   8322a:	6053      	str	r3, [r2, #4]
   8322c:	6008      	str	r0, [r1, #0]
   8322e:	e7d5      	b.n	831dc <_malloc_trim_r+0x3c>
   83230:	20070434 	.word	0x20070434
   83234:	20070ca0 	.word	0x20070ca0
   83238:	20070840 	.word	0x20070840

0008323c <_free_r>:
   8323c:	2900      	cmp	r1, #0
   8323e:	d045      	beq.n	832cc <_free_r+0x90>
   83240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83244:	460d      	mov	r5, r1
   83246:	4680      	mov	r8, r0
   83248:	f000 fbec 	bl	83a24 <__malloc_lock>
   8324c:	f855 7c04 	ldr.w	r7, [r5, #-4]
   83250:	496a      	ldr	r1, [pc, #424]	; (833fc <_free_r+0x1c0>)
   83252:	f1a5 0408 	sub.w	r4, r5, #8
   83256:	f027 0301 	bic.w	r3, r7, #1
   8325a:	18e2      	adds	r2, r4, r3
   8325c:	688e      	ldr	r6, [r1, #8]
   8325e:	6850      	ldr	r0, [r2, #4]
   83260:	42b2      	cmp	r2, r6
   83262:	f020 0003 	bic.w	r0, r0, #3
   83266:	d062      	beq.n	8332e <_free_r+0xf2>
   83268:	07fe      	lsls	r6, r7, #31
   8326a:	6050      	str	r0, [r2, #4]
   8326c:	d40b      	bmi.n	83286 <_free_r+0x4a>
   8326e:	f855 7c08 	ldr.w	r7, [r5, #-8]
   83272:	f101 0e08 	add.w	lr, r1, #8
   83276:	1be4      	subs	r4, r4, r7
   83278:	68a5      	ldr	r5, [r4, #8]
   8327a:	443b      	add	r3, r7
   8327c:	4575      	cmp	r5, lr
   8327e:	d06f      	beq.n	83360 <_free_r+0x124>
   83280:	68e7      	ldr	r7, [r4, #12]
   83282:	60ef      	str	r7, [r5, #12]
   83284:	60bd      	str	r5, [r7, #8]
   83286:	1815      	adds	r5, r2, r0
   83288:	686d      	ldr	r5, [r5, #4]
   8328a:	07ed      	lsls	r5, r5, #31
   8328c:	d542      	bpl.n	83314 <_free_r+0xd8>
   8328e:	f043 0201 	orr.w	r2, r3, #1
   83292:	6062      	str	r2, [r4, #4]
   83294:	50e3      	str	r3, [r4, r3]
   83296:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8329a:	d218      	bcs.n	832ce <_free_r+0x92>
   8329c:	08db      	lsrs	r3, r3, #3
   8329e:	6848      	ldr	r0, [r1, #4]
   832a0:	109d      	asrs	r5, r3, #2
   832a2:	2201      	movs	r2, #1
   832a4:	3301      	adds	r3, #1
   832a6:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   832aa:	fa02 f505 	lsl.w	r5, r2, r5
   832ae:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
   832b2:	4328      	orrs	r0, r5
   832b4:	3a08      	subs	r2, #8
   832b6:	60e2      	str	r2, [r4, #12]
   832b8:	60a7      	str	r7, [r4, #8]
   832ba:	6048      	str	r0, [r1, #4]
   832bc:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   832c0:	60fc      	str	r4, [r7, #12]
   832c2:	4640      	mov	r0, r8
   832c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   832c8:	f000 bbae 	b.w	83a28 <__malloc_unlock>
   832cc:	4770      	bx	lr
   832ce:	0a5a      	lsrs	r2, r3, #9
   832d0:	2a04      	cmp	r2, #4
   832d2:	d853      	bhi.n	8337c <_free_r+0x140>
   832d4:	099a      	lsrs	r2, r3, #6
   832d6:	f102 0739 	add.w	r7, r2, #57	; 0x39
   832da:	007f      	lsls	r7, r7, #1
   832dc:	f102 0538 	add.w	r5, r2, #56	; 0x38
   832e0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
   832e4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
   832e8:	3808      	subs	r0, #8
   832ea:	4290      	cmp	r0, r2
   832ec:	4943      	ldr	r1, [pc, #268]	; (833fc <_free_r+0x1c0>)
   832ee:	d04d      	beq.n	8338c <_free_r+0x150>
   832f0:	6851      	ldr	r1, [r2, #4]
   832f2:	f021 0103 	bic.w	r1, r1, #3
   832f6:	428b      	cmp	r3, r1
   832f8:	d202      	bcs.n	83300 <_free_r+0xc4>
   832fa:	6892      	ldr	r2, [r2, #8]
   832fc:	4290      	cmp	r0, r2
   832fe:	d1f7      	bne.n	832f0 <_free_r+0xb4>
   83300:	68d0      	ldr	r0, [r2, #12]
   83302:	60e0      	str	r0, [r4, #12]
   83304:	60a2      	str	r2, [r4, #8]
   83306:	6084      	str	r4, [r0, #8]
   83308:	60d4      	str	r4, [r2, #12]
   8330a:	4640      	mov	r0, r8
   8330c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83310:	f000 bb8a 	b.w	83a28 <__malloc_unlock>
   83314:	6895      	ldr	r5, [r2, #8]
   83316:	4f3a      	ldr	r7, [pc, #232]	; (83400 <_free_r+0x1c4>)
   83318:	4403      	add	r3, r0
   8331a:	42bd      	cmp	r5, r7
   8331c:	d03f      	beq.n	8339e <_free_r+0x162>
   8331e:	68d0      	ldr	r0, [r2, #12]
   83320:	f043 0201 	orr.w	r2, r3, #1
   83324:	60e8      	str	r0, [r5, #12]
   83326:	6085      	str	r5, [r0, #8]
   83328:	6062      	str	r2, [r4, #4]
   8332a:	50e3      	str	r3, [r4, r3]
   8332c:	e7b3      	b.n	83296 <_free_r+0x5a>
   8332e:	07ff      	lsls	r7, r7, #31
   83330:	4403      	add	r3, r0
   83332:	d407      	bmi.n	83344 <_free_r+0x108>
   83334:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83338:	1b64      	subs	r4, r4, r5
   8333a:	68e2      	ldr	r2, [r4, #12]
   8333c:	68a0      	ldr	r0, [r4, #8]
   8333e:	442b      	add	r3, r5
   83340:	60c2      	str	r2, [r0, #12]
   83342:	6090      	str	r0, [r2, #8]
   83344:	4a2f      	ldr	r2, [pc, #188]	; (83404 <_free_r+0x1c8>)
   83346:	f043 0001 	orr.w	r0, r3, #1
   8334a:	6812      	ldr	r2, [r2, #0]
   8334c:	6060      	str	r0, [r4, #4]
   8334e:	4293      	cmp	r3, r2
   83350:	608c      	str	r4, [r1, #8]
   83352:	d3b6      	bcc.n	832c2 <_free_r+0x86>
   83354:	4b2c      	ldr	r3, [pc, #176]	; (83408 <_free_r+0x1cc>)
   83356:	4640      	mov	r0, r8
   83358:	6819      	ldr	r1, [r3, #0]
   8335a:	f7ff ff21 	bl	831a0 <_malloc_trim_r>
   8335e:	e7b0      	b.n	832c2 <_free_r+0x86>
   83360:	1811      	adds	r1, r2, r0
   83362:	6849      	ldr	r1, [r1, #4]
   83364:	07c9      	lsls	r1, r1, #31
   83366:	d444      	bmi.n	833f2 <_free_r+0x1b6>
   83368:	6891      	ldr	r1, [r2, #8]
   8336a:	4403      	add	r3, r0
   8336c:	68d2      	ldr	r2, [r2, #12]
   8336e:	f043 0001 	orr.w	r0, r3, #1
   83372:	60ca      	str	r2, [r1, #12]
   83374:	6091      	str	r1, [r2, #8]
   83376:	6060      	str	r0, [r4, #4]
   83378:	50e3      	str	r3, [r4, r3]
   8337a:	e7a2      	b.n	832c2 <_free_r+0x86>
   8337c:	2a14      	cmp	r2, #20
   8337e:	d817      	bhi.n	833b0 <_free_r+0x174>
   83380:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   83384:	007f      	lsls	r7, r7, #1
   83386:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   8338a:	e7a9      	b.n	832e0 <_free_r+0xa4>
   8338c:	10aa      	asrs	r2, r5, #2
   8338e:	684b      	ldr	r3, [r1, #4]
   83390:	2501      	movs	r5, #1
   83392:	fa05 f202 	lsl.w	r2, r5, r2
   83396:	4313      	orrs	r3, r2
   83398:	604b      	str	r3, [r1, #4]
   8339a:	4602      	mov	r2, r0
   8339c:	e7b1      	b.n	83302 <_free_r+0xc6>
   8339e:	f043 0201 	orr.w	r2, r3, #1
   833a2:	614c      	str	r4, [r1, #20]
   833a4:	610c      	str	r4, [r1, #16]
   833a6:	60e5      	str	r5, [r4, #12]
   833a8:	60a5      	str	r5, [r4, #8]
   833aa:	6062      	str	r2, [r4, #4]
   833ac:	50e3      	str	r3, [r4, r3]
   833ae:	e788      	b.n	832c2 <_free_r+0x86>
   833b0:	2a54      	cmp	r2, #84	; 0x54
   833b2:	d806      	bhi.n	833c2 <_free_r+0x186>
   833b4:	0b1a      	lsrs	r2, r3, #12
   833b6:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   833ba:	007f      	lsls	r7, r7, #1
   833bc:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   833c0:	e78e      	b.n	832e0 <_free_r+0xa4>
   833c2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   833c6:	d806      	bhi.n	833d6 <_free_r+0x19a>
   833c8:	0bda      	lsrs	r2, r3, #15
   833ca:	f102 0778 	add.w	r7, r2, #120	; 0x78
   833ce:	007f      	lsls	r7, r7, #1
   833d0:	f102 0577 	add.w	r5, r2, #119	; 0x77
   833d4:	e784      	b.n	832e0 <_free_r+0xa4>
   833d6:	f240 5054 	movw	r0, #1364	; 0x554
   833da:	4282      	cmp	r2, r0
   833dc:	d806      	bhi.n	833ec <_free_r+0x1b0>
   833de:	0c9a      	lsrs	r2, r3, #18
   833e0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   833e4:	007f      	lsls	r7, r7, #1
   833e6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   833ea:	e779      	b.n	832e0 <_free_r+0xa4>
   833ec:	27fe      	movs	r7, #254	; 0xfe
   833ee:	257e      	movs	r5, #126	; 0x7e
   833f0:	e776      	b.n	832e0 <_free_r+0xa4>
   833f2:	f043 0201 	orr.w	r2, r3, #1
   833f6:	6062      	str	r2, [r4, #4]
   833f8:	50e3      	str	r3, [r4, r3]
   833fa:	e762      	b.n	832c2 <_free_r+0x86>
   833fc:	20070434 	.word	0x20070434
   83400:	2007043c 	.word	0x2007043c
   83404:	2007083c 	.word	0x2007083c
   83408:	20070c9c 	.word	0x20070c9c

0008340c <_fwalk_reent>:
   8340c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83410:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   83414:	d01e      	beq.n	83454 <_fwalk_reent+0x48>
   83416:	4688      	mov	r8, r1
   83418:	4607      	mov	r7, r0
   8341a:	f04f 0900 	mov.w	r9, #0
   8341e:	6875      	ldr	r5, [r6, #4]
   83420:	68b4      	ldr	r4, [r6, #8]
   83422:	3d01      	subs	r5, #1
   83424:	d410      	bmi.n	83448 <_fwalk_reent+0x3c>
   83426:	89a3      	ldrh	r3, [r4, #12]
   83428:	3d01      	subs	r5, #1
   8342a:	2b01      	cmp	r3, #1
   8342c:	d908      	bls.n	83440 <_fwalk_reent+0x34>
   8342e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83432:	3301      	adds	r3, #1
   83434:	d004      	beq.n	83440 <_fwalk_reent+0x34>
   83436:	4621      	mov	r1, r4
   83438:	4638      	mov	r0, r7
   8343a:	47c0      	blx	r8
   8343c:	ea49 0900 	orr.w	r9, r9, r0
   83440:	1c6b      	adds	r3, r5, #1
   83442:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83446:	d1ee      	bne.n	83426 <_fwalk_reent+0x1a>
   83448:	6836      	ldr	r6, [r6, #0]
   8344a:	2e00      	cmp	r6, #0
   8344c:	d1e7      	bne.n	8341e <_fwalk_reent+0x12>
   8344e:	4648      	mov	r0, r9
   83450:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83454:	46b1      	mov	r9, r6
   83456:	4648      	mov	r0, r9
   83458:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0008345c <__swhatbuf_r>:
   8345c:	b570      	push	{r4, r5, r6, lr}
   8345e:	460e      	mov	r6, r1
   83460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83464:	b090      	sub	sp, #64	; 0x40
   83466:	2900      	cmp	r1, #0
   83468:	4614      	mov	r4, r2
   8346a:	461d      	mov	r5, r3
   8346c:	db14      	blt.n	83498 <__swhatbuf_r+0x3c>
   8346e:	aa01      	add	r2, sp, #4
   83470:	f000 fbee 	bl	83c50 <_fstat_r>
   83474:	2800      	cmp	r0, #0
   83476:	db0f      	blt.n	83498 <__swhatbuf_r+0x3c>
   83478:	9a02      	ldr	r2, [sp, #8]
   8347a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8347e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   83482:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   83486:	fab2 f282 	clz	r2, r2
   8348a:	f44f 6000 	mov.w	r0, #2048	; 0x800
   8348e:	0952      	lsrs	r2, r2, #5
   83490:	602a      	str	r2, [r5, #0]
   83492:	6023      	str	r3, [r4, #0]
   83494:	b010      	add	sp, #64	; 0x40
   83496:	bd70      	pop	{r4, r5, r6, pc}
   83498:	89b2      	ldrh	r2, [r6, #12]
   8349a:	2000      	movs	r0, #0
   8349c:	f002 0280 	and.w	r2, r2, #128	; 0x80
   834a0:	b292      	uxth	r2, r2
   834a2:	6028      	str	r0, [r5, #0]
   834a4:	b11a      	cbz	r2, 834ae <__swhatbuf_r+0x52>
   834a6:	2340      	movs	r3, #64	; 0x40
   834a8:	6023      	str	r3, [r4, #0]
   834aa:	b010      	add	sp, #64	; 0x40
   834ac:	bd70      	pop	{r4, r5, r6, pc}
   834ae:	4610      	mov	r0, r2
   834b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   834b4:	6023      	str	r3, [r4, #0]
   834b6:	b010      	add	sp, #64	; 0x40
   834b8:	bd70      	pop	{r4, r5, r6, pc}
   834ba:	bf00      	nop

000834bc <malloc>:
   834bc:	4b02      	ldr	r3, [pc, #8]	; (834c8 <malloc+0xc>)
   834be:	4601      	mov	r1, r0
   834c0:	6818      	ldr	r0, [r3, #0]
   834c2:	f000 b803 	b.w	834cc <_malloc_r>
   834c6:	bf00      	nop
   834c8:	20070430 	.word	0x20070430

000834cc <_malloc_r>:
   834cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   834d0:	f101 050b 	add.w	r5, r1, #11
   834d4:	2d16      	cmp	r5, #22
   834d6:	b083      	sub	sp, #12
   834d8:	4606      	mov	r6, r0
   834da:	f240 80a0 	bls.w	8361e <_malloc_r+0x152>
   834de:	f035 0507 	bics.w	r5, r5, #7
   834e2:	f100 80c0 	bmi.w	83666 <_malloc_r+0x19a>
   834e6:	42a9      	cmp	r1, r5
   834e8:	f200 80bd 	bhi.w	83666 <_malloc_r+0x19a>
   834ec:	f000 fa9a 	bl	83a24 <__malloc_lock>
   834f0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   834f4:	f0c0 8290 	bcc.w	83a18 <_malloc_r+0x54c>
   834f8:	0a6b      	lsrs	r3, r5, #9
   834fa:	f000 80bb 	beq.w	83674 <_malloc_r+0x1a8>
   834fe:	2b04      	cmp	r3, #4
   83500:	f200 8177 	bhi.w	837f2 <_malloc_r+0x326>
   83504:	09a8      	lsrs	r0, r5, #6
   83506:	f100 0e39 	add.w	lr, r0, #57	; 0x39
   8350a:	ea4f 014e 	mov.w	r1, lr, lsl #1
   8350e:	3038      	adds	r0, #56	; 0x38
   83510:	4fbe      	ldr	r7, [pc, #760]	; (8380c <_malloc_r+0x340>)
   83512:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   83516:	684c      	ldr	r4, [r1, #4]
   83518:	3908      	subs	r1, #8
   8351a:	42a1      	cmp	r1, r4
   8351c:	d107      	bne.n	8352e <_malloc_r+0x62>
   8351e:	e0ae      	b.n	8367e <_malloc_r+0x1b2>
   83520:	2a00      	cmp	r2, #0
   83522:	f280 80ae 	bge.w	83682 <_malloc_r+0x1b6>
   83526:	68e4      	ldr	r4, [r4, #12]
   83528:	42a1      	cmp	r1, r4
   8352a:	f000 80a8 	beq.w	8367e <_malloc_r+0x1b2>
   8352e:	6863      	ldr	r3, [r4, #4]
   83530:	f023 0303 	bic.w	r3, r3, #3
   83534:	1b5a      	subs	r2, r3, r5
   83536:	2a0f      	cmp	r2, #15
   83538:	ddf2      	ble.n	83520 <_malloc_r+0x54>
   8353a:	49b4      	ldr	r1, [pc, #720]	; (8380c <_malloc_r+0x340>)
   8353c:	693c      	ldr	r4, [r7, #16]
   8353e:	f101 0e08 	add.w	lr, r1, #8
   83542:	4574      	cmp	r4, lr
   83544:	f000 81a8 	beq.w	83898 <_malloc_r+0x3cc>
   83548:	6863      	ldr	r3, [r4, #4]
   8354a:	f023 0303 	bic.w	r3, r3, #3
   8354e:	1b5a      	subs	r2, r3, r5
   83550:	2a0f      	cmp	r2, #15
   83552:	f300 818e 	bgt.w	83872 <_malloc_r+0x3a6>
   83556:	2a00      	cmp	r2, #0
   83558:	f8c1 e014 	str.w	lr, [r1, #20]
   8355c:	f8c1 e010 	str.w	lr, [r1, #16]
   83560:	f280 8093 	bge.w	8368a <_malloc_r+0x1be>
   83564:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83568:	f080 815c 	bcs.w	83824 <_malloc_r+0x358>
   8356c:	08db      	lsrs	r3, r3, #3
   8356e:	684a      	ldr	r2, [r1, #4]
   83570:	ea4f 09a3 	mov.w	r9, r3, asr #2
   83574:	f04f 0c01 	mov.w	ip, #1
   83578:	3301      	adds	r3, #1
   8357a:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
   8357e:	fa0c f909 	lsl.w	r9, ip, r9
   83582:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
   83586:	ea49 0202 	orr.w	r2, r9, r2
   8358a:	f1ac 0c08 	sub.w	ip, ip, #8
   8358e:	f8c4 c00c 	str.w	ip, [r4, #12]
   83592:	f8c4 8008 	str.w	r8, [r4, #8]
   83596:	604a      	str	r2, [r1, #4]
   83598:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   8359c:	f8c8 400c 	str.w	r4, [r8, #12]
   835a0:	1083      	asrs	r3, r0, #2
   835a2:	2401      	movs	r4, #1
   835a4:	409c      	lsls	r4, r3
   835a6:	4294      	cmp	r4, r2
   835a8:	d87c      	bhi.n	836a4 <_malloc_r+0x1d8>
   835aa:	4214      	tst	r4, r2
   835ac:	d106      	bne.n	835bc <_malloc_r+0xf0>
   835ae:	f020 0003 	bic.w	r0, r0, #3
   835b2:	0064      	lsls	r4, r4, #1
   835b4:	4214      	tst	r4, r2
   835b6:	f100 0004 	add.w	r0, r0, #4
   835ba:	d0fa      	beq.n	835b2 <_malloc_r+0xe6>
   835bc:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   835c0:	46cc      	mov	ip, r9
   835c2:	4680      	mov	r8, r0
   835c4:	f8dc 100c 	ldr.w	r1, [ip, #12]
   835c8:	458c      	cmp	ip, r1
   835ca:	d107      	bne.n	835dc <_malloc_r+0x110>
   835cc:	e166      	b.n	8389c <_malloc_r+0x3d0>
   835ce:	2a00      	cmp	r2, #0
   835d0:	f280 8174 	bge.w	838bc <_malloc_r+0x3f0>
   835d4:	68c9      	ldr	r1, [r1, #12]
   835d6:	458c      	cmp	ip, r1
   835d8:	f000 8160 	beq.w	8389c <_malloc_r+0x3d0>
   835dc:	684b      	ldr	r3, [r1, #4]
   835de:	f023 0303 	bic.w	r3, r3, #3
   835e2:	1b5a      	subs	r2, r3, r5
   835e4:	2a0f      	cmp	r2, #15
   835e6:	ddf2      	ble.n	835ce <_malloc_r+0x102>
   835e8:	460c      	mov	r4, r1
   835ea:	68cb      	ldr	r3, [r1, #12]
   835ec:	f854 cf08 	ldr.w	ip, [r4, #8]!
   835f0:	f045 0801 	orr.w	r8, r5, #1
   835f4:	f8c1 8004 	str.w	r8, [r1, #4]
   835f8:	440d      	add	r5, r1
   835fa:	f042 0101 	orr.w	r1, r2, #1
   835fe:	f8cc 300c 	str.w	r3, [ip, #12]
   83602:	4630      	mov	r0, r6
   83604:	f8c3 c008 	str.w	ip, [r3, #8]
   83608:	617d      	str	r5, [r7, #20]
   8360a:	613d      	str	r5, [r7, #16]
   8360c:	f8c5 e00c 	str.w	lr, [r5, #12]
   83610:	f8c5 e008 	str.w	lr, [r5, #8]
   83614:	6069      	str	r1, [r5, #4]
   83616:	50aa      	str	r2, [r5, r2]
   83618:	f000 fa06 	bl	83a28 <__malloc_unlock>
   8361c:	e01f      	b.n	8365e <_malloc_r+0x192>
   8361e:	2910      	cmp	r1, #16
   83620:	d821      	bhi.n	83666 <_malloc_r+0x19a>
   83622:	f000 f9ff 	bl	83a24 <__malloc_lock>
   83626:	2510      	movs	r5, #16
   83628:	2306      	movs	r3, #6
   8362a:	2002      	movs	r0, #2
   8362c:	4f77      	ldr	r7, [pc, #476]	; (8380c <_malloc_r+0x340>)
   8362e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   83632:	685c      	ldr	r4, [r3, #4]
   83634:	f1a3 0208 	sub.w	r2, r3, #8
   83638:	4294      	cmp	r4, r2
   8363a:	f000 8138 	beq.w	838ae <_malloc_r+0x3e2>
   8363e:	6863      	ldr	r3, [r4, #4]
   83640:	68e1      	ldr	r1, [r4, #12]
   83642:	f023 0303 	bic.w	r3, r3, #3
   83646:	4423      	add	r3, r4
   83648:	685a      	ldr	r2, [r3, #4]
   8364a:	68a5      	ldr	r5, [r4, #8]
   8364c:	f042 0201 	orr.w	r2, r2, #1
   83650:	60e9      	str	r1, [r5, #12]
   83652:	4630      	mov	r0, r6
   83654:	608d      	str	r5, [r1, #8]
   83656:	605a      	str	r2, [r3, #4]
   83658:	f000 f9e6 	bl	83a28 <__malloc_unlock>
   8365c:	3408      	adds	r4, #8
   8365e:	4620      	mov	r0, r4
   83660:	b003      	add	sp, #12
   83662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83666:	2400      	movs	r4, #0
   83668:	4620      	mov	r0, r4
   8366a:	230c      	movs	r3, #12
   8366c:	6033      	str	r3, [r6, #0]
   8366e:	b003      	add	sp, #12
   83670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83674:	2180      	movs	r1, #128	; 0x80
   83676:	f04f 0e40 	mov.w	lr, #64	; 0x40
   8367a:	203f      	movs	r0, #63	; 0x3f
   8367c:	e748      	b.n	83510 <_malloc_r+0x44>
   8367e:	4670      	mov	r0, lr
   83680:	e75b      	b.n	8353a <_malloc_r+0x6e>
   83682:	4423      	add	r3, r4
   83684:	685a      	ldr	r2, [r3, #4]
   83686:	68e1      	ldr	r1, [r4, #12]
   83688:	e7df      	b.n	8364a <_malloc_r+0x17e>
   8368a:	4423      	add	r3, r4
   8368c:	685a      	ldr	r2, [r3, #4]
   8368e:	4630      	mov	r0, r6
   83690:	f042 0201 	orr.w	r2, r2, #1
   83694:	605a      	str	r2, [r3, #4]
   83696:	3408      	adds	r4, #8
   83698:	f000 f9c6 	bl	83a28 <__malloc_unlock>
   8369c:	4620      	mov	r0, r4
   8369e:	b003      	add	sp, #12
   836a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   836a4:	68bc      	ldr	r4, [r7, #8]
   836a6:	6863      	ldr	r3, [r4, #4]
   836a8:	f023 0803 	bic.w	r8, r3, #3
   836ac:	45a8      	cmp	r8, r5
   836ae:	d304      	bcc.n	836ba <_malloc_r+0x1ee>
   836b0:	ebc5 0308 	rsb	r3, r5, r8
   836b4:	2b0f      	cmp	r3, #15
   836b6:	f300 808c 	bgt.w	837d2 <_malloc_r+0x306>
   836ba:	4b55      	ldr	r3, [pc, #340]	; (83810 <_malloc_r+0x344>)
   836bc:	f8df 9160 	ldr.w	r9, [pc, #352]	; 83820 <_malloc_r+0x354>
   836c0:	681a      	ldr	r2, [r3, #0]
   836c2:	f8d9 3000 	ldr.w	r3, [r9]
   836c6:	442a      	add	r2, r5
   836c8:	3301      	adds	r3, #1
   836ca:	eb04 0a08 	add.w	sl, r4, r8
   836ce:	f000 8160 	beq.w	83992 <_malloc_r+0x4c6>
   836d2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   836d6:	320f      	adds	r2, #15
   836d8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   836dc:	f022 020f 	bic.w	r2, r2, #15
   836e0:	4611      	mov	r1, r2
   836e2:	4630      	mov	r0, r6
   836e4:	9201      	str	r2, [sp, #4]
   836e6:	f000 f9a1 	bl	83a2c <_sbrk_r>
   836ea:	f1b0 3fff 	cmp.w	r0, #4294967295
   836ee:	4683      	mov	fp, r0
   836f0:	9a01      	ldr	r2, [sp, #4]
   836f2:	f000 8158 	beq.w	839a6 <_malloc_r+0x4da>
   836f6:	4582      	cmp	sl, r0
   836f8:	f200 80fc 	bhi.w	838f4 <_malloc_r+0x428>
   836fc:	4b45      	ldr	r3, [pc, #276]	; (83814 <_malloc_r+0x348>)
   836fe:	45da      	cmp	sl, fp
   83700:	6819      	ldr	r1, [r3, #0]
   83702:	4411      	add	r1, r2
   83704:	6019      	str	r1, [r3, #0]
   83706:	f000 8153 	beq.w	839b0 <_malloc_r+0x4e4>
   8370a:	f8d9 0000 	ldr.w	r0, [r9]
   8370e:	f8df e110 	ldr.w	lr, [pc, #272]	; 83820 <_malloc_r+0x354>
   83712:	3001      	adds	r0, #1
   83714:	bf1b      	ittet	ne
   83716:	ebca 0a0b 	rsbne	sl, sl, fp
   8371a:	4451      	addne	r1, sl
   8371c:	f8ce b000 	streq.w	fp, [lr]
   83720:	6019      	strne	r1, [r3, #0]
   83722:	f01b 0107 	ands.w	r1, fp, #7
   83726:	f000 8117 	beq.w	83958 <_malloc_r+0x48c>
   8372a:	f1c1 0008 	rsb	r0, r1, #8
   8372e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   83732:	4483      	add	fp, r0
   83734:	3108      	adds	r1, #8
   83736:	445a      	add	r2, fp
   83738:	f3c2 020b 	ubfx	r2, r2, #0, #12
   8373c:	ebc2 0901 	rsb	r9, r2, r1
   83740:	4649      	mov	r1, r9
   83742:	4630      	mov	r0, r6
   83744:	9301      	str	r3, [sp, #4]
   83746:	f000 f971 	bl	83a2c <_sbrk_r>
   8374a:	1c43      	adds	r3, r0, #1
   8374c:	9b01      	ldr	r3, [sp, #4]
   8374e:	f000 813f 	beq.w	839d0 <_malloc_r+0x504>
   83752:	ebcb 0200 	rsb	r2, fp, r0
   83756:	444a      	add	r2, r9
   83758:	f042 0201 	orr.w	r2, r2, #1
   8375c:	6819      	ldr	r1, [r3, #0]
   8375e:	42bc      	cmp	r4, r7
   83760:	4449      	add	r1, r9
   83762:	f8c7 b008 	str.w	fp, [r7, #8]
   83766:	6019      	str	r1, [r3, #0]
   83768:	f8cb 2004 	str.w	r2, [fp, #4]
   8376c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 83814 <_malloc_r+0x348>
   83770:	d016      	beq.n	837a0 <_malloc_r+0x2d4>
   83772:	f1b8 0f0f 	cmp.w	r8, #15
   83776:	f240 80fd 	bls.w	83974 <_malloc_r+0x4a8>
   8377a:	6862      	ldr	r2, [r4, #4]
   8377c:	f1a8 030c 	sub.w	r3, r8, #12
   83780:	f023 0307 	bic.w	r3, r3, #7
   83784:	f002 0201 	and.w	r2, r2, #1
   83788:	18e0      	adds	r0, r4, r3
   8378a:	f04f 0e05 	mov.w	lr, #5
   8378e:	431a      	orrs	r2, r3
   83790:	2b0f      	cmp	r3, #15
   83792:	6062      	str	r2, [r4, #4]
   83794:	f8c0 e004 	str.w	lr, [r0, #4]
   83798:	f8c0 e008 	str.w	lr, [r0, #8]
   8379c:	f200 811c 	bhi.w	839d8 <_malloc_r+0x50c>
   837a0:	4b1d      	ldr	r3, [pc, #116]	; (83818 <_malloc_r+0x34c>)
   837a2:	68bc      	ldr	r4, [r7, #8]
   837a4:	681a      	ldr	r2, [r3, #0]
   837a6:	4291      	cmp	r1, r2
   837a8:	bf88      	it	hi
   837aa:	6019      	strhi	r1, [r3, #0]
   837ac:	4b1b      	ldr	r3, [pc, #108]	; (8381c <_malloc_r+0x350>)
   837ae:	681a      	ldr	r2, [r3, #0]
   837b0:	4291      	cmp	r1, r2
   837b2:	6862      	ldr	r2, [r4, #4]
   837b4:	bf88      	it	hi
   837b6:	6019      	strhi	r1, [r3, #0]
   837b8:	f022 0203 	bic.w	r2, r2, #3
   837bc:	4295      	cmp	r5, r2
   837be:	eba2 0305 	sub.w	r3, r2, r5
   837c2:	d801      	bhi.n	837c8 <_malloc_r+0x2fc>
   837c4:	2b0f      	cmp	r3, #15
   837c6:	dc04      	bgt.n	837d2 <_malloc_r+0x306>
   837c8:	4630      	mov	r0, r6
   837ca:	f000 f92d 	bl	83a28 <__malloc_unlock>
   837ce:	2400      	movs	r4, #0
   837d0:	e745      	b.n	8365e <_malloc_r+0x192>
   837d2:	f045 0201 	orr.w	r2, r5, #1
   837d6:	f043 0301 	orr.w	r3, r3, #1
   837da:	4425      	add	r5, r4
   837dc:	6062      	str	r2, [r4, #4]
   837de:	4630      	mov	r0, r6
   837e0:	60bd      	str	r5, [r7, #8]
   837e2:	3408      	adds	r4, #8
   837e4:	606b      	str	r3, [r5, #4]
   837e6:	f000 f91f 	bl	83a28 <__malloc_unlock>
   837ea:	4620      	mov	r0, r4
   837ec:	b003      	add	sp, #12
   837ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   837f2:	2b14      	cmp	r3, #20
   837f4:	d971      	bls.n	838da <_malloc_r+0x40e>
   837f6:	2b54      	cmp	r3, #84	; 0x54
   837f8:	f200 80a4 	bhi.w	83944 <_malloc_r+0x478>
   837fc:	0b28      	lsrs	r0, r5, #12
   837fe:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
   83802:	ea4f 014e 	mov.w	r1, lr, lsl #1
   83806:	306e      	adds	r0, #110	; 0x6e
   83808:	e682      	b.n	83510 <_malloc_r+0x44>
   8380a:	bf00      	nop
   8380c:	20070434 	.word	0x20070434
   83810:	20070c9c 	.word	0x20070c9c
   83814:	20070ca0 	.word	0x20070ca0
   83818:	20070c98 	.word	0x20070c98
   8381c:	20070c94 	.word	0x20070c94
   83820:	20070840 	.word	0x20070840
   83824:	0a5a      	lsrs	r2, r3, #9
   83826:	2a04      	cmp	r2, #4
   83828:	d95e      	bls.n	838e8 <_malloc_r+0x41c>
   8382a:	2a14      	cmp	r2, #20
   8382c:	f200 80b3 	bhi.w	83996 <_malloc_r+0x4ca>
   83830:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   83834:	0049      	lsls	r1, r1, #1
   83836:	325b      	adds	r2, #91	; 0x5b
   83838:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
   8383c:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
   83840:	f1ac 0c08 	sub.w	ip, ip, #8
   83844:	458c      	cmp	ip, r1
   83846:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 83a20 <_malloc_r+0x554>
   8384a:	f000 8088 	beq.w	8395e <_malloc_r+0x492>
   8384e:	684a      	ldr	r2, [r1, #4]
   83850:	f022 0203 	bic.w	r2, r2, #3
   83854:	4293      	cmp	r3, r2
   83856:	d202      	bcs.n	8385e <_malloc_r+0x392>
   83858:	6889      	ldr	r1, [r1, #8]
   8385a:	458c      	cmp	ip, r1
   8385c:	d1f7      	bne.n	8384e <_malloc_r+0x382>
   8385e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
   83862:	687a      	ldr	r2, [r7, #4]
   83864:	f8c4 c00c 	str.w	ip, [r4, #12]
   83868:	60a1      	str	r1, [r4, #8]
   8386a:	f8cc 4008 	str.w	r4, [ip, #8]
   8386e:	60cc      	str	r4, [r1, #12]
   83870:	e696      	b.n	835a0 <_malloc_r+0xd4>
   83872:	f045 0701 	orr.w	r7, r5, #1
   83876:	f042 0301 	orr.w	r3, r2, #1
   8387a:	4425      	add	r5, r4
   8387c:	6067      	str	r7, [r4, #4]
   8387e:	4630      	mov	r0, r6
   83880:	614d      	str	r5, [r1, #20]
   83882:	610d      	str	r5, [r1, #16]
   83884:	f8c5 e00c 	str.w	lr, [r5, #12]
   83888:	f8c5 e008 	str.w	lr, [r5, #8]
   8388c:	606b      	str	r3, [r5, #4]
   8388e:	50aa      	str	r2, [r5, r2]
   83890:	3408      	adds	r4, #8
   83892:	f000 f8c9 	bl	83a28 <__malloc_unlock>
   83896:	e6e2      	b.n	8365e <_malloc_r+0x192>
   83898:	684a      	ldr	r2, [r1, #4]
   8389a:	e681      	b.n	835a0 <_malloc_r+0xd4>
   8389c:	f108 0801 	add.w	r8, r8, #1
   838a0:	f018 0f03 	tst.w	r8, #3
   838a4:	f10c 0c08 	add.w	ip, ip, #8
   838a8:	f47f ae8c 	bne.w	835c4 <_malloc_r+0xf8>
   838ac:	e030      	b.n	83910 <_malloc_r+0x444>
   838ae:	68dc      	ldr	r4, [r3, #12]
   838b0:	42a3      	cmp	r3, r4
   838b2:	bf08      	it	eq
   838b4:	3002      	addeq	r0, #2
   838b6:	f43f ae40 	beq.w	8353a <_malloc_r+0x6e>
   838ba:	e6c0      	b.n	8363e <_malloc_r+0x172>
   838bc:	460c      	mov	r4, r1
   838be:	440b      	add	r3, r1
   838c0:	685a      	ldr	r2, [r3, #4]
   838c2:	68c9      	ldr	r1, [r1, #12]
   838c4:	f854 5f08 	ldr.w	r5, [r4, #8]!
   838c8:	f042 0201 	orr.w	r2, r2, #1
   838cc:	605a      	str	r2, [r3, #4]
   838ce:	4630      	mov	r0, r6
   838d0:	60e9      	str	r1, [r5, #12]
   838d2:	608d      	str	r5, [r1, #8]
   838d4:	f000 f8a8 	bl	83a28 <__malloc_unlock>
   838d8:	e6c1      	b.n	8365e <_malloc_r+0x192>
   838da:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
   838de:	f103 005b 	add.w	r0, r3, #91	; 0x5b
   838e2:	ea4f 014e 	mov.w	r1, lr, lsl #1
   838e6:	e613      	b.n	83510 <_malloc_r+0x44>
   838e8:	099a      	lsrs	r2, r3, #6
   838ea:	f102 0139 	add.w	r1, r2, #57	; 0x39
   838ee:	0049      	lsls	r1, r1, #1
   838f0:	3238      	adds	r2, #56	; 0x38
   838f2:	e7a1      	b.n	83838 <_malloc_r+0x36c>
   838f4:	42bc      	cmp	r4, r7
   838f6:	4b4a      	ldr	r3, [pc, #296]	; (83a20 <_malloc_r+0x554>)
   838f8:	f43f af00 	beq.w	836fc <_malloc_r+0x230>
   838fc:	689c      	ldr	r4, [r3, #8]
   838fe:	6862      	ldr	r2, [r4, #4]
   83900:	f022 0203 	bic.w	r2, r2, #3
   83904:	e75a      	b.n	837bc <_malloc_r+0x2f0>
   83906:	f859 3908 	ldr.w	r3, [r9], #-8
   8390a:	4599      	cmp	r9, r3
   8390c:	f040 8082 	bne.w	83a14 <_malloc_r+0x548>
   83910:	f010 0f03 	tst.w	r0, #3
   83914:	f100 30ff 	add.w	r0, r0, #4294967295
   83918:	d1f5      	bne.n	83906 <_malloc_r+0x43a>
   8391a:	687b      	ldr	r3, [r7, #4]
   8391c:	ea23 0304 	bic.w	r3, r3, r4
   83920:	607b      	str	r3, [r7, #4]
   83922:	0064      	lsls	r4, r4, #1
   83924:	429c      	cmp	r4, r3
   83926:	f63f aebd 	bhi.w	836a4 <_malloc_r+0x1d8>
   8392a:	2c00      	cmp	r4, #0
   8392c:	f43f aeba 	beq.w	836a4 <_malloc_r+0x1d8>
   83930:	421c      	tst	r4, r3
   83932:	4640      	mov	r0, r8
   83934:	f47f ae42 	bne.w	835bc <_malloc_r+0xf0>
   83938:	0064      	lsls	r4, r4, #1
   8393a:	421c      	tst	r4, r3
   8393c:	f100 0004 	add.w	r0, r0, #4
   83940:	d0fa      	beq.n	83938 <_malloc_r+0x46c>
   83942:	e63b      	b.n	835bc <_malloc_r+0xf0>
   83944:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83948:	d818      	bhi.n	8397c <_malloc_r+0x4b0>
   8394a:	0be8      	lsrs	r0, r5, #15
   8394c:	f100 0e78 	add.w	lr, r0, #120	; 0x78
   83950:	ea4f 014e 	mov.w	r1, lr, lsl #1
   83954:	3077      	adds	r0, #119	; 0x77
   83956:	e5db      	b.n	83510 <_malloc_r+0x44>
   83958:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8395c:	e6eb      	b.n	83736 <_malloc_r+0x26a>
   8395e:	2101      	movs	r1, #1
   83960:	f8d8 3004 	ldr.w	r3, [r8, #4]
   83964:	1092      	asrs	r2, r2, #2
   83966:	fa01 f202 	lsl.w	r2, r1, r2
   8396a:	431a      	orrs	r2, r3
   8396c:	f8c8 2004 	str.w	r2, [r8, #4]
   83970:	4661      	mov	r1, ip
   83972:	e777      	b.n	83864 <_malloc_r+0x398>
   83974:	2301      	movs	r3, #1
   83976:	f8cb 3004 	str.w	r3, [fp, #4]
   8397a:	e725      	b.n	837c8 <_malloc_r+0x2fc>
   8397c:	f240 5254 	movw	r2, #1364	; 0x554
   83980:	4293      	cmp	r3, r2
   83982:	d820      	bhi.n	839c6 <_malloc_r+0x4fa>
   83984:	0ca8      	lsrs	r0, r5, #18
   83986:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
   8398a:	ea4f 014e 	mov.w	r1, lr, lsl #1
   8398e:	307c      	adds	r0, #124	; 0x7c
   83990:	e5be      	b.n	83510 <_malloc_r+0x44>
   83992:	3210      	adds	r2, #16
   83994:	e6a4      	b.n	836e0 <_malloc_r+0x214>
   83996:	2a54      	cmp	r2, #84	; 0x54
   83998:	d826      	bhi.n	839e8 <_malloc_r+0x51c>
   8399a:	0b1a      	lsrs	r2, r3, #12
   8399c:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   839a0:	0049      	lsls	r1, r1, #1
   839a2:	326e      	adds	r2, #110	; 0x6e
   839a4:	e748      	b.n	83838 <_malloc_r+0x36c>
   839a6:	68bc      	ldr	r4, [r7, #8]
   839a8:	6862      	ldr	r2, [r4, #4]
   839aa:	f022 0203 	bic.w	r2, r2, #3
   839ae:	e705      	b.n	837bc <_malloc_r+0x2f0>
   839b0:	f3ca 000b 	ubfx	r0, sl, #0, #12
   839b4:	2800      	cmp	r0, #0
   839b6:	f47f aea8 	bne.w	8370a <_malloc_r+0x23e>
   839ba:	4442      	add	r2, r8
   839bc:	68bb      	ldr	r3, [r7, #8]
   839be:	f042 0201 	orr.w	r2, r2, #1
   839c2:	605a      	str	r2, [r3, #4]
   839c4:	e6ec      	b.n	837a0 <_malloc_r+0x2d4>
   839c6:	21fe      	movs	r1, #254	; 0xfe
   839c8:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
   839cc:	207e      	movs	r0, #126	; 0x7e
   839ce:	e59f      	b.n	83510 <_malloc_r+0x44>
   839d0:	2201      	movs	r2, #1
   839d2:	f04f 0900 	mov.w	r9, #0
   839d6:	e6c1      	b.n	8375c <_malloc_r+0x290>
   839d8:	f104 0108 	add.w	r1, r4, #8
   839dc:	4630      	mov	r0, r6
   839de:	f7ff fc2d 	bl	8323c <_free_r>
   839e2:	f8d9 1000 	ldr.w	r1, [r9]
   839e6:	e6db      	b.n	837a0 <_malloc_r+0x2d4>
   839e8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   839ec:	d805      	bhi.n	839fa <_malloc_r+0x52e>
   839ee:	0bda      	lsrs	r2, r3, #15
   839f0:	f102 0178 	add.w	r1, r2, #120	; 0x78
   839f4:	0049      	lsls	r1, r1, #1
   839f6:	3277      	adds	r2, #119	; 0x77
   839f8:	e71e      	b.n	83838 <_malloc_r+0x36c>
   839fa:	f240 5154 	movw	r1, #1364	; 0x554
   839fe:	428a      	cmp	r2, r1
   83a00:	d805      	bhi.n	83a0e <_malloc_r+0x542>
   83a02:	0c9a      	lsrs	r2, r3, #18
   83a04:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   83a08:	0049      	lsls	r1, r1, #1
   83a0a:	327c      	adds	r2, #124	; 0x7c
   83a0c:	e714      	b.n	83838 <_malloc_r+0x36c>
   83a0e:	21fe      	movs	r1, #254	; 0xfe
   83a10:	227e      	movs	r2, #126	; 0x7e
   83a12:	e711      	b.n	83838 <_malloc_r+0x36c>
   83a14:	687b      	ldr	r3, [r7, #4]
   83a16:	e784      	b.n	83922 <_malloc_r+0x456>
   83a18:	08e8      	lsrs	r0, r5, #3
   83a1a:	1c43      	adds	r3, r0, #1
   83a1c:	005b      	lsls	r3, r3, #1
   83a1e:	e605      	b.n	8362c <_malloc_r+0x160>
   83a20:	20070434 	.word	0x20070434

00083a24 <__malloc_lock>:
   83a24:	4770      	bx	lr
   83a26:	bf00      	nop

00083a28 <__malloc_unlock>:
   83a28:	4770      	bx	lr
   83a2a:	bf00      	nop

00083a2c <_sbrk_r>:
   83a2c:	b538      	push	{r3, r4, r5, lr}
   83a2e:	4c07      	ldr	r4, [pc, #28]	; (83a4c <_sbrk_r+0x20>)
   83a30:	2300      	movs	r3, #0
   83a32:	4605      	mov	r5, r0
   83a34:	4608      	mov	r0, r1
   83a36:	6023      	str	r3, [r4, #0]
   83a38:	f7fe fbbc 	bl	821b4 <_sbrk>
   83a3c:	1c43      	adds	r3, r0, #1
   83a3e:	d000      	beq.n	83a42 <_sbrk_r+0x16>
   83a40:	bd38      	pop	{r3, r4, r5, pc}
   83a42:	6823      	ldr	r3, [r4, #0]
   83a44:	2b00      	cmp	r3, #0
   83a46:	d0fb      	beq.n	83a40 <_sbrk_r+0x14>
   83a48:	602b      	str	r3, [r5, #0]
   83a4a:	bd38      	pop	{r3, r4, r5, pc}
   83a4c:	20070cdc 	.word	0x20070cdc

00083a50 <__sread>:
   83a50:	b510      	push	{r4, lr}
   83a52:	460c      	mov	r4, r1
   83a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83a58:	f000 f924 	bl	83ca4 <_read_r>
   83a5c:	2800      	cmp	r0, #0
   83a5e:	db03      	blt.n	83a68 <__sread+0x18>
   83a60:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83a62:	4403      	add	r3, r0
   83a64:	6523      	str	r3, [r4, #80]	; 0x50
   83a66:	bd10      	pop	{r4, pc}
   83a68:	89a3      	ldrh	r3, [r4, #12]
   83a6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   83a6e:	81a3      	strh	r3, [r4, #12]
   83a70:	bd10      	pop	{r4, pc}
   83a72:	bf00      	nop

00083a74 <__swrite>:
   83a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83a78:	460c      	mov	r4, r1
   83a7a:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   83a7e:	461f      	mov	r7, r3
   83a80:	05cb      	lsls	r3, r1, #23
   83a82:	4616      	mov	r6, r2
   83a84:	4605      	mov	r5, r0
   83a86:	d507      	bpl.n	83a98 <__swrite+0x24>
   83a88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83a8c:	2302      	movs	r3, #2
   83a8e:	2200      	movs	r2, #0
   83a90:	f000 f8f2 	bl	83c78 <_lseek_r>
   83a94:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   83a98:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83a9c:	81a1      	strh	r1, [r4, #12]
   83a9e:	463b      	mov	r3, r7
   83aa0:	4632      	mov	r2, r6
   83aa2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83aa6:	4628      	mov	r0, r5
   83aa8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83aac:	f000 b814 	b.w	83ad8 <_write_r>

00083ab0 <__sseek>:
   83ab0:	b510      	push	{r4, lr}
   83ab2:	460c      	mov	r4, r1
   83ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83ab8:	f000 f8de 	bl	83c78 <_lseek_r>
   83abc:	89a3      	ldrh	r3, [r4, #12]
   83abe:	1c42      	adds	r2, r0, #1
   83ac0:	bf0e      	itee	eq
   83ac2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83ac6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83aca:	6520      	strne	r0, [r4, #80]	; 0x50
   83acc:	81a3      	strh	r3, [r4, #12]
   83ace:	bd10      	pop	{r4, pc}

00083ad0 <__sclose>:
   83ad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83ad4:	f000 b868 	b.w	83ba8 <_close_r>

00083ad8 <_write_r>:
   83ad8:	b570      	push	{r4, r5, r6, lr}
   83ada:	460d      	mov	r5, r1
   83adc:	4c08      	ldr	r4, [pc, #32]	; (83b00 <_write_r+0x28>)
   83ade:	4611      	mov	r1, r2
   83ae0:	4606      	mov	r6, r0
   83ae2:	461a      	mov	r2, r3
   83ae4:	4628      	mov	r0, r5
   83ae6:	2300      	movs	r3, #0
   83ae8:	6023      	str	r3, [r4, #0]
   83aea:	f7fc fb4f 	bl	8018c <_write>
   83aee:	1c43      	adds	r3, r0, #1
   83af0:	d000      	beq.n	83af4 <_write_r+0x1c>
   83af2:	bd70      	pop	{r4, r5, r6, pc}
   83af4:	6823      	ldr	r3, [r4, #0]
   83af6:	2b00      	cmp	r3, #0
   83af8:	d0fb      	beq.n	83af2 <_write_r+0x1a>
   83afa:	6033      	str	r3, [r6, #0]
   83afc:	bd70      	pop	{r4, r5, r6, pc}
   83afe:	bf00      	nop
   83b00:	20070cdc 	.word	0x20070cdc

00083b04 <__register_exitproc>:
   83b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83b08:	4c25      	ldr	r4, [pc, #148]	; (83ba0 <__register_exitproc+0x9c>)
   83b0a:	4606      	mov	r6, r0
   83b0c:	6825      	ldr	r5, [r4, #0]
   83b0e:	4688      	mov	r8, r1
   83b10:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   83b14:	4692      	mov	sl, r2
   83b16:	4699      	mov	r9, r3
   83b18:	b3c4      	cbz	r4, 83b8c <__register_exitproc+0x88>
   83b1a:	6860      	ldr	r0, [r4, #4]
   83b1c:	281f      	cmp	r0, #31
   83b1e:	dc17      	bgt.n	83b50 <__register_exitproc+0x4c>
   83b20:	1c41      	adds	r1, r0, #1
   83b22:	b176      	cbz	r6, 83b42 <__register_exitproc+0x3e>
   83b24:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   83b28:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   83b2c:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   83b30:	2201      	movs	r2, #1
   83b32:	4082      	lsls	r2, r0
   83b34:	4315      	orrs	r5, r2
   83b36:	2e02      	cmp	r6, #2
   83b38:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   83b3c:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   83b40:	d01e      	beq.n	83b80 <__register_exitproc+0x7c>
   83b42:	1c83      	adds	r3, r0, #2
   83b44:	6061      	str	r1, [r4, #4]
   83b46:	2000      	movs	r0, #0
   83b48:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   83b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83b50:	4b14      	ldr	r3, [pc, #80]	; (83ba4 <__register_exitproc+0xa0>)
   83b52:	b303      	cbz	r3, 83b96 <__register_exitproc+0x92>
   83b54:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83b58:	f7ff fcb0 	bl	834bc <malloc>
   83b5c:	4604      	mov	r4, r0
   83b5e:	b1d0      	cbz	r0, 83b96 <__register_exitproc+0x92>
   83b60:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   83b64:	2700      	movs	r7, #0
   83b66:	e884 0088 	stmia.w	r4, {r3, r7}
   83b6a:	4638      	mov	r0, r7
   83b6c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   83b70:	2101      	movs	r1, #1
   83b72:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   83b76:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   83b7a:	2e00      	cmp	r6, #0
   83b7c:	d0e1      	beq.n	83b42 <__register_exitproc+0x3e>
   83b7e:	e7d1      	b.n	83b24 <__register_exitproc+0x20>
   83b80:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   83b84:	431a      	orrs	r2, r3
   83b86:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   83b8a:	e7da      	b.n	83b42 <__register_exitproc+0x3e>
   83b8c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   83b90:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   83b94:	e7c1      	b.n	83b1a <__register_exitproc+0x16>
   83b96:	f04f 30ff 	mov.w	r0, #4294967295
   83b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83b9e:	bf00      	nop
   83ba0:	00083ce4 	.word	0x00083ce4
   83ba4:	000834bd 	.word	0x000834bd

00083ba8 <_close_r>:
   83ba8:	b538      	push	{r3, r4, r5, lr}
   83baa:	4c07      	ldr	r4, [pc, #28]	; (83bc8 <_close_r+0x20>)
   83bac:	2300      	movs	r3, #0
   83bae:	4605      	mov	r5, r0
   83bb0:	4608      	mov	r0, r1
   83bb2:	6023      	str	r3, [r4, #0]
   83bb4:	f7fe fb0e 	bl	821d4 <_close>
   83bb8:	1c43      	adds	r3, r0, #1
   83bba:	d000      	beq.n	83bbe <_close_r+0x16>
   83bbc:	bd38      	pop	{r3, r4, r5, pc}
   83bbe:	6823      	ldr	r3, [r4, #0]
   83bc0:	2b00      	cmp	r3, #0
   83bc2:	d0fb      	beq.n	83bbc <_close_r+0x14>
   83bc4:	602b      	str	r3, [r5, #0]
   83bc6:	bd38      	pop	{r3, r4, r5, pc}
   83bc8:	20070cdc 	.word	0x20070cdc

00083bcc <_fclose_r>:
   83bcc:	2900      	cmp	r1, #0
   83bce:	d03d      	beq.n	83c4c <_fclose_r+0x80>
   83bd0:	b570      	push	{r4, r5, r6, lr}
   83bd2:	4605      	mov	r5, r0
   83bd4:	460c      	mov	r4, r1
   83bd6:	b108      	cbz	r0, 83bdc <_fclose_r+0x10>
   83bd8:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83bda:	b37b      	cbz	r3, 83c3c <_fclose_r+0x70>
   83bdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83be0:	b90b      	cbnz	r3, 83be6 <_fclose_r+0x1a>
   83be2:	2000      	movs	r0, #0
   83be4:	bd70      	pop	{r4, r5, r6, pc}
   83be6:	4621      	mov	r1, r4
   83be8:	4628      	mov	r0, r5
   83bea:	f7ff f983 	bl	82ef4 <__sflush_r>
   83bee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83bf0:	4606      	mov	r6, r0
   83bf2:	b133      	cbz	r3, 83c02 <_fclose_r+0x36>
   83bf4:	69e1      	ldr	r1, [r4, #28]
   83bf6:	4628      	mov	r0, r5
   83bf8:	4798      	blx	r3
   83bfa:	2800      	cmp	r0, #0
   83bfc:	bfb8      	it	lt
   83bfe:	f04f 36ff 	movlt.w	r6, #4294967295
   83c02:	89a3      	ldrh	r3, [r4, #12]
   83c04:	061b      	lsls	r3, r3, #24
   83c06:	d41c      	bmi.n	83c42 <_fclose_r+0x76>
   83c08:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83c0a:	b141      	cbz	r1, 83c1e <_fclose_r+0x52>
   83c0c:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83c10:	4299      	cmp	r1, r3
   83c12:	d002      	beq.n	83c1a <_fclose_r+0x4e>
   83c14:	4628      	mov	r0, r5
   83c16:	f7ff fb11 	bl	8323c <_free_r>
   83c1a:	2300      	movs	r3, #0
   83c1c:	6323      	str	r3, [r4, #48]	; 0x30
   83c1e:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83c20:	b121      	cbz	r1, 83c2c <_fclose_r+0x60>
   83c22:	4628      	mov	r0, r5
   83c24:	f7ff fb0a 	bl	8323c <_free_r>
   83c28:	2300      	movs	r3, #0
   83c2a:	6463      	str	r3, [r4, #68]	; 0x44
   83c2c:	f7ff faa0 	bl	83170 <__sfp_lock_acquire>
   83c30:	2300      	movs	r3, #0
   83c32:	81a3      	strh	r3, [r4, #12]
   83c34:	f7ff fa9e 	bl	83174 <__sfp_lock_release>
   83c38:	4630      	mov	r0, r6
   83c3a:	bd70      	pop	{r4, r5, r6, pc}
   83c3c:	f7ff fa92 	bl	83164 <__sinit>
   83c40:	e7cc      	b.n	83bdc <_fclose_r+0x10>
   83c42:	6921      	ldr	r1, [r4, #16]
   83c44:	4628      	mov	r0, r5
   83c46:	f7ff faf9 	bl	8323c <_free_r>
   83c4a:	e7dd      	b.n	83c08 <_fclose_r+0x3c>
   83c4c:	2000      	movs	r0, #0
   83c4e:	4770      	bx	lr

00083c50 <_fstat_r>:
   83c50:	b538      	push	{r3, r4, r5, lr}
   83c52:	460b      	mov	r3, r1
   83c54:	4c07      	ldr	r4, [pc, #28]	; (83c74 <_fstat_r+0x24>)
   83c56:	4605      	mov	r5, r0
   83c58:	4611      	mov	r1, r2
   83c5a:	4618      	mov	r0, r3
   83c5c:	2300      	movs	r3, #0
   83c5e:	6023      	str	r3, [r4, #0]
   83c60:	f7fe fabc 	bl	821dc <_fstat>
   83c64:	1c43      	adds	r3, r0, #1
   83c66:	d000      	beq.n	83c6a <_fstat_r+0x1a>
   83c68:	bd38      	pop	{r3, r4, r5, pc}
   83c6a:	6823      	ldr	r3, [r4, #0]
   83c6c:	2b00      	cmp	r3, #0
   83c6e:	d0fb      	beq.n	83c68 <_fstat_r+0x18>
   83c70:	602b      	str	r3, [r5, #0]
   83c72:	bd38      	pop	{r3, r4, r5, pc}
   83c74:	20070cdc 	.word	0x20070cdc

00083c78 <_lseek_r>:
   83c78:	b570      	push	{r4, r5, r6, lr}
   83c7a:	460d      	mov	r5, r1
   83c7c:	4c08      	ldr	r4, [pc, #32]	; (83ca0 <_lseek_r+0x28>)
   83c7e:	4611      	mov	r1, r2
   83c80:	4606      	mov	r6, r0
   83c82:	461a      	mov	r2, r3
   83c84:	4628      	mov	r0, r5
   83c86:	2300      	movs	r3, #0
   83c88:	6023      	str	r3, [r4, #0]
   83c8a:	f7fe faad 	bl	821e8 <_lseek>
   83c8e:	1c43      	adds	r3, r0, #1
   83c90:	d000      	beq.n	83c94 <_lseek_r+0x1c>
   83c92:	bd70      	pop	{r4, r5, r6, pc}
   83c94:	6823      	ldr	r3, [r4, #0]
   83c96:	2b00      	cmp	r3, #0
   83c98:	d0fb      	beq.n	83c92 <_lseek_r+0x1a>
   83c9a:	6033      	str	r3, [r6, #0]
   83c9c:	bd70      	pop	{r4, r5, r6, pc}
   83c9e:	bf00      	nop
   83ca0:	20070cdc 	.word	0x20070cdc

00083ca4 <_read_r>:
   83ca4:	b570      	push	{r4, r5, r6, lr}
   83ca6:	460d      	mov	r5, r1
   83ca8:	4c08      	ldr	r4, [pc, #32]	; (83ccc <_read_r+0x28>)
   83caa:	4611      	mov	r1, r2
   83cac:	4606      	mov	r6, r0
   83cae:	461a      	mov	r2, r3
   83cb0:	4628      	mov	r0, r5
   83cb2:	2300      	movs	r3, #0
   83cb4:	6023      	str	r3, [r4, #0]
   83cb6:	f7fc fa4b 	bl	80150 <_read>
   83cba:	1c43      	adds	r3, r0, #1
   83cbc:	d000      	beq.n	83cc0 <_read_r+0x1c>
   83cbe:	bd70      	pop	{r4, r5, r6, pc}
   83cc0:	6823      	ldr	r3, [r4, #0]
   83cc2:	2b00      	cmp	r3, #0
   83cc4:	d0fb      	beq.n	83cbe <_read_r+0x1a>
   83cc6:	6033      	str	r3, [r6, #0]
   83cc8:	bd70      	pop	{r4, r5, r6, pc}
   83cca:	bf00      	nop
   83ccc:	20070cdc 	.word	0x20070cdc
   83cd0:	0c040800 	.word	0x0c040800
   83cd4:	0e060a02 	.word	0x0e060a02
   83cd8:	0d050901 	.word	0x0d050901
   83cdc:	0f070b03 	.word	0x0f070b03
   83ce0:	00000043 	.word	0x00000043

00083ce4 <_global_impure_ptr>:
   83ce4:	20070008                                ... 

00083ce8 <_init>:
   83ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83cea:	bf00      	nop
   83cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83cee:	bc08      	pop	{r3}
   83cf0:	469e      	mov	lr, r3
   83cf2:	4770      	bx	lr

00083cf4 <__init_array_start>:
   83cf4:	00082ed5 	.word	0x00082ed5

00083cf8 <__frame_dummy_init_array_entry>:
   83cf8:	00080119                                ....

00083cfc <_fini>:
   83cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83cfe:	bf00      	nop
   83d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83d02:	bc08      	pop	{r3}
   83d04:	469e      	mov	lr, r3
   83d06:	4770      	bx	lr

00083d08 <__fini_array_start>:
   83d08:	000800f5 	.word	0x000800f5
