Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul  2 01:48:03 2020
| Host         : DESKTOP-74PT5QQ running 64-bit major release  (build 9200)
| Command      : report_methodology -file arty_scr1_top_methodology_drc_routed.rpt -pb arty_scr1_top_methodology_drc_routed.pb -rpx arty_scr1_top_methodology_drc_routed.rpx
| Design       : arty_scr1_top
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 118
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 10         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain        | 16         |
| SYNTH-15  | Warning  | Byte wide write enable not inferred                    | 16         |
| TIMING-9  | Warning  | Unknown CDC Logic                                      | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                       | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 5          |
| TIMING-20 | Warning  | Non-clocked latch                                      | 32         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCH-2    | Warning  | Same min and max delay values on IO port               | 36         |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell hard_rst_in_sync[1]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) hard_rst_in_sync_reg[0]/CLR, hard_rst_in_sync_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell i_scr1/i_core_top/i_dm/reset_n_front_ff_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_front_ff_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell i_scr1/i_core_top/i_scu/i_core_rstn_buf_qlfy_cell/reset_n_ff_i_1, with 2 or more inputs, drives asynchronous reset pin(s) i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/reset_n_ff_reg/CLR, i_scr1/i_core_top/i_scu/i_hdu_rstn_buf_cell/reset_n_status_ff_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_ff_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_ff_reg/CLR, i_scr1/i_core_top/i_scu/i_dm_rstn_buf_cell/reset_n_status_ff_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_front_ff_i_1, with 2 or more inputs, drives asynchronous reset pin(s) i_scr1/i_core_top/i_scu/i_sys_rstn_buf_qlfy_cell/reset_n_front_ff_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell i_scr1/i_pwrup_rstn_reset_sync/FSM_onehot_tap_state_reg[15]_i_2, with 2 or more inputs, drives asynchronous reset pin(s) i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[0]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[10]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[11]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[13]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[14]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[15]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[1]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[2]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[3]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[4]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[5]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[6]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[7]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[8]/CLR, i_scr1/i_core_top/i_tapc/FSM_onehot_tap_state_reg_reg[9]/CLR (the first 15 of 102 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X3Y9 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X5Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X3Y7 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X4Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X3Y11 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X2Y10 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X1Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X3Y3 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X3Y2 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X3Y4 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X7Y6 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X7Y7 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X2Y7 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X2Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X0Y8 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X1Y10 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-15#1 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#2 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#3 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#4 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_0_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#5 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#6 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#7 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#8 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_1_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#9 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#10 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#11 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#12 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_2_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#13 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_0 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#14 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_1 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#15 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_2 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

SYNTH-15#16 Warning
Byte wide write enable not inferred  
Byte wide write enable (BWWE) is not inferred for Block RAM i_scr1/i_tcm/i_dp_memory/ram_block_reg_3_3 because address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on JD[0] relative to clock(s) SYS_CLK_VIRT
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on JD[1] relative to clock(s) SYS_CLK_VIRT
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on JD[3] relative to clock(s) SYS_CLK_VIRT
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on JD[5] relative to clock(s) SYS_CLK_VIRT
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on JD[6] relative to clock(s) SYS_CLK_VIRT
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[0] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[10] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[11] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[12] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[13] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[14] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[15] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[16] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[17] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[18] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[19] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[1] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[20] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[21] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[22] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[23] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[24] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[25] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[26] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[27] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[28] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[29] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[2] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[30] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[31] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[3] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[4] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[5] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[6] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[7] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[8] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[9] cannot be properly analyzed as its control pin i_scr1/i_core_top/i_pipe_top/i_pipe_exu/i_ialu/ialu_res_reg[9]/G is not reached by a timing clock
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name OSC_100 -waveform {0.000 5.000} -add [get_ports OSC_100] (Source: D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_synth.xdc (Line: 9))
Previous: create_clock -period 10.000 [get_ports OSC_100] (Source: d:/GitHub/scr1-sdk_orig/fpga/arty/scr1/bd/sys_pll/ip/sys_pll_clk_wiz_0_0/sys_pll_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 3.300 ns has been defined on port 'BTN[0]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports BTN*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 19)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 3.300 ns has been defined on port 'BTN[1]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports BTN*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 19)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 3.300 ns has been defined on port 'BTN[2]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports BTN*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 19)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 3.300 ns has been defined on port 'BTN[3]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports BTN*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 19)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 3.300 ns has been defined on port 'FTDI_TXD' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports FTDI_TXD]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 18)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 3.300 ns has been defined on port 'RESETn' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports RESETn]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 17)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 6.600 ns has been defined on port 'JD[2]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[2]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 20)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 6.600 ns has been defined on port 'JD[4]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[4]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 21)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 6.600 ns has been defined on port 'JD[5]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[5]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 22)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 6.600 ns has been defined on port 'JD[6]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[6]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 23)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 6.600 ns has been defined on port 'JD[7]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[7]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 24)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'FTDI_RXD' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports FTDI_RXD]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 26)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDB[0]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDB[1]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDB[2]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDB[3]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDG[0]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDG[1]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDG[2]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDG[3]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDR[0]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDR[1]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDR[2]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LEDR[3]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LED[4]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LED[5]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LED[6]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same output delay of 3.300 ns has been defined on port 'LED[7]' relative to clock SYS_CLK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks SYS_CLK_VIRT] 3.300 [get_ports LED*]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 27)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same output delay of 6.600 ns has been defined on port 'JD[0]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[*]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 28)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same output delay of 6.600 ns has been defined on port 'JD[1]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[*]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 28)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same output delay of 6.600 ns has been defined on port 'JD[2]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[*]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 28)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same output delay of 6.600 ns has been defined on port 'JD[3]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[*]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 28)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 6.600 ns has been defined on port 'JD[4]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[*]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 28)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 6.600 ns has been defined on port 'JD[5]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[*]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 28)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 6.600 ns has been defined on port 'JD[6]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[*]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 28)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 6.600 ns has been defined on port 'JD[7]' relative to clock JTAG_TCK_VIRT for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks JTAG_TCK_VIRT] 6.600 [get_ports {JD[*]}]
D:/GitHub/scr1-sdk_orig/fpga/arty/scr1/constrs/arty_scr1_timing.xdc (Line: 28)
Related violations: <none>


