// Seed: 2058721584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wor  id_9 = id_2 && id_5 == id_3;
  wire id_10;
  wire id_11;
  assign {~id_7} = 1;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wor id_5
    , id_8,
    output tri id_6
);
  assign id_8 = id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign modCall_1.id_3 = 0;
  assign id_1 = id_2;
endmodule
