-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition"

-- DATE "06/16/2017 10:50:57"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Scoreboard IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	vga_clk : OUT std_logic;
	vga_hs : OUT std_logic;
	vga_vs : OUT std_logic;
	vga_sync_n : OUT std_logic;
	vga_blank_n : OUT std_logic;
	vga_r : OUT std_logic_vector(7 DOWNTO 0);
	vga_g : OUT std_logic_vector(7 DOWNTO 0);
	vga_b : OUT std_logic_vector(7 DOWNTO 0);
	irda_rxd : IN std_logic
	);
END Scoreboard;

-- Design Ports Information
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_clk	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_hs	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_vs	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_sync_n	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_blank_n	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_r[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_g[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- vga_b[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- irda_rxd	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Scoreboard IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_vga_clk : std_logic;
SIGNAL ww_vga_hs : std_logic;
SIGNAL ww_vga_vs : std_logic;
SIGNAL ww_vga_sync_n : std_logic;
SIGNAL ww_vga_blank_n : std_logic;
SIGNAL ww_vga_r : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_g : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_vga_b : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_irda_rxd : std_logic;
SIGNAL \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clockDivider_1HZ|clkOut~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \vga_clk~output_o\ : std_logic;
SIGNAL \vga_hs~output_o\ : std_logic;
SIGNAL \vga_vs~output_o\ : std_logic;
SIGNAL \vga_sync_n~output_o\ : std_logic;
SIGNAL \vga_blank_n~output_o\ : std_logic;
SIGNAL \vga_r[0]~output_o\ : std_logic;
SIGNAL \vga_r[1]~output_o\ : std_logic;
SIGNAL \vga_r[2]~output_o\ : std_logic;
SIGNAL \vga_r[3]~output_o\ : std_logic;
SIGNAL \vga_r[4]~output_o\ : std_logic;
SIGNAL \vga_r[5]~output_o\ : std_logic;
SIGNAL \vga_r[6]~output_o\ : std_logic;
SIGNAL \vga_r[7]~output_o\ : std_logic;
SIGNAL \vga_g[0]~output_o\ : std_logic;
SIGNAL \vga_g[1]~output_o\ : std_logic;
SIGNAL \vga_g[2]~output_o\ : std_logic;
SIGNAL \vga_g[3]~output_o\ : std_logic;
SIGNAL \vga_g[4]~output_o\ : std_logic;
SIGNAL \vga_g[5]~output_o\ : std_logic;
SIGNAL \vga_g[6]~output_o\ : std_logic;
SIGNAL \vga_g[7]~output_o\ : std_logic;
SIGNAL \vga_b[0]~output_o\ : std_logic;
SIGNAL \vga_b[1]~output_o\ : std_logic;
SIGNAL \vga_b[2]~output_o\ : std_logic;
SIGNAL \vga_b[3]~output_o\ : std_logic;
SIGNAL \vga_b[4]~output_o\ : std_logic;
SIGNAL \vga_b[5]~output_o\ : std_logic;
SIGNAL \vga_b[6]~output_o\ : std_logic;
SIGNAL \vga_b[7]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[0]~8_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[0]~26_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan1~6_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan0~1_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan1~3_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan1~1_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan1~2_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan0~0_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan0~2_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan0~3_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan0~4_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[0]~27\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[1]~28_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[1]~29\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[2]~30_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[2]~31\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[3]~32_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[3]~33\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[4]~34_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[4]~35\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[5]~36_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[5]~37\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[6]~38_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[6]~39\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[7]~40_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[7]~41\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[8]~42_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[8]~43\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[9]~44_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[9]~45\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[10]~46_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[10]~47\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[11]~48_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[11]~49\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[12]~50_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[12]~51\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[13]~52_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[13]~53\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[14]~54_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[14]~55\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[15]~56_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[15]~57\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[16]~58_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[16]~59\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[17]~60_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[17]~61\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[18]~62_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[18]~63\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[19]~64_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[19]~65\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[20]~66_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[20]~67\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[21]~68_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[21]~69\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[22]~70_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[22]~71\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[23]~72_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[23]~73\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[24]~74_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[24]~75\ : std_logic;
SIGNAL \clockDivider_1HZ|s_divCounter[25]~76_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan1~0_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan1~4_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan1~5_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan1~7_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|LessThan1~8_combout\ : std_logic;
SIGNAL \clockDivider_1HZ|clkOut~q\ : std_logic;
SIGNAL \clockDivider_1HZ|clkOut~clkctrl_outclk\ : std_logic;
SIGNAL \irda_rxd~input_o\ : std_logic;
SIGNAL \ir|p|Add0~0_combout\ : std_logic;
SIGNAL \ir|p|Add0~1\ : std_logic;
SIGNAL \ir|p|Add0~2_combout\ : std_logic;
SIGNAL \ir|p|Add0~3\ : std_logic;
SIGNAL \ir|p|Add0~4_combout\ : std_logic;
SIGNAL \ir|p|Add0~5\ : std_logic;
SIGNAL \ir|p|Add0~6_combout\ : std_logic;
SIGNAL \ir|p|phase~0_combout\ : std_logic;
SIGNAL \ir|p|Add0~7\ : std_logic;
SIGNAL \ir|p|Add0~8_combout\ : std_logic;
SIGNAL \ir|p|Add0~9\ : std_logic;
SIGNAL \ir|p|Add0~10_combout\ : std_logic;
SIGNAL \ir|p|Add0~11\ : std_logic;
SIGNAL \ir|p|Add0~12_combout\ : std_logic;
SIGNAL \ir|p|Add0~13\ : std_logic;
SIGNAL \ir|p|Add0~14_combout\ : std_logic;
SIGNAL \ir|p|phase~1_combout\ : std_logic;
SIGNAL \ir|p|Add0~15\ : std_logic;
SIGNAL \ir|p|Add0~16_combout\ : std_logic;
SIGNAL \ir|p|phase~3_combout\ : std_logic;
SIGNAL \ir|p|Add0~17\ : std_logic;
SIGNAL \ir|p|Add0~18_combout\ : std_logic;
SIGNAL \ir|p|phase~4_combout\ : std_logic;
SIGNAL \ir|p|Add0~19\ : std_logic;
SIGNAL \ir|p|Add0~20_combout\ : std_logic;
SIGNAL \ir|p|Add0~21\ : std_logic;
SIGNAL \ir|p|Add0~22_combout\ : std_logic;
SIGNAL \ir|p|Equal0~2_combout\ : std_logic;
SIGNAL \ir|p|Add0~23\ : std_logic;
SIGNAL \ir|p|Add0~24_combout\ : std_logic;
SIGNAL \ir|p|phase~2_combout\ : std_logic;
SIGNAL \ir|p|Equal0~1_combout\ : std_logic;
SIGNAL \ir|p|Equal0~0_combout\ : std_logic;
SIGNAL \ir|p|Equal0~3_combout\ : std_logic;
SIGNAL \ir|p|pulse~feeder_combout\ : std_logic;
SIGNAL \ir|p|pulse~q\ : std_logic;
SIGNAL \ir|rxd_0~q\ : std_logic;
SIGNAL \ir|rxd_1~feeder_combout\ : std_logic;
SIGNAL \ir|rxd_1~q\ : std_logic;
SIGNAL \ir|n_bits_0[0]~8_combout\ : std_logic;
SIGNAL \ir|Add0~0_combout\ : std_logic;
SIGNAL \ir|count_0x[0]~0_combout\ : std_logic;
SIGNAL \ir|Add0~1\ : std_logic;
SIGNAL \ir|Add0~2_combout\ : std_logic;
SIGNAL \ir|count_0x[1]~1_combout\ : std_logic;
SIGNAL \ir|Add0~3\ : std_logic;
SIGNAL \ir|Add0~4_combout\ : std_logic;
SIGNAL \ir|count_0x[2]~2_combout\ : std_logic;
SIGNAL \ir|Add0~5\ : std_logic;
SIGNAL \ir|Add0~6_combout\ : std_logic;
SIGNAL \ir|n_bits_0[4]~7_combout\ : std_logic;
SIGNAL \ir|count_0x[6]~3_combout\ : std_logic;
SIGNAL \ir|count_0x[3]~4_combout\ : std_logic;
SIGNAL \ir|Add0~7\ : std_logic;
SIGNAL \ir|Add0~8_combout\ : std_logic;
SIGNAL \ir|count_0x[4]~7_combout\ : std_logic;
SIGNAL \ir|Add0~9\ : std_logic;
SIGNAL \ir|Add0~10_combout\ : std_logic;
SIGNAL \ir|count_0x[5]~5_combout\ : std_logic;
SIGNAL \ir|Add0~11\ : std_logic;
SIGNAL \ir|Add0~12_combout\ : std_logic;
SIGNAL \ir|count_0x[6]~6_combout\ : std_logic;
SIGNAL \ir|n_bits_0[4]~6_combout\ : std_logic;
SIGNAL \ir|n_bits_0[0]~12_combout\ : std_logic;
SIGNAL \ir|n_bits_0[0]~9\ : std_logic;
SIGNAL \ir|n_bits_0[1]~10_combout\ : std_logic;
SIGNAL \ir|n_bits_0[1]~11\ : std_logic;
SIGNAL \ir|n_bits_0[2]~13_combout\ : std_logic;
SIGNAL \ir|n_bits_0[2]~14\ : std_logic;
SIGNAL \ir|n_bits_0[3]~15_combout\ : std_logic;
SIGNAL \ir|n_bits_0[3]~16\ : std_logic;
SIGNAL \ir|n_bits_0[4]~17_combout\ : std_logic;
SIGNAL \ir|n_bits_0[4]~18\ : std_logic;
SIGNAL \ir|n_bits_0[5]~19_combout\ : std_logic;
SIGNAL \ir|Equal0~0_combout\ : std_logic;
SIGNAL \ir|Equal0~1_combout\ : std_logic;
SIGNAL \ir|process_1~7_combout\ : std_logic;
SIGNAL \ir|process_1~8_combout\ : std_logic;
SIGNAL \ir|data_0[15]~0_combout\ : std_logic;
SIGNAL \ir|process_1~5_combout\ : std_logic;
SIGNAL \ir|process_1~6_combout\ : std_logic;
SIGNAL \ir|data_0[15]~1_combout\ : std_logic;
SIGNAL \ir|process_1~2_combout\ : std_logic;
SIGNAL \ir|process_1~3_combout\ : std_logic;
SIGNAL \ir|process_1~4_combout\ : std_logic;
SIGNAL \ir|data_0[15]~2_combout\ : std_logic;
SIGNAL \ir|LessThan5~0_combout\ : std_logic;
SIGNAL \ir|process_1~0_combout\ : std_logic;
SIGNAL \ir|process_1~1_combout\ : std_logic;
SIGNAL \ir|data_0[15]~3_combout\ : std_logic;
SIGNAL \ir|data_0x[31]~22_combout\ : std_logic;
SIGNAL \ir|data_0[0]~4_combout\ : std_logic;
SIGNAL \ir|data_0x[30]~21_combout\ : std_logic;
SIGNAL \ir|data_0x[29]~17_combout\ : std_logic;
SIGNAL \ir|data_0x[28]~25_combout\ : std_logic;
SIGNAL \ir|n_bits_1[2]~feeder_combout\ : std_logic;
SIGNAL \ir|process_2~0_combout\ : std_logic;
SIGNAL \ir|n_bits_1[5]~feeder_combout\ : std_logic;
SIGNAL \ir|process_2~1_combout\ : std_logic;
SIGNAL \ir|process_2~2_combout\ : std_logic;
SIGNAL \ir|data_0x[27]~23_combout\ : std_logic;
SIGNAL \ir|data_0x[26]~31_combout\ : std_logic;
SIGNAL \ir|data_0x[25]~29_combout\ : std_logic;
SIGNAL \ir|data_0x[24]~30_combout\ : std_logic;
SIGNAL \ir|data_0x[23]~20_combout\ : std_logic;
SIGNAL \ir|data_0x[22]~19_combout\ : std_logic;
SIGNAL \ir|data_0x[21]~18_combout\ : std_logic;
SIGNAL \ir|data_0x[20]~0_combout\ : std_logic;
SIGNAL \ir|data[27]~feeder_combout\ : std_logic;
SIGNAL \ir|data_0x[19]~24_combout\ : std_logic;
SIGNAL \ir|data[22]~feeder_combout\ : std_logic;
SIGNAL \ir|data[29]~feeder_combout\ : std_logic;
SIGNAL \ir|data[23]~feeder_combout\ : std_logic;
SIGNAL \return_IR~5_combout\ : std_logic;
SIGNAL \ir|data[31]~feeder_combout\ : std_logic;
SIGNAL \ir|valid~feeder_combout\ : std_logic;
SIGNAL \ir|valid~q\ : std_logic;
SIGNAL \return_IR~6_combout\ : std_logic;
SIGNAL \ir|data_0x[18]~26_combout\ : std_logic;
SIGNAL \ir|data_0x[17]~27_combout\ : std_logic;
SIGNAL \ir|data_0x[16]~28_combout\ : std_logic;
SIGNAL \ir|data_0x[15]~16_combout\ : std_logic;
SIGNAL \ir|data_0x[14]~14_combout\ : std_logic;
SIGNAL \ir|data_0x[13]~13_combout\ : std_logic;
SIGNAL \ir|data_0x[12]~15_combout\ : std_logic;
SIGNAL \ir|data_0x[11]~11_combout\ : std_logic;
SIGNAL \ir|data_0x[10]~12_combout\ : std_logic;
SIGNAL \ir|data_0x[9]~10_combout\ : std_logic;
SIGNAL \ir|data_0x[8]~9_combout\ : std_logic;
SIGNAL \ir|data_0x[7]~5_combout\ : std_logic;
SIGNAL \ir|data_0x[6]~8_combout\ : std_logic;
SIGNAL \ir|data[6]~feeder_combout\ : std_logic;
SIGNAL \ir|data_0x[5]~7_combout\ : std_logic;
SIGNAL \ir|data[5]~feeder_combout\ : std_logic;
SIGNAL \ir|data_0x[4]~6_combout\ : std_logic;
SIGNAL \ir|data[7]~feeder_combout\ : std_logic;
SIGNAL \return_IR~1_combout\ : std_logic;
SIGNAL \ir|data[15]~feeder_combout\ : std_logic;
SIGNAL \ir|data[14]~feeder_combout\ : std_logic;
SIGNAL \ir|data[12]~feeder_combout\ : std_logic;
SIGNAL \return_IR~3_combout\ : std_logic;
SIGNAL \ir|data_0x[3]~4_combout\ : std_logic;
SIGNAL \ir|data[3]~feeder_combout\ : std_logic;
SIGNAL \ir|data_0x[2]~2_combout\ : std_logic;
SIGNAL \ir|data_0x[1]~1_combout\ : std_logic;
SIGNAL \ir|data_0x[0]~3_combout\ : std_logic;
SIGNAL \ir|data[2]~feeder_combout\ : std_logic;
SIGNAL \return_IR~0_combout\ : std_logic;
SIGNAL \ir|data[10]~feeder_combout\ : std_logic;
SIGNAL \ir|data[8]~feeder_combout\ : std_logic;
SIGNAL \ir|data[9]~feeder_combout\ : std_logic;
SIGNAL \return_IR~2_combout\ : std_logic;
SIGNAL \return_IR~4_combout\ : std_logic;
SIGNAL \return_IR~7_combout\ : std_logic;
SIGNAL \score_home_IR_3~0_combout\ : std_logic;
SIGNAL \return_IR~8_combout\ : std_logic;
SIGNAL \ir|data[18]~feeder_combout\ : std_logic;
SIGNAL \score_home_IR_2~0_combout\ : std_logic;
SIGNAL \fouls_guest_IR~0_combout\ : std_logic;
SIGNAL \s_startgame~0_combout\ : std_logic;
SIGNAL \s_startgame~q\ : std_logic;
SIGNAL \register_enable_counter|dataOut~0_combout\ : std_logic;
SIGNAL \return_IR~9_combout\ : std_logic;
SIGNAL \return_IR~10_combout\ : std_logic;
SIGNAL \return_IR~q\ : std_logic;
SIGNAL \fouls_home_IR~0_combout\ : std_logic;
SIGNAL \score_home_IR_1~0_combout\ : std_logic;
SIGNAL \fouls_home_IR~1_combout\ : std_logic;
SIGNAL \channel_up_IR~0_combout\ : std_logic;
SIGNAL \channel_up_IR~feeder_combout\ : std_logic;
SIGNAL \channel_up_IR~q\ : std_logic;
SIGNAL \counterUp_period|process_0~0_combout\ : std_logic;
SIGNAL \counterUp_period|Add0~0_combout\ : std_logic;
SIGNAL \counterUp_period|s_count~15_combout\ : std_logic;
SIGNAL \counterUp_period|Add0~1\ : std_logic;
SIGNAL \counterUp_period|Add0~2_combout\ : std_logic;
SIGNAL \counterUp_period|s_count~22_combout\ : std_logic;
SIGNAL \counterUp_period|s_count[4]~14_combout\ : std_logic;
SIGNAL \counterUp_period|Add0~3\ : std_logic;
SIGNAL \counterUp_period|Add0~4_combout\ : std_logic;
SIGNAL \counterUp_period|s_count~16_combout\ : std_logic;
SIGNAL \counterUp_period|Add0~5\ : std_logic;
SIGNAL \counterUp_period|Add0~6_combout\ : std_logic;
SIGNAL \counterUp_period|s_count~17_combout\ : std_logic;
SIGNAL \counterUp_period|Add0~7\ : std_logic;
SIGNAL \counterUp_period|Add0~8_combout\ : std_logic;
SIGNAL \counterUp_period|s_count~18_combout\ : std_logic;
SIGNAL \counterUp_period|Add0~9\ : std_logic;
SIGNAL \counterUp_period|Add0~10_combout\ : std_logic;
SIGNAL \counterUp_period|s_count~19_combout\ : std_logic;
SIGNAL \counterUp_period|Add0~11\ : std_logic;
SIGNAL \counterUp_period|Add0~12_combout\ : std_logic;
SIGNAL \counterUp_period|s_count~20_combout\ : std_logic;
SIGNAL \counterUp_period|Add0~13\ : std_logic;
SIGNAL \counterUp_period|Add0~14_combout\ : std_logic;
SIGNAL \counterUp_period|s_count~21_combout\ : std_logic;
SIGNAL \LessThan125~0_combout\ : std_logic;
SIGNAL \LessThan125~1_combout\ : std_logic;
SIGNAL \cntBCD_Down4|count_proc~0_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[0]~13_combout\ : std_logic;
SIGNAL \comb~2_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[1]~10_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[1]~feeder_combout\ : std_logic;
SIGNAL \cntBCD_Down4|Add2~0_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[2]~11_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[2]~feeder_combout\ : std_logic;
SIGNAL \cntBCD_Down4|Add2~1_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[3]~12_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[3]~feeder_combout\ : std_logic;
SIGNAL \cntBCD_Down4|Equal0~1_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[8]~2_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[8]~3_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[9]~4_combout\ : std_logic;
SIGNAL \cntBCD_Down4|Add0~0_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[10]~5_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[11]~6_combout\ : std_logic;
SIGNAL \cntBCD_Down4|Equal0~2_combout\ : std_logic;
SIGNAL \end_of_period~0_combout\ : std_logic;
SIGNAL \end_of_period~q\ : std_logic;
SIGNAL \comb~1_combout\ : std_logic;
SIGNAL \register_enable_counter|dataOut~q\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[4]~7_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[4]~9_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[5]~14_combout\ : std_logic;
SIGNAL \cntBCD_Down4|s_count[6]~8_combout\ : std_logic;
SIGNAL \cntBCD_Down4|Equal0~0_combout\ : std_logic;
SIGNAL \end_of_game~0_combout\ : std_logic;
SIGNAL \end_of_game~q\ : std_logic;
SIGNAL \comb~0_combout\ : std_logic;
SIGNAL \fouls_guest_IR~1_combout\ : std_logic;
SIGNAL \fouls_guest_IR~q\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \DebounceUnit_1|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_dirtyIn~q\ : std_logic;
SIGNAL \DebounceUnit_1|s_previousIn~q\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~11\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~12_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~13\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~14_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~15\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~16_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~17\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~19\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~20_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~21\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~22_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~23\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~24_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~25\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~26_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~27\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~28_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~29\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~30_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~31\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~32_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~33\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~34_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~35\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~36_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~37\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~38_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~39\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~41\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~42_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~43\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~44_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt[5]~2_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~18_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~0_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~1\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~2_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~3\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~4_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt[5]~29_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt[5]~4_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~40_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \DebounceUnit_1|LessThan0~5_combout\ : std_logic;
SIGNAL \DebounceUnit_1|LessThan0~2_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \DebounceUnit_1|LessThan0~0_combout\ : std_logic;
SIGNAL \DebounceUnit_1|LessThan0~1_combout\ : std_logic;
SIGNAL \DebounceUnit_1|LessThan0~3_combout\ : std_logic;
SIGNAL \DebounceUnit_1|LessThan0~4_combout\ : std_logic;
SIGNAL \DebounceUnit_1|LessThan0~6_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt[5]~5_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~5\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~6_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~7\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~8_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~9\ : std_logic;
SIGNAL \DebounceUnit_1|Add0~10_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \DebounceUnit_1|s_pulsedOut~q\ : std_logic;
SIGNAL \counterUp_visit_fouls|LessThan0~0_combout\ : std_logic;
SIGNAL \counterUp_visit_fouls|LessThan0~1_combout\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[6]~21\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[7]~22_combout\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[4]~24_combout\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[4]~25_combout\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[0]~9\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[1]~10_combout\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[1]~11\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[2]~12_combout\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[2]~13\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[3]~14_combout\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[3]~15\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[4]~16_combout\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[4]~17\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[5]~18_combout\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[5]~19\ : std_logic;
SIGNAL \counterUp_visit_fouls|s_count[6]~20_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|Equal4~0_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~5_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~6_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~7_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~9_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~10_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~11_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~8_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~12_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~13_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~14_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~15_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~17_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~18_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~20_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~19_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~21_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~16_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~22_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~26_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~24_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~23_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~25_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~27_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~34_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~35_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~32_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~45_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~46_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~30_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~29_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~31_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~33_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~28_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~36_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~37_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~38_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~39_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~40_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~41_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~43_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~44_combout\ : std_logic;
SIGNAL \Bin7Decoder_4|decOut_n~42_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~92_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~93_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~94_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~95_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ : std_logic;
SIGNAL \Bin7Decoder_5|decOut_n~0_combout\ : std_logic;
SIGNAL \Bin7Decoder_5|decOut_n~1_combout\ : std_logic;
SIGNAL \Bin7Decoder_5|decOut_n~2_combout\ : std_logic;
SIGNAL \Bin7Decoder_5|decOut_n~3_combout\ : std_logic;
SIGNAL \Bin7Decoder_5|decOut_n~4_combout\ : std_logic;
SIGNAL \Bin7Decoder_5|decOut_n~5_combout\ : std_logic;
SIGNAL \Bin7Decoder_5|decOut_n~6_combout\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[0]~8_combout\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[6]~21\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[7]~22_combout\ : std_logic;
SIGNAL \counterUp_local_fouls|LessThan0~0_combout\ : std_logic;
SIGNAL \counterUp_local_fouls|LessThan0~1_combout\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[2]~24_combout\ : std_logic;
SIGNAL \fouls_home_IR~2_combout\ : std_logic;
SIGNAL \fouls_home_IR~q\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \DebounceUnit_0|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_dirtyIn~feeder_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_dirtyIn~q\ : std_logic;
SIGNAL \DebounceUnit_0|s_previousIn~q\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~1\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~2_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~3\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~4_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~5\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~6_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~7\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~8_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~9\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~10_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~11\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~12_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~13\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~14_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~15\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~17\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~18_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~19\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~20_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~21\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~22_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~23\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~24_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~25\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~26_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~27\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~28_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~29\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~30_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~31\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~32_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~33\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~34_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~35\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~37\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~38_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~39\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~40_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~41\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~42_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~43\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~44_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt[20]~2_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~16_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt[20]~29_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt[20]~4_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~36_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \DebounceUnit_0|LessThan0~5_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \DebounceUnit_0|LessThan0~0_combout\ : std_logic;
SIGNAL \DebounceUnit_0|LessThan0~1_combout\ : std_logic;
SIGNAL \DebounceUnit_0|LessThan0~2_combout\ : std_logic;
SIGNAL \DebounceUnit_0|LessThan0~3_combout\ : std_logic;
SIGNAL \DebounceUnit_0|LessThan0~4_combout\ : std_logic;
SIGNAL \DebounceUnit_0|LessThan0~6_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt[20]~5_combout\ : std_logic;
SIGNAL \DebounceUnit_0|Add0~0_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \DebounceUnit_0|s_pulsedOut~q\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[2]~25_combout\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[0]~9\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[1]~10_combout\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[1]~11\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[2]~12_combout\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[2]~13\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[3]~14_combout\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[3]~15\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[4]~16_combout\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[4]~17\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[5]~18_combout\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[5]~19\ : std_logic;
SIGNAL \counterUp_local_fouls|s_count[6]~20_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~8_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|Equal4~0_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~4_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~5_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~7_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~10_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~9_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~11_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~12_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~14_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~20_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~19_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~17_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~18_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~21_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~16_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~13_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~15_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~22_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~26_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~23_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~24_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~25_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~27_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~28_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~32_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~30_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~29_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~31_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~45_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~46_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~33_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~34_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~35_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~36_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~37_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~38_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~39_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~40_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~41_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~43_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~44_combout\ : std_logic;
SIGNAL \Bin7Decoder_6|decOut_n~42_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~92_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~93_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~94_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~95_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ : std_logic;
SIGNAL \Bin7Decoder_7|decOut_n~0_combout\ : std_logic;
SIGNAL \Bin7Decoder_7|decOut_n~1_combout\ : std_logic;
SIGNAL \Bin7Decoder_7|decOut_n~2_combout\ : std_logic;
SIGNAL \Bin7Decoder_7|decOut_n~3_combout\ : std_logic;
SIGNAL \Bin7Decoder_7|decOut_n~4_combout\ : std_logic;
SIGNAL \Bin7Decoder_7|decOut_n~5_combout\ : std_logic;
SIGNAL \Bin7Decoder_7|decOut_n~6_combout\ : std_logic;
SIGNAL \Bin7Decoder_2|decOut_n~0_combout\ : std_logic;
SIGNAL \Bin7Decoder_2|decOut_n~1_combout\ : std_logic;
SIGNAL \Bin7Decoder_2|decOut_n~2_combout\ : std_logic;
SIGNAL \Bin7Decoder_2|decOut_n~3_combout\ : std_logic;
SIGNAL \Bin7Decoder_2|decOut_n~4_combout\ : std_logic;
SIGNAL \Bin7Decoder_2|decOut_n~5_combout\ : std_logic;
SIGNAL \Bin7Decoder_2|decOut_n~6_combout\ : std_logic;
SIGNAL \Bin7Decoder_1|decOut_n~0_combout\ : std_logic;
SIGNAL \Bin7Decoder_1|decOut_n~1_combout\ : std_logic;
SIGNAL \Bin7Decoder_1|decOut_n~2_combout\ : std_logic;
SIGNAL \Bin7Decoder_1|decOut_n~3_combout\ : std_logic;
SIGNAL \Bin7Decoder_1|decOut_n~4_combout\ : std_logic;
SIGNAL \Bin7Decoder_1|decOut_n~5_combout\ : std_logic;
SIGNAL \Bin7Decoder_1|decOut_n~6_combout\ : std_logic;
SIGNAL \Bin7Decoder_0|decOut_n~0_combout\ : std_logic;
SIGNAL \Bin7Decoder_0|decOut_n~1_combout\ : std_logic;
SIGNAL \Bin7Decoder_0|decOut_n~2_combout\ : std_logic;
SIGNAL \Bin7Decoder_0|decOut_n~3_combout\ : std_logic;
SIGNAL \Bin7Decoder_0|decOut_n~4_combout\ : std_logic;
SIGNAL \Bin7Decoder_0|decOut_n~5_combout\ : std_logic;
SIGNAL \Bin7Decoder_0|decOut_n~6_combout\ : std_logic;
SIGNAL \vc|x[0]~11_combout\ : std_logic;
SIGNAL \vc|x[6]~24\ : std_logic;
SIGNAL \vc|x[7]~25_combout\ : std_logic;
SIGNAL \vc|x[7]~26\ : std_logic;
SIGNAL \vc|x[8]~27_combout\ : std_logic;
SIGNAL \vc|x[8]~28\ : std_logic;
SIGNAL \vc|x[9]~29_combout\ : std_logic;
SIGNAL \vc|x[9]~30\ : std_logic;
SIGNAL \vc|x[10]~31_combout\ : std_logic;
SIGNAL \vc|LessThan0~1_combout\ : std_logic;
SIGNAL \vc|LessThan0~0_combout\ : std_logic;
SIGNAL \vc|LessThan0~2_combout\ : std_logic;
SIGNAL \vc|LessThan0~3_combout\ : std_logic;
SIGNAL \vc|x[0]~12\ : std_logic;
SIGNAL \vc|x[1]~13_combout\ : std_logic;
SIGNAL \vc|x[1]~14\ : std_logic;
SIGNAL \vc|x[2]~15_combout\ : std_logic;
SIGNAL \vc|x[2]~16\ : std_logic;
SIGNAL \vc|x[3]~17_combout\ : std_logic;
SIGNAL \vc|x[3]~18\ : std_logic;
SIGNAL \vc|x[4]~19_combout\ : std_logic;
SIGNAL \vc|x[4]~20\ : std_logic;
SIGNAL \vc|x[5]~21_combout\ : std_logic;
SIGNAL \vc|x[5]~22\ : std_logic;
SIGNAL \vc|x[6]~23_combout\ : std_logic;
SIGNAL \vc|process_1~0_combout\ : std_logic;
SIGNAL \vc|process_1~1_combout\ : std_logic;
SIGNAL \vc|process_1~2_combout\ : std_logic;
SIGNAL \vc|vga_data_0.h_sync~q\ : std_logic;
SIGNAL \vo|vga_hs~feeder_combout\ : std_logic;
SIGNAL \vo|vga_hs~q\ : std_logic;
SIGNAL \vc|y[0]~10_combout\ : std_logic;
SIGNAL \vc|LessThan1~0_combout\ : std_logic;
SIGNAL \vc|y[3]~17\ : std_logic;
SIGNAL \vc|y[4]~18_combout\ : std_logic;
SIGNAL \vc|y[4]~19\ : std_logic;
SIGNAL \vc|y[5]~20_combout\ : std_logic;
SIGNAL \vc|y[5]~21\ : std_logic;
SIGNAL \vc|y[6]~22_combout\ : std_logic;
SIGNAL \vc|LessThan1~1_combout\ : std_logic;
SIGNAL \vc|y[6]~23\ : std_logic;
SIGNAL \vc|y[7]~24_combout\ : std_logic;
SIGNAL \vc|y[7]~25\ : std_logic;
SIGNAL \vc|y[8]~26_combout\ : std_logic;
SIGNAL \vc|y[8]~27\ : std_logic;
SIGNAL \vc|y[9]~28_combout\ : std_logic;
SIGNAL \vc|LessThan1~2_combout\ : std_logic;
SIGNAL \vc|y[0]~11\ : std_logic;
SIGNAL \vc|y[1]~12_combout\ : std_logic;
SIGNAL \vc|y[1]~13\ : std_logic;
SIGNAL \vc|y[2]~14_combout\ : std_logic;
SIGNAL \vc|y[2]~15\ : std_logic;
SIGNAL \vc|y[3]~16_combout\ : std_logic;
SIGNAL \vc|process_1~3_combout\ : std_logic;
SIGNAL \vc|process_1~4_combout\ : std_logic;
SIGNAL \vc|process_1~5_combout\ : std_logic;
SIGNAL \vc|process_1~6_combout\ : std_logic;
SIGNAL \vc|vga_data_0.v_sync~q\ : std_logic;
SIGNAL \vo|vga_vs~feeder_combout\ : std_logic;
SIGNAL \vo|vga_vs~q\ : std_logic;
SIGNAL \vc|LessThan7~0_combout\ : std_logic;
SIGNAL \vc|LessThan7~1_combout\ : std_logic;
SIGNAL \vc|process_1~7_combout\ : std_logic;
SIGNAL \vc|process_1~8_combout\ : std_logic;
SIGNAL \vc|vga_data_0.blank_n~q\ : std_logic;
SIGNAL \vo|vga_blank_n~feeder_combout\ : std_logic;
SIGNAL \vo|vga_blank_n~q\ : std_logic;
SIGNAL \Add51~3\ : std_logic;
SIGNAL \Add51~5\ : std_logic;
SIGNAL \Add51~7_cout\ : std_logic;
SIGNAL \Add51~9_cout\ : std_logic;
SIGNAL \Add51~11_cout\ : std_logic;
SIGNAL \Add51~13_cout\ : std_logic;
SIGNAL \Add51~15_cout\ : std_logic;
SIGNAL \Add51~16_combout\ : std_logic;
SIGNAL \sequential~59_combout\ : std_logic;
SIGNAL \LessThan65~1_combout\ : std_logic;
SIGNAL \sequential~40_combout\ : std_logic;
SIGNAL \s_timer_digit_row[0]~4_combout\ : std_logic;
SIGNAL \LessThan95~0_combout\ : std_logic;
SIGNAL \LessThan44~1_combout\ : std_logic;
SIGNAL \LessThan102~2_combout\ : std_logic;
SIGNAL \LessThan64~0_combout\ : std_logic;
SIGNAL \s_timer_digit_row[0]~5_combout\ : std_logic;
SIGNAL \Add55~1\ : std_logic;
SIGNAL \Add55~3\ : std_logic;
SIGNAL \Add55~5_cout\ : std_logic;
SIGNAL \Add55~7_cout\ : std_logic;
SIGNAL \Add55~9_cout\ : std_logic;
SIGNAL \Add55~11_cout\ : std_logic;
SIGNAL \Add55~13_cout\ : std_logic;
SIGNAL \Add55~14_combout\ : std_logic;
SIGNAL \Add53~1\ : std_logic;
SIGNAL \Add53~3\ : std_logic;
SIGNAL \Add53~5_cout\ : std_logic;
SIGNAL \Add53~7_cout\ : std_logic;
SIGNAL \Add53~9_cout\ : std_logic;
SIGNAL \Add53~11_cout\ : std_logic;
SIGNAL \Add53~13_cout\ : std_logic;
SIGNAL \Add53~14_combout\ : std_logic;
SIGNAL \LessThan24~4_combout\ : std_logic;
SIGNAL \LessThan14~1_combout\ : std_logic;
SIGNAL \LessThan59~0_combout\ : std_logic;
SIGNAL \sequential~44_combout\ : std_logic;
SIGNAL \sequential~85_combout\ : std_logic;
SIGNAL \sequential~86_combout\ : std_logic;
SIGNAL \sequential~79_combout\ : std_logic;
SIGNAL \sequential~80_combout\ : std_logic;
SIGNAL \LessThan57~0_combout\ : std_logic;
SIGNAL \sequential~81_combout\ : std_logic;
SIGNAL \sequential~83_combout\ : std_logic;
SIGNAL \sequential~82_combout\ : std_logic;
SIGNAL \sequential~84_combout\ : std_logic;
SIGNAL \sequential~186_combout\ : std_logic;
SIGNAL \Add52~2_combout\ : std_logic;
SIGNAL \Add61~1\ : std_logic;
SIGNAL \Add61~3\ : std_logic;
SIGNAL \Add61~5_cout\ : std_logic;
SIGNAL \Add61~7_cout\ : std_logic;
SIGNAL \Add61~9_cout\ : std_logic;
SIGNAL \Add61~11_cout\ : std_logic;
SIGNAL \Add61~13_cout\ : std_logic;
SIGNAL \Add61~14_combout\ : std_logic;
SIGNAL \Add57~1\ : std_logic;
SIGNAL \Add57~3\ : std_logic;
SIGNAL \Add57~5_cout\ : std_logic;
SIGNAL \Add57~7_cout\ : std_logic;
SIGNAL \Add57~9_cout\ : std_logic;
SIGNAL \Add57~11_cout\ : std_logic;
SIGNAL \Add57~13_cout\ : std_logic;
SIGNAL \Add57~14_combout\ : std_logic;
SIGNAL \Add52~9_combout\ : std_logic;
SIGNAL \Add52~3_combout\ : std_logic;
SIGNAL \Add52~4_combout\ : std_logic;
SIGNAL \sequential~62_combout\ : std_logic;
SIGNAL \sequential~33_combout\ : std_logic;
SIGNAL \LessThan55~0_combout\ : std_logic;
SIGNAL \sequential~87_combout\ : std_logic;
SIGNAL \Add51~18_combout\ : std_logic;
SIGNAL \s_timer_digit_column[0]~7_cout\ : std_logic;
SIGNAL \s_timer_digit_column[0]~8_combout\ : std_logic;
SIGNAL \LessThan3~2_combout\ : std_logic;
SIGNAL \sequential~133_combout\ : std_logic;
SIGNAL \sequential~134_combout\ : std_logic;
SIGNAL \sequential~135_combout\ : std_logic;
SIGNAL \s_timer_digit_row~6_combout\ : std_logic;
SIGNAL \LessThan44~0_combout\ : std_logic;
SIGNAL \LessThan23~2_combout\ : std_logic;
SIGNAL \sequential~194_combout\ : std_logic;
SIGNAL \sequential~195_combout\ : std_logic;
SIGNAL \sequential~45_combout\ : std_logic;
SIGNAL \LessThan15~0_combout\ : std_logic;
SIGNAL \LessThan35~0_combout\ : std_logic;
SIGNAL \sequential~39_combout\ : std_logic;
SIGNAL \sequential~111_combout\ : std_logic;
SIGNAL \sequential~112_combout\ : std_logic;
SIGNAL \sequential~114_combout\ : std_logic;
SIGNAL \sequential~113_combout\ : std_logic;
SIGNAL \LessThan31~0_combout\ : std_logic;
SIGNAL \sequential~115_combout\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \LessThan49~0_combout\ : std_logic;
SIGNAL \LessThan20~0_combout\ : std_logic;
SIGNAL \sequential~96_combout\ : std_logic;
SIGNAL \Add37~0_combout\ : std_logic;
SIGNAL \sequential~118_combout\ : std_logic;
SIGNAL \sequential~92_combout\ : std_logic;
SIGNAL \LessThan14~0_combout\ : std_logic;
SIGNAL \sequential~119_combout\ : std_logic;
SIGNAL \sequential~120_combout\ : std_logic;
SIGNAL \s_char~23_combout\ : std_logic;
SIGNAL \LessThan37~0_combout\ : std_logic;
SIGNAL \LessThan12~0_combout\ : std_logic;
SIGNAL \sequential~109_combout\ : std_logic;
SIGNAL \sequential~110_combout\ : std_logic;
SIGNAL \sequential~36_combout\ : std_logic;
SIGNAL \LessThan101~0_combout\ : std_logic;
SIGNAL \LessThan53~0_combout\ : std_logic;
SIGNAL \LessThan45~2_combout\ : std_logic;
SIGNAL \LessThan52~0_combout\ : std_logic;
SIGNAL \sequential~99_combout\ : std_logic;
SIGNAL \sequential~116_combout\ : std_logic;
SIGNAL \sequential~117_combout\ : std_logic;
SIGNAL \s_timer_digit_column[0]~11_combout\ : std_logic;
SIGNAL \LessThan25~1_combout\ : std_logic;
SIGNAL \sequential~130_combout\ : std_logic;
SIGNAL \sequential~190_combout\ : std_logic;
SIGNAL \sequential~131_combout\ : std_logic;
SIGNAL \sequential~121_combout\ : std_logic;
SIGNAL \sequential~122_combout\ : std_logic;
SIGNAL \sequential~123_combout\ : std_logic;
SIGNAL \s_char~24_combout\ : std_logic;
SIGNAL \LessThan24~6_combout\ : std_logic;
SIGNAL \LessThan113~0_combout\ : std_logic;
SIGNAL \LessThan25~0_combout\ : std_logic;
SIGNAL \LessThan31~2_combout\ : std_logic;
SIGNAL \sequential~129_combout\ : std_logic;
SIGNAL \LessThan24~5_combout\ : std_logic;
SIGNAL \sequential~90_combout\ : std_logic;
SIGNAL \sequential~126_combout\ : std_logic;
SIGNAL \sequential~127_combout\ : std_logic;
SIGNAL \LessThan44~2_combout\ : std_logic;
SIGNAL \LessThan45~0_combout\ : std_logic;
SIGNAL \sequential~60_combout\ : std_logic;
SIGNAL \LessThan45~3_combout\ : std_logic;
SIGNAL \LessThan44~3_combout\ : std_logic;
SIGNAL \sequential~89_combout\ : std_logic;
SIGNAL \s_char~57_combout\ : std_logic;
SIGNAL \sequential~94_combout\ : std_logic;
SIGNAL \sequential~124_combout\ : std_logic;
SIGNAL \sequential~91_combout\ : std_logic;
SIGNAL \LessThan34~0_combout\ : std_logic;
SIGNAL \sequential~103_combout\ : std_logic;
SIGNAL \sequential~125_combout\ : std_logic;
SIGNAL \Add1~17_combout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \sequential~32_combout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \LessThan3~1_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan45~1_combout\ : std_logic;
SIGNAL \sequential~34_combout\ : std_logic;
SIGNAL \sequential~35_combout\ : std_logic;
SIGNAL \s_timer_digit_column[0]~12_combout\ : std_logic;
SIGNAL \s_timer_digit_column[0]~21_combout\ : std_logic;
SIGNAL \sequential~97_combout\ : std_logic;
SIGNAL \sequential~98_combout\ : std_logic;
SIGNAL \sequential~95_combout\ : std_logic;
SIGNAL \Add1~15_combout\ : std_logic;
SIGNAL \sequential~100_combout\ : std_logic;
SIGNAL \sequential~101_combout\ : std_logic;
SIGNAL \LessThan50~5_combout\ : std_logic;
SIGNAL \LessThan50~4_combout\ : std_logic;
SIGNAL \sequential~102_combout\ : std_logic;
SIGNAL \sequential~181_combout\ : std_logic;
SIGNAL \sequential~93_combout\ : std_logic;
SIGNAL \sequential~188_combout\ : std_logic;
SIGNAL \sequential~187_combout\ : std_logic;
SIGNAL \sequential~88_combout\ : std_logic;
SIGNAL \sequential~189_combout\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \s_timer_digit_column[0]~10_combout\ : std_logic;
SIGNAL \sequential~105_combout\ : std_logic;
SIGNAL \sequential~106_combout\ : std_logic;
SIGNAL \sequential~108_combout\ : std_logic;
SIGNAL \sequential~107_combout\ : std_logic;
SIGNAL \sequential~104_combout\ : std_logic;
SIGNAL \s_char~22_combout\ : std_logic;
SIGNAL \s_timer_digit_column[0]~13_combout\ : std_logic;
SIGNAL \s_timer_digit_row[0]~7_combout\ : std_logic;
SIGNAL \s_timer_digit_column[0]~14_combout\ : std_logic;
SIGNAL \s_timer_digit_column[0]~9\ : std_logic;
SIGNAL \s_timer_digit_column[1]~15_combout\ : std_logic;
SIGNAL \Add51~2_combout\ : std_logic;
SIGNAL \Add57~0_combout\ : std_logic;
SIGNAL \Add53~0_combout\ : std_logic;
SIGNAL \Add55~0_combout\ : std_logic;
SIGNAL \Add61~0_combout\ : std_logic;
SIGNAL \Add52~5_combout\ : std_logic;
SIGNAL \Add52~6_combout\ : std_logic;
SIGNAL \Add51~19_combout\ : std_logic;
SIGNAL \s_timer_digit_column[1]~16\ : std_logic;
SIGNAL \s_timer_digit_column[2]~17_combout\ : std_logic;
SIGNAL \Add51~4_combout\ : std_logic;
SIGNAL \Add53~2_combout\ : std_logic;
SIGNAL \Add57~2_combout\ : std_logic;
SIGNAL \Add61~2_combout\ : std_logic;
SIGNAL \Add52~7_combout\ : std_logic;
SIGNAL \Add55~2_combout\ : std_logic;
SIGNAL \Add52~8_combout\ : std_logic;
SIGNAL \Add51~20_combout\ : std_logic;
SIGNAL \s_timer_digit_column[2]~18\ : std_logic;
SIGNAL \s_timer_digit_column[3]~19_combout\ : std_logic;
SIGNAL \Add59~1_cout\ : std_logic;
SIGNAL \Add59~3\ : std_logic;
SIGNAL \Add59~4_combout\ : std_logic;
SIGNAL \Add59~5\ : std_logic;
SIGNAL \Add59~7\ : std_logic;
SIGNAL \Add59~9\ : std_logic;
SIGNAL \Add59~11\ : std_logic;
SIGNAL \Add59~13_cout\ : std_logic;
SIGNAL \Add59~15_cout\ : std_logic;
SIGNAL \Add59~17_cout\ : std_logic;
SIGNAL \Add59~19_cout\ : std_logic;
SIGNAL \Add59~20_combout\ : std_logic;
SIGNAL \Add59~2_combout\ : std_logic;
SIGNAL \WideOr0~combout\ : std_logic;
SIGNAL \s_timer_digit_row[0]~9_cout\ : std_logic;
SIGNAL \s_timer_digit_row[0]~10_combout\ : std_logic;
SIGNAL \s_timer_digit_row[0]~12_combout\ : std_logic;
SIGNAL \Add59~6_combout\ : std_logic;
SIGNAL \s_timer_digit_row[0]~11\ : std_logic;
SIGNAL \s_timer_digit_row[1]~13_combout\ : std_logic;
SIGNAL \Add59~8_combout\ : std_logic;
SIGNAL \s_timer_digit_row[1]~14\ : std_logic;
SIGNAL \s_timer_digit_row[2]~15_combout\ : std_logic;
SIGNAL \Add59~10_combout\ : std_logic;
SIGNAL \s_timer_digit_row[2]~16\ : std_logic;
SIGNAL \s_timer_digit_row[3]~17_combout\ : std_logic;
SIGNAL \s_char_1~6_combout\ : std_logic;
SIGNAL \s_char_1[0]~0_combout\ : std_logic;
SIGNAL \sequential~136_combout\ : std_logic;
SIGNAL \s_char_1[2]~7_combout\ : std_logic;
SIGNAL \s_char_1[2]~12_combout\ : std_logic;
SIGNAL \s_char_1[0]~8_combout\ : std_logic;
SIGNAL \s_char_1~9_combout\ : std_logic;
SIGNAL \s_char_1[1]~1_combout\ : std_logic;
SIGNAL \s_char_1~10_combout\ : std_logic;
SIGNAL \s_char_1[2]~2_combout\ : std_logic;
SIGNAL \s_char_1~11_combout\ : std_logic;
SIGNAL \s_char_1[3]~3_combout\ : std_logic;
SIGNAL \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vga_rgb_0~2_combout\ : std_logic;
SIGNAL \border_1~feeder_combout\ : std_logic;
SIGNAL \border_1~q\ : std_logic;
SIGNAL \LessThan92~0_combout\ : std_logic;
SIGNAL \LessThan95~1_combout\ : std_logic;
SIGNAL \LessThan96~0_combout\ : std_logic;
SIGNAL \LessThan96~1_combout\ : std_logic;
SIGNAL \LessThan96~2_combout\ : std_logic;
SIGNAL \sequential~184_combout\ : std_logic;
SIGNAL \LessThan91~0_combout\ : std_logic;
SIGNAL \LessThan98~0_combout\ : std_logic;
SIGNAL \sequential~46_combout\ : std_logic;
SIGNAL \Add64~1\ : std_logic;
SIGNAL \Add64~3\ : std_logic;
SIGNAL \Add64~5\ : std_logic;
SIGNAL \Add64~7\ : std_logic;
SIGNAL \Add64~9\ : std_logic;
SIGNAL \Add64~11\ : std_logic;
SIGNAL \Add64~13\ : std_logic;
SIGNAL \Add64~15\ : std_logic;
SIGNAL \Add64~17\ : std_logic;
SIGNAL \Add64~19\ : std_logic;
SIGNAL \Add64~21\ : std_logic;
SIGNAL \Add64~22_combout\ : std_logic;
SIGNAL \Add64~18_combout\ : std_logic;
SIGNAL \Add64~20_combout\ : std_logic;
SIGNAL \Add64~16_combout\ : std_logic;
SIGNAL \Add64~14_combout\ : std_logic;
SIGNAL \Add64~10_combout\ : std_logic;
SIGNAL \Add64~12_combout\ : std_logic;
SIGNAL \Add64~6_combout\ : std_logic;
SIGNAL \Add64~8_combout\ : std_logic;
SIGNAL \Add64~4_combout\ : std_logic;
SIGNAL \Add64~0_combout\ : std_logic;
SIGNAL \Add64~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[9]~81_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[9]~80_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[8]~82_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[8]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[14]~131_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[14]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[13]~132_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[13]~85_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[12]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[12]~115_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[18]~116_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[17]~117_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~92_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[21]~133_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[20]~93_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[22]~118_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[22]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~95_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~121_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[24]~96_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[24]~97_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~122_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[29]~99_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[29]~134_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~123_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[34]~124_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[34]~101_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~125_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~102_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~103_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~104_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~135_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~105_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~106_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~107_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~127_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~128_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~108_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[41]~129_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[41]~109_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~110_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~111_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~112_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~130_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~136_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[44]~114_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \sequential~147_combout\ : std_logic;
SIGNAL \sequential~148_combout\ : std_logic;
SIGNAL \LessThan79~0_combout\ : std_logic;
SIGNAL \LessThan79~1_combout\ : std_logic;
SIGNAL \LessThan78~2_combout\ : std_logic;
SIGNAL \LessThan78~3_combout\ : std_logic;
SIGNAL \sequential~137_combout\ : std_logic;
SIGNAL \LessThan70~0_combout\ : std_logic;
SIGNAL \sequential~146_combout\ : std_logic;
SIGNAL \sequential~149_combout\ : std_logic;
SIGNAL \sequential~142_combout\ : std_logic;
SIGNAL \LessThan87~0_combout\ : std_logic;
SIGNAL \sequential~141_combout\ : std_logic;
SIGNAL \sequential~143_combout\ : std_logic;
SIGNAL \sequential~138_combout\ : std_logic;
SIGNAL \sequential~139_combout\ : std_logic;
SIGNAL \LessThan82~0_combout\ : std_logic;
SIGNAL \sequential~140_combout\ : std_logic;
SIGNAL \s_char_2[0]~6_combout\ : std_logic;
SIGNAL \Add65~1\ : std_logic;
SIGNAL \Add65~3\ : std_logic;
SIGNAL \Add65~5\ : std_logic;
SIGNAL \Add65~7\ : std_logic;
SIGNAL \Add65~9\ : std_logic;
SIGNAL \Add65~11\ : std_logic;
SIGNAL \Add65~13\ : std_logic;
SIGNAL \Add65~15\ : std_logic;
SIGNAL \Add65~17\ : std_logic;
SIGNAL \Add65~19\ : std_logic;
SIGNAL \Add65~21\ : std_logic;
SIGNAL \Add65~22_combout\ : std_logic;
SIGNAL \Add65~20_combout\ : std_logic;
SIGNAL \Add65~18_combout\ : std_logic;
SIGNAL \Add65~14_combout\ : std_logic;
SIGNAL \Add65~10_combout\ : std_logic;
SIGNAL \Add65~12_combout\ : std_logic;
SIGNAL \Add65~6_combout\ : std_logic;
SIGNAL \Add65~8_combout\ : std_logic;
SIGNAL \Add65~2_combout\ : std_logic;
SIGNAL \Add65~0_combout\ : std_logic;
SIGNAL \Add65~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Add65~16_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[9]~80_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[9]~81_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[8]~82_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[8]~83_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[14]~131_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[14]~84_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[13]~85_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[13]~132_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[12]~115_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[12]~86_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~117_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~89_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~116_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~91_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~118_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~133_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~92_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~93_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[24]~97_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[24]~96_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~94_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~121_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~95_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[29]~134_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[30]~122_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[29]~99_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[28]~123_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[34]~124_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[34]~101_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~125_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[33]~102_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[32]~104_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[32]~103_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[37]~106_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[37]~135_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[36]~127_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[36]~107_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[38]~105_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[42]~108_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[42]~128_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[41]~129_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[41]~109_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[40]~110_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[40]~111_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[46]~112_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[46]~130_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[45]~136_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[44]~114_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \Add66~1\ : std_logic;
SIGNAL \Add66~3\ : std_logic;
SIGNAL \Add66~5\ : std_logic;
SIGNAL \Add66~7\ : std_logic;
SIGNAL \Add66~9\ : std_logic;
SIGNAL \Add66~11\ : std_logic;
SIGNAL \Add66~13\ : std_logic;
SIGNAL \Add66~15\ : std_logic;
SIGNAL \Add66~17\ : std_logic;
SIGNAL \Add66~19\ : std_logic;
SIGNAL \Add66~20_combout\ : std_logic;
SIGNAL \Add66~4_combout\ : std_logic;
SIGNAL \Add66~0_combout\ : std_logic;
SIGNAL \Add66~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[2]~26_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[3]~28_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \Add66~14_combout\ : std_logic;
SIGNAL \Add66~16_combout\ : std_logic;
SIGNAL \Add66~10_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \Add66~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \Add66~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[4]~20_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\ : std_logic;
SIGNAL \Add66~12_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[9]~33_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|_~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|_~3_combout\ : std_logic;
SIGNAL \Add66~18_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|_~5_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[10]~23_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[10]~24_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[9]~84_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[9]~85_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[8]~87_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[8]~86_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[12]~91_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[12]~90_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[8]~31_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[14]~88_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[14]~134_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[13]~135_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[13]~89_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~136_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~92_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~120_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~93_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~94_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~121_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[7]~25_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~122_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~95_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~123_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~96_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~98_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~97_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[6]~34_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~124_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~99_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~100_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~137_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[24]~102_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[24]~101_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[5]~32_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[29]~138_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[29]~104_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~105_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~126_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[4]~27_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[30]~103_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[30]~125_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[34]~106_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[34]~127_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[33]~128_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[33]~107_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[32]~108_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[32]~109_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[36]~130_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[38]~129_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[38]~110_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[37]~139_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[37]~111_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[36]~112_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[2]~29_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[41]~132_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[42]~113_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[42]~131_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[41]~114_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[40]~115_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[40]~116_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|my_abs_num|cs1a[1]~30_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[46]~133_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[46]~117_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[45]~140_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[45]~118_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[44]~119_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~1_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~3_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~5_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \sequential~144_combout\ : std_logic;
SIGNAL \sequential~145_combout\ : std_logic;
SIGNAL \s_char_2[0]~7_combout\ : std_logic;
SIGNAL \Add69~1\ : std_logic;
SIGNAL \Add69~3\ : std_logic;
SIGNAL \Add69~5\ : std_logic;
SIGNAL \Add69~7\ : std_logic;
SIGNAL \Add69~9\ : std_logic;
SIGNAL \Add69~11\ : std_logic;
SIGNAL \Add69~13\ : std_logic;
SIGNAL \Add69~15\ : std_logic;
SIGNAL \Add69~17\ : std_logic;
SIGNAL \Add69~19\ : std_logic;
SIGNAL \Add69~20_combout\ : std_logic;
SIGNAL \Add69~6_combout\ : std_logic;
SIGNAL \Add69~4_combout\ : std_logic;
SIGNAL \Add69~0_combout\ : std_logic;
SIGNAL \Add69~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Add69~10_combout\ : std_logic;
SIGNAL \Add69~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Add69~12_combout\ : std_logic;
SIGNAL \Add69~16_combout\ : std_logic;
SIGNAL \Add69~14_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Add69~18_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[9]~81_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[9]~80_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[8]~83_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[8]~82_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[13]~132_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[14]~131_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[14]~84_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[13]~85_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[12]~115_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[12]~86_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[18]~116_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[17]~117_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[16]~89_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[20]~93_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[22]~118_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[22]~91_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[21]~133_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[21]~92_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[26]~94_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[25]~121_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[25]~95_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[24]~97_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[24]~96_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[30]~122_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[29]~134_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[29]~99_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[28]~123_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[34]~101_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[34]~124_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[33]~125_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[33]~102_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[32]~104_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[32]~103_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_11~7_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_11~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[37]~135_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[37]~106_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[36]~107_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[36]~127_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[38]~105_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[42]~108_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[42]~128_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[41]~129_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[41]~109_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[40]~110_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[40]~111_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[46]~112_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[46]~130_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[45]~136_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|StageOut[44]~114_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_3~1_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_3~3_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_3~5_cout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \Add67~1\ : std_logic;
SIGNAL \Add67~3\ : std_logic;
SIGNAL \Add67~5\ : std_logic;
SIGNAL \Add67~7\ : std_logic;
SIGNAL \Add67~9\ : std_logic;
SIGNAL \Add67~11\ : std_logic;
SIGNAL \Add67~13\ : std_logic;
SIGNAL \Add67~15\ : std_logic;
SIGNAL \Add67~17\ : std_logic;
SIGNAL \Add67~19\ : std_logic;
SIGNAL \Add67~20_combout\ : std_logic;
SIGNAL \Add67~4_combout\ : std_logic;
SIGNAL \Add67~0_combout\ : std_logic;
SIGNAL \Add67~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[3]~14_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \Add67~16_combout\ : std_logic;
SIGNAL \Add67~10_combout\ : std_logic;
SIGNAL \Add67~8_combout\ : std_logic;
SIGNAL \Add67~14_combout\ : std_logic;
SIGNAL \Add67~12_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[8]~2_combout\ : std_logic;
SIGNAL \Add67~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Add67~18_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[9]~81_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[9]~80_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[8]~82_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[8]~83_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[13]~132_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[14]~131_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[14]~84_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[13]~85_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[12]~115_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[12]~86_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[18]~116_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[17]~117_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[16]~89_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[7]~9_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~133_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[22]~118_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[22]~91_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~92_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[20]~93_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[26]~94_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[25]~95_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[25]~121_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[24]~96_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[24]~97_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[5]~11_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[29]~134_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[30]~122_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[29]~99_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[28]~123_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[34]~124_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[34]~101_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[33]~102_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[33]~125_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[32]~104_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[32]~103_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[36]~107_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[36]~127_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[2]~15_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[38]~105_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[37]~106_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[37]~135_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[41]~129_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[42]~108_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[42]~128_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[41]~109_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[40]~111_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[40]~110_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|my_abs_num|cs1a[1]~16_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[46]~130_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[46]~112_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[45]~136_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[44]~114_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_3~1_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_3~3_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_3~5_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \s_score_digit_column~6_combout\ : std_logic;
SIGNAL \s_score_digit_column~7_combout\ : std_logic;
SIGNAL \s_score_digit_column[0]~0_combout\ : std_logic;
SIGNAL \Add63~1\ : std_logic;
SIGNAL \Add63~3\ : std_logic;
SIGNAL \Add63~5\ : std_logic;
SIGNAL \Add63~7\ : std_logic;
SIGNAL \Add63~9\ : std_logic;
SIGNAL \Add63~11\ : std_logic;
SIGNAL \Add63~13\ : std_logic;
SIGNAL \Add63~15\ : std_logic;
SIGNAL \Add63~17\ : std_logic;
SIGNAL \Add63~19\ : std_logic;
SIGNAL \Add63~21\ : std_logic;
SIGNAL \Add63~22_combout\ : std_logic;
SIGNAL \Add63~8_combout\ : std_logic;
SIGNAL \Add63~6_combout\ : std_logic;
SIGNAL \Add63~2_combout\ : std_logic;
SIGNAL \Add63~4_combout\ : std_logic;
SIGNAL \Add63~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ : std_logic;
SIGNAL \Add63~14_combout\ : std_logic;
SIGNAL \Add63~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Add63~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Add63~18_combout\ : std_logic;
SIGNAL \Add63~20_combout\ : std_logic;
SIGNAL \Add63~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[8]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[8]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[9]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[9]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[13]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[13]~132_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[12]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[12]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[14]~131_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[14]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[17]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~89_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[22]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~133_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~121_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[29]~134_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[29]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~103_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~125_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~135_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~127_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~128_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[41]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[41]~129_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~130_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~136_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \sequential~150_combout\ : std_logic;
SIGNAL \sequential~151_combout\ : std_logic;
SIGNAL \sequential~152_combout\ : std_logic;
SIGNAL \LessThan76~0_combout\ : std_logic;
SIGNAL \sequential~191_combout\ : std_logic;
SIGNAL \sequential~153_combout\ : std_logic;
SIGNAL \s_score_digit_column[0]~8_combout\ : std_logic;
SIGNAL \s_score_digit_column[0]~10_combout\ : std_logic;
SIGNAL \s_score_digit_column[0]~9_combout\ : std_logic;
SIGNAL \s_score_digit_column[0]~11_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div6|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \s_score_digit_column~12_combout\ : std_logic;
SIGNAL \s_score_digit_column~13_combout\ : std_logic;
SIGNAL \s_score_digit_column[1]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \s_score_digit_column~14_combout\ : std_logic;
SIGNAL \s_score_digit_column~15_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div6|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \s_score_digit_column~16_combout\ : std_logic;
SIGNAL \s_score_digit_column~21_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \s_score_digit_column~17_combout\ : std_logic;
SIGNAL \s_score_digit_column~18_combout\ : std_logic;
SIGNAL \s_score_digit_column[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|quotient[3]~2_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div6|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div6|auto_generated|divider|quotient[3]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \s_score_digit_column~19_combout\ : std_logic;
SIGNAL \s_score_digit_column~20_combout\ : std_logic;
SIGNAL \s_score_digit_column[3]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \Add68~1\ : std_logic;
SIGNAL \Add68~3\ : std_logic;
SIGNAL \Add68~5\ : std_logic;
SIGNAL \Add68~7\ : std_logic;
SIGNAL \Add68~9\ : std_logic;
SIGNAL \Add68~11\ : std_logic;
SIGNAL \Add68~13\ : std_logic;
SIGNAL \Add68~15\ : std_logic;
SIGNAL \Add68~17\ : std_logic;
SIGNAL \Add68~19\ : std_logic;
SIGNAL \Add68~20_combout\ : std_logic;
SIGNAL \Add68~18_combout\ : std_logic;
SIGNAL \Add68~12_combout\ : std_logic;
SIGNAL \Add68~10_combout\ : std_logic;
SIGNAL \Add68~6_combout\ : std_logic;
SIGNAL \Add68~8_combout\ : std_logic;
SIGNAL \Add68~0_combout\ : std_logic;
SIGNAL \Add68~2_combout\ : std_logic;
SIGNAL \Add68~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Add68~14_combout\ : std_logic;
SIGNAL \Add68~16_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[9]~96_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[9]~66_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[8]~97_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[8]~67_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_4~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_4~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[14]~98_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[14]~68_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[13]~99_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[13]~69_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[12]~71_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[12]~70_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[18]~100_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[18]~72_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[17]~73_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[17]~113_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[16]~101_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[16]~74_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[21]~76_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[21]~103_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[20]~78_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[20]~77_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[22]~102_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[22]~75_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[26]~79_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[26]~104_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[25]~80_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[25]~114_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[24]~105_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[24]~81_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[30]~82_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[30]~106_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[29]~83_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[29]~107_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[28]~84_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[28]~85_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[32]~88_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[32]~109_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[34]~108_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[34]~86_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[33]~87_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[33]~115_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[37]~111_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[38]~89_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[38]~110_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[37]~90_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[36]~91_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[36]~92_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[42]~112_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[42]~93_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[41]~116_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[41]~94_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[40]~95_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_2~1_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_2~3_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_2~5_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|op_2~6_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \s_score_digit_row~0_combout\ : std_logic;
SIGNAL \s_score_digit_row[0]~1_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \score_home_IR_3~1_combout\ : std_logic;
SIGNAL \score_guest_IR_3~0_combout\ : std_logic;
SIGNAL \score_home_IR_2~1_combout\ : std_logic;
SIGNAL \score_home_IR_2~q\ : std_logic;
SIGNAL \counterUp_score_home|process_0~4_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add1~0_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add2~0_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add2~7\ : std_logic;
SIGNAL \counterUp_score_home|Add2~9\ : std_logic;
SIGNAL \counterUp_score_home|Add2~10_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add1~3\ : std_logic;
SIGNAL \counterUp_score_home|Add1~5\ : std_logic;
SIGNAL \counterUp_score_home|Add1~7\ : std_logic;
SIGNAL \counterUp_score_home|Add1~8_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[5]~8_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add0~1\ : std_logic;
SIGNAL \counterUp_score_home|Add0~3\ : std_logic;
SIGNAL \counterUp_score_home|Add0~5\ : std_logic;
SIGNAL \counterUp_score_home|Add0~7\ : std_logic;
SIGNAL \counterUp_score_home|Add0~9\ : std_logic;
SIGNAL \counterUp_score_home|Add0~10_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[5]~9_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[5]~10_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add2~11\ : std_logic;
SIGNAL \counterUp_score_home|Add2~12_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add1~9\ : std_logic;
SIGNAL \counterUp_score_home|Add1~10_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[6]~5_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add0~11\ : std_logic;
SIGNAL \counterUp_score_home|Add0~12_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[6]~6_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[6]~7_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add0~13\ : std_logic;
SIGNAL \counterUp_score_home|Add0~14_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add1~11\ : std_logic;
SIGNAL \counterUp_score_home|Add1~12_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add2~13\ : std_logic;
SIGNAL \counterUp_score_home|Add2~14_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[7]~2_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[7]~3_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[7]~4_combout\ : std_logic;
SIGNAL \counterUp_score_home|LessThan1~1_combout\ : std_logic;
SIGNAL \score_home_IR_3~2_combout\ : std_logic;
SIGNAL \score_home_IR_3~q\ : std_logic;
SIGNAL \counterUp_score_home|process_0~0_combout\ : std_logic;
SIGNAL \counterUp_score_home|process_0~1_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count~23_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[0]~0_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add0~0_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add2~1\ : std_logic;
SIGNAL \counterUp_score_home|Add2~2_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[1]~20_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add0~2_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[1]~21_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[1]~22_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add1~1\ : std_logic;
SIGNAL \counterUp_score_home|Add1~2_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add2~3\ : std_logic;
SIGNAL \counterUp_score_home|Add2~4_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[2]~17_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add0~4_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[2]~18_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[2]~19_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add2~5\ : std_logic;
SIGNAL \counterUp_score_home|Add2~6_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add1~4_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[3]~14_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add0~6_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[3]~15_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[3]~16_combout\ : std_logic;
SIGNAL \counterUp_score_home|LessThan1~0_combout\ : std_logic;
SIGNAL \counterUp_score_home|LessThan1~2_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \DebounceUnit_3|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_dirtyIn~q\ : std_logic;
SIGNAL \DebounceUnit_3|s_previousIn~q\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~0_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt[11]~4_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~1\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~2_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~3\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~4_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~5\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~6_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~7\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~8_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~9\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~10_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt[11]~29_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~39\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~40_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~41\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~42_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~43\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~44_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt[11]~5_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~19\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~20_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~21\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~22_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~23\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~24_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~25\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~26_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~27\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~28_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~29\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~30_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~31\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~32_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~33\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~34_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~35\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~36_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~37\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~38_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~11\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~12_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~13\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~14_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \DebounceUnit_3|LessThan0~0_combout\ : std_logic;
SIGNAL \DebounceUnit_3|LessThan0~1_combout\ : std_logic;
SIGNAL \DebounceUnit_3|LessThan0~2_combout\ : std_logic;
SIGNAL \DebounceUnit_3|LessThan0~3_combout\ : std_logic;
SIGNAL \DebounceUnit_3|LessThan0~4_combout\ : std_logic;
SIGNAL \DebounceUnit_3|LessThan0~5_combout\ : std_logic;
SIGNAL \DebounceUnit_3|LessThan0~6_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt[11]~2_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~15\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~16_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~17\ : std_logic;
SIGNAL \DebounceUnit_3|Add0~18_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \DebounceUnit_3|s_pulsedOut~q\ : std_logic;
SIGNAL \score_guest_IR_1~0_combout\ : std_logic;
SIGNAL \score_home_IR_1~1_combout\ : std_logic;
SIGNAL \score_home_IR_1~q\ : std_logic;
SIGNAL \counterUp_score_home|process_0~2_combout\ : std_logic;
SIGNAL \counterUp_score_home|process_0~3_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[1]~1_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add1~6_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add2~8_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[4]~11_combout\ : std_logic;
SIGNAL \counterUp_score_home|Add0~8_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[4]~12_combout\ : std_logic;
SIGNAL \counterUp_score_home|s_count[4]~13_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \return_IR~11_combout\ : std_logic;
SIGNAL \score_guest_IR_2~0_combout\ : std_logic;
SIGNAL \score_guest_IR_2~q\ : std_logic;
SIGNAL \score_guest_IR_3~1_combout\ : std_logic;
SIGNAL \score_guest_IR_3~q\ : std_logic;
SIGNAL \counterUp_score_guest|process_0~0_combout\ : std_logic;
SIGNAL \score_guest_IR_1~1_combout\ : std_logic;
SIGNAL \score_guest_IR_1~q\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \DebounceUnit_2|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_dirtyIn~q\ : std_logic;
SIGNAL \DebounceUnit_2|s_previousIn~feeder_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_previousIn~q\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~0_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt[8]~2_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt[8]~4_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~1\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~2_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~3\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~4_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~5\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~6_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~7\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~8_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~9\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~10_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~11\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~12_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~13\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~14_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~15\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~16_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~17\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~18_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~19\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~20_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~21\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~22_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~23\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~24_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~25\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~26_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~27\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~28_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~29\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~30_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~31\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~32_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~33\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~34_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~35\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~36_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~37\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~38_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \DebounceUnit_2|LessThan0~2_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \DebounceUnit_2|LessThan0~0_combout\ : std_logic;
SIGNAL \DebounceUnit_2|LessThan0~1_combout\ : std_logic;
SIGNAL \DebounceUnit_2|LessThan0~3_combout\ : std_logic;
SIGNAL \DebounceUnit_2|LessThan0~4_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~39\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~40_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~41\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~42_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \DebounceUnit_2|LessThan0~5_combout\ : std_logic;
SIGNAL \DebounceUnit_2|LessThan0~6_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt[8]~5_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt[8]~29_combout\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~43\ : std_logic;
SIGNAL \DebounceUnit_2|Add0~44_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \DebounceUnit_2|s_pulsedOut~q\ : std_logic;
SIGNAL \counterUp_score_guest|process_0~2_combout\ : std_logic;
SIGNAL \counterUp_score_guest|process_0~3_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[4]~1_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~1\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~2_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~1\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~3\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~4_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[2]~17_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~3\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~4_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[2]~18_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[2]~19_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~3\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~4_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~5\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~6_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[3]~14_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~5\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~6_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[3]~15_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[3]~16_combout\ : std_logic;
SIGNAL \counterUp_score_guest|LessThan1~0_combout\ : std_logic;
SIGNAL \counterUp_score_guest|LessThan1~1_combout\ : std_logic;
SIGNAL \counterUp_score_guest|process_0~1_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count~23_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~0_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[0]~0_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~0_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~1\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~2_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~0_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~2_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[1]~20_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[1]~21_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[1]~22_combout\ : std_logic;
SIGNAL \counterUp_score_guest|LessThan1~2_combout\ : std_logic;
SIGNAL \counterUp_score_guest|process_0~4_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~5\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~6_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~7\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~8_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[4]~11_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~7\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~8_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[4]~12_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[4]~13_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~7\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~8_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~9\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~10_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[5]~8_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~9\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~10_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[5]~9_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[5]~10_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~11\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~12_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~9\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~10_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~11\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~12_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[6]~5_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[6]~6_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[6]~7_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~13\ : std_logic;
SIGNAL \counterUp_score_guest|Add0~14_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~11\ : std_logic;
SIGNAL \counterUp_score_guest|Add1~12_combout\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~13\ : std_logic;
SIGNAL \counterUp_score_guest|Add2~14_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[7]~2_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[7]~3_combout\ : std_logic;
SIGNAL \counterUp_score_guest|s_count[7]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \s_char_2~8_combout\ : std_logic;
SIGNAL \s_char_2~9_combout\ : std_logic;
SIGNAL \s_char_2[0]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~92_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~79_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~93_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~80_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~94_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~81_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~82_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~95_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[57]~86_combout\ : std_logic;
SIGNAL \s_char_2~10_combout\ : std_logic;
SIGNAL \s_char_2~11_combout\ : std_logic;
SIGNAL \s_char_2[1]~1_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~92_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~79_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~80_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~93_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~81_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~94_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~95_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~82_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[57]~86_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[58]~87_combout\ : std_logic;
SIGNAL \s_char_2~12_combout\ : std_logic;
SIGNAL \s_char_2[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[58]~87_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[59]~88_combout\ : std_logic;
SIGNAL \s_char_2~13_combout\ : std_logic;
SIGNAL \s_char_2~14_combout\ : std_logic;
SIGNAL \s_char_2[3]~3_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[59]~88_combout\ : std_logic;
SIGNAL \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \LessThan100~0_combout\ : std_logic;
SIGNAL \sequential~47_combout\ : std_logic;
SIGNAL \sequential~48_combout\ : std_logic;
SIGNAL \sequential~49_combout\ : std_logic;
SIGNAL \sequential~50_combout\ : std_logic;
SIGNAL \sequential~51_combout\ : std_logic;
SIGNAL \home_score~0_combout\ : std_logic;
SIGNAL \home_score~q\ : std_logic;
SIGNAL \guest_score~0_combout\ : std_logic;
SIGNAL \guest_score~q\ : std_logic;
SIGNAL \sequential~155_combout\ : std_logic;
SIGNAL \LessThan89~0_combout\ : std_logic;
SIGNAL \sequential~156_combout\ : std_logic;
SIGNAL \sequential~157_combout\ : std_logic;
SIGNAL \sequential~158_combout\ : std_logic;
SIGNAL \Add70~1\ : std_logic;
SIGNAL \Add70~3\ : std_logic;
SIGNAL \Add70~5\ : std_logic;
SIGNAL \Add70~6_combout\ : std_logic;
SIGNAL \Add70~7\ : std_logic;
SIGNAL \Add70~9\ : std_logic;
SIGNAL \Add70~11\ : std_logic;
SIGNAL \Add70~13\ : std_logic;
SIGNAL \Add70~15\ : std_logic;
SIGNAL \Add70~17\ : std_logic;
SIGNAL \Add70~18_combout\ : std_logic;
SIGNAL \Add70~4_combout\ : std_logic;
SIGNAL \Add70~2_combout\ : std_logic;
SIGNAL \Add70~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Add70~16_combout\ : std_logic;
SIGNAL \Add70~14_combout\ : std_logic;
SIGNAL \Add70~10_combout\ : std_logic;
SIGNAL \Add70~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Add70~12_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[9]~81_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[9]~80_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[8]~83_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[8]~82_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[14]~131_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[14]~84_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[13]~132_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[13]~85_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[12]~115_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[12]~86_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[16]~89_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[18]~116_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[17]~117_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[21]~133_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[22]~118_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[22]~91_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[21]~92_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[20]~93_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[26]~94_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[25]~121_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[25]~95_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[24]~96_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[24]~97_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[28]~123_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[30]~122_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[29]~99_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[29]~134_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[33]~125_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[34]~124_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[34]~101_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[33]~102_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[32]~103_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[32]~104_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_11~7_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_11~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[38]~105_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[37]~135_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[37]~106_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[36]~107_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[36]~127_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[42]~108_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[42]~128_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[41]~129_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[41]~109_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[40]~110_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[40]~111_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[46]~130_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[46]~112_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[45]~136_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|StageOut[44]~114_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_3~1_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_3~3_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_3~5_cout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \sequential~159_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~16_combout\ : std_logic;
SIGNAL \Add72~1_cout\ : std_logic;
SIGNAL \Add72~3\ : std_logic;
SIGNAL \Add72~5\ : std_logic;
SIGNAL \Add72~7\ : std_logic;
SIGNAL \Add72~8_combout\ : std_logic;
SIGNAL \Add72~9\ : std_logic;
SIGNAL \Add72~11\ : std_logic;
SIGNAL \Add72~13\ : std_logic;
SIGNAL \Add72~15\ : std_logic;
SIGNAL \Add72~17\ : std_logic;
SIGNAL \Add72~19\ : std_logic;
SIGNAL \Add72~20_combout\ : std_logic;
SIGNAL \Add72~10_combout\ : std_logic;
SIGNAL \Add72~4_combout\ : std_logic;
SIGNAL \Add72~6_combout\ : std_logic;
SIGNAL \Add72~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \Add72~16_combout\ : std_logic;
SIGNAL \Add72~18_combout\ : std_logic;
SIGNAL \Add72~12_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Add72~14_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[9]~81_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[9]~80_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[8]~83_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[8]~82_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[13]~132_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[13]~85_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[12]~86_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[12]~115_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[14]~131_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[14]~84_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[18]~116_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[17]~117_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[16]~89_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[22]~91_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[22]~118_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[21]~92_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[21]~133_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[20]~93_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[26]~94_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[25]~121_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[25]~95_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[24]~97_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[24]~96_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[29]~134_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[30]~122_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[29]~99_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[28]~123_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[34]~124_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[34]~101_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[33]~125_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[33]~102_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[32]~103_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[32]~104_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_11~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_11~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[36]~107_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[36]~127_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[38]~105_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[37]~135_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[37]~106_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[41]~109_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[41]~129_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[40]~111_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[40]~110_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[42]~128_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[42]~108_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[46]~112_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[46]~130_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[45]~136_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|StageOut[44]~114_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_3~1_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_3~3_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_3~5_cout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \sequential~163_combout\ : std_logic;
SIGNAL \sequential~164_combout\ : std_logic;
SIGNAL \sequential~165_combout\ : std_logic;
SIGNAL \sequential~160_combout\ : std_logic;
SIGNAL \sequential~161_combout\ : std_logic;
SIGNAL \sequential~162_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column[0]~17_combout\ : std_logic;
SIGNAL \Add71~1\ : std_logic;
SIGNAL \Add71~3\ : std_logic;
SIGNAL \Add71~5\ : std_logic;
SIGNAL \Add71~7\ : std_logic;
SIGNAL \Add71~9\ : std_logic;
SIGNAL \Add71~11\ : std_logic;
SIGNAL \Add71~13\ : std_logic;
SIGNAL \Add71~15\ : std_logic;
SIGNAL \Add71~17\ : std_logic;
SIGNAL \Add71~18_combout\ : std_logic;
SIGNAL \Add71~2_combout\ : std_logic;
SIGNAL \Add71~4_combout\ : std_logic;
SIGNAL \Add71~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Add71~8_combout\ : std_logic;
SIGNAL \Add71~6_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Add71~14_combout\ : std_logic;
SIGNAL \Add71~12_combout\ : std_logic;
SIGNAL \Add71~10_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Add71~16_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[9]~80_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[9]~81_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[8]~83_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[8]~82_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[12]~115_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[14]~84_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[14]~131_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[13]~132_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[13]~85_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[12]~86_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[17]~117_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[16]~89_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[18]~116_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[22]~91_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[22]~118_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[21]~92_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[21]~133_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[20]~93_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[26]~94_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[25]~121_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[25]~95_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[24]~97_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[24]~96_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[29]~134_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[29]~99_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[28]~123_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[30]~122_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[34]~101_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[34]~124_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[33]~102_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[33]~125_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[32]~103_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[32]~104_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_11~7_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_11~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[36]~127_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[38]~105_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[37]~106_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[37]~135_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[36]~107_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[41]~129_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[41]~109_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[40]~111_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[40]~110_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[42]~128_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[42]~108_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[46]~112_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[46]~130_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[45]~136_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|StageOut[44]~114_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_3~1_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_3~3_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_3~5_cout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \sequential~166_combout\ : std_logic;
SIGNAL \sequential~167_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column[0]~18_combout\ : std_logic;
SIGNAL \Add76~1\ : std_logic;
SIGNAL \Add76~3\ : std_logic;
SIGNAL \Add76~5\ : std_logic;
SIGNAL \Add76~7\ : std_logic;
SIGNAL \Add76~9\ : std_logic;
SIGNAL \Add76~11\ : std_logic;
SIGNAL \Add76~13\ : std_logic;
SIGNAL \Add76~14_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Add76~2_combout\ : std_logic;
SIGNAL \Add76~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Add76~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Add76~12_combout\ : std_logic;
SIGNAL \Add76~10_combout\ : std_logic;
SIGNAL \Add76~6_combout\ : std_logic;
SIGNAL \Add76~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[9]~80_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[9]~81_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[8]~82_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[8]~83_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[12]~86_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[12]~115_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[14]~84_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[14]~131_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[13]~132_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[13]~85_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[17]~117_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[18]~116_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[16]~89_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[22]~118_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[22]~91_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[21]~92_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[21]~133_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[20]~93_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[26]~94_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[25]~95_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[25]~121_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[24]~97_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[24]~96_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[29]~134_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[30]~122_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[29]~99_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[28]~123_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[34]~124_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[34]~101_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[33]~125_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[33]~102_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[32]~104_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[32]~103_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_11~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_11~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[36]~127_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[36]~107_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[38]~105_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[37]~106_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[37]~135_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[41]~109_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[41]~129_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[40]~110_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[40]~111_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[42]~108_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[42]~128_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[46]~112_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[46]~130_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[45]~136_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|StageOut[44]~114_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_3~1_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_3~3_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_3~5_cout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \Add74~1_cout\ : std_logic;
SIGNAL \Add74~3\ : std_logic;
SIGNAL \Add74~5\ : std_logic;
SIGNAL \Add74~7\ : std_logic;
SIGNAL \Add74~9\ : std_logic;
SIGNAL \Add74~11\ : std_logic;
SIGNAL \Add74~13\ : std_logic;
SIGNAL \Add74~15\ : std_logic;
SIGNAL \Add74~17\ : std_logic;
SIGNAL \Add74~19\ : std_logic;
SIGNAL \Add74~20_combout\ : std_logic;
SIGNAL \Add74~8_combout\ : std_logic;
SIGNAL \Add74~10_combout\ : std_logic;
SIGNAL \Add74~6_combout\ : std_logic;
SIGNAL \Add74~4_combout\ : std_logic;
SIGNAL \Add74~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \Add74~16_combout\ : std_logic;
SIGNAL \Add74~12_combout\ : std_logic;
SIGNAL \Add74~14_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Add74~18_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[9]~80_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[9]~81_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[8]~83_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[8]~82_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[14]~84_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[14]~131_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[13]~85_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[13]~132_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[12]~86_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[12]~115_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[17]~117_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[16]~89_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[18]~116_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[22]~91_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[22]~118_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[21]~92_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[21]~133_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[20]~93_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[20]~119_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[24]~96_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[24]~97_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[26]~120_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[26]~94_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[25]~121_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[25]~95_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[29]~99_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[29]~134_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[28]~123_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[30]~122_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[30]~98_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[34]~101_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[34]~124_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[33]~125_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[33]~102_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[32]~103_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[32]~104_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_11~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_11~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_11~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_11~7_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_11~8_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_11~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[36]~127_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[38]~126_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_11~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[38]~105_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[37]~135_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_11~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[37]~106_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[36]~107_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[41]~129_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[41]~109_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[40]~110_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[40]~111_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[42]~108_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[42]~128_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_2~7_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[46]~112_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[46]~130_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[45]~136_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[45]~113_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|StageOut[44]~114_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_3~1_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_3~3_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_3~5_cout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~19_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~20_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~40_combout\ : std_logic;
SIGNAL \sequential~169_combout\ : std_logic;
SIGNAL \sequential~37_combout\ : std_logic;
SIGNAL \s_border_timer~5_combout\ : std_logic;
SIGNAL \sequential~170_combout\ : std_logic;
SIGNAL \sequential~171_combout\ : std_logic;
SIGNAL \sequential~168_combout\ : std_logic;
SIGNAL \sequential~172_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column[0]~22_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column[0]~23_combout\ : std_logic;
SIGNAL \sequential~154_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column[0]~21_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column[0]~24_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div7|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~25_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div8|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div11|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div9|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div13|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~26_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~27_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~41_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div7|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~28_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div8|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div9|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~44_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div11|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~29_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~30_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div13|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~31_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~32_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~33_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~42_combout\ : std_logic;
SIGNAL \Div7|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div7|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~34_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div11|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div11|auto_generated|divider|quotient[3]~2_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div8|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div8|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~45_combout\ : std_logic;
SIGNAL \Div9|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div9|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~35_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~36_combout\ : std_logic;
SIGNAL \Div13|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div13|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~37_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~38_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~39_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_column~43_combout\ : std_logic;
SIGNAL \Add75~1\ : std_logic;
SIGNAL \Add75~3\ : std_logic;
SIGNAL \Add75~5\ : std_logic;
SIGNAL \Add75~7\ : std_logic;
SIGNAL \Add75~9\ : std_logic;
SIGNAL \Add75~11\ : std_logic;
SIGNAL \Add75~13\ : std_logic;
SIGNAL \Add75~15\ : std_logic;
SIGNAL \Add75~16_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~0_combout\ : std_logic;
SIGNAL \Add75~10_combout\ : std_logic;
SIGNAL \Add75~6_combout\ : std_logic;
SIGNAL \Add75~8_combout\ : std_logic;
SIGNAL \Add75~4_combout\ : std_logic;
SIGNAL \Add75~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Add75~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Add75~14_combout\ : std_logic;
SIGNAL \Add75~12_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[9]~96_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[9]~66_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[8]~67_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[8]~97_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_4~7_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_4~8_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[14]~98_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[14]~68_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[13]~99_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[13]~69_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[12]~70_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[12]~71_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[16]~101_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[18]~100_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[18]~72_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[17]~73_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[17]~113_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[16]~74_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[21]~103_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[22]~102_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[22]~75_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[21]~76_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[20]~78_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[20]~77_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[26]~104_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[26]~79_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[25]~80_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[25]~114_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[24]~81_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[24]~105_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[29]~83_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[29]~107_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[28]~85_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[28]~84_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[30]~106_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[30]~82_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[34]~86_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[34]~108_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[33]~115_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[33]~87_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[32]~109_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[32]~88_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[38]~89_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[38]~110_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[37]~111_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[37]~90_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[36]~91_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[36]~92_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[42]~112_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[42]~93_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[41]~94_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[41]~116_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|StageOut[40]~95_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_2~1_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_2~3_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_2~5_cout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|divider|op_2~6_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~2_combout\ : std_logic;
SIGNAL \Add73~1\ : std_logic;
SIGNAL \Add73~3\ : std_logic;
SIGNAL \Add73~5\ : std_logic;
SIGNAL \Add73~7\ : std_logic;
SIGNAL \Add73~9\ : std_logic;
SIGNAL \Add73~11\ : std_logic;
SIGNAL \Add73~12_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \Add73~2_combout\ : std_logic;
SIGNAL \Add73~4_combout\ : std_logic;
SIGNAL \Add73~0_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \Add73~6_combout\ : std_logic;
SIGNAL \Add73~8_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \Add73~10_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[9]~96_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[9]~66_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[8]~97_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[8]~67_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_4~7_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_4~8_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[12]~71_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[12]~70_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[14]~68_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[14]~98_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[13]~69_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[13]~99_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_5~7_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[17]~73_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[17]~113_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[16]~101_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[16]~74_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[18]~100_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[18]~72_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_6~7_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[22]~75_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[22]~102_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[21]~103_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[21]~76_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[20]~78_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[20]~77_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_7~7_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[26]~79_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[26]~104_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[25]~80_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[25]~114_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[24]~105_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[24]~81_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_8~7_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[30]~106_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[30]~82_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[29]~107_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[29]~83_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[28]~85_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[28]~84_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_9~7_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[32]~109_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[34]~86_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[34]~108_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[33]~87_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[33]~115_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[32]~88_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_10~7_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[37]~111_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[37]~90_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[36]~92_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[36]~91_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[38]~110_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[38]~89_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_1~7_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[42]~93_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[42]~112_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[41]~94_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[41]~116_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|StageOut[40]~95_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_2~1_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_2~3_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_2~5_cout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|divider|op_2~6_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~1_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~3_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row[0]~4_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div10|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~5_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div12|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~6_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~7_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div10|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~8_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div12|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~9_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~10_combout\ : std_logic;
SIGNAL \Div12|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div12|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~12_combout\ : std_logic;
SIGNAL \Div10|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div10|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~11_combout\ : std_logic;
SIGNAL \s_fouls_period_digit_row~13_combout\ : std_logic;
SIGNAL \s_char_3~8_combout\ : std_logic;
SIGNAL \s_char_3~9_combout\ : std_logic;
SIGNAL \s_char_3~16_combout\ : std_logic;
SIGNAL \s_char_3~10_combout\ : std_logic;
SIGNAL \s_char_3~11_combout\ : std_logic;
SIGNAL \s_char_3~17_combout\ : std_logic;
SIGNAL \s_char_3~12_combout\ : std_logic;
SIGNAL \s_char_3~13_combout\ : std_logic;
SIGNAL \s_char_3~18_combout\ : std_logic;
SIGNAL \s_char_3~14_combout\ : std_logic;
SIGNAL \s_char_3~15_combout\ : std_logic;
SIGNAL \s_char_3~19_combout\ : std_logic;
SIGNAL \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \sequential~54_combout\ : std_logic;
SIGNAL \LessThan102~0_combout\ : std_logic;
SIGNAL \LessThan102~1_combout\ : std_logic;
SIGNAL \sequential~52_combout\ : std_logic;
SIGNAL \sequential~53_combout\ : std_logic;
SIGNAL \sequential~55_combout\ : std_logic;
SIGNAL \guest_fouls~0_combout\ : std_logic;
SIGNAL \guest_fouls~q\ : std_logic;
SIGNAL \sequential~56_combout\ : std_logic;
SIGNAL \sequential~57_combout\ : std_logic;
SIGNAL \sequential~58_combout\ : std_logic;
SIGNAL \home_fouls~0_combout\ : std_logic;
SIGNAL \home_fouls~1_combout\ : std_logic;
SIGNAL \home_fouls~q\ : std_logic;
SIGNAL \sequential~63_combout\ : std_logic;
SIGNAL \sequential~185_combout\ : std_logic;
SIGNAL \sequential~61_combout\ : std_logic;
SIGNAL \sequential~64_combout\ : std_logic;
SIGNAL \sequential~65_combout\ : std_logic;
SIGNAL \timer_display~0_combout\ : std_logic;
SIGNAL \timer_display~1_combout\ : std_logic;
SIGNAL \timer_display~q\ : std_logic;
SIGNAL \sequential~41_combout\ : std_logic;
SIGNAL \sequential~38_combout\ : std_logic;
SIGNAL \sequential~182_combout\ : std_logic;
SIGNAL \LessThan65~0_combout\ : std_logic;
SIGNAL \sequential~42_combout\ : std_logic;
SIGNAL \sequential~43_combout\ : std_logic;
SIGNAL \sequential~183_combout\ : std_logic;
SIGNAL \period_display~0_combout\ : std_logic;
SIGNAL \period_display~q\ : std_logic;
SIGNAL \vga_rgb_0~0_combout\ : std_logic;
SIGNAL \vga_rgb_0~1_combout\ : std_logic;
SIGNAL \s_border_home_0~0_combout\ : std_logic;
SIGNAL \sequential~71_combout\ : std_logic;
SIGNAL \sequential~72_combout\ : std_logic;
SIGNAL \LessThan40~0_combout\ : std_logic;
SIGNAL \sequential~77_combout\ : std_logic;
SIGNAL \sequential~66_combout\ : std_logic;
SIGNAL \sequential~78_combout\ : std_logic;
SIGNAL \s_border_home_0~1_combout\ : std_logic;
SIGNAL \s_border_home_0~q\ : std_logic;
SIGNAL \Add1~28_combout\ : std_logic;
SIGNAL \Add1~29_combout\ : std_logic;
SIGNAL \Add1~27_combout\ : std_logic;
SIGNAL \Add1~30_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Add1~130_combout\ : std_logic;
SIGNAL \Add1~39_combout\ : std_logic;
SIGNAL \Add10~1\ : std_logic;
SIGNAL \Add10~2_combout\ : std_logic;
SIGNAL \Add1~31_combout\ : std_logic;
SIGNAL \Add14~1\ : std_logic;
SIGNAL \Add14~2_combout\ : std_logic;
SIGNAL \Add1~32_combout\ : std_logic;
SIGNAL \Add12~1\ : std_logic;
SIGNAL \Add12~2_combout\ : std_logic;
SIGNAL \Add16~1\ : std_logic;
SIGNAL \Add16~2_combout\ : std_logic;
SIGNAL \Add1~33_combout\ : std_logic;
SIGNAL \Add1~34_combout\ : std_logic;
SIGNAL \sequential~193_combout\ : std_logic;
SIGNAL \Add1~35_combout\ : std_logic;
SIGNAL \Add6~0_combout\ : std_logic;
SIGNAL \Add8~0_combout\ : std_logic;
SIGNAL \Add4~0_combout\ : std_logic;
SIGNAL \Add1~36_combout\ : std_logic;
SIGNAL \Add1~37_combout\ : std_logic;
SIGNAL \Add1~38_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add1~40_combout\ : std_logic;
SIGNAL \Add1~129_combout\ : std_logic;
SIGNAL \sequential~192_combout\ : std_logic;
SIGNAL \Add1~18_combout\ : std_logic;
SIGNAL \Add30~1\ : std_logic;
SIGNAL \Add30~2_combout\ : std_logic;
SIGNAL \Add38~1\ : std_logic;
SIGNAL \Add38~2_combout\ : std_logic;
SIGNAL \Add1~19_combout\ : std_logic;
SIGNAL \Add34~1\ : std_logic;
SIGNAL \Add34~2_combout\ : std_logic;
SIGNAL \Add1~20_combout\ : std_logic;
SIGNAL \Add32~1\ : std_logic;
SIGNAL \Add32~2_combout\ : std_logic;
SIGNAL \Add1~21_combout\ : std_logic;
SIGNAL \Add28~1\ : std_logic;
SIGNAL \Add28~2_combout\ : std_logic;
SIGNAL \Add1~22_combout\ : std_logic;
SIGNAL \Add26~1\ : std_logic;
SIGNAL \Add26~2_combout\ : std_logic;
SIGNAL \Add1~23_combout\ : std_logic;
SIGNAL \Add22~1\ : std_logic;
SIGNAL \Add22~2_combout\ : std_logic;
SIGNAL \Add1~24_combout\ : std_logic;
SIGNAL \Add1~25_combout\ : std_logic;
SIGNAL \Add24~1\ : std_logic;
SIGNAL \Add24~2_combout\ : std_logic;
SIGNAL \Add20~1\ : std_logic;
SIGNAL \Add20~2_combout\ : std_logic;
SIGNAL \Add1~26_combout\ : std_logic;
SIGNAL \Add1~41_combout\ : std_logic;
SIGNAL \Add18~1\ : std_logic;
SIGNAL \Add18~2_combout\ : std_logic;
SIGNAL \Add1~42_combout\ : std_logic;
SIGNAL \Add1~72_combout\ : std_logic;
SIGNAL \Add1~73_combout\ : std_logic;
SIGNAL \sequential~132_combout\ : std_logic;
SIGNAL \Add10~3\ : std_logic;
SIGNAL \Add10~5\ : std_logic;
SIGNAL \Add10~7\ : std_logic;
SIGNAL \Add10~9\ : std_logic;
SIGNAL \Add10~11_cout\ : std_logic;
SIGNAL \Add10~13_cout\ : std_logic;
SIGNAL \Add10~15_cout\ : std_logic;
SIGNAL \Add10~17_cout\ : std_logic;
SIGNAL \Add10~19_cout\ : std_logic;
SIGNAL \Add10~21_cout\ : std_logic;
SIGNAL \Add10~22_combout\ : std_logic;
SIGNAL \sequential~174_combout\ : std_logic;
SIGNAL \Add1~65_combout\ : std_logic;
SIGNAL \Add26~3\ : std_logic;
SIGNAL \Add26~5\ : std_logic;
SIGNAL \Add26~7\ : std_logic;
SIGNAL \Add26~9\ : std_logic;
SIGNAL \Add26~11_cout\ : std_logic;
SIGNAL \Add26~13_cout\ : std_logic;
SIGNAL \Add26~15_cout\ : std_logic;
SIGNAL \Add26~17_cout\ : std_logic;
SIGNAL \Add26~19_cout\ : std_logic;
SIGNAL \Add26~21_cout\ : std_logic;
SIGNAL \Add26~22_combout\ : std_logic;
SIGNAL \Add28~3\ : std_logic;
SIGNAL \Add28~5\ : std_logic;
SIGNAL \Add28~7\ : std_logic;
SIGNAL \Add28~9\ : std_logic;
SIGNAL \Add28~11_cout\ : std_logic;
SIGNAL \Add28~13_cout\ : std_logic;
SIGNAL \Add28~15_cout\ : std_logic;
SIGNAL \Add28~17_cout\ : std_logic;
SIGNAL \Add28~19_cout\ : std_logic;
SIGNAL \Add28~21_cout\ : std_logic;
SIGNAL \Add28~22_combout\ : std_logic;
SIGNAL \Add1~74_combout\ : std_logic;
SIGNAL \sequential~173_combout\ : std_logic;
SIGNAL \Add24~3\ : std_logic;
SIGNAL \Add24~5\ : std_logic;
SIGNAL \Add24~7\ : std_logic;
SIGNAL \Add24~9\ : std_logic;
SIGNAL \Add24~11_cout\ : std_logic;
SIGNAL \Add24~13_cout\ : std_logic;
SIGNAL \Add24~15_cout\ : std_logic;
SIGNAL \Add24~17_cout\ : std_logic;
SIGNAL \Add24~19_cout\ : std_logic;
SIGNAL \Add24~21_cout\ : std_logic;
SIGNAL \Add24~22_combout\ : std_logic;
SIGNAL \Add30~3\ : std_logic;
SIGNAL \Add30~5\ : std_logic;
SIGNAL \Add30~7\ : std_logic;
SIGNAL \Add30~9\ : std_logic;
SIGNAL \Add30~11_cout\ : std_logic;
SIGNAL \Add30~13_cout\ : std_logic;
SIGNAL \Add30~15_cout\ : std_logic;
SIGNAL \Add30~17_cout\ : std_logic;
SIGNAL \Add30~19_cout\ : std_logic;
SIGNAL \Add30~21_cout\ : std_logic;
SIGNAL \Add30~22_combout\ : std_logic;
SIGNAL \Add38~3\ : std_logic;
SIGNAL \Add38~5\ : std_logic;
SIGNAL \Add38~7\ : std_logic;
SIGNAL \Add38~9\ : std_logic;
SIGNAL \Add38~11_cout\ : std_logic;
SIGNAL \Add38~13_cout\ : std_logic;
SIGNAL \Add38~15_cout\ : std_logic;
SIGNAL \Add38~17_cout\ : std_logic;
SIGNAL \Add38~19_cout\ : std_logic;
SIGNAL \Add38~21_cout\ : std_logic;
SIGNAL \Add38~22_combout\ : std_logic;
SIGNAL \Add1~76_combout\ : std_logic;
SIGNAL \Add34~3\ : std_logic;
SIGNAL \Add34~5\ : std_logic;
SIGNAL \Add34~7\ : std_logic;
SIGNAL \Add34~9\ : std_logic;
SIGNAL \Add34~11_cout\ : std_logic;
SIGNAL \Add34~13_cout\ : std_logic;
SIGNAL \Add34~15_cout\ : std_logic;
SIGNAL \Add34~17_cout\ : std_logic;
SIGNAL \Add34~19_cout\ : std_logic;
SIGNAL \Add34~21_cout\ : std_logic;
SIGNAL \Add34~22_combout\ : std_logic;
SIGNAL \Add1~75_combout\ : std_logic;
SIGNAL \Add32~3\ : std_logic;
SIGNAL \Add32~5\ : std_logic;
SIGNAL \Add32~7\ : std_logic;
SIGNAL \Add32~9\ : std_logic;
SIGNAL \Add32~11_cout\ : std_logic;
SIGNAL \Add32~13_cout\ : std_logic;
SIGNAL \Add32~15_cout\ : std_logic;
SIGNAL \Add32~17_cout\ : std_logic;
SIGNAL \Add32~19_cout\ : std_logic;
SIGNAL \Add32~21_cout\ : std_logic;
SIGNAL \Add32~22_combout\ : std_logic;
SIGNAL \Add1~77_combout\ : std_logic;
SIGNAL \Add1~78_combout\ : std_logic;
SIGNAL \Add1~79_combout\ : std_logic;
SIGNAL \sequential~128_combout\ : std_logic;
SIGNAL \Add22~3\ : std_logic;
SIGNAL \Add22~5\ : std_logic;
SIGNAL \Add22~7\ : std_logic;
SIGNAL \Add22~9\ : std_logic;
SIGNAL \Add22~11_cout\ : std_logic;
SIGNAL \Add22~13_cout\ : std_logic;
SIGNAL \Add22~15_cout\ : std_logic;
SIGNAL \Add22~17_cout\ : std_logic;
SIGNAL \Add22~19_cout\ : std_logic;
SIGNAL \Add22~21_cout\ : std_logic;
SIGNAL \Add22~22_combout\ : std_logic;
SIGNAL \Add1~80_combout\ : std_logic;
SIGNAL \Add20~3\ : std_logic;
SIGNAL \Add20~5\ : std_logic;
SIGNAL \Add20~7\ : std_logic;
SIGNAL \Add20~9\ : std_logic;
SIGNAL \Add20~11_cout\ : std_logic;
SIGNAL \Add20~13_cout\ : std_logic;
SIGNAL \Add20~15_cout\ : std_logic;
SIGNAL \Add20~17_cout\ : std_logic;
SIGNAL \Add20~19_cout\ : std_logic;
SIGNAL \Add20~21_cout\ : std_logic;
SIGNAL \Add20~22_combout\ : std_logic;
SIGNAL \Add1~81_combout\ : std_logic;
SIGNAL \sequential~175_combout\ : std_logic;
SIGNAL \Add16~3\ : std_logic;
SIGNAL \Add16~5\ : std_logic;
SIGNAL \Add16~7\ : std_logic;
SIGNAL \Add16~9\ : std_logic;
SIGNAL \Add16~11_cout\ : std_logic;
SIGNAL \Add16~13_cout\ : std_logic;
SIGNAL \Add16~15_cout\ : std_logic;
SIGNAL \Add16~17_cout\ : std_logic;
SIGNAL \Add16~19_cout\ : std_logic;
SIGNAL \Add16~21_cout\ : std_logic;
SIGNAL \Add16~22_combout\ : std_logic;
SIGNAL \Add18~3\ : std_logic;
SIGNAL \Add18~5\ : std_logic;
SIGNAL \Add18~7\ : std_logic;
SIGNAL \Add18~9\ : std_logic;
SIGNAL \Add18~11_cout\ : std_logic;
SIGNAL \Add18~13_cout\ : std_logic;
SIGNAL \Add18~15_cout\ : std_logic;
SIGNAL \Add18~17_cout\ : std_logic;
SIGNAL \Add18~19_cout\ : std_logic;
SIGNAL \Add18~21_cout\ : std_logic;
SIGNAL \Add18~22_combout\ : std_logic;
SIGNAL \Add1~82_combout\ : std_logic;
SIGNAL \Add14~3\ : std_logic;
SIGNAL \Add14~5\ : std_logic;
SIGNAL \Add14~7\ : std_logic;
SIGNAL \Add14~9\ : std_logic;
SIGNAL \Add14~11_cout\ : std_logic;
SIGNAL \Add14~13_cout\ : std_logic;
SIGNAL \Add14~15_cout\ : std_logic;
SIGNAL \Add14~17_cout\ : std_logic;
SIGNAL \Add14~19_cout\ : std_logic;
SIGNAL \Add14~21_cout\ : std_logic;
SIGNAL \Add14~22_combout\ : std_logic;
SIGNAL \Add1~83_combout\ : std_logic;
SIGNAL \sequential~176_combout\ : std_logic;
SIGNAL \Add12~3\ : std_logic;
SIGNAL \Add12~5\ : std_logic;
SIGNAL \Add12~7\ : std_logic;
SIGNAL \Add12~9\ : std_logic;
SIGNAL \Add12~11_cout\ : std_logic;
SIGNAL \Add12~13_cout\ : std_logic;
SIGNAL \Add12~15_cout\ : std_logic;
SIGNAL \Add12~17_cout\ : std_logic;
SIGNAL \Add12~19_cout\ : std_logic;
SIGNAL \Add12~21_cout\ : std_logic;
SIGNAL \Add12~22_combout\ : std_logic;
SIGNAL \Add1~84_combout\ : std_logic;
SIGNAL \Add1~85_combout\ : std_logic;
SIGNAL \Add1~86_combout\ : std_logic;
SIGNAL \Add1~133_combout\ : std_logic;
SIGNAL \Add1~134_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~9_cout\ : std_logic;
SIGNAL \Add0~11_cout\ : std_logic;
SIGNAL \Add0~13_cout\ : std_logic;
SIGNAL \Add0~15_cout\ : std_logic;
SIGNAL \Add0~17_cout\ : std_logic;
SIGNAL \Add0~19_cout\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add10~0_combout\ : std_logic;
SIGNAL \Add14~0_combout\ : std_logic;
SIGNAL \Add12~0_combout\ : std_logic;
SIGNAL \Add16~0_combout\ : std_logic;
SIGNAL \Add1~64_combout\ : std_logic;
SIGNAL \Add22~0_combout\ : std_logic;
SIGNAL \Add18~0_combout\ : std_logic;
SIGNAL \Add1~66_combout\ : std_logic;
SIGNAL \Add20~0_combout\ : std_logic;
SIGNAL \Add1~67_combout\ : std_logic;
SIGNAL \Add1~68_combout\ : std_logic;
SIGNAL \Add1~69_combout\ : std_logic;
SIGNAL \Add1~63_combout\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~9_cout\ : std_logic;
SIGNAL \Add2~11_cout\ : std_logic;
SIGNAL \Add2~13_cout\ : std_logic;
SIGNAL \Add2~15_cout\ : std_logic;
SIGNAL \Add2~17_cout\ : std_logic;
SIGNAL \Add2~19_cout\ : std_logic;
SIGNAL \Add2~20_combout\ : std_logic;
SIGNAL \Add6~1\ : std_logic;
SIGNAL \Add6~3\ : std_logic;
SIGNAL \Add6~5\ : std_logic;
SIGNAL \Add6~7\ : std_logic;
SIGNAL \Add6~9_cout\ : std_logic;
SIGNAL \Add6~11_cout\ : std_logic;
SIGNAL \Add6~13_cout\ : std_logic;
SIGNAL \Add6~15_cout\ : std_logic;
SIGNAL \Add6~17_cout\ : std_logic;
SIGNAL \Add6~19_cout\ : std_logic;
SIGNAL \Add6~20_combout\ : std_logic;
SIGNAL \Add1~60_combout\ : std_logic;
SIGNAL \Add8~1\ : std_logic;
SIGNAL \Add8~3\ : std_logic;
SIGNAL \Add8~5\ : std_logic;
SIGNAL \Add8~7\ : std_logic;
SIGNAL \Add8~9_cout\ : std_logic;
SIGNAL \Add8~11_cout\ : std_logic;
SIGNAL \Add8~13_cout\ : std_logic;
SIGNAL \Add8~15_cout\ : std_logic;
SIGNAL \Add8~17_cout\ : std_logic;
SIGNAL \Add8~19_cout\ : std_logic;
SIGNAL \Add8~20_combout\ : std_logic;
SIGNAL \Add4~1\ : std_logic;
SIGNAL \Add4~3\ : std_logic;
SIGNAL \Add4~5\ : std_logic;
SIGNAL \Add4~7\ : std_logic;
SIGNAL \Add4~9_cout\ : std_logic;
SIGNAL \Add4~11_cout\ : std_logic;
SIGNAL \Add4~13_cout\ : std_logic;
SIGNAL \Add4~15_cout\ : std_logic;
SIGNAL \Add4~17_cout\ : std_logic;
SIGNAL \Add4~19_cout\ : std_logic;
SIGNAL \Add4~20_combout\ : std_logic;
SIGNAL \Add1~61_combout\ : std_logic;
SIGNAL \Add1~62_combout\ : std_logic;
SIGNAL \Add1~70_combout\ : std_logic;
SIGNAL \Add1~43_combout\ : std_logic;
SIGNAL \Add34~0_combout\ : std_logic;
SIGNAL \Add30~0_combout\ : std_logic;
SIGNAL \Add1~44_combout\ : std_logic;
SIGNAL \Add1~45_combout\ : std_logic;
SIGNAL \Add28~0_combout\ : std_logic;
SIGNAL \Add32~0_combout\ : std_logic;
SIGNAL \Add1~46_combout\ : std_logic;
SIGNAL \Add1~131_combout\ : std_logic;
SIGNAL \Add1~47_combout\ : std_logic;
SIGNAL \Add1~48_combout\ : std_logic;
SIGNAL \Add26~0_combout\ : std_logic;
SIGNAL \Add38~0_combout\ : std_logic;
SIGNAL \Add1~49_combout\ : std_logic;
SIGNAL \Add41~1\ : std_logic;
SIGNAL \Add41~3_cout\ : std_logic;
SIGNAL \Add41~5_cout\ : std_logic;
SIGNAL \Add41~7_cout\ : std_logic;
SIGNAL \Add41~9_cout\ : std_logic;
SIGNAL \Add41~11_cout\ : std_logic;
SIGNAL \Add41~13_cout\ : std_logic;
SIGNAL \Add41~14_combout\ : std_logic;
SIGNAL \Add1~132_combout\ : std_logic;
SIGNAL \Add49~1\ : std_logic;
SIGNAL \Add49~3_cout\ : std_logic;
SIGNAL \Add49~5_cout\ : std_logic;
SIGNAL \Add49~7_cout\ : std_logic;
SIGNAL \Add49~9_cout\ : std_logic;
SIGNAL \Add49~11_cout\ : std_logic;
SIGNAL \Add49~13_cout\ : std_logic;
SIGNAL \Add49~14_combout\ : std_logic;
SIGNAL \Add1~51_combout\ : std_logic;
SIGNAL \Add44~1\ : std_logic;
SIGNAL \Add44~3_cout\ : std_logic;
SIGNAL \Add44~5_cout\ : std_logic;
SIGNAL \Add44~7_cout\ : std_logic;
SIGNAL \Add44~9_cout\ : std_logic;
SIGNAL \Add44~11_cout\ : std_logic;
SIGNAL \Add44~13_cout\ : std_logic;
SIGNAL \Add44~14_combout\ : std_logic;
SIGNAL \Add1~50_combout\ : std_logic;
SIGNAL \Add1~52_combout\ : std_logic;
SIGNAL \Add1~53_combout\ : std_logic;
SIGNAL \Add1~54_combout\ : std_logic;
SIGNAL \Add1~55_combout\ : std_logic;
SIGNAL \Add24~0_combout\ : std_logic;
SIGNAL \Add1~56_combout\ : std_logic;
SIGNAL \Add1~57_combout\ : std_logic;
SIGNAL \Add1~58_combout\ : std_logic;
SIGNAL \Add1~59_combout\ : std_logic;
SIGNAL \Add1~71_combout\ : std_logic;
SIGNAL \s_letter_column[0]~5_cout\ : std_logic;
SIGNAL \s_letter_column[0]~6_combout\ : std_logic;
SIGNAL \s_char[6]~26_combout\ : std_logic;
SIGNAL \sequential~178_combout\ : std_logic;
SIGNAL \s_char[6]~25_combout\ : std_logic;
SIGNAL \sequential~177_combout\ : std_logic;
SIGNAL \Add37~1_combout\ : std_logic;
SIGNAL \s_letter_column[3]~9_combout\ : std_logic;
SIGNAL \s_letter_column[3]~10_combout\ : std_logic;
SIGNAL \s_char[6]~27_combout\ : std_logic;
SIGNAL \s_letter_column[3]~11_combout\ : std_logic;
SIGNAL \s_letter_column[3]~12_combout\ : std_logic;
SIGNAL \s_letter_column[0]~13_combout\ : std_logic;
SIGNAL \s_letter_column[3]~8_combout\ : std_logic;
SIGNAL \s_letter_column[0]~14_combout\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add20~4_combout\ : std_logic;
SIGNAL \Add24~4_combout\ : std_logic;
SIGNAL \Add22~4_combout\ : std_logic;
SIGNAL \Add26~4_combout\ : std_logic;
SIGNAL \Add30~4_combout\ : std_logic;
SIGNAL \Add38~4_combout\ : std_logic;
SIGNAL \Add32~4_combout\ : std_logic;
SIGNAL \Add34~4_combout\ : std_logic;
SIGNAL \Add1~91_combout\ : std_logic;
SIGNAL \Add1~92_combout\ : std_logic;
SIGNAL \Add28~4_combout\ : std_logic;
SIGNAL \Add1~93_combout\ : std_logic;
SIGNAL \Add1~94_combout\ : std_logic;
SIGNAL \Add1~95_combout\ : std_logic;
SIGNAL \Add1~96_combout\ : std_logic;
SIGNAL \Add1~97_combout\ : std_logic;
SIGNAL \Add8~2_combout\ : std_logic;
SIGNAL \Add12~4_combout\ : std_logic;
SIGNAL \Add10~4_combout\ : std_logic;
SIGNAL \Add1~87_combout\ : std_logic;
SIGNAL \Add16~4_combout\ : std_logic;
SIGNAL \Add14~4_combout\ : std_logic;
SIGNAL \Add1~88_combout\ : std_logic;
SIGNAL \Add1~89_combout\ : std_logic;
SIGNAL \Add4~2_combout\ : std_logic;
SIGNAL \Add6~2_combout\ : std_logic;
SIGNAL \Add1~90_combout\ : std_logic;
SIGNAL \Add1~98_combout\ : std_logic;
SIGNAL \Add18~4_combout\ : std_logic;
SIGNAL \Add1~99_combout\ : std_logic;
SIGNAL \s_letter_column[0]~7\ : std_logic;
SIGNAL \s_letter_column[1]~15_combout\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \Add6~4_combout\ : std_logic;
SIGNAL \Add14~6_combout\ : std_logic;
SIGNAL \Add10~6_combout\ : std_logic;
SIGNAL \Add12~6_combout\ : std_logic;
SIGNAL \Add16~6_combout\ : std_logic;
SIGNAL \Add1~106_combout\ : std_logic;
SIGNAL \Add1~107_combout\ : std_logic;
SIGNAL \Add4~4_combout\ : std_logic;
SIGNAL \Add8~4_combout\ : std_logic;
SIGNAL \Add1~108_combout\ : std_logic;
SIGNAL \Add1~109_combout\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add1~110_combout\ : std_logic;
SIGNAL \Add26~6_combout\ : std_logic;
SIGNAL \Add28~6_combout\ : std_logic;
SIGNAL \Add38~6_combout\ : std_logic;
SIGNAL \Add32~6_combout\ : std_logic;
SIGNAL \Add34~6_combout\ : std_logic;
SIGNAL \Add1~100_combout\ : std_logic;
SIGNAL \Add1~101_combout\ : std_logic;
SIGNAL \Add30~6_combout\ : std_logic;
SIGNAL \Add1~102_combout\ : std_logic;
SIGNAL \Add1~103_combout\ : std_logic;
SIGNAL \Add22~6_combout\ : std_logic;
SIGNAL \Add20~6_combout\ : std_logic;
SIGNAL \Add1~104_combout\ : std_logic;
SIGNAL \Add24~6_combout\ : std_logic;
SIGNAL \Add1~105_combout\ : std_logic;
SIGNAL \Add1~111_combout\ : std_logic;
SIGNAL \Add18~6_combout\ : std_logic;
SIGNAL \Add1~112_combout\ : std_logic;
SIGNAL \s_letter_column[1]~16\ : std_logic;
SIGNAL \s_letter_column[2]~17_combout\ : std_logic;
SIGNAL \Add8~6_combout\ : std_logic;
SIGNAL \Add4~6_combout\ : std_logic;
SIGNAL \Add1~113_combout\ : std_logic;
SIGNAL \Add6~6_combout\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \Add1~114_combout\ : std_logic;
SIGNAL \Add26~8_combout\ : std_logic;
SIGNAL \Add24~8_combout\ : std_logic;
SIGNAL \Add34~8_combout\ : std_logic;
SIGNAL \Add30~8_combout\ : std_logic;
SIGNAL \Add1~119_combout\ : std_logic;
SIGNAL \Add28~8_combout\ : std_logic;
SIGNAL \Add32~8_combout\ : std_logic;
SIGNAL \Add1~120_combout\ : std_logic;
SIGNAL \Add1~121_combout\ : std_logic;
SIGNAL \Add38~8_combout\ : std_logic;
SIGNAL \Add49~0_combout\ : std_logic;
SIGNAL \Add44~0_combout\ : std_logic;
SIGNAL \Add1~115_combout\ : std_logic;
SIGNAL \Add1~116_combout\ : std_logic;
SIGNAL \Add1~117_combout\ : std_logic;
SIGNAL \Add41~0_combout\ : std_logic;
SIGNAL \Add1~118_combout\ : std_logic;
SIGNAL \Add1~122_combout\ : std_logic;
SIGNAL \Add14~8_combout\ : std_logic;
SIGNAL \Add16~8_combout\ : std_logic;
SIGNAL \Add18~8_combout\ : std_logic;
SIGNAL \Add22~8_combout\ : std_logic;
SIGNAL \Add1~123_combout\ : std_logic;
SIGNAL \Add20~8_combout\ : std_logic;
SIGNAL \Add1~124_combout\ : std_logic;
SIGNAL \Add10~8_combout\ : std_logic;
SIGNAL \Add12~8_combout\ : std_logic;
SIGNAL \Add1~125_combout\ : std_logic;
SIGNAL \Add1~126_combout\ : std_logic;
SIGNAL \Add1~127_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add1~128_combout\ : std_logic;
SIGNAL \s_letter_column[2]~18\ : std_logic;
SIGNAL \s_letter_column[3]~19_combout\ : std_logic;
SIGNAL \Add47~0_combout\ : std_logic;
SIGNAL \Add37~2_combout\ : std_logic;
SIGNAL \Add36~0_combout\ : std_logic;
SIGNAL \Add47~2_combout\ : std_logic;
SIGNAL \Add47~1\ : std_logic;
SIGNAL \Add47~4\ : std_logic;
SIGNAL \Add47~6\ : std_logic;
SIGNAL \Add47~8\ : std_logic;
SIGNAL \Add47~10_cout\ : std_logic;
SIGNAL \Add47~12_cout\ : std_logic;
SIGNAL \Add47~14_cout\ : std_logic;
SIGNAL \Add47~16_cout\ : std_logic;
SIGNAL \Add47~18_cout\ : std_logic;
SIGNAL \Add47~19_combout\ : std_logic;
SIGNAL \Add36~1\ : std_logic;
SIGNAL \Add36~3\ : std_logic;
SIGNAL \Add36~5\ : std_logic;
SIGNAL \Add36~7\ : std_logic;
SIGNAL \Add36~9_cout\ : std_logic;
SIGNAL \Add36~11_cout\ : std_logic;
SIGNAL \Add36~13_cout\ : std_logic;
SIGNAL \Add36~15_cout\ : std_logic;
SIGNAL \Add36~17_cout\ : std_logic;
SIGNAL \Add36~18_combout\ : std_logic;
SIGNAL \Add47~21_combout\ : std_logic;
SIGNAL \s_letter_row[0]~5_cout\ : std_logic;
SIGNAL \s_letter_row[0]~6_combout\ : std_logic;
SIGNAL \Add47~3_combout\ : std_logic;
SIGNAL \Add36~2_combout\ : std_logic;
SIGNAL \Add47~22_combout\ : std_logic;
SIGNAL \s_letter_row[0]~7\ : std_logic;
SIGNAL \s_letter_row[1]~8_combout\ : std_logic;
SIGNAL \Add47~5_combout\ : std_logic;
SIGNAL \Add36~4_combout\ : std_logic;
SIGNAL \Add47~23_combout\ : std_logic;
SIGNAL \s_letter_row[1]~9\ : std_logic;
SIGNAL \s_letter_row[2]~10_combout\ : std_logic;
SIGNAL \Add47~7_combout\ : std_logic;
SIGNAL \Add36~6_combout\ : std_logic;
SIGNAL \Add47~24_combout\ : std_logic;
SIGNAL \s_letter_row[2]~11\ : std_logic;
SIGNAL \s_letter_row[3]~12_combout\ : std_logic;
SIGNAL \s_char~28_combout\ : std_logic;
SIGNAL \sequential~180_combout\ : std_logic;
SIGNAL \s_char~29_combout\ : std_logic;
SIGNAL \s_char~30_combout\ : std_logic;
SIGNAL \s_char~31_combout\ : std_logic;
SIGNAL \s_char~32_combout\ : std_logic;
SIGNAL \s_char~33_combout\ : std_logic;
SIGNAL \sequential~179_combout\ : std_logic;
SIGNAL \s_char~34_combout\ : std_logic;
SIGNAL \s_char[6]~35_combout\ : std_logic;
SIGNAL \s_char[6]~36_combout\ : std_logic;
SIGNAL \s_char[6]~37_combout\ : std_logic;
SIGNAL \s_char[6]~59_combout\ : std_logic;
SIGNAL \s_char[6]~58_combout\ : std_logic;
SIGNAL \s_char[0]~38_combout\ : std_logic;
SIGNAL \s_char~39_combout\ : std_logic;
SIGNAL \s_char~40_combout\ : std_logic;
SIGNAL \s_char~60_combout\ : std_logic;
SIGNAL \s_char~41_combout\ : std_logic;
SIGNAL \s_char~61_combout\ : std_logic;
SIGNAL \s_char~42_combout\ : std_logic;
SIGNAL \s_char~44_combout\ : std_logic;
SIGNAL \s_char~43_combout\ : std_logic;
SIGNAL \s_char~45_combout\ : std_logic;
SIGNAL \s_char~46_combout\ : std_logic;
SIGNAL \s_char~47_combout\ : std_logic;
SIGNAL \s_char~62_combout\ : std_logic;
SIGNAL \s_char~48_combout\ : std_logic;
SIGNAL \s_char~49_combout\ : std_logic;
SIGNAL \s_char~50_combout\ : std_logic;
SIGNAL \s_char~51_combout\ : std_logic;
SIGNAL \s_char~52_combout\ : std_logic;
SIGNAL \s_char~53_combout\ : std_logic;
SIGNAL \s_char~54_combout\ : std_logic;
SIGNAL \s_char~64_combout\ : std_logic;
SIGNAL \s_char~55_combout\ : std_logic;
SIGNAL \s_char~56_combout\ : std_logic;
SIGNAL \s_char~63_combout\ : std_logic;
SIGNAL \letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \sequential~73_combout\ : std_logic;
SIGNAL \s_border_home_1~0_combout\ : std_logic;
SIGNAL \LessThan31~1_combout\ : std_logic;
SIGNAL \LessThan118~0_combout\ : std_logic;
SIGNAL \LessThan118~1_combout\ : std_logic;
SIGNAL \sequential~68_combout\ : std_logic;
SIGNAL \sequential~69_combout\ : std_logic;
SIGNAL \sequential~67_combout\ : std_logic;
SIGNAL \sequential~70_combout\ : std_logic;
SIGNAL \s_border_visit_0~0_combout\ : std_logic;
SIGNAL \s_border_visit_0~1_combout\ : std_logic;
SIGNAL \s_border_visit_0~q\ : std_logic;
SIGNAL \LessThan116~0_combout\ : std_logic;
SIGNAL \LessThan116~1_combout\ : std_logic;
SIGNAL \s_border_timer~0_combout\ : std_logic;
SIGNAL \s_border_visit_1~0_combout\ : std_logic;
SIGNAL \s_border_visit_1~1_combout\ : std_logic;
SIGNAL \s_border_visit_1~q\ : std_logic;
SIGNAL \s_border_timer~8_combout\ : std_logic;
SIGNAL \sequential~74_combout\ : std_logic;
SIGNAL \sequential~75_combout\ : std_logic;
SIGNAL \sequential~76_combout\ : std_logic;
SIGNAL \s_border_timer~2_combout\ : std_logic;
SIGNAL \s_border_timer~3_combout\ : std_logic;
SIGNAL \s_border_timer~4_combout\ : std_logic;
SIGNAL \s_border_timer~6_combout\ : std_logic;
SIGNAL \s_border_timer~7_combout\ : std_logic;
SIGNAL \s_border_timer~9_combout\ : std_logic;
SIGNAL \s_border_timer~10_combout\ : std_logic;
SIGNAL \s_border_timer~1_combout\ : std_logic;
SIGNAL \s_border_timer~11_combout\ : std_logic;
SIGNAL \s_border_timer~q\ : std_logic;
SIGNAL \s_border_home_1~1_combout\ : std_logic;
SIGNAL \s_border_home_1~q\ : std_logic;
SIGNAL \vga_rgb_0~3_combout\ : std_logic;
SIGNAL \vga_rgb_0~4_combout\ : std_logic;
SIGNAL \vga_rgb_0~5_combout\ : std_logic;
SIGNAL \vga_rgb_0~6_combout\ : std_logic;
SIGNAL \vo|vga_r[0]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_r[1]~feeder_combout\ : std_logic;
SIGNAL \vga_rgb_0~7_combout\ : std_logic;
SIGNAL \vga_rgb_0~8_combout\ : std_logic;
SIGNAL \vo|vga_r[2]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_r[3]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_r[4]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_r[5]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_r[6]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_r[7]~feeder_combout\ : std_logic;
SIGNAL \vga_rgb_0~9_combout\ : std_logic;
SIGNAL \vga_rgb_0~10_combout\ : std_logic;
SIGNAL \vga_rgb_0~11_combout\ : std_logic;
SIGNAL \vo|vga_g[0]~feeder_combout\ : std_logic;
SIGNAL \vga_rgb_0~12_combout\ : std_logic;
SIGNAL \vo|vga_g[1]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_g[2]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_g[3]~feeder_combout\ : std_logic;
SIGNAL \vga_rgb_0~13_combout\ : std_logic;
SIGNAL \vo|vga_g[4]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_g[5]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_g[6]~feeder_combout\ : std_logic;
SIGNAL \vga_rgb_0~14_combout\ : std_logic;
SIGNAL \vga_rgb_0~15_combout\ : std_logic;
SIGNAL \vo|vga_b[0]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_b[1]~feeder_combout\ : std_logic;
SIGNAL \vga_rgb_0~16_combout\ : std_logic;
SIGNAL \vo|vga_b[4]~feeder_combout\ : std_logic;
SIGNAL \vo|vga_b[5]~feeder_combout\ : std_logic;
SIGNAL \vga_rgb_0~17_combout\ : std_logic;
SIGNAL s_char_1 : std_logic_vector(6 DOWNTO 0);
SIGNAL \counterUp_local_fouls|s_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counterUp_visit_fouls|s_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ir|n_bits_0\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \vc|y\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \clockDivider_1HZ|s_divCounter\ : std_logic_vector(25 DOWNTO 0);
SIGNAL s_timer_digit_row : std_logic_vector(3 DOWNTO 0);
SIGNAL \vc|x\ : std_logic_vector(10 DOWNTO 0);
SIGNAL s_timer_digit_column : std_logic_vector(3 DOWNTO 0);
SIGNAL s_score_digit_column : std_logic_vector(3 DOWNTO 0);
SIGNAL \DebounceUnit_2|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \cntBCD_Down4|s_count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL s_char_2 : std_logic_vector(6 DOWNTO 0);
SIGNAL s_letter_column : std_logic_vector(3 DOWNTO 0);
SIGNAL s_letter_row : std_logic_vector(3 DOWNTO 0);
SIGNAL \vo|vga_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counterUp_score_guest|s_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \counterUp_score_home|s_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vo|vga_r\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vo|vga_g\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vga_rgb_0.r\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vga_rgb_0.g\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vga_rgb_0.b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ir|data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \counterUp_period|s_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DebounceUnit_1|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \DebounceUnit_0|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \ir|data_0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ir|n_bits_1\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \vc|vga_data_0.x\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \vc|vga_data_0.y\ : std_logic_vector(9 DOWNTO 0);
SIGNAL s_score_digit_row : std_logic_vector(3 DOWNTO 0);
SIGNAL s_fouls_period_digit_column : std_logic_vector(3 DOWNTO 0);
SIGNAL s_fouls_period_digit_row : std_logic_vector(3 DOWNTO 0);
SIGNAL s_char_3 : std_logic_vector(6 DOWNTO 0);
SIGNAL s_char : std_logic_vector(6 DOWNTO 0);
SIGNAL \ir|count_0\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ir|p|phase\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \DebounceUnit_3|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \ALT_INV_comb~2_combout\ : std_logic;
SIGNAL \ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \ALT_INV_CLOCK_50~input_o\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
HEX7 <= ww_HEX7;
HEX6 <= ww_HEX6;
HEX5 <= ww_HEX5;
HEX4 <= ww_HEX4;
HEX3 <= ww_HEX3;
HEX2 <= ww_HEX2;
HEX1 <= ww_HEX1;
HEX0 <= ww_HEX0;
vga_clk <= ww_vga_clk;
vga_hs <= ww_vga_hs;
vga_vs <= ww_vga_vs;
vga_sync_n <= ww_vga_sync_n;
vga_blank_n <= ww_vga_blank_n;
vga_r <= ww_vga_r;
vga_g <= ww_vga_g;
vga_b <= ww_vga_b;
ww_irda_rxd <= irda_rxd;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (s_char_1(3) & s_char_1(2) & s_char_1(1) & s_char_1(0) & s_timer_digit_row(3) & s_timer_digit_row(2) & s_timer_digit_row(1) & s_timer_digit_row(0) & 
s_timer_digit_column(3) & s_timer_digit_column(2) & s_timer_digit_column(1) & s_timer_digit_column(0));

\s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (s_char_2(3) & s_char_2(2) & s_char_2(1) & s_char_2(0) & s_score_digit_row(3) & s_score_digit_row(2) & s_score_digit_row(1) & s_score_digit_row(0) & 
s_score_digit_column(3) & s_score_digit_column(2) & s_score_digit_column(1) & s_score_digit_column(0));

\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (s_char_3(3) & s_char_3(2) & s_char_3(1) & s_char_3(0) & s_fouls_period_digit_row(3) & s_fouls_period_digit_row(2) & s_fouls_period_digit_row(1) & 
s_fouls_period_digit_row(0) & s_fouls_period_digit_column(3) & s_fouls_period_digit_column(2) & s_fouls_period_digit_column(1) & s_fouls_period_digit_column(0));

\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (s_char(4) & s_char(3) & s_char(2) & s_char(1) & s_char(0) & s_letter_row(3) & s_letter_row(2) & s_letter_row(1) & s_letter_row(0) & s_letter_column(3) & 
s_letter_column(2) & s_letter_column(1) & s_letter_column(0));

\letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\clockDivider_1HZ|clkOut~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clockDivider_1HZ|clkOut~q\);
\ALT_INV_comb~2_combout\ <= NOT \comb~2_combout\;
\ALT_INV_comb~1_combout\ <= NOT \comb~1_combout\;
\ALT_INV_CLOCK_50~input_o\ <= NOT \CLOCK_50~input_o\;

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_4|decOut_n~12_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_4|decOut_n~22_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_4|decOut_n~27_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_4|decOut_n~36_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_4|decOut_n~37_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_4|decOut_n~38_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_4|decOut_n~42_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_5|decOut_n~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_5|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_5|decOut_n~2_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_5|decOut_n~3_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_5|decOut_n~4_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_5|decOut_n~5_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_5|decOut_n~6_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_6|decOut_n~12_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_6|decOut_n~22_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_6|decOut_n~27_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_6|decOut_n~36_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_6|decOut_n~37_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_6|decOut_n~38_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_6|decOut_n~42_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_7|decOut_n~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_7|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_7|decOut_n~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_7|decOut_n~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_7|decOut_n~4_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_7|decOut_n~5_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_7|decOut_n~6_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_2|decOut_n~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_2|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_2|decOut_n~2_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_2|decOut_n~3_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_2|decOut_n~4_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_2|decOut_n~5_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_2|decOut_n~6_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_1|decOut_n~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_1|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_1|decOut_n~2_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_1|decOut_n~3_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_1|decOut_n~4_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_1|decOut_n~5_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_1|decOut_n~6_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_0|decOut_n~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_0|decOut_n~1_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_0|decOut_n~2_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_0|decOut_n~3_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_0|decOut_n~4_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_0|decOut_n~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Bin7Decoder_0|decOut_n~6_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\vga_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_CLOCK_50~input_o\,
	devoe => ww_devoe,
	o => \vga_clk~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\vga_hs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_hs~q\,
	devoe => ww_devoe,
	o => \vga_hs~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\vga_vs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_vs~q\,
	devoe => ww_devoe,
	o => \vga_vs~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\vga_sync_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \vga_sync_n~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\vga_blank_n~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_blank_n~q\,
	devoe => ww_devoe,
	o => \vga_blank_n~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\vga_r[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_r\(0),
	devoe => ww_devoe,
	o => \vga_r[0]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\vga_r[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_r\(1),
	devoe => ww_devoe,
	o => \vga_r[1]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\vga_r[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_r\(2),
	devoe => ww_devoe,
	o => \vga_r[2]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\vga_r[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_r\(3),
	devoe => ww_devoe,
	o => \vga_r[3]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\vga_r[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_r\(4),
	devoe => ww_devoe,
	o => \vga_r[4]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\vga_r[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_r\(5),
	devoe => ww_devoe,
	o => \vga_r[5]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\vga_r[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_r\(6),
	devoe => ww_devoe,
	o => \vga_r[6]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\vga_r[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_r\(7),
	devoe => ww_devoe,
	o => \vga_r[7]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\vga_g[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_g\(0),
	devoe => ww_devoe,
	o => \vga_g[0]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\vga_g[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_g\(1),
	devoe => ww_devoe,
	o => \vga_g[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\vga_g[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_g\(2),
	devoe => ww_devoe,
	o => \vga_g[2]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\vga_g[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_g\(3),
	devoe => ww_devoe,
	o => \vga_g[3]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\vga_g[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_g\(4),
	devoe => ww_devoe,
	o => \vga_g[4]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\vga_g[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_g\(5),
	devoe => ww_devoe,
	o => \vga_g[5]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\vga_g[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_g\(6),
	devoe => ww_devoe,
	o => \vga_g[6]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\vga_g[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_g\(7),
	devoe => ww_devoe,
	o => \vga_g[7]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\vga_b[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_b\(0),
	devoe => ww_devoe,
	o => \vga_b[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\vga_b[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_b\(1),
	devoe => ww_devoe,
	o => \vga_b[1]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\vga_b[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_b\(2),
	devoe => ww_devoe,
	o => \vga_b[2]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\vga_b[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_b\(3),
	devoe => ww_devoe,
	o => \vga_b[3]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\vga_b[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_b\(4),
	devoe => ww_devoe,
	o => \vga_b[4]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\vga_b[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_b\(5),
	devoe => ww_devoe,
	o => \vga_b[5]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\vga_b[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_b\(6),
	devoe => ww_devoe,
	o => \vga_b[6]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\vga_b[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \vo|vga_b\(7),
	devoe => ww_devoe,
	o => \vga_b[7]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X70_Y17_N12
\counterUp_visit_fouls|s_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|s_count[0]~8_combout\ = \counterUp_visit_fouls|s_count\(0) $ (VCC)
-- \counterUp_visit_fouls|s_count[0]~9\ = CARRY(\counterUp_visit_fouls|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(0),
	datad => VCC,
	combout => \counterUp_visit_fouls|s_count[0]~8_combout\,
	cout => \counterUp_visit_fouls|s_count[0]~9\);

-- Location: LCCOMB_X50_Y18_N6
\clockDivider_1HZ|s_divCounter[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[0]~26_combout\ = \clockDivider_1HZ|s_divCounter\(0) $ (VCC)
-- \clockDivider_1HZ|s_divCounter[0]~27\ = CARRY(\clockDivider_1HZ|s_divCounter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(0),
	datad => VCC,
	combout => \clockDivider_1HZ|s_divCounter[0]~26_combout\,
	cout => \clockDivider_1HZ|s_divCounter[0]~27\);

-- Location: LCCOMB_X50_Y17_N30
\clockDivider_1HZ|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan1~6_combout\ = (\clockDivider_1HZ|s_divCounter\(19) & (\clockDivider_1HZ|s_divCounter\(21) & (\clockDivider_1HZ|s_divCounter\(20) & \clockDivider_1HZ|s_divCounter\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(19),
	datab => \clockDivider_1HZ|s_divCounter\(21),
	datac => \clockDivider_1HZ|s_divCounter\(20),
	datad => \clockDivider_1HZ|s_divCounter\(22),
	combout => \clockDivider_1HZ|LessThan1~6_combout\);

-- Location: LCCOMB_X49_Y18_N14
\clockDivider_1HZ|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan0~1_combout\ = (((!\clockDivider_1HZ|s_divCounter\(13)) # (!\clockDivider_1HZ|s_divCounter\(12))) # (!\clockDivider_1HZ|s_divCounter\(15))) # (!\clockDivider_1HZ|s_divCounter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(14),
	datab => \clockDivider_1HZ|s_divCounter\(15),
	datac => \clockDivider_1HZ|s_divCounter\(12),
	datad => \clockDivider_1HZ|s_divCounter\(13),
	combout => \clockDivider_1HZ|LessThan0~1_combout\);

-- Location: LCCOMB_X50_Y18_N4
\clockDivider_1HZ|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan1~3_combout\ = (!\clockDivider_1HZ|s_divCounter\(10) & (!\clockDivider_1HZ|s_divCounter\(9) & (!\clockDivider_1HZ|s_divCounter\(8) & !\clockDivider_1HZ|s_divCounter\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(10),
	datab => \clockDivider_1HZ|s_divCounter\(9),
	datac => \clockDivider_1HZ|s_divCounter\(8),
	datad => \clockDivider_1HZ|s_divCounter\(7),
	combout => \clockDivider_1HZ|LessThan1~3_combout\);

-- Location: LCCOMB_X50_Y18_N0
\clockDivider_1HZ|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan1~1_combout\ = (((!\clockDivider_1HZ|s_divCounter\(0)) # (!\clockDivider_1HZ|s_divCounter\(1))) # (!\clockDivider_1HZ|s_divCounter\(3))) # (!\clockDivider_1HZ|s_divCounter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(2),
	datab => \clockDivider_1HZ|s_divCounter\(3),
	datac => \clockDivider_1HZ|s_divCounter\(1),
	datad => \clockDivider_1HZ|s_divCounter\(0),
	combout => \clockDivider_1HZ|LessThan1~1_combout\);

-- Location: LCCOMB_X50_Y18_N2
\clockDivider_1HZ|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan1~2_combout\ = ((\clockDivider_1HZ|LessThan1~1_combout\) # (!\clockDivider_1HZ|s_divCounter\(4))) # (!\clockDivider_1HZ|s_divCounter\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(5),
	datac => \clockDivider_1HZ|s_divCounter\(4),
	datad => \clockDivider_1HZ|LessThan1~1_combout\,
	combout => \clockDivider_1HZ|LessThan1~2_combout\);

-- Location: LCCOMB_X49_Y18_N20
\clockDivider_1HZ|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan0~0_combout\ = (\clockDivider_1HZ|LessThan1~3_combout\ & (!\clockDivider_1HZ|s_divCounter\(11) & ((\clockDivider_1HZ|LessThan1~2_combout\) # (!\clockDivider_1HZ|s_divCounter\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|LessThan1~3_combout\,
	datab => \clockDivider_1HZ|s_divCounter\(6),
	datac => \clockDivider_1HZ|s_divCounter\(11),
	datad => \clockDivider_1HZ|LessThan1~2_combout\,
	combout => \clockDivider_1HZ|LessThan0~0_combout\);

-- Location: LCCOMB_X49_Y18_N16
\clockDivider_1HZ|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan0~2_combout\ = ((!\clockDivider_1HZ|s_divCounter\(16) & ((\clockDivider_1HZ|LessThan0~1_combout\) # (\clockDivider_1HZ|LessThan0~0_combout\)))) # (!\clockDivider_1HZ|s_divCounter\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(16),
	datab => \clockDivider_1HZ|s_divCounter\(17),
	datac => \clockDivider_1HZ|LessThan0~1_combout\,
	datad => \clockDivider_1HZ|LessThan0~0_combout\,
	combout => \clockDivider_1HZ|LessThan0~2_combout\);

-- Location: LCCOMB_X49_Y18_N18
\clockDivider_1HZ|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan0~3_combout\ = (((!\clockDivider_1HZ|s_divCounter\(18) & \clockDivider_1HZ|LessThan0~2_combout\)) # (!\clockDivider_1HZ|s_divCounter\(23))) # (!\clockDivider_1HZ|LessThan1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|LessThan1~6_combout\,
	datab => \clockDivider_1HZ|s_divCounter\(23),
	datac => \clockDivider_1HZ|s_divCounter\(18),
	datad => \clockDivider_1HZ|LessThan0~2_combout\,
	combout => \clockDivider_1HZ|LessThan0~3_combout\);

-- Location: LCCOMB_X49_Y18_N28
\clockDivider_1HZ|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan0~4_combout\ = (\clockDivider_1HZ|s_divCounter\(25) & ((\clockDivider_1HZ|s_divCounter\(24)) # (!\clockDivider_1HZ|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(25),
	datac => \clockDivider_1HZ|s_divCounter\(24),
	datad => \clockDivider_1HZ|LessThan0~3_combout\,
	combout => \clockDivider_1HZ|LessThan0~4_combout\);

-- Location: FF_X50_Y18_N7
\clockDivider_1HZ|s_divCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[0]~26_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(0));

-- Location: LCCOMB_X50_Y18_N8
\clockDivider_1HZ|s_divCounter[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[1]~28_combout\ = (\clockDivider_1HZ|s_divCounter\(1) & (!\clockDivider_1HZ|s_divCounter[0]~27\)) # (!\clockDivider_1HZ|s_divCounter\(1) & ((\clockDivider_1HZ|s_divCounter[0]~27\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[1]~29\ = CARRY((!\clockDivider_1HZ|s_divCounter[0]~27\) # (!\clockDivider_1HZ|s_divCounter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(1),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[0]~27\,
	combout => \clockDivider_1HZ|s_divCounter[1]~28_combout\,
	cout => \clockDivider_1HZ|s_divCounter[1]~29\);

-- Location: FF_X50_Y18_N9
\clockDivider_1HZ|s_divCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[1]~28_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(1));

-- Location: LCCOMB_X50_Y18_N10
\clockDivider_1HZ|s_divCounter[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[2]~30_combout\ = (\clockDivider_1HZ|s_divCounter\(2) & (\clockDivider_1HZ|s_divCounter[1]~29\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(2) & (!\clockDivider_1HZ|s_divCounter[1]~29\ & VCC))
-- \clockDivider_1HZ|s_divCounter[2]~31\ = CARRY((\clockDivider_1HZ|s_divCounter\(2) & !\clockDivider_1HZ|s_divCounter[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(2),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[1]~29\,
	combout => \clockDivider_1HZ|s_divCounter[2]~30_combout\,
	cout => \clockDivider_1HZ|s_divCounter[2]~31\);

-- Location: FF_X50_Y18_N11
\clockDivider_1HZ|s_divCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[2]~30_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(2));

-- Location: LCCOMB_X50_Y18_N12
\clockDivider_1HZ|s_divCounter[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[3]~32_combout\ = (\clockDivider_1HZ|s_divCounter\(3) & (!\clockDivider_1HZ|s_divCounter[2]~31\)) # (!\clockDivider_1HZ|s_divCounter\(3) & ((\clockDivider_1HZ|s_divCounter[2]~31\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[3]~33\ = CARRY((!\clockDivider_1HZ|s_divCounter[2]~31\) # (!\clockDivider_1HZ|s_divCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(3),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[2]~31\,
	combout => \clockDivider_1HZ|s_divCounter[3]~32_combout\,
	cout => \clockDivider_1HZ|s_divCounter[3]~33\);

-- Location: FF_X50_Y18_N13
\clockDivider_1HZ|s_divCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[3]~32_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(3));

-- Location: LCCOMB_X50_Y18_N14
\clockDivider_1HZ|s_divCounter[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[4]~34_combout\ = (\clockDivider_1HZ|s_divCounter\(4) & (\clockDivider_1HZ|s_divCounter[3]~33\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(4) & (!\clockDivider_1HZ|s_divCounter[3]~33\ & VCC))
-- \clockDivider_1HZ|s_divCounter[4]~35\ = CARRY((\clockDivider_1HZ|s_divCounter\(4) & !\clockDivider_1HZ|s_divCounter[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(4),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[3]~33\,
	combout => \clockDivider_1HZ|s_divCounter[4]~34_combout\,
	cout => \clockDivider_1HZ|s_divCounter[4]~35\);

-- Location: FF_X50_Y18_N15
\clockDivider_1HZ|s_divCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[4]~34_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(4));

-- Location: LCCOMB_X50_Y18_N16
\clockDivider_1HZ|s_divCounter[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[5]~36_combout\ = (\clockDivider_1HZ|s_divCounter\(5) & (!\clockDivider_1HZ|s_divCounter[4]~35\)) # (!\clockDivider_1HZ|s_divCounter\(5) & ((\clockDivider_1HZ|s_divCounter[4]~35\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[5]~37\ = CARRY((!\clockDivider_1HZ|s_divCounter[4]~35\) # (!\clockDivider_1HZ|s_divCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(5),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[4]~35\,
	combout => \clockDivider_1HZ|s_divCounter[5]~36_combout\,
	cout => \clockDivider_1HZ|s_divCounter[5]~37\);

-- Location: FF_X50_Y18_N17
\clockDivider_1HZ|s_divCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[5]~36_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(5));

-- Location: LCCOMB_X50_Y18_N18
\clockDivider_1HZ|s_divCounter[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[6]~38_combout\ = (\clockDivider_1HZ|s_divCounter\(6) & (\clockDivider_1HZ|s_divCounter[5]~37\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(6) & (!\clockDivider_1HZ|s_divCounter[5]~37\ & VCC))
-- \clockDivider_1HZ|s_divCounter[6]~39\ = CARRY((\clockDivider_1HZ|s_divCounter\(6) & !\clockDivider_1HZ|s_divCounter[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(6),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[5]~37\,
	combout => \clockDivider_1HZ|s_divCounter[6]~38_combout\,
	cout => \clockDivider_1HZ|s_divCounter[6]~39\);

-- Location: FF_X50_Y18_N19
\clockDivider_1HZ|s_divCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[6]~38_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(6));

-- Location: LCCOMB_X50_Y18_N20
\clockDivider_1HZ|s_divCounter[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[7]~40_combout\ = (\clockDivider_1HZ|s_divCounter\(7) & (!\clockDivider_1HZ|s_divCounter[6]~39\)) # (!\clockDivider_1HZ|s_divCounter\(7) & ((\clockDivider_1HZ|s_divCounter[6]~39\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[7]~41\ = CARRY((!\clockDivider_1HZ|s_divCounter[6]~39\) # (!\clockDivider_1HZ|s_divCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(7),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[6]~39\,
	combout => \clockDivider_1HZ|s_divCounter[7]~40_combout\,
	cout => \clockDivider_1HZ|s_divCounter[7]~41\);

-- Location: FF_X50_Y18_N21
\clockDivider_1HZ|s_divCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[7]~40_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(7));

-- Location: LCCOMB_X50_Y18_N22
\clockDivider_1HZ|s_divCounter[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[8]~42_combout\ = (\clockDivider_1HZ|s_divCounter\(8) & (\clockDivider_1HZ|s_divCounter[7]~41\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(8) & (!\clockDivider_1HZ|s_divCounter[7]~41\ & VCC))
-- \clockDivider_1HZ|s_divCounter[8]~43\ = CARRY((\clockDivider_1HZ|s_divCounter\(8) & !\clockDivider_1HZ|s_divCounter[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(8),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[7]~41\,
	combout => \clockDivider_1HZ|s_divCounter[8]~42_combout\,
	cout => \clockDivider_1HZ|s_divCounter[8]~43\);

-- Location: FF_X50_Y18_N23
\clockDivider_1HZ|s_divCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[8]~42_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(8));

-- Location: LCCOMB_X50_Y18_N24
\clockDivider_1HZ|s_divCounter[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[9]~44_combout\ = (\clockDivider_1HZ|s_divCounter\(9) & (!\clockDivider_1HZ|s_divCounter[8]~43\)) # (!\clockDivider_1HZ|s_divCounter\(9) & ((\clockDivider_1HZ|s_divCounter[8]~43\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[9]~45\ = CARRY((!\clockDivider_1HZ|s_divCounter[8]~43\) # (!\clockDivider_1HZ|s_divCounter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(9),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[8]~43\,
	combout => \clockDivider_1HZ|s_divCounter[9]~44_combout\,
	cout => \clockDivider_1HZ|s_divCounter[9]~45\);

-- Location: FF_X50_Y18_N25
\clockDivider_1HZ|s_divCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[9]~44_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(9));

-- Location: LCCOMB_X50_Y18_N26
\clockDivider_1HZ|s_divCounter[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[10]~46_combout\ = (\clockDivider_1HZ|s_divCounter\(10) & (\clockDivider_1HZ|s_divCounter[9]~45\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(10) & (!\clockDivider_1HZ|s_divCounter[9]~45\ & VCC))
-- \clockDivider_1HZ|s_divCounter[10]~47\ = CARRY((\clockDivider_1HZ|s_divCounter\(10) & !\clockDivider_1HZ|s_divCounter[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(10),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[9]~45\,
	combout => \clockDivider_1HZ|s_divCounter[10]~46_combout\,
	cout => \clockDivider_1HZ|s_divCounter[10]~47\);

-- Location: FF_X50_Y18_N27
\clockDivider_1HZ|s_divCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[10]~46_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(10));

-- Location: LCCOMB_X50_Y18_N28
\clockDivider_1HZ|s_divCounter[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[11]~48_combout\ = (\clockDivider_1HZ|s_divCounter\(11) & (!\clockDivider_1HZ|s_divCounter[10]~47\)) # (!\clockDivider_1HZ|s_divCounter\(11) & ((\clockDivider_1HZ|s_divCounter[10]~47\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[11]~49\ = CARRY((!\clockDivider_1HZ|s_divCounter[10]~47\) # (!\clockDivider_1HZ|s_divCounter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(11),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[10]~47\,
	combout => \clockDivider_1HZ|s_divCounter[11]~48_combout\,
	cout => \clockDivider_1HZ|s_divCounter[11]~49\);

-- Location: FF_X50_Y18_N29
\clockDivider_1HZ|s_divCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[11]~48_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(11));

-- Location: LCCOMB_X50_Y18_N30
\clockDivider_1HZ|s_divCounter[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[12]~50_combout\ = (\clockDivider_1HZ|s_divCounter\(12) & (\clockDivider_1HZ|s_divCounter[11]~49\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(12) & (!\clockDivider_1HZ|s_divCounter[11]~49\ & VCC))
-- \clockDivider_1HZ|s_divCounter[12]~51\ = CARRY((\clockDivider_1HZ|s_divCounter\(12) & !\clockDivider_1HZ|s_divCounter[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(12),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[11]~49\,
	combout => \clockDivider_1HZ|s_divCounter[12]~50_combout\,
	cout => \clockDivider_1HZ|s_divCounter[12]~51\);

-- Location: FF_X50_Y18_N31
\clockDivider_1HZ|s_divCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[12]~50_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(12));

-- Location: LCCOMB_X50_Y17_N0
\clockDivider_1HZ|s_divCounter[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[13]~52_combout\ = (\clockDivider_1HZ|s_divCounter\(13) & (!\clockDivider_1HZ|s_divCounter[12]~51\)) # (!\clockDivider_1HZ|s_divCounter\(13) & ((\clockDivider_1HZ|s_divCounter[12]~51\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[13]~53\ = CARRY((!\clockDivider_1HZ|s_divCounter[12]~51\) # (!\clockDivider_1HZ|s_divCounter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(13),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[12]~51\,
	combout => \clockDivider_1HZ|s_divCounter[13]~52_combout\,
	cout => \clockDivider_1HZ|s_divCounter[13]~53\);

-- Location: FF_X49_Y18_N13
\clockDivider_1HZ|s_divCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider_1HZ|s_divCounter[13]~52_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(13));

-- Location: LCCOMB_X50_Y17_N2
\clockDivider_1HZ|s_divCounter[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[14]~54_combout\ = (\clockDivider_1HZ|s_divCounter\(14) & (\clockDivider_1HZ|s_divCounter[13]~53\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(14) & (!\clockDivider_1HZ|s_divCounter[13]~53\ & VCC))
-- \clockDivider_1HZ|s_divCounter[14]~55\ = CARRY((\clockDivider_1HZ|s_divCounter\(14) & !\clockDivider_1HZ|s_divCounter[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(14),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[13]~53\,
	combout => \clockDivider_1HZ|s_divCounter[14]~54_combout\,
	cout => \clockDivider_1HZ|s_divCounter[14]~55\);

-- Location: FF_X49_Y18_N27
\clockDivider_1HZ|s_divCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider_1HZ|s_divCounter[14]~54_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(14));

-- Location: LCCOMB_X50_Y17_N4
\clockDivider_1HZ|s_divCounter[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[15]~56_combout\ = (\clockDivider_1HZ|s_divCounter\(15) & (!\clockDivider_1HZ|s_divCounter[14]~55\)) # (!\clockDivider_1HZ|s_divCounter\(15) & ((\clockDivider_1HZ|s_divCounter[14]~55\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[15]~57\ = CARRY((!\clockDivider_1HZ|s_divCounter[14]~55\) # (!\clockDivider_1HZ|s_divCounter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(15),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[14]~55\,
	combout => \clockDivider_1HZ|s_divCounter[15]~56_combout\,
	cout => \clockDivider_1HZ|s_divCounter[15]~57\);

-- Location: FF_X49_Y18_N1
\clockDivider_1HZ|s_divCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider_1HZ|s_divCounter[15]~56_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(15));

-- Location: LCCOMB_X50_Y17_N6
\clockDivider_1HZ|s_divCounter[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[16]~58_combout\ = (\clockDivider_1HZ|s_divCounter\(16) & (\clockDivider_1HZ|s_divCounter[15]~57\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(16) & (!\clockDivider_1HZ|s_divCounter[15]~57\ & VCC))
-- \clockDivider_1HZ|s_divCounter[16]~59\ = CARRY((\clockDivider_1HZ|s_divCounter\(16) & !\clockDivider_1HZ|s_divCounter[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(16),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[15]~57\,
	combout => \clockDivider_1HZ|s_divCounter[16]~58_combout\,
	cout => \clockDivider_1HZ|s_divCounter[16]~59\);

-- Location: FF_X49_Y18_N23
\clockDivider_1HZ|s_divCounter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider_1HZ|s_divCounter[16]~58_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(16));

-- Location: LCCOMB_X50_Y17_N8
\clockDivider_1HZ|s_divCounter[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[17]~60_combout\ = (\clockDivider_1HZ|s_divCounter\(17) & (!\clockDivider_1HZ|s_divCounter[16]~59\)) # (!\clockDivider_1HZ|s_divCounter\(17) & ((\clockDivider_1HZ|s_divCounter[16]~59\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[17]~61\ = CARRY((!\clockDivider_1HZ|s_divCounter[16]~59\) # (!\clockDivider_1HZ|s_divCounter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(17),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[16]~59\,
	combout => \clockDivider_1HZ|s_divCounter[17]~60_combout\,
	cout => \clockDivider_1HZ|s_divCounter[17]~61\);

-- Location: FF_X49_Y18_N25
\clockDivider_1HZ|s_divCounter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \clockDivider_1HZ|s_divCounter[17]~60_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(17));

-- Location: LCCOMB_X50_Y17_N10
\clockDivider_1HZ|s_divCounter[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[18]~62_combout\ = (\clockDivider_1HZ|s_divCounter\(18) & (\clockDivider_1HZ|s_divCounter[17]~61\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(18) & (!\clockDivider_1HZ|s_divCounter[17]~61\ & VCC))
-- \clockDivider_1HZ|s_divCounter[18]~63\ = CARRY((\clockDivider_1HZ|s_divCounter\(18) & !\clockDivider_1HZ|s_divCounter[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(18),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[17]~61\,
	combout => \clockDivider_1HZ|s_divCounter[18]~62_combout\,
	cout => \clockDivider_1HZ|s_divCounter[18]~63\);

-- Location: FF_X50_Y17_N11
\clockDivider_1HZ|s_divCounter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[18]~62_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(18));

-- Location: LCCOMB_X50_Y17_N12
\clockDivider_1HZ|s_divCounter[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[19]~64_combout\ = (\clockDivider_1HZ|s_divCounter\(19) & (!\clockDivider_1HZ|s_divCounter[18]~63\)) # (!\clockDivider_1HZ|s_divCounter\(19) & ((\clockDivider_1HZ|s_divCounter[18]~63\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[19]~65\ = CARRY((!\clockDivider_1HZ|s_divCounter[18]~63\) # (!\clockDivider_1HZ|s_divCounter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(19),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[18]~63\,
	combout => \clockDivider_1HZ|s_divCounter[19]~64_combout\,
	cout => \clockDivider_1HZ|s_divCounter[19]~65\);

-- Location: FF_X50_Y17_N13
\clockDivider_1HZ|s_divCounter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[19]~64_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(19));

-- Location: LCCOMB_X50_Y17_N14
\clockDivider_1HZ|s_divCounter[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[20]~66_combout\ = (\clockDivider_1HZ|s_divCounter\(20) & (\clockDivider_1HZ|s_divCounter[19]~65\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(20) & (!\clockDivider_1HZ|s_divCounter[19]~65\ & VCC))
-- \clockDivider_1HZ|s_divCounter[20]~67\ = CARRY((\clockDivider_1HZ|s_divCounter\(20) & !\clockDivider_1HZ|s_divCounter[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(20),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[19]~65\,
	combout => \clockDivider_1HZ|s_divCounter[20]~66_combout\,
	cout => \clockDivider_1HZ|s_divCounter[20]~67\);

-- Location: FF_X50_Y17_N15
\clockDivider_1HZ|s_divCounter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[20]~66_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(20));

-- Location: LCCOMB_X50_Y17_N16
\clockDivider_1HZ|s_divCounter[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[21]~68_combout\ = (\clockDivider_1HZ|s_divCounter\(21) & (!\clockDivider_1HZ|s_divCounter[20]~67\)) # (!\clockDivider_1HZ|s_divCounter\(21) & ((\clockDivider_1HZ|s_divCounter[20]~67\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[21]~69\ = CARRY((!\clockDivider_1HZ|s_divCounter[20]~67\) # (!\clockDivider_1HZ|s_divCounter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(21),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[20]~67\,
	combout => \clockDivider_1HZ|s_divCounter[21]~68_combout\,
	cout => \clockDivider_1HZ|s_divCounter[21]~69\);

-- Location: FF_X50_Y17_N17
\clockDivider_1HZ|s_divCounter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[21]~68_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(21));

-- Location: LCCOMB_X50_Y17_N18
\clockDivider_1HZ|s_divCounter[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[22]~70_combout\ = (\clockDivider_1HZ|s_divCounter\(22) & (\clockDivider_1HZ|s_divCounter[21]~69\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(22) & (!\clockDivider_1HZ|s_divCounter[21]~69\ & VCC))
-- \clockDivider_1HZ|s_divCounter[22]~71\ = CARRY((\clockDivider_1HZ|s_divCounter\(22) & !\clockDivider_1HZ|s_divCounter[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(22),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[21]~69\,
	combout => \clockDivider_1HZ|s_divCounter[22]~70_combout\,
	cout => \clockDivider_1HZ|s_divCounter[22]~71\);

-- Location: FF_X50_Y17_N19
\clockDivider_1HZ|s_divCounter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[22]~70_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(22));

-- Location: LCCOMB_X50_Y17_N20
\clockDivider_1HZ|s_divCounter[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[23]~72_combout\ = (\clockDivider_1HZ|s_divCounter\(23) & (!\clockDivider_1HZ|s_divCounter[22]~71\)) # (!\clockDivider_1HZ|s_divCounter\(23) & ((\clockDivider_1HZ|s_divCounter[22]~71\) # (GND)))
-- \clockDivider_1HZ|s_divCounter[23]~73\ = CARRY((!\clockDivider_1HZ|s_divCounter[22]~71\) # (!\clockDivider_1HZ|s_divCounter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(23),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[22]~71\,
	combout => \clockDivider_1HZ|s_divCounter[23]~72_combout\,
	cout => \clockDivider_1HZ|s_divCounter[23]~73\);

-- Location: FF_X50_Y17_N21
\clockDivider_1HZ|s_divCounter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[23]~72_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(23));

-- Location: LCCOMB_X50_Y17_N22
\clockDivider_1HZ|s_divCounter[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[24]~74_combout\ = (\clockDivider_1HZ|s_divCounter\(24) & (\clockDivider_1HZ|s_divCounter[23]~73\ $ (GND))) # (!\clockDivider_1HZ|s_divCounter\(24) & (!\clockDivider_1HZ|s_divCounter[23]~73\ & VCC))
-- \clockDivider_1HZ|s_divCounter[24]~75\ = CARRY((\clockDivider_1HZ|s_divCounter\(24) & !\clockDivider_1HZ|s_divCounter[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(24),
	datad => VCC,
	cin => \clockDivider_1HZ|s_divCounter[23]~73\,
	combout => \clockDivider_1HZ|s_divCounter[24]~74_combout\,
	cout => \clockDivider_1HZ|s_divCounter[24]~75\);

-- Location: FF_X50_Y17_N23
\clockDivider_1HZ|s_divCounter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[24]~74_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(24));

-- Location: LCCOMB_X50_Y17_N24
\clockDivider_1HZ|s_divCounter[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|s_divCounter[25]~76_combout\ = \clockDivider_1HZ|s_divCounter[24]~75\ $ (\clockDivider_1HZ|s_divCounter\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \clockDivider_1HZ|s_divCounter\(25),
	cin => \clockDivider_1HZ|s_divCounter[24]~75\,
	combout => \clockDivider_1HZ|s_divCounter[25]~76_combout\);

-- Location: FF_X50_Y17_N25
\clockDivider_1HZ|s_divCounter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|s_divCounter[25]~76_combout\,
	sclr => \clockDivider_1HZ|LessThan0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|s_divCounter\(25));

-- Location: LCCOMB_X49_Y18_N30
\clockDivider_1HZ|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan1~0_combout\ = (((!\clockDivider_1HZ|s_divCounter\(13)) # (!\clockDivider_1HZ|s_divCounter\(12))) # (!\clockDivider_1HZ|s_divCounter\(11))) # (!\clockDivider_1HZ|s_divCounter\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(14),
	datab => \clockDivider_1HZ|s_divCounter\(11),
	datac => \clockDivider_1HZ|s_divCounter\(12),
	datad => \clockDivider_1HZ|s_divCounter\(13),
	combout => \clockDivider_1HZ|LessThan1~0_combout\);

-- Location: LCCOMB_X49_Y18_N8
\clockDivider_1HZ|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan1~4_combout\ = (\clockDivider_1HZ|LessThan1~0_combout\) # ((\clockDivider_1HZ|LessThan1~3_combout\ & (!\clockDivider_1HZ|s_divCounter\(6) & \clockDivider_1HZ|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|LessThan1~3_combout\,
	datab => \clockDivider_1HZ|s_divCounter\(6),
	datac => \clockDivider_1HZ|LessThan1~0_combout\,
	datad => \clockDivider_1HZ|LessThan1~2_combout\,
	combout => \clockDivider_1HZ|LessThan1~4_combout\);

-- Location: LCCOMB_X49_Y18_N6
\clockDivider_1HZ|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan1~5_combout\ = (!\clockDivider_1HZ|s_divCounter\(17) & (((\clockDivider_1HZ|LessThan1~4_combout\ & !\clockDivider_1HZ|s_divCounter\(15))) # (!\clockDivider_1HZ|s_divCounter\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(16),
	datab => \clockDivider_1HZ|s_divCounter\(17),
	datac => \clockDivider_1HZ|LessThan1~4_combout\,
	datad => \clockDivider_1HZ|s_divCounter\(15),
	combout => \clockDivider_1HZ|LessThan1~5_combout\);

-- Location: LCCOMB_X50_Y17_N28
\clockDivider_1HZ|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan1~7_combout\ = (!\clockDivider_1HZ|s_divCounter\(23) & (((\clockDivider_1HZ|LessThan1~5_combout\) # (!\clockDivider_1HZ|LessThan1~6_combout\)) # (!\clockDivider_1HZ|s_divCounter\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \clockDivider_1HZ|s_divCounter\(18),
	datab => \clockDivider_1HZ|s_divCounter\(23),
	datac => \clockDivider_1HZ|LessThan1~6_combout\,
	datad => \clockDivider_1HZ|LessThan1~5_combout\,
	combout => \clockDivider_1HZ|LessThan1~7_combout\);

-- Location: LCCOMB_X50_Y17_N26
\clockDivider_1HZ|LessThan1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \clockDivider_1HZ|LessThan1~8_combout\ = (\clockDivider_1HZ|s_divCounter\(25)) # ((\clockDivider_1HZ|s_divCounter\(24) & !\clockDivider_1HZ|LessThan1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \clockDivider_1HZ|s_divCounter\(25),
	datac => \clockDivider_1HZ|s_divCounter\(24),
	datad => \clockDivider_1HZ|LessThan1~7_combout\,
	combout => \clockDivider_1HZ|LessThan1~8_combout\);

-- Location: FF_X50_Y17_N27
\clockDivider_1HZ|clkOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \clockDivider_1HZ|LessThan1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clockDivider_1HZ|clkOut~q\);

-- Location: CLKCTRL_G19
\clockDivider_1HZ|clkOut~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clockDivider_1HZ|clkOut~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clockDivider_1HZ|clkOut~clkctrl_outclk\);

-- Location: IOIBUF_X56_Y0_N1
\irda_rxd~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_irda_rxd,
	o => \irda_rxd~input_o\);

-- Location: LCCOMB_X66_Y17_N2
\ir|p|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~0_combout\ = \ir|p|phase\(0) $ (VCC)
-- \ir|p|Add0~1\ = CARRY(\ir|p|phase\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|p|phase\(0),
	datad => VCC,
	combout => \ir|p|Add0~0_combout\,
	cout => \ir|p|Add0~1\);

-- Location: FF_X66_Y17_N3
\ir|p|phase[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(0));

-- Location: LCCOMB_X66_Y17_N4
\ir|p|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~2_combout\ = (\ir|p|phase\(1) & (!\ir|p|Add0~1\)) # (!\ir|p|phase\(1) & ((\ir|p|Add0~1\) # (GND)))
-- \ir|p|Add0~3\ = CARRY((!\ir|p|Add0~1\) # (!\ir|p|phase\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|p|phase\(1),
	datad => VCC,
	cin => \ir|p|Add0~1\,
	combout => \ir|p|Add0~2_combout\,
	cout => \ir|p|Add0~3\);

-- Location: FF_X66_Y17_N5
\ir|p|phase[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(1));

-- Location: LCCOMB_X66_Y17_N6
\ir|p|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~4_combout\ = (\ir|p|phase\(2) & (\ir|p|Add0~3\ $ (GND))) # (!\ir|p|phase\(2) & (!\ir|p|Add0~3\ & VCC))
-- \ir|p|Add0~5\ = CARRY((\ir|p|phase\(2) & !\ir|p|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|phase\(2),
	datad => VCC,
	cin => \ir|p|Add0~3\,
	combout => \ir|p|Add0~4_combout\,
	cout => \ir|p|Add0~5\);

-- Location: FF_X66_Y17_N7
\ir|p|phase[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(2));

-- Location: LCCOMB_X66_Y17_N8
\ir|p|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~6_combout\ = (\ir|p|phase\(3) & (!\ir|p|Add0~5\)) # (!\ir|p|phase\(3) & ((\ir|p|Add0~5\) # (GND)))
-- \ir|p|Add0~7\ = CARRY((!\ir|p|Add0~5\) # (!\ir|p|phase\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|p|phase\(3),
	datad => VCC,
	cin => \ir|p|Add0~5\,
	combout => \ir|p|Add0~6_combout\,
	cout => \ir|p|Add0~7\);

-- Location: LCCOMB_X66_Y17_N0
\ir|p|phase~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|phase~0_combout\ = (\ir|p|Add0~6_combout\ & !\ir|p|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|p|Add0~6_combout\,
	datad => \ir|p|Equal0~3_combout\,
	combout => \ir|p|phase~0_combout\);

-- Location: FF_X66_Y17_N1
\ir|p|phase[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|phase~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(3));

-- Location: LCCOMB_X66_Y17_N10
\ir|p|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~8_combout\ = (\ir|p|phase\(4) & (\ir|p|Add0~7\ $ (GND))) # (!\ir|p|phase\(4) & (!\ir|p|Add0~7\ & VCC))
-- \ir|p|Add0~9\ = CARRY((\ir|p|phase\(4) & !\ir|p|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|phase\(4),
	datad => VCC,
	cin => \ir|p|Add0~7\,
	combout => \ir|p|Add0~8_combout\,
	cout => \ir|p|Add0~9\);

-- Location: FF_X66_Y17_N11
\ir|p|phase[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(4));

-- Location: LCCOMB_X66_Y17_N12
\ir|p|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~10_combout\ = (\ir|p|phase\(5) & (!\ir|p|Add0~9\)) # (!\ir|p|phase\(5) & ((\ir|p|Add0~9\) # (GND)))
-- \ir|p|Add0~11\ = CARRY((!\ir|p|Add0~9\) # (!\ir|p|phase\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|phase\(5),
	datad => VCC,
	cin => \ir|p|Add0~9\,
	combout => \ir|p|Add0~10_combout\,
	cout => \ir|p|Add0~11\);

-- Location: FF_X66_Y17_N13
\ir|p|phase[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(5));

-- Location: LCCOMB_X66_Y17_N14
\ir|p|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~12_combout\ = (\ir|p|phase\(6) & (\ir|p|Add0~11\ $ (GND))) # (!\ir|p|phase\(6) & (!\ir|p|Add0~11\ & VCC))
-- \ir|p|Add0~13\ = CARRY((\ir|p|phase\(6) & !\ir|p|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|p|phase\(6),
	datad => VCC,
	cin => \ir|p|Add0~11\,
	combout => \ir|p|Add0~12_combout\,
	cout => \ir|p|Add0~13\);

-- Location: FF_X66_Y17_N15
\ir|p|phase[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(6));

-- Location: LCCOMB_X66_Y17_N16
\ir|p|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~14_combout\ = (\ir|p|phase\(7) & (!\ir|p|Add0~13\)) # (!\ir|p|phase\(7) & ((\ir|p|Add0~13\) # (GND)))
-- \ir|p|Add0~15\ = CARRY((!\ir|p|Add0~13\) # (!\ir|p|phase\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|p|phase\(7),
	datad => VCC,
	cin => \ir|p|Add0~13\,
	combout => \ir|p|Add0~14_combout\,
	cout => \ir|p|Add0~15\);

-- Location: LCCOMB_X65_Y17_N6
\ir|p|phase~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|phase~1_combout\ = (!\ir|p|Equal0~3_combout\ & \ir|p|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|Equal0~3_combout\,
	datad => \ir|p|Add0~14_combout\,
	combout => \ir|p|phase~1_combout\);

-- Location: FF_X65_Y17_N7
\ir|p|phase[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|phase~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(7));

-- Location: LCCOMB_X66_Y17_N18
\ir|p|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~16_combout\ = (\ir|p|phase\(8) & (\ir|p|Add0~15\ $ (GND))) # (!\ir|p|phase\(8) & (!\ir|p|Add0~15\ & VCC))
-- \ir|p|Add0~17\ = CARRY((\ir|p|phase\(8) & !\ir|p|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|p|phase\(8),
	datad => VCC,
	cin => \ir|p|Add0~15\,
	combout => \ir|p|Add0~16_combout\,
	cout => \ir|p|Add0~17\);

-- Location: LCCOMB_X65_Y17_N18
\ir|p|phase~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|phase~3_combout\ = (!\ir|p|Equal0~3_combout\ & \ir|p|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|Equal0~3_combout\,
	datad => \ir|p|Add0~16_combout\,
	combout => \ir|p|phase~3_combout\);

-- Location: FF_X65_Y17_N19
\ir|p|phase[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|phase~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(8));

-- Location: LCCOMB_X66_Y17_N20
\ir|p|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~18_combout\ = (\ir|p|phase\(9) & (!\ir|p|Add0~17\)) # (!\ir|p|phase\(9) & ((\ir|p|Add0~17\) # (GND)))
-- \ir|p|Add0~19\ = CARRY((!\ir|p|Add0~17\) # (!\ir|p|phase\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|phase\(9),
	datad => VCC,
	cin => \ir|p|Add0~17\,
	combout => \ir|p|Add0~18_combout\,
	cout => \ir|p|Add0~19\);

-- Location: LCCOMB_X65_Y17_N16
\ir|p|phase~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|phase~4_combout\ = (\ir|p|Add0~18_combout\ & !\ir|p|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|p|Add0~18_combout\,
	datad => \ir|p|Equal0~3_combout\,
	combout => \ir|p|phase~4_combout\);

-- Location: FF_X65_Y17_N17
\ir|p|phase[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|phase~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(9));

-- Location: LCCOMB_X66_Y17_N22
\ir|p|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~20_combout\ = (\ir|p|phase\(10) & (\ir|p|Add0~19\ $ (GND))) # (!\ir|p|phase\(10) & (!\ir|p|Add0~19\ & VCC))
-- \ir|p|Add0~21\ = CARRY((\ir|p|phase\(10) & !\ir|p|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|phase\(10),
	datad => VCC,
	cin => \ir|p|Add0~19\,
	combout => \ir|p|Add0~20_combout\,
	cout => \ir|p|Add0~21\);

-- Location: FF_X66_Y17_N23
\ir|p|phase[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(10));

-- Location: LCCOMB_X66_Y17_N24
\ir|p|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~22_combout\ = (\ir|p|phase\(11) & (!\ir|p|Add0~21\)) # (!\ir|p|phase\(11) & ((\ir|p|Add0~21\) # (GND)))
-- \ir|p|Add0~23\ = CARRY((!\ir|p|Add0~21\) # (!\ir|p|phase\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|p|phase\(11),
	datad => VCC,
	cin => \ir|p|Add0~21\,
	combout => \ir|p|Add0~22_combout\,
	cout => \ir|p|Add0~23\);

-- Location: FF_X66_Y17_N25
\ir|p|phase[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(11));

-- Location: LCCOMB_X65_Y17_N10
\ir|p|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Equal0~2_combout\ = (!\ir|p|phase\(11) & (\ir|p|phase\(9) & (!\ir|p|phase\(10) & \ir|p|phase\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|phase\(11),
	datab => \ir|p|phase\(9),
	datac => \ir|p|phase\(10),
	datad => \ir|p|phase\(8),
	combout => \ir|p|Equal0~2_combout\);

-- Location: LCCOMB_X66_Y17_N26
\ir|p|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Add0~24_combout\ = \ir|p|Add0~23\ $ (!\ir|p|phase\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ir|p|phase\(12),
	cin => \ir|p|Add0~23\,
	combout => \ir|p|Add0~24_combout\);

-- Location: LCCOMB_X65_Y17_N24
\ir|p|phase~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|phase~2_combout\ = (!\ir|p|Equal0~3_combout\ & \ir|p|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|Equal0~3_combout\,
	datac => \ir|p|Add0~24_combout\,
	combout => \ir|p|phase~2_combout\);

-- Location: FF_X65_Y17_N25
\ir|p|phase[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|phase~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|phase\(12));

-- Location: LCCOMB_X66_Y17_N30
\ir|p|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Equal0~1_combout\ = (\ir|p|phase\(1) & (!\ir|p|phase\(6) & (\ir|p|phase\(7) & \ir|p|phase\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|phase\(1),
	datab => \ir|p|phase\(6),
	datac => \ir|p|phase\(7),
	datad => \ir|p|phase\(0),
	combout => \ir|p|Equal0~1_combout\);

-- Location: LCCOMB_X66_Y17_N28
\ir|p|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Equal0~0_combout\ = (\ir|p|phase\(2) & (!\ir|p|phase\(3) & (!\ir|p|phase\(4) & !\ir|p|phase\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|phase\(2),
	datab => \ir|p|phase\(3),
	datac => \ir|p|phase\(4),
	datad => \ir|p|phase\(5),
	combout => \ir|p|Equal0~0_combout\);

-- Location: LCCOMB_X65_Y17_N12
\ir|p|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|Equal0~3_combout\ = (\ir|p|Equal0~2_combout\ & (\ir|p|phase\(12) & (\ir|p|Equal0~1_combout\ & \ir|p|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|Equal0~2_combout\,
	datab => \ir|p|phase\(12),
	datac => \ir|p|Equal0~1_combout\,
	datad => \ir|p|Equal0~0_combout\,
	combout => \ir|p|Equal0~3_combout\);

-- Location: LCCOMB_X65_Y17_N28
\ir|p|pulse~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|p|pulse~feeder_combout\ = \ir|p|Equal0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|p|Equal0~3_combout\,
	combout => \ir|p|pulse~feeder_combout\);

-- Location: FF_X65_Y17_N29
\ir|p|pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|p|pulse~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|p|pulse~q\);

-- Location: FF_X65_Y19_N11
\ir|rxd_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \irda_rxd~input_o\,
	sload => VCC,
	ena => \ir|p|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|rxd_0~q\);

-- Location: LCCOMB_X65_Y20_N0
\ir|rxd_1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|rxd_1~feeder_combout\ = \ir|rxd_0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|rxd_0~q\,
	combout => \ir|rxd_1~feeder_combout\);

-- Location: FF_X65_Y20_N1
\ir|rxd_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|rxd_1~feeder_combout\,
	ena => \ir|p|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|rxd_1~q\);

-- Location: LCCOMB_X65_Y20_N20
\ir|n_bits_0[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|n_bits_0[0]~8_combout\ = (\ir|rxd_1~q\ & (\ir|n_bits_0\(0) $ (VCC))) # (!\ir|rxd_1~q\ & (\ir|n_bits_0\(0) & VCC))
-- \ir|n_bits_0[0]~9\ = CARRY((\ir|rxd_1~q\ & \ir|n_bits_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|rxd_1~q\,
	datab => \ir|n_bits_0\(0),
	datad => VCC,
	combout => \ir|n_bits_0[0]~8_combout\,
	cout => \ir|n_bits_0[0]~9\);

-- Location: LCCOMB_X65_Y19_N18
\ir|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|Add0~0_combout\ = \ir|count_0\(0) $ (VCC)
-- \ir|Add0~1\ = CARRY(\ir|count_0\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|count_0\(0),
	datad => VCC,
	combout => \ir|Add0~0_combout\,
	cout => \ir|Add0~1\);

-- Location: LCCOMB_X65_Y19_N8
\ir|count_0x[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|count_0x[0]~0_combout\ = (\ir|Add0~0_combout\ & (\ir|n_bits_0[4]~6_combout\ & (\ir|rxd_1~q\ $ (!\ir|rxd_0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|rxd_1~q\,
	datab => \ir|Add0~0_combout\,
	datac => \ir|rxd_0~q\,
	datad => \ir|n_bits_0[4]~6_combout\,
	combout => \ir|count_0x[0]~0_combout\);

-- Location: FF_X65_Y19_N9
\ir|count_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|count_0x[0]~0_combout\,
	ena => \ir|p|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|count_0\(0));

-- Location: LCCOMB_X65_Y19_N20
\ir|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|Add0~2_combout\ = (\ir|count_0\(1) & (!\ir|Add0~1\)) # (!\ir|count_0\(1) & ((\ir|Add0~1\) # (GND)))
-- \ir|Add0~3\ = CARRY((!\ir|Add0~1\) # (!\ir|count_0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|count_0\(1),
	datad => VCC,
	cin => \ir|Add0~1\,
	combout => \ir|Add0~2_combout\,
	cout => \ir|Add0~3\);

-- Location: LCCOMB_X65_Y19_N14
\ir|count_0x[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|count_0x[1]~1_combout\ = (\ir|Add0~2_combout\ & (\ir|n_bits_0[4]~6_combout\ & (\ir|rxd_1~q\ $ (!\ir|rxd_0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|rxd_1~q\,
	datab => \ir|Add0~2_combout\,
	datac => \ir|rxd_0~q\,
	datad => \ir|n_bits_0[4]~6_combout\,
	combout => \ir|count_0x[1]~1_combout\);

-- Location: FF_X65_Y19_N15
\ir|count_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|count_0x[1]~1_combout\,
	ena => \ir|p|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|count_0\(1));

-- Location: LCCOMB_X65_Y19_N22
\ir|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|Add0~4_combout\ = (\ir|count_0\(2) & (\ir|Add0~3\ $ (GND))) # (!\ir|count_0\(2) & (!\ir|Add0~3\ & VCC))
-- \ir|Add0~5\ = CARRY((\ir|count_0\(2) & !\ir|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|count_0\(2),
	datad => VCC,
	cin => \ir|Add0~3\,
	combout => \ir|Add0~4_combout\,
	cout => \ir|Add0~5\);

-- Location: LCCOMB_X65_Y19_N16
\ir|count_0x[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|count_0x[2]~2_combout\ = (\ir|n_bits_0[4]~6_combout\ & (\ir|Add0~4_combout\ & (\ir|rxd_1~q\ $ (!\ir|rxd_0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|rxd_1~q\,
	datab => \ir|n_bits_0[4]~6_combout\,
	datac => \ir|Add0~4_combout\,
	datad => \ir|rxd_0~q\,
	combout => \ir|count_0x[2]~2_combout\);

-- Location: FF_X65_Y19_N17
\ir|count_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|count_0x[2]~2_combout\,
	ena => \ir|p|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|count_0\(2));

-- Location: LCCOMB_X65_Y19_N24
\ir|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|Add0~6_combout\ = (\ir|count_0\(3) & (!\ir|Add0~5\)) # (!\ir|count_0\(3) & ((\ir|Add0~5\) # (GND)))
-- \ir|Add0~7\ = CARRY((!\ir|Add0~5\) # (!\ir|count_0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|count_0\(3),
	datad => VCC,
	cin => \ir|Add0~5\,
	combout => \ir|Add0~6_combout\,
	cout => \ir|Add0~7\);

-- Location: LCCOMB_X65_Y20_N18
\ir|n_bits_0[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|n_bits_0[4]~7_combout\ = (\ir|n_bits_0[4]~6_combout\ & (\ir|rxd_0~q\ $ (!\ir|rxd_1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|rxd_0~q\,
	datab => \ir|n_bits_0[4]~6_combout\,
	datad => \ir|rxd_1~q\,
	combout => \ir|n_bits_0[4]~7_combout\);

-- Location: LCCOMB_X65_Y20_N16
\ir|count_0x[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|count_0x[6]~3_combout\ = (!\ir|data_0[15]~3_combout\ & (\ir|n_bits_0\(5) & \ir|rxd_1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|data_0[15]~3_combout\,
	datac => \ir|n_bits_0\(5),
	datad => \ir|rxd_1~q\,
	combout => \ir|count_0x[6]~3_combout\);

-- Location: LCCOMB_X65_Y19_N2
\ir|count_0x[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|count_0x[3]~4_combout\ = (\ir|count_0x[6]~3_combout\) # ((\ir|Add0~6_combout\ & \ir|n_bits_0[4]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|Add0~6_combout\,
	datac => \ir|n_bits_0[4]~7_combout\,
	datad => \ir|count_0x[6]~3_combout\,
	combout => \ir|count_0x[3]~4_combout\);

-- Location: FF_X65_Y19_N3
\ir|count_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|count_0x[3]~4_combout\,
	ena => \ir|p|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|count_0\(3));

-- Location: LCCOMB_X65_Y19_N26
\ir|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|Add0~8_combout\ = (\ir|count_0\(4) & (\ir|Add0~7\ $ (GND))) # (!\ir|count_0\(4) & (!\ir|Add0~7\ & VCC))
-- \ir|Add0~9\ = CARRY((\ir|count_0\(4) & !\ir|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|count_0\(4),
	datad => VCC,
	cin => \ir|Add0~7\,
	combout => \ir|Add0~8_combout\,
	cout => \ir|Add0~9\);

-- Location: LCCOMB_X65_Y19_N4
\ir|count_0x[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|count_0x[4]~7_combout\ = (\ir|count_0x[6]~3_combout\) # ((\ir|Add0~8_combout\ & \ir|n_bits_0[4]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|Add0~8_combout\,
	datac => \ir|n_bits_0[4]~7_combout\,
	datad => \ir|count_0x[6]~3_combout\,
	combout => \ir|count_0x[4]~7_combout\);

-- Location: FF_X65_Y19_N5
\ir|count_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|count_0x[4]~7_combout\,
	ena => \ir|p|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|count_0\(4));

-- Location: LCCOMB_X65_Y19_N28
\ir|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|Add0~10_combout\ = (\ir|count_0\(5) & (!\ir|Add0~9\)) # (!\ir|count_0\(5) & ((\ir|Add0~9\) # (GND)))
-- \ir|Add0~11\ = CARRY((!\ir|Add0~9\) # (!\ir|count_0\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(5),
	datad => VCC,
	cin => \ir|Add0~9\,
	combout => \ir|Add0~10_combout\,
	cout => \ir|Add0~11\);

-- Location: LCCOMB_X65_Y19_N12
\ir|count_0x[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|count_0x[5]~5_combout\ = (\ir|count_0x[6]~3_combout\) # ((\ir|Add0~10_combout\ & \ir|n_bits_0[4]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|Add0~10_combout\,
	datac => \ir|n_bits_0[4]~7_combout\,
	datad => \ir|count_0x[6]~3_combout\,
	combout => \ir|count_0x[5]~5_combout\);

-- Location: FF_X65_Y19_N13
\ir|count_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|count_0x[5]~5_combout\,
	ena => \ir|p|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|count_0\(5));

-- Location: LCCOMB_X65_Y19_N30
\ir|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|Add0~12_combout\ = \ir|Add0~11\ $ (!\ir|count_0\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ir|count_0\(6),
	cin => \ir|Add0~11\,
	combout => \ir|Add0~12_combout\);

-- Location: LCCOMB_X65_Y19_N6
\ir|count_0x[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|count_0x[6]~6_combout\ = (\ir|count_0x[6]~3_combout\) # ((\ir|Add0~12_combout\ & \ir|n_bits_0[4]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|Add0~12_combout\,
	datac => \ir|n_bits_0[4]~7_combout\,
	datad => \ir|count_0x[6]~3_combout\,
	combout => \ir|count_0x[6]~6_combout\);

-- Location: FF_X65_Y19_N7
\ir|count_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|count_0x[6]~6_combout\,
	ena => \ir|p|pulse~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|count_0\(6));

-- Location: LCCOMB_X65_Y19_N0
\ir|n_bits_0[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|n_bits_0[4]~6_combout\ = (((!\ir|count_0\(5)) # (!\ir|count_0\(4))) # (!\ir|count_0\(3))) # (!\ir|count_0\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(6),
	datab => \ir|count_0\(3),
	datac => \ir|count_0\(4),
	datad => \ir|count_0\(5),
	combout => \ir|n_bits_0[4]~6_combout\);

-- Location: LCCOMB_X65_Y20_N10
\ir|n_bits_0[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|n_bits_0[0]~12_combout\ = (\ir|p|pulse~q\ & ((\ir|rxd_0~q\ $ (\ir|rxd_1~q\)) # (!\ir|n_bits_0[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|rxd_0~q\,
	datab => \ir|n_bits_0[4]~6_combout\,
	datac => \ir|p|pulse~q\,
	datad => \ir|rxd_1~q\,
	combout => \ir|n_bits_0[0]~12_combout\);

-- Location: FF_X65_Y20_N21
\ir|n_bits_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|n_bits_0[0]~8_combout\,
	sclr => \ir|data_0[15]~3_combout\,
	ena => \ir|n_bits_0[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_0\(0));

-- Location: LCCOMB_X65_Y20_N22
\ir|n_bits_0[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|n_bits_0[1]~10_combout\ = (\ir|n_bits_0\(1) & (!\ir|n_bits_0[0]~9\)) # (!\ir|n_bits_0\(1) & ((\ir|n_bits_0[0]~9\) # (GND)))
-- \ir|n_bits_0[1]~11\ = CARRY((!\ir|n_bits_0[0]~9\) # (!\ir|n_bits_0\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir|n_bits_0\(1),
	datad => VCC,
	cin => \ir|n_bits_0[0]~9\,
	combout => \ir|n_bits_0[1]~10_combout\,
	cout => \ir|n_bits_0[1]~11\);

-- Location: FF_X65_Y20_N23
\ir|n_bits_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|n_bits_0[1]~10_combout\,
	sclr => \ir|data_0[15]~3_combout\,
	ena => \ir|n_bits_0[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_0\(1));

-- Location: LCCOMB_X65_Y20_N24
\ir|n_bits_0[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|n_bits_0[2]~13_combout\ = (\ir|n_bits_0\(2) & (\ir|n_bits_0[1]~11\ $ (GND))) # (!\ir|n_bits_0\(2) & (!\ir|n_bits_0[1]~11\ & VCC))
-- \ir|n_bits_0[2]~14\ = CARRY((\ir|n_bits_0\(2) & !\ir|n_bits_0[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|n_bits_0\(2),
	datad => VCC,
	cin => \ir|n_bits_0[1]~11\,
	combout => \ir|n_bits_0[2]~13_combout\,
	cout => \ir|n_bits_0[2]~14\);

-- Location: FF_X65_Y20_N25
\ir|n_bits_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|n_bits_0[2]~13_combout\,
	sclr => \ir|data_0[15]~3_combout\,
	ena => \ir|n_bits_0[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_0\(2));

-- Location: LCCOMB_X65_Y20_N26
\ir|n_bits_0[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|n_bits_0[3]~15_combout\ = (\ir|n_bits_0\(3) & (!\ir|n_bits_0[2]~14\)) # (!\ir|n_bits_0\(3) & ((\ir|n_bits_0[2]~14\) # (GND)))
-- \ir|n_bits_0[3]~16\ = CARRY((!\ir|n_bits_0[2]~14\) # (!\ir|n_bits_0\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir|n_bits_0\(3),
	datad => VCC,
	cin => \ir|n_bits_0[2]~14\,
	combout => \ir|n_bits_0[3]~15_combout\,
	cout => \ir|n_bits_0[3]~16\);

-- Location: FF_X65_Y20_N27
\ir|n_bits_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|n_bits_0[3]~15_combout\,
	sclr => \ir|data_0[15]~3_combout\,
	ena => \ir|n_bits_0[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_0\(3));

-- Location: LCCOMB_X65_Y20_N28
\ir|n_bits_0[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|n_bits_0[4]~17_combout\ = (\ir|n_bits_0\(4) & (\ir|n_bits_0[3]~16\ $ (GND))) # (!\ir|n_bits_0\(4) & (!\ir|n_bits_0[3]~16\ & VCC))
-- \ir|n_bits_0[4]~18\ = CARRY((\ir|n_bits_0\(4) & !\ir|n_bits_0[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ir|n_bits_0\(4),
	datad => VCC,
	cin => \ir|n_bits_0[3]~16\,
	combout => \ir|n_bits_0[4]~17_combout\,
	cout => \ir|n_bits_0[4]~18\);

-- Location: FF_X65_Y20_N29
\ir|n_bits_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|n_bits_0[4]~17_combout\,
	sclr => \ir|data_0[15]~3_combout\,
	ena => \ir|n_bits_0[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_0\(4));

-- Location: LCCOMB_X65_Y20_N30
\ir|n_bits_0[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|n_bits_0[5]~19_combout\ = \ir|n_bits_0\(5) $ (\ir|n_bits_0[4]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ir|n_bits_0\(5),
	cin => \ir|n_bits_0[4]~18\,
	combout => \ir|n_bits_0[5]~19_combout\);

-- Location: FF_X65_Y20_N31
\ir|n_bits_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|n_bits_0[5]~19_combout\,
	sclr => \ir|data_0[15]~3_combout\,
	ena => \ir|n_bits_0[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_0\(5));

-- Location: LCCOMB_X66_Y20_N18
\ir|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|Equal0~0_combout\ = (!\ir|n_bits_0\(4) & (!\ir|n_bits_0\(2) & (!\ir|n_bits_0\(3) & !\ir|n_bits_0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|n_bits_0\(4),
	datab => \ir|n_bits_0\(2),
	datac => \ir|n_bits_0\(3),
	datad => \ir|n_bits_0\(1),
	combout => \ir|Equal0~0_combout\);

-- Location: LCCOMB_X66_Y20_N28
\ir|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|Equal0~1_combout\ = (!\ir|n_bits_0\(5) & (!\ir|n_bits_0\(0) & \ir|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|n_bits_0\(5),
	datac => \ir|n_bits_0\(0),
	datad => \ir|Equal0~0_combout\,
	combout => \ir|Equal0~1_combout\);

-- Location: LCCOMB_X66_Y19_N2
\ir|process_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_1~7_combout\ = (\ir|count_0\(3) & (((\ir|count_0\(1) & \ir|count_0\(2))) # (!\ir|count_0\(5)))) # (!\ir|count_0\(3) & (\ir|count_0\(1) & (\ir|count_0\(2) & !\ir|count_0\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(1),
	datab => \ir|count_0\(3),
	datac => \ir|count_0\(2),
	datad => \ir|count_0\(5),
	combout => \ir|process_1~7_combout\);

-- Location: LCCOMB_X66_Y19_N24
\ir|process_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_1~8_combout\ = (\ir|process_1~7_combout\ & (((!\ir|count_0\(0) & !\ir|count_0\(4))) # (!\ir|count_0\(5)))) # (!\ir|process_1~7_combout\ & ((\ir|count_0\(4) $ (\ir|count_0\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(0),
	datab => \ir|process_1~7_combout\,
	datac => \ir|count_0\(4),
	datad => \ir|count_0\(5),
	combout => \ir|process_1~8_combout\);

-- Location: LCCOMB_X66_Y19_N30
\ir|data_0[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0[15]~0_combout\ = (\ir|count_0\(6)) # ((\ir|count_0\(5) & !\ir|rxd_0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(5),
	datab => \ir|count_0\(6),
	datac => \ir|rxd_0~q\,
	combout => \ir|data_0[15]~0_combout\);

-- Location: LCCOMB_X66_Y19_N6
\ir|process_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_1~5_combout\ = (\ir|count_0\(1) & \ir|count_0\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(1),
	datad => \ir|count_0\(0),
	combout => \ir|process_1~5_combout\);

-- Location: LCCOMB_X66_Y19_N16
\ir|process_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_1~6_combout\ = (\ir|count_0\(3) & (\ir|count_0\(4))) # (!\ir|count_0\(3) & ((\ir|count_0\(4) & (\ir|count_0\(2) & \ir|process_1~5_combout\)) # (!\ir|count_0\(4) & (!\ir|count_0\(2) & !\ir|process_1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(3),
	datab => \ir|count_0\(4),
	datac => \ir|count_0\(2),
	datad => \ir|process_1~5_combout\,
	combout => \ir|process_1~6_combout\);

-- Location: LCCOMB_X66_Y19_N12
\ir|data_0[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0[15]~1_combout\ = (\ir|Equal0~1_combout\ & (\ir|process_1~8_combout\ & (\ir|data_0[15]~0_combout\))) # (!\ir|Equal0~1_combout\ & (((\ir|data_0[15]~0_combout\) # (\ir|process_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|Equal0~1_combout\,
	datab => \ir|process_1~8_combout\,
	datac => \ir|data_0[15]~0_combout\,
	datad => \ir|process_1~6_combout\,
	combout => \ir|data_0[15]~1_combout\);

-- Location: LCCOMB_X66_Y19_N20
\ir|process_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_1~2_combout\ = (\ir|count_0\(2)) # ((\ir|count_0\(3) & \ir|count_0\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(3),
	datac => \ir|count_0\(2),
	datad => \ir|count_0\(0),
	combout => \ir|process_1~2_combout\);

-- Location: LCCOMB_X66_Y19_N14
\ir|process_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_1~3_combout\ = (\ir|count_0\(4) & ((\ir|count_0\(1)) # ((\ir|count_0\(6)) # (\ir|process_1~2_combout\)))) # (!\ir|count_0\(4) & (\ir|count_0\(6) & ((\ir|count_0\(1)) # (\ir|process_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(1),
	datab => \ir|count_0\(4),
	datac => \ir|count_0\(6),
	datad => \ir|process_1~2_combout\,
	combout => \ir|process_1~3_combout\);

-- Location: LCCOMB_X66_Y19_N28
\ir|process_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_1~4_combout\ = (\ir|count_0\(6) & ((\ir|count_0\(3)) # ((\ir|process_1~3_combout\) # (\ir|count_0\(5))))) # (!\ir|count_0\(6) & (!\ir|count_0\(5) & ((!\ir|process_1~3_combout\) # (!\ir|count_0\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(3),
	datab => \ir|process_1~3_combout\,
	datac => \ir|count_0\(6),
	datad => \ir|count_0\(5),
	combout => \ir|process_1~4_combout\);

-- Location: LCCOMB_X66_Y19_N22
\ir|data_0[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0[15]~2_combout\ = (\ir|rxd_0~q\ & (!\ir|data_0[15]~1_combout\ & ((\ir|Equal0~1_combout\)))) # (!\ir|rxd_0~q\ & ((\ir|Equal0~1_combout\ & ((\ir|process_1~4_combout\))) # (!\ir|Equal0~1_combout\ & (\ir|data_0[15]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~1_combout\,
	datab => \ir|process_1~4_combout\,
	datac => \ir|rxd_0~q\,
	datad => \ir|Equal0~1_combout\,
	combout => \ir|data_0[15]~2_combout\);

-- Location: LCCOMB_X66_Y19_N18
\ir|LessThan5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|LessThan5~0_combout\ = (!\ir|count_0\(2) & ((!\ir|count_0\(0)) # (!\ir|count_0\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(1),
	datac => \ir|count_0\(2),
	datad => \ir|count_0\(0),
	combout => \ir|LessThan5~0_combout\);

-- Location: LCCOMB_X66_Y19_N8
\ir|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_1~0_combout\ = (!\ir|count_0\(4) & (!\ir|count_0\(6) & !\ir|count_0\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|count_0\(4),
	datac => \ir|count_0\(6),
	datad => \ir|count_0\(5),
	combout => \ir|process_1~0_combout\);

-- Location: LCCOMB_X66_Y19_N26
\ir|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_1~1_combout\ = (!\ir|Equal0~1_combout\ & ((\ir|count_0\(3) $ (\ir|LessThan5~0_combout\)) # (!\ir|process_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|count_0\(3),
	datab => \ir|LessThan5~0_combout\,
	datac => \ir|process_1~0_combout\,
	datad => \ir|Equal0~1_combout\,
	combout => \ir|process_1~1_combout\);

-- Location: LCCOMB_X65_Y19_N10
\ir|data_0[15]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0[15]~3_combout\ = (\ir|data_0[15]~2_combout\) # ((\ir|rxd_1~q\ & (\ir|rxd_0~q\)) # (!\ir|rxd_1~q\ & ((\ir|process_1~1_combout\) # (!\ir|rxd_0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|rxd_1~q\,
	datab => \ir|data_0[15]~2_combout\,
	datac => \ir|rxd_0~q\,
	datad => \ir|process_1~1_combout\,
	combout => \ir|data_0[15]~3_combout\);

-- Location: LCCOMB_X66_Y19_N0
\ir|data_0x[31]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[31]~22_combout\ = (!\ir|data_0[15]~3_combout\ & (((\ir|count_0\(2) & \ir|count_0\(3))) # (!\ir|process_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datab => \ir|process_1~0_combout\,
	datac => \ir|count_0\(2),
	datad => \ir|count_0\(3),
	combout => \ir|data_0x[31]~22_combout\);

-- Location: LCCOMB_X65_Y20_N4
\ir|data_0[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0[0]~4_combout\ = (\ir|p|pulse~q\ & (!\ir|n_bits_0[4]~7_combout\ & ((\ir|data_0[15]~3_combout\) # (\ir|rxd_1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|p|pulse~q\,
	datab => \ir|data_0[15]~3_combout\,
	datac => \ir|rxd_1~q\,
	datad => \ir|n_bits_0[4]~7_combout\,
	combout => \ir|data_0[0]~4_combout\);

-- Location: FF_X66_Y19_N1
\ir|data_0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[31]~22_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(31));

-- Location: LCCOMB_X66_Y19_N10
\ir|data_0x[30]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[30]~21_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(31),
	combout => \ir|data_0x[30]~21_combout\);

-- Location: FF_X66_Y19_N11
\ir|data_0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[30]~21_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(30));

-- Location: LCCOMB_X66_Y19_N4
\ir|data_0x[29]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[29]~17_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(30),
	combout => \ir|data_0x[29]~17_combout\);

-- Location: FF_X66_Y19_N5
\ir|data_0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[29]~17_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(29));

-- Location: LCCOMB_X67_Y22_N30
\ir|data_0x[28]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[28]~25_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(29),
	combout => \ir|data_0x[28]~25_combout\);

-- Location: FF_X67_Y22_N31
\ir|data_0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[28]~25_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(28));

-- Location: FF_X66_Y20_N11
\ir|n_bits_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|n_bits_0\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_1\(3));

-- Location: LCCOMB_X66_Y20_N16
\ir|n_bits_1[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|n_bits_1[2]~feeder_combout\ = \ir|n_bits_0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|n_bits_0\(2),
	combout => \ir|n_bits_1[2]~feeder_combout\);

-- Location: FF_X66_Y20_N17
\ir|n_bits_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|n_bits_1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_1\(2));

-- Location: FF_X66_Y20_N27
\ir|n_bits_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|n_bits_0\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_1\(1));

-- Location: FF_X66_Y20_N21
\ir|n_bits_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|n_bits_0\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_1\(0));

-- Location: LCCOMB_X66_Y20_N26
\ir|process_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_2~0_combout\ = (!\ir|n_bits_1\(3) & (!\ir|n_bits_1\(2) & (!\ir|n_bits_1\(1) & !\ir|n_bits_1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|n_bits_1\(3),
	datab => \ir|n_bits_1\(2),
	datac => \ir|n_bits_1\(1),
	datad => \ir|n_bits_1\(0),
	combout => \ir|process_2~0_combout\);

-- Location: FF_X66_Y20_N15
\ir|n_bits_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|n_bits_0\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_1\(4));

-- Location: LCCOMB_X66_Y20_N12
\ir|n_bits_1[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|n_bits_1[5]~feeder_combout\ = \ir|n_bits_0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|n_bits_0\(5),
	combout => \ir|n_bits_1[5]~feeder_combout\);

-- Location: FF_X66_Y20_N13
\ir|n_bits_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|n_bits_1[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|n_bits_1\(5));

-- Location: LCCOMB_X66_Y20_N14
\ir|process_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_2~1_combout\ = (\ir|n_bits_0\(0) & (\ir|n_bits_0\(5) & (!\ir|n_bits_1\(4) & \ir|n_bits_1\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|n_bits_0\(0),
	datab => \ir|n_bits_0\(5),
	datac => \ir|n_bits_1\(4),
	datad => \ir|n_bits_1\(5),
	combout => \ir|process_2~1_combout\);

-- Location: LCCOMB_X66_Y20_N20
\ir|process_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|process_2~2_combout\ = (\ir|process_2~0_combout\ & (\ir|process_2~1_combout\ & \ir|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|process_2~0_combout\,
	datab => \ir|process_2~1_combout\,
	datad => \ir|Equal0~0_combout\,
	combout => \ir|process_2~2_combout\);

-- Location: FF_X67_Y22_N7
\ir|data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(28),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(28));

-- Location: LCCOMB_X67_Y22_N14
\ir|data_0x[27]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[27]~23_combout\ = (\ir|data_0\(28) & !\ir|data_0[15]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0\(28),
	datac => \ir|data_0[15]~3_combout\,
	combout => \ir|data_0x[27]~23_combout\);

-- Location: FF_X67_Y22_N15
\ir|data_0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[27]~23_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(27));

-- Location: LCCOMB_X66_Y23_N14
\ir|data_0x[26]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[26]~31_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(27),
	combout => \ir|data_0x[26]~31_combout\);

-- Location: FF_X66_Y23_N15
\ir|data_0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[26]~31_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(26));

-- Location: LCCOMB_X66_Y23_N18
\ir|data_0x[25]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[25]~29_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datac => \ir|data_0\(26),
	combout => \ir|data_0x[25]~29_combout\);

-- Location: FF_X66_Y23_N19
\ir|data_0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[25]~29_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(25));

-- Location: LCCOMB_X66_Y23_N0
\ir|data_0x[24]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[24]~30_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(25),
	combout => \ir|data_0x[24]~30_combout\);

-- Location: FF_X66_Y23_N1
\ir|data_0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[24]~30_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(24));

-- Location: LCCOMB_X66_Y23_N30
\ir|data_0x[23]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[23]~20_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(24),
	combout => \ir|data_0x[23]~20_combout\);

-- Location: FF_X66_Y23_N31
\ir|data_0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[23]~20_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(23));

-- Location: LCCOMB_X67_Y22_N20
\ir|data_0x[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[22]~19_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(23),
	combout => \ir|data_0x[22]~19_combout\);

-- Location: FF_X67_Y22_N21
\ir|data_0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[22]~19_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(22));

-- Location: LCCOMB_X67_Y22_N4
\ir|data_0x[21]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[21]~18_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(22),
	combout => \ir|data_0x[21]~18_combout\);

-- Location: FF_X67_Y22_N5
\ir|data_0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[21]~18_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(21));

-- Location: LCCOMB_X67_Y22_N8
\ir|data_0x[20]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[20]~0_combout\ = (\ir|data_0\(21) & !\ir|data_0[15]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|data_0\(21),
	datac => \ir|data_0[15]~3_combout\,
	combout => \ir|data_0x[20]~0_combout\);

-- Location: FF_X67_Y22_N9
\ir|data_0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[20]~0_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(20));

-- Location: FF_X67_Y22_N23
\ir|data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(20),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(20));

-- Location: LCCOMB_X67_Y22_N2
\ir|data[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[27]~feeder_combout\ = \ir|data_0\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(27),
	combout => \ir|data[27]~feeder_combout\);

-- Location: FF_X67_Y22_N3
\ir|data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[27]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(27));

-- Location: LCCOMB_X67_Y22_N26
\ir|data_0x[19]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[19]~24_combout\ = (\ir|data_0\(20) & !\ir|data_0[15]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|data_0\(20),
	datac => \ir|data_0[15]~3_combout\,
	combout => \ir|data_0x[19]~24_combout\);

-- Location: FF_X67_Y22_N27
\ir|data_0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[19]~24_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(19));

-- Location: FF_X67_Y22_N25
\ir|data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(19),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(19));

-- Location: LCCOMB_X67_Y22_N16
\ir|data[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[22]~feeder_combout\ = \ir|data_0\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(22),
	combout => \ir|data[22]~feeder_combout\);

-- Location: FF_X67_Y22_N17
\ir|data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[22]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(22));

-- Location: LCCOMB_X67_Y22_N18
\ir|data[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[29]~feeder_combout\ = \ir|data_0\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(29),
	combout => \ir|data[29]~feeder_combout\);

-- Location: FF_X67_Y22_N19
\ir|data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[29]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(29));

-- Location: FF_X67_Y22_N13
\ir|data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(21),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(21));

-- Location: LCCOMB_X67_Y22_N28
\ir|data[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[23]~feeder_combout\ = \ir|data_0\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(23),
	combout => \ir|data[23]~feeder_combout\);

-- Location: FF_X67_Y22_N29
\ir|data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[23]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(23));

-- Location: LCCOMB_X67_Y22_N12
\return_IR~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~5_combout\ = (!\ir|data\(22) & (\ir|data\(29) & (!\ir|data\(21) & !\ir|data\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(22),
	datab => \ir|data\(29),
	datac => \ir|data\(21),
	datad => \ir|data\(23),
	combout => \return_IR~5_combout\);

-- Location: LCCOMB_X66_Y20_N6
\ir|data[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[31]~feeder_combout\ = \ir|data_0\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(31),
	combout => \ir|data[31]~feeder_combout\);

-- Location: FF_X66_Y20_N7
\ir|data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[31]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(31));

-- Location: LCCOMB_X66_Y20_N8
\ir|valid~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|valid~feeder_combout\ = \ir|process_2~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|process_2~2_combout\,
	combout => \ir|valid~feeder_combout\);

-- Location: FF_X66_Y20_N9
\ir|valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|valid~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|valid~q\);

-- Location: FF_X66_Y20_N25
\ir|data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(30),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(30));

-- Location: LCCOMB_X66_Y20_N24
\return_IR~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~6_combout\ = (\ir|data\(31) & (\ir|valid~q\ & \ir|data\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(31),
	datab => \ir|valid~q\,
	datac => \ir|data\(30),
	combout => \return_IR~6_combout\);

-- Location: LCCOMB_X66_Y23_N16
\ir|data_0x[18]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[18]~26_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datac => \ir|data_0\(19),
	combout => \ir|data_0x[18]~26_combout\);

-- Location: FF_X66_Y23_N17
\ir|data_0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[18]~26_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(18));

-- Location: LCCOMB_X66_Y23_N6
\ir|data_0x[17]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[17]~27_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datac => \ir|data_0\(18),
	combout => \ir|data_0x[17]~27_combout\);

-- Location: FF_X66_Y23_N7
\ir|data_0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[17]~27_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(17));

-- Location: LCCOMB_X66_Y23_N24
\ir|data_0x[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[16]~28_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(17),
	combout => \ir|data_0x[16]~28_combout\);

-- Location: FF_X66_Y23_N25
\ir|data_0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[16]~28_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(16));

-- Location: LCCOMB_X66_Y23_N12
\ir|data_0x[15]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[15]~16_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(16),
	combout => \ir|data_0x[15]~16_combout\);

-- Location: FF_X66_Y23_N13
\ir|data_0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[15]~16_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(15));

-- Location: LCCOMB_X69_Y22_N10
\ir|data_0x[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[14]~14_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(15),
	combout => \ir|data_0x[14]~14_combout\);

-- Location: FF_X69_Y22_N11
\ir|data_0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[14]~14_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(14));

-- Location: LCCOMB_X69_Y22_N26
\ir|data_0x[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[13]~13_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(14),
	combout => \ir|data_0x[13]~13_combout\);

-- Location: FF_X69_Y22_N27
\ir|data_0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[13]~13_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(13));

-- Location: LCCOMB_X69_Y22_N24
\ir|data_0x[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[12]~15_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datac => \ir|data_0\(13),
	combout => \ir|data_0x[12]~15_combout\);

-- Location: FF_X69_Y22_N25
\ir|data_0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[12]~15_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(12));

-- Location: LCCOMB_X69_Y22_N8
\ir|data_0x[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[11]~11_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(12),
	combout => \ir|data_0x[11]~11_combout\);

-- Location: FF_X69_Y22_N9
\ir|data_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[11]~11_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(11));

-- Location: LCCOMB_X69_Y22_N0
\ir|data_0x[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[10]~12_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datac => \ir|data_0\(11),
	combout => \ir|data_0x[10]~12_combout\);

-- Location: FF_X69_Y22_N1
\ir|data_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[10]~12_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(10));

-- Location: LCCOMB_X69_Y22_N6
\ir|data_0x[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[9]~10_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(10),
	combout => \ir|data_0x[9]~10_combout\);

-- Location: FF_X69_Y22_N7
\ir|data_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[9]~10_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(9));

-- Location: LCCOMB_X69_Y22_N20
\ir|data_0x[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[8]~9_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(9),
	combout => \ir|data_0x[8]~9_combout\);

-- Location: FF_X69_Y22_N21
\ir|data_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[8]~9_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(8));

-- Location: LCCOMB_X69_Y22_N28
\ir|data_0x[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[7]~5_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(8),
	combout => \ir|data_0x[7]~5_combout\);

-- Location: FF_X69_Y22_N29
\ir|data_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[7]~5_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(7));

-- Location: LCCOMB_X68_Y22_N2
\ir|data_0x[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[6]~8_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(7),
	combout => \ir|data_0x[6]~8_combout\);

-- Location: FF_X68_Y22_N3
\ir|data_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[6]~8_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(6));

-- Location: LCCOMB_X68_Y22_N30
\ir|data[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[6]~feeder_combout\ = \ir|data_0\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(6),
	combout => \ir|data[6]~feeder_combout\);

-- Location: FF_X68_Y22_N31
\ir|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[6]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(6));

-- Location: LCCOMB_X68_Y22_N10
\ir|data_0x[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[5]~7_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(6),
	combout => \ir|data_0x[5]~7_combout\);

-- Location: FF_X68_Y22_N11
\ir|data_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[5]~7_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(5));

-- Location: LCCOMB_X68_Y22_N16
\ir|data[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[5]~feeder_combout\ = \ir|data_0\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(5),
	combout => \ir|data[5]~feeder_combout\);

-- Location: FF_X68_Y22_N17
\ir|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[5]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(5));

-- Location: LCCOMB_X68_Y22_N26
\ir|data_0x[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[4]~6_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(5),
	combout => \ir|data_0x[4]~6_combout\);

-- Location: FF_X68_Y22_N27
\ir|data_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[4]~6_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(4));

-- Location: FF_X68_Y22_N13
\ir|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(4),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(4));

-- Location: LCCOMB_X68_Y22_N18
\ir|data[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[7]~feeder_combout\ = \ir|data_0\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(7),
	combout => \ir|data[7]~feeder_combout\);

-- Location: FF_X68_Y22_N19
\ir|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[7]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(7));

-- Location: LCCOMB_X68_Y22_N12
\return_IR~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~1_combout\ = (!\ir|data\(6) & (!\ir|data\(5) & (!\ir|data\(4) & \ir|data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(6),
	datab => \ir|data\(5),
	datac => \ir|data\(4),
	datad => \ir|data\(7),
	combout => \return_IR~1_combout\);

-- Location: LCCOMB_X69_Y22_N12
\ir|data[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[15]~feeder_combout\ = \ir|data_0\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(15),
	combout => \ir|data[15]~feeder_combout\);

-- Location: FF_X69_Y22_N13
\ir|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[15]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(15));

-- Location: LCCOMB_X69_Y22_N4
\ir|data[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[14]~feeder_combout\ = \ir|data_0\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(14),
	combout => \ir|data[14]~feeder_combout\);

-- Location: FF_X69_Y22_N5
\ir|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[14]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(14));

-- Location: FF_X69_Y22_N23
\ir|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(13),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(13));

-- Location: LCCOMB_X69_Y22_N18
\ir|data[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[12]~feeder_combout\ = \ir|data_0\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(12),
	combout => \ir|data[12]~feeder_combout\);

-- Location: FF_X69_Y22_N19
\ir|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[12]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(12));

-- Location: LCCOMB_X69_Y22_N22
\return_IR~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~3_combout\ = (!\ir|data\(15) & (\ir|data\(14) & (\ir|data\(13) & !\ir|data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(15),
	datab => \ir|data\(14),
	datac => \ir|data\(13),
	datad => \ir|data\(12),
	combout => \return_IR~3_combout\);

-- Location: LCCOMB_X68_Y22_N24
\ir|data_0x[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[3]~4_combout\ = (\ir|data_0\(4) & !\ir|data_0[15]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data_0\(4),
	datac => \ir|data_0[15]~3_combout\,
	combout => \ir|data_0x[3]~4_combout\);

-- Location: FF_X68_Y22_N25
\ir|data_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[3]~4_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(3));

-- Location: LCCOMB_X68_Y22_N6
\ir|data[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[3]~feeder_combout\ = \ir|data_0\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(3),
	combout => \ir|data[3]~feeder_combout\);

-- Location: FF_X68_Y22_N7
\ir|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[3]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(3));

-- Location: LCCOMB_X68_Y22_N0
\ir|data_0x[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[2]~2_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(3),
	combout => \ir|data_0x[2]~2_combout\);

-- Location: FF_X68_Y22_N1
\ir|data_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[2]~2_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(2));

-- Location: LCCOMB_X68_Y22_N4
\ir|data_0x[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[1]~1_combout\ = (!\ir|data_0[15]~3_combout\ & \ir|data_0\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|data_0[15]~3_combout\,
	datad => \ir|data_0\(2),
	combout => \ir|data_0x[1]~1_combout\);

-- Location: FF_X68_Y22_N5
\ir|data_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[1]~1_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(1));

-- Location: LCCOMB_X68_Y22_N8
\ir|data_0x[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data_0x[0]~3_combout\ = (\ir|data_0\(1) & !\ir|data_0[15]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|data_0\(1),
	datac => \ir|data_0[15]~3_combout\,
	combout => \ir|data_0x[0]~3_combout\);

-- Location: FF_X68_Y22_N9
\ir|data_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data_0x[0]~3_combout\,
	ena => \ir|data_0[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data_0\(0));

-- Location: FF_X68_Y22_N15
\ir|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(0),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(0));

-- Location: FF_X68_Y22_N23
\ir|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(1),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(1));

-- Location: LCCOMB_X68_Y22_N20
\ir|data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[2]~feeder_combout\ = \ir|data_0\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(2),
	combout => \ir|data[2]~feeder_combout\);

-- Location: FF_X68_Y22_N21
\ir|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[2]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(2));

-- Location: LCCOMB_X68_Y22_N22
\return_IR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~0_combout\ = (!\ir|data\(3) & (!\ir|data\(0) & (\ir|data\(1) & \ir|data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(3),
	datab => \ir|data\(0),
	datac => \ir|data\(1),
	datad => \ir|data\(2),
	combout => \return_IR~0_combout\);

-- Location: LCCOMB_X69_Y22_N30
\ir|data[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[10]~feeder_combout\ = \ir|data_0\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(10),
	combout => \ir|data[10]~feeder_combout\);

-- Location: FF_X69_Y22_N31
\ir|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[10]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(10));

-- Location: LCCOMB_X69_Y22_N14
\ir|data[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[8]~feeder_combout\ = \ir|data_0\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(8),
	combout => \ir|data[8]~feeder_combout\);

-- Location: FF_X69_Y22_N15
\ir|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[8]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(8));

-- Location: FF_X69_Y22_N3
\ir|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(11),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(11));

-- Location: LCCOMB_X69_Y22_N16
\ir|data[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[9]~feeder_combout\ = \ir|data_0\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(9),
	combout => \ir|data[9]~feeder_combout\);

-- Location: FF_X69_Y22_N17
\ir|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[9]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(9));

-- Location: LCCOMB_X69_Y22_N2
\return_IR~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~2_combout\ = (!\ir|data\(10) & (\ir|data\(8) & (\ir|data\(11) & \ir|data\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(10),
	datab => \ir|data\(8),
	datac => \ir|data\(11),
	datad => \ir|data\(9),
	combout => \return_IR~2_combout\);

-- Location: LCCOMB_X68_Y22_N28
\return_IR~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~4_combout\ = (\return_IR~1_combout\ & (\return_IR~3_combout\ & (\return_IR~0_combout\ & \return_IR~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \return_IR~1_combout\,
	datab => \return_IR~3_combout\,
	datac => \return_IR~0_combout\,
	datad => \return_IR~2_combout\,
	combout => \return_IR~4_combout\);

-- Location: LCCOMB_X67_Y22_N0
\return_IR~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~7_combout\ = (\return_IR~5_combout\ & (\return_IR~6_combout\ & \return_IR~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \return_IR~5_combout\,
	datac => \return_IR~6_combout\,
	datad => \return_IR~4_combout\,
	combout => \return_IR~7_combout\);

-- Location: LCCOMB_X67_Y22_N24
\score_home_IR_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_home_IR_3~0_combout\ = (\ir|data\(27) & (!\ir|data\(19) & \return_IR~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|data\(27),
	datac => \ir|data\(19),
	datad => \return_IR~7_combout\,
	combout => \score_home_IR_3~0_combout\);

-- Location: LCCOMB_X67_Y22_N10
\return_IR~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~8_combout\ = (!\ir|data\(28) & (\ir|data\(20) & \score_home_IR_3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(28),
	datac => \ir|data\(20),
	datad => \score_home_IR_3~0_combout\,
	combout => \return_IR~8_combout\);

-- Location: LCCOMB_X70_Y23_N22
\ir|data[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ir|data[18]~feeder_combout\ = \ir|data_0\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ir|data_0\(18),
	combout => \ir|data[18]~feeder_combout\);

-- Location: FF_X70_Y23_N23
\ir|data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \ir|data[18]~feeder_combout\,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(18));

-- Location: FF_X70_Y23_N9
\ir|data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(26),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(26));

-- Location: FF_X70_Y23_N15
\ir|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(16),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(16));

-- Location: FF_X70_Y23_N31
\ir|data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(24),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(24));

-- Location: LCCOMB_X70_Y23_N30
\score_home_IR_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_home_IR_2~0_combout\ = (!\ir|data\(16) & \ir|data\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|data\(16),
	datac => \ir|data\(24),
	combout => \score_home_IR_2~0_combout\);

-- Location: LCCOMB_X68_Y23_N2
\fouls_guest_IR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fouls_guest_IR~0_combout\ = (\return_IR~8_combout\ & (\ir|data\(18) & (!\ir|data\(26) & \score_home_IR_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \return_IR~8_combout\,
	datab => \ir|data\(18),
	datac => \ir|data\(26),
	datad => \score_home_IR_2~0_combout\,
	combout => \fouls_guest_IR~0_combout\);

-- Location: FF_X70_Y23_N1
\ir|data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(17),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(17));

-- Location: FF_X70_Y23_N5
\ir|data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \ir|data_0\(25),
	sload => VCC,
	ena => \ir|process_2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|data\(25));

-- Location: LCCOMB_X66_Y23_N26
\s_startgame~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_startgame~0_combout\ = (\fouls_guest_IR~0_combout\ & (\ir|data\(17) & !\ir|data\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fouls_guest_IR~0_combout\,
	datac => \ir|data\(17),
	datad => \ir|data\(25),
	combout => \s_startgame~0_combout\);

-- Location: FF_X66_Y23_N27
s_startgame : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_startgame~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_startgame~q\);

-- Location: LCCOMB_X66_Y23_N20
\register_enable_counter|dataOut~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \register_enable_counter|dataOut~0_combout\ = (\register_enable_counter|dataOut~q\) # (\s_startgame~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \register_enable_counter|dataOut~q\,
	datad => \s_startgame~q\,
	combout => \register_enable_counter|dataOut~0_combout\);

-- Location: LCCOMB_X70_Y23_N14
\return_IR~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~9_combout\ = (\ir|data\(17) & (!\ir|data\(25) & (\ir|data\(16) & !\ir|data\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(17),
	datab => \ir|data\(25),
	datac => \ir|data\(16),
	datad => \ir|data\(24),
	combout => \return_IR~9_combout\);

-- Location: LCCOMB_X68_Y23_N20
\return_IR~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~10_combout\ = (\return_IR~8_combout\ & (!\ir|data\(26) & (\return_IR~9_combout\ & \ir|data\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \return_IR~8_combout\,
	datab => \ir|data\(26),
	datac => \return_IR~9_combout\,
	datad => \ir|data\(18),
	combout => \return_IR~10_combout\);

-- Location: FF_X68_Y23_N21
return_IR : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \return_IR~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \return_IR~q\);

-- Location: LCCOMB_X67_Y22_N22
\fouls_home_IR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \fouls_home_IR~0_combout\ = (!\ir|data\(28) & (\ir|data\(19) & (\ir|data\(20) & !\ir|data\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(28),
	datab => \ir|data\(19),
	datac => \ir|data\(20),
	datad => \ir|data\(27),
	combout => \fouls_home_IR~0_combout\);

-- Location: LCCOMB_X70_Y23_N8
\score_home_IR_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_home_IR_1~0_combout\ = (!\ir|data\(18) & \ir|data\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(18),
	datac => \ir|data\(26),
	combout => \score_home_IR_1~0_combout\);

-- Location: LCCOMB_X70_Y23_N18
\fouls_home_IR~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fouls_home_IR~1_combout\ = (\score_home_IR_2~0_combout\ & (\return_IR~7_combout\ & (\fouls_home_IR~0_combout\ & \score_home_IR_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \score_home_IR_2~0_combout\,
	datab => \return_IR~7_combout\,
	datac => \fouls_home_IR~0_combout\,
	datad => \score_home_IR_1~0_combout\,
	combout => \fouls_home_IR~1_combout\);

-- Location: LCCOMB_X70_Y23_N20
\channel_up_IR~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \channel_up_IR~0_combout\ = (\ir|data\(17) & (\fouls_home_IR~1_combout\ & !\ir|data\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(17),
	datab => \fouls_home_IR~1_combout\,
	datac => \ir|data\(25),
	combout => \channel_up_IR~0_combout\);

-- Location: LCCOMB_X68_Y23_N16
\channel_up_IR~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \channel_up_IR~feeder_combout\ = \channel_up_IR~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \channel_up_IR~0_combout\,
	combout => \channel_up_IR~feeder_combout\);

-- Location: FF_X68_Y23_N17
channel_up_IR : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \channel_up_IR~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \channel_up_IR~q\);

-- Location: LCCOMB_X73_Y17_N2
\counterUp_period|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|process_0~0_combout\ = (\LessThan125~1_combout\) # ((!\channel_up_IR~q\) # (!\end_of_period~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan125~1_combout\,
	datac => \end_of_period~q\,
	datad => \channel_up_IR~q\,
	combout => \counterUp_period|process_0~0_combout\);

-- Location: LCCOMB_X74_Y17_N12
\counterUp_period|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|Add0~0_combout\ = \counterUp_period|s_count\(0) $ (GND)
-- \counterUp_period|Add0~1\ = CARRY(!\counterUp_period|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_period|s_count\(0),
	datad => VCC,
	combout => \counterUp_period|Add0~0_combout\,
	cout => \counterUp_period|Add0~1\);

-- Location: LCCOMB_X74_Y17_N30
\counterUp_period|s_count~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|s_count~15_combout\ = (!\comb~0_combout\ & ((\counterUp_period|process_0~0_combout\ & (\counterUp_period|s_count\(0))) # (!\counterUp_period|process_0~0_combout\ & ((!\counterUp_period|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_period|process_0~0_combout\,
	datab => \comb~0_combout\,
	datac => \counterUp_period|s_count\(0),
	datad => \counterUp_period|Add0~0_combout\,
	combout => \counterUp_period|s_count~15_combout\);

-- Location: FF_X74_Y17_N31
\counterUp_period|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_period|s_count~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_period|s_count\(0));

-- Location: LCCOMB_X74_Y17_N14
\counterUp_period|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|Add0~2_combout\ = (\counterUp_period|s_count\(1) & (!\counterUp_period|Add0~1\)) # (!\counterUp_period|s_count\(1) & ((\counterUp_period|Add0~1\) # (GND)))
-- \counterUp_period|Add0~3\ = CARRY((!\counterUp_period|Add0~1\) # (!\counterUp_period|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_period|s_count\(1),
	datad => VCC,
	cin => \counterUp_period|Add0~1\,
	combout => \counterUp_period|Add0~2_combout\,
	cout => \counterUp_period|Add0~3\);

-- Location: LCCOMB_X74_Y17_N8
\counterUp_period|s_count~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|s_count~22_combout\ = (\counterUp_period|Add0~2_combout\ & ((!\return_IR~q\) # (!\end_of_game~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \end_of_game~q\,
	datac => \return_IR~q\,
	datad => \counterUp_period|Add0~2_combout\,
	combout => \counterUp_period|s_count~22_combout\);

-- Location: LCCOMB_X73_Y17_N16
\counterUp_period|s_count[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|s_count[4]~14_combout\ = (\comb~0_combout\) # ((\end_of_period~q\ & (\channel_up_IR~q\ & !\LessThan125~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \end_of_period~q\,
	datab => \channel_up_IR~q\,
	datac => \comb~0_combout\,
	datad => \LessThan125~1_combout\,
	combout => \counterUp_period|s_count[4]~14_combout\);

-- Location: FF_X74_Y17_N9
\counterUp_period|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_period|s_count~22_combout\,
	ena => \counterUp_period|s_count[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_period|s_count\(1));

-- Location: LCCOMB_X74_Y17_N16
\counterUp_period|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|Add0~4_combout\ = (\counterUp_period|s_count\(2) & (\counterUp_period|Add0~3\ $ (GND))) # (!\counterUp_period|s_count\(2) & (!\counterUp_period|Add0~3\ & VCC))
-- \counterUp_period|Add0~5\ = CARRY((\counterUp_period|s_count\(2) & !\counterUp_period|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_period|s_count\(2),
	datad => VCC,
	cin => \counterUp_period|Add0~3\,
	combout => \counterUp_period|Add0~4_combout\,
	cout => \counterUp_period|Add0~5\);

-- Location: LCCOMB_X74_Y17_N6
\counterUp_period|s_count~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|s_count~16_combout\ = (\counterUp_period|Add0~4_combout\ & ((!\return_IR~q\) # (!\end_of_game~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \end_of_game~q\,
	datac => \return_IR~q\,
	datad => \counterUp_period|Add0~4_combout\,
	combout => \counterUp_period|s_count~16_combout\);

-- Location: FF_X74_Y17_N7
\counterUp_period|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_period|s_count~16_combout\,
	ena => \counterUp_period|s_count[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_period|s_count\(2));

-- Location: LCCOMB_X74_Y17_N18
\counterUp_period|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|Add0~6_combout\ = (\counterUp_period|s_count\(3) & (!\counterUp_period|Add0~5\)) # (!\counterUp_period|s_count\(3) & ((\counterUp_period|Add0~5\) # (GND)))
-- \counterUp_period|Add0~7\ = CARRY((!\counterUp_period|Add0~5\) # (!\counterUp_period|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_period|s_count\(3),
	datad => VCC,
	cin => \counterUp_period|Add0~5\,
	combout => \counterUp_period|Add0~6_combout\,
	cout => \counterUp_period|Add0~7\);

-- Location: LCCOMB_X74_Y17_N0
\counterUp_period|s_count~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|s_count~17_combout\ = (\counterUp_period|Add0~6_combout\ & ((!\return_IR~q\) # (!\end_of_game~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \end_of_game~q\,
	datac => \return_IR~q\,
	datad => \counterUp_period|Add0~6_combout\,
	combout => \counterUp_period|s_count~17_combout\);

-- Location: FF_X74_Y17_N1
\counterUp_period|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_period|s_count~17_combout\,
	ena => \counterUp_period|s_count[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_period|s_count\(3));

-- Location: LCCOMB_X74_Y17_N20
\counterUp_period|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|Add0~8_combout\ = (\counterUp_period|s_count\(4) & (\counterUp_period|Add0~7\ $ (GND))) # (!\counterUp_period|s_count\(4) & (!\counterUp_period|Add0~7\ & VCC))
-- \counterUp_period|Add0~9\ = CARRY((\counterUp_period|s_count\(4) & !\counterUp_period|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_period|s_count\(4),
	datad => VCC,
	cin => \counterUp_period|Add0~7\,
	combout => \counterUp_period|Add0~8_combout\,
	cout => \counterUp_period|Add0~9\);

-- Location: LCCOMB_X74_Y17_N2
\counterUp_period|s_count~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|s_count~18_combout\ = (\counterUp_period|Add0~8_combout\ & ((!\return_IR~q\) # (!\end_of_game~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \end_of_game~q\,
	datac => \return_IR~q\,
	datad => \counterUp_period|Add0~8_combout\,
	combout => \counterUp_period|s_count~18_combout\);

-- Location: FF_X74_Y17_N3
\counterUp_period|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_period|s_count~18_combout\,
	ena => \counterUp_period|s_count[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_period|s_count\(4));

-- Location: LCCOMB_X74_Y17_N22
\counterUp_period|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|Add0~10_combout\ = (\counterUp_period|s_count\(5) & (!\counterUp_period|Add0~9\)) # (!\counterUp_period|s_count\(5) & ((\counterUp_period|Add0~9\) # (GND)))
-- \counterUp_period|Add0~11\ = CARRY((!\counterUp_period|Add0~9\) # (!\counterUp_period|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_period|s_count\(5),
	datad => VCC,
	cin => \counterUp_period|Add0~9\,
	combout => \counterUp_period|Add0~10_combout\,
	cout => \counterUp_period|Add0~11\);

-- Location: LCCOMB_X74_Y17_N4
\counterUp_period|s_count~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|s_count~19_combout\ = (\counterUp_period|Add0~10_combout\ & ((!\end_of_game~q\) # (!\return_IR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \return_IR~q\,
	datac => \counterUp_period|Add0~10_combout\,
	datad => \end_of_game~q\,
	combout => \counterUp_period|s_count~19_combout\);

-- Location: FF_X74_Y17_N5
\counterUp_period|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_period|s_count~19_combout\,
	ena => \counterUp_period|s_count[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_period|s_count\(5));

-- Location: LCCOMB_X74_Y17_N24
\counterUp_period|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|Add0~12_combout\ = (\counterUp_period|s_count\(6) & (\counterUp_period|Add0~11\ $ (GND))) # (!\counterUp_period|s_count\(6) & (!\counterUp_period|Add0~11\ & VCC))
-- \counterUp_period|Add0~13\ = CARRY((\counterUp_period|s_count\(6) & !\counterUp_period|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_period|s_count\(6),
	datad => VCC,
	cin => \counterUp_period|Add0~11\,
	combout => \counterUp_period|Add0~12_combout\,
	cout => \counterUp_period|Add0~13\);

-- Location: LCCOMB_X73_Y17_N6
\counterUp_period|s_count~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|s_count~20_combout\ = (\counterUp_period|Add0~12_combout\ & ((!\end_of_game~q\) # (!\return_IR~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \return_IR~q\,
	datac => \end_of_game~q\,
	datad => \counterUp_period|Add0~12_combout\,
	combout => \counterUp_period|s_count~20_combout\);

-- Location: FF_X73_Y17_N7
\counterUp_period|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_period|s_count~20_combout\,
	ena => \counterUp_period|s_count[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_period|s_count\(6));

-- Location: LCCOMB_X74_Y17_N26
\counterUp_period|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|Add0~14_combout\ = \counterUp_period|Add0~13\ $ (\counterUp_period|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \counterUp_period|s_count\(7),
	cin => \counterUp_period|Add0~13\,
	combout => \counterUp_period|Add0~14_combout\);

-- Location: LCCOMB_X73_Y17_N24
\counterUp_period|s_count~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_period|s_count~21_combout\ = (\counterUp_period|Add0~14_combout\ & ((!\return_IR~q\) # (!\end_of_game~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_period|Add0~14_combout\,
	datac => \end_of_game~q\,
	datad => \return_IR~q\,
	combout => \counterUp_period|s_count~21_combout\);

-- Location: FF_X73_Y17_N25
\counterUp_period|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_period|s_count~21_combout\,
	ena => \counterUp_period|s_count[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_period|s_count\(7));

-- Location: LCCOMB_X74_Y17_N10
\LessThan125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan125~0_combout\ = (\counterUp_period|s_count\(2)) # ((\counterUp_period|s_count\(3)) # ((\counterUp_period|s_count\(5)) # (\counterUp_period|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_period|s_count\(2),
	datab => \counterUp_period|s_count\(3),
	datac => \counterUp_period|s_count\(5),
	datad => \counterUp_period|s_count\(4),
	combout => \LessThan125~0_combout\);

-- Location: LCCOMB_X73_Y17_N30
\LessThan125~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan125~1_combout\ = (\counterUp_period|s_count\(6)) # ((\counterUp_period|s_count\(7)) # (\LessThan125~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_period|s_count\(6),
	datab => \counterUp_period|s_count\(7),
	datac => \LessThan125~0_combout\,
	combout => \LessThan125~1_combout\);

-- Location: LCCOMB_X68_Y23_N14
\cntBCD_Down4|count_proc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|count_proc~0_combout\ = (\register_enable_counter|dataOut~q\ & (((!\cntBCD_Down4|Equal0~1_combout\) # (!\cntBCD_Down4|Equal0~2_combout\)) # (!\cntBCD_Down4|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|Equal0~0_combout\,
	datab => \cntBCD_Down4|Equal0~2_combout\,
	datac => \register_enable_counter|dataOut~q\,
	datad => \cntBCD_Down4|Equal0~1_combout\,
	combout => \cntBCD_Down4|count_proc~0_combout\);

-- Location: LCCOMB_X68_Y23_N4
\cntBCD_Down4|s_count[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[0]~13_combout\ = \cntBCD_Down4|count_proc~0_combout\ $ (\cntBCD_Down4|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cntBCD_Down4|count_proc~0_combout\,
	datad => \cntBCD_Down4|s_count\(0),
	combout => \cntBCD_Down4|s_count[0]~13_combout\);

-- Location: LCCOMB_X68_Y23_N26
\comb~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~2_combout\ = (\end_of_period~q\ & ((\channel_up_IR~q\) # ((\end_of_game~q\ & \return_IR~q\)))) # (!\end_of_period~q\ & (((\end_of_game~q\ & \return_IR~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \end_of_period~q\,
	datab => \channel_up_IR~q\,
	datac => \end_of_game~q\,
	datad => \return_IR~q\,
	combout => \comb~2_combout\);

-- Location: FF_X68_Y23_N31
\cntBCD_Down4|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider_1HZ|clkOut~clkctrl_outclk\,
	asdata => \cntBCD_Down4|s_count[0]~13_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cntBCD_Down4|s_count\(0));

-- Location: LCCOMB_X67_Y23_N18
\cntBCD_Down4|s_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[1]~10_combout\ = (\register_enable_counter|dataOut~q\ & (!\cntBCD_Down4|Equal0~1_combout\ & (\cntBCD_Down4|s_count\(0) $ (!\cntBCD_Down4|s_count\(1))))) # (!\register_enable_counter|dataOut~q\ & (((\cntBCD_Down4|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(0),
	datab => \register_enable_counter|dataOut~q\,
	datac => \cntBCD_Down4|s_count\(1),
	datad => \cntBCD_Down4|Equal0~1_combout\,
	combout => \cntBCD_Down4|s_count[1]~10_combout\);

-- Location: LCCOMB_X67_Y23_N8
\cntBCD_Down4|s_count[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[1]~feeder_combout\ = \cntBCD_Down4|s_count[1]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cntBCD_Down4|s_count[1]~10_combout\,
	combout => \cntBCD_Down4|s_count[1]~feeder_combout\);

-- Location: FF_X67_Y23_N9
\cntBCD_Down4|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider_1HZ|clkOut~clkctrl_outclk\,
	d => \cntBCD_Down4|s_count[1]~feeder_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cntBCD_Down4|s_count\(1));

-- Location: LCCOMB_X67_Y23_N4
\cntBCD_Down4|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|Add2~0_combout\ = \cntBCD_Down4|s_count\(2) $ (((\cntBCD_Down4|s_count\(1)) # (\cntBCD_Down4|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(2),
	datab => \cntBCD_Down4|s_count\(1),
	datac => \cntBCD_Down4|s_count\(0),
	combout => \cntBCD_Down4|Add2~0_combout\);

-- Location: LCCOMB_X67_Y23_N22
\cntBCD_Down4|s_count[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[2]~11_combout\ = (\register_enable_counter|dataOut~q\ & (((!\cntBCD_Down4|Add2~0_combout\ & !\cntBCD_Down4|Equal0~1_combout\)))) # (!\register_enable_counter|dataOut~q\ & (\cntBCD_Down4|s_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(2),
	datab => \register_enable_counter|dataOut~q\,
	datac => \cntBCD_Down4|Add2~0_combout\,
	datad => \cntBCD_Down4|Equal0~1_combout\,
	combout => \cntBCD_Down4|s_count[2]~11_combout\);

-- Location: LCCOMB_X67_Y23_N26
\cntBCD_Down4|s_count[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[2]~feeder_combout\ = \cntBCD_Down4|s_count[2]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cntBCD_Down4|s_count[2]~11_combout\,
	combout => \cntBCD_Down4|s_count[2]~feeder_combout\);

-- Location: FF_X67_Y23_N27
\cntBCD_Down4|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider_1HZ|clkOut~clkctrl_outclk\,
	d => \cntBCD_Down4|s_count[2]~feeder_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cntBCD_Down4|s_count\(2));

-- Location: LCCOMB_X69_Y23_N8
\cntBCD_Down4|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|Add2~1_combout\ = \cntBCD_Down4|s_count\(3) $ (((\cntBCD_Down4|s_count\(0)) # ((\cntBCD_Down4|s_count\(2)) # (\cntBCD_Down4|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(0),
	datab => \cntBCD_Down4|s_count\(3),
	datac => \cntBCD_Down4|s_count\(2),
	datad => \cntBCD_Down4|s_count\(1),
	combout => \cntBCD_Down4|Add2~1_combout\);

-- Location: LCCOMB_X69_Y23_N18
\cntBCD_Down4|s_count[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[3]~12_combout\ = (\register_enable_counter|dataOut~q\ & (((!\cntBCD_Down4|Add2~1_combout\ & \cntBCD_Down4|count_proc~0_combout\)))) # (!\register_enable_counter|dataOut~q\ & ((\cntBCD_Down4|s_count\(3)) # 
-- ((!\cntBCD_Down4|Add2~1_combout\ & \cntBCD_Down4|count_proc~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_enable_counter|dataOut~q\,
	datab => \cntBCD_Down4|s_count\(3),
	datac => \cntBCD_Down4|Add2~1_combout\,
	datad => \cntBCD_Down4|count_proc~0_combout\,
	combout => \cntBCD_Down4|s_count[3]~12_combout\);

-- Location: LCCOMB_X69_Y23_N0
\cntBCD_Down4|s_count[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[3]~feeder_combout\ = \cntBCD_Down4|s_count[3]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \cntBCD_Down4|s_count[3]~12_combout\,
	combout => \cntBCD_Down4|s_count[3]~feeder_combout\);

-- Location: FF_X69_Y23_N1
\cntBCD_Down4|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider_1HZ|clkOut~clkctrl_outclk\,
	d => \cntBCD_Down4|s_count[3]~feeder_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cntBCD_Down4|s_count\(3));

-- Location: LCCOMB_X68_Y23_N18
\cntBCD_Down4|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|Equal0~1_combout\ = (!\cntBCD_Down4|s_count\(2) & (!\cntBCD_Down4|s_count\(0) & (!\cntBCD_Down4|s_count\(3) & !\cntBCD_Down4|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(2),
	datab => \cntBCD_Down4|s_count\(0),
	datac => \cntBCD_Down4|s_count\(3),
	datad => \cntBCD_Down4|s_count\(1),
	combout => \cntBCD_Down4|Equal0~1_combout\);

-- Location: LCCOMB_X68_Y23_N6
\cntBCD_Down4|s_count[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[8]~2_combout\ = (\cntBCD_Down4|Equal0~0_combout\ & (!\cntBCD_Down4|Equal0~2_combout\ & (\register_enable_counter|dataOut~q\ & \cntBCD_Down4|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|Equal0~0_combout\,
	datab => \cntBCD_Down4|Equal0~2_combout\,
	datac => \register_enable_counter|dataOut~q\,
	datad => \cntBCD_Down4|Equal0~1_combout\,
	combout => \cntBCD_Down4|s_count[8]~2_combout\);

-- Location: LCCOMB_X67_Y23_N14
\cntBCD_Down4|s_count[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[8]~3_combout\ = \cntBCD_Down4|s_count\(8) $ (\cntBCD_Down4|s_count[8]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cntBCD_Down4|s_count\(8),
	datad => \cntBCD_Down4|s_count[8]~2_combout\,
	combout => \cntBCD_Down4|s_count[8]~3_combout\);

-- Location: FF_X67_Y23_N15
\cntBCD_Down4|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider_1HZ|clkOut~clkctrl_outclk\,
	d => \cntBCD_Down4|s_count[8]~3_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cntBCD_Down4|s_count\(8));

-- Location: LCCOMB_X67_Y23_N16
\cntBCD_Down4|s_count[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[9]~4_combout\ = (\cntBCD_Down4|s_count[8]~2_combout\ & (!\cntBCD_Down4|Equal0~2_combout\ & (\cntBCD_Down4|s_count\(8) $ (!\cntBCD_Down4|s_count\(9))))) # (!\cntBCD_Down4|s_count[8]~2_combout\ & (((\cntBCD_Down4|s_count\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|Equal0~2_combout\,
	datab => \cntBCD_Down4|s_count\(8),
	datac => \cntBCD_Down4|s_count\(9),
	datad => \cntBCD_Down4|s_count[8]~2_combout\,
	combout => \cntBCD_Down4|s_count[9]~4_combout\);

-- Location: FF_X67_Y23_N17
\cntBCD_Down4|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider_1HZ|clkOut~clkctrl_outclk\,
	d => \cntBCD_Down4|s_count[9]~4_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cntBCD_Down4|s_count\(9));

-- Location: LCCOMB_X67_Y23_N12
\cntBCD_Down4|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|Add0~0_combout\ = (\cntBCD_Down4|s_count\(8)) # (\cntBCD_Down4|s_count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \cntBCD_Down4|s_count\(8),
	datad => \cntBCD_Down4|s_count\(9),
	combout => \cntBCD_Down4|Add0~0_combout\);

-- Location: LCCOMB_X67_Y23_N6
\cntBCD_Down4|s_count[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[10]~5_combout\ = (\cntBCD_Down4|s_count[8]~2_combout\ & (!\cntBCD_Down4|Equal0~2_combout\ & (\cntBCD_Down4|Add0~0_combout\ $ (!\cntBCD_Down4|s_count\(10))))) # (!\cntBCD_Down4|s_count[8]~2_combout\ & (((\cntBCD_Down4|s_count\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|Add0~0_combout\,
	datab => \cntBCD_Down4|Equal0~2_combout\,
	datac => \cntBCD_Down4|s_count\(10),
	datad => \cntBCD_Down4|s_count[8]~2_combout\,
	combout => \cntBCD_Down4|s_count[10]~5_combout\);

-- Location: FF_X67_Y23_N7
\cntBCD_Down4|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider_1HZ|clkOut~clkctrl_outclk\,
	d => \cntBCD_Down4|s_count[10]~5_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cntBCD_Down4|s_count\(10));

-- Location: LCCOMB_X69_Y23_N6
\cntBCD_Down4|s_count[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[11]~6_combout\ = \cntBCD_Down4|s_count\(11) $ (((!\cntBCD_Down4|Add0~0_combout\ & (!\cntBCD_Down4|s_count\(10) & \cntBCD_Down4|s_count[8]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|Add0~0_combout\,
	datab => \cntBCD_Down4|s_count\(10),
	datac => \cntBCD_Down4|s_count\(11),
	datad => \cntBCD_Down4|s_count[8]~2_combout\,
	combout => \cntBCD_Down4|s_count[11]~6_combout\);

-- Location: FF_X69_Y23_N7
\cntBCD_Down4|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider_1HZ|clkOut~clkctrl_outclk\,
	d => \cntBCD_Down4|s_count[11]~6_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cntBCD_Down4|s_count\(11));

-- Location: LCCOMB_X68_Y23_N8
\cntBCD_Down4|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|Equal0~2_combout\ = (!\cntBCD_Down4|s_count\(11) & (!\cntBCD_Down4|s_count\(10) & (!\cntBCD_Down4|s_count\(9) & !\cntBCD_Down4|s_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(11),
	datab => \cntBCD_Down4|s_count\(10),
	datac => \cntBCD_Down4|s_count\(9),
	datad => \cntBCD_Down4|s_count\(8),
	combout => \cntBCD_Down4|Equal0~2_combout\);

-- Location: LCCOMB_X68_Y23_N28
\end_of_period~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \end_of_period~0_combout\ = (\cntBCD_Down4|Equal0~0_combout\ & (!\LessThan125~1_combout\ & (\cntBCD_Down4|Equal0~2_combout\ & \cntBCD_Down4|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|Equal0~0_combout\,
	datab => \LessThan125~1_combout\,
	datac => \cntBCD_Down4|Equal0~2_combout\,
	datad => \cntBCD_Down4|Equal0~1_combout\,
	combout => \end_of_period~0_combout\);

-- Location: FF_X68_Y23_N29
end_of_period : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \end_of_period~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \end_of_period~q\);

-- Location: LCCOMB_X66_Y23_N22
\comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~1_combout\ = (\end_of_period~q\) # (\end_of_game~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \end_of_period~q\,
	datad => \end_of_game~q\,
	combout => \comb~1_combout\);

-- Location: FF_X66_Y23_N21
\register_enable_counter|dataOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \register_enable_counter|dataOut~0_combout\,
	clrn => \ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \register_enable_counter|dataOut~q\);

-- Location: LCCOMB_X68_Y23_N0
\cntBCD_Down4|s_count[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[4]~7_combout\ = (\register_enable_counter|dataOut~q\ & (\cntBCD_Down4|Equal0~1_combout\ & ((!\cntBCD_Down4|Equal0~2_combout\) # (!\cntBCD_Down4|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_enable_counter|dataOut~q\,
	datab => \cntBCD_Down4|Equal0~1_combout\,
	datac => \cntBCD_Down4|Equal0~0_combout\,
	datad => \cntBCD_Down4|Equal0~2_combout\,
	combout => \cntBCD_Down4|s_count[4]~7_combout\);

-- Location: LCCOMB_X68_Y23_N10
\cntBCD_Down4|s_count[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[4]~9_combout\ = \cntBCD_Down4|s_count[4]~7_combout\ $ (\cntBCD_Down4|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \cntBCD_Down4|s_count[4]~7_combout\,
	datac => \cntBCD_Down4|s_count\(4),
	combout => \cntBCD_Down4|s_count[4]~9_combout\);

-- Location: FF_X68_Y23_N11
\cntBCD_Down4|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider_1HZ|clkOut~clkctrl_outclk\,
	d => \cntBCD_Down4|s_count[4]~9_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cntBCD_Down4|s_count\(4));

-- Location: LCCOMB_X68_Y23_N24
\cntBCD_Down4|s_count[5]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[5]~14_combout\ = (\cntBCD_Down4|s_count\(4) & ((\cntBCD_Down4|s_count\(5) & ((!\cntBCD_Down4|s_count[4]~7_combout\))) # (!\cntBCD_Down4|s_count\(5) & (\cntBCD_Down4|s_count\(6) & \cntBCD_Down4|s_count[4]~7_combout\)))) # 
-- (!\cntBCD_Down4|s_count\(4) & (((\cntBCD_Down4|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(4),
	datab => \cntBCD_Down4|s_count\(6),
	datac => \cntBCD_Down4|s_count\(5),
	datad => \cntBCD_Down4|s_count[4]~7_combout\,
	combout => \cntBCD_Down4|s_count[5]~14_combout\);

-- Location: FF_X68_Y23_N25
\cntBCD_Down4|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider_1HZ|clkOut~clkctrl_outclk\,
	d => \cntBCD_Down4|s_count[5]~14_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cntBCD_Down4|s_count\(5));

-- Location: LCCOMB_X68_Y23_N12
\cntBCD_Down4|s_count[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|s_count[6]~8_combout\ = \cntBCD_Down4|s_count\(6) $ (((\cntBCD_Down4|s_count\(4) & (!\cntBCD_Down4|s_count\(5) & \cntBCD_Down4|s_count[4]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(4),
	datab => \cntBCD_Down4|s_count\(5),
	datac => \cntBCD_Down4|s_count\(6),
	datad => \cntBCD_Down4|s_count[4]~7_combout\,
	combout => \cntBCD_Down4|s_count[6]~8_combout\);

-- Location: FF_X68_Y23_N13
\cntBCD_Down4|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clockDivider_1HZ|clkOut~clkctrl_outclk\,
	d => \cntBCD_Down4|s_count[6]~8_combout\,
	clrn => \ALT_INV_comb~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cntBCD_Down4|s_count\(6));

-- Location: LCCOMB_X68_Y23_N30
\cntBCD_Down4|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \cntBCD_Down4|Equal0~0_combout\ = (!\cntBCD_Down4|s_count\(6) & (!\cntBCD_Down4|s_count\(5) & \cntBCD_Down4|s_count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(6),
	datab => \cntBCD_Down4|s_count\(5),
	datad => \cntBCD_Down4|s_count\(4),
	combout => \cntBCD_Down4|Equal0~0_combout\);

-- Location: LCCOMB_X68_Y23_N22
\end_of_game~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \end_of_game~0_combout\ = (\cntBCD_Down4|Equal0~0_combout\ & (\LessThan125~1_combout\ & (\cntBCD_Down4|Equal0~2_combout\ & \cntBCD_Down4|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|Equal0~0_combout\,
	datab => \LessThan125~1_combout\,
	datac => \cntBCD_Down4|Equal0~2_combout\,
	datad => \cntBCD_Down4|Equal0~1_combout\,
	combout => \end_of_game~0_combout\);

-- Location: FF_X68_Y23_N23
end_of_game : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \end_of_game~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \end_of_game~q\);

-- Location: LCCOMB_X73_Y17_N4
\comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comb~0_combout\ = (\end_of_game~q\ & \return_IR~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \end_of_game~q\,
	datad => \return_IR~q\,
	combout => \comb~0_combout\);

-- Location: LCCOMB_X66_Y23_N8
\fouls_guest_IR~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \fouls_guest_IR~1_combout\ = (\fouls_guest_IR~0_combout\ & (!\ir|data\(17) & \ir|data\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fouls_guest_IR~0_combout\,
	datac => \ir|data\(17),
	datad => \ir|data\(25),
	combout => \fouls_guest_IR~1_combout\);

-- Location: FF_X66_Y23_N9
fouls_guest_IR : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \fouls_guest_IR~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fouls_guest_IR~q\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X75_Y23_N28
\DebounceUnit_1|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_dirtyIn~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \KEY[1]~input_o\,
	combout => \DebounceUnit_1|s_dirtyIn~0_combout\);

-- Location: FF_X75_Y23_N29
\DebounceUnit_1|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_dirtyIn~q\);

-- Location: FF_X75_Y23_N17
\DebounceUnit_1|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DebounceUnit_1|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_previousIn~q\);

-- Location: LCCOMB_X74_Y23_N20
\DebounceUnit_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~10_combout\ = (\DebounceUnit_1|s_debounceCnt\(5) & (\DebounceUnit_1|Add0~9\ & VCC)) # (!\DebounceUnit_1|s_debounceCnt\(5) & (!\DebounceUnit_1|Add0~9\))
-- \DebounceUnit_1|Add0~11\ = CARRY((!\DebounceUnit_1|s_debounceCnt\(5) & !\DebounceUnit_1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(5),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~9\,
	combout => \DebounceUnit_1|Add0~10_combout\,
	cout => \DebounceUnit_1|Add0~11\);

-- Location: LCCOMB_X74_Y23_N22
\DebounceUnit_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~12_combout\ = (\DebounceUnit_1|s_debounceCnt\(6) & ((GND) # (!\DebounceUnit_1|Add0~11\))) # (!\DebounceUnit_1|s_debounceCnt\(6) & (\DebounceUnit_1|Add0~11\ $ (GND)))
-- \DebounceUnit_1|Add0~13\ = CARRY((\DebounceUnit_1|s_debounceCnt\(6)) # (!\DebounceUnit_1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(6),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~11\,
	combout => \DebounceUnit_1|Add0~12_combout\,
	cout => \DebounceUnit_1|Add0~13\);

-- Location: LCCOMB_X75_Y22_N28
\DebounceUnit_1|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~3_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~2_combout\ & ((\DebounceUnit_1|Add0~12_combout\) # (!\DebounceUnit_1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|Add0~12_combout\,
	datac => \DebounceUnit_1|s_previousIn~q\,
	datad => \DebounceUnit_1|s_debounceCnt[5]~2_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~3_combout\);

-- Location: FF_X75_Y22_N29
\DebounceUnit_1|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~3_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(6));

-- Location: LCCOMB_X74_Y23_N24
\DebounceUnit_1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~14_combout\ = (\DebounceUnit_1|s_debounceCnt\(7) & (\DebounceUnit_1|Add0~13\ & VCC)) # (!\DebounceUnit_1|s_debounceCnt\(7) & (!\DebounceUnit_1|Add0~13\))
-- \DebounceUnit_1|Add0~15\ = CARRY((!\DebounceUnit_1|s_debounceCnt\(7) & !\DebounceUnit_1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(7),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~13\,
	combout => \DebounceUnit_1|Add0~14_combout\,
	cout => \DebounceUnit_1|Add0~15\);

-- Location: LCCOMB_X75_Y23_N2
\DebounceUnit_1|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~13_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~5_combout\ & \DebounceUnit_1|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	datad => \DebounceUnit_1|Add0~14_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~13_combout\);

-- Location: FF_X75_Y23_N3
\DebounceUnit_1|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~13_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(7));

-- Location: LCCOMB_X74_Y23_N26
\DebounceUnit_1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~16_combout\ = (\DebounceUnit_1|s_debounceCnt\(8) & ((GND) # (!\DebounceUnit_1|Add0~15\))) # (!\DebounceUnit_1|s_debounceCnt\(8) & (\DebounceUnit_1|Add0~15\ $ (GND)))
-- \DebounceUnit_1|Add0~17\ = CARRY((\DebounceUnit_1|s_debounceCnt\(8)) # (!\DebounceUnit_1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(8),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~15\,
	combout => \DebounceUnit_1|Add0~16_combout\,
	cout => \DebounceUnit_1|Add0~17\);

-- Location: LCCOMB_X75_Y23_N18
\DebounceUnit_1|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~14_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~2_combout\ & ((\DebounceUnit_1|Add0~16_combout\) # (!\DebounceUnit_1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt[5]~2_combout\,
	datac => \DebounceUnit_1|Add0~16_combout\,
	datad => \DebounceUnit_1|s_previousIn~q\,
	combout => \DebounceUnit_1|s_debounceCnt~14_combout\);

-- Location: FF_X75_Y23_N19
\DebounceUnit_1|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~14_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(8));

-- Location: LCCOMB_X74_Y23_N28
\DebounceUnit_1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~18_combout\ = (\DebounceUnit_1|s_debounceCnt\(9) & (\DebounceUnit_1|Add0~17\ & VCC)) # (!\DebounceUnit_1|s_debounceCnt\(9) & (!\DebounceUnit_1|Add0~17\))
-- \DebounceUnit_1|Add0~19\ = CARRY((!\DebounceUnit_1|s_debounceCnt\(9) & !\DebounceUnit_1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(9),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~17\,
	combout => \DebounceUnit_1|Add0~18_combout\,
	cout => \DebounceUnit_1|Add0~19\);

-- Location: LCCOMB_X74_Y23_N30
\DebounceUnit_1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~20_combout\ = (\DebounceUnit_1|s_debounceCnt\(10) & ((GND) # (!\DebounceUnit_1|Add0~19\))) # (!\DebounceUnit_1|s_debounceCnt\(10) & (\DebounceUnit_1|Add0~19\ $ (GND)))
-- \DebounceUnit_1|Add0~21\ = CARRY((\DebounceUnit_1|s_debounceCnt\(10)) # (!\DebounceUnit_1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(10),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~19\,
	combout => \DebounceUnit_1|Add0~20_combout\,
	cout => \DebounceUnit_1|Add0~21\);

-- Location: LCCOMB_X75_Y23_N20
\DebounceUnit_1|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~16_combout\ = (\DebounceUnit_1|Add0~20_combout\ & \DebounceUnit_1|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|Add0~20_combout\,
	datac => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~16_combout\);

-- Location: FF_X75_Y23_N21
\DebounceUnit_1|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~16_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(10));

-- Location: LCCOMB_X74_Y22_N0
\DebounceUnit_1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~22_combout\ = (\DebounceUnit_1|s_debounceCnt\(11) & (\DebounceUnit_1|Add0~21\ & VCC)) # (!\DebounceUnit_1|s_debounceCnt\(11) & (!\DebounceUnit_1|Add0~21\))
-- \DebounceUnit_1|Add0~23\ = CARRY((!\DebounceUnit_1|s_debounceCnt\(11) & !\DebounceUnit_1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(11),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~21\,
	combout => \DebounceUnit_1|Add0~22_combout\,
	cout => \DebounceUnit_1|Add0~23\);

-- Location: LCCOMB_X75_Y22_N8
\DebounceUnit_1|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~17_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~2_combout\ & ((\DebounceUnit_1|Add0~22_combout\) # (!\DebounceUnit_1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt[5]~2_combout\,
	datac => \DebounceUnit_1|s_previousIn~q\,
	datad => \DebounceUnit_1|Add0~22_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~17_combout\);

-- Location: FF_X75_Y22_N9
\DebounceUnit_1|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~17_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(11));

-- Location: LCCOMB_X74_Y22_N2
\DebounceUnit_1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~24_combout\ = (\DebounceUnit_1|s_debounceCnt\(12) & ((GND) # (!\DebounceUnit_1|Add0~23\))) # (!\DebounceUnit_1|s_debounceCnt\(12) & (\DebounceUnit_1|Add0~23\ $ (GND)))
-- \DebounceUnit_1|Add0~25\ = CARRY((\DebounceUnit_1|s_debounceCnt\(12)) # (!\DebounceUnit_1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(12),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~23\,
	combout => \DebounceUnit_1|Add0~24_combout\,
	cout => \DebounceUnit_1|Add0~25\);

-- Location: LCCOMB_X75_Y22_N12
\DebounceUnit_1|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~11_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~5_combout\ & \DebounceUnit_1|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	datad => \DebounceUnit_1|Add0~24_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~11_combout\);

-- Location: FF_X75_Y22_N13
\DebounceUnit_1|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~11_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(12));

-- Location: LCCOMB_X74_Y22_N4
\DebounceUnit_1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~26_combout\ = (\DebounceUnit_1|s_debounceCnt\(13) & (\DebounceUnit_1|Add0~25\ & VCC)) # (!\DebounceUnit_1|s_debounceCnt\(13) & (!\DebounceUnit_1|Add0~25\))
-- \DebounceUnit_1|Add0~27\ = CARRY((!\DebounceUnit_1|s_debounceCnt\(13) & !\DebounceUnit_1|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(13),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~25\,
	combout => \DebounceUnit_1|Add0~26_combout\,
	cout => \DebounceUnit_1|Add0~27\);

-- Location: LCCOMB_X75_Y22_N2
\DebounceUnit_1|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~12_combout\ = (\DebounceUnit_1|Add0~26_combout\ & \DebounceUnit_1|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|Add0~26_combout\,
	datac => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~12_combout\);

-- Location: FF_X75_Y22_N3
\DebounceUnit_1|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~12_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(13));

-- Location: LCCOMB_X74_Y22_N6
\DebounceUnit_1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~28_combout\ = (\DebounceUnit_1|s_debounceCnt\(14) & ((GND) # (!\DebounceUnit_1|Add0~27\))) # (!\DebounceUnit_1|s_debounceCnt\(14) & (\DebounceUnit_1|Add0~27\ $ (GND)))
-- \DebounceUnit_1|Add0~29\ = CARRY((\DebounceUnit_1|s_debounceCnt\(14)) # (!\DebounceUnit_1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(14),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~27\,
	combout => \DebounceUnit_1|Add0~28_combout\,
	cout => \DebounceUnit_1|Add0~29\);

-- Location: LCCOMB_X75_Y22_N18
\DebounceUnit_1|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~18_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~2_combout\ & ((\DebounceUnit_1|Add0~28_combout\) # (!\DebounceUnit_1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|Add0~28_combout\,
	datac => \DebounceUnit_1|s_previousIn~q\,
	datad => \DebounceUnit_1|s_debounceCnt[5]~2_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~18_combout\);

-- Location: FF_X75_Y22_N19
\DebounceUnit_1|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~18_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(14));

-- Location: LCCOMB_X74_Y22_N8
\DebounceUnit_1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~30_combout\ = (\DebounceUnit_1|s_debounceCnt\(15) & (\DebounceUnit_1|Add0~29\ & VCC)) # (!\DebounceUnit_1|s_debounceCnt\(15) & (!\DebounceUnit_1|Add0~29\))
-- \DebounceUnit_1|Add0~31\ = CARRY((!\DebounceUnit_1|s_debounceCnt\(15) & !\DebounceUnit_1|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(15),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~29\,
	combout => \DebounceUnit_1|Add0~30_combout\,
	cout => \DebounceUnit_1|Add0~31\);

-- Location: LCCOMB_X75_Y22_N6
\DebounceUnit_1|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~6_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~5_combout\ & \DebounceUnit_1|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	datad => \DebounceUnit_1|Add0~30_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~6_combout\);

-- Location: FF_X75_Y22_N7
\DebounceUnit_1|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~6_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(15));

-- Location: LCCOMB_X74_Y22_N10
\DebounceUnit_1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~32_combout\ = (\DebounceUnit_1|s_debounceCnt\(16) & ((GND) # (!\DebounceUnit_1|Add0~31\))) # (!\DebounceUnit_1|s_debounceCnt\(16) & (\DebounceUnit_1|Add0~31\ $ (GND)))
-- \DebounceUnit_1|Add0~33\ = CARRY((\DebounceUnit_1|s_debounceCnt\(16)) # (!\DebounceUnit_1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(16),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~31\,
	combout => \DebounceUnit_1|Add0~32_combout\,
	cout => \DebounceUnit_1|Add0~33\);

-- Location: LCCOMB_X75_Y22_N16
\DebounceUnit_1|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~7_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~5_combout\ & \DebounceUnit_1|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	datad => \DebounceUnit_1|Add0~32_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~7_combout\);

-- Location: FF_X75_Y22_N17
\DebounceUnit_1|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~7_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(16));

-- Location: LCCOMB_X74_Y22_N12
\DebounceUnit_1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~34_combout\ = (\DebounceUnit_1|s_debounceCnt\(17) & (\DebounceUnit_1|Add0~33\ & VCC)) # (!\DebounceUnit_1|s_debounceCnt\(17) & (!\DebounceUnit_1|Add0~33\))
-- \DebounceUnit_1|Add0~35\ = CARRY((!\DebounceUnit_1|s_debounceCnt\(17) & !\DebounceUnit_1|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(17),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~33\,
	combout => \DebounceUnit_1|Add0~34_combout\,
	cout => \DebounceUnit_1|Add0~35\);

-- Location: LCCOMB_X75_Y22_N10
\DebounceUnit_1|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~8_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~5_combout\ & \DebounceUnit_1|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	datad => \DebounceUnit_1|Add0~34_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~8_combout\);

-- Location: FF_X75_Y22_N11
\DebounceUnit_1|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~8_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(17));

-- Location: LCCOMB_X74_Y22_N14
\DebounceUnit_1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~36_combout\ = (\DebounceUnit_1|s_debounceCnt\(18) & ((GND) # (!\DebounceUnit_1|Add0~35\))) # (!\DebounceUnit_1|s_debounceCnt\(18) & (\DebounceUnit_1|Add0~35\ $ (GND)))
-- \DebounceUnit_1|Add0~37\ = CARRY((\DebounceUnit_1|s_debounceCnt\(18)) # (!\DebounceUnit_1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(18),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~35\,
	combout => \DebounceUnit_1|Add0~36_combout\,
	cout => \DebounceUnit_1|Add0~37\);

-- Location: LCCOMB_X75_Y22_N24
\DebounceUnit_1|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt[18]~19_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~2_combout\ & (\DebounceUnit_1|s_debounceCnt[5]~4_combout\ & ((\DebounceUnit_1|Add0~36_combout\) # (!\DebounceUnit_1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|Add0~36_combout\,
	datab => \DebounceUnit_1|s_debounceCnt[5]~2_combout\,
	datac => \DebounceUnit_1|s_previousIn~q\,
	datad => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	combout => \DebounceUnit_1|s_debounceCnt[18]~19_combout\);

-- Location: FF_X75_Y22_N25
\DebounceUnit_1|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(18));

-- Location: LCCOMB_X74_Y22_N16
\DebounceUnit_1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~38_combout\ = (\DebounceUnit_1|s_debounceCnt\(19) & (\DebounceUnit_1|Add0~37\ & VCC)) # (!\DebounceUnit_1|s_debounceCnt\(19) & (!\DebounceUnit_1|Add0~37\))
-- \DebounceUnit_1|Add0~39\ = CARRY((!\DebounceUnit_1|s_debounceCnt\(19) & !\DebounceUnit_1|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(19),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~37\,
	combout => \DebounceUnit_1|Add0~38_combout\,
	cout => \DebounceUnit_1|Add0~39\);

-- Location: LCCOMB_X75_Y22_N14
\DebounceUnit_1|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt[19]~20_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~2_combout\ & (\DebounceUnit_1|s_debounceCnt[5]~4_combout\ & ((\DebounceUnit_1|Add0~38_combout\) # (!\DebounceUnit_1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|Add0~38_combout\,
	datab => \DebounceUnit_1|s_debounceCnt[5]~2_combout\,
	datac => \DebounceUnit_1|s_previousIn~q\,
	datad => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	combout => \DebounceUnit_1|s_debounceCnt[19]~20_combout\);

-- Location: FF_X75_Y22_N15
\DebounceUnit_1|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(19));

-- Location: LCCOMB_X74_Y22_N18
\DebounceUnit_1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~40_combout\ = (\DebounceUnit_1|s_debounceCnt\(20) & ((GND) # (!\DebounceUnit_1|Add0~39\))) # (!\DebounceUnit_1|s_debounceCnt\(20) & (\DebounceUnit_1|Add0~39\ $ (GND)))
-- \DebounceUnit_1|Add0~41\ = CARRY((\DebounceUnit_1|s_debounceCnt\(20)) # (!\DebounceUnit_1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(20),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~39\,
	combout => \DebounceUnit_1|Add0~40_combout\,
	cout => \DebounceUnit_1|Add0~41\);

-- Location: LCCOMB_X74_Y22_N20
\DebounceUnit_1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~42_combout\ = (\DebounceUnit_1|s_debounceCnt\(21) & (\DebounceUnit_1|Add0~41\ & VCC)) # (!\DebounceUnit_1|s_debounceCnt\(21) & (!\DebounceUnit_1|Add0~41\))
-- \DebounceUnit_1|Add0~43\ = CARRY((!\DebounceUnit_1|s_debounceCnt\(21) & !\DebounceUnit_1|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(21),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~41\,
	combout => \DebounceUnit_1|Add0~42_combout\,
	cout => \DebounceUnit_1|Add0~43\);

-- Location: LCCOMB_X75_Y22_N30
\DebounceUnit_1|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt[21]~10_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~5_combout\ & (\DebounceUnit_1|s_debounceCnt[5]~4_combout\ & \DebounceUnit_1|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	datab => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	datad => \DebounceUnit_1|Add0~42_combout\,
	combout => \DebounceUnit_1|s_debounceCnt[21]~10_combout\);

-- Location: FF_X75_Y22_N31
\DebounceUnit_1|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(21));

-- Location: LCCOMB_X74_Y22_N22
\DebounceUnit_1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~44_combout\ = \DebounceUnit_1|Add0~43\ $ (\DebounceUnit_1|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DebounceUnit_1|s_debounceCnt\(22),
	cin => \DebounceUnit_1|Add0~43\,
	combout => \DebounceUnit_1|Add0~44_combout\);

-- Location: LCCOMB_X75_Y23_N16
\DebounceUnit_1|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt[22]~27_combout\ = (\DebounceUnit_1|s_previousIn~q\ & (((!\DebounceUnit_1|s_debounceCnt[5]~29_combout\ & !\DebounceUnit_1|s_debounceCnt\(22))) # (!\DebounceUnit_1|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt[5]~29_combout\,
	datab => \DebounceUnit_1|Add0~44_combout\,
	datac => \DebounceUnit_1|s_previousIn~q\,
	datad => \DebounceUnit_1|s_debounceCnt\(22),
	combout => \DebounceUnit_1|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X75_Y23_N24
\DebounceUnit_1|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt[22]~28_combout\ = (!\DebounceUnit_1|s_debounceCnt[22]~27_combout\ & (\DebounceUnit_1|s_dirtyIn~q\ & ((!\DebounceUnit_1|LessThan0~6_combout\) # (!\DebounceUnit_1|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt[22]~27_combout\,
	datab => \DebounceUnit_1|s_dirtyIn~q\,
	datac => \DebounceUnit_1|s_debounceCnt\(22),
	datad => \DebounceUnit_1|LessThan0~6_combout\,
	combout => \DebounceUnit_1|s_debounceCnt[22]~28_combout\);

-- Location: FF_X75_Y23_N25
\DebounceUnit_1|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(22));

-- Location: LCCOMB_X75_Y23_N14
\DebounceUnit_1|s_debounceCnt[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt[5]~2_combout\ = (\DebounceUnit_1|s_dirtyIn~q\ & ((!\DebounceUnit_1|s_debounceCnt\(22)) # (!\DebounceUnit_1|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_dirtyIn~q\,
	datac => \DebounceUnit_1|LessThan0~6_combout\,
	datad => \DebounceUnit_1|s_debounceCnt\(22),
	combout => \DebounceUnit_1|s_debounceCnt[5]~2_combout\);

-- Location: LCCOMB_X75_Y23_N30
\DebounceUnit_1|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~15_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~2_combout\ & ((\DebounceUnit_1|Add0~18_combout\) # (!\DebounceUnit_1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt[5]~2_combout\,
	datac => \DebounceUnit_1|Add0~18_combout\,
	datad => \DebounceUnit_1|s_previousIn~q\,
	combout => \DebounceUnit_1|s_debounceCnt~15_combout\);

-- Location: FF_X75_Y23_N31
\DebounceUnit_1|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~15_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(9));

-- Location: LCCOMB_X74_Y23_N4
\DebounceUnit_1|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_pulsedOut~4_combout\ = (!\DebounceUnit_1|s_debounceCnt\(9) & (!\DebounceUnit_1|s_debounceCnt\(8) & (!\DebounceUnit_1|s_debounceCnt\(10) & !\DebounceUnit_1|s_debounceCnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(9),
	datab => \DebounceUnit_1|s_debounceCnt\(8),
	datac => \DebounceUnit_1|s_debounceCnt\(10),
	datad => \DebounceUnit_1|s_debounceCnt\(7),
	combout => \DebounceUnit_1|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X74_Y22_N28
\DebounceUnit_1|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_pulsedOut~5_combout\ = (!\DebounceUnit_1|s_debounceCnt\(19) & (!\DebounceUnit_1|s_debounceCnt\(18) & (!\DebounceUnit_1|s_debounceCnt\(11) & !\DebounceUnit_1|s_debounceCnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(19),
	datab => \DebounceUnit_1|s_debounceCnt\(18),
	datac => \DebounceUnit_1|s_debounceCnt\(11),
	datad => \DebounceUnit_1|s_debounceCnt\(14),
	combout => \DebounceUnit_1|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X74_Y22_N30
\DebounceUnit_1|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_pulsedOut~3_combout\ = (!\DebounceUnit_1|s_debounceCnt\(20) & (!\DebounceUnit_1|s_debounceCnt\(12) & (!\DebounceUnit_1|s_debounceCnt\(21) & !\DebounceUnit_1|s_debounceCnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(20),
	datab => \DebounceUnit_1|s_debounceCnt\(12),
	datac => \DebounceUnit_1|s_debounceCnt\(21),
	datad => \DebounceUnit_1|s_debounceCnt\(13),
	combout => \DebounceUnit_1|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X74_Y22_N24
\DebounceUnit_1|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_pulsedOut~2_combout\ = (!\DebounceUnit_1|s_debounceCnt\(15) & (!\DebounceUnit_1|s_debounceCnt\(16) & (!\DebounceUnit_1|s_debounceCnt\(17) & !\DebounceUnit_1|s_debounceCnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(15),
	datab => \DebounceUnit_1|s_debounceCnt\(16),
	datac => \DebounceUnit_1|s_debounceCnt\(17),
	datad => \DebounceUnit_1|s_debounceCnt\(6),
	combout => \DebounceUnit_1|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X73_Y22_N0
\DebounceUnit_1|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_pulsedOut~6_combout\ = (\DebounceUnit_1|s_pulsedOut~4_combout\ & (\DebounceUnit_1|s_pulsedOut~5_combout\ & (\DebounceUnit_1|s_pulsedOut~3_combout\ & \DebounceUnit_1|s_pulsedOut~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_pulsedOut~4_combout\,
	datab => \DebounceUnit_1|s_pulsedOut~5_combout\,
	datac => \DebounceUnit_1|s_pulsedOut~3_combout\,
	datad => \DebounceUnit_1|s_pulsedOut~2_combout\,
	combout => \DebounceUnit_1|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X74_Y23_N10
\DebounceUnit_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~0_combout\ = \DebounceUnit_1|s_debounceCnt\(0) $ (VCC)
-- \DebounceUnit_1|Add0~1\ = CARRY(\DebounceUnit_1|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(0),
	datad => VCC,
	combout => \DebounceUnit_1|Add0~0_combout\,
	cout => \DebounceUnit_1|Add0~1\);

-- Location: LCCOMB_X75_Y23_N6
\DebounceUnit_1|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~26_combout\ = (\DebounceUnit_1|Add0~0_combout\ & \DebounceUnit_1|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|Add0~0_combout\,
	datac => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~26_combout\);

-- Location: FF_X75_Y23_N7
\DebounceUnit_1|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~26_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(0));

-- Location: LCCOMB_X74_Y23_N12
\DebounceUnit_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~2_combout\ = (\DebounceUnit_1|s_debounceCnt\(1) & (\DebounceUnit_1|Add0~1\ & VCC)) # (!\DebounceUnit_1|s_debounceCnt\(1) & (!\DebounceUnit_1|Add0~1\))
-- \DebounceUnit_1|Add0~3\ = CARRY((!\DebounceUnit_1|s_debounceCnt\(1) & !\DebounceUnit_1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(1),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~1\,
	combout => \DebounceUnit_1|Add0~2_combout\,
	cout => \DebounceUnit_1|Add0~3\);

-- Location: LCCOMB_X74_Y23_N6
\DebounceUnit_1|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~21_combout\ = (\DebounceUnit_1|Add0~2_combout\ & \DebounceUnit_1|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|Add0~2_combout\,
	datad => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~21_combout\);

-- Location: FF_X74_Y23_N7
\DebounceUnit_1|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~21_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(1));

-- Location: LCCOMB_X74_Y23_N14
\DebounceUnit_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~4_combout\ = (\DebounceUnit_1|s_debounceCnt\(2) & ((GND) # (!\DebounceUnit_1|Add0~3\))) # (!\DebounceUnit_1|s_debounceCnt\(2) & (\DebounceUnit_1|Add0~3\ $ (GND)))
-- \DebounceUnit_1|Add0~5\ = CARRY((\DebounceUnit_1|s_debounceCnt\(2)) # (!\DebounceUnit_1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(2),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~3\,
	combout => \DebounceUnit_1|Add0~4_combout\,
	cout => \DebounceUnit_1|Add0~5\);

-- Location: LCCOMB_X75_Y23_N22
\DebounceUnit_1|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~22_combout\ = (\DebounceUnit_1|Add0~4_combout\ & \DebounceUnit_1|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|Add0~4_combout\,
	datac => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~22_combout\);

-- Location: FF_X75_Y23_N23
\DebounceUnit_1|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~22_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(2));

-- Location: LCCOMB_X74_Y23_N8
\DebounceUnit_1|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_pulsedOut~7_combout\ = (!\DebounceUnit_1|s_debounceCnt\(1) & (!\DebounceUnit_1|s_debounceCnt\(3) & (!\DebounceUnit_1|s_debounceCnt\(4) & !\DebounceUnit_1|s_debounceCnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(1),
	datab => \DebounceUnit_1|s_debounceCnt\(3),
	datac => \DebounceUnit_1|s_debounceCnt\(4),
	datad => \DebounceUnit_1|s_debounceCnt\(2),
	combout => \DebounceUnit_1|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X73_Y23_N20
\DebounceUnit_1|s_debounceCnt[5]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt[5]~29_combout\ = (\DebounceUnit_1|s_debounceCnt\(5)) # (((\DebounceUnit_1|s_debounceCnt\(0)) # (!\DebounceUnit_1|s_pulsedOut~7_combout\)) # (!\DebounceUnit_1|s_pulsedOut~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(5),
	datab => \DebounceUnit_1|s_pulsedOut~6_combout\,
	datac => \DebounceUnit_1|s_pulsedOut~7_combout\,
	datad => \DebounceUnit_1|s_debounceCnt\(0),
	combout => \DebounceUnit_1|s_debounceCnt[5]~29_combout\);

-- Location: LCCOMB_X75_Y23_N8
\DebounceUnit_1|s_debounceCnt[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt[5]~4_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~29_combout\) # ((\DebounceUnit_1|s_debounceCnt\(22)) # ((!\DebounceUnit_1|s_previousIn~q\) # (!\DebounceUnit_1|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt[5]~29_combout\,
	datab => \DebounceUnit_1|s_debounceCnt\(22),
	datac => \DebounceUnit_1|s_dirtyIn~q\,
	datad => \DebounceUnit_1|s_previousIn~q\,
	combout => \DebounceUnit_1|s_debounceCnt[5]~4_combout\);

-- Location: LCCOMB_X75_Y22_N20
\DebounceUnit_1|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt[20]~9_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~5_combout\ & (\DebounceUnit_1|s_debounceCnt[5]~4_combout\ & \DebounceUnit_1|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	datab => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	datad => \DebounceUnit_1|Add0~40_combout\,
	combout => \DebounceUnit_1|s_debounceCnt[20]~9_combout\);

-- Location: FF_X75_Y22_N21
\DebounceUnit_1|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(20));

-- Location: LCCOMB_X74_Y22_N26
\DebounceUnit_1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|LessThan0~5_combout\ = (!\DebounceUnit_1|s_debounceCnt\(20) & !\DebounceUnit_1|s_debounceCnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(20),
	datac => \DebounceUnit_1|s_debounceCnt\(21),
	combout => \DebounceUnit_1|LessThan0~5_combout\);

-- Location: LCCOMB_X75_Y22_N0
\DebounceUnit_1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|LessThan0~2_combout\ = (!\DebounceUnit_1|s_debounceCnt\(13) & !\DebounceUnit_1|s_debounceCnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(13),
	datad => \DebounceUnit_1|s_debounceCnt\(12),
	combout => \DebounceUnit_1|LessThan0~2_combout\);

-- Location: LCCOMB_X73_Y23_N6
\DebounceUnit_1|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_pulsedOut~8_combout\ = (\DebounceUnit_1|s_pulsedOut~7_combout\ & !\DebounceUnit_1|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_1|s_pulsedOut~7_combout\,
	datad => \DebounceUnit_1|s_debounceCnt\(5),
	combout => \DebounceUnit_1|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X74_Y23_N0
\DebounceUnit_1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|LessThan0~0_combout\ = (\DebounceUnit_1|s_debounceCnt\(7)) # ((\DebounceUnit_1|s_debounceCnt\(6) & ((\DebounceUnit_1|s_debounceCnt\(0)) # (!\DebounceUnit_1|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(0),
	datab => \DebounceUnit_1|s_pulsedOut~8_combout\,
	datac => \DebounceUnit_1|s_debounceCnt\(6),
	datad => \DebounceUnit_1|s_debounceCnt\(7),
	combout => \DebounceUnit_1|LessThan0~0_combout\);

-- Location: LCCOMB_X75_Y23_N12
\DebounceUnit_1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|LessThan0~1_combout\ = (\DebounceUnit_1|s_debounceCnt\(10)) # ((\DebounceUnit_1|s_debounceCnt\(9) & (\DebounceUnit_1|LessThan0~0_combout\ & \DebounceUnit_1|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(9),
	datab => \DebounceUnit_1|s_debounceCnt\(10),
	datac => \DebounceUnit_1|LessThan0~0_combout\,
	datad => \DebounceUnit_1|s_debounceCnt\(8),
	combout => \DebounceUnit_1|LessThan0~1_combout\);

-- Location: LCCOMB_X75_Y22_N22
\DebounceUnit_1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|LessThan0~3_combout\ = (\DebounceUnit_1|s_debounceCnt\(14) & (((\DebounceUnit_1|s_debounceCnt\(11) & \DebounceUnit_1|LessThan0~1_combout\)) # (!\DebounceUnit_1|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(11),
	datab => \DebounceUnit_1|LessThan0~2_combout\,
	datac => \DebounceUnit_1|LessThan0~1_combout\,
	datad => \DebounceUnit_1|s_debounceCnt\(14),
	combout => \DebounceUnit_1|LessThan0~3_combout\);

-- Location: LCCOMB_X75_Y22_N4
\DebounceUnit_1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|LessThan0~4_combout\ = (\DebounceUnit_1|s_debounceCnt\(17)) # ((\DebounceUnit_1|s_debounceCnt\(16)) # ((\DebounceUnit_1|LessThan0~3_combout\) # (\DebounceUnit_1|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(17),
	datab => \DebounceUnit_1|s_debounceCnt\(16),
	datac => \DebounceUnit_1|LessThan0~3_combout\,
	datad => \DebounceUnit_1|s_debounceCnt\(15),
	combout => \DebounceUnit_1|LessThan0~4_combout\);

-- Location: LCCOMB_X75_Y22_N26
\DebounceUnit_1|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|LessThan0~6_combout\ = ((\DebounceUnit_1|LessThan0~4_combout\ & (\DebounceUnit_1|s_debounceCnt\(19) & \DebounceUnit_1|s_debounceCnt\(18)))) # (!\DebounceUnit_1|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|LessThan0~5_combout\,
	datab => \DebounceUnit_1|LessThan0~4_combout\,
	datac => \DebounceUnit_1|s_debounceCnt\(19),
	datad => \DebounceUnit_1|s_debounceCnt\(18),
	combout => \DebounceUnit_1|LessThan0~6_combout\);

-- Location: LCCOMB_X75_Y23_N4
\DebounceUnit_1|s_debounceCnt[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt[5]~5_combout\ = (\DebounceUnit_1|s_dirtyIn~q\ & (\DebounceUnit_1|s_previousIn~q\ & ((!\DebounceUnit_1|s_debounceCnt\(22)) # (!\DebounceUnit_1|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|LessThan0~6_combout\,
	datab => \DebounceUnit_1|s_debounceCnt\(22),
	datac => \DebounceUnit_1|s_dirtyIn~q\,
	datad => \DebounceUnit_1|s_previousIn~q\,
	combout => \DebounceUnit_1|s_debounceCnt[5]~5_combout\);

-- Location: LCCOMB_X74_Y23_N16
\DebounceUnit_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~6_combout\ = (\DebounceUnit_1|s_debounceCnt\(3) & (\DebounceUnit_1|Add0~5\ & VCC)) # (!\DebounceUnit_1|s_debounceCnt\(3) & (!\DebounceUnit_1|Add0~5\))
-- \DebounceUnit_1|Add0~7\ = CARRY((!\DebounceUnit_1|s_debounceCnt\(3) & !\DebounceUnit_1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(3),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~5\,
	combout => \DebounceUnit_1|Add0~6_combout\,
	cout => \DebounceUnit_1|Add0~7\);

-- Location: LCCOMB_X75_Y23_N26
\DebounceUnit_1|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~23_combout\ = (\DebounceUnit_1|s_debounceCnt[5]~5_combout\ & \DebounceUnit_1|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	datac => \DebounceUnit_1|Add0~6_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~23_combout\);

-- Location: FF_X75_Y23_N27
\DebounceUnit_1|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~23_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(3));

-- Location: LCCOMB_X74_Y23_N18
\DebounceUnit_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|Add0~8_combout\ = (\DebounceUnit_1|s_debounceCnt\(4) & ((GND) # (!\DebounceUnit_1|Add0~7\))) # (!\DebounceUnit_1|s_debounceCnt\(4) & (\DebounceUnit_1|Add0~7\ $ (GND)))
-- \DebounceUnit_1|Add0~9\ = CARRY((\DebounceUnit_1|s_debounceCnt\(4)) # (!\DebounceUnit_1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|s_debounceCnt\(4),
	datad => VCC,
	cin => \DebounceUnit_1|Add0~7\,
	combout => \DebounceUnit_1|Add0~8_combout\,
	cout => \DebounceUnit_1|Add0~9\);

-- Location: LCCOMB_X75_Y23_N10
\DebounceUnit_1|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~24_combout\ = (\DebounceUnit_1|Add0~8_combout\ & \DebounceUnit_1|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|Add0~8_combout\,
	datac => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~24_combout\);

-- Location: FF_X75_Y23_N11
\DebounceUnit_1|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~24_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(4));

-- Location: LCCOMB_X74_Y23_N2
\DebounceUnit_1|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_debounceCnt~25_combout\ = (\DebounceUnit_1|Add0~10_combout\ & \DebounceUnit_1|s_debounceCnt[5]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_1|Add0~10_combout\,
	datad => \DebounceUnit_1|s_debounceCnt[5]~5_combout\,
	combout => \DebounceUnit_1|s_debounceCnt~25_combout\);

-- Location: FF_X74_Y23_N3
\DebounceUnit_1|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_debounceCnt~25_combout\,
	ena => \DebounceUnit_1|s_debounceCnt[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_debounceCnt\(5));

-- Location: LCCOMB_X75_Y23_N0
\DebounceUnit_1|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_pulsedOut~9_combout\ = (\DebounceUnit_1|s_debounceCnt\(0) & (!\DebounceUnit_1|s_debounceCnt\(22) & (\DebounceUnit_1|s_dirtyIn~q\ & \DebounceUnit_1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(0),
	datab => \DebounceUnit_1|s_debounceCnt\(22),
	datac => \DebounceUnit_1|s_dirtyIn~q\,
	datad => \DebounceUnit_1|s_previousIn~q\,
	combout => \DebounceUnit_1|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X73_Y23_N4
\DebounceUnit_1|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_1|s_pulsedOut~10_combout\ = (!\DebounceUnit_1|s_debounceCnt\(5) & (\DebounceUnit_1|s_pulsedOut~6_combout\ & (\DebounceUnit_1|s_pulsedOut~7_combout\ & \DebounceUnit_1|s_pulsedOut~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_1|s_debounceCnt\(5),
	datab => \DebounceUnit_1|s_pulsedOut~6_combout\,
	datac => \DebounceUnit_1|s_pulsedOut~7_combout\,
	datad => \DebounceUnit_1|s_pulsedOut~9_combout\,
	combout => \DebounceUnit_1|s_pulsedOut~10_combout\);

-- Location: FF_X73_Y23_N5
\DebounceUnit_1|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_1|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_1|s_pulsedOut~q\);

-- Location: LCCOMB_X70_Y17_N2
\counterUp_visit_fouls|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|LessThan0~0_combout\ = (\counterUp_visit_fouls|s_count\(2)) # ((\counterUp_visit_fouls|s_count\(3)) # ((\counterUp_visit_fouls|s_count\(0) & \counterUp_visit_fouls|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(0),
	datab => \counterUp_visit_fouls|s_count\(2),
	datac => \counterUp_visit_fouls|s_count\(1),
	datad => \counterUp_visit_fouls|s_count\(3),
	combout => \counterUp_visit_fouls|LessThan0~0_combout\);

-- Location: LCCOMB_X69_Y17_N10
\counterUp_visit_fouls|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|LessThan0~1_combout\ = (\counterUp_visit_fouls|s_count\(6) & (\counterUp_visit_fouls|s_count\(5) & ((\counterUp_visit_fouls|LessThan0~0_combout\) # (\counterUp_visit_fouls|s_count\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|LessThan0~0_combout\,
	datab => \counterUp_visit_fouls|s_count\(4),
	datac => \counterUp_visit_fouls|s_count\(6),
	datad => \counterUp_visit_fouls|s_count\(5),
	combout => \counterUp_visit_fouls|LessThan0~1_combout\);

-- Location: LCCOMB_X70_Y17_N24
\counterUp_visit_fouls|s_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|s_count[6]~20_combout\ = (\counterUp_visit_fouls|s_count\(6) & (\counterUp_visit_fouls|s_count[5]~19\ $ (GND))) # (!\counterUp_visit_fouls|s_count\(6) & (!\counterUp_visit_fouls|s_count[5]~19\ & VCC))
-- \counterUp_visit_fouls|s_count[6]~21\ = CARRY((\counterUp_visit_fouls|s_count\(6) & !\counterUp_visit_fouls|s_count[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(6),
	datad => VCC,
	cin => \counterUp_visit_fouls|s_count[5]~19\,
	combout => \counterUp_visit_fouls|s_count[6]~20_combout\,
	cout => \counterUp_visit_fouls|s_count[6]~21\);

-- Location: LCCOMB_X70_Y17_N26
\counterUp_visit_fouls|s_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|s_count[7]~22_combout\ = \counterUp_visit_fouls|s_count\(7) $ (\counterUp_visit_fouls|s_count[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(7),
	cin => \counterUp_visit_fouls|s_count[6]~21\,
	combout => \counterUp_visit_fouls|s_count[7]~22_combout\);

-- Location: FF_X70_Y17_N27
\counterUp_visit_fouls|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_visit_fouls|s_count[7]~22_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_visit_fouls|s_count[4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_visit_fouls|s_count\(7));

-- Location: LCCOMB_X69_Y17_N16
\counterUp_visit_fouls|s_count[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|s_count[4]~24_combout\ = (!\counterUp_visit_fouls|LessThan0~1_combout\ & (!\comb~1_combout\ & (\register_enable_counter|dataOut~q\ & !\counterUp_visit_fouls|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|LessThan0~1_combout\,
	datab => \comb~1_combout\,
	datac => \register_enable_counter|dataOut~q\,
	datad => \counterUp_visit_fouls|s_count\(7),
	combout => \counterUp_visit_fouls|s_count[4]~24_combout\);

-- Location: LCCOMB_X69_Y17_N18
\counterUp_visit_fouls|s_count[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|s_count[4]~25_combout\ = (\comb~0_combout\) # ((\counterUp_visit_fouls|s_count[4]~24_combout\ & ((\fouls_guest_IR~q\) # (\DebounceUnit_1|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fouls_guest_IR~q\,
	datab => \DebounceUnit_1|s_pulsedOut~q\,
	datac => \comb~0_combout\,
	datad => \counterUp_visit_fouls|s_count[4]~24_combout\,
	combout => \counterUp_visit_fouls|s_count[4]~25_combout\);

-- Location: FF_X70_Y17_N13
\counterUp_visit_fouls|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_visit_fouls|s_count[0]~8_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_visit_fouls|s_count[4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_visit_fouls|s_count\(0));

-- Location: LCCOMB_X70_Y17_N14
\counterUp_visit_fouls|s_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|s_count[1]~10_combout\ = (\counterUp_visit_fouls|s_count\(1) & (!\counterUp_visit_fouls|s_count[0]~9\)) # (!\counterUp_visit_fouls|s_count\(1) & ((\counterUp_visit_fouls|s_count[0]~9\) # (GND)))
-- \counterUp_visit_fouls|s_count[1]~11\ = CARRY((!\counterUp_visit_fouls|s_count[0]~9\) # (!\counterUp_visit_fouls|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(1),
	datad => VCC,
	cin => \counterUp_visit_fouls|s_count[0]~9\,
	combout => \counterUp_visit_fouls|s_count[1]~10_combout\,
	cout => \counterUp_visit_fouls|s_count[1]~11\);

-- Location: FF_X70_Y17_N15
\counterUp_visit_fouls|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_visit_fouls|s_count[1]~10_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_visit_fouls|s_count[4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_visit_fouls|s_count\(1));

-- Location: LCCOMB_X70_Y17_N16
\counterUp_visit_fouls|s_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|s_count[2]~12_combout\ = (\counterUp_visit_fouls|s_count\(2) & (\counterUp_visit_fouls|s_count[1]~11\ $ (GND))) # (!\counterUp_visit_fouls|s_count\(2) & (!\counterUp_visit_fouls|s_count[1]~11\ & VCC))
-- \counterUp_visit_fouls|s_count[2]~13\ = CARRY((\counterUp_visit_fouls|s_count\(2) & !\counterUp_visit_fouls|s_count[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(2),
	datad => VCC,
	cin => \counterUp_visit_fouls|s_count[1]~11\,
	combout => \counterUp_visit_fouls|s_count[2]~12_combout\,
	cout => \counterUp_visit_fouls|s_count[2]~13\);

-- Location: FF_X70_Y17_N17
\counterUp_visit_fouls|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_visit_fouls|s_count[2]~12_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_visit_fouls|s_count[4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_visit_fouls|s_count\(2));

-- Location: LCCOMB_X70_Y17_N18
\counterUp_visit_fouls|s_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|s_count[3]~14_combout\ = (\counterUp_visit_fouls|s_count\(3) & (!\counterUp_visit_fouls|s_count[2]~13\)) # (!\counterUp_visit_fouls|s_count\(3) & ((\counterUp_visit_fouls|s_count[2]~13\) # (GND)))
-- \counterUp_visit_fouls|s_count[3]~15\ = CARRY((!\counterUp_visit_fouls|s_count[2]~13\) # (!\counterUp_visit_fouls|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(3),
	datad => VCC,
	cin => \counterUp_visit_fouls|s_count[2]~13\,
	combout => \counterUp_visit_fouls|s_count[3]~14_combout\,
	cout => \counterUp_visit_fouls|s_count[3]~15\);

-- Location: FF_X70_Y17_N19
\counterUp_visit_fouls|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_visit_fouls|s_count[3]~14_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_visit_fouls|s_count[4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_visit_fouls|s_count\(3));

-- Location: LCCOMB_X70_Y17_N20
\counterUp_visit_fouls|s_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|s_count[4]~16_combout\ = (\counterUp_visit_fouls|s_count\(4) & (\counterUp_visit_fouls|s_count[3]~15\ $ (GND))) # (!\counterUp_visit_fouls|s_count\(4) & (!\counterUp_visit_fouls|s_count[3]~15\ & VCC))
-- \counterUp_visit_fouls|s_count[4]~17\ = CARRY((\counterUp_visit_fouls|s_count\(4) & !\counterUp_visit_fouls|s_count[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(4),
	datad => VCC,
	cin => \counterUp_visit_fouls|s_count[3]~15\,
	combout => \counterUp_visit_fouls|s_count[4]~16_combout\,
	cout => \counterUp_visit_fouls|s_count[4]~17\);

-- Location: FF_X70_Y17_N21
\counterUp_visit_fouls|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_visit_fouls|s_count[4]~16_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_visit_fouls|s_count[4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_visit_fouls|s_count\(4));

-- Location: LCCOMB_X70_Y17_N22
\counterUp_visit_fouls|s_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_visit_fouls|s_count[5]~18_combout\ = (\counterUp_visit_fouls|s_count\(5) & (!\counterUp_visit_fouls|s_count[4]~17\)) # (!\counterUp_visit_fouls|s_count\(5) & ((\counterUp_visit_fouls|s_count[4]~17\) # (GND)))
-- \counterUp_visit_fouls|s_count[5]~19\ = CARRY((!\counterUp_visit_fouls|s_count[4]~17\) # (!\counterUp_visit_fouls|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(5),
	datad => VCC,
	cin => \counterUp_visit_fouls|s_count[4]~17\,
	combout => \counterUp_visit_fouls|s_count[5]~18_combout\,
	cout => \counterUp_visit_fouls|s_count[5]~19\);

-- Location: FF_X70_Y17_N23
\counterUp_visit_fouls|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_visit_fouls|s_count[5]~18_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_visit_fouls|s_count[4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_visit_fouls|s_count\(5));

-- Location: FF_X70_Y17_N25
\counterUp_visit_fouls|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_visit_fouls|s_count[6]~20_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_visit_fouls|s_count[4]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_visit_fouls|s_count\(6));

-- Location: LCCOMB_X69_Y13_N0
\Bin7Decoder_4|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~4_combout\ = (\counterUp_visit_fouls|s_count\(4)) # ((\counterUp_visit_fouls|s_count\(2) & (\counterUp_visit_fouls|s_count\(3) & \counterUp_visit_fouls|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(2),
	datab => \counterUp_visit_fouls|s_count\(3),
	datac => \counterUp_visit_fouls|s_count\(1),
	datad => \counterUp_visit_fouls|s_count\(4),
	combout => \Bin7Decoder_4|decOut_n~4_combout\);

-- Location: LCCOMB_X70_Y13_N12
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \counterUp_visit_fouls|s_count\(5) $ (VCC)
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\counterUp_visit_fouls|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(5),
	datad => VCC,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X70_Y13_N14
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\counterUp_visit_fouls|s_count\(6) & (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\counterUp_visit_fouls|s_count\(6) & 
-- (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\counterUp_visit_fouls|s_count\(6) & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(6),
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X70_Y13_N16
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\counterUp_visit_fouls|s_count\(7) & (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\counterUp_visit_fouls|s_count\(7) & 
-- (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\counterUp_visit_fouls|s_count\(7) & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(7),
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X70_Y13_N18
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X70_Y13_N20
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_visit_fouls|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_visit_fouls|s_count\(7),
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X70_Y13_N28
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X70_Y13_N26
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_visit_fouls|s_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_visit_fouls|s_count\(6),
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X72_Y13_N8
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\ = (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X70_Y13_N30
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X70_Y13_N24
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_visit_fouls|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_visit_fouls|s_count\(5),
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X72_Y13_N10
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_visit_fouls|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_visit_fouls|s_count\(4),
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X72_Y13_N12
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\ = (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_visit_fouls|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_visit_fouls|s_count\(4),
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X70_Y13_N2
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\)))
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\) # (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X70_Y13_N4
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X70_Y13_N6
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\)))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\)))))
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X70_Y13_N8
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ & 
-- !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y13_N10
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y13_N6
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X70_Y13_N22
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ 
-- & (\counterUp_visit_fouls|s_count\(5))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \counterUp_visit_fouls|s_count\(5),
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X72_Y13_N26
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \counterUp_visit_fouls|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \counterUp_visit_fouls|s_count\(4),
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X74_Y13_N20
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X74_Y13_N22
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\counterUp_visit_fouls|s_count\(3) & \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(3),
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X74_Y13_N0
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\ = (\counterUp_visit_fouls|s_count\(3) & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(3),
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X74_Y13_N10
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X74_Y13_N12
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X74_Y13_N14
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\)))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\)))))
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X70_Y13_N0
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ 
-- & ((\counterUp_visit_fouls|s_count\(6)))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \counterUp_visit_fouls|s_count\(6),
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X74_Y13_N24
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X74_Y13_N16
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ & 
-- !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y13_N18
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X74_Y13_N4
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X74_Y13_N28
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X74_Y13_N2
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X72_Y13_N24
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ 
-- & (\counterUp_visit_fouls|s_count\(4))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \counterUp_visit_fouls|s_count\(4),
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X74_Y13_N30
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X74_Y13_N8
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\counterUp_visit_fouls|s_count\(3) & \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(3),
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X72_Y13_N0
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\counterUp_visit_fouls|s_count\(2) & \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_visit_fouls|s_count\(2),
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X72_Y13_N6
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\counterUp_visit_fouls|s_count\(2) & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_visit_fouls|s_count\(2),
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X73_Y13_N14
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X73_Y13_N16
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\)))
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X73_Y13_N18
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X73_Y13_N20
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ & 
-- !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y13_N22
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X73_Y13_N0
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X73_Y13_N2
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X73_Y13_N30
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X74_Y13_N26
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ 
-- & (\counterUp_visit_fouls|s_count\(3))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(3),
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X72_Y13_N16
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\counterUp_visit_fouls|s_count\(2) & \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_visit_fouls|s_count\(2),
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X73_Y13_N24
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X73_Y13_N26
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\counterUp_visit_fouls|s_count\(1) & \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_visit_fouls|s_count\(1),
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X73_Y13_N28
\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\ = (\counterUp_visit_fouls|s_count\(1) & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_visit_fouls|s_count\(1),
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X73_Y13_N4
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\) # (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datad => VCC,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X73_Y13_N6
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ & 
-- !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X73_Y13_N8
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & 
-- ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\) # (\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X73_Y13_N10
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ & 
-- !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y13_N12
\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y13_N18
\Bin7Decoder_4|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|Equal4~0_combout\ = (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin7Decoder_4|Equal4~0_combout\);

-- Location: LCCOMB_X69_Y13_N18
\Bin7Decoder_4|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~5_combout\ = (\Bin7Decoder_4|Equal4~0_combout\ & ((\counterUp_visit_fouls|s_count\(5) & (\Bin7Decoder_4|decOut_n~4_combout\ & \counterUp_visit_fouls|s_count\(6))) # (!\counterUp_visit_fouls|s_count\(5) & 
-- ((!\counterUp_visit_fouls|s_count\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(5),
	datab => \Bin7Decoder_4|decOut_n~4_combout\,
	datac => \counterUp_visit_fouls|s_count\(6),
	datad => \Bin7Decoder_4|Equal4~0_combout\,
	combout => \Bin7Decoder_4|decOut_n~5_combout\);

-- Location: LCCOMB_X69_Y13_N24
\Bin7Decoder_4|decOut_n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~6_combout\ = (\counterUp_visit_fouls|s_count\(3) & (((!\counterUp_visit_fouls|s_count\(4))))) # (!\counterUp_visit_fouls|s_count\(3) & (!\counterUp_visit_fouls|s_count\(2) & (!\counterUp_visit_fouls|s_count\(1) & 
-- \counterUp_visit_fouls|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(2),
	datab => \counterUp_visit_fouls|s_count\(3),
	datac => \counterUp_visit_fouls|s_count\(1),
	datad => \counterUp_visit_fouls|s_count\(4),
	combout => \Bin7Decoder_4|decOut_n~6_combout\);

-- Location: LCCOMB_X69_Y13_N2
\Bin7Decoder_4|decOut_n~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~7_combout\ = (\Bin7Decoder_4|decOut_n~5_combout\) # ((\Bin7Decoder_4|decOut_n~6_combout\ & (\counterUp_visit_fouls|s_count\(5) $ (\counterUp_visit_fouls|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(5),
	datab => \Bin7Decoder_4|decOut_n~5_combout\,
	datac => \counterUp_visit_fouls|s_count\(6),
	datad => \Bin7Decoder_4|decOut_n~6_combout\,
	combout => \Bin7Decoder_4|decOut_n~7_combout\);

-- Location: LCCOMB_X68_Y13_N24
\Bin7Decoder_4|decOut_n~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~9_combout\ = (!\counterUp_visit_fouls|s_count\(2) & !\counterUp_visit_fouls|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(2),
	datac => \counterUp_visit_fouls|s_count\(3),
	combout => \Bin7Decoder_4|decOut_n~9_combout\);

-- Location: LCCOMB_X70_Y17_N10
\Bin7Decoder_4|decOut_n~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~10_combout\ = (\counterUp_visit_fouls|s_count\(3) & ((\counterUp_visit_fouls|s_count\(2)) # (\counterUp_visit_fouls|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(2),
	datac => \counterUp_visit_fouls|s_count\(1),
	datad => \counterUp_visit_fouls|s_count\(3),
	combout => \Bin7Decoder_4|decOut_n~10_combout\);

-- Location: LCCOMB_X69_Y13_N4
\Bin7Decoder_4|decOut_n~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~11_combout\ = (\counterUp_visit_fouls|s_count\(4) & (((\Bin7Decoder_4|decOut_n~9_combout\)))) # (!\counterUp_visit_fouls|s_count\(4) & ((\Bin7Decoder_4|Equal4~0_combout\) # ((\Bin7Decoder_4|decOut_n~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_4|Equal4~0_combout\,
	datab => \Bin7Decoder_4|decOut_n~9_combout\,
	datac => \Bin7Decoder_4|decOut_n~10_combout\,
	datad => \counterUp_visit_fouls|s_count\(4),
	combout => \Bin7Decoder_4|decOut_n~11_combout\);

-- Location: LCCOMB_X70_Y17_N28
\Bin7Decoder_4|decOut_n~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~8_combout\ = \counterUp_visit_fouls|s_count\(7) $ (\counterUp_visit_fouls|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(7),
	datac => \counterUp_visit_fouls|s_count\(5),
	combout => \Bin7Decoder_4|decOut_n~8_combout\);

-- Location: LCCOMB_X69_Y13_N30
\Bin7Decoder_4|decOut_n~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~12_combout\ = (\Bin7Decoder_4|decOut_n~8_combout\ & (((\Bin7Decoder_4|decOut_n~7_combout\)))) # (!\Bin7Decoder_4|decOut_n~8_combout\ & (!\counterUp_visit_fouls|s_count\(6) & ((\Bin7Decoder_4|decOut_n~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(6),
	datab => \Bin7Decoder_4|decOut_n~7_combout\,
	datac => \Bin7Decoder_4|decOut_n~11_combout\,
	datad => \Bin7Decoder_4|decOut_n~8_combout\,
	combout => \Bin7Decoder_4|decOut_n~12_combout\);

-- Location: LCCOMB_X68_Y13_N6
\Bin7Decoder_4|decOut_n~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~13_combout\ = (!\counterUp_visit_fouls|s_count\(3) & ((!\counterUp_visit_fouls|s_count\(1)) # (!\counterUp_visit_fouls|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(2),
	datac => \counterUp_visit_fouls|s_count\(3),
	datad => \counterUp_visit_fouls|s_count\(1),
	combout => \Bin7Decoder_4|decOut_n~13_combout\);

-- Location: LCCOMB_X72_Y13_N28
\Bin7Decoder_4|decOut_n~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~14_combout\ = (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin7Decoder_4|decOut_n~14_combout\);

-- Location: LCCOMB_X69_Y13_N12
\Bin7Decoder_4|decOut_n~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~15_combout\ = (\counterUp_visit_fouls|s_count\(6) & (\Bin7Decoder_4|decOut_n~13_combout\)) # (!\counterUp_visit_fouls|s_count\(6) & (((!\Bin7Decoder_4|decOut_n~10_combout\ & \Bin7Decoder_4|decOut_n~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(6),
	datab => \Bin7Decoder_4|decOut_n~13_combout\,
	datac => \Bin7Decoder_4|decOut_n~10_combout\,
	datad => \Bin7Decoder_4|decOut_n~14_combout\,
	combout => \Bin7Decoder_4|decOut_n~15_combout\);

-- Location: LCCOMB_X69_Y13_N8
\Bin7Decoder_4|decOut_n~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~17_combout\ = (\counterUp_visit_fouls|s_count\(2) & (\counterUp_visit_fouls|s_count\(3) & (\counterUp_visit_fouls|s_count\(1) & !\counterUp_visit_fouls|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(2),
	datab => \counterUp_visit_fouls|s_count\(3),
	datac => \counterUp_visit_fouls|s_count\(1),
	datad => \counterUp_visit_fouls|s_count\(4),
	combout => \Bin7Decoder_4|decOut_n~17_combout\);

-- Location: LCCOMB_X69_Y13_N10
\Bin7Decoder_4|decOut_n~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~18_combout\ = (\counterUp_visit_fouls|s_count\(6) & (\Bin7Decoder_4|decOut_n~17_combout\ & (\counterUp_visit_fouls|s_count\(5)))) # (!\counterUp_visit_fouls|s_count\(6) & (((!\counterUp_visit_fouls|s_count\(5) & 
-- \Bin7Decoder_4|decOut_n~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(6),
	datab => \Bin7Decoder_4|decOut_n~17_combout\,
	datac => \counterUp_visit_fouls|s_count\(5),
	datad => \Bin7Decoder_4|decOut_n~14_combout\,
	combout => \Bin7Decoder_4|decOut_n~18_combout\);

-- Location: LCCOMB_X69_Y13_N22
\Bin7Decoder_4|decOut_n~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~20_combout\ = (\counterUp_visit_fouls|s_count\(5) & (\counterUp_visit_fouls|s_count\(6) & ((\Bin7Decoder_4|decOut_n~14_combout\) # (!\counterUp_visit_fouls|s_count\(3))))) # (!\counterUp_visit_fouls|s_count\(5) & 
-- (\Bin7Decoder_4|decOut_n~14_combout\ & (!\counterUp_visit_fouls|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(5),
	datab => \Bin7Decoder_4|decOut_n~14_combout\,
	datac => \counterUp_visit_fouls|s_count\(6),
	datad => \counterUp_visit_fouls|s_count\(3),
	combout => \Bin7Decoder_4|decOut_n~20_combout\);

-- Location: LCCOMB_X69_Y13_N28
\Bin7Decoder_4|decOut_n~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~19_combout\ = (\counterUp_visit_fouls|s_count\(1) & (\counterUp_visit_fouls|s_count\(6) $ ((\counterUp_visit_fouls|s_count\(5))))) # (!\counterUp_visit_fouls|s_count\(1) & (!\Bin7Decoder_4|decOut_n~9_combout\ & 
-- (\counterUp_visit_fouls|s_count\(6) $ (\counterUp_visit_fouls|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(6),
	datab => \counterUp_visit_fouls|s_count\(1),
	datac => \counterUp_visit_fouls|s_count\(5),
	datad => \Bin7Decoder_4|decOut_n~9_combout\,
	combout => \Bin7Decoder_4|decOut_n~19_combout\);

-- Location: LCCOMB_X69_Y13_N20
\Bin7Decoder_4|decOut_n~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~21_combout\ = (\Bin7Decoder_4|decOut_n~18_combout\) # ((\counterUp_visit_fouls|s_count\(4) & ((\Bin7Decoder_4|decOut_n~20_combout\) # (\Bin7Decoder_4|decOut_n~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_4|decOut_n~18_combout\,
	datab => \counterUp_visit_fouls|s_count\(4),
	datac => \Bin7Decoder_4|decOut_n~20_combout\,
	datad => \Bin7Decoder_4|decOut_n~19_combout\,
	combout => \Bin7Decoder_4|decOut_n~21_combout\);

-- Location: LCCOMB_X69_Y13_N14
\Bin7Decoder_4|decOut_n~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~16_combout\ = (!\counterUp_visit_fouls|s_count\(4) & (\counterUp_visit_fouls|s_count\(5) $ (!\counterUp_visit_fouls|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(5),
	datab => \counterUp_visit_fouls|s_count\(4),
	datac => \counterUp_visit_fouls|s_count\(7),
	combout => \Bin7Decoder_4|decOut_n~16_combout\);

-- Location: LCCOMB_X69_Y13_N6
\Bin7Decoder_4|decOut_n~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~22_combout\ = (\Bin7Decoder_4|decOut_n~15_combout\ & ((\Bin7Decoder_4|decOut_n~16_combout\) # ((\Bin7Decoder_4|decOut_n~21_combout\ & \Bin7Decoder_4|decOut_n~8_combout\)))) # (!\Bin7Decoder_4|decOut_n~15_combout\ & 
-- (\Bin7Decoder_4|decOut_n~21_combout\ & ((\Bin7Decoder_4|decOut_n~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_4|decOut_n~15_combout\,
	datab => \Bin7Decoder_4|decOut_n~21_combout\,
	datac => \Bin7Decoder_4|decOut_n~16_combout\,
	datad => \Bin7Decoder_4|decOut_n~8_combout\,
	combout => \Bin7Decoder_4|decOut_n~22_combout\);

-- Location: LCCOMB_X70_Y17_N30
\Bin7Decoder_4|decOut_n~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~26_combout\ = (\counterUp_visit_fouls|s_count\(4) & ((\counterUp_visit_fouls|s_count\(2) & ((!\counterUp_visit_fouls|s_count\(3)) # (!\counterUp_visit_fouls|s_count\(1)))) # (!\counterUp_visit_fouls|s_count\(2) & 
-- ((\counterUp_visit_fouls|s_count\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(4),
	datab => \counterUp_visit_fouls|s_count\(2),
	datac => \counterUp_visit_fouls|s_count\(1),
	datad => \counterUp_visit_fouls|s_count\(3),
	combout => \Bin7Decoder_4|decOut_n~26_combout\);

-- Location: LCCOMB_X70_Y17_N6
\Bin7Decoder_4|decOut_n~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~24_combout\ = (\counterUp_visit_fouls|s_count\(5) & (\counterUp_visit_fouls|s_count\(4) & (\counterUp_visit_fouls|s_count\(3) & \counterUp_visit_fouls|s_count\(6)))) # (!\counterUp_visit_fouls|s_count\(5) & 
-- (((!\counterUp_visit_fouls|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(4),
	datab => \counterUp_visit_fouls|s_count\(3),
	datac => \counterUp_visit_fouls|s_count\(5),
	datad => \counterUp_visit_fouls|s_count\(6),
	combout => \Bin7Decoder_4|decOut_n~24_combout\);

-- Location: LCCOMB_X70_Y17_N0
\Bin7Decoder_4|decOut_n~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~23_combout\ = (!\Bin7Decoder_4|decOut_n~10_combout\ & (!\counterUp_visit_fouls|s_count\(6) & (!\counterUp_visit_fouls|s_count\(4) & !\Bin7Decoder_4|decOut_n~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_4|decOut_n~10_combout\,
	datab => \counterUp_visit_fouls|s_count\(6),
	datac => \counterUp_visit_fouls|s_count\(4),
	datad => \Bin7Decoder_4|decOut_n~8_combout\,
	combout => \Bin7Decoder_4|decOut_n~23_combout\);

-- Location: LCCOMB_X70_Y17_N4
\Bin7Decoder_4|decOut_n~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~25_combout\ = (\Bin7Decoder_4|decOut_n~14_combout\ & ((\Bin7Decoder_4|decOut_n~23_combout\) # ((\Bin7Decoder_4|decOut_n~24_combout\ & \Bin7Decoder_4|decOut_n~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_4|decOut_n~24_combout\,
	datab => \Bin7Decoder_4|decOut_n~23_combout\,
	datac => \Bin7Decoder_4|decOut_n~14_combout\,
	datad => \Bin7Decoder_4|decOut_n~8_combout\,
	combout => \Bin7Decoder_4|decOut_n~25_combout\);

-- Location: LCCOMB_X70_Y17_N8
\Bin7Decoder_4|decOut_n~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~27_combout\ = (\Bin7Decoder_4|decOut_n~25_combout\) # ((\Bin7Decoder_4|decOut_n~26_combout\ & (!\counterUp_visit_fouls|s_count\(6) & !\Bin7Decoder_4|decOut_n~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_4|decOut_n~26_combout\,
	datab => \counterUp_visit_fouls|s_count\(6),
	datac => \Bin7Decoder_4|decOut_n~25_combout\,
	datad => \Bin7Decoder_4|decOut_n~8_combout\,
	combout => \Bin7Decoder_4|decOut_n~27_combout\);

-- Location: LCCOMB_X69_Y13_N16
\Bin7Decoder_4|decOut_n~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~34_combout\ = (\counterUp_visit_fouls|s_count\(7) & (!\Bin7Decoder_4|decOut_n~13_combout\ & (!\counterUp_visit_fouls|s_count\(5) & \counterUp_visit_fouls|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(7),
	datab => \Bin7Decoder_4|decOut_n~13_combout\,
	datac => \counterUp_visit_fouls|s_count\(5),
	datad => \counterUp_visit_fouls|s_count\(4),
	combout => \Bin7Decoder_4|decOut_n~34_combout\);

-- Location: LCCOMB_X69_Y13_N26
\Bin7Decoder_4|decOut_n~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~35_combout\ = (!\counterUp_visit_fouls|s_count\(6) & ((\Bin7Decoder_4|decOut_n~34_combout\) # ((\Bin7Decoder_4|decOut_n~16_combout\ & !\Bin7Decoder_4|decOut_n~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(6),
	datab => \Bin7Decoder_4|decOut_n~16_combout\,
	datac => \Bin7Decoder_4|decOut_n~10_combout\,
	datad => \Bin7Decoder_4|decOut_n~34_combout\,
	combout => \Bin7Decoder_4|decOut_n~35_combout\);

-- Location: LCCOMB_X68_Y13_N10
\Bin7Decoder_4|decOut_n~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~32_combout\ = (\counterUp_visit_fouls|s_count\(1)) # (((\counterUp_visit_fouls|s_count\(5)) # (!\counterUp_visit_fouls|s_count\(7))) # (!\Bin7Decoder_4|decOut_n~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(1),
	datab => \Bin7Decoder_4|decOut_n~9_combout\,
	datac => \counterUp_visit_fouls|s_count\(5),
	datad => \counterUp_visit_fouls|s_count\(7),
	combout => \Bin7Decoder_4|decOut_n~32_combout\);

-- Location: LCCOMB_X68_Y13_N20
\Bin7Decoder_4|decOut_n~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~45_combout\ = (\counterUp_visit_fouls|s_count\(5) & ((\counterUp_visit_fouls|s_count\(7) & ((\counterUp_visit_fouls|s_count\(3)) # (\counterUp_visit_fouls|s_count\(1)))) # (!\counterUp_visit_fouls|s_count\(7) & 
-- ((!\counterUp_visit_fouls|s_count\(1)) # (!\counterUp_visit_fouls|s_count\(3)))))) # (!\counterUp_visit_fouls|s_count\(5) & ((\counterUp_visit_fouls|s_count\(3)) # ((!\counterUp_visit_fouls|s_count\(7) & \counterUp_visit_fouls|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(5),
	datab => \counterUp_visit_fouls|s_count\(7),
	datac => \counterUp_visit_fouls|s_count\(3),
	datad => \counterUp_visit_fouls|s_count\(1),
	combout => \Bin7Decoder_4|decOut_n~45_combout\);

-- Location: LCCOMB_X68_Y13_N2
\Bin7Decoder_4|decOut_n~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~46_combout\ = (\counterUp_visit_fouls|s_count\(2) & (((\Bin7Decoder_4|decOut_n~45_combout\)))) # (!\counterUp_visit_fouls|s_count\(2) & (\counterUp_visit_fouls|s_count\(3) & ((\counterUp_visit_fouls|s_count\(5)) # 
-- (\Bin7Decoder_4|decOut_n~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(3),
	datab => \counterUp_visit_fouls|s_count\(2),
	datac => \counterUp_visit_fouls|s_count\(5),
	datad => \Bin7Decoder_4|decOut_n~45_combout\,
	combout => \Bin7Decoder_4|decOut_n~46_combout\);

-- Location: LCCOMB_X68_Y13_N22
\Bin7Decoder_4|decOut_n~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~30_combout\ = (\counterUp_visit_fouls|s_count\(5) & ((\counterUp_visit_fouls|s_count\(7)) # (\counterUp_visit_fouls|s_count\(3)))) # (!\counterUp_visit_fouls|s_count\(5) & (!\counterUp_visit_fouls|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(5),
	datab => \counterUp_visit_fouls|s_count\(7),
	datac => \counterUp_visit_fouls|s_count\(3),
	combout => \Bin7Decoder_4|decOut_n~30_combout\);

-- Location: LCCOMB_X68_Y13_N4
\Bin7Decoder_4|decOut_n~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~29_combout\ = (\Bin7Decoder_4|decOut_n~9_combout\ & ((\counterUp_visit_fouls|s_count\(5) & ((\counterUp_visit_fouls|s_count\(7)) # (!\counterUp_visit_fouls|s_count\(1)))) # (!\counterUp_visit_fouls|s_count\(5) & 
-- ((!\counterUp_visit_fouls|s_count\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(1),
	datab => \Bin7Decoder_4|decOut_n~9_combout\,
	datac => \counterUp_visit_fouls|s_count\(5),
	datad => \counterUp_visit_fouls|s_count\(7),
	combout => \Bin7Decoder_4|decOut_n~29_combout\);

-- Location: LCCOMB_X68_Y13_N8
\Bin7Decoder_4|decOut_n~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~31_combout\ = (\counterUp_visit_fouls|s_count\(4) & (((\Bin7Decoder_4|decOut_n~29_combout\) # (\counterUp_visit_fouls|s_count\(6))))) # (!\counterUp_visit_fouls|s_count\(4) & (\Bin7Decoder_4|decOut_n~30_combout\ & 
-- ((!\counterUp_visit_fouls|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_4|decOut_n~30_combout\,
	datab => \counterUp_visit_fouls|s_count\(4),
	datac => \Bin7Decoder_4|decOut_n~29_combout\,
	datad => \counterUp_visit_fouls|s_count\(6),
	combout => \Bin7Decoder_4|decOut_n~31_combout\);

-- Location: LCCOMB_X68_Y13_N0
\Bin7Decoder_4|decOut_n~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~33_combout\ = (\Bin7Decoder_4|decOut_n~31_combout\ & (((!\counterUp_visit_fouls|s_count\(6))) # (!\Bin7Decoder_4|decOut_n~32_combout\))) # (!\Bin7Decoder_4|decOut_n~31_combout\ & (((\Bin7Decoder_4|decOut_n~46_combout\ & 
-- \counterUp_visit_fouls|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_4|decOut_n~32_combout\,
	datab => \Bin7Decoder_4|decOut_n~46_combout\,
	datac => \Bin7Decoder_4|decOut_n~31_combout\,
	datad => \counterUp_visit_fouls|s_count\(6),
	combout => \Bin7Decoder_4|decOut_n~33_combout\);

-- Location: LCCOMB_X72_Y13_N30
\Bin7Decoder_4|decOut_n~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~28_combout\ = (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin7Decoder_4|decOut_n~28_combout\);

-- Location: LCCOMB_X68_Y13_N30
\Bin7Decoder_4|decOut_n~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~36_combout\ = (\Bin7Decoder_4|decOut_n~35_combout\ & ((\Bin7Decoder_4|decOut_n~28_combout\))) # (!\Bin7Decoder_4|decOut_n~35_combout\ & (\Bin7Decoder_4|decOut_n~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7Decoder_4|decOut_n~35_combout\,
	datac => \Bin7Decoder_4|decOut_n~33_combout\,
	datad => \Bin7Decoder_4|decOut_n~28_combout\,
	combout => \Bin7Decoder_4|decOut_n~36_combout\);

-- Location: LCCOMB_X72_Y13_N4
\Bin7Decoder_4|decOut_n~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~37_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin7Decoder_4|decOut_n~37_combout\);

-- Location: LCCOMB_X72_Y13_N22
\Bin7Decoder_4|decOut_n~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~38_combout\ = (\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # 
-- (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\) # 
-- (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin7Decoder_4|decOut_n~38_combout\);

-- Location: LCCOMB_X68_Y13_N28
\Bin7Decoder_4|decOut_n~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~39_combout\ = (\counterUp_visit_fouls|s_count\(2)) # ((\counterUp_visit_fouls|s_count\(3)) # (\counterUp_visit_fouls|s_count\(5) $ (\counterUp_visit_fouls|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(5),
	datab => \counterUp_visit_fouls|s_count\(2),
	datac => \counterUp_visit_fouls|s_count\(3),
	datad => \counterUp_visit_fouls|s_count\(7),
	combout => \Bin7Decoder_4|decOut_n~39_combout\);

-- Location: LCCOMB_X68_Y13_N26
\Bin7Decoder_4|decOut_n~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~40_combout\ = (\counterUp_visit_fouls|s_count\(5) & (((\counterUp_visit_fouls|s_count\(7))))) # (!\counterUp_visit_fouls|s_count\(5) & (((!\counterUp_visit_fouls|s_count\(7)) # (!\counterUp_visit_fouls|s_count\(3))) # 
-- (!\counterUp_visit_fouls|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(5),
	datab => \counterUp_visit_fouls|s_count\(2),
	datac => \counterUp_visit_fouls|s_count\(3),
	datad => \counterUp_visit_fouls|s_count\(7),
	combout => \Bin7Decoder_4|decOut_n~40_combout\);

-- Location: LCCOMB_X68_Y13_N16
\Bin7Decoder_4|decOut_n~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~41_combout\ = (\counterUp_visit_fouls|s_count\(4) & (((\counterUp_visit_fouls|s_count\(6))) # (!\Bin7Decoder_4|decOut_n~39_combout\))) # (!\counterUp_visit_fouls|s_count\(4) & (((\Bin7Decoder_4|decOut_n~40_combout\ & 
-- !\counterUp_visit_fouls|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_4|decOut_n~39_combout\,
	datab => \counterUp_visit_fouls|s_count\(4),
	datac => \Bin7Decoder_4|decOut_n~40_combout\,
	datad => \counterUp_visit_fouls|s_count\(6),
	combout => \Bin7Decoder_4|decOut_n~41_combout\);

-- Location: LCCOMB_X68_Y13_N12
\Bin7Decoder_4|decOut_n~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~43_combout\ = (\Bin7Decoder_4|decOut_n~41_combout\ & (((\counterUp_visit_fouls|s_count\(5) & !\counterUp_visit_fouls|s_count\(7))))) # (!\Bin7Decoder_4|decOut_n~41_combout\ & (!\Bin7Decoder_4|decOut_n~13_combout\ & 
-- (\counterUp_visit_fouls|s_count\(5) $ (!\counterUp_visit_fouls|s_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_4|decOut_n~13_combout\,
	datab => \Bin7Decoder_4|decOut_n~41_combout\,
	datac => \counterUp_visit_fouls|s_count\(5),
	datad => \counterUp_visit_fouls|s_count\(7),
	combout => \Bin7Decoder_4|decOut_n~43_combout\);

-- Location: LCCOMB_X68_Y13_N14
\Bin7Decoder_4|decOut_n~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~44_combout\ = (\counterUp_visit_fouls|s_count\(6) & (\Bin7Decoder_4|decOut_n~43_combout\ & ((\counterUp_visit_fouls|s_count\(3)) # (!\Bin7Decoder_4|decOut_n~41_combout\)))) # (!\counterUp_visit_fouls|s_count\(6) & 
-- (((\Bin7Decoder_4|decOut_n~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_4|decOut_n~43_combout\,
	datab => \Bin7Decoder_4|decOut_n~41_combout\,
	datac => \counterUp_visit_fouls|s_count\(3),
	datad => \counterUp_visit_fouls|s_count\(6),
	combout => \Bin7Decoder_4|decOut_n~44_combout\);

-- Location: LCCOMB_X68_Y13_N18
\Bin7Decoder_4|decOut_n~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_4|decOut_n~42_combout\ = (\Bin7Decoder_4|decOut_n~35_combout\ & ((!\Bin7Decoder_4|decOut_n~28_combout\))) # (!\Bin7Decoder_4|decOut_n~35_combout\ & (\Bin7Decoder_4|decOut_n~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7Decoder_4|decOut_n~35_combout\,
	datac => \Bin7Decoder_4|decOut_n~44_combout\,
	datad => \Bin7Decoder_4|decOut_n~28_combout\,
	combout => \Bin7Decoder_4|decOut_n~42_combout\);

-- Location: LCCOMB_X69_Y17_N24
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \counterUp_visit_fouls|s_count\(5) $ (VCC)
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\counterUp_visit_fouls|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(5),
	datad => VCC,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X69_Y17_N26
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\counterUp_visit_fouls|s_count\(6) & (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\counterUp_visit_fouls|s_count\(6) & 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\counterUp_visit_fouls|s_count\(6) & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(6),
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X69_Y17_N28
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\counterUp_visit_fouls|s_count\(7) & (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\counterUp_visit_fouls|s_count\(7) & 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\counterUp_visit_fouls|s_count\(7) & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(7),
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X69_Y17_N30
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X69_Y17_N4
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\);

-- Location: LCCOMB_X68_Y17_N16
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_visit_fouls|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_visit_fouls|s_count\(7),
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\);

-- Location: LCCOMB_X69_Y17_N2
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_visit_fouls|s_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_visit_fouls|s_count\(6),
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\);

-- Location: LCCOMB_X69_Y17_N0
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\);

-- Location: LCCOMB_X69_Y17_N20
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X69_Y17_N14
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_visit_fouls|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_visit_fouls|s_count\(5),
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\);

-- Location: LCCOMB_X69_Y17_N6
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_visit_fouls|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_visit_fouls|s_count\(4),
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\);

-- Location: LCCOMB_X69_Y17_N8
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_visit_fouls|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_visit_fouls|s_count\(4),
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\);

-- Location: LCCOMB_X68_Y17_N4
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\) # (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\) # (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X68_Y17_N6
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ & 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X68_Y17_N8
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\)))))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X68_Y17_N10
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ & 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X68_Y17_N12
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X67_Y17_N24
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X68_Y17_N0
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ 
-- & (\counterUp_visit_fouls|s_count\(7))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \counterUp_visit_fouls|s_count\(7),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\);

-- Location: LCCOMB_X67_Y17_N6
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\);

-- Location: LCCOMB_X68_Y17_N22
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ 
-- & (\counterUp_visit_fouls|s_count\(6))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \counterUp_visit_fouls|s_count\(6),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\);

-- Location: LCCOMB_X68_Y17_N20
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ 
-- & (\counterUp_visit_fouls|s_count\(5))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \counterUp_visit_fouls|s_count\(5),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\);

-- Location: LCCOMB_X68_Y17_N26
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\);

-- Location: LCCOMB_X68_Y17_N30
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ = (\counterUp_visit_fouls|s_count\(4) & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(4),
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X68_Y17_N28
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X67_Y17_N26
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \counterUp_visit_fouls|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \counterUp_visit_fouls|s_count\(3),
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\);

-- Location: LCCOMB_X67_Y17_N28
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \counterUp_visit_fouls|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \counterUp_visit_fouls|s_count\(3),
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X67_Y17_N12
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\) # (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\) # (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X67_Y17_N14
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ & 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X67_Y17_N16
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\)))))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X67_Y17_N18
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ & 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\ & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X67_Y17_N20
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\))))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\) # 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\) # (GND))))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\) # ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X67_Y17_N22
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y17_N4
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\);

-- Location: LCCOMB_X67_Y17_N0
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\);

-- Location: LCCOMB_X67_Y17_N30
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\);

-- Location: LCCOMB_X67_Y17_N2
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\) # 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\);

-- Location: LCCOMB_X67_Y18_N28
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\);

-- Location: LCCOMB_X68_Y17_N2
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\) # 
-- ((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\);

-- Location: LCCOMB_X68_Y17_N18
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ 
-- & (\counterUp_visit_fouls|s_count\(4))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \counterUp_visit_fouls|s_count\(4),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\);

-- Location: LCCOMB_X67_Y18_N30
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\);

-- Location: LCCOMB_X67_Y18_N26
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\);

-- Location: LCCOMB_X67_Y18_N4
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ = (\counterUp_visit_fouls|s_count\(3) & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(3),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\);

-- Location: LCCOMB_X68_Y17_N24
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\ = (\counterUp_visit_fouls|s_count\(2) & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_visit_fouls|s_count\(2),
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\);

-- Location: LCCOMB_X68_Y17_N14
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\ = (\counterUp_visit_fouls|s_count\(2) & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_visit_fouls|s_count\(2),
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\);

-- Location: LCCOMB_X67_Y18_N8
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\) # (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\) # (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X67_Y18_N10
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ & 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X67_Y18_N12
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\)))))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X67_Y18_N14
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ & 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\ & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X67_Y18_N16
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\))))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\) # (GND))))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\) # ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\) # 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X67_Y18_N18
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ & 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\ & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X67_Y18_N20
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X68_Y18_N26
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\);

-- Location: LCCOMB_X67_Y17_N8
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~92_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\) # 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~92_combout\);

-- Location: LCCOMB_X67_Y17_N10
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~93_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\) # 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~93_combout\);

-- Location: LCCOMB_X68_Y18_N0
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\);

-- Location: LCCOMB_X68_Y18_N30
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\);

-- Location: LCCOMB_X67_Y18_N22
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~94_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\) # 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~94_combout\);

-- Location: LCCOMB_X67_Y18_N0
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~95_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~95_combout\);

-- Location: LCCOMB_X67_Y18_N6
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\);

-- Location: LCCOMB_X67_Y18_N2
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\counterUp_visit_fouls|s_count\(3))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_visit_fouls|s_count\(3),
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\);

-- Location: LCCOMB_X67_Y18_N24
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\);

-- Location: LCCOMB_X68_Y16_N0
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \counterUp_visit_fouls|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \counterUp_visit_fouls|s_count\(2),
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\);

-- Location: LCCOMB_X68_Y18_N4
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\);

-- Location: LCCOMB_X69_Y18_N4
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\ = (\counterUp_visit_fouls|s_count\(1) & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_visit_fouls|s_count\(1),
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\);

-- Location: LCCOMB_X68_Y18_N24
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\ = (\counterUp_visit_fouls|s_count\(1) & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_visit_fouls|s_count\(1),
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\);

-- Location: LCCOMB_X68_Y18_N8
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\) # (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\) # (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X68_Y18_N10
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ & 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\)))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X68_Y18_N12
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\)))))
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X68_Y18_N14
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~95_combout\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~95_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y18_N16
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\) # ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~94_combout\) # 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[52]~94_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X68_Y18_N18
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~93_combout\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~93_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X68_Y18_N20
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\) # ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~92_combout\) # 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[54]~92_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X68_Y18_N22
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X68_Y18_N28
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\) # 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\);

-- Location: LCCOMB_X68_Y18_N6
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\counterUp_visit_fouls|s_count\(1)))) # 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \counterUp_visit_fouls|s_count\(1),
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\);

-- Location: LCCOMB_X68_Y18_N2
\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\) # 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\,
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\);

-- Location: LCCOMB_X69_Y32_N0
\Bin7Decoder_5|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_5|decOut_n~0_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (!\counterUp_visit_fouls|s_count\(0) & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (\counterUp_visit_fouls|s_count\(0) & 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ $ (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \counterUp_visit_fouls|s_count\(0),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	combout => \Bin7Decoder_5|decOut_n~0_combout\);

-- Location: LCCOMB_X69_Y32_N30
\Bin7Decoder_5|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_5|decOut_n~1_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & ((\counterUp_visit_fouls|s_count\(0) & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\))) # 
-- (!\counterUp_visit_fouls|s_count\(0) & (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\)))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (\counterUp_visit_fouls|s_count\(0) $ (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \counterUp_visit_fouls|s_count\(0),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	combout => \Bin7Decoder_5|decOut_n~1_combout\);

-- Location: LCCOMB_X69_Y32_N24
\Bin7Decoder_5|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_5|decOut_n~2_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ & 
-- ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\) # (!\counterUp_visit_fouls|s_count\(0))))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (!\counterUp_visit_fouls|s_count\(0) & 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \counterUp_visit_fouls|s_count\(0),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	combout => \Bin7Decoder_5|decOut_n~2_combout\);

-- Location: LCCOMB_X69_Y32_N18
\Bin7Decoder_5|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_5|decOut_n~3_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (\counterUp_visit_fouls|s_count\(0))) # 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (!\counterUp_visit_fouls|s_count\(0) & \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\)))) # 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ & (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ $ 
-- (\counterUp_visit_fouls|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \counterUp_visit_fouls|s_count\(0),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	combout => \Bin7Decoder_5|decOut_n~3_combout\);

-- Location: LCCOMB_X69_Y32_N4
\Bin7Decoder_5|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_5|decOut_n~4_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & (((\counterUp_visit_fouls|s_count\(0) & !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\)))) # 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & ((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\))) # 
-- (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (\counterUp_visit_fouls|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \counterUp_visit_fouls|s_count\(0),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	combout => \Bin7Decoder_5|decOut_n~4_combout\);

-- Location: LCCOMB_X69_Y32_N2
\Bin7Decoder_5|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_5|decOut_n~5_combout\ = (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (\counterUp_visit_fouls|s_count\(0) & 
-- \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\)) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & ((\counterUp_visit_fouls|s_count\(0)) # 
-- (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \counterUp_visit_fouls|s_count\(0),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	combout => \Bin7Decoder_5|decOut_n~5_combout\);

-- Location: LCCOMB_X69_Y32_N12
\Bin7Decoder_5|decOut_n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_5|decOut_n~6_combout\ = (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (\counterUp_visit_fouls|s_count\(0) & 
-- !\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\))) # (!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ $ 
-- (((!\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \counterUp_visit_fouls|s_count\(0),
	datac => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	combout => \Bin7Decoder_5|decOut_n~6_combout\);

-- Location: LCCOMB_X74_Y10_N14
\counterUp_local_fouls|s_count[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|s_count[0]~8_combout\ = \counterUp_local_fouls|s_count\(0) $ (VCC)
-- \counterUp_local_fouls|s_count[0]~9\ = CARRY(\counterUp_local_fouls|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(0),
	datad => VCC,
	combout => \counterUp_local_fouls|s_count[0]~8_combout\,
	cout => \counterUp_local_fouls|s_count[0]~9\);

-- Location: LCCOMB_X74_Y10_N26
\counterUp_local_fouls|s_count[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|s_count[6]~20_combout\ = (\counterUp_local_fouls|s_count\(6) & (\counterUp_local_fouls|s_count[5]~19\ $ (GND))) # (!\counterUp_local_fouls|s_count\(6) & (!\counterUp_local_fouls|s_count[5]~19\ & VCC))
-- \counterUp_local_fouls|s_count[6]~21\ = CARRY((\counterUp_local_fouls|s_count\(6) & !\counterUp_local_fouls|s_count[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(6),
	datad => VCC,
	cin => \counterUp_local_fouls|s_count[5]~19\,
	combout => \counterUp_local_fouls|s_count[6]~20_combout\,
	cout => \counterUp_local_fouls|s_count[6]~21\);

-- Location: LCCOMB_X74_Y10_N28
\counterUp_local_fouls|s_count[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|s_count[7]~22_combout\ = \counterUp_local_fouls|s_count[6]~21\ $ (\counterUp_local_fouls|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \counterUp_local_fouls|s_count\(7),
	cin => \counterUp_local_fouls|s_count[6]~21\,
	combout => \counterUp_local_fouls|s_count[7]~22_combout\);

-- Location: FF_X74_Y10_N29
\counterUp_local_fouls|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_local_fouls|s_count[7]~22_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_local_fouls|s_count[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_local_fouls|s_count\(7));

-- Location: LCCOMB_X74_Y10_N6
\counterUp_local_fouls|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|LessThan0~0_combout\ = (\counterUp_local_fouls|s_count\(2)) # ((\counterUp_local_fouls|s_count\(3)) # ((\counterUp_local_fouls|s_count\(0) & \counterUp_local_fouls|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(2),
	datab => \counterUp_local_fouls|s_count\(3),
	datac => \counterUp_local_fouls|s_count\(0),
	datad => \counterUp_local_fouls|s_count\(1),
	combout => \counterUp_local_fouls|LessThan0~0_combout\);

-- Location: LCCOMB_X73_Y10_N12
\counterUp_local_fouls|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|LessThan0~1_combout\ = (\counterUp_local_fouls|s_count\(6) & (\counterUp_local_fouls|s_count\(5) & ((\counterUp_local_fouls|s_count\(4)) # (\counterUp_local_fouls|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(4),
	datab => \counterUp_local_fouls|s_count\(6),
	datac => \counterUp_local_fouls|s_count\(5),
	datad => \counterUp_local_fouls|LessThan0~0_combout\,
	combout => \counterUp_local_fouls|LessThan0~1_combout\);

-- Location: LCCOMB_X69_Y17_N12
\counterUp_local_fouls|s_count[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|s_count[2]~24_combout\ = (!\counterUp_local_fouls|s_count\(7) & (!\counterUp_local_fouls|LessThan0~1_combout\ & (\register_enable_counter|dataOut~q\ & !\comb~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(7),
	datab => \counterUp_local_fouls|LessThan0~1_combout\,
	datac => \register_enable_counter|dataOut~q\,
	datad => \comb~1_combout\,
	combout => \counterUp_local_fouls|s_count[2]~24_combout\);

-- Location: LCCOMB_X70_Y23_N12
\fouls_home_IR~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \fouls_home_IR~2_combout\ = (!\ir|data\(17) & (\fouls_home_IR~1_combout\ & \ir|data\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(17),
	datab => \fouls_home_IR~1_combout\,
	datac => \ir|data\(25),
	combout => \fouls_home_IR~2_combout\);

-- Location: FF_X70_Y23_N13
fouls_home_IR : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \fouls_home_IR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \fouls_home_IR~q\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X111_Y35_N8
\DebounceUnit_0|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \DebounceUnit_0|s_dirtyIn~0_combout\);

-- Location: LCCOMB_X111_Y34_N28
\DebounceUnit_0|s_dirtyIn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_dirtyIn~feeder_combout\ = \DebounceUnit_0|s_dirtyIn~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DebounceUnit_0|s_dirtyIn~0_combout\,
	combout => \DebounceUnit_0|s_dirtyIn~feeder_combout\);

-- Location: FF_X111_Y34_N29
\DebounceUnit_0|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_dirtyIn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_dirtyIn~q\);

-- Location: FF_X111_Y33_N3
\DebounceUnit_0|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DebounceUnit_0|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_previousIn~q\);

-- Location: LCCOMB_X112_Y34_N10
\DebounceUnit_0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~0_combout\ = \DebounceUnit_0|s_debounceCnt\(0) $ (VCC)
-- \DebounceUnit_0|Add0~1\ = CARRY(\DebounceUnit_0|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(0),
	datad => VCC,
	combout => \DebounceUnit_0|Add0~0_combout\,
	cout => \DebounceUnit_0|Add0~1\);

-- Location: LCCOMB_X112_Y34_N12
\DebounceUnit_0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~2_combout\ = (\DebounceUnit_0|s_debounceCnt\(1) & (\DebounceUnit_0|Add0~1\ & VCC)) # (!\DebounceUnit_0|s_debounceCnt\(1) & (!\DebounceUnit_0|Add0~1\))
-- \DebounceUnit_0|Add0~3\ = CARRY((!\DebounceUnit_0|s_debounceCnt\(1) & !\DebounceUnit_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(1),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~1\,
	combout => \DebounceUnit_0|Add0~2_combout\,
	cout => \DebounceUnit_0|Add0~3\);

-- Location: LCCOMB_X112_Y34_N6
\DebounceUnit_0|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~21_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~5_combout\ & \DebounceUnit_0|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	datad => \DebounceUnit_0|Add0~2_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~21_combout\);

-- Location: FF_X112_Y34_N7
\DebounceUnit_0|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~21_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(1));

-- Location: LCCOMB_X112_Y34_N14
\DebounceUnit_0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~4_combout\ = (\DebounceUnit_0|s_debounceCnt\(2) & ((GND) # (!\DebounceUnit_0|Add0~3\))) # (!\DebounceUnit_0|s_debounceCnt\(2) & (\DebounceUnit_0|Add0~3\ $ (GND)))
-- \DebounceUnit_0|Add0~5\ = CARRY((\DebounceUnit_0|s_debounceCnt\(2)) # (!\DebounceUnit_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(2),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~3\,
	combout => \DebounceUnit_0|Add0~4_combout\,
	cout => \DebounceUnit_0|Add0~5\);

-- Location: LCCOMB_X112_Y34_N0
\DebounceUnit_0|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~22_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~5_combout\ & \DebounceUnit_0|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	datac => \DebounceUnit_0|Add0~4_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~22_combout\);

-- Location: FF_X112_Y34_N1
\DebounceUnit_0|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~22_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(2));

-- Location: LCCOMB_X112_Y34_N16
\DebounceUnit_0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~6_combout\ = (\DebounceUnit_0|s_debounceCnt\(3) & (\DebounceUnit_0|Add0~5\ & VCC)) # (!\DebounceUnit_0|s_debounceCnt\(3) & (!\DebounceUnit_0|Add0~5\))
-- \DebounceUnit_0|Add0~7\ = CARRY((!\DebounceUnit_0|s_debounceCnt\(3) & !\DebounceUnit_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(3),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~5\,
	combout => \DebounceUnit_0|Add0~6_combout\,
	cout => \DebounceUnit_0|Add0~7\);

-- Location: LCCOMB_X112_Y34_N2
\DebounceUnit_0|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~23_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~5_combout\ & \DebounceUnit_0|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	datad => \DebounceUnit_0|Add0~6_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~23_combout\);

-- Location: FF_X112_Y34_N3
\DebounceUnit_0|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~23_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(3));

-- Location: LCCOMB_X112_Y34_N18
\DebounceUnit_0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~8_combout\ = (\DebounceUnit_0|s_debounceCnt\(4) & ((GND) # (!\DebounceUnit_0|Add0~7\))) # (!\DebounceUnit_0|s_debounceCnt\(4) & (\DebounceUnit_0|Add0~7\ $ (GND)))
-- \DebounceUnit_0|Add0~9\ = CARRY((\DebounceUnit_0|s_debounceCnt\(4)) # (!\DebounceUnit_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(4),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~7\,
	combout => \DebounceUnit_0|Add0~8_combout\,
	cout => \DebounceUnit_0|Add0~9\);

-- Location: LCCOMB_X113_Y34_N4
\DebounceUnit_0|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~24_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~5_combout\ & \DebounceUnit_0|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	datad => \DebounceUnit_0|Add0~8_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~24_combout\);

-- Location: FF_X113_Y34_N5
\DebounceUnit_0|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~24_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(4));

-- Location: LCCOMB_X112_Y34_N20
\DebounceUnit_0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~10_combout\ = (\DebounceUnit_0|s_debounceCnt\(5) & (\DebounceUnit_0|Add0~9\ & VCC)) # (!\DebounceUnit_0|s_debounceCnt\(5) & (!\DebounceUnit_0|Add0~9\))
-- \DebounceUnit_0|Add0~11\ = CARRY((!\DebounceUnit_0|s_debounceCnt\(5) & !\DebounceUnit_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(5),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~9\,
	combout => \DebounceUnit_0|Add0~10_combout\,
	cout => \DebounceUnit_0|Add0~11\);

-- Location: LCCOMB_X111_Y34_N2
\DebounceUnit_0|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~25_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~5_combout\ & \DebounceUnit_0|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	datac => \DebounceUnit_0|Add0~10_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~25_combout\);

-- Location: FF_X111_Y34_N3
\DebounceUnit_0|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~25_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(5));

-- Location: LCCOMB_X112_Y34_N22
\DebounceUnit_0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~12_combout\ = (\DebounceUnit_0|s_debounceCnt\(6) & ((GND) # (!\DebounceUnit_0|Add0~11\))) # (!\DebounceUnit_0|s_debounceCnt\(6) & (\DebounceUnit_0|Add0~11\ $ (GND)))
-- \DebounceUnit_0|Add0~13\ = CARRY((\DebounceUnit_0|s_debounceCnt\(6)) # (!\DebounceUnit_0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(6),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~11\,
	combout => \DebounceUnit_0|Add0~12_combout\,
	cout => \DebounceUnit_0|Add0~13\);

-- Location: LCCOMB_X111_Y34_N22
\DebounceUnit_0|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~3_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~2_combout\ & ((\DebounceUnit_0|Add0~12_combout\) # (!\DebounceUnit_0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~2_combout\,
	datac => \DebounceUnit_0|s_previousIn~q\,
	datad => \DebounceUnit_0|Add0~12_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~3_combout\);

-- Location: FF_X111_Y34_N23
\DebounceUnit_0|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~3_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(6));

-- Location: LCCOMB_X112_Y34_N24
\DebounceUnit_0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~14_combout\ = (\DebounceUnit_0|s_debounceCnt\(7) & (\DebounceUnit_0|Add0~13\ & VCC)) # (!\DebounceUnit_0|s_debounceCnt\(7) & (!\DebounceUnit_0|Add0~13\))
-- \DebounceUnit_0|Add0~15\ = CARRY((!\DebounceUnit_0|s_debounceCnt\(7) & !\DebounceUnit_0|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(7),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~13\,
	combout => \DebounceUnit_0|Add0~14_combout\,
	cout => \DebounceUnit_0|Add0~15\);

-- Location: LCCOMB_X112_Y34_N8
\DebounceUnit_0|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~13_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~5_combout\ & \DebounceUnit_0|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	datad => \DebounceUnit_0|Add0~14_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~13_combout\);

-- Location: FF_X112_Y34_N9
\DebounceUnit_0|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~13_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(7));

-- Location: LCCOMB_X112_Y34_N26
\DebounceUnit_0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~16_combout\ = (\DebounceUnit_0|s_debounceCnt\(8) & ((GND) # (!\DebounceUnit_0|Add0~15\))) # (!\DebounceUnit_0|s_debounceCnt\(8) & (\DebounceUnit_0|Add0~15\ $ (GND)))
-- \DebounceUnit_0|Add0~17\ = CARRY((\DebounceUnit_0|s_debounceCnt\(8)) # (!\DebounceUnit_0|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(8),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~15\,
	combout => \DebounceUnit_0|Add0~16_combout\,
	cout => \DebounceUnit_0|Add0~17\);

-- Location: LCCOMB_X112_Y34_N28
\DebounceUnit_0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~18_combout\ = (\DebounceUnit_0|s_debounceCnt\(9) & (\DebounceUnit_0|Add0~17\ & VCC)) # (!\DebounceUnit_0|s_debounceCnt\(9) & (!\DebounceUnit_0|Add0~17\))
-- \DebounceUnit_0|Add0~19\ = CARRY((!\DebounceUnit_0|s_debounceCnt\(9) & !\DebounceUnit_0|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(9),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~17\,
	combout => \DebounceUnit_0|Add0~18_combout\,
	cout => \DebounceUnit_0|Add0~19\);

-- Location: LCCOMB_X111_Y34_N14
\DebounceUnit_0|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~15_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~2_combout\ & ((\DebounceUnit_0|Add0~18_combout\) # (!\DebounceUnit_0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~2_combout\,
	datac => \DebounceUnit_0|s_previousIn~q\,
	datad => \DebounceUnit_0|Add0~18_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~15_combout\);

-- Location: FF_X111_Y34_N15
\DebounceUnit_0|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~15_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(9));

-- Location: LCCOMB_X112_Y34_N30
\DebounceUnit_0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~20_combout\ = (\DebounceUnit_0|s_debounceCnt\(10) & ((GND) # (!\DebounceUnit_0|Add0~19\))) # (!\DebounceUnit_0|s_debounceCnt\(10) & (\DebounceUnit_0|Add0~19\ $ (GND)))
-- \DebounceUnit_0|Add0~21\ = CARRY((\DebounceUnit_0|s_debounceCnt\(10)) # (!\DebounceUnit_0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(10),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~19\,
	combout => \DebounceUnit_0|Add0~20_combout\,
	cout => \DebounceUnit_0|Add0~21\);

-- Location: LCCOMB_X111_Y34_N20
\DebounceUnit_0|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~16_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~5_combout\ & \DebounceUnit_0|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	datac => \DebounceUnit_0|Add0~20_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~16_combout\);

-- Location: FF_X111_Y34_N21
\DebounceUnit_0|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~16_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(10));

-- Location: LCCOMB_X112_Y33_N0
\DebounceUnit_0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~22_combout\ = (\DebounceUnit_0|s_debounceCnt\(11) & (\DebounceUnit_0|Add0~21\ & VCC)) # (!\DebounceUnit_0|s_debounceCnt\(11) & (!\DebounceUnit_0|Add0~21\))
-- \DebounceUnit_0|Add0~23\ = CARRY((!\DebounceUnit_0|s_debounceCnt\(11) & !\DebounceUnit_0|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(11),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~21\,
	combout => \DebounceUnit_0|Add0~22_combout\,
	cout => \DebounceUnit_0|Add0~23\);

-- Location: LCCOMB_X111_Y33_N16
\DebounceUnit_0|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~17_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~2_combout\ & ((\DebounceUnit_0|Add0~22_combout\) # (!\DebounceUnit_0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_previousIn~q\,
	datac => \DebounceUnit_0|Add0~22_combout\,
	datad => \DebounceUnit_0|s_debounceCnt[20]~2_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~17_combout\);

-- Location: FF_X111_Y33_N17
\DebounceUnit_0|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~17_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(11));

-- Location: LCCOMB_X112_Y33_N2
\DebounceUnit_0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~24_combout\ = (\DebounceUnit_0|s_debounceCnt\(12) & ((GND) # (!\DebounceUnit_0|Add0~23\))) # (!\DebounceUnit_0|s_debounceCnt\(12) & (\DebounceUnit_0|Add0~23\ $ (GND)))
-- \DebounceUnit_0|Add0~25\ = CARRY((\DebounceUnit_0|s_debounceCnt\(12)) # (!\DebounceUnit_0|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(12),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~23\,
	combout => \DebounceUnit_0|Add0~24_combout\,
	cout => \DebounceUnit_0|Add0~25\);

-- Location: LCCOMB_X112_Y33_N28
\DebounceUnit_0|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~11_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~5_combout\ & \DebounceUnit_0|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	datad => \DebounceUnit_0|Add0~24_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~11_combout\);

-- Location: FF_X112_Y33_N29
\DebounceUnit_0|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~11_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(12));

-- Location: LCCOMB_X112_Y33_N4
\DebounceUnit_0|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~26_combout\ = (\DebounceUnit_0|s_debounceCnt\(13) & (\DebounceUnit_0|Add0~25\ & VCC)) # (!\DebounceUnit_0|s_debounceCnt\(13) & (!\DebounceUnit_0|Add0~25\))
-- \DebounceUnit_0|Add0~27\ = CARRY((!\DebounceUnit_0|s_debounceCnt\(13) & !\DebounceUnit_0|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(13),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~25\,
	combout => \DebounceUnit_0|Add0~26_combout\,
	cout => \DebounceUnit_0|Add0~27\);

-- Location: LCCOMB_X112_Y33_N30
\DebounceUnit_0|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~12_combout\ = (\DebounceUnit_0|Add0~26_combout\ & \DebounceUnit_0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_0|Add0~26_combout\,
	datad => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~12_combout\);

-- Location: FF_X112_Y33_N31
\DebounceUnit_0|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~12_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(13));

-- Location: LCCOMB_X112_Y33_N6
\DebounceUnit_0|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~28_combout\ = (\DebounceUnit_0|s_debounceCnt\(14) & ((GND) # (!\DebounceUnit_0|Add0~27\))) # (!\DebounceUnit_0|s_debounceCnt\(14) & (\DebounceUnit_0|Add0~27\ $ (GND)))
-- \DebounceUnit_0|Add0~29\ = CARRY((\DebounceUnit_0|s_debounceCnt\(14)) # (!\DebounceUnit_0|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(14),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~27\,
	combout => \DebounceUnit_0|Add0~28_combout\,
	cout => \DebounceUnit_0|Add0~29\);

-- Location: LCCOMB_X111_Y33_N14
\DebounceUnit_0|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~18_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~2_combout\ & ((\DebounceUnit_0|Add0~28_combout\) # (!\DebounceUnit_0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~2_combout\,
	datac => \DebounceUnit_0|s_previousIn~q\,
	datad => \DebounceUnit_0|Add0~28_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~18_combout\);

-- Location: FF_X111_Y33_N15
\DebounceUnit_0|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~18_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(14));

-- Location: LCCOMB_X112_Y33_N8
\DebounceUnit_0|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~30_combout\ = (\DebounceUnit_0|s_debounceCnt\(15) & (\DebounceUnit_0|Add0~29\ & VCC)) # (!\DebounceUnit_0|s_debounceCnt\(15) & (!\DebounceUnit_0|Add0~29\))
-- \DebounceUnit_0|Add0~31\ = CARRY((!\DebounceUnit_0|s_debounceCnt\(15) & !\DebounceUnit_0|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(15),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~29\,
	combout => \DebounceUnit_0|Add0~30_combout\,
	cout => \DebounceUnit_0|Add0~31\);

-- Location: LCCOMB_X111_Y33_N28
\DebounceUnit_0|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~6_combout\ = (\DebounceUnit_0|Add0~30_combout\ & \DebounceUnit_0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_0|Add0~30_combout\,
	datad => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~6_combout\);

-- Location: FF_X111_Y33_N29
\DebounceUnit_0|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~6_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(15));

-- Location: LCCOMB_X112_Y33_N10
\DebounceUnit_0|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~32_combout\ = (\DebounceUnit_0|s_debounceCnt\(16) & ((GND) # (!\DebounceUnit_0|Add0~31\))) # (!\DebounceUnit_0|s_debounceCnt\(16) & (\DebounceUnit_0|Add0~31\ $ (GND)))
-- \DebounceUnit_0|Add0~33\ = CARRY((\DebounceUnit_0|s_debounceCnt\(16)) # (!\DebounceUnit_0|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(16),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~31\,
	combout => \DebounceUnit_0|Add0~32_combout\,
	cout => \DebounceUnit_0|Add0~33\);

-- Location: LCCOMB_X111_Y33_N10
\DebounceUnit_0|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~7_combout\ = (\DebounceUnit_0|Add0~32_combout\ & \DebounceUnit_0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_0|Add0~32_combout\,
	datad => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~7_combout\);

-- Location: FF_X111_Y33_N11
\DebounceUnit_0|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~7_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(16));

-- Location: LCCOMB_X112_Y33_N12
\DebounceUnit_0|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~34_combout\ = (\DebounceUnit_0|s_debounceCnt\(17) & (\DebounceUnit_0|Add0~33\ & VCC)) # (!\DebounceUnit_0|s_debounceCnt\(17) & (!\DebounceUnit_0|Add0~33\))
-- \DebounceUnit_0|Add0~35\ = CARRY((!\DebounceUnit_0|s_debounceCnt\(17) & !\DebounceUnit_0|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(17),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~33\,
	combout => \DebounceUnit_0|Add0~34_combout\,
	cout => \DebounceUnit_0|Add0~35\);

-- Location: LCCOMB_X111_Y33_N20
\DebounceUnit_0|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~8_combout\ = (\DebounceUnit_0|Add0~34_combout\ & \DebounceUnit_0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_0|Add0~34_combout\,
	datad => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~8_combout\);

-- Location: FF_X111_Y33_N21
\DebounceUnit_0|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~8_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(17));

-- Location: LCCOMB_X112_Y33_N14
\DebounceUnit_0|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~36_combout\ = (\DebounceUnit_0|s_debounceCnt\(18) & ((GND) # (!\DebounceUnit_0|Add0~35\))) # (!\DebounceUnit_0|s_debounceCnt\(18) & (\DebounceUnit_0|Add0~35\ $ (GND)))
-- \DebounceUnit_0|Add0~37\ = CARRY((\DebounceUnit_0|s_debounceCnt\(18)) # (!\DebounceUnit_0|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(18),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~35\,
	combout => \DebounceUnit_0|Add0~36_combout\,
	cout => \DebounceUnit_0|Add0~37\);

-- Location: LCCOMB_X112_Y33_N16
\DebounceUnit_0|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~38_combout\ = (\DebounceUnit_0|s_debounceCnt\(19) & (\DebounceUnit_0|Add0~37\ & VCC)) # (!\DebounceUnit_0|s_debounceCnt\(19) & (!\DebounceUnit_0|Add0~37\))
-- \DebounceUnit_0|Add0~39\ = CARRY((!\DebounceUnit_0|s_debounceCnt\(19) & !\DebounceUnit_0|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(19),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~37\,
	combout => \DebounceUnit_0|Add0~38_combout\,
	cout => \DebounceUnit_0|Add0~39\);

-- Location: LCCOMB_X111_Y33_N6
\DebounceUnit_0|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt[19]~20_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~2_combout\ & (\DebounceUnit_0|s_debounceCnt[20]~4_combout\ & ((\DebounceUnit_0|Add0~38_combout\) # (!\DebounceUnit_0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~2_combout\,
	datab => \DebounceUnit_0|s_previousIn~q\,
	datac => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	datad => \DebounceUnit_0|Add0~38_combout\,
	combout => \DebounceUnit_0|s_debounceCnt[19]~20_combout\);

-- Location: FF_X111_Y33_N7
\DebounceUnit_0|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(19));

-- Location: LCCOMB_X112_Y33_N18
\DebounceUnit_0|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~40_combout\ = (\DebounceUnit_0|s_debounceCnt\(20) & ((GND) # (!\DebounceUnit_0|Add0~39\))) # (!\DebounceUnit_0|s_debounceCnt\(20) & (\DebounceUnit_0|Add0~39\ $ (GND)))
-- \DebounceUnit_0|Add0~41\ = CARRY((\DebounceUnit_0|s_debounceCnt\(20)) # (!\DebounceUnit_0|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(20),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~39\,
	combout => \DebounceUnit_0|Add0~40_combout\,
	cout => \DebounceUnit_0|Add0~41\);

-- Location: LCCOMB_X112_Y33_N24
\DebounceUnit_0|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt[20]~9_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~5_combout\ & (\DebounceUnit_0|s_debounceCnt[20]~4_combout\ & \DebounceUnit_0|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	datab => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	datad => \DebounceUnit_0|Add0~40_combout\,
	combout => \DebounceUnit_0|s_debounceCnt[20]~9_combout\);

-- Location: FF_X112_Y33_N25
\DebounceUnit_0|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(20));

-- Location: LCCOMB_X112_Y33_N20
\DebounceUnit_0|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~42_combout\ = (\DebounceUnit_0|s_debounceCnt\(21) & (\DebounceUnit_0|Add0~41\ & VCC)) # (!\DebounceUnit_0|s_debounceCnt\(21) & (!\DebounceUnit_0|Add0~41\))
-- \DebounceUnit_0|Add0~43\ = CARRY((!\DebounceUnit_0|s_debounceCnt\(21) & !\DebounceUnit_0|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(21),
	datad => VCC,
	cin => \DebounceUnit_0|Add0~41\,
	combout => \DebounceUnit_0|Add0~42_combout\,
	cout => \DebounceUnit_0|Add0~43\);

-- Location: LCCOMB_X112_Y33_N26
\DebounceUnit_0|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt[21]~10_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~5_combout\ & (\DebounceUnit_0|s_debounceCnt[20]~4_combout\ & \DebounceUnit_0|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	datab => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	datad => \DebounceUnit_0|Add0~42_combout\,
	combout => \DebounceUnit_0|s_debounceCnt[21]~10_combout\);

-- Location: FF_X112_Y33_N27
\DebounceUnit_0|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(21));

-- Location: LCCOMB_X112_Y33_N22
\DebounceUnit_0|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|Add0~44_combout\ = \DebounceUnit_0|Add0~43\ $ (\DebounceUnit_0|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DebounceUnit_0|s_debounceCnt\(22),
	cin => \DebounceUnit_0|Add0~43\,
	combout => \DebounceUnit_0|Add0~44_combout\);

-- Location: LCCOMB_X111_Y33_N22
\DebounceUnit_0|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt[22]~27_combout\ = (\DebounceUnit_0|s_previousIn~q\ & (((!\DebounceUnit_0|s_debounceCnt\(22) & !\DebounceUnit_0|s_debounceCnt[20]~29_combout\)) # (!\DebounceUnit_0|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|Add0~44_combout\,
	datab => \DebounceUnit_0|s_debounceCnt\(22),
	datac => \DebounceUnit_0|s_previousIn~q\,
	datad => \DebounceUnit_0|s_debounceCnt[20]~29_combout\,
	combout => \DebounceUnit_0|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X111_Y33_N24
\DebounceUnit_0|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt[22]~28_combout\ = (!\DebounceUnit_0|s_debounceCnt[22]~27_combout\ & (\DebounceUnit_0|s_dirtyIn~q\ & ((!\DebounceUnit_0|LessThan0~6_combout\) # (!\DebounceUnit_0|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[22]~27_combout\,
	datab => \DebounceUnit_0|s_dirtyIn~q\,
	datac => \DebounceUnit_0|s_debounceCnt\(22),
	datad => \DebounceUnit_0|LessThan0~6_combout\,
	combout => \DebounceUnit_0|s_debounceCnt[22]~28_combout\);

-- Location: FF_X111_Y33_N25
\DebounceUnit_0|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(22));

-- Location: LCCOMB_X111_Y33_N4
\DebounceUnit_0|s_debounceCnt[20]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt[20]~2_combout\ = (\DebounceUnit_0|s_dirtyIn~q\ & ((!\DebounceUnit_0|LessThan0~6_combout\) # (!\DebounceUnit_0|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(22),
	datac => \DebounceUnit_0|s_dirtyIn~q\,
	datad => \DebounceUnit_0|LessThan0~6_combout\,
	combout => \DebounceUnit_0|s_debounceCnt[20]~2_combout\);

-- Location: LCCOMB_X111_Y34_N12
\DebounceUnit_0|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~14_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~2_combout\ & ((\DebounceUnit_0|Add0~16_combout\) # (!\DebounceUnit_0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~2_combout\,
	datac => \DebounceUnit_0|s_previousIn~q\,
	datad => \DebounceUnit_0|Add0~16_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~14_combout\);

-- Location: FF_X111_Y34_N13
\DebounceUnit_0|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~14_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(8));

-- Location: LCCOMB_X111_Y34_N10
\DebounceUnit_0|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_pulsedOut~4_combout\ = (!\DebounceUnit_0|s_debounceCnt\(8) & (!\DebounceUnit_0|s_debounceCnt\(9) & (!\DebounceUnit_0|s_debounceCnt\(7) & !\DebounceUnit_0|s_debounceCnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(8),
	datab => \DebounceUnit_0|s_debounceCnt\(9),
	datac => \DebounceUnit_0|s_debounceCnt\(7),
	datad => \DebounceUnit_0|s_debounceCnt\(10),
	combout => \DebounceUnit_0|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X111_Y33_N0
\DebounceUnit_0|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_pulsedOut~5_combout\ = (!\DebounceUnit_0|s_debounceCnt\(18) & (!\DebounceUnit_0|s_debounceCnt\(11) & (!\DebounceUnit_0|s_debounceCnt\(14) & !\DebounceUnit_0|s_debounceCnt\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(18),
	datab => \DebounceUnit_0|s_debounceCnt\(11),
	datac => \DebounceUnit_0|s_debounceCnt\(14),
	datad => \DebounceUnit_0|s_debounceCnt\(19),
	combout => \DebounceUnit_0|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X111_Y33_N26
\DebounceUnit_0|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_pulsedOut~2_combout\ = (!\DebounceUnit_0|s_debounceCnt\(16) & (!\DebounceUnit_0|s_debounceCnt\(15) & (!\DebounceUnit_0|s_debounceCnt\(6) & !\DebounceUnit_0|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(16),
	datab => \DebounceUnit_0|s_debounceCnt\(15),
	datac => \DebounceUnit_0|s_debounceCnt\(6),
	datad => \DebounceUnit_0|s_debounceCnt\(17),
	combout => \DebounceUnit_0|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X112_Y36_N24
\DebounceUnit_0|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_pulsedOut~3_combout\ = (!\DebounceUnit_0|s_debounceCnt\(21) & (!\DebounceUnit_0|s_debounceCnt\(20) & (!\DebounceUnit_0|s_debounceCnt\(13) & !\DebounceUnit_0|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(21),
	datab => \DebounceUnit_0|s_debounceCnt\(20),
	datac => \DebounceUnit_0|s_debounceCnt\(13),
	datad => \DebounceUnit_0|s_debounceCnt\(12),
	combout => \DebounceUnit_0|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X111_Y34_N8
\DebounceUnit_0|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_pulsedOut~6_combout\ = (\DebounceUnit_0|s_pulsedOut~4_combout\ & (\DebounceUnit_0|s_pulsedOut~5_combout\ & (\DebounceUnit_0|s_pulsedOut~2_combout\ & \DebounceUnit_0|s_pulsedOut~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_pulsedOut~4_combout\,
	datab => \DebounceUnit_0|s_pulsedOut~5_combout\,
	datac => \DebounceUnit_0|s_pulsedOut~2_combout\,
	datad => \DebounceUnit_0|s_pulsedOut~3_combout\,
	combout => \DebounceUnit_0|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X112_Y34_N4
\DebounceUnit_0|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_pulsedOut~7_combout\ = (!\DebounceUnit_0|s_debounceCnt\(4) & (!\DebounceUnit_0|s_debounceCnt\(2) & (!\DebounceUnit_0|s_debounceCnt\(3) & !\DebounceUnit_0|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(4),
	datab => \DebounceUnit_0|s_debounceCnt\(2),
	datac => \DebounceUnit_0|s_debounceCnt\(3),
	datad => \DebounceUnit_0|s_debounceCnt\(1),
	combout => \DebounceUnit_0|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X111_Y34_N18
\DebounceUnit_0|s_debounceCnt[20]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt[20]~29_combout\ = (\DebounceUnit_0|s_debounceCnt\(0)) # ((\DebounceUnit_0|s_debounceCnt\(5)) # ((!\DebounceUnit_0|s_pulsedOut~7_combout\) # (!\DebounceUnit_0|s_pulsedOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(0),
	datab => \DebounceUnit_0|s_debounceCnt\(5),
	datac => \DebounceUnit_0|s_pulsedOut~6_combout\,
	datad => \DebounceUnit_0|s_pulsedOut~7_combout\,
	combout => \DebounceUnit_0|s_debounceCnt[20]~29_combout\);

-- Location: LCCOMB_X111_Y34_N0
\DebounceUnit_0|s_debounceCnt[20]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt[20]~4_combout\ = ((\DebounceUnit_0|s_debounceCnt[20]~29_combout\) # ((\DebounceUnit_0|s_debounceCnt\(22)) # (!\DebounceUnit_0|s_dirtyIn~q\))) # (!\DebounceUnit_0|s_previousIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_previousIn~q\,
	datab => \DebounceUnit_0|s_debounceCnt[20]~29_combout\,
	datac => \DebounceUnit_0|s_debounceCnt\(22),
	datad => \DebounceUnit_0|s_dirtyIn~q\,
	combout => \DebounceUnit_0|s_debounceCnt[20]~4_combout\);

-- Location: LCCOMB_X111_Y33_N12
\DebounceUnit_0|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt[18]~19_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~4_combout\ & (\DebounceUnit_0|s_debounceCnt[20]~2_combout\ & ((\DebounceUnit_0|Add0~36_combout\) # (!\DebounceUnit_0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	datab => \DebounceUnit_0|s_previousIn~q\,
	datac => \DebounceUnit_0|Add0~36_combout\,
	datad => \DebounceUnit_0|s_debounceCnt[20]~2_combout\,
	combout => \DebounceUnit_0|s_debounceCnt[18]~19_combout\);

-- Location: FF_X111_Y33_N13
\DebounceUnit_0|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(18));

-- Location: LCCOMB_X112_Y36_N20
\DebounceUnit_0|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|LessThan0~5_combout\ = (!\DebounceUnit_0|s_debounceCnt\(21) & !\DebounceUnit_0|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_0|s_debounceCnt\(21),
	datad => \DebounceUnit_0|s_debounceCnt\(20),
	combout => \DebounceUnit_0|LessThan0~5_combout\);

-- Location: LCCOMB_X111_Y34_N24
\DebounceUnit_0|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_pulsedOut~8_combout\ = (!\DebounceUnit_0|s_debounceCnt\(5) & \DebounceUnit_0|s_pulsedOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_0|s_debounceCnt\(5),
	datad => \DebounceUnit_0|s_pulsedOut~7_combout\,
	combout => \DebounceUnit_0|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X111_Y34_N4
\DebounceUnit_0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|LessThan0~0_combout\ = (\DebounceUnit_0|s_debounceCnt\(7)) # ((\DebounceUnit_0|s_debounceCnt\(6) & ((\DebounceUnit_0|s_debounceCnt\(0)) # (!\DebounceUnit_0|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(0),
	datab => \DebounceUnit_0|s_pulsedOut~8_combout\,
	datac => \DebounceUnit_0|s_debounceCnt\(7),
	datad => \DebounceUnit_0|s_debounceCnt\(6),
	combout => \DebounceUnit_0|LessThan0~0_combout\);

-- Location: LCCOMB_X111_Y34_N30
\DebounceUnit_0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|LessThan0~1_combout\ = (\DebounceUnit_0|s_debounceCnt\(10)) # ((\DebounceUnit_0|s_debounceCnt\(8) & (\DebounceUnit_0|s_debounceCnt\(9) & \DebounceUnit_0|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(8),
	datab => \DebounceUnit_0|s_debounceCnt\(9),
	datac => \DebounceUnit_0|LessThan0~0_combout\,
	datad => \DebounceUnit_0|s_debounceCnt\(10),
	combout => \DebounceUnit_0|LessThan0~1_combout\);

-- Location: LCCOMB_X112_Y36_N18
\DebounceUnit_0|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|LessThan0~2_combout\ = (!\DebounceUnit_0|s_debounceCnt\(13) & !\DebounceUnit_0|s_debounceCnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_0|s_debounceCnt\(13),
	datad => \DebounceUnit_0|s_debounceCnt\(12),
	combout => \DebounceUnit_0|LessThan0~2_combout\);

-- Location: LCCOMB_X111_Y33_N30
\DebounceUnit_0|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|LessThan0~3_combout\ = (\DebounceUnit_0|s_debounceCnt\(14) & (((\DebounceUnit_0|LessThan0~1_combout\ & \DebounceUnit_0|s_debounceCnt\(11))) # (!\DebounceUnit_0|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|LessThan0~1_combout\,
	datab => \DebounceUnit_0|s_debounceCnt\(11),
	datac => \DebounceUnit_0|s_debounceCnt\(14),
	datad => \DebounceUnit_0|LessThan0~2_combout\,
	combout => \DebounceUnit_0|LessThan0~3_combout\);

-- Location: LCCOMB_X111_Y33_N8
\DebounceUnit_0|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|LessThan0~4_combout\ = (\DebounceUnit_0|s_debounceCnt\(16)) # ((\DebounceUnit_0|s_debounceCnt\(15)) # ((\DebounceUnit_0|LessThan0~3_combout\) # (\DebounceUnit_0|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(16),
	datab => \DebounceUnit_0|s_debounceCnt\(15),
	datac => \DebounceUnit_0|LessThan0~3_combout\,
	datad => \DebounceUnit_0|s_debounceCnt\(17),
	combout => \DebounceUnit_0|LessThan0~4_combout\);

-- Location: LCCOMB_X111_Y33_N18
\DebounceUnit_0|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|LessThan0~6_combout\ = ((\DebounceUnit_0|s_debounceCnt\(18) & (\DebounceUnit_0|LessThan0~4_combout\ & \DebounceUnit_0|s_debounceCnt\(19)))) # (!\DebounceUnit_0|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(18),
	datab => \DebounceUnit_0|LessThan0~5_combout\,
	datac => \DebounceUnit_0|LessThan0~4_combout\,
	datad => \DebounceUnit_0|s_debounceCnt\(19),
	combout => \DebounceUnit_0|LessThan0~6_combout\);

-- Location: LCCOMB_X111_Y33_N2
\DebounceUnit_0|s_debounceCnt[20]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt[20]~5_combout\ = (\DebounceUnit_0|s_dirtyIn~q\ & (\DebounceUnit_0|s_previousIn~q\ & ((!\DebounceUnit_0|s_debounceCnt\(22)) # (!\DebounceUnit_0|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_dirtyIn~q\,
	datab => \DebounceUnit_0|LessThan0~6_combout\,
	datac => \DebounceUnit_0|s_previousIn~q\,
	datad => \DebounceUnit_0|s_debounceCnt\(22),
	combout => \DebounceUnit_0|s_debounceCnt[20]~5_combout\);

-- Location: LCCOMB_X111_Y34_N6
\DebounceUnit_0|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_debounceCnt~26_combout\ = (\DebounceUnit_0|s_debounceCnt[20]~5_combout\ & \DebounceUnit_0|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt[20]~5_combout\,
	datac => \DebounceUnit_0|Add0~0_combout\,
	combout => \DebounceUnit_0|s_debounceCnt~26_combout\);

-- Location: FF_X111_Y34_N7
\DebounceUnit_0|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_debounceCnt~26_combout\,
	ena => \DebounceUnit_0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_debounceCnt\(0));

-- Location: LCCOMB_X111_Y34_N26
\DebounceUnit_0|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_pulsedOut~9_combout\ = (\DebounceUnit_0|s_debounceCnt\(0) & (!\DebounceUnit_0|s_debounceCnt\(22) & (\DebounceUnit_0|s_previousIn~q\ & \DebounceUnit_0|s_dirtyIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_debounceCnt\(0),
	datab => \DebounceUnit_0|s_debounceCnt\(22),
	datac => \DebounceUnit_0|s_previousIn~q\,
	datad => \DebounceUnit_0|s_dirtyIn~q\,
	combout => \DebounceUnit_0|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X111_Y34_N16
\DebounceUnit_0|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_0|s_pulsedOut~10_combout\ = (\DebounceUnit_0|s_pulsedOut~9_combout\ & (!\DebounceUnit_0|s_debounceCnt\(5) & (\DebounceUnit_0|s_pulsedOut~6_combout\ & \DebounceUnit_0|s_pulsedOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_0|s_pulsedOut~9_combout\,
	datab => \DebounceUnit_0|s_debounceCnt\(5),
	datac => \DebounceUnit_0|s_pulsedOut~6_combout\,
	datad => \DebounceUnit_0|s_pulsedOut~7_combout\,
	combout => \DebounceUnit_0|s_pulsedOut~10_combout\);

-- Location: FF_X111_Y34_N17
\DebounceUnit_0|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_0|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_0|s_pulsedOut~q\);

-- Location: LCCOMB_X74_Y17_N28
\counterUp_local_fouls|s_count[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|s_count[2]~25_combout\ = (\comb~0_combout\) # ((\counterUp_local_fouls|s_count[2]~24_combout\ & ((\fouls_home_IR~q\) # (\DebounceUnit_0|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count[2]~24_combout\,
	datab => \comb~0_combout\,
	datac => \fouls_home_IR~q\,
	datad => \DebounceUnit_0|s_pulsedOut~q\,
	combout => \counterUp_local_fouls|s_count[2]~25_combout\);

-- Location: FF_X74_Y10_N15
\counterUp_local_fouls|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_local_fouls|s_count[0]~8_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_local_fouls|s_count[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_local_fouls|s_count\(0));

-- Location: LCCOMB_X74_Y10_N16
\counterUp_local_fouls|s_count[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|s_count[1]~10_combout\ = (\counterUp_local_fouls|s_count\(1) & (!\counterUp_local_fouls|s_count[0]~9\)) # (!\counterUp_local_fouls|s_count\(1) & ((\counterUp_local_fouls|s_count[0]~9\) # (GND)))
-- \counterUp_local_fouls|s_count[1]~11\ = CARRY((!\counterUp_local_fouls|s_count[0]~9\) # (!\counterUp_local_fouls|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(1),
	datad => VCC,
	cin => \counterUp_local_fouls|s_count[0]~9\,
	combout => \counterUp_local_fouls|s_count[1]~10_combout\,
	cout => \counterUp_local_fouls|s_count[1]~11\);

-- Location: FF_X74_Y10_N17
\counterUp_local_fouls|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_local_fouls|s_count[1]~10_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_local_fouls|s_count[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_local_fouls|s_count\(1));

-- Location: LCCOMB_X74_Y10_N18
\counterUp_local_fouls|s_count[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|s_count[2]~12_combout\ = (\counterUp_local_fouls|s_count\(2) & (\counterUp_local_fouls|s_count[1]~11\ $ (GND))) # (!\counterUp_local_fouls|s_count\(2) & (!\counterUp_local_fouls|s_count[1]~11\ & VCC))
-- \counterUp_local_fouls|s_count[2]~13\ = CARRY((\counterUp_local_fouls|s_count\(2) & !\counterUp_local_fouls|s_count[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(2),
	datad => VCC,
	cin => \counterUp_local_fouls|s_count[1]~11\,
	combout => \counterUp_local_fouls|s_count[2]~12_combout\,
	cout => \counterUp_local_fouls|s_count[2]~13\);

-- Location: FF_X74_Y10_N19
\counterUp_local_fouls|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_local_fouls|s_count[2]~12_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_local_fouls|s_count[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_local_fouls|s_count\(2));

-- Location: LCCOMB_X74_Y10_N20
\counterUp_local_fouls|s_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|s_count[3]~14_combout\ = (\counterUp_local_fouls|s_count\(3) & (!\counterUp_local_fouls|s_count[2]~13\)) # (!\counterUp_local_fouls|s_count\(3) & ((\counterUp_local_fouls|s_count[2]~13\) # (GND)))
-- \counterUp_local_fouls|s_count[3]~15\ = CARRY((!\counterUp_local_fouls|s_count[2]~13\) # (!\counterUp_local_fouls|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(3),
	datad => VCC,
	cin => \counterUp_local_fouls|s_count[2]~13\,
	combout => \counterUp_local_fouls|s_count[3]~14_combout\,
	cout => \counterUp_local_fouls|s_count[3]~15\);

-- Location: FF_X74_Y10_N21
\counterUp_local_fouls|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_local_fouls|s_count[3]~14_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_local_fouls|s_count[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_local_fouls|s_count\(3));

-- Location: LCCOMB_X74_Y10_N22
\counterUp_local_fouls|s_count[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|s_count[4]~16_combout\ = (\counterUp_local_fouls|s_count\(4) & (\counterUp_local_fouls|s_count[3]~15\ $ (GND))) # (!\counterUp_local_fouls|s_count\(4) & (!\counterUp_local_fouls|s_count[3]~15\ & VCC))
-- \counterUp_local_fouls|s_count[4]~17\ = CARRY((\counterUp_local_fouls|s_count\(4) & !\counterUp_local_fouls|s_count[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(4),
	datad => VCC,
	cin => \counterUp_local_fouls|s_count[3]~15\,
	combout => \counterUp_local_fouls|s_count[4]~16_combout\,
	cout => \counterUp_local_fouls|s_count[4]~17\);

-- Location: FF_X74_Y10_N23
\counterUp_local_fouls|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_local_fouls|s_count[4]~16_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_local_fouls|s_count[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_local_fouls|s_count\(4));

-- Location: LCCOMB_X74_Y10_N24
\counterUp_local_fouls|s_count[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_local_fouls|s_count[5]~18_combout\ = (\counterUp_local_fouls|s_count\(5) & (!\counterUp_local_fouls|s_count[4]~17\)) # (!\counterUp_local_fouls|s_count\(5) & ((\counterUp_local_fouls|s_count[4]~17\) # (GND)))
-- \counterUp_local_fouls|s_count[5]~19\ = CARRY((!\counterUp_local_fouls|s_count[4]~17\) # (!\counterUp_local_fouls|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(5),
	datad => VCC,
	cin => \counterUp_local_fouls|s_count[4]~17\,
	combout => \counterUp_local_fouls|s_count[5]~18_combout\,
	cout => \counterUp_local_fouls|s_count[5]~19\);

-- Location: FF_X74_Y10_N25
\counterUp_local_fouls|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_local_fouls|s_count[5]~18_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_local_fouls|s_count[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_local_fouls|s_count\(5));

-- Location: FF_X74_Y10_N27
\counterUp_local_fouls|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_local_fouls|s_count[6]~20_combout\,
	sclr => \comb~0_combout\,
	ena => \counterUp_local_fouls|s_count[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_local_fouls|s_count\(6));

-- Location: LCCOMB_X76_Y10_N8
\Bin7Decoder_6|decOut_n~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~8_combout\ = \counterUp_local_fouls|s_count\(7) $ (\counterUp_local_fouls|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(7),
	datad => \counterUp_local_fouls|s_count\(5),
	combout => \Bin7Decoder_6|decOut_n~8_combout\);

-- Location: LCCOMB_X75_Y10_N0
\Bin7Decoder_6|decOut_n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~6_combout\ = (\counterUp_local_fouls|s_count\(3) & (((!\counterUp_local_fouls|s_count\(4))))) # (!\counterUp_local_fouls|s_count\(3) & (!\counterUp_local_fouls|s_count\(2) & (!\counterUp_local_fouls|s_count\(1) & 
-- \counterUp_local_fouls|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(3),
	datab => \counterUp_local_fouls|s_count\(2),
	datac => \counterUp_local_fouls|s_count\(1),
	datad => \counterUp_local_fouls|s_count\(4),
	combout => \Bin7Decoder_6|decOut_n~6_combout\);

-- Location: LCCOMB_X76_Y11_N24
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \counterUp_local_fouls|s_count\(5) $ (VCC)
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\counterUp_local_fouls|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(5),
	datad => VCC,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X76_Y11_N26
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\counterUp_local_fouls|s_count\(6) & (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\counterUp_local_fouls|s_count\(6) & 
-- (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\counterUp_local_fouls|s_count\(6) & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(6),
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X76_Y11_N28
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\counterUp_local_fouls|s_count\(7) & (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\counterUp_local_fouls|s_count\(7) & 
-- (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\counterUp_local_fouls|s_count\(7) & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(7),
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X76_Y11_N30
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X76_Y11_N2
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ = (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\);

-- Location: LCCOMB_X76_Y11_N0
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ = (\counterUp_local_fouls|s_count\(7) & \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(7),
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\);

-- Location: LCCOMB_X76_Y11_N6
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\ = (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\);

-- Location: LCCOMB_X76_Y11_N4
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\ = (\counterUp_local_fouls|s_count\(6) & \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(6),
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\);

-- Location: LCCOMB_X76_Y11_N22
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ = (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\);

-- Location: LCCOMB_X76_Y11_N8
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_local_fouls|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_local_fouls|s_count\(5),
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\);

-- Location: LCCOMB_X75_Y11_N16
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\ = (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_local_fouls|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_local_fouls|s_count\(4),
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\);

-- Location: LCCOMB_X75_Y11_N18
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_local_fouls|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_local_fouls|s_count\(4),
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\);

-- Location: LCCOMB_X76_Y11_N12
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\)))
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\) # (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~43_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[15]~42_combout\,
	datad => VCC,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X76_Y11_N14
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\)))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ & 
-- (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\)))
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\ & 
-- !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~41_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[16]~40_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X76_Y11_N16
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\)))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\)))))
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~39_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[17]~38_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X76_Y11_N18
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\ & 
-- !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~37_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[18]~36_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y11_N20
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y11_N26
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ = (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\);

-- Location: LCCOMB_X76_Y11_N10
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ 
-- & ((\counterUp_local_fouls|s_count\(6)))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \counterUp_local_fouls|s_count\(6),
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X75_Y11_N12
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ 
-- & ((\counterUp_local_fouls|s_count\(5)))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_local_fouls|s_count\(5),
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X75_Y11_N20
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\);

-- Location: LCCOMB_X75_Y11_N10
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \counterUp_local_fouls|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \counterUp_local_fouls|s_count\(4),
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\);

-- Location: LCCOMB_X75_Y11_N24
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\);

-- Location: LCCOMB_X75_Y11_N30
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \counterUp_local_fouls|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \counterUp_local_fouls|s_count\(3),
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\);

-- Location: LCCOMB_X75_Y11_N28
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\ = (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \counterUp_local_fouls|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \counterUp_local_fouls|s_count\(3),
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\);

-- Location: LCCOMB_X75_Y11_N0
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\)))
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\) # (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~48_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[20]~49_combout\,
	datad => VCC,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X75_Y11_N2
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\)))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ & 
-- (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\)))
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\ & 
-- !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~46_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[21]~47_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X75_Y11_N4
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\)))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\)))))
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~45_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X75_Y11_N6
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~44_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y11_N8
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y11_N22
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[22]~65_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\);

-- Location: LCCOMB_X75_Y9_N4
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\);

-- Location: LCCOMB_X75_Y9_N10
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\ = (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\);

-- Location: LCCOMB_X75_Y11_N14
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ 
-- & ((\counterUp_local_fouls|s_count\(4)))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \counterUp_local_fouls|s_count\(4),
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\);

-- Location: LCCOMB_X75_Y9_N6
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\);

-- Location: LCCOMB_X75_Y9_N8
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ = (\counterUp_local_fouls|s_count\(3) & \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_local_fouls|s_count\(3),
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\);

-- Location: LCCOMB_X75_Y9_N12
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\ = (\counterUp_local_fouls|s_count\(2) & \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(2),
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\);

-- Location: LCCOMB_X75_Y9_N14
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\counterUp_local_fouls|s_count\(2) & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(2),
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X75_Y9_N22
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\) # (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~54_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X75_Y9_N24
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\)))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ & 
-- (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\)))
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\ & 
-- !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~53_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[26]~52_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X75_Y9_N26
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\)))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\)))))
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\) # 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~51_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X75_Y9_N28
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\ & 
-- !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~62_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[28]~50_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X75_Y9_N30
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y9_N16
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\) # 
-- ((\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[27]~66_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X75_Y9_N20
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X76_Y9_N26
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X75_Y9_N18
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ 
-- & ((\counterUp_local_fouls|s_count\(3)))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \counterUp_local_fouls|s_count\(3),
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X75_Y9_N2
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \counterUp_local_fouls|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \counterUp_local_fouls|s_count\(2),
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X76_Y9_N24
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\);

-- Location: LCCOMB_X76_Y9_N22
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\ = (\counterUp_local_fouls|s_count\(1) & \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_local_fouls|s_count\(1),
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\);

-- Location: LCCOMB_X76_Y9_N20
\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\ = (\counterUp_local_fouls|s_count\(1) & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_local_fouls|s_count\(1),
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\);

-- Location: LCCOMB_X76_Y9_N0
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\) # (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~60_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[30]~61_combout\,
	datad => VCC,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X76_Y9_N2
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\ & 
-- !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[31]~59_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X76_Y9_N4
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & 
-- ((\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\) # (\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X76_Y9_N6
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\ & 
-- !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y9_N8
\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y9_N10
\Bin7Decoder_6|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|Equal4~0_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin7Decoder_6|Equal4~0_combout\);

-- Location: LCCOMB_X75_Y10_N16
\Bin7Decoder_6|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~4_combout\ = (\counterUp_local_fouls|s_count\(4)) # ((\counterUp_local_fouls|s_count\(3) & (\counterUp_local_fouls|s_count\(2) & \counterUp_local_fouls|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(3),
	datab => \counterUp_local_fouls|s_count\(2),
	datac => \counterUp_local_fouls|s_count\(1),
	datad => \counterUp_local_fouls|s_count\(4),
	combout => \Bin7Decoder_6|decOut_n~4_combout\);

-- Location: LCCOMB_X75_Y10_N18
\Bin7Decoder_6|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~5_combout\ = (\Bin7Decoder_6|Equal4~0_combout\ & ((\counterUp_local_fouls|s_count\(5) & (\counterUp_local_fouls|s_count\(6) & \Bin7Decoder_6|decOut_n~4_combout\)) # (!\counterUp_local_fouls|s_count\(5) & 
-- (!\counterUp_local_fouls|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(5),
	datab => \Bin7Decoder_6|Equal4~0_combout\,
	datac => \counterUp_local_fouls|s_count\(6),
	datad => \Bin7Decoder_6|decOut_n~4_combout\,
	combout => \Bin7Decoder_6|decOut_n~5_combout\);

-- Location: LCCOMB_X75_Y10_N30
\Bin7Decoder_6|decOut_n~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~7_combout\ = (\Bin7Decoder_6|decOut_n~5_combout\) # ((\Bin7Decoder_6|decOut_n~6_combout\ & (\counterUp_local_fouls|s_count\(5) $ (\counterUp_local_fouls|s_count\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(5),
	datab => \Bin7Decoder_6|decOut_n~6_combout\,
	datac => \counterUp_local_fouls|s_count\(6),
	datad => \Bin7Decoder_6|decOut_n~5_combout\,
	combout => \Bin7Decoder_6|decOut_n~7_combout\);

-- Location: LCCOMB_X75_Y10_N6
\Bin7Decoder_6|decOut_n~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~10_combout\ = (\counterUp_local_fouls|s_count\(3) & ((\counterUp_local_fouls|s_count\(1)) # (\counterUp_local_fouls|s_count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(3),
	datac => \counterUp_local_fouls|s_count\(1),
	datad => \counterUp_local_fouls|s_count\(2),
	combout => \Bin7Decoder_6|decOut_n~10_combout\);

-- Location: LCCOMB_X75_Y10_N24
\Bin7Decoder_6|decOut_n~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~9_combout\ = (!\counterUp_local_fouls|s_count\(3) & !\counterUp_local_fouls|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(3),
	datad => \counterUp_local_fouls|s_count\(2),
	combout => \Bin7Decoder_6|decOut_n~9_combout\);

-- Location: LCCOMB_X75_Y10_N12
\Bin7Decoder_6|decOut_n~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~11_combout\ = (\counterUp_local_fouls|s_count\(4) & (((\Bin7Decoder_6|decOut_n~9_combout\)))) # (!\counterUp_local_fouls|s_count\(4) & ((\Bin7Decoder_6|decOut_n~10_combout\) # ((\Bin7Decoder_6|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_6|decOut_n~10_combout\,
	datab => \counterUp_local_fouls|s_count\(4),
	datac => \Bin7Decoder_6|Equal4~0_combout\,
	datad => \Bin7Decoder_6|decOut_n~9_combout\,
	combout => \Bin7Decoder_6|decOut_n~11_combout\);

-- Location: LCCOMB_X75_Y10_N22
\Bin7Decoder_6|decOut_n~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~12_combout\ = (\Bin7Decoder_6|decOut_n~8_combout\ & (((\Bin7Decoder_6|decOut_n~7_combout\)))) # (!\Bin7Decoder_6|decOut_n~8_combout\ & (!\counterUp_local_fouls|s_count\(6) & ((\Bin7Decoder_6|decOut_n~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(6),
	datab => \Bin7Decoder_6|decOut_n~8_combout\,
	datac => \Bin7Decoder_6|decOut_n~7_combout\,
	datad => \Bin7Decoder_6|decOut_n~11_combout\,
	combout => \Bin7Decoder_6|decOut_n~12_combout\);

-- Location: LCCOMB_X76_Y9_N12
\Bin7Decoder_6|decOut_n~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~14_combout\ = (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin7Decoder_6|decOut_n~14_combout\);

-- Location: LCCOMB_X75_Y10_N8
\Bin7Decoder_6|decOut_n~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~20_combout\ = (\counterUp_local_fouls|s_count\(5) & (\counterUp_local_fouls|s_count\(6) & ((\Bin7Decoder_6|decOut_n~14_combout\) # (!\counterUp_local_fouls|s_count\(3))))) # (!\counterUp_local_fouls|s_count\(5) & 
-- (((!\counterUp_local_fouls|s_count\(6) & \Bin7Decoder_6|decOut_n~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(5),
	datab => \counterUp_local_fouls|s_count\(3),
	datac => \counterUp_local_fouls|s_count\(6),
	datad => \Bin7Decoder_6|decOut_n~14_combout\,
	combout => \Bin7Decoder_6|decOut_n~20_combout\);

-- Location: LCCOMB_X75_Y10_N14
\Bin7Decoder_6|decOut_n~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~19_combout\ = (\counterUp_local_fouls|s_count\(1) & (\counterUp_local_fouls|s_count\(6) $ ((\counterUp_local_fouls|s_count\(5))))) # (!\counterUp_local_fouls|s_count\(1) & (!\Bin7Decoder_6|decOut_n~9_combout\ & 
-- (\counterUp_local_fouls|s_count\(6) $ (\counterUp_local_fouls|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(6),
	datab => \counterUp_local_fouls|s_count\(1),
	datac => \counterUp_local_fouls|s_count\(5),
	datad => \Bin7Decoder_6|decOut_n~9_combout\,
	combout => \Bin7Decoder_6|decOut_n~19_combout\);

-- Location: LCCOMB_X75_Y10_N2
\Bin7Decoder_6|decOut_n~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~17_combout\ = (\counterUp_local_fouls|s_count\(3) & (\counterUp_local_fouls|s_count\(2) & (\counterUp_local_fouls|s_count\(1) & !\counterUp_local_fouls|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(3),
	datab => \counterUp_local_fouls|s_count\(2),
	datac => \counterUp_local_fouls|s_count\(1),
	datad => \counterUp_local_fouls|s_count\(4),
	combout => \Bin7Decoder_6|decOut_n~17_combout\);

-- Location: LCCOMB_X75_Y10_N28
\Bin7Decoder_6|decOut_n~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~18_combout\ = (\counterUp_local_fouls|s_count\(5) & (\Bin7Decoder_6|decOut_n~17_combout\ & (\counterUp_local_fouls|s_count\(6)))) # (!\counterUp_local_fouls|s_count\(5) & (((!\counterUp_local_fouls|s_count\(6) & 
-- \Bin7Decoder_6|decOut_n~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(5),
	datab => \Bin7Decoder_6|decOut_n~17_combout\,
	datac => \counterUp_local_fouls|s_count\(6),
	datad => \Bin7Decoder_6|decOut_n~14_combout\,
	combout => \Bin7Decoder_6|decOut_n~18_combout\);

-- Location: LCCOMB_X75_Y10_N10
\Bin7Decoder_6|decOut_n~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~21_combout\ = (\Bin7Decoder_6|decOut_n~18_combout\) # ((\counterUp_local_fouls|s_count\(4) & ((\Bin7Decoder_6|decOut_n~20_combout\) # (\Bin7Decoder_6|decOut_n~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_6|decOut_n~20_combout\,
	datab => \counterUp_local_fouls|s_count\(4),
	datac => \Bin7Decoder_6|decOut_n~19_combout\,
	datad => \Bin7Decoder_6|decOut_n~18_combout\,
	combout => \Bin7Decoder_6|decOut_n~21_combout\);

-- Location: LCCOMB_X76_Y10_N4
\Bin7Decoder_6|decOut_n~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~16_combout\ = (!\counterUp_local_fouls|s_count\(4) & (\counterUp_local_fouls|s_count\(5) $ (!\counterUp_local_fouls|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(4),
	datac => \counterUp_local_fouls|s_count\(5),
	datad => \counterUp_local_fouls|s_count\(7),
	combout => \Bin7Decoder_6|decOut_n~16_combout\);

-- Location: LCCOMB_X75_Y10_N4
\Bin7Decoder_6|decOut_n~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~13_combout\ = (!\counterUp_local_fouls|s_count\(3) & ((!\counterUp_local_fouls|s_count\(2)) # (!\counterUp_local_fouls|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(3),
	datac => \counterUp_local_fouls|s_count\(1),
	datad => \counterUp_local_fouls|s_count\(2),
	combout => \Bin7Decoder_6|decOut_n~13_combout\);

-- Location: LCCOMB_X76_Y10_N22
\Bin7Decoder_6|decOut_n~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~15_combout\ = (\counterUp_local_fouls|s_count\(6) & (\Bin7Decoder_6|decOut_n~13_combout\)) # (!\counterUp_local_fouls|s_count\(6) & (((!\Bin7Decoder_6|decOut_n~10_combout\ & \Bin7Decoder_6|decOut_n~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(6),
	datab => \Bin7Decoder_6|decOut_n~13_combout\,
	datac => \Bin7Decoder_6|decOut_n~10_combout\,
	datad => \Bin7Decoder_6|decOut_n~14_combout\,
	combout => \Bin7Decoder_6|decOut_n~15_combout\);

-- Location: LCCOMB_X76_Y10_N30
\Bin7Decoder_6|decOut_n~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~22_combout\ = (\Bin7Decoder_6|decOut_n~21_combout\ & ((\Bin7Decoder_6|decOut_n~8_combout\) # ((\Bin7Decoder_6|decOut_n~16_combout\ & \Bin7Decoder_6|decOut_n~15_combout\)))) # (!\Bin7Decoder_6|decOut_n~21_combout\ & 
-- (\Bin7Decoder_6|decOut_n~16_combout\ & (\Bin7Decoder_6|decOut_n~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_6|decOut_n~21_combout\,
	datab => \Bin7Decoder_6|decOut_n~16_combout\,
	datac => \Bin7Decoder_6|decOut_n~15_combout\,
	datad => \Bin7Decoder_6|decOut_n~8_combout\,
	combout => \Bin7Decoder_6|decOut_n~22_combout\);

-- Location: LCCOMB_X75_Y10_N20
\Bin7Decoder_6|decOut_n~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~26_combout\ = (\counterUp_local_fouls|s_count\(4) & ((\counterUp_local_fouls|s_count\(3) & ((!\counterUp_local_fouls|s_count\(1)) # (!\counterUp_local_fouls|s_count\(2)))) # (!\counterUp_local_fouls|s_count\(3) & 
-- (\counterUp_local_fouls|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(3),
	datab => \counterUp_local_fouls|s_count\(2),
	datac => \counterUp_local_fouls|s_count\(1),
	datad => \counterUp_local_fouls|s_count\(4),
	combout => \Bin7Decoder_6|decOut_n~26_combout\);

-- Location: LCCOMB_X76_Y10_N0
\Bin7Decoder_6|decOut_n~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~23_combout\ = (!\counterUp_local_fouls|s_count\(6) & (!\counterUp_local_fouls|s_count\(4) & (!\Bin7Decoder_6|decOut_n~10_combout\ & !\Bin7Decoder_6|decOut_n~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(6),
	datab => \counterUp_local_fouls|s_count\(4),
	datac => \Bin7Decoder_6|decOut_n~10_combout\,
	datad => \Bin7Decoder_6|decOut_n~8_combout\,
	combout => \Bin7Decoder_6|decOut_n~23_combout\);

-- Location: LCCOMB_X76_Y10_N14
\Bin7Decoder_6|decOut_n~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~24_combout\ = (\counterUp_local_fouls|s_count\(6) & (\counterUp_local_fouls|s_count\(4) & (\counterUp_local_fouls|s_count\(3) & \counterUp_local_fouls|s_count\(5)))) # (!\counterUp_local_fouls|s_count\(6) & 
-- (((!\counterUp_local_fouls|s_count\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(6),
	datab => \counterUp_local_fouls|s_count\(4),
	datac => \counterUp_local_fouls|s_count\(3),
	datad => \counterUp_local_fouls|s_count\(5),
	combout => \Bin7Decoder_6|decOut_n~24_combout\);

-- Location: LCCOMB_X76_Y10_N16
\Bin7Decoder_6|decOut_n~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~25_combout\ = (\Bin7Decoder_6|decOut_n~14_combout\ & ((\Bin7Decoder_6|decOut_n~23_combout\) # ((\Bin7Decoder_6|decOut_n~24_combout\ & \Bin7Decoder_6|decOut_n~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_6|decOut_n~14_combout\,
	datab => \Bin7Decoder_6|decOut_n~23_combout\,
	datac => \Bin7Decoder_6|decOut_n~24_combout\,
	datad => \Bin7Decoder_6|decOut_n~8_combout\,
	combout => \Bin7Decoder_6|decOut_n~25_combout\);

-- Location: LCCOMB_X75_Y10_N26
\Bin7Decoder_6|decOut_n~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~27_combout\ = (\Bin7Decoder_6|decOut_n~25_combout\) # ((!\counterUp_local_fouls|s_count\(6) & (\Bin7Decoder_6|decOut_n~26_combout\ & !\Bin7Decoder_6|decOut_n~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(6),
	datab => \Bin7Decoder_6|decOut_n~26_combout\,
	datac => \Bin7Decoder_6|decOut_n~8_combout\,
	datad => \Bin7Decoder_6|decOut_n~25_combout\,
	combout => \Bin7Decoder_6|decOut_n~27_combout\);

-- Location: LCCOMB_X76_Y9_N18
\Bin7Decoder_6|decOut_n~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~28_combout\ = (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin7Decoder_6|decOut_n~28_combout\);

-- Location: LCCOMB_X74_Y10_N30
\Bin7Decoder_6|decOut_n~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~32_combout\ = ((\counterUp_local_fouls|s_count\(1)) # ((\counterUp_local_fouls|s_count\(5)) # (!\Bin7Decoder_6|decOut_n~9_combout\))) # (!\counterUp_local_fouls|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(7),
	datab => \counterUp_local_fouls|s_count\(1),
	datac => \counterUp_local_fouls|s_count\(5),
	datad => \Bin7Decoder_6|decOut_n~9_combout\,
	combout => \Bin7Decoder_6|decOut_n~32_combout\);

-- Location: LCCOMB_X74_Y10_N2
\Bin7Decoder_6|decOut_n~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~30_combout\ = (\counterUp_local_fouls|s_count\(7) & (\counterUp_local_fouls|s_count\(5))) # (!\counterUp_local_fouls|s_count\(7) & ((\counterUp_local_fouls|s_count\(3)) # (!\counterUp_local_fouls|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(7),
	datac => \counterUp_local_fouls|s_count\(5),
	datad => \counterUp_local_fouls|s_count\(3),
	combout => \Bin7Decoder_6|decOut_n~30_combout\);

-- Location: LCCOMB_X74_Y10_N0
\Bin7Decoder_6|decOut_n~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~29_combout\ = (\Bin7Decoder_6|decOut_n~9_combout\ & ((\counterUp_local_fouls|s_count\(7) & ((\counterUp_local_fouls|s_count\(5)))) # (!\counterUp_local_fouls|s_count\(7) & ((!\counterUp_local_fouls|s_count\(5)) # 
-- (!\counterUp_local_fouls|s_count\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(7),
	datab => \counterUp_local_fouls|s_count\(1),
	datac => \counterUp_local_fouls|s_count\(5),
	datad => \Bin7Decoder_6|decOut_n~9_combout\,
	combout => \Bin7Decoder_6|decOut_n~29_combout\);

-- Location: LCCOMB_X74_Y10_N4
\Bin7Decoder_6|decOut_n~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~31_combout\ = (\counterUp_local_fouls|s_count\(4) & (((\counterUp_local_fouls|s_count\(6)) # (\Bin7Decoder_6|decOut_n~29_combout\)))) # (!\counterUp_local_fouls|s_count\(4) & (\Bin7Decoder_6|decOut_n~30_combout\ & 
-- (!\counterUp_local_fouls|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(4),
	datab => \Bin7Decoder_6|decOut_n~30_combout\,
	datac => \counterUp_local_fouls|s_count\(6),
	datad => \Bin7Decoder_6|decOut_n~29_combout\,
	combout => \Bin7Decoder_6|decOut_n~31_combout\);

-- Location: LCCOMB_X74_Y10_N12
\Bin7Decoder_6|decOut_n~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~45_combout\ = (\counterUp_local_fouls|s_count\(7) & ((\counterUp_local_fouls|s_count\(3)) # ((\counterUp_local_fouls|s_count\(5) & \counterUp_local_fouls|s_count\(1))))) # (!\counterUp_local_fouls|s_count\(7) & 
-- ((\counterUp_local_fouls|s_count\(3) & ((!\counterUp_local_fouls|s_count\(1)) # (!\counterUp_local_fouls|s_count\(5)))) # (!\counterUp_local_fouls|s_count\(3) & ((\counterUp_local_fouls|s_count\(5)) # (\counterUp_local_fouls|s_count\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(7),
	datab => \counterUp_local_fouls|s_count\(3),
	datac => \counterUp_local_fouls|s_count\(5),
	datad => \counterUp_local_fouls|s_count\(1),
	combout => \Bin7Decoder_6|decOut_n~45_combout\);

-- Location: LCCOMB_X74_Y10_N10
\Bin7Decoder_6|decOut_n~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~46_combout\ = (\counterUp_local_fouls|s_count\(2) & (((\Bin7Decoder_6|decOut_n~45_combout\)))) # (!\counterUp_local_fouls|s_count\(2) & (\counterUp_local_fouls|s_count\(3) & ((\counterUp_local_fouls|s_count\(5)) # 
-- (\Bin7Decoder_6|decOut_n~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(2),
	datab => \counterUp_local_fouls|s_count\(3),
	datac => \counterUp_local_fouls|s_count\(5),
	datad => \Bin7Decoder_6|decOut_n~45_combout\,
	combout => \Bin7Decoder_6|decOut_n~46_combout\);

-- Location: LCCOMB_X74_Y10_N8
\Bin7Decoder_6|decOut_n~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~33_combout\ = (\Bin7Decoder_6|decOut_n~31_combout\ & (((!\counterUp_local_fouls|s_count\(6))) # (!\Bin7Decoder_6|decOut_n~32_combout\))) # (!\Bin7Decoder_6|decOut_n~31_combout\ & (((\counterUp_local_fouls|s_count\(6) & 
-- \Bin7Decoder_6|decOut_n~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_6|decOut_n~32_combout\,
	datab => \Bin7Decoder_6|decOut_n~31_combout\,
	datac => \counterUp_local_fouls|s_count\(6),
	datad => \Bin7Decoder_6|decOut_n~46_combout\,
	combout => \Bin7Decoder_6|decOut_n~33_combout\);

-- Location: LCCOMB_X76_Y10_N6
\Bin7Decoder_6|decOut_n~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~34_combout\ = (!\counterUp_local_fouls|s_count\(5) & (\counterUp_local_fouls|s_count\(4) & (!\Bin7Decoder_6|decOut_n~13_combout\ & \counterUp_local_fouls|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(5),
	datab => \counterUp_local_fouls|s_count\(4),
	datac => \Bin7Decoder_6|decOut_n~13_combout\,
	datad => \counterUp_local_fouls|s_count\(7),
	combout => \Bin7Decoder_6|decOut_n~34_combout\);

-- Location: LCCOMB_X76_Y10_N20
\Bin7Decoder_6|decOut_n~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~35_combout\ = (!\counterUp_local_fouls|s_count\(6) & ((\Bin7Decoder_6|decOut_n~34_combout\) # ((!\Bin7Decoder_6|decOut_n~10_combout\ & \Bin7Decoder_6|decOut_n~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(6),
	datab => \Bin7Decoder_6|decOut_n~10_combout\,
	datac => \Bin7Decoder_6|decOut_n~16_combout\,
	datad => \Bin7Decoder_6|decOut_n~34_combout\,
	combout => \Bin7Decoder_6|decOut_n~35_combout\);

-- Location: LCCOMB_X76_Y10_N26
\Bin7Decoder_6|decOut_n~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~36_combout\ = (\Bin7Decoder_6|decOut_n~35_combout\ & (\Bin7Decoder_6|decOut_n~28_combout\)) # (!\Bin7Decoder_6|decOut_n~35_combout\ & ((\Bin7Decoder_6|decOut_n~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7Decoder_6|decOut_n~28_combout\,
	datac => \Bin7Decoder_6|decOut_n~33_combout\,
	datad => \Bin7Decoder_6|decOut_n~35_combout\,
	combout => \Bin7Decoder_6|decOut_n~36_combout\);

-- Location: LCCOMB_X76_Y9_N28
\Bin7Decoder_6|decOut_n~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~37_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (((\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin7Decoder_6|decOut_n~37_combout\);

-- Location: LCCOMB_X76_Y9_N30
\Bin7Decoder_6|decOut_n~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~38_combout\ = (\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\) # (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # 
-- (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Bin7Decoder_6|decOut_n~38_combout\);

-- Location: LCCOMB_X76_Y10_N12
\Bin7Decoder_6|decOut_n~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~39_combout\ = (\counterUp_local_fouls|s_count\(3)) # ((\counterUp_local_fouls|s_count\(2)) # (\counterUp_local_fouls|s_count\(5) $ (\counterUp_local_fouls|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(5),
	datab => \counterUp_local_fouls|s_count\(7),
	datac => \counterUp_local_fouls|s_count\(3),
	datad => \counterUp_local_fouls|s_count\(2),
	combout => \Bin7Decoder_6|decOut_n~39_combout\);

-- Location: LCCOMB_X76_Y10_N2
\Bin7Decoder_6|decOut_n~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~40_combout\ = (\counterUp_local_fouls|s_count\(5) & (\counterUp_local_fouls|s_count\(7))) # (!\counterUp_local_fouls|s_count\(5) & (((!\counterUp_local_fouls|s_count\(2)) # (!\counterUp_local_fouls|s_count\(3))) # 
-- (!\counterUp_local_fouls|s_count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(5),
	datab => \counterUp_local_fouls|s_count\(7),
	datac => \counterUp_local_fouls|s_count\(3),
	datad => \counterUp_local_fouls|s_count\(2),
	combout => \Bin7Decoder_6|decOut_n~40_combout\);

-- Location: LCCOMB_X76_Y10_N28
\Bin7Decoder_6|decOut_n~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~41_combout\ = (\counterUp_local_fouls|s_count\(4) & (((\counterUp_local_fouls|s_count\(6))) # (!\Bin7Decoder_6|decOut_n~39_combout\))) # (!\counterUp_local_fouls|s_count\(4) & (((!\counterUp_local_fouls|s_count\(6) & 
-- \Bin7Decoder_6|decOut_n~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_6|decOut_n~39_combout\,
	datab => \counterUp_local_fouls|s_count\(4),
	datac => \counterUp_local_fouls|s_count\(6),
	datad => \Bin7Decoder_6|decOut_n~40_combout\,
	combout => \Bin7Decoder_6|decOut_n~41_combout\);

-- Location: LCCOMB_X76_Y10_N24
\Bin7Decoder_6|decOut_n~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~43_combout\ = (\Bin7Decoder_6|decOut_n~41_combout\ & (\counterUp_local_fouls|s_count\(5) & ((!\counterUp_local_fouls|s_count\(7))))) # (!\Bin7Decoder_6|decOut_n~41_combout\ & (!\Bin7Decoder_6|decOut_n~13_combout\ & 
-- (\counterUp_local_fouls|s_count\(5) $ (!\counterUp_local_fouls|s_count\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin7Decoder_6|decOut_n~41_combout\,
	datab => \counterUp_local_fouls|s_count\(5),
	datac => \Bin7Decoder_6|decOut_n~13_combout\,
	datad => \counterUp_local_fouls|s_count\(7),
	combout => \Bin7Decoder_6|decOut_n~43_combout\);

-- Location: LCCOMB_X76_Y10_N18
\Bin7Decoder_6|decOut_n~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~44_combout\ = (\counterUp_local_fouls|s_count\(6) & (\Bin7Decoder_6|decOut_n~43_combout\ & ((\counterUp_local_fouls|s_count\(3)) # (!\Bin7Decoder_6|decOut_n~41_combout\)))) # (!\counterUp_local_fouls|s_count\(6) & 
-- (((\Bin7Decoder_6|decOut_n~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(6),
	datab => \Bin7Decoder_6|decOut_n~43_combout\,
	datac => \counterUp_local_fouls|s_count\(3),
	datad => \Bin7Decoder_6|decOut_n~41_combout\,
	combout => \Bin7Decoder_6|decOut_n~44_combout\);

-- Location: LCCOMB_X76_Y10_N10
\Bin7Decoder_6|decOut_n~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_6|decOut_n~42_combout\ = (\Bin7Decoder_6|decOut_n~35_combout\ & (!\Bin7Decoder_6|decOut_n~28_combout\)) # (!\Bin7Decoder_6|decOut_n~35_combout\ & ((\Bin7Decoder_6|decOut_n~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin7Decoder_6|decOut_n~35_combout\,
	datac => \Bin7Decoder_6|decOut_n~28_combout\,
	datad => \Bin7Decoder_6|decOut_n~44_combout\,
	combout => \Bin7Decoder_6|decOut_n~42_combout\);

-- Location: LCCOMB_X73_Y10_N20
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \counterUp_local_fouls|s_count\(5) $ (VCC)
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\counterUp_local_fouls|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(5),
	datad => VCC,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X73_Y10_N22
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\counterUp_local_fouls|s_count\(6) & (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\counterUp_local_fouls|s_count\(6) & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\counterUp_local_fouls|s_count\(6) & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(6),
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X73_Y10_N24
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\counterUp_local_fouls|s_count\(7) & (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\counterUp_local_fouls|s_count\(7) & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\counterUp_local_fouls|s_count\(7) & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_local_fouls|s_count\(7),
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X73_Y10_N26
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X72_Y10_N6
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\);

-- Location: LCCOMB_X72_Y10_N20
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_local_fouls|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_local_fouls|s_count\(7),
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\);

-- Location: LCCOMB_X73_Y10_N4
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_local_fouls|s_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_local_fouls|s_count\(6),
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\);

-- Location: LCCOMB_X73_Y10_N10
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\);

-- Location: LCCOMB_X73_Y10_N16
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ = (\counterUp_local_fouls|s_count\(5) & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(5),
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\);

-- Location: LCCOMB_X72_Y10_N24
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X72_Y10_N22
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\ = (\counterUp_local_fouls|s_count\(4) & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_local_fouls|s_count\(4),
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\);

-- Location: LCCOMB_X72_Y10_N8
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\ = (\counterUp_local_fouls|s_count\(4) & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_local_fouls|s_count\(4),
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\);

-- Location: LCCOMB_X72_Y10_N10
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\) # (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\) # (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~60_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[24]~61_combout\,
	datad => VCC,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X72_Y10_N12
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\ & 
-- !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~58_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X72_Y10_N14
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\)))))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~56_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[26]~57_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X72_Y10_N16
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\ & 
-- !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~55_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[27]~54_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X72_Y10_N18
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y10_N4
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X72_Y10_N0
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ 
-- & (\counterUp_local_fouls|s_count\(7))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \counterUp_local_fouls|s_count\(7),
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\);

-- Location: LCCOMB_X73_Y10_N2
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ 
-- & ((\counterUp_local_fouls|s_count\(6)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_local_fouls|s_count\(6),
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\);

-- Location: LCCOMB_X72_Y11_N0
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\);

-- Location: LCCOMB_X72_Y11_N6
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\);

-- Location: LCCOMB_X73_Y10_N28
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ 
-- & (\counterUp_local_fouls|s_count\(5))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \counterUp_local_fouls|s_count\(5),
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\);

-- Location: LCCOMB_X72_Y10_N28
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ = (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X72_Y10_N2
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ = (\counterUp_local_fouls|s_count\(4) & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_local_fouls|s_count\(4),
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X72_Y11_N12
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \counterUp_local_fouls|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \counterUp_local_fouls|s_count\(3),
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X72_Y11_N2
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\ = (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \counterUp_local_fouls|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \counterUp_local_fouls|s_count\(3),
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\);

-- Location: LCCOMB_X72_Y11_N20
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\) # (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\) # (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datad => VCC,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X72_Y11_N22
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\ & 
-- !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X72_Y11_N24
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\)))))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~64_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X72_Y11_N26
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\ & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\ & 
-- !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~63_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X72_Y11_N28
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\))))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\) # 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\) # (GND))))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\) # ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X72_Y11_N30
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X73_Y10_N14
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\ = (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \counterUp_local_fouls|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \counterUp_local_fouls|s_count\(2),
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\);

-- Location: LCCOMB_X73_Y10_N0
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \counterUp_local_fouls|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \counterUp_local_fouls|s_count\(2),
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\);

-- Location: LCCOMB_X73_Y11_N4
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\) # (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\) # (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~76_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[40]~75_combout\,
	datad => VCC,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X72_Y11_N16
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ = (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\);

-- Location: LCCOMB_X72_Y10_N30
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\);

-- Location: LCCOMB_X72_Y11_N8
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\) # 
-- ((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\);

-- Location: LCCOMB_X72_Y11_N18
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\ = (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\);

-- Location: LCCOMB_X72_Y11_N10
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\) # 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[34]~98_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\);

-- Location: LCCOMB_X72_Y11_N4
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ = (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\);

-- Location: LCCOMB_X73_Y10_N30
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ 
-- & (\counterUp_local_fouls|s_count\(4))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(4),
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\);

-- Location: LCCOMB_X73_Y11_N28
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\ = (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\);

-- Location: LCCOMB_X72_Y11_N14
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ = (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\);

-- Location: LCCOMB_X73_Y10_N18
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \counterUp_local_fouls|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \counterUp_local_fouls|s_count\(3),
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\);

-- Location: LCCOMB_X73_Y11_N6
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\ & 
-- !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~74_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[41]~73_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X73_Y11_N8
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\)))))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~72_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X73_Y11_N10
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\ & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\ & 
-- !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~71_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X73_Y11_N12
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\))))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\) # 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\) # (GND))))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\) # ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~70_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X73_Y11_N14
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\ & 
-- !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X73_Y11_N16
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X74_Y11_N30
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\);

-- Location: LCCOMB_X74_Y11_N28
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \counterUp_local_fouls|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \counterUp_local_fouls|s_count\(2),
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\);

-- Location: LCCOMB_X74_Y11_N26
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\ = (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \counterUp_local_fouls|s_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \counterUp_local_fouls|s_count\(1),
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\);

-- Location: LCCOMB_X74_Y11_N8
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \counterUp_local_fouls|s_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \counterUp_local_fouls|s_count\(1),
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\);

-- Location: LCCOMB_X74_Y11_N10
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\) # (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\) # (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~78_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[48]~77_combout\,
	datad => VCC,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X74_Y11_N12
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\)))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\ & 
-- !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X73_Y11_N26
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\);

-- Location: LCCOMB_X73_Y11_N18
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~92_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\) # 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[45]~89_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~92_combout\);

-- Location: LCCOMB_X73_Y11_N0
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~93_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\) # 
-- ((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[44]~90_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~93_combout\);

-- Location: LCCOMB_X73_Y11_N22
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\);

-- Location: LCCOMB_X73_Y11_N30
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~94_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\) # 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[43]~91_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~94_combout\);

-- Location: LCCOMB_X73_Y11_N20
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\);

-- Location: LCCOMB_X73_Y11_N24
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~95_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~95_combout\);

-- Location: LCCOMB_X74_Y11_N0
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ = (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\);

-- Location: LCCOMB_X74_Y11_N6
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\);

-- Location: LCCOMB_X73_Y11_N2
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\counterUp_local_fouls|s_count\(3))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(3),
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\);

-- Location: LCCOMB_X74_Y11_N14
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\)))))
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\) # 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X74_Y11_N16
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~95_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\ & 
-- !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~95_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[51]~82_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y11_N18
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~94_combout\) # ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\) # 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~94_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[52]~81_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X74_Y11_N20
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~93_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\ & 
-- !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~93_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[53]~80_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X74_Y11_N22
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\) # ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~92_combout\) # 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~79_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[54]~92_combout\,
	datad => VCC,
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X74_Y11_N24
\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X74_Y11_N4
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\) # 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~85_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[49]~84_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\);

-- Location: LCCOMB_X75_Y13_N16
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\counterUp_local_fouls|s_count\(1))) # 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_local_fouls|s_count\(1),
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\);

-- Location: LCCOMB_X74_Y11_N2
\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\) # 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~83_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[50]~100_combout\,
	combout => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\);

-- Location: LCCOMB_X75_Y13_N30
\Bin7Decoder_7|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_7|decOut_n~0_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ & !\counterUp_local_fouls|s_count\(0)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (\counterUp_local_fouls|s_count\(0) & 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ $ (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	datad => \counterUp_local_fouls|s_count\(0),
	combout => \Bin7Decoder_7|decOut_n~0_combout\);

-- Location: LCCOMB_X75_Y13_N8
\Bin7Decoder_7|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_7|decOut_n~1_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & ((\counterUp_local_fouls|s_count\(0) & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\))) # 
-- (!\counterUp_local_fouls|s_count\(0) & (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ $ (\counterUp_local_fouls|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	datad => \counterUp_local_fouls|s_count\(0),
	combout => \Bin7Decoder_7|decOut_n~1_combout\);

-- Location: LCCOMB_X75_Y13_N22
\Bin7Decoder_7|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_7|decOut_n~2_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ & 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\) # (!\counterUp_local_fouls|s_count\(0))))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ & !\counterUp_local_fouls|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	datad => \counterUp_local_fouls|s_count\(0),
	combout => \Bin7Decoder_7|decOut_n~2_combout\);

-- Location: LCCOMB_X75_Y13_N4
\Bin7Decoder_7|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_7|decOut_n~3_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & ((\counterUp_local_fouls|s_count\(0)))) # 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ & !\counterUp_local_fouls|s_count\(0))))) # 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ & (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ $ 
-- (\counterUp_local_fouls|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	datad => \counterUp_local_fouls|s_count\(0),
	combout => \Bin7Decoder_7|decOut_n~3_combout\);

-- Location: LCCOMB_X75_Y13_N14
\Bin7Decoder_7|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_7|decOut_n~4_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & (((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ & \counterUp_local_fouls|s_count\(0))))) # 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\)) # 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & ((\counterUp_local_fouls|s_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	datad => \counterUp_local_fouls|s_count\(0),
	combout => \Bin7Decoder_7|decOut_n~4_combout\);

-- Location: LCCOMB_X75_Y13_N24
\Bin7Decoder_7|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_7|decOut_n~5_combout\ = (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ & ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & \counterUp_local_fouls|s_count\(0))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\) # (\counterUp_local_fouls|s_count\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	datad => \counterUp_local_fouls|s_count\(0),
	combout => \Bin7Decoder_7|decOut_n~5_combout\);

-- Location: LCCOMB_X75_Y13_N10
\Bin7Decoder_7|decOut_n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_7|decOut_n~6_combout\ = (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ & 
-- (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\ & \counterUp_local_fouls|s_count\(0)))) # (!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\ & 
-- (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\ $ ((!\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	datab => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	datad => \counterUp_local_fouls|s_count\(0),
	combout => \Bin7Decoder_7|decOut_n~6_combout\);

-- Location: LCCOMB_X72_Y23_N28
\Bin7Decoder_2|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_2|decOut_n~0_combout\ = (\cntBCD_Down4|s_count\(9) & (!\cntBCD_Down4|s_count\(10) & (\cntBCD_Down4|s_count\(11) & \cntBCD_Down4|s_count\(8)))) # (!\cntBCD_Down4|s_count\(9) & (!\cntBCD_Down4|s_count\(11) & (\cntBCD_Down4|s_count\(10) $ 
-- (\cntBCD_Down4|s_count\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(9),
	datab => \cntBCD_Down4|s_count\(10),
	datac => \cntBCD_Down4|s_count\(11),
	datad => \cntBCD_Down4|s_count\(8),
	combout => \Bin7Decoder_2|decOut_n~0_combout\);

-- Location: LCCOMB_X72_Y23_N14
\Bin7Decoder_2|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_2|decOut_n~1_combout\ = (\cntBCD_Down4|s_count\(9) & ((\cntBCD_Down4|s_count\(8) & ((\cntBCD_Down4|s_count\(11)))) # (!\cntBCD_Down4|s_count\(8) & (\cntBCD_Down4|s_count\(10))))) # (!\cntBCD_Down4|s_count\(9) & (\cntBCD_Down4|s_count\(10) & 
-- (\cntBCD_Down4|s_count\(11) $ (\cntBCD_Down4|s_count\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(9),
	datab => \cntBCD_Down4|s_count\(10),
	datac => \cntBCD_Down4|s_count\(11),
	datad => \cntBCD_Down4|s_count\(8),
	combout => \Bin7Decoder_2|decOut_n~1_combout\);

-- Location: LCCOMB_X72_Y23_N8
\Bin7Decoder_2|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_2|decOut_n~2_combout\ = (\cntBCD_Down4|s_count\(10) & (\cntBCD_Down4|s_count\(11) & ((\cntBCD_Down4|s_count\(9)) # (!\cntBCD_Down4|s_count\(8))))) # (!\cntBCD_Down4|s_count\(10) & (\cntBCD_Down4|s_count\(9) & (!\cntBCD_Down4|s_count\(11) & 
-- !\cntBCD_Down4|s_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(9),
	datab => \cntBCD_Down4|s_count\(10),
	datac => \cntBCD_Down4|s_count\(11),
	datad => \cntBCD_Down4|s_count\(8),
	combout => \Bin7Decoder_2|decOut_n~2_combout\);

-- Location: LCCOMB_X72_Y23_N22
\Bin7Decoder_2|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_2|decOut_n~3_combout\ = (\cntBCD_Down4|s_count\(9) & ((\cntBCD_Down4|s_count\(10) & ((\cntBCD_Down4|s_count\(8)))) # (!\cntBCD_Down4|s_count\(10) & (\cntBCD_Down4|s_count\(11) & !\cntBCD_Down4|s_count\(8))))) # (!\cntBCD_Down4|s_count\(9) & 
-- (!\cntBCD_Down4|s_count\(11) & (\cntBCD_Down4|s_count\(10) $ (\cntBCD_Down4|s_count\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(9),
	datab => \cntBCD_Down4|s_count\(10),
	datac => \cntBCD_Down4|s_count\(11),
	datad => \cntBCD_Down4|s_count\(8),
	combout => \Bin7Decoder_2|decOut_n~3_combout\);

-- Location: LCCOMB_X72_Y23_N24
\Bin7Decoder_2|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_2|decOut_n~4_combout\ = (\cntBCD_Down4|s_count\(9) & (((!\cntBCD_Down4|s_count\(11) & \cntBCD_Down4|s_count\(8))))) # (!\cntBCD_Down4|s_count\(9) & ((\cntBCD_Down4|s_count\(10) & (!\cntBCD_Down4|s_count\(11))) # (!\cntBCD_Down4|s_count\(10) & 
-- ((\cntBCD_Down4|s_count\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(9),
	datab => \cntBCD_Down4|s_count\(10),
	datac => \cntBCD_Down4|s_count\(11),
	datad => \cntBCD_Down4|s_count\(8),
	combout => \Bin7Decoder_2|decOut_n~4_combout\);

-- Location: LCCOMB_X72_Y23_N2
\Bin7Decoder_2|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_2|decOut_n~5_combout\ = (!\cntBCD_Down4|s_count\(11) & ((\cntBCD_Down4|s_count\(9) & ((\cntBCD_Down4|s_count\(8)) # (!\cntBCD_Down4|s_count\(10)))) # (!\cntBCD_Down4|s_count\(9) & (!\cntBCD_Down4|s_count\(10) & \cntBCD_Down4|s_count\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(9),
	datab => \cntBCD_Down4|s_count\(10),
	datac => \cntBCD_Down4|s_count\(11),
	datad => \cntBCD_Down4|s_count\(8),
	combout => \Bin7Decoder_2|decOut_n~5_combout\);

-- Location: LCCOMB_X72_Y23_N20
\Bin7Decoder_2|decOut_n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_2|decOut_n~6_combout\ = (\cntBCD_Down4|s_count\(9) & (\cntBCD_Down4|s_count\(10) & (!\cntBCD_Down4|s_count\(11) & \cntBCD_Down4|s_count\(8)))) # (!\cntBCD_Down4|s_count\(9) & (\cntBCD_Down4|s_count\(10) $ ((!\cntBCD_Down4|s_count\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(9),
	datab => \cntBCD_Down4|s_count\(10),
	datac => \cntBCD_Down4|s_count\(11),
	datad => \cntBCD_Down4|s_count\(8),
	combout => \Bin7Decoder_2|decOut_n~6_combout\);

-- Location: LCCOMB_X72_Y23_N10
\Bin7Decoder_1|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_1|decOut_n~0_combout\ = (!\cntBCD_Down4|s_count\(5) & (\cntBCD_Down4|s_count\(6) $ (!\cntBCD_Down4|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(6),
	datac => \cntBCD_Down4|s_count\(4),
	datad => \cntBCD_Down4|s_count\(5),
	combout => \Bin7Decoder_1|decOut_n~0_combout\);

-- Location: LCCOMB_X72_Y23_N16
\Bin7Decoder_1|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_1|decOut_n~1_combout\ = (\cntBCD_Down4|s_count\(6) & (\cntBCD_Down4|s_count\(4) $ (!\cntBCD_Down4|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(6),
	datac => \cntBCD_Down4|s_count\(4),
	datad => \cntBCD_Down4|s_count\(5),
	combout => \Bin7Decoder_1|decOut_n~1_combout\);

-- Location: LCCOMB_X72_Y23_N18
\Bin7Decoder_1|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_1|decOut_n~2_combout\ = (!\cntBCD_Down4|s_count\(6) & (\cntBCD_Down4|s_count\(4) & \cntBCD_Down4|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(6),
	datac => \cntBCD_Down4|s_count\(4),
	datad => \cntBCD_Down4|s_count\(5),
	combout => \Bin7Decoder_1|decOut_n~2_combout\);

-- Location: LCCOMB_X72_Y23_N4
\Bin7Decoder_1|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_1|decOut_n~3_combout\ = (\cntBCD_Down4|s_count\(6) & (\cntBCD_Down4|s_count\(4) $ (\cntBCD_Down4|s_count\(5)))) # (!\cntBCD_Down4|s_count\(6) & (!\cntBCD_Down4|s_count\(4) & !\cntBCD_Down4|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(6),
	datac => \cntBCD_Down4|s_count\(4),
	datad => \cntBCD_Down4|s_count\(5),
	combout => \Bin7Decoder_1|decOut_n~3_combout\);

-- Location: LCCOMB_X72_Y23_N30
\Bin7Decoder_1|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_1|decOut_n~4_combout\ = ((\cntBCD_Down4|s_count\(6) & !\cntBCD_Down4|s_count\(5))) # (!\cntBCD_Down4|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(6),
	datac => \cntBCD_Down4|s_count\(4),
	datad => \cntBCD_Down4|s_count\(5),
	combout => \Bin7Decoder_1|decOut_n~4_combout\);

-- Location: LCCOMB_X72_Y23_N12
\Bin7Decoder_1|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_1|decOut_n~5_combout\ = (\cntBCD_Down4|s_count\(6) & (!\cntBCD_Down4|s_count\(4) & \cntBCD_Down4|s_count\(5))) # (!\cntBCD_Down4|s_count\(6) & ((\cntBCD_Down4|s_count\(5)) # (!\cntBCD_Down4|s_count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(6),
	datac => \cntBCD_Down4|s_count\(4),
	datad => \cntBCD_Down4|s_count\(5),
	combout => \Bin7Decoder_1|decOut_n~5_combout\);

-- Location: LCCOMB_X72_Y23_N26
\Bin7Decoder_1|decOut_n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_1|decOut_n~6_combout\ = (\cntBCD_Down4|s_count\(6) & (!\cntBCD_Down4|s_count\(4) & \cntBCD_Down4|s_count\(5))) # (!\cntBCD_Down4|s_count\(6) & ((!\cntBCD_Down4|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(6),
	datac => \cntBCD_Down4|s_count\(4),
	datad => \cntBCD_Down4|s_count\(5),
	combout => \Bin7Decoder_1|decOut_n~6_combout\);

-- Location: LCCOMB_X69_Y23_N26
\Bin7Decoder_0|decOut_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_0|decOut_n~0_combout\ = (\cntBCD_Down4|s_count\(0) & (!\cntBCD_Down4|s_count\(2) & (\cntBCD_Down4|s_count\(3) $ (!\cntBCD_Down4|s_count\(1))))) # (!\cntBCD_Down4|s_count\(0) & (\cntBCD_Down4|s_count\(2) & (!\cntBCD_Down4|s_count\(3) & 
-- !\cntBCD_Down4|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(0),
	datab => \cntBCD_Down4|s_count\(2),
	datac => \cntBCD_Down4|s_count\(3),
	datad => \cntBCD_Down4|s_count\(1),
	combout => \Bin7Decoder_0|decOut_n~0_combout\);

-- Location: LCCOMB_X69_Y23_N24
\Bin7Decoder_0|decOut_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_0|decOut_n~1_combout\ = (\cntBCD_Down4|s_count\(3) & ((\cntBCD_Down4|s_count\(0) & ((\cntBCD_Down4|s_count\(1)))) # (!\cntBCD_Down4|s_count\(0) & (\cntBCD_Down4|s_count\(2))))) # (!\cntBCD_Down4|s_count\(3) & (\cntBCD_Down4|s_count\(2) & 
-- (\cntBCD_Down4|s_count\(0) $ (\cntBCD_Down4|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(0),
	datab => \cntBCD_Down4|s_count\(2),
	datac => \cntBCD_Down4|s_count\(3),
	datad => \cntBCD_Down4|s_count\(1),
	combout => \Bin7Decoder_0|decOut_n~1_combout\);

-- Location: LCCOMB_X69_Y23_N14
\Bin7Decoder_0|decOut_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_0|decOut_n~2_combout\ = (\cntBCD_Down4|s_count\(2) & (\cntBCD_Down4|s_count\(3) & ((\cntBCD_Down4|s_count\(1)) # (!\cntBCD_Down4|s_count\(0))))) # (!\cntBCD_Down4|s_count\(2) & (!\cntBCD_Down4|s_count\(0) & (!\cntBCD_Down4|s_count\(3) & 
-- \cntBCD_Down4|s_count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(0),
	datab => \cntBCD_Down4|s_count\(2),
	datac => \cntBCD_Down4|s_count\(3),
	datad => \cntBCD_Down4|s_count\(1),
	combout => \Bin7Decoder_0|decOut_n~2_combout\);

-- Location: LCCOMB_X69_Y23_N4
\Bin7Decoder_0|decOut_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_0|decOut_n~3_combout\ = (\cntBCD_Down4|s_count\(1) & ((\cntBCD_Down4|s_count\(0) & (\cntBCD_Down4|s_count\(2))) # (!\cntBCD_Down4|s_count\(0) & (!\cntBCD_Down4|s_count\(2) & \cntBCD_Down4|s_count\(3))))) # (!\cntBCD_Down4|s_count\(1) & 
-- (!\cntBCD_Down4|s_count\(3) & (\cntBCD_Down4|s_count\(0) $ (\cntBCD_Down4|s_count\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(0),
	datab => \cntBCD_Down4|s_count\(2),
	datac => \cntBCD_Down4|s_count\(3),
	datad => \cntBCD_Down4|s_count\(1),
	combout => \Bin7Decoder_0|decOut_n~3_combout\);

-- Location: LCCOMB_X69_Y23_N10
\Bin7Decoder_0|decOut_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_0|decOut_n~4_combout\ = (\cntBCD_Down4|s_count\(1) & (\cntBCD_Down4|s_count\(0) & ((!\cntBCD_Down4|s_count\(3))))) # (!\cntBCD_Down4|s_count\(1) & ((\cntBCD_Down4|s_count\(2) & ((!\cntBCD_Down4|s_count\(3)))) # (!\cntBCD_Down4|s_count\(2) & 
-- (\cntBCD_Down4|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(0),
	datab => \cntBCD_Down4|s_count\(2),
	datac => \cntBCD_Down4|s_count\(3),
	datad => \cntBCD_Down4|s_count\(1),
	combout => \Bin7Decoder_0|decOut_n~4_combout\);

-- Location: LCCOMB_X69_Y23_N28
\Bin7Decoder_0|decOut_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_0|decOut_n~5_combout\ = (!\cntBCD_Down4|s_count\(3) & ((\cntBCD_Down4|s_count\(0) & ((\cntBCD_Down4|s_count\(1)) # (!\cntBCD_Down4|s_count\(2)))) # (!\cntBCD_Down4|s_count\(0) & (!\cntBCD_Down4|s_count\(2) & \cntBCD_Down4|s_count\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(0),
	datab => \cntBCD_Down4|s_count\(2),
	datac => \cntBCD_Down4|s_count\(3),
	datad => \cntBCD_Down4|s_count\(1),
	combout => \Bin7Decoder_0|decOut_n~5_combout\);

-- Location: LCCOMB_X69_Y23_N2
\Bin7Decoder_0|decOut_n~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin7Decoder_0|decOut_n~6_combout\ = (\cntBCD_Down4|s_count\(1) & (\cntBCD_Down4|s_count\(0) & (\cntBCD_Down4|s_count\(2) & !\cntBCD_Down4|s_count\(3)))) # (!\cntBCD_Down4|s_count\(1) & ((\cntBCD_Down4|s_count\(2) $ (!\cntBCD_Down4|s_count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \cntBCD_Down4|s_count\(0),
	datab => \cntBCD_Down4|s_count\(2),
	datac => \cntBCD_Down4|s_count\(3),
	datad => \cntBCD_Down4|s_count\(1),
	combout => \Bin7Decoder_0|decOut_n~6_combout\);

-- Location: LCCOMB_X65_Y37_N2
\vc|x[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|x[0]~11_combout\ = \vc|x\(0) $ (VCC)
-- \vc|x[0]~12\ = CARRY(\vc|x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|x\(0),
	datad => VCC,
	combout => \vc|x[0]~11_combout\,
	cout => \vc|x[0]~12\);

-- Location: LCCOMB_X65_Y37_N14
\vc|x[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|x[6]~23_combout\ = (\vc|x\(6) & (\vc|x[5]~22\ $ (GND))) # (!\vc|x\(6) & (!\vc|x[5]~22\ & VCC))
-- \vc|x[6]~24\ = CARRY((\vc|x\(6) & !\vc|x[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|x\(6),
	datad => VCC,
	cin => \vc|x[5]~22\,
	combout => \vc|x[6]~23_combout\,
	cout => \vc|x[6]~24\);

-- Location: LCCOMB_X65_Y37_N16
\vc|x[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|x[7]~25_combout\ = (\vc|x\(7) & (!\vc|x[6]~24\)) # (!\vc|x\(7) & ((\vc|x[6]~24\) # (GND)))
-- \vc|x[7]~26\ = CARRY((!\vc|x[6]~24\) # (!\vc|x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|x\(7),
	datad => VCC,
	cin => \vc|x[6]~24\,
	combout => \vc|x[7]~25_combout\,
	cout => \vc|x[7]~26\);

-- Location: FF_X65_Y37_N17
\vc|x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|x[7]~25_combout\,
	sclr => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|x\(7));

-- Location: LCCOMB_X65_Y37_N18
\vc|x[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|x[8]~27_combout\ = (\vc|x\(8) & (\vc|x[7]~26\ $ (GND))) # (!\vc|x\(8) & (!\vc|x[7]~26\ & VCC))
-- \vc|x[8]~28\ = CARRY((\vc|x\(8) & !\vc|x[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|x\(8),
	datad => VCC,
	cin => \vc|x[7]~26\,
	combout => \vc|x[8]~27_combout\,
	cout => \vc|x[8]~28\);

-- Location: FF_X65_Y37_N19
\vc|x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|x[8]~27_combout\,
	sclr => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|x\(8));

-- Location: LCCOMB_X65_Y37_N20
\vc|x[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|x[9]~29_combout\ = (\vc|x\(9) & (!\vc|x[8]~28\)) # (!\vc|x\(9) & ((\vc|x[8]~28\) # (GND)))
-- \vc|x[9]~30\ = CARRY((!\vc|x[8]~28\) # (!\vc|x\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|x\(9),
	datad => VCC,
	cin => \vc|x[8]~28\,
	combout => \vc|x[9]~29_combout\,
	cout => \vc|x[9]~30\);

-- Location: FF_X65_Y37_N21
\vc|x[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|x[9]~29_combout\,
	sclr => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|x\(9));

-- Location: LCCOMB_X65_Y37_N22
\vc|x[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|x[10]~31_combout\ = \vc|x\(10) $ (!\vc|x[9]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|x\(10),
	cin => \vc|x[9]~30\,
	combout => \vc|x[10]~31_combout\);

-- Location: FF_X65_Y37_N23
\vc|x[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|x[10]~31_combout\,
	sclr => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|x\(10));

-- Location: LCCOMB_X65_Y37_N30
\vc|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|LessThan0~1_combout\ = (((!\vc|x\(0)) # (!\vc|x\(1))) # (!\vc|x\(3))) # (!\vc|x\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|x\(2),
	datab => \vc|x\(3),
	datac => \vc|x\(1),
	datad => \vc|x\(0),
	combout => \vc|LessThan0~1_combout\);

-- Location: LCCOMB_X65_Y37_N28
\vc|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|LessThan0~0_combout\ = (!\vc|x\(7) & (!\vc|x\(6) & !\vc|x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|x\(7),
	datac => \vc|x\(6),
	datad => \vc|x\(5),
	combout => \vc|LessThan0~0_combout\);

-- Location: LCCOMB_X65_Y38_N28
\vc|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|LessThan0~2_combout\ = (\vc|LessThan0~0_combout\ & (!\vc|x\(9) & (!\vc|x\(8) & !\vc|x\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|LessThan0~0_combout\,
	datab => \vc|x\(9),
	datac => \vc|x\(8),
	datad => \vc|x\(4),
	combout => \vc|LessThan0~2_combout\);

-- Location: LCCOMB_X65_Y38_N18
\vc|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|LessThan0~3_combout\ = (\vc|x\(10) & ((!\vc|LessThan0~2_combout\) # (!\vc|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|x\(10),
	datac => \vc|LessThan0~1_combout\,
	datad => \vc|LessThan0~2_combout\,
	combout => \vc|LessThan0~3_combout\);

-- Location: FF_X65_Y37_N3
\vc|x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|x[0]~11_combout\,
	sclr => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|x\(0));

-- Location: LCCOMB_X65_Y37_N4
\vc|x[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|x[1]~13_combout\ = (\vc|x\(1) & (!\vc|x[0]~12\)) # (!\vc|x\(1) & ((\vc|x[0]~12\) # (GND)))
-- \vc|x[1]~14\ = CARRY((!\vc|x[0]~12\) # (!\vc|x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|x\(1),
	datad => VCC,
	cin => \vc|x[0]~12\,
	combout => \vc|x[1]~13_combout\,
	cout => \vc|x[1]~14\);

-- Location: FF_X65_Y37_N5
\vc|x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|x[1]~13_combout\,
	sclr => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|x\(1));

-- Location: LCCOMB_X65_Y37_N6
\vc|x[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|x[2]~15_combout\ = (\vc|x\(2) & (\vc|x[1]~14\ $ (GND))) # (!\vc|x\(2) & (!\vc|x[1]~14\ & VCC))
-- \vc|x[2]~16\ = CARRY((\vc|x\(2) & !\vc|x[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|x\(2),
	datad => VCC,
	cin => \vc|x[1]~14\,
	combout => \vc|x[2]~15_combout\,
	cout => \vc|x[2]~16\);

-- Location: FF_X65_Y37_N7
\vc|x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|x[2]~15_combout\,
	sclr => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|x\(2));

-- Location: LCCOMB_X65_Y37_N8
\vc|x[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|x[3]~17_combout\ = (\vc|x\(3) & (!\vc|x[2]~16\)) # (!\vc|x\(3) & ((\vc|x[2]~16\) # (GND)))
-- \vc|x[3]~18\ = CARRY((!\vc|x[2]~16\) # (!\vc|x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|x\(3),
	datad => VCC,
	cin => \vc|x[2]~16\,
	combout => \vc|x[3]~17_combout\,
	cout => \vc|x[3]~18\);

-- Location: FF_X65_Y37_N9
\vc|x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|x[3]~17_combout\,
	sclr => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|x\(3));

-- Location: LCCOMB_X65_Y37_N10
\vc|x[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|x[4]~19_combout\ = (\vc|x\(4) & (\vc|x[3]~18\ $ (GND))) # (!\vc|x\(4) & (!\vc|x[3]~18\ & VCC))
-- \vc|x[4]~20\ = CARRY((\vc|x\(4) & !\vc|x[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|x\(4),
	datad => VCC,
	cin => \vc|x[3]~18\,
	combout => \vc|x[4]~19_combout\,
	cout => \vc|x[4]~20\);

-- Location: FF_X65_Y37_N11
\vc|x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|x[4]~19_combout\,
	sclr => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|x\(4));

-- Location: LCCOMB_X65_Y37_N12
\vc|x[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|x[5]~21_combout\ = (\vc|x\(5) & (!\vc|x[4]~20\)) # (!\vc|x\(5) & ((\vc|x[4]~20\) # (GND)))
-- \vc|x[5]~22\ = CARRY((!\vc|x[4]~20\) # (!\vc|x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|x\(5),
	datad => VCC,
	cin => \vc|x[4]~20\,
	combout => \vc|x[5]~21_combout\,
	cout => \vc|x[5]~22\);

-- Location: FF_X65_Y37_N13
\vc|x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|x[5]~21_combout\,
	sclr => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|x\(5));

-- Location: FF_X65_Y37_N15
\vc|x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|x[6]~23_combout\,
	sclr => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|x\(6));

-- Location: LCCOMB_X59_Y37_N30
\vc|process_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|process_1~0_combout\ = (\vc|x\(9) & (!\vc|x\(10) & \vc|x\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|x\(9),
	datac => \vc|x\(10),
	datad => \vc|x\(8),
	combout => \vc|process_1~0_combout\);

-- Location: LCCOMB_X65_Y37_N24
\vc|process_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|process_1~1_combout\ = (\vc|x\(5)) # ((\vc|x\(4) & ((\vc|x\(7)) # (\vc|x\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|x\(5),
	datab => \vc|x\(7),
	datac => \vc|x\(3),
	datad => \vc|x\(4),
	combout => \vc|process_1~1_combout\);

-- Location: LCCOMB_X59_Y37_N4
\vc|process_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|process_1~2_combout\ = (\vc|process_1~0_combout\ & (\vc|x\(7) $ (((\vc|x\(6) & \vc|process_1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|x\(6),
	datab => \vc|x\(7),
	datac => \vc|process_1~0_combout\,
	datad => \vc|process_1~1_combout\,
	combout => \vc|process_1~2_combout\);

-- Location: FF_X59_Y37_N5
\vc|vga_data_0.h_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|process_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.h_sync~q\);

-- Location: LCCOMB_X47_Y37_N0
\vo|vga_hs~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_hs~feeder_combout\ = \vc|vga_data_0.h_sync~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vc|vga_data_0.h_sync~q\,
	combout => \vo|vga_hs~feeder_combout\);

-- Location: FF_X47_Y37_N1
\vo|vga_hs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_hs~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_hs~q\);

-- Location: LCCOMB_X47_Y35_N6
\vc|y[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|y[0]~10_combout\ = \vc|y\(0) $ (VCC)
-- \vc|y[0]~11\ = CARRY(\vc|y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|y\(0),
	datad => VCC,
	combout => \vc|y[0]~10_combout\,
	cout => \vc|y[0]~11\);

-- Location: LCCOMB_X47_Y35_N0
\vc|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|LessThan1~0_combout\ = (\vc|y\(3) & ((\vc|y\(2)) # ((\vc|y\(1)) # (\vc|y\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|y\(3),
	datab => \vc|y\(2),
	datac => \vc|y\(1),
	datad => \vc|y\(0),
	combout => \vc|LessThan1~0_combout\);

-- Location: LCCOMB_X47_Y35_N12
\vc|y[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|y[3]~16_combout\ = (\vc|y\(3) & (!\vc|y[2]~15\)) # (!\vc|y\(3) & ((\vc|y[2]~15\) # (GND)))
-- \vc|y[3]~17\ = CARRY((!\vc|y[2]~15\) # (!\vc|y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|y\(3),
	datad => VCC,
	cin => \vc|y[2]~15\,
	combout => \vc|y[3]~16_combout\,
	cout => \vc|y[3]~17\);

-- Location: LCCOMB_X47_Y35_N14
\vc|y[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|y[4]~18_combout\ = (\vc|y\(4) & (\vc|y[3]~17\ $ (GND))) # (!\vc|y\(4) & (!\vc|y[3]~17\ & VCC))
-- \vc|y[4]~19\ = CARRY((\vc|y\(4) & !\vc|y[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|y\(4),
	datad => VCC,
	cin => \vc|y[3]~17\,
	combout => \vc|y[4]~18_combout\,
	cout => \vc|y[4]~19\);

-- Location: FF_X47_Y35_N15
\vc|y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|y[4]~18_combout\,
	sclr => \vc|LessThan1~2_combout\,
	ena => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|y\(4));

-- Location: LCCOMB_X47_Y35_N16
\vc|y[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|y[5]~20_combout\ = (\vc|y\(5) & (!\vc|y[4]~19\)) # (!\vc|y\(5) & ((\vc|y[4]~19\) # (GND)))
-- \vc|y[5]~21\ = CARRY((!\vc|y[4]~19\) # (!\vc|y\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|y\(5),
	datad => VCC,
	cin => \vc|y[4]~19\,
	combout => \vc|y[5]~20_combout\,
	cout => \vc|y[5]~21\);

-- Location: FF_X47_Y35_N17
\vc|y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|y[5]~20_combout\,
	sclr => \vc|LessThan1~2_combout\,
	ena => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|y\(5));

-- Location: LCCOMB_X47_Y35_N18
\vc|y[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|y[6]~22_combout\ = (\vc|y\(6) & (\vc|y[5]~21\ $ (GND))) # (!\vc|y\(6) & (!\vc|y[5]~21\ & VCC))
-- \vc|y[6]~23\ = CARRY((\vc|y\(6) & !\vc|y[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|y\(6),
	datad => VCC,
	cin => \vc|y[5]~21\,
	combout => \vc|y[6]~22_combout\,
	cout => \vc|y[6]~23\);

-- Location: FF_X47_Y35_N19
\vc|y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|y[6]~22_combout\,
	sclr => \vc|LessThan1~2_combout\,
	ena => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|y\(6));

-- Location: LCCOMB_X47_Y35_N26
\vc|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|LessThan1~1_combout\ = (\vc|y\(6)) # ((\vc|y\(5)) # ((\vc|LessThan1~0_combout\ & \vc|y\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|LessThan1~0_combout\,
	datab => \vc|y\(6),
	datac => \vc|y\(4),
	datad => \vc|y\(5),
	combout => \vc|LessThan1~1_combout\);

-- Location: LCCOMB_X47_Y35_N20
\vc|y[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|y[7]~24_combout\ = (\vc|y\(7) & (!\vc|y[6]~23\)) # (!\vc|y\(7) & ((\vc|y[6]~23\) # (GND)))
-- \vc|y[7]~25\ = CARRY((!\vc|y[6]~23\) # (!\vc|y\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|y\(7),
	datad => VCC,
	cin => \vc|y[6]~23\,
	combout => \vc|y[7]~24_combout\,
	cout => \vc|y[7]~25\);

-- Location: FF_X47_Y35_N21
\vc|y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|y[7]~24_combout\,
	sclr => \vc|LessThan1~2_combout\,
	ena => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|y\(7));

-- Location: LCCOMB_X47_Y35_N22
\vc|y[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|y[8]~26_combout\ = (\vc|y\(8) & (\vc|y[7]~25\ $ (GND))) # (!\vc|y\(8) & (!\vc|y[7]~25\ & VCC))
-- \vc|y[8]~27\ = CARRY((\vc|y\(8) & !\vc|y[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|y\(8),
	datad => VCC,
	cin => \vc|y[7]~25\,
	combout => \vc|y[8]~26_combout\,
	cout => \vc|y[8]~27\);

-- Location: FF_X47_Y35_N23
\vc|y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|y[8]~26_combout\,
	sclr => \vc|LessThan1~2_combout\,
	ena => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|y\(8));

-- Location: LCCOMB_X47_Y35_N24
\vc|y[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|y[9]~28_combout\ = \vc|y[8]~27\ $ (\vc|y\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \vc|y\(9),
	cin => \vc|y[8]~27\,
	combout => \vc|y[9]~28_combout\);

-- Location: FF_X47_Y35_N25
\vc|y[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|y[9]~28_combout\,
	sclr => \vc|LessThan1~2_combout\,
	ena => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|y\(9));

-- Location: LCCOMB_X47_Y37_N6
\vc|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|LessThan1~2_combout\ = (\vc|y\(9) & ((\vc|y\(8)) # ((\vc|LessThan1~1_combout\ & \vc|y\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|LessThan1~1_combout\,
	datab => \vc|y\(9),
	datac => \vc|y\(8),
	datad => \vc|y\(7),
	combout => \vc|LessThan1~2_combout\);

-- Location: FF_X47_Y35_N7
\vc|y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|y[0]~10_combout\,
	sclr => \vc|LessThan1~2_combout\,
	ena => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|y\(0));

-- Location: LCCOMB_X47_Y35_N8
\vc|y[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|y[1]~12_combout\ = (\vc|y\(1) & (!\vc|y[0]~11\)) # (!\vc|y\(1) & ((\vc|y[0]~11\) # (GND)))
-- \vc|y[1]~13\ = CARRY((!\vc|y[0]~11\) # (!\vc|y\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|y\(1),
	datad => VCC,
	cin => \vc|y[0]~11\,
	combout => \vc|y[1]~12_combout\,
	cout => \vc|y[1]~13\);

-- Location: FF_X47_Y35_N9
\vc|y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|y[1]~12_combout\,
	sclr => \vc|LessThan1~2_combout\,
	ena => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|y\(1));

-- Location: LCCOMB_X47_Y35_N10
\vc|y[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|y[2]~14_combout\ = (\vc|y\(2) & (\vc|y[1]~13\ $ (GND))) # (!\vc|y\(2) & (!\vc|y[1]~13\ & VCC))
-- \vc|y[2]~15\ = CARRY((\vc|y\(2) & !\vc|y[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|y\(2),
	datad => VCC,
	cin => \vc|y[1]~13\,
	combout => \vc|y[2]~14_combout\,
	cout => \vc|y[2]~15\);

-- Location: FF_X47_Y35_N11
\vc|y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|y[2]~14_combout\,
	sclr => \vc|LessThan1~2_combout\,
	ena => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|y\(2));

-- Location: FF_X47_Y35_N13
\vc|y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|y[3]~16_combout\,
	sclr => \vc|LessThan1~2_combout\,
	ena => \vc|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|y\(3));

-- Location: LCCOMB_X47_Y35_N4
\vc|process_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|process_1~3_combout\ = (\vc|y\(3) & (!\vc|y\(7) & \vc|y\(5))) # (!\vc|y\(3) & (\vc|y\(7) & !\vc|y\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|y\(3),
	datab => \vc|y\(7),
	datad => \vc|y\(5),
	combout => \vc|process_1~3_combout\);

-- Location: LCCOMB_X47_Y35_N30
\vc|process_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|process_1~4_combout\ = (\vc|y\(3) & (\vc|y\(4) & ((\vc|y\(1)) # (\vc|y\(0))))) # (!\vc|y\(3) & ((\vc|y\(4)) # ((\vc|y\(1) & \vc|y\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|y\(3),
	datab => \vc|y\(4),
	datac => \vc|y\(1),
	datad => \vc|y\(0),
	combout => \vc|process_1~4_combout\);

-- Location: LCCOMB_X47_Y35_N28
\vc|process_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|process_1~5_combout\ = (\vc|process_1~4_combout\ & (((!\vc|y\(5)) # (!\vc|y\(2))) # (!\vc|y\(6)))) # (!\vc|process_1~4_combout\ & ((\vc|y\(6)) # ((\vc|y\(2)) # (\vc|y\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|process_1~4_combout\,
	datab => \vc|y\(6),
	datac => \vc|y\(2),
	datad => \vc|y\(5),
	combout => \vc|process_1~5_combout\);

-- Location: LCCOMB_X47_Y37_N18
\vc|process_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|process_1~6_combout\ = (\vc|process_1~3_combout\ & (!\vc|y\(8) & (!\vc|process_1~5_combout\ & \vc|y\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|process_1~3_combout\,
	datab => \vc|y\(8),
	datac => \vc|process_1~5_combout\,
	datad => \vc|y\(9),
	combout => \vc|process_1~6_combout\);

-- Location: FF_X47_Y37_N19
\vc|vga_data_0.v_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|process_1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.v_sync~q\);

-- Location: LCCOMB_X47_Y37_N2
\vo|vga_vs~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_vs~feeder_combout\ = \vc|vga_data_0.v_sync~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vc|vga_data_0.v_sync~q\,
	combout => \vo|vga_vs~feeder_combout\);

-- Location: FF_X47_Y37_N3
\vo|vga_vs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_vs~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_vs~q\);

-- Location: LCCOMB_X47_Y35_N2
\vc|LessThan7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|LessThan7~0_combout\ = ((!\vc|y\(5) & ((!\vc|y\(4)) # (!\vc|y\(3))))) # (!\vc|y\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|y\(3),
	datab => \vc|y\(6),
	datac => \vc|y\(4),
	datad => \vc|y\(5),
	combout => \vc|LessThan7~0_combout\);

-- Location: LCCOMB_X47_Y37_N12
\vc|LessThan7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|LessThan7~1_combout\ = ((\vc|LessThan7~0_combout\ & (!\vc|y\(8) & !\vc|y\(7)))) # (!\vc|y\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|LessThan7~0_combout\,
	datab => \vc|y\(9),
	datac => \vc|y\(8),
	datad => \vc|y\(7),
	combout => \vc|LessThan7~1_combout\);

-- Location: LCCOMB_X52_Y37_N8
\vc|process_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|process_1~7_combout\ = (\vc|x\(9) & \vc|x\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|x\(9),
	datad => \vc|x\(8),
	combout => \vc|process_1~7_combout\);

-- Location: LCCOMB_X50_Y37_N8
\vc|process_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \vc|process_1~8_combout\ = (\vc|LessThan7~1_combout\ & (!\vc|x\(10) & ((\vc|LessThan0~0_combout\) # (!\vc|process_1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|LessThan7~1_combout\,
	datab => \vc|x\(10),
	datac => \vc|LessThan0~0_combout\,
	datad => \vc|process_1~7_combout\,
	combout => \vc|process_1~8_combout\);

-- Location: FF_X50_Y37_N9
\vc|vga_data_0.blank_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vc|process_1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.blank_n~q\);

-- Location: LCCOMB_X47_Y37_N24
\vo|vga_blank_n~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_blank_n~feeder_combout\ = \vc|vga_data_0.blank_n~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vc|vga_data_0.blank_n~q\,
	combout => \vo|vga_blank_n~feeder_combout\);

-- Location: FF_X47_Y37_N25
\vo|vga_blank_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_blank_n~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_blank_n~q\);

-- Location: FF_X66_Y37_N3
\vc|vga_data_0.x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|x\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.x\(2));

-- Location: FF_X66_Y36_N25
\vc|vga_data_0.x[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|x\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.x\(10));

-- Location: FF_X66_Y36_N23
\vc|vga_data_0.x[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|x\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.x\(9));

-- Location: FF_X66_Y36_N21
\vc|vga_data_0.x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|x\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.x\(8));

-- Location: FF_X66_Y36_N19
\vc|vga_data_0.x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|x\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.x\(7));

-- Location: FF_X66_Y36_N17
\vc|vga_data_0.x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|x\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.x\(6));

-- Location: FF_X66_Y36_N15
\vc|vga_data_0.x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|x\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.x\(5));

-- Location: FF_X66_Y37_N7
\vc|vga_data_0.x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|x\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.x\(4));

-- Location: LCCOMB_X61_Y30_N16
\Add51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add51~2_combout\ = \vc|vga_data_0.x\(4) $ (VCC)
-- \Add51~3\ = CARRY(\vc|vga_data_0.x\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	combout => \Add51~2_combout\,
	cout => \Add51~3\);

-- Location: LCCOMB_X61_Y30_N18
\Add51~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add51~4_combout\ = (\vc|vga_data_0.x\(5) & (!\Add51~3\)) # (!\vc|vga_data_0.x\(5) & ((\Add51~3\) # (GND)))
-- \Add51~5\ = CARRY((!\Add51~3\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add51~3\,
	combout => \Add51~4_combout\,
	cout => \Add51~5\);

-- Location: LCCOMB_X61_Y30_N20
\Add51~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add51~7_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add51~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add51~5\,
	cout => \Add51~7_cout\);

-- Location: LCCOMB_X61_Y30_N22
\Add51~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add51~9_cout\ = CARRY((!\Add51~7_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add51~7_cout\,
	cout => \Add51~9_cout\);

-- Location: LCCOMB_X61_Y30_N24
\Add51~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add51~11_cout\ = CARRY((\vc|vga_data_0.x\(8) & !\Add51~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add51~9_cout\,
	cout => \Add51~11_cout\);

-- Location: LCCOMB_X61_Y30_N26
\Add51~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add51~13_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add51~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add51~11_cout\,
	cout => \Add51~13_cout\);

-- Location: LCCOMB_X61_Y30_N28
\Add51~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add51~15_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add51~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add51~13_cout\,
	cout => \Add51~15_cout\);

-- Location: LCCOMB_X61_Y30_N30
\Add51~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add51~16_combout\ = !\Add51~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add51~15_cout\,
	combout => \Add51~16_combout\);

-- Location: FF_X47_Y30_N7
\vc|vga_data_0.y[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|y\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.y\(8));

-- Location: FF_X47_Y34_N9
\vc|vga_data_0.y[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|y\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.y\(9));

-- Location: LCCOMB_X53_Y33_N12
\sequential~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~59_combout\ = (!\vc|vga_data_0.x\(10) & (!\vc|vga_data_0.y\(8) & !\vc|vga_data_0.y\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datac => \vc|vga_data_0.y\(8),
	datad => \vc|vga_data_0.y\(9),
	combout => \sequential~59_combout\);

-- Location: FF_X47_Y30_N5
\vc|vga_data_0.y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|y\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.y\(1));

-- Location: FF_X46_Y32_N5
\vc|vga_data_0.y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|y\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.y\(2));

-- Location: FF_X47_Y30_N19
\vc|vga_data_0.y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|y\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.y\(4));

-- Location: FF_X47_Y30_N17
\vc|vga_data_0.y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|y\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.y\(3));

-- Location: LCCOMB_X52_Y33_N4
\LessThan65~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan65~1_combout\ = (\vc|vga_data_0.y\(1) & (\vc|vga_data_0.y\(2) & (\vc|vga_data_0.y\(4) & \vc|vga_data_0.y\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(1),
	datab => \vc|vga_data_0.y\(2),
	datac => \vc|vga_data_0.y\(4),
	datad => \vc|vga_data_0.y\(3),
	combout => \LessThan65~1_combout\);

-- Location: FF_X47_Y34_N15
\vc|vga_data_0.y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|y\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.y\(7));

-- Location: FF_X47_Y30_N9
\vc|vga_data_0.y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|y\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.y\(6));

-- Location: FF_X47_Y34_N21
\vc|vga_data_0.y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|y\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.y\(5));

-- Location: LCCOMB_X53_Y33_N0
\sequential~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~40_combout\ = (!\vc|vga_data_0.y\(6) & !\vc|vga_data_0.y\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.y\(6),
	datad => \vc|vga_data_0.y\(5),
	combout => \sequential~40_combout\);

-- Location: LCCOMB_X53_Y33_N18
\s_timer_digit_row[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_row[0]~4_combout\ = (\sequential~59_combout\ & (((!\LessThan65~1_combout\ & \sequential~40_combout\)) # (!\vc|vga_data_0.y\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~59_combout\,
	datab => \LessThan65~1_combout\,
	datac => \vc|vga_data_0.y\(7),
	datad => \sequential~40_combout\,
	combout => \s_timer_digit_row[0]~4_combout\);

-- Location: LCCOMB_X53_Y30_N0
\LessThan95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan95~0_combout\ = (!\vc|vga_data_0.y\(9) & !\vc|vga_data_0.y\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(9),
	datad => \vc|vga_data_0.y\(8),
	combout => \LessThan95~0_combout\);

-- Location: FF_X46_Y32_N1
\vc|vga_data_0.y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|y\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.y\(0));

-- Location: LCCOMB_X49_Y31_N12
\LessThan44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan44~1_combout\ = (!\vc|vga_data_0.y\(0) & !\vc|vga_data_0.y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.y\(0),
	datad => \vc|vga_data_0.y\(1),
	combout => \LessThan44~1_combout\);

-- Location: LCCOMB_X50_Y33_N28
\LessThan102~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan102~2_combout\ = (\vc|vga_data_0.y\(2) & (\vc|vga_data_0.y\(4) & \vc|vga_data_0.y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(2),
	datab => \vc|vga_data_0.y\(4),
	datad => \vc|vga_data_0.y\(3),
	combout => \LessThan102~2_combout\);

-- Location: LCCOMB_X50_Y33_N2
\LessThan64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan64~0_combout\ = ((!\vc|vga_data_0.y\(5) & ((\LessThan44~1_combout\) # (!\LessThan102~2_combout\)))) # (!\vc|vga_data_0.y\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan44~1_combout\,
	datab => \vc|vga_data_0.y\(5),
	datac => \vc|vga_data_0.y\(6),
	datad => \LessThan102~2_combout\,
	combout => \LessThan64~0_combout\);

-- Location: LCCOMB_X53_Y30_N30
\s_timer_digit_row[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_row[0]~5_combout\ = (\s_timer_digit_row[0]~4_combout\ & (((\vc|vga_data_0.y\(7)) # (!\LessThan64~0_combout\)) # (!\LessThan95~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_timer_digit_row[0]~4_combout\,
	datab => \LessThan95~0_combout\,
	datac => \LessThan64~0_combout\,
	datad => \vc|vga_data_0.y\(7),
	combout => \s_timer_digit_row[0]~5_combout\);

-- Location: LCCOMB_X61_Y30_N0
\Add55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add55~0_combout\ = \vc|vga_data_0.x\(4) $ (VCC)
-- \Add55~1\ = CARRY(\vc|vga_data_0.x\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	combout => \Add55~0_combout\,
	cout => \Add55~1\);

-- Location: LCCOMB_X61_Y30_N2
\Add55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add55~2_combout\ = (\vc|vga_data_0.x\(5) & (!\Add55~1\)) # (!\vc|vga_data_0.x\(5) & ((\Add55~1\) # (GND)))
-- \Add55~3\ = CARRY((!\Add55~1\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add55~1\,
	combout => \Add55~2_combout\,
	cout => \Add55~3\);

-- Location: LCCOMB_X61_Y30_N4
\Add55~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add55~5_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add55~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add55~3\,
	cout => \Add55~5_cout\);

-- Location: LCCOMB_X61_Y30_N6
\Add55~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add55~7_cout\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add55~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add55~5_cout\,
	cout => \Add55~7_cout\);

-- Location: LCCOMB_X61_Y30_N8
\Add55~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add55~9_cout\ = CARRY((\vc|vga_data_0.x\(8) & !\Add55~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add55~7_cout\,
	cout => \Add55~9_cout\);

-- Location: LCCOMB_X61_Y30_N10
\Add55~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add55~11_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add55~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add55~9_cout\,
	cout => \Add55~11_cout\);

-- Location: LCCOMB_X61_Y30_N12
\Add55~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add55~13_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add55~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add55~11_cout\,
	cout => \Add55~13_cout\);

-- Location: LCCOMB_X61_Y30_N14
\Add55~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add55~14_combout\ = !\Add55~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add55~13_cout\,
	combout => \Add55~14_combout\);

-- Location: LCCOMB_X62_Y31_N16
\Add53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add53~0_combout\ = \vc|vga_data_0.x\(4) $ (VCC)
-- \Add53~1\ = CARRY(\vc|vga_data_0.x\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	combout => \Add53~0_combout\,
	cout => \Add53~1\);

-- Location: LCCOMB_X62_Y31_N18
\Add53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add53~2_combout\ = (\vc|vga_data_0.x\(5) & (!\Add53~1\)) # (!\vc|vga_data_0.x\(5) & ((\Add53~1\) # (GND)))
-- \Add53~3\ = CARRY((!\Add53~1\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add53~1\,
	combout => \Add53~2_combout\,
	cout => \Add53~3\);

-- Location: LCCOMB_X62_Y31_N20
\Add53~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add53~5_cout\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add53~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add53~3\,
	cout => \Add53~5_cout\);

-- Location: LCCOMB_X62_Y31_N22
\Add53~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add53~7_cout\ = CARRY((!\Add53~5_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add53~5_cout\,
	cout => \Add53~7_cout\);

-- Location: LCCOMB_X62_Y31_N24
\Add53~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add53~9_cout\ = CARRY((\vc|vga_data_0.x\(8) & !\Add53~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add53~7_cout\,
	cout => \Add53~9_cout\);

-- Location: LCCOMB_X62_Y31_N26
\Add53~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add53~11_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add53~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add53~9_cout\,
	cout => \Add53~11_cout\);

-- Location: LCCOMB_X62_Y31_N28
\Add53~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add53~13_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add53~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add53~11_cout\,
	cout => \Add53~13_cout\);

-- Location: LCCOMB_X62_Y31_N30
\Add53~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add53~14_combout\ = !\Add53~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add53~13_cout\,
	combout => \Add53~14_combout\);

-- Location: FF_X67_Y36_N25
\vc|vga_data_0.x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|x\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.x\(1));

-- Location: FF_X66_Y37_N1
\vc|vga_data_0.x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|x\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.x\(0));

-- Location: LCCOMB_X56_Y37_N0
\LessThan24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan24~4_combout\ = (\vc|vga_data_0.x\(1)) # (\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.x\(1),
	datad => \vc|vga_data_0.x\(0),
	combout => \LessThan24~4_combout\);

-- Location: FF_X66_Y36_N13
\vc|vga_data_0.x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vc|x\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vc|vga_data_0.x\(3));

-- Location: LCCOMB_X58_Y31_N20
\LessThan14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan14~1_combout\ = (!\vc|vga_data_0.x\(2) & !\vc|vga_data_0.x\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(2),
	datad => \vc|vga_data_0.x\(3),
	combout => \LessThan14~1_combout\);

-- Location: LCCOMB_X58_Y31_N28
\LessThan59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan59~0_combout\ = (\vc|vga_data_0.x\(4) & (\vc|vga_data_0.x\(5) & ((\LessThan24~4_combout\) # (!\LessThan14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan24~4_combout\,
	datab => \LessThan14~1_combout\,
	datac => \vc|vga_data_0.x\(4),
	datad => \vc|vga_data_0.x\(5),
	combout => \LessThan59~0_combout\);

-- Location: LCCOMB_X56_Y32_N0
\sequential~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~44_combout\ = (\vc|vga_data_0.x\(4) & \vc|vga_data_0.x\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => \vc|vga_data_0.x\(5),
	combout => \sequential~44_combout\);

-- Location: LCCOMB_X59_Y30_N2
\sequential~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~85_combout\ = (!\vc|vga_data_0.x\(7) & (\vc|vga_data_0.x\(8) & ((\sequential~44_combout\) # (\vc|vga_data_0.x\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \sequential~44_combout\,
	datac => \vc|vga_data_0.x\(8),
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~85_combout\);

-- Location: LCCOMB_X59_Y30_N12
\sequential~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~86_combout\ = (\sequential~85_combout\ & ((!\vc|vga_data_0.x\(6)) # (!\LessThan59~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan59~0_combout\,
	datac => \sequential~85_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~86_combout\);

-- Location: LCCOMB_X59_Y30_N20
\sequential~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~79_combout\ = (\s_timer_digit_row[0]~5_combout\ & !\vc|vga_data_0.x\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_timer_digit_row[0]~5_combout\,
	datad => \vc|vga_data_0.x\(9),
	combout => \sequential~79_combout\);

-- Location: LCCOMB_X60_Y34_N28
\sequential~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~80_combout\ = (\vc|vga_data_0.x\(7) & ((\vc|vga_data_0.x\(6)) # ((\vc|vga_data_0.x\(4) & \vc|vga_data_0.x\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \vc|vga_data_0.x\(4),
	datac => \vc|vga_data_0.x\(5),
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~80_combout\);

-- Location: LCCOMB_X59_Y30_N6
\LessThan57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan57~0_combout\ = (\vc|vga_data_0.x\(7) & (\LessThan59~0_combout\ & \vc|vga_data_0.x\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \LessThan59~0_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \LessThan57~0_combout\);

-- Location: LCCOMB_X59_Y30_N4
\sequential~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~81_combout\ = (\vc|vga_data_0.x\(8) & (\sequential~79_combout\ & (\sequential~80_combout\ & !\LessThan57~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datab => \sequential~79_combout\,
	datac => \sequential~80_combout\,
	datad => \LessThan57~0_combout\,
	combout => \sequential~81_combout\);

-- Location: LCCOMB_X59_Y30_N30
\sequential~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~83_combout\ = (!\LessThan59~0_combout\ & !\vc|vga_data_0.x\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan59~0_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~83_combout\);

-- Location: LCCOMB_X54_Y31_N10
\sequential~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~82_combout\ = (\vc|vga_data_0.x\(5) & (\vc|vga_data_0.x\(4) & \vc|vga_data_0.x\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datac => \vc|vga_data_0.x\(4),
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~82_combout\);

-- Location: LCCOMB_X59_Y30_N16
\sequential~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~84_combout\ = ((\vc|vga_data_0.x\(7) & (!\sequential~83_combout\)) # (!\vc|vga_data_0.x\(7) & ((!\sequential~82_combout\)))) # (!\vc|vga_data_0.x\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~83_combout\,
	datab => \sequential~82_combout\,
	datac => \vc|vga_data_0.x\(8),
	datad => \vc|vga_data_0.x\(7),
	combout => \sequential~84_combout\);

-- Location: LCCOMB_X60_Y30_N6
\sequential~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~186_combout\ = (!\sequential~84_combout\ & (!\vc|vga_data_0.x\(9) & \s_timer_digit_row[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~84_combout\,
	datab => \vc|vga_data_0.x\(9),
	datad => \s_timer_digit_row[0]~5_combout\,
	combout => \sequential~186_combout\);

-- Location: LCCOMB_X59_Y30_N10
\Add52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add52~2_combout\ = (\sequential~81_combout\) # ((\sequential~86_combout\ & (\sequential~79_combout\ & !\sequential~186_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~86_combout\,
	datab => \sequential~79_combout\,
	datac => \sequential~81_combout\,
	datad => \sequential~186_combout\,
	combout => \Add52~2_combout\);

-- Location: LCCOMB_X61_Y31_N0
\Add61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add61~0_combout\ = \vc|vga_data_0.x\(4) $ (VCC)
-- \Add61~1\ = CARRY(\vc|vga_data_0.x\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	combout => \Add61~0_combout\,
	cout => \Add61~1\);

-- Location: LCCOMB_X61_Y31_N2
\Add61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add61~2_combout\ = (\vc|vga_data_0.x\(5) & (!\Add61~1\)) # (!\vc|vga_data_0.x\(5) & ((\Add61~1\) # (GND)))
-- \Add61~3\ = CARRY((!\Add61~1\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add61~1\,
	combout => \Add61~2_combout\,
	cout => \Add61~3\);

-- Location: LCCOMB_X61_Y31_N4
\Add61~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add61~5_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add61~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add61~3\,
	cout => \Add61~5_cout\);

-- Location: LCCOMB_X61_Y31_N6
\Add61~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add61~7_cout\ = CARRY((!\Add61~5_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add61~5_cout\,
	cout => \Add61~7_cout\);

-- Location: LCCOMB_X61_Y31_N8
\Add61~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add61~9_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add61~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add61~7_cout\,
	cout => \Add61~9_cout\);

-- Location: LCCOMB_X61_Y31_N10
\Add61~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add61~11_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add61~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add61~9_cout\,
	cout => \Add61~11_cout\);

-- Location: LCCOMB_X61_Y31_N12
\Add61~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add61~13_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add61~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add61~11_cout\,
	cout => \Add61~13_cout\);

-- Location: LCCOMB_X61_Y31_N14
\Add61~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add61~14_combout\ = !\Add61~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add61~13_cout\,
	combout => \Add61~14_combout\);

-- Location: LCCOMB_X61_Y31_N16
\Add57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add57~0_combout\ = \vc|vga_data_0.x\(4) $ (VCC)
-- \Add57~1\ = CARRY(\vc|vga_data_0.x\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	combout => \Add57~0_combout\,
	cout => \Add57~1\);

-- Location: LCCOMB_X61_Y31_N18
\Add57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add57~2_combout\ = (\vc|vga_data_0.x\(5) & (!\Add57~1\)) # (!\vc|vga_data_0.x\(5) & ((\Add57~1\) # (GND)))
-- \Add57~3\ = CARRY((!\Add57~1\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add57~1\,
	combout => \Add57~2_combout\,
	cout => \Add57~3\);

-- Location: LCCOMB_X61_Y31_N20
\Add57~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add57~5_cout\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add57~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add57~3\,
	cout => \Add57~5_cout\);

-- Location: LCCOMB_X61_Y31_N22
\Add57~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add57~7_cout\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add57~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add57~5_cout\,
	cout => \Add57~7_cout\);

-- Location: LCCOMB_X61_Y31_N24
\Add57~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add57~9_cout\ = CARRY((\vc|vga_data_0.x\(8) & !\Add57~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add57~7_cout\,
	cout => \Add57~9_cout\);

-- Location: LCCOMB_X61_Y31_N26
\Add57~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add57~11_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add57~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add57~9_cout\,
	cout => \Add57~11_cout\);

-- Location: LCCOMB_X61_Y31_N28
\Add57~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add57~13_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add57~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add57~11_cout\,
	cout => \Add57~13_cout\);

-- Location: LCCOMB_X61_Y31_N30
\Add57~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add57~14_combout\ = !\Add57~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add57~13_cout\,
	combout => \Add57~14_combout\);

-- Location: LCCOMB_X60_Y30_N0
\Add52~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add52~9_combout\ = (!\sequential~81_combout\ & ((\sequential~84_combout\) # ((\vc|vga_data_0.x\(9)) # (!\s_timer_digit_row[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~84_combout\,
	datab => \sequential~81_combout\,
	datac => \s_timer_digit_row[0]~5_combout\,
	datad => \vc|vga_data_0.x\(9),
	combout => \Add52~9_combout\);

-- Location: LCCOMB_X60_Y31_N4
\Add52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add52~3_combout\ = (\Add52~2_combout\ & (((\Add57~14_combout\) # (!\Add52~9_combout\)))) # (!\Add52~2_combout\ & (\Add61~14_combout\ & ((\Add52~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add52~2_combout\,
	datab => \Add61~14_combout\,
	datac => \Add57~14_combout\,
	datad => \Add52~9_combout\,
	combout => \Add52~3_combout\);

-- Location: LCCOMB_X60_Y31_N6
\Add52~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add52~4_combout\ = (\Add52~3_combout\ & (((\Add53~14_combout\) # (\Add52~9_combout\)))) # (!\Add52~3_combout\ & (\Add55~14_combout\ & ((!\Add52~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add55~14_combout\,
	datab => \Add53~14_combout\,
	datac => \Add52~3_combout\,
	datad => \Add52~9_combout\,
	combout => \Add52~4_combout\);

-- Location: LCCOMB_X55_Y37_N6
\sequential~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~62_combout\ = (\vc|vga_data_0.x\(5) & (\vc|vga_data_0.x\(7) & (\vc|vga_data_0.x\(6) & \vc|vga_data_0.x\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datab => \vc|vga_data_0.x\(7),
	datac => \vc|vga_data_0.x\(6),
	datad => \vc|vga_data_0.x\(4),
	combout => \sequential~62_combout\);

-- Location: LCCOMB_X56_Y30_N26
\sequential~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~33_combout\ = (!\vc|vga_data_0.x\(8) & !\vc|vga_data_0.x\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => \vc|vga_data_0.x\(7),
	combout => \sequential~33_combout\);

-- Location: LCCOMB_X59_Y30_N18
\LessThan55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan55~0_combout\ = (\vc|vga_data_0.x\(9) & ((\vc|vga_data_0.x\(6)) # ((\LessThan59~0_combout\) # (!\sequential~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datab => \LessThan59~0_combout\,
	datac => \sequential~33_combout\,
	datad => \vc|vga_data_0.x\(9),
	combout => \LessThan55~0_combout\);

-- Location: LCCOMB_X59_Y30_N24
\sequential~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~87_combout\ = (\LessThan55~0_combout\) # ((!\vc|vga_data_0.x\(9) & ((!\sequential~62_combout\) # (!\vc|vga_data_0.x\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datab => \vc|vga_data_0.x\(9),
	datac => \sequential~62_combout\,
	datad => \LessThan55~0_combout\,
	combout => \sequential~87_combout\);

-- Location: LCCOMB_X60_Y30_N28
\Add51~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add51~18_combout\ = (\s_timer_digit_row[0]~5_combout\ & ((\sequential~87_combout\ & ((\Add52~4_combout\))) # (!\sequential~87_combout\ & (\Add51~16_combout\)))) # (!\s_timer_digit_row[0]~5_combout\ & (((\Add52~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add51~16_combout\,
	datab => \s_timer_digit_row[0]~5_combout\,
	datac => \Add52~4_combout\,
	datad => \sequential~87_combout\,
	combout => \Add51~18_combout\);

-- Location: LCCOMB_X52_Y30_N12
\s_timer_digit_column[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_column[0]~7_cout\ = CARRY((\Add51~18_combout\ & \LessThan24~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add51~18_combout\,
	datab => \LessThan24~4_combout\,
	datad => VCC,
	cout => \s_timer_digit_column[0]~7_cout\);

-- Location: LCCOMB_X52_Y30_N14
\s_timer_digit_column[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_column[0]~8_combout\ = (\vc|vga_data_0.x\(2) & (!\s_timer_digit_column[0]~7_cout\)) # (!\vc|vga_data_0.x\(2) & ((\s_timer_digit_column[0]~7_cout\) # (GND)))
-- \s_timer_digit_column[0]~9\ = CARRY((!\s_timer_digit_column[0]~7_cout\) # (!\vc|vga_data_0.x\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \s_timer_digit_column[0]~7_cout\,
	combout => \s_timer_digit_column[0]~8_combout\,
	cout => \s_timer_digit_column[0]~9\);

-- Location: LCCOMB_X53_Y30_N28
\LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~2_combout\ = (!\vc|vga_data_0.y\(7) & !\vc|vga_data_0.y\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(7),
	datad => \vc|vga_data_0.y\(8),
	combout => \LessThan3~2_combout\);

-- Location: LCCOMB_X59_Y30_N26
\sequential~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~133_combout\ = (\sequential~80_combout\ & \vc|vga_data_0.x\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sequential~80_combout\,
	datad => \vc|vga_data_0.x\(8),
	combout => \sequential~133_combout\);

-- Location: LCCOMB_X59_Y30_N8
\sequential~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~134_combout\ = (\sequential~133_combout\ & (((!\vc|vga_data_0.x\(6)) # (!\LessThan59~0_combout\)) # (!\vc|vga_data_0.x\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \LessThan59~0_combout\,
	datac => \sequential~133_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~134_combout\);

-- Location: LCCOMB_X59_Y30_N14
\sequential~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~135_combout\ = (\vc|vga_data_0.x\(8) & (((\vc|vga_data_0.x\(7))) # (!\sequential~83_combout\))) # (!\vc|vga_data_0.x\(8) & (((!\sequential~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~83_combout\,
	datab => \sequential~62_combout\,
	datac => \vc|vga_data_0.x\(8),
	datad => \vc|vga_data_0.x\(7),
	combout => \sequential~135_combout\);

-- Location: LCCOMB_X60_Y30_N10
\s_timer_digit_row~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_row~6_combout\ = (\sequential~134_combout\) # ((\sequential~86_combout\) # ((!\sequential~135_combout\) # (!\sequential~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~134_combout\,
	datab => \sequential~86_combout\,
	datac => \sequential~84_combout\,
	datad => \sequential~135_combout\,
	combout => \s_timer_digit_row~6_combout\);

-- Location: LCCOMB_X49_Y31_N22
\LessThan44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan44~0_combout\ = (!\vc|vga_data_0.y\(1) & (!\vc|vga_data_0.y\(2) & !\vc|vga_data_0.y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(1),
	datac => \vc|vga_data_0.y\(2),
	datad => \vc|vga_data_0.y\(3),
	combout => \LessThan44~0_combout\);

-- Location: LCCOMB_X49_Y31_N10
\LessThan23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan23~2_combout\ = (\vc|vga_data_0.y\(2)) # ((\vc|vga_data_0.y\(3)) # ((\vc|vga_data_0.y\(1) & \vc|vga_data_0.y\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(1),
	datab => \vc|vga_data_0.y\(2),
	datac => \vc|vga_data_0.y\(0),
	datad => \vc|vga_data_0.y\(3),
	combout => \LessThan23~2_combout\);

-- Location: LCCOMB_X53_Y31_N12
\sequential~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~194_combout\ = (\vc|vga_data_0.y\(5) & (((!\LessThan23~2_combout\) # (!\vc|vga_data_0.y\(4))))) # (!\vc|vga_data_0.y\(5) & (!\LessThan44~0_combout\ & (\vc|vga_data_0.y\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datab => \LessThan44~0_combout\,
	datac => \vc|vga_data_0.y\(4),
	datad => \LessThan23~2_combout\,
	combout => \sequential~194_combout\);

-- Location: LCCOMB_X53_Y31_N26
\sequential~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~195_combout\ = (\sequential~194_combout\ & (\LessThan95~0_combout\ & (!\vc|vga_data_0.y\(7) & \vc|vga_data_0.y\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~194_combout\,
	datab => \LessThan95~0_combout\,
	datac => \vc|vga_data_0.y\(7),
	datad => \vc|vga_data_0.y\(6),
	combout => \sequential~195_combout\);

-- Location: LCCOMB_X54_Y31_N2
\sequential~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~45_combout\ = (!\vc|vga_data_0.x\(9) & (!\vc|vga_data_0.x\(8) & !\vc|vga_data_0.x\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datac => \vc|vga_data_0.x\(8),
	datad => \vc|vga_data_0.x\(10),
	combout => \sequential~45_combout\);

-- Location: LCCOMB_X55_Y37_N4
\LessThan15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan15~0_combout\ = (!\vc|vga_data_0.x\(3) & (!\vc|vga_data_0.x\(2) & ((!\vc|vga_data_0.x\(1)) # (!\vc|vga_data_0.x\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \vc|vga_data_0.x\(1),
	datac => \vc|vga_data_0.x\(3),
	datad => \vc|vga_data_0.x\(2),
	combout => \LessThan15~0_combout\);

-- Location: LCCOMB_X56_Y37_N28
\LessThan35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan35~0_combout\ = ((\LessThan15~0_combout\) # (!\vc|vga_data_0.x\(5))) # (!\vc|vga_data_0.x\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datac => \LessThan15~0_combout\,
	datad => \vc|vga_data_0.x\(5),
	combout => \LessThan35~0_combout\);

-- Location: LCCOMB_X62_Y34_N2
\sequential~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~39_combout\ = (\vc|vga_data_0.x\(6) & !\vc|vga_data_0.x\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.x\(6),
	datad => \vc|vga_data_0.x\(7),
	combout => \sequential~39_combout\);

-- Location: LCCOMB_X54_Y31_N22
\sequential~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~111_combout\ = (!\vc|vga_data_0.x\(5) & (((!\vc|vga_data_0.x\(1) & \LessThan14~1_combout\)) # (!\vc|vga_data_0.x\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datab => \LessThan14~1_combout\,
	datac => \vc|vga_data_0.x\(5),
	datad => \vc|vga_data_0.x\(4),
	combout => \sequential~111_combout\);

-- Location: LCCOMB_X53_Y34_N20
\sequential~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~112_combout\ = (((\sequential~111_combout\) # (!\sequential~39_combout\)) # (!\LessThan35~0_combout\)) # (!\sequential~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~45_combout\,
	datab => \LessThan35~0_combout\,
	datac => \sequential~39_combout\,
	datad => \sequential~111_combout\,
	combout => \sequential~112_combout\);

-- Location: LCCOMB_X54_Y31_N30
\sequential~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~114_combout\ = (!\vc|vga_data_0.x\(7) & (((\LessThan14~1_combout\ & !\vc|vga_data_0.x\(1))) # (!\sequential~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~82_combout\,
	datab => \LessThan14~1_combout\,
	datac => \vc|vga_data_0.x\(7),
	datad => \vc|vga_data_0.x\(1),
	combout => \sequential~114_combout\);

-- Location: LCCOMB_X54_Y31_N8
\sequential~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~113_combout\ = (!\vc|vga_data_0.x\(6) & ((\vc|vga_data_0.x\(5)) # ((\vc|vga_data_0.x\(4) & !\LessThan15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datab => \vc|vga_data_0.x\(4),
	datac => \vc|vga_data_0.x\(5),
	datad => \LessThan15~0_combout\,
	combout => \sequential~113_combout\);

-- Location: LCCOMB_X57_Y30_N24
\LessThan31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan31~0_combout\ = (\vc|vga_data_0.x\(7) & \vc|vga_data_0.x\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.x\(7),
	datad => \vc|vga_data_0.x\(6),
	combout => \LessThan31~0_combout\);

-- Location: LCCOMB_X54_Y31_N0
\sequential~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~115_combout\ = (\sequential~114_combout\) # (((\sequential~113_combout\) # (\LessThan31~0_combout\)) # (!\sequential~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~114_combout\,
	datab => \sequential~45_combout\,
	datac => \sequential~113_combout\,
	datad => \LessThan31~0_combout\,
	combout => \sequential~115_combout\);

-- Location: LCCOMB_X54_Y34_N18
\Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = ((\sequential~112_combout\ & \sequential~115_combout\)) # (!\sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~195_combout\,
	datab => \sequential~112_combout\,
	datac => \sequential~115_combout\,
	combout => \Add1~16_combout\);

-- Location: LCCOMB_X55_Y32_N28
\LessThan49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan49~0_combout\ = (!\vc|vga_data_0.x\(4) & !\vc|vga_data_0.x\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datac => \vc|vga_data_0.x\(5),
	combout => \LessThan49~0_combout\);

-- Location: LCCOMB_X56_Y31_N4
\LessThan20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan20~0_combout\ = (\vc|vga_data_0.x\(5) & ((\vc|vga_data_0.x\(4)) # ((\vc|vga_data_0.x\(3)) # (\vc|vga_data_0.x\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(3),
	datac => \vc|vga_data_0.x\(2),
	datad => \vc|vga_data_0.x\(5),
	combout => \LessThan20~0_combout\);

-- Location: LCCOMB_X56_Y31_N28
\sequential~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~96_combout\ = (!\vc|vga_data_0.x\(8) & (!\vc|vga_data_0.x\(10) & \vc|vga_data_0.x\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datab => \vc|vga_data_0.x\(10),
	datad => \vc|vga_data_0.x\(9),
	combout => \sequential~96_combout\);

-- Location: LCCOMB_X56_Y31_N6
\Add37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add37~0_combout\ = (\vc|vga_data_0.x\(7) & (!\vc|vga_data_0.x\(6) & \sequential~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datac => \vc|vga_data_0.x\(6),
	datad => \sequential~96_combout\,
	combout => \Add37~0_combout\);

-- Location: LCCOMB_X56_Y31_N12
\sequential~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~118_combout\ = (\LessThan20~0_combout\) # (((\LessThan49~0_combout\ & \LessThan15~0_combout\)) # (!\Add37~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan49~0_combout\,
	datab => \LessThan15~0_combout\,
	datac => \LessThan20~0_combout\,
	datad => \Add37~0_combout\,
	combout => \sequential~118_combout\);

-- Location: LCCOMB_X57_Y33_N2
\sequential~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~92_combout\ = (!\vc|vga_data_0.x\(8) & (\vc|vga_data_0.x\(7) & (!\vc|vga_data_0.x\(10) & \vc|vga_data_0.x\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datab => \vc|vga_data_0.x\(7),
	datac => \vc|vga_data_0.x\(10),
	datad => \vc|vga_data_0.x\(9),
	combout => \sequential~92_combout\);

-- Location: LCCOMB_X57_Y33_N4
\LessThan14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan14~0_combout\ = (\vc|vga_data_0.x\(5)) # ((\vc|vga_data_0.x\(3)) # ((\vc|vga_data_0.x\(4)) # (\vc|vga_data_0.x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datab => \vc|vga_data_0.x\(3),
	datac => \vc|vga_data_0.x\(4),
	datad => \vc|vga_data_0.x\(2),
	combout => \LessThan14~0_combout\);

-- Location: LCCOMB_X57_Y33_N0
\sequential~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~119_combout\ = (!\vc|vga_data_0.x\(6) & (((\LessThan15~0_combout\ & !\vc|vga_data_0.x\(4))) # (!\vc|vga_data_0.x\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datab => \LessThan15~0_combout\,
	datac => \vc|vga_data_0.x\(4),
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~119_combout\);

-- Location: LCCOMB_X57_Y33_N6
\sequential~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~120_combout\ = ((\sequential~119_combout\) # ((\vc|vga_data_0.x\(6) & \LessThan14~0_combout\))) # (!\sequential~92_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datab => \sequential~92_combout\,
	datac => \LessThan14~0_combout\,
	datad => \sequential~119_combout\,
	combout => \sequential~120_combout\);

-- Location: LCCOMB_X56_Y31_N18
\s_char~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~23_combout\ = ((\sequential~118_combout\ & \sequential~120_combout\)) # (!\sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~118_combout\,
	datab => \sequential~195_combout\,
	datad => \sequential~120_combout\,
	combout => \s_char~23_combout\);

-- Location: LCCOMB_X53_Y34_N28
\LessThan37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan37~0_combout\ = (\vc|vga_data_0.x\(6) & ((\vc|vga_data_0.x\(5)) # ((\vc|vga_data_0.x\(4) & !\LessThan15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(5),
	datac => \vc|vga_data_0.x\(6),
	datad => \LessThan15~0_combout\,
	combout => \LessThan37~0_combout\);

-- Location: LCCOMB_X54_Y31_N12
\LessThan12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan12~0_combout\ = (!\vc|vga_data_0.x\(6) & (((!\vc|vga_data_0.x\(1) & \LessThan14~1_combout\)) # (!\sequential~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datab => \LessThan14~1_combout\,
	datac => \sequential~44_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \LessThan12~0_combout\);

-- Location: LCCOMB_X53_Y34_N6
\sequential~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~109_combout\ = (\vc|vga_data_0.x\(7)) # ((\LessThan37~0_combout\) # ((\LessThan12~0_combout\) # (!\sequential~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \LessThan37~0_combout\,
	datac => \LessThan12~0_combout\,
	datad => \sequential~45_combout\,
	combout => \sequential~109_combout\);

-- Location: LCCOMB_X54_Y34_N20
\sequential~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~110_combout\ = (\sequential~109_combout\) # (!\sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~195_combout\,
	datac => \sequential~109_combout\,
	combout => \sequential~110_combout\);

-- Location: LCCOMB_X53_Y33_N14
\sequential~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~36_combout\ = (!\vc|vga_data_0.x\(10) & !\vc|vga_data_0.y\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => \vc|vga_data_0.y\(9),
	combout => \sequential~36_combout\);

-- Location: LCCOMB_X52_Y31_N30
\LessThan101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan101~0_combout\ = (\vc|vga_data_0.y\(6) & (\vc|vga_data_0.y\(7) & \vc|vga_data_0.y\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(6),
	datac => \vc|vga_data_0.y\(7),
	datad => \vc|vga_data_0.y\(8),
	combout => \LessThan101~0_combout\);

-- Location: LCCOMB_X53_Y31_N14
\LessThan53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan53~0_combout\ = (\vc|vga_data_0.y\(5) & (\LessThan101~0_combout\ & ((\LessThan23~2_combout\) # (\vc|vga_data_0.y\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datab => \LessThan23~2_combout\,
	datac => \vc|vga_data_0.y\(4),
	datad => \LessThan101~0_combout\,
	combout => \LessThan53~0_combout\);

-- Location: LCCOMB_X53_Y33_N8
\LessThan45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan45~2_combout\ = (!\vc|vga_data_0.y\(4) & !\vc|vga_data_0.y\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.y\(4),
	datad => \vc|vga_data_0.y\(5),
	combout => \LessThan45~2_combout\);

-- Location: LCCOMB_X53_Y31_N16
\LessThan52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan52~0_combout\ = (!\vc|vga_data_0.y\(9) & (((\LessThan44~0_combout\ & \LessThan45~2_combout\)) # (!\LessThan101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(9),
	datab => \LessThan44~0_combout\,
	datac => \LessThan45~2_combout\,
	datad => \LessThan101~0_combout\,
	combout => \LessThan52~0_combout\);

-- Location: LCCOMB_X54_Y31_N28
\sequential~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~99_combout\ = (\sequential~36_combout\ & (!\LessThan53~0_combout\ & (!\LessThan52~0_combout\ & !\vc|vga_data_0.x\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~36_combout\,
	datab => \LessThan53~0_combout\,
	datac => \LessThan52~0_combout\,
	datad => \vc|vga_data_0.x\(9),
	combout => \sequential~99_combout\);

-- Location: LCCOMB_X59_Y30_N0
\sequential~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~116_combout\ = ((\LessThan49~0_combout\) # ((\LessThan59~0_combout\) # (\vc|vga_data_0.x\(6)))) # (!\vc|vga_data_0.x\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \LessThan49~0_combout\,
	datac => \LessThan59~0_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~116_combout\);

-- Location: LCCOMB_X59_Y31_N0
\sequential~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~117_combout\ = ((\sequential~116_combout\) # (!\vc|vga_data_0.x\(8))) # (!\sequential~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~99_combout\,
	datac => \vc|vga_data_0.x\(8),
	datad => \sequential~116_combout\,
	combout => \sequential~117_combout\);

-- Location: LCCOMB_X56_Y34_N6
\s_timer_digit_column[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_column[0]~11_combout\ = (\Add1~16_combout\ & (\s_char~23_combout\ & (\sequential~110_combout\ & \sequential~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~16_combout\,
	datab => \s_char~23_combout\,
	datac => \sequential~110_combout\,
	datad => \sequential~117_combout\,
	combout => \s_timer_digit_column[0]~11_combout\);

-- Location: LCCOMB_X56_Y35_N24
\LessThan25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan25~1_combout\ = (\vc|vga_data_0.x\(5) & \vc|vga_data_0.x\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.x\(5),
	datad => \vc|vga_data_0.x\(6),
	combout => \LessThan25~1_combout\);

-- Location: LCCOMB_X53_Y34_N26
\sequential~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~130_combout\ = (!\vc|vga_data_0.x\(7) & (((!\vc|vga_data_0.x\(4) & \LessThan15~0_combout\)) # (!\LessThan25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \LessThan25~1_combout\,
	datac => \vc|vga_data_0.x\(4),
	datad => \LessThan15~0_combout\,
	combout => \sequential~130_combout\);

-- Location: LCCOMB_X57_Y30_N30
\sequential~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~190_combout\ = (\vc|vga_data_0.x\(9) & (!\LessThan31~0_combout\ & (!\vc|vga_data_0.x\(8) & !\vc|vga_data_0.x\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datab => \LessThan31~0_combout\,
	datac => \vc|vga_data_0.x\(8),
	datad => \vc|vga_data_0.x\(10),
	combout => \sequential~190_combout\);

-- Location: LCCOMB_X53_Y34_N24
\sequential~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~131_combout\ = (\sequential~130_combout\) # (((\LessThan14~0_combout\ & !\vc|vga_data_0.x\(6))) # (!\sequential~190_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~130_combout\,
	datab => \LessThan14~0_combout\,
	datac => \vc|vga_data_0.x\(6),
	datad => \sequential~190_combout\,
	combout => \sequential~131_combout\);

-- Location: LCCOMB_X53_Y34_N22
\sequential~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~121_combout\ = (\vc|vga_data_0.x\(7) & (!\vc|vga_data_0.x\(8) & (!\vc|vga_data_0.x\(10) & !\vc|vga_data_0.x\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \vc|vga_data_0.x\(8),
	datac => \vc|vga_data_0.x\(10),
	datad => \vc|vga_data_0.x\(9),
	combout => \sequential~121_combout\);

-- Location: LCCOMB_X53_Y34_N4
\sequential~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~122_combout\ = (((\vc|vga_data_0.x\(6)) # (\sequential~111_combout\)) # (!\LessThan35~0_combout\)) # (!\sequential~121_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~121_combout\,
	datab => \LessThan35~0_combout\,
	datac => \vc|vga_data_0.x\(6),
	datad => \sequential~111_combout\,
	combout => \sequential~122_combout\);

-- Location: LCCOMB_X53_Y34_N18
\sequential~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~123_combout\ = (!\LessThan12~0_combout\ & !\LessThan37~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan12~0_combout\,
	datad => \LessThan37~0_combout\,
	combout => \sequential~123_combout\);

-- Location: LCCOMB_X53_Y34_N8
\s_char~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~24_combout\ = ((\sequential~122_combout\ & ((!\sequential~123_combout\) # (!\sequential~121_combout\)))) # (!\sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~121_combout\,
	datab => \sequential~195_combout\,
	datac => \sequential~122_combout\,
	datad => \sequential~123_combout\,
	combout => \s_char~24_combout\);

-- Location: LCCOMB_X53_Y35_N12
\LessThan24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan24~6_combout\ = (!\vc|vga_data_0.x\(4) & (((!\LessThan24~4_combout\) # (!\vc|vga_data_0.x\(3))) # (!\vc|vga_data_0.x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datab => \vc|vga_data_0.x\(3),
	datac => \LessThan24~4_combout\,
	datad => \vc|vga_data_0.x\(4),
	combout => \LessThan24~6_combout\);

-- Location: LCCOMB_X53_Y35_N0
\LessThan113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan113~0_combout\ = (!\vc|vga_data_0.x\(6) & ((\LessThan24~6_combout\) # (!\vc|vga_data_0.x\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datac => \vc|vga_data_0.x\(6),
	datad => \LessThan24~6_combout\,
	combout => \LessThan113~0_combout\);

-- Location: LCCOMB_X62_Y34_N0
\LessThan25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan25~0_combout\ = (\vc|vga_data_0.x\(2) & \vc|vga_data_0.x\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.x\(2),
	datad => \vc|vga_data_0.x\(3),
	combout => \LessThan25~0_combout\);

-- Location: LCCOMB_X56_Y35_N22
\LessThan31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan31~2_combout\ = (\vc|vga_data_0.x\(5)) # ((\vc|vga_data_0.x\(4)) # ((\vc|vga_data_0.x\(1) & \LessThan25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datab => \LessThan25~0_combout\,
	datac => \vc|vga_data_0.x\(5),
	datad => \vc|vga_data_0.x\(4),
	combout => \LessThan31~2_combout\);

-- Location: LCCOMB_X56_Y35_N28
\sequential~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~129_combout\ = ((\LessThan113~0_combout\) # ((\LessThan31~2_combout\ & \vc|vga_data_0.x\(6)))) # (!\sequential~121_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~121_combout\,
	datab => \LessThan113~0_combout\,
	datac => \LessThan31~2_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~129_combout\);

-- Location: LCCOMB_X56_Y35_N6
\LessThan24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan24~5_combout\ = (!\vc|vga_data_0.x\(4) & (!\vc|vga_data_0.x\(5) & ((!\LessThan24~4_combout\) # (!\LessThan25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \LessThan25~0_combout\,
	datac => \vc|vga_data_0.x\(5),
	datad => \LessThan24~4_combout\,
	combout => \LessThan24~5_combout\);

-- Location: LCCOMB_X57_Y35_N2
\sequential~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~90_combout\ = (\vc|vga_data_0.x\(4)) # ((\vc|vga_data_0.x\(2) & (\vc|vga_data_0.x\(3) & \vc|vga_data_0.x\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(2),
	datac => \vc|vga_data_0.x\(3),
	datad => \vc|vga_data_0.x\(1),
	combout => \sequential~90_combout\);

-- Location: LCCOMB_X56_Y35_N8
\sequential~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~126_combout\ = (\vc|vga_data_0.x\(5) & \sequential~90_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.x\(5),
	datad => \sequential~90_combout\,
	combout => \sequential~126_combout\);

-- Location: LCCOMB_X56_Y35_N30
\sequential~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~127_combout\ = (\LessThan24~5_combout\) # ((\sequential~126_combout\) # ((\vc|vga_data_0.x\(6)) # (!\sequential~121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan24~5_combout\,
	datab => \sequential~126_combout\,
	datac => \sequential~121_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~127_combout\);

-- Location: LCCOMB_X49_Y31_N28
\LessThan44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan44~2_combout\ = (\vc|vga_data_0.y\(4) & ((\vc|vga_data_0.y\(3)) # ((\vc|vga_data_0.y\(2) & !\LessThan44~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datab => \vc|vga_data_0.y\(4),
	datac => \vc|vga_data_0.y\(2),
	datad => \LessThan44~1_combout\,
	combout => \LessThan44~2_combout\);

-- Location: LCCOMB_X49_Y31_N24
\LessThan45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan45~0_combout\ = (!\vc|vga_data_0.y\(2) & !\vc|vga_data_0.y\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.y\(2),
	datad => \vc|vga_data_0.y\(3),
	combout => \LessThan45~0_combout\);

-- Location: LCCOMB_X53_Y33_N30
\sequential~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~60_combout\ = (\vc|vga_data_0.y\(4) & \vc|vga_data_0.y\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.y\(4),
	datad => \vc|vga_data_0.y\(5),
	combout => \sequential~60_combout\);

-- Location: LCCOMB_X53_Y31_N8
\LessThan45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan45~3_combout\ = (!\vc|vga_data_0.y\(9) & ((\LessThan45~0_combout\) # ((!\LessThan101~0_combout\) # (!\sequential~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(9),
	datab => \LessThan45~0_combout\,
	datac => \sequential~60_combout\,
	datad => \LessThan101~0_combout\,
	combout => \LessThan45~3_combout\);

-- Location: LCCOMB_X53_Y31_N30
\LessThan44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan44~3_combout\ = (\vc|vga_data_0.y\(5)) # ((\vc|vga_data_0.y\(8)) # ((\vc|vga_data_0.y\(7)) # (\vc|vga_data_0.y\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datab => \vc|vga_data_0.y\(8),
	datac => \vc|vga_data_0.y\(7),
	datad => \vc|vga_data_0.y\(6),
	combout => \LessThan44~3_combout\);

-- Location: LCCOMB_X53_Y31_N6
\sequential~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~89_combout\ = (!\LessThan45~3_combout\ & (((!\LessThan44~2_combout\ & !\LessThan44~3_combout\)) # (!\vc|vga_data_0.y\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan44~2_combout\,
	datab => \LessThan45~3_combout\,
	datac => \LessThan44~3_combout\,
	datad => \vc|vga_data_0.y\(9),
	combout => \sequential~89_combout\);

-- Location: LCCOMB_X57_Y34_N16
\s_char~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~57_combout\ = ((\sequential~129_combout\ & \sequential~127_combout\)) # (!\sequential~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~129_combout\,
	datac => \sequential~127_combout\,
	datad => \sequential~89_combout\,
	combout => \s_char~57_combout\);

-- Location: LCCOMB_X56_Y31_N10
\sequential~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~94_combout\ = (\vc|vga_data_0.x\(4) & ((\vc|vga_data_0.x\(5) & ((\LessThan14~1_combout\))) # (!\vc|vga_data_0.x\(5) & (!\LessThan15~0_combout\)))) # (!\vc|vga_data_0.x\(4) & (\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(5),
	datac => \LessThan15~0_combout\,
	datad => \LessThan14~1_combout\,
	combout => \sequential~94_combout\);

-- Location: LCCOMB_X57_Y31_N18
\sequential~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~124_combout\ = (((!\sequential~39_combout\) # (!\sequential~89_combout\)) # (!\sequential~96_combout\)) # (!\sequential~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~94_combout\,
	datab => \sequential~96_combout\,
	datac => \sequential~89_combout\,
	datad => \sequential~39_combout\,
	combout => \sequential~124_combout\);

-- Location: LCCOMB_X56_Y35_N4
\sequential~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~91_combout\ = (!\LessThan24~5_combout\ & (\sequential~45_combout\ & ((!\sequential~90_combout\) # (!\LessThan25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan24~5_combout\,
	datab => \LessThan25~1_combout\,
	datac => \sequential~45_combout\,
	datad => \sequential~90_combout\,
	combout => \sequential~91_combout\);

-- Location: LCCOMB_X58_Y31_N6
\LessThan34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan34~0_combout\ = (!\vc|vga_data_0.x\(5) & (((!\vc|vga_data_0.x\(3) & !\vc|vga_data_0.x\(2))) # (!\vc|vga_data_0.x\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(3),
	datac => \vc|vga_data_0.x\(2),
	datad => \vc|vga_data_0.x\(5),
	combout => \LessThan34~0_combout\);

-- Location: LCCOMB_X56_Y31_N2
\sequential~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~103_combout\ = (\vc|vga_data_0.x\(6) & (\LessThan34~0_combout\)) # (!\vc|vga_data_0.x\(6) & (((!\LessThan15~0_combout\ & \sequential~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan34~0_combout\,
	datab => \LessThan15~0_combout\,
	datac => \vc|vga_data_0.x\(6),
	datad => \sequential~44_combout\,
	combout => \sequential~103_combout\);

-- Location: LCCOMB_X57_Y31_N16
\sequential~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~125_combout\ = ((\vc|vga_data_0.x\(7)) # (!\sequential~96_combout\)) # (!\sequential~103_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~103_combout\,
	datac => \vc|vga_data_0.x\(7),
	datad => \sequential~96_combout\,
	combout => \sequential~125_combout\);

-- Location: LCCOMB_X57_Y31_N30
\Add1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~17_combout\ = ((\sequential~125_combout\ & ((!\LessThan31~0_combout\) # (!\sequential~91_combout\)))) # (!\sequential~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~89_combout\,
	datab => \sequential~91_combout\,
	datac => \LessThan31~0_combout\,
	datad => \sequential~125_combout\,
	combout => \Add1~17_combout\);

-- Location: LCCOMB_X57_Y32_N26
\LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = (!\vc|vga_data_0.x\(5) & !\vc|vga_data_0.x\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => \vc|vga_data_0.x\(6),
	combout => \LessThan1~0_combout\);

-- Location: LCCOMB_X57_Y35_N0
\LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = (!\vc|vga_data_0.x\(7) & (\LessThan1~0_combout\ & ((!\LessThan25~0_combout\) # (!\vc|vga_data_0.x\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \LessThan1~0_combout\,
	datac => \vc|vga_data_0.x\(4),
	datad => \LessThan25~0_combout\,
	combout => \LessThan1~1_combout\);

-- Location: LCCOMB_X57_Y35_N30
\sequential~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~32_combout\ = (\vc|vga_data_0.x\(10)) # ((\vc|vga_data_0.x\(8) & (\vc|vga_data_0.x\(9) & !\LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datab => \vc|vga_data_0.x\(9),
	datac => \vc|vga_data_0.x\(10),
	datad => \LessThan1~1_combout\,
	combout => \sequential~32_combout\);

-- Location: LCCOMB_X50_Y33_N24
\LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = (!\vc|vga_data_0.y\(5) & (((!\vc|vga_data_0.y\(2) & !\vc|vga_data_0.y\(3))) # (!\vc|vga_data_0.y\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(2),
	datab => \vc|vga_data_0.y\(4),
	datac => \vc|vga_data_0.y\(5),
	datad => \vc|vga_data_0.y\(3),
	combout => \LessThan3~0_combout\);

-- Location: LCCOMB_X50_Y33_N14
\LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan3~1_combout\ = (!\vc|vga_data_0.y\(7) & (!\vc|vga_data_0.y\(8) & ((\LessThan3~0_combout\) # (!\vc|vga_data_0.y\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(7),
	datab => \vc|vga_data_0.y\(8),
	datac => \vc|vga_data_0.y\(6),
	datad => \LessThan3~0_combout\,
	combout => \LessThan3~1_combout\);

-- Location: LCCOMB_X54_Y31_N24
\LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = (!\vc|vga_data_0.x\(6) & (!\LessThan14~0_combout\ & (\sequential~33_combout\ & !\vc|vga_data_0.x\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datab => \LessThan14~0_combout\,
	datac => \sequential~33_combout\,
	datad => \vc|vga_data_0.x\(9),
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X52_Y31_N8
\LessThan45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan45~1_combout\ = (!\vc|vga_data_0.y\(8) & (!\vc|vga_data_0.y\(9) & (!\vc|vga_data_0.y\(7) & !\vc|vga_data_0.y\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(8),
	datab => \vc|vga_data_0.y\(9),
	datac => \vc|vga_data_0.y\(7),
	datad => \vc|vga_data_0.y\(6),
	combout => \LessThan45~1_combout\);

-- Location: LCCOMB_X50_Y31_N24
\sequential~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~34_combout\ = (\LessThan0~0_combout\) # ((\LessThan45~0_combout\ & (\LessThan45~2_combout\ & \LessThan45~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~0_combout\,
	datab => \LessThan45~0_combout\,
	datac => \LessThan45~2_combout\,
	datad => \LessThan45~1_combout\,
	combout => \sequential~34_combout\);

-- Location: LCCOMB_X50_Y33_N4
\sequential~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~35_combout\ = (\sequential~32_combout\) # ((\sequential~34_combout\) # ((!\LessThan3~1_combout\ & \vc|vga_data_0.y\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~32_combout\,
	datab => \LessThan3~1_combout\,
	datac => \vc|vga_data_0.y\(9),
	datad => \sequential~34_combout\,
	combout => \sequential~35_combout\);

-- Location: LCCOMB_X58_Y34_N12
\s_timer_digit_column[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_column[0]~12_combout\ = (\s_char~57_combout\ & (\sequential~124_combout\ & (\Add1~17_combout\ & !\sequential~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char~57_combout\,
	datab => \sequential~124_combout\,
	datac => \Add1~17_combout\,
	datad => \sequential~35_combout\,
	combout => \s_timer_digit_column[0]~12_combout\);

-- Location: LCCOMB_X55_Y34_N4
\s_timer_digit_column[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_column[0]~21_combout\ = (\s_char~24_combout\ & (\s_timer_digit_column[0]~12_combout\ & ((\sequential~131_combout\) # (!\sequential~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~131_combout\,
	datab => \sequential~195_combout\,
	datac => \s_char~24_combout\,
	datad => \s_timer_digit_column[0]~12_combout\,
	combout => \s_timer_digit_column[0]~21_combout\);

-- Location: LCCOMB_X56_Y31_N22
\sequential~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~97_combout\ = ((\vc|vga_data_0.x\(7) & ((\vc|vga_data_0.x\(6)) # (!\LessThan34~0_combout\))) # (!\vc|vga_data_0.x\(7) & ((!\vc|vga_data_0.x\(6))))) # (!\sequential~96_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan34~0_combout\,
	datab => \vc|vga_data_0.x\(7),
	datac => \vc|vga_data_0.x\(6),
	datad => \sequential~96_combout\,
	combout => \sequential~97_combout\);

-- Location: LCCOMB_X56_Y31_N24
\sequential~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~98_combout\ = (!\sequential~97_combout\ & (\sequential~89_combout\ & ((\vc|vga_data_0.x\(7)) # (!\LessThan35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan35~0_combout\,
	datab => \vc|vga_data_0.x\(7),
	datac => \sequential~97_combout\,
	datad => \sequential~89_combout\,
	combout => \sequential~98_combout\);

-- Location: LCCOMB_X57_Y31_N28
\sequential~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~95_combout\ = (\vc|vga_data_0.x\(6)) # (((!\sequential~94_combout\) # (!\sequential~92_combout\)) # (!\sequential~89_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datab => \sequential~89_combout\,
	datac => \sequential~92_combout\,
	datad => \sequential~94_combout\,
	combout => \sequential~95_combout\);

-- Location: LCCOMB_X59_Y34_N4
\Add1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~15_combout\ = (!\sequential~98_combout\ & \sequential~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sequential~98_combout\,
	datad => \sequential~95_combout\,
	combout => \Add1~15_combout\);

-- Location: LCCOMB_X59_Y31_N28
\sequential~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~100_combout\ = (\vc|vga_data_0.x\(8) & \sequential~99_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.x\(8),
	datad => \sequential~99_combout\,
	combout => \sequential~100_combout\);

-- Location: LCCOMB_X59_Y30_N22
\sequential~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~101_combout\ = (\LessThan57~0_combout\) # ((\LessThan49~0_combout\) # ((!\LessThan31~0_combout\) # (!\sequential~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan57~0_combout\,
	datab => \LessThan49~0_combout\,
	datac => \sequential~100_combout\,
	datad => \LessThan31~0_combout\,
	combout => \sequential~101_combout\);

-- Location: LCCOMB_X54_Y31_N18
\LessThan50~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan50~5_combout\ = (\vc|vga_data_0.x\(4) & ((\vc|vga_data_0.x\(1)) # ((\vc|vga_data_0.x\(0)) # (!\LessThan14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datab => \LessThan14~1_combout\,
	datac => \vc|vga_data_0.x\(0),
	datad => \vc|vga_data_0.x\(4),
	combout => \LessThan50~5_combout\);

-- Location: LCCOMB_X58_Y31_N24
\LessThan50~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan50~4_combout\ = (\vc|vga_data_0.x\(6) & ((\LessThan50~5_combout\) # (\vc|vga_data_0.x\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan50~5_combout\,
	datab => \vc|vga_data_0.x\(5),
	datad => \vc|vga_data_0.x\(6),
	combout => \LessThan50~4_combout\);

-- Location: LCCOMB_X59_Y31_N6
\sequential~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~102_combout\ = (\vc|vga_data_0.x\(8) & (\sequential~80_combout\ & (!\LessThan50~4_combout\ & \sequential~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datab => \sequential~80_combout\,
	datac => \LessThan50~4_combout\,
	datad => \sequential~99_combout\,
	combout => \sequential~102_combout\);

-- Location: LCCOMB_X54_Y31_N6
\sequential~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~181_combout\ = (\vc|vga_data_0.x\(6) & ((\vc|vga_data_0.x\(4)) # ((\vc|vga_data_0.x\(5)) # (!\LessThan15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datab => \vc|vga_data_0.x\(4),
	datac => \vc|vga_data_0.x\(5),
	datad => \LessThan15~0_combout\,
	combout => \sequential~181_combout\);

-- Location: LCCOMB_X55_Y31_N24
\sequential~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~93_combout\ = (!\LessThan20~0_combout\ & (\sequential~181_combout\ & (\sequential~195_combout\ & \sequential~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan20~0_combout\,
	datab => \sequential~181_combout\,
	datac => \sequential~195_combout\,
	datad => \sequential~92_combout\,
	combout => \sequential~93_combout\);

-- Location: LCCOMB_X57_Y33_N8
\sequential~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~188_combout\ = (!\vc|vga_data_0.x\(8) & (!\vc|vga_data_0.x\(9) & (!\vc|vga_data_0.x\(10) & !\LessThan31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datab => \vc|vga_data_0.x\(9),
	datac => \vc|vga_data_0.x\(10),
	datad => \LessThan31~0_combout\,
	combout => \sequential~188_combout\);

-- Location: LCCOMB_X53_Y35_N2
\sequential~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~187_combout\ = (!\vc|vga_data_0.x\(7) & (((\LessThan24~6_combout\) # (!\vc|vga_data_0.x\(6))) # (!\vc|vga_data_0.x\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \vc|vga_data_0.x\(5),
	datac => \vc|vga_data_0.x\(6),
	datad => \LessThan24~6_combout\,
	combout => \sequential~187_combout\);

-- Location: LCCOMB_X56_Y35_N0
\sequential~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~88_combout\ = ((\sequential~187_combout\) # ((\LessThan31~2_combout\ & !\vc|vga_data_0.x\(6)))) # (!\sequential~188_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan31~2_combout\,
	datab => \sequential~188_combout\,
	datac => \sequential~187_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~88_combout\);

-- Location: LCCOMB_X56_Y35_N20
\sequential~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~189_combout\ = (!\vc|vga_data_0.x\(7) & (\sequential~89_combout\ & (\sequential~91_combout\ & \vc|vga_data_0.x\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \sequential~89_combout\,
	datac => \sequential~91_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~189_combout\);

-- Location: LCCOMB_X56_Y35_N2
\Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (!\sequential~93_combout\ & (!\sequential~189_combout\ & ((\sequential~88_combout\) # (!\sequential~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~93_combout\,
	datab => \sequential~88_combout\,
	datac => \sequential~89_combout\,
	datad => \sequential~189_combout\,
	combout => \Add1~14_combout\);

-- Location: LCCOMB_X56_Y34_N4
\s_timer_digit_column[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_column[0]~10_combout\ = (\Add1~15_combout\ & (\sequential~101_combout\ & (!\sequential~102_combout\ & \Add1~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~15_combout\,
	datab => \sequential~101_combout\,
	datac => \sequential~102_combout\,
	datad => \Add1~14_combout\,
	combout => \s_timer_digit_column[0]~10_combout\);

-- Location: LCCOMB_X55_Y31_N26
\sequential~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~105_combout\ = (\vc|vga_data_0.x\(7) & (((\LessThan50~5_combout\) # (!\LessThan1~0_combout\)))) # (!\vc|vga_data_0.x\(7) & (!\sequential~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~82_combout\,
	datab => \LessThan50~5_combout\,
	datac => \vc|vga_data_0.x\(7),
	datad => \LessThan1~0_combout\,
	combout => \sequential~105_combout\);

-- Location: LCCOMB_X59_Y31_N12
\sequential~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~106_combout\ = (\sequential~99_combout\ & (\vc|vga_data_0.x\(8) & !\sequential~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~99_combout\,
	datac => \vc|vga_data_0.x\(8),
	datad => \sequential~105_combout\,
	combout => \sequential~106_combout\);

-- Location: LCCOMB_X59_Y31_N4
\sequential~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~108_combout\ = (\sequential~99_combout\ & (\sequential~85_combout\ & !\LessThan50~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~99_combout\,
	datac => \sequential~85_combout\,
	datad => \LessThan50~4_combout\,
	combout => \sequential~108_combout\);

-- Location: LCCOMB_X59_Y31_N26
\sequential~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~107_combout\ = (\sequential~39_combout\ & (\sequential~100_combout\ & (!\LessThan49~0_combout\ & !\LessThan59~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~39_combout\,
	datab => \sequential~100_combout\,
	datac => \LessThan49~0_combout\,
	datad => \LessThan59~0_combout\,
	combout => \sequential~107_combout\);

-- Location: LCCOMB_X56_Y31_N0
\sequential~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~104_combout\ = (\sequential~89_combout\ & (\sequential~92_combout\ & \sequential~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~89_combout\,
	datab => \sequential~92_combout\,
	datad => \sequential~103_combout\,
	combout => \sequential~104_combout\);

-- Location: LCCOMB_X59_Y31_N30
\s_char~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~22_combout\ = (!\sequential~106_combout\ & (!\sequential~108_combout\ & (!\sequential~107_combout\ & !\sequential~104_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~106_combout\,
	datab => \sequential~108_combout\,
	datac => \sequential~107_combout\,
	datad => \sequential~104_combout\,
	combout => \s_char~22_combout\);

-- Location: LCCOMB_X56_Y34_N22
\s_timer_digit_column[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_column[0]~13_combout\ = (\s_timer_digit_column[0]~11_combout\ & (\s_timer_digit_column[0]~21_combout\ & (\s_timer_digit_column[0]~10_combout\ & \s_char~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_timer_digit_column[0]~11_combout\,
	datab => \s_timer_digit_column[0]~21_combout\,
	datac => \s_timer_digit_column[0]~10_combout\,
	datad => \s_char~22_combout\,
	combout => \s_timer_digit_column[0]~13_combout\);

-- Location: LCCOMB_X60_Y30_N24
\s_timer_digit_row[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_row[0]~7_combout\ = (\s_timer_digit_column[0]~13_combout\ & (((\s_timer_digit_row~6_combout\ & !\vc|vga_data_0.x\(9))) # (!\sequential~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_timer_digit_row~6_combout\,
	datab => \s_timer_digit_column[0]~13_combout\,
	datac => \vc|vga_data_0.x\(9),
	datad => \sequential~87_combout\,
	combout => \s_timer_digit_row[0]~7_combout\);

-- Location: LCCOMB_X53_Y30_N26
\s_timer_digit_column[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_column[0]~14_combout\ = (\s_timer_digit_row[0]~4_combout\ & (\s_timer_digit_row[0]~7_combout\ & ((!\LessThan64~0_combout\) # (!\LessThan3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_timer_digit_row[0]~4_combout\,
	datab => \LessThan3~2_combout\,
	datac => \LessThan64~0_combout\,
	datad => \s_timer_digit_row[0]~7_combout\,
	combout => \s_timer_digit_column[0]~14_combout\);

-- Location: FF_X52_Y30_N15
\s_timer_digit_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_timer_digit_column[0]~8_combout\,
	ena => \s_timer_digit_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_timer_digit_column(0));

-- Location: LCCOMB_X52_Y30_N16
\s_timer_digit_column[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_column[1]~15_combout\ = (\vc|vga_data_0.x\(3) & (\s_timer_digit_column[0]~9\ $ (GND))) # (!\vc|vga_data_0.x\(3) & (!\s_timer_digit_column[0]~9\ & VCC))
-- \s_timer_digit_column[1]~16\ = CARRY((\vc|vga_data_0.x\(3) & !\s_timer_digit_column[0]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \s_timer_digit_column[0]~9\,
	combout => \s_timer_digit_column[1]~15_combout\,
	cout => \s_timer_digit_column[1]~16\);

-- Location: FF_X52_Y30_N17
\s_timer_digit_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_timer_digit_column[1]~15_combout\,
	ena => \s_timer_digit_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_timer_digit_column(1));

-- Location: LCCOMB_X60_Y31_N0
\Add52~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add52~5_combout\ = (\Add52~9_combout\ & (((\Add61~0_combout\ & !\Add52~2_combout\)))) # (!\Add52~9_combout\ & ((\Add55~0_combout\) # ((\Add52~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add55~0_combout\,
	datab => \Add52~9_combout\,
	datac => \Add61~0_combout\,
	datad => \Add52~2_combout\,
	combout => \Add52~5_combout\);

-- Location: LCCOMB_X60_Y31_N30
\Add52~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add52~6_combout\ = (\Add52~2_combout\ & ((\Add52~5_combout\ & ((\Add53~0_combout\))) # (!\Add52~5_combout\ & (\Add57~0_combout\)))) # (!\Add52~2_combout\ & (((\Add52~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add52~2_combout\,
	datab => \Add57~0_combout\,
	datac => \Add53~0_combout\,
	datad => \Add52~5_combout\,
	combout => \Add52~6_combout\);

-- Location: LCCOMB_X60_Y30_N2
\Add51~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add51~19_combout\ = (\s_timer_digit_row[0]~5_combout\ & ((\sequential~87_combout\ & ((\Add52~6_combout\))) # (!\sequential~87_combout\ & (\Add51~2_combout\)))) # (!\s_timer_digit_row[0]~5_combout\ & (((\Add52~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add51~2_combout\,
	datab => \s_timer_digit_row[0]~5_combout\,
	datac => \Add52~6_combout\,
	datad => \sequential~87_combout\,
	combout => \Add51~19_combout\);

-- Location: LCCOMB_X52_Y30_N18
\s_timer_digit_column[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_column[2]~17_combout\ = (\Add51~19_combout\ & (!\s_timer_digit_column[1]~16\)) # (!\Add51~19_combout\ & ((\s_timer_digit_column[1]~16\) # (GND)))
-- \s_timer_digit_column[2]~18\ = CARRY((!\s_timer_digit_column[1]~16\) # (!\Add51~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add51~19_combout\,
	datad => VCC,
	cin => \s_timer_digit_column[1]~16\,
	combout => \s_timer_digit_column[2]~17_combout\,
	cout => \s_timer_digit_column[2]~18\);

-- Location: FF_X52_Y30_N19
\s_timer_digit_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_timer_digit_column[2]~17_combout\,
	ena => \s_timer_digit_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_timer_digit_column(2));

-- Location: LCCOMB_X60_Y31_N12
\Add52~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add52~7_combout\ = (\Add52~2_combout\ & ((\Add57~2_combout\) # ((!\Add52~9_combout\)))) # (!\Add52~2_combout\ & (((\Add61~2_combout\ & \Add52~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add52~2_combout\,
	datab => \Add57~2_combout\,
	datac => \Add61~2_combout\,
	datad => \Add52~9_combout\,
	combout => \Add52~7_combout\);

-- Location: LCCOMB_X60_Y30_N8
\Add52~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add52~8_combout\ = (\Add52~9_combout\ & (((\Add52~7_combout\)))) # (!\Add52~9_combout\ & ((\Add52~7_combout\ & (\Add53~2_combout\)) # (!\Add52~7_combout\ & ((\Add55~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add53~2_combout\,
	datab => \Add52~9_combout\,
	datac => \Add52~7_combout\,
	datad => \Add55~2_combout\,
	combout => \Add52~8_combout\);

-- Location: LCCOMB_X60_Y30_N22
\Add51~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add51~20_combout\ = (\sequential~87_combout\ & (((\Add52~8_combout\)))) # (!\sequential~87_combout\ & ((\s_timer_digit_row[0]~5_combout\ & (\Add51~4_combout\)) # (!\s_timer_digit_row[0]~5_combout\ & ((\Add52~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add51~4_combout\,
	datab => \sequential~87_combout\,
	datac => \Add52~8_combout\,
	datad => \s_timer_digit_row[0]~5_combout\,
	combout => \Add51~20_combout\);

-- Location: LCCOMB_X52_Y30_N20
\s_timer_digit_column[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_column[3]~19_combout\ = \Add51~20_combout\ $ (!\s_timer_digit_column[2]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add51~20_combout\,
	cin => \s_timer_digit_column[2]~18\,
	combout => \s_timer_digit_column[3]~19_combout\);

-- Location: FF_X52_Y30_N21
\s_timer_digit_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_timer_digit_column[3]~19_combout\,
	ena => \s_timer_digit_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_timer_digit_column(3));

-- Location: LCCOMB_X50_Y30_N10
\Add59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add59~1_cout\ = CARRY(\vc|vga_data_0.y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(0),
	datad => VCC,
	cout => \Add59~1_cout\);

-- Location: LCCOMB_X50_Y30_N12
\Add59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add59~2_combout\ = (\vc|vga_data_0.y\(1) & (\Add59~1_cout\ & VCC)) # (!\vc|vga_data_0.y\(1) & (!\Add59~1_cout\))
-- \Add59~3\ = CARRY((!\vc|vga_data_0.y\(1) & !\Add59~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(1),
	datad => VCC,
	cin => \Add59~1_cout\,
	combout => \Add59~2_combout\,
	cout => \Add59~3\);

-- Location: LCCOMB_X50_Y30_N14
\Add59~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add59~4_combout\ = (\vc|vga_data_0.y\(2) & (\Add59~3\ $ (GND))) # (!\vc|vga_data_0.y\(2) & (!\Add59~3\ & VCC))
-- \Add59~5\ = CARRY((\vc|vga_data_0.y\(2) & !\Add59~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(2),
	datad => VCC,
	cin => \Add59~3\,
	combout => \Add59~4_combout\,
	cout => \Add59~5\);

-- Location: LCCOMB_X50_Y30_N16
\Add59~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add59~6_combout\ = (\vc|vga_data_0.y\(3) & (!\Add59~5\)) # (!\vc|vga_data_0.y\(3) & ((\Add59~5\) # (GND)))
-- \Add59~7\ = CARRY((!\Add59~5\) # (!\vc|vga_data_0.y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(3),
	datad => VCC,
	cin => \Add59~5\,
	combout => \Add59~6_combout\,
	cout => \Add59~7\);

-- Location: LCCOMB_X50_Y30_N18
\Add59~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add59~8_combout\ = (\vc|vga_data_0.y\(4) & (\Add59~7\ $ (GND))) # (!\vc|vga_data_0.y\(4) & (!\Add59~7\ & VCC))
-- \Add59~9\ = CARRY((\vc|vga_data_0.y\(4) & !\Add59~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(4),
	datad => VCC,
	cin => \Add59~7\,
	combout => \Add59~8_combout\,
	cout => \Add59~9\);

-- Location: LCCOMB_X50_Y30_N20
\Add59~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add59~10_combout\ = (\vc|vga_data_0.y\(5) & (\Add59~9\ & VCC)) # (!\vc|vga_data_0.y\(5) & (!\Add59~9\))
-- \Add59~11\ = CARRY((!\vc|vga_data_0.y\(5) & !\Add59~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datad => VCC,
	cin => \Add59~9\,
	combout => \Add59~10_combout\,
	cout => \Add59~11\);

-- Location: LCCOMB_X50_Y30_N22
\Add59~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add59~13_cout\ = CARRY((\vc|vga_data_0.y\(6) & !\Add59~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(6),
	datad => VCC,
	cin => \Add59~11\,
	cout => \Add59~13_cout\);

-- Location: LCCOMB_X50_Y30_N24
\Add59~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add59~15_cout\ = CARRY((!\vc|vga_data_0.y\(7) & !\Add59~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(7),
	datad => VCC,
	cin => \Add59~13_cout\,
	cout => \Add59~15_cout\);

-- Location: LCCOMB_X50_Y30_N26
\Add59~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add59~17_cout\ = CARRY((\vc|vga_data_0.y\(8)) # (!\Add59~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(8),
	datad => VCC,
	cin => \Add59~15_cout\,
	cout => \Add59~17_cout\);

-- Location: LCCOMB_X50_Y30_N28
\Add59~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add59~19_cout\ = CARRY((!\vc|vga_data_0.y\(9) & !\Add59~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(9),
	datad => VCC,
	cin => \Add59~17_cout\,
	cout => \Add59~19_cout\);

-- Location: LCCOMB_X50_Y30_N30
\Add59~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add59~20_combout\ = \Add59~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add59~19_cout\,
	combout => \Add59~20_combout\);

-- Location: LCCOMB_X49_Y30_N24
WideOr0 : cycloneive_lcell_comb
-- Equation(s):
-- \WideOr0~combout\ = (\Add59~2_combout\) # (!\vc|vga_data_0.y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add59~2_combout\,
	datad => \vc|vga_data_0.y\(0),
	combout => \WideOr0~combout\);

-- Location: LCCOMB_X50_Y30_N0
\s_timer_digit_row[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_row[0]~9_cout\ = CARRY((\Add59~20_combout\ & \WideOr0~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add59~20_combout\,
	datab => \WideOr0~combout\,
	datad => VCC,
	cout => \s_timer_digit_row[0]~9_cout\);

-- Location: LCCOMB_X50_Y30_N2
\s_timer_digit_row[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_row[0]~10_combout\ = (\Add59~4_combout\ & (!\s_timer_digit_row[0]~9_cout\)) # (!\Add59~4_combout\ & ((\s_timer_digit_row[0]~9_cout\) # (GND)))
-- \s_timer_digit_row[0]~11\ = CARRY((!\s_timer_digit_row[0]~9_cout\) # (!\Add59~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add59~4_combout\,
	datad => VCC,
	cin => \s_timer_digit_row[0]~9_cout\,
	combout => \s_timer_digit_row[0]~10_combout\,
	cout => \s_timer_digit_row[0]~11\);

-- Location: LCCOMB_X53_Y30_N8
\s_timer_digit_row[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_row[0]~12_combout\ = (\s_timer_digit_row[0]~5_combout\ & \s_timer_digit_row[0]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_timer_digit_row[0]~5_combout\,
	datad => \s_timer_digit_row[0]~7_combout\,
	combout => \s_timer_digit_row[0]~12_combout\);

-- Location: FF_X50_Y30_N3
\s_timer_digit_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_timer_digit_row[0]~10_combout\,
	ena => \s_timer_digit_row[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_timer_digit_row(0));

-- Location: LCCOMB_X50_Y30_N4
\s_timer_digit_row[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_row[1]~13_combout\ = (\Add59~6_combout\ & (\s_timer_digit_row[0]~11\ $ (GND))) # (!\Add59~6_combout\ & (!\s_timer_digit_row[0]~11\ & VCC))
-- \s_timer_digit_row[1]~14\ = CARRY((\Add59~6_combout\ & !\s_timer_digit_row[0]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add59~6_combout\,
	datad => VCC,
	cin => \s_timer_digit_row[0]~11\,
	combout => \s_timer_digit_row[1]~13_combout\,
	cout => \s_timer_digit_row[1]~14\);

-- Location: FF_X50_Y30_N5
\s_timer_digit_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_timer_digit_row[1]~13_combout\,
	ena => \s_timer_digit_row[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_timer_digit_row(1));

-- Location: LCCOMB_X50_Y30_N6
\s_timer_digit_row[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_row[2]~15_combout\ = (\Add59~8_combout\ & (!\s_timer_digit_row[1]~14\)) # (!\Add59~8_combout\ & ((\s_timer_digit_row[1]~14\) # (GND)))
-- \s_timer_digit_row[2]~16\ = CARRY((!\s_timer_digit_row[1]~14\) # (!\Add59~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add59~8_combout\,
	datad => VCC,
	cin => \s_timer_digit_row[1]~14\,
	combout => \s_timer_digit_row[2]~15_combout\,
	cout => \s_timer_digit_row[2]~16\);

-- Location: FF_X50_Y30_N7
\s_timer_digit_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_timer_digit_row[2]~15_combout\,
	ena => \s_timer_digit_row[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_timer_digit_row(2));

-- Location: LCCOMB_X50_Y30_N8
\s_timer_digit_row[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_timer_digit_row[3]~17_combout\ = \s_timer_digit_row[2]~16\ $ (!\Add59~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Add59~10_combout\,
	cin => \s_timer_digit_row[2]~16\,
	combout => \s_timer_digit_row[3]~17_combout\);

-- Location: FF_X50_Y30_N9
\s_timer_digit_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_timer_digit_row[3]~17_combout\,
	ena => \s_timer_digit_row[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_timer_digit_row(3));

-- Location: LCCOMB_X67_Y23_N24
\s_char_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_1~6_combout\ = (\sequential~86_combout\ & (\sequential~79_combout\ & (\cntBCD_Down4|s_count\(8) & \sequential~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~86_combout\,
	datab => \sequential~79_combout\,
	datac => \cntBCD_Down4|s_count\(8),
	datad => \sequential~84_combout\,
	combout => \s_char_1~6_combout\);

-- Location: LCCOMB_X67_Y23_N20
\s_char_1[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_1[0]~0_combout\ = (\sequential~81_combout\ & (!\cntBCD_Down4|s_count\(4))) # (!\sequential~81_combout\ & ((\s_char_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~81_combout\,
	datab => \cntBCD_Down4|s_count\(4),
	datad => \s_char_1~6_combout\,
	combout => \s_char_1[0]~0_combout\);

-- Location: LCCOMB_X60_Y30_N30
\sequential~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~136_combout\ = (\s_timer_digit_row[0]~5_combout\ & !\sequential~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_timer_digit_row[0]~5_combout\,
	datad => \sequential~87_combout\,
	combout => \sequential~136_combout\);

-- Location: LCCOMB_X60_Y30_N4
\s_char_1[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_1[2]~7_combout\ = ((!\vc|vga_data_0.x\(9) & ((\sequential~134_combout\) # (!\sequential~84_combout\)))) # (!\sequential~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~134_combout\,
	datab => \sequential~87_combout\,
	datac => \sequential~84_combout\,
	datad => \vc|vga_data_0.x\(9),
	combout => \s_char_1[2]~7_combout\);

-- Location: LCCOMB_X60_Y30_N16
\s_char_1[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_1[2]~12_combout\ = ((\vc|vga_data_0.x\(9)) # ((\sequential~135_combout\ & !\sequential~86_combout\))) # (!\s_timer_digit_row[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~135_combout\,
	datab => \s_timer_digit_row[0]~5_combout\,
	datac => \sequential~86_combout\,
	datad => \vc|vga_data_0.x\(9),
	combout => \s_char_1[2]~12_combout\);

-- Location: LCCOMB_X60_Y30_N14
\s_char_1[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_1[0]~8_combout\ = (\s_timer_digit_column[0]~13_combout\ & (((\s_timer_digit_row[0]~5_combout\ & \s_char_1[2]~7_combout\)) # (!\s_char_1[2]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_timer_digit_row[0]~5_combout\,
	datab => \s_timer_digit_column[0]~13_combout\,
	datac => \s_char_1[2]~7_combout\,
	datad => \s_char_1[2]~12_combout\,
	combout => \s_char_1[0]~8_combout\);

-- Location: FF_X67_Y23_N21
\s_char_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_1[0]~0_combout\,
	asdata => \cntBCD_Down4|s_count\(0),
	sload => \sequential~136_combout\,
	ena => \s_char_1[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_1(0));

-- Location: LCCOMB_X67_Y23_N10
\s_char_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_1~9_combout\ = (\sequential~79_combout\ & (((\sequential~86_combout\ & \cntBCD_Down4|s_count\(9))) # (!\sequential~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~86_combout\,
	datab => \sequential~84_combout\,
	datac => \sequential~79_combout\,
	datad => \cntBCD_Down4|s_count\(9),
	combout => \s_char_1~9_combout\);

-- Location: LCCOMB_X67_Y23_N30
\s_char_1[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_1[1]~1_combout\ = (\sequential~81_combout\ & (\cntBCD_Down4|s_count\(5))) # (!\sequential~81_combout\ & ((\s_char_1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~81_combout\,
	datab => \cntBCD_Down4|s_count\(5),
	datad => \s_char_1~9_combout\,
	combout => \s_char_1[1]~1_combout\);

-- Location: FF_X67_Y23_N31
\s_char_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_1[1]~1_combout\,
	asdata => \cntBCD_Down4|s_count\(1),
	sload => \sequential~136_combout\,
	ena => \s_char_1[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_1(1));

-- Location: LCCOMB_X67_Y23_N28
\s_char_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_1~10_combout\ = (\sequential~86_combout\ & (\sequential~84_combout\ & (\sequential~79_combout\ & \cntBCD_Down4|s_count\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~86_combout\,
	datab => \sequential~84_combout\,
	datac => \sequential~79_combout\,
	datad => \cntBCD_Down4|s_count\(10),
	combout => \s_char_1~10_combout\);

-- Location: LCCOMB_X67_Y23_N0
\s_char_1[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_1[2]~2_combout\ = (\sequential~81_combout\ & (\cntBCD_Down4|s_count\(6))) # (!\sequential~81_combout\ & ((\s_char_1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~81_combout\,
	datab => \cntBCD_Down4|s_count\(6),
	datad => \s_char_1~10_combout\,
	combout => \s_char_1[2]~2_combout\);

-- Location: FF_X67_Y23_N1
\s_char_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_1[2]~2_combout\,
	asdata => \cntBCD_Down4|s_count\(2),
	sload => \sequential~136_combout\,
	ena => \s_char_1[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_1(2));

-- Location: LCCOMB_X69_Y23_N16
\s_char_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_1~11_combout\ = (\sequential~79_combout\ & (((\sequential~86_combout\ & \cntBCD_Down4|s_count\(11))) # (!\sequential~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~79_combout\,
	datab => \sequential~84_combout\,
	datac => \sequential~86_combout\,
	datad => \cntBCD_Down4|s_count\(11),
	combout => \s_char_1~11_combout\);

-- Location: LCCOMB_X69_Y23_N12
\s_char_1[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_1[3]~3_combout\ = (!\sequential~81_combout\ & \s_char_1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~81_combout\,
	datad => \s_char_1~11_combout\,
	combout => \s_char_1[3]~3_combout\);

-- Location: FF_X69_Y23_N13
\s_char_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_1[3]~3_combout\,
	asdata => \cntBCD_Down4|s_count\(3),
	sload => \sequential~136_combout\,
	ena => \s_char_1[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_1(3));

-- Location: M9K_X51_Y30_N0
\s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000001400000014000000000000001400000014000000540000015000000540000005005000050150000155400000550000000000000000000000000000000000000000000000001000000150000015400001540000054000000154000000154000000150000000100000000000000000000000000000000000000000000000000000000000000000000000000005555400055554000000000000000000055554000555540000000000000000000000000000000000000000000000000000000000000000000400000005400000015400000015400000015000001540000154000005400000040000000000000000000000000000000000000",
	mem_init2 => X"00004000000100000001000000014000000140000000000000000000000000000000000000014000000140000000000000000000000000000000000000000000000000000000000000000000000140000001400000000000000000000000000000000000000140000001400000000000000000000000000000000000000000000000000000000000000554000015550000140500005000000051500000555400005415000050050000500500001405000015540000055000000000000000000000000000000000000005500000155400005005000050050000500500001554000015540000500500005005000050050000155400000550000000000000000000",
	mem_init1 => X"00000000000000000000500000005000000050000001500000014000000140000001400000050000000500000014000000555500005555000000000000000000000000000000000000055000001554000050140000500500005005000054150000155500000545000000050000501400005554000015500000000000000000000000000000000000000550000015540000541500005005000050000000540000001555000005550000000500000014000015540000155400000000000000000000000000000000000014000000140000005555000055550000140500001414000014500000145000001540000015000000150000001400000000000000000000",
	mem_init0 => X"00000000000000000005500000155400005415000050050000500000005400000015400000154000005000000050150000555400001550000000000000000000000000000000000000555500005555000000140000015000000540000015000000140000005000000050050000501500001554000005500000000000000000000000000000000000000140000001400000014000000140000001400000014000000140000001410000014500000154000001500000014000000000000000000000000000000000000005500000155400005415000050050000500500005005000050050000500500005005000054150000155400000550000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Scoreboard.Scoreboard1.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "font_16x16_bold:s_digits_FONT|altsyncram:Mux0_rtl_0|altsyncram_s901:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portaaddr => \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y35_N16
\vga_rgb_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~2_combout\ = (\s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((!\clockDivider_1HZ|clkOut~q\) # (!\end_of_game~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \end_of_game~q\,
	datad => \clockDivider_1HZ|clkOut~q\,
	combout => \vga_rgb_0~2_combout\);

-- Location: LCCOMB_X50_Y35_N28
\border_1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \border_1~feeder_combout\ = \sequential~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \sequential~35_combout\,
	combout => \border_1~feeder_combout\);

-- Location: FF_X50_Y35_N29
border_1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \border_1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \border_1~q\);

-- Location: LCCOMB_X50_Y33_N6
\LessThan92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan92~0_combout\ = (!\vc|vga_data_0.y\(3) & ((!\vc|vga_data_0.y\(2)) # (!\vc|vga_data_0.y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(3),
	datac => \vc|vga_data_0.y\(1),
	datad => \vc|vga_data_0.y\(2),
	combout => \LessThan92~0_combout\);

-- Location: LCCOMB_X50_Y33_N12
\LessThan95~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan95~1_combout\ = ((\sequential~40_combout\ & ((\LessThan92~0_combout\) # (!\vc|vga_data_0.y\(4))))) # (!\vc|vga_data_0.y\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(7),
	datab => \vc|vga_data_0.y\(4),
	datac => \sequential~40_combout\,
	datad => \LessThan92~0_combout\,
	combout => \LessThan95~1_combout\);

-- Location: LCCOMB_X50_Y33_N10
\LessThan96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan96~0_combout\ = (\vc|vga_data_0.y\(4)) # ((!\LessThan44~1_combout\ & (\vc|vga_data_0.y\(3) & \vc|vga_data_0.y\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan44~1_combout\,
	datab => \vc|vga_data_0.y\(4),
	datac => \vc|vga_data_0.y\(3),
	datad => \vc|vga_data_0.y\(2),
	combout => \LessThan96~0_combout\);

-- Location: LCCOMB_X52_Y33_N30
\LessThan96~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan96~1_combout\ = (!\vc|vga_data_0.y\(7) & !\vc|vga_data_0.y\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \vc|vga_data_0.y\(7),
	datad => \vc|vga_data_0.y\(6),
	combout => \LessThan96~1_combout\);

-- Location: LCCOMB_X50_Y33_N20
\LessThan96~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan96~2_combout\ = (\vc|vga_data_0.y\(8) & (((\LessThan96~0_combout\ & \vc|vga_data_0.y\(5))) # (!\LessThan96~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan96~0_combout\,
	datab => \vc|vga_data_0.y\(5),
	datac => \vc|vga_data_0.y\(8),
	datad => \LessThan96~1_combout\,
	combout => \LessThan96~2_combout\);

-- Location: LCCOMB_X50_Y33_N22
\sequential~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~184_combout\ = (!\vc|vga_data_0.y\(9) & (!\LessThan96~2_combout\ & ((\vc|vga_data_0.y\(8)) # (!\LessThan95~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan95~1_combout\,
	datab => \vc|vga_data_0.y\(8),
	datac => \vc|vga_data_0.y\(9),
	datad => \LessThan96~2_combout\,
	combout => \sequential~184_combout\);

-- Location: LCCOMB_X56_Y37_N2
\LessThan91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan91~0_combout\ = (\vc|vga_data_0.x\(4)) # ((\vc|vga_data_0.x\(3) & ((\vc|vga_data_0.x\(2)) # (\LessThan24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datab => \vc|vga_data_0.x\(4),
	datac => \vc|vga_data_0.x\(3),
	datad => \LessThan24~4_combout\,
	combout => \LessThan91~0_combout\);

-- Location: LCCOMB_X53_Y34_N16
\LessThan98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan98~0_combout\ = ((\LessThan31~0_combout\ & ((\LessThan91~0_combout\) # (\vc|vga_data_0.x\(5))))) # (!\sequential~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~45_combout\,
	datab => \LessThan91~0_combout\,
	datac => \LessThan31~0_combout\,
	datad => \vc|vga_data_0.x\(5),
	combout => \LessThan98~0_combout\);

-- Location: LCCOMB_X53_Y34_N14
\sequential~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~46_combout\ = (\sequential~184_combout\ & (!\LessThan98~0_combout\ & ((\vc|vga_data_0.x\(7)) # (!\LessThan12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \LessThan12~0_combout\,
	datac => \sequential~184_combout\,
	datad => \LessThan98~0_combout\,
	combout => \sequential~46_combout\);

-- Location: LCCOMB_X69_Y36_N6
\Add64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add64~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add64~0_combout\,
	cout => \Add64~1\);

-- Location: LCCOMB_X69_Y36_N8
\Add64~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~2_combout\ = (\vc|vga_data_0.x\(1) & (\Add64~1\ & VCC)) # (!\vc|vga_data_0.x\(1) & (!\Add64~1\))
-- \Add64~3\ = CARRY((!\vc|vga_data_0.x\(1) & !\Add64~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add64~1\,
	combout => \Add64~2_combout\,
	cout => \Add64~3\);

-- Location: LCCOMB_X69_Y36_N10
\Add64~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~4_combout\ = (\vc|vga_data_0.x\(2) & (\Add64~3\ $ (GND))) # (!\vc|vga_data_0.x\(2) & (!\Add64~3\ & VCC))
-- \Add64~5\ = CARRY((\vc|vga_data_0.x\(2) & !\Add64~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add64~3\,
	combout => \Add64~4_combout\,
	cout => \Add64~5\);

-- Location: LCCOMB_X69_Y36_N12
\Add64~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add64~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add64~5\))
-- \Add64~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add64~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add64~5\,
	combout => \Add64~6_combout\,
	cout => \Add64~7\);

-- Location: LCCOMB_X69_Y36_N14
\Add64~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~8_combout\ = (\vc|vga_data_0.x\(4) & ((GND) # (!\Add64~7\))) # (!\vc|vga_data_0.x\(4) & (\Add64~7\ $ (GND)))
-- \Add64~9\ = CARRY((\vc|vga_data_0.x\(4)) # (!\Add64~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add64~7\,
	combout => \Add64~8_combout\,
	cout => \Add64~9\);

-- Location: LCCOMB_X69_Y36_N16
\Add64~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~10_combout\ = (\vc|vga_data_0.x\(5) & (!\Add64~9\)) # (!\vc|vga_data_0.x\(5) & ((\Add64~9\) # (GND)))
-- \Add64~11\ = CARRY((!\Add64~9\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add64~9\,
	combout => \Add64~10_combout\,
	cout => \Add64~11\);

-- Location: LCCOMB_X69_Y36_N18
\Add64~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~12_combout\ = (\vc|vga_data_0.x\(6) & (\Add64~11\ $ (GND))) # (!\vc|vga_data_0.x\(6) & (!\Add64~11\ & VCC))
-- \Add64~13\ = CARRY((\vc|vga_data_0.x\(6) & !\Add64~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add64~11\,
	combout => \Add64~12_combout\,
	cout => \Add64~13\);

-- Location: LCCOMB_X69_Y36_N20
\Add64~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~14_combout\ = (\vc|vga_data_0.x\(7) & (\Add64~13\ & VCC)) # (!\vc|vga_data_0.x\(7) & (!\Add64~13\))
-- \Add64~15\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add64~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add64~13\,
	combout => \Add64~14_combout\,
	cout => \Add64~15\);

-- Location: LCCOMB_X69_Y36_N22
\Add64~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~16_combout\ = (\vc|vga_data_0.x\(8) & ((GND) # (!\Add64~15\))) # (!\vc|vga_data_0.x\(8) & (\Add64~15\ $ (GND)))
-- \Add64~17\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add64~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add64~15\,
	combout => \Add64~16_combout\,
	cout => \Add64~17\);

-- Location: LCCOMB_X69_Y36_N24
\Add64~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~18_combout\ = (\vc|vga_data_0.x\(9) & (\Add64~17\ & VCC)) # (!\vc|vga_data_0.x\(9) & (!\Add64~17\))
-- \Add64~19\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add64~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add64~17\,
	combout => \Add64~18_combout\,
	cout => \Add64~19\);

-- Location: LCCOMB_X69_Y36_N26
\Add64~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~20_combout\ = (\vc|vga_data_0.x\(10) & ((GND) # (!\Add64~19\))) # (!\vc|vga_data_0.x\(10) & (\Add64~19\ $ (GND)))
-- \Add64~21\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add64~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add64~19\,
	combout => \Add64~20_combout\,
	cout => \Add64~21\);

-- Location: LCCOMB_X69_Y36_N28
\Add64~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add64~22_combout\ = !\Add64~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add64~21\,
	combout => \Add64~22_combout\);

-- Location: LCCOMB_X69_Y36_N4
\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\Add64~4_combout\ & (!\Add64~0_combout\ & (!\Add64~2_combout\ & \Add64~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~4_combout\,
	datab => \Add64~0_combout\,
	datac => \Add64~2_combout\,
	datad => \Add64~22_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X69_Y36_N2
\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add64~6_combout\ & (\Add64~8_combout\ & !\Add64~22_combout\)) # (!\Add64~6_combout\ & (!\Add64~8_combout\ & 
-- \Add64~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~6_combout\,
	datab => \Add64~8_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add64~22_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X69_Y36_N0
\Div1|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add64~10_combout\ & (!\Add64~22_combout\ & \Add64~12_combout\)) # (!\Add64~10_combout\ & (\Add64~22_combout\ & 
-- !\Add64~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~10_combout\,
	datab => \Add64~22_combout\,
	datac => \Add64~12_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X69_Y36_N30
\Div1|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add64~16_combout\ & (!\Add64~22_combout\ & \Add64~14_combout\)) # (!\Add64~16_combout\ & (\Add64~22_combout\ & 
-- !\Add64~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~16_combout\,
	datab => \Add64~22_combout\,
	datac => \Add64~14_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X73_Y36_N4
\Div1|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add64~22_combout\ & (!\Add64~18_combout\ & !\Add64~20_combout\)) # (!\Add64~22_combout\ & (\Add64~18_combout\ & 
-- \Add64~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~22_combout\,
	datab => \Add64~18_combout\,
	datac => \Add64~20_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X73_Y36_N18
\Div1|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \Add64~20_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add64~18_combout\))) # (!\Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- (\Add64~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~22_combout\,
	datab => \Add64~18_combout\,
	datac => \Add64~20_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X73_Y36_N22
\Div1|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|op_4~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div1|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X73_Y36_N24
\Div1|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~2_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div1|auto_generated|divider|divider|op_4~1\)) # (!\Div1|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & 
-- ((\Div1|auto_generated|divider|divider|op_4~1\) # (GND)))
-- \Div1|auto_generated|divider|divider|op_4~3\ = CARRY((!\Div1|auto_generated|divider|divider|op_4~1\) # (!\Div1|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_4~1\,
	combout => \Div1|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div1|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X73_Y36_N26
\Div1|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~4_combout\ = \Div1|auto_generated|divider|divider|op_4~3\ $ (GND)
-- \Div1|auto_generated|divider|divider|op_4~5\ = CARRY(!\Div1|auto_generated|divider|divider|op_4~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_4~3\,
	combout => \Div1|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div1|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X73_Y36_N28
\Div1|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_4~6_combout\ = !\Div1|auto_generated|divider|divider|op_4~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_4~5\,
	combout => \Div1|auto_generated|divider|divider|op_4~6_combout\);

-- Location: LCCOMB_X73_Y36_N6
\Div1|auto_generated|divider|divider|StageOut[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[9]~81_combout\ = (\Div1|auto_generated|divider|divider|op_4~2_combout\ & !\Div1|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div1|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[9]~81_combout\);

-- Location: LCCOMB_X73_Y36_N20
\Div1|auto_generated|divider|divider|StageOut[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[9]~80_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & \Div1|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[9]~80_combout\);

-- Location: LCCOMB_X73_Y36_N30
\Div1|auto_generated|divider|divider|StageOut[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[8]~82_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & \Div1|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => \Div1|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[8]~82_combout\);

-- Location: LCCOMB_X73_Y36_N0
\Div1|auto_generated|divider|divider|StageOut[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[8]~83_combout\ = (\Div1|auto_generated|divider|divider|op_4~0_combout\ & !\Div1|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Div1|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[8]~83_combout\);

-- Location: LCCOMB_X73_Y36_N2
\Div1|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = \Add64~18_combout\ $ (\Add64~22_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add64~18_combout\,
	datac => \Add64~22_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X73_Y36_N8
\Div1|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|op_5~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div1|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X73_Y36_N10
\Div1|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[8]~82_combout\ & (((!\Div1|auto_generated|divider|divider|op_5~1\)))) # (!\Div1|auto_generated|divider|divider|StageOut[8]~82_combout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[8]~83_combout\ & (!\Div1|auto_generated|divider|divider|op_5~1\)) # (!\Div1|auto_generated|divider|divider|StageOut[8]~83_combout\ & ((\Div1|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div1|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[8]~82_combout\ & !\Div1|auto_generated|divider|divider|StageOut[8]~83_combout\)) # (!\Div1|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[8]~82_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[8]~83_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_5~1\,
	combout => \Div1|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div1|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X73_Y36_N12
\Div1|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~4_combout\ = (\Div1|auto_generated|divider|divider|op_5~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[9]~81_combout\) # (\Div1|auto_generated|divider|divider|StageOut[9]~80_combout\))))) # 
-- (!\Div1|auto_generated|divider|divider|op_5~3\ & ((\Div1|auto_generated|divider|divider|StageOut[9]~81_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[9]~80_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|op_5~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[9]~81_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[9]~80_combout\) # (!\Div1|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[9]~81_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[9]~80_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_5~3\,
	combout => \Div1|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div1|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X73_Y36_N14
\Div1|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|op_5~5\ & ((\Div1|auto_generated|divider|divider|op_4~6_combout\) # (!\Div1|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_4~4_combout\,
	datab => \Div1|auto_generated|divider|divider|op_4~6_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_5~5\,
	cout => \Div1|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X73_Y36_N16
\Div1|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_5~8_combout\ = \Div1|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div1|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X72_Y36_N24
\Div1|auto_generated|divider|divider|StageOut[14]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[14]~131_combout\ = (\Div1|auto_generated|divider|divider|op_5~8_combout\ & ((\Div1|auto_generated|divider|divider|op_4~6_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|op_4~6_combout\ & ((\Div1|auto_generated|divider|divider|op_4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|op_4~2_combout\,
	datac => \Div1|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[14]~131_combout\);

-- Location: LCCOMB_X72_Y36_N0
\Div1|auto_generated|divider|divider|StageOut[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[14]~84_combout\ = (\Div1|auto_generated|divider|divider|op_5~4_combout\ & !\Div1|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[14]~84_combout\);

-- Location: LCCOMB_X72_Y36_N6
\Div1|auto_generated|divider|divider|StageOut[13]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[13]~132_combout\ = (\Div1|auto_generated|divider|divider|op_5~8_combout\ & ((\Div1|auto_generated|divider|divider|op_4~6_combout\ & ((\Div1|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|op_4~6_combout\ & (\Div1|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_4~0_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datac => \Div1|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[13]~132_combout\);

-- Location: LCCOMB_X72_Y36_N2
\Div1|auto_generated|divider|divider|StageOut[13]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[13]~85_combout\ = (\Div1|auto_generated|divider|divider|op_5~2_combout\ & !\Div1|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[13]~85_combout\);

-- Location: LCCOMB_X72_Y36_N12
\Div1|auto_generated|divider|divider|StageOut[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[12]~86_combout\ = (\Div1|auto_generated|divider|divider|op_5~0_combout\ & !\Div1|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_5~0_combout\,
	datad => \Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[12]~86_combout\);

-- Location: LCCOMB_X72_Y36_N28
\Div1|auto_generated|divider|divider|StageOut[12]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[12]~115_combout\ = (\Div1|auto_generated|divider|divider|op_5~8_combout\ & (\Add64~18_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ $ (\Add64~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~18_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datac => \Add64~22_combout\,
	datad => \Div1|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[12]~115_combout\);

-- Location: LCCOMB_X72_Y36_N10
\Div1|auto_generated|divider|my_abs_num|cs1a[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ = \Add64~16_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add64~14_combout\))) # (!\Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- (\Add64~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~16_combout\,
	datab => \Add64~22_combout\,
	datac => \Add64~14_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\);

-- Location: LCCOMB_X72_Y36_N14
\Div1|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|op_6~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div1|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X72_Y36_N16
\Div1|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[12]~86_combout\ & (((!\Div1|auto_generated|divider|divider|op_6~1\)))) # (!\Div1|auto_generated|divider|divider|StageOut[12]~86_combout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[12]~115_combout\ & (!\Div1|auto_generated|divider|divider|op_6~1\)) # (!\Div1|auto_generated|divider|divider|StageOut[12]~115_combout\ & ((\Div1|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div1|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[12]~86_combout\ & !\Div1|auto_generated|divider|divider|StageOut[12]~115_combout\)) # (!\Div1|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[12]~86_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_6~1\,
	combout => \Div1|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div1|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X72_Y36_N18
\Div1|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~4_combout\ = (\Div1|auto_generated|divider|divider|op_6~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[13]~132_combout\) # (\Div1|auto_generated|divider|divider|StageOut[13]~85_combout\))))) # 
-- (!\Div1|auto_generated|divider|divider|op_6~3\ & ((\Div1|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[13]~85_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|op_6~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[13]~85_combout\) # (!\Div1|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[13]~85_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_6~3\,
	combout => \Div1|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div1|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X72_Y36_N20
\Div1|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[14]~131_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[14]~84_combout\ & !\Div1|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[14]~131_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[14]~84_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_6~5\,
	cout => \Div1|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X72_Y36_N22
\Div1|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_6~8_combout\ = \Div1|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div1|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X72_Y36_N8
\Div1|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~87_combout\ = (!\Div1|auto_generated|divider|divider|op_6~8_combout\ & \Div1|auto_generated|divider|divider|op_6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_6~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X72_Y37_N14
\Div1|auto_generated|divider|divider|StageOut[18]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[18]~116_combout\ = (\Div1|auto_generated|divider|divider|op_6~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div1|auto_generated|divider|divider|op_5~2_combout\ & 
-- !\Div1|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_5~2_combout\,
	datab => \Div1|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div1|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[13]~132_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[18]~116_combout\);

-- Location: LCCOMB_X72_Y36_N30
\Div1|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~88_combout\ = (!\Div1|auto_generated|divider|divider|op_6~8_combout\ & \Div1|auto_generated|divider|divider|op_6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_6~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X72_Y36_N4
\Div1|auto_generated|divider|divider|StageOut[17]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[17]~117_combout\ = (\Div1|auto_generated|divider|divider|op_6~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[12]~115_combout\) # ((\Div1|auto_generated|divider|divider|op_5~0_combout\ & 
-- !\Div1|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_5~0_combout\,
	datab => \Div1|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div1|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[12]~115_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[17]~117_combout\);

-- Location: LCCOMB_X72_Y37_N22
\Div1|auto_generated|divider|divider|StageOut[16]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~89_combout\ = (\Div1|auto_generated|divider|divider|op_6~8_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~89_combout\);

-- Location: LCCOMB_X72_Y37_N28
\Div1|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[16]~90_combout\ = (!\Div1|auto_generated|divider|divider|op_6~8_combout\ & \Div1|auto_generated|divider|divider|op_6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_6~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X72_Y37_N26
\Div1|auto_generated|divider|my_abs_num|cs1a[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ = \Add64~14_combout\ $ (\Add64~22_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add64~14_combout\,
	datac => \Add64~22_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\);

-- Location: LCCOMB_X72_Y37_N0
\Div1|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|op_7~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div1|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X72_Y37_N2
\Div1|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[16]~89_combout\ & (((!\Div1|auto_generated|divider|divider|op_7~1\)))) # (!\Div1|auto_generated|divider|divider|StageOut[16]~89_combout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[16]~90_combout\ & (!\Div1|auto_generated|divider|divider|op_7~1\)) # (!\Div1|auto_generated|divider|divider|StageOut[16]~90_combout\ & ((\Div1|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div1|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[16]~89_combout\ & !\Div1|auto_generated|divider|divider|StageOut[16]~90_combout\)) # (!\Div1|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[16]~89_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_7~1\,
	combout => \Div1|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div1|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X72_Y37_N4
\Div1|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~4_combout\ = (\Div1|auto_generated|divider|divider|op_7~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[17]~88_combout\) # (\Div1|auto_generated|divider|divider|StageOut[17]~117_combout\))))) # 
-- (!\Div1|auto_generated|divider|divider|op_7~3\ & ((\Div1|auto_generated|divider|divider|StageOut[17]~88_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[17]~117_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|op_7~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[17]~88_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[17]~117_combout\) # (!\Div1|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_7~3\,
	combout => \Div1|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div1|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X72_Y37_N6
\Div1|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[18]~87_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[18]~116_combout\ & !\Div1|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[18]~116_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_7~5\,
	cout => \Div1|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X72_Y37_N8
\Div1|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_7~8_combout\ = \Div1|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div1|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X72_Y37_N10
\Div1|auto_generated|divider|divider|StageOut[21]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~92_combout\ = (!\Div1|auto_generated|divider|divider|op_7~8_combout\ & \Div1|auto_generated|divider|divider|op_7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_7~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~92_combout\);

-- Location: LCCOMB_X72_Y37_N30
\Div1|auto_generated|divider|divider|StageOut[21]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[21]~133_combout\ = (\Div1|auto_generated|divider|divider|op_7~8_combout\ & ((\Div1|auto_generated|divider|divider|op_6~8_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|op_6~8_combout\ & ((\Div1|auto_generated|divider|divider|op_6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datab => \Div1|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div1|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_6~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[21]~133_combout\);

-- Location: LCCOMB_X72_Y37_N16
\Div1|auto_generated|divider|divider|StageOut[20]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~119_combout\ = (\Div1|auto_generated|divider|divider|op_7~8_combout\ & (\Add64~22_combout\ $ (\Add64~14_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~22_combout\,
	datab => \Add64~14_combout\,
	datac => \Div1|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~119_combout\);

-- Location: LCCOMB_X72_Y37_N20
\Div1|auto_generated|divider|divider|StageOut[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[20]~93_combout\ = (!\Div1|auto_generated|divider|divider|op_7~8_combout\ & \Div1|auto_generated|divider|divider|op_7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_7~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[20]~93_combout\);

-- Location: LCCOMB_X74_Y36_N0
\Div1|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \Add64~12_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add64~10_combout\))) # (!\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- (\Add64~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~12_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Add64~22_combout\,
	datad => \Add64~10_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X73_Y37_N4
\Div1|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|op_8~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div1|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X73_Y37_N6
\Div1|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[20]~119_combout\ & (((!\Div1|auto_generated|divider|divider|op_8~1\)))) # (!\Div1|auto_generated|divider|divider|StageOut[20]~119_combout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[20]~93_combout\ & (!\Div1|auto_generated|divider|divider|op_8~1\)) # (!\Div1|auto_generated|divider|divider|StageOut[20]~93_combout\ & ((\Div1|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div1|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[20]~119_combout\ & !\Div1|auto_generated|divider|divider|StageOut[20]~93_combout\)) # (!\Div1|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[20]~93_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_8~1\,
	combout => \Div1|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div1|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X73_Y37_N8
\Div1|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~4_combout\ = (\Div1|auto_generated|divider|divider|op_8~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[21]~92_combout\) # (\Div1|auto_generated|divider|divider|StageOut[21]~133_combout\))))) # 
-- (!\Div1|auto_generated|divider|divider|op_8~3\ & ((\Div1|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[21]~133_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|op_8~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[21]~133_combout\) # (!\Div1|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[21]~92_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_8~3\,
	combout => \Div1|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div1|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X72_Y36_N26
\Div1|auto_generated|divider|divider|StageOut[22]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[22]~118_combout\ = (\Div1|auto_generated|divider|divider|op_7~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((!\Div1|auto_generated|divider|divider|op_6~8_combout\ & 
-- \Div1|auto_generated|divider|divider|op_6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_6~8_combout\,
	datab => \Div1|auto_generated|divider|divider|op_6~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datad => \Div1|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[22]~118_combout\);

-- Location: LCCOMB_X72_Y37_N24
\Div1|auto_generated|divider|divider|StageOut[22]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[22]~91_combout\ = (!\Div1|auto_generated|divider|divider|op_7~8_combout\ & \Div1|auto_generated|divider|divider|op_7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|op_7~8_combout\,
	datac => \Div1|auto_generated|divider|divider|op_7~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[22]~91_combout\);

-- Location: LCCOMB_X73_Y37_N10
\Div1|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[22]~118_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[22]~91_combout\ & !\Div1|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[22]~118_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[22]~91_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_8~5\,
	cout => \Div1|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X73_Y37_N12
\Div1|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_8~8_combout\ = \Div1|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div1|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X73_Y37_N20
\Div1|auto_generated|divider|divider|StageOut[26]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~94_combout\ = (\Div1|auto_generated|divider|divider|op_8~4_combout\ & !\Div1|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_8~4_combout\,
	datad => \Div1|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~94_combout\);

-- Location: LCCOMB_X73_Y37_N2
\Div1|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~120_combout\ = (\Div1|auto_generated|divider|divider|op_8~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((!\Div1|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div1|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datac => \Div1|auto_generated|divider|divider|op_7~2_combout\,
	datad => \Div1|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X73_Y37_N14
\Div1|auto_generated|divider|divider|StageOut[25]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~95_combout\ = (\Div1|auto_generated|divider|divider|op_8~2_combout\ & !\Div1|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_8~2_combout\,
	datad => \Div1|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~95_combout\);

-- Location: LCCOMB_X72_Y37_N18
\Div1|auto_generated|divider|divider|StageOut[25]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~121_combout\ = (\Div1|auto_generated|divider|divider|op_8~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[20]~119_combout\) # ((\Div1|auto_generated|divider|divider|op_7~0_combout\ & 
-- !\Div1|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_7~0_combout\,
	datab => \Div1|auto_generated|divider|divider|op_7~8_combout\,
	datac => \Div1|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[20]~119_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~121_combout\);

-- Location: LCCOMB_X73_Y37_N18
\Div1|auto_generated|divider|divider|StageOut[24]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[24]~96_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & \Div1|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => \Div1|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[24]~96_combout\);

-- Location: LCCOMB_X73_Y37_N16
\Div1|auto_generated|divider|divider|StageOut[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[24]~97_combout\ = (\Div1|auto_generated|divider|divider|op_8~0_combout\ & !\Div1|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div1|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[24]~97_combout\);

-- Location: LCCOMB_X74_Y36_N14
\Div1|auto_generated|divider|my_abs_num|cs1a[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ = \Add64~22_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add64~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~22_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add64~10_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\);

-- Location: LCCOMB_X73_Y37_N22
\Div1|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|op_9~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div1|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X73_Y37_N24
\Div1|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[24]~96_combout\ & (((!\Div1|auto_generated|divider|divider|op_9~1\)))) # (!\Div1|auto_generated|divider|divider|StageOut[24]~96_combout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[24]~97_combout\ & (!\Div1|auto_generated|divider|divider|op_9~1\)) # (!\Div1|auto_generated|divider|divider|StageOut[24]~97_combout\ & ((\Div1|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div1|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[24]~96_combout\ & !\Div1|auto_generated|divider|divider|StageOut[24]~97_combout\)) # (!\Div1|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[24]~96_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[24]~97_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_9~1\,
	combout => \Div1|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div1|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X73_Y37_N26
\Div1|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~4_combout\ = (\Div1|auto_generated|divider|divider|op_9~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[25]~95_combout\) # (\Div1|auto_generated|divider|divider|StageOut[25]~121_combout\))))) # 
-- (!\Div1|auto_generated|divider|divider|op_9~3\ & ((\Div1|auto_generated|divider|divider|StageOut[25]~95_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[25]~121_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|op_9~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[25]~95_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[25]~121_combout\) # (!\Div1|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_9~3\,
	combout => \Div1|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div1|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X73_Y37_N28
\Div1|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[26]~94_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[26]~120_combout\ & !\Div1|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[26]~94_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_9~5\,
	cout => \Div1|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X73_Y37_N30
\Div1|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_9~8_combout\ = \Div1|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div1|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X72_Y37_N12
\Div1|auto_generated|divider|divider|StageOut[30]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~122_combout\ = (\Div1|auto_generated|divider|divider|op_9~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div1|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\Div1|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_8~2_combout\,
	datab => \Div1|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div1|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[25]~121_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~122_combout\);

-- Location: LCCOMB_X73_Y38_N0
\Div1|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Div1|auto_generated|divider|divider|op_9~4_combout\ & !\Div1|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div1|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X73_Y38_N26
\Div1|auto_generated|divider|divider|StageOut[29]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[29]~99_combout\ = (!\Div1|auto_generated|divider|divider|op_9~8_combout\ & \Div1|auto_generated|divider|divider|op_9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_9~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[29]~99_combout\);

-- Location: LCCOMB_X73_Y37_N0
\Div1|auto_generated|divider|divider|StageOut[29]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[29]~134_combout\ = (\Div1|auto_generated|divider|divider|op_9~8_combout\ & ((\Div1|auto_generated|divider|divider|op_8~8_combout\ & ((\Div1|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|op_8~8_combout\ & (\Div1|auto_generated|divider|divider|op_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_8~0_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datac => \Div1|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[29]~134_combout\);

-- Location: LCCOMB_X73_Y38_N28
\Div1|auto_generated|divider|divider|StageOut[28]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~123_combout\ = (\Div1|auto_generated|divider|divider|op_9~8_combout\ & (\Add64~10_combout\ $ (\Add64~22_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~10_combout\,
	datab => \Add64~22_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Div1|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~123_combout\);

-- Location: LCCOMB_X73_Y38_N16
\Div1|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~100_combout\ = (\Div1|auto_generated|divider|divider|op_9~0_combout\ & !\Div1|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div1|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X74_Y36_N12
\Div1|auto_generated|divider|my_abs_num|cs1a[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ = \Add64~8_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add64~6_combout\))) # (!\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & 
-- (\Add64~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~22_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add64~8_combout\,
	datad => \Add64~6_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\);

-- Location: LCCOMB_X73_Y38_N6
\Div1|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|op_10~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div1|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X73_Y38_N8
\Div1|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[28]~123_combout\ & (((!\Div1|auto_generated|divider|divider|op_10~1\)))) # (!\Div1|auto_generated|divider|divider|StageOut[28]~123_combout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[28]~100_combout\ & (!\Div1|auto_generated|divider|divider|op_10~1\)) # (!\Div1|auto_generated|divider|divider|StageOut[28]~100_combout\ & ((\Div1|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div1|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[28]~123_combout\ & !\Div1|auto_generated|divider|divider|StageOut[28]~100_combout\)) # (!\Div1|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_10~1\,
	combout => \Div1|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div1|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X73_Y38_N10
\Div1|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~4_combout\ = (\Div1|auto_generated|divider|divider|op_10~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[29]~99_combout\) # (\Div1|auto_generated|divider|divider|StageOut[29]~134_combout\))))) # 
-- (!\Div1|auto_generated|divider|divider|op_10~3\ & ((\Div1|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[29]~134_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|op_10~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[29]~134_combout\) # (!\Div1|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[29]~99_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_10~3\,
	combout => \Div1|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div1|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X73_Y38_N12
\Div1|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[30]~122_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[30]~98_combout\ & !\Div1|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[30]~122_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_10~5\,
	cout => \Div1|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X73_Y38_N14
\Div1|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_10~8_combout\ = \Div1|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div1|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X73_Y38_N2
\Div1|auto_generated|divider|divider|StageOut[34]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[34]~124_combout\ = (\Div1|auto_generated|divider|divider|op_10~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((!\Div1|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div1|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_9~8_combout\,
	datab => \Div1|auto_generated|divider|divider|op_9~2_combout\,
	datac => \Div1|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[29]~134_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[34]~124_combout\);

-- Location: LCCOMB_X73_Y38_N24
\Div1|auto_generated|divider|divider|StageOut[34]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[34]~101_combout\ = (!\Div1|auto_generated|divider|divider|op_10~8_combout\ & \Div1|auto_generated|divider|divider|op_10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_10~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[34]~101_combout\);

-- Location: LCCOMB_X73_Y38_N20
\Div1|auto_generated|divider|divider|StageOut[33]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~125_combout\ = (\Div1|auto_generated|divider|divider|op_10~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[28]~123_combout\) # ((!\Div1|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div1|auto_generated|divider|divider|op_9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_9~8_combout\,
	datab => \Div1|auto_generated|divider|divider|op_9~0_combout\,
	datac => \Div1|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[28]~123_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~125_combout\);

-- Location: LCCOMB_X73_Y38_N18
\Div1|auto_generated|divider|divider|StageOut[33]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~102_combout\ = (\Div1|auto_generated|divider|divider|op_10~2_combout\ & !\Div1|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div1|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~102_combout\);

-- Location: LCCOMB_X73_Y38_N4
\Div1|auto_generated|divider|divider|StageOut[32]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~103_combout\ = (\Div1|auto_generated|divider|divider|op_10~8_combout\ & \Div1|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~103_combout\);

-- Location: LCCOMB_X73_Y38_N22
\Div1|auto_generated|divider|divider|StageOut[32]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~104_combout\ = (!\Div1|auto_generated|divider|divider|op_10~8_combout\ & \Div1|auto_generated|divider|divider|op_10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_10~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~104_combout\);

-- Location: LCCOMB_X74_Y36_N26
\Div1|auto_generated|divider|my_abs_num|cs1a[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add64~22_combout\ $ (\Add64~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add64~22_combout\,
	datad => \Add64~6_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\);

-- Location: LCCOMB_X72_Y38_N2
\Div1|auto_generated|divider|divider|op_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|op_11~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|op_11~0_combout\,
	cout => \Div1|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X72_Y38_N4
\Div1|auto_generated|divider|divider|op_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[32]~103_combout\ & (((!\Div1|auto_generated|divider|divider|op_11~1\)))) # (!\Div1|auto_generated|divider|divider|StageOut[32]~103_combout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[32]~104_combout\ & (!\Div1|auto_generated|divider|divider|op_11~1\)) # (!\Div1|auto_generated|divider|divider|StageOut[32]~104_combout\ & ((\Div1|auto_generated|divider|divider|op_11~1\) # (GND)))))
-- \Div1|auto_generated|divider|divider|op_11~3\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[32]~103_combout\ & !\Div1|auto_generated|divider|divider|StageOut[32]~104_combout\)) # (!\Div1|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[32]~103_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~104_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_11~1\,
	combout => \Div1|auto_generated|divider|divider|op_11~2_combout\,
	cout => \Div1|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X72_Y38_N6
\Div1|auto_generated|divider|divider|op_11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~4_combout\ = (\Div1|auto_generated|divider|divider|op_11~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[33]~125_combout\) # (\Div1|auto_generated|divider|divider|StageOut[33]~102_combout\))))) # 
-- (!\Div1|auto_generated|divider|divider|op_11~3\ & ((\Div1|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[33]~102_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|op_11~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[33]~102_combout\) # (!\Div1|auto_generated|divider|divider|op_11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[33]~102_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_11~3\,
	combout => \Div1|auto_generated|divider|divider|op_11~4_combout\,
	cout => \Div1|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X72_Y38_N8
\Div1|auto_generated|divider|divider|op_11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[34]~124_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[34]~101_combout\ & !\Div1|auto_generated|divider|divider|op_11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[34]~124_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[34]~101_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_11~5\,
	cout => \Div1|auto_generated|divider|divider|op_11~7_cout\);

-- Location: LCCOMB_X72_Y38_N10
\Div1|auto_generated|divider|divider|op_11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_11~8_combout\ = \Div1|auto_generated|divider|divider|op_11~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_11~7_cout\,
	combout => \Div1|auto_generated|divider|divider|op_11~8_combout\);

-- Location: LCCOMB_X73_Y38_N30
\Div1|auto_generated|divider|divider|StageOut[37]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~135_combout\ = (\Div1|auto_generated|divider|divider|op_11~8_combout\ & ((\Div1|auto_generated|divider|divider|op_10~8_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)) # 
-- (!\Div1|auto_generated|divider|divider|op_10~8_combout\ & ((\Div1|auto_generated|divider|divider|op_10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datab => \Div1|auto_generated|divider|divider|op_10~0_combout\,
	datac => \Div1|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~135_combout\);

-- Location: LCCOMB_X72_Y38_N12
\Div1|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~126_combout\ = (\Div1|auto_generated|divider|divider|op_11~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div1|auto_generated|divider|divider|op_10~2_combout\ & 
-- !\Div1|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datab => \Div1|auto_generated|divider|divider|op_10~2_combout\,
	datac => \Div1|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X72_Y38_N0
\Div1|auto_generated|divider|divider|StageOut[38]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~105_combout\ = (\Div1|auto_generated|divider|divider|op_11~4_combout\ & !\Div1|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_11~4_combout\,
	datad => \Div1|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~105_combout\);

-- Location: LCCOMB_X72_Y38_N28
\Div1|auto_generated|divider|divider|StageOut[37]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~106_combout\ = (\Div1|auto_generated|divider|divider|op_11~2_combout\ & !\Div1|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_11~2_combout\,
	datad => \Div1|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~106_combout\);

-- Location: LCCOMB_X72_Y38_N26
\Div1|auto_generated|divider|divider|StageOut[36]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~107_combout\ = (\Div1|auto_generated|divider|divider|op_11~0_combout\ & !\Div1|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|op_11~0_combout\,
	datad => \Div1|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~107_combout\);

-- Location: LCCOMB_X72_Y38_N14
\Div1|auto_generated|divider|divider|StageOut[36]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~127_combout\ = (\Div1|auto_generated|divider|divider|op_11~8_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add64~22_combout\ $ (\Add64~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \Add64~22_combout\,
	datac => \Add64~6_combout\,
	datad => \Div1|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~127_combout\);

-- Location: LCCOMB_X63_Y38_N18
\Div1|auto_generated|divider|my_abs_num|cs1a[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ = \Add64~4_combout\ $ (((\Add64~22_combout\ & ((\Add64~2_combout\) # (\Add64~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~4_combout\,
	datab => \Add64~2_combout\,
	datac => \Add64~22_combout\,
	datad => \Add64~0_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\);

-- Location: LCCOMB_X72_Y38_N16
\Div1|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_1~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|op_1~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div1|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X72_Y38_N18
\Div1|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_1~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[36]~107_combout\ & (((!\Div1|auto_generated|divider|divider|op_1~1\)))) # (!\Div1|auto_generated|divider|divider|StageOut[36]~107_combout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[36]~127_combout\ & (!\Div1|auto_generated|divider|divider|op_1~1\)) # (!\Div1|auto_generated|divider|divider|StageOut[36]~127_combout\ & ((\Div1|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div1|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[36]~107_combout\ & !\Div1|auto_generated|divider|divider|StageOut[36]~127_combout\)) # (!\Div1|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[36]~107_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_1~1\,
	combout => \Div1|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div1|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X72_Y38_N20
\Div1|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_1~4_combout\ = (\Div1|auto_generated|divider|divider|op_1~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[37]~135_combout\) # (\Div1|auto_generated|divider|divider|StageOut[37]~106_combout\))))) # 
-- (!\Div1|auto_generated|divider|divider|op_1~3\ & ((\Div1|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[37]~106_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|op_1~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[37]~106_combout\) # (!\Div1|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[37]~106_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_1~3\,
	combout => \Div1|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div1|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X72_Y38_N22
\Div1|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[38]~126_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[38]~105_combout\ & !\Div1|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[38]~105_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_1~5\,
	cout => \Div1|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X72_Y38_N24
\Div1|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_1~8_combout\ = \Div1|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div1|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X63_Y38_N30
\Div1|auto_generated|divider|divider|StageOut[42]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~128_combout\ = (\Div1|auto_generated|divider|divider|op_1~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((!\Div1|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div1|auto_generated|divider|divider|op_11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_11~8_combout\,
	datab => \Div1|auto_generated|divider|divider|op_11~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => \Div1|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~128_combout\);

-- Location: LCCOMB_X72_Y38_N30
\Div1|auto_generated|divider|divider|StageOut[42]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~108_combout\ = (\Div1|auto_generated|divider|divider|op_1~4_combout\ & !\Div1|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Div1|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~108_combout\);

-- Location: LCCOMB_X63_Y38_N12
\Div1|auto_generated|divider|divider|StageOut[41]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[41]~129_combout\ = (\Div1|auto_generated|divider|divider|op_1~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[36]~127_combout\) # ((!\Div1|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div1|auto_generated|divider|divider|op_11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_11~8_combout\,
	datab => \Div1|auto_generated|divider|divider|op_11~0_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => \Div1|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[41]~129_combout\);

-- Location: LCCOMB_X63_Y38_N20
\Div1|auto_generated|divider|divider|StageOut[41]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[41]~109_combout\ = (\Div1|auto_generated|divider|divider|op_1~2_combout\ & !\Div1|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div1|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[41]~109_combout\);

-- Location: LCCOMB_X63_Y38_N26
\Div1|auto_generated|divider|divider|StageOut[40]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~110_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ & \Div1|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datad => \Div1|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~110_combout\);

-- Location: LCCOMB_X63_Y38_N24
\Div1|auto_generated|divider|divider|StageOut[40]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~111_combout\ = (\Div1|auto_generated|divider|divider|op_1~0_combout\ & !\Div1|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div1|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~111_combout\);

-- Location: LCCOMB_X63_Y38_N22
\Div1|auto_generated|divider|my_abs_num|cs1a[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ = \Add64~2_combout\ $ (((\Add64~22_combout\ & \Add64~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add64~2_combout\,
	datac => \Add64~22_combout\,
	datad => \Add64~0_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\);

-- Location: LCCOMB_X63_Y38_N0
\Div1|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_2~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ $ (VCC)
-- \Div1|auto_generated|divider|divider|op_2~1\ = CARRY(\Div1|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Div1|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X63_Y38_N2
\Div1|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_2~2_combout\ = (\Div1|auto_generated|divider|divider|StageOut[40]~110_combout\ & (((!\Div1|auto_generated|divider|divider|op_2~1\)))) # (!\Div1|auto_generated|divider|divider|StageOut[40]~110_combout\ & 
-- ((\Div1|auto_generated|divider|divider|StageOut[40]~111_combout\ & (!\Div1|auto_generated|divider|divider|op_2~1\)) # (!\Div1|auto_generated|divider|divider|StageOut[40]~111_combout\ & ((\Div1|auto_generated|divider|divider|op_2~1\) # (GND)))))
-- \Div1|auto_generated|divider|divider|op_2~3\ = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[40]~110_combout\ & !\Div1|auto_generated|divider|divider|StageOut[40]~111_combout\)) # (!\Div1|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[40]~110_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[40]~111_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_2~1\,
	combout => \Div1|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Div1|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X63_Y38_N4
\Div1|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_2~4_combout\ = (\Div1|auto_generated|divider|divider|op_2~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[41]~129_combout\) # (\Div1|auto_generated|divider|divider|StageOut[41]~109_combout\))))) # 
-- (!\Div1|auto_generated|divider|divider|op_2~3\ & ((\Div1|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[41]~109_combout\) # (GND))))
-- \Div1|auto_generated|divider|divider|op_2~5\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[41]~109_combout\) # (!\Div1|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[41]~109_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_2~3\,
	combout => \Div1|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Div1|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X63_Y38_N6
\Div1|auto_generated|divider|divider|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[42]~128_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[42]~108_combout\ & !\Div1|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[42]~108_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_2~5\,
	cout => \Div1|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X63_Y38_N8
\Div1|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_2~8_combout\ = \Div1|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_2~7_cout\,
	combout => \Div1|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X62_Y40_N26
\Div1|auto_generated|divider|divider|StageOut[46]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~112_combout\ = (!\Div1|auto_generated|divider|divider|op_2~8_combout\ & \Div1|auto_generated|divider|divider|op_2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_2~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~112_combout\);

-- Location: LCCOMB_X63_Y38_N14
\Div1|auto_generated|divider|divider|StageOut[46]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~130_combout\ = (\Div1|auto_generated|divider|divider|op_2~8_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div1|auto_generated|divider|divider|op_1~2_combout\ & 
-- !\Div1|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_1~2_combout\,
	datab => \Div1|auto_generated|divider|divider|op_1~8_combout\,
	datac => \Div1|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[41]~129_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~130_combout\);

-- Location: LCCOMB_X62_Y40_N22
\Div1|auto_generated|divider|divider|StageOut[45]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~136_combout\ = (\Div1|auto_generated|divider|divider|op_2~8_combout\ & ((\Div1|auto_generated|divider|divider|op_1~8_combout\ & ((\Div1|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\))) # 
-- (!\Div1|auto_generated|divider|divider|op_1~8_combout\ & (\Div1|auto_generated|divider|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_1~0_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datac => \Div1|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~136_combout\);

-- Location: LCCOMB_X62_Y40_N28
\Div1|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~113_combout\ = (!\Div1|auto_generated|divider|divider|op_2~8_combout\ & \Div1|auto_generated|divider|divider|op_2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div1|auto_generated|divider|divider|op_2~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X63_Y38_N28
\Div1|auto_generated|divider|divider|StageOut[44]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[44]~114_combout\ = (\Div1|auto_generated|divider|divider|op_2~8_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\)) # (!\Div1|auto_generated|divider|divider|op_2~8_combout\ & 
-- ((\Div1|auto_generated|divider|divider|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\,
	datab => \Div1|auto_generated|divider|divider|op_2~0_combout\,
	datac => \Div1|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[44]~114_combout\);

-- Location: LCCOMB_X62_Y40_N0
\Div1|auto_generated|divider|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~1_cout\ = CARRY((\Add64~0_combout\ & \Div1|auto_generated|divider|divider|StageOut[44]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~0_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[44]~114_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|op_3~1_cout\);

-- Location: LCCOMB_X62_Y40_N2
\Div1|auto_generated|divider|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[45]~136_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[45]~113_combout\ & !\Div1|auto_generated|divider|divider|op_3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[45]~136_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_3~1_cout\,
	cout => \Div1|auto_generated|divider|divider|op_3~3_cout\);

-- Location: LCCOMB_X62_Y40_N4
\Div1|auto_generated|divider|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~5_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[46]~112_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[46]~130_combout\) # (!\Div1|auto_generated|divider|divider|op_3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[46]~112_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[46]~130_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|op_3~3_cout\,
	cout => \Div1|auto_generated|divider|divider|op_3~5_cout\);

-- Location: LCCOMB_X62_Y40_N6
\Div1|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|op_3~6_combout\ = !\Div1|auto_generated|divider|divider|op_3~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|op_3~5_cout\,
	combout => \Div1|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X62_Y40_N8
\Div1|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~0_combout\ = \Div1|auto_generated|divider|divider|op_3~6_combout\ $ (VCC)
-- \Div1|auto_generated|divider|op_1~1\ = CARRY(\Div1|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|op_1~0_combout\,
	cout => \Div1|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X62_Y40_N30
\Div1|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[0]~0_combout\ = (\Add64~22_combout\ & (\Div1|auto_generated|divider|op_1~0_combout\)) # (!\Add64~22_combout\ & ((!\Div1|auto_generated|divider|divider|op_3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add64~22_combout\,
	datac => \Div1|auto_generated|divider|op_1~0_combout\,
	datad => \Div1|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div1|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X56_Y32_N6
\sequential~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~147_combout\ = (\vc|vga_data_0.x\(4) & ((\vc|vga_data_0.x\(3)) # ((\vc|vga_data_0.x\(1) & \vc|vga_data_0.x\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(1),
	datac => \vc|vga_data_0.x\(2),
	datad => \vc|vga_data_0.x\(3),
	combout => \sequential~147_combout\);

-- Location: LCCOMB_X56_Y32_N4
\sequential~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~148_combout\ = ((!\vc|vga_data_0.x\(6) & ((\vc|vga_data_0.x\(5)) # (\sequential~147_combout\)))) # (!\sequential~188_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datab => \sequential~188_combout\,
	datac => \vc|vga_data_0.x\(6),
	datad => \sequential~147_combout\,
	combout => \sequential~148_combout\);

-- Location: LCCOMB_X52_Y31_N6
\LessThan79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan79~0_combout\ = (\vc|vga_data_0.y\(3) & (\vc|vga_data_0.y\(5) & (\vc|vga_data_0.y\(4) & \vc|vga_data_0.y\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datab => \vc|vga_data_0.y\(5),
	datac => \vc|vga_data_0.y\(4),
	datad => \vc|vga_data_0.y\(6),
	combout => \LessThan79~0_combout\);

-- Location: LCCOMB_X52_Y31_N0
\LessThan79~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan79~1_combout\ = (\vc|vga_data_0.y\(7) & (\LessThan79~0_combout\ & ((\vc|vga_data_0.y\(2)) # (\vc|vga_data_0.y\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(2),
	datab => \vc|vga_data_0.y\(7),
	datac => \vc|vga_data_0.y\(1),
	datad => \LessThan79~0_combout\,
	combout => \LessThan79~1_combout\);

-- Location: LCCOMB_X49_Y31_N18
\LessThan78~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan78~2_combout\ = ((!\vc|vga_data_0.y\(1) & (!\vc|vga_data_0.y\(2) & !\vc|vga_data_0.y\(0)))) # (!\vc|vga_data_0.y\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(1),
	datab => \vc|vga_data_0.y\(2),
	datac => \vc|vga_data_0.y\(0),
	datad => \vc|vga_data_0.y\(3),
	combout => \LessThan78~2_combout\);

-- Location: LCCOMB_X53_Y31_N10
\LessThan78~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan78~3_combout\ = (\vc|vga_data_0.y\(6) & ((\vc|vga_data_0.y\(5)) # ((\vc|vga_data_0.y\(4)) # (!\LessThan78~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datab => \LessThan78~2_combout\,
	datac => \vc|vga_data_0.y\(4),
	datad => \vc|vga_data_0.y\(6),
	combout => \LessThan78~3_combout\);

-- Location: LCCOMB_X53_Y31_N0
\sequential~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~137_combout\ = (!\LessThan79~1_combout\ & (\LessThan95~0_combout\ & (\vc|vga_data_0.y\(7) & \LessThan78~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan79~1_combout\,
	datab => \LessThan95~0_combout\,
	datac => \vc|vga_data_0.y\(7),
	datad => \LessThan78~3_combout\,
	combout => \sequential~137_combout\);

-- Location: LCCOMB_X55_Y37_N0
\LessThan70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan70~0_combout\ = (!\vc|vga_data_0.x\(3) & (((!\vc|vga_data_0.x\(0) & !\vc|vga_data_0.x\(1))) # (!\vc|vga_data_0.x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \vc|vga_data_0.x\(1),
	datac => \vc|vga_data_0.x\(3),
	datad => \vc|vga_data_0.x\(2),
	combout => \LessThan70~0_combout\);

-- Location: LCCOMB_X56_Y32_N8
\sequential~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~146_combout\ = (!\vc|vga_data_0.x\(7) & (((!\vc|vga_data_0.x\(4) & \LessThan70~0_combout\)) # (!\vc|vga_data_0.x\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datab => \vc|vga_data_0.x\(7),
	datac => \vc|vga_data_0.x\(4),
	datad => \LessThan70~0_combout\,
	combout => \sequential~146_combout\);

-- Location: LCCOMB_X60_Y32_N22
\sequential~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~149_combout\ = (!\sequential~148_combout\ & (\sequential~137_combout\ & !\sequential~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~148_combout\,
	datab => \sequential~137_combout\,
	datac => \sequential~146_combout\,
	combout => \sequential~149_combout\);

-- Location: LCCOMB_X57_Y30_N26
\sequential~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~142_combout\ = (\vc|vga_data_0.x\(5)) # ((\vc|vga_data_0.x\(4)) # ((\vc|vga_data_0.x\(3) & \vc|vga_data_0.x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datab => \vc|vga_data_0.x\(5),
	datac => \vc|vga_data_0.x\(2),
	datad => \vc|vga_data_0.x\(4),
	combout => \sequential~142_combout\);

-- Location: LCCOMB_X58_Y32_N0
\LessThan87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan87~0_combout\ = (\vc|vga_data_0.x\(3) & ((\vc|vga_data_0.x\(2)) # ((\vc|vga_data_0.x\(0) & \vc|vga_data_0.x\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datab => \vc|vga_data_0.x\(0),
	datac => \vc|vga_data_0.x\(1),
	datad => \vc|vga_data_0.x\(2),
	combout => \LessThan87~0_combout\);

-- Location: LCCOMB_X57_Y30_N28
\sequential~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~141_combout\ = (!\vc|vga_data_0.x\(7) & (!\vc|vga_data_0.x\(5) & ((!\LessThan87~0_combout\) # (!\vc|vga_data_0.x\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \LessThan87~0_combout\,
	datac => \vc|vga_data_0.x\(7),
	datad => \vc|vga_data_0.x\(5),
	combout => \sequential~141_combout\);

-- Location: LCCOMB_X57_Y30_N0
\sequential~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~143_combout\ = ((\sequential~141_combout\) # ((!\vc|vga_data_0.x\(6) & \sequential~142_combout\))) # (!\sequential~190_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~190_combout\,
	datab => \vc|vga_data_0.x\(6),
	datac => \sequential~142_combout\,
	datad => \sequential~141_combout\,
	combout => \sequential~143_combout\);

-- Location: LCCOMB_X55_Y32_N26
\sequential~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~138_combout\ = (!\vc|vga_data_0.x\(7) & (!\vc|vga_data_0.x\(10) & (!\vc|vga_data_0.x\(8) & !\vc|vga_data_0.x\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \vc|vga_data_0.x\(10),
	datac => \vc|vga_data_0.x\(8),
	datad => \vc|vga_data_0.x\(9),
	combout => \sequential~138_combout\);

-- Location: LCCOMB_X56_Y32_N14
\sequential~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~139_combout\ = ((!\vc|vga_data_0.x\(6) & ((\LessThan70~0_combout\) # (!\sequential~44_combout\)))) # (!\sequential~138_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan70~0_combout\,
	datab => \sequential~44_combout\,
	datac => \sequential~138_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~139_combout\);

-- Location: LCCOMB_X56_Y32_N28
\LessThan82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan82~0_combout\ = (!\vc|vga_data_0.x\(3) & ((!\vc|vga_data_0.x\(1)) # (!\vc|vga_data_0.x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(2),
	datac => \vc|vga_data_0.x\(1),
	datad => \vc|vga_data_0.x\(3),
	combout => \LessThan82~0_combout\);

-- Location: LCCOMB_X56_Y32_N18
\sequential~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~140_combout\ = (\sequential~139_combout\) # ((\LessThan25~1_combout\ & ((\vc|vga_data_0.x\(4)) # (!\LessThan82~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \sequential~139_combout\,
	datac => \LessThan25~1_combout\,
	datad => \LessThan82~0_combout\,
	combout => \sequential~140_combout\);

-- Location: LCCOMB_X60_Y32_N14
\s_char_2[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2[0]~6_combout\ = (\sequential~137_combout\ & ((!\sequential~140_combout\) # (!\sequential~143_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~143_combout\,
	datab => \sequential~137_combout\,
	datad => \sequential~140_combout\,
	combout => \s_char_2[0]~6_combout\);

-- Location: LCCOMB_X67_Y38_N0
\Add65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add65~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add65~0_combout\,
	cout => \Add65~1\);

-- Location: LCCOMB_X67_Y38_N2
\Add65~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~2_combout\ = (\vc|vga_data_0.x\(1) & (\Add65~1\ & VCC)) # (!\vc|vga_data_0.x\(1) & (!\Add65~1\))
-- \Add65~3\ = CARRY((!\vc|vga_data_0.x\(1) & !\Add65~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add65~1\,
	combout => \Add65~2_combout\,
	cout => \Add65~3\);

-- Location: LCCOMB_X67_Y38_N4
\Add65~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~4_combout\ = (\vc|vga_data_0.x\(2) & (\Add65~3\ $ (GND))) # (!\vc|vga_data_0.x\(2) & (!\Add65~3\ & VCC))
-- \Add65~5\ = CARRY((\vc|vga_data_0.x\(2) & !\Add65~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add65~3\,
	combout => \Add65~4_combout\,
	cout => \Add65~5\);

-- Location: LCCOMB_X67_Y38_N6
\Add65~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add65~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add65~5\))
-- \Add65~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add65~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add65~5\,
	combout => \Add65~6_combout\,
	cout => \Add65~7\);

-- Location: LCCOMB_X67_Y38_N8
\Add65~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~8_combout\ = (\vc|vga_data_0.x\(4) & (\Add65~7\ $ (GND))) # (!\vc|vga_data_0.x\(4) & (!\Add65~7\ & VCC))
-- \Add65~9\ = CARRY((\vc|vga_data_0.x\(4) & !\Add65~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add65~7\,
	combout => \Add65~8_combout\,
	cout => \Add65~9\);

-- Location: LCCOMB_X67_Y38_N10
\Add65~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~10_combout\ = (\vc|vga_data_0.x\(5) & (!\Add65~9\)) # (!\vc|vga_data_0.x\(5) & ((\Add65~9\) # (GND)))
-- \Add65~11\ = CARRY((!\Add65~9\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add65~9\,
	combout => \Add65~10_combout\,
	cout => \Add65~11\);

-- Location: LCCOMB_X67_Y38_N12
\Add65~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~12_combout\ = (\vc|vga_data_0.x\(6) & ((GND) # (!\Add65~11\))) # (!\vc|vga_data_0.x\(6) & (\Add65~11\ $ (GND)))
-- \Add65~13\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add65~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add65~11\,
	combout => \Add65~12_combout\,
	cout => \Add65~13\);

-- Location: LCCOMB_X67_Y38_N14
\Add65~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~14_combout\ = (\vc|vga_data_0.x\(7) & (\Add65~13\ & VCC)) # (!\vc|vga_data_0.x\(7) & (!\Add65~13\))
-- \Add65~15\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add65~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add65~13\,
	combout => \Add65~14_combout\,
	cout => \Add65~15\);

-- Location: LCCOMB_X67_Y38_N16
\Add65~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~16_combout\ = (\vc|vga_data_0.x\(8) & ((GND) # (!\Add65~15\))) # (!\vc|vga_data_0.x\(8) & (\Add65~15\ $ (GND)))
-- \Add65~17\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add65~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add65~15\,
	combout => \Add65~16_combout\,
	cout => \Add65~17\);

-- Location: LCCOMB_X67_Y38_N18
\Add65~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~18_combout\ = (\vc|vga_data_0.x\(9) & (\Add65~17\ & VCC)) # (!\vc|vga_data_0.x\(9) & (!\Add65~17\))
-- \Add65~19\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add65~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add65~17\,
	combout => \Add65~18_combout\,
	cout => \Add65~19\);

-- Location: LCCOMB_X67_Y38_N20
\Add65~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~20_combout\ = (\vc|vga_data_0.x\(10) & ((GND) # (!\Add65~19\))) # (!\vc|vga_data_0.x\(10) & (\Add65~19\ $ (GND)))
-- \Add65~21\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add65~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add65~19\,
	combout => \Add65~20_combout\,
	cout => \Add65~21\);

-- Location: LCCOMB_X67_Y38_N22
\Add65~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add65~22_combout\ = !\Add65~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add65~21\,
	combout => \Add65~22_combout\);

-- Location: LCCOMB_X66_Y38_N12
\Div2|auto_generated|divider|my_abs_num|cs1a[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ = (!\Add65~2_combout\ & (!\Add65~0_combout\ & !\Add65~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~2_combout\,
	datac => \Add65~0_combout\,
	datad => \Add65~4_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\);

-- Location: LCCOMB_X67_Y38_N24
\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (!\Add65~6_combout\ & (!\Add65~8_combout\ & (\Add65~22_combout\ & \Div2|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~6_combout\,
	datab => \Add65~8_combout\,
	datac => \Add65~22_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X67_Y38_N30
\Div2|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add65~10_combout\ & (\Add65~12_combout\ & !\Add65~22_combout\)) # (!\Add65~10_combout\ & (!\Add65~12_combout\ & 
-- \Add65~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~10_combout\,
	datab => \Add65~12_combout\,
	datac => \Add65~22_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X67_Y38_N28
\Div2|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add65~22_combout\ & (!\Add65~14_combout\ & !\Add65~16_combout\)) # (!\Add65~22_combout\ & (\Add65~14_combout\ & 
-- \Add65~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~22_combout\,
	datab => \Add65~14_combout\,
	datac => \Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \Add65~16_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X68_Y38_N28
\Div2|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add65~20_combout\ & (!\Add65~22_combout\ & \Add65~18_combout\)) # (!\Add65~20_combout\ & (\Add65~22_combout\ & 
-- !\Add65~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~20_combout\,
	datab => \Add65~22_combout\,
	datac => \Add65~18_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X67_Y38_N26
\Div2|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \Add65~20_combout\ $ (((\Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\Add65~18_combout\)) # (!\Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- ((\Add65~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~18_combout\,
	datab => \Add65~20_combout\,
	datac => \Add65~22_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X68_Y38_N10
\Div2|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|op_4~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div2|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X68_Y38_N12
\Div2|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~2_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div2|auto_generated|divider|divider|op_4~1\)) # (!\Div2|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & 
-- ((\Div2|auto_generated|divider|divider|op_4~1\) # (GND)))
-- \Div2|auto_generated|divider|divider|op_4~3\ = CARRY((!\Div2|auto_generated|divider|divider|op_4~1\) # (!\Div2|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_4~1\,
	combout => \Div2|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div2|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X68_Y38_N14
\Div2|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~4_combout\ = \Div2|auto_generated|divider|divider|op_4~3\ $ (GND)
-- \Div2|auto_generated|divider|divider|op_4~5\ = CARRY(!\Div2|auto_generated|divider|divider|op_4~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_4~3\,
	combout => \Div2|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div2|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X68_Y38_N16
\Div2|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_4~6_combout\ = !\Div2|auto_generated|divider|divider|op_4~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_4~5\,
	combout => \Div2|auto_generated|divider|divider|op_4~6_combout\);

-- Location: LCCOMB_X68_Y38_N30
\Div2|auto_generated|divider|divider|StageOut[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[9]~80_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & \Div2|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[9]~80_combout\);

-- Location: LCCOMB_X68_Y38_N0
\Div2|auto_generated|divider|divider|StageOut[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[9]~81_combout\ = (\Div2|auto_generated|divider|divider|op_4~2_combout\ & !\Div2|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div2|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[9]~81_combout\);

-- Location: LCCOMB_X68_Y38_N6
\Div2|auto_generated|divider|divider|StageOut[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[8]~82_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & \Div2|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => \Div2|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[8]~82_combout\);

-- Location: LCCOMB_X68_Y38_N8
\Div2|auto_generated|divider|divider|StageOut[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[8]~83_combout\ = (\Div2|auto_generated|divider|divider|op_4~0_combout\ & !\Div2|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Div2|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[8]~83_combout\);

-- Location: LCCOMB_X66_Y38_N26
\Div2|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = \Add65~18_combout\ $ (\Add65~22_combout\ $ (\Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add65~18_combout\,
	datac => \Add65~22_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X68_Y38_N18
\Div2|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|op_5~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div2|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X68_Y38_N20
\Div2|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~2_combout\ = (\Div2|auto_generated|divider|divider|StageOut[8]~82_combout\ & (((!\Div2|auto_generated|divider|divider|op_5~1\)))) # (!\Div2|auto_generated|divider|divider|StageOut[8]~82_combout\ & 
-- ((\Div2|auto_generated|divider|divider|StageOut[8]~83_combout\ & (!\Div2|auto_generated|divider|divider|op_5~1\)) # (!\Div2|auto_generated|divider|divider|StageOut[8]~83_combout\ & ((\Div2|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div2|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[8]~82_combout\ & !\Div2|auto_generated|divider|divider|StageOut[8]~83_combout\)) # (!\Div2|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[8]~82_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[8]~83_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_5~1\,
	combout => \Div2|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div2|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X68_Y38_N22
\Div2|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~4_combout\ = (\Div2|auto_generated|divider|divider|op_5~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[9]~80_combout\) # (\Div2|auto_generated|divider|divider|StageOut[9]~81_combout\))))) # 
-- (!\Div2|auto_generated|divider|divider|op_5~3\ & ((\Div2|auto_generated|divider|divider|StageOut[9]~80_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[9]~81_combout\) # (GND))))
-- \Div2|auto_generated|divider|divider|op_5~5\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[9]~80_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[9]~81_combout\) # (!\Div2|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[9]~80_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[9]~81_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_5~3\,
	combout => \Div2|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div2|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X68_Y38_N24
\Div2|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|op_5~5\ & ((\Div2|auto_generated|divider|divider|op_4~6_combout\) # (!\Div2|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div2|auto_generated|divider|divider|op_4~4_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_5~5\,
	cout => \Div2|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X68_Y38_N26
\Div2|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_5~8_combout\ = \Div2|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div2|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X68_Y38_N2
\Div2|auto_generated|divider|divider|StageOut[14]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[14]~131_combout\ = (\Div2|auto_generated|divider|divider|op_5~8_combout\ & ((\Div2|auto_generated|divider|divider|op_4~6_combout\ & ((\Div2|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))) # 
-- (!\Div2|auto_generated|divider|divider|op_4~6_combout\ & (\Div2|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_4~2_combout\,
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datac => \Div2|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[14]~131_combout\);

-- Location: LCCOMB_X68_Y38_N4
\Div2|auto_generated|divider|divider|StageOut[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[14]~84_combout\ = (\Div2|auto_generated|divider|divider|op_5~4_combout\ & !\Div2|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div2|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[14]~84_combout\);

-- Location: LCCOMB_X69_Y38_N30
\Div2|auto_generated|divider|divider|StageOut[13]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[13]~85_combout\ = (!\Div2|auto_generated|divider|divider|op_5~8_combout\ & \Div2|auto_generated|divider|divider|op_5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_5~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[13]~85_combout\);

-- Location: LCCOMB_X70_Y38_N24
\Div2|auto_generated|divider|divider|StageOut[13]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[13]~132_combout\ = (\Div2|auto_generated|divider|divider|op_5~8_combout\ & ((\Div2|auto_generated|divider|divider|op_4~6_combout\ & (\Div2|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|op_4~6_combout\ & ((\Div2|auto_generated|divider|divider|op_4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datab => \Div2|auto_generated|divider|divider|op_4~0_combout\,
	datac => \Div2|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div2|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[13]~132_combout\);

-- Location: LCCOMB_X66_Y38_N10
\Div2|auto_generated|divider|divider|StageOut[12]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[12]~115_combout\ = (\Div2|auto_generated|divider|divider|op_5~8_combout\ & (\Add65~18_combout\ $ (\Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ $ (\Add65~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~18_combout\,
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datac => \Add65~22_combout\,
	datad => \Div2|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[12]~115_combout\);

-- Location: LCCOMB_X70_Y38_N28
\Div2|auto_generated|divider|divider|StageOut[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[12]~86_combout\ = (\Div2|auto_generated|divider|divider|op_5~0_combout\ & !\Div2|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_5~0_combout\,
	datad => \Div2|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[12]~86_combout\);

-- Location: LCCOMB_X66_Y38_N20
\Div2|auto_generated|divider|my_abs_num|cs1a[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ = \Add65~16_combout\ $ (((\Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add65~14_combout\))) # (!\Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- (\Add65~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \Add65~22_combout\,
	datac => \Add65~14_combout\,
	datad => \Add65~16_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\);

-- Location: LCCOMB_X69_Y38_N0
\Div2|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|op_6~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div2|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X69_Y38_N2
\Div2|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~2_combout\ = (\Div2|auto_generated|divider|divider|StageOut[12]~115_combout\ & (((!\Div2|auto_generated|divider|divider|op_6~1\)))) # (!\Div2|auto_generated|divider|divider|StageOut[12]~115_combout\ & 
-- ((\Div2|auto_generated|divider|divider|StageOut[12]~86_combout\ & (!\Div2|auto_generated|divider|divider|op_6~1\)) # (!\Div2|auto_generated|divider|divider|StageOut[12]~86_combout\ & ((\Div2|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div2|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[12]~115_combout\ & !\Div2|auto_generated|divider|divider|StageOut[12]~86_combout\)) # (!\Div2|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[12]~86_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_6~1\,
	combout => \Div2|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div2|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X69_Y38_N4
\Div2|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~4_combout\ = (\Div2|auto_generated|divider|divider|op_6~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[13]~85_combout\) # (\Div2|auto_generated|divider|divider|StageOut[13]~132_combout\))))) # 
-- (!\Div2|auto_generated|divider|divider|op_6~3\ & ((\Div2|auto_generated|divider|divider|StageOut[13]~85_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[13]~132_combout\) # (GND))))
-- \Div2|auto_generated|divider|divider|op_6~5\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[13]~85_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[13]~132_combout\) # (!\Div2|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[13]~85_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_6~3\,
	combout => \Div2|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div2|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X69_Y38_N6
\Div2|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[14]~131_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[14]~84_combout\ & !\Div2|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[14]~131_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[14]~84_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_6~5\,
	cout => \Div2|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X69_Y38_N8
\Div2|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_6~8_combout\ = \Div2|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div2|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X69_Y38_N12
\Div2|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~88_combout\ = (!\Div2|auto_generated|divider|divider|op_6~8_combout\ & \Div2|auto_generated|divider|divider|op_6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_6~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X70_Y38_N18
\Div2|auto_generated|divider|divider|StageOut[17]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~117_combout\ = (\Div2|auto_generated|divider|divider|op_6~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[12]~115_combout\) # ((\Div2|auto_generated|divider|divider|op_5~0_combout\ & 
-- !\Div2|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_5~0_combout\,
	datab => \Div2|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div2|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datad => \Div2|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~117_combout\);

-- Location: LCCOMB_X69_Y38_N10
\Div2|auto_generated|divider|divider|StageOut[16]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~89_combout\ = (\Div2|auto_generated|divider|divider|op_6~8_combout\ & \Div2|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~89_combout\);

-- Location: LCCOMB_X69_Y38_N24
\Div2|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~90_combout\ = (!\Div2|auto_generated|divider|divider|op_6~8_combout\ & \Div2|auto_generated|divider|divider|op_6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_6~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X66_Y38_N22
\Div2|auto_generated|divider|my_abs_num|cs1a[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add65~14_combout\ $ (\Add65~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Add65~14_combout\,
	datad => \Add65~22_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\);

-- Location: LCCOMB_X69_Y38_N14
\Div2|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|op_7~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div2|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X69_Y38_N16
\Div2|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~2_combout\ = (\Div2|auto_generated|divider|divider|StageOut[16]~89_combout\ & (((!\Div2|auto_generated|divider|divider|op_7~1\)))) # (!\Div2|auto_generated|divider|divider|StageOut[16]~89_combout\ & 
-- ((\Div2|auto_generated|divider|divider|StageOut[16]~90_combout\ & (!\Div2|auto_generated|divider|divider|op_7~1\)) # (!\Div2|auto_generated|divider|divider|StageOut[16]~90_combout\ & ((\Div2|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div2|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[16]~89_combout\ & !\Div2|auto_generated|divider|divider|StageOut[16]~90_combout\)) # (!\Div2|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[16]~89_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_7~1\,
	combout => \Div2|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div2|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X69_Y38_N18
\Div2|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~4_combout\ = (\Div2|auto_generated|divider|divider|op_7~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[17]~88_combout\) # (\Div2|auto_generated|divider|divider|StageOut[17]~117_combout\))))) # 
-- (!\Div2|auto_generated|divider|divider|op_7~3\ & ((\Div2|auto_generated|divider|divider|StageOut[17]~88_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[17]~117_combout\) # (GND))))
-- \Div2|auto_generated|divider|divider|op_7~5\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[17]~88_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[17]~117_combout\) # (!\Div2|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_7~3\,
	combout => \Div2|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div2|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X69_Y38_N26
\Div2|auto_generated|divider|divider|StageOut[18]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~116_combout\ = (\Div2|auto_generated|divider|divider|op_6~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((!\Div2|auto_generated|divider|divider|op_5~8_combout\ & 
-- \Div2|auto_generated|divider|divider|op_5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div2|auto_generated|divider|divider|op_5~2_combout\,
	datac => \Div2|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[13]~132_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~116_combout\);

-- Location: LCCOMB_X69_Y38_N28
\Div2|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~87_combout\ = (\Div2|auto_generated|divider|divider|op_6~4_combout\ & !\Div2|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Div2|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X69_Y38_N20
\Div2|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[18]~116_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[18]~87_combout\ & !\Div2|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[18]~116_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_7~5\,
	cout => \Div2|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X69_Y38_N22
\Div2|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_7~8_combout\ = \Div2|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div2|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X70_Y38_N30
\Div2|auto_generated|divider|divider|StageOut[22]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~91_combout\ = (\Div2|auto_generated|divider|divider|op_7~4_combout\ & !\Div2|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|op_7~4_combout\,
	datad => \Div2|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~91_combout\);

-- Location: LCCOMB_X70_Y38_N4
\Div2|auto_generated|divider|divider|StageOut[22]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~118_combout\ = (\Div2|auto_generated|divider|divider|op_7~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((!\Div2|auto_generated|divider|divider|op_6~8_combout\ & 
-- \Div2|auto_generated|divider|divider|op_6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_6~8_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datac => \Div2|auto_generated|divider|divider|op_6~2_combout\,
	datad => \Div2|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~118_combout\);

-- Location: LCCOMB_X70_Y38_N22
\Div2|auto_generated|divider|divider|StageOut[21]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~133_combout\ = (\Div2|auto_generated|divider|divider|op_7~8_combout\ & ((\Div2|auto_generated|divider|divider|op_6~8_combout\ & (\Div2|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|op_6~8_combout\ & ((\Div2|auto_generated|divider|divider|op_6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_6~8_combout\,
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datac => \Div2|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div2|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~133_combout\);

-- Location: LCCOMB_X70_Y38_N20
\Div2|auto_generated|divider|divider|StageOut[21]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~92_combout\ = (\Div2|auto_generated|divider|divider|op_7~2_combout\ & !\Div2|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_7~2_combout\,
	datad => \Div2|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~92_combout\);

-- Location: LCCOMB_X70_Y38_N6
\Div2|auto_generated|divider|divider|StageOut[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~93_combout\ = (\Div2|auto_generated|divider|divider|op_7~0_combout\ & !\Div2|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_7~0_combout\,
	datad => \Div2|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~93_combout\);

-- Location: LCCOMB_X70_Y38_N2
\Div2|auto_generated|divider|divider|StageOut[20]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~119_combout\ = (\Div2|auto_generated|divider|divider|op_7~8_combout\ & (\Add65~14_combout\ $ (\Add65~22_combout\ $ (\Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~14_combout\,
	datab => \Add65~22_combout\,
	datac => \Div2|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~119_combout\);

-- Location: LCCOMB_X66_Y38_N28
\Div2|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \Add65~12_combout\ $ (((\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add65~10_combout\))) # (!\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- (\Add65~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~22_combout\,
	datab => \Add65~12_combout\,
	datac => \Add65~10_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X70_Y38_N8
\Div2|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|op_8~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div2|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X70_Y38_N10
\Div2|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~2_combout\ = (\Div2|auto_generated|divider|divider|StageOut[20]~93_combout\ & (((!\Div2|auto_generated|divider|divider|op_8~1\)))) # (!\Div2|auto_generated|divider|divider|StageOut[20]~93_combout\ & 
-- ((\Div2|auto_generated|divider|divider|StageOut[20]~119_combout\ & (!\Div2|auto_generated|divider|divider|op_8~1\)) # (!\Div2|auto_generated|divider|divider|StageOut[20]~119_combout\ & ((\Div2|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div2|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[20]~93_combout\ & !\Div2|auto_generated|divider|divider|StageOut[20]~119_combout\)) # (!\Div2|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[20]~93_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_8~1\,
	combout => \Div2|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div2|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X70_Y38_N12
\Div2|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~4_combout\ = (\Div2|auto_generated|divider|divider|op_8~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[21]~133_combout\) # (\Div2|auto_generated|divider|divider|StageOut[21]~92_combout\))))) # 
-- (!\Div2|auto_generated|divider|divider|op_8~3\ & ((\Div2|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[21]~92_combout\) # (GND))))
-- \Div2|auto_generated|divider|divider|op_8~5\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[21]~92_combout\) # (!\Div2|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[21]~92_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_8~3\,
	combout => \Div2|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div2|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X70_Y38_N14
\Div2|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[22]~91_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[22]~118_combout\ & !\Div2|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[22]~91_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[22]~118_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_8~5\,
	cout => \Div2|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X70_Y38_N16
\Div2|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_8~8_combout\ = \Div2|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div2|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X69_Y40_N28
\Div2|auto_generated|divider|divider|StageOut[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[24]~97_combout\ = (!\Div2|auto_generated|divider|divider|op_8~8_combout\ & \Div2|auto_generated|divider|divider|op_8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_8~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[24]~97_combout\);

-- Location: LCCOMB_X69_Y40_N16
\Div2|auto_generated|divider|divider|StageOut[24]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[24]~96_combout\ = (\Div2|auto_generated|divider|divider|op_8~8_combout\ & \Div2|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[24]~96_combout\);

-- Location: LCCOMB_X69_Y40_N26
\Div2|auto_generated|divider|my_abs_num|cs1a[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ = \Add65~22_combout\ $ (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add65~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~22_combout\,
	datac => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add65~10_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\);

-- Location: LCCOMB_X69_Y40_N2
\Div2|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|op_9~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div2|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X69_Y40_N4
\Div2|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~2_combout\ = (\Div2|auto_generated|divider|divider|StageOut[24]~97_combout\ & (((!\Div2|auto_generated|divider|divider|op_9~1\)))) # (!\Div2|auto_generated|divider|divider|StageOut[24]~97_combout\ & 
-- ((\Div2|auto_generated|divider|divider|StageOut[24]~96_combout\ & (!\Div2|auto_generated|divider|divider|op_9~1\)) # (!\Div2|auto_generated|divider|divider|StageOut[24]~96_combout\ & ((\Div2|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div2|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[24]~97_combout\ & !\Div2|auto_generated|divider|divider|StageOut[24]~96_combout\)) # (!\Div2|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[24]~97_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[24]~96_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_9~1\,
	combout => \Div2|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div2|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X69_Y40_N22
\Div2|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~120_combout\ = (\Div2|auto_generated|divider|divider|op_8~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((!\Div2|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div2|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datac => \Div2|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_7~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X70_Y38_N26
\Div2|auto_generated|divider|divider|StageOut[26]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~94_combout\ = (\Div2|auto_generated|divider|divider|op_8~4_combout\ & !\Div2|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_8~4_combout\,
	datad => \Div2|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~94_combout\);

-- Location: LCCOMB_X69_Y40_N12
\Div2|auto_generated|divider|divider|StageOut[25]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~121_combout\ = (\Div2|auto_generated|divider|divider|op_8~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[20]~119_combout\) # ((!\Div2|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div2|auto_generated|divider|divider|op_7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div2|auto_generated|divider|divider|op_7~0_combout\,
	datac => \Div2|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div2|auto_generated|divider|divider|StageOut[20]~119_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~121_combout\);

-- Location: LCCOMB_X70_Y38_N0
\Div2|auto_generated|divider|divider|StageOut[25]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~95_combout\ = (\Div2|auto_generated|divider|divider|op_8~2_combout\ & !\Div2|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_8~2_combout\,
	datad => \Div2|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~95_combout\);

-- Location: LCCOMB_X69_Y40_N6
\Div2|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~4_combout\ = (\Div2|auto_generated|divider|divider|op_9~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[25]~121_combout\) # (\Div2|auto_generated|divider|divider|StageOut[25]~95_combout\))))) # 
-- (!\Div2|auto_generated|divider|divider|op_9~3\ & ((\Div2|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[25]~95_combout\) # (GND))))
-- \Div2|auto_generated|divider|divider|op_9~5\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[25]~95_combout\) # (!\Div2|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_9~3\,
	combout => \Div2|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div2|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X69_Y40_N8
\Div2|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[26]~120_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[26]~94_combout\ & !\Div2|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[26]~94_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_9~5\,
	cout => \Div2|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X69_Y40_N10
\Div2|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_9~8_combout\ = \Div2|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div2|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X69_Y40_N18
\Div2|auto_generated|divider|divider|StageOut[29]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[29]~134_combout\ = (\Div2|auto_generated|divider|divider|op_9~8_combout\ & ((\Div2|auto_generated|divider|divider|op_8~8_combout\ & ((\Div2|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\))) # 
-- (!\Div2|auto_generated|divider|divider|op_8~8_combout\ & (\Div2|auto_generated|divider|divider|op_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_8~0_combout\,
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datac => \Div2|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[29]~134_combout\);

-- Location: LCCOMB_X69_Y40_N14
\Div2|auto_generated|divider|divider|StageOut[30]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[30]~122_combout\ = (\Div2|auto_generated|divider|divider|op_9~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((!\Div2|auto_generated|divider|divider|op_8~8_combout\ & 
-- \Div2|auto_generated|divider|divider|op_8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datab => \Div2|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div2|auto_generated|divider|divider|op_8~2_combout\,
	datad => \Div2|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[30]~122_combout\);

-- Location: LCCOMB_X69_Y40_N0
\Div2|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Div2|auto_generated|divider|divider|op_9~4_combout\ & !\Div2|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div2|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X69_Y40_N30
\Div2|auto_generated|divider|divider|StageOut[29]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[29]~99_combout\ = (\Div2|auto_generated|divider|divider|op_9~2_combout\ & !\Div2|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div2|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[29]~99_combout\);

-- Location: LCCOMB_X69_Y40_N20
\Div2|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[28]~100_combout\ = (\Div2|auto_generated|divider|divider|op_9~0_combout\ & !\Div2|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div2|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X69_Y40_N24
\Div2|auto_generated|divider|divider|StageOut[28]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[28]~123_combout\ = (\Div2|auto_generated|divider|divider|op_9~8_combout\ & (\Add65~10_combout\ $ (\Add65~22_combout\ $ (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~10_combout\,
	datab => \Add65~22_combout\,
	datac => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Div2|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[28]~123_combout\);

-- Location: LCCOMB_X67_Y40_N20
\Div2|auto_generated|divider|my_abs_num|cs1a[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ = (!\Add65~4_combout\ & (\Add65~22_combout\ & (!\Add65~0_combout\ & !\Add65~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~4_combout\,
	datab => \Add65~22_combout\,
	datac => \Add65~0_combout\,
	datad => \Add65~2_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\);

-- Location: LCCOMB_X67_Y40_N14
\Div2|auto_generated|divider|my_abs_num|cs1a[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ = \Add65~8_combout\ $ (((\Div2|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & ((\Add65~6_combout\))) # (!\Div2|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & 
-- (\Add65~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~8_combout\,
	datab => \Add65~22_combout\,
	datac => \Add65~6_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\);

-- Location: LCCOMB_X68_Y40_N8
\Div2|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_10~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|op_10~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div2|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X68_Y40_N10
\Div2|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_10~2_combout\ = (\Div2|auto_generated|divider|divider|StageOut[28]~100_combout\ & (((!\Div2|auto_generated|divider|divider|op_10~1\)))) # (!\Div2|auto_generated|divider|divider|StageOut[28]~100_combout\ & 
-- ((\Div2|auto_generated|divider|divider|StageOut[28]~123_combout\ & (!\Div2|auto_generated|divider|divider|op_10~1\)) # (!\Div2|auto_generated|divider|divider|StageOut[28]~123_combout\ & ((\Div2|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div2|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[28]~100_combout\ & !\Div2|auto_generated|divider|divider|StageOut[28]~123_combout\)) # (!\Div2|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_10~1\,
	combout => \Div2|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div2|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X68_Y40_N12
\Div2|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_10~4_combout\ = (\Div2|auto_generated|divider|divider|op_10~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[29]~99_combout\) # (\Div2|auto_generated|divider|divider|StageOut[29]~134_combout\))))) # 
-- (!\Div2|auto_generated|divider|divider|op_10~3\ & ((\Div2|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[29]~134_combout\) # (GND))))
-- \Div2|auto_generated|divider|divider|op_10~5\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[29]~134_combout\) # (!\Div2|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[29]~99_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_10~3\,
	combout => \Div2|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div2|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X68_Y40_N14
\Div2|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[30]~122_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[30]~98_combout\ & !\Div2|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[30]~122_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_10~5\,
	cout => \Div2|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X68_Y40_N16
\Div2|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_10~8_combout\ = \Div2|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div2|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X68_Y40_N2
\Div2|auto_generated|divider|divider|StageOut[34]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[34]~124_combout\ = (\Div2|auto_generated|divider|divider|op_10~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div2|auto_generated|divider|divider|op_9~2_combout\ & 
-- !\Div2|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_9~2_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datac => \Div2|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[34]~124_combout\);

-- Location: LCCOMB_X68_Y40_N0
\Div2|auto_generated|divider|divider|StageOut[34]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[34]~101_combout\ = (\Div2|auto_generated|divider|divider|op_10~4_combout\ & !\Div2|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_10~4_combout\,
	datad => \Div2|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[34]~101_combout\);

-- Location: LCCOMB_X68_Y40_N4
\Div2|auto_generated|divider|divider|StageOut[33]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~125_combout\ = (\Div2|auto_generated|divider|divider|op_10~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[28]~123_combout\) # ((\Div2|auto_generated|divider|divider|op_9~0_combout\ & 
-- !\Div2|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datab => \Div2|auto_generated|divider|divider|op_9~0_combout\,
	datac => \Div2|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~125_combout\);

-- Location: LCCOMB_X68_Y40_N18
\Div2|auto_generated|divider|divider|StageOut[33]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[33]~102_combout\ = (\Div2|auto_generated|divider|divider|op_10~2_combout\ & !\Div2|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div2|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[33]~102_combout\);

-- Location: LCCOMB_X68_Y40_N6
\Div2|auto_generated|divider|divider|StageOut[32]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[32]~104_combout\ = (\Div2|auto_generated|divider|divider|op_10~0_combout\ & !\Div2|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div2|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[32]~104_combout\);

-- Location: LCCOMB_X68_Y40_N20
\Div2|auto_generated|divider|divider|StageOut[32]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[32]~103_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ & \Div2|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datad => \Div2|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[32]~103_combout\);

-- Location: LCCOMB_X67_Y40_N12
\Div2|auto_generated|divider|my_abs_num|cs1a[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ = \Add65~6_combout\ $ (\Add65~22_combout\ $ (\Div2|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~6_combout\,
	datac => \Add65~22_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\);

-- Location: LCCOMB_X68_Y40_N22
\Div2|auto_generated|divider|divider|op_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_11~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|op_11~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|op_11~0_combout\,
	cout => \Div2|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X68_Y40_N24
\Div2|auto_generated|divider|divider|op_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_11~2_combout\ = (\Div2|auto_generated|divider|divider|StageOut[32]~104_combout\ & (((!\Div2|auto_generated|divider|divider|op_11~1\)))) # (!\Div2|auto_generated|divider|divider|StageOut[32]~104_combout\ & 
-- ((\Div2|auto_generated|divider|divider|StageOut[32]~103_combout\ & (!\Div2|auto_generated|divider|divider|op_11~1\)) # (!\Div2|auto_generated|divider|divider|StageOut[32]~103_combout\ & ((\Div2|auto_generated|divider|divider|op_11~1\) # (GND)))))
-- \Div2|auto_generated|divider|divider|op_11~3\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[32]~104_combout\ & !\Div2|auto_generated|divider|divider|StageOut[32]~103_combout\)) # (!\Div2|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[32]~104_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[32]~103_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_11~1\,
	combout => \Div2|auto_generated|divider|divider|op_11~2_combout\,
	cout => \Div2|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X68_Y40_N26
\Div2|auto_generated|divider|divider|op_11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_11~4_combout\ = (\Div2|auto_generated|divider|divider|op_11~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[33]~125_combout\) # (\Div2|auto_generated|divider|divider|StageOut[33]~102_combout\))))) # 
-- (!\Div2|auto_generated|divider|divider|op_11~3\ & ((\Div2|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[33]~102_combout\) # (GND))))
-- \Div2|auto_generated|divider|divider|op_11~5\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[33]~102_combout\) # (!\Div2|auto_generated|divider|divider|op_11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[33]~102_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_11~3\,
	combout => \Div2|auto_generated|divider|divider|op_11~4_combout\,
	cout => \Div2|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X68_Y40_N28
\Div2|auto_generated|divider|divider|op_11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_11~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[34]~124_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[34]~101_combout\ & !\Div2|auto_generated|divider|divider|op_11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[34]~124_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[34]~101_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_11~5\,
	cout => \Div2|auto_generated|divider|divider|op_11~7_cout\);

-- Location: LCCOMB_X68_Y40_N30
\Div2|auto_generated|divider|divider|op_11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_11~8_combout\ = \Div2|auto_generated|divider|divider|op_11~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_11~7_cout\,
	combout => \Div2|auto_generated|divider|divider|op_11~8_combout\);

-- Location: LCCOMB_X67_Y40_N4
\Div2|auto_generated|divider|divider|StageOut[37]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[37]~106_combout\ = (!\Div2|auto_generated|divider|divider|op_11~8_combout\ & \Div2|auto_generated|divider|divider|op_11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_11~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[37]~106_combout\);

-- Location: LCCOMB_X67_Y40_N16
\Div2|auto_generated|divider|divider|StageOut[37]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[37]~135_combout\ = (\Div2|auto_generated|divider|divider|op_11~8_combout\ & ((\Div2|auto_generated|divider|divider|op_10~8_combout\ & (\Div2|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\)) # 
-- (!\Div2|auto_generated|divider|divider|op_10~8_combout\ & ((\Div2|auto_generated|divider|divider|op_10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datab => \Div2|auto_generated|divider|divider|op_10~0_combout\,
	datac => \Div2|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[37]~135_combout\);

-- Location: LCCOMB_X67_Y40_N6
\Div2|auto_generated|divider|divider|StageOut[36]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[36]~127_combout\ = (\Div2|auto_generated|divider|divider|op_11~8_combout\ & (\Add65~6_combout\ $ (\Add65~22_combout\ $ (\Div2|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~6_combout\,
	datab => \Add65~22_combout\,
	datac => \Div2|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[36]~127_combout\);

-- Location: LCCOMB_X67_Y40_N22
\Div2|auto_generated|divider|divider|StageOut[36]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[36]~107_combout\ = (!\Div2|auto_generated|divider|divider|op_11~8_combout\ & \Div2|auto_generated|divider|divider|op_11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_11~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[36]~107_combout\);

-- Location: LCCOMB_X67_Y40_N28
\Div2|auto_generated|divider|my_abs_num|cs1a[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ = \Add65~4_combout\ $ (((\Add65~22_combout\ & ((\Add65~0_combout\) # (\Add65~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~4_combout\,
	datab => \Add65~22_combout\,
	datac => \Add65~0_combout\,
	datad => \Add65~2_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\);

-- Location: LCCOMB_X66_Y40_N2
\Div2|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_1~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|op_1~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div2|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X66_Y40_N4
\Div2|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_1~2_combout\ = (\Div2|auto_generated|divider|divider|StageOut[36]~127_combout\ & (((!\Div2|auto_generated|divider|divider|op_1~1\)))) # (!\Div2|auto_generated|divider|divider|StageOut[36]~127_combout\ & 
-- ((\Div2|auto_generated|divider|divider|StageOut[36]~107_combout\ & (!\Div2|auto_generated|divider|divider|op_1~1\)) # (!\Div2|auto_generated|divider|divider|StageOut[36]~107_combout\ & ((\Div2|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div2|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[36]~127_combout\ & !\Div2|auto_generated|divider|divider|StageOut[36]~107_combout\)) # (!\Div2|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[36]~107_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_1~1\,
	combout => \Div2|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div2|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X66_Y40_N6
\Div2|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_1~4_combout\ = (\Div2|auto_generated|divider|divider|op_1~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[37]~106_combout\) # (\Div2|auto_generated|divider|divider|StageOut[37]~135_combout\))))) # 
-- (!\Div2|auto_generated|divider|divider|op_1~3\ & ((\Div2|auto_generated|divider|divider|StageOut[37]~106_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[37]~135_combout\) # (GND))))
-- \Div2|auto_generated|divider|divider|op_1~5\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[37]~106_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[37]~135_combout\) # (!\Div2|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[37]~106_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_1~3\,
	combout => \Div2|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div2|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X67_Y40_N2
\Div2|auto_generated|divider|divider|StageOut[38]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[38]~105_combout\ = (!\Div2|auto_generated|divider|divider|op_11~8_combout\ & \Div2|auto_generated|divider|divider|op_11~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_11~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[38]~105_combout\);

-- Location: LCCOMB_X67_Y40_N24
\Div2|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[38]~126_combout\ = (\Div2|auto_generated|divider|divider|op_11~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div2|auto_generated|divider|divider|op_10~2_combout\ & 
-- !\Div2|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datab => \Div2|auto_generated|divider|divider|op_10~2_combout\,
	datac => \Div2|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X66_Y40_N8
\Div2|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[38]~105_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[38]~126_combout\ & !\Div2|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[38]~105_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_1~5\,
	cout => \Div2|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X66_Y40_N10
\Div2|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_1~8_combout\ = \Div2|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div2|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X66_Y40_N12
\Div2|auto_generated|divider|divider|StageOut[42]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[42]~108_combout\ = (\Div2|auto_generated|divider|divider|op_1~4_combout\ & !\Div2|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Div2|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[42]~108_combout\);

-- Location: LCCOMB_X66_Y40_N14
\Div2|auto_generated|divider|divider|StageOut[42]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[42]~128_combout\ = (\Div2|auto_generated|divider|divider|op_1~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div2|auto_generated|divider|divider|op_11~2_combout\ & 
-- !\Div2|auto_generated|divider|divider|op_11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_11~2_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datac => \Div2|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[42]~128_combout\);

-- Location: LCCOMB_X66_Y40_N20
\Div2|auto_generated|divider|divider|StageOut[41]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[41]~129_combout\ = (\Div2|auto_generated|divider|divider|op_1~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[36]~127_combout\) # ((\Div2|auto_generated|divider|divider|op_11~0_combout\ & 
-- !\Div2|auto_generated|divider|divider|op_11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datab => \Div2|auto_generated|divider|divider|op_11~0_combout\,
	datac => \Div2|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[41]~129_combout\);

-- Location: LCCOMB_X66_Y40_N0
\Div2|auto_generated|divider|divider|StageOut[41]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[41]~109_combout\ = (\Div2|auto_generated|divider|divider|op_1~2_combout\ & !\Div2|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div2|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[41]~109_combout\);

-- Location: LCCOMB_X66_Y40_N18
\Div2|auto_generated|divider|divider|StageOut[40]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[40]~110_combout\ = (\Div2|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ & \Div2|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datad => \Div2|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[40]~110_combout\);

-- Location: LCCOMB_X66_Y40_N16
\Div2|auto_generated|divider|divider|StageOut[40]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[40]~111_combout\ = (\Div2|auto_generated|divider|divider|op_1~0_combout\ & !\Div2|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div2|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[40]~111_combout\);

-- Location: LCCOMB_X67_Y40_N30
\Div2|auto_generated|divider|my_abs_num|cs1a[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ = \Add65~2_combout\ $ (((\Add65~0_combout\ & \Add65~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~0_combout\,
	datab => \Add65~22_combout\,
	datad => \Add65~2_combout\,
	combout => \Div2|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\);

-- Location: LCCOMB_X66_Y40_N22
\Div2|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_2~0_combout\ = \Div2|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ $ (VCC)
-- \Div2|auto_generated|divider|divider|op_2~1\ = CARRY(\Div2|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Div2|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X66_Y40_N24
\Div2|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_2~2_combout\ = (\Div2|auto_generated|divider|divider|StageOut[40]~110_combout\ & (((!\Div2|auto_generated|divider|divider|op_2~1\)))) # (!\Div2|auto_generated|divider|divider|StageOut[40]~110_combout\ & 
-- ((\Div2|auto_generated|divider|divider|StageOut[40]~111_combout\ & (!\Div2|auto_generated|divider|divider|op_2~1\)) # (!\Div2|auto_generated|divider|divider|StageOut[40]~111_combout\ & ((\Div2|auto_generated|divider|divider|op_2~1\) # (GND)))))
-- \Div2|auto_generated|divider|divider|op_2~3\ = CARRY(((!\Div2|auto_generated|divider|divider|StageOut[40]~110_combout\ & !\Div2|auto_generated|divider|divider|StageOut[40]~111_combout\)) # (!\Div2|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[40]~110_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[40]~111_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_2~1\,
	combout => \Div2|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Div2|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X66_Y40_N26
\Div2|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_2~4_combout\ = (\Div2|auto_generated|divider|divider|op_2~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[41]~129_combout\) # (\Div2|auto_generated|divider|divider|StageOut[41]~109_combout\))))) # 
-- (!\Div2|auto_generated|divider|divider|op_2~3\ & ((\Div2|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[41]~109_combout\) # (GND))))
-- \Div2|auto_generated|divider|divider|op_2~5\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[41]~109_combout\) # (!\Div2|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[41]~109_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_2~3\,
	combout => \Div2|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Div2|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X66_Y40_N28
\Div2|auto_generated|divider|divider|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[42]~108_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[42]~128_combout\ & !\Div2|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[42]~108_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_2~5\,
	cout => \Div2|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X66_Y40_N30
\Div2|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_2~8_combout\ = \Div2|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_2~7_cout\,
	combout => \Div2|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X65_Y40_N28
\Div2|auto_generated|divider|divider|StageOut[46]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[46]~112_combout\ = (!\Div2|auto_generated|divider|divider|op_2~8_combout\ & \Div2|auto_generated|divider|divider|op_2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_2~4_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[46]~112_combout\);

-- Location: LCCOMB_X65_Y40_N8
\Div2|auto_generated|divider|divider|StageOut[46]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[46]~130_combout\ = (\Div2|auto_generated|divider|divider|op_2~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((!\Div2|auto_generated|divider|divider|op_1~8_combout\ & 
-- \Div2|auto_generated|divider|divider|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datab => \Div2|auto_generated|divider|divider|op_1~8_combout\,
	datac => \Div2|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_1~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[46]~130_combout\);

-- Location: LCCOMB_X65_Y40_N6
\Div2|auto_generated|divider|divider|StageOut[45]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[45]~136_combout\ = (\Div2|auto_generated|divider|divider|op_2~8_combout\ & ((\Div2|auto_generated|divider|divider|op_1~8_combout\ & ((\Div2|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\))) # 
-- (!\Div2|auto_generated|divider|divider|op_1~8_combout\ & (\Div2|auto_generated|divider|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_2~8_combout\,
	datab => \Div2|auto_generated|divider|divider|op_1~0_combout\,
	datac => \Div2|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div2|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[45]~136_combout\);

-- Location: LCCOMB_X65_Y40_N2
\Div2|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[45]~113_combout\ = (!\Div2|auto_generated|divider|divider|op_2~8_combout\ & \Div2|auto_generated|divider|divider|op_2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_2~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X65_Y40_N0
\Div2|auto_generated|divider|divider|StageOut[44]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[44]~114_combout\ = (\Div2|auto_generated|divider|divider|op_2~8_combout\ & (\Div2|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\)) # (!\Div2|auto_generated|divider|divider|op_2~8_combout\ & 
-- ((\Div2|auto_generated|divider|divider|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datac => \Div2|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div2|auto_generated|divider|divider|op_2~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[44]~114_combout\);

-- Location: LCCOMB_X65_Y40_N10
\Div2|auto_generated|divider|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~1_cout\ = CARRY((\Add65~0_combout\ & \Div2|auto_generated|divider|divider|StageOut[44]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~0_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[44]~114_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|op_3~1_cout\);

-- Location: LCCOMB_X65_Y40_N12
\Div2|auto_generated|divider|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[45]~136_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[45]~113_combout\ & !\Div2|auto_generated|divider|divider|op_3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[45]~136_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_3~1_cout\,
	cout => \Div2|auto_generated|divider|divider|op_3~3_cout\);

-- Location: LCCOMB_X65_Y40_N14
\Div2|auto_generated|divider|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~5_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[46]~112_combout\) # ((\Div2|auto_generated|divider|divider|StageOut[46]~130_combout\) # (!\Div2|auto_generated|divider|divider|op_3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[46]~112_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[46]~130_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|op_3~3_cout\,
	cout => \Div2|auto_generated|divider|divider|op_3~5_cout\);

-- Location: LCCOMB_X65_Y40_N16
\Div2|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|op_3~6_combout\ = !\Div2|auto_generated|divider|divider|op_3~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|op_3~5_cout\,
	combout => \Div2|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X65_Y40_N18
\Div2|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|op_1~0_combout\ = \Div2|auto_generated|divider|divider|op_3~6_combout\ $ (VCC)
-- \Div2|auto_generated|divider|op_1~1\ = CARRY(\Div2|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|op_1~0_combout\,
	cout => \Div2|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X65_Y40_N26
\Div2|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|quotient[0]~0_combout\ = (\Add65~22_combout\ & ((\Div2|auto_generated|divider|op_1~0_combout\))) # (!\Add65~22_combout\ & (!\Div2|auto_generated|divider|divider|op_3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~22_combout\,
	datab => \Div2|auto_generated|divider|divider|op_3~6_combout\,
	datad => \Div2|auto_generated|divider|op_1~0_combout\,
	combout => \Div2|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X67_Y39_N4
\Add66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add66~0_combout\ = (\vc|vga_data_0.x\(0) & (\vc|vga_data_0.x\(1) $ (VCC))) # (!\vc|vga_data_0.x\(0) & (\vc|vga_data_0.x\(1) & VCC))
-- \Add66~1\ = CARRY((\vc|vga_data_0.x\(0) & \vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	combout => \Add66~0_combout\,
	cout => \Add66~1\);

-- Location: LCCOMB_X67_Y39_N6
\Add66~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add66~2_combout\ = (\vc|vga_data_0.x\(2) & (\Add66~1\ & VCC)) # (!\vc|vga_data_0.x\(2) & (!\Add66~1\))
-- \Add66~3\ = CARRY((!\vc|vga_data_0.x\(2) & !\Add66~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add66~1\,
	combout => \Add66~2_combout\,
	cout => \Add66~3\);

-- Location: LCCOMB_X67_Y39_N8
\Add66~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add66~4_combout\ = (\vc|vga_data_0.x\(3) & (\Add66~3\ $ (GND))) # (!\vc|vga_data_0.x\(3) & (!\Add66~3\ & VCC))
-- \Add66~5\ = CARRY((\vc|vga_data_0.x\(3) & !\Add66~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add66~3\,
	combout => \Add66~4_combout\,
	cout => \Add66~5\);

-- Location: LCCOMB_X67_Y39_N10
\Add66~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add66~6_combout\ = (\vc|vga_data_0.x\(4) & (\Add66~5\ & VCC)) # (!\vc|vga_data_0.x\(4) & (!\Add66~5\))
-- \Add66~7\ = CARRY((!\vc|vga_data_0.x\(4) & !\Add66~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add66~5\,
	combout => \Add66~6_combout\,
	cout => \Add66~7\);

-- Location: LCCOMB_X67_Y39_N12
\Add66~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add66~8_combout\ = (\vc|vga_data_0.x\(5) & ((GND) # (!\Add66~7\))) # (!\vc|vga_data_0.x\(5) & (\Add66~7\ $ (GND)))
-- \Add66~9\ = CARRY((\vc|vga_data_0.x\(5)) # (!\Add66~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add66~7\,
	combout => \Add66~8_combout\,
	cout => \Add66~9\);

-- Location: LCCOMB_X67_Y39_N14
\Add66~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add66~10_combout\ = (\vc|vga_data_0.x\(6) & (\Add66~9\ & VCC)) # (!\vc|vga_data_0.x\(6) & (!\Add66~9\))
-- \Add66~11\ = CARRY((!\vc|vga_data_0.x\(6) & !\Add66~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add66~9\,
	combout => \Add66~10_combout\,
	cout => \Add66~11\);

-- Location: LCCOMB_X67_Y39_N16
\Add66~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add66~12_combout\ = (\vc|vga_data_0.x\(7) & (\Add66~11\ $ (GND))) # (!\vc|vga_data_0.x\(7) & (!\Add66~11\ & VCC))
-- \Add66~13\ = CARRY((\vc|vga_data_0.x\(7) & !\Add66~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add66~11\,
	combout => \Add66~12_combout\,
	cout => \Add66~13\);

-- Location: LCCOMB_X67_Y39_N18
\Add66~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add66~14_combout\ = (\vc|vga_data_0.x\(8) & (\Add66~13\ & VCC)) # (!\vc|vga_data_0.x\(8) & (!\Add66~13\))
-- \Add66~15\ = CARRY((!\vc|vga_data_0.x\(8) & !\Add66~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add66~13\,
	combout => \Add66~14_combout\,
	cout => \Add66~15\);

-- Location: LCCOMB_X67_Y39_N20
\Add66~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add66~16_combout\ = (\vc|vga_data_0.x\(9) & (\Add66~15\ $ (GND))) # (!\vc|vga_data_0.x\(9) & (!\Add66~15\ & VCC))
-- \Add66~17\ = CARRY((\vc|vga_data_0.x\(9) & !\Add66~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add66~15\,
	combout => \Add66~16_combout\,
	cout => \Add66~17\);

-- Location: LCCOMB_X67_Y39_N22
\Add66~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add66~18_combout\ = (\vc|vga_data_0.x\(10) & (\Add66~17\ & VCC)) # (!\vc|vga_data_0.x\(10) & (!\Add66~17\))
-- \Add66~19\ = CARRY((!\vc|vga_data_0.x\(10) & !\Add66~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add66~17\,
	combout => \Add66~18_combout\,
	cout => \Add66~19\);

-- Location: LCCOMB_X67_Y39_N24
\Add66~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add66~20_combout\ = \Add66~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add66~19\,
	combout => \Add66~20_combout\);

-- Location: LCCOMB_X63_Y42_N20
\Div3|auto_generated|divider|my_abs_num|cs1a[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[2]~26_combout\ = (\Add66~20_combout\ & (\vc|vga_data_0.x\(0) & (!\Add66~0_combout\ & !\Add66~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~20_combout\,
	datab => \vc|vga_data_0.x\(0),
	datac => \Add66~0_combout\,
	datad => \Add66~2_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[2]~26_combout\);

-- Location: LCCOMB_X63_Y42_N4
\Div3|auto_generated|divider|my_abs_num|cs1a[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[3]~28_combout\ = \Add66~4_combout\ $ (\Add66~20_combout\ $ (\Div3|auto_generated|divider|my_abs_num|cs1a[2]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~4_combout\,
	datac => \Add66~20_combout\,
	datad => \Div3|auto_generated|divider|my_abs_num|cs1a[2]~26_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[3]~28_combout\);

-- Location: LCCOMB_X62_Y42_N20
\Div3|auto_generated|divider|divider|op_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_11~0_combout\ = \Div3|auto_generated|divider|my_abs_num|cs1a[3]~28_combout\ $ (VCC)
-- \Div3|auto_generated|divider|divider|op_11~1\ = CARRY(\Div3|auto_generated|divider|my_abs_num|cs1a[3]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[3]~28_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|op_11~0_combout\,
	cout => \Div3|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X66_Y39_N6
\Div3|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|_~1_combout\ = \Add66~10_combout\ $ (\Add66~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add66~10_combout\,
	datad => \Add66~20_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X66_Y39_N8
\Div3|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|_~0_combout\ = \Add66~8_combout\ $ (\Add66~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add66~8_combout\,
	datad => \Add66~20_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X66_Y39_N4
\Div3|auto_generated|divider|my_abs_num|cs1a[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[4]~20_combout\ = (!\Add66~0_combout\ & (\vc|vga_data_0.x\(0) & !\Add66~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~0_combout\,
	datac => \vc|vga_data_0.x\(0),
	datad => \Add66~2_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~20_combout\);

-- Location: LCCOMB_X66_Y39_N30
\Div3|auto_generated|divider|my_abs_num|cs1a[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\ = (!\Add66~6_combout\ & (!\Add66~4_combout\ & (\Div3|auto_generated|divider|my_abs_num|cs1a[4]~20_combout\ & \Add66~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~6_combout\,
	datab => \Add66~4_combout\,
	datac => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~20_combout\,
	datad => \Add66~20_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\);

-- Location: LCCOMB_X67_Y39_N28
\Div3|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|_~2_combout\ = \Add66~12_combout\ $ (\Add66~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add66~12_combout\,
	datad => \Add66~20_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X66_Y39_N12
\Div3|auto_generated|divider|my_abs_num|cs1a[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\ = (\Div3|auto_generated|divider|my_abs_num|_~1_combout\ & (\Div3|auto_generated|divider|my_abs_num|_~0_combout\ & (\Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\ & 
-- \Div3|auto_generated|divider|my_abs_num|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|_~1_combout\,
	datab => \Div3|auto_generated|divider|my_abs_num|_~0_combout\,
	datac => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\,
	datad => \Div3|auto_generated|divider|my_abs_num|_~2_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\);

-- Location: LCCOMB_X66_Y39_N28
\Div3|auto_generated|divider|my_abs_num|cs1a[9]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[9]~33_combout\ = \Add66~16_combout\ $ (((\Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\ & (\Add66~14_combout\)) # (!\Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\ & 
-- ((\Add66~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~14_combout\,
	datab => \Add66~20_combout\,
	datac => \Add66~16_combout\,
	datad => \Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[9]~33_combout\);

-- Location: LCCOMB_X70_Y39_N6
\Div3|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~0_combout\ = \Div3|auto_generated|divider|my_abs_num|cs1a[9]~33_combout\ $ (VCC)
-- \Div3|auto_generated|divider|divider|op_5~1\ = CARRY(\Div3|auto_generated|divider|my_abs_num|cs1a[9]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[9]~33_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div3|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X67_Y39_N30
\Div3|auto_generated|divider|my_abs_num|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|_~4_combout\ = \Add66~16_combout\ $ (\Add66~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add66~16_combout\,
	datad => \Add66~20_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|_~4_combout\);

-- Location: LCCOMB_X67_Y39_N26
\Div3|auto_generated|divider|my_abs_num|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|_~3_combout\ = \Add66~14_combout\ $ (\Add66~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add66~14_combout\,
	datad => \Add66~20_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|_~3_combout\);

-- Location: LCCOMB_X67_Y39_N0
\Div3|auto_generated|divider|my_abs_num|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|_~5_combout\ = \Add66~18_combout\ $ (\Add66~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add66~18_combout\,
	datad => \Add66~20_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|_~5_combout\);

-- Location: LCCOMB_X70_Y39_N16
\Div3|auto_generated|divider|my_abs_num|cs1a[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[10]~23_combout\ = (\Div3|auto_generated|divider|my_abs_num|_~4_combout\ & (\Div3|auto_generated|divider|my_abs_num|_~3_combout\ & (\Div3|auto_generated|divider|my_abs_num|_~5_combout\ & 
-- \Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \Div3|auto_generated|divider|my_abs_num|_~3_combout\,
	datac => \Div3|auto_generated|divider|my_abs_num|_~5_combout\,
	datad => \Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[10]~23_combout\);

-- Location: LCCOMB_X67_Y39_N2
\Div3|auto_generated|divider|my_abs_num|cs1a[10]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[10]~24_combout\ = \Div3|auto_generated|divider|my_abs_num|_~5_combout\ $ (((\Div3|auto_generated|divider|my_abs_num|_~4_combout\ & (\Div3|auto_generated|divider|my_abs_num|_~3_combout\ & 
-- \Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \Div3|auto_generated|divider|my_abs_num|_~5_combout\,
	datac => \Div3|auto_generated|divider|my_abs_num|_~3_combout\,
	datad => \Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[10]~24_combout\);

-- Location: LCCOMB_X70_Y39_N24
\Div3|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~0_combout\ = \Div3|auto_generated|divider|my_abs_num|cs1a[10]~24_combout\ $ (VCC)
-- \Div3|auto_generated|divider|divider|op_4~1\ = CARRY(\Div3|auto_generated|divider|my_abs_num|cs1a[10]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[10]~24_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div3|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X70_Y39_N26
\Div3|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~2_combout\ = (\Div3|auto_generated|divider|my_abs_num|cs1a[10]~23_combout\ & (!\Div3|auto_generated|divider|divider|op_4~1\)) # (!\Div3|auto_generated|divider|my_abs_num|cs1a[10]~23_combout\ & 
-- ((\Div3|auto_generated|divider|divider|op_4~1\) # (GND)))
-- \Div3|auto_generated|divider|divider|op_4~3\ = CARRY((!\Div3|auto_generated|divider|divider|op_4~1\) # (!\Div3|auto_generated|divider|my_abs_num|cs1a[10]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[10]~23_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_4~1\,
	combout => \Div3|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div3|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X70_Y39_N28
\Div3|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~4_combout\ = \Div3|auto_generated|divider|divider|op_4~3\ $ (GND)
-- \Div3|auto_generated|divider|divider|op_4~5\ = CARRY(!\Div3|auto_generated|divider|divider|op_4~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_4~3\,
	combout => \Div3|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div3|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X70_Y39_N30
\Div3|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_4~6_combout\ = !\Div3|auto_generated|divider|divider|op_4~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_4~5\,
	combout => \Div3|auto_generated|divider|divider|op_4~6_combout\);

-- Location: LCCOMB_X70_Y39_N18
\Div3|auto_generated|divider|divider|StageOut[9]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[9]~84_combout\ = (\Div3|auto_generated|divider|divider|op_4~6_combout\ & \Div3|auto_generated|divider|my_abs_num|cs1a[10]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div3|auto_generated|divider|my_abs_num|cs1a[10]~23_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[9]~84_combout\);

-- Location: LCCOMB_X70_Y39_N20
\Div3|auto_generated|divider|divider|StageOut[9]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[9]~85_combout\ = (!\Div3|auto_generated|divider|divider|op_4~6_combout\ & \Div3|auto_generated|divider|divider|op_4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div3|auto_generated|divider|divider|op_4~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[9]~85_combout\);

-- Location: LCCOMB_X70_Y39_N22
\Div3|auto_generated|divider|divider|StageOut[8]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[8]~87_combout\ = (!\Div3|auto_generated|divider|divider|op_4~6_combout\ & \Div3|auto_generated|divider|divider|op_4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div3|auto_generated|divider|divider|op_4~0_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[8]~87_combout\);

-- Location: LCCOMB_X70_Y39_N4
\Div3|auto_generated|divider|divider|StageOut[8]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[8]~86_combout\ = (\Div3|auto_generated|divider|divider|op_4~6_combout\ & \Div3|auto_generated|divider|my_abs_num|cs1a[10]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div3|auto_generated|divider|my_abs_num|cs1a[10]~24_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[8]~86_combout\);

-- Location: LCCOMB_X70_Y39_N8
\Div3|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~2_combout\ = (\Div3|auto_generated|divider|divider|StageOut[8]~87_combout\ & (((!\Div3|auto_generated|divider|divider|op_5~1\)))) # (!\Div3|auto_generated|divider|divider|StageOut[8]~87_combout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[8]~86_combout\ & (!\Div3|auto_generated|divider|divider|op_5~1\)) # (!\Div3|auto_generated|divider|divider|StageOut[8]~86_combout\ & ((\Div3|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div3|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div3|auto_generated|divider|divider|StageOut[8]~87_combout\ & !\Div3|auto_generated|divider|divider|StageOut[8]~86_combout\)) # (!\Div3|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[8]~87_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[8]~86_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_5~1\,
	combout => \Div3|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div3|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X70_Y39_N10
\Div3|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~4_combout\ = (\Div3|auto_generated|divider|divider|op_5~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[9]~84_combout\) # (\Div3|auto_generated|divider|divider|StageOut[9]~85_combout\))))) # 
-- (!\Div3|auto_generated|divider|divider|op_5~3\ & ((\Div3|auto_generated|divider|divider|StageOut[9]~84_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[9]~85_combout\) # (GND))))
-- \Div3|auto_generated|divider|divider|op_5~5\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[9]~84_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[9]~85_combout\) # (!\Div3|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[9]~84_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[9]~85_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_5~3\,
	combout => \Div3|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div3|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X70_Y39_N12
\Div3|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|op_5~5\ & ((\Div3|auto_generated|divider|divider|op_4~6_combout\) # (!\Div3|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div3|auto_generated|divider|divider|op_4~4_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_5~5\,
	cout => \Div3|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X70_Y39_N14
\Div3|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_5~8_combout\ = \Div3|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div3|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X65_Y39_N26
\Div3|auto_generated|divider|divider|StageOut[12]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[12]~91_combout\ = (\Div3|auto_generated|divider|divider|op_5~0_combout\ & !\Div3|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_5~0_combout\,
	datad => \Div3|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[12]~91_combout\);

-- Location: LCCOMB_X65_Y39_N18
\Div3|auto_generated|divider|divider|StageOut[12]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[12]~90_combout\ = (\Div3|auto_generated|divider|my_abs_num|cs1a[9]~33_combout\ & \Div3|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[9]~33_combout\,
	datad => \Div3|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[12]~90_combout\);

-- Location: LCCOMB_X65_Y39_N2
\Div3|auto_generated|divider|my_abs_num|cs1a[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[8]~31_combout\ = \Add66~20_combout\ $ (\Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\ $ (\Add66~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add66~20_combout\,
	datac => \Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\,
	datad => \Add66~14_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[8]~31_combout\);

-- Location: LCCOMB_X65_Y39_N4
\Div3|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~0_combout\ = \Div3|auto_generated|divider|my_abs_num|cs1a[8]~31_combout\ $ (VCC)
-- \Div3|auto_generated|divider|divider|op_6~1\ = CARRY(\Div3|auto_generated|divider|my_abs_num|cs1a[8]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[8]~31_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div3|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X65_Y39_N6
\Div3|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~2_combout\ = (\Div3|auto_generated|divider|divider|StageOut[12]~91_combout\ & (((!\Div3|auto_generated|divider|divider|op_6~1\)))) # (!\Div3|auto_generated|divider|divider|StageOut[12]~91_combout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[12]~90_combout\ & (!\Div3|auto_generated|divider|divider|op_6~1\)) # (!\Div3|auto_generated|divider|divider|StageOut[12]~90_combout\ & ((\Div3|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div3|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div3|auto_generated|divider|divider|StageOut[12]~91_combout\ & !\Div3|auto_generated|divider|divider|StageOut[12]~90_combout\)) # (!\Div3|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[12]~91_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[12]~90_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_6~1\,
	combout => \Div3|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div3|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X70_Y39_N0
\Div3|auto_generated|divider|divider|StageOut[14]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[14]~88_combout\ = (!\Div3|auto_generated|divider|divider|op_5~8_combout\ & \Div3|auto_generated|divider|divider|op_5~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_5~4_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[14]~88_combout\);

-- Location: LCCOMB_X70_Y39_N2
\Div3|auto_generated|divider|divider|StageOut[14]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[14]~134_combout\ = (\Div3|auto_generated|divider|divider|op_5~8_combout\ & ((\Div3|auto_generated|divider|divider|op_4~6_combout\ & (\Div3|auto_generated|divider|my_abs_num|cs1a[10]~23_combout\)) # 
-- (!\Div3|auto_generated|divider|divider|op_4~6_combout\ & ((\Div3|auto_generated|divider|divider|op_4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[10]~23_combout\,
	datab => \Div3|auto_generated|divider|divider|op_4~2_combout\,
	datac => \Div3|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[14]~134_combout\);

-- Location: LCCOMB_X65_Y39_N22
\Div3|auto_generated|divider|divider|StageOut[13]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[13]~135_combout\ = (\Div3|auto_generated|divider|divider|op_5~8_combout\ & ((\Div3|auto_generated|divider|divider|op_4~6_combout\ & ((\Div3|auto_generated|divider|my_abs_num|cs1a[10]~24_combout\))) # 
-- (!\Div3|auto_generated|divider|divider|op_4~6_combout\ & (\Div3|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_4~0_combout\,
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[10]~24_combout\,
	datac => \Div3|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div3|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[13]~135_combout\);

-- Location: LCCOMB_X65_Y39_N20
\Div3|auto_generated|divider|divider|StageOut[13]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[13]~89_combout\ = (\Div3|auto_generated|divider|divider|op_5~2_combout\ & !\Div3|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div3|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[13]~89_combout\);

-- Location: LCCOMB_X65_Y39_N8
\Div3|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~4_combout\ = (\Div3|auto_generated|divider|divider|op_6~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[13]~135_combout\) # (\Div3|auto_generated|divider|divider|StageOut[13]~89_combout\))))) # 
-- (!\Div3|auto_generated|divider|divider|op_6~3\ & ((\Div3|auto_generated|divider|divider|StageOut[13]~135_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[13]~89_combout\) # (GND))))
-- \Div3|auto_generated|divider|divider|op_6~5\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[13]~135_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[13]~89_combout\) # (!\Div3|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[13]~135_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[13]~89_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_6~3\,
	combout => \Div3|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div3|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X65_Y39_N10
\Div3|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[14]~88_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[14]~134_combout\ & !\Div3|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[14]~88_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[14]~134_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_6~5\,
	cout => \Div3|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X65_Y39_N12
\Div3|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_6~8_combout\ = \Div3|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div3|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X66_Y39_N14
\Div3|auto_generated|divider|divider|StageOut[17]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~136_combout\ = (\Div3|auto_generated|divider|divider|op_6~8_combout\ & ((\Div3|auto_generated|divider|divider|op_5~8_combout\ & ((\Div3|auto_generated|divider|my_abs_num|cs1a[9]~33_combout\))) # 
-- (!\Div3|auto_generated|divider|divider|op_5~8_combout\ & (\Div3|auto_generated|divider|divider|op_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_5~0_combout\,
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[9]~33_combout\,
	datac => \Div3|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~136_combout\);

-- Location: LCCOMB_X65_Y39_N0
\Div3|auto_generated|divider|divider|StageOut[18]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~92_combout\ = (\Div3|auto_generated|divider|divider|op_6~4_combout\ & !\Div3|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Div3|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~92_combout\);

-- Location: LCCOMB_X65_Y39_N28
\Div3|auto_generated|divider|divider|StageOut[18]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~120_combout\ = (\Div3|auto_generated|divider|divider|op_6~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[13]~135_combout\) # ((\Div3|auto_generated|divider|divider|op_5~2_combout\ & 
-- !\Div3|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_5~2_combout\,
	datab => \Div3|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[13]~135_combout\,
	datad => \Div3|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~120_combout\);

-- Location: LCCOMB_X65_Y39_N14
\Div3|auto_generated|divider|divider|StageOut[17]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~93_combout\ = (\Div3|auto_generated|divider|divider|op_6~2_combout\ & !\Div3|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_6~2_combout\,
	datad => \Div3|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~93_combout\);

-- Location: LCCOMB_X65_Y39_N16
\Div3|auto_generated|divider|divider|StageOut[16]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~94_combout\ = (\Div3|auto_generated|divider|divider|op_6~0_combout\ & !\Div3|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div3|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~94_combout\);

-- Location: LCCOMB_X65_Y39_N30
\Div3|auto_generated|divider|divider|StageOut[16]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~121_combout\ = (\Div3|auto_generated|divider|divider|op_6~8_combout\ & (\Add66~14_combout\ $ (\Add66~20_combout\ $ (\Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~14_combout\,
	datab => \Add66~20_combout\,
	datac => \Div3|auto_generated|divider|my_abs_num|cs1a[7]~22_combout\,
	datad => \Div3|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~121_combout\);

-- Location: LCCOMB_X66_Y39_N10
\Div3|auto_generated|divider|my_abs_num|cs1a[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[7]~25_combout\ = \Div3|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\ & (\Div3|auto_generated|divider|my_abs_num|_~0_combout\ & 
-- \Div3|auto_generated|divider|my_abs_num|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\,
	datab => \Div3|auto_generated|divider|my_abs_num|_~2_combout\,
	datac => \Div3|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \Div3|auto_generated|divider|my_abs_num|_~1_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[7]~25_combout\);

-- Location: LCCOMB_X66_Y39_N18
\Div3|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~0_combout\ = \Div3|auto_generated|divider|my_abs_num|cs1a[7]~25_combout\ $ (VCC)
-- \Div3|auto_generated|divider|divider|op_7~1\ = CARRY(\Div3|auto_generated|divider|my_abs_num|cs1a[7]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[7]~25_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div3|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X66_Y39_N20
\Div3|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~2_combout\ = (\Div3|auto_generated|divider|divider|StageOut[16]~94_combout\ & (((!\Div3|auto_generated|divider|divider|op_7~1\)))) # (!\Div3|auto_generated|divider|divider|StageOut[16]~94_combout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[16]~121_combout\ & (!\Div3|auto_generated|divider|divider|op_7~1\)) # (!\Div3|auto_generated|divider|divider|StageOut[16]~121_combout\ & ((\Div3|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div3|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div3|auto_generated|divider|divider|StageOut[16]~94_combout\ & !\Div3|auto_generated|divider|divider|StageOut[16]~121_combout\)) # (!\Div3|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[16]~94_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[16]~121_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_7~1\,
	combout => \Div3|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div3|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X66_Y39_N22
\Div3|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~4_combout\ = (\Div3|auto_generated|divider|divider|op_7~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[17]~93_combout\) # (\Div3|auto_generated|divider|divider|StageOut[17]~136_combout\))))) # 
-- (!\Div3|auto_generated|divider|divider|op_7~3\ & ((\Div3|auto_generated|divider|divider|StageOut[17]~93_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[17]~136_combout\) # (GND))))
-- \Div3|auto_generated|divider|divider|op_7~5\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[17]~93_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[17]~136_combout\) # (!\Div3|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[17]~93_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[17]~136_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_7~3\,
	combout => \Div3|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div3|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X66_Y39_N24
\Div3|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[18]~92_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[18]~120_combout\ & !\Div3|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[18]~92_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[18]~120_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_7~5\,
	cout => \Div3|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X66_Y39_N26
\Div3|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_7~8_combout\ = \Div3|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div3|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X66_Y39_N0
\Div3|auto_generated|divider|divider|StageOut[22]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~122_combout\ = (\Div3|auto_generated|divider|divider|op_7~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[17]~136_combout\) # ((\Div3|auto_generated|divider|divider|op_6~2_combout\ & 
-- !\Div3|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_6~2_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[17]~136_combout\,
	datac => \Div3|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~122_combout\);

-- Location: LCCOMB_X66_Y39_N16
\Div3|auto_generated|divider|divider|StageOut[22]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~95_combout\ = (!\Div3|auto_generated|divider|divider|op_7~8_combout\ & \Div3|auto_generated|divider|divider|op_7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_7~4_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~95_combout\);

-- Location: LCCOMB_X65_Y39_N24
\Div3|auto_generated|divider|divider|StageOut[21]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~123_combout\ = (\Div3|auto_generated|divider|divider|op_7~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[16]~121_combout\) # ((!\Div3|auto_generated|divider|divider|op_6~8_combout\ & 
-- \Div3|auto_generated|divider|divider|op_6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_6~8_combout\,
	datab => \Div3|auto_generated|divider|divider|op_6~0_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[16]~121_combout\,
	datad => \Div3|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~123_combout\);

-- Location: LCCOMB_X66_Y39_N2
\Div3|auto_generated|divider|divider|StageOut[21]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~96_combout\ = (!\Div3|auto_generated|divider|divider|op_7~8_combout\ & \Div3|auto_generated|divider|divider|op_7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_7~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~96_combout\);

-- Location: LCCOMB_X65_Y42_N14
\Div3|auto_generated|divider|divider|StageOut[20]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~98_combout\ = (\Div3|auto_generated|divider|divider|op_7~0_combout\ & !\Div3|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_7~0_combout\,
	datad => \Div3|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~98_combout\);

-- Location: LCCOMB_X65_Y42_N28
\Div3|auto_generated|divider|divider|StageOut[20]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~97_combout\ = (\Div3|auto_generated|divider|my_abs_num|cs1a[7]~25_combout\ & \Div3|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|my_abs_num|cs1a[7]~25_combout\,
	datad => \Div3|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~97_combout\);

-- Location: LCCOMB_X65_Y42_N6
\Div3|auto_generated|divider|my_abs_num|cs1a[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[6]~34_combout\ = \Add66~10_combout\ $ (((\Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\ & (\Add66~8_combout\)) # (!\Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\ & 
-- ((\Add66~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\,
	datab => \Add66~8_combout\,
	datac => \Add66~20_combout\,
	datad => \Add66~10_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[6]~34_combout\);

-- Location: LCCOMB_X66_Y42_N12
\Div3|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~0_combout\ = \Div3|auto_generated|divider|my_abs_num|cs1a[6]~34_combout\ $ (VCC)
-- \Div3|auto_generated|divider|divider|op_8~1\ = CARRY(\Div3|auto_generated|divider|my_abs_num|cs1a[6]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[6]~34_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div3|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X66_Y42_N14
\Div3|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~2_combout\ = (\Div3|auto_generated|divider|divider|StageOut[20]~98_combout\ & (((!\Div3|auto_generated|divider|divider|op_8~1\)))) # (!\Div3|auto_generated|divider|divider|StageOut[20]~98_combout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[20]~97_combout\ & (!\Div3|auto_generated|divider|divider|op_8~1\)) # (!\Div3|auto_generated|divider|divider|StageOut[20]~97_combout\ & ((\Div3|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div3|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div3|auto_generated|divider|divider|StageOut[20]~98_combout\ & !\Div3|auto_generated|divider|divider|StageOut[20]~97_combout\)) # (!\Div3|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[20]~98_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[20]~97_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_8~1\,
	combout => \Div3|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div3|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X66_Y42_N16
\Div3|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~4_combout\ = (\Div3|auto_generated|divider|divider|op_8~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[21]~123_combout\) # (\Div3|auto_generated|divider|divider|StageOut[21]~96_combout\))))) # 
-- (!\Div3|auto_generated|divider|divider|op_8~3\ & ((\Div3|auto_generated|divider|divider|StageOut[21]~123_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[21]~96_combout\) # (GND))))
-- \Div3|auto_generated|divider|divider|op_8~5\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[21]~123_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[21]~96_combout\) # (!\Div3|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[21]~123_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[21]~96_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_8~3\,
	combout => \Div3|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div3|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X66_Y42_N18
\Div3|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[22]~122_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[22]~95_combout\ & !\Div3|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[22]~122_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[22]~95_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_8~5\,
	cout => \Div3|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X66_Y42_N20
\Div3|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_8~8_combout\ = \Div3|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div3|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X66_Y42_N10
\Div3|auto_generated|divider|divider|StageOut[26]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~124_combout\ = (\Div3|auto_generated|divider|divider|op_8~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[21]~123_combout\) # ((!\Div3|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div3|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div3|auto_generated|divider|divider|op_7~2_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[21]~123_combout\,
	datad => \Div3|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~124_combout\);

-- Location: LCCOMB_X66_Y42_N4
\Div3|auto_generated|divider|divider|StageOut[26]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~99_combout\ = (\Div3|auto_generated|divider|divider|op_8~4_combout\ & !\Div3|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_8~4_combout\,
	datad => \Div3|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~99_combout\);

-- Location: LCCOMB_X66_Y42_N6
\Div3|auto_generated|divider|divider|StageOut[25]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~100_combout\ = (\Div3|auto_generated|divider|divider|op_8~2_combout\ & !\Div3|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_8~2_combout\,
	datad => \Div3|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~100_combout\);

-- Location: LCCOMB_X66_Y42_N2
\Div3|auto_generated|divider|divider|StageOut[25]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~137_combout\ = (\Div3|auto_generated|divider|divider|op_8~8_combout\ & ((\Div3|auto_generated|divider|divider|op_7~8_combout\ & ((\Div3|auto_generated|divider|my_abs_num|cs1a[7]~25_combout\))) # 
-- (!\Div3|auto_generated|divider|divider|op_7~8_combout\ & (\Div3|auto_generated|divider|divider|op_7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_7~0_combout\,
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[7]~25_combout\,
	datac => \Div3|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~137_combout\);

-- Location: LCCOMB_X65_Y42_N16
\Div3|auto_generated|divider|divider|StageOut[24]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[24]~102_combout\ = (\Div3|auto_generated|divider|divider|op_8~0_combout\ & !\Div3|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_8~0_combout\,
	datac => \Div3|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[24]~102_combout\);

-- Location: LCCOMB_X66_Y42_N0
\Div3|auto_generated|divider|divider|StageOut[24]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[24]~101_combout\ = (\Div3|auto_generated|divider|my_abs_num|cs1a[6]~34_combout\ & \Div3|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[6]~34_combout\,
	datad => \Div3|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[24]~101_combout\);

-- Location: LCCOMB_X65_Y42_N12
\Div3|auto_generated|divider|my_abs_num|cs1a[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[5]~32_combout\ = \Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\ $ (\Add66~8_combout\ $ (\Add66~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\,
	datac => \Add66~8_combout\,
	datad => \Add66~20_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[5]~32_combout\);

-- Location: LCCOMB_X66_Y42_N22
\Div3|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~0_combout\ = \Div3|auto_generated|divider|my_abs_num|cs1a[5]~32_combout\ $ (VCC)
-- \Div3|auto_generated|divider|divider|op_9~1\ = CARRY(\Div3|auto_generated|divider|my_abs_num|cs1a[5]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[5]~32_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div3|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X66_Y42_N24
\Div3|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~2_combout\ = (\Div3|auto_generated|divider|divider|StageOut[24]~102_combout\ & (((!\Div3|auto_generated|divider|divider|op_9~1\)))) # (!\Div3|auto_generated|divider|divider|StageOut[24]~102_combout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[24]~101_combout\ & (!\Div3|auto_generated|divider|divider|op_9~1\)) # (!\Div3|auto_generated|divider|divider|StageOut[24]~101_combout\ & ((\Div3|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div3|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div3|auto_generated|divider|divider|StageOut[24]~102_combout\ & !\Div3|auto_generated|divider|divider|StageOut[24]~101_combout\)) # (!\Div3|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[24]~102_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[24]~101_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_9~1\,
	combout => \Div3|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div3|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X66_Y42_N26
\Div3|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~4_combout\ = (\Div3|auto_generated|divider|divider|op_9~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[25]~100_combout\) # (\Div3|auto_generated|divider|divider|StageOut[25]~137_combout\))))) # 
-- (!\Div3|auto_generated|divider|divider|op_9~3\ & ((\Div3|auto_generated|divider|divider|StageOut[25]~100_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[25]~137_combout\) # (GND))))
-- \Div3|auto_generated|divider|divider|op_9~5\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[25]~100_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[25]~137_combout\) # (!\Div3|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[25]~100_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[25]~137_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_9~3\,
	combout => \Div3|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div3|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X66_Y42_N28
\Div3|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[26]~124_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[26]~99_combout\ & !\Div3|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[26]~124_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[26]~99_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_9~5\,
	cout => \Div3|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X66_Y42_N30
\Div3|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_9~8_combout\ = \Div3|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div3|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X65_Y42_N20
\Div3|auto_generated|divider|divider|StageOut[29]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[29]~138_combout\ = (\Div3|auto_generated|divider|divider|op_9~8_combout\ & ((\Div3|auto_generated|divider|divider|op_8~8_combout\ & ((\Div3|auto_generated|divider|my_abs_num|cs1a[6]~34_combout\))) # 
-- (!\Div3|auto_generated|divider|divider|op_8~8_combout\ & (\Div3|auto_generated|divider|divider|op_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_8~8_combout\,
	datab => \Div3|auto_generated|divider|divider|op_8~0_combout\,
	datac => \Div3|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div3|auto_generated|divider|my_abs_num|cs1a[6]~34_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[29]~138_combout\);

-- Location: LCCOMB_X63_Y42_N24
\Div3|auto_generated|divider|divider|StageOut[29]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[29]~104_combout\ = (\Div3|auto_generated|divider|divider|op_9~2_combout\ & !\Div3|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div3|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[29]~104_combout\);

-- Location: LCCOMB_X63_Y42_N2
\Div3|auto_generated|divider|divider|StageOut[28]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~105_combout\ = (\Div3|auto_generated|divider|divider|op_9~0_combout\ & !\Div3|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div3|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~105_combout\);

-- Location: LCCOMB_X63_Y42_N8
\Div3|auto_generated|divider|divider|StageOut[28]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~126_combout\ = (\Div3|auto_generated|divider|divider|op_9~8_combout\ & (\Add66~8_combout\ $ (\Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\ $ (\Add66~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~8_combout\,
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~21_combout\,
	datac => \Add66~20_combout\,
	datad => \Div3|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~126_combout\);

-- Location: LCCOMB_X63_Y42_N10
\Div3|auto_generated|divider|my_abs_num|cs1a[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[4]~27_combout\ = \Add66~6_combout\ $ (((\Div3|auto_generated|divider|my_abs_num|cs1a[2]~26_combout\ & ((\Add66~4_combout\))) # (!\Div3|auto_generated|divider|my_abs_num|cs1a[2]~26_combout\ & 
-- (\Add66~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~20_combout\,
	datab => \Add66~6_combout\,
	datac => \Add66~4_combout\,
	datad => \Div3|auto_generated|divider|my_abs_num|cs1a[2]~26_combout\,
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~27_combout\);

-- Location: LCCOMB_X62_Y42_N2
\Div3|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_10~0_combout\ = \Div3|auto_generated|divider|my_abs_num|cs1a[4]~27_combout\ $ (VCC)
-- \Div3|auto_generated|divider|divider|op_10~1\ = CARRY(\Div3|auto_generated|divider|my_abs_num|cs1a[4]~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~27_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div3|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X62_Y42_N4
\Div3|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_10~2_combout\ = (\Div3|auto_generated|divider|divider|StageOut[28]~105_combout\ & (((!\Div3|auto_generated|divider|divider|op_10~1\)))) # (!\Div3|auto_generated|divider|divider|StageOut[28]~105_combout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[28]~126_combout\ & (!\Div3|auto_generated|divider|divider|op_10~1\)) # (!\Div3|auto_generated|divider|divider|StageOut[28]~126_combout\ & ((\Div3|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div3|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div3|auto_generated|divider|divider|StageOut[28]~105_combout\ & !\Div3|auto_generated|divider|divider|StageOut[28]~126_combout\)) # (!\Div3|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[28]~105_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[28]~126_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_10~1\,
	combout => \Div3|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div3|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X62_Y42_N6
\Div3|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_10~4_combout\ = (\Div3|auto_generated|divider|divider|op_10~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[29]~138_combout\) # (\Div3|auto_generated|divider|divider|StageOut[29]~104_combout\))))) # 
-- (!\Div3|auto_generated|divider|divider|op_10~3\ & ((\Div3|auto_generated|divider|divider|StageOut[29]~138_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[29]~104_combout\) # (GND))))
-- \Div3|auto_generated|divider|divider|op_10~5\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[29]~138_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[29]~104_combout\) # (!\Div3|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[29]~138_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[29]~104_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_10~3\,
	combout => \Div3|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div3|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X65_Y42_N22
\Div3|auto_generated|divider|divider|StageOut[30]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[30]~103_combout\ = (!\Div3|auto_generated|divider|divider|op_9~8_combout\ & \Div3|auto_generated|divider|divider|op_9~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_9~4_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[30]~103_combout\);

-- Location: LCCOMB_X66_Y42_N8
\Div3|auto_generated|divider|divider|StageOut[30]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[30]~125_combout\ = (\Div3|auto_generated|divider|divider|op_9~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[25]~137_combout\) # ((\Div3|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\Div3|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[25]~137_combout\,
	datab => \Div3|auto_generated|divider|divider|op_8~2_combout\,
	datac => \Div3|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[30]~125_combout\);

-- Location: LCCOMB_X62_Y42_N8
\Div3|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[30]~103_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[30]~125_combout\ & !\Div3|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[30]~103_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[30]~125_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_10~5\,
	cout => \Div3|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X62_Y42_N10
\Div3|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_10~8_combout\ = \Div3|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div3|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X62_Y42_N12
\Div3|auto_generated|divider|divider|StageOut[34]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[34]~106_combout\ = (\Div3|auto_generated|divider|divider|op_10~4_combout\ & !\Div3|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_10~4_combout\,
	datad => \Div3|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[34]~106_combout\);

-- Location: LCCOMB_X62_Y42_N14
\Div3|auto_generated|divider|divider|StageOut[34]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[34]~127_combout\ = (\Div3|auto_generated|divider|divider|op_10~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[29]~138_combout\) # ((!\Div3|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div3|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_9~8_combout\,
	datab => \Div3|auto_generated|divider|divider|op_9~2_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[29]~138_combout\,
	datad => \Div3|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[34]~127_combout\);

-- Location: LCCOMB_X63_Y42_N6
\Div3|auto_generated|divider|divider|StageOut[33]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[33]~128_combout\ = (\Div3|auto_generated|divider|divider|op_10~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[28]~126_combout\) # ((\Div3|auto_generated|divider|divider|op_9~0_combout\ & 
-- !\Div3|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_9~0_combout\,
	datab => \Div3|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[28]~126_combout\,
	datad => \Div3|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[33]~128_combout\);

-- Location: LCCOMB_X62_Y42_N16
\Div3|auto_generated|divider|divider|StageOut[33]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[33]~107_combout\ = (\Div3|auto_generated|divider|divider|op_10~2_combout\ & !\Div3|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div3|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[33]~107_combout\);

-- Location: LCCOMB_X62_Y42_N30
\Div3|auto_generated|divider|divider|StageOut[32]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[32]~108_combout\ = (\Div3|auto_generated|divider|my_abs_num|cs1a[4]~27_combout\ & \Div3|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~27_combout\,
	datad => \Div3|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[32]~108_combout\);

-- Location: LCCOMB_X62_Y42_N0
\Div3|auto_generated|divider|divider|StageOut[32]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[32]~109_combout\ = (\Div3|auto_generated|divider|divider|op_10~0_combout\ & !\Div3|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div3|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[32]~109_combout\);

-- Location: LCCOMB_X62_Y42_N22
\Div3|auto_generated|divider|divider|op_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_11~2_combout\ = (\Div3|auto_generated|divider|divider|StageOut[32]~108_combout\ & (((!\Div3|auto_generated|divider|divider|op_11~1\)))) # (!\Div3|auto_generated|divider|divider|StageOut[32]~108_combout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[32]~109_combout\ & (!\Div3|auto_generated|divider|divider|op_11~1\)) # (!\Div3|auto_generated|divider|divider|StageOut[32]~109_combout\ & ((\Div3|auto_generated|divider|divider|op_11~1\) # (GND)))))
-- \Div3|auto_generated|divider|divider|op_11~3\ = CARRY(((!\Div3|auto_generated|divider|divider|StageOut[32]~108_combout\ & !\Div3|auto_generated|divider|divider|StageOut[32]~109_combout\)) # (!\Div3|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[32]~108_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[32]~109_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_11~1\,
	combout => \Div3|auto_generated|divider|divider|op_11~2_combout\,
	cout => \Div3|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X62_Y42_N24
\Div3|auto_generated|divider|divider|op_11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_11~4_combout\ = (\Div3|auto_generated|divider|divider|op_11~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[33]~128_combout\) # (\Div3|auto_generated|divider|divider|StageOut[33]~107_combout\))))) # 
-- (!\Div3|auto_generated|divider|divider|op_11~3\ & ((\Div3|auto_generated|divider|divider|StageOut[33]~128_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[33]~107_combout\) # (GND))))
-- \Div3|auto_generated|divider|divider|op_11~5\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[33]~128_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[33]~107_combout\) # (!\Div3|auto_generated|divider|divider|op_11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[33]~128_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[33]~107_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_11~3\,
	combout => \Div3|auto_generated|divider|divider|op_11~4_combout\,
	cout => \Div3|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X62_Y42_N26
\Div3|auto_generated|divider|divider|op_11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_11~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[34]~106_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[34]~127_combout\ & !\Div3|auto_generated|divider|divider|op_11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[34]~106_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[34]~127_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_11~5\,
	cout => \Div3|auto_generated|divider|divider|op_11~7_cout\);

-- Location: LCCOMB_X62_Y42_N28
\Div3|auto_generated|divider|divider|op_11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_11~8_combout\ = \Div3|auto_generated|divider|divider|op_11~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_11~7_cout\,
	combout => \Div3|auto_generated|divider|divider|op_11~8_combout\);

-- Location: LCCOMB_X63_Y42_N30
\Div3|auto_generated|divider|divider|StageOut[36]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[36]~130_combout\ = (\Div3|auto_generated|divider|divider|op_11~8_combout\ & (\Add66~20_combout\ $ (\Div3|auto_generated|divider|my_abs_num|cs1a[2]~26_combout\ $ (\Add66~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~20_combout\,
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[2]~26_combout\,
	datac => \Add66~4_combout\,
	datad => \Div3|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[36]~130_combout\);

-- Location: LCCOMB_X63_Y42_N16
\Div3|auto_generated|divider|divider|StageOut[38]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[38]~129_combout\ = (\Div3|auto_generated|divider|divider|op_11~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[33]~128_combout\) # ((!\Div3|auto_generated|divider|divider|op_10~8_combout\ & 
-- \Div3|auto_generated|divider|divider|op_10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_10~8_combout\,
	datab => \Div3|auto_generated|divider|divider|op_10~2_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[33]~128_combout\,
	datad => \Div3|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[38]~129_combout\);

-- Location: LCCOMB_X62_Y42_N18
\Div3|auto_generated|divider|divider|StageOut[38]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[38]~110_combout\ = (\Div3|auto_generated|divider|divider|op_11~4_combout\ & !\Div3|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_11~4_combout\,
	datad => \Div3|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[38]~110_combout\);

-- Location: LCCOMB_X63_Y42_N14
\Div3|auto_generated|divider|divider|StageOut[37]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[37]~139_combout\ = (\Div3|auto_generated|divider|divider|op_11~8_combout\ & ((\Div3|auto_generated|divider|divider|op_10~8_combout\ & ((\Div3|auto_generated|divider|my_abs_num|cs1a[4]~27_combout\))) # 
-- (!\Div3|auto_generated|divider|divider|op_10~8_combout\ & (\Div3|auto_generated|divider|divider|op_10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_10~8_combout\,
	datab => \Div3|auto_generated|divider|divider|op_10~0_combout\,
	datac => \Div3|auto_generated|divider|my_abs_num|cs1a[4]~27_combout\,
	datad => \Div3|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[37]~139_combout\);

-- Location: LCCOMB_X63_Y41_N0
\Div3|auto_generated|divider|divider|StageOut[37]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[37]~111_combout\ = (\Div3|auto_generated|divider|divider|op_11~2_combout\ & !\Div3|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_11~2_combout\,
	datac => \Div3|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[37]~111_combout\);

-- Location: LCCOMB_X63_Y42_N26
\Div3|auto_generated|divider|divider|StageOut[36]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[36]~112_combout\ = (\Div3|auto_generated|divider|divider|op_11~0_combout\ & !\Div3|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_11~0_combout\,
	datad => \Div3|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[36]~112_combout\);

-- Location: LCCOMB_X63_Y42_N28
\Div3|auto_generated|divider|my_abs_num|cs1a[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[2]~29_combout\ = \Add66~2_combout\ $ (((\Add66~20_combout\ & ((\Add66~0_combout\) # (!\vc|vga_data_0.x\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~2_combout\,
	datab => \Add66~0_combout\,
	datac => \Add66~20_combout\,
	datad => \vc|vga_data_0.x\(0),
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[2]~29_combout\);

-- Location: LCCOMB_X63_Y41_N20
\Div3|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_1~0_combout\ = \Div3|auto_generated|divider|my_abs_num|cs1a[2]~29_combout\ $ (VCC)
-- \Div3|auto_generated|divider|divider|op_1~1\ = CARRY(\Div3|auto_generated|divider|my_abs_num|cs1a[2]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[2]~29_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div3|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X63_Y41_N22
\Div3|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_1~2_combout\ = (\Div3|auto_generated|divider|divider|StageOut[36]~130_combout\ & (((!\Div3|auto_generated|divider|divider|op_1~1\)))) # (!\Div3|auto_generated|divider|divider|StageOut[36]~130_combout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[36]~112_combout\ & (!\Div3|auto_generated|divider|divider|op_1~1\)) # (!\Div3|auto_generated|divider|divider|StageOut[36]~112_combout\ & ((\Div3|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div3|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div3|auto_generated|divider|divider|StageOut[36]~130_combout\ & !\Div3|auto_generated|divider|divider|StageOut[36]~112_combout\)) # (!\Div3|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[36]~130_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[36]~112_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_1~1\,
	combout => \Div3|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div3|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X63_Y41_N24
\Div3|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_1~4_combout\ = (\Div3|auto_generated|divider|divider|op_1~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[37]~139_combout\) # (\Div3|auto_generated|divider|divider|StageOut[37]~111_combout\))))) # 
-- (!\Div3|auto_generated|divider|divider|op_1~3\ & ((\Div3|auto_generated|divider|divider|StageOut[37]~139_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[37]~111_combout\) # (GND))))
-- \Div3|auto_generated|divider|divider|op_1~5\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[37]~139_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[37]~111_combout\) # (!\Div3|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[37]~139_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[37]~111_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_1~3\,
	combout => \Div3|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div3|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X63_Y41_N26
\Div3|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[38]~129_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[38]~110_combout\ & !\Div3|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[38]~129_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[38]~110_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_1~5\,
	cout => \Div3|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X63_Y41_N28
\Div3|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_1~8_combout\ = \Div3|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div3|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X63_Y42_N12
\Div3|auto_generated|divider|divider|StageOut[41]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[41]~132_combout\ = (\Div3|auto_generated|divider|divider|op_1~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[36]~130_combout\) # ((\Div3|auto_generated|divider|divider|op_11~0_combout\ & 
-- !\Div3|auto_generated|divider|divider|op_11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_11~0_combout\,
	datab => \Div3|auto_generated|divider|divider|op_11~8_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[36]~130_combout\,
	datad => \Div3|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[41]~132_combout\);

-- Location: LCCOMB_X63_Y41_N30
\Div3|auto_generated|divider|divider|StageOut[42]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[42]~113_combout\ = (\Div3|auto_generated|divider|divider|op_1~4_combout\ & !\Div3|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Div3|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[42]~113_combout\);

-- Location: LCCOMB_X63_Y41_N2
\Div3|auto_generated|divider|divider|StageOut[42]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[42]~131_combout\ = (\Div3|auto_generated|divider|divider|op_1~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[37]~139_combout\) # ((!\Div3|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div3|auto_generated|divider|divider|op_11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_11~8_combout\,
	datab => \Div3|auto_generated|divider|divider|op_11~2_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[37]~139_combout\,
	datad => \Div3|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[42]~131_combout\);

-- Location: LCCOMB_X63_Y41_N16
\Div3|auto_generated|divider|divider|StageOut[41]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[41]~114_combout\ = (\Div3|auto_generated|divider|divider|op_1~2_combout\ & !\Div3|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div3|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[41]~114_combout\);

-- Location: LCCOMB_X63_Y41_N4
\Div3|auto_generated|divider|divider|StageOut[40]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[40]~115_combout\ = (\Div3|auto_generated|divider|my_abs_num|cs1a[2]~29_combout\ & \Div3|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|my_abs_num|cs1a[2]~29_combout\,
	datad => \Div3|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[40]~115_combout\);

-- Location: LCCOMB_X63_Y41_N18
\Div3|auto_generated|divider|divider|StageOut[40]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[40]~116_combout\ = (\Div3|auto_generated|divider|divider|op_1~0_combout\ & !\Div3|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div3|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[40]~116_combout\);

-- Location: LCCOMB_X63_Y42_N18
\Div3|auto_generated|divider|my_abs_num|cs1a[1]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|my_abs_num|cs1a[1]~30_combout\ = \Add66~0_combout\ $ (((\Add66~20_combout\ & !\vc|vga_data_0.x\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~20_combout\,
	datac => \Add66~0_combout\,
	datad => \vc|vga_data_0.x\(0),
	combout => \Div3|auto_generated|divider|my_abs_num|cs1a[1]~30_combout\);

-- Location: LCCOMB_X63_Y41_N6
\Div3|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_2~0_combout\ = \Div3|auto_generated|divider|my_abs_num|cs1a[1]~30_combout\ $ (VCC)
-- \Div3|auto_generated|divider|divider|op_2~1\ = CARRY(\Div3|auto_generated|divider|my_abs_num|cs1a[1]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|my_abs_num|cs1a[1]~30_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Div3|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X63_Y41_N8
\Div3|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_2~2_combout\ = (\Div3|auto_generated|divider|divider|StageOut[40]~115_combout\ & (((!\Div3|auto_generated|divider|divider|op_2~1\)))) # (!\Div3|auto_generated|divider|divider|StageOut[40]~115_combout\ & 
-- ((\Div3|auto_generated|divider|divider|StageOut[40]~116_combout\ & (!\Div3|auto_generated|divider|divider|op_2~1\)) # (!\Div3|auto_generated|divider|divider|StageOut[40]~116_combout\ & ((\Div3|auto_generated|divider|divider|op_2~1\) # (GND)))))
-- \Div3|auto_generated|divider|divider|op_2~3\ = CARRY(((!\Div3|auto_generated|divider|divider|StageOut[40]~115_combout\ & !\Div3|auto_generated|divider|divider|StageOut[40]~116_combout\)) # (!\Div3|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[40]~115_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[40]~116_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_2~1\,
	combout => \Div3|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Div3|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X63_Y41_N10
\Div3|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_2~4_combout\ = (\Div3|auto_generated|divider|divider|op_2~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[41]~132_combout\) # (\Div3|auto_generated|divider|divider|StageOut[41]~114_combout\))))) # 
-- (!\Div3|auto_generated|divider|divider|op_2~3\ & ((\Div3|auto_generated|divider|divider|StageOut[41]~132_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[41]~114_combout\) # (GND))))
-- \Div3|auto_generated|divider|divider|op_2~5\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[41]~132_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[41]~114_combout\) # (!\Div3|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[41]~132_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[41]~114_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_2~3\,
	combout => \Div3|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Div3|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X63_Y41_N12
\Div3|auto_generated|divider|divider|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[42]~113_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[42]~131_combout\ & !\Div3|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[42]~113_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[42]~131_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_2~5\,
	cout => \Div3|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X63_Y41_N14
\Div3|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_2~8_combout\ = \Div3|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_2~7_cout\,
	combout => \Div3|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X62_Y41_N12
\Div3|auto_generated|divider|divider|StageOut[46]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[46]~133_combout\ = (\Div3|auto_generated|divider|divider|op_2~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[41]~132_combout\) # ((\Div3|auto_generated|divider|divider|op_1~2_combout\ & 
-- !\Div3|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[41]~132_combout\,
	datab => \Div3|auto_generated|divider|divider|op_1~2_combout\,
	datac => \Div3|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[46]~133_combout\);

-- Location: LCCOMB_X62_Y41_N0
\Div3|auto_generated|divider|divider|StageOut[46]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[46]~117_combout\ = (!\Div3|auto_generated|divider|divider|op_2~8_combout\ & \Div3|auto_generated|divider|divider|op_2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_2~4_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[46]~117_combout\);

-- Location: LCCOMB_X62_Y41_N6
\Div3|auto_generated|divider|divider|StageOut[45]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[45]~140_combout\ = (\Div3|auto_generated|divider|divider|op_2~8_combout\ & ((\Div3|auto_generated|divider|divider|op_1~8_combout\ & ((\Div3|auto_generated|divider|my_abs_num|cs1a[2]~29_combout\))) # 
-- (!\Div3|auto_generated|divider|divider|op_1~8_combout\ & (\Div3|auto_generated|divider|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_1~0_combout\,
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[2]~29_combout\,
	datac => \Div3|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[45]~140_combout\);

-- Location: LCCOMB_X62_Y41_N2
\Div3|auto_generated|divider|divider|StageOut[45]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[45]~118_combout\ = (!\Div3|auto_generated|divider|divider|op_2~8_combout\ & \Div3|auto_generated|divider|divider|op_2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_2~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[45]~118_combout\);

-- Location: LCCOMB_X62_Y41_N4
\Div3|auto_generated|divider|divider|StageOut[44]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[44]~119_combout\ = (\Div3|auto_generated|divider|divider|op_2~8_combout\ & (\Div3|auto_generated|divider|my_abs_num|cs1a[1]~30_combout\)) # (!\Div3|auto_generated|divider|divider|op_2~8_combout\ & 
-- ((\Div3|auto_generated|divider|divider|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|my_abs_num|cs1a[1]~30_combout\,
	datac => \Div3|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div3|auto_generated|divider|divider|op_2~0_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[44]~119_combout\);

-- Location: LCCOMB_X62_Y41_N16
\Div3|auto_generated|divider|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~1_cout\ = CARRY((!\vc|vga_data_0.x\(0) & \Div3|auto_generated|divider|divider|StageOut[44]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Div3|auto_generated|divider|divider|StageOut[44]~119_combout\,
	datad => VCC,
	cout => \Div3|auto_generated|divider|divider|op_3~1_cout\);

-- Location: LCCOMB_X62_Y41_N18
\Div3|auto_generated|divider|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~3_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[45]~140_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[45]~118_combout\ & !\Div3|auto_generated|divider|divider|op_3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[45]~140_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[45]~118_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_3~1_cout\,
	cout => \Div3|auto_generated|divider|divider|op_3~3_cout\);

-- Location: LCCOMB_X62_Y41_N20
\Div3|auto_generated|divider|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~5_cout\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[46]~133_combout\) # ((\Div3|auto_generated|divider|divider|StageOut[46]~117_combout\) # (!\Div3|auto_generated|divider|divider|op_3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[46]~133_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[46]~117_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|op_3~3_cout\,
	cout => \Div3|auto_generated|divider|divider|op_3~5_cout\);

-- Location: LCCOMB_X62_Y41_N22
\Div3|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|op_3~6_combout\ = !\Div3|auto_generated|divider|divider|op_3~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|op_3~5_cout\,
	combout => \Div3|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X62_Y41_N24
\Div3|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|op_1~0_combout\ = \Div3|auto_generated|divider|divider|op_3~6_combout\ $ (VCC)
-- \Div3|auto_generated|divider|op_1~1\ = CARRY(\Div3|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|op_1~0_combout\,
	cout => \Div3|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X62_Y41_N10
\Div3|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|quotient[0]~0_combout\ = (\Add66~20_combout\ & ((\Div3|auto_generated|divider|op_1~0_combout\))) # (!\Add66~20_combout\ & (!\Div3|auto_generated|divider|divider|op_3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~20_combout\,
	datac => \Div3|auto_generated|divider|divider|op_3~6_combout\,
	datad => \Div3|auto_generated|divider|op_1~0_combout\,
	combout => \Div3|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X57_Y32_N28
\sequential~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~144_combout\ = (\vc|vga_data_0.x\(5) & (\vc|vga_data_0.x\(3) & (\vc|vga_data_0.x\(4) & \vc|vga_data_0.x\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datab => \vc|vga_data_0.x\(3),
	datac => \vc|vga_data_0.x\(4),
	datad => \vc|vga_data_0.x\(2),
	combout => \sequential~144_combout\);

-- Location: LCCOMB_X59_Y32_N24
\sequential~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~145_combout\ = ((\sequential~144_combout\) # ((!\LessThan87~0_combout\ & \LessThan49~0_combout\))) # (!\Add37~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan87~0_combout\,
	datab => \Add37~0_combout\,
	datac => \LessThan49~0_combout\,
	datad => \sequential~144_combout\,
	combout => \sequential~145_combout\);

-- Location: LCCOMB_X60_Y32_N8
\s_char_2[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2[0]~7_combout\ = (\sequential~137_combout\ & (((\sequential~143_combout\ & !\sequential~145_combout\)) # (!\sequential~140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~140_combout\,
	datab => \sequential~137_combout\,
	datac => \sequential~143_combout\,
	datad => \sequential~145_combout\,
	combout => \s_char_2[0]~7_combout\);

-- Location: LCCOMB_X66_Y37_N0
\Add69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add69~0_combout\ = (\vc|vga_data_0.x\(1) & (\vc|vga_data_0.x\(0) $ (VCC))) # (!\vc|vga_data_0.x\(1) & (\vc|vga_data_0.x\(0) & VCC))
-- \Add69~1\ = CARRY((\vc|vga_data_0.x\(1) & \vc|vga_data_0.x\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datab => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add69~0_combout\,
	cout => \Add69~1\);

-- Location: LCCOMB_X66_Y37_N2
\Add69~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add69~2_combout\ = (\vc|vga_data_0.x\(2) & (\Add69~1\ & VCC)) # (!\vc|vga_data_0.x\(2) & (!\Add69~1\))
-- \Add69~3\ = CARRY((!\vc|vga_data_0.x\(2) & !\Add69~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add69~1\,
	combout => \Add69~2_combout\,
	cout => \Add69~3\);

-- Location: LCCOMB_X66_Y37_N4
\Add69~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add69~4_combout\ = (\vc|vga_data_0.x\(3) & (\Add69~3\ $ (GND))) # (!\vc|vga_data_0.x\(3) & (!\Add69~3\ & VCC))
-- \Add69~5\ = CARRY((\vc|vga_data_0.x\(3) & !\Add69~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add69~3\,
	combout => \Add69~4_combout\,
	cout => \Add69~5\);

-- Location: LCCOMB_X66_Y37_N6
\Add69~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add69~6_combout\ = (\vc|vga_data_0.x\(4) & (\Add69~5\ & VCC)) # (!\vc|vga_data_0.x\(4) & (!\Add69~5\))
-- \Add69~7\ = CARRY((!\vc|vga_data_0.x\(4) & !\Add69~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add69~5\,
	combout => \Add69~6_combout\,
	cout => \Add69~7\);

-- Location: LCCOMB_X66_Y37_N8
\Add69~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add69~8_combout\ = (\vc|vga_data_0.x\(5) & (\Add69~7\ $ (GND))) # (!\vc|vga_data_0.x\(5) & (!\Add69~7\ & VCC))
-- \Add69~9\ = CARRY((\vc|vga_data_0.x\(5) & !\Add69~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add69~7\,
	combout => \Add69~8_combout\,
	cout => \Add69~9\);

-- Location: LCCOMB_X66_Y37_N10
\Add69~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add69~10_combout\ = (\vc|vga_data_0.x\(6) & (!\Add69~9\)) # (!\vc|vga_data_0.x\(6) & ((\Add69~9\) # (GND)))
-- \Add69~11\ = CARRY((!\Add69~9\) # (!\vc|vga_data_0.x\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add69~9\,
	combout => \Add69~10_combout\,
	cout => \Add69~11\);

-- Location: LCCOMB_X66_Y37_N12
\Add69~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add69~12_combout\ = (\vc|vga_data_0.x\(7) & (\Add69~11\ $ (GND))) # (!\vc|vga_data_0.x\(7) & (!\Add69~11\ & VCC))
-- \Add69~13\ = CARRY((\vc|vga_data_0.x\(7) & !\Add69~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add69~11\,
	combout => \Add69~12_combout\,
	cout => \Add69~13\);

-- Location: LCCOMB_X66_Y37_N14
\Add69~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add69~14_combout\ = (\vc|vga_data_0.x\(8) & (\Add69~13\ & VCC)) # (!\vc|vga_data_0.x\(8) & (!\Add69~13\))
-- \Add69~15\ = CARRY((!\vc|vga_data_0.x\(8) & !\Add69~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add69~13\,
	combout => \Add69~14_combout\,
	cout => \Add69~15\);

-- Location: LCCOMB_X66_Y37_N16
\Add69~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add69~16_combout\ = (\vc|vga_data_0.x\(9) & (\Add69~15\ $ (GND))) # (!\vc|vga_data_0.x\(9) & (!\Add69~15\ & VCC))
-- \Add69~17\ = CARRY((\vc|vga_data_0.x\(9) & !\Add69~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add69~15\,
	combout => \Add69~16_combout\,
	cout => \Add69~17\);

-- Location: LCCOMB_X66_Y37_N18
\Add69~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add69~18_combout\ = (\vc|vga_data_0.x\(10) & (\Add69~17\ & VCC)) # (!\vc|vga_data_0.x\(10) & (!\Add69~17\))
-- \Add69~19\ = CARRY((!\vc|vga_data_0.x\(10) & !\Add69~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add69~17\,
	combout => \Add69~18_combout\,
	cout => \Add69~19\);

-- Location: LCCOMB_X66_Y37_N20
\Add69~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add69~20_combout\ = \Add69~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add69~19\,
	combout => \Add69~20_combout\);

-- Location: LCCOMB_X59_Y38_N24
\Div6|auto_generated|divider|my_abs_num|cs1a[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ = (!\Add69~0_combout\ & (!\Add69~2_combout\ & (\vc|vga_data_0.x\(0) & \Add69~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~0_combout\,
	datab => \Add69~2_combout\,
	datac => \vc|vga_data_0.x\(0),
	datad => \Add69~20_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\);

-- Location: LCCOMB_X59_Y38_N30
\Div6|auto_generated|divider|my_abs_num|cs1a[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ = \Add69~6_combout\ $ (((\Div6|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & ((\Add69~4_combout\))) # (!\Div6|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & 
-- (\Add69~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datab => \Add69~6_combout\,
	datac => \Add69~4_combout\,
	datad => \Div6|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\);

-- Location: LCCOMB_X59_Y37_N14
\Div6|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_10~0_combout\ = \Div6|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ $ (VCC)
-- \Div6|auto_generated|divider|divider|op_10~1\ = CARRY(\Div6|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datad => VCC,
	combout => \Div6|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div6|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X65_Y37_N0
\Div6|auto_generated|divider|my_abs_num|cs1a[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ = (\vc|vga_data_0.x\(0) & (!\Add69~0_combout\ & !\Add69~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(0),
	datac => \Add69~0_combout\,
	datad => \Add69~2_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\);

-- Location: LCCOMB_X66_Y37_N26
\Div6|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (!\Add69~6_combout\ & (!\Add69~4_combout\ & (\Div6|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ & \Add69~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~6_combout\,
	datab => \Add69~4_combout\,
	datac => \Div6|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\,
	datad => \Add69~20_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X66_Y37_N28
\Div6|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add69~10_combout\ & (\Add69~8_combout\ & !\Add69~20_combout\)) # (!\Add69~10_combout\ & (!\Add69~8_combout\ & 
-- \Add69~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~10_combout\,
	datab => \Add69~8_combout\,
	datac => \Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add69~20_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X66_Y37_N30
\Div6|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add69~12_combout\ & (!\Add69~20_combout\ & \Add69~14_combout\)) # (!\Add69~12_combout\ & (\Add69~20_combout\ & 
-- !\Add69~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~12_combout\,
	datab => \Add69~20_combout\,
	datac => \Add69~14_combout\,
	datad => \Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X66_Y37_N22
\Div6|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \Add69~18_combout\ $ (((\Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add69~16_combout\))) # (!\Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- (\Add69~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datab => \Add69~16_combout\,
	datac => \Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Add69~18_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X63_Y37_N8
\Div6|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_4~0_combout\ = \Div6|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ $ (VCC)
-- \Div6|auto_generated|divider|divider|op_4~1\ = CARRY(\Div6|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	combout => \Div6|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div6|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X66_Y37_N24
\Div6|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add69~20_combout\ & (!\Add69~16_combout\ & !\Add69~18_combout\)) # (!\Add69~20_combout\ & (\Add69~16_combout\ & 
-- \Add69~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datab => \Add69~16_combout\,
	datac => \Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Add69~18_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X63_Y37_N10
\Div6|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_4~2_combout\ = (\Div6|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div6|auto_generated|divider|divider|op_4~1\)) # (!\Div6|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & 
-- ((\Div6|auto_generated|divider|divider|op_4~1\) # (GND)))
-- \Div6|auto_generated|divider|divider|op_4~3\ = CARRY((!\Div6|auto_generated|divider|divider|op_4~1\) # (!\Div6|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_4~1\,
	combout => \Div6|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div6|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X63_Y37_N12
\Div6|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_4~4_combout\ = \Div6|auto_generated|divider|divider|op_4~3\ $ (GND)
-- \Div6|auto_generated|divider|divider|op_4~5\ = CARRY(!\Div6|auto_generated|divider|divider|op_4~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_4~3\,
	combout => \Div6|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div6|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X63_Y37_N14
\Div6|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_4~6_combout\ = !\Div6|auto_generated|divider|divider|op_4~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|op_4~5\,
	combout => \Div6|auto_generated|divider|divider|op_4~6_combout\);

-- Location: LCCOMB_X63_Y37_N6
\Div6|auto_generated|divider|divider|StageOut[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[9]~81_combout\ = (!\Div6|auto_generated|divider|divider|op_4~6_combout\ & \Div6|auto_generated|divider|divider|op_4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div6|auto_generated|divider|divider|op_4~2_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[9]~81_combout\);

-- Location: LCCOMB_X63_Y37_N4
\Div6|auto_generated|divider|divider|StageOut[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[9]~80_combout\ = (\Div6|auto_generated|divider|divider|op_4~6_combout\ & \Div6|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div6|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[9]~80_combout\);

-- Location: LCCOMB_X63_Y37_N30
\Div6|auto_generated|divider|divider|StageOut[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[8]~83_combout\ = (\Div6|auto_generated|divider|divider|op_4~0_combout\ & !\Div6|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Div6|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[8]~83_combout\);

-- Location: LCCOMB_X63_Y37_N0
\Div6|auto_generated|divider|divider|StageOut[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[8]~82_combout\ = (\Div6|auto_generated|divider|divider|op_4~6_combout\ & \Div6|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div6|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[8]~82_combout\);

-- Location: LCCOMB_X65_Y37_N26
\Div6|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = \Add69~20_combout\ $ (\Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ $ (\Add69~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datac => \Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Add69~16_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X63_Y37_N18
\Div6|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_5~0_combout\ = \Div6|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ $ (VCC)
-- \Div6|auto_generated|divider|divider|op_5~1\ = CARRY(\Div6|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datad => VCC,
	combout => \Div6|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div6|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X63_Y37_N20
\Div6|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_5~2_combout\ = (\Div6|auto_generated|divider|divider|StageOut[8]~83_combout\ & (((!\Div6|auto_generated|divider|divider|op_5~1\)))) # (!\Div6|auto_generated|divider|divider|StageOut[8]~83_combout\ & 
-- ((\Div6|auto_generated|divider|divider|StageOut[8]~82_combout\ & (!\Div6|auto_generated|divider|divider|op_5~1\)) # (!\Div6|auto_generated|divider|divider|StageOut[8]~82_combout\ & ((\Div6|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div6|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div6|auto_generated|divider|divider|StageOut[8]~83_combout\ & !\Div6|auto_generated|divider|divider|StageOut[8]~82_combout\)) # (!\Div6|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[8]~83_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[8]~82_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_5~1\,
	combout => \Div6|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div6|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X63_Y37_N22
\Div6|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_5~4_combout\ = (\Div6|auto_generated|divider|divider|op_5~3\ & ((((\Div6|auto_generated|divider|divider|StageOut[9]~81_combout\) # (\Div6|auto_generated|divider|divider|StageOut[9]~80_combout\))))) # 
-- (!\Div6|auto_generated|divider|divider|op_5~3\ & ((\Div6|auto_generated|divider|divider|StageOut[9]~81_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[9]~80_combout\) # (GND))))
-- \Div6|auto_generated|divider|divider|op_5~5\ = CARRY((\Div6|auto_generated|divider|divider|StageOut[9]~81_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[9]~80_combout\) # (!\Div6|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[9]~81_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[9]~80_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_5~3\,
	combout => \Div6|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div6|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X63_Y37_N24
\Div6|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div6|auto_generated|divider|divider|op_5~5\ & ((\Div6|auto_generated|divider|divider|op_4~6_combout\) # (!\Div6|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_4~4_combout\,
	datab => \Div6|auto_generated|divider|divider|op_4~6_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_5~5\,
	cout => \Div6|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X63_Y37_N26
\Div6|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_5~8_combout\ = \Div6|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div6|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X63_Y37_N2
\Div6|auto_generated|divider|divider|StageOut[13]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[13]~132_combout\ = (\Div6|auto_generated|divider|divider|op_5~8_combout\ & ((\Div6|auto_generated|divider|divider|op_4~6_combout\ & (\Div6|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)) # 
-- (!\Div6|auto_generated|divider|divider|op_4~6_combout\ & ((\Div6|auto_generated|divider|divider|op_4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datab => \Div6|auto_generated|divider|divider|op_4~0_combout\,
	datac => \Div6|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[13]~132_combout\);

-- Location: LCCOMB_X62_Y37_N26
\Div6|auto_generated|divider|divider|StageOut[14]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[14]~131_combout\ = (\Div6|auto_generated|divider|divider|op_5~8_combout\ & ((\Div6|auto_generated|divider|divider|op_4~6_combout\ & ((\Div6|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))) # 
-- (!\Div6|auto_generated|divider|divider|op_4~6_combout\ & (\Div6|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_4~2_combout\,
	datab => \Div6|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datac => \Div6|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div6|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[14]~131_combout\);

-- Location: LCCOMB_X63_Y37_N28
\Div6|auto_generated|divider|divider|StageOut[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[14]~84_combout\ = (\Div6|auto_generated|divider|divider|op_5~4_combout\ & !\Div6|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div6|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[14]~84_combout\);

-- Location: LCCOMB_X63_Y37_N16
\Div6|auto_generated|divider|divider|StageOut[13]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[13]~85_combout\ = (!\Div6|auto_generated|divider|divider|op_5~8_combout\ & \Div6|auto_generated|divider|divider|op_5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_5~2_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[13]~85_combout\);

-- Location: LCCOMB_X62_Y37_N8
\Div6|auto_generated|divider|divider|StageOut[12]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[12]~115_combout\ = (\Div6|auto_generated|divider|divider|op_5~8_combout\ & (\Add69~20_combout\ $ (\Add69~16_combout\ $ (\Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datab => \Add69~16_combout\,
	datac => \Div6|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Div6|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[12]~115_combout\);

-- Location: LCCOMB_X62_Y37_N28
\Div6|auto_generated|divider|divider|StageOut[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[12]~86_combout\ = (\Div6|auto_generated|divider|divider|op_5~0_combout\ & !\Div6|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|divider|op_5~0_combout\,
	datad => \Div6|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[12]~86_combout\);

-- Location: LCCOMB_X62_Y37_N10
\Div6|auto_generated|divider|my_abs_num|cs1a[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ = \Add69~14_combout\ $ (((\Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\Add69~12_combout\)) # (!\Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- ((\Add69~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \Add69~14_combout\,
	datac => \Add69~12_combout\,
	datad => \Add69~20_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\);

-- Location: LCCOMB_X62_Y37_N12
\Div6|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_6~0_combout\ = \Div6|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ $ (VCC)
-- \Div6|auto_generated|divider|divider|op_6~1\ = CARRY(\Div6|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => VCC,
	combout => \Div6|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div6|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X62_Y37_N14
\Div6|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_6~2_combout\ = (\Div6|auto_generated|divider|divider|StageOut[12]~115_combout\ & (((!\Div6|auto_generated|divider|divider|op_6~1\)))) # (!\Div6|auto_generated|divider|divider|StageOut[12]~115_combout\ & 
-- ((\Div6|auto_generated|divider|divider|StageOut[12]~86_combout\ & (!\Div6|auto_generated|divider|divider|op_6~1\)) # (!\Div6|auto_generated|divider|divider|StageOut[12]~86_combout\ & ((\Div6|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div6|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div6|auto_generated|divider|divider|StageOut[12]~115_combout\ & !\Div6|auto_generated|divider|divider|StageOut[12]~86_combout\)) # (!\Div6|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[12]~86_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_6~1\,
	combout => \Div6|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div6|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X62_Y37_N16
\Div6|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_6~4_combout\ = (\Div6|auto_generated|divider|divider|op_6~3\ & ((((\Div6|auto_generated|divider|divider|StageOut[13]~132_combout\) # (\Div6|auto_generated|divider|divider|StageOut[13]~85_combout\))))) # 
-- (!\Div6|auto_generated|divider|divider|op_6~3\ & ((\Div6|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[13]~85_combout\) # (GND))))
-- \Div6|auto_generated|divider|divider|op_6~5\ = CARRY((\Div6|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[13]~85_combout\) # (!\Div6|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[13]~85_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_6~3\,
	combout => \Div6|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div6|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X62_Y37_N18
\Div6|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div6|auto_generated|divider|divider|StageOut[14]~131_combout\ & (!\Div6|auto_generated|divider|divider|StageOut[14]~84_combout\ & !\Div6|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[14]~131_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[14]~84_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_6~5\,
	cout => \Div6|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X62_Y37_N20
\Div6|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_6~8_combout\ = \Div6|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div6|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X62_Y37_N6
\Div6|auto_generated|divider|divider|StageOut[18]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[18]~116_combout\ = (\Div6|auto_generated|divider|divider|op_6~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((!\Div6|auto_generated|divider|divider|op_5~8_combout\ & 
-- \Div6|auto_generated|divider|divider|op_5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datab => \Div6|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div6|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div6|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[18]~116_combout\);

-- Location: LCCOMB_X62_Y37_N0
\Div6|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[18]~87_combout\ = (\Div6|auto_generated|divider|divider|op_6~4_combout\ & !\Div6|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Div6|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X62_Y37_N30
\Div6|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[17]~88_combout\ = (\Div6|auto_generated|divider|divider|op_6~2_combout\ & !\Div6|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_6~2_combout\,
	datad => \Div6|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X62_Y37_N24
\Div6|auto_generated|divider|divider|StageOut[17]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[17]~117_combout\ = (\Div6|auto_generated|divider|divider|op_6~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[12]~115_combout\) # ((\Div6|auto_generated|divider|divider|op_5~0_combout\ & 
-- !\Div6|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_5~0_combout\,
	datab => \Div6|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div6|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datad => \Div6|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[17]~117_combout\);

-- Location: LCCOMB_X62_Y37_N4
\Div6|auto_generated|divider|divider|StageOut[16]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[16]~89_combout\ = (\Div6|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ & \Div6|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => \Div6|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[16]~89_combout\);

-- Location: LCCOMB_X62_Y37_N22
\Div6|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[16]~90_combout\ = (\Div6|auto_generated|divider|divider|op_6~0_combout\ & !\Div6|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div6|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X62_Y37_N2
\Div6|auto_generated|divider|my_abs_num|cs1a[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ = \Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add69~12_combout\ $ (\Add69~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Add69~12_combout\,
	datad => \Add69~20_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\);

-- Location: LCCOMB_X61_Y37_N2
\Div6|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_7~0_combout\ = \Div6|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ $ (VCC)
-- \Div6|auto_generated|divider|divider|op_7~1\ = CARRY(\Div6|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\,
	datad => VCC,
	combout => \Div6|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div6|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X61_Y37_N4
\Div6|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_7~2_combout\ = (\Div6|auto_generated|divider|divider|StageOut[16]~89_combout\ & (((!\Div6|auto_generated|divider|divider|op_7~1\)))) # (!\Div6|auto_generated|divider|divider|StageOut[16]~89_combout\ & 
-- ((\Div6|auto_generated|divider|divider|StageOut[16]~90_combout\ & (!\Div6|auto_generated|divider|divider|op_7~1\)) # (!\Div6|auto_generated|divider|divider|StageOut[16]~90_combout\ & ((\Div6|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div6|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div6|auto_generated|divider|divider|StageOut[16]~89_combout\ & !\Div6|auto_generated|divider|divider|StageOut[16]~90_combout\)) # (!\Div6|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[16]~89_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_7~1\,
	combout => \Div6|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div6|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X61_Y37_N6
\Div6|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_7~4_combout\ = (\Div6|auto_generated|divider|divider|op_7~3\ & ((((\Div6|auto_generated|divider|divider|StageOut[17]~88_combout\) # (\Div6|auto_generated|divider|divider|StageOut[17]~117_combout\))))) # 
-- (!\Div6|auto_generated|divider|divider|op_7~3\ & ((\Div6|auto_generated|divider|divider|StageOut[17]~88_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[17]~117_combout\) # (GND))))
-- \Div6|auto_generated|divider|divider|op_7~5\ = CARRY((\Div6|auto_generated|divider|divider|StageOut[17]~88_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[17]~117_combout\) # (!\Div6|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_7~3\,
	combout => \Div6|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div6|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X61_Y37_N8
\Div6|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div6|auto_generated|divider|divider|StageOut[18]~116_combout\ & (!\Div6|auto_generated|divider|divider|StageOut[18]~87_combout\ & !\Div6|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[18]~116_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_7~5\,
	cout => \Div6|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X61_Y37_N10
\Div6|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_7~8_combout\ = \Div6|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div6|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X61_Y37_N24
\Div6|auto_generated|divider|divider|StageOut[20]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[20]~119_combout\ = (\Div6|auto_generated|divider|divider|op_7~8_combout\ & (\Add69~20_combout\ $ (\Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add69~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datab => \Div6|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Add69~12_combout\,
	datad => \Div6|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[20]~119_combout\);

-- Location: LCCOMB_X61_Y37_N0
\Div6|auto_generated|divider|divider|StageOut[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[20]~93_combout\ = (\Div6|auto_generated|divider|divider|op_7~0_combout\ & !\Div6|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_7~0_combout\,
	datad => \Div6|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[20]~93_combout\);

-- Location: LCCOMB_X60_Y37_N16
\Div6|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \Add69~10_combout\ $ (((\Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Add69~8_combout\)) # (!\Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- ((\Add69~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~10_combout\,
	datab => \Add69~8_combout\,
	datac => \Add69~20_combout\,
	datad => \Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X61_Y37_N12
\Div6|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_8~0_combout\ = \Div6|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ $ (VCC)
-- \Div6|auto_generated|divider|divider|op_8~1\ = CARRY(\Div6|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => VCC,
	combout => \Div6|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div6|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X61_Y37_N14
\Div6|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_8~2_combout\ = (\Div6|auto_generated|divider|divider|StageOut[20]~119_combout\ & (((!\Div6|auto_generated|divider|divider|op_8~1\)))) # (!\Div6|auto_generated|divider|divider|StageOut[20]~119_combout\ & 
-- ((\Div6|auto_generated|divider|divider|StageOut[20]~93_combout\ & (!\Div6|auto_generated|divider|divider|op_8~1\)) # (!\Div6|auto_generated|divider|divider|StageOut[20]~93_combout\ & ((\Div6|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div6|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div6|auto_generated|divider|divider|StageOut[20]~119_combout\ & !\Div6|auto_generated|divider|divider|StageOut[20]~93_combout\)) # (!\Div6|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[20]~93_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_8~1\,
	combout => \Div6|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div6|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X61_Y37_N30
\Div6|auto_generated|divider|divider|StageOut[22]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[22]~118_combout\ = (\Div6|auto_generated|divider|divider|op_7~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((!\Div6|auto_generated|divider|divider|op_6~8_combout\ & 
-- \Div6|auto_generated|divider|divider|op_6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_6~8_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datac => \Div6|auto_generated|divider|divider|op_6~2_combout\,
	datad => \Div6|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[22]~118_combout\);

-- Location: LCCOMB_X61_Y37_N28
\Div6|auto_generated|divider|divider|StageOut[22]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[22]~91_combout\ = (\Div6|auto_generated|divider|divider|op_7~4_combout\ & !\Div6|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_7~4_combout\,
	datad => \Div6|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[22]~91_combout\);

-- Location: LCCOMB_X61_Y37_N22
\Div6|auto_generated|divider|divider|StageOut[21]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[21]~133_combout\ = (\Div6|auto_generated|divider|divider|op_7~8_combout\ & ((\Div6|auto_generated|divider|divider|op_6~8_combout\ & ((\Div6|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\))) # 
-- (!\Div6|auto_generated|divider|divider|op_6~8_combout\ & (\Div6|auto_generated|divider|divider|op_6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_6~8_combout\,
	datab => \Div6|auto_generated|divider|divider|op_6~0_combout\,
	datac => \Div6|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => \Div6|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[21]~133_combout\);

-- Location: LCCOMB_X61_Y37_N26
\Div6|auto_generated|divider|divider|StageOut[21]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[21]~92_combout\ = (\Div6|auto_generated|divider|divider|op_7~2_combout\ & !\Div6|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_7~2_combout\,
	datad => \Div6|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[21]~92_combout\);

-- Location: LCCOMB_X61_Y37_N16
\Div6|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_8~4_combout\ = (\Div6|auto_generated|divider|divider|op_8~3\ & ((((\Div6|auto_generated|divider|divider|StageOut[21]~133_combout\) # (\Div6|auto_generated|divider|divider|StageOut[21]~92_combout\))))) # 
-- (!\Div6|auto_generated|divider|divider|op_8~3\ & ((\Div6|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[21]~92_combout\) # (GND))))
-- \Div6|auto_generated|divider|divider|op_8~5\ = CARRY((\Div6|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[21]~92_combout\) # (!\Div6|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[21]~92_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_8~3\,
	combout => \Div6|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div6|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X61_Y37_N18
\Div6|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div6|auto_generated|divider|divider|StageOut[22]~118_combout\ & (!\Div6|auto_generated|divider|divider|StageOut[22]~91_combout\ & !\Div6|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[22]~118_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[22]~91_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_8~5\,
	cout => \Div6|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X61_Y37_N20
\Div6|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_8~8_combout\ = \Div6|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div6|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X60_Y37_N30
\Div6|auto_generated|divider|divider|StageOut[26]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[26]~94_combout\ = (!\Div6|auto_generated|divider|divider|op_8~8_combout\ & \Div6|auto_generated|divider|divider|op_8~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_8~4_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[26]~94_combout\);

-- Location: LCCOMB_X60_Y37_N20
\Div6|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[26]~120_combout\ = (\Div6|auto_generated|divider|divider|op_8~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div6|auto_generated|divider|divider|op_7~2_combout\ & 
-- !\Div6|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_7~2_combout\,
	datab => \Div6|auto_generated|divider|divider|op_7~8_combout\,
	datac => \Div6|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div6|auto_generated|divider|divider|StageOut[21]~133_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X60_Y37_N26
\Div6|auto_generated|divider|divider|StageOut[25]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[25]~121_combout\ = (\Div6|auto_generated|divider|divider|op_8~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[20]~119_combout\) # ((\Div6|auto_generated|divider|divider|op_7~0_combout\ & 
-- !\Div6|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_7~0_combout\,
	datab => \Div6|auto_generated|divider|divider|op_7~8_combout\,
	datac => \Div6|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div6|auto_generated|divider|divider|StageOut[20]~119_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[25]~121_combout\);

-- Location: LCCOMB_X60_Y37_N14
\Div6|auto_generated|divider|divider|StageOut[25]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[25]~95_combout\ = (!\Div6|auto_generated|divider|divider|op_8~8_combout\ & \Div6|auto_generated|divider|divider|op_8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_8~2_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[25]~95_combout\);

-- Location: LCCOMB_X60_Y37_N22
\Div6|auto_generated|divider|divider|StageOut[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[24]~97_combout\ = (\Div6|auto_generated|divider|divider|op_8~0_combout\ & !\Div6|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|divider|op_8~0_combout\,
	datac => \Div6|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[24]~97_combout\);

-- Location: LCCOMB_X60_Y37_N0
\Div6|auto_generated|divider|divider|StageOut[24]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[24]~96_combout\ = (\Div6|auto_generated|divider|divider|op_8~8_combout\ & \Div6|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div6|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[24]~96_combout\);

-- Location: LCCOMB_X60_Y37_N24
\Div6|auto_generated|divider|my_abs_num|cs1a[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ = \Add69~8_combout\ $ (\Add69~20_combout\ $ (\Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add69~8_combout\,
	datac => \Add69~20_combout\,
	datad => \Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\);

-- Location: LCCOMB_X60_Y37_N4
\Div6|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_9~0_combout\ = \Div6|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ $ (VCC)
-- \Div6|auto_generated|divider|divider|op_9~1\ = CARRY(\Div6|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\,
	datad => VCC,
	combout => \Div6|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div6|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X60_Y37_N6
\Div6|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_9~2_combout\ = (\Div6|auto_generated|divider|divider|StageOut[24]~97_combout\ & (((!\Div6|auto_generated|divider|divider|op_9~1\)))) # (!\Div6|auto_generated|divider|divider|StageOut[24]~97_combout\ & 
-- ((\Div6|auto_generated|divider|divider|StageOut[24]~96_combout\ & (!\Div6|auto_generated|divider|divider|op_9~1\)) # (!\Div6|auto_generated|divider|divider|StageOut[24]~96_combout\ & ((\Div6|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div6|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div6|auto_generated|divider|divider|StageOut[24]~97_combout\ & !\Div6|auto_generated|divider|divider|StageOut[24]~96_combout\)) # (!\Div6|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[24]~97_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[24]~96_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_9~1\,
	combout => \Div6|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div6|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X60_Y37_N8
\Div6|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_9~4_combout\ = (\Div6|auto_generated|divider|divider|op_9~3\ & ((((\Div6|auto_generated|divider|divider|StageOut[25]~121_combout\) # (\Div6|auto_generated|divider|divider|StageOut[25]~95_combout\))))) # 
-- (!\Div6|auto_generated|divider|divider|op_9~3\ & ((\Div6|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[25]~95_combout\) # (GND))))
-- \Div6|auto_generated|divider|divider|op_9~5\ = CARRY((\Div6|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[25]~95_combout\) # (!\Div6|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_9~3\,
	combout => \Div6|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div6|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X60_Y37_N10
\Div6|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div6|auto_generated|divider|divider|StageOut[26]~94_combout\ & (!\Div6|auto_generated|divider|divider|StageOut[26]~120_combout\ & !\Div6|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[26]~94_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_9~5\,
	cout => \Div6|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X60_Y37_N12
\Div6|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_9~8_combout\ = \Div6|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div6|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X59_Y37_N10
\Div6|auto_generated|divider|divider|StageOut[30]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[30]~122_combout\ = (\Div6|auto_generated|divider|divider|op_9~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div6|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\Div6|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_8~2_combout\,
	datab => \Div6|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div6|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div6|auto_generated|divider|divider|StageOut[25]~121_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[30]~122_combout\);

-- Location: LCCOMB_X60_Y37_N18
\Div6|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Div6|auto_generated|divider|divider|op_9~4_combout\ & !\Div6|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div6|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X60_Y37_N2
\Div6|auto_generated|divider|divider|StageOut[29]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[29]~134_combout\ = (\Div6|auto_generated|divider|divider|op_9~8_combout\ & ((\Div6|auto_generated|divider|divider|op_8~8_combout\ & (\Div6|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)) # 
-- (!\Div6|auto_generated|divider|divider|op_8~8_combout\ & ((\Div6|auto_generated|divider|divider|op_8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_8~8_combout\,
	datab => \Div6|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datac => \Div6|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div6|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[29]~134_combout\);

-- Location: LCCOMB_X59_Y37_N28
\Div6|auto_generated|divider|divider|StageOut[29]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[29]~99_combout\ = (!\Div6|auto_generated|divider|divider|op_9~8_combout\ & \Div6|auto_generated|divider|divider|op_9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_9~2_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[29]~99_combout\);

-- Location: LCCOMB_X59_Y37_N6
\Div6|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[28]~100_combout\ = (!\Div6|auto_generated|divider|divider|op_9~8_combout\ & \Div6|auto_generated|divider|divider|op_9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_9~0_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X60_Y37_N28
\Div6|auto_generated|divider|divider|StageOut[28]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[28]~123_combout\ = (\Div6|auto_generated|divider|divider|op_9~8_combout\ & (\Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add69~8_combout\ $ (\Add69~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \Add69~8_combout\,
	datac => \Add69~20_combout\,
	datad => \Div6|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[28]~123_combout\);

-- Location: LCCOMB_X59_Y37_N16
\Div6|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_10~2_combout\ = (\Div6|auto_generated|divider|divider|StageOut[28]~100_combout\ & (((!\Div6|auto_generated|divider|divider|op_10~1\)))) # (!\Div6|auto_generated|divider|divider|StageOut[28]~100_combout\ & 
-- ((\Div6|auto_generated|divider|divider|StageOut[28]~123_combout\ & (!\Div6|auto_generated|divider|divider|op_10~1\)) # (!\Div6|auto_generated|divider|divider|StageOut[28]~123_combout\ & ((\Div6|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div6|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div6|auto_generated|divider|divider|StageOut[28]~100_combout\ & !\Div6|auto_generated|divider|divider|StageOut[28]~123_combout\)) # (!\Div6|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_10~1\,
	combout => \Div6|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div6|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X59_Y37_N18
\Div6|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_10~4_combout\ = (\Div6|auto_generated|divider|divider|op_10~3\ & ((((\Div6|auto_generated|divider|divider|StageOut[29]~134_combout\) # (\Div6|auto_generated|divider|divider|StageOut[29]~99_combout\))))) # 
-- (!\Div6|auto_generated|divider|divider|op_10~3\ & ((\Div6|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[29]~99_combout\) # (GND))))
-- \Div6|auto_generated|divider|divider|op_10~5\ = CARRY((\Div6|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[29]~99_combout\) # (!\Div6|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[29]~99_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_10~3\,
	combout => \Div6|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div6|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X59_Y37_N20
\Div6|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div6|auto_generated|divider|divider|StageOut[30]~122_combout\ & (!\Div6|auto_generated|divider|divider|StageOut[30]~98_combout\ & !\Div6|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[30]~122_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_10~5\,
	cout => \Div6|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X59_Y37_N22
\Div6|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_10~8_combout\ = \Div6|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div6|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X59_Y37_N24
\Div6|auto_generated|divider|divider|StageOut[34]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[34]~101_combout\ = (!\Div6|auto_generated|divider|divider|op_10~8_combout\ & \Div6|auto_generated|divider|divider|op_10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_10~4_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[34]~101_combout\);

-- Location: LCCOMB_X59_Y37_N0
\Div6|auto_generated|divider|divider|StageOut[34]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[34]~124_combout\ = (\Div6|auto_generated|divider|divider|op_10~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div6|auto_generated|divider|divider|op_9~2_combout\ & 
-- !\Div6|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_9~2_combout\,
	datab => \Div6|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div6|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div6|auto_generated|divider|divider|StageOut[29]~134_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[34]~124_combout\);

-- Location: LCCOMB_X59_Y37_N2
\Div6|auto_generated|divider|divider|StageOut[33]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[33]~125_combout\ = (\Div6|auto_generated|divider|divider|op_10~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[28]~123_combout\) # ((\Div6|auto_generated|divider|divider|op_9~0_combout\ & 
-- !\Div6|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_9~0_combout\,
	datab => \Div6|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div6|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div6|auto_generated|divider|divider|StageOut[28]~123_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[33]~125_combout\);

-- Location: LCCOMB_X59_Y37_N26
\Div6|auto_generated|divider|divider|StageOut[33]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[33]~102_combout\ = (!\Div6|auto_generated|divider|divider|op_10~8_combout\ & \Div6|auto_generated|divider|divider|op_10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_10~2_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[33]~102_combout\);

-- Location: LCCOMB_X59_Y37_N12
\Div6|auto_generated|divider|divider|StageOut[32]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[32]~104_combout\ = (!\Div6|auto_generated|divider|divider|op_10~8_combout\ & \Div6|auto_generated|divider|divider|op_10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_10~0_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[32]~104_combout\);

-- Location: LCCOMB_X59_Y37_N8
\Div6|auto_generated|divider|divider|StageOut[32]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[32]~103_combout\ = (\Div6|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ & \Div6|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datac => \Div6|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[32]~103_combout\);

-- Location: LCCOMB_X59_Y38_N4
\Div6|auto_generated|divider|my_abs_num|cs1a[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ = \Add69~20_combout\ $ (\Add69~4_combout\ $ (\Div6|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datac => \Add69~4_combout\,
	datad => \Div6|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\);

-- Location: LCCOMB_X58_Y38_N2
\Div6|auto_generated|divider|divider|op_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_11~0_combout\ = \Div6|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ $ (VCC)
-- \Div6|auto_generated|divider|divider|op_11~1\ = CARRY(\Div6|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\,
	datad => VCC,
	combout => \Div6|auto_generated|divider|divider|op_11~0_combout\,
	cout => \Div6|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X58_Y38_N4
\Div6|auto_generated|divider|divider|op_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_11~2_combout\ = (\Div6|auto_generated|divider|divider|StageOut[32]~104_combout\ & (((!\Div6|auto_generated|divider|divider|op_11~1\)))) # (!\Div6|auto_generated|divider|divider|StageOut[32]~104_combout\ & 
-- ((\Div6|auto_generated|divider|divider|StageOut[32]~103_combout\ & (!\Div6|auto_generated|divider|divider|op_11~1\)) # (!\Div6|auto_generated|divider|divider|StageOut[32]~103_combout\ & ((\Div6|auto_generated|divider|divider|op_11~1\) # (GND)))))
-- \Div6|auto_generated|divider|divider|op_11~3\ = CARRY(((!\Div6|auto_generated|divider|divider|StageOut[32]~104_combout\ & !\Div6|auto_generated|divider|divider|StageOut[32]~103_combout\)) # (!\Div6|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[32]~104_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[32]~103_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_11~1\,
	combout => \Div6|auto_generated|divider|divider|op_11~2_combout\,
	cout => \Div6|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X58_Y38_N6
\Div6|auto_generated|divider|divider|op_11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_11~4_combout\ = (\Div6|auto_generated|divider|divider|op_11~3\ & ((((\Div6|auto_generated|divider|divider|StageOut[33]~125_combout\) # (\Div6|auto_generated|divider|divider|StageOut[33]~102_combout\))))) # 
-- (!\Div6|auto_generated|divider|divider|op_11~3\ & ((\Div6|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[33]~102_combout\) # (GND))))
-- \Div6|auto_generated|divider|divider|op_11~5\ = CARRY((\Div6|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[33]~102_combout\) # (!\Div6|auto_generated|divider|divider|op_11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[33]~102_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_11~3\,
	combout => \Div6|auto_generated|divider|divider|op_11~4_combout\,
	cout => \Div6|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X58_Y38_N8
\Div6|auto_generated|divider|divider|op_11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_11~7_cout\ = CARRY((!\Div6|auto_generated|divider|divider|StageOut[34]~101_combout\ & (!\Div6|auto_generated|divider|divider|StageOut[34]~124_combout\ & !\Div6|auto_generated|divider|divider|op_11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[34]~101_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[34]~124_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_11~5\,
	cout => \Div6|auto_generated|divider|divider|op_11~7_cout\);

-- Location: LCCOMB_X58_Y38_N10
\Div6|auto_generated|divider|divider|op_11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_11~8_combout\ = \Div6|auto_generated|divider|divider|op_11~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|op_11~7_cout\,
	combout => \Div6|auto_generated|divider|divider|op_11~8_combout\);

-- Location: LCCOMB_X58_Y38_N26
\Div6|auto_generated|divider|divider|StageOut[37]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[37]~135_combout\ = (\Div6|auto_generated|divider|divider|op_11~8_combout\ & ((\Div6|auto_generated|divider|divider|op_10~8_combout\ & (\Div6|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\)) # 
-- (!\Div6|auto_generated|divider|divider|op_10~8_combout\ & ((\Div6|auto_generated|divider|divider|op_10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datab => \Div6|auto_generated|divider|divider|op_10~0_combout\,
	datac => \Div6|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[37]~135_combout\);

-- Location: LCCOMB_X58_Y38_N24
\Div6|auto_generated|divider|divider|StageOut[37]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[37]~106_combout\ = (\Div6|auto_generated|divider|divider|op_11~2_combout\ & !\Div6|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_11~2_combout\,
	datad => \Div6|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[37]~106_combout\);

-- Location: LCCOMB_X58_Y38_N12
\Div6|auto_generated|divider|divider|StageOut[36]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[36]~107_combout\ = (\Div6|auto_generated|divider|divider|op_11~0_combout\ & !\Div6|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|divider|op_11~0_combout\,
	datad => \Div6|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[36]~107_combout\);

-- Location: LCCOMB_X58_Y38_N0
\Div6|auto_generated|divider|divider|StageOut[36]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[36]~127_combout\ = (\Div6|auto_generated|divider|divider|op_11~8_combout\ & (\Add69~20_combout\ $ (\Div6|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ $ (\Add69~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datab => \Div6|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datac => \Add69~4_combout\,
	datad => \Div6|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[36]~127_combout\);

-- Location: LCCOMB_X59_Y38_N2
\Div6|auto_generated|divider|my_abs_num|cs1a[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ = \Add69~2_combout\ $ (((\Add69~20_combout\ & ((\Add69~0_combout\) # (!\vc|vga_data_0.x\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datab => \Add69~2_combout\,
	datac => \vc|vga_data_0.x\(0),
	datad => \Add69~0_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\);

-- Location: LCCOMB_X58_Y38_N14
\Div6|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_1~0_combout\ = \Div6|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ $ (VCC)
-- \Div6|auto_generated|divider|divider|op_1~1\ = CARRY(\Div6|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datad => VCC,
	combout => \Div6|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div6|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X58_Y38_N16
\Div6|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_1~2_combout\ = (\Div6|auto_generated|divider|divider|StageOut[36]~107_combout\ & (((!\Div6|auto_generated|divider|divider|op_1~1\)))) # (!\Div6|auto_generated|divider|divider|StageOut[36]~107_combout\ & 
-- ((\Div6|auto_generated|divider|divider|StageOut[36]~127_combout\ & (!\Div6|auto_generated|divider|divider|op_1~1\)) # (!\Div6|auto_generated|divider|divider|StageOut[36]~127_combout\ & ((\Div6|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div6|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div6|auto_generated|divider|divider|StageOut[36]~107_combout\ & !\Div6|auto_generated|divider|divider|StageOut[36]~127_combout\)) # (!\Div6|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[36]~107_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_1~1\,
	combout => \Div6|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div6|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X58_Y38_N18
\Div6|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_1~4_combout\ = (\Div6|auto_generated|divider|divider|op_1~3\ & ((((\Div6|auto_generated|divider|divider|StageOut[37]~135_combout\) # (\Div6|auto_generated|divider|divider|StageOut[37]~106_combout\))))) # 
-- (!\Div6|auto_generated|divider|divider|op_1~3\ & ((\Div6|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[37]~106_combout\) # (GND))))
-- \Div6|auto_generated|divider|divider|op_1~5\ = CARRY((\Div6|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[37]~106_combout\) # (!\Div6|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[37]~106_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_1~3\,
	combout => \Div6|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div6|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X58_Y38_N30
\Div6|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[38]~126_combout\ = (\Div6|auto_generated|divider|divider|op_11~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div6|auto_generated|divider|divider|op_10~2_combout\ & 
-- !\Div6|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datab => \Div6|auto_generated|divider|divider|op_10~2_combout\,
	datac => \Div6|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X58_Y38_N28
\Div6|auto_generated|divider|divider|StageOut[38]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[38]~105_combout\ = (\Div6|auto_generated|divider|divider|op_11~4_combout\ & !\Div6|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_11~4_combout\,
	datad => \Div6|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[38]~105_combout\);

-- Location: LCCOMB_X58_Y38_N20
\Div6|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div6|auto_generated|divider|divider|StageOut[38]~126_combout\ & (!\Div6|auto_generated|divider|divider|StageOut[38]~105_combout\ & !\Div6|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[38]~105_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_1~5\,
	cout => \Div6|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X58_Y38_N22
\Div6|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_1~8_combout\ = \Div6|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div6|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X59_Y38_N22
\Div6|auto_generated|divider|divider|StageOut[42]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[42]~108_combout\ = (\Div6|auto_generated|divider|divider|op_1~4_combout\ & !\Div6|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Div6|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[42]~108_combout\);

-- Location: LCCOMB_X59_Y38_N28
\Div6|auto_generated|divider|divider|StageOut[42]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[42]~128_combout\ = (\Div6|auto_generated|divider|divider|op_1~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((!\Div6|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div6|auto_generated|divider|divider|op_11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_11~8_combout\,
	datab => \Div6|auto_generated|divider|divider|op_11~2_combout\,
	datac => \Div6|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => \Div6|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[42]~128_combout\);

-- Location: LCCOMB_X59_Y38_N26
\Div6|auto_generated|divider|divider|StageOut[41]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[41]~129_combout\ = (\Div6|auto_generated|divider|divider|op_1~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[36]~127_combout\) # ((!\Div6|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div6|auto_generated|divider|divider|op_11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_11~8_combout\,
	datab => \Div6|auto_generated|divider|divider|op_11~0_combout\,
	datac => \Div6|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => \Div6|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[41]~129_combout\);

-- Location: LCCOMB_X59_Y38_N20
\Div6|auto_generated|divider|divider|StageOut[41]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[41]~109_combout\ = (\Div6|auto_generated|divider|divider|op_1~2_combout\ & !\Div6|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div6|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[41]~109_combout\);

-- Location: LCCOMB_X59_Y38_N6
\Div6|auto_generated|divider|divider|StageOut[40]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[40]~110_combout\ = (\Div6|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ & \Div6|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datad => \Div6|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[40]~110_combout\);

-- Location: LCCOMB_X59_Y38_N0
\Div6|auto_generated|divider|divider|StageOut[40]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[40]~111_combout\ = (\Div6|auto_generated|divider|divider|op_1~0_combout\ & !\Div6|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div6|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[40]~111_combout\);

-- Location: LCCOMB_X59_Y38_N18
\Div6|auto_generated|divider|my_abs_num|cs1a[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ = \Add69~0_combout\ $ (((\Add69~20_combout\ & !\vc|vga_data_0.x\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datab => \vc|vga_data_0.x\(0),
	datac => \Add69~0_combout\,
	combout => \Div6|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\);

-- Location: LCCOMB_X59_Y38_N8
\Div6|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_2~0_combout\ = \Div6|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ $ (VCC)
-- \Div6|auto_generated|divider|divider|op_2~1\ = CARRY(\Div6|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datad => VCC,
	combout => \Div6|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Div6|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X59_Y38_N10
\Div6|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_2~2_combout\ = (\Div6|auto_generated|divider|divider|StageOut[40]~110_combout\ & (((!\Div6|auto_generated|divider|divider|op_2~1\)))) # (!\Div6|auto_generated|divider|divider|StageOut[40]~110_combout\ & 
-- ((\Div6|auto_generated|divider|divider|StageOut[40]~111_combout\ & (!\Div6|auto_generated|divider|divider|op_2~1\)) # (!\Div6|auto_generated|divider|divider|StageOut[40]~111_combout\ & ((\Div6|auto_generated|divider|divider|op_2~1\) # (GND)))))
-- \Div6|auto_generated|divider|divider|op_2~3\ = CARRY(((!\Div6|auto_generated|divider|divider|StageOut[40]~110_combout\ & !\Div6|auto_generated|divider|divider|StageOut[40]~111_combout\)) # (!\Div6|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[40]~110_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[40]~111_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_2~1\,
	combout => \Div6|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Div6|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X59_Y38_N12
\Div6|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_2~4_combout\ = (\Div6|auto_generated|divider|divider|op_2~3\ & ((((\Div6|auto_generated|divider|divider|StageOut[41]~129_combout\) # (\Div6|auto_generated|divider|divider|StageOut[41]~109_combout\))))) # 
-- (!\Div6|auto_generated|divider|divider|op_2~3\ & ((\Div6|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[41]~109_combout\) # (GND))))
-- \Div6|auto_generated|divider|divider|op_2~5\ = CARRY((\Div6|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[41]~109_combout\) # (!\Div6|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[41]~109_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_2~3\,
	combout => \Div6|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Div6|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X59_Y38_N14
\Div6|auto_generated|divider|divider|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\Div6|auto_generated|divider|divider|StageOut[42]~108_combout\ & (!\Div6|auto_generated|divider|divider|StageOut[42]~128_combout\ & !\Div6|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[42]~108_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_2~5\,
	cout => \Div6|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X59_Y38_N16
\Div6|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_2~8_combout\ = \Div6|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|op_2~7_cout\,
	combout => \Div6|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X60_Y38_N0
\Div6|auto_generated|divider|divider|StageOut[46]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[46]~112_combout\ = (!\Div6|auto_generated|divider|divider|op_2~8_combout\ & \Div6|auto_generated|divider|divider|op_2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_2~4_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[46]~112_combout\);

-- Location: LCCOMB_X60_Y38_N4
\Div6|auto_generated|divider|divider|StageOut[46]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[46]~130_combout\ = (\Div6|auto_generated|divider|divider|op_2~8_combout\ & ((\Div6|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((!\Div6|auto_generated|divider|divider|op_1~8_combout\ & 
-- \Div6|auto_generated|divider|divider|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datab => \Div6|auto_generated|divider|divider|op_1~8_combout\,
	datac => \Div6|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_1~2_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[46]~130_combout\);

-- Location: LCCOMB_X60_Y38_N30
\Div6|auto_generated|divider|divider|StageOut[45]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[45]~136_combout\ = (\Div6|auto_generated|divider|divider|op_2~8_combout\ & ((\Div6|auto_generated|divider|divider|op_1~8_combout\ & (\Div6|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\)) # 
-- (!\Div6|auto_generated|divider|divider|op_1~8_combout\ & ((\Div6|auto_generated|divider|divider|op_1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datab => \Div6|auto_generated|divider|divider|op_1~0_combout\,
	datac => \Div6|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[45]~136_combout\);

-- Location: LCCOMB_X60_Y38_N2
\Div6|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[45]~113_combout\ = (!\Div6|auto_generated|divider|divider|op_2~8_combout\ & \Div6|auto_generated|divider|divider|op_2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div6|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div6|auto_generated|divider|divider|op_2~2_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X60_Y38_N28
\Div6|auto_generated|divider|divider|StageOut[44]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|StageOut[44]~114_combout\ = (\Div6|auto_generated|divider|divider|op_2~8_combout\ & ((\Div6|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\))) # (!\Div6|auto_generated|divider|divider|op_2~8_combout\ & 
-- (\Div6|auto_generated|divider|divider|op_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_2~0_combout\,
	datac => \Div6|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div6|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	combout => \Div6|auto_generated|divider|divider|StageOut[44]~114_combout\);

-- Location: LCCOMB_X60_Y38_N6
\Div6|auto_generated|divider|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_3~1_cout\ = CARRY((!\vc|vga_data_0.x\(0) & \Div6|auto_generated|divider|divider|StageOut[44]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Div6|auto_generated|divider|divider|StageOut[44]~114_combout\,
	datad => VCC,
	cout => \Div6|auto_generated|divider|divider|op_3~1_cout\);

-- Location: LCCOMB_X60_Y38_N8
\Div6|auto_generated|divider|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_3~3_cout\ = CARRY((!\Div6|auto_generated|divider|divider|StageOut[45]~136_combout\ & (!\Div6|auto_generated|divider|divider|StageOut[45]~113_combout\ & !\Div6|auto_generated|divider|divider|op_3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[45]~136_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_3~1_cout\,
	cout => \Div6|auto_generated|divider|divider|op_3~3_cout\);

-- Location: LCCOMB_X60_Y38_N10
\Div6|auto_generated|divider|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_3~5_cout\ = CARRY((\Div6|auto_generated|divider|divider|StageOut[46]~112_combout\) # ((\Div6|auto_generated|divider|divider|StageOut[46]~130_combout\) # (!\Div6|auto_generated|divider|divider|op_3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|StageOut[46]~112_combout\,
	datab => \Div6|auto_generated|divider|divider|StageOut[46]~130_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|divider|op_3~3_cout\,
	cout => \Div6|auto_generated|divider|divider|op_3~5_cout\);

-- Location: LCCOMB_X60_Y38_N12
\Div6|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|divider|op_3~6_combout\ = !\Div6|auto_generated|divider|divider|op_3~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div6|auto_generated|divider|divider|op_3~5_cout\,
	combout => \Div6|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X60_Y38_N18
\Div6|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|op_1~0_combout\ = \Div6|auto_generated|divider|divider|op_3~6_combout\ $ (VCC)
-- \Div6|auto_generated|divider|op_1~1\ = CARRY(\Div6|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	combout => \Div6|auto_generated|divider|op_1~0_combout\,
	cout => \Div6|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X60_Y38_N14
\Div6|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|quotient[0]~0_combout\ = (\Add69~20_combout\ & ((\Div6|auto_generated|divider|op_1~0_combout\))) # (!\Add69~20_combout\ & (!\Div6|auto_generated|divider|divider|op_3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_3~6_combout\,
	datac => \Add69~20_combout\,
	datad => \Div6|auto_generated|divider|op_1~0_combout\,
	combout => \Div6|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X67_Y37_N2
\Add67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add67~0_combout\ = (\vc|vga_data_0.x\(0) & (\vc|vga_data_0.x\(1) $ (VCC))) # (!\vc|vga_data_0.x\(0) & (\vc|vga_data_0.x\(1) & VCC))
-- \Add67~1\ = CARRY((\vc|vga_data_0.x\(0) & \vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	combout => \Add67~0_combout\,
	cout => \Add67~1\);

-- Location: LCCOMB_X67_Y37_N4
\Add67~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add67~2_combout\ = (\vc|vga_data_0.x\(2) & (\Add67~1\ & VCC)) # (!\vc|vga_data_0.x\(2) & (!\Add67~1\))
-- \Add67~3\ = CARRY((!\vc|vga_data_0.x\(2) & !\Add67~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add67~1\,
	combout => \Add67~2_combout\,
	cout => \Add67~3\);

-- Location: LCCOMB_X67_Y37_N6
\Add67~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add67~4_combout\ = (\vc|vga_data_0.x\(3) & (\Add67~3\ $ (GND))) # (!\vc|vga_data_0.x\(3) & (!\Add67~3\ & VCC))
-- \Add67~5\ = CARRY((\vc|vga_data_0.x\(3) & !\Add67~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add67~3\,
	combout => \Add67~4_combout\,
	cout => \Add67~5\);

-- Location: LCCOMB_X67_Y37_N8
\Add67~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add67~6_combout\ = (\vc|vga_data_0.x\(4) & (!\Add67~5\)) # (!\vc|vga_data_0.x\(4) & ((\Add67~5\) # (GND)))
-- \Add67~7\ = CARRY((!\Add67~5\) # (!\vc|vga_data_0.x\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add67~5\,
	combout => \Add67~6_combout\,
	cout => \Add67~7\);

-- Location: LCCOMB_X67_Y37_N10
\Add67~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add67~8_combout\ = (\vc|vga_data_0.x\(5) & (\Add67~7\ $ (GND))) # (!\vc|vga_data_0.x\(5) & (!\Add67~7\ & VCC))
-- \Add67~9\ = CARRY((\vc|vga_data_0.x\(5) & !\Add67~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add67~7\,
	combout => \Add67~8_combout\,
	cout => \Add67~9\);

-- Location: LCCOMB_X67_Y37_N12
\Add67~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add67~10_combout\ = (\vc|vga_data_0.x\(6) & (\Add67~9\ & VCC)) # (!\vc|vga_data_0.x\(6) & (!\Add67~9\))
-- \Add67~11\ = CARRY((!\vc|vga_data_0.x\(6) & !\Add67~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add67~9\,
	combout => \Add67~10_combout\,
	cout => \Add67~11\);

-- Location: LCCOMB_X67_Y37_N14
\Add67~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add67~12_combout\ = (\vc|vga_data_0.x\(7) & (\Add67~11\ $ (GND))) # (!\vc|vga_data_0.x\(7) & (!\Add67~11\ & VCC))
-- \Add67~13\ = CARRY((\vc|vga_data_0.x\(7) & !\Add67~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add67~11\,
	combout => \Add67~12_combout\,
	cout => \Add67~13\);

-- Location: LCCOMB_X67_Y37_N16
\Add67~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add67~14_combout\ = (\vc|vga_data_0.x\(8) & (\Add67~13\ & VCC)) # (!\vc|vga_data_0.x\(8) & (!\Add67~13\))
-- \Add67~15\ = CARRY((!\vc|vga_data_0.x\(8) & !\Add67~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add67~13\,
	combout => \Add67~14_combout\,
	cout => \Add67~15\);

-- Location: LCCOMB_X67_Y37_N18
\Add67~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add67~16_combout\ = (\vc|vga_data_0.x\(9) & (\Add67~15\ $ (GND))) # (!\vc|vga_data_0.x\(9) & (!\Add67~15\ & VCC))
-- \Add67~17\ = CARRY((\vc|vga_data_0.x\(9) & !\Add67~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add67~15\,
	combout => \Add67~16_combout\,
	cout => \Add67~17\);

-- Location: LCCOMB_X67_Y37_N20
\Add67~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add67~18_combout\ = (\vc|vga_data_0.x\(10) & (\Add67~17\ & VCC)) # (!\vc|vga_data_0.x\(10) & (!\Add67~17\))
-- \Add67~19\ = CARRY((!\vc|vga_data_0.x\(10) & !\Add67~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add67~17\,
	combout => \Add67~18_combout\,
	cout => \Add67~19\);

-- Location: LCCOMB_X67_Y37_N22
\Add67~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add67~20_combout\ = \Add67~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add67~19\,
	combout => \Add67~20_combout\);

-- Location: LCCOMB_X68_Y39_N20
\Div4|auto_generated|divider|my_abs_num|cs1a[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ = (\vc|vga_data_0.x\(0) & (\Add67~20_combout\ & (!\Add67~0_combout\ & !\Add67~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Add67~20_combout\,
	datac => \Add67~0_combout\,
	datad => \Add67~2_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\);

-- Location: LCCOMB_X68_Y39_N28
\Div4|auto_generated|divider|my_abs_num|cs1a[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[3]~14_combout\ = \Add67~4_combout\ $ (\Add67~20_combout\ $ (\Div4|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add67~4_combout\,
	datac => \Add67~20_combout\,
	datad => \Div4|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[3]~14_combout\);

-- Location: LCCOMB_X72_Y39_N14
\Div4|auto_generated|divider|divider|op_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_11~0_combout\ = \Div4|auto_generated|divider|my_abs_num|cs1a[3]~14_combout\ $ (VCC)
-- \Div4|auto_generated|divider|divider|op_11~1\ = CARRY(\Div4|auto_generated|divider|my_abs_num|cs1a[3]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|my_abs_num|cs1a[3]~14_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|op_11~0_combout\,
	cout => \Div4|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X67_Y37_N24
\Div4|auto_generated|divider|my_abs_num|cs1a[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[8]~2_combout\ = (\Add67~8_combout\ & (\Add67~14_combout\ & (\Add67~12_combout\ & \Add67~10_combout\))) # (!\Add67~8_combout\ & (!\Add67~14_combout\ & (!\Add67~12_combout\ & !\Add67~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add67~8_combout\,
	datab => \Add67~14_combout\,
	datac => \Add67~12_combout\,
	datad => \Add67~10_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[8]~2_combout\);

-- Location: LCCOMB_X68_Y37_N24
\Div4|auto_generated|divider|my_abs_num|cs1a[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ = (\vc|vga_data_0.x\(0) & (!\Add67~2_combout\ & !\Add67~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(0),
	datac => \Add67~2_combout\,
	datad => \Add67~0_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\);

-- Location: LCCOMB_X67_Y37_N28
\Div4|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (!\Add67~4_combout\ & (!\Add67~6_combout\ & (\Add67~20_combout\ & \Div4|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add67~4_combout\,
	datab => \Add67~6_combout\,
	datac => \Add67~20_combout\,
	datad => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X67_Y37_N26
\Div4|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div4|auto_generated|divider|my_abs_num|cs1a[8]~2_combout\ & (\Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Add67~10_combout\ $ (\Add67~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add67~10_combout\,
	datab => \Div4|auto_generated|divider|my_abs_num|cs1a[8]~2_combout\,
	datac => \Add67~20_combout\,
	datad => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X67_Y37_N0
\Div4|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add67~20_combout\ & (!\Add67~16_combout\ & !\Add67~18_combout\)) # (!\Add67~20_combout\ & (\Add67~16_combout\ & 
-- \Add67~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add67~20_combout\,
	datab => \Add67~16_combout\,
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Add67~18_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X67_Y37_N30
\Div4|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \Add67~18_combout\ $ (((\Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add67~16_combout\))) # (!\Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- (\Add67~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add67~20_combout\,
	datab => \Add67~16_combout\,
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Add67~18_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X67_Y41_N0
\Div4|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~0_combout\ = \Div4|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ $ (VCC)
-- \Div4|auto_generated|divider|divider|op_4~1\ = CARRY(\Div4|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div4|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X67_Y41_N2
\Div4|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~2_combout\ = (\Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div4|auto_generated|divider|divider|op_4~1\)) # (!\Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & 
-- ((\Div4|auto_generated|divider|divider|op_4~1\) # (GND)))
-- \Div4|auto_generated|divider|divider|op_4~3\ = CARRY((!\Div4|auto_generated|divider|divider|op_4~1\) # (!\Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_4~1\,
	combout => \Div4|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div4|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X67_Y41_N4
\Div4|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~4_combout\ = \Div4|auto_generated|divider|divider|op_4~3\ $ (GND)
-- \Div4|auto_generated|divider|divider|op_4~5\ = CARRY(!\Div4|auto_generated|divider|divider|op_4~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_4~3\,
	combout => \Div4|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div4|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X67_Y41_N6
\Div4|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_4~6_combout\ = !\Div4|auto_generated|divider|divider|op_4~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_4~5\,
	combout => \Div4|auto_generated|divider|divider|op_4~6_combout\);

-- Location: LCCOMB_X67_Y41_N14
\Div4|auto_generated|divider|divider|StageOut[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[9]~81_combout\ = (\Div4|auto_generated|divider|divider|op_4~2_combout\ & !\Div4|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div4|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[9]~81_combout\);

-- Location: LCCOMB_X67_Y41_N20
\Div4|auto_generated|divider|divider|StageOut[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[9]~80_combout\ = (\Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & \Div4|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \Div4|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[9]~80_combout\);

-- Location: LCCOMB_X67_Y41_N12
\Div4|auto_generated|divider|divider|StageOut[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[8]~82_combout\ = (\Div4|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & \Div4|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => \Div4|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[8]~82_combout\);

-- Location: LCCOMB_X67_Y41_N18
\Div4|auto_generated|divider|divider|StageOut[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[8]~83_combout\ = (\Div4|auto_generated|divider|divider|op_4~0_combout\ & !\Div4|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[8]~83_combout\);

-- Location: LCCOMB_X68_Y37_N2
\Div4|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = \Add67~20_combout\ $ (\Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ $ (\Add67~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add67~20_combout\,
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Add67~16_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X68_Y41_N2
\Div4|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~0_combout\ = \Div4|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ $ (VCC)
-- \Div4|auto_generated|divider|divider|op_5~1\ = CARRY(\Div4|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div4|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X68_Y41_N4
\Div4|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~2_combout\ = (\Div4|auto_generated|divider|divider|StageOut[8]~82_combout\ & (((!\Div4|auto_generated|divider|divider|op_5~1\)))) # (!\Div4|auto_generated|divider|divider|StageOut[8]~82_combout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[8]~83_combout\ & (!\Div4|auto_generated|divider|divider|op_5~1\)) # (!\Div4|auto_generated|divider|divider|StageOut[8]~83_combout\ & ((\Div4|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div4|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[8]~82_combout\ & !\Div4|auto_generated|divider|divider|StageOut[8]~83_combout\)) # (!\Div4|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[8]~82_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[8]~83_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_5~1\,
	combout => \Div4|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div4|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X68_Y41_N6
\Div4|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~4_combout\ = (\Div4|auto_generated|divider|divider|op_5~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[9]~81_combout\) # (\Div4|auto_generated|divider|divider|StageOut[9]~80_combout\))))) # 
-- (!\Div4|auto_generated|divider|divider|op_5~3\ & ((\Div4|auto_generated|divider|divider|StageOut[9]~81_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[9]~80_combout\) # (GND))))
-- \Div4|auto_generated|divider|divider|op_5~5\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[9]~81_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[9]~80_combout\) # (!\Div4|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[9]~81_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[9]~80_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_5~3\,
	combout => \Div4|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div4|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X68_Y41_N8
\Div4|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|op_5~5\ & ((\Div4|auto_generated|divider|divider|op_4~6_combout\) # (!\Div4|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_4~4_combout\,
	datab => \Div4|auto_generated|divider|divider|op_4~6_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_5~5\,
	cout => \Div4|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X68_Y41_N10
\Div4|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_5~8_combout\ = \Div4|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div4|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X68_Y41_N30
\Div4|auto_generated|divider|divider|StageOut[13]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[13]~132_combout\ = (\Div4|auto_generated|divider|divider|op_5~8_combout\ & ((\Div4|auto_generated|divider|divider|op_4~6_combout\ & ((\Div4|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\))) # 
-- (!\Div4|auto_generated|divider|divider|op_4~6_combout\ & (\Div4|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_4~0_combout\,
	datab => \Div4|auto_generated|divider|divider|op_4~6_combout\,
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => \Div4|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[13]~132_combout\);

-- Location: LCCOMB_X68_Y41_N28
\Div4|auto_generated|divider|divider|StageOut[14]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[14]~131_combout\ = (\Div4|auto_generated|divider|divider|op_5~8_combout\ & ((\Div4|auto_generated|divider|divider|op_4~6_combout\ & ((\Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))) # 
-- (!\Div4|auto_generated|divider|divider|op_4~6_combout\ & (\Div4|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_4~2_combout\,
	datab => \Div4|auto_generated|divider|divider|op_4~6_combout\,
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \Div4|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[14]~131_combout\);

-- Location: LCCOMB_X68_Y41_N24
\Div4|auto_generated|divider|divider|StageOut[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[14]~84_combout\ = (\Div4|auto_generated|divider|divider|op_5~4_combout\ & !\Div4|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div4|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[14]~84_combout\);

-- Location: LCCOMB_X68_Y41_N22
\Div4|auto_generated|divider|divider|StageOut[13]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[13]~85_combout\ = (\Div4|auto_generated|divider|divider|op_5~2_combout\ & !\Div4|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div4|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[13]~85_combout\);

-- Location: LCCOMB_X68_Y41_N26
\Div4|auto_generated|divider|divider|StageOut[12]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[12]~115_combout\ = (\Div4|auto_generated|divider|divider|op_5~8_combout\ & (\Add67~16_combout\ $ (\Add67~20_combout\ $ (\Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add67~16_combout\,
	datab => \Add67~20_combout\,
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Div4|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[12]~115_combout\);

-- Location: LCCOMB_X68_Y41_N0
\Div4|auto_generated|divider|divider|StageOut[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[12]~86_combout\ = (\Div4|auto_generated|divider|divider|op_5~0_combout\ & !\Div4|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_5~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[12]~86_combout\);

-- Location: LCCOMB_X68_Y39_N16
\Div4|auto_generated|divider|my_abs_num|cs1a[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ = (\Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add67~8_combout\ & (\Add67~10_combout\ & !\Add67~20_combout\)) # (!\Add67~8_combout\ & (!\Add67~10_combout\ & 
-- \Add67~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \Add67~8_combout\,
	datac => \Add67~10_combout\,
	datad => \Add67~20_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\);

-- Location: LCCOMB_X68_Y39_N18
\Div4|auto_generated|divider|my_abs_num|cs1a[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ = \Add67~14_combout\ $ (((\Div4|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ & (\Add67~12_combout\)) # (!\Div4|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ & 
-- ((\Add67~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add67~12_combout\,
	datab => \Add67~20_combout\,
	datac => \Add67~14_combout\,
	datad => \Div4|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\);

-- Location: LCCOMB_X68_Y41_N12
\Div4|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~0_combout\ = \Div4|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ $ (VCC)
-- \Div4|auto_generated|divider|divider|op_6~1\ = CARRY(\Div4|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div4|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X68_Y41_N14
\Div4|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~2_combout\ = (\Div4|auto_generated|divider|divider|StageOut[12]~115_combout\ & (((!\Div4|auto_generated|divider|divider|op_6~1\)))) # (!\Div4|auto_generated|divider|divider|StageOut[12]~115_combout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[12]~86_combout\ & (!\Div4|auto_generated|divider|divider|op_6~1\)) # (!\Div4|auto_generated|divider|divider|StageOut[12]~86_combout\ & ((\Div4|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div4|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[12]~115_combout\ & !\Div4|auto_generated|divider|divider|StageOut[12]~86_combout\)) # (!\Div4|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[12]~86_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_6~1\,
	combout => \Div4|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div4|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X68_Y41_N16
\Div4|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~4_combout\ = (\Div4|auto_generated|divider|divider|op_6~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[13]~132_combout\) # (\Div4|auto_generated|divider|divider|StageOut[13]~85_combout\))))) # 
-- (!\Div4|auto_generated|divider|divider|op_6~3\ & ((\Div4|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[13]~85_combout\) # (GND))))
-- \Div4|auto_generated|divider|divider|op_6~5\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[13]~85_combout\) # (!\Div4|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[13]~85_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_6~3\,
	combout => \Div4|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div4|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X68_Y41_N18
\Div4|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[14]~131_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[14]~84_combout\ & !\Div4|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[14]~131_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[14]~84_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_6~5\,
	cout => \Div4|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X68_Y41_N20
\Div4|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_6~8_combout\ = \Div4|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div4|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X69_Y41_N10
\Div4|auto_generated|divider|divider|StageOut[18]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[18]~116_combout\ = (\Div4|auto_generated|divider|divider|op_6~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((!\Div4|auto_generated|divider|divider|op_5~8_combout\ & 
-- \Div4|auto_generated|divider|divider|op_5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datac => \Div4|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div4|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[18]~116_combout\);

-- Location: LCCOMB_X69_Y41_N8
\Div4|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[18]~87_combout\ = (\Div4|auto_generated|divider|divider|op_6~4_combout\ & !\Div4|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Div4|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X69_Y41_N6
\Div4|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[17]~88_combout\ = (\Div4|auto_generated|divider|divider|op_6~2_combout\ & !\Div4|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_6~2_combout\,
	datad => \Div4|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X69_Y41_N16
\Div4|auto_generated|divider|divider|StageOut[17]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[17]~117_combout\ = (\Div4|auto_generated|divider|divider|op_6~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[12]~115_combout\) # ((!\Div4|auto_generated|divider|divider|op_5~8_combout\ & 
-- \Div4|auto_generated|divider|divider|op_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div4|auto_generated|divider|divider|op_5~0_combout\,
	datac => \Div4|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datad => \Div4|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[17]~117_combout\);

-- Location: LCCOMB_X69_Y41_N12
\Div4|auto_generated|divider|divider|StageOut[16]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[16]~89_combout\ = (\Div4|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ & \Div4|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[16]~89_combout\);

-- Location: LCCOMB_X69_Y41_N18
\Div4|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[16]~90_combout\ = (\Div4|auto_generated|divider|divider|op_6~0_combout\ & !\Div4|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X68_Y39_N24
\Div4|auto_generated|divider|my_abs_num|cs1a[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[7]~9_combout\ = \Add67~12_combout\ $ (\Add67~20_combout\ $ (\Div4|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add67~12_combout\,
	datab => \Add67~20_combout\,
	datad => \Div4|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[7]~9_combout\);

-- Location: LCCOMB_X69_Y41_N22
\Div4|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~0_combout\ = \Div4|auto_generated|divider|my_abs_num|cs1a[7]~9_combout\ $ (VCC)
-- \Div4|auto_generated|divider|divider|op_7~1\ = CARRY(\Div4|auto_generated|divider|my_abs_num|cs1a[7]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|my_abs_num|cs1a[7]~9_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div4|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X69_Y41_N24
\Div4|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~2_combout\ = (\Div4|auto_generated|divider|divider|StageOut[16]~89_combout\ & (((!\Div4|auto_generated|divider|divider|op_7~1\)))) # (!\Div4|auto_generated|divider|divider|StageOut[16]~89_combout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[16]~90_combout\ & (!\Div4|auto_generated|divider|divider|op_7~1\)) # (!\Div4|auto_generated|divider|divider|StageOut[16]~90_combout\ & ((\Div4|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div4|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[16]~89_combout\ & !\Div4|auto_generated|divider|divider|StageOut[16]~90_combout\)) # (!\Div4|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[16]~89_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_7~1\,
	combout => \Div4|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div4|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X69_Y41_N26
\Div4|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~4_combout\ = (\Div4|auto_generated|divider|divider|op_7~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[17]~88_combout\) # (\Div4|auto_generated|divider|divider|StageOut[17]~117_combout\))))) # 
-- (!\Div4|auto_generated|divider|divider|op_7~3\ & ((\Div4|auto_generated|divider|divider|StageOut[17]~88_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[17]~117_combout\) # (GND))))
-- \Div4|auto_generated|divider|divider|op_7~5\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[17]~88_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[17]~117_combout\) # (!\Div4|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_7~3\,
	combout => \Div4|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div4|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X69_Y41_N28
\Div4|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[18]~116_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[18]~87_combout\ & !\Div4|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[18]~116_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_7~5\,
	cout => \Div4|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X69_Y41_N30
\Div4|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_7~8_combout\ = \Div4|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div4|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X69_Y39_N16
\Div4|auto_generated|divider|divider|StageOut[21]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~133_combout\ = (\Div4|auto_generated|divider|divider|op_7~8_combout\ & ((\Div4|auto_generated|divider|divider|op_6~8_combout\ & ((\Div4|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\))) # 
-- (!\Div4|auto_generated|divider|divider|op_6~8_combout\ & (\Div4|auto_generated|divider|divider|op_6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_6~0_combout\,
	datab => \Div4|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div4|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~133_combout\);

-- Location: LCCOMB_X69_Y41_N14
\Div4|auto_generated|divider|divider|StageOut[22]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[22]~118_combout\ = (\Div4|auto_generated|divider|divider|op_7~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div4|auto_generated|divider|divider|op_6~2_combout\ & 
-- !\Div4|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_6~2_combout\,
	datab => \Div4|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div4|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div4|auto_generated|divider|divider|StageOut[17]~117_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[22]~118_combout\);

-- Location: LCCOMB_X69_Y41_N20
\Div4|auto_generated|divider|divider|StageOut[22]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[22]~91_combout\ = (!\Div4|auto_generated|divider|divider|op_7~8_combout\ & \Div4|auto_generated|divider|divider|op_7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div4|auto_generated|divider|divider|op_7~4_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[22]~91_combout\);

-- Location: LCCOMB_X69_Y39_N12
\Div4|auto_generated|divider|divider|StageOut[21]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~92_combout\ = (\Div4|auto_generated|divider|divider|op_7~2_combout\ & !\Div4|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_7~2_combout\,
	datad => \Div4|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~92_combout\);

-- Location: LCCOMB_X69_Y39_N10
\Div4|auto_generated|divider|divider|StageOut[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[20]~93_combout\ = (\Div4|auto_generated|divider|divider|op_7~0_combout\ & !\Div4|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|op_7~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[20]~93_combout\);

-- Location: LCCOMB_X69_Y39_N18
\Div4|auto_generated|divider|divider|StageOut[20]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[20]~119_combout\ = (\Div4|auto_generated|divider|divider|op_7~8_combout\ & (\Add67~20_combout\ $ (\Add67~12_combout\ $ (\Div4|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add67~20_combout\,
	datab => \Add67~12_combout\,
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	datad => \Div4|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[20]~119_combout\);

-- Location: LCCOMB_X68_Y39_N6
\Div4|auto_generated|divider|my_abs_num|cs1a[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\ = \Add67~10_combout\ $ (((\Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Add67~8_combout\)) # (!\Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- ((\Add67~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \Add67~8_combout\,
	datac => \Add67~10_combout\,
	datad => \Add67~20_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\);

-- Location: LCCOMB_X69_Y39_N22
\Div4|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_8~0_combout\ = \Div4|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\ $ (VCC)
-- \Div4|auto_generated|divider|divider|op_8~1\ = CARRY(\Div4|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div4|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X69_Y39_N24
\Div4|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_8~2_combout\ = (\Div4|auto_generated|divider|divider|StageOut[20]~93_combout\ & (((!\Div4|auto_generated|divider|divider|op_8~1\)))) # (!\Div4|auto_generated|divider|divider|StageOut[20]~93_combout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[20]~119_combout\ & (!\Div4|auto_generated|divider|divider|op_8~1\)) # (!\Div4|auto_generated|divider|divider|StageOut[20]~119_combout\ & ((\Div4|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div4|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[20]~93_combout\ & !\Div4|auto_generated|divider|divider|StageOut[20]~119_combout\)) # (!\Div4|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[20]~93_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_8~1\,
	combout => \Div4|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div4|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X69_Y39_N26
\Div4|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_8~4_combout\ = (\Div4|auto_generated|divider|divider|op_8~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[21]~92_combout\) # (\Div4|auto_generated|divider|divider|StageOut[21]~133_combout\))))) # 
-- (!\Div4|auto_generated|divider|divider|op_8~3\ & ((\Div4|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[21]~133_combout\) # (GND))))
-- \Div4|auto_generated|divider|divider|op_8~5\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[21]~133_combout\) # (!\Div4|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[21]~92_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_8~3\,
	combout => \Div4|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div4|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X69_Y39_N28
\Div4|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[22]~118_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[22]~91_combout\ & !\Div4|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[22]~118_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[22]~91_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_8~5\,
	cout => \Div4|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X69_Y39_N30
\Div4|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_8~8_combout\ = \Div4|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div4|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X73_Y39_N10
\Div4|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[26]~120_combout\ = (\Div4|auto_generated|divider|divider|op_8~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((!\Div4|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div4|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div4|auto_generated|divider|divider|op_7~2_combout\,
	datac => \Div4|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datad => \Div4|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X73_Y39_N24
\Div4|auto_generated|divider|divider|StageOut[26]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[26]~94_combout\ = (\Div4|auto_generated|divider|divider|op_8~4_combout\ & !\Div4|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_8~4_combout\,
	datad => \Div4|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[26]~94_combout\);

-- Location: LCCOMB_X69_Y39_N8
\Div4|auto_generated|divider|divider|StageOut[25]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[25]~95_combout\ = (!\Div4|auto_generated|divider|divider|op_8~8_combout\ & \Div4|auto_generated|divider|divider|op_8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div4|auto_generated|divider|divider|op_8~2_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[25]~95_combout\);

-- Location: LCCOMB_X69_Y39_N4
\Div4|auto_generated|divider|divider|StageOut[25]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[25]~121_combout\ = (\Div4|auto_generated|divider|divider|op_8~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[20]~119_combout\) # ((!\Div4|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div4|auto_generated|divider|divider|op_7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div4|auto_generated|divider|divider|op_7~0_combout\,
	datac => \Div4|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div4|auto_generated|divider|divider|StageOut[20]~119_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[25]~121_combout\);

-- Location: LCCOMB_X73_Y39_N22
\Div4|auto_generated|divider|divider|StageOut[24]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[24]~96_combout\ = (\Div4|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\ & \Div4|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\,
	datad => \Div4|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[24]~96_combout\);

-- Location: LCCOMB_X73_Y39_N0
\Div4|auto_generated|divider|divider|StageOut[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[24]~97_combout\ = (\Div4|auto_generated|divider|divider|op_8~0_combout\ & !\Div4|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[24]~97_combout\);

-- Location: LCCOMB_X73_Y39_N30
\Div4|auto_generated|divider|my_abs_num|cs1a[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[5]~11_combout\ = \Add67~20_combout\ $ (\Add67~8_combout\ $ (\Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add67~20_combout\,
	datac => \Add67~8_combout\,
	datad => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[5]~11_combout\);

-- Location: LCCOMB_X73_Y39_N12
\Div4|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_9~0_combout\ = \Div4|auto_generated|divider|my_abs_num|cs1a[5]~11_combout\ $ (VCC)
-- \Div4|auto_generated|divider|divider|op_9~1\ = CARRY(\Div4|auto_generated|divider|my_abs_num|cs1a[5]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|my_abs_num|cs1a[5]~11_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div4|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X73_Y39_N14
\Div4|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_9~2_combout\ = (\Div4|auto_generated|divider|divider|StageOut[24]~96_combout\ & (((!\Div4|auto_generated|divider|divider|op_9~1\)))) # (!\Div4|auto_generated|divider|divider|StageOut[24]~96_combout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[24]~97_combout\ & (!\Div4|auto_generated|divider|divider|op_9~1\)) # (!\Div4|auto_generated|divider|divider|StageOut[24]~97_combout\ & ((\Div4|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div4|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[24]~96_combout\ & !\Div4|auto_generated|divider|divider|StageOut[24]~97_combout\)) # (!\Div4|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[24]~96_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[24]~97_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_9~1\,
	combout => \Div4|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div4|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X73_Y39_N16
\Div4|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_9~4_combout\ = (\Div4|auto_generated|divider|divider|op_9~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[25]~95_combout\) # (\Div4|auto_generated|divider|divider|StageOut[25]~121_combout\))))) # 
-- (!\Div4|auto_generated|divider|divider|op_9~3\ & ((\Div4|auto_generated|divider|divider|StageOut[25]~95_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[25]~121_combout\) # (GND))))
-- \Div4|auto_generated|divider|divider|op_9~5\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[25]~95_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[25]~121_combout\) # (!\Div4|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_9~3\,
	combout => \Div4|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div4|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X73_Y39_N18
\Div4|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[26]~120_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[26]~94_combout\ & !\Div4|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[26]~94_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_9~5\,
	cout => \Div4|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X73_Y39_N20
\Div4|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_9~8_combout\ = \Div4|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div4|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X73_Y39_N26
\Div4|auto_generated|divider|divider|StageOut[29]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[29]~134_combout\ = (\Div4|auto_generated|divider|divider|op_9~8_combout\ & ((\Div4|auto_generated|divider|divider|op_8~8_combout\ & ((\Div4|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\))) # 
-- (!\Div4|auto_generated|divider|divider|op_8~8_combout\ & (\Div4|auto_generated|divider|divider|op_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_8~0_combout\,
	datab => \Div4|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[6]~10_combout\,
	datad => \Div4|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[29]~134_combout\);

-- Location: LCCOMB_X69_Y39_N6
\Div4|auto_generated|divider|divider|StageOut[30]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[30]~122_combout\ = (\Div4|auto_generated|divider|divider|op_9~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((!\Div4|auto_generated|divider|divider|op_8~8_combout\ & 
-- \Div4|auto_generated|divider|divider|op_8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_8~8_combout\,
	datab => \Div4|auto_generated|divider|divider|op_8~2_combout\,
	datac => \Div4|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datad => \Div4|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[30]~122_combout\);

-- Location: LCCOMB_X73_Y39_N8
\Div4|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Div4|auto_generated|divider|divider|op_9~4_combout\ & !\Div4|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div4|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X73_Y39_N2
\Div4|auto_generated|divider|divider|StageOut[29]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[29]~99_combout\ = (\Div4|auto_generated|divider|divider|op_9~2_combout\ & !\Div4|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div4|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[29]~99_combout\);

-- Location: LCCOMB_X73_Y39_N6
\Div4|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[28]~100_combout\ = (\Div4|auto_generated|divider|divider|op_9~0_combout\ & !\Div4|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X73_Y39_N28
\Div4|auto_generated|divider|divider|StageOut[28]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[28]~123_combout\ = (\Div4|auto_generated|divider|divider|op_9~8_combout\ & (\Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add67~20_combout\ $ (\Add67~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \Add67~20_combout\,
	datac => \Add67~8_combout\,
	datad => \Div4|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[28]~123_combout\);

-- Location: LCCOMB_X68_Y39_N30
\Div4|auto_generated|divider|my_abs_num|cs1a[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\ = \Add67~6_combout\ $ (((\Div4|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ & ((\Add67~4_combout\))) # (!\Div4|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ & 
-- (\Add67~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add67~20_combout\,
	datab => \Add67~4_combout\,
	datac => \Add67~6_combout\,
	datad => \Div4|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\);

-- Location: LCCOMB_X72_Y39_N4
\Div4|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_10~0_combout\ = \Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\ $ (VCC)
-- \Div4|auto_generated|divider|divider|op_10~1\ = CARRY(\Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div4|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X72_Y39_N6
\Div4|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_10~2_combout\ = (\Div4|auto_generated|divider|divider|StageOut[28]~100_combout\ & (((!\Div4|auto_generated|divider|divider|op_10~1\)))) # (!\Div4|auto_generated|divider|divider|StageOut[28]~100_combout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[28]~123_combout\ & (!\Div4|auto_generated|divider|divider|op_10~1\)) # (!\Div4|auto_generated|divider|divider|StageOut[28]~123_combout\ & ((\Div4|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div4|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[28]~100_combout\ & !\Div4|auto_generated|divider|divider|StageOut[28]~123_combout\)) # (!\Div4|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_10~1\,
	combout => \Div4|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div4|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X72_Y39_N8
\Div4|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_10~4_combout\ = (\Div4|auto_generated|divider|divider|op_10~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[29]~99_combout\) # (\Div4|auto_generated|divider|divider|StageOut[29]~134_combout\))))) # 
-- (!\Div4|auto_generated|divider|divider|op_10~3\ & ((\Div4|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[29]~134_combout\) # (GND))))
-- \Div4|auto_generated|divider|divider|op_10~5\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[29]~134_combout\) # (!\Div4|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[29]~99_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_10~3\,
	combout => \Div4|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div4|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X72_Y39_N10
\Div4|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[30]~122_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[30]~98_combout\ & !\Div4|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[30]~122_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_10~5\,
	cout => \Div4|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X72_Y39_N12
\Div4|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_10~8_combout\ = \Div4|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div4|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X72_Y39_N30
\Div4|auto_generated|divider|divider|StageOut[34]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[34]~124_combout\ = (\Div4|auto_generated|divider|divider|op_10~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((!\Div4|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div4|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_9~8_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datac => \Div4|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div4|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[34]~124_combout\);

-- Location: LCCOMB_X72_Y39_N0
\Div4|auto_generated|divider|divider|StageOut[34]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[34]~101_combout\ = (\Div4|auto_generated|divider|divider|op_10~4_combout\ & !\Div4|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_10~4_combout\,
	datad => \Div4|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[34]~101_combout\);

-- Location: LCCOMB_X72_Y39_N26
\Div4|auto_generated|divider|divider|StageOut[33]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[33]~102_combout\ = (\Div4|auto_generated|divider|divider|op_10~2_combout\ & !\Div4|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div4|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[33]~102_combout\);

-- Location: LCCOMB_X72_Y39_N28
\Div4|auto_generated|divider|divider|StageOut[33]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[33]~125_combout\ = (\Div4|auto_generated|divider|divider|op_10~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[28]~123_combout\) # ((!\Div4|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div4|auto_generated|divider|divider|op_9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_9~8_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datac => \Div4|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[33]~125_combout\);

-- Location: LCCOMB_X73_Y39_N4
\Div4|auto_generated|divider|divider|StageOut[32]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[32]~104_combout\ = (\Div4|auto_generated|divider|divider|op_10~0_combout\ & !\Div4|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[32]~104_combout\);

-- Location: LCCOMB_X72_Y39_N24
\Div4|auto_generated|divider|divider|StageOut[32]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[32]~103_combout\ = (\Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\ & \Div4|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\,
	datad => \Div4|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[32]~103_combout\);

-- Location: LCCOMB_X72_Y39_N16
\Div4|auto_generated|divider|divider|op_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_11~2_combout\ = (\Div4|auto_generated|divider|divider|StageOut[32]~104_combout\ & (((!\Div4|auto_generated|divider|divider|op_11~1\)))) # (!\Div4|auto_generated|divider|divider|StageOut[32]~104_combout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[32]~103_combout\ & (!\Div4|auto_generated|divider|divider|op_11~1\)) # (!\Div4|auto_generated|divider|divider|StageOut[32]~103_combout\ & ((\Div4|auto_generated|divider|divider|op_11~1\) # (GND)))))
-- \Div4|auto_generated|divider|divider|op_11~3\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[32]~104_combout\ & !\Div4|auto_generated|divider|divider|StageOut[32]~103_combout\)) # (!\Div4|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[32]~104_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[32]~103_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_11~1\,
	combout => \Div4|auto_generated|divider|divider|op_11~2_combout\,
	cout => \Div4|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X72_Y39_N18
\Div4|auto_generated|divider|divider|op_11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_11~4_combout\ = (\Div4|auto_generated|divider|divider|op_11~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[33]~102_combout\) # (\Div4|auto_generated|divider|divider|StageOut[33]~125_combout\))))) # 
-- (!\Div4|auto_generated|divider|divider|op_11~3\ & ((\Div4|auto_generated|divider|divider|StageOut[33]~102_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[33]~125_combout\) # (GND))))
-- \Div4|auto_generated|divider|divider|op_11~5\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[33]~102_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[33]~125_combout\) # (!\Div4|auto_generated|divider|divider|op_11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[33]~102_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_11~3\,
	combout => \Div4|auto_generated|divider|divider|op_11~4_combout\,
	cout => \Div4|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X72_Y39_N20
\Div4|auto_generated|divider|divider|op_11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_11~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[34]~124_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[34]~101_combout\ & !\Div4|auto_generated|divider|divider|op_11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[34]~124_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[34]~101_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_11~5\,
	cout => \Div4|auto_generated|divider|divider|op_11~7_cout\);

-- Location: LCCOMB_X72_Y39_N22
\Div4|auto_generated|divider|divider|op_11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_11~8_combout\ = \Div4|auto_generated|divider|divider|op_11~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_11~7_cout\,
	combout => \Div4|auto_generated|divider|divider|op_11~8_combout\);

-- Location: LCCOMB_X68_Y39_N4
\Div4|auto_generated|divider|divider|StageOut[36]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[36]~107_combout\ = (\Div4|auto_generated|divider|divider|op_11~0_combout\ & !\Div4|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_11~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[36]~107_combout\);

-- Location: LCCOMB_X68_Y39_N26
\Div4|auto_generated|divider|divider|StageOut[36]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[36]~127_combout\ = (\Div4|auto_generated|divider|divider|op_11~8_combout\ & (\Div4|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ $ (\Add67~4_combout\ $ (\Add67~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datab => \Add67~4_combout\,
	datac => \Add67~20_combout\,
	datad => \Div4|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[36]~127_combout\);

-- Location: LCCOMB_X68_Y39_N22
\Div4|auto_generated|divider|my_abs_num|cs1a[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[2]~15_combout\ = \Add67~2_combout\ $ (((\Add67~20_combout\ & ((\Add67~0_combout\) # (!\vc|vga_data_0.x\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Add67~20_combout\,
	datac => \Add67~0_combout\,
	datad => \Add67~2_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[2]~15_combout\);

-- Location: LCCOMB_X63_Y39_N4
\Div4|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_1~0_combout\ = \Div4|auto_generated|divider|my_abs_num|cs1a[2]~15_combout\ $ (VCC)
-- \Div4|auto_generated|divider|divider|op_1~1\ = CARRY(\Div4|auto_generated|divider|my_abs_num|cs1a[2]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|my_abs_num|cs1a[2]~15_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div4|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X63_Y39_N6
\Div4|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_1~2_combout\ = (\Div4|auto_generated|divider|divider|StageOut[36]~107_combout\ & (((!\Div4|auto_generated|divider|divider|op_1~1\)))) # (!\Div4|auto_generated|divider|divider|StageOut[36]~107_combout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[36]~127_combout\ & (!\Div4|auto_generated|divider|divider|op_1~1\)) # (!\Div4|auto_generated|divider|divider|StageOut[36]~127_combout\ & ((\Div4|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div4|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[36]~107_combout\ & !\Div4|auto_generated|divider|divider|StageOut[36]~127_combout\)) # (!\Div4|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[36]~107_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_1~1\,
	combout => \Div4|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div4|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X72_Y39_N2
\Div4|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[38]~126_combout\ = (\Div4|auto_generated|divider|divider|op_11~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div4|auto_generated|divider|divider|op_10~2_combout\ & 
-- !\Div4|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_10~2_combout\,
	datab => \Div4|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div4|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div4|auto_generated|divider|divider|StageOut[33]~125_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X63_Y39_N16
\Div4|auto_generated|divider|divider|StageOut[38]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[38]~105_combout\ = (\Div4|auto_generated|divider|divider|op_11~4_combout\ & !\Div4|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_11~4_combout\,
	datad => \Div4|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[38]~105_combout\);

-- Location: LCCOMB_X68_Y39_N10
\Div4|auto_generated|divider|divider|StageOut[37]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[37]~106_combout\ = (\Div4|auto_generated|divider|divider|op_11~2_combout\ & !\Div4|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_11~2_combout\,
	datad => \Div4|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[37]~106_combout\);

-- Location: LCCOMB_X68_Y39_N14
\Div4|auto_generated|divider|divider|StageOut[37]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[37]~135_combout\ = (\Div4|auto_generated|divider|divider|op_11~8_combout\ & ((\Div4|auto_generated|divider|divider|op_10~8_combout\ & (\Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\)) # 
-- (!\Div4|auto_generated|divider|divider|op_10~8_combout\ & ((\Div4|auto_generated|divider|divider|op_10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|my_abs_num|cs1a[4]~13_combout\,
	datab => \Div4|auto_generated|divider|divider|op_10~0_combout\,
	datac => \Div4|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div4|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[37]~135_combout\);

-- Location: LCCOMB_X63_Y39_N8
\Div4|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_1~4_combout\ = (\Div4|auto_generated|divider|divider|op_1~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[37]~106_combout\) # (\Div4|auto_generated|divider|divider|StageOut[37]~135_combout\))))) # 
-- (!\Div4|auto_generated|divider|divider|op_1~3\ & ((\Div4|auto_generated|divider|divider|StageOut[37]~106_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[37]~135_combout\) # (GND))))
-- \Div4|auto_generated|divider|divider|op_1~5\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[37]~106_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[37]~135_combout\) # (!\Div4|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[37]~106_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_1~3\,
	combout => \Div4|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div4|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X63_Y39_N10
\Div4|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[38]~126_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[38]~105_combout\ & !\Div4|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[38]~105_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_1~5\,
	cout => \Div4|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X63_Y39_N12
\Div4|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_1~8_combout\ = \Div4|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div4|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X68_Y39_N8
\Div4|auto_generated|divider|divider|StageOut[41]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[41]~129_combout\ = (\Div4|auto_generated|divider|divider|op_1~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[36]~127_combout\) # ((\Div4|auto_generated|divider|divider|op_11~0_combout\ & 
-- !\Div4|auto_generated|divider|divider|op_11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_11~0_combout\,
	datab => \Div4|auto_generated|divider|divider|op_11~8_combout\,
	datac => \Div4|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => \Div4|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[41]~129_combout\);

-- Location: LCCOMB_X63_Y39_N30
\Div4|auto_generated|divider|divider|StageOut[42]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[42]~108_combout\ = (\Div4|auto_generated|divider|divider|op_1~4_combout\ & !\Div4|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Div4|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[42]~108_combout\);

-- Location: LCCOMB_X63_Y39_N14
\Div4|auto_generated|divider|divider|StageOut[42]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[42]~128_combout\ = (\Div4|auto_generated|divider|divider|op_1~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div4|auto_generated|divider|divider|op_11~2_combout\ & 
-- !\Div4|auto_generated|divider|divider|op_11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_11~2_combout\,
	datab => \Div4|auto_generated|divider|divider|op_11~8_combout\,
	datac => \Div4|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => \Div4|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[42]~128_combout\);

-- Location: LCCOMB_X63_Y39_N2
\Div4|auto_generated|divider|divider|StageOut[41]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[41]~109_combout\ = (\Div4|auto_generated|divider|divider|op_1~2_combout\ & !\Div4|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div4|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[41]~109_combout\);

-- Location: LCCOMB_X63_Y39_N0
\Div4|auto_generated|divider|divider|StageOut[40]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[40]~111_combout\ = (\Div4|auto_generated|divider|divider|op_1~0_combout\ & !\Div4|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[40]~111_combout\);

-- Location: LCCOMB_X63_Y39_N28
\Div4|auto_generated|divider|divider|StageOut[40]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[40]~110_combout\ = (\Div4|auto_generated|divider|my_abs_num|cs1a[2]~15_combout\ & \Div4|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|my_abs_num|cs1a[2]~15_combout\,
	datad => \Div4|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[40]~110_combout\);

-- Location: LCCOMB_X68_Y39_N12
\Div4|auto_generated|divider|my_abs_num|cs1a[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|my_abs_num|cs1a[1]~16_combout\ = \Add67~0_combout\ $ (((!\vc|vga_data_0.x\(0) & \Add67~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datac => \Add67~0_combout\,
	datad => \Add67~20_combout\,
	combout => \Div4|auto_generated|divider|my_abs_num|cs1a[1]~16_combout\);

-- Location: LCCOMB_X63_Y39_N18
\Div4|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_2~0_combout\ = \Div4|auto_generated|divider|my_abs_num|cs1a[1]~16_combout\ $ (VCC)
-- \Div4|auto_generated|divider|divider|op_2~1\ = CARRY(\Div4|auto_generated|divider|my_abs_num|cs1a[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|my_abs_num|cs1a[1]~16_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Div4|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X63_Y39_N20
\Div4|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_2~2_combout\ = (\Div4|auto_generated|divider|divider|StageOut[40]~111_combout\ & (((!\Div4|auto_generated|divider|divider|op_2~1\)))) # (!\Div4|auto_generated|divider|divider|StageOut[40]~111_combout\ & 
-- ((\Div4|auto_generated|divider|divider|StageOut[40]~110_combout\ & (!\Div4|auto_generated|divider|divider|op_2~1\)) # (!\Div4|auto_generated|divider|divider|StageOut[40]~110_combout\ & ((\Div4|auto_generated|divider|divider|op_2~1\) # (GND)))))
-- \Div4|auto_generated|divider|divider|op_2~3\ = CARRY(((!\Div4|auto_generated|divider|divider|StageOut[40]~111_combout\ & !\Div4|auto_generated|divider|divider|StageOut[40]~110_combout\)) # (!\Div4|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[40]~111_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[40]~110_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_2~1\,
	combout => \Div4|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Div4|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X63_Y39_N22
\Div4|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_2~4_combout\ = (\Div4|auto_generated|divider|divider|op_2~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[41]~129_combout\) # (\Div4|auto_generated|divider|divider|StageOut[41]~109_combout\))))) # 
-- (!\Div4|auto_generated|divider|divider|op_2~3\ & ((\Div4|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[41]~109_combout\) # (GND))))
-- \Div4|auto_generated|divider|divider|op_2~5\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[41]~109_combout\) # (!\Div4|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[41]~109_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_2~3\,
	combout => \Div4|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Div4|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X63_Y39_N24
\Div4|auto_generated|divider|divider|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[42]~108_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[42]~128_combout\ & !\Div4|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[42]~108_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_2~5\,
	cout => \Div4|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X63_Y39_N26
\Div4|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_2~8_combout\ = \Div4|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_2~7_cout\,
	combout => \Div4|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X62_Y39_N12
\Div4|auto_generated|divider|divider|StageOut[46]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[46]~130_combout\ = (\Div4|auto_generated|divider|divider|op_2~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div4|auto_generated|divider|divider|op_1~2_combout\ & 
-- !\Div4|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_1~2_combout\,
	datab => \Div4|auto_generated|divider|divider|op_1~8_combout\,
	datac => \Div4|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datad => \Div4|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[46]~130_combout\);

-- Location: LCCOMB_X62_Y39_N20
\Div4|auto_generated|divider|divider|StageOut[46]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[46]~112_combout\ = (\Div4|auto_generated|divider|divider|op_2~4_combout\ & !\Div4|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|op_2~4_combout\,
	datad => \Div4|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[46]~112_combout\);

-- Location: LCCOMB_X62_Y39_N14
\Div4|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[45]~113_combout\ = (\Div4|auto_generated|divider|divider|op_2~2_combout\ & !\Div4|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|op_2~2_combout\,
	datad => \Div4|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X62_Y39_N18
\Div4|auto_generated|divider|divider|StageOut[45]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[45]~136_combout\ = (\Div4|auto_generated|divider|divider|op_2~8_combout\ & ((\Div4|auto_generated|divider|divider|op_1~8_combout\ & ((\Div4|auto_generated|divider|my_abs_num|cs1a[2]~15_combout\))) # 
-- (!\Div4|auto_generated|divider|divider|op_1~8_combout\ & (\Div4|auto_generated|divider|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_1~0_combout\,
	datab => \Div4|auto_generated|divider|my_abs_num|cs1a[2]~15_combout\,
	datac => \Div4|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div4|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[45]~136_combout\);

-- Location: LCCOMB_X62_Y39_N16
\Div4|auto_generated|divider|divider|StageOut[44]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[44]~114_combout\ = (\Div4|auto_generated|divider|divider|op_2~8_combout\ & (\Div4|auto_generated|divider|my_abs_num|cs1a[1]~16_combout\)) # (!\Div4|auto_generated|divider|divider|op_2~8_combout\ & 
-- ((\Div4|auto_generated|divider|divider|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|my_abs_num|cs1a[1]~16_combout\,
	datab => \Div4|auto_generated|divider|divider|op_2~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[44]~114_combout\);

-- Location: LCCOMB_X62_Y39_N24
\Div4|auto_generated|divider|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_3~1_cout\ = CARRY((!\vc|vga_data_0.x\(0) & \Div4|auto_generated|divider|divider|StageOut[44]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Div4|auto_generated|divider|divider|StageOut[44]~114_combout\,
	datad => VCC,
	cout => \Div4|auto_generated|divider|divider|op_3~1_cout\);

-- Location: LCCOMB_X62_Y39_N26
\Div4|auto_generated|divider|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_3~3_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[45]~113_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[45]~136_combout\ & !\Div4|auto_generated|divider|divider|op_3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[45]~136_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_3~1_cout\,
	cout => \Div4|auto_generated|divider|divider|op_3~3_cout\);

-- Location: LCCOMB_X62_Y39_N28
\Div4|auto_generated|divider|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_3~5_cout\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[46]~130_combout\) # ((\Div4|auto_generated|divider|divider|StageOut[46]~112_combout\) # (!\Div4|auto_generated|divider|divider|op_3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[46]~130_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[46]~112_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|op_3~3_cout\,
	cout => \Div4|auto_generated|divider|divider|op_3~5_cout\);

-- Location: LCCOMB_X62_Y39_N30
\Div4|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|op_3~6_combout\ = !\Div4|auto_generated|divider|divider|op_3~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|op_3~5_cout\,
	combout => \Div4|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X62_Y39_N4
\Div4|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|op_1~0_combout\ = \Div4|auto_generated|divider|divider|op_3~6_combout\ $ (VCC)
-- \Div4|auto_generated|divider|op_1~1\ = CARRY(\Div4|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|op_1~0_combout\,
	cout => \Div4|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X62_Y39_N2
\Div4|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|quotient[0]~0_combout\ = (\Add67~20_combout\ & (\Div4|auto_generated|divider|op_1~0_combout\)) # (!\Add67~20_combout\ & ((!\Div4|auto_generated|divider|divider|op_3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add67~20_combout\,
	datac => \Div4|auto_generated|divider|op_1~0_combout\,
	datad => \Div4|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div4|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X62_Y40_N18
\s_score_digit_column~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~6_combout\ = (\s_char_2[0]~6_combout\ & (\s_char_2[0]~7_combout\)) # (!\s_char_2[0]~6_combout\ & ((\s_char_2[0]~7_combout\ & ((\Div4|auto_generated|divider|quotient[0]~0_combout\))) # (!\s_char_2[0]~7_combout\ & 
-- (\Div6|auto_generated|divider|quotient[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2[0]~6_combout\,
	datab => \s_char_2[0]~7_combout\,
	datac => \Div6|auto_generated|divider|quotient[0]~0_combout\,
	datad => \Div4|auto_generated|divider|quotient[0]~0_combout\,
	combout => \s_score_digit_column~6_combout\);

-- Location: LCCOMB_X62_Y40_N24
\s_score_digit_column~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~7_combout\ = (\s_char_2[0]~6_combout\ & ((\s_score_digit_column~6_combout\ & (\Div2|auto_generated|divider|quotient[0]~0_combout\)) # (!\s_score_digit_column~6_combout\ & ((\Div3|auto_generated|divider|quotient[0]~0_combout\))))) # 
-- (!\s_char_2[0]~6_combout\ & (((\s_score_digit_column~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2[0]~6_combout\,
	datab => \Div2|auto_generated|divider|quotient[0]~0_combout\,
	datac => \Div3|auto_generated|divider|quotient[0]~0_combout\,
	datad => \s_score_digit_column~6_combout\,
	combout => \s_score_digit_column~7_combout\);

-- Location: LCCOMB_X62_Y40_N16
\s_score_digit_column[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column[0]~0_combout\ = (\sequential~149_combout\ & (\Div1|auto_generated|divider|quotient[0]~0_combout\)) # (!\sequential~149_combout\ & ((\s_score_digit_column~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|quotient[0]~0_combout\,
	datab => \sequential~149_combout\,
	datad => \s_score_digit_column~7_combout\,
	combout => \s_score_digit_column[0]~0_combout\);

-- Location: LCCOMB_X60_Y39_N0
\Add63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add63~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add63~0_combout\,
	cout => \Add63~1\);

-- Location: LCCOMB_X60_Y39_N2
\Add63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~2_combout\ = (\vc|vga_data_0.x\(1) & (\Add63~1\ & VCC)) # (!\vc|vga_data_0.x\(1) & (!\Add63~1\))
-- \Add63~3\ = CARRY((!\vc|vga_data_0.x\(1) & !\Add63~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add63~1\,
	combout => \Add63~2_combout\,
	cout => \Add63~3\);

-- Location: LCCOMB_X60_Y39_N4
\Add63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~4_combout\ = (\vc|vga_data_0.x\(2) & (\Add63~3\ $ (GND))) # (!\vc|vga_data_0.x\(2) & (!\Add63~3\ & VCC))
-- \Add63~5\ = CARRY((\vc|vga_data_0.x\(2) & !\Add63~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add63~3\,
	combout => \Add63~4_combout\,
	cout => \Add63~5\);

-- Location: LCCOMB_X60_Y39_N6
\Add63~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add63~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add63~5\))
-- \Add63~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add63~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add63~5\,
	combout => \Add63~6_combout\,
	cout => \Add63~7\);

-- Location: LCCOMB_X60_Y39_N8
\Add63~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~8_combout\ = (\vc|vga_data_0.x\(4) & (\Add63~7\ $ (GND))) # (!\vc|vga_data_0.x\(4) & (!\Add63~7\ & VCC))
-- \Add63~9\ = CARRY((\vc|vga_data_0.x\(4) & !\Add63~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add63~7\,
	combout => \Add63~8_combout\,
	cout => \Add63~9\);

-- Location: LCCOMB_X60_Y39_N10
\Add63~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~10_combout\ = (\vc|vga_data_0.x\(5) & (\Add63~9\ & VCC)) # (!\vc|vga_data_0.x\(5) & (!\Add63~9\))
-- \Add63~11\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add63~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add63~9\,
	combout => \Add63~10_combout\,
	cout => \Add63~11\);

-- Location: LCCOMB_X60_Y39_N12
\Add63~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~12_combout\ = (\vc|vga_data_0.x\(6) & ((GND) # (!\Add63~11\))) # (!\vc|vga_data_0.x\(6) & (\Add63~11\ $ (GND)))
-- \Add63~13\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add63~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add63~11\,
	combout => \Add63~12_combout\,
	cout => \Add63~13\);

-- Location: LCCOMB_X60_Y39_N14
\Add63~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~14_combout\ = (\vc|vga_data_0.x\(7) & (!\Add63~13\)) # (!\vc|vga_data_0.x\(7) & ((\Add63~13\) # (GND)))
-- \Add63~15\ = CARRY((!\Add63~13\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add63~13\,
	combout => \Add63~14_combout\,
	cout => \Add63~15\);

-- Location: LCCOMB_X60_Y39_N16
\Add63~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~16_combout\ = (\vc|vga_data_0.x\(8) & ((GND) # (!\Add63~15\))) # (!\vc|vga_data_0.x\(8) & (\Add63~15\ $ (GND)))
-- \Add63~17\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add63~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add63~15\,
	combout => \Add63~16_combout\,
	cout => \Add63~17\);

-- Location: LCCOMB_X60_Y39_N18
\Add63~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~18_combout\ = (\vc|vga_data_0.x\(9) & (\Add63~17\ & VCC)) # (!\vc|vga_data_0.x\(9) & (!\Add63~17\))
-- \Add63~19\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add63~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add63~17\,
	combout => \Add63~18_combout\,
	cout => \Add63~19\);

-- Location: LCCOMB_X60_Y39_N20
\Add63~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~20_combout\ = (\vc|vga_data_0.x\(10) & ((GND) # (!\Add63~19\))) # (!\vc|vga_data_0.x\(10) & (\Add63~19\ $ (GND)))
-- \Add63~21\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add63~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add63~19\,
	combout => \Add63~20_combout\,
	cout => \Add63~21\);

-- Location: LCCOMB_X60_Y39_N22
\Add63~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add63~22_combout\ = !\Add63~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add63~21\,
	combout => \Add63~22_combout\);

-- Location: LCCOMB_X59_Y40_N0
\Div0|auto_generated|divider|my_abs_num|cs1a[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ = (!\Add63~2_combout\ & (!\Add63~4_combout\ & (\Add63~22_combout\ & !\Add63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~2_combout\,
	datab => \Add63~4_combout\,
	datac => \Add63~22_combout\,
	datad => \Add63~0_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\);

-- Location: LCCOMB_X59_Y41_N20
\Div0|auto_generated|divider|my_abs_num|cs1a[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ = \Add63~8_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & (\Add63~6_combout\)) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & 
-- ((\Add63~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~8_combout\,
	datab => \Add63~6_combout\,
	datac => \Add63~22_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\);

-- Location: LCCOMB_X60_Y39_N28
\Div0|auto_generated|divider|my_abs_num|cs1a[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ = (!\Add63~0_combout\ & (!\Add63~4_combout\ & !\Add63~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add63~0_combout\,
	datac => \Add63~4_combout\,
	datad => \Add63~2_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\);

-- Location: LCCOMB_X60_Y39_N26
\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (!\Add63~6_combout\ & (!\Add63~8_combout\ & (\Add63~22_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~6_combout\,
	datab => \Add63~8_combout\,
	datac => \Add63~22_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X60_Y39_N24
\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add63~22_combout\ & (!\Add63~10_combout\ & !\Add63~12_combout\)) # (!\Add63~22_combout\ & (\Add63~10_combout\ & 
-- \Add63~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~22_combout\,
	datab => \Add63~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add63~12_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X60_Y41_N30
\Div0|auto_generated|divider|my_abs_num|cs1a[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ = \Add63~14_combout\ $ (\Add63~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~14_combout\,
	datac => \Add63~22_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\);

-- Location: LCCOMB_X60_Y41_N16
\Div0|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|op_7~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div0|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X60_Y39_N30
\Div0|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add63~22_combout\ & (!\Add63~16_combout\ & !\Add63~14_combout\)) # (!\Add63~22_combout\ & (\Add63~16_combout\ & 
-- \Add63~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~22_combout\,
	datab => \Add63~16_combout\,
	datac => \Add63~14_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X61_Y39_N20
\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add63~22_combout\ & (!\Add63~18_combout\ & !\Add63~20_combout\)) # (!\Add63~22_combout\ & (\Add63~18_combout\ & 
-- \Add63~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~22_combout\,
	datab => \Add63~18_combout\,
	datac => \Add63~20_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X61_Y39_N18
\Div0|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \Add63~20_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add63~18_combout\))) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- (\Add63~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~22_combout\,
	datab => \Add63~18_combout\,
	datac => \Add63~20_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X61_Y39_N24
\Div0|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|op_4~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div0|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X61_Y39_N26
\Div0|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~2_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div0|auto_generated|divider|divider|op_4~1\)) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & 
-- ((\Div0|auto_generated|divider|divider|op_4~1\) # (GND)))
-- \Div0|auto_generated|divider|divider|op_4~3\ = CARRY((!\Div0|auto_generated|divider|divider|op_4~1\) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_4~1\,
	combout => \Div0|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div0|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X61_Y39_N28
\Div0|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~4_combout\ = \Div0|auto_generated|divider|divider|op_4~3\ $ (GND)
-- \Div0|auto_generated|divider|divider|op_4~5\ = CARRY(!\Div0|auto_generated|divider|divider|op_4~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_4~3\,
	combout => \Div0|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div0|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X61_Y39_N30
\Div0|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_4~6_combout\ = !\Div0|auto_generated|divider|divider|op_4~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_4~5\,
	combout => \Div0|auto_generated|divider|divider|op_4~6_combout\);

-- Location: LCCOMB_X61_Y39_N22
\Div0|auto_generated|divider|divider|StageOut[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[8]~82_combout\ = (\Div0|auto_generated|divider|divider|op_4~6_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[8]~82_combout\);

-- Location: LCCOMB_X61_Y39_N16
\Div0|auto_generated|divider|divider|StageOut[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[8]~83_combout\ = (!\Div0|auto_generated|divider|divider|op_4~6_combout\ & \Div0|auto_generated|divider|divider|op_4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div0|auto_generated|divider|divider|op_4~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[8]~83_combout\);

-- Location: LCCOMB_X61_Y39_N2
\Div0|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = \Add63~18_combout\ $ (\Add63~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add63~18_combout\,
	datac => \Add63~22_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X61_Y39_N6
\Div0|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|op_5~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div0|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X61_Y39_N8
\Div0|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[8]~82_combout\ & (((!\Div0|auto_generated|divider|divider|op_5~1\)))) # (!\Div0|auto_generated|divider|divider|StageOut[8]~82_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[8]~83_combout\ & (!\Div0|auto_generated|divider|divider|op_5~1\)) # (!\Div0|auto_generated|divider|divider|StageOut[8]~83_combout\ & ((\Div0|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[8]~82_combout\ & !\Div0|auto_generated|divider|divider|StageOut[8]~83_combout\)) # (!\Div0|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[8]~82_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[8]~83_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_5~1\,
	combout => \Div0|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div0|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X61_Y39_N0
\Div0|auto_generated|divider|divider|StageOut[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[9]~80_combout\ = (\Div0|auto_generated|divider|divider|op_4~6_combout\ & \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[9]~80_combout\);

-- Location: LCCOMB_X61_Y39_N4
\Div0|auto_generated|divider|divider|StageOut[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[9]~81_combout\ = (!\Div0|auto_generated|divider|divider|op_4~6_combout\ & \Div0|auto_generated|divider|divider|op_4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div0|auto_generated|divider|divider|op_4~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[9]~81_combout\);

-- Location: LCCOMB_X61_Y39_N10
\Div0|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~4_combout\ = (\Div0|auto_generated|divider|divider|op_5~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[9]~80_combout\) # (\Div0|auto_generated|divider|divider|StageOut[9]~81_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|op_5~3\ & ((\Div0|auto_generated|divider|divider|StageOut[9]~80_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[9]~81_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|op_5~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[9]~80_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[9]~81_combout\) # (!\Div0|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[9]~80_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[9]~81_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_5~3\,
	combout => \Div0|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div0|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X61_Y39_N12
\Div0|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|op_5~5\ & ((\Div0|auto_generated|divider|divider|op_4~6_combout\) # (!\Div0|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div0|auto_generated|divider|divider|op_4~4_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_5~5\,
	cout => \Div0|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X61_Y39_N14
\Div0|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_5~8_combout\ = \Div0|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div0|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X61_Y41_N6
\Div0|auto_generated|divider|divider|StageOut[13]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[13]~85_combout\ = (\Div0|auto_generated|divider|divider|op_5~2_combout\ & !\Div0|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[13]~85_combout\);

-- Location: LCCOMB_X61_Y41_N28
\Div0|auto_generated|divider|divider|StageOut[13]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[13]~132_combout\ = (\Div0|auto_generated|divider|divider|op_5~8_combout\ & ((\Div0|auto_generated|divider|divider|op_4~6_combout\ & ((\Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|op_4~6_combout\ & (\Div0|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div0|auto_generated|divider|divider|op_4~0_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => \Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[13]~132_combout\);

-- Location: LCCOMB_X61_Y41_N20
\Div0|auto_generated|divider|divider|StageOut[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[12]~86_combout\ = (\Div0|auto_generated|divider|divider|op_5~0_combout\ & !\Div0|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_5~0_combout\,
	datad => \Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[12]~86_combout\);

-- Location: LCCOMB_X61_Y41_N8
\Div0|auto_generated|divider|divider|StageOut[12]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[12]~115_combout\ = (\Div0|auto_generated|divider|divider|op_5~8_combout\ & (\Add63~18_combout\ $ (\Add63~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~18_combout\,
	datab => \Add63~22_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[12]~115_combout\);

-- Location: LCCOMB_X61_Y41_N26
\Div0|auto_generated|divider|my_abs_num|cs1a[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ = \Add63~16_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add63~14_combout\))) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- (\Add63~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \Add63~16_combout\,
	datac => \Add63~22_combout\,
	datad => \Add63~14_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\);

-- Location: LCCOMB_X61_Y41_N10
\Div0|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|op_6~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div0|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X61_Y41_N12
\Div0|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[12]~86_combout\ & (((!\Div0|auto_generated|divider|divider|op_6~1\)))) # (!\Div0|auto_generated|divider|divider|StageOut[12]~86_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[12]~115_combout\ & (!\Div0|auto_generated|divider|divider|op_6~1\)) # (!\Div0|auto_generated|divider|divider|StageOut[12]~115_combout\ & ((\Div0|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[12]~86_combout\ & !\Div0|auto_generated|divider|divider|StageOut[12]~115_combout\)) # (!\Div0|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[12]~86_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_6~1\,
	combout => \Div0|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div0|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X61_Y41_N14
\Div0|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~4_combout\ = (\Div0|auto_generated|divider|divider|op_6~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[13]~85_combout\) # (\Div0|auto_generated|divider|divider|StageOut[13]~132_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|op_6~3\ & ((\Div0|auto_generated|divider|divider|StageOut[13]~85_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[13]~132_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|op_6~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[13]~85_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[13]~132_combout\) # (!\Div0|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[13]~85_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_6~3\,
	combout => \Div0|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div0|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X61_Y41_N30
\Div0|auto_generated|divider|divider|StageOut[14]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[14]~131_combout\ = (\Div0|auto_generated|divider|divider|op_5~8_combout\ & ((\Div0|auto_generated|divider|divider|op_4~6_combout\ & ((\Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|op_4~6_combout\ & (\Div0|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div0|auto_generated|divider|divider|op_4~2_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[14]~131_combout\);

-- Location: LCCOMB_X61_Y41_N24
\Div0|auto_generated|divider|divider|StageOut[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[14]~84_combout\ = (\Div0|auto_generated|divider|divider|op_5~4_combout\ & !\Div0|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div0|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[14]~84_combout\);

-- Location: LCCOMB_X61_Y41_N16
\Div0|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[14]~131_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[14]~84_combout\ & !\Div0|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[14]~131_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[14]~84_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_6~5\,
	cout => \Div0|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X61_Y41_N18
\Div0|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_6~8_combout\ = \Div0|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div0|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X60_Y41_N12
\Div0|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~87_combout\ = (\Div0|auto_generated|divider|divider|op_6~4_combout\ & !\Div0|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X60_Y41_N14
\Div0|auto_generated|divider|divider|StageOut[18]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~116_combout\ = (\Div0|auto_generated|divider|divider|op_6~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div0|auto_generated|divider|divider|op_5~2_combout\ & 
-- !\Div0|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_5~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datac => \Div0|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~116_combout\);

-- Location: LCCOMB_X61_Y41_N4
\Div0|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~88_combout\ = (\Div0|auto_generated|divider|divider|op_6~2_combout\ & !\Div0|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_6~2_combout\,
	datad => \Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X61_Y41_N22
\Div0|auto_generated|divider|divider|StageOut[17]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[17]~117_combout\ = (\Div0|auto_generated|divider|divider|op_6~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[12]~115_combout\) # ((!\Div0|auto_generated|divider|divider|op_5~8_combout\ & 
-- \Div0|auto_generated|divider|divider|op_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div0|auto_generated|divider|divider|op_5~0_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datad => \Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[17]~117_combout\);

-- Location: LCCOMB_X60_Y41_N10
\Div0|auto_generated|divider|divider|StageOut[16]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~89_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ & \Div0|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => \Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~89_combout\);

-- Location: LCCOMB_X60_Y41_N8
\Div0|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[16]~90_combout\ = (\Div0|auto_generated|divider|divider|op_6~0_combout\ & !\Div0|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div0|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X60_Y41_N18
\Div0|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[16]~89_combout\ & (((!\Div0|auto_generated|divider|divider|op_7~1\)))) # (!\Div0|auto_generated|divider|divider|StageOut[16]~89_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[16]~90_combout\ & (!\Div0|auto_generated|divider|divider|op_7~1\)) # (!\Div0|auto_generated|divider|divider|StageOut[16]~90_combout\ & ((\Div0|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[16]~89_combout\ & !\Div0|auto_generated|divider|divider|StageOut[16]~90_combout\)) # (!\Div0|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[16]~89_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_7~1\,
	combout => \Div0|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div0|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X60_Y41_N20
\Div0|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~4_combout\ = (\Div0|auto_generated|divider|divider|op_7~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[17]~88_combout\) # (\Div0|auto_generated|divider|divider|StageOut[17]~117_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|op_7~3\ & ((\Div0|auto_generated|divider|divider|StageOut[17]~88_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[17]~117_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|op_7~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[17]~88_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[17]~117_combout\) # (!\Div0|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_7~3\,
	combout => \Div0|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div0|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X60_Y41_N22
\Div0|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~87_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[18]~116_combout\ & !\Div0|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~116_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_7~5\,
	cout => \Div0|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X60_Y41_N24
\Div0|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_7~8_combout\ = \Div0|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div0|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X60_Y41_N28
\Div0|auto_generated|divider|divider|StageOut[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~93_combout\ = (\Div0|auto_generated|divider|divider|op_7~0_combout\ & !\Div0|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_7~0_combout\,
	datad => \Div0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~93_combout\);

-- Location: LCCOMB_X60_Y41_N26
\Div0|auto_generated|divider|divider|StageOut[20]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~119_combout\ = (\Div0|auto_generated|divider|divider|op_7~8_combout\ & (\Add63~14_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add63~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~14_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Add63~22_combout\,
	datad => \Div0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~119_combout\);

-- Location: LCCOMB_X58_Y41_N24
\Div0|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \Add63~12_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add63~10_combout\))) # (!\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- (\Add63~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~22_combout\,
	datab => \Add63~12_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add63~10_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X57_Y41_N10
\Div0|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|op_8~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div0|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X57_Y41_N12
\Div0|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[20]~93_combout\ & (((!\Div0|auto_generated|divider|divider|op_8~1\)))) # (!\Div0|auto_generated|divider|divider|StageOut[20]~93_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[20]~119_combout\ & (!\Div0|auto_generated|divider|divider|op_8~1\)) # (!\Div0|auto_generated|divider|divider|StageOut[20]~119_combout\ & ((\Div0|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[20]~93_combout\ & !\Div0|auto_generated|divider|divider|StageOut[20]~119_combout\)) # (!\Div0|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[20]~93_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_8~1\,
	combout => \Div0|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div0|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X61_Y41_N0
\Div0|auto_generated|divider|divider|StageOut[22]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~118_combout\ = (\Div0|auto_generated|divider|divider|op_7~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div0|auto_generated|divider|divider|op_6~2_combout\ & 
-- !\Div0|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_6~2_combout\,
	datab => \Div0|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datad => \Div0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~118_combout\);

-- Location: LCCOMB_X60_Y41_N4
\Div0|auto_generated|divider|divider|StageOut[22]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[22]~91_combout\ = (\Div0|auto_generated|divider|divider|op_7~4_combout\ & !\Div0|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_7~4_combout\,
	datad => \Div0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[22]~91_combout\);

-- Location: LCCOMB_X60_Y41_N6
\Div0|auto_generated|divider|divider|StageOut[21]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~133_combout\ = (\Div0|auto_generated|divider|divider|op_7~8_combout\ & ((\Div0|auto_generated|divider|divider|op_6~8_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)) # 
-- (!\Div0|auto_generated|divider|divider|op_6~8_combout\ & ((\Div0|auto_generated|divider|divider|op_6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datab => \Div0|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div0|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~133_combout\);

-- Location: LCCOMB_X60_Y41_N2
\Div0|auto_generated|divider|divider|StageOut[21]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~92_combout\ = (\Div0|auto_generated|divider|divider|op_7~2_combout\ & !\Div0|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_7~2_combout\,
	datad => \Div0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~92_combout\);

-- Location: LCCOMB_X57_Y41_N14
\Div0|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~4_combout\ = (\Div0|auto_generated|divider|divider|op_8~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[21]~133_combout\) # (\Div0|auto_generated|divider|divider|StageOut[21]~92_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|op_8~3\ & ((\Div0|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[21]~92_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|op_8~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[21]~92_combout\) # (!\Div0|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[21]~92_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_8~3\,
	combout => \Div0|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div0|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X57_Y41_N16
\Div0|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[22]~118_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[22]~91_combout\ & !\Div0|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[22]~118_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[22]~91_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_8~5\,
	cout => \Div0|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X57_Y41_N18
\Div0|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_8~8_combout\ = \Div0|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div0|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X57_Y41_N4
\Div0|auto_generated|divider|divider|StageOut[25]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~121_combout\ = (\Div0|auto_generated|divider|divider|op_8~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[20]~119_combout\) # ((\Div0|auto_generated|divider|divider|op_7~0_combout\ & 
-- !\Div0|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_7~0_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datac => \Div0|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~121_combout\);

-- Location: LCCOMB_X60_Y41_N0
\Div0|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~120_combout\ = (\Div0|auto_generated|divider|divider|op_8~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div0|auto_generated|divider|divider|op_7~2_combout\ & 
-- !\Div0|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datab => \Div0|auto_generated|divider|divider|op_7~2_combout\,
	datac => \Div0|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X57_Y41_N0
\Div0|auto_generated|divider|divider|StageOut[26]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~94_combout\ = (\Div0|auto_generated|divider|divider|op_8~4_combout\ & !\Div0|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_8~4_combout\,
	datad => \Div0|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~94_combout\);

-- Location: LCCOMB_X57_Y41_N6
\Div0|auto_generated|divider|divider|StageOut[25]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~95_combout\ = (\Div0|auto_generated|divider|divider|op_8~2_combout\ & !\Div0|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_8~2_combout\,
	datad => \Div0|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~95_combout\);

-- Location: LCCOMB_X57_Y41_N20
\Div0|auto_generated|divider|divider|StageOut[24]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~96_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & \Div0|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => \Div0|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~96_combout\);

-- Location: LCCOMB_X57_Y41_N2
\Div0|auto_generated|divider|divider|StageOut[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~97_combout\ = (\Div0|auto_generated|divider|divider|op_8~0_combout\ & !\Div0|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div0|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~97_combout\);

-- Location: LCCOMB_X58_Y41_N30
\Div0|auto_generated|divider|my_abs_num|cs1a[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ = \Add63~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add63~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~22_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add63~10_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\);

-- Location: LCCOMB_X57_Y41_N22
\Div0|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|op_9~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div0|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X57_Y41_N24
\Div0|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[24]~96_combout\ & (((!\Div0|auto_generated|divider|divider|op_9~1\)))) # (!\Div0|auto_generated|divider|divider|StageOut[24]~96_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[24]~97_combout\ & (!\Div0|auto_generated|divider|divider|op_9~1\)) # (!\Div0|auto_generated|divider|divider|StageOut[24]~97_combout\ & ((\Div0|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[24]~96_combout\ & !\Div0|auto_generated|divider|divider|StageOut[24]~97_combout\)) # (!\Div0|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[24]~96_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[24]~97_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_9~1\,
	combout => \Div0|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div0|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X57_Y41_N26
\Div0|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~4_combout\ = (\Div0|auto_generated|divider|divider|op_9~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[25]~95_combout\) # (\Div0|auto_generated|divider|divider|StageOut[25]~121_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|op_9~3\ & ((\Div0|auto_generated|divider|divider|StageOut[25]~95_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[25]~121_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|op_9~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~95_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[25]~121_combout\) # (!\Div0|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_9~3\,
	combout => \Div0|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div0|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X57_Y41_N28
\Div0|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~120_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[26]~94_combout\ & !\Div0|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~94_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_9~5\,
	cout => \Div0|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X57_Y41_N30
\Div0|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_9~8_combout\ = \Div0|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div0|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X57_Y41_N8
\Div0|auto_generated|divider|divider|StageOut[30]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~122_combout\ = (\Div0|auto_generated|divider|divider|op_9~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div0|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\Div0|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_8~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datac => \Div0|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~122_combout\);

-- Location: LCCOMB_X58_Y41_N4
\Div0|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Div0|auto_generated|divider|divider|op_9~4_combout\ & !\Div0|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div0|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X58_Y41_N10
\Div0|auto_generated|divider|divider|StageOut[29]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[29]~134_combout\ = (\Div0|auto_generated|divider|divider|op_9~8_combout\ & ((\Div0|auto_generated|divider|divider|op_8~8_combout\ & ((\Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|op_8~8_combout\ & (\Div0|auto_generated|divider|divider|op_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_8~0_combout\,
	datab => \Div0|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => \Div0|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[29]~134_combout\);

-- Location: LCCOMB_X58_Y41_N2
\Div0|auto_generated|divider|divider|StageOut[29]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[29]~99_combout\ = (\Div0|auto_generated|divider|divider|op_9~2_combout\ & !\Div0|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div0|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[29]~99_combout\);

-- Location: LCCOMB_X58_Y41_N22
\Div0|auto_generated|divider|divider|StageOut[28]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~123_combout\ = (\Div0|auto_generated|divider|divider|op_9~8_combout\ & (\Add63~22_combout\ $ (\Add63~10_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~22_combout\,
	datab => \Add63~10_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Div0|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~123_combout\);

-- Location: LCCOMB_X58_Y41_N0
\Div0|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~100_combout\ = (\Div0|auto_generated|divider|divider|op_9~0_combout\ & !\Div0|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div0|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X58_Y41_N12
\Div0|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|op_10~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div0|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X58_Y41_N14
\Div0|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[28]~123_combout\ & (((!\Div0|auto_generated|divider|divider|op_10~1\)))) # (!\Div0|auto_generated|divider|divider|StageOut[28]~123_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[28]~100_combout\ & (!\Div0|auto_generated|divider|divider|op_10~1\)) # (!\Div0|auto_generated|divider|divider|StageOut[28]~100_combout\ & ((\Div0|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[28]~123_combout\ & !\Div0|auto_generated|divider|divider|StageOut[28]~100_combout\)) # (!\Div0|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_10~1\,
	combout => \Div0|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div0|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X58_Y41_N16
\Div0|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~4_combout\ = (\Div0|auto_generated|divider|divider|op_10~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[29]~134_combout\) # (\Div0|auto_generated|divider|divider|StageOut[29]~99_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|op_10~3\ & ((\Div0|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[29]~99_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|op_10~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[29]~99_combout\) # (!\Div0|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[29]~99_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_10~3\,
	combout => \Div0|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div0|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X58_Y41_N18
\Div0|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[30]~122_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[30]~98_combout\ & !\Div0|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~122_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_10~5\,
	cout => \Div0|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X58_Y41_N20
\Div0|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_10~8_combout\ = \Div0|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div0|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X59_Y41_N22
\Div0|auto_generated|divider|divider|StageOut[32]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~103_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ & \Div0|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datad => \Div0|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~103_combout\);

-- Location: LCCOMB_X58_Y41_N28
\Div0|auto_generated|divider|divider|StageOut[32]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~104_combout\ = (\Div0|auto_generated|divider|divider|op_10~0_combout\ & !\Div0|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div0|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~104_combout\);

-- Location: LCCOMB_X59_Y41_N28
\Div0|auto_generated|divider|my_abs_num|cs1a[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ = \Add63~6_combout\ $ (\Add63~22_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add63~6_combout\,
	datac => \Add63~22_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\);

-- Location: LCCOMB_X59_Y41_N6
\Div0|auto_generated|divider|divider|op_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|op_11~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|op_11~0_combout\,
	cout => \Div0|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X59_Y41_N8
\Div0|auto_generated|divider|divider|op_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[32]~103_combout\ & (((!\Div0|auto_generated|divider|divider|op_11~1\)))) # (!\Div0|auto_generated|divider|divider|StageOut[32]~103_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[32]~104_combout\ & (!\Div0|auto_generated|divider|divider|op_11~1\)) # (!\Div0|auto_generated|divider|divider|StageOut[32]~104_combout\ & ((\Div0|auto_generated|divider|divider|op_11~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|op_11~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[32]~103_combout\ & !\Div0|auto_generated|divider|divider|StageOut[32]~104_combout\)) # (!\Div0|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~103_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~104_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_11~1\,
	combout => \Div0|auto_generated|divider|divider|op_11~2_combout\,
	cout => \Div0|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X58_Y41_N26
\Div0|auto_generated|divider|divider|StageOut[34]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~101_combout\ = (\Div0|auto_generated|divider|divider|op_10~4_combout\ & !\Div0|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_10~4_combout\,
	datad => \Div0|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~101_combout\);

-- Location: LCCOMB_X59_Y41_N2
\Div0|auto_generated|divider|divider|StageOut[34]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~124_combout\ = (\Div0|auto_generated|divider|divider|op_10~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div0|auto_generated|divider|divider|op_9~2_combout\ & 
-- !\Div0|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datab => \Div0|auto_generated|divider|divider|op_9~2_combout\,
	datac => \Div0|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~124_combout\);

-- Location: LCCOMB_X58_Y41_N8
\Div0|auto_generated|divider|divider|StageOut[33]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~125_combout\ = (\Div0|auto_generated|divider|divider|op_10~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[28]~123_combout\) # ((!\Div0|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div0|auto_generated|divider|divider|op_9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_9~8_combout\,
	datab => \Div0|auto_generated|divider|divider|op_9~0_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datad => \Div0|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~125_combout\);

-- Location: LCCOMB_X58_Y41_N6
\Div0|auto_generated|divider|divider|StageOut[33]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~102_combout\ = (\Div0|auto_generated|divider|divider|op_10~2_combout\ & !\Div0|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div0|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~102_combout\);

-- Location: LCCOMB_X59_Y41_N10
\Div0|auto_generated|divider|divider|op_11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~4_combout\ = (\Div0|auto_generated|divider|divider|op_11~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[33]~125_combout\) # (\Div0|auto_generated|divider|divider|StageOut[33]~102_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|op_11~3\ & ((\Div0|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[33]~102_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|op_11~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[33]~102_combout\) # (!\Div0|auto_generated|divider|divider|op_11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~102_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_11~3\,
	combout => \Div0|auto_generated|divider|divider|op_11~4_combout\,
	cout => \Div0|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X59_Y41_N12
\Div0|auto_generated|divider|divider|op_11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[34]~101_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[34]~124_combout\ & !\Div0|auto_generated|divider|divider|op_11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[34]~101_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[34]~124_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_11~5\,
	cout => \Div0|auto_generated|divider|divider|op_11~7_cout\);

-- Location: LCCOMB_X59_Y41_N14
\Div0|auto_generated|divider|divider|op_11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_11~8_combout\ = \Div0|auto_generated|divider|divider|op_11~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_11~7_cout\,
	combout => \Div0|auto_generated|divider|divider|op_11~8_combout\);

-- Location: LCCOMB_X59_Y41_N18
\Div0|auto_generated|divider|divider|StageOut[37]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~135_combout\ = (\Div0|auto_generated|divider|divider|op_11~8_combout\ & ((\Div0|auto_generated|divider|divider|op_10~8_combout\ & ((\Div0|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|op_10~8_combout\ & (\Div0|auto_generated|divider|divider|op_10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_10~0_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datac => \Div0|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~135_combout\);

-- Location: LCCOMB_X59_Y41_N0
\Div0|auto_generated|divider|divider|StageOut[38]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~105_combout\ = (!\Div0|auto_generated|divider|divider|op_11~8_combout\ & \Div0|auto_generated|divider|divider|op_11~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_11~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~105_combout\);

-- Location: LCCOMB_X59_Y41_N4
\Div0|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ = (\Div0|auto_generated|divider|divider|op_11~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div0|auto_generated|divider|divider|op_10~2_combout\ & 
-- !\Div0|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_10~2_combout\,
	datab => \Div0|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div0|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[33]~125_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X59_Y41_N26
\Div0|auto_generated|divider|divider|StageOut[37]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~106_combout\ = (!\Div0|auto_generated|divider|divider|op_11~8_combout\ & \Div0|auto_generated|divider|divider|op_11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_11~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~106_combout\);

-- Location: LCCOMB_X59_Y41_N30
\Div0|auto_generated|divider|divider|StageOut[36]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~127_combout\ = (\Div0|auto_generated|divider|divider|op_11~8_combout\ & (\Add63~22_combout\ $ (\Add63~6_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~22_combout\,
	datab => \Add63~6_combout\,
	datac => \Div0|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~127_combout\);

-- Location: LCCOMB_X59_Y41_N16
\Div0|auto_generated|divider|divider|StageOut[36]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~107_combout\ = (!\Div0|auto_generated|divider|divider|op_11~8_combout\ & \Div0|auto_generated|divider|divider|op_11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_11~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~107_combout\);

-- Location: LCCOMB_X59_Y40_N14
\Div0|auto_generated|divider|my_abs_num|cs1a[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ = \Add63~4_combout\ $ (((\Add63~22_combout\ & ((\Add63~2_combout\) # (\Add63~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~2_combout\,
	datab => \Add63~0_combout\,
	datac => \Add63~22_combout\,
	datad => \Add63~4_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\);

-- Location: LCCOMB_X60_Y40_N2
\Div0|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_1~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|op_1~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div0|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X60_Y40_N4
\Div0|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_1~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[36]~127_combout\ & (((!\Div0|auto_generated|divider|divider|op_1~1\)))) # (!\Div0|auto_generated|divider|divider|StageOut[36]~127_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[36]~107_combout\ & (!\Div0|auto_generated|divider|divider|op_1~1\)) # (!\Div0|auto_generated|divider|divider|StageOut[36]~107_combout\ & ((\Div0|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[36]~127_combout\ & !\Div0|auto_generated|divider|divider|StageOut[36]~107_combout\)) # (!\Div0|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[36]~107_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_1~1\,
	combout => \Div0|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div0|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X60_Y40_N6
\Div0|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_1~4_combout\ = (\Div0|auto_generated|divider|divider|op_1~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[37]~135_combout\) # (\Div0|auto_generated|divider|divider|StageOut[37]~106_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|op_1~3\ & ((\Div0|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[37]~106_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|op_1~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[37]~106_combout\) # (!\Div0|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~106_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_1~3\,
	combout => \Div0|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div0|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X60_Y40_N8
\Div0|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[38]~105_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[38]~126_combout\ & !\Div0|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~105_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_1~5\,
	cout => \Div0|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X60_Y40_N10
\Div0|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_1~8_combout\ = \Div0|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div0|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X59_Y41_N24
\Div0|auto_generated|divider|divider|StageOut[42]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~128_combout\ = (\Div0|auto_generated|divider|divider|op_1~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div0|auto_generated|divider|divider|op_11~2_combout\ & 
-- !\Div0|auto_generated|divider|divider|op_11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_11~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datac => \Div0|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~128_combout\);

-- Location: LCCOMB_X60_Y40_N0
\Div0|auto_generated|divider|divider|StageOut[42]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~108_combout\ = (!\Div0|auto_generated|divider|divider|op_1~8_combout\ & \Div0|auto_generated|divider|divider|op_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_1~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~108_combout\);

-- Location: LCCOMB_X60_Y40_N12
\Div0|auto_generated|divider|divider|StageOut[41]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[41]~109_combout\ = (\Div0|auto_generated|divider|divider|op_1~2_combout\ & !\Div0|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div0|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[41]~109_combout\);

-- Location: LCCOMB_X60_Y40_N28
\Div0|auto_generated|divider|divider|StageOut[41]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[41]~129_combout\ = (\Div0|auto_generated|divider|divider|op_1~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[36]~127_combout\) # ((\Div0|auto_generated|divider|divider|op_11~0_combout\ & 
-- !\Div0|auto_generated|divider|divider|op_11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datab => \Div0|auto_generated|divider|divider|op_11~0_combout\,
	datac => \Div0|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[41]~129_combout\);

-- Location: LCCOMB_X59_Y40_N16
\Div0|auto_generated|divider|divider|StageOut[40]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~110_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ & \Div0|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~110_combout\);

-- Location: LCCOMB_X60_Y40_N14
\Div0|auto_generated|divider|divider|StageOut[40]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~111_combout\ = (\Div0|auto_generated|divider|divider|op_1~0_combout\ & !\Div0|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div0|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~111_combout\);

-- Location: LCCOMB_X59_Y40_N6
\Div0|auto_generated|divider|my_abs_num|cs1a[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ = \Add63~2_combout\ $ (((\Add63~0_combout\ & \Add63~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add63~0_combout\,
	datac => \Add63~22_combout\,
	datad => \Add63~2_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\);

-- Location: LCCOMB_X60_Y40_N18
\Div0|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_2~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|op_2~1\ = CARRY(\Div0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Div0|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X60_Y40_N20
\Div0|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_2~2_combout\ = (\Div0|auto_generated|divider|divider|StageOut[40]~110_combout\ & (((!\Div0|auto_generated|divider|divider|op_2~1\)))) # (!\Div0|auto_generated|divider|divider|StageOut[40]~110_combout\ & 
-- ((\Div0|auto_generated|divider|divider|StageOut[40]~111_combout\ & (!\Div0|auto_generated|divider|divider|op_2~1\)) # (!\Div0|auto_generated|divider|divider|StageOut[40]~111_combout\ & ((\Div0|auto_generated|divider|divider|op_2~1\) # (GND)))))
-- \Div0|auto_generated|divider|divider|op_2~3\ = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[40]~110_combout\ & !\Div0|auto_generated|divider|divider|StageOut[40]~111_combout\)) # (!\Div0|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~110_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~111_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_2~1\,
	combout => \Div0|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Div0|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X60_Y40_N22
\Div0|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_2~4_combout\ = (\Div0|auto_generated|divider|divider|op_2~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[41]~109_combout\) # (\Div0|auto_generated|divider|divider|StageOut[41]~129_combout\))))) # 
-- (!\Div0|auto_generated|divider|divider|op_2~3\ & ((\Div0|auto_generated|divider|divider|StageOut[41]~109_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[41]~129_combout\) # (GND))))
-- \Div0|auto_generated|divider|divider|op_2~5\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[41]~109_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[41]~129_combout\) # (!\Div0|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[41]~109_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_2~3\,
	combout => \Div0|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Div0|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X60_Y40_N24
\Div0|auto_generated|divider|divider|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[42]~128_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[42]~108_combout\ & !\Div0|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[42]~108_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_2~5\,
	cout => \Div0|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X60_Y40_N26
\Div0|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_2~8_combout\ = \Div0|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_2~7_cout\,
	combout => \Div0|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X60_Y40_N16
\Div0|auto_generated|divider|divider|StageOut[46]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~112_combout\ = (!\Div0|auto_generated|divider|divider|op_2~8_combout\ & \Div0|auto_generated|divider|divider|op_2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_2~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~112_combout\);

-- Location: LCCOMB_X60_Y40_N30
\Div0|auto_generated|divider|divider|StageOut[46]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~130_combout\ = (\Div0|auto_generated|divider|divider|op_2~8_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((!\Div0|auto_generated|divider|divider|op_1~8_combout\ & 
-- \Div0|auto_generated|divider|divider|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_1~8_combout\,
	datab => \Div0|auto_generated|divider|divider|op_1~2_combout\,
	datac => \Div0|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[41]~129_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~130_combout\);

-- Location: LCCOMB_X61_Y40_N22
\Div0|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~113_combout\ = (!\Div0|auto_generated|divider|divider|op_2~8_combout\ & \Div0|auto_generated|divider|divider|op_2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_2~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X61_Y40_N2
\Div0|auto_generated|divider|divider|StageOut[45]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~136_combout\ = (\Div0|auto_generated|divider|divider|op_2~8_combout\ & ((\Div0|auto_generated|divider|divider|op_1~8_combout\ & ((\Div0|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\))) # 
-- (!\Div0|auto_generated|divider|divider|op_1~8_combout\ & (\Div0|auto_generated|divider|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_1~0_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datac => \Div0|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div0|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~136_combout\);

-- Location: LCCOMB_X59_Y40_N24
\Div0|auto_generated|divider|divider|StageOut[44]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~114_combout\ = (\Div0|auto_generated|divider|divider|op_2~8_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\)) # (!\Div0|auto_generated|divider|divider|op_2~8_combout\ & 
-- ((\Div0|auto_generated|divider|divider|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datab => \Div0|auto_generated|divider|divider|op_2~0_combout\,
	datad => \Div0|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~114_combout\);

-- Location: LCCOMB_X61_Y40_N24
\Div0|auto_generated|divider|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[44]~114_combout\ & \Add63~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[44]~114_combout\,
	datab => \Add63~0_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|op_3~1_cout\);

-- Location: LCCOMB_X61_Y40_N26
\Div0|auto_generated|divider|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[45]~113_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[45]~136_combout\ & !\Div0|auto_generated|divider|divider|op_3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~136_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_3~1_cout\,
	cout => \Div0|auto_generated|divider|divider|op_3~3_cout\);

-- Location: LCCOMB_X61_Y40_N28
\Div0|auto_generated|divider|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~5_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[46]~112_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[46]~130_combout\) # (!\Div0|auto_generated|divider|divider|op_3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~112_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~130_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|op_3~3_cout\,
	cout => \Div0|auto_generated|divider|divider|op_3~5_cout\);

-- Location: LCCOMB_X61_Y40_N30
\Div0|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|op_3~6_combout\ = !\Div0|auto_generated|divider|divider|op_3~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|op_3~5_cout\,
	combout => \Div0|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X61_Y40_N12
\Div0|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~0_combout\ = \Div0|auto_generated|divider|divider|op_3~6_combout\ $ (VCC)
-- \Div0|auto_generated|divider|op_1~1\ = CARRY(\Div0|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|op_1~0_combout\,
	cout => \Div0|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X61_Y40_N4
\Div0|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[0]~0_combout\ = (\Add63~22_combout\ & ((\Div0|auto_generated|divider|op_1~0_combout\))) # (!\Add63~22_combout\ & (!\Div0|auto_generated|divider|divider|op_3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~22_combout\,
	datac => \Div0|auto_generated|divider|divider|op_3~6_combout\,
	datad => \Div0|auto_generated|divider|op_1~0_combout\,
	combout => \Div0|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X56_Y32_N10
\sequential~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~150_combout\ = ((\LessThan1~0_combout\ & ((\LessThan70~0_combout\) # (!\vc|vga_data_0.x\(4))))) # (!\sequential~121_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \LessThan1~0_combout\,
	datac => \sequential~121_combout\,
	datad => \LessThan70~0_combout\,
	combout => \sequential~150_combout\);

-- Location: LCCOMB_X56_Y32_N24
\sequential~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~151_combout\ = (\sequential~150_combout\) # ((\vc|vga_data_0.x\(6) & ((!\LessThan49~0_combout\) # (!\LessThan82~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~150_combout\,
	datab => \LessThan82~0_combout\,
	datac => \vc|vga_data_0.x\(6),
	datad => \LessThan49~0_combout\,
	combout => \sequential~151_combout\);

-- Location: LCCOMB_X60_Y32_N0
\sequential~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~152_combout\ = (\sequential~137_combout\ & !\sequential~151_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~137_combout\,
	datad => \sequential~151_combout\,
	combout => \sequential~152_combout\);

-- Location: LCCOMB_X58_Y31_N14
\LessThan76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan76~0_combout\ = (\vc|vga_data_0.x\(5) & ((\vc|vga_data_0.x\(4)) # ((\vc|vga_data_0.x\(2) & \vc|vga_data_0.x\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(5),
	datac => \vc|vga_data_0.x\(2),
	datad => \vc|vga_data_0.x\(3),
	combout => \LessThan76~0_combout\);

-- Location: LCCOMB_X58_Y31_N4
\sequential~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~191_combout\ = (!\vc|vga_data_0.x\(6) & (((!\LessThan87~0_combout\) # (!\vc|vga_data_0.x\(5))) # (!\vc|vga_data_0.x\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(5),
	datac => \LessThan87~0_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~191_combout\);

-- Location: LCCOMB_X58_Y31_N18
\sequential~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~153_combout\ = ((\sequential~191_combout\) # ((\LessThan76~0_combout\ & \vc|vga_data_0.x\(6)))) # (!\sequential~92_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~92_combout\,
	datab => \LessThan76~0_combout\,
	datac => \sequential~191_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~153_combout\);

-- Location: LCCOMB_X60_Y32_N30
\s_score_digit_column[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column[0]~8_combout\ = ((\sequential~143_combout\ & (\sequential~153_combout\ & \sequential~145_combout\))) # (!\sequential~137_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~143_combout\,
	datab => \sequential~137_combout\,
	datac => \sequential~153_combout\,
	datad => \sequential~145_combout\,
	combout => \s_score_digit_column[0]~8_combout\);

-- Location: LCCOMB_X60_Y30_N20
\s_score_digit_column[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column[0]~10_combout\ = (\Add52~9_combout\ & (\s_char_1[2]~12_combout\ & (!\sequential~136_combout\ & \s_timer_digit_column[0]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add52~9_combout\,
	datab => \s_char_1[2]~12_combout\,
	datac => \sequential~136_combout\,
	datad => \s_timer_digit_column[0]~13_combout\,
	combout => \s_score_digit_column[0]~10_combout\);

-- Location: LCCOMB_X60_Y32_N24
\s_score_digit_column[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column[0]~9_combout\ = (\sequential~151_combout\ & (\sequential~140_combout\ & ((\sequential~148_combout\) # (\sequential~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~148_combout\,
	datab => \sequential~151_combout\,
	datac => \sequential~146_combout\,
	datad => \sequential~140_combout\,
	combout => \s_score_digit_column[0]~9_combout\);

-- Location: LCCOMB_X60_Y32_N10
\s_score_digit_column[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column[0]~11_combout\ = (\s_score_digit_column[0]~10_combout\ & (((\sequential~137_combout\ & !\s_score_digit_column[0]~9_combout\)) # (!\s_score_digit_column[0]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_score_digit_column[0]~8_combout\,
	datab => \sequential~137_combout\,
	datac => \s_score_digit_column[0]~10_combout\,
	datad => \s_score_digit_column[0]~9_combout\,
	combout => \s_score_digit_column[0]~11_combout\);

-- Location: FF_X62_Y40_N17
\s_score_digit_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_score_digit_column[0]~0_combout\,
	asdata => \Div0|auto_generated|divider|quotient[0]~0_combout\,
	sload => \sequential~152_combout\,
	ena => \s_score_digit_column[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_score_digit_column(0));

-- Location: LCCOMB_X62_Y40_N10
\Div1|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~2_combout\ = (\Div1|auto_generated|divider|divider|op_2~8_combout\ & (!\Div1|auto_generated|divider|op_1~1\)) # (!\Div1|auto_generated|divider|divider|op_2~8_combout\ & ((\Div1|auto_generated|divider|op_1~1\) # (GND)))
-- \Div1|auto_generated|divider|op_1~3\ = CARRY((!\Div1|auto_generated|divider|op_1~1\) # (!\Div1|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|op_1~1\,
	combout => \Div1|auto_generated|divider|op_1~2_combout\,
	cout => \Div1|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X62_Y40_N20
\Div1|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[1]~1_combout\ = (\Add64~22_combout\ & ((\Div1|auto_generated|divider|op_1~2_combout\))) # (!\Add64~22_combout\ & (!\Div1|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_2~8_combout\,
	datac => \Add64~22_combout\,
	datad => \Div1|auto_generated|divider|op_1~2_combout\,
	combout => \Div1|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X65_Y40_N20
\Div2|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|op_1~2_combout\ = (\Div2|auto_generated|divider|divider|op_2~8_combout\ & (!\Div2|auto_generated|divider|op_1~1\)) # (!\Div2|auto_generated|divider|divider|op_2~8_combout\ & ((\Div2|auto_generated|divider|op_1~1\) # (GND)))
-- \Div2|auto_generated|divider|op_1~3\ = CARRY((!\Div2|auto_generated|divider|op_1~1\) # (!\Div2|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|op_1~1\,
	combout => \Div2|auto_generated|divider|op_1~2_combout\,
	cout => \Div2|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X65_Y40_N4
\Div2|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|quotient[1]~1_combout\ = (\Add65~22_combout\ & ((\Div2|auto_generated|divider|op_1~2_combout\))) # (!\Add65~22_combout\ & (!\Div2|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~22_combout\,
	datac => \Div2|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div2|auto_generated|divider|op_1~2_combout\,
	combout => \Div2|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X62_Y39_N6
\Div4|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|op_1~2_combout\ = (\Div4|auto_generated|divider|divider|op_2~8_combout\ & (!\Div4|auto_generated|divider|op_1~1\)) # (!\Div4|auto_generated|divider|divider|op_2~8_combout\ & ((\Div4|auto_generated|divider|op_1~1\) # (GND)))
-- \Div4|auto_generated|divider|op_1~3\ = CARRY((!\Div4|auto_generated|divider|op_1~1\) # (!\Div4|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|op_1~1\,
	combout => \Div4|auto_generated|divider|op_1~2_combout\,
	cout => \Div4|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X62_Y39_N0
\Div4|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|quotient[1]~1_combout\ = (\Add67~20_combout\ & ((\Div4|auto_generated|divider|op_1~2_combout\))) # (!\Add67~20_combout\ & (!\Div4|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|op_2~8_combout\,
	datac => \Add67~20_combout\,
	datad => \Div4|auto_generated|divider|op_1~2_combout\,
	combout => \Div4|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X60_Y38_N20
\Div6|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|op_1~2_combout\ = (\Div6|auto_generated|divider|divider|op_2~8_combout\ & (!\Div6|auto_generated|divider|op_1~1\)) # (!\Div6|auto_generated|divider|divider|op_2~8_combout\ & ((\Div6|auto_generated|divider|op_1~1\) # (GND)))
-- \Div6|auto_generated|divider|op_1~3\ = CARRY((!\Div6|auto_generated|divider|op_1~1\) # (!\Div6|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div6|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|op_1~1\,
	combout => \Div6|auto_generated|divider|op_1~2_combout\,
	cout => \Div6|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X60_Y38_N16
\Div6|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|quotient[1]~1_combout\ = (\Add69~20_combout\ & ((\Div6|auto_generated|divider|op_1~2_combout\))) # (!\Add69~20_combout\ & (!\Div6|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add69~20_combout\,
	datac => \Div6|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div6|auto_generated|divider|op_1~2_combout\,
	combout => \Div6|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X62_Y41_N26
\Div3|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|op_1~2_combout\ = (\Div3|auto_generated|divider|divider|op_2~8_combout\ & (!\Div3|auto_generated|divider|op_1~1\)) # (!\Div3|auto_generated|divider|divider|op_2~8_combout\ & ((\Div3|auto_generated|divider|op_1~1\) # (GND)))
-- \Div3|auto_generated|divider|op_1~3\ = CARRY((!\Div3|auto_generated|divider|op_1~1\) # (!\Div3|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|op_1~1\,
	combout => \Div3|auto_generated|divider|op_1~2_combout\,
	cout => \Div3|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X61_Y40_N10
\Div3|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|quotient[1]~1_combout\ = (\Add66~20_combout\ & ((\Div3|auto_generated|divider|op_1~2_combout\))) # (!\Add66~20_combout\ & (!\Div3|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add66~20_combout\,
	datac => \Div3|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div3|auto_generated|divider|op_1~2_combout\,
	combout => \Div3|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X61_Y40_N20
\s_score_digit_column~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~12_combout\ = (\s_char_2[0]~6_combout\ & ((\s_char_2[0]~7_combout\) # ((\Div3|auto_generated|divider|quotient[1]~1_combout\)))) # (!\s_char_2[0]~6_combout\ & (!\s_char_2[0]~7_combout\ & 
-- (\Div6|auto_generated|divider|quotient[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2[0]~6_combout\,
	datab => \s_char_2[0]~7_combout\,
	datac => \Div6|auto_generated|divider|quotient[1]~1_combout\,
	datad => \Div3|auto_generated|divider|quotient[1]~1_combout\,
	combout => \s_score_digit_column~12_combout\);

-- Location: LCCOMB_X61_Y40_N6
\s_score_digit_column~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~13_combout\ = (\s_char_2[0]~7_combout\ & ((\s_score_digit_column~12_combout\ & (\Div2|auto_generated|divider|quotient[1]~1_combout\)) # (!\s_score_digit_column~12_combout\ & ((\Div4|auto_generated|divider|quotient[1]~1_combout\))))) 
-- # (!\s_char_2[0]~7_combout\ & (((\s_score_digit_column~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2[0]~7_combout\,
	datab => \Div2|auto_generated|divider|quotient[1]~1_combout\,
	datac => \Div4|auto_generated|divider|quotient[1]~1_combout\,
	datad => \s_score_digit_column~12_combout\,
	combout => \s_score_digit_column~13_combout\);

-- Location: LCCOMB_X61_Y40_N0
\s_score_digit_column[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column[1]~1_combout\ = (\sequential~149_combout\ & (\Div1|auto_generated|divider|quotient[1]~1_combout\)) # (!\sequential~149_combout\ & ((\s_score_digit_column~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|quotient[1]~1_combout\,
	datab => \sequential~149_combout\,
	datad => \s_score_digit_column~13_combout\,
	combout => \s_score_digit_column[1]~1_combout\);

-- Location: LCCOMB_X61_Y40_N14
\Div0|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~2_combout\ = (\Div0|auto_generated|divider|divider|op_2~8_combout\ & (!\Div0|auto_generated|divider|op_1~1\)) # (!\Div0|auto_generated|divider|divider|op_2~8_combout\ & ((\Div0|auto_generated|divider|op_1~1\) # (GND)))
-- \Div0|auto_generated|divider|op_1~3\ = CARRY((!\Div0|auto_generated|divider|op_1~1\) # (!\Div0|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~1\,
	combout => \Div0|auto_generated|divider|op_1~2_combout\,
	cout => \Div0|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X61_Y40_N8
\Div0|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[1]~1_combout\ = (\Add63~22_combout\ & ((\Div0|auto_generated|divider|op_1~2_combout\))) # (!\Add63~22_combout\ & (!\Div0|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_2~8_combout\,
	datac => \Div0|auto_generated|divider|op_1~2_combout\,
	datad => \Add63~22_combout\,
	combout => \Div0|auto_generated|divider|quotient[1]~1_combout\);

-- Location: FF_X61_Y40_N1
\s_score_digit_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_score_digit_column[1]~1_combout\,
	asdata => \Div0|auto_generated|divider|quotient[1]~1_combout\,
	sload => \sequential~152_combout\,
	ena => \s_score_digit_column[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_score_digit_column(1));

-- Location: LCCOMB_X62_Y40_N12
\Div1|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~4_combout\ = (\Div1|auto_generated|divider|divider|op_1~8_combout\ & (\Div1|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div1|auto_generated|divider|divider|op_1~8_combout\ & (!\Div1|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div1|auto_generated|divider|op_1~5\ = CARRY((\Div1|auto_generated|divider|divider|op_1~8_combout\ & !\Div1|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|op_1~3\,
	combout => \Div1|auto_generated|divider|op_1~4_combout\,
	cout => \Div1|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X63_Y40_N26
\Div1|auto_generated|divider|quotient[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[2]~2_combout\ = (\Add64~22_combout\ & ((\Div1|auto_generated|divider|op_1~4_combout\))) # (!\Add64~22_combout\ & (!\Div1|auto_generated|divider|divider|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add64~22_combout\,
	datac => \Div1|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div1|auto_generated|divider|op_1~4_combout\,
	combout => \Div1|auto_generated|divider|quotient[2]~2_combout\);

-- Location: LCCOMB_X65_Y40_N22
\Div2|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|op_1~4_combout\ = (\Div2|auto_generated|divider|divider|op_1~8_combout\ & (\Div2|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div2|auto_generated|divider|divider|op_1~8_combout\ & (!\Div2|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div2|auto_generated|divider|op_1~5\ = CARRY((\Div2|auto_generated|divider|divider|op_1~8_combout\ & !\Div2|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|op_1~3\,
	combout => \Div2|auto_generated|divider|op_1~4_combout\,
	cout => \Div2|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X65_Y40_N30
\Div2|auto_generated|divider|quotient[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|quotient[2]~2_combout\ = (\Add65~22_combout\ & ((\Div2|auto_generated|divider|op_1~4_combout\))) # (!\Add65~22_combout\ & (!\Div2|auto_generated|divider|divider|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|op_1~8_combout\,
	datac => \Div2|auto_generated|divider|op_1~4_combout\,
	datad => \Add65~22_combout\,
	combout => \Div2|auto_generated|divider|quotient[2]~2_combout\);

-- Location: LCCOMB_X62_Y41_N28
\Div3|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|op_1~4_combout\ = (\Div3|auto_generated|divider|divider|op_1~8_combout\ & (\Div3|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div3|auto_generated|divider|divider|op_1~8_combout\ & (!\Div3|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div3|auto_generated|divider|op_1~5\ = CARRY((\Div3|auto_generated|divider|divider|op_1~8_combout\ & !\Div3|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|op_1~3\,
	combout => \Div3|auto_generated|divider|op_1~4_combout\,
	cout => \Div3|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X62_Y41_N8
\Div3|auto_generated|divider|quotient[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|quotient[2]~2_combout\ = (\Add66~20_combout\ & ((\Div3|auto_generated|divider|op_1~4_combout\))) # (!\Add66~20_combout\ & (!\Div3|auto_generated|divider|divider|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|op_1~8_combout\,
	datac => \Add66~20_combout\,
	datad => \Div3|auto_generated|divider|op_1~4_combout\,
	combout => \Div3|auto_generated|divider|quotient[2]~2_combout\);

-- Location: LCCOMB_X63_Y40_N28
\s_score_digit_column~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~14_combout\ = (\s_char_2[0]~7_combout\ & (((\Div4|auto_generated|divider|divider|op_1~8_combout\)))) # (!\s_char_2[0]~7_combout\ & (!\Add69~20_combout\ & ((\Div6|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datab => \Div4|auto_generated|divider|divider|op_1~8_combout\,
	datac => \s_char_2[0]~7_combout\,
	datad => \Div6|auto_generated|divider|divider|op_1~8_combout\,
	combout => \s_score_digit_column~14_combout\);

-- Location: LCCOMB_X63_Y40_N30
\s_score_digit_column~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~15_combout\ = (\s_char_2[0]~6_combout\ & (((\s_char_2[0]~7_combout\)))) # (!\s_char_2[0]~6_combout\ & (((\Add67~20_combout\ & \s_char_2[0]~7_combout\)) # (!\s_score_digit_column~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add67~20_combout\,
	datab => \s_char_2[0]~6_combout\,
	datac => \s_char_2[0]~7_combout\,
	datad => \s_score_digit_column~14_combout\,
	combout => \s_score_digit_column~15_combout\);

-- Location: LCCOMB_X60_Y38_N22
\Div6|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|op_1~4_combout\ = (\Div6|auto_generated|divider|divider|op_1~8_combout\ & (\Div6|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div6|auto_generated|divider|divider|op_1~8_combout\ & (!\Div6|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div6|auto_generated|divider|op_1~5\ = CARRY((\Div6|auto_generated|divider|divider|op_1~8_combout\ & !\Div6|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div6|auto_generated|divider|op_1~3\,
	combout => \Div6|auto_generated|divider|op_1~4_combout\,
	cout => \Div6|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X63_Y40_N16
\s_score_digit_column~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~16_combout\ = (\s_score_digit_column~15_combout\ & (((\s_char_2[0]~7_combout\) # (\Div6|auto_generated|divider|op_1~4_combout\)) # (!\Add69~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add69~20_combout\,
	datab => \s_char_2[0]~7_combout\,
	datac => \s_score_digit_column~15_combout\,
	datad => \Div6|auto_generated|divider|op_1~4_combout\,
	combout => \s_score_digit_column~16_combout\);

-- Location: LCCOMB_X60_Y32_N20
\s_score_digit_column~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~21_combout\ = ((\sequential~137_combout\ & ((!\sequential~143_combout\) # (!\sequential~140_combout\)))) # (!\Add67~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~140_combout\,
	datab => \sequential~137_combout\,
	datac => \sequential~143_combout\,
	datad => \Add67~20_combout\,
	combout => \s_score_digit_column~21_combout\);

-- Location: LCCOMB_X62_Y39_N8
\Div4|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|op_1~4_combout\ = (\Div4|auto_generated|divider|divider|op_1~8_combout\ & (\Div4|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div4|auto_generated|divider|divider|op_1~8_combout\ & (!\Div4|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div4|auto_generated|divider|op_1~5\ = CARRY((\Div4|auto_generated|divider|divider|op_1~8_combout\ & !\Div4|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|op_1~3\,
	combout => \Div4|auto_generated|divider|op_1~4_combout\,
	cout => \Div4|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X63_Y40_N10
\s_score_digit_column~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~17_combout\ = (\s_score_digit_column~16_combout\ & (((\s_score_digit_column~21_combout\) # (\Div4|auto_generated|divider|op_1~4_combout\)) # (!\s_char_2[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2[0]~7_combout\,
	datab => \s_score_digit_column~16_combout\,
	datac => \s_score_digit_column~21_combout\,
	datad => \Div4|auto_generated|divider|op_1~4_combout\,
	combout => \s_score_digit_column~17_combout\);

-- Location: LCCOMB_X63_Y40_N24
\s_score_digit_column~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~18_combout\ = (\s_char_2[0]~6_combout\ & ((\s_score_digit_column~17_combout\ & (\Div2|auto_generated|divider|quotient[2]~2_combout\)) # (!\s_score_digit_column~17_combout\ & ((\Div3|auto_generated|divider|quotient[2]~2_combout\))))) 
-- # (!\s_char_2[0]~6_combout\ & (((\s_score_digit_column~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|quotient[2]~2_combout\,
	datab => \s_char_2[0]~6_combout\,
	datac => \Div3|auto_generated|divider|quotient[2]~2_combout\,
	datad => \s_score_digit_column~17_combout\,
	combout => \s_score_digit_column~18_combout\);

-- Location: LCCOMB_X63_Y40_N12
\s_score_digit_column[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column[2]~2_combout\ = (\sequential~149_combout\ & (\Div1|auto_generated|divider|quotient[2]~2_combout\)) # (!\sequential~149_combout\ & ((\s_score_digit_column~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|quotient[2]~2_combout\,
	datab => \sequential~149_combout\,
	datad => \s_score_digit_column~18_combout\,
	combout => \s_score_digit_column[2]~2_combout\);

-- Location: LCCOMB_X61_Y40_N16
\Div0|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~4_combout\ = (\Div0|auto_generated|divider|divider|op_1~8_combout\ & (\Div0|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div0|auto_generated|divider|divider|op_1~8_combout\ & (!\Div0|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div0|auto_generated|divider|op_1~5\ = CARRY((\Div0|auto_generated|divider|divider|op_1~8_combout\ & !\Div0|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~3\,
	combout => \Div0|auto_generated|divider|op_1~4_combout\,
	cout => \Div0|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X63_Y40_N4
\Div0|auto_generated|divider|quotient[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[2]~2_combout\ = (\Add63~22_combout\ & ((\Div0|auto_generated|divider|op_1~4_combout\))) # (!\Add63~22_combout\ & (!\Div0|auto_generated|divider|divider|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~22_combout\,
	datab => \Div0|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div0|auto_generated|divider|op_1~4_combout\,
	combout => \Div0|auto_generated|divider|quotient[2]~2_combout\);

-- Location: FF_X63_Y40_N13
\s_score_digit_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_score_digit_column[2]~2_combout\,
	asdata => \Div0|auto_generated|divider|quotient[2]~2_combout\,
	sload => \sequential~152_combout\,
	ena => \s_score_digit_column[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_score_digit_column(2));

-- Location: LCCOMB_X62_Y40_N14
\Div1|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~6_combout\ = \Div1|auto_generated|divider|op_1~5\ $ (\Div1|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|op_11~8_combout\,
	cin => \Div1|auto_generated|divider|op_1~5\,
	combout => \Div1|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X63_Y40_N8
\Div1|auto_generated|divider|quotient[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|quotient[3]~3_combout\ = (\Add64~22_combout\ & ((\Div1|auto_generated|divider|op_1~6_combout\))) # (!\Add64~22_combout\ & (!\Div1|auto_generated|divider|divider|op_11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add64~22_combout\,
	datac => \Div1|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div1|auto_generated|divider|op_1~6_combout\,
	combout => \Div1|auto_generated|divider|quotient[3]~3_combout\);

-- Location: LCCOMB_X65_Y40_N24
\Div2|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|op_1~6_combout\ = \Div2|auto_generated|divider|op_1~5\ $ (\Div2|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div2|auto_generated|divider|divider|op_11~8_combout\,
	cin => \Div2|auto_generated|divider|op_1~5\,
	combout => \Div2|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X63_Y40_N20
\Div2|auto_generated|divider|quotient[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|quotient[3]~3_combout\ = (\Add65~22_combout\ & ((\Div2|auto_generated|divider|op_1~6_combout\))) # (!\Add65~22_combout\ & (!\Div2|auto_generated|divider|divider|op_11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add65~22_combout\,
	datab => \Div2|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div2|auto_generated|divider|op_1~6_combout\,
	combout => \Div2|auto_generated|divider|quotient[3]~3_combout\);

-- Location: LCCOMB_X62_Y39_N10
\Div4|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|op_1~6_combout\ = \Div4|auto_generated|divider|op_1~5\ $ (\Div4|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div4|auto_generated|divider|divider|op_11~8_combout\,
	cin => \Div4|auto_generated|divider|op_1~5\,
	combout => \Div4|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X62_Y39_N22
\Div4|auto_generated|divider|quotient[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|quotient[3]~2_combout\ = (\Add67~20_combout\ & ((\Div4|auto_generated|divider|op_1~6_combout\))) # (!\Add67~20_combout\ & (!\Div4|auto_generated|divider|divider|op_11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add67~20_combout\,
	datac => \Div4|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div4|auto_generated|divider|op_1~6_combout\,
	combout => \Div4|auto_generated|divider|quotient[3]~2_combout\);

-- Location: LCCOMB_X60_Y38_N24
\Div6|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|op_1~6_combout\ = \Div6|auto_generated|divider|op_1~5\ $ (\Div6|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div6|auto_generated|divider|divider|op_11~8_combout\,
	cin => \Div6|auto_generated|divider|op_1~5\,
	combout => \Div6|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X60_Y38_N26
\Div6|auto_generated|divider|quotient[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div6|auto_generated|divider|quotient[3]~2_combout\ = (\Add69~20_combout\ & ((\Div6|auto_generated|divider|op_1~6_combout\))) # (!\Add69~20_combout\ & (!\Div6|auto_generated|divider|divider|op_11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div6|auto_generated|divider|divider|op_11~8_combout\,
	datac => \Add69~20_combout\,
	datad => \Div6|auto_generated|divider|op_1~6_combout\,
	combout => \Div6|auto_generated|divider|quotient[3]~2_combout\);

-- Location: LCCOMB_X62_Y41_N30
\Div3|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|op_1~6_combout\ = \Div3|auto_generated|divider|op_1~5\ $ (\Div3|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div3|auto_generated|divider|divider|op_11~8_combout\,
	cin => \Div3|auto_generated|divider|op_1~5\,
	combout => \Div3|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X62_Y41_N14
\Div3|auto_generated|divider|quotient[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|quotient[3]~3_combout\ = (\Add66~20_combout\ & (\Div3|auto_generated|divider|op_1~6_combout\)) # (!\Add66~20_combout\ & ((!\Div3|auto_generated|divider|divider|op_11~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add66~20_combout\,
	datac => \Div3|auto_generated|divider|op_1~6_combout\,
	datad => \Div3|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div3|auto_generated|divider|quotient[3]~3_combout\);

-- Location: LCCOMB_X63_Y40_N18
\s_score_digit_column~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~19_combout\ = (\s_char_2[0]~7_combout\ & (\s_char_2[0]~6_combout\)) # (!\s_char_2[0]~7_combout\ & ((\s_char_2[0]~6_combout\ & ((\Div3|auto_generated|divider|quotient[3]~3_combout\))) # (!\s_char_2[0]~6_combout\ & 
-- (\Div6|auto_generated|divider|quotient[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2[0]~7_combout\,
	datab => \s_char_2[0]~6_combout\,
	datac => \Div6|auto_generated|divider|quotient[3]~2_combout\,
	datad => \Div3|auto_generated|divider|quotient[3]~3_combout\,
	combout => \s_score_digit_column~19_combout\);

-- Location: LCCOMB_X63_Y40_N6
\s_score_digit_column~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column~20_combout\ = (\s_char_2[0]~7_combout\ & ((\s_score_digit_column~19_combout\ & (\Div2|auto_generated|divider|quotient[3]~3_combout\)) # (!\s_score_digit_column~19_combout\ & ((\Div4|auto_generated|divider|quotient[3]~2_combout\))))) 
-- # (!\s_char_2[0]~7_combout\ & (((\s_score_digit_column~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2[0]~7_combout\,
	datab => \Div2|auto_generated|divider|quotient[3]~3_combout\,
	datac => \Div4|auto_generated|divider|quotient[3]~2_combout\,
	datad => \s_score_digit_column~19_combout\,
	combout => \s_score_digit_column~20_combout\);

-- Location: LCCOMB_X63_Y40_N14
\s_score_digit_column[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_column[3]~3_combout\ = (\sequential~149_combout\ & (\Div1|auto_generated|divider|quotient[3]~3_combout\)) # (!\sequential~149_combout\ & ((\s_score_digit_column~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~149_combout\,
	datab => \Div1|auto_generated|divider|quotient[3]~3_combout\,
	datad => \s_score_digit_column~20_combout\,
	combout => \s_score_digit_column[3]~3_combout\);

-- Location: LCCOMB_X61_Y40_N18
\Div0|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~6_combout\ = \Div0|auto_generated|divider|op_1~5\ $ (\Div0|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|op_11~8_combout\,
	cin => \Div0|auto_generated|divider|op_1~5\,
	combout => \Div0|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X63_Y40_N22
\Div0|auto_generated|divider|quotient[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[3]~3_combout\ = (\Add63~22_combout\ & ((\Div0|auto_generated|divider|op_1~6_combout\))) # (!\Add63~22_combout\ & (!\Div0|auto_generated|divider|divider|op_11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add63~22_combout\,
	datac => \Div0|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div0|auto_generated|divider|op_1~6_combout\,
	combout => \Div0|auto_generated|divider|quotient[3]~3_combout\);

-- Location: FF_X63_Y40_N15
\s_score_digit_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_score_digit_column[3]~3_combout\,
	asdata => \Div0|auto_generated|divider|quotient[3]~3_combout\,
	sload => \sequential~152_combout\,
	ena => \s_score_digit_column[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_score_digit_column(3));

-- Location: LCCOMB_X46_Y32_N0
\Add68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add68~0_combout\ = \vc|vga_data_0.y\(0) $ (VCC)
-- \Add68~1\ = CARRY(\vc|vga_data_0.y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(0),
	datad => VCC,
	combout => \Add68~0_combout\,
	cout => \Add68~1\);

-- Location: LCCOMB_X46_Y32_N2
\Add68~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add68~2_combout\ = (\vc|vga_data_0.y\(1) & (\Add68~1\ & VCC)) # (!\vc|vga_data_0.y\(1) & (!\Add68~1\))
-- \Add68~3\ = CARRY((!\vc|vga_data_0.y\(1) & !\Add68~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(1),
	datad => VCC,
	cin => \Add68~1\,
	combout => \Add68~2_combout\,
	cout => \Add68~3\);

-- Location: LCCOMB_X46_Y32_N4
\Add68~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add68~4_combout\ = (\vc|vga_data_0.y\(2) & ((GND) # (!\Add68~3\))) # (!\vc|vga_data_0.y\(2) & (\Add68~3\ $ (GND)))
-- \Add68~5\ = CARRY((\vc|vga_data_0.y\(2)) # (!\Add68~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(2),
	datad => VCC,
	cin => \Add68~3\,
	combout => \Add68~4_combout\,
	cout => \Add68~5\);

-- Location: LCCOMB_X46_Y32_N6
\Add68~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add68~6_combout\ = (\vc|vga_data_0.y\(3) & (!\Add68~5\)) # (!\vc|vga_data_0.y\(3) & ((\Add68~5\) # (GND)))
-- \Add68~7\ = CARRY((!\Add68~5\) # (!\vc|vga_data_0.y\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(3),
	datad => VCC,
	cin => \Add68~5\,
	combout => \Add68~6_combout\,
	cout => \Add68~7\);

-- Location: LCCOMB_X46_Y32_N8
\Add68~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add68~8_combout\ = (\vc|vga_data_0.y\(4) & ((GND) # (!\Add68~7\))) # (!\vc|vga_data_0.y\(4) & (\Add68~7\ $ (GND)))
-- \Add68~9\ = CARRY((\vc|vga_data_0.y\(4)) # (!\Add68~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(4),
	datad => VCC,
	cin => \Add68~7\,
	combout => \Add68~8_combout\,
	cout => \Add68~9\);

-- Location: LCCOMB_X46_Y32_N10
\Add68~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add68~10_combout\ = (\vc|vga_data_0.y\(5) & (\Add68~9\ & VCC)) # (!\vc|vga_data_0.y\(5) & (!\Add68~9\))
-- \Add68~11\ = CARRY((!\vc|vga_data_0.y\(5) & !\Add68~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datad => VCC,
	cin => \Add68~9\,
	combout => \Add68~10_combout\,
	cout => \Add68~11\);

-- Location: LCCOMB_X46_Y32_N12
\Add68~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add68~12_combout\ = (\vc|vga_data_0.y\(6) & (\Add68~11\ $ (GND))) # (!\vc|vga_data_0.y\(6) & (!\Add68~11\ & VCC))
-- \Add68~13\ = CARRY((\vc|vga_data_0.y\(6) & !\Add68~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(6),
	datad => VCC,
	cin => \Add68~11\,
	combout => \Add68~12_combout\,
	cout => \Add68~13\);

-- Location: LCCOMB_X46_Y32_N14
\Add68~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add68~14_combout\ = (\vc|vga_data_0.y\(7) & (!\Add68~13\)) # (!\vc|vga_data_0.y\(7) & ((\Add68~13\) # (GND)))
-- \Add68~15\ = CARRY((!\Add68~13\) # (!\vc|vga_data_0.y\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(7),
	datad => VCC,
	cin => \Add68~13\,
	combout => \Add68~14_combout\,
	cout => \Add68~15\);

-- Location: LCCOMB_X46_Y32_N16
\Add68~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add68~16_combout\ = (\vc|vga_data_0.y\(8) & ((GND) # (!\Add68~15\))) # (!\vc|vga_data_0.y\(8) & (\Add68~15\ $ (GND)))
-- \Add68~17\ = CARRY((\vc|vga_data_0.y\(8)) # (!\Add68~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(8),
	datad => VCC,
	cin => \Add68~15\,
	combout => \Add68~16_combout\,
	cout => \Add68~17\);

-- Location: LCCOMB_X46_Y32_N18
\Add68~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add68~18_combout\ = (\vc|vga_data_0.y\(9) & (\Add68~17\ & VCC)) # (!\vc|vga_data_0.y\(9) & (!\Add68~17\))
-- \Add68~19\ = CARRY((!\vc|vga_data_0.y\(9) & !\Add68~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(9),
	datad => VCC,
	cin => \Add68~17\,
	combout => \Add68~18_combout\,
	cout => \Add68~19\);

-- Location: LCCOMB_X46_Y32_N20
\Add68~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add68~20_combout\ = \Add68~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add68~19\,
	combout => \Add68~20_combout\);

-- Location: LCCOMB_X46_Y32_N22
\Div5|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\Add68~0_combout\ & (!\Add68~2_combout\ & (!\Add68~4_combout\ & \Add68~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add68~0_combout\,
	datab => \Add68~2_combout\,
	datac => \Add68~4_combout\,
	datad => \Add68~20_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X46_Y32_N28
\Div5|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add68~6_combout\ & (\Add68~8_combout\ & !\Add68~20_combout\)) # (!\Add68~6_combout\ & (!\Add68~8_combout\ & 
-- \Add68~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add68~6_combout\,
	datab => \Add68~8_combout\,
	datac => \Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add68~20_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X46_Y32_N30
\Div5|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add68~12_combout\ & (!\Add68~20_combout\ & \Add68~10_combout\)) # (!\Add68~12_combout\ & (\Add68~20_combout\ & 
-- !\Add68~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add68~12_combout\,
	datab => \Add68~20_combout\,
	datac => \Add68~10_combout\,
	datad => \Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X46_Y32_N24
\Div5|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add68~20_combout\ & (!\Add68~14_combout\ & !\Add68~16_combout\)) # (!\Add68~20_combout\ & (\Add68~14_combout\ & 
-- \Add68~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \Add68~20_combout\,
	datac => \Add68~14_combout\,
	datad => \Add68~16_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X45_Y32_N12
\Div5|auto_generated|divider|my_abs_num|cs1a[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ = (\Div5|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\Add68~18_combout\ $ (\Add68~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add68~18_combout\,
	datac => \Add68~20_combout\,
	datad => \Div5|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\);

-- Location: LCCOMB_X45_Y32_N30
\Div5|auto_generated|divider|my_abs_num|cs1a[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ = \Add68~18_combout\ $ (\Add68~20_combout\ $ (\Div5|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add68~18_combout\,
	datac => \Add68~20_combout\,
	datad => \Div5|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\);

-- Location: LCCOMB_X45_Y32_N4
\Div5|auto_generated|divider|divider|op_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_3~0_combout\ = \Div5|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ $ (VCC)
-- \Div5|auto_generated|divider|divider|op_3~1\ = CARRY(\Div5|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|op_3~0_combout\,
	cout => \Div5|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X45_Y32_N6
\Div5|auto_generated|divider|divider|op_3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_3~2_combout\ = (\Div5|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ & (!\Div5|auto_generated|divider|divider|op_3~1\)) # (!\Div5|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ & 
-- ((\Div5|auto_generated|divider|divider|op_3~1\) # (GND)))
-- \Div5|auto_generated|divider|divider|op_3~3\ = CARRY((!\Div5|auto_generated|divider|divider|op_3~1\) # (!\Div5|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_3~1\,
	combout => \Div5|auto_generated|divider|divider|op_3~2_combout\,
	cout => \Div5|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X45_Y32_N8
\Div5|auto_generated|divider|divider|op_3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_3~4_combout\ = \Div5|auto_generated|divider|divider|op_3~3\ $ (GND)
-- \Div5|auto_generated|divider|divider|op_3~5\ = CARRY(!\Div5|auto_generated|divider|divider|op_3~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_3~3\,
	combout => \Div5|auto_generated|divider|divider|op_3~4_combout\,
	cout => \Div5|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X45_Y32_N10
\Div5|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_3~6_combout\ = !\Div5|auto_generated|divider|divider|op_3~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|op_3~5\,
	combout => \Div5|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X45_Y32_N28
\Div5|auto_generated|divider|divider|StageOut[9]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[9]~96_combout\ = (\Div5|auto_generated|divider|divider|op_3~6_combout\ & (\Div5|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\Add68~18_combout\ $ (\Add68~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_3~6_combout\,
	datab => \Add68~18_combout\,
	datac => \Add68~20_combout\,
	datad => \Div5|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[9]~96_combout\);

-- Location: LCCOMB_X45_Y32_N0
\Div5|auto_generated|divider|divider|StageOut[9]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[9]~66_combout\ = (\Div5|auto_generated|divider|divider|op_3~2_combout\ & !\Div5|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_3~2_combout\,
	datad => \Div5|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[9]~66_combout\);

-- Location: LCCOMB_X45_Y32_N2
\Div5|auto_generated|divider|divider|StageOut[8]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[8]~97_combout\ = (\Div5|auto_generated|divider|divider|op_3~6_combout\ & (\Add68~18_combout\ $ (\Add68~20_combout\ $ (\Div5|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_3~6_combout\,
	datab => \Add68~18_combout\,
	datac => \Add68~20_combout\,
	datad => \Div5|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[8]~97_combout\);

-- Location: LCCOMB_X45_Y32_N18
\Div5|auto_generated|divider|divider|StageOut[8]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[8]~67_combout\ = (\Div5|auto_generated|divider|divider|op_3~0_combout\ & !\Div5|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_3~0_combout\,
	datad => \Div5|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[8]~67_combout\);

-- Location: LCCOMB_X46_Y32_N26
\Div5|auto_generated|divider|my_abs_num|cs1a[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\ = \Add68~16_combout\ $ (((\Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\Add68~14_combout\)) # (!\Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- ((\Add68~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \Add68~16_combout\,
	datac => \Add68~14_combout\,
	datad => \Add68~20_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\);

-- Location: LCCOMB_X43_Y32_N22
\Div5|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_4~0_combout\ = \Div5|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\ $ (VCC)
-- \Div5|auto_generated|divider|divider|op_4~1\ = CARRY(\Div5|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div5|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X43_Y32_N24
\Div5|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_4~2_combout\ = (\Div5|auto_generated|divider|divider|StageOut[8]~97_combout\ & (((!\Div5|auto_generated|divider|divider|op_4~1\)))) # (!\Div5|auto_generated|divider|divider|StageOut[8]~97_combout\ & 
-- ((\Div5|auto_generated|divider|divider|StageOut[8]~67_combout\ & (!\Div5|auto_generated|divider|divider|op_4~1\)) # (!\Div5|auto_generated|divider|divider|StageOut[8]~67_combout\ & ((\Div5|auto_generated|divider|divider|op_4~1\) # (GND)))))
-- \Div5|auto_generated|divider|divider|op_4~3\ = CARRY(((!\Div5|auto_generated|divider|divider|StageOut[8]~97_combout\ & !\Div5|auto_generated|divider|divider|StageOut[8]~67_combout\)) # (!\Div5|auto_generated|divider|divider|op_4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[8]~97_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[8]~67_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_4~1\,
	combout => \Div5|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div5|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X43_Y32_N26
\Div5|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_4~4_combout\ = (\Div5|auto_generated|divider|divider|op_4~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[9]~96_combout\) # (\Div5|auto_generated|divider|divider|StageOut[9]~66_combout\))))) # 
-- (!\Div5|auto_generated|divider|divider|op_4~3\ & ((\Div5|auto_generated|divider|divider|StageOut[9]~96_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[9]~66_combout\) # (GND))))
-- \Div5|auto_generated|divider|divider|op_4~5\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[9]~96_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[9]~66_combout\) # (!\Div5|auto_generated|divider|divider|op_4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[9]~96_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[9]~66_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_4~3\,
	combout => \Div5|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div5|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X43_Y32_N28
\Div5|auto_generated|divider|divider|op_4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_4~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|op_4~5\ & ((\Div5|auto_generated|divider|divider|op_3~6_combout\) # (!\Div5|auto_generated|divider|divider|op_3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_3~4_combout\,
	datab => \Div5|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_4~5\,
	cout => \Div5|auto_generated|divider|divider|op_4~7_cout\);

-- Location: LCCOMB_X43_Y32_N30
\Div5|auto_generated|divider|divider|op_4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_4~8_combout\ = \Div5|auto_generated|divider|divider|op_4~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|op_4~7_cout\,
	combout => \Div5|auto_generated|divider|divider|op_4~8_combout\);

-- Location: LCCOMB_X43_Y32_N8
\Div5|auto_generated|divider|divider|StageOut[14]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[14]~98_combout\ = (\Div5|auto_generated|divider|divider|op_4~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[9]~96_combout\) # ((!\Div5|auto_generated|divider|divider|op_3~6_combout\ & 
-- \Div5|auto_generated|divider|divider|op_3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[9]~96_combout\,
	datab => \Div5|auto_generated|divider|divider|op_3~6_combout\,
	datac => \Div5|auto_generated|divider|divider|op_4~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_3~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[14]~98_combout\);

-- Location: LCCOMB_X43_Y32_N4
\Div5|auto_generated|divider|divider|StageOut[14]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[14]~68_combout\ = (\Div5|auto_generated|divider|divider|op_4~4_combout\ & !\Div5|auto_generated|divider|divider|op_4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_4~4_combout\,
	datac => \Div5|auto_generated|divider|divider|op_4~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[14]~68_combout\);

-- Location: LCCOMB_X43_Y32_N10
\Div5|auto_generated|divider|divider|StageOut[13]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[13]~99_combout\ = (\Div5|auto_generated|divider|divider|op_4~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[8]~97_combout\) # ((!\Div5|auto_generated|divider|divider|op_3~6_combout\ & 
-- \Div5|auto_generated|divider|divider|op_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_4~8_combout\,
	datab => \Div5|auto_generated|divider|divider|op_3~6_combout\,
	datac => \Div5|auto_generated|divider|divider|StageOut[8]~97_combout\,
	datad => \Div5|auto_generated|divider|divider|op_3~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[13]~99_combout\);

-- Location: LCCOMB_X43_Y32_N2
\Div5|auto_generated|divider|divider|StageOut[13]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[13]~69_combout\ = (!\Div5|auto_generated|divider|divider|op_4~8_combout\ & \Div5|auto_generated|divider|divider|op_4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_4~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_4~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[13]~69_combout\);

-- Location: LCCOMB_X43_Y32_N6
\Div5|auto_generated|divider|divider|StageOut[12]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[12]~71_combout\ = (\Div5|auto_generated|divider|divider|op_4~0_combout\ & !\Div5|auto_generated|divider|divider|op_4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_4~0_combout\,
	datac => \Div5|auto_generated|divider|divider|op_4~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[12]~71_combout\);

-- Location: LCCOMB_X43_Y32_N0
\Div5|auto_generated|divider|divider|StageOut[12]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[12]~70_combout\ = (\Div5|auto_generated|divider|divider|op_4~8_combout\ & \Div5|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_4~8_combout\,
	datad => \Div5|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[12]~70_combout\);

-- Location: LCCOMB_X42_Y32_N14
\Div5|auto_generated|divider|my_abs_num|cs1a[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\ = \Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add68~20_combout\ $ (\Add68~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Add68~20_combout\,
	datad => \Add68~14_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\);

-- Location: LCCOMB_X43_Y32_N12
\Div5|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_5~0_combout\ = \Div5|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\ $ (VCC)
-- \Div5|auto_generated|divider|divider|op_5~1\ = CARRY(\Div5|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div5|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X43_Y32_N14
\Div5|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_5~2_combout\ = (\Div5|auto_generated|divider|divider|StageOut[12]~71_combout\ & (((!\Div5|auto_generated|divider|divider|op_5~1\)))) # (!\Div5|auto_generated|divider|divider|StageOut[12]~71_combout\ & 
-- ((\Div5|auto_generated|divider|divider|StageOut[12]~70_combout\ & (!\Div5|auto_generated|divider|divider|op_5~1\)) # (!\Div5|auto_generated|divider|divider|StageOut[12]~70_combout\ & ((\Div5|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div5|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div5|auto_generated|divider|divider|StageOut[12]~71_combout\ & !\Div5|auto_generated|divider|divider|StageOut[12]~70_combout\)) # (!\Div5|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[12]~71_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[12]~70_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_5~1\,
	combout => \Div5|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div5|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X43_Y32_N16
\Div5|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_5~4_combout\ = (\Div5|auto_generated|divider|divider|op_5~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[13]~99_combout\) # (\Div5|auto_generated|divider|divider|StageOut[13]~69_combout\))))) # 
-- (!\Div5|auto_generated|divider|divider|op_5~3\ & ((\Div5|auto_generated|divider|divider|StageOut[13]~99_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[13]~69_combout\) # (GND))))
-- \Div5|auto_generated|divider|divider|op_5~5\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[13]~99_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[13]~69_combout\) # (!\Div5|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[13]~99_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[13]~69_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_5~3\,
	combout => \Div5|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div5|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X43_Y32_N18
\Div5|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[14]~98_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[14]~68_combout\ & !\Div5|auto_generated|divider|divider|op_5~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[14]~98_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[14]~68_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_5~5\,
	cout => \Div5|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X43_Y32_N20
\Div5|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_5~8_combout\ = \Div5|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div5|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X42_Y32_N10
\Div5|auto_generated|divider|divider|StageOut[18]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[18]~100_combout\ = (\Div5|auto_generated|divider|divider|op_5~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[13]~99_combout\) # ((!\Div5|auto_generated|divider|divider|op_4~8_combout\ & 
-- \Div5|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[13]~99_combout\,
	datac => \Div5|auto_generated|divider|divider|op_4~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_4~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[18]~100_combout\);

-- Location: LCCOMB_X42_Y32_N24
\Div5|auto_generated|divider|divider|StageOut[18]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[18]~72_combout\ = (!\Div5|auto_generated|divider|divider|op_5~8_combout\ & \Div5|auto_generated|divider|divider|op_5~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_5~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[18]~72_combout\);

-- Location: LCCOMB_X42_Y32_N26
\Div5|auto_generated|divider|divider|StageOut[17]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[17]~73_combout\ = (!\Div5|auto_generated|divider|divider|op_5~8_combout\ & \Div5|auto_generated|divider|divider|op_5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div5|auto_generated|divider|divider|op_5~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[17]~73_combout\);

-- Location: LCCOMB_X42_Y32_N18
\Div5|auto_generated|divider|divider|StageOut[17]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[17]~113_combout\ = (\Div5|auto_generated|divider|divider|op_5~8_combout\ & ((\Div5|auto_generated|divider|divider|op_4~8_combout\ & ((\Div5|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\))) # 
-- (!\Div5|auto_generated|divider|divider|op_4~8_combout\ & (\Div5|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div5|auto_generated|divider|divider|op_4~0_combout\,
	datac => \Div5|auto_generated|divider|divider|op_4~8_combout\,
	datad => \Div5|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[17]~113_combout\);

-- Location: LCCOMB_X42_Y32_N12
\Div5|auto_generated|divider|divider|StageOut[16]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[16]~101_combout\ = (\Div5|auto_generated|divider|divider|op_5~8_combout\ & (\Add68~20_combout\ $ (\Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add68~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add68~20_combout\,
	datab => \Div5|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Div5|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Add68~14_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[16]~101_combout\);

-- Location: LCCOMB_X42_Y32_N16
\Div5|auto_generated|divider|divider|StageOut[16]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[16]~74_combout\ = (\Div5|auto_generated|divider|divider|op_5~0_combout\ & !\Div5|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|op_5~0_combout\,
	datac => \Div5|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[16]~74_combout\);

-- Location: LCCOMB_X42_Y32_N22
\Div5|auto_generated|divider|my_abs_num|cs1a[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ = \Add68~12_combout\ $ (((\Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Add68~10_combout\)) # (!\Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- ((\Add68~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \Add68~10_combout\,
	datac => \Add68~20_combout\,
	datad => \Add68~12_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\);

-- Location: LCCOMB_X42_Y32_N0
\Div5|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_6~0_combout\ = \Div5|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ $ (VCC)
-- \Div5|auto_generated|divider|divider|op_6~1\ = CARRY(\Div5|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div5|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X42_Y32_N2
\Div5|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_6~2_combout\ = (\Div5|auto_generated|divider|divider|StageOut[16]~101_combout\ & (((!\Div5|auto_generated|divider|divider|op_6~1\)))) # (!\Div5|auto_generated|divider|divider|StageOut[16]~101_combout\ & 
-- ((\Div5|auto_generated|divider|divider|StageOut[16]~74_combout\ & (!\Div5|auto_generated|divider|divider|op_6~1\)) # (!\Div5|auto_generated|divider|divider|StageOut[16]~74_combout\ & ((\Div5|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div5|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div5|auto_generated|divider|divider|StageOut[16]~101_combout\ & !\Div5|auto_generated|divider|divider|StageOut[16]~74_combout\)) # (!\Div5|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[16]~101_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[16]~74_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_6~1\,
	combout => \Div5|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div5|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X42_Y32_N4
\Div5|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_6~4_combout\ = (\Div5|auto_generated|divider|divider|op_6~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[17]~73_combout\) # (\Div5|auto_generated|divider|divider|StageOut[17]~113_combout\))))) # 
-- (!\Div5|auto_generated|divider|divider|op_6~3\ & ((\Div5|auto_generated|divider|divider|StageOut[17]~73_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[17]~113_combout\) # (GND))))
-- \Div5|auto_generated|divider|divider|op_6~5\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[17]~73_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[17]~113_combout\) # (!\Div5|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[17]~73_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[17]~113_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_6~3\,
	combout => \Div5|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div5|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X42_Y32_N6
\Div5|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[18]~100_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[18]~72_combout\ & !\Div5|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[18]~100_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[18]~72_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_6~5\,
	cout => \Div5|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X42_Y32_N8
\Div5|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_6~8_combout\ = \Div5|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div5|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X42_Y32_N20
\Div5|auto_generated|divider|divider|StageOut[21]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[21]~76_combout\ = (!\Div5|auto_generated|divider|divider|op_6~8_combout\ & \Div5|auto_generated|divider|divider|op_6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_6~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[21]~76_combout\);

-- Location: LCCOMB_X42_Y32_N28
\Div5|auto_generated|divider|divider|StageOut[21]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[21]~103_combout\ = (\Div5|auto_generated|divider|divider|op_6~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[16]~101_combout\) # ((!\Div5|auto_generated|divider|divider|op_5~8_combout\ & 
-- \Div5|auto_generated|divider|divider|op_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div5|auto_generated|divider|divider|op_5~0_combout\,
	datac => \Div5|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div5|auto_generated|divider|divider|StageOut[16]~101_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[21]~103_combout\);

-- Location: LCCOMB_X41_Y32_N22
\Div5|auto_generated|divider|divider|StageOut[20]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[20]~78_combout\ = (\Div5|auto_generated|divider|divider|op_6~0_combout\ & !\Div5|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|op_6~0_combout\,
	datac => \Div5|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[20]~78_combout\);

-- Location: LCCOMB_X41_Y32_N28
\Div5|auto_generated|divider|divider|StageOut[20]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[20]~77_combout\ = (\Div5|auto_generated|divider|divider|op_6~8_combout\ & \Div5|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div5|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[20]~77_combout\);

-- Location: LCCOMB_X40_Y32_N8
\Div5|auto_generated|divider|my_abs_num|cs1a[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\ = \Add68~10_combout\ $ (\Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add68~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add68~10_combout\,
	datac => \Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add68~20_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\);

-- Location: LCCOMB_X41_Y32_N2
\Div5|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_7~0_combout\ = \Div5|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\ $ (VCC)
-- \Div5|auto_generated|divider|divider|op_7~1\ = CARRY(\Div5|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div5|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X41_Y32_N4
\Div5|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_7~2_combout\ = (\Div5|auto_generated|divider|divider|StageOut[20]~78_combout\ & (((!\Div5|auto_generated|divider|divider|op_7~1\)))) # (!\Div5|auto_generated|divider|divider|StageOut[20]~78_combout\ & 
-- ((\Div5|auto_generated|divider|divider|StageOut[20]~77_combout\ & (!\Div5|auto_generated|divider|divider|op_7~1\)) # (!\Div5|auto_generated|divider|divider|StageOut[20]~77_combout\ & ((\Div5|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div5|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div5|auto_generated|divider|divider|StageOut[20]~78_combout\ & !\Div5|auto_generated|divider|divider|StageOut[20]~77_combout\)) # (!\Div5|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[20]~78_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[20]~77_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_7~1\,
	combout => \Div5|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div5|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X41_Y32_N6
\Div5|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_7~4_combout\ = (\Div5|auto_generated|divider|divider|op_7~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[21]~76_combout\) # (\Div5|auto_generated|divider|divider|StageOut[21]~103_combout\))))) # 
-- (!\Div5|auto_generated|divider|divider|op_7~3\ & ((\Div5|auto_generated|divider|divider|StageOut[21]~76_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[21]~103_combout\) # (GND))))
-- \Div5|auto_generated|divider|divider|op_7~5\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[21]~76_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[21]~103_combout\) # (!\Div5|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[21]~76_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[21]~103_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_7~3\,
	combout => \Div5|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div5|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X42_Y32_N30
\Div5|auto_generated|divider|divider|StageOut[22]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[22]~102_combout\ = (\Div5|auto_generated|divider|divider|op_6~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[17]~113_combout\) # ((!\Div5|auto_generated|divider|divider|op_5~8_combout\ & 
-- \Div5|auto_generated|divider|divider|op_5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div5|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div5|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div5|auto_generated|divider|divider|StageOut[17]~113_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[22]~102_combout\);

-- Location: LCCOMB_X41_Y32_N24
\Div5|auto_generated|divider|divider|StageOut[22]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[22]~75_combout\ = (!\Div5|auto_generated|divider|divider|op_6~8_combout\ & \Div5|auto_generated|divider|divider|op_6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_6~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[22]~75_combout\);

-- Location: LCCOMB_X41_Y32_N8
\Div5|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[22]~102_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[22]~75_combout\ & !\Div5|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[22]~102_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[22]~75_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_7~5\,
	cout => \Div5|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X41_Y32_N10
\Div5|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_7~8_combout\ = \Div5|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div5|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X41_Y32_N20
\Div5|auto_generated|divider|divider|StageOut[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[26]~79_combout\ = (\Div5|auto_generated|divider|divider|op_7~4_combout\ & !\Div5|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_7~4_combout\,
	datad => \Div5|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[26]~79_combout\);

-- Location: LCCOMB_X41_Y32_N12
\Div5|auto_generated|divider|divider|StageOut[26]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[26]~104_combout\ = (\Div5|auto_generated|divider|divider|op_7~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[21]~103_combout\) # ((\Div5|auto_generated|divider|divider|op_6~2_combout\ & 
-- !\Div5|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_6~2_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[21]~103_combout\,
	datac => \Div5|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[26]~104_combout\);

-- Location: LCCOMB_X41_Y32_N30
\Div5|auto_generated|divider|divider|StageOut[25]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[25]~80_combout\ = (\Div5|auto_generated|divider|divider|op_7~2_combout\ & !\Div5|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_7~2_combout\,
	datad => \Div5|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[25]~80_combout\);

-- Location: LCCOMB_X41_Y32_N26
\Div5|auto_generated|divider|divider|StageOut[25]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[25]~114_combout\ = (\Div5|auto_generated|divider|divider|op_7~8_combout\ & ((\Div5|auto_generated|divider|divider|op_6~8_combout\ & ((\Div5|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\))) # 
-- (!\Div5|auto_generated|divider|divider|op_6~8_combout\ & (\Div5|auto_generated|divider|divider|op_6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div5|auto_generated|divider|divider|op_6~0_combout\,
	datac => \Div5|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div5|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[25]~114_combout\);

-- Location: LCCOMB_X40_Y32_N30
\Div5|auto_generated|divider|divider|StageOut[24]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[24]~105_combout\ = (\Div5|auto_generated|divider|divider|op_7~8_combout\ & (\Add68~10_combout\ $ (\Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add68~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add68~10_combout\,
	datab => \Div5|auto_generated|divider|divider|op_7~8_combout\,
	datac => \Div5|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add68~20_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[24]~105_combout\);

-- Location: LCCOMB_X40_Y32_N2
\Div5|auto_generated|divider|divider|StageOut[24]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[24]~81_combout\ = (!\Div5|auto_generated|divider|divider|op_7~8_combout\ & \Div5|auto_generated|divider|divider|op_7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_7~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[24]~81_combout\);

-- Location: LCCOMB_X40_Y32_N12
\Div5|auto_generated|divider|my_abs_num|cs1a[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ = \Add68~8_combout\ $ (((\Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add68~6_combout\))) # (!\Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & 
-- (\Add68~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \Add68~20_combout\,
	datac => \Add68~6_combout\,
	datad => \Add68~8_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\);

-- Location: LCCOMB_X40_Y32_N14
\Div5|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_8~0_combout\ = \Div5|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ $ (VCC)
-- \Div5|auto_generated|divider|divider|op_8~1\ = CARRY(\Div5|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div5|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X40_Y32_N16
\Div5|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_8~2_combout\ = (\Div5|auto_generated|divider|divider|StageOut[24]~105_combout\ & (((!\Div5|auto_generated|divider|divider|op_8~1\)))) # (!\Div5|auto_generated|divider|divider|StageOut[24]~105_combout\ & 
-- ((\Div5|auto_generated|divider|divider|StageOut[24]~81_combout\ & (!\Div5|auto_generated|divider|divider|op_8~1\)) # (!\Div5|auto_generated|divider|divider|StageOut[24]~81_combout\ & ((\Div5|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div5|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div5|auto_generated|divider|divider|StageOut[24]~105_combout\ & !\Div5|auto_generated|divider|divider|StageOut[24]~81_combout\)) # (!\Div5|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[24]~105_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[24]~81_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_8~1\,
	combout => \Div5|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div5|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X40_Y32_N18
\Div5|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_8~4_combout\ = (\Div5|auto_generated|divider|divider|op_8~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[25]~80_combout\) # (\Div5|auto_generated|divider|divider|StageOut[25]~114_combout\))))) # 
-- (!\Div5|auto_generated|divider|divider|op_8~3\ & ((\Div5|auto_generated|divider|divider|StageOut[25]~80_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[25]~114_combout\) # (GND))))
-- \Div5|auto_generated|divider|divider|op_8~5\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[25]~80_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[25]~114_combout\) # (!\Div5|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[25]~80_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[25]~114_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_8~3\,
	combout => \Div5|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div5|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X40_Y32_N20
\Div5|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[26]~79_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[26]~104_combout\ & !\Div5|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[26]~79_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[26]~104_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_8~5\,
	cout => \Div5|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X40_Y32_N22
\Div5|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_8~8_combout\ = \Div5|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div5|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X40_Y32_N10
\Div5|auto_generated|divider|divider|StageOut[30]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[30]~82_combout\ = (!\Div5|auto_generated|divider|divider|op_8~8_combout\ & \Div5|auto_generated|divider|divider|op_8~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_8~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[30]~82_combout\);

-- Location: LCCOMB_X40_Y32_N28
\Div5|auto_generated|divider|divider|StageOut[30]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[30]~106_combout\ = (\Div5|auto_generated|divider|divider|op_8~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[25]~114_combout\) # ((!\Div5|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div5|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_8~8_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[25]~114_combout\,
	datac => \Div5|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_7~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[30]~106_combout\);

-- Location: LCCOMB_X40_Y32_N24
\Div5|auto_generated|divider|divider|StageOut[29]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[29]~83_combout\ = (!\Div5|auto_generated|divider|divider|op_8~8_combout\ & \Div5|auto_generated|divider|divider|op_8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_8~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[29]~83_combout\);

-- Location: LCCOMB_X40_Y32_N6
\Div5|auto_generated|divider|divider|StageOut[29]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[29]~107_combout\ = (\Div5|auto_generated|divider|divider|op_8~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[24]~105_combout\) # ((!\Div5|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div5|auto_generated|divider|divider|op_7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[24]~105_combout\,
	datab => \Div5|auto_generated|divider|divider|op_7~8_combout\,
	datac => \Div5|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_7~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[29]~107_combout\);

-- Location: LCCOMB_X40_Y32_N26
\Div5|auto_generated|divider|divider|StageOut[28]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[28]~84_combout\ = (\Div5|auto_generated|divider|divider|op_8~8_combout\ & \Div5|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div5|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[28]~84_combout\);

-- Location: LCCOMB_X40_Y32_N0
\Div5|auto_generated|divider|divider|StageOut[28]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[28]~85_combout\ = (\Div5|auto_generated|divider|divider|op_8~0_combout\ & !\Div5|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|op_8~0_combout\,
	datac => \Div5|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[28]~85_combout\);

-- Location: LCCOMB_X40_Y32_N4
\Div5|auto_generated|divider|my_abs_num|cs1a[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\ = \Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add68~6_combout\ $ (\Add68~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add68~6_combout\,
	datad => \Add68~20_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\);

-- Location: LCCOMB_X40_Y33_N0
\Div5|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_9~0_combout\ = \Div5|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\ $ (VCC)
-- \Div5|auto_generated|divider|divider|op_9~1\ = CARRY(\Div5|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div5|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X40_Y33_N2
\Div5|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_9~2_combout\ = (\Div5|auto_generated|divider|divider|StageOut[28]~84_combout\ & (((!\Div5|auto_generated|divider|divider|op_9~1\)))) # (!\Div5|auto_generated|divider|divider|StageOut[28]~84_combout\ & 
-- ((\Div5|auto_generated|divider|divider|StageOut[28]~85_combout\ & (!\Div5|auto_generated|divider|divider|op_9~1\)) # (!\Div5|auto_generated|divider|divider|StageOut[28]~85_combout\ & ((\Div5|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div5|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div5|auto_generated|divider|divider|StageOut[28]~84_combout\ & !\Div5|auto_generated|divider|divider|StageOut[28]~85_combout\)) # (!\Div5|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[28]~84_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[28]~85_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_9~1\,
	combout => \Div5|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div5|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X40_Y33_N4
\Div5|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_9~4_combout\ = (\Div5|auto_generated|divider|divider|op_9~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[29]~83_combout\) # (\Div5|auto_generated|divider|divider|StageOut[29]~107_combout\))))) # 
-- (!\Div5|auto_generated|divider|divider|op_9~3\ & ((\Div5|auto_generated|divider|divider|StageOut[29]~83_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[29]~107_combout\) # (GND))))
-- \Div5|auto_generated|divider|divider|op_9~5\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[29]~83_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[29]~107_combout\) # (!\Div5|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[29]~83_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[29]~107_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_9~3\,
	combout => \Div5|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div5|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X40_Y33_N6
\Div5|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[30]~82_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[30]~106_combout\ & !\Div5|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[30]~82_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[30]~106_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_9~5\,
	cout => \Div5|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X40_Y33_N8
\Div5|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_9~8_combout\ = \Div5|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div5|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X40_Y33_N20
\Div5|auto_generated|divider|divider|StageOut[32]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[32]~88_combout\ = (!\Div5|auto_generated|divider|divider|op_9~8_combout\ & \Div5|auto_generated|divider|divider|op_9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_9~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[32]~88_combout\);

-- Location: LCCOMB_X40_Y33_N24
\Div5|auto_generated|divider|divider|StageOut[32]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[32]~109_combout\ = (\Div5|auto_generated|divider|divider|op_9~8_combout\ & (\Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add68~6_combout\ $ (\Add68~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \Add68~6_combout\,
	datac => \Div5|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Add68~20_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[32]~109_combout\);

-- Location: LCCOMB_X42_Y33_N28
\Div5|auto_generated|divider|my_abs_num|cs1a[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ = \Add68~4_combout\ $ (((\Add68~20_combout\ & ((\Add68~0_combout\) # (\Add68~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add68~20_combout\,
	datab => \Add68~0_combout\,
	datac => \Add68~2_combout\,
	datad => \Add68~4_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\);

-- Location: LCCOMB_X40_Y33_N10
\Div5|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_10~0_combout\ = \Div5|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ $ (VCC)
-- \Div5|auto_generated|divider|divider|op_10~1\ = CARRY(\Div5|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div5|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X40_Y33_N12
\Div5|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_10~2_combout\ = (\Div5|auto_generated|divider|divider|StageOut[32]~88_combout\ & (((!\Div5|auto_generated|divider|divider|op_10~1\)))) # (!\Div5|auto_generated|divider|divider|StageOut[32]~88_combout\ & 
-- ((\Div5|auto_generated|divider|divider|StageOut[32]~109_combout\ & (!\Div5|auto_generated|divider|divider|op_10~1\)) # (!\Div5|auto_generated|divider|divider|StageOut[32]~109_combout\ & ((\Div5|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div5|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div5|auto_generated|divider|divider|StageOut[32]~88_combout\ & !\Div5|auto_generated|divider|divider|StageOut[32]~109_combout\)) # (!\Div5|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[32]~88_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[32]~109_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_10~1\,
	combout => \Div5|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div5|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X40_Y33_N30
\Div5|auto_generated|divider|divider|StageOut[34]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[34]~108_combout\ = (\Div5|auto_generated|divider|divider|op_9~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[29]~107_combout\) # ((\Div5|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\Div5|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_8~2_combout\,
	datab => \Div5|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div5|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div5|auto_generated|divider|divider|StageOut[29]~107_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[34]~108_combout\);

-- Location: LCCOMB_X40_Y33_N28
\Div5|auto_generated|divider|divider|StageOut[34]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[34]~86_combout\ = (\Div5|auto_generated|divider|divider|op_9~4_combout\ & !\Div5|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|op_9~4_combout\,
	datac => \Div5|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[34]~86_combout\);

-- Location: LCCOMB_X40_Y33_N22
\Div5|auto_generated|divider|divider|StageOut[33]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[33]~87_combout\ = (!\Div5|auto_generated|divider|divider|op_9~8_combout\ & \Div5|auto_generated|divider|divider|op_9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_9~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[33]~87_combout\);

-- Location: LCCOMB_X40_Y33_N26
\Div5|auto_generated|divider|divider|StageOut[33]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[33]~115_combout\ = (\Div5|auto_generated|divider|divider|op_9~8_combout\ & ((\Div5|auto_generated|divider|divider|op_8~8_combout\ & (\Div5|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)) # 
-- (!\Div5|auto_generated|divider|divider|op_8~8_combout\ & ((\Div5|auto_generated|divider|divider|op_8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datab => \Div5|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div5|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_8~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[33]~115_combout\);

-- Location: LCCOMB_X40_Y33_N14
\Div5|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_10~4_combout\ = (\Div5|auto_generated|divider|divider|op_10~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[33]~87_combout\) # (\Div5|auto_generated|divider|divider|StageOut[33]~115_combout\))))) # 
-- (!\Div5|auto_generated|divider|divider|op_10~3\ & ((\Div5|auto_generated|divider|divider|StageOut[33]~87_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[33]~115_combout\) # (GND))))
-- \Div5|auto_generated|divider|divider|op_10~5\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[33]~87_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[33]~115_combout\) # (!\Div5|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[33]~87_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[33]~115_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_10~3\,
	combout => \Div5|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div5|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X40_Y33_N16
\Div5|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[34]~108_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[34]~86_combout\ & !\Div5|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[34]~108_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[34]~86_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_10~5\,
	cout => \Div5|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X40_Y33_N18
\Div5|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_10~8_combout\ = \Div5|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div5|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X41_Y33_N14
\Div5|auto_generated|divider|divider|StageOut[37]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[37]~111_combout\ = (\Div5|auto_generated|divider|divider|op_10~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[32]~109_combout\) # ((!\Div5|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div5|auto_generated|divider|divider|op_9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_9~8_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[32]~109_combout\,
	datac => \Div5|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div5|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[37]~111_combout\);

-- Location: LCCOMB_X41_Y33_N28
\Div5|auto_generated|divider|divider|StageOut[38]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[38]~89_combout\ = (!\Div5|auto_generated|divider|divider|op_10~8_combout\ & \Div5|auto_generated|divider|divider|op_10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div5|auto_generated|divider|divider|op_10~4_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[38]~89_combout\);

-- Location: LCCOMB_X41_Y33_N0
\Div5|auto_generated|divider|divider|StageOut[38]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[38]~110_combout\ = (\Div5|auto_generated|divider|divider|op_10~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[33]~115_combout\) # ((\Div5|auto_generated|divider|divider|op_9~2_combout\ & 
-- !\Div5|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_9~2_combout\,
	datab => \Div5|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div5|auto_generated|divider|divider|StageOut[33]~115_combout\,
	datad => \Div5|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[38]~110_combout\);

-- Location: LCCOMB_X41_Y33_N26
\Div5|auto_generated|divider|divider|StageOut[37]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[37]~90_combout\ = (\Div5|auto_generated|divider|divider|op_10~2_combout\ & !\Div5|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div5|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[37]~90_combout\);

-- Location: LCCOMB_X41_Y33_N22
\Div5|auto_generated|divider|divider|StageOut[36]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[36]~91_combout\ = (\Div5|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ & \Div5|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datad => \Div5|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[36]~91_combout\);

-- Location: LCCOMB_X41_Y33_N20
\Div5|auto_generated|divider|divider|StageOut[36]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[36]~92_combout\ = (\Div5|auto_generated|divider|divider|op_10~0_combout\ & !\Div5|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div5|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[36]~92_combout\);

-- Location: LCCOMB_X42_Y33_N30
\Div5|auto_generated|divider|my_abs_num|cs1a[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ = \Add68~2_combout\ $ (((\Add68~0_combout\ & \Add68~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add68~0_combout\,
	datac => \Add68~2_combout\,
	datad => \Add68~20_combout\,
	combout => \Div5|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\);

-- Location: LCCOMB_X41_Y33_N4
\Div5|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_1~0_combout\ = \Div5|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ $ (VCC)
-- \Div5|auto_generated|divider|divider|op_1~1\ = CARRY(\Div5|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div5|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X41_Y33_N6
\Div5|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_1~2_combout\ = (\Div5|auto_generated|divider|divider|StageOut[36]~91_combout\ & (((!\Div5|auto_generated|divider|divider|op_1~1\)))) # (!\Div5|auto_generated|divider|divider|StageOut[36]~91_combout\ & 
-- ((\Div5|auto_generated|divider|divider|StageOut[36]~92_combout\ & (!\Div5|auto_generated|divider|divider|op_1~1\)) # (!\Div5|auto_generated|divider|divider|StageOut[36]~92_combout\ & ((\Div5|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div5|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div5|auto_generated|divider|divider|StageOut[36]~91_combout\ & !\Div5|auto_generated|divider|divider|StageOut[36]~92_combout\)) # (!\Div5|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[36]~91_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[36]~92_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_1~1\,
	combout => \Div5|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div5|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X41_Y33_N8
\Div5|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_1~4_combout\ = (\Div5|auto_generated|divider|divider|op_1~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[37]~90_combout\) # (\Div5|auto_generated|divider|divider|StageOut[37]~111_combout\))))) # 
-- (!\Div5|auto_generated|divider|divider|op_1~3\ & ((\Div5|auto_generated|divider|divider|StageOut[37]~90_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[37]~111_combout\) # (GND))))
-- \Div5|auto_generated|divider|divider|op_1~5\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[37]~90_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[37]~111_combout\) # (!\Div5|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[37]~90_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[37]~111_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_1~3\,
	combout => \Div5|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div5|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X41_Y33_N10
\Div5|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[38]~89_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[38]~110_combout\ & !\Div5|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[38]~89_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[38]~110_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_1~5\,
	cout => \Div5|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X41_Y33_N12
\Div5|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_1~8_combout\ = \Div5|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div5|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X41_Y33_N16
\Div5|auto_generated|divider|divider|StageOut[42]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[42]~112_combout\ = (\Div5|auto_generated|divider|divider|op_1~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[37]~111_combout\) # ((\Div5|auto_generated|divider|divider|op_10~2_combout\ & 
-- !\Div5|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_10~2_combout\,
	datab => \Div5|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div5|auto_generated|divider|divider|StageOut[37]~111_combout\,
	datad => \Div5|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[42]~112_combout\);

-- Location: LCCOMB_X41_Y33_N30
\Div5|auto_generated|divider|divider|StageOut[42]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[42]~93_combout\ = (\Div5|auto_generated|divider|divider|op_1~4_combout\ & !\Div5|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Div5|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[42]~93_combout\);

-- Location: LCCOMB_X41_Y33_N2
\Div5|auto_generated|divider|divider|StageOut[41]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[41]~116_combout\ = (\Div5|auto_generated|divider|divider|op_1~8_combout\ & ((\Div5|auto_generated|divider|divider|op_10~8_combout\ & ((\Div5|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\))) # 
-- (!\Div5|auto_generated|divider|divider|op_10~8_combout\ & (\Div5|auto_generated|divider|divider|op_10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_10~0_combout\,
	datab => \Div5|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div5|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datad => \Div5|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[41]~116_combout\);

-- Location: LCCOMB_X41_Y33_N24
\Div5|auto_generated|divider|divider|StageOut[41]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[41]~94_combout\ = (\Div5|auto_generated|divider|divider|op_1~2_combout\ & !\Div5|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div5|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[41]~94_combout\);

-- Location: LCCOMB_X41_Y33_N18
\Div5|auto_generated|divider|divider|StageOut[40]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[40]~95_combout\ = (\Div5|auto_generated|divider|divider|op_1~8_combout\ & (\Div5|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\)) # (!\Div5|auto_generated|divider|divider|op_1~8_combout\ & 
-- ((\Div5|auto_generated|divider|divider|op_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\,
	datac => \Div5|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div5|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[40]~95_combout\);

-- Location: LCCOMB_X42_Y33_N0
\Div5|auto_generated|divider|divider|op_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_2~1_cout\ = CARRY((\Add68~0_combout\ & \Div5|auto_generated|divider|divider|StageOut[40]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add68~0_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[40]~95_combout\,
	datad => VCC,
	cout => \Div5|auto_generated|divider|divider|op_2~1_cout\);

-- Location: LCCOMB_X42_Y33_N2
\Div5|auto_generated|divider|divider|op_2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_2~3_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[41]~116_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[41]~94_combout\ & !\Div5|auto_generated|divider|divider|op_2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[41]~116_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[41]~94_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_2~1_cout\,
	cout => \Div5|auto_generated|divider|divider|op_2~3_cout\);

-- Location: LCCOMB_X42_Y33_N4
\Div5|auto_generated|divider|divider|op_2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_2~5_cout\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[42]~112_combout\) # ((\Div5|auto_generated|divider|divider|StageOut[42]~93_combout\) # (!\Div5|auto_generated|divider|divider|op_2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[42]~112_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[42]~93_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|op_2~3_cout\,
	cout => \Div5|auto_generated|divider|divider|op_2~5_cout\);

-- Location: LCCOMB_X42_Y33_N6
\Div5|auto_generated|divider|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|op_2~6_combout\ = !\Div5|auto_generated|divider|divider|op_2~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|op_2~5_cout\,
	combout => \Div5|auto_generated|divider|divider|op_2~6_combout\);

-- Location: LCCOMB_X42_Y33_N18
\Div5|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|op_1~0_combout\ = \Div5|auto_generated|divider|divider|op_2~6_combout\ $ (VCC)
-- \Div5|auto_generated|divider|op_1~1\ = CARRY(\Div5|auto_generated|divider|divider|op_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_2~6_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|op_1~0_combout\,
	cout => \Div5|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X42_Y33_N12
\Div5|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|quotient[0]~0_combout\ = (\Add68~20_combout\ & (\Div5|auto_generated|divider|op_1~0_combout\)) # (!\Add68~20_combout\ & ((!\Div5|auto_generated|divider|divider|op_2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add68~20_combout\,
	datab => \Div5|auto_generated|divider|op_1~0_combout\,
	datad => \Div5|auto_generated|divider|divider|op_2~6_combout\,
	combout => \Div5|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X60_Y32_N12
\s_score_digit_row~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_row~0_combout\ = (((!\s_score_digit_column[0]~9_combout\) # (!\sequential~153_combout\)) # (!\sequential~145_combout\)) # (!\sequential~143_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~143_combout\,
	datab => \sequential~145_combout\,
	datac => \sequential~153_combout\,
	datad => \s_score_digit_column[0]~9_combout\,
	combout => \s_score_digit_row~0_combout\);

-- Location: LCCOMB_X60_Y32_N2
\s_score_digit_row[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_score_digit_row[0]~1_combout\ = (\sequential~137_combout\ & (\s_score_digit_column[0]~10_combout\ & \s_score_digit_row~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~137_combout\,
	datac => \s_score_digit_column[0]~10_combout\,
	datad => \s_score_digit_row~0_combout\,
	combout => \s_score_digit_row[0]~1_combout\);

-- Location: FF_X42_Y33_N13
\s_score_digit_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Div5|auto_generated|divider|quotient[0]~0_combout\,
	ena => \s_score_digit_row[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_score_digit_row(0));

-- Location: LCCOMB_X42_Y33_N20
\Div5|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|op_1~2_combout\ = (\Div5|auto_generated|divider|divider|op_1~8_combout\ & (!\Div5|auto_generated|divider|op_1~1\)) # (!\Div5|auto_generated|divider|divider|op_1~8_combout\ & ((\Div5|auto_generated|divider|op_1~1\) # (GND)))
-- \Div5|auto_generated|divider|op_1~3\ = CARRY((!\Div5|auto_generated|divider|op_1~1\) # (!\Div5|auto_generated|divider|divider|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|op_1~1\,
	combout => \Div5|auto_generated|divider|op_1~2_combout\,
	cout => \Div5|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X42_Y33_N14
\Div5|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|quotient[1]~1_combout\ = (\Add68~20_combout\ & ((\Div5|auto_generated|divider|op_1~2_combout\))) # (!\Add68~20_combout\ & (!\Div5|auto_generated|divider|divider|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|op_1~8_combout\,
	datac => \Add68~20_combout\,
	datad => \Div5|auto_generated|divider|op_1~2_combout\,
	combout => \Div5|auto_generated|divider|quotient[1]~1_combout\);

-- Location: FF_X42_Y33_N15
\s_score_digit_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Div5|auto_generated|divider|quotient[1]~1_combout\,
	ena => \s_score_digit_row[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_score_digit_row(1));

-- Location: LCCOMB_X42_Y33_N22
\Div5|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|op_1~4_combout\ = (\Div5|auto_generated|divider|divider|op_10~8_combout\ & (\Div5|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div5|auto_generated|divider|divider|op_10~8_combout\ & (!\Div5|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div5|auto_generated|divider|op_1~5\ = CARRY((\Div5|auto_generated|divider|divider|op_10~8_combout\ & !\Div5|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|op_10~8_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|op_1~3\,
	combout => \Div5|auto_generated|divider|op_1~4_combout\,
	cout => \Div5|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X42_Y33_N16
\Div5|auto_generated|divider|quotient[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|quotient[2]~2_combout\ = (\Add68~20_combout\ & ((\Div5|auto_generated|divider|op_1~4_combout\))) # (!\Add68~20_combout\ & (!\Div5|auto_generated|divider|divider|op_10~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div5|auto_generated|divider|op_1~4_combout\,
	datad => \Add68~20_combout\,
	combout => \Div5|auto_generated|divider|quotient[2]~2_combout\);

-- Location: FF_X42_Y33_N17
\s_score_digit_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Div5|auto_generated|divider|quotient[2]~2_combout\,
	ena => \s_score_digit_row[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_score_digit_row(2));

-- Location: LCCOMB_X42_Y33_N24
\Div5|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|op_1~6_combout\ = \Div5|auto_generated|divider|op_1~5\ $ (\Div5|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div5|auto_generated|divider|divider|op_9~8_combout\,
	cin => \Div5|auto_generated|divider|op_1~5\,
	combout => \Div5|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X42_Y33_N10
\Div5|auto_generated|divider|quotient[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|quotient[3]~3_combout\ = (\Add68~20_combout\ & ((\Div5|auto_generated|divider|op_1~6_combout\))) # (!\Add68~20_combout\ & (!\Div5|auto_generated|divider|divider|op_9~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add68~20_combout\,
	datac => \Div5|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div5|auto_generated|divider|op_1~6_combout\,
	combout => \Div5|auto_generated|divider|quotient[3]~3_combout\);

-- Location: FF_X42_Y33_N11
\s_score_digit_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Div5|auto_generated|divider|quotient[3]~3_combout\,
	ena => \s_score_digit_row[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_score_digit_row(3));

-- Location: LCCOMB_X67_Y22_N6
\score_home_IR_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_home_IR_3~1_combout\ = (!\ir|data\(20) & (\ir|data\(28) & \score_home_IR_3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(20),
	datac => \ir|data\(28),
	datad => \score_home_IR_3~0_combout\,
	combout => \score_home_IR_3~1_combout\);

-- Location: LCCOMB_X70_Y23_N0
\score_guest_IR_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_guest_IR_3~0_combout\ = (!\ir|data\(25) & (\ir|data\(17) & \score_home_IR_3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|data\(25),
	datac => \ir|data\(17),
	datad => \score_home_IR_3~1_combout\,
	combout => \score_guest_IR_3~0_combout\);

-- Location: LCCOMB_X70_Y23_N28
\score_home_IR_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_home_IR_2~1_combout\ = (!\ir|data\(18) & (\score_guest_IR_3~0_combout\ & (\score_home_IR_2~0_combout\ & \ir|data\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(18),
	datab => \score_guest_IR_3~0_combout\,
	datac => \score_home_IR_2~0_combout\,
	datad => \ir|data\(26),
	combout => \score_home_IR_2~1_combout\);

-- Location: FF_X70_Y23_N29
score_home_IR_2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \score_home_IR_2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score_home_IR_2~q\);

-- Location: LCCOMB_X66_Y23_N10
\counterUp_score_home|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|process_0~4_combout\ = (!\counterUp_score_home|LessThan1~2_combout\ & (\register_enable_counter|dataOut~q\ & (!\comb~1_combout\ & \score_home_IR_2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|LessThan1~2_combout\,
	datab => \register_enable_counter|dataOut~q\,
	datac => \comb~1_combout\,
	datad => \score_home_IR_2~q\,
	combout => \counterUp_score_home|process_0~4_combout\);

-- Location: LCCOMB_X61_Y23_N2
\counterUp_score_home|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add1~0_combout\ = \counterUp_score_home|s_count\(1) $ (VCC)
-- \counterUp_score_home|Add1~1\ = CARRY(\counterUp_score_home|s_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(1),
	datad => VCC,
	combout => \counterUp_score_home|Add1~0_combout\,
	cout => \counterUp_score_home|Add1~1\);

-- Location: LCCOMB_X60_Y23_N16
\counterUp_score_home|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add2~0_combout\ = \counterUp_score_home|s_count\(0) $ (VCC)
-- \counterUp_score_home|Add2~1\ = CARRY(\counterUp_score_home|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(0),
	datad => VCC,
	combout => \counterUp_score_home|Add2~0_combout\,
	cout => \counterUp_score_home|Add2~1\);

-- Location: LCCOMB_X60_Y23_N22
\counterUp_score_home|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add2~6_combout\ = (\counterUp_score_home|s_count\(3) & (!\counterUp_score_home|Add2~5\)) # (!\counterUp_score_home|s_count\(3) & ((\counterUp_score_home|Add2~5\) # (GND)))
-- \counterUp_score_home|Add2~7\ = CARRY((!\counterUp_score_home|Add2~5\) # (!\counterUp_score_home|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(3),
	datad => VCC,
	cin => \counterUp_score_home|Add2~5\,
	combout => \counterUp_score_home|Add2~6_combout\,
	cout => \counterUp_score_home|Add2~7\);

-- Location: LCCOMB_X60_Y23_N24
\counterUp_score_home|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add2~8_combout\ = (\counterUp_score_home|s_count\(4) & (\counterUp_score_home|Add2~7\ $ (GND))) # (!\counterUp_score_home|s_count\(4) & (!\counterUp_score_home|Add2~7\ & VCC))
-- \counterUp_score_home|Add2~9\ = CARRY((\counterUp_score_home|s_count\(4) & !\counterUp_score_home|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(4),
	datad => VCC,
	cin => \counterUp_score_home|Add2~7\,
	combout => \counterUp_score_home|Add2~8_combout\,
	cout => \counterUp_score_home|Add2~9\);

-- Location: LCCOMB_X60_Y23_N26
\counterUp_score_home|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add2~10_combout\ = (\counterUp_score_home|s_count\(5) & (!\counterUp_score_home|Add2~9\)) # (!\counterUp_score_home|s_count\(5) & ((\counterUp_score_home|Add2~9\) # (GND)))
-- \counterUp_score_home|Add2~11\ = CARRY((!\counterUp_score_home|Add2~9\) # (!\counterUp_score_home|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(5),
	datad => VCC,
	cin => \counterUp_score_home|Add2~9\,
	combout => \counterUp_score_home|Add2~10_combout\,
	cout => \counterUp_score_home|Add2~11\);

-- Location: LCCOMB_X61_Y23_N4
\counterUp_score_home|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add1~2_combout\ = (\counterUp_score_home|s_count\(2) & (!\counterUp_score_home|Add1~1\)) # (!\counterUp_score_home|s_count\(2) & ((\counterUp_score_home|Add1~1\) # (GND)))
-- \counterUp_score_home|Add1~3\ = CARRY((!\counterUp_score_home|Add1~1\) # (!\counterUp_score_home|s_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(2),
	datad => VCC,
	cin => \counterUp_score_home|Add1~1\,
	combout => \counterUp_score_home|Add1~2_combout\,
	cout => \counterUp_score_home|Add1~3\);

-- Location: LCCOMB_X61_Y23_N6
\counterUp_score_home|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add1~4_combout\ = (\counterUp_score_home|s_count\(3) & (\counterUp_score_home|Add1~3\ $ (GND))) # (!\counterUp_score_home|s_count\(3) & (!\counterUp_score_home|Add1~3\ & VCC))
-- \counterUp_score_home|Add1~5\ = CARRY((\counterUp_score_home|s_count\(3) & !\counterUp_score_home|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(3),
	datad => VCC,
	cin => \counterUp_score_home|Add1~3\,
	combout => \counterUp_score_home|Add1~4_combout\,
	cout => \counterUp_score_home|Add1~5\);

-- Location: LCCOMB_X61_Y23_N8
\counterUp_score_home|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add1~6_combout\ = (\counterUp_score_home|s_count\(4) & (!\counterUp_score_home|Add1~5\)) # (!\counterUp_score_home|s_count\(4) & ((\counterUp_score_home|Add1~5\) # (GND)))
-- \counterUp_score_home|Add1~7\ = CARRY((!\counterUp_score_home|Add1~5\) # (!\counterUp_score_home|s_count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(4),
	datad => VCC,
	cin => \counterUp_score_home|Add1~5\,
	combout => \counterUp_score_home|Add1~6_combout\,
	cout => \counterUp_score_home|Add1~7\);

-- Location: LCCOMB_X61_Y23_N10
\counterUp_score_home|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add1~8_combout\ = (\counterUp_score_home|s_count\(5) & (\counterUp_score_home|Add1~7\ $ (GND))) # (!\counterUp_score_home|s_count\(5) & (!\counterUp_score_home|Add1~7\ & VCC))
-- \counterUp_score_home|Add1~9\ = CARRY((\counterUp_score_home|s_count\(5) & !\counterUp_score_home|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(5),
	datad => VCC,
	cin => \counterUp_score_home|Add1~7\,
	combout => \counterUp_score_home|Add1~8_combout\,
	cout => \counterUp_score_home|Add1~9\);

-- Location: LCCOMB_X61_Y23_N30
\counterUp_score_home|s_count[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[5]~8_combout\ = (!\counterUp_score_home|process_0~3_combout\ & ((\counterUp_score_home|process_0~4_combout\ & ((\counterUp_score_home|Add1~8_combout\))) # (!\counterUp_score_home|process_0~4_combout\ & 
-- (\counterUp_score_home|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~4_combout\,
	datab => \counterUp_score_home|process_0~3_combout\,
	datac => \counterUp_score_home|Add2~10_combout\,
	datad => \counterUp_score_home|Add1~8_combout\,
	combout => \counterUp_score_home|s_count[5]~8_combout\);

-- Location: LCCOMB_X63_Y23_N16
\counterUp_score_home|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add0~0_combout\ = \counterUp_score_home|s_count\(0) $ (VCC)
-- \counterUp_score_home|Add0~1\ = CARRY(\counterUp_score_home|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(0),
	datad => VCC,
	combout => \counterUp_score_home|Add0~0_combout\,
	cout => \counterUp_score_home|Add0~1\);

-- Location: LCCOMB_X63_Y23_N18
\counterUp_score_home|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add0~2_combout\ = (\counterUp_score_home|s_count\(1) & (!\counterUp_score_home|Add0~1\)) # (!\counterUp_score_home|s_count\(1) & ((\counterUp_score_home|Add0~1\) # (GND)))
-- \counterUp_score_home|Add0~3\ = CARRY((!\counterUp_score_home|Add0~1\) # (!\counterUp_score_home|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(1),
	datad => VCC,
	cin => \counterUp_score_home|Add0~1\,
	combout => \counterUp_score_home|Add0~2_combout\,
	cout => \counterUp_score_home|Add0~3\);

-- Location: LCCOMB_X63_Y23_N20
\counterUp_score_home|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add0~4_combout\ = (\counterUp_score_home|s_count\(2) & (\counterUp_score_home|Add0~3\ $ (GND))) # (!\counterUp_score_home|s_count\(2) & (!\counterUp_score_home|Add0~3\ & VCC))
-- \counterUp_score_home|Add0~5\ = CARRY((\counterUp_score_home|s_count\(2) & !\counterUp_score_home|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(2),
	datad => VCC,
	cin => \counterUp_score_home|Add0~3\,
	combout => \counterUp_score_home|Add0~4_combout\,
	cout => \counterUp_score_home|Add0~5\);

-- Location: LCCOMB_X63_Y23_N22
\counterUp_score_home|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add0~6_combout\ = (\counterUp_score_home|s_count\(3) & (!\counterUp_score_home|Add0~5\)) # (!\counterUp_score_home|s_count\(3) & ((\counterUp_score_home|Add0~5\) # (GND)))
-- \counterUp_score_home|Add0~7\ = CARRY((!\counterUp_score_home|Add0~5\) # (!\counterUp_score_home|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(3),
	datad => VCC,
	cin => \counterUp_score_home|Add0~5\,
	combout => \counterUp_score_home|Add0~6_combout\,
	cout => \counterUp_score_home|Add0~7\);

-- Location: LCCOMB_X63_Y23_N24
\counterUp_score_home|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add0~8_combout\ = (\counterUp_score_home|s_count\(4) & (\counterUp_score_home|Add0~7\ $ (GND))) # (!\counterUp_score_home|s_count\(4) & (!\counterUp_score_home|Add0~7\ & VCC))
-- \counterUp_score_home|Add0~9\ = CARRY((\counterUp_score_home|s_count\(4) & !\counterUp_score_home|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(4),
	datad => VCC,
	cin => \counterUp_score_home|Add0~7\,
	combout => \counterUp_score_home|Add0~8_combout\,
	cout => \counterUp_score_home|Add0~9\);

-- Location: LCCOMB_X63_Y23_N26
\counterUp_score_home|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add0~10_combout\ = (\counterUp_score_home|s_count\(5) & (!\counterUp_score_home|Add0~9\)) # (!\counterUp_score_home|s_count\(5) & ((\counterUp_score_home|Add0~9\) # (GND)))
-- \counterUp_score_home|Add0~11\ = CARRY((!\counterUp_score_home|Add0~9\) # (!\counterUp_score_home|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(5),
	datad => VCC,
	cin => \counterUp_score_home|Add0~9\,
	combout => \counterUp_score_home|Add0~10_combout\,
	cout => \counterUp_score_home|Add0~11\);

-- Location: LCCOMB_X62_Y23_N10
\counterUp_score_home|s_count[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[5]~9_combout\ = (\counterUp_score_home|s_count[5]~8_combout\) # ((\counterUp_score_home|process_0~3_combout\ & \counterUp_score_home|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~3_combout\,
	datab => \counterUp_score_home|s_count[5]~8_combout\,
	datad => \counterUp_score_home|Add0~10_combout\,
	combout => \counterUp_score_home|s_count[5]~9_combout\);

-- Location: LCCOMB_X62_Y23_N14
\counterUp_score_home|s_count[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[5]~10_combout\ = (\counterUp_score_home|s_count[1]~1_combout\ & (((\counterUp_score_home|s_count\(5))))) # (!\counterUp_score_home|s_count[1]~1_combout\ & (!\comb~0_combout\ & ((\counterUp_score_home|s_count[5]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count[1]~1_combout\,
	datab => \comb~0_combout\,
	datac => \counterUp_score_home|s_count\(5),
	datad => \counterUp_score_home|s_count[5]~9_combout\,
	combout => \counterUp_score_home|s_count[5]~10_combout\);

-- Location: FF_X62_Y23_N15
\counterUp_score_home|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_home|s_count[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_home|s_count\(5));

-- Location: LCCOMB_X60_Y23_N28
\counterUp_score_home|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add2~12_combout\ = (\counterUp_score_home|s_count\(6) & (\counterUp_score_home|Add2~11\ $ (GND))) # (!\counterUp_score_home|s_count\(6) & (!\counterUp_score_home|Add2~11\ & VCC))
-- \counterUp_score_home|Add2~13\ = CARRY((\counterUp_score_home|s_count\(6) & !\counterUp_score_home|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(6),
	datad => VCC,
	cin => \counterUp_score_home|Add2~11\,
	combout => \counterUp_score_home|Add2~12_combout\,
	cout => \counterUp_score_home|Add2~13\);

-- Location: LCCOMB_X61_Y23_N12
\counterUp_score_home|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add1~10_combout\ = (\counterUp_score_home|s_count\(6) & (!\counterUp_score_home|Add1~9\)) # (!\counterUp_score_home|s_count\(6) & ((\counterUp_score_home|Add1~9\) # (GND)))
-- \counterUp_score_home|Add1~11\ = CARRY((!\counterUp_score_home|Add1~9\) # (!\counterUp_score_home|s_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(6),
	datad => VCC,
	cin => \counterUp_score_home|Add1~9\,
	combout => \counterUp_score_home|Add1~10_combout\,
	cout => \counterUp_score_home|Add1~11\);

-- Location: LCCOMB_X61_Y23_N28
\counterUp_score_home|s_count[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[6]~5_combout\ = (!\counterUp_score_home|process_0~3_combout\ & ((\counterUp_score_home|process_0~4_combout\ & ((\counterUp_score_home|Add1~10_combout\))) # (!\counterUp_score_home|process_0~4_combout\ & 
-- (\counterUp_score_home|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~4_combout\,
	datab => \counterUp_score_home|Add2~12_combout\,
	datac => \counterUp_score_home|process_0~3_combout\,
	datad => \counterUp_score_home|Add1~10_combout\,
	combout => \counterUp_score_home|s_count[6]~5_combout\);

-- Location: LCCOMB_X63_Y23_N28
\counterUp_score_home|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add0~12_combout\ = (\counterUp_score_home|s_count\(6) & (\counterUp_score_home|Add0~11\ $ (GND))) # (!\counterUp_score_home|s_count\(6) & (!\counterUp_score_home|Add0~11\ & VCC))
-- \counterUp_score_home|Add0~13\ = CARRY((\counterUp_score_home|s_count\(6) & !\counterUp_score_home|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(6),
	datad => VCC,
	cin => \counterUp_score_home|Add0~11\,
	combout => \counterUp_score_home|Add0~12_combout\,
	cout => \counterUp_score_home|Add0~13\);

-- Location: LCCOMB_X62_Y23_N24
\counterUp_score_home|s_count[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[6]~6_combout\ = (\counterUp_score_home|s_count[6]~5_combout\) # ((\counterUp_score_home|process_0~3_combout\ & \counterUp_score_home|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~3_combout\,
	datab => \counterUp_score_home|s_count[6]~5_combout\,
	datad => \counterUp_score_home|Add0~12_combout\,
	combout => \counterUp_score_home|s_count[6]~6_combout\);

-- Location: LCCOMB_X62_Y23_N28
\counterUp_score_home|s_count[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[6]~7_combout\ = (\counterUp_score_home|s_count[1]~1_combout\ & (((\counterUp_score_home|s_count\(6))))) # (!\counterUp_score_home|s_count[1]~1_combout\ & (!\comb~0_combout\ & ((\counterUp_score_home|s_count[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count[1]~1_combout\,
	datab => \comb~0_combout\,
	datac => \counterUp_score_home|s_count\(6),
	datad => \counterUp_score_home|s_count[6]~6_combout\,
	combout => \counterUp_score_home|s_count[6]~7_combout\);

-- Location: FF_X62_Y23_N29
\counterUp_score_home|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_home|s_count[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_home|s_count\(6));

-- Location: LCCOMB_X63_Y23_N30
\counterUp_score_home|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add0~14_combout\ = \counterUp_score_home|Add0~13\ $ (\counterUp_score_home|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \counterUp_score_home|s_count\(7),
	cin => \counterUp_score_home|Add0~13\,
	combout => \counterUp_score_home|Add0~14_combout\);

-- Location: LCCOMB_X61_Y23_N14
\counterUp_score_home|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add1~12_combout\ = \counterUp_score_home|s_count\(7) $ (!\counterUp_score_home|Add1~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(7),
	cin => \counterUp_score_home|Add1~11\,
	combout => \counterUp_score_home|Add1~12_combout\);

-- Location: LCCOMB_X60_Y23_N30
\counterUp_score_home|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add2~14_combout\ = \counterUp_score_home|Add2~13\ $ (\counterUp_score_home|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \counterUp_score_home|s_count\(7),
	cin => \counterUp_score_home|Add2~13\,
	combout => \counterUp_score_home|Add2~14_combout\);

-- Location: LCCOMB_X62_Y23_N16
\counterUp_score_home|s_count[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[7]~2_combout\ = (\counterUp_score_home|process_0~4_combout\ & (((\counterUp_score_home|Add1~12_combout\)))) # (!\counterUp_score_home|process_0~4_combout\ & (!\counterUp_score_home|process_0~1_combout\ & 
-- ((\counterUp_score_home|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~1_combout\,
	datab => \counterUp_score_home|Add1~12_combout\,
	datac => \counterUp_score_home|Add2~14_combout\,
	datad => \counterUp_score_home|process_0~4_combout\,
	combout => \counterUp_score_home|s_count[7]~2_combout\);

-- Location: LCCOMB_X62_Y23_N18
\counterUp_score_home|s_count[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[7]~3_combout\ = (\counterUp_score_home|process_0~3_combout\ & (\counterUp_score_home|Add0~14_combout\)) # (!\counterUp_score_home|process_0~3_combout\ & ((\counterUp_score_home|s_count[7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|Add0~14_combout\,
	datab => \counterUp_score_home|s_count[7]~2_combout\,
	datad => \counterUp_score_home|process_0~3_combout\,
	combout => \counterUp_score_home|s_count[7]~3_combout\);

-- Location: LCCOMB_X62_Y23_N22
\counterUp_score_home|s_count[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[7]~4_combout\ = (\counterUp_score_home|s_count[1]~1_combout\ & ((\counterUp_score_home|s_count\(7)) # ((!\comb~0_combout\ & \counterUp_score_home|s_count[7]~3_combout\)))) # (!\counterUp_score_home|s_count[1]~1_combout\ & 
-- (!\comb~0_combout\ & ((\counterUp_score_home|s_count[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count[1]~1_combout\,
	datab => \comb~0_combout\,
	datac => \counterUp_score_home|s_count\(7),
	datad => \counterUp_score_home|s_count[7]~3_combout\,
	combout => \counterUp_score_home|s_count[7]~4_combout\);

-- Location: FF_X62_Y23_N23
\counterUp_score_home|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_home|s_count[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_home|s_count\(7));

-- Location: LCCOMB_X63_Y23_N14
\counterUp_score_home|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|LessThan1~1_combout\ = (\counterUp_score_home|LessThan1~0_combout\ & (\counterUp_score_home|s_count\(7) & \counterUp_score_home|s_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|LessThan1~0_combout\,
	datab => \counterUp_score_home|s_count\(7),
	datad => \counterUp_score_home|s_count\(6),
	combout => \counterUp_score_home|LessThan1~1_combout\);

-- Location: LCCOMB_X70_Y23_N16
\score_home_IR_3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_home_IR_3~2_combout\ = (\score_home_IR_1~0_combout\ & (\score_guest_IR_3~0_combout\ & (\ir|data\(16) & !\ir|data\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \score_home_IR_1~0_combout\,
	datab => \score_guest_IR_3~0_combout\,
	datac => \ir|data\(16),
	datad => \ir|data\(24),
	combout => \score_home_IR_3~2_combout\);

-- Location: FF_X70_Y23_N17
score_home_IR_3 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \score_home_IR_3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score_home_IR_3~q\);

-- Location: LCCOMB_X69_Y23_N20
\counterUp_score_home|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|process_0~0_combout\ = ((\end_of_game~q\) # ((\end_of_period~q\) # (!\score_home_IR_3~q\))) # (!\register_enable_counter|dataOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \register_enable_counter|dataOut~q\,
	datab => \end_of_game~q\,
	datac => \end_of_period~q\,
	datad => \score_home_IR_3~q\,
	combout => \counterUp_score_home|process_0~0_combout\);

-- Location: LCCOMB_X63_Y23_N4
\counterUp_score_home|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|process_0~1_combout\ = (\counterUp_score_home|process_0~0_combout\) # ((\counterUp_score_home|LessThan1~1_combout\ & ((\counterUp_score_home|s_count\(1)) # (\counterUp_score_home|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(1),
	datab => \counterUp_score_home|s_count\(0),
	datac => \counterUp_score_home|LessThan1~1_combout\,
	datad => \counterUp_score_home|process_0~0_combout\,
	combout => \counterUp_score_home|process_0~1_combout\);

-- Location: LCCOMB_X62_Y23_N12
\counterUp_score_home|s_count~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count~23_combout\ = (\counterUp_score_home|process_0~1_combout\) # (\counterUp_score_home|process_0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~1_combout\,
	datad => \counterUp_score_home|process_0~4_combout\,
	combout => \counterUp_score_home|s_count~23_combout\);

-- Location: LCCOMB_X62_Y23_N20
\counterUp_score_home|s_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[0]~0_combout\ = (\counterUp_score_home|s_count~23_combout\ & ((\counterUp_score_home|s_count\(0)))) # (!\counterUp_score_home|s_count~23_combout\ & (\counterUp_score_home|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|Add2~0_combout\,
	datac => \counterUp_score_home|s_count\(0),
	datad => \counterUp_score_home|s_count~23_combout\,
	combout => \counterUp_score_home|s_count[0]~0_combout\);

-- Location: FF_X62_Y23_N21
\counterUp_score_home|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_home|s_count[0]~0_combout\,
	asdata => \counterUp_score_home|Add0~0_combout\,
	sclr => \comb~0_combout\,
	sload => \counterUp_score_home|process_0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_home|s_count\(0));

-- Location: LCCOMB_X60_Y23_N18
\counterUp_score_home|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add2~2_combout\ = (\counterUp_score_home|s_count\(1) & (\counterUp_score_home|Add2~1\ & VCC)) # (!\counterUp_score_home|s_count\(1) & (!\counterUp_score_home|Add2~1\))
-- \counterUp_score_home|Add2~3\ = CARRY((!\counterUp_score_home|s_count\(1) & !\counterUp_score_home|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(1),
	datad => VCC,
	cin => \counterUp_score_home|Add2~1\,
	combout => \counterUp_score_home|Add2~2_combout\,
	cout => \counterUp_score_home|Add2~3\);

-- Location: LCCOMB_X61_Y23_N26
\counterUp_score_home|s_count[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[1]~20_combout\ = (!\counterUp_score_home|process_0~3_combout\ & ((\counterUp_score_home|process_0~4_combout\ & (\counterUp_score_home|Add1~0_combout\)) # (!\counterUp_score_home|process_0~4_combout\ & 
-- ((\counterUp_score_home|Add2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~4_combout\,
	datab => \counterUp_score_home|Add1~0_combout\,
	datac => \counterUp_score_home|process_0~3_combout\,
	datad => \counterUp_score_home|Add2~2_combout\,
	combout => \counterUp_score_home|s_count[1]~20_combout\);

-- Location: LCCOMB_X62_Y23_N6
\counterUp_score_home|s_count[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[1]~21_combout\ = (\counterUp_score_home|s_count[1]~20_combout\) # ((\counterUp_score_home|Add0~2_combout\ & \counterUp_score_home|process_0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count[1]~20_combout\,
	datab => \counterUp_score_home|Add0~2_combout\,
	datad => \counterUp_score_home|process_0~3_combout\,
	combout => \counterUp_score_home|s_count[1]~21_combout\);

-- Location: LCCOMB_X61_Y23_N22
\counterUp_score_home|s_count[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[1]~22_combout\ = (\counterUp_score_home|s_count[1]~1_combout\ & (((\counterUp_score_home|s_count\(1))))) # (!\counterUp_score_home|s_count[1]~1_combout\ & (\counterUp_score_home|s_count[1]~21_combout\ & (!\comb~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count[1]~21_combout\,
	datab => \comb~0_combout\,
	datac => \counterUp_score_home|s_count\(1),
	datad => \counterUp_score_home|s_count[1]~1_combout\,
	combout => \counterUp_score_home|s_count[1]~22_combout\);

-- Location: FF_X61_Y23_N23
\counterUp_score_home|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_home|s_count[1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_home|s_count\(1));

-- Location: LCCOMB_X60_Y23_N20
\counterUp_score_home|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|Add2~4_combout\ = (\counterUp_score_home|s_count\(2) & (\counterUp_score_home|Add2~3\ $ (GND))) # (!\counterUp_score_home|s_count\(2) & (!\counterUp_score_home|Add2~3\ & VCC))
-- \counterUp_score_home|Add2~5\ = CARRY((\counterUp_score_home|s_count\(2) & !\counterUp_score_home|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(2),
	datad => VCC,
	cin => \counterUp_score_home|Add2~3\,
	combout => \counterUp_score_home|Add2~4_combout\,
	cout => \counterUp_score_home|Add2~5\);

-- Location: LCCOMB_X61_Y23_N16
\counterUp_score_home|s_count[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[2]~17_combout\ = (!\counterUp_score_home|process_0~3_combout\ & ((\counterUp_score_home|process_0~4_combout\ & (\counterUp_score_home|Add1~2_combout\)) # (!\counterUp_score_home|process_0~4_combout\ & 
-- ((\counterUp_score_home|Add2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~4_combout\,
	datab => \counterUp_score_home|Add1~2_combout\,
	datac => \counterUp_score_home|process_0~3_combout\,
	datad => \counterUp_score_home|Add2~4_combout\,
	combout => \counterUp_score_home|s_count[2]~17_combout\);

-- Location: LCCOMB_X62_Y23_N4
\counterUp_score_home|s_count[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[2]~18_combout\ = (\counterUp_score_home|s_count[2]~17_combout\) # ((\counterUp_score_home|Add0~4_combout\ & \counterUp_score_home|process_0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count[2]~17_combout\,
	datac => \counterUp_score_home|Add0~4_combout\,
	datad => \counterUp_score_home|process_0~3_combout\,
	combout => \counterUp_score_home|s_count[2]~18_combout\);

-- Location: LCCOMB_X61_Y23_N0
\counterUp_score_home|s_count[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[2]~19_combout\ = (\counterUp_score_home|s_count[1]~1_combout\ & (((\counterUp_score_home|s_count\(2))))) # (!\counterUp_score_home|s_count[1]~1_combout\ & (\counterUp_score_home|s_count[2]~18_combout\ & (!\comb~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count[2]~18_combout\,
	datab => \comb~0_combout\,
	datac => \counterUp_score_home|s_count\(2),
	datad => \counterUp_score_home|s_count[1]~1_combout\,
	combout => \counterUp_score_home|s_count[2]~19_combout\);

-- Location: FF_X61_Y23_N1
\counterUp_score_home|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_home|s_count[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_home|s_count\(2));

-- Location: LCCOMB_X61_Y23_N18
\counterUp_score_home|s_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[3]~14_combout\ = (!\counterUp_score_home|process_0~3_combout\ & ((\counterUp_score_home|process_0~4_combout\ & ((\counterUp_score_home|Add1~4_combout\))) # (!\counterUp_score_home|process_0~4_combout\ & 
-- (\counterUp_score_home|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~4_combout\,
	datab => \counterUp_score_home|Add2~6_combout\,
	datac => \counterUp_score_home|process_0~3_combout\,
	datad => \counterUp_score_home|Add1~4_combout\,
	combout => \counterUp_score_home|s_count[3]~14_combout\);

-- Location: LCCOMB_X62_Y23_N30
\counterUp_score_home|s_count[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[3]~15_combout\ = (\counterUp_score_home|s_count[3]~14_combout\) # ((\counterUp_score_home|process_0~3_combout\ & \counterUp_score_home|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~3_combout\,
	datab => \counterUp_score_home|s_count[3]~14_combout\,
	datad => \counterUp_score_home|Add0~6_combout\,
	combout => \counterUp_score_home|s_count[3]~15_combout\);

-- Location: LCCOMB_X61_Y23_N24
\counterUp_score_home|s_count[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[3]~16_combout\ = (\counterUp_score_home|s_count[1]~1_combout\ & (((\counterUp_score_home|s_count\(3))))) # (!\counterUp_score_home|s_count[1]~1_combout\ & (\counterUp_score_home|s_count[3]~15_combout\ & (!\comb~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count[3]~15_combout\,
	datab => \comb~0_combout\,
	datac => \counterUp_score_home|s_count\(3),
	datad => \counterUp_score_home|s_count[1]~1_combout\,
	combout => \counterUp_score_home|s_count[3]~16_combout\);

-- Location: FF_X61_Y23_N25
\counterUp_score_home|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_home|s_count[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_home|s_count\(3));

-- Location: LCCOMB_X63_Y23_N12
\counterUp_score_home|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|LessThan1~0_combout\ = (\counterUp_score_home|s_count\(3) & (\counterUp_score_home|s_count\(2) & (\counterUp_score_home|s_count\(4) & \counterUp_score_home|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(3),
	datab => \counterUp_score_home|s_count\(2),
	datac => \counterUp_score_home|s_count\(4),
	datad => \counterUp_score_home|s_count\(5),
	combout => \counterUp_score_home|LessThan1~0_combout\);

-- Location: LCCOMB_X63_Y23_N10
\counterUp_score_home|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|LessThan1~2_combout\ = (\counterUp_score_home|LessThan1~0_combout\ & (\counterUp_score_home|s_count\(7) & (\counterUp_score_home|s_count\(1) & \counterUp_score_home|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|LessThan1~0_combout\,
	datab => \counterUp_score_home|s_count\(7),
	datac => \counterUp_score_home|s_count\(1),
	datad => \counterUp_score_home|s_count\(6),
	combout => \counterUp_score_home|LessThan1~2_combout\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LCCOMB_X87_Y31_N4
\DebounceUnit_3|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_dirtyIn~0_combout\ = !\KEY[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[3]~input_o\,
	combout => \DebounceUnit_3|s_dirtyIn~0_combout\);

-- Location: FF_X87_Y31_N5
\DebounceUnit_3|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_dirtyIn~q\);

-- Location: FF_X87_Y31_N29
\DebounceUnit_3|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \DebounceUnit_3|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_previousIn~q\);

-- Location: LCCOMB_X87_Y33_N10
\DebounceUnit_3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~0_combout\ = \DebounceUnit_3|s_debounceCnt\(0) $ (VCC)
-- \DebounceUnit_3|Add0~1\ = CARRY(\DebounceUnit_3|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(0),
	datad => VCC,
	combout => \DebounceUnit_3|Add0~0_combout\,
	cout => \DebounceUnit_3|Add0~1\);

-- Location: LCCOMB_X87_Y33_N4
\DebounceUnit_3|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~26_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datad => \DebounceUnit_3|Add0~0_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~26_combout\);

-- Location: LCCOMB_X87_Y31_N2
\DebounceUnit_3|s_debounceCnt[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt[11]~4_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~29_combout\) # (((\DebounceUnit_3|s_debounceCnt\(22)) # (!\DebounceUnit_3|s_dirtyIn~q\)) # (!\DebounceUnit_3|s_previousIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt[11]~29_combout\,
	datab => \DebounceUnit_3|s_previousIn~q\,
	datac => \DebounceUnit_3|s_dirtyIn~q\,
	datad => \DebounceUnit_3|s_debounceCnt\(22),
	combout => \DebounceUnit_3|s_debounceCnt[11]~4_combout\);

-- Location: FF_X87_Y33_N5
\DebounceUnit_3|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~26_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(0));

-- Location: LCCOMB_X87_Y33_N12
\DebounceUnit_3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~2_combout\ = (\DebounceUnit_3|s_debounceCnt\(1) & (\DebounceUnit_3|Add0~1\ & VCC)) # (!\DebounceUnit_3|s_debounceCnt\(1) & (!\DebounceUnit_3|Add0~1\))
-- \DebounceUnit_3|Add0~3\ = CARRY((!\DebounceUnit_3|s_debounceCnt\(1) & !\DebounceUnit_3|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(1),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~1\,
	combout => \DebounceUnit_3|Add0~2_combout\,
	cout => \DebounceUnit_3|Add0~3\);

-- Location: LCCOMB_X87_Y33_N0
\DebounceUnit_3|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~21_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datad => \DebounceUnit_3|Add0~2_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~21_combout\);

-- Location: FF_X87_Y33_N1
\DebounceUnit_3|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~21_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(1));

-- Location: LCCOMB_X87_Y33_N14
\DebounceUnit_3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~4_combout\ = (\DebounceUnit_3|s_debounceCnt\(2) & ((GND) # (!\DebounceUnit_3|Add0~3\))) # (!\DebounceUnit_3|s_debounceCnt\(2) & (\DebounceUnit_3|Add0~3\ $ (GND)))
-- \DebounceUnit_3|Add0~5\ = CARRY((\DebounceUnit_3|s_debounceCnt\(2)) # (!\DebounceUnit_3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(2),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~3\,
	combout => \DebounceUnit_3|Add0~4_combout\,
	cout => \DebounceUnit_3|Add0~5\);

-- Location: LCCOMB_X86_Y33_N16
\DebounceUnit_3|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~22_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datac => \DebounceUnit_3|Add0~4_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~22_combout\);

-- Location: FF_X86_Y33_N17
\DebounceUnit_3|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~22_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(2));

-- Location: LCCOMB_X87_Y33_N16
\DebounceUnit_3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~6_combout\ = (\DebounceUnit_3|s_debounceCnt\(3) & (\DebounceUnit_3|Add0~5\ & VCC)) # (!\DebounceUnit_3|s_debounceCnt\(3) & (!\DebounceUnit_3|Add0~5\))
-- \DebounceUnit_3|Add0~7\ = CARRY((!\DebounceUnit_3|s_debounceCnt\(3) & !\DebounceUnit_3|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(3),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~5\,
	combout => \DebounceUnit_3|Add0~6_combout\,
	cout => \DebounceUnit_3|Add0~7\);

-- Location: LCCOMB_X86_Y33_N6
\DebounceUnit_3|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~23_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datad => \DebounceUnit_3|Add0~6_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~23_combout\);

-- Location: FF_X86_Y33_N7
\DebounceUnit_3|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~23_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(3));

-- Location: LCCOMB_X87_Y33_N18
\DebounceUnit_3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~8_combout\ = (\DebounceUnit_3|s_debounceCnt\(4) & ((GND) # (!\DebounceUnit_3|Add0~7\))) # (!\DebounceUnit_3|s_debounceCnt\(4) & (\DebounceUnit_3|Add0~7\ $ (GND)))
-- \DebounceUnit_3|Add0~9\ = CARRY((\DebounceUnit_3|s_debounceCnt\(4)) # (!\DebounceUnit_3|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(4),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~7\,
	combout => \DebounceUnit_3|Add0~8_combout\,
	cout => \DebounceUnit_3|Add0~9\);

-- Location: LCCOMB_X86_Y33_N12
\DebounceUnit_3|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~24_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datad => \DebounceUnit_3|Add0~8_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~24_combout\);

-- Location: FF_X86_Y33_N13
\DebounceUnit_3|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~24_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(4));

-- Location: LCCOMB_X87_Y33_N20
\DebounceUnit_3|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~10_combout\ = (\DebounceUnit_3|s_debounceCnt\(5) & (\DebounceUnit_3|Add0~9\ & VCC)) # (!\DebounceUnit_3|s_debounceCnt\(5) & (!\DebounceUnit_3|Add0~9\))
-- \DebounceUnit_3|Add0~11\ = CARRY((!\DebounceUnit_3|s_debounceCnt\(5) & !\DebounceUnit_3|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(5),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~9\,
	combout => \DebounceUnit_3|Add0~10_combout\,
	cout => \DebounceUnit_3|Add0~11\);

-- Location: LCCOMB_X87_Y33_N2
\DebounceUnit_3|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~25_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datad => \DebounceUnit_3|Add0~10_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~25_combout\);

-- Location: FF_X87_Y33_N3
\DebounceUnit_3|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~25_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(5));

-- Location: LCCOMB_X86_Y33_N30
\DebounceUnit_3|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_pulsedOut~7_combout\ = (!\DebounceUnit_3|s_debounceCnt\(4) & (!\DebounceUnit_3|s_debounceCnt\(2) & (!\DebounceUnit_3|s_debounceCnt\(1) & !\DebounceUnit_3|s_debounceCnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(4),
	datab => \DebounceUnit_3|s_debounceCnt\(2),
	datac => \DebounceUnit_3|s_debounceCnt\(1),
	datad => \DebounceUnit_3|s_debounceCnt\(3),
	combout => \DebounceUnit_3|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X86_Y32_N30
\DebounceUnit_3|s_debounceCnt[11]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt[11]~29_combout\ = (\DebounceUnit_3|s_debounceCnt\(0)) # ((\DebounceUnit_3|s_debounceCnt\(5)) # ((!\DebounceUnit_3|s_pulsedOut~6_combout\) # (!\DebounceUnit_3|s_pulsedOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(0),
	datab => \DebounceUnit_3|s_debounceCnt\(5),
	datac => \DebounceUnit_3|s_pulsedOut~7_combout\,
	datad => \DebounceUnit_3|s_pulsedOut~6_combout\,
	combout => \DebounceUnit_3|s_debounceCnt[11]~29_combout\);

-- Location: LCCOMB_X87_Y32_N16
\DebounceUnit_3|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~38_combout\ = (\DebounceUnit_3|s_debounceCnt\(19) & (\DebounceUnit_3|Add0~37\ & VCC)) # (!\DebounceUnit_3|s_debounceCnt\(19) & (!\DebounceUnit_3|Add0~37\))
-- \DebounceUnit_3|Add0~39\ = CARRY((!\DebounceUnit_3|s_debounceCnt\(19) & !\DebounceUnit_3|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(19),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~37\,
	combout => \DebounceUnit_3|Add0~38_combout\,
	cout => \DebounceUnit_3|Add0~39\);

-- Location: LCCOMB_X87_Y32_N18
\DebounceUnit_3|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~40_combout\ = (\DebounceUnit_3|s_debounceCnt\(20) & ((GND) # (!\DebounceUnit_3|Add0~39\))) # (!\DebounceUnit_3|s_debounceCnt\(20) & (\DebounceUnit_3|Add0~39\ $ (GND)))
-- \DebounceUnit_3|Add0~41\ = CARRY((\DebounceUnit_3|s_debounceCnt\(20)) # (!\DebounceUnit_3|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(20),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~39\,
	combout => \DebounceUnit_3|Add0~40_combout\,
	cout => \DebounceUnit_3|Add0~41\);

-- Location: LCCOMB_X86_Y32_N24
\DebounceUnit_3|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt[20]~9_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & (\DebounceUnit_3|s_debounceCnt[11]~4_combout\ & \DebounceUnit_3|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datac => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	datad => \DebounceUnit_3|Add0~40_combout\,
	combout => \DebounceUnit_3|s_debounceCnt[20]~9_combout\);

-- Location: FF_X86_Y32_N25
\DebounceUnit_3|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(20));

-- Location: LCCOMB_X87_Y32_N20
\DebounceUnit_3|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~42_combout\ = (\DebounceUnit_3|s_debounceCnt\(21) & (\DebounceUnit_3|Add0~41\ & VCC)) # (!\DebounceUnit_3|s_debounceCnt\(21) & (!\DebounceUnit_3|Add0~41\))
-- \DebounceUnit_3|Add0~43\ = CARRY((!\DebounceUnit_3|s_debounceCnt\(21) & !\DebounceUnit_3|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(21),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~41\,
	combout => \DebounceUnit_3|Add0~42_combout\,
	cout => \DebounceUnit_3|Add0~43\);

-- Location: LCCOMB_X86_Y32_N18
\DebounceUnit_3|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt[21]~10_combout\ = (\DebounceUnit_3|Add0~42_combout\ & (\DebounceUnit_3|s_debounceCnt[11]~4_combout\ & \DebounceUnit_3|s_debounceCnt[11]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|Add0~42_combout\,
	datab => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	datac => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	combout => \DebounceUnit_3|s_debounceCnt[21]~10_combout\);

-- Location: FF_X86_Y32_N19
\DebounceUnit_3|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(21));

-- Location: LCCOMB_X87_Y32_N22
\DebounceUnit_3|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~44_combout\ = \DebounceUnit_3|Add0~43\ $ (\DebounceUnit_3|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DebounceUnit_3|s_debounceCnt\(22),
	cin => \DebounceUnit_3|Add0~43\,
	combout => \DebounceUnit_3|Add0~44_combout\);

-- Location: LCCOMB_X87_Y31_N28
\DebounceUnit_3|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt[22]~27_combout\ = (\DebounceUnit_3|s_previousIn~q\ & (((!\DebounceUnit_3|s_debounceCnt[11]~29_combout\ & !\DebounceUnit_3|s_debounceCnt\(22))) # (!\DebounceUnit_3|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt[11]~29_combout\,
	datab => \DebounceUnit_3|Add0~44_combout\,
	datac => \DebounceUnit_3|s_previousIn~q\,
	datad => \DebounceUnit_3|s_debounceCnt\(22),
	combout => \DebounceUnit_3|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X87_Y31_N0
\DebounceUnit_3|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt[22]~28_combout\ = (\DebounceUnit_3|s_dirtyIn~q\ & (!\DebounceUnit_3|s_debounceCnt[22]~27_combout\ & ((!\DebounceUnit_3|s_debounceCnt\(22)) # (!\DebounceUnit_3|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|LessThan0~6_combout\,
	datab => \DebounceUnit_3|s_dirtyIn~q\,
	datac => \DebounceUnit_3|s_debounceCnt\(22),
	datad => \DebounceUnit_3|s_debounceCnt[22]~27_combout\,
	combout => \DebounceUnit_3|s_debounceCnt[22]~28_combout\);

-- Location: FF_X87_Y31_N1
\DebounceUnit_3|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(22));

-- Location: LCCOMB_X87_Y31_N22
\DebounceUnit_3|s_debounceCnt[11]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt[11]~5_combout\ = (\DebounceUnit_3|s_previousIn~q\ & (\DebounceUnit_3|s_dirtyIn~q\ & ((!\DebounceUnit_3|s_debounceCnt\(22)) # (!\DebounceUnit_3|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|LessThan0~6_combout\,
	datab => \DebounceUnit_3|s_previousIn~q\,
	datac => \DebounceUnit_3|s_dirtyIn~q\,
	datad => \DebounceUnit_3|s_debounceCnt\(22),
	combout => \DebounceUnit_3|s_debounceCnt[11]~5_combout\);

-- Location: LCCOMB_X87_Y33_N28
\DebounceUnit_3|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~18_combout\ = (\DebounceUnit_3|s_debounceCnt\(9) & (\DebounceUnit_3|Add0~17\ & VCC)) # (!\DebounceUnit_3|s_debounceCnt\(9) & (!\DebounceUnit_3|Add0~17\))
-- \DebounceUnit_3|Add0~19\ = CARRY((!\DebounceUnit_3|s_debounceCnt\(9) & !\DebounceUnit_3|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(9),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~17\,
	combout => \DebounceUnit_3|Add0~18_combout\,
	cout => \DebounceUnit_3|Add0~19\);

-- Location: LCCOMB_X87_Y33_N30
\DebounceUnit_3|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~20_combout\ = (\DebounceUnit_3|s_debounceCnt\(10) & ((GND) # (!\DebounceUnit_3|Add0~19\))) # (!\DebounceUnit_3|s_debounceCnt\(10) & (\DebounceUnit_3|Add0~19\ $ (GND)))
-- \DebounceUnit_3|Add0~21\ = CARRY((\DebounceUnit_3|s_debounceCnt\(10)) # (!\DebounceUnit_3|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(10),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~19\,
	combout => \DebounceUnit_3|Add0~20_combout\,
	cout => \DebounceUnit_3|Add0~21\);

-- Location: LCCOMB_X87_Y33_N6
\DebounceUnit_3|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~16_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datad => \DebounceUnit_3|Add0~20_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~16_combout\);

-- Location: FF_X87_Y33_N7
\DebounceUnit_3|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~16_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(10));

-- Location: LCCOMB_X87_Y32_N0
\DebounceUnit_3|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~22_combout\ = (\DebounceUnit_3|s_debounceCnt\(11) & (\DebounceUnit_3|Add0~21\ & VCC)) # (!\DebounceUnit_3|s_debounceCnt\(11) & (!\DebounceUnit_3|Add0~21\))
-- \DebounceUnit_3|Add0~23\ = CARRY((!\DebounceUnit_3|s_debounceCnt\(11) & !\DebounceUnit_3|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(11),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~21\,
	combout => \DebounceUnit_3|Add0~22_combout\,
	cout => \DebounceUnit_3|Add0~23\);

-- Location: LCCOMB_X87_Y31_N20
\DebounceUnit_3|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~17_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~2_combout\ & ((\DebounceUnit_3|Add0~22_combout\) # (!\DebounceUnit_3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt[11]~2_combout\,
	datac => \DebounceUnit_3|Add0~22_combout\,
	datad => \DebounceUnit_3|s_previousIn~q\,
	combout => \DebounceUnit_3|s_debounceCnt~17_combout\);

-- Location: FF_X87_Y31_N21
\DebounceUnit_3|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~17_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(11));

-- Location: LCCOMB_X87_Y32_N2
\DebounceUnit_3|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~24_combout\ = (\DebounceUnit_3|s_debounceCnt\(12) & ((GND) # (!\DebounceUnit_3|Add0~23\))) # (!\DebounceUnit_3|s_debounceCnt\(12) & (\DebounceUnit_3|Add0~23\ $ (GND)))
-- \DebounceUnit_3|Add0~25\ = CARRY((\DebounceUnit_3|s_debounceCnt\(12)) # (!\DebounceUnit_3|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(12),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~23\,
	combout => \DebounceUnit_3|Add0~24_combout\,
	cout => \DebounceUnit_3|Add0~25\);

-- Location: LCCOMB_X86_Y32_N4
\DebounceUnit_3|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~11_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datad => \DebounceUnit_3|Add0~24_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~11_combout\);

-- Location: FF_X86_Y32_N5
\DebounceUnit_3|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~11_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(12));

-- Location: LCCOMB_X87_Y32_N4
\DebounceUnit_3|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~26_combout\ = (\DebounceUnit_3|s_debounceCnt\(13) & (\DebounceUnit_3|Add0~25\ & VCC)) # (!\DebounceUnit_3|s_debounceCnt\(13) & (!\DebounceUnit_3|Add0~25\))
-- \DebounceUnit_3|Add0~27\ = CARRY((!\DebounceUnit_3|s_debounceCnt\(13) & !\DebounceUnit_3|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(13),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~25\,
	combout => \DebounceUnit_3|Add0~26_combout\,
	cout => \DebounceUnit_3|Add0~27\);

-- Location: LCCOMB_X86_Y32_N6
\DebounceUnit_3|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~12_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datad => \DebounceUnit_3|Add0~26_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~12_combout\);

-- Location: FF_X86_Y32_N7
\DebounceUnit_3|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~12_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(13));

-- Location: LCCOMB_X87_Y32_N6
\DebounceUnit_3|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~28_combout\ = (\DebounceUnit_3|s_debounceCnt\(14) & ((GND) # (!\DebounceUnit_3|Add0~27\))) # (!\DebounceUnit_3|s_debounceCnt\(14) & (\DebounceUnit_3|Add0~27\ $ (GND)))
-- \DebounceUnit_3|Add0~29\ = CARRY((\DebounceUnit_3|s_debounceCnt\(14)) # (!\DebounceUnit_3|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(14),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~27\,
	combout => \DebounceUnit_3|Add0~28_combout\,
	cout => \DebounceUnit_3|Add0~29\);

-- Location: LCCOMB_X87_Y31_N16
\DebounceUnit_3|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~18_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~2_combout\ & ((\DebounceUnit_3|Add0~28_combout\) # (!\DebounceUnit_3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt[11]~2_combout\,
	datac => \DebounceUnit_3|Add0~28_combout\,
	datad => \DebounceUnit_3|s_previousIn~q\,
	combout => \DebounceUnit_3|s_debounceCnt~18_combout\);

-- Location: FF_X87_Y31_N17
\DebounceUnit_3|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~18_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(14));

-- Location: LCCOMB_X87_Y32_N8
\DebounceUnit_3|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~30_combout\ = (\DebounceUnit_3|s_debounceCnt\(15) & (\DebounceUnit_3|Add0~29\ & VCC)) # (!\DebounceUnit_3|s_debounceCnt\(15) & (!\DebounceUnit_3|Add0~29\))
-- \DebounceUnit_3|Add0~31\ = CARRY((!\DebounceUnit_3|s_debounceCnt\(15) & !\DebounceUnit_3|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(15),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~29\,
	combout => \DebounceUnit_3|Add0~30_combout\,
	cout => \DebounceUnit_3|Add0~31\);

-- Location: LCCOMB_X86_Y32_N14
\DebounceUnit_3|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~6_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datac => \DebounceUnit_3|Add0~30_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~6_combout\);

-- Location: FF_X86_Y32_N15
\DebounceUnit_3|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~6_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(15));

-- Location: LCCOMB_X87_Y32_N10
\DebounceUnit_3|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~32_combout\ = (\DebounceUnit_3|s_debounceCnt\(16) & ((GND) # (!\DebounceUnit_3|Add0~31\))) # (!\DebounceUnit_3|s_debounceCnt\(16) & (\DebounceUnit_3|Add0~31\ $ (GND)))
-- \DebounceUnit_3|Add0~33\ = CARRY((\DebounceUnit_3|s_debounceCnt\(16)) # (!\DebounceUnit_3|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(16),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~31\,
	combout => \DebounceUnit_3|Add0~32_combout\,
	cout => \DebounceUnit_3|Add0~33\);

-- Location: LCCOMB_X86_Y32_N16
\DebounceUnit_3|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~7_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datac => \DebounceUnit_3|Add0~32_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~7_combout\);

-- Location: FF_X86_Y32_N17
\DebounceUnit_3|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~7_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(16));

-- Location: LCCOMB_X87_Y32_N12
\DebounceUnit_3|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~34_combout\ = (\DebounceUnit_3|s_debounceCnt\(17) & (\DebounceUnit_3|Add0~33\ & VCC)) # (!\DebounceUnit_3|s_debounceCnt\(17) & (!\DebounceUnit_3|Add0~33\))
-- \DebounceUnit_3|Add0~35\ = CARRY((!\DebounceUnit_3|s_debounceCnt\(17) & !\DebounceUnit_3|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(17),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~33\,
	combout => \DebounceUnit_3|Add0~34_combout\,
	cout => \DebounceUnit_3|Add0~35\);

-- Location: LCCOMB_X87_Y32_N24
\DebounceUnit_3|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~8_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datad => \DebounceUnit_3|Add0~34_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~8_combout\);

-- Location: FF_X87_Y32_N25
\DebounceUnit_3|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~8_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(17));

-- Location: LCCOMB_X87_Y32_N14
\DebounceUnit_3|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~36_combout\ = (\DebounceUnit_3|s_debounceCnt\(18) & ((GND) # (!\DebounceUnit_3|Add0~35\))) # (!\DebounceUnit_3|s_debounceCnt\(18) & (\DebounceUnit_3|Add0~35\ $ (GND)))
-- \DebounceUnit_3|Add0~37\ = CARRY((\DebounceUnit_3|s_debounceCnt\(18)) # (!\DebounceUnit_3|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(18),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~35\,
	combout => \DebounceUnit_3|Add0~36_combout\,
	cout => \DebounceUnit_3|Add0~37\);

-- Location: LCCOMB_X87_Y31_N12
\DebounceUnit_3|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt[18]~19_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~4_combout\ & (\DebounceUnit_3|s_debounceCnt[11]~2_combout\ & ((\DebounceUnit_3|Add0~36_combout\) # (!\DebounceUnit_3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|Add0~36_combout\,
	datab => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	datac => \DebounceUnit_3|s_debounceCnt[11]~2_combout\,
	datad => \DebounceUnit_3|s_previousIn~q\,
	combout => \DebounceUnit_3|s_debounceCnt[18]~19_combout\);

-- Location: FF_X87_Y31_N13
\DebounceUnit_3|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(18));

-- Location: LCCOMB_X87_Y31_N30
\DebounceUnit_3|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt[19]~20_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~4_combout\ & (\DebounceUnit_3|s_debounceCnt[11]~2_combout\ & ((\DebounceUnit_3|Add0~38_combout\) # (!\DebounceUnit_3|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|Add0~38_combout\,
	datab => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	datac => \DebounceUnit_3|s_debounceCnt[11]~2_combout\,
	datad => \DebounceUnit_3|s_previousIn~q\,
	combout => \DebounceUnit_3|s_debounceCnt[19]~20_combout\);

-- Location: FF_X87_Y31_N31
\DebounceUnit_3|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(19));

-- Location: LCCOMB_X86_Y32_N10
\DebounceUnit_3|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_pulsedOut~8_combout\ = (\DebounceUnit_3|s_pulsedOut~7_combout\ & !\DebounceUnit_3|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_pulsedOut~7_combout\,
	datad => \DebounceUnit_3|s_debounceCnt\(5),
	combout => \DebounceUnit_3|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X87_Y33_N22
\DebounceUnit_3|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~12_combout\ = (\DebounceUnit_3|s_debounceCnt\(6) & ((GND) # (!\DebounceUnit_3|Add0~11\))) # (!\DebounceUnit_3|s_debounceCnt\(6) & (\DebounceUnit_3|Add0~11\ $ (GND)))
-- \DebounceUnit_3|Add0~13\ = CARRY((\DebounceUnit_3|s_debounceCnt\(6)) # (!\DebounceUnit_3|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(6),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~11\,
	combout => \DebounceUnit_3|Add0~12_combout\,
	cout => \DebounceUnit_3|Add0~13\);

-- Location: LCCOMB_X87_Y31_N10
\DebounceUnit_3|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~3_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~2_combout\ & ((\DebounceUnit_3|Add0~12_combout\) # (!\DebounceUnit_3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt[11]~2_combout\,
	datac => \DebounceUnit_3|Add0~12_combout\,
	datad => \DebounceUnit_3|s_previousIn~q\,
	combout => \DebounceUnit_3|s_debounceCnt~3_combout\);

-- Location: FF_X87_Y31_N11
\DebounceUnit_3|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~3_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(6));

-- Location: LCCOMB_X87_Y33_N24
\DebounceUnit_3|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~14_combout\ = (\DebounceUnit_3|s_debounceCnt\(7) & (\DebounceUnit_3|Add0~13\ & VCC)) # (!\DebounceUnit_3|s_debounceCnt\(7) & (!\DebounceUnit_3|Add0~13\))
-- \DebounceUnit_3|Add0~15\ = CARRY((!\DebounceUnit_3|s_debounceCnt\(7) & !\DebounceUnit_3|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(7),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~13\,
	combout => \DebounceUnit_3|Add0~14_combout\,
	cout => \DebounceUnit_3|Add0~15\);

-- Location: LCCOMB_X87_Y33_N8
\DebounceUnit_3|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~13_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~5_combout\ & \DebounceUnit_3|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_3|s_debounceCnt[11]~5_combout\,
	datad => \DebounceUnit_3|Add0~14_combout\,
	combout => \DebounceUnit_3|s_debounceCnt~13_combout\);

-- Location: FF_X87_Y33_N9
\DebounceUnit_3|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~13_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(7));

-- Location: LCCOMB_X86_Y32_N28
\DebounceUnit_3|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|LessThan0~0_combout\ = (\DebounceUnit_3|s_debounceCnt\(7)) # ((\DebounceUnit_3|s_debounceCnt\(6) & ((\DebounceUnit_3|s_debounceCnt\(0)) # (!\DebounceUnit_3|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_pulsedOut~8_combout\,
	datab => \DebounceUnit_3|s_debounceCnt\(7),
	datac => \DebounceUnit_3|s_debounceCnt\(0),
	datad => \DebounceUnit_3|s_debounceCnt\(6),
	combout => \DebounceUnit_3|LessThan0~0_combout\);

-- Location: LCCOMB_X86_Y32_N26
\DebounceUnit_3|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|LessThan0~1_combout\ = (\DebounceUnit_3|s_debounceCnt\(10)) # ((\DebounceUnit_3|s_debounceCnt\(9) & (\DebounceUnit_3|LessThan0~0_combout\ & \DebounceUnit_3|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(9),
	datab => \DebounceUnit_3|LessThan0~0_combout\,
	datac => \DebounceUnit_3|s_debounceCnt\(8),
	datad => \DebounceUnit_3|s_debounceCnt\(10),
	combout => \DebounceUnit_3|LessThan0~1_combout\);

-- Location: LCCOMB_X86_Y32_N20
\DebounceUnit_3|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|LessThan0~2_combout\ = (!\DebounceUnit_3|s_debounceCnt\(12) & !\DebounceUnit_3|s_debounceCnt\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_3|s_debounceCnt\(12),
	datad => \DebounceUnit_3|s_debounceCnt\(13),
	combout => \DebounceUnit_3|LessThan0~2_combout\);

-- Location: LCCOMB_X87_Y32_N26
\DebounceUnit_3|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|LessThan0~3_combout\ = (\DebounceUnit_3|s_debounceCnt\(14) & (((\DebounceUnit_3|LessThan0~1_combout\ & \DebounceUnit_3|s_debounceCnt\(11))) # (!\DebounceUnit_3|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|LessThan0~1_combout\,
	datab => \DebounceUnit_3|s_debounceCnt\(14),
	datac => \DebounceUnit_3|s_debounceCnt\(11),
	datad => \DebounceUnit_3|LessThan0~2_combout\,
	combout => \DebounceUnit_3|LessThan0~3_combout\);

-- Location: LCCOMB_X87_Y32_N28
\DebounceUnit_3|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|LessThan0~4_combout\ = (\DebounceUnit_3|s_debounceCnt\(16)) # ((\DebounceUnit_3|s_debounceCnt\(17)) # ((\DebounceUnit_3|LessThan0~3_combout\) # (\DebounceUnit_3|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(16),
	datab => \DebounceUnit_3|s_debounceCnt\(17),
	datac => \DebounceUnit_3|LessThan0~3_combout\,
	datad => \DebounceUnit_3|s_debounceCnt\(15),
	combout => \DebounceUnit_3|LessThan0~4_combout\);

-- Location: LCCOMB_X87_Y32_N30
\DebounceUnit_3|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|LessThan0~5_combout\ = (!\DebounceUnit_3|s_debounceCnt\(21) & !\DebounceUnit_3|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(21),
	datad => \DebounceUnit_3|s_debounceCnt\(20),
	combout => \DebounceUnit_3|LessThan0~5_combout\);

-- Location: LCCOMB_X87_Y31_N26
\DebounceUnit_3|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|LessThan0~6_combout\ = ((\DebounceUnit_3|s_debounceCnt\(19) & (\DebounceUnit_3|LessThan0~4_combout\ & \DebounceUnit_3|s_debounceCnt\(18)))) # (!\DebounceUnit_3|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(19),
	datab => \DebounceUnit_3|LessThan0~4_combout\,
	datac => \DebounceUnit_3|LessThan0~5_combout\,
	datad => \DebounceUnit_3|s_debounceCnt\(18),
	combout => \DebounceUnit_3|LessThan0~6_combout\);

-- Location: LCCOMB_X87_Y31_N14
\DebounceUnit_3|s_debounceCnt[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt[11]~2_combout\ = (\DebounceUnit_3|s_dirtyIn~q\ & ((!\DebounceUnit_3|s_debounceCnt\(22)) # (!\DebounceUnit_3|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_dirtyIn~q\,
	datac => \DebounceUnit_3|LessThan0~6_combout\,
	datad => \DebounceUnit_3|s_debounceCnt\(22),
	combout => \DebounceUnit_3|s_debounceCnt[11]~2_combout\);

-- Location: LCCOMB_X87_Y33_N26
\DebounceUnit_3|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|Add0~16_combout\ = (\DebounceUnit_3|s_debounceCnt\(8) & ((GND) # (!\DebounceUnit_3|Add0~15\))) # (!\DebounceUnit_3|s_debounceCnt\(8) & (\DebounceUnit_3|Add0~15\ $ (GND)))
-- \DebounceUnit_3|Add0~17\ = CARRY((\DebounceUnit_3|s_debounceCnt\(8)) # (!\DebounceUnit_3|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt\(8),
	datad => VCC,
	cin => \DebounceUnit_3|Add0~15\,
	combout => \DebounceUnit_3|Add0~16_combout\,
	cout => \DebounceUnit_3|Add0~17\);

-- Location: LCCOMB_X87_Y31_N6
\DebounceUnit_3|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~14_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~2_combout\ & ((\DebounceUnit_3|Add0~16_combout\) # (!\DebounceUnit_3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|s_debounceCnt[11]~2_combout\,
	datac => \DebounceUnit_3|Add0~16_combout\,
	datad => \DebounceUnit_3|s_previousIn~q\,
	combout => \DebounceUnit_3|s_debounceCnt~14_combout\);

-- Location: FF_X87_Y31_N7
\DebounceUnit_3|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~14_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(8));

-- Location: LCCOMB_X87_Y31_N8
\DebounceUnit_3|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_debounceCnt~15_combout\ = (\DebounceUnit_3|s_debounceCnt[11]~2_combout\ & ((\DebounceUnit_3|Add0~18_combout\) # (!\DebounceUnit_3|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_3|Add0~18_combout\,
	datac => \DebounceUnit_3|s_debounceCnt[11]~2_combout\,
	datad => \DebounceUnit_3|s_previousIn~q\,
	combout => \DebounceUnit_3|s_debounceCnt~15_combout\);

-- Location: FF_X87_Y31_N9
\DebounceUnit_3|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_debounceCnt~15_combout\,
	ena => \DebounceUnit_3|s_debounceCnt[11]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_debounceCnt\(9));

-- Location: LCCOMB_X86_Y32_N22
\DebounceUnit_3|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_pulsedOut~4_combout\ = (!\DebounceUnit_3|s_debounceCnt\(9) & (!\DebounceUnit_3|s_debounceCnt\(7) & (!\DebounceUnit_3|s_debounceCnt\(8) & !\DebounceUnit_3|s_debounceCnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(9),
	datab => \DebounceUnit_3|s_debounceCnt\(7),
	datac => \DebounceUnit_3|s_debounceCnt\(8),
	datad => \DebounceUnit_3|s_debounceCnt\(10),
	combout => \DebounceUnit_3|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X86_Y32_N8
\DebounceUnit_3|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_pulsedOut~3_combout\ = (!\DebounceUnit_3|s_debounceCnt\(13) & (!\DebounceUnit_3|s_debounceCnt\(20) & (!\DebounceUnit_3|s_debounceCnt\(12) & !\DebounceUnit_3|s_debounceCnt\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(13),
	datab => \DebounceUnit_3|s_debounceCnt\(20),
	datac => \DebounceUnit_3|s_debounceCnt\(12),
	datad => \DebounceUnit_3|s_debounceCnt\(21),
	combout => \DebounceUnit_3|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X87_Y31_N18
\DebounceUnit_3|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_pulsedOut~5_combout\ = (!\DebounceUnit_3|s_debounceCnt\(18) & (!\DebounceUnit_3|s_debounceCnt\(14) & (!\DebounceUnit_3|s_debounceCnt\(19) & !\DebounceUnit_3|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(18),
	datab => \DebounceUnit_3|s_debounceCnt\(14),
	datac => \DebounceUnit_3|s_debounceCnt\(19),
	datad => \DebounceUnit_3|s_debounceCnt\(11),
	combout => \DebounceUnit_3|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X86_Y32_N2
\DebounceUnit_3|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_pulsedOut~2_combout\ = (!\DebounceUnit_3|s_debounceCnt\(6) & (!\DebounceUnit_3|s_debounceCnt\(16) & (!\DebounceUnit_3|s_debounceCnt\(15) & !\DebounceUnit_3|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(6),
	datab => \DebounceUnit_3|s_debounceCnt\(16),
	datac => \DebounceUnit_3|s_debounceCnt\(15),
	datad => \DebounceUnit_3|s_debounceCnt\(17),
	combout => \DebounceUnit_3|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X86_Y32_N12
\DebounceUnit_3|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_pulsedOut~6_combout\ = (\DebounceUnit_3|s_pulsedOut~4_combout\ & (\DebounceUnit_3|s_pulsedOut~3_combout\ & (\DebounceUnit_3|s_pulsedOut~5_combout\ & \DebounceUnit_3|s_pulsedOut~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_pulsedOut~4_combout\,
	datab => \DebounceUnit_3|s_pulsedOut~3_combout\,
	datac => \DebounceUnit_3|s_pulsedOut~5_combout\,
	datad => \DebounceUnit_3|s_pulsedOut~2_combout\,
	combout => \DebounceUnit_3|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X87_Y31_N24
\DebounceUnit_3|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_pulsedOut~9_combout\ = (\DebounceUnit_3|s_debounceCnt\(0) & (\DebounceUnit_3|s_previousIn~q\ & (\DebounceUnit_3|s_dirtyIn~q\ & !\DebounceUnit_3|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_debounceCnt\(0),
	datab => \DebounceUnit_3|s_previousIn~q\,
	datac => \DebounceUnit_3|s_dirtyIn~q\,
	datad => \DebounceUnit_3|s_debounceCnt\(22),
	combout => \DebounceUnit_3|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X86_Y32_N0
\DebounceUnit_3|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_3|s_pulsedOut~10_combout\ = (\DebounceUnit_3|s_pulsedOut~6_combout\ & (!\DebounceUnit_3|s_debounceCnt\(5) & (\DebounceUnit_3|s_pulsedOut~7_combout\ & \DebounceUnit_3|s_pulsedOut~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_3|s_pulsedOut~6_combout\,
	datab => \DebounceUnit_3|s_debounceCnt\(5),
	datac => \DebounceUnit_3|s_pulsedOut~7_combout\,
	datad => \DebounceUnit_3|s_pulsedOut~9_combout\,
	combout => \DebounceUnit_3|s_pulsedOut~10_combout\);

-- Location: FF_X86_Y32_N1
\DebounceUnit_3|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_3|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_3|s_pulsedOut~q\);

-- Location: LCCOMB_X70_Y23_N4
\score_guest_IR_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_guest_IR_1~0_combout\ = (!\ir|data\(17) & (\ir|data\(25) & \score_home_IR_3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|data\(17),
	datac => \ir|data\(25),
	datad => \score_home_IR_3~1_combout\,
	combout => \score_guest_IR_1~0_combout\);

-- Location: LCCOMB_X70_Y23_N6
\score_home_IR_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_home_IR_1~1_combout\ = (\score_home_IR_1~0_combout\ & (\score_guest_IR_1~0_combout\ & (\ir|data\(16) & !\ir|data\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \score_home_IR_1~0_combout\,
	datab => \score_guest_IR_1~0_combout\,
	datac => \ir|data\(16),
	datad => \ir|data\(24),
	combout => \score_home_IR_1~1_combout\);

-- Location: FF_X70_Y23_N7
score_home_IR_1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \score_home_IR_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score_home_IR_1~q\);

-- Location: LCCOMB_X66_Y23_N4
\counterUp_score_home|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|process_0~2_combout\ = (!\comb~1_combout\ & (\register_enable_counter|dataOut~q\ & ((\DebounceUnit_3|s_pulsedOut~q\) # (\score_home_IR_1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~1_combout\,
	datab => \register_enable_counter|dataOut~q\,
	datac => \DebounceUnit_3|s_pulsedOut~q\,
	datad => \score_home_IR_1~q\,
	combout => \counterUp_score_home|process_0~2_combout\);

-- Location: LCCOMB_X63_Y23_N8
\counterUp_score_home|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|process_0~3_combout\ = (\counterUp_score_home|process_0~2_combout\ & ((!\counterUp_score_home|s_count\(0)) # (!\counterUp_score_home|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|LessThan1~2_combout\,
	datab => \counterUp_score_home|s_count\(0),
	datad => \counterUp_score_home|process_0~2_combout\,
	combout => \counterUp_score_home|process_0~3_combout\);

-- Location: LCCOMB_X62_Y23_N26
\counterUp_score_home|s_count[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[1]~1_combout\ = (!\counterUp_score_home|process_0~3_combout\ & (!\counterUp_score_home|process_0~4_combout\ & (!\comb~0_combout\ & \counterUp_score_home|process_0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~3_combout\,
	datab => \counterUp_score_home|process_0~4_combout\,
	datac => \comb~0_combout\,
	datad => \counterUp_score_home|process_0~1_combout\,
	combout => \counterUp_score_home|s_count[1]~1_combout\);

-- Location: LCCOMB_X61_Y23_N20
\counterUp_score_home|s_count[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[4]~11_combout\ = (!\counterUp_score_home|process_0~3_combout\ & ((\counterUp_score_home|process_0~4_combout\ & (\counterUp_score_home|Add1~6_combout\)) # (!\counterUp_score_home|process_0~4_combout\ & 
-- ((\counterUp_score_home|Add2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~4_combout\,
	datab => \counterUp_score_home|Add1~6_combout\,
	datac => \counterUp_score_home|process_0~3_combout\,
	datad => \counterUp_score_home|Add2~8_combout\,
	combout => \counterUp_score_home|s_count[4]~11_combout\);

-- Location: LCCOMB_X62_Y23_N8
\counterUp_score_home|s_count[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[4]~12_combout\ = (\counterUp_score_home|s_count[4]~11_combout\) # ((\counterUp_score_home|process_0~3_combout\ & \counterUp_score_home|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|process_0~3_combout\,
	datab => \counterUp_score_home|s_count[4]~11_combout\,
	datad => \counterUp_score_home|Add0~8_combout\,
	combout => \counterUp_score_home|s_count[4]~12_combout\);

-- Location: LCCOMB_X62_Y23_N0
\counterUp_score_home|s_count[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_home|s_count[4]~13_combout\ = (\counterUp_score_home|s_count[1]~1_combout\ & (((\counterUp_score_home|s_count\(4))))) # (!\counterUp_score_home|s_count[1]~1_combout\ & (!\comb~0_combout\ & 
-- ((\counterUp_score_home|s_count[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count[1]~1_combout\,
	datab => \comb~0_combout\,
	datac => \counterUp_score_home|s_count\(4),
	datad => \counterUp_score_home|s_count[4]~12_combout\,
	combout => \counterUp_score_home|s_count[4]~13_combout\);

-- Location: FF_X62_Y23_N1
\counterUp_score_home|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_home|s_count[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_home|s_count\(4));

-- Location: LCCOMB_X62_Y24_N16
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \counterUp_score_home|s_count\(3) $ (VCC)
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\counterUp_score_home|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(3),
	datad => VCC,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X62_Y24_N18
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\counterUp_score_home|s_count\(4) & (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # 
-- (!\counterUp_score_home|s_count\(4) & (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\counterUp_score_home|s_count\(4) & !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(4),
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X62_Y24_N20
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\counterUp_score_home|s_count\(5) & ((GND) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # 
-- (!\counterUp_score_home|s_count\(5) & (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\counterUp_score_home|s_count\(5)) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(5),
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X62_Y24_N22
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\counterUp_score_home|s_count\(6) & (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\counterUp_score_home|s_count\(6) & ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\counterUp_score_home|s_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(6),
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X62_Y24_N24
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\counterUp_score_home|s_count\(7) & (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # 
-- (!\counterUp_score_home|s_count\(7) & (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\counterUp_score_home|s_count\(7) & !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(7),
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X62_Y24_N26
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X61_Y24_N10
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & 
-- !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\);

-- Location: LCCOMB_X61_Y24_N8
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\ = (\counterUp_score_home|s_count\(4) & \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(4),
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\);

-- Location: LCCOMB_X61_Y24_N26
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & 
-- !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\);

-- Location: LCCOMB_X61_Y24_N0
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ = (\counterUp_score_home|s_count\(3) & \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(3),
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\);

-- Location: LCCOMB_X61_Y24_N6
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\ = (\counterUp_score_home|s_count\(2) & !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(2),
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\);

-- Location: LCCOMB_X61_Y24_N4
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\ = (\counterUp_score_home|s_count\(2) & \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(2),
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\);

-- Location: LCCOMB_X61_Y24_N12
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\) # 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\)))
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\) # 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\,
	datad => VCC,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X61_Y24_N14
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & 
-- (((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\) # (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ & 
-- (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\)))
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ & 
-- (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ & !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X61_Y24_N16
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & 
-- ((((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\))))) # 
-- (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\) # (GND))))
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X62_Y24_N4
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_home|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_home|s_count\(7),
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\);

-- Location: LCCOMB_X62_Y24_N10
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ = (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\);

-- Location: LCCOMB_X62_Y24_N30
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & 
-- !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\);

-- Location: LCCOMB_X62_Y24_N0
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\ = (\counterUp_score_home|s_count\(6) & \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(6),
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\);

-- Location: LCCOMB_X62_Y24_N6
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ = (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\);

-- Location: LCCOMB_X62_Y24_N8
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_home|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_home|s_count\(5),
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\);

-- Location: LCCOMB_X61_Y24_N18
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ & 
-- (((!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ & (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ & ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ & 
-- !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\)) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X61_Y24_N20
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- (((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\) # (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\) # 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\)))))
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\) # (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X61_Y24_N22
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & 
-- (((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\) # (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ & 
-- (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\)))
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ & 
-- (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ & !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X61_Y24_N24
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X60_Y24_N30
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & 
-- !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\);

-- Location: LCCOMB_X61_Y24_N28
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\counterUp_score_home|s_count\(4))) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \counterUp_score_home|s_count\(4),
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\);

-- Location: LCCOMB_X60_Y24_N20
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\) # 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X62_Y24_N28
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\counterUp_score_home|s_count\(7))) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(7),
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\);

-- Location: LCCOMB_X59_Y24_N24
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\ = (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\);

-- Location: LCCOMB_X60_Y24_N2
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & 
-- !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\);

-- Location: LCCOMB_X62_Y24_N14
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\counterUp_score_home|s_count\(6)))) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datab => \counterUp_score_home|s_count\(6),
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\);

-- Location: LCCOMB_X59_Y24_N26
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\ = (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\);

-- Location: LCCOMB_X62_Y24_N12
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\counterUp_score_home|s_count\(5))) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(5),
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\);

-- Location: LCCOMB_X59_Y24_N16
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\) # 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\)))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\) # 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\,
	datad => VCC,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X59_Y24_N18
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & 
-- (((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\) # (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\)))) # 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ & 
-- (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\)))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ & 
-- (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X59_Y24_N20
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- (((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\) # (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\)))) # 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\) # 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\)))))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\) # (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X59_Y24_N22
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X60_Y24_N24
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\) # ((!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\,
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\);

-- Location: LCCOMB_X59_Y24_N12
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\) # ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & 
-- !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\);

-- Location: LCCOMB_X59_Y24_N4
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ = (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\);

-- Location: LCCOMB_X60_Y24_N22
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\) # ((!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\);

-- Location: LCCOMB_X59_Y24_N6
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\ = (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\);

-- Location: LCCOMB_X59_Y24_N14
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\) # ((!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\);

-- Location: LCCOMB_X60_Y24_N4
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\);

-- Location: LCCOMB_X60_Y24_N26
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\ = (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\);

-- Location: LCCOMB_X60_Y24_N8
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\) # 
-- (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\)))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\) # 
-- (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\,
	datad => VCC,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X60_Y24_N10
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\) # (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\)))) # 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ & 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\)))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ & 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ & !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X60_Y24_N12
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\) # (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\)))) # 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\) # 
-- (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\)))))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\) # (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X60_Y24_N14
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ & 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ & !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X60_Y24_N16
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X60_Y24_N6
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\) # ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\,
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\);

-- Location: LCCOMB_X60_Y25_N4
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ = (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\);

-- Location: LCCOMB_X61_Y24_N30
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\counterUp_score_home|s_count\(3)))) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \counterUp_score_home|s_count\(3),
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\);

-- Location: LCCOMB_X60_Y25_N30
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\) # ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & 
-- !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\);

-- Location: LCCOMB_X61_Y24_N2
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & 
-- !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\);

-- Location: LCCOMB_X60_Y25_N20
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\) # 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X60_Y25_N22
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\ = (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\);

-- Location: LCCOMB_X60_Y25_N8
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\) # 
-- (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\)))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\) # 
-- (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\,
	datad => VCC,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X60_Y25_N10
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\) # (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\)))) # 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ & 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\)))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ & 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ & !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X60_Y24_N18
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\) # ((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X60_Y24_N0
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\);

-- Location: LCCOMB_X60_Y24_N28
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\) # ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X60_Y25_N18
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\ = (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\);

-- Location: LCCOMB_X60_Y25_N12
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\)))) # 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\)))))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X60_Y25_N14
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ & 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ & !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X60_Y25_N16
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X60_Y25_N26
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\) # ((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X60_Y25_N2
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X60_Y25_N24
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # ((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\);

-- Location: LCCOMB_X60_Y25_N28
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\);

-- Location: LCCOMB_X60_Y25_N0
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\) # ((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\);

-- Location: LCCOMB_X61_Y25_N28
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\);

-- Location: LCCOMB_X62_Y25_N4
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\counterUp_score_home|s_count\(2))) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \counterUp_score_home|s_count\(2),
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\);

-- Location: LCCOMB_X62_Y25_N12
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & 
-- !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\);

-- Location: LCCOMB_X62_Y25_N18
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\ = (\counterUp_score_home|s_count\(2) & \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(2),
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\);

-- Location: LCCOMB_X62_Y25_N24
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\) # 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X62_Y25_N22
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X61_Y25_N2
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\) # 
-- (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\) # 
-- (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X61_Y25_N4
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\) # (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\)))) # 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ & 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\)))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ & 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ & !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X61_Y25_N6
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\)))) # 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\)))))
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X61_Y25_N8
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ & 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ & !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X61_Y25_N10
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X61_Y25_N16
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\);

-- Location: LCCOMB_X61_Y25_N0
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ = (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X61_Y25_N30
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\) # ((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\);

-- Location: LCCOMB_X61_Y25_N14
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X61_Y25_N12
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ = (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X62_Y25_N14
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\) # ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\);

-- Location: LCCOMB_X62_Y25_N30
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\ = (\counterUp_score_home|s_count\(1) & \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(1),
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\);

-- Location: LCCOMB_X62_Y25_N8
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\ = (\counterUp_score_home|s_count\(1) & !\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(1),
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\);

-- Location: LCCOMB_X62_Y25_N10
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\) # 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\,
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X62_Y25_N2
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ = (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\);

-- Location: LCCOMB_X62_Y25_N28
\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ = (\counterUp_score_home|s_count\(1) & \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(1),
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\);

-- Location: LCCOMB_X62_Y25_N16
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\) # 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datad => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X62_Y25_N20
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & 
-- !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\);

-- Location: LCCOMB_X62_Y25_N26
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\ = (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\counterUp_score_home|s_count\(1)))) # (!\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \counterUp_score_home|s_count\(1),
	datac => \Bin2BCD_local_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\);

-- Location: LCCOMB_X61_Y25_N18
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\) # 
-- (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\,
	datad => VCC,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X61_Y25_N20
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ & 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ & !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X61_Y25_N22
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & 
-- ((\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\) # (\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X61_Y25_N24
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ & 
-- (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ & !\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X61_Y25_N26
\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X60_Y26_N10
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \counterUp_score_home|s_count\(3) $ (VCC)
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\counterUp_score_home|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(3),
	datad => VCC,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X60_Y26_N12
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\counterUp_score_home|s_count\(4) & (\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # 
-- (!\counterUp_score_home|s_count\(4) & (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\counterUp_score_home|s_count\(4) & !\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(4),
	datad => VCC,
	cin => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X60_Y26_N14
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\counterUp_score_home|s_count\(5) & ((GND) # (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # 
-- (!\counterUp_score_home|s_count\(5) & (\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\counterUp_score_home|s_count\(5)) # (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(5),
	datad => VCC,
	cin => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X60_Y26_N16
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\counterUp_score_home|s_count\(6) & (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\counterUp_score_home|s_count\(6) & ((\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\counterUp_score_home|s_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(6),
	datad => VCC,
	cin => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X60_Y26_N18
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\counterUp_score_home|s_count\(7) & (\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # 
-- (!\counterUp_score_home|s_count\(7) & (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\counterUp_score_home|s_count\(7) & !\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(7),
	datad => VCC,
	cin => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X60_Y26_N20
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X59_Y26_N24
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ = (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\);

-- Location: LCCOMB_X60_Y26_N24
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ = (\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_home|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \counterUp_score_home|s_count\(7),
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\);

-- Location: LCCOMB_X59_Y26_N22
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ = (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\);

-- Location: LCCOMB_X60_Y26_N22
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ = (\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_home|s_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_home|s_count\(6),
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\);

-- Location: LCCOMB_X60_Y26_N4
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ = (\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_home|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_home|s_count\(5),
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: LCCOMB_X59_Y26_N18
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ = (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\);

-- Location: LCCOMB_X60_Y26_N2
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_home|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \counterUp_score_home|s_count\(4),
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X59_Y26_N28
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ = (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\);

-- Location: LCCOMB_X59_Y26_N30
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ = (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\);

-- Location: LCCOMB_X60_Y26_N8
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ = (\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_home|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \counterUp_score_home|s_count\(3),
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\);

-- Location: LCCOMB_X60_Y26_N30
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ = (\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_home|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_home|s_count\(2),
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\);

-- Location: LCCOMB_X60_Y26_N28
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ = (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_home|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_home|s_count\(2),
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\);

-- Location: LCCOMB_X59_Y26_N4
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ = CARRY((\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\) # 
-- (\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\,
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\,
	datad => VCC,
	cout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\);

-- Location: LCCOMB_X59_Y26_N6
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ = CARRY((!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ & 
-- (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ & !\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\,
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\,
	cout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\);

-- Location: LCCOMB_X59_Y26_N8
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ = CARRY((\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\) # 
-- ((\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\) # (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\,
	cout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\);

-- Location: LCCOMB_X59_Y26_N10
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ = CARRY(((!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ & 
-- !\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\)) # (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\,
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\,
	cout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\);

-- Location: LCCOMB_X59_Y26_N12
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ & 
-- ((\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\) # (\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\,
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\,
	cout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X59_Y26_N14
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ & 
-- (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ & !\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\,
	datab => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	cout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X59_Y26_N16
\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X70_Y23_N10
\return_IR~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \return_IR~11_combout\ = (\ir|data\(16) & !\ir|data\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|data\(16),
	datad => \ir|data\(24),
	combout => \return_IR~11_combout\);

-- Location: LCCOMB_X70_Y23_N2
\score_guest_IR_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_guest_IR_2~0_combout\ = (\return_IR~11_combout\ & (\score_guest_IR_1~0_combout\ & (\ir|data\(18) & !\ir|data\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \return_IR~11_combout\,
	datab => \score_guest_IR_1~0_combout\,
	datac => \ir|data\(18),
	datad => \ir|data\(26),
	combout => \score_guest_IR_2~0_combout\);

-- Location: FF_X70_Y23_N3
score_guest_IR_2 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \score_guest_IR_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score_guest_IR_2~q\);

-- Location: LCCOMB_X70_Y23_N26
\score_guest_IR_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_guest_IR_3~1_combout\ = (\score_home_IR_2~0_combout\ & (!\ir|data\(26) & (\ir|data\(18) & \score_guest_IR_3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \score_home_IR_2~0_combout\,
	datab => \ir|data\(26),
	datac => \ir|data\(18),
	datad => \score_guest_IR_3~0_combout\,
	combout => \score_guest_IR_3~1_combout\);

-- Location: FF_X70_Y23_N27
score_guest_IR_3 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \score_guest_IR_3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score_guest_IR_3~q\);

-- Location: LCCOMB_X69_Y23_N22
\counterUp_score_guest|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|process_0~0_combout\ = (\end_of_period~q\) # ((\end_of_game~q\) # ((!\score_guest_IR_3~q\) # (!\register_enable_counter|dataOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \end_of_period~q\,
	datab => \end_of_game~q\,
	datac => \register_enable_counter|dataOut~q\,
	datad => \score_guest_IR_3~q\,
	combout => \counterUp_score_guest|process_0~0_combout\);

-- Location: LCCOMB_X70_Y23_N24
\score_guest_IR_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \score_guest_IR_1~1_combout\ = (\score_home_IR_2~0_combout\ & (\score_guest_IR_1~0_combout\ & (\ir|data\(18) & !\ir|data\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \score_home_IR_2~0_combout\,
	datab => \score_guest_IR_1~0_combout\,
	datac => \ir|data\(18),
	datad => \ir|data\(26),
	combout => \score_guest_IR_1~1_combout\);

-- Location: FF_X70_Y23_N25
score_guest_IR_1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \score_guest_IR_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \score_guest_IR_1~q\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X86_Y24_N10
\DebounceUnit_2|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_dirtyIn~0_combout\ = !\KEY[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[2]~input_o\,
	combout => \DebounceUnit_2|s_dirtyIn~0_combout\);

-- Location: FF_X86_Y24_N11
\DebounceUnit_2|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_dirtyIn~q\);

-- Location: LCCOMB_X86_Y24_N28
\DebounceUnit_2|s_previousIn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_previousIn~feeder_combout\ = \DebounceUnit_2|s_dirtyIn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DebounceUnit_2|s_dirtyIn~q\,
	combout => \DebounceUnit_2|s_previousIn~feeder_combout\);

-- Location: FF_X86_Y24_N29
\DebounceUnit_2|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_previousIn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_previousIn~q\);

-- Location: LCCOMB_X87_Y24_N10
\DebounceUnit_2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~0_combout\ = \DebounceUnit_2|s_debounceCnt\(0) $ (VCC)
-- \DebounceUnit_2|Add0~1\ = CARRY(\DebounceUnit_2|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(0),
	datad => VCC,
	combout => \DebounceUnit_2|Add0~0_combout\,
	cout => \DebounceUnit_2|Add0~1\);

-- Location: LCCOMB_X86_Y23_N12
\DebounceUnit_2|s_debounceCnt[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt[8]~2_combout\ = (\DebounceUnit_2|s_dirtyIn~q\ & ((!\DebounceUnit_2|s_debounceCnt\(22)) # (!\DebounceUnit_2|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|LessThan0~6_combout\,
	datac => \DebounceUnit_2|s_dirtyIn~q\,
	datad => \DebounceUnit_2|s_debounceCnt\(22),
	combout => \DebounceUnit_2|s_debounceCnt[8]~2_combout\);

-- Location: LCCOMB_X86_Y23_N14
\DebounceUnit_2|s_debounceCnt[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt[8]~4_combout\ = ((\DebounceUnit_2|s_debounceCnt\(22)) # ((\DebounceUnit_2|s_debounceCnt[8]~29_combout\) # (!\DebounceUnit_2|s_previousIn~q\))) # (!\DebounceUnit_2|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_dirtyIn~q\,
	datab => \DebounceUnit_2|s_debounceCnt\(22),
	datac => \DebounceUnit_2|s_debounceCnt[8]~29_combout\,
	datad => \DebounceUnit_2|s_previousIn~q\,
	combout => \DebounceUnit_2|s_debounceCnt[8]~4_combout\);

-- Location: LCCOMB_X87_Y24_N12
\DebounceUnit_2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~2_combout\ = (\DebounceUnit_2|s_debounceCnt\(1) & (\DebounceUnit_2|Add0~1\ & VCC)) # (!\DebounceUnit_2|s_debounceCnt\(1) & (!\DebounceUnit_2|Add0~1\))
-- \DebounceUnit_2|Add0~3\ = CARRY((!\DebounceUnit_2|s_debounceCnt\(1) & !\DebounceUnit_2|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(1),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~1\,
	combout => \DebounceUnit_2|Add0~2_combout\,
	cout => \DebounceUnit_2|Add0~3\);

-- Location: LCCOMB_X87_Y24_N8
\DebounceUnit_2|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~21_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~5_combout\ & \DebounceUnit_2|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	datad => \DebounceUnit_2|Add0~2_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~21_combout\);

-- Location: FF_X87_Y24_N9
\DebounceUnit_2|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~21_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(1));

-- Location: LCCOMB_X87_Y24_N14
\DebounceUnit_2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~4_combout\ = (\DebounceUnit_2|s_debounceCnt\(2) & ((GND) # (!\DebounceUnit_2|Add0~3\))) # (!\DebounceUnit_2|s_debounceCnt\(2) & (\DebounceUnit_2|Add0~3\ $ (GND)))
-- \DebounceUnit_2|Add0~5\ = CARRY((\DebounceUnit_2|s_debounceCnt\(2)) # (!\DebounceUnit_2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(2),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~3\,
	combout => \DebounceUnit_2|Add0~4_combout\,
	cout => \DebounceUnit_2|Add0~5\);

-- Location: LCCOMB_X87_Y24_N6
\DebounceUnit_2|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~22_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~5_combout\ & \DebounceUnit_2|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	datac => \DebounceUnit_2|Add0~4_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~22_combout\);

-- Location: FF_X87_Y24_N7
\DebounceUnit_2|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~22_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(2));

-- Location: LCCOMB_X87_Y24_N16
\DebounceUnit_2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~6_combout\ = (\DebounceUnit_2|s_debounceCnt\(3) & (\DebounceUnit_2|Add0~5\ & VCC)) # (!\DebounceUnit_2|s_debounceCnt\(3) & (!\DebounceUnit_2|Add0~5\))
-- \DebounceUnit_2|Add0~7\ = CARRY((!\DebounceUnit_2|s_debounceCnt\(3) & !\DebounceUnit_2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(3),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~5\,
	combout => \DebounceUnit_2|Add0~6_combout\,
	cout => \DebounceUnit_2|Add0~7\);

-- Location: LCCOMB_X87_Y24_N0
\DebounceUnit_2|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~23_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~5_combout\ & \DebounceUnit_2|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	datad => \DebounceUnit_2|Add0~6_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~23_combout\);

-- Location: FF_X87_Y24_N1
\DebounceUnit_2|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~23_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(3));

-- Location: LCCOMB_X87_Y24_N18
\DebounceUnit_2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~8_combout\ = (\DebounceUnit_2|s_debounceCnt\(4) & ((GND) # (!\DebounceUnit_2|Add0~7\))) # (!\DebounceUnit_2|s_debounceCnt\(4) & (\DebounceUnit_2|Add0~7\ $ (GND)))
-- \DebounceUnit_2|Add0~9\ = CARRY((\DebounceUnit_2|s_debounceCnt\(4)) # (!\DebounceUnit_2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(4),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~7\,
	combout => \DebounceUnit_2|Add0~8_combout\,
	cout => \DebounceUnit_2|Add0~9\);

-- Location: LCCOMB_X87_Y24_N2
\DebounceUnit_2|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~24_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~5_combout\ & \DebounceUnit_2|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	datad => \DebounceUnit_2|Add0~8_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~24_combout\);

-- Location: FF_X87_Y24_N3
\DebounceUnit_2|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~24_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(4));

-- Location: LCCOMB_X87_Y24_N20
\DebounceUnit_2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~10_combout\ = (\DebounceUnit_2|s_debounceCnt\(5) & (\DebounceUnit_2|Add0~9\ & VCC)) # (!\DebounceUnit_2|s_debounceCnt\(5) & (!\DebounceUnit_2|Add0~9\))
-- \DebounceUnit_2|Add0~11\ = CARRY((!\DebounceUnit_2|s_debounceCnt\(5) & !\DebounceUnit_2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(5),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~9\,
	combout => \DebounceUnit_2|Add0~10_combout\,
	cout => \DebounceUnit_2|Add0~11\);

-- Location: LCCOMB_X86_Y24_N2
\DebounceUnit_2|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~25_combout\ = (\DebounceUnit_2|Add0~10_combout\ & \DebounceUnit_2|s_debounceCnt[8]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_2|Add0~10_combout\,
	datad => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~25_combout\);

-- Location: FF_X86_Y24_N3
\DebounceUnit_2|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~25_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(5));

-- Location: LCCOMB_X87_Y24_N22
\DebounceUnit_2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~12_combout\ = (\DebounceUnit_2|s_debounceCnt\(6) & ((GND) # (!\DebounceUnit_2|Add0~11\))) # (!\DebounceUnit_2|s_debounceCnt\(6) & (\DebounceUnit_2|Add0~11\ $ (GND)))
-- \DebounceUnit_2|Add0~13\ = CARRY((\DebounceUnit_2|s_debounceCnt\(6)) # (!\DebounceUnit_2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(6),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~11\,
	combout => \DebounceUnit_2|Add0~12_combout\,
	cout => \DebounceUnit_2|Add0~13\);

-- Location: LCCOMB_X86_Y24_N30
\DebounceUnit_2|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~3_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~2_combout\ & ((\DebounceUnit_2|Add0~12_combout\) # (!\DebounceUnit_2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_previousIn~q\,
	datac => \DebounceUnit_2|s_debounceCnt[8]~2_combout\,
	datad => \DebounceUnit_2|Add0~12_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~3_combout\);

-- Location: FF_X86_Y24_N31
\DebounceUnit_2|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~3_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(6));

-- Location: LCCOMB_X87_Y24_N24
\DebounceUnit_2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~14_combout\ = (\DebounceUnit_2|s_debounceCnt\(7) & (\DebounceUnit_2|Add0~13\ & VCC)) # (!\DebounceUnit_2|s_debounceCnt\(7) & (!\DebounceUnit_2|Add0~13\))
-- \DebounceUnit_2|Add0~15\ = CARRY((!\DebounceUnit_2|s_debounceCnt\(7) & !\DebounceUnit_2|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(7),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~13\,
	combout => \DebounceUnit_2|Add0~14_combout\,
	cout => \DebounceUnit_2|Add0~15\);

-- Location: LCCOMB_X86_Y24_N16
\DebounceUnit_2|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~13_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~5_combout\ & \DebounceUnit_2|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	datad => \DebounceUnit_2|Add0~14_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~13_combout\);

-- Location: FF_X86_Y24_N17
\DebounceUnit_2|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~13_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(7));

-- Location: LCCOMB_X87_Y24_N26
\DebounceUnit_2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~16_combout\ = (\DebounceUnit_2|s_debounceCnt\(8) & ((GND) # (!\DebounceUnit_2|Add0~15\))) # (!\DebounceUnit_2|s_debounceCnt\(8) & (\DebounceUnit_2|Add0~15\ $ (GND)))
-- \DebounceUnit_2|Add0~17\ = CARRY((\DebounceUnit_2|s_debounceCnt\(8)) # (!\DebounceUnit_2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(8),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~15\,
	combout => \DebounceUnit_2|Add0~16_combout\,
	cout => \DebounceUnit_2|Add0~17\);

-- Location: LCCOMB_X86_Y24_N18
\DebounceUnit_2|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~14_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~2_combout\ & ((\DebounceUnit_2|Add0~16_combout\) # (!\DebounceUnit_2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_previousIn~q\,
	datac => \DebounceUnit_2|s_debounceCnt[8]~2_combout\,
	datad => \DebounceUnit_2|Add0~16_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~14_combout\);

-- Location: FF_X86_Y24_N19
\DebounceUnit_2|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~14_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(8));

-- Location: LCCOMB_X87_Y24_N28
\DebounceUnit_2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~18_combout\ = (\DebounceUnit_2|s_debounceCnt\(9) & (\DebounceUnit_2|Add0~17\ & VCC)) # (!\DebounceUnit_2|s_debounceCnt\(9) & (!\DebounceUnit_2|Add0~17\))
-- \DebounceUnit_2|Add0~19\ = CARRY((!\DebounceUnit_2|s_debounceCnt\(9) & !\DebounceUnit_2|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(9),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~17\,
	combout => \DebounceUnit_2|Add0~18_combout\,
	cout => \DebounceUnit_2|Add0~19\);

-- Location: LCCOMB_X86_Y24_N0
\DebounceUnit_2|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~15_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~2_combout\ & ((\DebounceUnit_2|Add0~18_combout\) # (!\DebounceUnit_2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_previousIn~q\,
	datac => \DebounceUnit_2|s_debounceCnt[8]~2_combout\,
	datad => \DebounceUnit_2|Add0~18_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~15_combout\);

-- Location: FF_X86_Y24_N1
\DebounceUnit_2|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~15_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(9));

-- Location: LCCOMB_X87_Y24_N30
\DebounceUnit_2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~20_combout\ = (\DebounceUnit_2|s_debounceCnt\(10) & ((GND) # (!\DebounceUnit_2|Add0~19\))) # (!\DebounceUnit_2|s_debounceCnt\(10) & (\DebounceUnit_2|Add0~19\ $ (GND)))
-- \DebounceUnit_2|Add0~21\ = CARRY((\DebounceUnit_2|s_debounceCnt\(10)) # (!\DebounceUnit_2|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(10),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~19\,
	combout => \DebounceUnit_2|Add0~20_combout\,
	cout => \DebounceUnit_2|Add0~21\);

-- Location: LCCOMB_X86_Y24_N14
\DebounceUnit_2|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~16_combout\ = (\DebounceUnit_2|Add0~20_combout\ & \DebounceUnit_2|s_debounceCnt[8]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_2|Add0~20_combout\,
	datad => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~16_combout\);

-- Location: FF_X86_Y24_N15
\DebounceUnit_2|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~16_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(10));

-- Location: LCCOMB_X87_Y23_N0
\DebounceUnit_2|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~22_combout\ = (\DebounceUnit_2|s_debounceCnt\(11) & (\DebounceUnit_2|Add0~21\ & VCC)) # (!\DebounceUnit_2|s_debounceCnt\(11) & (!\DebounceUnit_2|Add0~21\))
-- \DebounceUnit_2|Add0~23\ = CARRY((!\DebounceUnit_2|s_debounceCnt\(11) & !\DebounceUnit_2|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(11),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~21\,
	combout => \DebounceUnit_2|Add0~22_combout\,
	cout => \DebounceUnit_2|Add0~23\);

-- Location: LCCOMB_X86_Y23_N16
\DebounceUnit_2|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~17_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~2_combout\ & ((\DebounceUnit_2|Add0~22_combout\) # (!\DebounceUnit_2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt[8]~2_combout\,
	datac => \DebounceUnit_2|Add0~22_combout\,
	datad => \DebounceUnit_2|s_previousIn~q\,
	combout => \DebounceUnit_2|s_debounceCnt~17_combout\);

-- Location: FF_X86_Y23_N17
\DebounceUnit_2|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~17_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(11));

-- Location: LCCOMB_X87_Y23_N2
\DebounceUnit_2|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~24_combout\ = (\DebounceUnit_2|s_debounceCnt\(12) & ((GND) # (!\DebounceUnit_2|Add0~23\))) # (!\DebounceUnit_2|s_debounceCnt\(12) & (\DebounceUnit_2|Add0~23\ $ (GND)))
-- \DebounceUnit_2|Add0~25\ = CARRY((\DebounceUnit_2|s_debounceCnt\(12)) # (!\DebounceUnit_2|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(12),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~23\,
	combout => \DebounceUnit_2|Add0~24_combout\,
	cout => \DebounceUnit_2|Add0~25\);

-- Location: LCCOMB_X88_Y23_N0
\DebounceUnit_2|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~11_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~5_combout\ & \DebounceUnit_2|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	datad => \DebounceUnit_2|Add0~24_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~11_combout\);

-- Location: FF_X88_Y23_N1
\DebounceUnit_2|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~11_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(12));

-- Location: LCCOMB_X87_Y23_N4
\DebounceUnit_2|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~26_combout\ = (\DebounceUnit_2|s_debounceCnt\(13) & (\DebounceUnit_2|Add0~25\ & VCC)) # (!\DebounceUnit_2|s_debounceCnt\(13) & (!\DebounceUnit_2|Add0~25\))
-- \DebounceUnit_2|Add0~27\ = CARRY((!\DebounceUnit_2|s_debounceCnt\(13) & !\DebounceUnit_2|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(13),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~25\,
	combout => \DebounceUnit_2|Add0~26_combout\,
	cout => \DebounceUnit_2|Add0~27\);

-- Location: LCCOMB_X88_Y23_N2
\DebounceUnit_2|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~12_combout\ = (\DebounceUnit_2|Add0~26_combout\ & \DebounceUnit_2|s_debounceCnt[8]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_2|Add0~26_combout\,
	datad => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~12_combout\);

-- Location: FF_X88_Y23_N3
\DebounceUnit_2|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~12_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(13));

-- Location: LCCOMB_X87_Y23_N6
\DebounceUnit_2|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~28_combout\ = (\DebounceUnit_2|s_debounceCnt\(14) & ((GND) # (!\DebounceUnit_2|Add0~27\))) # (!\DebounceUnit_2|s_debounceCnt\(14) & (\DebounceUnit_2|Add0~27\ $ (GND)))
-- \DebounceUnit_2|Add0~29\ = CARRY((\DebounceUnit_2|s_debounceCnt\(14)) # (!\DebounceUnit_2|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(14),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~27\,
	combout => \DebounceUnit_2|Add0~28_combout\,
	cout => \DebounceUnit_2|Add0~29\);

-- Location: LCCOMB_X86_Y23_N18
\DebounceUnit_2|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~18_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~2_combout\ & ((\DebounceUnit_2|Add0~28_combout\) # (!\DebounceUnit_2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_previousIn~q\,
	datac => \DebounceUnit_2|Add0~28_combout\,
	datad => \DebounceUnit_2|s_debounceCnt[8]~2_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~18_combout\);

-- Location: FF_X86_Y23_N19
\DebounceUnit_2|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~18_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(14));

-- Location: LCCOMB_X87_Y23_N8
\DebounceUnit_2|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~30_combout\ = (\DebounceUnit_2|s_debounceCnt\(15) & (\DebounceUnit_2|Add0~29\ & VCC)) # (!\DebounceUnit_2|s_debounceCnt\(15) & (!\DebounceUnit_2|Add0~29\))
-- \DebounceUnit_2|Add0~31\ = CARRY((!\DebounceUnit_2|s_debounceCnt\(15) & !\DebounceUnit_2|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(15),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~29\,
	combout => \DebounceUnit_2|Add0~30_combout\,
	cout => \DebounceUnit_2|Add0~31\);

-- Location: LCCOMB_X86_Y23_N28
\DebounceUnit_2|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~6_combout\ = (\DebounceUnit_2|Add0~30_combout\ & \DebounceUnit_2|s_debounceCnt[8]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_2|Add0~30_combout\,
	datad => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~6_combout\);

-- Location: FF_X86_Y23_N29
\DebounceUnit_2|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~6_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(15));

-- Location: LCCOMB_X87_Y23_N10
\DebounceUnit_2|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~32_combout\ = (\DebounceUnit_2|s_debounceCnt\(16) & ((GND) # (!\DebounceUnit_2|Add0~31\))) # (!\DebounceUnit_2|s_debounceCnt\(16) & (\DebounceUnit_2|Add0~31\ $ (GND)))
-- \DebounceUnit_2|Add0~33\ = CARRY((\DebounceUnit_2|s_debounceCnt\(16)) # (!\DebounceUnit_2|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(16),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~31\,
	combout => \DebounceUnit_2|Add0~32_combout\,
	cout => \DebounceUnit_2|Add0~33\);

-- Location: LCCOMB_X87_Y23_N24
\DebounceUnit_2|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~7_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~5_combout\ & \DebounceUnit_2|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	datad => \DebounceUnit_2|Add0~32_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~7_combout\);

-- Location: FF_X87_Y23_N25
\DebounceUnit_2|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~7_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(16));

-- Location: LCCOMB_X87_Y23_N12
\DebounceUnit_2|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~34_combout\ = (\DebounceUnit_2|s_debounceCnt\(17) & (\DebounceUnit_2|Add0~33\ & VCC)) # (!\DebounceUnit_2|s_debounceCnt\(17) & (!\DebounceUnit_2|Add0~33\))
-- \DebounceUnit_2|Add0~35\ = CARRY((!\DebounceUnit_2|s_debounceCnt\(17) & !\DebounceUnit_2|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(17),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~33\,
	combout => \DebounceUnit_2|Add0~34_combout\,
	cout => \DebounceUnit_2|Add0~35\);

-- Location: LCCOMB_X87_Y23_N26
\DebounceUnit_2|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~8_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~5_combout\ & \DebounceUnit_2|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	datad => \DebounceUnit_2|Add0~34_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~8_combout\);

-- Location: FF_X87_Y23_N27
\DebounceUnit_2|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~8_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(17));

-- Location: LCCOMB_X87_Y23_N14
\DebounceUnit_2|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~36_combout\ = (\DebounceUnit_2|s_debounceCnt\(18) & ((GND) # (!\DebounceUnit_2|Add0~35\))) # (!\DebounceUnit_2|s_debounceCnt\(18) & (\DebounceUnit_2|Add0~35\ $ (GND)))
-- \DebounceUnit_2|Add0~37\ = CARRY((\DebounceUnit_2|s_debounceCnt\(18)) # (!\DebounceUnit_2|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(18),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~35\,
	combout => \DebounceUnit_2|Add0~36_combout\,
	cout => \DebounceUnit_2|Add0~37\);

-- Location: LCCOMB_X86_Y23_N24
\DebounceUnit_2|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt[18]~19_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~2_combout\ & (\DebounceUnit_2|s_debounceCnt[8]~4_combout\ & ((\DebounceUnit_2|Add0~36_combout\) # (!\DebounceUnit_2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt[8]~2_combout\,
	datab => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	datac => \DebounceUnit_2|Add0~36_combout\,
	datad => \DebounceUnit_2|s_previousIn~q\,
	combout => \DebounceUnit_2|s_debounceCnt[18]~19_combout\);

-- Location: FF_X86_Y23_N25
\DebounceUnit_2|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(18));

-- Location: LCCOMB_X87_Y23_N16
\DebounceUnit_2|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~38_combout\ = (\DebounceUnit_2|s_debounceCnt\(19) & (\DebounceUnit_2|Add0~37\ & VCC)) # (!\DebounceUnit_2|s_debounceCnt\(19) & (!\DebounceUnit_2|Add0~37\))
-- \DebounceUnit_2|Add0~39\ = CARRY((!\DebounceUnit_2|s_debounceCnt\(19) & !\DebounceUnit_2|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(19),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~37\,
	combout => \DebounceUnit_2|Add0~38_combout\,
	cout => \DebounceUnit_2|Add0~39\);

-- Location: LCCOMB_X86_Y23_N22
\DebounceUnit_2|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt[19]~20_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~2_combout\ & (\DebounceUnit_2|s_debounceCnt[8]~4_combout\ & ((\DebounceUnit_2|Add0~38_combout\) # (!\DebounceUnit_2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt[8]~2_combout\,
	datab => \DebounceUnit_2|Add0~38_combout\,
	datac => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	datad => \DebounceUnit_2|s_previousIn~q\,
	combout => \DebounceUnit_2|s_debounceCnt[19]~20_combout\);

-- Location: FF_X86_Y23_N23
\DebounceUnit_2|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(19));

-- Location: LCCOMB_X87_Y23_N28
\DebounceUnit_2|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|LessThan0~2_combout\ = (!\DebounceUnit_2|s_debounceCnt\(13) & !\DebounceUnit_2|s_debounceCnt\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(13),
	datac => \DebounceUnit_2|s_debounceCnt\(12),
	combout => \DebounceUnit_2|LessThan0~2_combout\);

-- Location: LCCOMB_X87_Y24_N4
\DebounceUnit_2|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_pulsedOut~7_combout\ = (!\DebounceUnit_2|s_debounceCnt\(2) & (!\DebounceUnit_2|s_debounceCnt\(4) & (!\DebounceUnit_2|s_debounceCnt\(1) & !\DebounceUnit_2|s_debounceCnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(2),
	datab => \DebounceUnit_2|s_debounceCnt\(4),
	datac => \DebounceUnit_2|s_debounceCnt\(1),
	datad => \DebounceUnit_2|s_debounceCnt\(3),
	combout => \DebounceUnit_2|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X86_Y24_N4
\DebounceUnit_2|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_pulsedOut~8_combout\ = (!\DebounceUnit_2|s_debounceCnt\(5) & \DebounceUnit_2|s_pulsedOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(5),
	datad => \DebounceUnit_2|s_pulsedOut~7_combout\,
	combout => \DebounceUnit_2|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X86_Y24_N22
\DebounceUnit_2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|LessThan0~0_combout\ = (\DebounceUnit_2|s_debounceCnt\(7)) # ((\DebounceUnit_2|s_debounceCnt\(6) & ((\DebounceUnit_2|s_debounceCnt\(0)) # (!\DebounceUnit_2|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(6),
	datab => \DebounceUnit_2|s_debounceCnt\(7),
	datac => \DebounceUnit_2|s_pulsedOut~8_combout\,
	datad => \DebounceUnit_2|s_debounceCnt\(0),
	combout => \DebounceUnit_2|LessThan0~0_combout\);

-- Location: LCCOMB_X86_Y24_N8
\DebounceUnit_2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|LessThan0~1_combout\ = (\DebounceUnit_2|s_debounceCnt\(10)) # ((\DebounceUnit_2|LessThan0~0_combout\ & (\DebounceUnit_2|s_debounceCnt\(9) & \DebounceUnit_2|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|LessThan0~0_combout\,
	datab => \DebounceUnit_2|s_debounceCnt\(9),
	datac => \DebounceUnit_2|s_debounceCnt\(10),
	datad => \DebounceUnit_2|s_debounceCnt\(8),
	combout => \DebounceUnit_2|LessThan0~1_combout\);

-- Location: LCCOMB_X86_Y23_N30
\DebounceUnit_2|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|LessThan0~3_combout\ = (\DebounceUnit_2|s_debounceCnt\(14) & (((\DebounceUnit_2|s_debounceCnt\(11) & \DebounceUnit_2|LessThan0~1_combout\)) # (!\DebounceUnit_2|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|LessThan0~2_combout\,
	datab => \DebounceUnit_2|s_debounceCnt\(11),
	datac => \DebounceUnit_2|LessThan0~1_combout\,
	datad => \DebounceUnit_2|s_debounceCnt\(14),
	combout => \DebounceUnit_2|LessThan0~3_combout\);

-- Location: LCCOMB_X86_Y23_N8
\DebounceUnit_2|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|LessThan0~4_combout\ = (\DebounceUnit_2|LessThan0~3_combout\) # ((\DebounceUnit_2|s_debounceCnt\(16)) # ((\DebounceUnit_2|s_debounceCnt\(17)) # (\DebounceUnit_2|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|LessThan0~3_combout\,
	datab => \DebounceUnit_2|s_debounceCnt\(16),
	datac => \DebounceUnit_2|s_debounceCnt\(17),
	datad => \DebounceUnit_2|s_debounceCnt\(15),
	combout => \DebounceUnit_2|LessThan0~4_combout\);

-- Location: LCCOMB_X87_Y23_N18
\DebounceUnit_2|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~40_combout\ = (\DebounceUnit_2|s_debounceCnt\(20) & ((GND) # (!\DebounceUnit_2|Add0~39\))) # (!\DebounceUnit_2|s_debounceCnt\(20) & (\DebounceUnit_2|Add0~39\ $ (GND)))
-- \DebounceUnit_2|Add0~41\ = CARRY((\DebounceUnit_2|s_debounceCnt\(20)) # (!\DebounceUnit_2|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DebounceUnit_2|s_debounceCnt\(20),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~39\,
	combout => \DebounceUnit_2|Add0~40_combout\,
	cout => \DebounceUnit_2|Add0~41\);

-- Location: LCCOMB_X88_Y23_N12
\DebounceUnit_2|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt[20]~9_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~5_combout\ & (\DebounceUnit_2|s_debounceCnt[8]~4_combout\ & \DebounceUnit_2|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	datab => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	datad => \DebounceUnit_2|Add0~40_combout\,
	combout => \DebounceUnit_2|s_debounceCnt[20]~9_combout\);

-- Location: FF_X88_Y23_N13
\DebounceUnit_2|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(20));

-- Location: LCCOMB_X87_Y23_N20
\DebounceUnit_2|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~42_combout\ = (\DebounceUnit_2|s_debounceCnt\(21) & (\DebounceUnit_2|Add0~41\ & VCC)) # (!\DebounceUnit_2|s_debounceCnt\(21) & (!\DebounceUnit_2|Add0~41\))
-- \DebounceUnit_2|Add0~43\ = CARRY((!\DebounceUnit_2|s_debounceCnt\(21) & !\DebounceUnit_2|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(21),
	datad => VCC,
	cin => \DebounceUnit_2|Add0~41\,
	combout => \DebounceUnit_2|Add0~42_combout\,
	cout => \DebounceUnit_2|Add0~43\);

-- Location: LCCOMB_X88_Y23_N30
\DebounceUnit_2|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt[21]~10_combout\ = (\DebounceUnit_2|s_debounceCnt[8]~5_combout\ & (\DebounceUnit_2|s_debounceCnt[8]~4_combout\ & \DebounceUnit_2|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	datab => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	datad => \DebounceUnit_2|Add0~42_combout\,
	combout => \DebounceUnit_2|s_debounceCnt[21]~10_combout\);

-- Location: FF_X88_Y23_N31
\DebounceUnit_2|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(21));

-- Location: LCCOMB_X87_Y23_N30
\DebounceUnit_2|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|LessThan0~5_combout\ = (!\DebounceUnit_2|s_debounceCnt\(21) & !\DebounceUnit_2|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(21),
	datac => \DebounceUnit_2|s_debounceCnt\(20),
	combout => \DebounceUnit_2|LessThan0~5_combout\);

-- Location: LCCOMB_X86_Y23_N10
\DebounceUnit_2|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|LessThan0~6_combout\ = ((\DebounceUnit_2|s_debounceCnt\(19) & (\DebounceUnit_2|LessThan0~4_combout\ & \DebounceUnit_2|s_debounceCnt\(18)))) # (!\DebounceUnit_2|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(19),
	datab => \DebounceUnit_2|LessThan0~4_combout\,
	datac => \DebounceUnit_2|LessThan0~5_combout\,
	datad => \DebounceUnit_2|s_debounceCnt\(18),
	combout => \DebounceUnit_2|LessThan0~6_combout\);

-- Location: LCCOMB_X86_Y23_N0
\DebounceUnit_2|s_debounceCnt[8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt[8]~5_combout\ = (\DebounceUnit_2|s_dirtyIn~q\ & (\DebounceUnit_2|s_previousIn~q\ & ((!\DebounceUnit_2|s_debounceCnt\(22)) # (!\DebounceUnit_2|LessThan0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|LessThan0~6_combout\,
	datab => \DebounceUnit_2|s_debounceCnt\(22),
	datac => \DebounceUnit_2|s_dirtyIn~q\,
	datad => \DebounceUnit_2|s_previousIn~q\,
	combout => \DebounceUnit_2|s_debounceCnt[8]~5_combout\);

-- Location: LCCOMB_X86_Y24_N6
\DebounceUnit_2|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt~26_combout\ = (\DebounceUnit_2|Add0~0_combout\ & \DebounceUnit_2|s_debounceCnt[8]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DebounceUnit_2|Add0~0_combout\,
	datad => \DebounceUnit_2|s_debounceCnt[8]~5_combout\,
	combout => \DebounceUnit_2|s_debounceCnt~26_combout\);

-- Location: FF_X86_Y24_N7
\DebounceUnit_2|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt~26_combout\,
	ena => \DebounceUnit_2|s_debounceCnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(0));

-- Location: LCCOMB_X86_Y23_N26
\DebounceUnit_2|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_pulsedOut~2_combout\ = (!\DebounceUnit_2|s_debounceCnt\(6) & (!\DebounceUnit_2|s_debounceCnt\(16) & (!\DebounceUnit_2|s_debounceCnt\(17) & !\DebounceUnit_2|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(6),
	datab => \DebounceUnit_2|s_debounceCnt\(16),
	datac => \DebounceUnit_2|s_debounceCnt\(17),
	datad => \DebounceUnit_2|s_debounceCnt\(15),
	combout => \DebounceUnit_2|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X88_Y23_N28
\DebounceUnit_2|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_pulsedOut~3_combout\ = (!\DebounceUnit_2|s_debounceCnt\(20) & (!\DebounceUnit_2|s_debounceCnt\(13) & (!\DebounceUnit_2|s_debounceCnt\(21) & !\DebounceUnit_2|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(20),
	datab => \DebounceUnit_2|s_debounceCnt\(13),
	datac => \DebounceUnit_2|s_debounceCnt\(21),
	datad => \DebounceUnit_2|s_debounceCnt\(12),
	combout => \DebounceUnit_2|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X86_Y23_N4
\DebounceUnit_2|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_pulsedOut~5_combout\ = (!\DebounceUnit_2|s_debounceCnt\(14) & (!\DebounceUnit_2|s_debounceCnt\(18) & (!\DebounceUnit_2|s_debounceCnt\(19) & !\DebounceUnit_2|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(14),
	datab => \DebounceUnit_2|s_debounceCnt\(18),
	datac => \DebounceUnit_2|s_debounceCnt\(19),
	datad => \DebounceUnit_2|s_debounceCnt\(11),
	combout => \DebounceUnit_2|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X86_Y24_N20
\DebounceUnit_2|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_pulsedOut~4_combout\ = (!\DebounceUnit_2|s_debounceCnt\(9) & (!\DebounceUnit_2|s_debounceCnt\(8) & (!\DebounceUnit_2|s_debounceCnt\(10) & !\DebounceUnit_2|s_debounceCnt\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(9),
	datab => \DebounceUnit_2|s_debounceCnt\(8),
	datac => \DebounceUnit_2|s_debounceCnt\(10),
	datad => \DebounceUnit_2|s_debounceCnt\(7),
	combout => \DebounceUnit_2|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X86_Y23_N6
\DebounceUnit_2|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_pulsedOut~6_combout\ = (\DebounceUnit_2|s_pulsedOut~2_combout\ & (\DebounceUnit_2|s_pulsedOut~3_combout\ & (\DebounceUnit_2|s_pulsedOut~5_combout\ & \DebounceUnit_2|s_pulsedOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_pulsedOut~2_combout\,
	datab => \DebounceUnit_2|s_pulsedOut~3_combout\,
	datac => \DebounceUnit_2|s_pulsedOut~5_combout\,
	datad => \DebounceUnit_2|s_pulsedOut~4_combout\,
	combout => \DebounceUnit_2|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X86_Y24_N26
\DebounceUnit_2|s_debounceCnt[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt[8]~29_combout\ = (\DebounceUnit_2|s_debounceCnt\(0)) # ((\DebounceUnit_2|s_debounceCnt\(5)) # ((!\DebounceUnit_2|s_pulsedOut~7_combout\) # (!\DebounceUnit_2|s_pulsedOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_debounceCnt\(0),
	datab => \DebounceUnit_2|s_debounceCnt\(5),
	datac => \DebounceUnit_2|s_pulsedOut~6_combout\,
	datad => \DebounceUnit_2|s_pulsedOut~7_combout\,
	combout => \DebounceUnit_2|s_debounceCnt[8]~29_combout\);

-- Location: LCCOMB_X87_Y23_N22
\DebounceUnit_2|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|Add0~44_combout\ = \DebounceUnit_2|Add0~43\ $ (\DebounceUnit_2|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DebounceUnit_2|s_debounceCnt\(22),
	cin => \DebounceUnit_2|Add0~43\,
	combout => \DebounceUnit_2|Add0~44_combout\);

-- Location: LCCOMB_X86_Y23_N2
\DebounceUnit_2|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt[22]~27_combout\ = (\DebounceUnit_2|s_previousIn~q\ & (((!\DebounceUnit_2|s_debounceCnt\(22) & !\DebounceUnit_2|s_debounceCnt[8]~29_combout\)) # (!\DebounceUnit_2|Add0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_previousIn~q\,
	datab => \DebounceUnit_2|s_debounceCnt\(22),
	datac => \DebounceUnit_2|s_debounceCnt[8]~29_combout\,
	datad => \DebounceUnit_2|Add0~44_combout\,
	combout => \DebounceUnit_2|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X86_Y23_N20
\DebounceUnit_2|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_debounceCnt[22]~28_combout\ = (\DebounceUnit_2|s_dirtyIn~q\ & (!\DebounceUnit_2|s_debounceCnt[22]~27_combout\ & ((!\DebounceUnit_2|LessThan0~6_combout\) # (!\DebounceUnit_2|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_dirtyIn~q\,
	datab => \DebounceUnit_2|s_debounceCnt[22]~27_combout\,
	datac => \DebounceUnit_2|s_debounceCnt\(22),
	datad => \DebounceUnit_2|LessThan0~6_combout\,
	combout => \DebounceUnit_2|s_debounceCnt[22]~28_combout\);

-- Location: FF_X86_Y23_N21
\DebounceUnit_2|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_debounceCnt\(22));

-- Location: LCCOMB_X86_Y24_N12
\DebounceUnit_2|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_pulsedOut~9_combout\ = (\DebounceUnit_2|s_dirtyIn~q\ & (\DebounceUnit_2|s_previousIn~q\ & (!\DebounceUnit_2|s_debounceCnt\(22) & \DebounceUnit_2|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_dirtyIn~q\,
	datab => \DebounceUnit_2|s_previousIn~q\,
	datac => \DebounceUnit_2|s_debounceCnt\(22),
	datad => \DebounceUnit_2|s_debounceCnt\(0),
	combout => \DebounceUnit_2|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X86_Y24_N24
\DebounceUnit_2|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DebounceUnit_2|s_pulsedOut~10_combout\ = (\DebounceUnit_2|s_pulsedOut~9_combout\ & (!\DebounceUnit_2|s_debounceCnt\(5) & (\DebounceUnit_2|s_pulsedOut~6_combout\ & \DebounceUnit_2|s_pulsedOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DebounceUnit_2|s_pulsedOut~9_combout\,
	datab => \DebounceUnit_2|s_debounceCnt\(5),
	datac => \DebounceUnit_2|s_pulsedOut~6_combout\,
	datad => \DebounceUnit_2|s_pulsedOut~7_combout\,
	combout => \DebounceUnit_2|s_pulsedOut~10_combout\);

-- Location: FF_X86_Y24_N25
\DebounceUnit_2|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \DebounceUnit_2|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DebounceUnit_2|s_pulsedOut~q\);

-- Location: LCCOMB_X69_Y24_N6
\counterUp_score_guest|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|process_0~2_combout\ = (!\comb~1_combout\ & (\register_enable_counter|dataOut~q\ & ((\score_guest_IR_1~q\) # (\DebounceUnit_2|s_pulsedOut~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~1_combout\,
	datab => \score_guest_IR_1~q\,
	datac => \DebounceUnit_2|s_pulsedOut~q\,
	datad => \register_enable_counter|dataOut~q\,
	combout => \counterUp_score_guest|process_0~2_combout\);

-- Location: LCCOMB_X68_Y24_N18
\counterUp_score_guest|process_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|process_0~3_combout\ = (\counterUp_score_guest|process_0~2_combout\ & ((!\counterUp_score_guest|LessThan1~2_combout\) # (!\counterUp_score_guest|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(0),
	datac => \counterUp_score_guest|LessThan1~2_combout\,
	datad => \counterUp_score_guest|process_0~2_combout\,
	combout => \counterUp_score_guest|process_0~3_combout\);

-- Location: LCCOMB_X68_Y24_N20
\counterUp_score_guest|s_count[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[4]~1_combout\ = (!\comb~0_combout\ & (!\counterUp_score_guest|process_0~4_combout\ & (\counterUp_score_guest|process_0~1_combout\ & !\counterUp_score_guest|process_0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \counterUp_score_guest|process_0~4_combout\,
	datac => \counterUp_score_guest|process_0~1_combout\,
	datad => \counterUp_score_guest|process_0~3_combout\,
	combout => \counterUp_score_guest|s_count[4]~1_combout\);

-- Location: LCCOMB_X67_Y24_N2
\counterUp_score_guest|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add1~0_combout\ = \counterUp_score_guest|s_count\(1) $ (VCC)
-- \counterUp_score_guest|Add1~1\ = CARRY(\counterUp_score_guest|s_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(1),
	datad => VCC,
	combout => \counterUp_score_guest|Add1~0_combout\,
	cout => \counterUp_score_guest|Add1~1\);

-- Location: LCCOMB_X67_Y24_N4
\counterUp_score_guest|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add1~2_combout\ = (\counterUp_score_guest|s_count\(2) & (!\counterUp_score_guest|Add1~1\)) # (!\counterUp_score_guest|s_count\(2) & ((\counterUp_score_guest|Add1~1\) # (GND)))
-- \counterUp_score_guest|Add1~3\ = CARRY((!\counterUp_score_guest|Add1~1\) # (!\counterUp_score_guest|s_count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(2),
	datad => VCC,
	cin => \counterUp_score_guest|Add1~1\,
	combout => \counterUp_score_guest|Add1~2_combout\,
	cout => \counterUp_score_guest|Add1~3\);

-- Location: LCCOMB_X69_Y24_N14
\counterUp_score_guest|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add2~0_combout\ = \counterUp_score_guest|s_count\(0) $ (VCC)
-- \counterUp_score_guest|Add2~1\ = CARRY(\counterUp_score_guest|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(0),
	datad => VCC,
	combout => \counterUp_score_guest|Add2~0_combout\,
	cout => \counterUp_score_guest|Add2~1\);

-- Location: LCCOMB_X69_Y24_N16
\counterUp_score_guest|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add2~2_combout\ = (\counterUp_score_guest|s_count\(1) & (\counterUp_score_guest|Add2~1\ & VCC)) # (!\counterUp_score_guest|s_count\(1) & (!\counterUp_score_guest|Add2~1\))
-- \counterUp_score_guest|Add2~3\ = CARRY((!\counterUp_score_guest|s_count\(1) & !\counterUp_score_guest|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(1),
	datad => VCC,
	cin => \counterUp_score_guest|Add2~1\,
	combout => \counterUp_score_guest|Add2~2_combout\,
	cout => \counterUp_score_guest|Add2~3\);

-- Location: LCCOMB_X69_Y24_N18
\counterUp_score_guest|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add2~4_combout\ = (\counterUp_score_guest|s_count\(2) & (\counterUp_score_guest|Add2~3\ $ (GND))) # (!\counterUp_score_guest|s_count\(2) & (!\counterUp_score_guest|Add2~3\ & VCC))
-- \counterUp_score_guest|Add2~5\ = CARRY((\counterUp_score_guest|s_count\(2) & !\counterUp_score_guest|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(2),
	datad => VCC,
	cin => \counterUp_score_guest|Add2~3\,
	combout => \counterUp_score_guest|Add2~4_combout\,
	cout => \counterUp_score_guest|Add2~5\);

-- Location: LCCOMB_X68_Y24_N10
\counterUp_score_guest|s_count[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[2]~17_combout\ = (!\counterUp_score_guest|process_0~3_combout\ & ((\counterUp_score_guest|process_0~4_combout\ & (\counterUp_score_guest|Add1~2_combout\)) # (!\counterUp_score_guest|process_0~4_combout\ & 
-- ((\counterUp_score_guest|Add2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|process_0~3_combout\,
	datab => \counterUp_score_guest|Add1~2_combout\,
	datac => \counterUp_score_guest|process_0~4_combout\,
	datad => \counterUp_score_guest|Add2~4_combout\,
	combout => \counterUp_score_guest|s_count[2]~17_combout\);

-- Location: LCCOMB_X67_Y24_N18
\counterUp_score_guest|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add0~2_combout\ = (\counterUp_score_guest|s_count\(1) & (!\counterUp_score_guest|Add0~1\)) # (!\counterUp_score_guest|s_count\(1) & ((\counterUp_score_guest|Add0~1\) # (GND)))
-- \counterUp_score_guest|Add0~3\ = CARRY((!\counterUp_score_guest|Add0~1\) # (!\counterUp_score_guest|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(1),
	datad => VCC,
	cin => \counterUp_score_guest|Add0~1\,
	combout => \counterUp_score_guest|Add0~2_combout\,
	cout => \counterUp_score_guest|Add0~3\);

-- Location: LCCOMB_X67_Y24_N20
\counterUp_score_guest|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add0~4_combout\ = (\counterUp_score_guest|s_count\(2) & (\counterUp_score_guest|Add0~3\ $ (GND))) # (!\counterUp_score_guest|s_count\(2) & (!\counterUp_score_guest|Add0~3\ & VCC))
-- \counterUp_score_guest|Add0~5\ = CARRY((\counterUp_score_guest|s_count\(2) & !\counterUp_score_guest|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(2),
	datad => VCC,
	cin => \counterUp_score_guest|Add0~3\,
	combout => \counterUp_score_guest|Add0~4_combout\,
	cout => \counterUp_score_guest|Add0~5\);

-- Location: LCCOMB_X68_Y24_N12
\counterUp_score_guest|s_count[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[2]~18_combout\ = (\counterUp_score_guest|s_count[2]~17_combout\) # ((\counterUp_score_guest|Add0~4_combout\ & \counterUp_score_guest|process_0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count[2]~17_combout\,
	datab => \counterUp_score_guest|Add0~4_combout\,
	datad => \counterUp_score_guest|process_0~3_combout\,
	combout => \counterUp_score_guest|s_count[2]~18_combout\);

-- Location: LCCOMB_X68_Y24_N4
\counterUp_score_guest|s_count[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[2]~19_combout\ = (\counterUp_score_guest|s_count[4]~1_combout\ & (((\counterUp_score_guest|s_count\(2))))) # (!\counterUp_score_guest|s_count[4]~1_combout\ & (!\comb~0_combout\ & 
-- ((\counterUp_score_guest|s_count[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \counterUp_score_guest|s_count[4]~1_combout\,
	datac => \counterUp_score_guest|s_count\(2),
	datad => \counterUp_score_guest|s_count[2]~18_combout\,
	combout => \counterUp_score_guest|s_count[2]~19_combout\);

-- Location: FF_X68_Y24_N5
\counterUp_score_guest|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_guest|s_count[2]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_guest|s_count\(2));

-- Location: LCCOMB_X67_Y24_N6
\counterUp_score_guest|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add1~4_combout\ = (\counterUp_score_guest|s_count\(3) & (\counterUp_score_guest|Add1~3\ $ (GND))) # (!\counterUp_score_guest|s_count\(3) & (!\counterUp_score_guest|Add1~3\ & VCC))
-- \counterUp_score_guest|Add1~5\ = CARRY((\counterUp_score_guest|s_count\(3) & !\counterUp_score_guest|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(3),
	datad => VCC,
	cin => \counterUp_score_guest|Add1~3\,
	combout => \counterUp_score_guest|Add1~4_combout\,
	cout => \counterUp_score_guest|Add1~5\);

-- Location: LCCOMB_X69_Y24_N20
\counterUp_score_guest|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add2~6_combout\ = (\counterUp_score_guest|s_count\(3) & (!\counterUp_score_guest|Add2~5\)) # (!\counterUp_score_guest|s_count\(3) & ((\counterUp_score_guest|Add2~5\) # (GND)))
-- \counterUp_score_guest|Add2~7\ = CARRY((!\counterUp_score_guest|Add2~5\) # (!\counterUp_score_guest|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(3),
	datad => VCC,
	cin => \counterUp_score_guest|Add2~5\,
	combout => \counterUp_score_guest|Add2~6_combout\,
	cout => \counterUp_score_guest|Add2~7\);

-- Location: LCCOMB_X66_Y24_N30
\counterUp_score_guest|s_count[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[3]~14_combout\ = (!\counterUp_score_guest|process_0~3_combout\ & ((\counterUp_score_guest|process_0~4_combout\ & (\counterUp_score_guest|Add1~4_combout\)) # (!\counterUp_score_guest|process_0~4_combout\ & 
-- ((\counterUp_score_guest|Add2~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|Add1~4_combout\,
	datab => \counterUp_score_guest|Add2~6_combout\,
	datac => \counterUp_score_guest|process_0~3_combout\,
	datad => \counterUp_score_guest|process_0~4_combout\,
	combout => \counterUp_score_guest|s_count[3]~14_combout\);

-- Location: LCCOMB_X67_Y24_N22
\counterUp_score_guest|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add0~6_combout\ = (\counterUp_score_guest|s_count\(3) & (!\counterUp_score_guest|Add0~5\)) # (!\counterUp_score_guest|s_count\(3) & ((\counterUp_score_guest|Add0~5\) # (GND)))
-- \counterUp_score_guest|Add0~7\ = CARRY((!\counterUp_score_guest|Add0~5\) # (!\counterUp_score_guest|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(3),
	datad => VCC,
	cin => \counterUp_score_guest|Add0~5\,
	combout => \counterUp_score_guest|Add0~6_combout\,
	cout => \counterUp_score_guest|Add0~7\);

-- Location: LCCOMB_X66_Y24_N8
\counterUp_score_guest|s_count[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[3]~15_combout\ = (\counterUp_score_guest|s_count[3]~14_combout\) # ((\counterUp_score_guest|Add0~6_combout\ & \counterUp_score_guest|process_0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count[3]~14_combout\,
	datab => \counterUp_score_guest|Add0~6_combout\,
	datac => \counterUp_score_guest|process_0~3_combout\,
	combout => \counterUp_score_guest|s_count[3]~15_combout\);

-- Location: LCCOMB_X66_Y24_N6
\counterUp_score_guest|s_count[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[3]~16_combout\ = (\counterUp_score_guest|s_count[4]~1_combout\ & (((\counterUp_score_guest|s_count\(3))))) # (!\counterUp_score_guest|s_count[4]~1_combout\ & (!\comb~0_combout\ & 
-- (\counterUp_score_guest|s_count[3]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \counterUp_score_guest|s_count[3]~15_combout\,
	datac => \counterUp_score_guest|s_count\(3),
	datad => \counterUp_score_guest|s_count[4]~1_combout\,
	combout => \counterUp_score_guest|s_count[3]~16_combout\);

-- Location: FF_X66_Y24_N7
\counterUp_score_guest|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_guest|s_count[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_guest|s_count\(3));

-- Location: LCCOMB_X69_Y24_N12
\counterUp_score_guest|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|LessThan1~0_combout\ = (\counterUp_score_guest|s_count\(2) & (\counterUp_score_guest|s_count\(3) & (\counterUp_score_guest|s_count\(4) & \counterUp_score_guest|s_count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(2),
	datab => \counterUp_score_guest|s_count\(3),
	datac => \counterUp_score_guest|s_count\(4),
	datad => \counterUp_score_guest|s_count\(5),
	combout => \counterUp_score_guest|LessThan1~0_combout\);

-- Location: LCCOMB_X69_Y24_N2
\counterUp_score_guest|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|LessThan1~1_combout\ = (\counterUp_score_guest|s_count\(7) & (\counterUp_score_guest|s_count\(6) & \counterUp_score_guest|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(7),
	datac => \counterUp_score_guest|s_count\(6),
	datad => \counterUp_score_guest|LessThan1~0_combout\,
	combout => \counterUp_score_guest|LessThan1~1_combout\);

-- Location: LCCOMB_X69_Y24_N0
\counterUp_score_guest|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|process_0~1_combout\ = (\counterUp_score_guest|process_0~0_combout\) # ((\counterUp_score_guest|LessThan1~1_combout\ & ((\counterUp_score_guest|s_count\(1)) # (\counterUp_score_guest|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(1),
	datab => \counterUp_score_guest|s_count\(0),
	datac => \counterUp_score_guest|process_0~0_combout\,
	datad => \counterUp_score_guest|LessThan1~1_combout\,
	combout => \counterUp_score_guest|process_0~1_combout\);

-- Location: LCCOMB_X69_Y24_N4
\counterUp_score_guest|s_count~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count~23_combout\ = (\counterUp_score_guest|process_0~4_combout\) # (\counterUp_score_guest|process_0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|process_0~4_combout\,
	datad => \counterUp_score_guest|process_0~1_combout\,
	combout => \counterUp_score_guest|s_count~23_combout\);

-- Location: LCCOMB_X68_Y24_N24
\counterUp_score_guest|s_count[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[0]~0_combout\ = (\counterUp_score_guest|s_count~23_combout\ & ((\counterUp_score_guest|s_count\(0)))) # (!\counterUp_score_guest|s_count~23_combout\ & (\counterUp_score_guest|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count~23_combout\,
	datab => \counterUp_score_guest|Add2~0_combout\,
	datac => \counterUp_score_guest|s_count\(0),
	combout => \counterUp_score_guest|s_count[0]~0_combout\);

-- Location: LCCOMB_X67_Y24_N16
\counterUp_score_guest|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add0~0_combout\ = \counterUp_score_guest|s_count\(0) $ (VCC)
-- \counterUp_score_guest|Add0~1\ = CARRY(\counterUp_score_guest|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(0),
	datad => VCC,
	combout => \counterUp_score_guest|Add0~0_combout\,
	cout => \counterUp_score_guest|Add0~1\);

-- Location: FF_X68_Y24_N25
\counterUp_score_guest|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_guest|s_count[0]~0_combout\,
	asdata => \counterUp_score_guest|Add0~0_combout\,
	sclr => \comb~0_combout\,
	sload => \counterUp_score_guest|process_0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_guest|s_count\(0));

-- Location: LCCOMB_X68_Y24_N30
\counterUp_score_guest|s_count[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[1]~20_combout\ = (!\counterUp_score_guest|process_0~3_combout\ & ((\counterUp_score_guest|process_0~4_combout\ & (\counterUp_score_guest|Add1~0_combout\)) # (!\counterUp_score_guest|process_0~4_combout\ & 
-- ((\counterUp_score_guest|Add2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|Add1~0_combout\,
	datab => \counterUp_score_guest|process_0~3_combout\,
	datac => \counterUp_score_guest|process_0~4_combout\,
	datad => \counterUp_score_guest|Add2~2_combout\,
	combout => \counterUp_score_guest|s_count[1]~20_combout\);

-- Location: LCCOMB_X67_Y24_N0
\counterUp_score_guest|s_count[1]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[1]~21_combout\ = (\counterUp_score_guest|s_count[1]~20_combout\) # ((\counterUp_score_guest|Add0~2_combout\ & \counterUp_score_guest|process_0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|Add0~2_combout\,
	datac => \counterUp_score_guest|s_count[1]~20_combout\,
	datad => \counterUp_score_guest|process_0~3_combout\,
	combout => \counterUp_score_guest|s_count[1]~21_combout\);

-- Location: LCCOMB_X66_Y24_N24
\counterUp_score_guest|s_count[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[1]~22_combout\ = (\counterUp_score_guest|s_count[4]~1_combout\ & (((\counterUp_score_guest|s_count\(1))))) # (!\counterUp_score_guest|s_count[4]~1_combout\ & (!\comb~0_combout\ & 
-- (\counterUp_score_guest|s_count[1]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \counterUp_score_guest|s_count[1]~21_combout\,
	datac => \counterUp_score_guest|s_count\(1),
	datad => \counterUp_score_guest|s_count[4]~1_combout\,
	combout => \counterUp_score_guest|s_count[1]~22_combout\);

-- Location: FF_X66_Y24_N25
\counterUp_score_guest|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_guest|s_count[1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_guest|s_count\(1));

-- Location: LCCOMB_X69_Y24_N8
\counterUp_score_guest|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|LessThan1~2_combout\ = (\counterUp_score_guest|s_count\(7) & (\counterUp_score_guest|s_count\(6) & (\counterUp_score_guest|s_count\(1) & \counterUp_score_guest|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(7),
	datab => \counterUp_score_guest|s_count\(6),
	datac => \counterUp_score_guest|s_count\(1),
	datad => \counterUp_score_guest|LessThan1~0_combout\,
	combout => \counterUp_score_guest|LessThan1~2_combout\);

-- Location: LCCOMB_X69_Y24_N10
\counterUp_score_guest|process_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|process_0~4_combout\ = (!\comb~1_combout\ & (\score_guest_IR_2~q\ & (!\counterUp_score_guest|LessThan1~2_combout\ & \register_enable_counter|dataOut~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~1_combout\,
	datab => \score_guest_IR_2~q\,
	datac => \counterUp_score_guest|LessThan1~2_combout\,
	datad => \register_enable_counter|dataOut~q\,
	combout => \counterUp_score_guest|process_0~4_combout\);

-- Location: LCCOMB_X67_Y24_N8
\counterUp_score_guest|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add1~6_combout\ = (\counterUp_score_guest|s_count\(4) & (!\counterUp_score_guest|Add1~5\)) # (!\counterUp_score_guest|s_count\(4) & ((\counterUp_score_guest|Add1~5\) # (GND)))
-- \counterUp_score_guest|Add1~7\ = CARRY((!\counterUp_score_guest|Add1~5\) # (!\counterUp_score_guest|s_count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(4),
	datad => VCC,
	cin => \counterUp_score_guest|Add1~5\,
	combout => \counterUp_score_guest|Add1~6_combout\,
	cout => \counterUp_score_guest|Add1~7\);

-- Location: LCCOMB_X69_Y24_N22
\counterUp_score_guest|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add2~8_combout\ = (\counterUp_score_guest|s_count\(4) & (\counterUp_score_guest|Add2~7\ $ (GND))) # (!\counterUp_score_guest|s_count\(4) & (!\counterUp_score_guest|Add2~7\ & VCC))
-- \counterUp_score_guest|Add2~9\ = CARRY((\counterUp_score_guest|s_count\(4) & !\counterUp_score_guest|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(4),
	datad => VCC,
	cin => \counterUp_score_guest|Add2~7\,
	combout => \counterUp_score_guest|Add2~8_combout\,
	cout => \counterUp_score_guest|Add2~9\);

-- Location: LCCOMB_X66_Y24_N18
\counterUp_score_guest|s_count[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[4]~11_combout\ = (!\counterUp_score_guest|process_0~3_combout\ & ((\counterUp_score_guest|process_0~4_combout\ & (\counterUp_score_guest|Add1~6_combout\)) # (!\counterUp_score_guest|process_0~4_combout\ & 
-- ((\counterUp_score_guest|Add2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|process_0~4_combout\,
	datab => \counterUp_score_guest|process_0~3_combout\,
	datac => \counterUp_score_guest|Add1~6_combout\,
	datad => \counterUp_score_guest|Add2~8_combout\,
	combout => \counterUp_score_guest|s_count[4]~11_combout\);

-- Location: LCCOMB_X67_Y24_N24
\counterUp_score_guest|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add0~8_combout\ = (\counterUp_score_guest|s_count\(4) & (\counterUp_score_guest|Add0~7\ $ (GND))) # (!\counterUp_score_guest|s_count\(4) & (!\counterUp_score_guest|Add0~7\ & VCC))
-- \counterUp_score_guest|Add0~9\ = CARRY((\counterUp_score_guest|s_count\(4) & !\counterUp_score_guest|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(4),
	datad => VCC,
	cin => \counterUp_score_guest|Add0~7\,
	combout => \counterUp_score_guest|Add0~8_combout\,
	cout => \counterUp_score_guest|Add0~9\);

-- Location: LCCOMB_X66_Y24_N20
\counterUp_score_guest|s_count[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[4]~12_combout\ = (\counterUp_score_guest|s_count[4]~11_combout\) # ((\counterUp_score_guest|process_0~3_combout\ & \counterUp_score_guest|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count[4]~11_combout\,
	datac => \counterUp_score_guest|process_0~3_combout\,
	datad => \counterUp_score_guest|Add0~8_combout\,
	combout => \counterUp_score_guest|s_count[4]~12_combout\);

-- Location: LCCOMB_X66_Y24_N0
\counterUp_score_guest|s_count[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[4]~13_combout\ = (\counterUp_score_guest|s_count[4]~1_combout\ & (((\counterUp_score_guest|s_count\(4))))) # (!\counterUp_score_guest|s_count[4]~1_combout\ & (!\comb~0_combout\ & 
-- (\counterUp_score_guest|s_count[4]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \counterUp_score_guest|s_count[4]~12_combout\,
	datac => \counterUp_score_guest|s_count\(4),
	datad => \counterUp_score_guest|s_count[4]~1_combout\,
	combout => \counterUp_score_guest|s_count[4]~13_combout\);

-- Location: FF_X66_Y24_N1
\counterUp_score_guest|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_guest|s_count[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_guest|s_count\(4));

-- Location: LCCOMB_X67_Y24_N10
\counterUp_score_guest|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add1~8_combout\ = (\counterUp_score_guest|s_count\(5) & (\counterUp_score_guest|Add1~7\ $ (GND))) # (!\counterUp_score_guest|s_count\(5) & (!\counterUp_score_guest|Add1~7\ & VCC))
-- \counterUp_score_guest|Add1~9\ = CARRY((\counterUp_score_guest|s_count\(5) & !\counterUp_score_guest|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(5),
	datad => VCC,
	cin => \counterUp_score_guest|Add1~7\,
	combout => \counterUp_score_guest|Add1~8_combout\,
	cout => \counterUp_score_guest|Add1~9\);

-- Location: LCCOMB_X69_Y24_N24
\counterUp_score_guest|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add2~10_combout\ = (\counterUp_score_guest|s_count\(5) & (!\counterUp_score_guest|Add2~9\)) # (!\counterUp_score_guest|s_count\(5) & ((\counterUp_score_guest|Add2~9\) # (GND)))
-- \counterUp_score_guest|Add2~11\ = CARRY((!\counterUp_score_guest|Add2~9\) # (!\counterUp_score_guest|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(5),
	datad => VCC,
	cin => \counterUp_score_guest|Add2~9\,
	combout => \counterUp_score_guest|Add2~10_combout\,
	cout => \counterUp_score_guest|Add2~11\);

-- Location: LCCOMB_X68_Y24_N2
\counterUp_score_guest|s_count[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[5]~8_combout\ = (!\counterUp_score_guest|process_0~3_combout\ & ((\counterUp_score_guest|process_0~4_combout\ & (\counterUp_score_guest|Add1~8_combout\)) # (!\counterUp_score_guest|process_0~4_combout\ & 
-- ((\counterUp_score_guest|Add2~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|Add1~8_combout\,
	datab => \counterUp_score_guest|process_0~3_combout\,
	datac => \counterUp_score_guest|process_0~4_combout\,
	datad => \counterUp_score_guest|Add2~10_combout\,
	combout => \counterUp_score_guest|s_count[5]~8_combout\);

-- Location: LCCOMB_X67_Y24_N26
\counterUp_score_guest|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add0~10_combout\ = (\counterUp_score_guest|s_count\(5) & (!\counterUp_score_guest|Add0~9\)) # (!\counterUp_score_guest|s_count\(5) & ((\counterUp_score_guest|Add0~9\) # (GND)))
-- \counterUp_score_guest|Add0~11\ = CARRY((!\counterUp_score_guest|Add0~9\) # (!\counterUp_score_guest|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(5),
	datad => VCC,
	cin => \counterUp_score_guest|Add0~9\,
	combout => \counterUp_score_guest|Add0~10_combout\,
	cout => \counterUp_score_guest|Add0~11\);

-- Location: LCCOMB_X68_Y24_N16
\counterUp_score_guest|s_count[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[5]~9_combout\ = (\counterUp_score_guest|s_count[5]~8_combout\) # ((\counterUp_score_guest|Add0~10_combout\ & \counterUp_score_guest|process_0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count[5]~8_combout\,
	datac => \counterUp_score_guest|Add0~10_combout\,
	datad => \counterUp_score_guest|process_0~3_combout\,
	combout => \counterUp_score_guest|s_count[5]~9_combout\);

-- Location: LCCOMB_X68_Y24_N6
\counterUp_score_guest|s_count[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[5]~10_combout\ = (\counterUp_score_guest|s_count[4]~1_combout\ & (((\counterUp_score_guest|s_count\(5))))) # (!\counterUp_score_guest|s_count[4]~1_combout\ & (!\comb~0_combout\ & 
-- (\counterUp_score_guest|s_count[5]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \counterUp_score_guest|s_count[5]~9_combout\,
	datac => \counterUp_score_guest|s_count\(5),
	datad => \counterUp_score_guest|s_count[4]~1_combout\,
	combout => \counterUp_score_guest|s_count[5]~10_combout\);

-- Location: FF_X68_Y24_N7
\counterUp_score_guest|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_guest|s_count[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_guest|s_count\(5));

-- Location: LCCOMB_X67_Y24_N28
\counterUp_score_guest|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add0~12_combout\ = (\counterUp_score_guest|s_count\(6) & (\counterUp_score_guest|Add0~11\ $ (GND))) # (!\counterUp_score_guest|s_count\(6) & (!\counterUp_score_guest|Add0~11\ & VCC))
-- \counterUp_score_guest|Add0~13\ = CARRY((\counterUp_score_guest|s_count\(6) & !\counterUp_score_guest|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(6),
	datad => VCC,
	cin => \counterUp_score_guest|Add0~11\,
	combout => \counterUp_score_guest|Add0~12_combout\,
	cout => \counterUp_score_guest|Add0~13\);

-- Location: LCCOMB_X67_Y24_N12
\counterUp_score_guest|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add1~10_combout\ = (\counterUp_score_guest|s_count\(6) & (!\counterUp_score_guest|Add1~9\)) # (!\counterUp_score_guest|s_count\(6) & ((\counterUp_score_guest|Add1~9\) # (GND)))
-- \counterUp_score_guest|Add1~11\ = CARRY((!\counterUp_score_guest|Add1~9\) # (!\counterUp_score_guest|s_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(6),
	datad => VCC,
	cin => \counterUp_score_guest|Add1~9\,
	combout => \counterUp_score_guest|Add1~10_combout\,
	cout => \counterUp_score_guest|Add1~11\);

-- Location: LCCOMB_X69_Y24_N26
\counterUp_score_guest|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add2~12_combout\ = (\counterUp_score_guest|s_count\(6) & (\counterUp_score_guest|Add2~11\ $ (GND))) # (!\counterUp_score_guest|s_count\(6) & (!\counterUp_score_guest|Add2~11\ & VCC))
-- \counterUp_score_guest|Add2~13\ = CARRY((\counterUp_score_guest|s_count\(6) & !\counterUp_score_guest|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(6),
	datad => VCC,
	cin => \counterUp_score_guest|Add2~11\,
	combout => \counterUp_score_guest|Add2~12_combout\,
	cout => \counterUp_score_guest|Add2~13\);

-- Location: LCCOMB_X68_Y24_N26
\counterUp_score_guest|s_count[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[6]~5_combout\ = (!\counterUp_score_guest|process_0~3_combout\ & ((\counterUp_score_guest|process_0~4_combout\ & (\counterUp_score_guest|Add1~10_combout\)) # (!\counterUp_score_guest|process_0~4_combout\ & 
-- ((\counterUp_score_guest|Add2~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|Add1~10_combout\,
	datab => \counterUp_score_guest|process_0~3_combout\,
	datac => \counterUp_score_guest|process_0~4_combout\,
	datad => \counterUp_score_guest|Add2~12_combout\,
	combout => \counterUp_score_guest|s_count[6]~5_combout\);

-- Location: LCCOMB_X68_Y24_N28
\counterUp_score_guest|s_count[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[6]~6_combout\ = (\counterUp_score_guest|s_count[6]~5_combout\) # ((\counterUp_score_guest|Add0~12_combout\ & \counterUp_score_guest|process_0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|Add0~12_combout\,
	datac => \counterUp_score_guest|s_count[6]~5_combout\,
	datad => \counterUp_score_guest|process_0~3_combout\,
	combout => \counterUp_score_guest|s_count[6]~6_combout\);

-- Location: LCCOMB_X68_Y24_N0
\counterUp_score_guest|s_count[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[6]~7_combout\ = (\counterUp_score_guest|s_count[4]~1_combout\ & (((\counterUp_score_guest|s_count\(6))))) # (!\counterUp_score_guest|s_count[4]~1_combout\ & (!\comb~0_combout\ & 
-- (\counterUp_score_guest|s_count[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \counterUp_score_guest|s_count[6]~6_combout\,
	datac => \counterUp_score_guest|s_count\(6),
	datad => \counterUp_score_guest|s_count[4]~1_combout\,
	combout => \counterUp_score_guest|s_count[6]~7_combout\);

-- Location: FF_X68_Y24_N1
\counterUp_score_guest|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_guest|s_count[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_guest|s_count\(6));

-- Location: LCCOMB_X67_Y24_N30
\counterUp_score_guest|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add0~14_combout\ = \counterUp_score_guest|Add0~13\ $ (\counterUp_score_guest|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \counterUp_score_guest|s_count\(7),
	cin => \counterUp_score_guest|Add0~13\,
	combout => \counterUp_score_guest|Add0~14_combout\);

-- Location: LCCOMB_X67_Y24_N14
\counterUp_score_guest|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add1~12_combout\ = \counterUp_score_guest|Add1~11\ $ (!\counterUp_score_guest|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \counterUp_score_guest|s_count\(7),
	cin => \counterUp_score_guest|Add1~11\,
	combout => \counterUp_score_guest|Add1~12_combout\);

-- Location: LCCOMB_X69_Y24_N28
\counterUp_score_guest|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|Add2~14_combout\ = \counterUp_score_guest|Add2~13\ $ (\counterUp_score_guest|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \counterUp_score_guest|s_count\(7),
	cin => \counterUp_score_guest|Add2~13\,
	combout => \counterUp_score_guest|Add2~14_combout\);

-- Location: LCCOMB_X68_Y24_N22
\counterUp_score_guest|s_count[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[7]~2_combout\ = (\counterUp_score_guest|process_0~4_combout\ & (\counterUp_score_guest|Add1~12_combout\)) # (!\counterUp_score_guest|process_0~4_combout\ & (((!\counterUp_score_guest|process_0~1_combout\ & 
-- \counterUp_score_guest|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|Add1~12_combout\,
	datab => \counterUp_score_guest|process_0~4_combout\,
	datac => \counterUp_score_guest|process_0~1_combout\,
	datad => \counterUp_score_guest|Add2~14_combout\,
	combout => \counterUp_score_guest|s_count[7]~2_combout\);

-- Location: LCCOMB_X68_Y24_N8
\counterUp_score_guest|s_count[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[7]~3_combout\ = (\counterUp_score_guest|process_0~3_combout\ & (\counterUp_score_guest|Add0~14_combout\)) # (!\counterUp_score_guest|process_0~3_combout\ & ((\counterUp_score_guest|s_count[7]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|Add0~14_combout\,
	datac => \counterUp_score_guest|s_count[7]~2_combout\,
	datad => \counterUp_score_guest|process_0~3_combout\,
	combout => \counterUp_score_guest|s_count[7]~3_combout\);

-- Location: LCCOMB_X68_Y24_N14
\counterUp_score_guest|s_count[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \counterUp_score_guest|s_count[7]~4_combout\ = (\comb~0_combout\ & (((\counterUp_score_guest|s_count\(7) & \counterUp_score_guest|s_count[4]~1_combout\)))) # (!\comb~0_combout\ & ((\counterUp_score_guest|s_count[7]~3_combout\) # 
-- ((\counterUp_score_guest|s_count\(7) & \counterUp_score_guest|s_count[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comb~0_combout\,
	datab => \counterUp_score_guest|s_count[7]~3_combout\,
	datac => \counterUp_score_guest|s_count\(7),
	datad => \counterUp_score_guest|s_count[4]~1_combout\,
	combout => \counterUp_score_guest|s_count[7]~4_combout\);

-- Location: FF_X68_Y24_N15
\counterUp_score_guest|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \counterUp_score_guest|s_count[7]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \counterUp_score_guest|s_count\(7));

-- Location: LCCOMB_X69_Y27_N2
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \counterUp_score_guest|s_count\(3) $ (VCC)
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\counterUp_score_guest|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(3),
	datad => VCC,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X69_Y27_N4
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\counterUp_score_guest|s_count\(4) & (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # 
-- (!\counterUp_score_guest|s_count\(4) & (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\counterUp_score_guest|s_count\(4) & !\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(4),
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X69_Y27_N6
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\counterUp_score_guest|s_count\(5) & ((GND) # (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # 
-- (!\counterUp_score_guest|s_count\(5) & (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\counterUp_score_guest|s_count\(5)) # (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(5),
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X69_Y27_N8
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\counterUp_score_guest|s_count\(6) & (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\counterUp_score_guest|s_count\(6) & ((\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\counterUp_score_guest|s_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(6),
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X69_Y27_N10
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\counterUp_score_guest|s_count\(7) & (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # 
-- (!\counterUp_score_guest|s_count\(7) & (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\counterUp_score_guest|s_count\(7) & !\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(7),
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X69_Y27_N12
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X69_Y27_N30
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ = (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\);

-- Location: LCCOMB_X69_Y27_N24
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ = (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_guest|s_count\(7),
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\);

-- Location: LCCOMB_X69_Y27_N22
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ = (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & 
-- !\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\);

-- Location: LCCOMB_X69_Y27_N16
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ = (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_guest|s_count\(6),
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\);

-- Location: LCCOMB_X69_Y27_N26
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ = (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\);

-- Location: LCCOMB_X69_Y27_N0
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ = (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \counterUp_score_guest|s_count\(5),
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: LCCOMB_X69_Y27_N14
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ = (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & 
-- !\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\);

-- Location: LCCOMB_X69_Y27_N28
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_guest|s_count\(4),
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X69_Y27_N20
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ = (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \counterUp_score_guest|s_count\(3),
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\);

-- Location: LCCOMB_X69_Y27_N18
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ = (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\);

-- Location: LCCOMB_X68_Y27_N12
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ = (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_guest|s_count\(2),
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\);

-- Location: LCCOMB_X68_Y27_N2
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ = (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_guest|s_count\(2),
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\);

-- Location: LCCOMB_X68_Y27_N14
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ = CARRY((\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\) # 
-- (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\,
	datab => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\,
	datad => VCC,
	cout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\);

-- Location: LCCOMB_X68_Y27_N16
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ = CARRY((!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ & 
-- (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ & !\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\,
	datab => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\,
	cout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\);

-- Location: LCCOMB_X68_Y27_N18
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ = CARRY((\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\) # 
-- ((\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\) # (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\,
	datab => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\,
	cout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\);

-- Location: LCCOMB_X68_Y27_N20
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ = CARRY(((!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ & 
-- !\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\)) # (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\,
	datab => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\,
	cout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\);

-- Location: LCCOMB_X68_Y27_N22
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ & 
-- ((\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\) # (\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\,
	datab => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\,
	cout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X68_Y27_N24
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ & 
-- (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ & !\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\,
	datab => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	cout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X68_Y27_N26
\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X68_Y25_N2
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \counterUp_score_guest|s_count\(3) $ (VCC)
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\counterUp_score_guest|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(3),
	datad => VCC,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X68_Y25_N4
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\counterUp_score_guest|s_count\(4) & (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # 
-- (!\counterUp_score_guest|s_count\(4) & (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\counterUp_score_guest|s_count\(4) & !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(4),
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X68_Y25_N6
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\counterUp_score_guest|s_count\(5) & ((GND) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # 
-- (!\counterUp_score_guest|s_count\(5) & (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\counterUp_score_guest|s_count\(5)) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(5),
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X68_Y25_N8
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\counterUp_score_guest|s_count\(6) & (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\counterUp_score_guest|s_count\(6) & ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\counterUp_score_guest|s_count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(6),
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X68_Y25_N10
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\counterUp_score_guest|s_count\(7) & (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # 
-- (!\counterUp_score_guest|s_count\(7) & (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\counterUp_score_guest|s_count\(7) & !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(7),
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X68_Y25_N12
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X68_Y25_N30
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ = (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\);

-- Location: LCCOMB_X68_Y25_N16
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ = (\counterUp_score_guest|s_count\(7) & \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_guest|s_count\(7),
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\);

-- Location: LCCOMB_X67_Y25_N30
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_guest|s_count\(6),
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\);

-- Location: LCCOMB_X68_Y25_N0
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & 
-- !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\);

-- Location: LCCOMB_X68_Y25_N18
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_guest|s_count\(5),
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\);

-- Location: LCCOMB_X68_Y25_N28
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ = (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\);

-- Location: LCCOMB_X67_Y25_N12
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_guest|s_count\(4),
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\);

-- Location: LCCOMB_X68_Y25_N22
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & 
-- !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\);

-- Location: LCCOMB_X67_Y25_N10
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_guest|s_count\(3),
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\);

-- Location: LCCOMB_X67_Y25_N8
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ = (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\);

-- Location: LCCOMB_X68_Y25_N20
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\ = (\counterUp_score_guest|s_count\(2) & \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_guest|s_count\(2),
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\);

-- Location: LCCOMB_X68_Y25_N26
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\ = (\counterUp_score_guest|s_count\(2) & !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_guest|s_count\(2),
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\);

-- Location: LCCOMB_X67_Y25_N14
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\) # 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\)))
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\) # 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X67_Y25_N16
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & 
-- (((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\) # (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ & 
-- (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\)))
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ & 
-- (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ & !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X67_Y25_N18
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & 
-- ((((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\) # (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\))))) # 
-- (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\) # 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # (GND))))
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\) # 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X67_Y25_N20
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ & 
-- (((!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ & (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ & ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ & 
-- !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\)) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X67_Y25_N22
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- (((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\) # (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\) # 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\)))))
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\) # (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X67_Y25_N24
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & 
-- (((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\) # (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ & 
-- (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\)))
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ & 
-- (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ & !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X67_Y25_N26
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X63_Y25_N12
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\ = (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\);

-- Location: LCCOMB_X68_Y25_N14
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\counterUp_score_guest|s_count\(5))) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \counterUp_score_guest|s_count\(5),
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\);

-- Location: LCCOMB_X63_Y25_N18
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\) # 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\)))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\) # 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X63_Y25_N28
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\ = (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\);

-- Location: LCCOMB_X68_Y25_N24
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\counterUp_score_guest|s_count\(7))) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \counterUp_score_guest|s_count\(7),
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\);

-- Location: LCCOMB_X63_Y25_N10
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ = (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\);

-- Location: LCCOMB_X67_Y25_N28
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\counterUp_score_guest|s_count\(6)))) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \counterUp_score_guest|s_count\(6),
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\);

-- Location: LCCOMB_X63_Y25_N20
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & 
-- (((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\) # (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\)))) # 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ & 
-- (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\)))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ & 
-- (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X63_Y25_N22
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- (((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\) # (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\)))) # 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\) # 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\)))))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\) # (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X63_Y25_N24
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X66_Y25_N10
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\) # ((!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[63]~63_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\);

-- Location: LCCOMB_X63_Y25_N26
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\);

-- Location: LCCOMB_X66_Y25_N6
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\);

-- Location: LCCOMB_X63_Y25_N16
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\) # ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & 
-- !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\);

-- Location: LCCOMB_X65_Y25_N14
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\);

-- Location: LCCOMB_X66_Y25_N4
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\) # ((!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[61]~65_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\);

-- Location: LCCOMB_X67_Y25_N4
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\counterUp_score_guest|s_count\(4))) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \counterUp_score_guest|s_count\(4),
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\);

-- Location: LCCOMB_X67_Y25_N2
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\ = (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\);

-- Location: LCCOMB_X67_Y25_N0
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\) # 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X66_Y25_N12
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\);

-- Location: LCCOMB_X66_Y25_N14
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\) # ((!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[60]~66_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\);

-- Location: LCCOMB_X66_Y25_N16
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\) # 
-- (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\)))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\) # 
-- (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X66_Y25_N18
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\) # (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\)))) # 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\)))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ & !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X66_Y25_N20
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\) # (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\)))) # 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\) # 
-- (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\)))))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\) # (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X66_Y25_N22
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ & !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X66_Y25_N24
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y25_N12
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\) # ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X66_Y25_N2
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ = (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\);

-- Location: LCCOMB_X66_Y25_N26
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\) # ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X65_Y25_N16
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\ = (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\);

-- Location: LCCOMB_X65_Y25_N10
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ = (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\);

-- Location: LCCOMB_X66_Y25_N28
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\) # ((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\);

-- Location: LCCOMB_X67_Y25_N6
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\counterUp_score_guest|s_count\(3))) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \counterUp_score_guest|s_count\(3),
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\);

-- Location: LCCOMB_X66_Y25_N30
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\) # ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & 
-- !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\,
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\);

-- Location: LCCOMB_X66_Y25_N8
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\ = (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\);

-- Location: LCCOMB_X66_Y25_N0
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\) # 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[59]~67_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X65_Y25_N20
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\);

-- Location: LCCOMB_X65_Y25_N0
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\) # 
-- (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\)))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\) # 
-- (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X65_Y25_N2
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\) # (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\)))) # 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\)))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ & !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X65_Y25_N4
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\)))) # 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\)))))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X65_Y25_N6
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ & !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y25_N8
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y25_N22
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # ((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\);

-- Location: LCCOMB_X65_Y25_N18
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ = (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X65_Y26_N30
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\);

-- Location: LCCOMB_X65_Y25_N24
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\) # ((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X65_Y26_N12
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ = (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\);

-- Location: LCCOMB_X65_Y25_N26
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\) # ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\);

-- Location: LCCOMB_X66_Y26_N26
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\ = (\counterUp_score_guest|s_count\(2) & \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(2),
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\);

-- Location: LCCOMB_X66_Y26_N20
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & 
-- !\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\);

-- Location: LCCOMB_X66_Y26_N16
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\) # 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X66_Y26_N18
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ = (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X66_Y26_N22
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\counterUp_score_guest|s_count\(2)))) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \counterUp_score_guest|s_count\(2),
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\);

-- Location: LCCOMB_X65_Y26_N0
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\) # 
-- (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\)))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\) # 
-- (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X65_Y26_N2
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\) # (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\)))) # 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\)))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ & !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X65_Y26_N4
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\) # (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\)))) # 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\) # 
-- (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\)))))
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\) # (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X65_Y26_N6
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ & !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y26_N8
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y26_N10
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ = (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X65_Y26_N28
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\);

-- Location: LCCOMB_X65_Y26_N26
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\) # ((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\);

-- Location: LCCOMB_X65_Y26_N14
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ = (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X66_Y26_N4
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\) # ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\);

-- Location: LCCOMB_X66_Y26_N24
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X66_Y26_N6
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\ = (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_guest|s_count\(1),
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\);

-- Location: LCCOMB_X66_Y26_N0
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \counterUp_score_guest|s_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \counterUp_score_guest|s_count\(1),
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\);

-- Location: LCCOMB_X66_Y26_N10
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\) # 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X66_Y26_N12
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ = (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\);

-- Location: LCCOMB_X66_Y26_N14
\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \counterUp_score_guest|s_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \counterUp_score_guest|s_count\(1),
	combout => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\);

-- Location: LCCOMB_X66_Y26_N8
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\) # 
-- (\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datad => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X66_Y26_N30
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & 
-- !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\);

-- Location: LCCOMB_X66_Y26_N28
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\ = (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\counterUp_score_guest|s_count\(1))) # (!\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \counterUp_score_guest|s_count\(1),
	datac => \Bin2BCD_visit_score|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\);

-- Location: LCCOMB_X65_Y26_N16
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\) # 
-- (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\,
	datad => VCC,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X65_Y26_N18
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ & !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X65_Y26_N20
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & 
-- ((\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\) # (\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X65_Y26_N22
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ & !\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y26_N24
\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X63_Y28_N6
\s_char_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2~8_combout\ = (\s_char_2[0]~7_combout\ & ((\s_char_2[0]~6_combout\) # ((!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))) # (!\s_char_2[0]~7_combout\ & (!\s_char_2[0]~6_combout\ & 
-- ((\counterUp_score_guest|s_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2[0]~7_combout\,
	datab => \s_char_2[0]~6_combout\,
	datac => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \counterUp_score_guest|s_count\(0),
	combout => \s_char_2~8_combout\);

-- Location: LCCOMB_X63_Y28_N28
\s_char_2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2~9_combout\ = (\s_char_2[0]~6_combout\ & ((\s_char_2~8_combout\ & (!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)) # (!\s_char_2~8_combout\ & 
-- ((!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))) # (!\s_char_2[0]~6_combout\ & (((\s_char_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \s_char_2[0]~6_combout\,
	datad => \s_char_2~8_combout\,
	combout => \s_char_2~9_combout\);

-- Location: LCCOMB_X63_Y28_N0
\s_char_2[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2[0]~0_combout\ = (\sequential~149_combout\ & (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\sequential~149_combout\ & ((\s_char_2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \sequential~149_combout\,
	datad => \s_char_2~9_combout\,
	combout => \s_char_2[0]~0_combout\);

-- Location: FF_X63_Y28_N1
\s_char_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_2[0]~0_combout\,
	asdata => \counterUp_score_home|s_count\(0),
	sload => \sequential~152_combout\,
	ena => \s_score_digit_column[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_2(0));

-- Location: LCCOMB_X66_Y27_N18
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \counterUp_score_guest|s_count\(5) $ (VCC)
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\counterUp_score_guest|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(5),
	datad => VCC,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X66_Y27_N20
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\counterUp_score_guest|s_count\(6) & (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\counterUp_score_guest|s_count\(6) & (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\counterUp_score_guest|s_count\(6) & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(6),
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X66_Y27_N22
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\counterUp_score_guest|s_count\(7) & (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\counterUp_score_guest|s_count\(7) & (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\counterUp_score_guest|s_count\(7) & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(7),
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X66_Y27_N24
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X66_Y27_N12
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\ = (\counterUp_score_guest|s_count\(7) & \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_guest|s_count\(7),
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\);

-- Location: LCCOMB_X66_Y27_N30
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\);

-- Location: LCCOMB_X67_Y27_N26
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\);

-- Location: LCCOMB_X67_Y27_N24
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\ = (\counterUp_score_guest|s_count\(6) & \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_guest|s_count\(6),
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\);

-- Location: LCCOMB_X67_Y27_N22
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X66_Y27_N4
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_score_guest|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \counterUp_score_guest|s_count\(5),
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\);

-- Location: LCCOMB_X67_Y27_N30
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\ = (\counterUp_score_guest|s_count\(4) & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_guest|s_count\(4),
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\);

-- Location: LCCOMB_X67_Y27_N16
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\ = (\counterUp_score_guest|s_count\(4) & \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_guest|s_count\(4),
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\);

-- Location: LCCOMB_X67_Y27_N4
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X67_Y27_N6
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\ & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X67_Y27_N8
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\)))))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X67_Y27_N10
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\ & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X67_Y27_N12
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y27_N10
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\counterUp_score_guest|s_count\(7)))) # (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => \counterUp_score_guest|s_count\(7),
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\);

-- Location: LCCOMB_X67_Y27_N28
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X67_Y27_N2
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\);

-- Location: LCCOMB_X67_Y27_N0
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\counterUp_score_guest|s_count\(6)))) # (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \counterUp_score_guest|s_count\(6),
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\);

-- Location: LCCOMB_X66_Y27_N28
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\counterUp_score_guest|s_count\(5))) # (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(5),
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\);

-- Location: LCCOMB_X67_Y27_N20
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\);

-- Location: LCCOMB_X67_Y28_N10
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & 
-- !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X67_Y28_N0
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\ = (\counterUp_score_guest|s_count\(4) & \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_guest|s_count\(4),
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X67_Y28_N12
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\counterUp_score_guest|s_count\(3) & \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_guest|s_count\(3),
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X67_Y28_N18
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\ = (\counterUp_score_guest|s_count\(3) & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_guest|s_count\(3),
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\);

-- Location: LCCOMB_X67_Y28_N20
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X67_Y28_N22
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\ & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X67_Y28_N24
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\)))))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X67_Y28_N26
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\ & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X67_Y28_N28
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & 
-- ((((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\))))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\) # (GND))))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\) # (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X67_Y28_N30
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y28_N4
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\);

-- Location: LCCOMB_X66_Y27_N0
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\) # ((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\);

-- Location: LCCOMB_X67_Y28_N2
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\);

-- Location: LCCOMB_X67_Y27_N18
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\) # ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\);

-- Location: LCCOMB_X66_Y27_N6
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\) # ((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\);

-- Location: LCCOMB_X66_Y27_N26
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\);

-- Location: LCCOMB_X66_Y28_N16
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\);

-- Location: LCCOMB_X67_Y28_N16
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\counterUp_score_guest|s_count\(4))) # (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_guest|s_count\(4),
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\);

-- Location: LCCOMB_X67_Y28_N6
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\);

-- Location: LCCOMB_X67_Y28_N8
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\ = (\counterUp_score_guest|s_count\(3) & \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(3),
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\);

-- Location: LCCOMB_X66_Y28_N22
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \counterUp_score_guest|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \counterUp_score_guest|s_count\(2),
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\);

-- Location: LCCOMB_X66_Y28_N24
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \counterUp_score_guest|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \counterUp_score_guest|s_count\(2),
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\);

-- Location: LCCOMB_X66_Y28_N2
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X66_Y28_N4
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\ & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X66_Y28_N6
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\)))))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X66_Y28_N8
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\ & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X66_Y28_N10
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & 
-- ((((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\))))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\) # (GND))))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\) # (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X66_Y28_N12
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\ & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X66_Y28_N14
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X65_Y28_N26
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \counterUp_score_guest|s_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \counterUp_score_guest|s_count\(1),
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\);

-- Location: LCCOMB_X65_Y28_N24
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \counterUp_score_guest|s_count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \counterUp_score_guest|s_count\(1),
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\);

-- Location: LCCOMB_X65_Y28_N4
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\,
	datad => VCC,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X66_Y28_N30
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~92_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\) # ((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~92_combout\);

-- Location: LCCOMB_X66_Y28_N28
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~79_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~79_combout\);

-- Location: LCCOMB_X66_Y28_N20
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~93_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\) # ((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~93_combout\);

-- Location: LCCOMB_X66_Y28_N18
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~80_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~80_combout\);

-- Location: LCCOMB_X66_Y27_N16
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~94_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\) # ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & 
-- !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~94_combout\);

-- Location: LCCOMB_X66_Y28_N0
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~81_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & 
-- !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~81_combout\);

-- Location: LCCOMB_X65_Y28_N0
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~82_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~82_combout\);

-- Location: LCCOMB_X66_Y28_N26
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~95_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\) # ((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~95_combout\);

-- Location: LCCOMB_X65_Y28_N22
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\);

-- Location: LCCOMB_X67_Y28_N14
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\counterUp_score_guest|s_count\(3))) # (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \counterUp_score_guest|s_count\(3),
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\);

-- Location: LCCOMB_X65_Y27_N0
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \counterUp_score_guest|s_count\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \counterUp_score_guest|s_count\(2),
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\);

-- Location: LCCOMB_X65_Y28_N20
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\ = (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\);

-- Location: LCCOMB_X65_Y28_N6
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\)))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\ & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X65_Y28_N8
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\) # 
-- (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\)))))
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X65_Y28_N10
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~82_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~95_combout\ & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~82_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[51]~95_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y28_N12
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~94_combout\) # 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~81_combout\) # (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~94_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[52]~81_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X65_Y28_N14
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~93_combout\ & 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~80_combout\ & !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~93_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[53]~80_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X65_Y28_N16
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~92_combout\) # 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~79_combout\) # (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~92_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[54]~79_combout\,
	datad => VCC,
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X65_Y28_N18
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X65_Y28_N30
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[57]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[57]~86_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\counterUp_score_guest|s_count\(1))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_guest|s_count\(1),
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[57]~86_combout\);

-- Location: LCCOMB_X63_Y28_N10
\s_char_2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2~10_combout\ = (\s_char_2[0]~7_combout\ & (((\s_char_2[0]~6_combout\)))) # (!\s_char_2[0]~7_combout\ & ((\s_char_2[0]~6_combout\ & (!\Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)) # 
-- (!\s_char_2[0]~6_combout\ & ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[57]~86_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2[0]~7_combout\,
	datab => \Bin2BCD_visit_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \s_char_2[0]~6_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[57]~86_combout\,
	combout => \s_char_2~10_combout\);

-- Location: LCCOMB_X63_Y28_N12
\s_char_2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2~11_combout\ = (\s_char_2[0]~7_combout\ & ((\s_char_2~10_combout\ & ((!\Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))) # (!\s_char_2~10_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))) # (!\s_char_2[0]~7_combout\ & (((\s_char_2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2[0]~7_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Bin2BCD_local_score|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \s_char_2~10_combout\,
	combout => \s_char_2~11_combout\);

-- Location: LCCOMB_X63_Y28_N14
\s_char_2[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2[1]~1_combout\ = (\sequential~149_combout\ & (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!\sequential~149_combout\ & ((\s_char_2~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \sequential~149_combout\,
	datad => \s_char_2~11_combout\,
	combout => \s_char_2[1]~1_combout\);

-- Location: LCCOMB_X61_Y26_N6
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \counterUp_score_home|s_count\(5) $ (VCC)
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\counterUp_score_home|s_count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(5),
	datad => VCC,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X61_Y26_N8
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\counterUp_score_home|s_count\(6) & (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\counterUp_score_home|s_count\(6) & (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\counterUp_score_home|s_count\(6) & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(6),
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X61_Y26_N10
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\counterUp_score_home|s_count\(7) & (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\counterUp_score_home|s_count\(7) & (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\counterUp_score_home|s_count\(7) & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(7),
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X61_Y26_N12
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X61_Y26_N16
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \counterUp_score_home|s_count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \counterUp_score_home|s_count\(7),
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\);

-- Location: LCCOMB_X61_Y26_N18
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\);

-- Location: LCCOMB_X62_Y26_N22
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\);

-- Location: LCCOMB_X62_Y26_N24
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\ = (\counterUp_score_home|s_count\(6) & \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(6),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\);

-- Location: LCCOMB_X61_Y26_N2
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\);

-- Location: LCCOMB_X61_Y26_N24
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\ = (\counterUp_score_home|s_count\(5) & \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(5),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\);

-- Location: LCCOMB_X62_Y26_N30
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\ = (\counterUp_score_home|s_count\(4) & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(4),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\);

-- Location: LCCOMB_X62_Y26_N20
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\ = (\counterUp_score_home|s_count\(4) & \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(4),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\);

-- Location: LCCOMB_X62_Y26_N10
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~61_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[24]~60_combout\,
	datad => VCC,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X62_Y26_N12
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\ & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~59_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[25]~58_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X62_Y26_N14
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\)))))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~57_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[26]~56_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X62_Y26_N16
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\ & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~54_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[27]~55_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X62_Y26_N18
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X61_Y26_N28
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\counterUp_score_home|s_count\(7)))) # (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \counterUp_score_home|s_count\(7),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\);

-- Location: LCCOMB_X62_Y26_N0
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\ = (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\);

-- Location: LCCOMB_X62_Y26_N6
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\counterUp_score_home|s_count\(6)))) # (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \counterUp_score_home|s_count\(6),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\);

-- Location: LCCOMB_X62_Y27_N0
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\);

-- Location: LCCOMB_X61_Y26_N22
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\counterUp_score_home|s_count\(5)))) # (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \counterUp_score_home|s_count\(5),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\);

-- Location: LCCOMB_X62_Y26_N28
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\ = (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\);

-- Location: LCCOMB_X62_Y26_N2
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\ = (\counterUp_score_home|s_count\(4) & \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(4),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\);

-- Location: LCCOMB_X62_Y26_N8
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\ = (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X62_Y27_N12
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\ = (\counterUp_score_home|s_count\(3) & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(3),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\);

-- Location: LCCOMB_X62_Y27_N14
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\counterUp_score_home|s_count\(3) & \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(3),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X62_Y27_N18
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X62_Y27_N20
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\ & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~65_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X62_Y27_N22
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\)))))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~64_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X62_Y27_N24
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\ & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~63_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X62_Y27_N26
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & 
-- ((((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\))))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\) # (GND))))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\) # 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\) # (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~62_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X62_Y27_N28
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X62_Y27_N2
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\);

-- Location: LCCOMB_X61_Y26_N20
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\) # ((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\);

-- Location: LCCOMB_X62_Y27_N4
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\);

-- Location: LCCOMB_X62_Y27_N10
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\) # ((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[35]~97_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\);

-- Location: LCCOMB_X61_Y26_N26
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\) # ((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[34]~98_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\);

-- Location: LCCOMB_X61_Y27_N24
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\ = (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\);

-- Location: LCCOMB_X62_Y27_N6
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\);

-- Location: LCCOMB_X61_Y26_N0
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\counterUp_score_home|s_count\(4))) # (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(4),
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\);

-- Location: LCCOMB_X61_Y27_N22
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\ = (\counterUp_score_home|s_count\(3) & \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \counterUp_score_home|s_count\(3),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\);

-- Location: LCCOMB_X62_Y27_N16
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\);

-- Location: LCCOMB_X62_Y27_N30
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\ = (\counterUp_score_home|s_count\(2) & \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(2),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\);

-- Location: LCCOMB_X62_Y27_N8
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\ = (\counterUp_score_home|s_count\(2) & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(2),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\);

-- Location: LCCOMB_X61_Y27_N6
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~75_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[40]~76_combout\,
	datad => VCC,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X61_Y27_N8
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\ & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~73_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[41]~74_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X61_Y27_N10
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\)))))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~72_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X61_Y27_N12
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\ & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~71_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X61_Y27_N14
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & 
-- ((((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\))))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\) # (GND))))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\) # 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\) # (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~70_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X61_Y27_N16
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\ & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~69_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X61_Y27_N18
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X60_Y27_N30
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\ = (\counterUp_score_home|s_count\(1) & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(1),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\);

-- Location: LCCOMB_X60_Y27_N28
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\ = (\counterUp_score_home|s_count\(1) & \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(1),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\);

-- Location: LCCOMB_X60_Y27_N0
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~78_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[48]~77_combout\,
	datad => VCC,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X61_Y27_N2
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~92_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\) # ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[45]~89_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~92_combout\);

-- Location: LCCOMB_X60_Y27_N16
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~79_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~79_combout\);

-- Location: LCCOMB_X61_Y27_N4
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~80_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~80_combout\);

-- Location: LCCOMB_X61_Y27_N28
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~93_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\) # ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[44]~90_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~93_combout\);

-- Location: LCCOMB_X61_Y27_N0
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~81_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~81_combout\);

-- Location: LCCOMB_X61_Y27_N26
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~94_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\) # ((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[43]~91_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~94_combout\);

-- Location: LCCOMB_X61_Y27_N20
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~95_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\) # ((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~95_combout\);

-- Location: LCCOMB_X60_Y27_N18
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~82_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~82_combout\);

-- Location: LCCOMB_X61_Y27_N30
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\counterUp_score_home|s_count\(3))) # (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(3),
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\);

-- Location: LCCOMB_X60_Y27_N20
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\);

-- Location: LCCOMB_X60_Y27_N26
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\ = (\counterUp_score_home|s_count\(2) & \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \counterUp_score_home|s_count\(2),
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\);

-- Location: LCCOMB_X60_Y27_N24
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\);

-- Location: LCCOMB_X60_Y27_N2
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\)))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\ & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X60_Y27_N4
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\) # 
-- (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\)))))
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X60_Y27_N6
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~95_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~82_combout\ & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~95_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[51]~82_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X60_Y27_N8
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~81_combout\) # 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~94_combout\) # (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~81_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[52]~94_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X60_Y27_N10
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~80_combout\ & 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~93_combout\ & !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~80_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[53]~93_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X60_Y27_N12
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~92_combout\) # 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~79_combout\) # (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~92_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[54]~79_combout\,
	datad => VCC,
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X60_Y27_N14
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X59_Y27_N0
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[57]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[57]~86_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\counterUp_score_home|s_count\(1))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \counterUp_score_home|s_count\(1),
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[57]~86_combout\);

-- Location: FF_X63_Y28_N15
\s_char_2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_2[1]~1_combout\,
	asdata => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[57]~86_combout\,
	sload => \sequential~152_combout\,
	ena => \s_score_digit_column[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_2(1));

-- Location: LCCOMB_X65_Y28_N28
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[58]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[58]~87_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\) # (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[58]~87_combout\);

-- Location: LCCOMB_X63_Y28_N30
\s_char_2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2~12_combout\ = (!\s_char_2[0]~6_combout\ & ((\s_char_2[0]~7_combout\ & (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\s_char_2[0]~7_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[58]~87_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2[0]~7_combout\,
	datab => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \s_char_2[0]~6_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[58]~87_combout\,
	combout => \s_char_2~12_combout\);

-- Location: LCCOMB_X63_Y28_N4
\s_char_2[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2[2]~2_combout\ = (\sequential~149_combout\ & ((!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\sequential~149_combout\ & (\s_char_2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char_2~12_combout\,
	datab => \sequential~149_combout\,
	datad => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \s_char_2[2]~2_combout\);

-- Location: LCCOMB_X59_Y27_N26
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[58]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[58]~87_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\) # (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~85_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[49]~84_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[58]~87_combout\);

-- Location: FF_X63_Y28_N5
\s_char_2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_2[2]~2_combout\,
	asdata => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[58]~87_combout\,
	sload => \sequential~152_combout\,
	ena => \s_score_digit_column[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_2(2));

-- Location: LCCOMB_X65_Y28_N2
\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[59]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[59]~88_combout\ = (\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\) # ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\)))) # 
-- (!\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\,
	combout => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[59]~88_combout\);

-- Location: LCCOMB_X60_Y32_N6
\s_char_2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2~13_combout\ = (\sequential~143_combout\ & ((\sequential~145_combout\ & ((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[59]~88_combout\))) # (!\sequential~145_combout\ & 
-- (!\Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[59]~88_combout\,
	datac => \sequential~143_combout\,
	datad => \sequential~145_combout\,
	combout => \s_char_2~13_combout\);

-- Location: LCCOMB_X60_Y32_N18
\s_char_2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2~14_combout\ = (\sequential~137_combout\ & (\sequential~140_combout\ & ((\s_char_2~13_combout\)))) # (!\sequential~137_combout\ & (((\Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[59]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~140_combout\,
	datab => \sequential~137_combout\,
	datac => \Bin2BCD_visit_score|Mod1|auto_generated|divider|divider|StageOut[59]~88_combout\,
	datad => \s_char_2~13_combout\,
	combout => \s_char_2~14_combout\);

-- Location: LCCOMB_X60_Y32_N16
\s_char_2[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_2[3]~3_combout\ = (\sequential~149_combout\ & (!\Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\sequential~149_combout\ & ((\s_char_2~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~149_combout\,
	datab => \Bin2BCD_local_score|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \s_char_2~14_combout\,
	combout => \s_char_2[3]~3_combout\);

-- Location: LCCOMB_X60_Y27_N22
\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[59]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[59]~88_combout\ = (\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\) # ((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\)))) # 
-- (!\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~100_combout\,
	datab => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[50]~83_combout\,
	combout => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[59]~88_combout\);

-- Location: FF_X60_Y32_N17
\s_char_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_2[3]~3_combout\,
	asdata => \Bin2BCD_local_score|Mod1|auto_generated|divider|divider|StageOut[59]~88_combout\,
	sload => \sequential~152_combout\,
	ena => \s_score_digit_column[0]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_2(3));

-- Location: M9K_X64_Y33_N0
\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000001400000014000000000000001400000014000000540000015000000540000005005000050150000155400000550000000000000000000000000000000000000000000000001000000150000015400001540000054000000154000000154000000150000000100000000000000000000000000000000000000000000000000000000000000000000000000005555400055554000000000000000000055554000555540000000000000000000000000000000000000000000000000000000000000000000400000005400000015400000015400000015000001540000154000005400000040000000000000000000000000000000000000",
	mem_init2 => X"00004000000100000001000000014000000140000000000000000000000000000000000000014000000140000000000000000000000000000000000000000000000000000000000000000000000140000001400000000000000000000000000000000000000140000001400000000000000000000000000000000000000000000000000000000000000554000015550000140500005000000051500000555400005415000050050000500500001405000015540000055000000000000000000000000000000000000005500000155400005005000050050000500500001554000015540000500500005005000050050000155400000550000000000000000000",
	mem_init1 => X"00000000000000000000500000005000000050000001500000014000000140000001400000050000000500000014000000555500005555000000000000000000000000000000000000055000001554000050140000500500005005000054150000155500000545000000050000501400005554000015500000000000000000000000000000000000000550000015540000541500005005000050000000540000001555000005550000000500000014000015540000155400000000000000000000000000000000000014000000140000005555000055550000140500001414000014500000145000001540000015000000150000001400000000000000000000",
	mem_init0 => X"00000000000000000005500000155400005415000050050000500000005400000015400000154000005000000050150000555400001550000000000000000000000000000000000000555500005555000000140000015000000540000015000000140000005000000050050000501500001554000005500000000000000000000000000000000000000140000001400000014000000140000001400000014000000140000001410000014500000154000001500000014000000000000000000000000000000000000005500000155400005415000050050000500500005005000050050000500500005005000054150000155400000550000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Scoreboard.Scoreboard2.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "font_16x16_bold:score_digits_FONT|altsyncram:Mux0_rtl_0|altsyncram_t901:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portaaddr => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X55_Y38_N4
\LessThan100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan100~0_combout\ = ((!\vc|vga_data_0.x\(5) & ((!\vc|vga_data_0.x\(3)) # (!\vc|vga_data_0.x\(4))))) # (!\vc|vga_data_0.x\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(5),
	datac => \vc|vga_data_0.x\(3),
	datad => \vc|vga_data_0.x\(6),
	combout => \LessThan100~0_combout\);

-- Location: LCCOMB_X55_Y38_N6
\sequential~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~47_combout\ = (\vc|vga_data_0.x\(9) & (!\vc|vga_data_0.x\(10) & ((!\sequential~33_combout\) # (!\LessThan100~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datab => \vc|vga_data_0.x\(10),
	datac => \LessThan100~0_combout\,
	datad => \sequential~33_combout\,
	combout => \sequential~47_combout\);

-- Location: LCCOMB_X54_Y35_N24
\sequential~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~48_combout\ = (\vc|vga_data_0.x\(1) & (\vc|vga_data_0.x\(0) & \vc|vga_data_0.x\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datac => \vc|vga_data_0.x\(0),
	datad => \vc|vga_data_0.x\(2),
	combout => \sequential~48_combout\);

-- Location: LCCOMB_X54_Y35_N30
\sequential~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~49_combout\ = (!\vc|vga_data_0.x\(4) & ((!\vc|vga_data_0.x\(3)) # (!\sequential~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~48_combout\,
	datac => \vc|vga_data_0.x\(4),
	datad => \vc|vga_data_0.x\(3),
	combout => \sequential~49_combout\);

-- Location: LCCOMB_X54_Y35_N28
\sequential~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~50_combout\ = (!\vc|vga_data_0.x\(8) & ((\sequential~49_combout\) # ((!\vc|vga_data_0.x\(5)) # (!\LessThan31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~49_combout\,
	datab => \LessThan31~0_combout\,
	datac => \vc|vga_data_0.x\(5),
	datad => \vc|vga_data_0.x\(8),
	combout => \sequential~50_combout\);

-- Location: LCCOMB_X53_Y35_N28
\sequential~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~51_combout\ = (\sequential~184_combout\ & (\sequential~47_combout\ & ((\sequential~50_combout\) # (!\vc|vga_data_0.x\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~184_combout\,
	datab => \vc|vga_data_0.x\(9),
	datac => \sequential~47_combout\,
	datad => \sequential~50_combout\,
	combout => \sequential~51_combout\);

-- Location: LCCOMB_X52_Y35_N6
\home_score~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \home_score~0_combout\ = (!\sequential~46_combout\ & (!\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & \sequential~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~46_combout\,
	datab => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \sequential~51_combout\,
	combout => \home_score~0_combout\);

-- Location: FF_X52_Y35_N7
home_score : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \home_score~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \home_score~q\);

-- Location: LCCOMB_X52_Y35_N16
\guest_score~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \guest_score~0_combout\ = (!\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & \sequential~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \sequential~46_combout\,
	combout => \guest_score~0_combout\);

-- Location: FF_X52_Y35_N17
guest_score : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \guest_score~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \guest_score~q\);

-- Location: LCCOMB_X52_Y31_N2
\sequential~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~155_combout\ = (\vc|vga_data_0.y\(8) & (!\vc|vga_data_0.y\(9) & ((\vc|vga_data_0.y\(7)) # (\LessThan79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(8),
	datab => \vc|vga_data_0.y\(9),
	datac => \vc|vga_data_0.y\(7),
	datad => \LessThan79~0_combout\,
	combout => \sequential~155_combout\);

-- Location: LCCOMB_X53_Y31_N18
\LessThan89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan89~0_combout\ = (\vc|vga_data_0.y\(6)) # ((\vc|vga_data_0.y\(5) & ((\vc|vga_data_0.y\(4)) # (!\LessThan78~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datab => \LessThan78~2_combout\,
	datac => \vc|vga_data_0.y\(4),
	datad => \vc|vga_data_0.y\(6),
	combout => \LessThan89~0_combout\);

-- Location: LCCOMB_X53_Y31_N24
\sequential~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~156_combout\ = (\sequential~155_combout\ & (((!\LessThan89~0_combout\) # (!\vc|vga_data_0.y\(8))) # (!\vc|vga_data_0.y\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~155_combout\,
	datab => \vc|vga_data_0.y\(7),
	datac => \vc|vga_data_0.y\(8),
	datad => \LessThan89~0_combout\,
	combout => \sequential~156_combout\);

-- Location: LCCOMB_X55_Y32_N24
\sequential~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~157_combout\ = (\vc|vga_data_0.x\(6) & ((\vc|vga_data_0.x\(3)) # ((\sequential~48_combout\) # (!\LessThan49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datab => \LessThan49~0_combout\,
	datac => \vc|vga_data_0.x\(6),
	datad => \sequential~48_combout\,
	combout => \sequential~157_combout\);

-- Location: LCCOMB_X56_Y32_N2
\sequential~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~158_combout\ = (\sequential~157_combout\) # (((!\sequential~147_combout\ & \LessThan1~0_combout\)) # (!\sequential~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~147_combout\,
	datab => \sequential~157_combout\,
	datac => \sequential~121_combout\,
	datad => \LessThan1~0_combout\,
	combout => \sequential~158_combout\);

-- Location: LCCOMB_X61_Y36_N12
\Add70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add70~0_combout\ = (\vc|vga_data_0.x\(1) & (\vc|vga_data_0.x\(2) $ (VCC))) # (!\vc|vga_data_0.x\(1) & (\vc|vga_data_0.x\(2) & VCC))
-- \Add70~1\ = CARRY((\vc|vga_data_0.x\(1) & \vc|vga_data_0.x\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datab => \vc|vga_data_0.x\(2),
	datad => VCC,
	combout => \Add70~0_combout\,
	cout => \Add70~1\);

-- Location: LCCOMB_X61_Y36_N14
\Add70~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add70~2_combout\ = (\vc|vga_data_0.x\(3) & (\Add70~1\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add70~1\))
-- \Add70~3\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add70~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add70~1\,
	combout => \Add70~2_combout\,
	cout => \Add70~3\);

-- Location: LCCOMB_X61_Y36_N16
\Add70~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add70~4_combout\ = (\vc|vga_data_0.x\(4) & (\Add70~3\ $ (GND))) # (!\vc|vga_data_0.x\(4) & (!\Add70~3\ & VCC))
-- \Add70~5\ = CARRY((\vc|vga_data_0.x\(4) & !\Add70~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add70~3\,
	combout => \Add70~4_combout\,
	cout => \Add70~5\);

-- Location: LCCOMB_X61_Y36_N18
\Add70~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add70~6_combout\ = (\vc|vga_data_0.x\(5) & (\Add70~5\ & VCC)) # (!\vc|vga_data_0.x\(5) & (!\Add70~5\))
-- \Add70~7\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add70~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add70~5\,
	combout => \Add70~6_combout\,
	cout => \Add70~7\);

-- Location: LCCOMB_X61_Y36_N20
\Add70~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add70~8_combout\ = (\vc|vga_data_0.x\(6) & ((GND) # (!\Add70~7\))) # (!\vc|vga_data_0.x\(6) & (\Add70~7\ $ (GND)))
-- \Add70~9\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add70~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add70~7\,
	combout => \Add70~8_combout\,
	cout => \Add70~9\);

-- Location: LCCOMB_X61_Y36_N22
\Add70~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add70~10_combout\ = (\vc|vga_data_0.x\(7) & (!\Add70~9\)) # (!\vc|vga_data_0.x\(7) & ((\Add70~9\) # (GND)))
-- \Add70~11\ = CARRY((!\Add70~9\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add70~9\,
	combout => \Add70~10_combout\,
	cout => \Add70~11\);

-- Location: LCCOMB_X61_Y36_N24
\Add70~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add70~12_combout\ = (\vc|vga_data_0.x\(8) & ((GND) # (!\Add70~11\))) # (!\vc|vga_data_0.x\(8) & (\Add70~11\ $ (GND)))
-- \Add70~13\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add70~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add70~11\,
	combout => \Add70~12_combout\,
	cout => \Add70~13\);

-- Location: LCCOMB_X61_Y36_N26
\Add70~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add70~14_combout\ = (\vc|vga_data_0.x\(9) & (\Add70~13\ & VCC)) # (!\vc|vga_data_0.x\(9) & (!\Add70~13\))
-- \Add70~15\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add70~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add70~13\,
	combout => \Add70~14_combout\,
	cout => \Add70~15\);

-- Location: LCCOMB_X61_Y36_N28
\Add70~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add70~16_combout\ = (\vc|vga_data_0.x\(10) & ((GND) # (!\Add70~15\))) # (!\vc|vga_data_0.x\(10) & (\Add70~15\ $ (GND)))
-- \Add70~17\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add70~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add70~15\,
	combout => \Add70~16_combout\,
	cout => \Add70~17\);

-- Location: LCCOMB_X61_Y36_N30
\Add70~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add70~18_combout\ = !\Add70~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add70~17\,
	combout => \Add70~18_combout\);

-- Location: LCCOMB_X61_Y36_N0
\Div7|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (\vc|vga_data_0.x\(1) & (!\vc|vga_data_0.x\(0) & (\Add70~18_combout\ & !\Add70~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datab => \vc|vga_data_0.x\(0),
	datac => \Add70~18_combout\,
	datad => \Add70~0_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X61_Y36_N2
\Div7|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add70~18_combout\ & (!\Add70~4_combout\ & !\Add70~2_combout\)) # (!\Add70~18_combout\ & (\Add70~4_combout\ & 
-- \Add70~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~18_combout\,
	datab => \Add70~4_combout\,
	datac => \Add70~2_combout\,
	datad => \Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X61_Y36_N8
\Div7|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add70~6_combout\ & (\Add70~8_combout\ & !\Add70~18_combout\)) # (!\Add70~6_combout\ & (!\Add70~8_combout\ & 
-- \Add70~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~6_combout\,
	datab => \Add70~8_combout\,
	datac => \Add70~18_combout\,
	datad => \Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X61_Y36_N10
\Div7|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add70~10_combout\ & (!\Add70~18_combout\ & \Add70~12_combout\)) # (!\Add70~10_combout\ & (\Add70~18_combout\ & 
-- !\Add70~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~10_combout\,
	datab => \Add70~18_combout\,
	datac => \Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \Add70~12_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X61_Y36_N4
\Div7|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add70~18_combout\ & (!\Add70~16_combout\ & !\Add70~14_combout\)) # (!\Add70~18_combout\ & (\Add70~16_combout\ & 
-- \Add70~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~18_combout\,
	datab => \Add70~16_combout\,
	datac => \Add70~14_combout\,
	datad => \Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X61_Y36_N6
\Div7|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \Add70~16_combout\ $ (((\Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add70~14_combout\))) # (!\Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- (\Add70~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~18_combout\,
	datab => \Add70~16_combout\,
	datac => \Add70~14_combout\,
	datad => \Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X60_Y36_N8
\Div7|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_4~0_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ $ (VCC)
-- \Div7|auto_generated|divider|divider|op_4~1\ = CARRY(\Div7|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div7|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X60_Y36_N10
\Div7|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_4~2_combout\ = (\Div7|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div7|auto_generated|divider|divider|op_4~1\)) # (!\Div7|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & 
-- ((\Div7|auto_generated|divider|divider|op_4~1\) # (GND)))
-- \Div7|auto_generated|divider|divider|op_4~3\ = CARRY((!\Div7|auto_generated|divider|divider|op_4~1\) # (!\Div7|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_4~1\,
	combout => \Div7|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div7|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X60_Y36_N12
\Div7|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_4~4_combout\ = \Div7|auto_generated|divider|divider|op_4~3\ $ (GND)
-- \Div7|auto_generated|divider|divider|op_4~5\ = CARRY(!\Div7|auto_generated|divider|divider|op_4~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_4~3\,
	combout => \Div7|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div7|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X60_Y36_N14
\Div7|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_4~6_combout\ = !\Div7|auto_generated|divider|divider|op_4~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|op_4~5\,
	combout => \Div7|auto_generated|divider|divider|op_4~6_combout\);

-- Location: LCCOMB_X60_Y36_N30
\Div7|auto_generated|divider|divider|StageOut[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[9]~81_combout\ = (!\Div7|auto_generated|divider|divider|op_4~6_combout\ & \Div7|auto_generated|divider|divider|op_4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div7|auto_generated|divider|divider|op_4~2_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[9]~81_combout\);

-- Location: LCCOMB_X60_Y36_N16
\Div7|auto_generated|divider|divider|StageOut[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[9]~80_combout\ = (\Div7|auto_generated|divider|divider|op_4~6_combout\ & \Div7|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div7|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[9]~80_combout\);

-- Location: LCCOMB_X60_Y36_N6
\Div7|auto_generated|divider|divider|StageOut[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[8]~83_combout\ = (\Div7|auto_generated|divider|divider|op_4~0_combout\ & !\Div7|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Div7|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[8]~83_combout\);

-- Location: LCCOMB_X60_Y36_N0
\Div7|auto_generated|divider|divider|StageOut[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[8]~82_combout\ = (\Div7|auto_generated|divider|divider|op_4~6_combout\ & \Div7|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div7|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[8]~82_combout\);

-- Location: LCCOMB_X60_Y36_N28
\Div7|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = \Add70~18_combout\ $ (\Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ $ (\Add70~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~18_combout\,
	datac => \Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Add70~14_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X60_Y36_N18
\Div7|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_5~0_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ $ (VCC)
-- \Div7|auto_generated|divider|divider|op_5~1\ = CARRY(\Div7|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div7|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X60_Y36_N20
\Div7|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_5~2_combout\ = (\Div7|auto_generated|divider|divider|StageOut[8]~83_combout\ & (((!\Div7|auto_generated|divider|divider|op_5~1\)))) # (!\Div7|auto_generated|divider|divider|StageOut[8]~83_combout\ & 
-- ((\Div7|auto_generated|divider|divider|StageOut[8]~82_combout\ & (!\Div7|auto_generated|divider|divider|op_5~1\)) # (!\Div7|auto_generated|divider|divider|StageOut[8]~82_combout\ & ((\Div7|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div7|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[8]~83_combout\ & !\Div7|auto_generated|divider|divider|StageOut[8]~82_combout\)) # (!\Div7|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[8]~83_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[8]~82_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_5~1\,
	combout => \Div7|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div7|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X60_Y36_N22
\Div7|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_5~4_combout\ = (\Div7|auto_generated|divider|divider|op_5~3\ & ((((\Div7|auto_generated|divider|divider|StageOut[9]~81_combout\) # (\Div7|auto_generated|divider|divider|StageOut[9]~80_combout\))))) # 
-- (!\Div7|auto_generated|divider|divider|op_5~3\ & ((\Div7|auto_generated|divider|divider|StageOut[9]~81_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[9]~80_combout\) # (GND))))
-- \Div7|auto_generated|divider|divider|op_5~5\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[9]~81_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[9]~80_combout\) # (!\Div7|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[9]~81_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[9]~80_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_5~3\,
	combout => \Div7|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div7|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X60_Y36_N24
\Div7|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div7|auto_generated|divider|divider|op_5~5\ & ((\Div7|auto_generated|divider|divider|op_4~6_combout\) # (!\Div7|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_4~4_combout\,
	datab => \Div7|auto_generated|divider|divider|op_4~6_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_5~5\,
	cout => \Div7|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X60_Y36_N26
\Div7|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_5~8_combout\ = \Div7|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div7|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X60_Y36_N4
\Div7|auto_generated|divider|divider|StageOut[14]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[14]~131_combout\ = (\Div7|auto_generated|divider|divider|op_5~8_combout\ & ((\Div7|auto_generated|divider|divider|op_4~6_combout\ & (\Div7|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)) # 
-- (!\Div7|auto_generated|divider|divider|op_4~6_combout\ & ((\Div7|auto_generated|divider|divider|op_4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datab => \Div7|auto_generated|divider|divider|op_4~6_combout\,
	datac => \Div7|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div7|auto_generated|divider|divider|op_4~2_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[14]~131_combout\);

-- Location: LCCOMB_X59_Y36_N4
\Div7|auto_generated|divider|divider|StageOut[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[14]~84_combout\ = (\Div7|auto_generated|divider|divider|op_5~4_combout\ & !\Div7|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div7|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[14]~84_combout\);

-- Location: LCCOMB_X60_Y36_N2
\Div7|auto_generated|divider|divider|StageOut[13]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[13]~132_combout\ = (\Div7|auto_generated|divider|divider|op_5~8_combout\ & ((\Div7|auto_generated|divider|divider|op_4~6_combout\ & (\Div7|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)) # 
-- (!\Div7|auto_generated|divider|divider|op_4~6_combout\ & ((\Div7|auto_generated|divider|divider|op_4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datab => \Div7|auto_generated|divider|divider|op_4~0_combout\,
	datac => \Div7|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div7|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[13]~132_combout\);

-- Location: LCCOMB_X59_Y36_N2
\Div7|auto_generated|divider|divider|StageOut[13]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[13]~85_combout\ = (\Div7|auto_generated|divider|divider|op_5~2_combout\ & !\Div7|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div7|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[13]~85_combout\);

-- Location: LCCOMB_X59_Y36_N22
\Div7|auto_generated|divider|divider|StageOut[12]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[12]~115_combout\ = (\Div7|auto_generated|divider|divider|op_5~8_combout\ & (\Add70~14_combout\ $ (\Add70~18_combout\ $ (\Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~14_combout\,
	datab => \Add70~18_combout\,
	datac => \Div7|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Div7|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[12]~115_combout\);

-- Location: LCCOMB_X59_Y36_N24
\Div7|auto_generated|divider|divider|StageOut[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[12]~86_combout\ = (\Div7|auto_generated|divider|divider|op_5~0_combout\ & !\Div7|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|op_5~0_combout\,
	datad => \Div7|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[12]~86_combout\);

-- Location: LCCOMB_X59_Y36_N16
\Div7|auto_generated|divider|my_abs_num|cs1a[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ = \Add70~12_combout\ $ (((\Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add70~10_combout\))) # (!\Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- (\Add70~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~12_combout\,
	datab => \Add70~18_combout\,
	datac => \Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \Add70~10_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\);

-- Location: LCCOMB_X59_Y36_N6
\Div7|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_6~0_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ $ (VCC)
-- \Div7|auto_generated|divider|divider|op_6~1\ = CARRY(\Div7|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div7|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X59_Y36_N8
\Div7|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_6~2_combout\ = (\Div7|auto_generated|divider|divider|StageOut[12]~115_combout\ & (((!\Div7|auto_generated|divider|divider|op_6~1\)))) # (!\Div7|auto_generated|divider|divider|StageOut[12]~115_combout\ & 
-- ((\Div7|auto_generated|divider|divider|StageOut[12]~86_combout\ & (!\Div7|auto_generated|divider|divider|op_6~1\)) # (!\Div7|auto_generated|divider|divider|StageOut[12]~86_combout\ & ((\Div7|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div7|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[12]~115_combout\ & !\Div7|auto_generated|divider|divider|StageOut[12]~86_combout\)) # (!\Div7|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[12]~86_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_6~1\,
	combout => \Div7|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div7|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X59_Y36_N10
\Div7|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_6~4_combout\ = (\Div7|auto_generated|divider|divider|op_6~3\ & ((((\Div7|auto_generated|divider|divider|StageOut[13]~132_combout\) # (\Div7|auto_generated|divider|divider|StageOut[13]~85_combout\))))) # 
-- (!\Div7|auto_generated|divider|divider|op_6~3\ & ((\Div7|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[13]~85_combout\) # (GND))))
-- \Div7|auto_generated|divider|divider|op_6~5\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[13]~85_combout\) # (!\Div7|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[13]~85_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_6~3\,
	combout => \Div7|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div7|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X59_Y36_N12
\Div7|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[14]~131_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[14]~84_combout\ & !\Div7|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[14]~131_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[14]~84_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_6~5\,
	cout => \Div7|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X59_Y36_N14
\Div7|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_6~8_combout\ = \Div7|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div7|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X59_Y36_N20
\Div7|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[16]~90_combout\ = (!\Div7|auto_generated|divider|divider|op_6~8_combout\ & \Div7|auto_generated|divider|divider|op_6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div7|auto_generated|divider|divider|op_6~0_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X59_Y36_N26
\Div7|auto_generated|divider|divider|StageOut[16]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[16]~89_combout\ = (\Div7|auto_generated|divider|divider|op_6~8_combout\ & \Div7|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div7|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[16]~89_combout\);

-- Location: LCCOMB_X57_Y36_N24
\Div7|auto_generated|divider|my_abs_num|cs1a[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add70~10_combout\ $ (\Add70~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Add70~10_combout\,
	datad => \Add70~18_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\);

-- Location: LCCOMB_X58_Y36_N0
\Div7|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_7~0_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ $ (VCC)
-- \Div7|auto_generated|divider|divider|op_7~1\ = CARRY(\Div7|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div7|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X58_Y36_N2
\Div7|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_7~2_combout\ = (\Div7|auto_generated|divider|divider|StageOut[16]~90_combout\ & (((!\Div7|auto_generated|divider|divider|op_7~1\)))) # (!\Div7|auto_generated|divider|divider|StageOut[16]~90_combout\ & 
-- ((\Div7|auto_generated|divider|divider|StageOut[16]~89_combout\ & (!\Div7|auto_generated|divider|divider|op_7~1\)) # (!\Div7|auto_generated|divider|divider|StageOut[16]~89_combout\ & ((\Div7|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div7|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[16]~90_combout\ & !\Div7|auto_generated|divider|divider|StageOut[16]~89_combout\)) # (!\Div7|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[16]~89_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_7~1\,
	combout => \Div7|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div7|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X59_Y36_N30
\Div7|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[18]~87_combout\ = (!\Div7|auto_generated|divider|divider|op_6~8_combout\ & \Div7|auto_generated|divider|divider|op_6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div7|auto_generated|divider|divider|op_6~4_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X59_Y36_N0
\Div7|auto_generated|divider|divider|StageOut[18]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[18]~116_combout\ = (\Div7|auto_generated|divider|divider|op_6~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div7|auto_generated|divider|divider|op_5~2_combout\ & 
-- !\Div7|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_5~2_combout\,
	datab => \Div7|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div7|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div7|auto_generated|divider|divider|StageOut[13]~132_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[18]~116_combout\);

-- Location: LCCOMB_X59_Y36_N18
\Div7|auto_generated|divider|divider|StageOut[17]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[17]~117_combout\ = (\Div7|auto_generated|divider|divider|op_6~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[12]~115_combout\) # ((\Div7|auto_generated|divider|divider|op_5~0_combout\ & 
-- !\Div7|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datab => \Div7|auto_generated|divider|divider|op_5~0_combout\,
	datac => \Div7|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div7|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[17]~117_combout\);

-- Location: LCCOMB_X59_Y36_N28
\Div7|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[17]~88_combout\ = (!\Div7|auto_generated|divider|divider|op_6~8_combout\ & \Div7|auto_generated|divider|divider|op_6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div7|auto_generated|divider|divider|op_6~2_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X58_Y36_N4
\Div7|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_7~4_combout\ = (\Div7|auto_generated|divider|divider|op_7~3\ & ((((\Div7|auto_generated|divider|divider|StageOut[17]~117_combout\) # (\Div7|auto_generated|divider|divider|StageOut[17]~88_combout\))))) # 
-- (!\Div7|auto_generated|divider|divider|op_7~3\ & ((\Div7|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[17]~88_combout\) # (GND))))
-- \Div7|auto_generated|divider|divider|op_7~5\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[17]~88_combout\) # (!\Div7|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_7~3\,
	combout => \Div7|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div7|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X58_Y36_N6
\Div7|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[18]~87_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[18]~116_combout\ & !\Div7|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[18]~116_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_7~5\,
	cout => \Div7|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X58_Y36_N8
\Div7|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_7~8_combout\ = \Div7|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div7|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X58_Y36_N10
\Div7|auto_generated|divider|divider|StageOut[21]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[21]~133_combout\ = (\Div7|auto_generated|divider|divider|op_7~8_combout\ & ((\Div7|auto_generated|divider|divider|op_6~8_combout\ & ((\Div7|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\))) # 
-- (!\Div7|auto_generated|divider|divider|op_6~8_combout\ & (\Div7|auto_generated|divider|divider|op_6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_6~0_combout\,
	datab => \Div7|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div7|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div7|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[21]~133_combout\);

-- Location: LCCOMB_X58_Y36_N12
\Div7|auto_generated|divider|divider|StageOut[22]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[22]~118_combout\ = (\Div7|auto_generated|divider|divider|op_7~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div7|auto_generated|divider|divider|op_6~2_combout\ & 
-- !\Div7|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_6~2_combout\,
	datab => \Div7|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div7|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div7|auto_generated|divider|divider|StageOut[17]~117_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[22]~118_combout\);

-- Location: LCCOMB_X58_Y36_N18
\Div7|auto_generated|divider|divider|StageOut[22]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[22]~91_combout\ = (\Div7|auto_generated|divider|divider|op_7~4_combout\ & !\Div7|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_7~4_combout\,
	datad => \Div7|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[22]~91_combout\);

-- Location: LCCOMB_X58_Y36_N16
\Div7|auto_generated|divider|divider|StageOut[21]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[21]~92_combout\ = (!\Div7|auto_generated|divider|divider|op_7~8_combout\ & \Div7|auto_generated|divider|divider|op_7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div7|auto_generated|divider|divider|op_7~2_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[21]~92_combout\);

-- Location: LCCOMB_X58_Y36_N30
\Div7|auto_generated|divider|divider|StageOut[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[20]~93_combout\ = (!\Div7|auto_generated|divider|divider|op_7~8_combout\ & \Div7|auto_generated|divider|divider|op_7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div7|auto_generated|divider|divider|op_7~0_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[20]~93_combout\);

-- Location: LCCOMB_X58_Y36_N14
\Div7|auto_generated|divider|divider|StageOut[20]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[20]~119_combout\ = (\Div7|auto_generated|divider|divider|op_7~8_combout\ & (\Add70~18_combout\ $ (\Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add70~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~18_combout\,
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Div7|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Add70~10_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[20]~119_combout\);

-- Location: LCCOMB_X57_Y36_N6
\Div7|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \Add70~8_combout\ $ (((\Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add70~6_combout\))) # (!\Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- (\Add70~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~8_combout\,
	datab => \Add70~18_combout\,
	datac => \Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add70~6_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X58_Y36_N20
\Div7|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_8~0_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ $ (VCC)
-- \Div7|auto_generated|divider|divider|op_8~1\ = CARRY(\Div7|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div7|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X58_Y36_N22
\Div7|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_8~2_combout\ = (\Div7|auto_generated|divider|divider|StageOut[20]~93_combout\ & (((!\Div7|auto_generated|divider|divider|op_8~1\)))) # (!\Div7|auto_generated|divider|divider|StageOut[20]~93_combout\ & 
-- ((\Div7|auto_generated|divider|divider|StageOut[20]~119_combout\ & (!\Div7|auto_generated|divider|divider|op_8~1\)) # (!\Div7|auto_generated|divider|divider|StageOut[20]~119_combout\ & ((\Div7|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div7|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[20]~93_combout\ & !\Div7|auto_generated|divider|divider|StageOut[20]~119_combout\)) # (!\Div7|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[20]~93_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_8~1\,
	combout => \Div7|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div7|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X58_Y36_N24
\Div7|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_8~4_combout\ = (\Div7|auto_generated|divider|divider|op_8~3\ & ((((\Div7|auto_generated|divider|divider|StageOut[21]~133_combout\) # (\Div7|auto_generated|divider|divider|StageOut[21]~92_combout\))))) # 
-- (!\Div7|auto_generated|divider|divider|op_8~3\ & ((\Div7|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[21]~92_combout\) # (GND))))
-- \Div7|auto_generated|divider|divider|op_8~5\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[21]~92_combout\) # (!\Div7|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[21]~92_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_8~3\,
	combout => \Div7|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div7|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X58_Y36_N26
\Div7|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[22]~118_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[22]~91_combout\ & !\Div7|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[22]~118_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[22]~91_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_8~5\,
	cout => \Div7|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X58_Y36_N28
\Div7|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_8~8_combout\ = \Div7|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div7|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X57_Y36_N28
\Div7|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[26]~120_combout\ = (\Div7|auto_generated|divider|divider|op_8~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div7|auto_generated|divider|divider|op_7~2_combout\ & 
-- !\Div7|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_7~2_combout\,
	datab => \Div7|auto_generated|divider|divider|op_7~8_combout\,
	datac => \Div7|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datad => \Div7|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X57_Y36_N8
\Div7|auto_generated|divider|divider|StageOut[26]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[26]~94_combout\ = (\Div7|auto_generated|divider|divider|op_8~4_combout\ & !\Div7|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|op_8~4_combout\,
	datad => \Div7|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[26]~94_combout\);

-- Location: LCCOMB_X57_Y36_N22
\Div7|auto_generated|divider|divider|StageOut[25]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[25]~121_combout\ = (\Div7|auto_generated|divider|divider|op_8~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[20]~119_combout\) # ((\Div7|auto_generated|divider|divider|op_7~0_combout\ & 
-- !\Div7|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_7~0_combout\,
	datab => \Div7|auto_generated|divider|divider|op_7~8_combout\,
	datac => \Div7|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datad => \Div7|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[25]~121_combout\);

-- Location: LCCOMB_X57_Y36_N2
\Div7|auto_generated|divider|divider|StageOut[25]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[25]~95_combout\ = (\Div7|auto_generated|divider|divider|op_8~2_combout\ & !\Div7|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|op_8~2_combout\,
	datad => \Div7|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[25]~95_combout\);

-- Location: LCCOMB_X57_Y36_N20
\Div7|auto_generated|divider|divider|StageOut[24]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[24]~96_combout\ = (\Div7|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & \Div7|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => \Div7|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[24]~96_combout\);

-- Location: LCCOMB_X57_Y36_N0
\Div7|auto_generated|divider|divider|StageOut[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[24]~97_combout\ = (\Div7|auto_generated|divider|divider|op_8~0_combout\ & !\Div7|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div7|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[24]~97_combout\);

-- Location: LCCOMB_X56_Y36_N4
\Div7|auto_generated|divider|my_abs_num|cs1a[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ = \Add70~6_combout\ $ (\Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add70~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~6_combout\,
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add70~18_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\);

-- Location: LCCOMB_X57_Y36_N10
\Div7|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_9~0_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ $ (VCC)
-- \Div7|auto_generated|divider|divider|op_9~1\ = CARRY(\Div7|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div7|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X57_Y36_N12
\Div7|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_9~2_combout\ = (\Div7|auto_generated|divider|divider|StageOut[24]~96_combout\ & (((!\Div7|auto_generated|divider|divider|op_9~1\)))) # (!\Div7|auto_generated|divider|divider|StageOut[24]~96_combout\ & 
-- ((\Div7|auto_generated|divider|divider|StageOut[24]~97_combout\ & (!\Div7|auto_generated|divider|divider|op_9~1\)) # (!\Div7|auto_generated|divider|divider|StageOut[24]~97_combout\ & ((\Div7|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div7|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[24]~96_combout\ & !\Div7|auto_generated|divider|divider|StageOut[24]~97_combout\)) # (!\Div7|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[24]~96_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[24]~97_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_9~1\,
	combout => \Div7|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div7|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X57_Y36_N14
\Div7|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_9~4_combout\ = (\Div7|auto_generated|divider|divider|op_9~3\ & ((((\Div7|auto_generated|divider|divider|StageOut[25]~121_combout\) # (\Div7|auto_generated|divider|divider|StageOut[25]~95_combout\))))) # 
-- (!\Div7|auto_generated|divider|divider|op_9~3\ & ((\Div7|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[25]~95_combout\) # (GND))))
-- \Div7|auto_generated|divider|divider|op_9~5\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[25]~95_combout\) # (!\Div7|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_9~3\,
	combout => \Div7|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div7|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X57_Y36_N16
\Div7|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[26]~120_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[26]~94_combout\ & !\Div7|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[26]~94_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_9~5\,
	cout => \Div7|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X57_Y36_N18
\Div7|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_9~8_combout\ = \Div7|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div7|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X56_Y36_N12
\Div7|auto_generated|divider|divider|StageOut[28]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[28]~123_combout\ = (\Div7|auto_generated|divider|divider|op_9~8_combout\ & (\Add70~6_combout\ $ (\Add70~18_combout\ $ (\Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~6_combout\,
	datab => \Add70~18_combout\,
	datac => \Div7|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Div7|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[28]~123_combout\);

-- Location: LCCOMB_X56_Y36_N8
\Div7|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[28]~100_combout\ = (\Div7|auto_generated|divider|divider|op_9~0_combout\ & !\Div7|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div7|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X55_Y36_N16
\Div7|auto_generated|divider|my_abs_num|cs1a[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ = \Add70~4_combout\ $ (((\Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add70~2_combout\))) # (!\Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & 
-- (\Add70~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~18_combout\,
	datab => \Add70~4_combout\,
	datac => \Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add70~2_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\);

-- Location: LCCOMB_X56_Y36_N16
\Div7|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_10~0_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ $ (VCC)
-- \Div7|auto_generated|divider|divider|op_10~1\ = CARRY(\Div7|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div7|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X56_Y36_N18
\Div7|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_10~2_combout\ = (\Div7|auto_generated|divider|divider|StageOut[28]~123_combout\ & (((!\Div7|auto_generated|divider|divider|op_10~1\)))) # (!\Div7|auto_generated|divider|divider|StageOut[28]~123_combout\ & 
-- ((\Div7|auto_generated|divider|divider|StageOut[28]~100_combout\ & (!\Div7|auto_generated|divider|divider|op_10~1\)) # (!\Div7|auto_generated|divider|divider|StageOut[28]~100_combout\ & ((\Div7|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div7|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[28]~123_combout\ & !\Div7|auto_generated|divider|divider|StageOut[28]~100_combout\)) # (!\Div7|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_10~1\,
	combout => \Div7|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div7|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X57_Y36_N4
\Div7|auto_generated|divider|divider|StageOut[30]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[30]~122_combout\ = (\Div7|auto_generated|divider|divider|op_9~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div7|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\Div7|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datab => \Div7|auto_generated|divider|divider|op_8~2_combout\,
	datac => \Div7|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div7|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[30]~122_combout\);

-- Location: LCCOMB_X56_Y36_N2
\Div7|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Div7|auto_generated|divider|divider|op_9~4_combout\ & !\Div7|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div7|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X57_Y36_N30
\Div7|auto_generated|divider|divider|StageOut[29]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[29]~99_combout\ = (\Div7|auto_generated|divider|divider|op_9~2_combout\ & !\Div7|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div7|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[29]~99_combout\);

-- Location: LCCOMB_X57_Y36_N26
\Div7|auto_generated|divider|divider|StageOut[29]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[29]~134_combout\ = (\Div7|auto_generated|divider|divider|op_9~8_combout\ & ((\Div7|auto_generated|divider|divider|op_8~8_combout\ & (\Div7|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)) # 
-- (!\Div7|auto_generated|divider|divider|op_8~8_combout\ & ((\Div7|auto_generated|divider|divider|op_8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datab => \Div7|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div7|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div7|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[29]~134_combout\);

-- Location: LCCOMB_X56_Y36_N20
\Div7|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_10~4_combout\ = (\Div7|auto_generated|divider|divider|op_10~3\ & ((((\Div7|auto_generated|divider|divider|StageOut[29]~99_combout\) # (\Div7|auto_generated|divider|divider|StageOut[29]~134_combout\))))) # 
-- (!\Div7|auto_generated|divider|divider|op_10~3\ & ((\Div7|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[29]~134_combout\) # (GND))))
-- \Div7|auto_generated|divider|divider|op_10~5\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[29]~134_combout\) # (!\Div7|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[29]~99_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_10~3\,
	combout => \Div7|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div7|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X56_Y36_N22
\Div7|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[30]~122_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[30]~98_combout\ & !\Div7|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[30]~122_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_10~5\,
	cout => \Div7|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X56_Y36_N24
\Div7|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_10~8_combout\ = \Div7|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div7|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X56_Y36_N30
\Div7|auto_generated|divider|divider|StageOut[33]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[33]~125_combout\ = (\Div7|auto_generated|divider|divider|op_10~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[28]~123_combout\) # ((!\Div7|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div7|auto_generated|divider|divider|op_9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datab => \Div7|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div7|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div7|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[33]~125_combout\);

-- Location: LCCOMB_X56_Y36_N6
\Div7|auto_generated|divider|divider|StageOut[34]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[34]~124_combout\ = (\Div7|auto_generated|divider|divider|op_10~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((!\Div7|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div7|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datab => \Div7|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div7|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div7|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[34]~124_combout\);

-- Location: LCCOMB_X56_Y36_N14
\Div7|auto_generated|divider|divider|StageOut[34]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[34]~101_combout\ = (\Div7|auto_generated|divider|divider|op_10~4_combout\ & !\Div7|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|op_10~4_combout\,
	datad => \Div7|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[34]~101_combout\);

-- Location: LCCOMB_X56_Y36_N28
\Div7|auto_generated|divider|divider|StageOut[33]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[33]~102_combout\ = (\Div7|auto_generated|divider|divider|op_10~2_combout\ & !\Div7|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div7|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[33]~102_combout\);

-- Location: LCCOMB_X55_Y36_N12
\Div7|auto_generated|divider|divider|StageOut[32]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[32]~103_combout\ = (\Div7|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ & \Div7|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datad => \Div7|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[32]~103_combout\);

-- Location: LCCOMB_X56_Y36_N10
\Div7|auto_generated|divider|divider|StageOut[32]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[32]~104_combout\ = (\Div7|auto_generated|divider|divider|op_10~0_combout\ & !\Div7|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div7|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[32]~104_combout\);

-- Location: LCCOMB_X55_Y36_N26
\Div7|auto_generated|divider|my_abs_num|cs1a[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add70~18_combout\ $ (\Add70~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add70~18_combout\,
	datad => \Add70~2_combout\,
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\);

-- Location: LCCOMB_X55_Y36_N2
\Div7|auto_generated|divider|divider|op_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_11~0_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ $ (VCC)
-- \Div7|auto_generated|divider|divider|op_11~1\ = CARRY(\Div7|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|op_11~0_combout\,
	cout => \Div7|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X55_Y36_N4
\Div7|auto_generated|divider|divider|op_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_11~2_combout\ = (\Div7|auto_generated|divider|divider|StageOut[32]~103_combout\ & (((!\Div7|auto_generated|divider|divider|op_11~1\)))) # (!\Div7|auto_generated|divider|divider|StageOut[32]~103_combout\ & 
-- ((\Div7|auto_generated|divider|divider|StageOut[32]~104_combout\ & (!\Div7|auto_generated|divider|divider|op_11~1\)) # (!\Div7|auto_generated|divider|divider|StageOut[32]~104_combout\ & ((\Div7|auto_generated|divider|divider|op_11~1\) # (GND)))))
-- \Div7|auto_generated|divider|divider|op_11~3\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[32]~103_combout\ & !\Div7|auto_generated|divider|divider|StageOut[32]~104_combout\)) # (!\Div7|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[32]~103_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[32]~104_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_11~1\,
	combout => \Div7|auto_generated|divider|divider|op_11~2_combout\,
	cout => \Div7|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X55_Y36_N6
\Div7|auto_generated|divider|divider|op_11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_11~4_combout\ = (\Div7|auto_generated|divider|divider|op_11~3\ & ((((\Div7|auto_generated|divider|divider|StageOut[33]~125_combout\) # (\Div7|auto_generated|divider|divider|StageOut[33]~102_combout\))))) # 
-- (!\Div7|auto_generated|divider|divider|op_11~3\ & ((\Div7|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[33]~102_combout\) # (GND))))
-- \Div7|auto_generated|divider|divider|op_11~5\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[33]~102_combout\) # (!\Div7|auto_generated|divider|divider|op_11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[33]~102_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_11~3\,
	combout => \Div7|auto_generated|divider|divider|op_11~4_combout\,
	cout => \Div7|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X55_Y36_N8
\Div7|auto_generated|divider|divider|op_11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_11~7_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[34]~124_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[34]~101_combout\ & !\Div7|auto_generated|divider|divider|op_11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[34]~124_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[34]~101_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_11~5\,
	cout => \Div7|auto_generated|divider|divider|op_11~7_cout\);

-- Location: LCCOMB_X55_Y36_N10
\Div7|auto_generated|divider|divider|op_11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_11~8_combout\ = \Div7|auto_generated|divider|divider|op_11~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|op_11~7_cout\,
	combout => \Div7|auto_generated|divider|divider|op_11~8_combout\);

-- Location: LCCOMB_X55_Y36_N24
\Div7|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[38]~126_combout\ = (\Div7|auto_generated|divider|divider|op_11~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div7|auto_generated|divider|divider|op_10~2_combout\ & 
-- !\Div7|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_10~2_combout\,
	datab => \Div7|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div7|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datad => \Div7|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X55_Y36_N0
\Div7|auto_generated|divider|divider|StageOut[38]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[38]~105_combout\ = (\Div7|auto_generated|divider|divider|op_11~4_combout\ & !\Div7|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_11~4_combout\,
	datad => \Div7|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[38]~105_combout\);

-- Location: LCCOMB_X55_Y36_N30
\Div7|auto_generated|divider|divider|StageOut[37]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[37]~135_combout\ = (\Div7|auto_generated|divider|divider|op_11~8_combout\ & ((\Div7|auto_generated|divider|divider|op_10~8_combout\ & (\Div7|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)) # 
-- (!\Div7|auto_generated|divider|divider|op_10~8_combout\ & ((\Div7|auto_generated|divider|divider|op_10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datab => \Div7|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div7|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div7|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[37]~135_combout\);

-- Location: LCCOMB_X55_Y36_N22
\Div7|auto_generated|divider|divider|StageOut[37]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[37]~106_combout\ = (\Div7|auto_generated|divider|divider|op_11~2_combout\ & !\Div7|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_11~2_combout\,
	datad => \Div7|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[37]~106_combout\);

-- Location: LCCOMB_X55_Y36_N20
\Div7|auto_generated|divider|divider|StageOut[36]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[36]~107_combout\ = (\Div7|auto_generated|divider|divider|op_11~0_combout\ & !\Div7|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|op_11~0_combout\,
	datad => \Div7|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[36]~107_combout\);

-- Location: LCCOMB_X55_Y36_N18
\Div7|auto_generated|divider|divider|StageOut[36]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[36]~127_combout\ = (\Div7|auto_generated|divider|divider|op_11~8_combout\ & (\Add70~2_combout\ $ (\Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add70~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~2_combout\,
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add70~18_combout\,
	datad => \Div7|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[36]~127_combout\);

-- Location: LCCOMB_X61_Y35_N0
\Div7|auto_generated|divider|my_abs_num|cs1a[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ = \Add70~0_combout\ $ (((\Add70~18_combout\ & ((\vc|vga_data_0.x\(0)) # (!\vc|vga_data_0.x\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~18_combout\,
	datab => \vc|vga_data_0.x\(0),
	datac => \Add70~0_combout\,
	datad => \vc|vga_data_0.x\(1),
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\);

-- Location: LCCOMB_X54_Y36_N6
\Div7|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_1~0_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ $ (VCC)
-- \Div7|auto_generated|divider|divider|op_1~1\ = CARRY(\Div7|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div7|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X54_Y36_N8
\Div7|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_1~2_combout\ = (\Div7|auto_generated|divider|divider|StageOut[36]~107_combout\ & (((!\Div7|auto_generated|divider|divider|op_1~1\)))) # (!\Div7|auto_generated|divider|divider|StageOut[36]~107_combout\ & 
-- ((\Div7|auto_generated|divider|divider|StageOut[36]~127_combout\ & (!\Div7|auto_generated|divider|divider|op_1~1\)) # (!\Div7|auto_generated|divider|divider|StageOut[36]~127_combout\ & ((\Div7|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div7|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[36]~107_combout\ & !\Div7|auto_generated|divider|divider|StageOut[36]~127_combout\)) # (!\Div7|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[36]~107_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_1~1\,
	combout => \Div7|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div7|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X54_Y36_N10
\Div7|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_1~4_combout\ = (\Div7|auto_generated|divider|divider|op_1~3\ & ((((\Div7|auto_generated|divider|divider|StageOut[37]~135_combout\) # (\Div7|auto_generated|divider|divider|StageOut[37]~106_combout\))))) # 
-- (!\Div7|auto_generated|divider|divider|op_1~3\ & ((\Div7|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[37]~106_combout\) # (GND))))
-- \Div7|auto_generated|divider|divider|op_1~5\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[37]~106_combout\) # (!\Div7|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[37]~106_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_1~3\,
	combout => \Div7|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div7|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X54_Y36_N12
\Div7|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[38]~126_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[38]~105_combout\ & !\Div7|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[38]~105_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_1~5\,
	cout => \Div7|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X54_Y36_N14
\Div7|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_1~8_combout\ = \Div7|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div7|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X54_Y36_N16
\Div7|auto_generated|divider|divider|StageOut[42]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[42]~108_combout\ = (!\Div7|auto_generated|divider|divider|op_1~8_combout\ & \Div7|auto_generated|divider|divider|op_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div7|auto_generated|divider|divider|op_1~4_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[42]~108_combout\);

-- Location: LCCOMB_X55_Y36_N28
\Div7|auto_generated|divider|divider|StageOut[42]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[42]~128_combout\ = (\Div7|auto_generated|divider|divider|op_1~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((!\Div7|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div7|auto_generated|divider|divider|op_11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_11~8_combout\,
	datab => \Div7|auto_generated|divider|divider|op_11~2_combout\,
	datac => \Div7|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => \Div7|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[42]~128_combout\);

-- Location: LCCOMB_X54_Y36_N2
\Div7|auto_generated|divider|divider|StageOut[41]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[41]~129_combout\ = (\Div7|auto_generated|divider|divider|op_1~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[36]~127_combout\) # ((\Div7|auto_generated|divider|divider|op_11~0_combout\ & 
-- !\Div7|auto_generated|divider|divider|op_11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_11~0_combout\,
	datab => \Div7|auto_generated|divider|divider|op_11~8_combout\,
	datac => \Div7|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div7|auto_generated|divider|divider|StageOut[36]~127_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[41]~129_combout\);

-- Location: LCCOMB_X54_Y36_N18
\Div7|auto_generated|divider|divider|StageOut[41]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[41]~109_combout\ = (\Div7|auto_generated|divider|divider|op_1~2_combout\ & !\Div7|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div7|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[41]~109_combout\);

-- Location: LCCOMB_X54_Y36_N20
\Div7|auto_generated|divider|divider|StageOut[40]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[40]~110_combout\ = (\Div7|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ & \Div7|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datac => \Div7|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[40]~110_combout\);

-- Location: LCCOMB_X54_Y36_N4
\Div7|auto_generated|divider|divider|StageOut[40]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[40]~111_combout\ = (!\Div7|auto_generated|divider|divider|op_1~8_combout\ & \Div7|auto_generated|divider|divider|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div7|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div7|auto_generated|divider|divider|op_1~0_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[40]~111_combout\);

-- Location: LCCOMB_X55_Y36_N14
\Div7|auto_generated|divider|my_abs_num|cs1a[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ = \vc|vga_data_0.x\(1) $ (((\Add70~18_combout\ & \vc|vga_data_0.x\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add70~18_combout\,
	datac => \vc|vga_data_0.x\(1),
	datad => \vc|vga_data_0.x\(0),
	combout => \Div7|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\);

-- Location: LCCOMB_X54_Y36_N22
\Div7|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_2~0_combout\ = \Div7|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ $ (GND)
-- \Div7|auto_generated|divider|divider|op_2~1\ = CARRY(!\Div7|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Div7|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X54_Y36_N24
\Div7|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_2~2_combout\ = (\Div7|auto_generated|divider|divider|StageOut[40]~110_combout\ & (((!\Div7|auto_generated|divider|divider|op_2~1\)))) # (!\Div7|auto_generated|divider|divider|StageOut[40]~110_combout\ & 
-- ((\Div7|auto_generated|divider|divider|StageOut[40]~111_combout\ & (!\Div7|auto_generated|divider|divider|op_2~1\)) # (!\Div7|auto_generated|divider|divider|StageOut[40]~111_combout\ & ((\Div7|auto_generated|divider|divider|op_2~1\) # (GND)))))
-- \Div7|auto_generated|divider|divider|op_2~3\ = CARRY(((!\Div7|auto_generated|divider|divider|StageOut[40]~110_combout\ & !\Div7|auto_generated|divider|divider|StageOut[40]~111_combout\)) # (!\Div7|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[40]~110_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[40]~111_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_2~1\,
	combout => \Div7|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Div7|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X54_Y36_N26
\Div7|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_2~4_combout\ = (\Div7|auto_generated|divider|divider|op_2~3\ & ((((\Div7|auto_generated|divider|divider|StageOut[41]~129_combout\) # (\Div7|auto_generated|divider|divider|StageOut[41]~109_combout\))))) # 
-- (!\Div7|auto_generated|divider|divider|op_2~3\ & ((\Div7|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[41]~109_combout\) # (GND))))
-- \Div7|auto_generated|divider|divider|op_2~5\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[41]~109_combout\) # (!\Div7|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[41]~109_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_2~3\,
	combout => \Div7|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Div7|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X54_Y36_N28
\Div7|auto_generated|divider|divider|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[42]~108_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[42]~128_combout\ & !\Div7|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[42]~108_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_2~5\,
	cout => \Div7|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X54_Y36_N30
\Div7|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_2~8_combout\ = \Div7|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|op_2~7_cout\,
	combout => \Div7|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X54_Y36_N0
\Div7|auto_generated|divider|divider|StageOut[46]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[46]~130_combout\ = (\Div7|auto_generated|divider|divider|op_2~8_combout\ & ((\Div7|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div7|auto_generated|divider|divider|op_1~2_combout\ & 
-- !\Div7|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_2~8_combout\,
	datab => \Div7|auto_generated|divider|divider|op_1~2_combout\,
	datac => \Div7|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div7|auto_generated|divider|divider|StageOut[41]~129_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[46]~130_combout\);

-- Location: LCCOMB_X55_Y33_N28
\Div7|auto_generated|divider|divider|StageOut[46]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[46]~112_combout\ = (\Div7|auto_generated|divider|divider|op_2~4_combout\ & !\Div7|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|op_2~4_combout\,
	datad => \Div7|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[46]~112_combout\);

-- Location: LCCOMB_X55_Y33_N30
\Div7|auto_generated|divider|divider|StageOut[45]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[45]~136_combout\ = (\Div7|auto_generated|divider|divider|op_2~8_combout\ & ((\Div7|auto_generated|divider|divider|op_1~8_combout\ & (\Div7|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\)) # 
-- (!\Div7|auto_generated|divider|divider|op_1~8_combout\ & ((\Div7|auto_generated|divider|divider|op_1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_1~8_combout\,
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datac => \Div7|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div7|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[45]~136_combout\);

-- Location: LCCOMB_X55_Y33_N14
\Div7|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[45]~113_combout\ = (\Div7|auto_generated|divider|divider|op_2~2_combout\ & !\Div7|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|op_2~2_combout\,
	datad => \Div7|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X55_Y33_N24
\Div7|auto_generated|divider|divider|StageOut[44]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|StageOut[44]~114_combout\ = (\Div7|auto_generated|divider|divider|op_2~8_combout\ & (!\Div7|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\)) # (!\Div7|auto_generated|divider|divider|op_2~8_combout\ & 
-- ((\Div7|auto_generated|divider|divider|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\,
	datac => \Div7|auto_generated|divider|divider|op_2~0_combout\,
	datad => \Div7|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div7|auto_generated|divider|divider|StageOut[44]~114_combout\);

-- Location: LCCOMB_X55_Y33_N4
\Div7|auto_generated|divider|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_3~1_cout\ = CARRY((\vc|vga_data_0.x\(0) & \Div7|auto_generated|divider|divider|StageOut[44]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Div7|auto_generated|divider|divider|StageOut[44]~114_combout\,
	datad => VCC,
	cout => \Div7|auto_generated|divider|divider|op_3~1_cout\);

-- Location: LCCOMB_X55_Y33_N6
\Div7|auto_generated|divider|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_3~3_cout\ = CARRY((!\Div7|auto_generated|divider|divider|StageOut[45]~136_combout\ & (!\Div7|auto_generated|divider|divider|StageOut[45]~113_combout\ & !\Div7|auto_generated|divider|divider|op_3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[45]~136_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_3~1_cout\,
	cout => \Div7|auto_generated|divider|divider|op_3~3_cout\);

-- Location: LCCOMB_X55_Y33_N8
\Div7|auto_generated|divider|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_3~5_cout\ = CARRY((\Div7|auto_generated|divider|divider|StageOut[46]~130_combout\) # ((\Div7|auto_generated|divider|divider|StageOut[46]~112_combout\) # (!\Div7|auto_generated|divider|divider|op_3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|StageOut[46]~130_combout\,
	datab => \Div7|auto_generated|divider|divider|StageOut[46]~112_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|divider|op_3~3_cout\,
	cout => \Div7|auto_generated|divider|divider|op_3~5_cout\);

-- Location: LCCOMB_X55_Y33_N10
\Div7|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|divider|op_3~6_combout\ = !\Div7|auto_generated|divider|divider|op_3~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div7|auto_generated|divider|divider|op_3~5_cout\,
	combout => \Div7|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X58_Y33_N8
\sequential~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~159_combout\ = (\sequential~156_combout\ & !\sequential~158_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sequential~156_combout\,
	datad => \sequential~158_combout\,
	combout => \sequential~159_combout\);

-- Location: LCCOMB_X55_Y33_N16
\Div7|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|op_1~0_combout\ = \Div7|auto_generated|divider|divider|op_3~6_combout\ $ (VCC)
-- \Div7|auto_generated|divider|op_1~1\ = CARRY(\Div7|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	combout => \Div7|auto_generated|divider|op_1~0_combout\,
	cout => \Div7|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X55_Y33_N26
\s_fouls_period_digit_column~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~16_combout\ = (\sequential~159_combout\ & ((\Add70~18_combout\ & ((\Div7|auto_generated|divider|op_1~0_combout\))) # (!\Add70~18_combout\ & (!\Div7|auto_generated|divider|divider|op_3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_3~6_combout\,
	datab => \Add70~18_combout\,
	datac => \sequential~159_combout\,
	datad => \Div7|auto_generated|divider|op_1~0_combout\,
	combout => \s_fouls_period_digit_column~16_combout\);

-- Location: LCCOMB_X67_Y36_N2
\Add72~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add72~1_cout\ = CARRY(\vc|vga_data_0.x\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	cout => \Add72~1_cout\);

-- Location: LCCOMB_X67_Y36_N4
\Add72~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add72~2_combout\ = (\vc|vga_data_0.x\(2) & (\Add72~1_cout\ & VCC)) # (!\vc|vga_data_0.x\(2) & (!\Add72~1_cout\))
-- \Add72~3\ = CARRY((!\vc|vga_data_0.x\(2) & !\Add72~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add72~1_cout\,
	combout => \Add72~2_combout\,
	cout => \Add72~3\);

-- Location: LCCOMB_X67_Y36_N6
\Add72~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add72~4_combout\ = (\vc|vga_data_0.x\(3) & (\Add72~3\ $ (GND))) # (!\vc|vga_data_0.x\(3) & (!\Add72~3\ & VCC))
-- \Add72~5\ = CARRY((\vc|vga_data_0.x\(3) & !\Add72~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add72~3\,
	combout => \Add72~4_combout\,
	cout => \Add72~5\);

-- Location: LCCOMB_X67_Y36_N8
\Add72~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add72~6_combout\ = (\vc|vga_data_0.x\(4) & (\Add72~5\ & VCC)) # (!\vc|vga_data_0.x\(4) & (!\Add72~5\))
-- \Add72~7\ = CARRY((!\vc|vga_data_0.x\(4) & !\Add72~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add72~5\,
	combout => \Add72~6_combout\,
	cout => \Add72~7\);

-- Location: LCCOMB_X67_Y36_N10
\Add72~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add72~8_combout\ = (\vc|vga_data_0.x\(5) & ((GND) # (!\Add72~7\))) # (!\vc|vga_data_0.x\(5) & (\Add72~7\ $ (GND)))
-- \Add72~9\ = CARRY((\vc|vga_data_0.x\(5)) # (!\Add72~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add72~7\,
	combout => \Add72~8_combout\,
	cout => \Add72~9\);

-- Location: LCCOMB_X67_Y36_N12
\Add72~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add72~10_combout\ = (\vc|vga_data_0.x\(6) & (\Add72~9\ & VCC)) # (!\vc|vga_data_0.x\(6) & (!\Add72~9\))
-- \Add72~11\ = CARRY((!\vc|vga_data_0.x\(6) & !\Add72~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add72~9\,
	combout => \Add72~10_combout\,
	cout => \Add72~11\);

-- Location: LCCOMB_X67_Y36_N14
\Add72~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add72~12_combout\ = (\vc|vga_data_0.x\(7) & (\Add72~11\ $ (GND))) # (!\vc|vga_data_0.x\(7) & (!\Add72~11\ & VCC))
-- \Add72~13\ = CARRY((\vc|vga_data_0.x\(7) & !\Add72~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add72~11\,
	combout => \Add72~12_combout\,
	cout => \Add72~13\);

-- Location: LCCOMB_X67_Y36_N16
\Add72~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add72~14_combout\ = (\vc|vga_data_0.x\(8) & (\Add72~13\ & VCC)) # (!\vc|vga_data_0.x\(8) & (!\Add72~13\))
-- \Add72~15\ = CARRY((!\vc|vga_data_0.x\(8) & !\Add72~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add72~13\,
	combout => \Add72~14_combout\,
	cout => \Add72~15\);

-- Location: LCCOMB_X67_Y36_N18
\Add72~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add72~16_combout\ = (\vc|vga_data_0.x\(9) & (\Add72~15\ $ (GND))) # (!\vc|vga_data_0.x\(9) & (!\Add72~15\ & VCC))
-- \Add72~17\ = CARRY((\vc|vga_data_0.x\(9) & !\Add72~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add72~15\,
	combout => \Add72~16_combout\,
	cout => \Add72~17\);

-- Location: LCCOMB_X67_Y36_N20
\Add72~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add72~18_combout\ = (\vc|vga_data_0.x\(10) & (\Add72~17\ & VCC)) # (!\vc|vga_data_0.x\(10) & (!\Add72~17\))
-- \Add72~19\ = CARRY((!\vc|vga_data_0.x\(10) & !\Add72~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add72~17\,
	combout => \Add72~18_combout\,
	cout => \Add72~19\);

-- Location: LCCOMB_X67_Y36_N22
\Add72~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add72~20_combout\ = \Add72~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add72~19\,
	combout => \Add72~20_combout\);

-- Location: LCCOMB_X68_Y36_N4
\Div9|auto_generated|divider|my_abs_num|cs1a[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ = (!\vc|vga_data_0.x\(0) & (!\Add72~2_combout\ & \vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datac => \Add72~2_combout\,
	datad => \vc|vga_data_0.x\(1),
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\);

-- Location: LCCOMB_X67_Y36_N28
\Div9|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (!\Add72~4_combout\ & (!\Add72~6_combout\ & (\Add72~20_combout\ & \Div9|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~4_combout\,
	datab => \Add72~6_combout\,
	datac => \Add72~20_combout\,
	datad => \Div9|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X62_Y36_N14
\Div9|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \Add72~10_combout\ $ (((\Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\Add72~8_combout\)) # (!\Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- ((\Add72~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~8_combout\,
	datab => \Add72~20_combout\,
	datac => \Add72~10_combout\,
	datad => \Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X67_Y36_N26
\Div9|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add72~10_combout\ & (\Add72~8_combout\ & !\Add72~20_combout\)) # (!\Add72~10_combout\ & (!\Add72~8_combout\ & 
-- \Add72~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~10_combout\,
	datab => \Add72~8_combout\,
	datac => \Add72~20_combout\,
	datad => \Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X67_Y36_N0
\Div9|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add72~20_combout\ & (!\Add72~12_combout\ & !\Add72~14_combout\)) # (!\Add72~20_combout\ & (\Add72~12_combout\ & 
-- \Add72~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~20_combout\,
	datab => \Add72~12_combout\,
	datac => \Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \Add72~14_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X63_Y36_N16
\Div9|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \Add72~18_combout\ $ (((\Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\Add72~16_combout\)) # (!\Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- ((\Add72~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~16_combout\,
	datab => \Add72~18_combout\,
	datac => \Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Add72~20_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X63_Y36_N20
\Div9|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_4~0_combout\ = \Div9|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ $ (VCC)
-- \Div9|auto_generated|divider|divider|op_4~1\ = CARRY(\Div9|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div9|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X67_Y36_N30
\Div9|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add72~18_combout\ & (\Add72~16_combout\ & !\Add72~20_combout\)) # (!\Add72~18_combout\ & (!\Add72~16_combout\ & 
-- \Add72~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~18_combout\,
	datab => \Add72~16_combout\,
	datac => \Add72~20_combout\,
	datad => \Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X63_Y36_N22
\Div9|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_4~2_combout\ = (\Div9|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div9|auto_generated|divider|divider|op_4~1\)) # (!\Div9|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & 
-- ((\Div9|auto_generated|divider|divider|op_4~1\) # (GND)))
-- \Div9|auto_generated|divider|divider|op_4~3\ = CARRY((!\Div9|auto_generated|divider|divider|op_4~1\) # (!\Div9|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_4~1\,
	combout => \Div9|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div9|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X63_Y36_N24
\Div9|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_4~4_combout\ = \Div9|auto_generated|divider|divider|op_4~3\ $ (GND)
-- \Div9|auto_generated|divider|divider|op_4~5\ = CARRY(!\Div9|auto_generated|divider|divider|op_4~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_4~3\,
	combout => \Div9|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div9|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X63_Y36_N26
\Div9|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_4~6_combout\ = !\Div9|auto_generated|divider|divider|op_4~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|op_4~5\,
	combout => \Div9|auto_generated|divider|divider|op_4~6_combout\);

-- Location: LCCOMB_X63_Y36_N18
\Div9|auto_generated|divider|divider|StageOut[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[9]~81_combout\ = (\Div9|auto_generated|divider|divider|op_4~2_combout\ & !\Div9|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div9|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[9]~81_combout\);

-- Location: LCCOMB_X63_Y36_N14
\Div9|auto_generated|divider|divider|StageOut[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[9]~80_combout\ = (\Div9|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & \Div9|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \Div9|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[9]~80_combout\);

-- Location: LCCOMB_X63_Y36_N30
\Div9|auto_generated|divider|divider|StageOut[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[8]~83_combout\ = (!\Div9|auto_generated|divider|divider|op_4~6_combout\ & \Div9|auto_generated|divider|divider|op_4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div9|auto_generated|divider|divider|op_4~0_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[8]~83_combout\);

-- Location: LCCOMB_X63_Y36_N28
\Div9|auto_generated|divider|divider|StageOut[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[8]~82_combout\ = (\Div9|auto_generated|divider|divider|op_4~6_combout\ & \Div9|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div9|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[8]~82_combout\);

-- Location: LCCOMB_X67_Y36_N24
\Div9|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = \Add72~20_combout\ $ (\Add72~16_combout\ $ (\Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~20_combout\,
	datab => \Add72~16_combout\,
	datad => \Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X63_Y36_N4
\Div9|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_5~0_combout\ = \Div9|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ $ (VCC)
-- \Div9|auto_generated|divider|divider|op_5~1\ = CARRY(\Div9|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div9|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X63_Y36_N6
\Div9|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_5~2_combout\ = (\Div9|auto_generated|divider|divider|StageOut[8]~83_combout\ & (((!\Div9|auto_generated|divider|divider|op_5~1\)))) # (!\Div9|auto_generated|divider|divider|StageOut[8]~83_combout\ & 
-- ((\Div9|auto_generated|divider|divider|StageOut[8]~82_combout\ & (!\Div9|auto_generated|divider|divider|op_5~1\)) # (!\Div9|auto_generated|divider|divider|StageOut[8]~82_combout\ & ((\Div9|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div9|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div9|auto_generated|divider|divider|StageOut[8]~83_combout\ & !\Div9|auto_generated|divider|divider|StageOut[8]~82_combout\)) # (!\Div9|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[8]~83_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[8]~82_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_5~1\,
	combout => \Div9|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div9|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X63_Y36_N8
\Div9|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_5~4_combout\ = (\Div9|auto_generated|divider|divider|op_5~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[9]~81_combout\) # (\Div9|auto_generated|divider|divider|StageOut[9]~80_combout\))))) # 
-- (!\Div9|auto_generated|divider|divider|op_5~3\ & ((\Div9|auto_generated|divider|divider|StageOut[9]~81_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[9]~80_combout\) # (GND))))
-- \Div9|auto_generated|divider|divider|op_5~5\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[9]~81_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[9]~80_combout\) # (!\Div9|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[9]~81_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[9]~80_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_5~3\,
	combout => \Div9|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div9|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X63_Y36_N10
\Div9|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|op_5~5\ & ((\Div9|auto_generated|divider|divider|op_4~6_combout\) # (!\Div9|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div9|auto_generated|divider|divider|op_4~4_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_5~5\,
	cout => \Div9|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X63_Y36_N12
\Div9|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_5~8_combout\ = \Div9|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div9|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X63_Y36_N2
\Div9|auto_generated|divider|divider|StageOut[13]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[13]~132_combout\ = (\Div9|auto_generated|divider|divider|op_5~8_combout\ & ((\Div9|auto_generated|divider|divider|op_4~6_combout\ & (\Div9|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)) # 
-- (!\Div9|auto_generated|divider|divider|op_4~6_combout\ & ((\Div9|auto_generated|divider|divider|op_4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datab => \Div9|auto_generated|divider|divider|op_4~0_combout\,
	datac => \Div9|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div9|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[13]~132_combout\);

-- Location: LCCOMB_X62_Y36_N28
\Div9|auto_generated|divider|divider|StageOut[13]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[13]~85_combout\ = (!\Div9|auto_generated|divider|divider|op_5~8_combout\ & \Div9|auto_generated|divider|divider|op_5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_5~2_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[13]~85_combout\);

-- Location: LCCOMB_X62_Y36_N30
\Div9|auto_generated|divider|divider|StageOut[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[12]~86_combout\ = (!\Div9|auto_generated|divider|divider|op_5~8_combout\ & \Div9|auto_generated|divider|divider|op_5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_5~0_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[12]~86_combout\);

-- Location: LCCOMB_X62_Y36_N16
\Div9|auto_generated|divider|divider|StageOut[12]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[12]~115_combout\ = (\Div9|auto_generated|divider|divider|op_5~8_combout\ & (\Add72~16_combout\ $ (\Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ $ (\Add72~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~16_combout\,
	datab => \Div9|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datac => \Div9|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Add72~20_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[12]~115_combout\);

-- Location: LCCOMB_X62_Y36_N18
\Div9|auto_generated|divider|my_abs_num|cs1a[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ = \Add72~14_combout\ $ (((\Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\Add72~12_combout\)) # (!\Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- ((\Add72~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~12_combout\,
	datab => \Add72~20_combout\,
	datac => \Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \Add72~14_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\);

-- Location: LCCOMB_X62_Y36_N4
\Div9|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_6~0_combout\ = \Div9|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ $ (VCC)
-- \Div9|auto_generated|divider|divider|op_6~1\ = CARRY(\Div9|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div9|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X62_Y36_N6
\Div9|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_6~2_combout\ = (\Div9|auto_generated|divider|divider|StageOut[12]~86_combout\ & (((!\Div9|auto_generated|divider|divider|op_6~1\)))) # (!\Div9|auto_generated|divider|divider|StageOut[12]~86_combout\ & 
-- ((\Div9|auto_generated|divider|divider|StageOut[12]~115_combout\ & (!\Div9|auto_generated|divider|divider|op_6~1\)) # (!\Div9|auto_generated|divider|divider|StageOut[12]~115_combout\ & ((\Div9|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div9|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div9|auto_generated|divider|divider|StageOut[12]~86_combout\ & !\Div9|auto_generated|divider|divider|StageOut[12]~115_combout\)) # (!\Div9|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[12]~86_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_6~1\,
	combout => \Div9|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div9|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X62_Y36_N8
\Div9|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_6~4_combout\ = (\Div9|auto_generated|divider|divider|op_6~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[13]~132_combout\) # (\Div9|auto_generated|divider|divider|StageOut[13]~85_combout\))))) # 
-- (!\Div9|auto_generated|divider|divider|op_6~3\ & ((\Div9|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[13]~85_combout\) # (GND))))
-- \Div9|auto_generated|divider|divider|op_6~5\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[13]~85_combout\) # (!\Div9|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[13]~85_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_6~3\,
	combout => \Div9|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div9|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X62_Y36_N22
\Div9|auto_generated|divider|divider|StageOut[14]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[14]~131_combout\ = (\Div9|auto_generated|divider|divider|op_5~8_combout\ & ((\Div9|auto_generated|divider|divider|op_4~6_combout\ & (\Div9|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)) # 
-- (!\Div9|auto_generated|divider|divider|op_4~6_combout\ & ((\Div9|auto_generated|divider|divider|op_4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datab => \Div9|auto_generated|divider|divider|op_4~6_combout\,
	datac => \Div9|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_4~2_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[14]~131_combout\);

-- Location: LCCOMB_X63_Y36_N0
\Div9|auto_generated|divider|divider|StageOut[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[14]~84_combout\ = (\Div9|auto_generated|divider|divider|op_5~4_combout\ & !\Div9|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div9|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[14]~84_combout\);

-- Location: LCCOMB_X62_Y36_N10
\Div9|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[14]~131_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[14]~84_combout\ & !\Div9|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[14]~131_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[14]~84_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_6~5\,
	cout => \Div9|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X62_Y36_N12
\Div9|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_6~8_combout\ = \Div9|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div9|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X62_Y36_N0
\Div9|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[18]~87_combout\ = (\Div9|auto_generated|divider|divider|op_6~4_combout\ & !\Div9|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Div9|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X62_Y38_N28
\Div9|auto_generated|divider|divider|StageOut[18]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[18]~116_combout\ = (\Div9|auto_generated|divider|divider|op_6~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((!\Div9|auto_generated|divider|divider|op_5~8_combout\ & 
-- \Div9|auto_generated|divider|divider|op_5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datac => \Div9|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div9|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[18]~116_combout\);

-- Location: LCCOMB_X62_Y36_N26
\Div9|auto_generated|divider|divider|StageOut[17]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[17]~117_combout\ = (\Div9|auto_generated|divider|divider|op_6~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[12]~115_combout\) # ((\Div9|auto_generated|divider|divider|op_5~0_combout\ & 
-- !\Div9|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_5~0_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datac => \Div9|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[17]~117_combout\);

-- Location: LCCOMB_X62_Y38_N24
\Div9|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[17]~88_combout\ = (\Div9|auto_generated|divider|divider|op_6~2_combout\ & !\Div9|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_6~2_combout\,
	datad => \Div9|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X62_Y38_N22
\Div9|auto_generated|divider|divider|StageOut[16]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[16]~89_combout\ = (\Div9|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ & \Div9|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => \Div9|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[16]~89_combout\);

-- Location: LCCOMB_X62_Y38_N16
\Div9|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[16]~90_combout\ = (\Div9|auto_generated|divider|divider|op_6~0_combout\ & !\Div9|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div9|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X62_Y38_N0
\Div9|auto_generated|divider|my_abs_num|cs1a[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ = \Add72~20_combout\ $ (\Add72~12_combout\ $ (\Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add72~20_combout\,
	datac => \Add72~12_combout\,
	datad => \Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\);

-- Location: LCCOMB_X62_Y38_N6
\Div9|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_7~0_combout\ = \Div9|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ $ (VCC)
-- \Div9|auto_generated|divider|divider|op_7~1\ = CARRY(\Div9|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div9|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X62_Y38_N8
\Div9|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_7~2_combout\ = (\Div9|auto_generated|divider|divider|StageOut[16]~89_combout\ & (((!\Div9|auto_generated|divider|divider|op_7~1\)))) # (!\Div9|auto_generated|divider|divider|StageOut[16]~89_combout\ & 
-- ((\Div9|auto_generated|divider|divider|StageOut[16]~90_combout\ & (!\Div9|auto_generated|divider|divider|op_7~1\)) # (!\Div9|auto_generated|divider|divider|StageOut[16]~90_combout\ & ((\Div9|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div9|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div9|auto_generated|divider|divider|StageOut[16]~89_combout\ & !\Div9|auto_generated|divider|divider|StageOut[16]~90_combout\)) # (!\Div9|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[16]~89_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_7~1\,
	combout => \Div9|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div9|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X62_Y38_N10
\Div9|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_7~4_combout\ = (\Div9|auto_generated|divider|divider|op_7~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[17]~117_combout\) # (\Div9|auto_generated|divider|divider|StageOut[17]~88_combout\))))) # 
-- (!\Div9|auto_generated|divider|divider|op_7~3\ & ((\Div9|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[17]~88_combout\) # (GND))))
-- \Div9|auto_generated|divider|divider|op_7~5\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[17]~88_combout\) # (!\Div9|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_7~3\,
	combout => \Div9|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div9|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X62_Y38_N12
\Div9|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[18]~87_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[18]~116_combout\ & !\Div9|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[18]~116_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_7~5\,
	cout => \Div9|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X62_Y38_N14
\Div9|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_7~8_combout\ = \Div9|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div9|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X62_Y38_N30
\Div9|auto_generated|divider|divider|StageOut[22]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[22]~91_combout\ = (!\Div9|auto_generated|divider|divider|op_7~8_combout\ & \Div9|auto_generated|divider|divider|op_7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_7~4_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[22]~91_combout\);

-- Location: LCCOMB_X62_Y36_N24
\Div9|auto_generated|divider|divider|StageOut[22]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[22]~118_combout\ = (\Div9|auto_generated|divider|divider|op_7~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div9|auto_generated|divider|divider|op_6~2_combout\ & 
-- !\Div9|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_6~2_combout\,
	datab => \Div9|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div9|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datad => \Div9|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[22]~118_combout\);

-- Location: LCCOMB_X62_Y38_N4
\Div9|auto_generated|divider|divider|StageOut[21]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[21]~92_combout\ = (!\Div9|auto_generated|divider|divider|op_7~8_combout\ & \Div9|auto_generated|divider|divider|op_7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_7~2_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[21]~92_combout\);

-- Location: LCCOMB_X62_Y38_N26
\Div9|auto_generated|divider|divider|StageOut[21]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[21]~133_combout\ = (\Div9|auto_generated|divider|divider|op_7~8_combout\ & ((\Div9|auto_generated|divider|divider|op_6~8_combout\ & ((\Div9|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\))) # 
-- (!\Div9|auto_generated|divider|divider|op_6~8_combout\ & (\Div9|auto_generated|divider|divider|op_6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_6~0_combout\,
	datab => \Div9|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datac => \Div9|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[21]~133_combout\);

-- Location: LCCOMB_X62_Y38_N2
\Div9|auto_generated|divider|divider|StageOut[20]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[20]~119_combout\ = (\Div9|auto_generated|divider|divider|op_7~8_combout\ & (\Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add72~12_combout\ $ (\Add72~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \Add72~12_combout\,
	datac => \Div9|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Add72~20_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[20]~119_combout\);

-- Location: LCCOMB_X62_Y38_N18
\Div9|auto_generated|divider|divider|StageOut[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[20]~93_combout\ = (!\Div9|auto_generated|divider|divider|op_7~8_combout\ & \Div9|auto_generated|divider|divider|op_7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_7~0_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[20]~93_combout\);

-- Location: LCCOMB_X61_Y38_N22
\Div9|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_8~0_combout\ = \Div9|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ $ (VCC)
-- \Div9|auto_generated|divider|divider|op_8~1\ = CARRY(\Div9|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div9|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X61_Y38_N24
\Div9|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_8~2_combout\ = (\Div9|auto_generated|divider|divider|StageOut[20]~119_combout\ & (((!\Div9|auto_generated|divider|divider|op_8~1\)))) # (!\Div9|auto_generated|divider|divider|StageOut[20]~119_combout\ & 
-- ((\Div9|auto_generated|divider|divider|StageOut[20]~93_combout\ & (!\Div9|auto_generated|divider|divider|op_8~1\)) # (!\Div9|auto_generated|divider|divider|StageOut[20]~93_combout\ & ((\Div9|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div9|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div9|auto_generated|divider|divider|StageOut[20]~119_combout\ & !\Div9|auto_generated|divider|divider|StageOut[20]~93_combout\)) # (!\Div9|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[20]~93_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_8~1\,
	combout => \Div9|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div9|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X61_Y38_N26
\Div9|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_8~4_combout\ = (\Div9|auto_generated|divider|divider|op_8~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[21]~92_combout\) # (\Div9|auto_generated|divider|divider|StageOut[21]~133_combout\))))) # 
-- (!\Div9|auto_generated|divider|divider|op_8~3\ & ((\Div9|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[21]~133_combout\) # (GND))))
-- \Div9|auto_generated|divider|divider|op_8~5\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[21]~133_combout\) # (!\Div9|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[21]~92_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_8~3\,
	combout => \Div9|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div9|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X61_Y38_N28
\Div9|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[22]~91_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[22]~118_combout\ & !\Div9|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[22]~91_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[22]~118_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_8~5\,
	cout => \Div9|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X61_Y38_N30
\Div9|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_8~8_combout\ = \Div9|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div9|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X61_Y38_N20
\Div9|auto_generated|divider|divider|StageOut[26]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[26]~94_combout\ = (!\Div9|auto_generated|divider|divider|op_8~8_combout\ & \Div9|auto_generated|divider|divider|op_8~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_8~4_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[26]~94_combout\);

-- Location: LCCOMB_X61_Y38_N2
\Div9|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[26]~120_combout\ = (\Div9|auto_generated|divider|divider|op_8~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((!\Div9|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div9|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_8~8_combout\,
	datab => \Div9|auto_generated|divider|divider|op_7~8_combout\,
	datac => \Div9|auto_generated|divider|divider|op_7~2_combout\,
	datad => \Div9|auto_generated|divider|divider|StageOut[21]~133_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X62_Y38_N20
\Div9|auto_generated|divider|divider|StageOut[25]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[25]~121_combout\ = (\Div9|auto_generated|divider|divider|op_8~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[20]~119_combout\) # ((\Div9|auto_generated|divider|divider|op_7~0_combout\ & 
-- !\Div9|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_7~0_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datac => \Div9|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[25]~121_combout\);

-- Location: LCCOMB_X61_Y38_N18
\Div9|auto_generated|divider|divider|StageOut[25]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[25]~95_combout\ = (!\Div9|auto_generated|divider|divider|op_8~8_combout\ & \Div9|auto_generated|divider|divider|op_8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_8~2_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[25]~95_combout\);

-- Location: LCCOMB_X61_Y38_N6
\Div9|auto_generated|divider|divider|StageOut[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[24]~97_combout\ = (\Div9|auto_generated|divider|divider|op_8~0_combout\ & !\Div9|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div9|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[24]~97_combout\);

-- Location: LCCOMB_X61_Y38_N0
\Div9|auto_generated|divider|divider|StageOut[24]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[24]~96_combout\ = (\Div9|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & \Div9|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => \Div9|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[24]~96_combout\);

-- Location: LCCOMB_X61_Y35_N2
\Div9|auto_generated|divider|my_abs_num|cs1a[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ = \Add72~20_combout\ $ (\Add72~8_combout\ $ (\Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~20_combout\,
	datac => \Add72~8_combout\,
	datad => \Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\);

-- Location: LCCOMB_X61_Y38_N8
\Div9|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_9~0_combout\ = \Div9|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ $ (VCC)
-- \Div9|auto_generated|divider|divider|op_9~1\ = CARRY(\Div9|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div9|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X61_Y38_N10
\Div9|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_9~2_combout\ = (\Div9|auto_generated|divider|divider|StageOut[24]~97_combout\ & (((!\Div9|auto_generated|divider|divider|op_9~1\)))) # (!\Div9|auto_generated|divider|divider|StageOut[24]~97_combout\ & 
-- ((\Div9|auto_generated|divider|divider|StageOut[24]~96_combout\ & (!\Div9|auto_generated|divider|divider|op_9~1\)) # (!\Div9|auto_generated|divider|divider|StageOut[24]~96_combout\ & ((\Div9|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div9|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div9|auto_generated|divider|divider|StageOut[24]~97_combout\ & !\Div9|auto_generated|divider|divider|StageOut[24]~96_combout\)) # (!\Div9|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[24]~97_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[24]~96_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_9~1\,
	combout => \Div9|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div9|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X61_Y38_N12
\Div9|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_9~4_combout\ = (\Div9|auto_generated|divider|divider|op_9~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[25]~121_combout\) # (\Div9|auto_generated|divider|divider|StageOut[25]~95_combout\))))) # 
-- (!\Div9|auto_generated|divider|divider|op_9~3\ & ((\Div9|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[25]~95_combout\) # (GND))))
-- \Div9|auto_generated|divider|divider|op_9~5\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[25]~95_combout\) # (!\Div9|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_9~3\,
	combout => \Div9|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div9|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X61_Y38_N14
\Div9|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[26]~94_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[26]~120_combout\ & !\Div9|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[26]~94_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_9~5\,
	cout => \Div9|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X61_Y38_N16
\Div9|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_9~8_combout\ = \Div9|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div9|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X61_Y38_N4
\Div9|auto_generated|divider|divider|StageOut[29]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[29]~134_combout\ = (\Div9|auto_generated|divider|divider|op_9~8_combout\ & ((\Div9|auto_generated|divider|divider|op_8~8_combout\ & (\Div9|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)) # 
-- (!\Div9|auto_generated|divider|divider|op_8~8_combout\ & ((\Div9|auto_generated|divider|divider|op_8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datab => \Div9|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div9|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div9|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[29]~134_combout\);

-- Location: LCCOMB_X61_Y35_N12
\Div9|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Div9|auto_generated|divider|divider|op_9~4_combout\ & !\Div9|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div9|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X61_Y35_N16
\Div9|auto_generated|divider|divider|StageOut[30]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[30]~122_combout\ = (\Div9|auto_generated|divider|divider|op_9~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div9|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\Div9|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_8~2_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datac => \Div9|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[30]~122_combout\);

-- Location: LCCOMB_X61_Y35_N30
\Div9|auto_generated|divider|divider|StageOut[29]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[29]~99_combout\ = (\Div9|auto_generated|divider|divider|op_9~2_combout\ & !\Div9|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div9|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[29]~99_combout\);

-- Location: LCCOMB_X61_Y35_N10
\Div9|auto_generated|divider|divider|StageOut[28]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[28]~123_combout\ = (\Div9|auto_generated|divider|divider|op_9~8_combout\ & (\Add72~20_combout\ $ (\Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add72~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~20_combout\,
	datab => \Div9|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Add72~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[28]~123_combout\);

-- Location: LCCOMB_X61_Y35_N28
\Div9|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[28]~100_combout\ = (\Div9|auto_generated|divider|divider|op_9~0_combout\ & !\Div9|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div9|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X68_Y34_N0
\Div9|auto_generated|divider|my_abs_num|cs1a[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ = (\Add72~20_combout\ & (!\vc|vga_data_0.x\(0) & (\vc|vga_data_0.x\(1) & !\Add72~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~20_combout\,
	datab => \vc|vga_data_0.x\(0),
	datac => \vc|vga_data_0.x\(1),
	datad => \Add72~2_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\);

-- Location: LCCOMB_X62_Y35_N4
\Div9|auto_generated|divider|my_abs_num|cs1a[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ = \Add72~6_combout\ $ (((\Div9|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & (\Add72~4_combout\)) # (!\Div9|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & 
-- ((\Add72~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~4_combout\,
	datab => \Add72~6_combout\,
	datac => \Add72~20_combout\,
	datad => \Div9|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\);

-- Location: LCCOMB_X61_Y35_N18
\Div9|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_10~0_combout\ = \Div9|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ $ (VCC)
-- \Div9|auto_generated|divider|divider|op_10~1\ = CARRY(\Div9|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div9|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X61_Y35_N20
\Div9|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_10~2_combout\ = (\Div9|auto_generated|divider|divider|StageOut[28]~123_combout\ & (((!\Div9|auto_generated|divider|divider|op_10~1\)))) # (!\Div9|auto_generated|divider|divider|StageOut[28]~123_combout\ & 
-- ((\Div9|auto_generated|divider|divider|StageOut[28]~100_combout\ & (!\Div9|auto_generated|divider|divider|op_10~1\)) # (!\Div9|auto_generated|divider|divider|StageOut[28]~100_combout\ & ((\Div9|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div9|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div9|auto_generated|divider|divider|StageOut[28]~123_combout\ & !\Div9|auto_generated|divider|divider|StageOut[28]~100_combout\)) # (!\Div9|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_10~1\,
	combout => \Div9|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div9|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X61_Y35_N22
\Div9|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_10~4_combout\ = (\Div9|auto_generated|divider|divider|op_10~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[29]~99_combout\) # (\Div9|auto_generated|divider|divider|StageOut[29]~134_combout\))))) # 
-- (!\Div9|auto_generated|divider|divider|op_10~3\ & ((\Div9|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[29]~134_combout\) # (GND))))
-- \Div9|auto_generated|divider|divider|op_10~5\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[29]~134_combout\) # (!\Div9|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[29]~99_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_10~3\,
	combout => \Div9|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div9|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X61_Y35_N24
\Div9|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[30]~98_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[30]~122_combout\ & !\Div9|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[30]~122_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_10~5\,
	cout => \Div9|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X61_Y35_N26
\Div9|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_10~8_combout\ = \Div9|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div9|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X60_Y35_N12
\Div9|auto_generated|divider|divider|StageOut[34]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[34]~124_combout\ = (\Div9|auto_generated|divider|divider|op_10~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((!\Div9|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div9|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datab => \Div9|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div9|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div9|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[34]~124_combout\);

-- Location: LCCOMB_X61_Y35_N14
\Div9|auto_generated|divider|divider|StageOut[34]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[34]~101_combout\ = (\Div9|auto_generated|divider|divider|op_10~4_combout\ & !\Div9|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_10~4_combout\,
	datad => \Div9|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[34]~101_combout\);

-- Location: LCCOMB_X60_Y35_N10
\Div9|auto_generated|divider|divider|StageOut[33]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[33]~125_combout\ = (\Div9|auto_generated|divider|divider|op_10~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[28]~123_combout\) # ((\Div9|auto_generated|divider|divider|op_9~0_combout\ & 
-- !\Div9|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_9~0_combout\,
	datab => \Div9|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div9|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datad => \Div9|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[33]~125_combout\);

-- Location: LCCOMB_X60_Y35_N16
\Div9|auto_generated|divider|divider|StageOut[33]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[33]~102_combout\ = (\Div9|auto_generated|divider|divider|op_10~2_combout\ & !\Div9|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div9|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[33]~102_combout\);

-- Location: LCCOMB_X60_Y35_N30
\Div9|auto_generated|divider|divider|StageOut[32]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[32]~103_combout\ = (\Div9|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ & \Div9|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datad => \Div9|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[32]~103_combout\);

-- Location: LCCOMB_X60_Y35_N28
\Div9|auto_generated|divider|divider|StageOut[32]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[32]~104_combout\ = (\Div9|auto_generated|divider|divider|op_10~0_combout\ & !\Div9|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div9|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[32]~104_combout\);

-- Location: LCCOMB_X62_Y35_N22
\Div9|auto_generated|divider|my_abs_num|cs1a[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ = \Add72~4_combout\ $ (\Add72~20_combout\ $ (\Div9|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~4_combout\,
	datac => \Add72~20_combout\,
	datad => \Div9|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\);

-- Location: LCCOMB_X60_Y35_N18
\Div9|auto_generated|divider|divider|op_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_11~0_combout\ = \Div9|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ $ (VCC)
-- \Div9|auto_generated|divider|divider|op_11~1\ = CARRY(\Div9|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|op_11~0_combout\,
	cout => \Div9|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X60_Y35_N20
\Div9|auto_generated|divider|divider|op_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_11~2_combout\ = (\Div9|auto_generated|divider|divider|StageOut[32]~103_combout\ & (((!\Div9|auto_generated|divider|divider|op_11~1\)))) # (!\Div9|auto_generated|divider|divider|StageOut[32]~103_combout\ & 
-- ((\Div9|auto_generated|divider|divider|StageOut[32]~104_combout\ & (!\Div9|auto_generated|divider|divider|op_11~1\)) # (!\Div9|auto_generated|divider|divider|StageOut[32]~104_combout\ & ((\Div9|auto_generated|divider|divider|op_11~1\) # (GND)))))
-- \Div9|auto_generated|divider|divider|op_11~3\ = CARRY(((!\Div9|auto_generated|divider|divider|StageOut[32]~103_combout\ & !\Div9|auto_generated|divider|divider|StageOut[32]~104_combout\)) # (!\Div9|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[32]~103_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[32]~104_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_11~1\,
	combout => \Div9|auto_generated|divider|divider|op_11~2_combout\,
	cout => \Div9|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X60_Y35_N22
\Div9|auto_generated|divider|divider|op_11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_11~4_combout\ = (\Div9|auto_generated|divider|divider|op_11~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[33]~125_combout\) # (\Div9|auto_generated|divider|divider|StageOut[33]~102_combout\))))) # 
-- (!\Div9|auto_generated|divider|divider|op_11~3\ & ((\Div9|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[33]~102_combout\) # (GND))))
-- \Div9|auto_generated|divider|divider|op_11~5\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[33]~102_combout\) # (!\Div9|auto_generated|divider|divider|op_11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[33]~102_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_11~3\,
	combout => \Div9|auto_generated|divider|divider|op_11~4_combout\,
	cout => \Div9|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X60_Y35_N24
\Div9|auto_generated|divider|divider|op_11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_11~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[34]~124_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[34]~101_combout\ & !\Div9|auto_generated|divider|divider|op_11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[34]~124_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[34]~101_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_11~5\,
	cout => \Div9|auto_generated|divider|divider|op_11~7_cout\);

-- Location: LCCOMB_X60_Y35_N26
\Div9|auto_generated|divider|divider|op_11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_11~8_combout\ = \Div9|auto_generated|divider|divider|op_11~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|op_11~7_cout\,
	combout => \Div9|auto_generated|divider|divider|op_11~8_combout\);

-- Location: LCCOMB_X60_Y35_N6
\Div9|auto_generated|divider|divider|StageOut[36]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[36]~107_combout\ = (!\Div9|auto_generated|divider|divider|op_11~8_combout\ & \Div9|auto_generated|divider|divider|op_11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_11~0_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[36]~107_combout\);

-- Location: LCCOMB_X60_Y35_N8
\Div9|auto_generated|divider|divider|StageOut[36]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[36]~127_combout\ = (\Div9|auto_generated|divider|divider|op_11~8_combout\ & (\Add72~4_combout\ $ (\Add72~20_combout\ $ (\Div9|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~4_combout\,
	datab => \Add72~20_combout\,
	datac => \Div9|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div9|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[36]~127_combout\);

-- Location: LCCOMB_X68_Y34_N30
\Div9|auto_generated|divider|my_abs_num|cs1a[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ = \Add72~2_combout\ $ (((\Add72~20_combout\ & ((\vc|vga_data_0.x\(0)) # (!\vc|vga_data_0.x\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add72~20_combout\,
	datab => \vc|vga_data_0.x\(0),
	datac => \vc|vga_data_0.x\(1),
	datad => \Add72~2_combout\,
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\);

-- Location: LCCOMB_X59_Y35_N12
\Div9|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_1~0_combout\ = \Div9|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ $ (VCC)
-- \Div9|auto_generated|divider|divider|op_1~1\ = CARRY(\Div9|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div9|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X59_Y35_N14
\Div9|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_1~2_combout\ = (\Div9|auto_generated|divider|divider|StageOut[36]~107_combout\ & (((!\Div9|auto_generated|divider|divider|op_1~1\)))) # (!\Div9|auto_generated|divider|divider|StageOut[36]~107_combout\ & 
-- ((\Div9|auto_generated|divider|divider|StageOut[36]~127_combout\ & (!\Div9|auto_generated|divider|divider|op_1~1\)) # (!\Div9|auto_generated|divider|divider|StageOut[36]~127_combout\ & ((\Div9|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div9|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div9|auto_generated|divider|divider|StageOut[36]~107_combout\ & !\Div9|auto_generated|divider|divider|StageOut[36]~127_combout\)) # (!\Div9|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[36]~107_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_1~1\,
	combout => \Div9|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div9|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X60_Y35_N4
\Div9|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[38]~126_combout\ = (\Div9|auto_generated|divider|divider|op_11~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div9|auto_generated|divider|divider|op_10~2_combout\ & 
-- !\Div9|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_10~2_combout\,
	datab => \Div9|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div9|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div9|auto_generated|divider|divider|StageOut[33]~125_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X60_Y35_N14
\Div9|auto_generated|divider|divider|StageOut[38]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[38]~105_combout\ = (\Div9|auto_generated|divider|divider|op_11~4_combout\ & !\Div9|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_11~4_combout\,
	datad => \Div9|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[38]~105_combout\);

-- Location: LCCOMB_X60_Y35_N2
\Div9|auto_generated|divider|divider|StageOut[37]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[37]~135_combout\ = (\Div9|auto_generated|divider|divider|op_11~8_combout\ & ((\Div9|auto_generated|divider|divider|op_10~8_combout\ & ((\Div9|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\))) # 
-- (!\Div9|auto_generated|divider|divider|op_10~8_combout\ & (\Div9|auto_generated|divider|divider|op_10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_10~0_combout\,
	datab => \Div9|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datac => \Div9|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[37]~135_combout\);

-- Location: LCCOMB_X60_Y35_N0
\Div9|auto_generated|divider|divider|StageOut[37]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[37]~106_combout\ = (!\Div9|auto_generated|divider|divider|op_11~8_combout\ & \Div9|auto_generated|divider|divider|op_11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_11~2_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[37]~106_combout\);

-- Location: LCCOMB_X59_Y35_N16
\Div9|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_1~4_combout\ = (\Div9|auto_generated|divider|divider|op_1~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[37]~135_combout\) # (\Div9|auto_generated|divider|divider|StageOut[37]~106_combout\))))) # 
-- (!\Div9|auto_generated|divider|divider|op_1~3\ & ((\Div9|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[37]~106_combout\) # (GND))))
-- \Div9|auto_generated|divider|divider|op_1~5\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[37]~106_combout\) # (!\Div9|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[37]~106_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_1~3\,
	combout => \Div9|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div9|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X59_Y35_N18
\Div9|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[38]~126_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[38]~105_combout\ & !\Div9|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[38]~105_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_1~5\,
	cout => \Div9|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X59_Y35_N20
\Div9|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_1~8_combout\ = \Div9|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div9|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X59_Y35_N10
\Div9|auto_generated|divider|divider|StageOut[41]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[41]~109_combout\ = (\Div9|auto_generated|divider|divider|op_1~2_combout\ & !\Div9|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div9|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[41]~109_combout\);

-- Location: LCCOMB_X59_Y35_N2
\Div9|auto_generated|divider|divider|StageOut[41]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[41]~129_combout\ = (\Div9|auto_generated|divider|divider|op_1~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[36]~127_combout\) # ((\Div9|auto_generated|divider|divider|op_11~0_combout\ & 
-- !\Div9|auto_generated|divider|divider|op_11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_11~0_combout\,
	datab => \Div9|auto_generated|divider|divider|op_11~8_combout\,
	datac => \Div9|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => \Div9|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[41]~129_combout\);

-- Location: LCCOMB_X59_Y35_N6
\Div9|auto_generated|divider|divider|StageOut[40]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[40]~111_combout\ = (\Div9|auto_generated|divider|divider|op_1~0_combout\ & !\Div9|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div9|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[40]~111_combout\);

-- Location: LCCOMB_X59_Y35_N4
\Div9|auto_generated|divider|divider|StageOut[40]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[40]~110_combout\ = (\Div9|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ & \Div9|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datad => \Div9|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[40]~110_combout\);

-- Location: LCCOMB_X59_Y33_N0
\Div9|auto_generated|divider|my_abs_num|cs1a[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ = \vc|vga_data_0.x\(1) $ (((\Add72~20_combout\ & \vc|vga_data_0.x\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add72~20_combout\,
	datac => \vc|vga_data_0.x\(1),
	datad => \vc|vga_data_0.x\(0),
	combout => \Div9|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\);

-- Location: LCCOMB_X59_Y35_N22
\Div9|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_2~0_combout\ = \Div9|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ $ (GND)
-- \Div9|auto_generated|divider|divider|op_2~1\ = CARRY(!\Div9|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Div9|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X59_Y35_N24
\Div9|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_2~2_combout\ = (\Div9|auto_generated|divider|divider|StageOut[40]~111_combout\ & (((!\Div9|auto_generated|divider|divider|op_2~1\)))) # (!\Div9|auto_generated|divider|divider|StageOut[40]~111_combout\ & 
-- ((\Div9|auto_generated|divider|divider|StageOut[40]~110_combout\ & (!\Div9|auto_generated|divider|divider|op_2~1\)) # (!\Div9|auto_generated|divider|divider|StageOut[40]~110_combout\ & ((\Div9|auto_generated|divider|divider|op_2~1\) # (GND)))))
-- \Div9|auto_generated|divider|divider|op_2~3\ = CARRY(((!\Div9|auto_generated|divider|divider|StageOut[40]~111_combout\ & !\Div9|auto_generated|divider|divider|StageOut[40]~110_combout\)) # (!\Div9|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[40]~111_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[40]~110_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_2~1\,
	combout => \Div9|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Div9|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X59_Y35_N26
\Div9|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_2~4_combout\ = (\Div9|auto_generated|divider|divider|op_2~3\ & ((((\Div9|auto_generated|divider|divider|StageOut[41]~109_combout\) # (\Div9|auto_generated|divider|divider|StageOut[41]~129_combout\))))) # 
-- (!\Div9|auto_generated|divider|divider|op_2~3\ & ((\Div9|auto_generated|divider|divider|StageOut[41]~109_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[41]~129_combout\) # (GND))))
-- \Div9|auto_generated|divider|divider|op_2~5\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[41]~109_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[41]~129_combout\) # (!\Div9|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[41]~109_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_2~3\,
	combout => \Div9|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Div9|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X59_Y35_N8
\Div9|auto_generated|divider|divider|StageOut[42]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[42]~128_combout\ = (\Div9|auto_generated|divider|divider|op_1~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((!\Div9|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div9|auto_generated|divider|divider|op_11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datab => \Div9|auto_generated|divider|divider|op_11~8_combout\,
	datac => \Div9|auto_generated|divider|divider|op_11~2_combout\,
	datad => \Div9|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[42]~128_combout\);

-- Location: LCCOMB_X59_Y35_N0
\Div9|auto_generated|divider|divider|StageOut[42]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[42]~108_combout\ = (\Div9|auto_generated|divider|divider|op_1~4_combout\ & !\Div9|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Div9|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[42]~108_combout\);

-- Location: LCCOMB_X59_Y35_N28
\Div9|auto_generated|divider|divider|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[42]~128_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[42]~108_combout\ & !\Div9|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[42]~108_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_2~5\,
	cout => \Div9|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X59_Y35_N30
\Div9|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_2~8_combout\ = \Div9|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|op_2~7_cout\,
	combout => \Div9|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X59_Y33_N30
\Div9|auto_generated|divider|divider|StageOut[46]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[46]~112_combout\ = (\Div9|auto_generated|divider|divider|op_2~4_combout\ & !\Div9|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_2~4_combout\,
	datad => \Div9|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[46]~112_combout\);

-- Location: LCCOMB_X59_Y33_N28
\Div9|auto_generated|divider|divider|StageOut[46]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[46]~130_combout\ = (\Div9|auto_generated|divider|divider|op_2~8_combout\ & ((\Div9|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div9|auto_generated|divider|divider|op_1~2_combout\ & 
-- !\Div9|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datab => \Div9|auto_generated|divider|divider|op_1~2_combout\,
	datac => \Div9|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[46]~130_combout\);

-- Location: LCCOMB_X59_Y33_N26
\Div9|auto_generated|divider|divider|StageOut[45]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[45]~136_combout\ = (\Div9|auto_generated|divider|divider|op_2~8_combout\ & ((\Div9|auto_generated|divider|divider|op_1~8_combout\ & (\Div9|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\)) # 
-- (!\Div9|auto_generated|divider|divider|op_1~8_combout\ & ((\Div9|auto_generated|divider|divider|op_1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datab => \Div9|auto_generated|divider|divider|op_1~0_combout\,
	datac => \Div9|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div9|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[45]~136_combout\);

-- Location: LCCOMB_X59_Y33_N4
\Div9|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[45]~113_combout\ = (\Div9|auto_generated|divider|divider|op_2~2_combout\ & !\Div9|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div9|auto_generated|divider|divider|op_2~2_combout\,
	datad => \Div9|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X59_Y33_N2
\Div9|auto_generated|divider|divider|StageOut[44]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|StageOut[44]~114_combout\ = (\Div9|auto_generated|divider|divider|op_2~8_combout\ & ((!\Div9|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\))) # (!\Div9|auto_generated|divider|divider|op_2~8_combout\ & 
-- (\Div9|auto_generated|divider|divider|op_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|divider|op_2~0_combout\,
	datac => \Div9|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datad => \Div9|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div9|auto_generated|divider|divider|StageOut[44]~114_combout\);

-- Location: LCCOMB_X59_Y33_N6
\Div9|auto_generated|divider|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_3~1_cout\ = CARRY((\vc|vga_data_0.x\(0) & \Div9|auto_generated|divider|divider|StageOut[44]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Div9|auto_generated|divider|divider|StageOut[44]~114_combout\,
	datad => VCC,
	cout => \Div9|auto_generated|divider|divider|op_3~1_cout\);

-- Location: LCCOMB_X59_Y33_N8
\Div9|auto_generated|divider|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_3~3_cout\ = CARRY((!\Div9|auto_generated|divider|divider|StageOut[45]~136_combout\ & (!\Div9|auto_generated|divider|divider|StageOut[45]~113_combout\ & !\Div9|auto_generated|divider|divider|op_3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[45]~136_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_3~1_cout\,
	cout => \Div9|auto_generated|divider|divider|op_3~3_cout\);

-- Location: LCCOMB_X59_Y33_N10
\Div9|auto_generated|divider|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_3~5_cout\ = CARRY((\Div9|auto_generated|divider|divider|StageOut[46]~112_combout\) # ((\Div9|auto_generated|divider|divider|StageOut[46]~130_combout\) # (!\Div9|auto_generated|divider|divider|op_3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|StageOut[46]~112_combout\,
	datab => \Div9|auto_generated|divider|divider|StageOut[46]~130_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|divider|op_3~3_cout\,
	cout => \Div9|auto_generated|divider|divider|op_3~5_cout\);

-- Location: LCCOMB_X59_Y33_N12
\Div9|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|divider|op_3~6_combout\ = !\Div9|auto_generated|divider|divider|op_3~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div9|auto_generated|divider|divider|op_3~5_cout\,
	combout => \Div9|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X59_Y33_N18
\Div9|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|op_1~0_combout\ = \Div9|auto_generated|divider|divider|op_3~6_combout\ $ (VCC)
-- \Div9|auto_generated|divider|op_1~1\ = CARRY(\Div9|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	combout => \Div9|auto_generated|divider|op_1~0_combout\,
	cout => \Div9|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X59_Y33_N16
\Div9|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|quotient[0]~0_combout\ = (\Add72~20_combout\ & ((\Div9|auto_generated|divider|op_1~0_combout\))) # (!\Add72~20_combout\ & (!\Div9|auto_generated|divider|divider|op_3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|divider|op_3~6_combout\,
	datab => \Add72~20_combout\,
	datad => \Div9|auto_generated|divider|op_1~0_combout\,
	combout => \Div9|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X56_Y32_N26
\sequential~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~163_combout\ = (!\vc|vga_data_0.x\(7) & (((!\vc|vga_data_0.x\(4) & \LessThan82~0_combout\)) # (!\vc|vga_data_0.x\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datab => \vc|vga_data_0.x\(7),
	datac => \vc|vga_data_0.x\(4),
	datad => \LessThan82~0_combout\,
	combout => \sequential~163_combout\);

-- Location: LCCOMB_X55_Y32_N30
\sequential~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~164_combout\ = (\vc|vga_data_0.x\(5)) # ((\vc|vga_data_0.x\(4) & ((\vc|vga_data_0.x\(3)) # (\sequential~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datab => \vc|vga_data_0.x\(5),
	datac => \vc|vga_data_0.x\(4),
	datad => \sequential~48_combout\,
	combout => \sequential~164_combout\);

-- Location: LCCOMB_X56_Y32_N20
\sequential~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~165_combout\ = (\sequential~163_combout\) # (((\sequential~164_combout\ & !\vc|vga_data_0.x\(6))) # (!\sequential~188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~163_combout\,
	datab => \sequential~188_combout\,
	datac => \sequential~164_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~165_combout\);

-- Location: LCCOMB_X56_Y32_N12
\sequential~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~160_combout\ = (((!\vc|vga_data_0.x\(2) & !\vc|vga_data_0.x\(1))) # (!\vc|vga_data_0.x\(3))) # (!\vc|vga_data_0.x\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(2),
	datac => \vc|vga_data_0.x\(1),
	datad => \vc|vga_data_0.x\(3),
	combout => \sequential~160_combout\);

-- Location: LCCOMB_X56_Y32_N30
\sequential~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~161_combout\ = ((\sequential~160_combout\ & (!\vc|vga_data_0.x\(7) & !\vc|vga_data_0.x\(5)))) # (!\sequential~190_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~160_combout\,
	datab => \vc|vga_data_0.x\(7),
	datac => \sequential~190_combout\,
	datad => \vc|vga_data_0.x\(5),
	combout => \sequential~161_combout\);

-- Location: LCCOMB_X56_Y32_N16
\sequential~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~162_combout\ = (\sequential~161_combout\) # ((!\vc|vga_data_0.x\(6) & ((\LessThan87~0_combout\) # (!\LessThan49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan87~0_combout\,
	datab => \vc|vga_data_0.x\(6),
	datac => \sequential~161_combout\,
	datad => \LessThan49~0_combout\,
	combout => \sequential~162_combout\);

-- Location: LCCOMB_X53_Y32_N22
\s_fouls_period_digit_column[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column[0]~17_combout\ = (\sequential~156_combout\ & ((!\sequential~162_combout\) # (!\sequential~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~156_combout\,
	datac => \sequential~165_combout\,
	datad => \sequential~162_combout\,
	combout => \s_fouls_period_digit_column[0]~17_combout\);

-- Location: LCCOMB_X65_Y36_N4
\Add71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add71~0_combout\ = (\vc|vga_data_0.x\(2) & (\vc|vga_data_0.x\(1) $ (VCC))) # (!\vc|vga_data_0.x\(2) & (\vc|vga_data_0.x\(1) & VCC))
-- \Add71~1\ = CARRY((\vc|vga_data_0.x\(2) & \vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	combout => \Add71~0_combout\,
	cout => \Add71~1\);

-- Location: LCCOMB_X65_Y36_N6
\Add71~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add71~2_combout\ = (\vc|vga_data_0.x\(3) & (\Add71~1\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add71~1\))
-- \Add71~3\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add71~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add71~1\,
	combout => \Add71~2_combout\,
	cout => \Add71~3\);

-- Location: LCCOMB_X65_Y36_N8
\Add71~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add71~4_combout\ = (\vc|vga_data_0.x\(4) & ((GND) # (!\Add71~3\))) # (!\vc|vga_data_0.x\(4) & (\Add71~3\ $ (GND)))
-- \Add71~5\ = CARRY((\vc|vga_data_0.x\(4)) # (!\Add71~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add71~3\,
	combout => \Add71~4_combout\,
	cout => \Add71~5\);

-- Location: LCCOMB_X65_Y36_N10
\Add71~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add71~6_combout\ = (\vc|vga_data_0.x\(5) & (!\Add71~5\)) # (!\vc|vga_data_0.x\(5) & ((\Add71~5\) # (GND)))
-- \Add71~7\ = CARRY((!\Add71~5\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add71~5\,
	combout => \Add71~6_combout\,
	cout => \Add71~7\);

-- Location: LCCOMB_X65_Y36_N12
\Add71~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add71~8_combout\ = (\vc|vga_data_0.x\(6) & (\Add71~7\ $ (GND))) # (!\vc|vga_data_0.x\(6) & (!\Add71~7\ & VCC))
-- \Add71~9\ = CARRY((\vc|vga_data_0.x\(6) & !\Add71~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add71~7\,
	combout => \Add71~8_combout\,
	cout => \Add71~9\);

-- Location: LCCOMB_X65_Y36_N14
\Add71~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add71~10_combout\ = (\vc|vga_data_0.x\(7) & (\Add71~9\ & VCC)) # (!\vc|vga_data_0.x\(7) & (!\Add71~9\))
-- \Add71~11\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add71~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add71~9\,
	combout => \Add71~10_combout\,
	cout => \Add71~11\);

-- Location: LCCOMB_X65_Y36_N16
\Add71~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add71~12_combout\ = (\vc|vga_data_0.x\(8) & ((GND) # (!\Add71~11\))) # (!\vc|vga_data_0.x\(8) & (\Add71~11\ $ (GND)))
-- \Add71~13\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add71~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add71~11\,
	combout => \Add71~12_combout\,
	cout => \Add71~13\);

-- Location: LCCOMB_X65_Y36_N18
\Add71~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add71~14_combout\ = (\vc|vga_data_0.x\(9) & (\Add71~13\ & VCC)) # (!\vc|vga_data_0.x\(9) & (!\Add71~13\))
-- \Add71~15\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add71~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add71~13\,
	combout => \Add71~14_combout\,
	cout => \Add71~15\);

-- Location: LCCOMB_X65_Y36_N20
\Add71~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add71~16_combout\ = (\vc|vga_data_0.x\(10) & ((GND) # (!\Add71~15\))) # (!\vc|vga_data_0.x\(10) & (\Add71~15\ $ (GND)))
-- \Add71~17\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add71~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add71~15\,
	combout => \Add71~16_combout\,
	cout => \Add71~17\);

-- Location: LCCOMB_X65_Y36_N22
\Add71~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add71~18_combout\ = !\Add71~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add71~17\,
	combout => \Add71~18_combout\);

-- Location: LCCOMB_X65_Y36_N0
\Div8|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\vc|vga_data_0.x\(0) & (!\Add71~0_combout\ & (\Add71~18_combout\ & \vc|vga_data_0.x\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Add71~0_combout\,
	datac => \Add71~18_combout\,
	datad => \vc|vga_data_0.x\(1),
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X65_Y36_N2
\Div8|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add71~2_combout\ & (\Add71~4_combout\ & !\Add71~18_combout\)) # (!\Add71~2_combout\ & (!\Add71~4_combout\ & 
-- \Add71~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~2_combout\,
	datab => \Add71~4_combout\,
	datac => \Add71~18_combout\,
	datad => \Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X65_Y33_N28
\Div8|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \Add71~8_combout\ $ (((\Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add71~6_combout\))) # (!\Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- (\Add71~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~18_combout\,
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Add71~8_combout\,
	datad => \Add71~6_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X66_Y33_N2
\Div8|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_8~0_combout\ = \Div8|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ $ (VCC)
-- \Div8|auto_generated|divider|divider|op_8~1\ = CARRY(\Div8|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div8|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X65_Y36_N24
\Div8|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add71~8_combout\ & (\Add71~6_combout\ & !\Add71~18_combout\)) # (!\Add71~8_combout\ & (!\Add71~6_combout\ & 
-- \Add71~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~8_combout\,
	datab => \Add71~6_combout\,
	datac => \Add71~18_combout\,
	datad => \Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X65_Y36_N26
\Div8|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add71~18_combout\ & (!\Add71~12_combout\ & !\Add71~10_combout\)) # (!\Add71~18_combout\ & (\Add71~12_combout\ & 
-- \Add71~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~18_combout\,
	datab => \Add71~12_combout\,
	datac => \Add71~10_combout\,
	datad => \Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X65_Y36_N28
\Div8|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add71~18_combout\ & (!\Add71~14_combout\ & !\Add71~16_combout\)) # (!\Add71~18_combout\ & (\Add71~14_combout\ & 
-- \Add71~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~18_combout\,
	datab => \Add71~14_combout\,
	datac => \Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Add71~16_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X65_Y36_N30
\Div8|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \Add71~16_combout\ $ (((\Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add71~14_combout\))) # (!\Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- (\Add71~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~18_combout\,
	datab => \Add71~14_combout\,
	datac => \Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Add71~16_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X65_Y34_N20
\Div8|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_4~0_combout\ = \Div8|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ $ (VCC)
-- \Div8|auto_generated|divider|divider|op_4~1\ = CARRY(\Div8|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div8|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X65_Y34_N22
\Div8|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_4~2_combout\ = (\Div8|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div8|auto_generated|divider|divider|op_4~1\)) # (!\Div8|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & 
-- ((\Div8|auto_generated|divider|divider|op_4~1\) # (GND)))
-- \Div8|auto_generated|divider|divider|op_4~3\ = CARRY((!\Div8|auto_generated|divider|divider|op_4~1\) # (!\Div8|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_4~1\,
	combout => \Div8|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div8|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X65_Y34_N24
\Div8|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_4~4_combout\ = \Div8|auto_generated|divider|divider|op_4~3\ $ (GND)
-- \Div8|auto_generated|divider|divider|op_4~5\ = CARRY(!\Div8|auto_generated|divider|divider|op_4~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_4~3\,
	combout => \Div8|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div8|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X65_Y34_N26
\Div8|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_4~6_combout\ = !\Div8|auto_generated|divider|divider|op_4~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|op_4~5\,
	combout => \Div8|auto_generated|divider|divider|op_4~6_combout\);

-- Location: LCCOMB_X65_Y34_N16
\Div8|auto_generated|divider|divider|StageOut[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[9]~80_combout\ = (\Div8|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & \Div8|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \Div8|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[9]~80_combout\);

-- Location: LCCOMB_X65_Y34_N6
\Div8|auto_generated|divider|divider|StageOut[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[9]~81_combout\ = (\Div8|auto_generated|divider|divider|op_4~2_combout\ & !\Div8|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div8|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[9]~81_combout\);

-- Location: LCCOMB_X65_Y34_N14
\Div8|auto_generated|divider|divider|StageOut[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[8]~83_combout\ = (!\Div8|auto_generated|divider|divider|op_4~6_combout\ & \Div8|auto_generated|divider|divider|op_4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div8|auto_generated|divider|divider|op_4~0_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[8]~83_combout\);

-- Location: LCCOMB_X65_Y34_N28
\Div8|auto_generated|divider|divider|StageOut[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[8]~82_combout\ = (\Div8|auto_generated|divider|divider|op_4~6_combout\ & \Div8|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_4~6_combout\,
	datad => \Div8|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[8]~82_combout\);

-- Location: LCCOMB_X65_Y34_N4
\Div8|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = \Add71~18_combout\ $ (\Add71~14_combout\ $ (\Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add71~18_combout\,
	datac => \Add71~14_combout\,
	datad => \Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X66_Y34_N0
\Div8|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_5~0_combout\ = \Div8|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ $ (VCC)
-- \Div8|auto_generated|divider|divider|op_5~1\ = CARRY(\Div8|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div8|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X66_Y34_N2
\Div8|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_5~2_combout\ = (\Div8|auto_generated|divider|divider|StageOut[8]~83_combout\ & (((!\Div8|auto_generated|divider|divider|op_5~1\)))) # (!\Div8|auto_generated|divider|divider|StageOut[8]~83_combout\ & 
-- ((\Div8|auto_generated|divider|divider|StageOut[8]~82_combout\ & (!\Div8|auto_generated|divider|divider|op_5~1\)) # (!\Div8|auto_generated|divider|divider|StageOut[8]~82_combout\ & ((\Div8|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div8|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[8]~83_combout\ & !\Div8|auto_generated|divider|divider|StageOut[8]~82_combout\)) # (!\Div8|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[8]~83_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[8]~82_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_5~1\,
	combout => \Div8|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div8|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X66_Y34_N4
\Div8|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_5~4_combout\ = (\Div8|auto_generated|divider|divider|op_5~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[9]~80_combout\) # (\Div8|auto_generated|divider|divider|StageOut[9]~81_combout\))))) # 
-- (!\Div8|auto_generated|divider|divider|op_5~3\ & ((\Div8|auto_generated|divider|divider|StageOut[9]~80_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[9]~81_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|op_5~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[9]~80_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[9]~81_combout\) # (!\Div8|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[9]~80_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[9]~81_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_5~3\,
	combout => \Div8|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div8|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X66_Y34_N6
\Div8|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div8|auto_generated|divider|divider|op_5~5\ & ((\Div8|auto_generated|divider|divider|op_4~6_combout\) # (!\Div8|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div8|auto_generated|divider|divider|op_4~4_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_5~5\,
	cout => \Div8|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X66_Y34_N8
\Div8|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_5~8_combout\ = \Div8|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div8|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X66_Y34_N26
\Div8|auto_generated|divider|divider|StageOut[12]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[12]~115_combout\ = (\Div8|auto_generated|divider|divider|op_5~8_combout\ & (\Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ $ (\Add71~18_combout\ $ (\Add71~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datab => \Add71~18_combout\,
	datac => \Div8|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Add71~14_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[12]~115_combout\);

-- Location: LCCOMB_X66_Y34_N10
\Div8|auto_generated|divider|divider|StageOut[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[14]~84_combout\ = (\Div8|auto_generated|divider|divider|op_5~4_combout\ & !\Div8|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div8|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[14]~84_combout\);

-- Location: LCCOMB_X66_Y34_N12
\Div8|auto_generated|divider|divider|StageOut[14]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[14]~131_combout\ = (\Div8|auto_generated|divider|divider|op_5~8_combout\ & ((\Div8|auto_generated|divider|divider|op_4~6_combout\ & ((\Div8|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))) # 
-- (!\Div8|auto_generated|divider|divider|op_4~6_combout\ & (\Div8|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div8|auto_generated|divider|divider|op_4~2_combout\,
	datac => \Div8|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div8|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[14]~131_combout\);

-- Location: LCCOMB_X66_Y34_N30
\Div8|auto_generated|divider|divider|StageOut[13]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[13]~132_combout\ = (\Div8|auto_generated|divider|divider|op_5~8_combout\ & ((\Div8|auto_generated|divider|divider|op_4~6_combout\ & (\Div8|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)) # 
-- (!\Div8|auto_generated|divider|divider|op_4~6_combout\ & ((\Div8|auto_generated|divider|divider|op_4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datac => \Div8|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div8|auto_generated|divider|divider|op_4~0_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[13]~132_combout\);

-- Location: LCCOMB_X66_Y34_N28
\Div8|auto_generated|divider|divider|StageOut[13]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[13]~85_combout\ = (!\Div8|auto_generated|divider|divider|op_5~8_combout\ & \Div8|auto_generated|divider|divider|op_5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div8|auto_generated|divider|divider|op_5~2_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[13]~85_combout\);

-- Location: LCCOMB_X66_Y34_N14
\Div8|auto_generated|divider|divider|StageOut[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[12]~86_combout\ = (!\Div8|auto_generated|divider|divider|op_5~8_combout\ & \Div8|auto_generated|divider|divider|op_5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div8|auto_generated|divider|divider|op_5~0_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[12]~86_combout\);

-- Location: LCCOMB_X65_Y34_N10
\Div8|auto_generated|divider|my_abs_num|cs1a[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ = \Add71~12_combout\ $ (((\Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add71~10_combout\))) # (!\Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- (\Add71~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~12_combout\,
	datab => \Add71~18_combout\,
	datac => \Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \Add71~10_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\);

-- Location: LCCOMB_X66_Y34_N16
\Div8|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_6~0_combout\ = \Div8|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ $ (VCC)
-- \Div8|auto_generated|divider|divider|op_6~1\ = CARRY(\Div8|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div8|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X66_Y34_N18
\Div8|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_6~2_combout\ = (\Div8|auto_generated|divider|divider|StageOut[12]~115_combout\ & (((!\Div8|auto_generated|divider|divider|op_6~1\)))) # (!\Div8|auto_generated|divider|divider|StageOut[12]~115_combout\ & 
-- ((\Div8|auto_generated|divider|divider|StageOut[12]~86_combout\ & (!\Div8|auto_generated|divider|divider|op_6~1\)) # (!\Div8|auto_generated|divider|divider|StageOut[12]~86_combout\ & ((\Div8|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div8|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[12]~115_combout\ & !\Div8|auto_generated|divider|divider|StageOut[12]~86_combout\)) # (!\Div8|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[12]~86_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_6~1\,
	combout => \Div8|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div8|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X66_Y34_N20
\Div8|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_6~4_combout\ = (\Div8|auto_generated|divider|divider|op_6~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[13]~132_combout\) # (\Div8|auto_generated|divider|divider|StageOut[13]~85_combout\))))) # 
-- (!\Div8|auto_generated|divider|divider|op_6~3\ & ((\Div8|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[13]~85_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|op_6~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[13]~85_combout\) # (!\Div8|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[13]~85_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_6~3\,
	combout => \Div8|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div8|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X66_Y34_N22
\Div8|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[14]~84_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[14]~131_combout\ & !\Div8|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[14]~84_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[14]~131_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_6~5\,
	cout => \Div8|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X66_Y34_N24
\Div8|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_6~8_combout\ = \Div8|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div8|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X67_Y34_N6
\Div8|auto_generated|divider|divider|StageOut[17]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[17]~117_combout\ = (\Div8|auto_generated|divider|divider|op_6~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[12]~115_combout\) # ((!\Div8|auto_generated|divider|divider|op_5~8_combout\ & 
-- \Div8|auto_generated|divider|divider|op_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div8|auto_generated|divider|divider|op_5~0_combout\,
	datac => \Div8|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datad => \Div8|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[17]~117_combout\);

-- Location: LCCOMB_X67_Y34_N2
\Div8|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[17]~88_combout\ = (\Div8|auto_generated|divider|divider|op_6~2_combout\ & !\Div8|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_6~2_combout\,
	datad => \Div8|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X67_Y34_N22
\Div8|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[16]~90_combout\ = (\Div8|auto_generated|divider|divider|op_6~0_combout\ & !\Div8|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div8|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X67_Y34_N0
\Div8|auto_generated|divider|divider|StageOut[16]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[16]~89_combout\ = (\Div8|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ & \Div8|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => \Div8|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[16]~89_combout\);

-- Location: LCCOMB_X65_Y34_N8
\Div8|auto_generated|divider|my_abs_num|cs1a[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ = \Add71~18_combout\ $ (\Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add71~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add71~18_combout\,
	datac => \Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \Add71~10_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\);

-- Location: LCCOMB_X67_Y34_N10
\Div8|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_7~0_combout\ = \Div8|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ $ (VCC)
-- \Div8|auto_generated|divider|divider|op_7~1\ = CARRY(\Div8|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div8|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X67_Y34_N12
\Div8|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_7~2_combout\ = (\Div8|auto_generated|divider|divider|StageOut[16]~90_combout\ & (((!\Div8|auto_generated|divider|divider|op_7~1\)))) # (!\Div8|auto_generated|divider|divider|StageOut[16]~90_combout\ & 
-- ((\Div8|auto_generated|divider|divider|StageOut[16]~89_combout\ & (!\Div8|auto_generated|divider|divider|op_7~1\)) # (!\Div8|auto_generated|divider|divider|StageOut[16]~89_combout\ & ((\Div8|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div8|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[16]~90_combout\ & !\Div8|auto_generated|divider|divider|StageOut[16]~89_combout\)) # (!\Div8|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[16]~89_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_7~1\,
	combout => \Div8|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div8|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X67_Y34_N14
\Div8|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_7~4_combout\ = (\Div8|auto_generated|divider|divider|op_7~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[17]~117_combout\) # (\Div8|auto_generated|divider|divider|StageOut[17]~88_combout\))))) # 
-- (!\Div8|auto_generated|divider|divider|op_7~3\ & ((\Div8|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[17]~88_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|op_7~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[17]~88_combout\) # (!\Div8|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_7~3\,
	combout => \Div8|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div8|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X67_Y34_N28
\Div8|auto_generated|divider|divider|StageOut[18]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[18]~116_combout\ = (\Div8|auto_generated|divider|divider|op_6~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((!\Div8|auto_generated|divider|divider|op_5~8_combout\ & 
-- \Div8|auto_generated|divider|divider|op_5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datac => \Div8|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div8|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[18]~116_combout\);

-- Location: LCCOMB_X67_Y34_N24
\Div8|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[18]~87_combout\ = (!\Div8|auto_generated|divider|divider|op_6~8_combout\ & \Div8|auto_generated|divider|divider|op_6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div8|auto_generated|divider|divider|op_6~4_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X67_Y34_N16
\Div8|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[18]~116_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[18]~87_combout\ & !\Div8|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[18]~116_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_7~5\,
	cout => \Div8|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X67_Y34_N18
\Div8|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_7~8_combout\ = \Div8|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div8|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X67_Y34_N4
\Div8|auto_generated|divider|divider|StageOut[22]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[22]~91_combout\ = (\Div8|auto_generated|divider|divider|op_7~4_combout\ & !\Div8|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_7~4_combout\,
	datad => \Div8|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[22]~91_combout\);

-- Location: LCCOMB_X67_Y34_N8
\Div8|auto_generated|divider|divider|StageOut[22]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[22]~118_combout\ = (\Div8|auto_generated|divider|divider|op_7~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div8|auto_generated|divider|divider|op_6~2_combout\ & 
-- !\Div8|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datab => \Div8|auto_generated|divider|divider|op_6~2_combout\,
	datac => \Div8|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div8|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[22]~118_combout\);

-- Location: LCCOMB_X67_Y34_N20
\Div8|auto_generated|divider|divider|StageOut[21]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[21]~92_combout\ = (\Div8|auto_generated|divider|divider|op_7~2_combout\ & !\Div8|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_7~2_combout\,
	datad => \Div8|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[21]~92_combout\);

-- Location: LCCOMB_X67_Y34_N30
\Div8|auto_generated|divider|divider|StageOut[21]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[21]~133_combout\ = (\Div8|auto_generated|divider|divider|op_7~8_combout\ & ((\Div8|auto_generated|divider|divider|op_6~8_combout\ & (\Div8|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)) # 
-- (!\Div8|auto_generated|divider|divider|op_6~8_combout\ & ((\Div8|auto_generated|divider|divider|op_6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datab => \Div8|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div8|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div8|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[21]~133_combout\);

-- Location: LCCOMB_X65_Y33_N26
\Div8|auto_generated|divider|divider|StageOut[20]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[20]~119_combout\ = (\Div8|auto_generated|divider|divider|op_7~8_combout\ & (\Add71~10_combout\ $ (\Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add71~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~10_combout\,
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Add71~18_combout\,
	datad => \Div8|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[20]~119_combout\);

-- Location: LCCOMB_X67_Y34_N26
\Div8|auto_generated|divider|divider|StageOut[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[20]~93_combout\ = (\Div8|auto_generated|divider|divider|op_7~0_combout\ & !\Div8|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_7~0_combout\,
	datad => \Div8|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[20]~93_combout\);

-- Location: LCCOMB_X66_Y33_N4
\Div8|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_8~2_combout\ = (\Div8|auto_generated|divider|divider|StageOut[20]~119_combout\ & (((!\Div8|auto_generated|divider|divider|op_8~1\)))) # (!\Div8|auto_generated|divider|divider|StageOut[20]~119_combout\ & 
-- ((\Div8|auto_generated|divider|divider|StageOut[20]~93_combout\ & (!\Div8|auto_generated|divider|divider|op_8~1\)) # (!\Div8|auto_generated|divider|divider|StageOut[20]~93_combout\ & ((\Div8|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div8|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[20]~119_combout\ & !\Div8|auto_generated|divider|divider|StageOut[20]~93_combout\)) # (!\Div8|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[20]~93_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_8~1\,
	combout => \Div8|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div8|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X66_Y33_N6
\Div8|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_8~4_combout\ = (\Div8|auto_generated|divider|divider|op_8~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[21]~92_combout\) # (\Div8|auto_generated|divider|divider|StageOut[21]~133_combout\))))) # 
-- (!\Div8|auto_generated|divider|divider|op_8~3\ & ((\Div8|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[21]~133_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|op_8~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[21]~133_combout\) # (!\Div8|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[21]~92_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_8~3\,
	combout => \Div8|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div8|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X66_Y33_N8
\Div8|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[22]~91_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[22]~118_combout\ & !\Div8|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[22]~91_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[22]~118_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_8~5\,
	cout => \Div8|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X66_Y33_N10
\Div8|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_8~8_combout\ = \Div8|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div8|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X66_Y33_N12
\Div8|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[26]~120_combout\ = (\Div8|auto_generated|divider|divider|op_8~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((!\Div8|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div8|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datac => \Div8|auto_generated|divider|divider|op_7~2_combout\,
	datad => \Div8|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X66_Y33_N28
\Div8|auto_generated|divider|divider|StageOut[26]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[26]~94_combout\ = (\Div8|auto_generated|divider|divider|op_8~4_combout\ & !\Div8|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_8~4_combout\,
	datad => \Div8|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[26]~94_combout\);

-- Location: LCCOMB_X65_Y33_N14
\Div8|auto_generated|divider|divider|StageOut[25]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[25]~121_combout\ = (\Div8|auto_generated|divider|divider|op_8~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[20]~119_combout\) # ((\Div8|auto_generated|divider|divider|op_7~0_combout\ & 
-- !\Div8|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datab => \Div8|auto_generated|divider|divider|op_7~0_combout\,
	datac => \Div8|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div8|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[25]~121_combout\);

-- Location: LCCOMB_X66_Y33_N24
\Div8|auto_generated|divider|divider|StageOut[25]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[25]~95_combout\ = (\Div8|auto_generated|divider|divider|op_8~2_combout\ & !\Div8|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_8~2_combout\,
	datad => \Div8|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[25]~95_combout\);

-- Location: LCCOMB_X66_Y33_N26
\Div8|auto_generated|divider|divider|StageOut[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[24]~97_combout\ = (\Div8|auto_generated|divider|divider|op_8~0_combout\ & !\Div8|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div8|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[24]~97_combout\);

-- Location: LCCOMB_X66_Y33_N0
\Div8|auto_generated|divider|divider|StageOut[24]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[24]~96_combout\ = (\Div8|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & \Div8|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => \Div8|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[24]~96_combout\);

-- Location: LCCOMB_X65_Y33_N10
\Div8|auto_generated|divider|my_abs_num|cs1a[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ = \Add71~18_combout\ $ (\Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add71~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~18_combout\,
	datac => \Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add71~6_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\);

-- Location: LCCOMB_X66_Y33_N14
\Div8|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_9~0_combout\ = \Div8|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ $ (VCC)
-- \Div8|auto_generated|divider|divider|op_9~1\ = CARRY(\Div8|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div8|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X66_Y33_N16
\Div8|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_9~2_combout\ = (\Div8|auto_generated|divider|divider|StageOut[24]~97_combout\ & (((!\Div8|auto_generated|divider|divider|op_9~1\)))) # (!\Div8|auto_generated|divider|divider|StageOut[24]~97_combout\ & 
-- ((\Div8|auto_generated|divider|divider|StageOut[24]~96_combout\ & (!\Div8|auto_generated|divider|divider|op_9~1\)) # (!\Div8|auto_generated|divider|divider|StageOut[24]~96_combout\ & ((\Div8|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div8|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[24]~97_combout\ & !\Div8|auto_generated|divider|divider|StageOut[24]~96_combout\)) # (!\Div8|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[24]~97_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[24]~96_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_9~1\,
	combout => \Div8|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div8|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X66_Y33_N18
\Div8|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_9~4_combout\ = (\Div8|auto_generated|divider|divider|op_9~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[25]~121_combout\) # (\Div8|auto_generated|divider|divider|StageOut[25]~95_combout\))))) # 
-- (!\Div8|auto_generated|divider|divider|op_9~3\ & ((\Div8|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[25]~95_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|op_9~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[25]~95_combout\) # (!\Div8|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_9~3\,
	combout => \Div8|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div8|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X66_Y33_N20
\Div8|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[26]~120_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[26]~94_combout\ & !\Div8|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[26]~94_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_9~5\,
	cout => \Div8|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X66_Y33_N22
\Div8|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_9~8_combout\ = \Div8|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div8|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X65_Y33_N6
\Div8|auto_generated|divider|divider|StageOut[29]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[29]~134_combout\ = (\Div8|auto_generated|divider|divider|op_9~8_combout\ & ((\Div8|auto_generated|divider|divider|op_8~8_combout\ & ((\Div8|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\))) # 
-- (!\Div8|auto_generated|divider|divider|op_8~8_combout\ & (\Div8|auto_generated|divider|divider|op_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_8~0_combout\,
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datac => \Div8|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div8|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[29]~134_combout\);

-- Location: LCCOMB_X65_Y33_N2
\Div8|auto_generated|divider|divider|StageOut[29]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[29]~99_combout\ = (\Div8|auto_generated|divider|divider|op_9~2_combout\ & !\Div8|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div8|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[29]~99_combout\);

-- Location: LCCOMB_X66_Y33_N30
\Div8|auto_generated|divider|divider|StageOut[28]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[28]~123_combout\ = (\Div8|auto_generated|divider|divider|op_9~8_combout\ & (\Add71~6_combout\ $ (\Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add71~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~6_combout\,
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Div8|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Add71~18_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[28]~123_combout\);

-- Location: LCCOMB_X65_Y33_N0
\Div8|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[28]~100_combout\ = (\Div8|auto_generated|divider|divider|op_9~0_combout\ & !\Div8|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div8|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X65_Y32_N0
\Div8|auto_generated|divider|my_abs_num|cs1a[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ = \Add71~4_combout\ $ (((\Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\Add71~2_combout\)) # (!\Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & 
-- ((\Add71~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~2_combout\,
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \Add71~4_combout\,
	datad => \Add71~18_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\);

-- Location: LCCOMB_X65_Y33_N16
\Div8|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_10~0_combout\ = \Div8|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ $ (VCC)
-- \Div8|auto_generated|divider|divider|op_10~1\ = CARRY(\Div8|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div8|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X65_Y33_N18
\Div8|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_10~2_combout\ = (\Div8|auto_generated|divider|divider|StageOut[28]~123_combout\ & (((!\Div8|auto_generated|divider|divider|op_10~1\)))) # (!\Div8|auto_generated|divider|divider|StageOut[28]~123_combout\ & 
-- ((\Div8|auto_generated|divider|divider|StageOut[28]~100_combout\ & (!\Div8|auto_generated|divider|divider|op_10~1\)) # (!\Div8|auto_generated|divider|divider|StageOut[28]~100_combout\ & ((\Div8|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div8|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[28]~123_combout\ & !\Div8|auto_generated|divider|divider|StageOut[28]~100_combout\)) # (!\Div8|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_10~1\,
	combout => \Div8|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div8|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X65_Y33_N20
\Div8|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_10~4_combout\ = (\Div8|auto_generated|divider|divider|op_10~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[29]~134_combout\) # (\Div8|auto_generated|divider|divider|StageOut[29]~99_combout\))))) # 
-- (!\Div8|auto_generated|divider|divider|op_10~3\ & ((\Div8|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[29]~99_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|op_10~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[29]~99_combout\) # (!\Div8|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[29]~99_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_10~3\,
	combout => \Div8|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div8|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X65_Y33_N12
\Div8|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Div8|auto_generated|divider|divider|op_9~4_combout\ & !\Div8|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div8|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X65_Y33_N8
\Div8|auto_generated|divider|divider|StageOut[30]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[30]~122_combout\ = (\Div8|auto_generated|divider|divider|op_9~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div8|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\Div8|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_8~2_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datac => \Div8|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div8|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[30]~122_combout\);

-- Location: LCCOMB_X65_Y33_N22
\Div8|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[30]~98_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[30]~122_combout\ & !\Div8|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[30]~122_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_10~5\,
	cout => \Div8|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X65_Y33_N24
\Div8|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_10~8_combout\ = \Div8|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div8|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X65_Y33_N30
\Div8|auto_generated|divider|divider|StageOut[34]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[34]~101_combout\ = (\Div8|auto_generated|divider|divider|op_10~4_combout\ & !\Div8|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_10~4_combout\,
	datad => \Div8|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[34]~101_combout\);

-- Location: LCCOMB_X65_Y32_N2
\Div8|auto_generated|divider|divider|StageOut[34]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[34]~124_combout\ = (\Div8|auto_generated|divider|divider|op_10~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div8|auto_generated|divider|divider|op_9~2_combout\ & 
-- !\Div8|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_9~2_combout\,
	datab => \Div8|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div8|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[29]~134_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[34]~124_combout\);

-- Location: LCCOMB_X65_Y33_N4
\Div8|auto_generated|divider|divider|StageOut[33]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[33]~102_combout\ = (\Div8|auto_generated|divider|divider|op_10~2_combout\ & !\Div8|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div8|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[33]~102_combout\);

-- Location: LCCOMB_X65_Y32_N28
\Div8|auto_generated|divider|divider|StageOut[33]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[33]~125_combout\ = (\Div8|auto_generated|divider|divider|op_10~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[28]~123_combout\) # ((\Div8|auto_generated|divider|divider|op_9~0_combout\ & 
-- !\Div8|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_9~0_combout\,
	datab => \Div8|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div8|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div8|auto_generated|divider|divider|StageOut[28]~123_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[33]~125_combout\);

-- Location: LCCOMB_X65_Y32_N26
\Div8|auto_generated|divider|divider|StageOut[32]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[32]~103_combout\ = (\Div8|auto_generated|divider|divider|op_10~8_combout\ & \Div8|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div8|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[32]~103_combout\);

-- Location: LCCOMB_X65_Y32_N4
\Div8|auto_generated|divider|divider|StageOut[32]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[32]~104_combout\ = (\Div8|auto_generated|divider|divider|op_10~0_combout\ & !\Div8|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_10~0_combout\,
	datac => \Div8|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[32]~104_combout\);

-- Location: LCCOMB_X63_Y32_N28
\Div8|auto_generated|divider|my_abs_num|cs1a[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ = \Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add71~2_combout\ $ (\Add71~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \Add71~2_combout\,
	datac => \Add71~18_combout\,
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\);

-- Location: LCCOMB_X65_Y32_N10
\Div8|auto_generated|divider|divider|op_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_11~0_combout\ = \Div8|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ $ (VCC)
-- \Div8|auto_generated|divider|divider|op_11~1\ = CARRY(\Div8|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|op_11~0_combout\,
	cout => \Div8|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X65_Y32_N12
\Div8|auto_generated|divider|divider|op_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_11~2_combout\ = (\Div8|auto_generated|divider|divider|StageOut[32]~103_combout\ & (((!\Div8|auto_generated|divider|divider|op_11~1\)))) # (!\Div8|auto_generated|divider|divider|StageOut[32]~103_combout\ & 
-- ((\Div8|auto_generated|divider|divider|StageOut[32]~104_combout\ & (!\Div8|auto_generated|divider|divider|op_11~1\)) # (!\Div8|auto_generated|divider|divider|StageOut[32]~104_combout\ & ((\Div8|auto_generated|divider|divider|op_11~1\) # (GND)))))
-- \Div8|auto_generated|divider|divider|op_11~3\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[32]~103_combout\ & !\Div8|auto_generated|divider|divider|StageOut[32]~104_combout\)) # (!\Div8|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[32]~103_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[32]~104_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_11~1\,
	combout => \Div8|auto_generated|divider|divider|op_11~2_combout\,
	cout => \Div8|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X65_Y32_N14
\Div8|auto_generated|divider|divider|op_11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_11~4_combout\ = (\Div8|auto_generated|divider|divider|op_11~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[33]~102_combout\) # (\Div8|auto_generated|divider|divider|StageOut[33]~125_combout\))))) # 
-- (!\Div8|auto_generated|divider|divider|op_11~3\ & ((\Div8|auto_generated|divider|divider|StageOut[33]~102_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[33]~125_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|op_11~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[33]~102_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[33]~125_combout\) # (!\Div8|auto_generated|divider|divider|op_11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[33]~102_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_11~3\,
	combout => \Div8|auto_generated|divider|divider|op_11~4_combout\,
	cout => \Div8|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X65_Y32_N16
\Div8|auto_generated|divider|divider|op_11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_11~7_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[34]~101_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[34]~124_combout\ & !\Div8|auto_generated|divider|divider|op_11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[34]~101_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[34]~124_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_11~5\,
	cout => \Div8|auto_generated|divider|divider|op_11~7_cout\);

-- Location: LCCOMB_X65_Y32_N18
\Div8|auto_generated|divider|divider|op_11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_11~8_combout\ = \Div8|auto_generated|divider|divider|op_11~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|op_11~7_cout\,
	combout => \Div8|auto_generated|divider|divider|op_11~8_combout\);

-- Location: LCCOMB_X65_Y32_N20
\Div8|auto_generated|divider|divider|StageOut[36]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[36]~127_combout\ = (\Div8|auto_generated|divider|divider|op_11~8_combout\ & (\Add71~2_combout\ $ (\Add71~18_combout\ $ (\Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~2_combout\,
	datab => \Add71~18_combout\,
	datac => \Div8|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Div8|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[36]~127_combout\);

-- Location: LCCOMB_X65_Y32_N30
\Div8|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[38]~126_combout\ = (\Div8|auto_generated|divider|divider|op_11~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div8|auto_generated|divider|divider|op_10~2_combout\ & 
-- !\Div8|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_10~2_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datac => \Div8|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div8|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X65_Y32_N22
\Div8|auto_generated|divider|divider|StageOut[38]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[38]~105_combout\ = (\Div8|auto_generated|divider|divider|op_11~4_combout\ & !\Div8|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_11~4_combout\,
	datad => \Div8|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[38]~105_combout\);

-- Location: LCCOMB_X65_Y32_N24
\Div8|auto_generated|divider|divider|StageOut[37]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[37]~106_combout\ = (\Div8|auto_generated|divider|divider|op_11~2_combout\ & !\Div8|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_11~2_combout\,
	datad => \Div8|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[37]~106_combout\);

-- Location: LCCOMB_X65_Y32_N6
\Div8|auto_generated|divider|divider|StageOut[37]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[37]~135_combout\ = (\Div8|auto_generated|divider|divider|op_11~8_combout\ & ((\Div8|auto_generated|divider|divider|op_10~8_combout\ & ((\Div8|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\))) # 
-- (!\Div8|auto_generated|divider|divider|op_10~8_combout\ & (\Div8|auto_generated|divider|divider|op_10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_10~0_combout\,
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datac => \Div8|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div8|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[37]~135_combout\);

-- Location: LCCOMB_X65_Y32_N8
\Div8|auto_generated|divider|divider|StageOut[36]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[36]~107_combout\ = (\Div8|auto_generated|divider|divider|op_11~0_combout\ & !\Div8|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_11~0_combout\,
	datad => \Div8|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[36]~107_combout\);

-- Location: LCCOMB_X60_Y33_N30
\Div8|auto_generated|divider|my_abs_num|cs1a[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ = \Add71~0_combout\ $ (((\Add71~18_combout\ & ((\vc|vga_data_0.x\(0)) # (!\vc|vga_data_0.x\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Add71~18_combout\,
	datac => \Add71~0_combout\,
	datad => \vc|vga_data_0.x\(1),
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\);

-- Location: LCCOMB_X62_Y32_N2
\Div8|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_1~0_combout\ = \Div8|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ $ (VCC)
-- \Div8|auto_generated|divider|divider|op_1~1\ = CARRY(\Div8|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div8|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X62_Y32_N4
\Div8|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_1~2_combout\ = (\Div8|auto_generated|divider|divider|StageOut[36]~127_combout\ & (((!\Div8|auto_generated|divider|divider|op_1~1\)))) # (!\Div8|auto_generated|divider|divider|StageOut[36]~127_combout\ & 
-- ((\Div8|auto_generated|divider|divider|StageOut[36]~107_combout\ & (!\Div8|auto_generated|divider|divider|op_1~1\)) # (!\Div8|auto_generated|divider|divider|StageOut[36]~107_combout\ & ((\Div8|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div8|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[36]~127_combout\ & !\Div8|auto_generated|divider|divider|StageOut[36]~107_combout\)) # (!\Div8|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[36]~107_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_1~1\,
	combout => \Div8|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div8|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X62_Y32_N6
\Div8|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_1~4_combout\ = (\Div8|auto_generated|divider|divider|op_1~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[37]~106_combout\) # (\Div8|auto_generated|divider|divider|StageOut[37]~135_combout\))))) # 
-- (!\Div8|auto_generated|divider|divider|op_1~3\ & ((\Div8|auto_generated|divider|divider|StageOut[37]~106_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[37]~135_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|op_1~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[37]~106_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[37]~135_combout\) # (!\Div8|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[37]~106_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_1~3\,
	combout => \Div8|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div8|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X62_Y32_N8
\Div8|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[38]~126_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[38]~105_combout\ & !\Div8|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[38]~105_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_1~5\,
	cout => \Div8|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X62_Y32_N10
\Div8|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_1~8_combout\ = \Div8|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div8|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X62_Y32_N30
\Div8|auto_generated|divider|divider|StageOut[41]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[41]~129_combout\ = (\Div8|auto_generated|divider|divider|op_1~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[36]~127_combout\) # ((!\Div8|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div8|auto_generated|divider|divider|op_11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_11~8_combout\,
	datab => \Div8|auto_generated|divider|divider|op_11~0_combout\,
	datac => \Div8|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => \Div8|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[41]~129_combout\);

-- Location: LCCOMB_X62_Y32_N0
\Div8|auto_generated|divider|divider|StageOut[41]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[41]~109_combout\ = (\Div8|auto_generated|divider|divider|op_1~2_combout\ & !\Div8|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div8|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[41]~109_combout\);

-- Location: LCCOMB_X62_Y32_N12
\Div8|auto_generated|divider|divider|StageOut[40]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[40]~111_combout\ = (\Div8|auto_generated|divider|divider|op_1~0_combout\ & !\Div8|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div8|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[40]~111_combout\);

-- Location: LCCOMB_X62_Y32_N18
\Div8|auto_generated|divider|divider|StageOut[40]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[40]~110_combout\ = (\Div8|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ & \Div8|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datad => \Div8|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[40]~110_combout\);

-- Location: LCCOMB_X63_Y32_N2
\Div8|auto_generated|divider|my_abs_num|cs1a[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ = \vc|vga_data_0.x\(1) $ (((\Add71~18_combout\ & \vc|vga_data_0.x\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~18_combout\,
	datab => \vc|vga_data_0.x\(1),
	datad => \vc|vga_data_0.x\(0),
	combout => \Div8|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\);

-- Location: LCCOMB_X62_Y32_N20
\Div8|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_2~0_combout\ = \Div8|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ $ (GND)
-- \Div8|auto_generated|divider|divider|op_2~1\ = CARRY(!\Div8|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Div8|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X62_Y32_N22
\Div8|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_2~2_combout\ = (\Div8|auto_generated|divider|divider|StageOut[40]~111_combout\ & (((!\Div8|auto_generated|divider|divider|op_2~1\)))) # (!\Div8|auto_generated|divider|divider|StageOut[40]~111_combout\ & 
-- ((\Div8|auto_generated|divider|divider|StageOut[40]~110_combout\ & (!\Div8|auto_generated|divider|divider|op_2~1\)) # (!\Div8|auto_generated|divider|divider|StageOut[40]~110_combout\ & ((\Div8|auto_generated|divider|divider|op_2~1\) # (GND)))))
-- \Div8|auto_generated|divider|divider|op_2~3\ = CARRY(((!\Div8|auto_generated|divider|divider|StageOut[40]~111_combout\ & !\Div8|auto_generated|divider|divider|StageOut[40]~110_combout\)) # (!\Div8|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[40]~111_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[40]~110_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_2~1\,
	combout => \Div8|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Div8|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X62_Y32_N24
\Div8|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_2~4_combout\ = (\Div8|auto_generated|divider|divider|op_2~3\ & ((((\Div8|auto_generated|divider|divider|StageOut[41]~129_combout\) # (\Div8|auto_generated|divider|divider|StageOut[41]~109_combout\))))) # 
-- (!\Div8|auto_generated|divider|divider|op_2~3\ & ((\Div8|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[41]~109_combout\) # (GND))))
-- \Div8|auto_generated|divider|divider|op_2~5\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[41]~109_combout\) # (!\Div8|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[41]~109_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_2~3\,
	combout => \Div8|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Div8|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X62_Y32_N14
\Div8|auto_generated|divider|divider|StageOut[42]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[42]~128_combout\ = (\Div8|auto_generated|divider|divider|op_1~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((!\Div8|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div8|auto_generated|divider|divider|op_11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_11~8_combout\,
	datab => \Div8|auto_generated|divider|divider|op_11~2_combout\,
	datac => \Div8|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => \Div8|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[42]~128_combout\);

-- Location: LCCOMB_X62_Y32_N16
\Div8|auto_generated|divider|divider|StageOut[42]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[42]~108_combout\ = (\Div8|auto_generated|divider|divider|op_1~4_combout\ & !\Div8|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Div8|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[42]~108_combout\);

-- Location: LCCOMB_X62_Y32_N26
\Div8|auto_generated|divider|divider|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[42]~128_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[42]~108_combout\ & !\Div8|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[42]~108_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_2~5\,
	cout => \Div8|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X62_Y32_N28
\Div8|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_2~8_combout\ = \Div8|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|op_2~7_cout\,
	combout => \Div8|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X61_Y32_N12
\Div8|auto_generated|divider|divider|StageOut[46]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[46]~112_combout\ = (\Div8|auto_generated|divider|divider|op_2~4_combout\ & !\Div8|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div8|auto_generated|divider|divider|op_2~4_combout\,
	datad => \Div8|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[46]~112_combout\);

-- Location: LCCOMB_X61_Y32_N8
\Div8|auto_generated|divider|divider|StageOut[46]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[46]~130_combout\ = (\Div8|auto_generated|divider|divider|op_2~8_combout\ & ((\Div8|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div8|auto_generated|divider|divider|op_1~2_combout\ & 
-- !\Div8|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_1~2_combout\,
	datab => \Div8|auto_generated|divider|divider|op_1~8_combout\,
	datac => \Div8|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datad => \Div8|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[46]~130_combout\);

-- Location: LCCOMB_X61_Y32_N22
\Div8|auto_generated|divider|divider|StageOut[45]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[45]~136_combout\ = (\Div8|auto_generated|divider|divider|op_2~8_combout\ & ((\Div8|auto_generated|divider|divider|op_1~8_combout\ & ((\Div8|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\))) # 
-- (!\Div8|auto_generated|divider|divider|op_1~8_combout\ & (\Div8|auto_generated|divider|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_1~0_combout\,
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datac => \Div8|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div8|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[45]~136_combout\);

-- Location: LCCOMB_X61_Y32_N2
\Div8|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[45]~113_combout\ = (\Div8|auto_generated|divider|divider|op_2~2_combout\ & !\Div8|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_2~2_combout\,
	datad => \Div8|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X61_Y32_N4
\Div8|auto_generated|divider|divider|StageOut[44]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|StageOut[44]~114_combout\ = (\Div8|auto_generated|divider|divider|op_2~8_combout\ & (!\Div8|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\)) # (!\Div8|auto_generated|divider|divider|op_2~8_combout\ & 
-- ((\Div8|auto_generated|divider|divider|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\,
	datac => \Div8|auto_generated|divider|divider|op_2~0_combout\,
	datad => \Div8|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div8|auto_generated|divider|divider|StageOut[44]~114_combout\);

-- Location: LCCOMB_X61_Y32_N24
\Div8|auto_generated|divider|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_3~1_cout\ = CARRY((\vc|vga_data_0.x\(0) & \Div8|auto_generated|divider|divider|StageOut[44]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Div8|auto_generated|divider|divider|StageOut[44]~114_combout\,
	datad => VCC,
	cout => \Div8|auto_generated|divider|divider|op_3~1_cout\);

-- Location: LCCOMB_X61_Y32_N26
\Div8|auto_generated|divider|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_3~3_cout\ = CARRY((!\Div8|auto_generated|divider|divider|StageOut[45]~136_combout\ & (!\Div8|auto_generated|divider|divider|StageOut[45]~113_combout\ & !\Div8|auto_generated|divider|divider|op_3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[45]~136_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_3~1_cout\,
	cout => \Div8|auto_generated|divider|divider|op_3~3_cout\);

-- Location: LCCOMB_X61_Y32_N28
\Div8|auto_generated|divider|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_3~5_cout\ = CARRY((\Div8|auto_generated|divider|divider|StageOut[46]~112_combout\) # ((\Div8|auto_generated|divider|divider|StageOut[46]~130_combout\) # (!\Div8|auto_generated|divider|divider|op_3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|StageOut[46]~112_combout\,
	datab => \Div8|auto_generated|divider|divider|StageOut[46]~130_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|divider|op_3~3_cout\,
	cout => \Div8|auto_generated|divider|divider|op_3~5_cout\);

-- Location: LCCOMB_X61_Y32_N30
\Div8|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|divider|op_3~6_combout\ = !\Div8|auto_generated|divider|divider|op_3~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div8|auto_generated|divider|divider|op_3~5_cout\,
	combout => \Div8|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X61_Y32_N14
\Div8|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|op_1~0_combout\ = \Div8|auto_generated|divider|divider|op_3~6_combout\ $ (VCC)
-- \Div8|auto_generated|divider|op_1~1\ = CARRY(\Div8|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	combout => \Div8|auto_generated|divider|op_1~0_combout\,
	cout => \Div8|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X60_Y33_N8
\Div8|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|quotient[0]~0_combout\ = (\Add71~18_combout\ & (\Div8|auto_generated|divider|op_1~0_combout\)) # (!\Add71~18_combout\ & ((!\Div8|auto_generated|divider|divider|op_3~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add71~18_combout\,
	datac => \Div8|auto_generated|divider|op_1~0_combout\,
	datad => \Div8|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div8|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X58_Y32_N14
\sequential~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~166_combout\ = (\LessThan49~0_combout\ & (((!\vc|vga_data_0.x\(1) & !\vc|vga_data_0.x\(2))) # (!\vc|vga_data_0.x\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datab => \LessThan49~0_combout\,
	datac => \vc|vga_data_0.x\(1),
	datad => \vc|vga_data_0.x\(2),
	combout => \sequential~166_combout\);

-- Location: LCCOMB_X59_Y32_N2
\sequential~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~167_combout\ = ((\sequential~166_combout\) # ((\LessThan87~0_combout\ & \sequential~44_combout\))) # (!\Add37~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan87~0_combout\,
	datab => \Add37~0_combout\,
	datac => \sequential~44_combout\,
	datad => \sequential~166_combout\,
	combout => \sequential~167_combout\);

-- Location: LCCOMB_X53_Y32_N28
\s_fouls_period_digit_column[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column[0]~18_combout\ = (\sequential~156_combout\ & (((!\sequential~167_combout\ & \sequential~162_combout\)) # (!\sequential~165_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~167_combout\,
	datab => \sequential~156_combout\,
	datac => \sequential~165_combout\,
	datad => \sequential~162_combout\,
	combout => \s_fouls_period_digit_column[0]~18_combout\);

-- Location: LCCOMB_X66_Y36_N12
\Add76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add76~0_combout\ = (\vc|vga_data_0.x\(3) & (\vc|vga_data_0.x\(4) $ (VCC))) # (!\vc|vga_data_0.x\(3) & (\vc|vga_data_0.x\(4) & VCC))
-- \Add76~1\ = CARRY((\vc|vga_data_0.x\(3) & \vc|vga_data_0.x\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	combout => \Add76~0_combout\,
	cout => \Add76~1\);

-- Location: LCCOMB_X66_Y36_N14
\Add76~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add76~2_combout\ = (\vc|vga_data_0.x\(5) & (!\Add76~1\)) # (!\vc|vga_data_0.x\(5) & ((\Add76~1\) # (GND)))
-- \Add76~3\ = CARRY((!\Add76~1\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add76~1\,
	combout => \Add76~2_combout\,
	cout => \Add76~3\);

-- Location: LCCOMB_X66_Y36_N16
\Add76~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add76~4_combout\ = (\vc|vga_data_0.x\(6) & (\Add76~3\ $ (GND))) # (!\vc|vga_data_0.x\(6) & (!\Add76~3\ & VCC))
-- \Add76~5\ = CARRY((\vc|vga_data_0.x\(6) & !\Add76~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add76~3\,
	combout => \Add76~4_combout\,
	cout => \Add76~5\);

-- Location: LCCOMB_X66_Y36_N18
\Add76~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add76~6_combout\ = (\vc|vga_data_0.x\(7) & (\Add76~5\ & VCC)) # (!\vc|vga_data_0.x\(7) & (!\Add76~5\))
-- \Add76~7\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add76~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add76~5\,
	combout => \Add76~6_combout\,
	cout => \Add76~7\);

-- Location: LCCOMB_X66_Y36_N20
\Add76~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add76~8_combout\ = (\vc|vga_data_0.x\(8) & (\Add76~7\ $ (GND))) # (!\vc|vga_data_0.x\(8) & (!\Add76~7\ & VCC))
-- \Add76~9\ = CARRY((\vc|vga_data_0.x\(8) & !\Add76~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add76~7\,
	combout => \Add76~8_combout\,
	cout => \Add76~9\);

-- Location: LCCOMB_X66_Y36_N22
\Add76~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add76~10_combout\ = (\vc|vga_data_0.x\(9) & (\Add76~9\ & VCC)) # (!\vc|vga_data_0.x\(9) & (!\Add76~9\))
-- \Add76~11\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add76~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add76~9\,
	combout => \Add76~10_combout\,
	cout => \Add76~11\);

-- Location: LCCOMB_X66_Y36_N24
\Add76~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add76~12_combout\ = (\vc|vga_data_0.x\(10) & ((GND) # (!\Add76~11\))) # (!\vc|vga_data_0.x\(10) & (\Add76~11\ $ (GND)))
-- \Add76~13\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add76~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add76~11\,
	combout => \Add76~12_combout\,
	cout => \Add76~13\);

-- Location: LCCOMB_X66_Y36_N26
\Add76~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add76~14_combout\ = !\Add76~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add76~13\,
	combout => \Add76~14_combout\);

-- Location: LCCOMB_X62_Y36_N20
\Div13|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\vc|vga_data_0.x\(2) & (!\vc|vga_data_0.x\(1) & (!\vc|vga_data_0.x\(0) & \Add76~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datab => \vc|vga_data_0.x\(1),
	datac => \vc|vga_data_0.x\(0),
	datad => \Add76~14_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X62_Y36_N2
\Div13|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add76~0_combout\ & (!\vc|vga_data_0.x\(3) & !\Add76~14_combout\)) # (!\Add76~0_combout\ & (\vc|vga_data_0.x\(3) & 
-- \Add76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~0_combout\,
	datab => \vc|vga_data_0.x\(3),
	datac => \Add76~14_combout\,
	datad => \Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X63_Y35_N24
\Div13|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \Add76~4_combout\ $ (((\Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add76~2_combout\))) # (!\Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- (\Add76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~14_combout\,
	datab => \Add76~2_combout\,
	datac => \Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add76~4_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X66_Y35_N2
\Div13|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_8~0_combout\ = \Div13|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ $ (VCC)
-- \Div13|auto_generated|divider|divider|op_8~1\ = CARRY(\Div13|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div13|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X66_Y36_N0
\Div13|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add76~4_combout\ & (\Add76~2_combout\ & !\Add76~14_combout\)) # (!\Add76~4_combout\ & (!\Add76~2_combout\ & 
-- \Add76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~4_combout\,
	datab => \Add76~2_combout\,
	datac => \Add76~14_combout\,
	datad => \Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X66_Y36_N2
\Div13|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add76~14_combout\ & (!\Add76~6_combout\ & !\Add76~8_combout\)) # (!\Add76~14_combout\ & (\Add76~6_combout\ & 
-- \Add76~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~14_combout\,
	datab => \Add76~6_combout\,
	datac => \Add76~8_combout\,
	datad => \Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X66_Y36_N28
\Div13|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add76~12_combout\ & (\Add76~10_combout\ & !\Add76~14_combout\)) # (!\Add76~12_combout\ & (!\Add76~10_combout\ & 
-- \Add76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~12_combout\,
	datab => \Add76~10_combout\,
	datac => \Add76~14_combout\,
	datad => \Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X66_Y36_N30
\Div13|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \Add76~12_combout\ $ (((\Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add76~10_combout\))) # (!\Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- (\Add76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~14_combout\,
	datab => \Add76~10_combout\,
	datac => \Add76~12_combout\,
	datad => \Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X66_Y36_N4
\Div13|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_4~0_combout\ = \Div13|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ $ (VCC)
-- \Div13|auto_generated|divider|divider|op_4~1\ = CARRY(\Div13|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div13|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X66_Y36_N6
\Div13|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_4~2_combout\ = (\Div13|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div13|auto_generated|divider|divider|op_4~1\)) # (!\Div13|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & 
-- ((\Div13|auto_generated|divider|divider|op_4~1\) # (GND)))
-- \Div13|auto_generated|divider|divider|op_4~3\ = CARRY((!\Div13|auto_generated|divider|divider|op_4~1\) # (!\Div13|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_4~1\,
	combout => \Div13|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div13|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X66_Y36_N8
\Div13|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_4~4_combout\ = \Div13|auto_generated|divider|divider|op_4~3\ $ (GND)
-- \Div13|auto_generated|divider|divider|op_4~5\ = CARRY(!\Div13|auto_generated|divider|divider|op_4~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_4~3\,
	combout => \Div13|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div13|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X66_Y36_N10
\Div13|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_4~6_combout\ = !\Div13|auto_generated|divider|divider|op_4~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|op_4~5\,
	combout => \Div13|auto_generated|divider|divider|op_4~6_combout\);

-- Location: LCCOMB_X68_Y36_N10
\Div13|auto_generated|divider|divider|StageOut[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[9]~80_combout\ = (\Div13|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & \Div13|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \Div13|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[9]~80_combout\);

-- Location: LCCOMB_X68_Y36_N28
\Div13|auto_generated|divider|divider|StageOut[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[9]~81_combout\ = (\Div13|auto_generated|divider|divider|op_4~2_combout\ & !\Div13|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div13|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[9]~81_combout\);

-- Location: LCCOMB_X68_Y36_N6
\Div13|auto_generated|divider|divider|StageOut[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[8]~82_combout\ = (\Div13|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & \Div13|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => \Div13|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[8]~82_combout\);

-- Location: LCCOMB_X68_Y36_N8
\Div13|auto_generated|divider|divider|StageOut[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[8]~83_combout\ = (\Div13|auto_generated|divider|divider|op_4~0_combout\ & !\Div13|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Div13|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[8]~83_combout\);

-- Location: LCCOMB_X68_Y36_N14
\Div13|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = \Add76~10_combout\ $ (\Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ $ (\Add76~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~10_combout\,
	datac => \Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Add76~14_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X68_Y36_N18
\Div13|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_5~0_combout\ = \Div13|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ $ (VCC)
-- \Div13|auto_generated|divider|divider|op_5~1\ = CARRY(\Div13|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div13|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X68_Y36_N20
\Div13|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_5~2_combout\ = (\Div13|auto_generated|divider|divider|StageOut[8]~82_combout\ & (((!\Div13|auto_generated|divider|divider|op_5~1\)))) # (!\Div13|auto_generated|divider|divider|StageOut[8]~82_combout\ & 
-- ((\Div13|auto_generated|divider|divider|StageOut[8]~83_combout\ & (!\Div13|auto_generated|divider|divider|op_5~1\)) # (!\Div13|auto_generated|divider|divider|StageOut[8]~83_combout\ & ((\Div13|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div13|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div13|auto_generated|divider|divider|StageOut[8]~82_combout\ & !\Div13|auto_generated|divider|divider|StageOut[8]~83_combout\)) # (!\Div13|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[8]~82_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[8]~83_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_5~1\,
	combout => \Div13|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div13|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X68_Y36_N22
\Div13|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_5~4_combout\ = (\Div13|auto_generated|divider|divider|op_5~3\ & ((((\Div13|auto_generated|divider|divider|StageOut[9]~80_combout\) # (\Div13|auto_generated|divider|divider|StageOut[9]~81_combout\))))) # 
-- (!\Div13|auto_generated|divider|divider|op_5~3\ & ((\Div13|auto_generated|divider|divider|StageOut[9]~80_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[9]~81_combout\) # (GND))))
-- \Div13|auto_generated|divider|divider|op_5~5\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[9]~80_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[9]~81_combout\) # (!\Div13|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[9]~80_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[9]~81_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_5~3\,
	combout => \Div13|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div13|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X68_Y36_N24
\Div13|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div13|auto_generated|divider|divider|op_5~5\ & ((\Div13|auto_generated|divider|divider|op_4~6_combout\) # (!\Div13|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div13|auto_generated|divider|divider|op_4~4_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_5~5\,
	cout => \Div13|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X68_Y36_N26
\Div13|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_5~8_combout\ = \Div13|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div13|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X68_Y36_N12
\Div13|auto_generated|divider|divider|StageOut[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[12]~86_combout\ = (!\Div13|auto_generated|divider|divider|op_5~8_combout\ & \Div13|auto_generated|divider|divider|op_5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_5~0_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[12]~86_combout\);

-- Location: LCCOMB_X68_Y36_N0
\Div13|auto_generated|divider|divider|StageOut[12]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[12]~115_combout\ = (\Div13|auto_generated|divider|divider|op_5~8_combout\ & (\Add76~10_combout\ $ (\Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ $ (\Add76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~10_combout\,
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datac => \Div13|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Add76~14_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[12]~115_combout\);

-- Location: LCCOMB_X67_Y35_N16
\Div13|auto_generated|divider|my_abs_num|cs1a[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ = \Add76~8_combout\ $ (((\Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add76~6_combout\))) # (!\Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- (\Add76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~8_combout\,
	datab => \Add76~14_combout\,
	datac => \Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \Add76~6_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\);

-- Location: LCCOMB_X67_Y35_N18
\Div13|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_6~0_combout\ = \Div13|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ $ (VCC)
-- \Div13|auto_generated|divider|divider|op_6~1\ = CARRY(\Div13|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div13|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X67_Y35_N20
\Div13|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_6~2_combout\ = (\Div13|auto_generated|divider|divider|StageOut[12]~86_combout\ & (((!\Div13|auto_generated|divider|divider|op_6~1\)))) # (!\Div13|auto_generated|divider|divider|StageOut[12]~86_combout\ & 
-- ((\Div13|auto_generated|divider|divider|StageOut[12]~115_combout\ & (!\Div13|auto_generated|divider|divider|op_6~1\)) # (!\Div13|auto_generated|divider|divider|StageOut[12]~115_combout\ & ((\Div13|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div13|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div13|auto_generated|divider|divider|StageOut[12]~86_combout\ & !\Div13|auto_generated|divider|divider|StageOut[12]~115_combout\)) # (!\Div13|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[12]~86_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_6~1\,
	combout => \Div13|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div13|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X68_Y36_N16
\Div13|auto_generated|divider|divider|StageOut[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[14]~84_combout\ = (\Div13|auto_generated|divider|divider|op_5~4_combout\ & !\Div13|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div13|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[14]~84_combout\);

-- Location: LCCOMB_X67_Y35_N0
\Div13|auto_generated|divider|divider|StageOut[14]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[14]~131_combout\ = (\Div13|auto_generated|divider|divider|op_5~8_combout\ & ((\Div13|auto_generated|divider|divider|op_4~6_combout\ & (\Div13|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)) # 
-- (!\Div13|auto_generated|divider|divider|op_4~6_combout\ & ((\Div13|auto_generated|divider|divider|op_4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datac => \Div13|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div13|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[14]~131_combout\);

-- Location: LCCOMB_X67_Y35_N12
\Div13|auto_generated|divider|divider|StageOut[13]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[13]~132_combout\ = (\Div13|auto_generated|divider|divider|op_5~8_combout\ & ((\Div13|auto_generated|divider|divider|op_4~6_combout\ & (\Div13|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)) # 
-- (!\Div13|auto_generated|divider|divider|op_4~6_combout\ & ((\Div13|auto_generated|divider|divider|op_4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datac => \Div13|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Div13|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[13]~132_combout\);

-- Location: LCCOMB_X68_Y36_N30
\Div13|auto_generated|divider|divider|StageOut[13]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[13]~85_combout\ = (!\Div13|auto_generated|divider|divider|op_5~8_combout\ & \Div13|auto_generated|divider|divider|op_5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_5~2_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[13]~85_combout\);

-- Location: LCCOMB_X67_Y35_N22
\Div13|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_6~4_combout\ = (\Div13|auto_generated|divider|divider|op_6~3\ & ((((\Div13|auto_generated|divider|divider|StageOut[13]~132_combout\) # (\Div13|auto_generated|divider|divider|StageOut[13]~85_combout\))))) # 
-- (!\Div13|auto_generated|divider|divider|op_6~3\ & ((\Div13|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[13]~85_combout\) # (GND))))
-- \Div13|auto_generated|divider|divider|op_6~5\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[13]~85_combout\) # (!\Div13|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[13]~85_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_6~3\,
	combout => \Div13|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div13|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X67_Y35_N24
\Div13|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[14]~84_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[14]~131_combout\ & !\Div13|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[14]~84_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[14]~131_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_6~5\,
	cout => \Div13|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X67_Y35_N26
\Div13|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_6~8_combout\ = \Div13|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div13|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X67_Y35_N30
\Div13|auto_generated|divider|divider|StageOut[17]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[17]~117_combout\ = (\Div13|auto_generated|divider|divider|op_6~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[12]~115_combout\) # ((\Div13|auto_generated|divider|divider|op_5~0_combout\ & 
-- !\Div13|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_5~0_combout\,
	datab => \Div13|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div13|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div13|auto_generated|divider|divider|StageOut[12]~115_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[17]~117_combout\);

-- Location: LCCOMB_X67_Y35_N6
\Div13|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[18]~87_combout\ = (\Div13|auto_generated|divider|divider|op_6~4_combout\ & !\Div13|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Div13|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X67_Y35_N28
\Div13|auto_generated|divider|divider|StageOut[18]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[18]~116_combout\ = (\Div13|auto_generated|divider|divider|op_6~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div13|auto_generated|divider|divider|op_5~2_combout\ & 
-- !\Div13|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_5~2_combout\,
	datab => \Div13|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div13|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div13|auto_generated|divider|divider|StageOut[13]~132_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[18]~116_combout\);

-- Location: LCCOMB_X67_Y35_N8
\Div13|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[17]~88_combout\ = (!\Div13|auto_generated|divider|divider|op_6~8_combout\ & \Div13|auto_generated|divider|divider|op_6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_6~2_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X67_Y35_N4
\Div13|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[16]~90_combout\ = (!\Div13|auto_generated|divider|divider|op_6~8_combout\ & \Div13|auto_generated|divider|divider|op_6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_6~0_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X67_Y35_N14
\Div13|auto_generated|divider|divider|StageOut[16]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[16]~89_combout\ = (\Div13|auto_generated|divider|divider|op_6~8_combout\ & \Div13|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div13|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[16]~89_combout\);

-- Location: LCCOMB_X67_Y35_N2
\Div13|auto_generated|divider|my_abs_num|cs1a[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ = \Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add76~14_combout\ $ (\Add76~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \Add76~14_combout\,
	datad => \Add76~6_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\);

-- Location: LCCOMB_X66_Y35_N12
\Div13|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_7~0_combout\ = \Div13|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ $ (VCC)
-- \Div13|auto_generated|divider|divider|op_7~1\ = CARRY(\Div13|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div13|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X66_Y35_N14
\Div13|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_7~2_combout\ = (\Div13|auto_generated|divider|divider|StageOut[16]~90_combout\ & (((!\Div13|auto_generated|divider|divider|op_7~1\)))) # (!\Div13|auto_generated|divider|divider|StageOut[16]~90_combout\ & 
-- ((\Div13|auto_generated|divider|divider|StageOut[16]~89_combout\ & (!\Div13|auto_generated|divider|divider|op_7~1\)) # (!\Div13|auto_generated|divider|divider|StageOut[16]~89_combout\ & ((\Div13|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div13|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div13|auto_generated|divider|divider|StageOut[16]~90_combout\ & !\Div13|auto_generated|divider|divider|StageOut[16]~89_combout\)) # (!\Div13|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[16]~89_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_7~1\,
	combout => \Div13|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div13|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X66_Y35_N16
\Div13|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_7~4_combout\ = (\Div13|auto_generated|divider|divider|op_7~3\ & ((((\Div13|auto_generated|divider|divider|StageOut[17]~117_combout\) # (\Div13|auto_generated|divider|divider|StageOut[17]~88_combout\))))) # 
-- (!\Div13|auto_generated|divider|divider|op_7~3\ & ((\Div13|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[17]~88_combout\) # (GND))))
-- \Div13|auto_generated|divider|divider|op_7~5\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[17]~88_combout\) # (!\Div13|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_7~3\,
	combout => \Div13|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div13|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X66_Y35_N18
\Div13|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[18]~87_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[18]~116_combout\ & !\Div13|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[18]~116_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_7~5\,
	cout => \Div13|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X66_Y35_N20
\Div13|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_7~8_combout\ = \Div13|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div13|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X66_Y35_N30
\Div13|auto_generated|divider|divider|StageOut[22]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[22]~118_combout\ = (\Div13|auto_generated|divider|divider|op_7~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div13|auto_generated|divider|divider|op_6~2_combout\ & 
-- !\Div13|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_6~2_combout\,
	datab => \Div13|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div13|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datad => \Div13|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[22]~118_combout\);

-- Location: LCCOMB_X66_Y35_N24
\Div13|auto_generated|divider|divider|StageOut[22]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[22]~91_combout\ = (\Div13|auto_generated|divider|divider|op_7~4_combout\ & !\Div13|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|divider|op_7~4_combout\,
	datad => \Div13|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[22]~91_combout\);

-- Location: LCCOMB_X66_Y35_N26
\Div13|auto_generated|divider|divider|StageOut[21]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[21]~92_combout\ = (\Div13|auto_generated|divider|divider|op_7~2_combout\ & !\Div13|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_7~2_combout\,
	datad => \Div13|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[21]~92_combout\);

-- Location: LCCOMB_X66_Y35_N22
\Div13|auto_generated|divider|divider|StageOut[21]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[21]~133_combout\ = (\Div13|auto_generated|divider|divider|op_7~8_combout\ & ((\Div13|auto_generated|divider|divider|op_6~8_combout\ & (\Div13|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)) # 
-- (!\Div13|auto_generated|divider|divider|op_6~8_combout\ & ((\Div13|auto_generated|divider|divider|op_6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datab => \Div13|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div13|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div13|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[21]~133_combout\);

-- Location: LCCOMB_X66_Y35_N28
\Div13|auto_generated|divider|divider|StageOut[20]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[20]~119_combout\ = (\Div13|auto_generated|divider|divider|op_7~8_combout\ & (\Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add76~6_combout\ $ (\Add76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \Add76~6_combout\,
	datac => \Add76~14_combout\,
	datad => \Div13|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[20]~119_combout\);

-- Location: LCCOMB_X66_Y35_N0
\Div13|auto_generated|divider|divider|StageOut[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[20]~93_combout\ = (\Div13|auto_generated|divider|divider|op_7~0_combout\ & !\Div13|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_7~0_combout\,
	datad => \Div13|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[20]~93_combout\);

-- Location: LCCOMB_X66_Y35_N4
\Div13|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_8~2_combout\ = (\Div13|auto_generated|divider|divider|StageOut[20]~119_combout\ & (((!\Div13|auto_generated|divider|divider|op_8~1\)))) # (!\Div13|auto_generated|divider|divider|StageOut[20]~119_combout\ & 
-- ((\Div13|auto_generated|divider|divider|StageOut[20]~93_combout\ & (!\Div13|auto_generated|divider|divider|op_8~1\)) # (!\Div13|auto_generated|divider|divider|StageOut[20]~93_combout\ & ((\Div13|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div13|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div13|auto_generated|divider|divider|StageOut[20]~119_combout\ & !\Div13|auto_generated|divider|divider|StageOut[20]~93_combout\)) # (!\Div13|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[20]~93_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_8~1\,
	combout => \Div13|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div13|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X66_Y35_N6
\Div13|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_8~4_combout\ = (\Div13|auto_generated|divider|divider|op_8~3\ & ((((\Div13|auto_generated|divider|divider|StageOut[21]~92_combout\) # (\Div13|auto_generated|divider|divider|StageOut[21]~133_combout\))))) # 
-- (!\Div13|auto_generated|divider|divider|op_8~3\ & ((\Div13|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[21]~133_combout\) # (GND))))
-- \Div13|auto_generated|divider|divider|op_8~5\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[21]~133_combout\) # (!\Div13|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[21]~92_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_8~3\,
	combout => \Div13|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div13|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X66_Y35_N8
\Div13|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[22]~118_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[22]~91_combout\ & !\Div13|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[22]~118_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[22]~91_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_8~5\,
	cout => \Div13|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X66_Y35_N10
\Div13|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_8~8_combout\ = \Div13|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div13|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X65_Y35_N28
\Div13|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[26]~120_combout\ = (\Div13|auto_generated|divider|divider|op_8~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((!\Div13|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div13|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div13|auto_generated|divider|divider|op_7~2_combout\,
	datac => \Div13|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div13|auto_generated|divider|divider|StageOut[21]~133_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X65_Y35_N24
\Div13|auto_generated|divider|divider|StageOut[26]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[26]~94_combout\ = (!\Div13|auto_generated|divider|divider|op_8~8_combout\ & \Div13|auto_generated|divider|divider|op_8~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_8~4_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[26]~94_combout\);

-- Location: LCCOMB_X65_Y35_N30
\Div13|auto_generated|divider|divider|StageOut[25]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[25]~95_combout\ = (!\Div13|auto_generated|divider|divider|op_8~8_combout\ & \Div13|auto_generated|divider|divider|op_8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_8~2_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[25]~95_combout\);

-- Location: LCCOMB_X65_Y35_N18
\Div13|auto_generated|divider|divider|StageOut[25]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[25]~121_combout\ = (\Div13|auto_generated|divider|divider|op_8~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[20]~119_combout\) # ((!\Div13|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div13|auto_generated|divider|divider|op_7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div13|auto_generated|divider|divider|op_7~0_combout\,
	datac => \Div13|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div13|auto_generated|divider|divider|StageOut[20]~119_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[25]~121_combout\);

-- Location: LCCOMB_X65_Y35_N26
\Div13|auto_generated|divider|divider|StageOut[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[24]~97_combout\ = (!\Div13|auto_generated|divider|divider|op_8~8_combout\ & \Div13|auto_generated|divider|divider|op_8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_8~0_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[24]~97_combout\);

-- Location: LCCOMB_X65_Y35_N4
\Div13|auto_generated|divider|divider|StageOut[24]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[24]~96_combout\ = (\Div13|auto_generated|divider|divider|op_8~8_combout\ & \Div13|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div13|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[24]~96_combout\);

-- Location: LCCOMB_X63_Y35_N30
\Div13|auto_generated|divider|my_abs_num|cs1a[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ = \Add76~14_combout\ $ (\Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add76~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~14_combout\,
	datac => \Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Add76~2_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\);

-- Location: LCCOMB_X65_Y35_N8
\Div13|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_9~0_combout\ = \Div13|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ $ (VCC)
-- \Div13|auto_generated|divider|divider|op_9~1\ = CARRY(\Div13|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div13|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X65_Y35_N10
\Div13|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_9~2_combout\ = (\Div13|auto_generated|divider|divider|StageOut[24]~97_combout\ & (((!\Div13|auto_generated|divider|divider|op_9~1\)))) # (!\Div13|auto_generated|divider|divider|StageOut[24]~97_combout\ & 
-- ((\Div13|auto_generated|divider|divider|StageOut[24]~96_combout\ & (!\Div13|auto_generated|divider|divider|op_9~1\)) # (!\Div13|auto_generated|divider|divider|StageOut[24]~96_combout\ & ((\Div13|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div13|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div13|auto_generated|divider|divider|StageOut[24]~97_combout\ & !\Div13|auto_generated|divider|divider|StageOut[24]~96_combout\)) # (!\Div13|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[24]~97_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[24]~96_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_9~1\,
	combout => \Div13|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div13|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X65_Y35_N12
\Div13|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_9~4_combout\ = (\Div13|auto_generated|divider|divider|op_9~3\ & ((((\Div13|auto_generated|divider|divider|StageOut[25]~95_combout\) # (\Div13|auto_generated|divider|divider|StageOut[25]~121_combout\))))) # 
-- (!\Div13|auto_generated|divider|divider|op_9~3\ & ((\Div13|auto_generated|divider|divider|StageOut[25]~95_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[25]~121_combout\) # (GND))))
-- \Div13|auto_generated|divider|divider|op_9~5\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[25]~95_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[25]~121_combout\) # (!\Div13|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_9~3\,
	combout => \Div13|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div13|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X65_Y35_N14
\Div13|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[26]~120_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[26]~94_combout\ & !\Div13|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[26]~94_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_9~5\,
	cout => \Div13|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X65_Y35_N16
\Div13|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_9~8_combout\ = \Div13|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div13|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X63_Y35_N26
\Div13|auto_generated|divider|divider|StageOut[29]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[29]~134_combout\ = (\Div13|auto_generated|divider|divider|op_9~8_combout\ & ((\Div13|auto_generated|divider|divider|op_8~8_combout\ & ((\Div13|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\))) # 
-- (!\Div13|auto_generated|divider|divider|op_8~8_combout\ & (\Div13|auto_generated|divider|divider|op_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_8~0_combout\,
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datac => \Div13|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[29]~134_combout\);

-- Location: LCCOMB_X63_Y35_N12
\Div13|auto_generated|divider|divider|StageOut[30]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[30]~122_combout\ = (\Div13|auto_generated|divider|divider|op_9~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div13|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\Div13|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_8~2_combout\,
	datab => \Div13|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div13|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datad => \Div13|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[30]~122_combout\);

-- Location: LCCOMB_X65_Y35_N22
\Div13|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Div13|auto_generated|divider|divider|op_9~4_combout\ & !\Div13|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div13|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X63_Y35_N0
\Div13|auto_generated|divider|divider|StageOut[29]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[29]~99_combout\ = (\Div13|auto_generated|divider|divider|op_9~2_combout\ & !\Div13|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div13|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[29]~99_combout\);

-- Location: LCCOMB_X63_Y35_N10
\Div13|auto_generated|divider|divider|StageOut[28]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[28]~123_combout\ = (\Div13|auto_generated|divider|divider|op_9~8_combout\ & (\Add76~14_combout\ $ (\Add76~2_combout\ $ (\Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~14_combout\,
	datab => \Add76~2_combout\,
	datac => \Div13|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Div13|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[28]~123_combout\);

-- Location: LCCOMB_X63_Y35_N2
\Div13|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[28]~100_combout\ = (\Div13|auto_generated|divider|divider|op_9~0_combout\ & !\Div13|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div13|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X63_Y33_N22
\Div13|auto_generated|divider|my_abs_num|cs1a[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ = \Add76~0_combout\ $ (((\Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (!\vc|vga_data_0.x\(3))) # (!\Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & 
-- ((\Add76~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \Add76~0_combout\,
	datac => \vc|vga_data_0.x\(3),
	datad => \Add76~14_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\);

-- Location: LCCOMB_X63_Y35_N14
\Div13|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_10~0_combout\ = \Div13|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ $ (VCC)
-- \Div13|auto_generated|divider|divider|op_10~1\ = CARRY(\Div13|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div13|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X63_Y35_N16
\Div13|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_10~2_combout\ = (\Div13|auto_generated|divider|divider|StageOut[28]~123_combout\ & (((!\Div13|auto_generated|divider|divider|op_10~1\)))) # (!\Div13|auto_generated|divider|divider|StageOut[28]~123_combout\ & 
-- ((\Div13|auto_generated|divider|divider|StageOut[28]~100_combout\ & (!\Div13|auto_generated|divider|divider|op_10~1\)) # (!\Div13|auto_generated|divider|divider|StageOut[28]~100_combout\ & ((\Div13|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div13|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div13|auto_generated|divider|divider|StageOut[28]~123_combout\ & !\Div13|auto_generated|divider|divider|StageOut[28]~100_combout\)) # (!\Div13|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_10~1\,
	combout => \Div13|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div13|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X63_Y35_N18
\Div13|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_10~4_combout\ = (\Div13|auto_generated|divider|divider|op_10~3\ & ((((\Div13|auto_generated|divider|divider|StageOut[29]~134_combout\) # (\Div13|auto_generated|divider|divider|StageOut[29]~99_combout\))))) # 
-- (!\Div13|auto_generated|divider|divider|op_10~3\ & ((\Div13|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[29]~99_combout\) # (GND))))
-- \Div13|auto_generated|divider|divider|op_10~5\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[29]~99_combout\) # (!\Div13|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[29]~99_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_10~3\,
	combout => \Div13|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div13|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X63_Y35_N20
\Div13|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[30]~122_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[30]~98_combout\ & !\Div13|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[30]~122_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_10~5\,
	cout => \Div13|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X63_Y35_N22
\Div13|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_10~8_combout\ = \Div13|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div13|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X63_Y33_N26
\Div13|auto_generated|divider|divider|StageOut[34]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[34]~124_combout\ = (\Div13|auto_generated|divider|divider|op_10~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((!\Div13|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div13|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datab => \Div13|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div13|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_9~2_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[34]~124_combout\);

-- Location: LCCOMB_X63_Y33_N24
\Div13|auto_generated|divider|divider|StageOut[34]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[34]~101_combout\ = (!\Div13|auto_generated|divider|divider|op_10~8_combout\ & \Div13|auto_generated|divider|divider|op_10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_10~4_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[34]~101_combout\);

-- Location: LCCOMB_X63_Y35_N8
\Div13|auto_generated|divider|divider|StageOut[33]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[33]~125_combout\ = (\Div13|auto_generated|divider|divider|op_10~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[28]~123_combout\) # ((\Div13|auto_generated|divider|divider|op_9~0_combout\ & 
-- !\Div13|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_9~0_combout\,
	datab => \Div13|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div13|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div13|auto_generated|divider|divider|StageOut[28]~123_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[33]~125_combout\);

-- Location: LCCOMB_X63_Y33_N18
\Div13|auto_generated|divider|divider|StageOut[33]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[33]~102_combout\ = (\Div13|auto_generated|divider|divider|op_10~2_combout\ & !\Div13|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div13|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[33]~102_combout\);

-- Location: LCCOMB_X63_Y33_N30
\Div13|auto_generated|divider|divider|StageOut[32]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[32]~104_combout\ = (\Div13|auto_generated|divider|divider|op_10~0_combout\ & !\Div13|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div13|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[32]~104_combout\);

-- Location: LCCOMB_X63_Y33_N16
\Div13|auto_generated|divider|divider|StageOut[32]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[32]~103_combout\ = (\Div13|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\ & \Div13|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datad => \Div13|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[32]~103_combout\);

-- Location: LCCOMB_X63_Y33_N28
\Div13|auto_generated|divider|my_abs_num|cs1a[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ = \vc|vga_data_0.x\(3) $ (\Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add76~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datac => \Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add76~14_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\);

-- Location: LCCOMB_X63_Y33_N0
\Div13|auto_generated|divider|divider|op_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_11~0_combout\ = \Div13|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\ $ (GND)
-- \Div13|auto_generated|divider|divider|op_11~1\ = CARRY(!\Div13|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[3]~12_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|op_11~0_combout\,
	cout => \Div13|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X63_Y33_N2
\Div13|auto_generated|divider|divider|op_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_11~2_combout\ = (\Div13|auto_generated|divider|divider|StageOut[32]~104_combout\ & (((!\Div13|auto_generated|divider|divider|op_11~1\)))) # (!\Div13|auto_generated|divider|divider|StageOut[32]~104_combout\ & 
-- ((\Div13|auto_generated|divider|divider|StageOut[32]~103_combout\ & (!\Div13|auto_generated|divider|divider|op_11~1\)) # (!\Div13|auto_generated|divider|divider|StageOut[32]~103_combout\ & ((\Div13|auto_generated|divider|divider|op_11~1\) # (GND)))))
-- \Div13|auto_generated|divider|divider|op_11~3\ = CARRY(((!\Div13|auto_generated|divider|divider|StageOut[32]~104_combout\ & !\Div13|auto_generated|divider|divider|StageOut[32]~103_combout\)) # (!\Div13|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[32]~104_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[32]~103_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_11~1\,
	combout => \Div13|auto_generated|divider|divider|op_11~2_combout\,
	cout => \Div13|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X63_Y33_N4
\Div13|auto_generated|divider|divider|op_11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_11~4_combout\ = (\Div13|auto_generated|divider|divider|op_11~3\ & ((((\Div13|auto_generated|divider|divider|StageOut[33]~125_combout\) # (\Div13|auto_generated|divider|divider|StageOut[33]~102_combout\))))) # 
-- (!\Div13|auto_generated|divider|divider|op_11~3\ & ((\Div13|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[33]~102_combout\) # (GND))))
-- \Div13|auto_generated|divider|divider|op_11~5\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[33]~102_combout\) # (!\Div13|auto_generated|divider|divider|op_11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[33]~102_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_11~3\,
	combout => \Div13|auto_generated|divider|divider|op_11~4_combout\,
	cout => \Div13|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X63_Y33_N6
\Div13|auto_generated|divider|divider|op_11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_11~7_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[34]~124_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[34]~101_combout\ & !\Div13|auto_generated|divider|divider|op_11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[34]~124_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[34]~101_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_11~5\,
	cout => \Div13|auto_generated|divider|divider|op_11~7_cout\);

-- Location: LCCOMB_X63_Y33_N8
\Div13|auto_generated|divider|divider|op_11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_11~8_combout\ = \Div13|auto_generated|divider|divider|op_11~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|op_11~7_cout\,
	combout => \Div13|auto_generated|divider|divider|op_11~8_combout\);

-- Location: LCCOMB_X63_Y33_N20
\Div13|auto_generated|divider|divider|StageOut[36]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[36]~127_combout\ = (\Div13|auto_generated|divider|divider|op_11~8_combout\ & (\Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\vc|vga_data_0.x\(3) $ (!\Add76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \vc|vga_data_0.x\(3),
	datac => \Div13|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Add76~14_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[36]~127_combout\);

-- Location: LCCOMB_X62_Y33_N28
\Div13|auto_generated|divider|divider|StageOut[36]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[36]~107_combout\ = (!\Div13|auto_generated|divider|divider|op_11~8_combout\ & \Div13|auto_generated|divider|divider|op_11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_11~0_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[36]~107_combout\);

-- Location: LCCOMB_X60_Y33_N24
\Div13|auto_generated|divider|my_abs_num|cs1a[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ = \vc|vga_data_0.x\(2) $ (((\Add76~14_combout\ & ((\vc|vga_data_0.x\(1)) # (\vc|vga_data_0.x\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datab => \Add76~14_combout\,
	datac => \vc|vga_data_0.x\(0),
	datad => \vc|vga_data_0.x\(2),
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\);

-- Location: LCCOMB_X62_Y33_N2
\Div13|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_1~0_combout\ = \Div13|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ $ (VCC)
-- \Div13|auto_generated|divider|divider|op_1~1\ = CARRY(\Div13|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div13|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X62_Y33_N4
\Div13|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_1~2_combout\ = (\Div13|auto_generated|divider|divider|StageOut[36]~127_combout\ & (((!\Div13|auto_generated|divider|divider|op_1~1\)))) # (!\Div13|auto_generated|divider|divider|StageOut[36]~127_combout\ & 
-- ((\Div13|auto_generated|divider|divider|StageOut[36]~107_combout\ & (!\Div13|auto_generated|divider|divider|op_1~1\)) # (!\Div13|auto_generated|divider|divider|StageOut[36]~107_combout\ & ((\Div13|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div13|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div13|auto_generated|divider|divider|StageOut[36]~127_combout\ & !\Div13|auto_generated|divider|divider|StageOut[36]~107_combout\)) # (!\Div13|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[36]~107_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_1~1\,
	combout => \Div13|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div13|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X63_Y35_N28
\Div13|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[38]~126_combout\ = (\Div13|auto_generated|divider|divider|op_11~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((!\Div13|auto_generated|divider|divider|op_10~8_combout\ & 
-- \Div13|auto_generated|divider|divider|op_10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_10~8_combout\,
	datab => \Div13|auto_generated|divider|divider|op_10~2_combout\,
	datac => \Div13|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datad => \Div13|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X63_Y33_N14
\Div13|auto_generated|divider|divider|StageOut[38]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[38]~105_combout\ = (\Div13|auto_generated|divider|divider|op_11~4_combout\ & !\Div13|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_11~4_combout\,
	datad => \Div13|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[38]~105_combout\);

-- Location: LCCOMB_X63_Y33_N12
\Div13|auto_generated|divider|divider|StageOut[37]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[37]~106_combout\ = (!\Div13|auto_generated|divider|divider|op_11~8_combout\ & \Div13|auto_generated|divider|divider|op_11~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_11~2_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[37]~106_combout\);

-- Location: LCCOMB_X63_Y33_N10
\Div13|auto_generated|divider|divider|StageOut[37]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[37]~135_combout\ = (\Div13|auto_generated|divider|divider|op_11~8_combout\ & ((\Div13|auto_generated|divider|divider|op_10~8_combout\ & ((\Div13|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\))) # 
-- (!\Div13|auto_generated|divider|divider|op_10~8_combout\ & (\Div13|auto_generated|divider|divider|op_10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_10~0_combout\,
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[4]~11_combout\,
	datac => \Div13|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[37]~135_combout\);

-- Location: LCCOMB_X62_Y33_N6
\Div13|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_1~4_combout\ = (\Div13|auto_generated|divider|divider|op_1~3\ & ((((\Div13|auto_generated|divider|divider|StageOut[37]~106_combout\) # (\Div13|auto_generated|divider|divider|StageOut[37]~135_combout\))))) # 
-- (!\Div13|auto_generated|divider|divider|op_1~3\ & ((\Div13|auto_generated|divider|divider|StageOut[37]~106_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[37]~135_combout\) # (GND))))
-- \Div13|auto_generated|divider|divider|op_1~5\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[37]~106_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[37]~135_combout\) # (!\Div13|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[37]~106_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_1~3\,
	combout => \Div13|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div13|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X62_Y33_N8
\Div13|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[38]~126_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[38]~105_combout\ & !\Div13|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[38]~105_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_1~5\,
	cout => \Div13|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X62_Y33_N10
\Div13|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_1~8_combout\ = \Div13|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div13|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X62_Y33_N30
\Div13|auto_generated|divider|divider|StageOut[41]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[41]~109_combout\ = (\Div13|auto_generated|divider|divider|op_1~2_combout\ & !\Div13|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div13|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[41]~109_combout\);

-- Location: LCCOMB_X61_Y33_N6
\Div13|auto_generated|divider|divider|StageOut[41]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[41]~129_combout\ = (\Div13|auto_generated|divider|divider|op_1~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[36]~127_combout\) # ((!\Div13|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div13|auto_generated|divider|divider|op_11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_11~8_combout\,
	datab => \Div13|auto_generated|divider|divider|op_11~0_combout\,
	datac => \Div13|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div13|auto_generated|divider|divider|StageOut[36]~127_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[41]~129_combout\);

-- Location: LCCOMB_X62_Y33_N26
\Div13|auto_generated|divider|divider|StageOut[40]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[40]~110_combout\ = (\Div13|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\ & \Div13|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datad => \Div13|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[40]~110_combout\);

-- Location: LCCOMB_X62_Y33_N0
\Div13|auto_generated|divider|divider|StageOut[40]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[40]~111_combout\ = (\Div13|auto_generated|divider|divider|op_1~0_combout\ & !\Div13|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div13|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[40]~111_combout\);

-- Location: LCCOMB_X60_Y33_N22
\Div13|auto_generated|divider|my_abs_num|cs1a[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ = \vc|vga_data_0.x\(1) $ (((\vc|vga_data_0.x\(0) & \Add76~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datac => \vc|vga_data_0.x\(0),
	datad => \Add76~14_combout\,
	combout => \Div13|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\);

-- Location: LCCOMB_X62_Y33_N16
\Div13|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_2~0_combout\ = \Div13|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\ $ (VCC)
-- \Div13|auto_generated|divider|divider|op_2~1\ = CARRY(\Div13|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Div13|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X62_Y33_N18
\Div13|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_2~2_combout\ = (\Div13|auto_generated|divider|divider|StageOut[40]~110_combout\ & (((!\Div13|auto_generated|divider|divider|op_2~1\)))) # (!\Div13|auto_generated|divider|divider|StageOut[40]~110_combout\ & 
-- ((\Div13|auto_generated|divider|divider|StageOut[40]~111_combout\ & (!\Div13|auto_generated|divider|divider|op_2~1\)) # (!\Div13|auto_generated|divider|divider|StageOut[40]~111_combout\ & ((\Div13|auto_generated|divider|divider|op_2~1\) # (GND)))))
-- \Div13|auto_generated|divider|divider|op_2~3\ = CARRY(((!\Div13|auto_generated|divider|divider|StageOut[40]~110_combout\ & !\Div13|auto_generated|divider|divider|StageOut[40]~111_combout\)) # (!\Div13|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[40]~110_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[40]~111_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_2~1\,
	combout => \Div13|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Div13|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X62_Y33_N20
\Div13|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_2~4_combout\ = (\Div13|auto_generated|divider|divider|op_2~3\ & ((((\Div13|auto_generated|divider|divider|StageOut[41]~109_combout\) # (\Div13|auto_generated|divider|divider|StageOut[41]~129_combout\))))) # 
-- (!\Div13|auto_generated|divider|divider|op_2~3\ & ((\Div13|auto_generated|divider|divider|StageOut[41]~109_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[41]~129_combout\) # (GND))))
-- \Div13|auto_generated|divider|divider|op_2~5\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[41]~109_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[41]~129_combout\) # (!\Div13|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[41]~109_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_2~3\,
	combout => \Div13|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Div13|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X62_Y33_N12
\Div13|auto_generated|divider|divider|StageOut[42]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[42]~108_combout\ = (\Div13|auto_generated|divider|divider|op_1~4_combout\ & !\Div13|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Div13|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[42]~108_combout\);

-- Location: LCCOMB_X62_Y33_N14
\Div13|auto_generated|divider|divider|StageOut[42]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[42]~128_combout\ = (\Div13|auto_generated|divider|divider|op_1~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div13|auto_generated|divider|divider|op_11~2_combout\ & 
-- !\Div13|auto_generated|divider|divider|op_11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_11~2_combout\,
	datab => \Div13|auto_generated|divider|divider|op_11~8_combout\,
	datac => \Div13|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => \Div13|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[42]~128_combout\);

-- Location: LCCOMB_X62_Y33_N22
\Div13|auto_generated|divider|divider|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[42]~108_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[42]~128_combout\ & !\Div13|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[42]~108_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_2~5\,
	cout => \Div13|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X62_Y33_N24
\Div13|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_2~8_combout\ = \Div13|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|op_2~7_cout\,
	combout => \Div13|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X61_Y33_N20
\Div13|auto_generated|divider|divider|StageOut[46]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[46]~112_combout\ = (\Div13|auto_generated|divider|divider|op_2~4_combout\ & !\Div13|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div13|auto_generated|divider|divider|op_2~4_combout\,
	datad => \Div13|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[46]~112_combout\);

-- Location: LCCOMB_X61_Y33_N8
\Div13|auto_generated|divider|divider|StageOut[46]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[46]~130_combout\ = (\Div13|auto_generated|divider|divider|op_2~8_combout\ & ((\Div13|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div13|auto_generated|divider|divider|op_1~2_combout\ & 
-- !\Div13|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datab => \Div13|auto_generated|divider|divider|op_1~2_combout\,
	datac => \Div13|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[46]~130_combout\);

-- Location: LCCOMB_X61_Y33_N30
\Div13|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[45]~113_combout\ = (\Div13|auto_generated|divider|divider|op_2~2_combout\ & !\Div13|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|divider|op_2~2_combout\,
	datad => \Div13|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X61_Y33_N2
\Div13|auto_generated|divider|divider|StageOut[45]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[45]~136_combout\ = (\Div13|auto_generated|divider|divider|op_2~8_combout\ & ((\Div13|auto_generated|divider|divider|op_1~8_combout\ & ((\Div13|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\))) # 
-- (!\Div13|auto_generated|divider|divider|op_1~8_combout\ & (\Div13|auto_generated|divider|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|op_1~0_combout\,
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[2]~13_combout\,
	datac => \Div13|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[45]~136_combout\);

-- Location: LCCOMB_X61_Y33_N0
\Div13|auto_generated|divider|divider|StageOut[44]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|StageOut[44]~114_combout\ = (\Div13|auto_generated|divider|divider|op_2~8_combout\ & (\Div13|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\)) # (!\Div13|auto_generated|divider|divider|op_2~8_combout\ & 
-- ((\Div13|auto_generated|divider|divider|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|my_abs_num|cs1a[1]~14_combout\,
	datac => \Div13|auto_generated|divider|divider|op_2~0_combout\,
	datad => \Div13|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div13|auto_generated|divider|divider|StageOut[44]~114_combout\);

-- Location: LCCOMB_X61_Y33_N22
\Div13|auto_generated|divider|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_3~1_cout\ = CARRY((\vc|vga_data_0.x\(0) & \Div13|auto_generated|divider|divider|StageOut[44]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Div13|auto_generated|divider|divider|StageOut[44]~114_combout\,
	datad => VCC,
	cout => \Div13|auto_generated|divider|divider|op_3~1_cout\);

-- Location: LCCOMB_X61_Y33_N24
\Div13|auto_generated|divider|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_3~3_cout\ = CARRY((!\Div13|auto_generated|divider|divider|StageOut[45]~113_combout\ & (!\Div13|auto_generated|divider|divider|StageOut[45]~136_combout\ & !\Div13|auto_generated|divider|divider|op_3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[45]~136_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_3~1_cout\,
	cout => \Div13|auto_generated|divider|divider|op_3~3_cout\);

-- Location: LCCOMB_X61_Y33_N26
\Div13|auto_generated|divider|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_3~5_cout\ = CARRY((\Div13|auto_generated|divider|divider|StageOut[46]~112_combout\) # ((\Div13|auto_generated|divider|divider|StageOut[46]~130_combout\) # (!\Div13|auto_generated|divider|divider|op_3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div13|auto_generated|divider|divider|StageOut[46]~112_combout\,
	datab => \Div13|auto_generated|divider|divider|StageOut[46]~130_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|divider|op_3~3_cout\,
	cout => \Div13|auto_generated|divider|divider|op_3~5_cout\);

-- Location: LCCOMB_X61_Y33_N28
\Div13|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|divider|op_3~6_combout\ = !\Div13|auto_generated|divider|divider|op_3~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div13|auto_generated|divider|divider|op_3~5_cout\,
	combout => \Div13|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X61_Y33_N12
\Div13|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|op_1~0_combout\ = \Div13|auto_generated|divider|divider|op_3~6_combout\ $ (VCC)
-- \Div13|auto_generated|divider|op_1~1\ = CARRY(\Div13|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	combout => \Div13|auto_generated|divider|op_1~0_combout\,
	cout => \Div13|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X61_Y33_N10
\Div13|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|quotient[0]~0_combout\ = (\Add76~14_combout\ & ((\Div13|auto_generated|divider|op_1~0_combout\))) # (!\Add76~14_combout\ & (!\Div13|auto_generated|divider|divider|op_3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|divider|op_3~6_combout\,
	datac => \Add76~14_combout\,
	datad => \Div13|auto_generated|divider|op_1~0_combout\,
	combout => \Div13|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X67_Y32_N0
\Add74~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add74~1_cout\ = CARRY(\vc|vga_data_0.x\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	cout => \Add74~1_cout\);

-- Location: LCCOMB_X67_Y32_N2
\Add74~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add74~2_combout\ = (\vc|vga_data_0.x\(2) & (\Add74~1_cout\ & VCC)) # (!\vc|vga_data_0.x\(2) & (!\Add74~1_cout\))
-- \Add74~3\ = CARRY((!\vc|vga_data_0.x\(2) & !\Add74~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add74~1_cout\,
	combout => \Add74~2_combout\,
	cout => \Add74~3\);

-- Location: LCCOMB_X67_Y32_N4
\Add74~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add74~4_combout\ = (\vc|vga_data_0.x\(3) & (\Add74~3\ $ (GND))) # (!\vc|vga_data_0.x\(3) & (!\Add74~3\ & VCC))
-- \Add74~5\ = CARRY((\vc|vga_data_0.x\(3) & !\Add74~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add74~3\,
	combout => \Add74~4_combout\,
	cout => \Add74~5\);

-- Location: LCCOMB_X67_Y32_N6
\Add74~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add74~6_combout\ = (\vc|vga_data_0.x\(4) & (!\Add74~5\)) # (!\vc|vga_data_0.x\(4) & ((\Add74~5\) # (GND)))
-- \Add74~7\ = CARRY((!\Add74~5\) # (!\vc|vga_data_0.x\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add74~5\,
	combout => \Add74~6_combout\,
	cout => \Add74~7\);

-- Location: LCCOMB_X67_Y32_N8
\Add74~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add74~8_combout\ = (\vc|vga_data_0.x\(5) & (\Add74~7\ $ (GND))) # (!\vc|vga_data_0.x\(5) & (!\Add74~7\ & VCC))
-- \Add74~9\ = CARRY((\vc|vga_data_0.x\(5) & !\Add74~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add74~7\,
	combout => \Add74~8_combout\,
	cout => \Add74~9\);

-- Location: LCCOMB_X67_Y32_N10
\Add74~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add74~10_combout\ = (\vc|vga_data_0.x\(6) & (\Add74~9\ & VCC)) # (!\vc|vga_data_0.x\(6) & (!\Add74~9\))
-- \Add74~11\ = CARRY((!\vc|vga_data_0.x\(6) & !\Add74~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add74~9\,
	combout => \Add74~10_combout\,
	cout => \Add74~11\);

-- Location: LCCOMB_X67_Y32_N12
\Add74~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add74~12_combout\ = (\vc|vga_data_0.x\(7) & (\Add74~11\ $ (GND))) # (!\vc|vga_data_0.x\(7) & (!\Add74~11\ & VCC))
-- \Add74~13\ = CARRY((\vc|vga_data_0.x\(7) & !\Add74~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add74~11\,
	combout => \Add74~12_combout\,
	cout => \Add74~13\);

-- Location: LCCOMB_X67_Y32_N14
\Add74~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add74~14_combout\ = (\vc|vga_data_0.x\(8) & (\Add74~13\ & VCC)) # (!\vc|vga_data_0.x\(8) & (!\Add74~13\))
-- \Add74~15\ = CARRY((!\vc|vga_data_0.x\(8) & !\Add74~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add74~13\,
	combout => \Add74~14_combout\,
	cout => \Add74~15\);

-- Location: LCCOMB_X67_Y32_N16
\Add74~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add74~16_combout\ = (\vc|vga_data_0.x\(9) & (\Add74~15\ $ (GND))) # (!\vc|vga_data_0.x\(9) & (!\Add74~15\ & VCC))
-- \Add74~17\ = CARRY((\vc|vga_data_0.x\(9) & !\Add74~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add74~15\,
	combout => \Add74~16_combout\,
	cout => \Add74~17\);

-- Location: LCCOMB_X67_Y32_N18
\Add74~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add74~18_combout\ = (\vc|vga_data_0.x\(10) & (\Add74~17\ & VCC)) # (!\vc|vga_data_0.x\(10) & (!\Add74~17\))
-- \Add74~19\ = CARRY((!\vc|vga_data_0.x\(10) & !\Add74~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add74~17\,
	combout => \Add74~18_combout\,
	cout => \Add74~19\);

-- Location: LCCOMB_X67_Y32_N20
\Add74~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add74~20_combout\ = \Add74~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add74~19\,
	combout => \Add74~20_combout\);

-- Location: LCCOMB_X67_Y32_N26
\Div11|auto_generated|divider|my_abs_num|cs1a[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ = (\vc|vga_data_0.x\(1) & (!\vc|vga_data_0.x\(0) & !\Add74~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datac => \vc|vga_data_0.x\(0),
	datad => \Add74~2_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\);

-- Location: LCCOMB_X67_Y32_N28
\Div11|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (!\Add74~6_combout\ & (!\Add74~4_combout\ & (\Div11|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\ & \Add74~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~6_combout\,
	datab => \Add74~4_combout\,
	datac => \Div11|auto_generated|divider|my_abs_num|cs1a[4]~0_combout\,
	datad => \Add74~20_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X66_Y32_N4
\Div11|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \Add74~10_combout\ $ (((\Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add74~8_combout\))) # (!\Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- (\Add74~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~20_combout\,
	datab => \Add74~8_combout\,
	datac => \Add74~10_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X67_Y32_N22
\Div11|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add74~10_combout\ & (!\Add74~20_combout\ & \Add74~8_combout\)) # (!\Add74~10_combout\ & (\Add74~20_combout\ & 
-- !\Add74~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~10_combout\,
	datab => \Add74~20_combout\,
	datac => \Add74~8_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X67_Y32_N24
\Div11|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add74~12_combout\ & (\Add74~14_combout\ & !\Add74~20_combout\)) # (!\Add74~12_combout\ & (!\Add74~14_combout\ & 
-- \Add74~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~12_combout\,
	datab => \Add74~14_combout\,
	datac => \Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \Add74~20_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X68_Y32_N8
\Div11|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = \Add74~20_combout\ $ (\Add74~16_combout\ $ (\Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add74~20_combout\,
	datac => \Add74~16_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X68_Y32_N12
\Div11|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_5~0_combout\ = \Div11|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ $ (VCC)
-- \Div11|auto_generated|divider|divider|op_5~1\ = CARRY(\Div11|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datad => VCC,
	combout => \Div11|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div11|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X67_Y32_N30
\Div11|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\Add74~16_combout\ & (!\Add74~20_combout\ & \Add74~18_combout\)) # (!\Add74~16_combout\ & (\Add74~20_combout\ & 
-- !\Add74~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~16_combout\,
	datab => \Add74~20_combout\,
	datac => \Add74~18_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X68_Y32_N24
\Div11|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \Add74~18_combout\ $ (((\Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\Add74~16_combout\)) # (!\Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & 
-- ((\Add74~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~16_combout\,
	datab => \Add74~18_combout\,
	datac => \Add74~20_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X68_Y32_N0
\Div11|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_4~0_combout\ = \Div11|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ $ (VCC)
-- \Div11|auto_generated|divider|divider|op_4~1\ = CARRY(\Div11|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	combout => \Div11|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div11|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X68_Y32_N2
\Div11|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_4~2_combout\ = (\Div11|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\Div11|auto_generated|divider|divider|op_4~1\)) # (!\Div11|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & 
-- ((\Div11|auto_generated|divider|divider|op_4~1\) # (GND)))
-- \Div11|auto_generated|divider|divider|op_4~3\ = CARRY((!\Div11|auto_generated|divider|divider|op_4~1\) # (!\Div11|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_4~1\,
	combout => \Div11|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div11|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X68_Y32_N4
\Div11|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_4~4_combout\ = \Div11|auto_generated|divider|divider|op_4~3\ $ (GND)
-- \Div11|auto_generated|divider|divider|op_4~5\ = CARRY(!\Div11|auto_generated|divider|divider|op_4~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_4~3\,
	combout => \Div11|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div11|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X68_Y32_N6
\Div11|auto_generated|divider|divider|op_4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_4~6_combout\ = !\Div11|auto_generated|divider|divider|op_4~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|op_4~5\,
	combout => \Div11|auto_generated|divider|divider|op_4~6_combout\);

-- Location: LCCOMB_X68_Y32_N30
\Div11|auto_generated|divider|divider|StageOut[9]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[9]~80_combout\ = (\Div11|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & \Div11|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \Div11|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[9]~80_combout\);

-- Location: LCCOMB_X68_Y32_N26
\Div11|auto_generated|divider|divider|StageOut[9]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[9]~81_combout\ = (\Div11|auto_generated|divider|divider|op_4~2_combout\ & !\Div11|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div11|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[9]~81_combout\);

-- Location: LCCOMB_X68_Y32_N10
\Div11|auto_generated|divider|divider|StageOut[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[8]~83_combout\ = (\Div11|auto_generated|divider|divider|op_4~0_combout\ & !\Div11|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Div11|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[8]~83_combout\);

-- Location: LCCOMB_X68_Y32_N28
\Div11|auto_generated|divider|divider|StageOut[8]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[8]~82_combout\ = (\Div11|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & \Div11|auto_generated|divider|divider|op_4~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => \Div11|auto_generated|divider|divider|op_4~6_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[8]~82_combout\);

-- Location: LCCOMB_X68_Y32_N14
\Div11|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_5~2_combout\ = (\Div11|auto_generated|divider|divider|StageOut[8]~83_combout\ & (((!\Div11|auto_generated|divider|divider|op_5~1\)))) # (!\Div11|auto_generated|divider|divider|StageOut[8]~83_combout\ & 
-- ((\Div11|auto_generated|divider|divider|StageOut[8]~82_combout\ & (!\Div11|auto_generated|divider|divider|op_5~1\)) # (!\Div11|auto_generated|divider|divider|StageOut[8]~82_combout\ & ((\Div11|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div11|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div11|auto_generated|divider|divider|StageOut[8]~83_combout\ & !\Div11|auto_generated|divider|divider|StageOut[8]~82_combout\)) # (!\Div11|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[8]~83_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[8]~82_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_5~1\,
	combout => \Div11|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div11|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X68_Y32_N16
\Div11|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_5~4_combout\ = (\Div11|auto_generated|divider|divider|op_5~3\ & ((((\Div11|auto_generated|divider|divider|StageOut[9]~80_combout\) # (\Div11|auto_generated|divider|divider|StageOut[9]~81_combout\))))) # 
-- (!\Div11|auto_generated|divider|divider|op_5~3\ & ((\Div11|auto_generated|divider|divider|StageOut[9]~80_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[9]~81_combout\) # (GND))))
-- \Div11|auto_generated|divider|divider|op_5~5\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[9]~80_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[9]~81_combout\) # (!\Div11|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[9]~80_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[9]~81_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_5~3\,
	combout => \Div11|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div11|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X68_Y32_N18
\Div11|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div11|auto_generated|divider|divider|op_5~5\ & ((\Div11|auto_generated|divider|divider|op_4~6_combout\) # (!\Div11|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_4~6_combout\,
	datab => \Div11|auto_generated|divider|divider|op_4~4_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_5~5\,
	cout => \Div11|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X68_Y32_N20
\Div11|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_5~8_combout\ = \Div11|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div11|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X68_Y32_N22
\Div11|auto_generated|divider|divider|StageOut[14]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[14]~84_combout\ = (\Div11|auto_generated|divider|divider|op_5~4_combout\ & !\Div11|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div11|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[14]~84_combout\);

-- Location: LCCOMB_X66_Y32_N2
\Div11|auto_generated|divider|divider|StageOut[14]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[14]~131_combout\ = (\Div11|auto_generated|divider|divider|op_5~8_combout\ & ((\Div11|auto_generated|divider|divider|op_4~6_combout\ & (\Div11|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)) # 
-- (!\Div11|auto_generated|divider|divider|op_4~6_combout\ & ((\Div11|auto_generated|divider|divider|op_4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datab => \Div11|auto_generated|divider|divider|op_4~6_combout\,
	datac => \Div11|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div11|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[14]~131_combout\);

-- Location: LCCOMB_X66_Y32_N20
\Div11|auto_generated|divider|divider|StageOut[13]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[13]~85_combout\ = (!\Div11|auto_generated|divider|divider|op_5~8_combout\ & \Div11|auto_generated|divider|divider|op_5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_5~2_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[13]~85_combout\);

-- Location: LCCOMB_X66_Y32_N28
\Div11|auto_generated|divider|divider|StageOut[13]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[13]~132_combout\ = (\Div11|auto_generated|divider|divider|op_5~8_combout\ & ((\Div11|auto_generated|divider|divider|op_4~6_combout\ & (\Div11|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)) # 
-- (!\Div11|auto_generated|divider|divider|op_4~6_combout\ & ((\Div11|auto_generated|divider|divider|op_4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datab => \Div11|auto_generated|divider|divider|op_4~6_combout\,
	datac => \Div11|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Div11|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[13]~132_combout\);

-- Location: LCCOMB_X66_Y32_N6
\Div11|auto_generated|divider|divider|StageOut[12]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[12]~86_combout\ = (\Div11|auto_generated|divider|divider|op_5~0_combout\ & !\Div11|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_5~0_combout\,
	datad => \Div11|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[12]~86_combout\);

-- Location: LCCOMB_X66_Y32_N24
\Div11|auto_generated|divider|divider|StageOut[12]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[12]~115_combout\ = (\Div11|auto_generated|divider|divider|op_5~8_combout\ & (\Add74~20_combout\ $ (\Add74~16_combout\ $ (\Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~20_combout\,
	datab => \Add74~16_combout\,
	datac => \Div11|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[12]~115_combout\);

-- Location: LCCOMB_X66_Y32_N8
\Div11|auto_generated|divider|my_abs_num|cs1a[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ = \Add74~14_combout\ $ (((\Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add74~12_combout\))) # (!\Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- (\Add74~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~20_combout\,
	datab => \Add74~14_combout\,
	datac => \Add74~12_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\);

-- Location: LCCOMB_X66_Y32_N10
\Div11|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_6~0_combout\ = \Div11|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\ $ (VCC)
-- \Div11|auto_generated|divider|divider|op_6~1\ = CARRY(\Div11|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	datad => VCC,
	combout => \Div11|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div11|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X66_Y32_N12
\Div11|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_6~2_combout\ = (\Div11|auto_generated|divider|divider|StageOut[12]~86_combout\ & (((!\Div11|auto_generated|divider|divider|op_6~1\)))) # (!\Div11|auto_generated|divider|divider|StageOut[12]~86_combout\ & 
-- ((\Div11|auto_generated|divider|divider|StageOut[12]~115_combout\ & (!\Div11|auto_generated|divider|divider|op_6~1\)) # (!\Div11|auto_generated|divider|divider|StageOut[12]~115_combout\ & ((\Div11|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div11|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div11|auto_generated|divider|divider|StageOut[12]~86_combout\ & !\Div11|auto_generated|divider|divider|StageOut[12]~115_combout\)) # (!\Div11|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[12]~86_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[12]~115_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_6~1\,
	combout => \Div11|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div11|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X66_Y32_N14
\Div11|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_6~4_combout\ = (\Div11|auto_generated|divider|divider|op_6~3\ & ((((\Div11|auto_generated|divider|divider|StageOut[13]~85_combout\) # (\Div11|auto_generated|divider|divider|StageOut[13]~132_combout\))))) # 
-- (!\Div11|auto_generated|divider|divider|op_6~3\ & ((\Div11|auto_generated|divider|divider|StageOut[13]~85_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[13]~132_combout\) # (GND))))
-- \Div11|auto_generated|divider|divider|op_6~5\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[13]~85_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[13]~132_combout\) # (!\Div11|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[13]~85_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[13]~132_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_6~3\,
	combout => \Div11|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div11|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X66_Y32_N16
\Div11|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div11|auto_generated|divider|divider|StageOut[14]~84_combout\ & (!\Div11|auto_generated|divider|divider|StageOut[14]~131_combout\ & !\Div11|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[14]~84_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[14]~131_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_6~5\,
	cout => \Div11|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X66_Y32_N18
\Div11|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_6~8_combout\ = \Div11|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div11|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X65_Y30_N10
\Div11|auto_generated|divider|divider|StageOut[17]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[17]~117_combout\ = (\Div11|auto_generated|divider|divider|op_6~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[12]~115_combout\) # ((\Div11|auto_generated|divider|divider|op_5~0_combout\ & 
-- !\Div11|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_5~0_combout\,
	datab => \Div11|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div11|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div11|auto_generated|divider|divider|StageOut[12]~115_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[17]~117_combout\);

-- Location: LCCOMB_X65_Y30_N8
\Div11|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[17]~88_combout\ = (!\Div11|auto_generated|divider|divider|op_6~8_combout\ & \Div11|auto_generated|divider|divider|op_6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_6~2_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X65_Y30_N6
\Div11|auto_generated|divider|divider|StageOut[16]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[16]~89_combout\ = (\Div11|auto_generated|divider|divider|op_6~8_combout\ & \Div11|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[16]~89_combout\);

-- Location: LCCOMB_X65_Y30_N20
\Div11|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[16]~90_combout\ = (!\Div11|auto_generated|divider|divider|op_6~8_combout\ & \Div11|auto_generated|divider|divider|op_6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_6~0_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: LCCOMB_X66_Y32_N0
\Div11|auto_generated|divider|my_abs_num|cs1a[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ = \Add74~20_combout\ $ (\Add74~12_combout\ $ (\Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~20_combout\,
	datac => \Add74~12_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\);

-- Location: LCCOMB_X65_Y30_N22
\Div11|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_7~0_combout\ = \Div11|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\ $ (VCC)
-- \Div11|auto_generated|divider|divider|op_7~1\ = CARRY(\Div11|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|my_abs_num|cs1a[7]~8_combout\,
	datad => VCC,
	combout => \Div11|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div11|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X65_Y30_N24
\Div11|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_7~2_combout\ = (\Div11|auto_generated|divider|divider|StageOut[16]~89_combout\ & (((!\Div11|auto_generated|divider|divider|op_7~1\)))) # (!\Div11|auto_generated|divider|divider|StageOut[16]~89_combout\ & 
-- ((\Div11|auto_generated|divider|divider|StageOut[16]~90_combout\ & (!\Div11|auto_generated|divider|divider|op_7~1\)) # (!\Div11|auto_generated|divider|divider|StageOut[16]~90_combout\ & ((\Div11|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div11|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div11|auto_generated|divider|divider|StageOut[16]~89_combout\ & !\Div11|auto_generated|divider|divider|StageOut[16]~90_combout\)) # (!\Div11|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[16]~89_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_7~1\,
	combout => \Div11|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div11|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X65_Y30_N26
\Div11|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_7~4_combout\ = (\Div11|auto_generated|divider|divider|op_7~3\ & ((((\Div11|auto_generated|divider|divider|StageOut[17]~117_combout\) # (\Div11|auto_generated|divider|divider|StageOut[17]~88_combout\))))) # 
-- (!\Div11|auto_generated|divider|divider|op_7~3\ & ((\Div11|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[17]~88_combout\) # (GND))))
-- \Div11|auto_generated|divider|divider|op_7~5\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[17]~88_combout\) # (!\Div11|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_7~3\,
	combout => \Div11|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div11|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X65_Y30_N12
\Div11|auto_generated|divider|divider|StageOut[18]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[18]~116_combout\ = (\Div11|auto_generated|divider|divider|op_6~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[13]~132_combout\) # ((\Div11|auto_generated|divider|divider|op_5~2_combout\ & 
-- !\Div11|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_5~2_combout\,
	datab => \Div11|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div11|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div11|auto_generated|divider|divider|StageOut[13]~132_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[18]~116_combout\);

-- Location: LCCOMB_X66_Y32_N30
\Div11|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[18]~87_combout\ = (\Div11|auto_generated|divider|divider|op_6~4_combout\ & !\Div11|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Div11|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X65_Y30_N28
\Div11|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div11|auto_generated|divider|divider|StageOut[18]~116_combout\ & (!\Div11|auto_generated|divider|divider|StageOut[18]~87_combout\ & !\Div11|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[18]~116_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_7~5\,
	cout => \Div11|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X65_Y30_N30
\Div11|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_7~8_combout\ = \Div11|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div11|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X65_Y30_N14
\Div11|auto_generated|divider|divider|StageOut[22]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[22]~91_combout\ = (\Div11|auto_generated|divider|divider|op_7~4_combout\ & !\Div11|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_7~4_combout\,
	datad => \Div11|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[22]~91_combout\);

-- Location: LCCOMB_X66_Y30_N0
\Div11|auto_generated|divider|divider|StageOut[22]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[22]~118_combout\ = (\Div11|auto_generated|divider|divider|op_7~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[17]~117_combout\) # ((\Div11|auto_generated|divider|divider|op_6~2_combout\ & 
-- !\Div11|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[17]~117_combout\,
	datab => \Div11|auto_generated|divider|divider|op_6~2_combout\,
	datac => \Div11|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[22]~118_combout\);

-- Location: LCCOMB_X65_Y30_N16
\Div11|auto_generated|divider|divider|StageOut[21]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[21]~92_combout\ = (!\Div11|auto_generated|divider|divider|op_7~8_combout\ & \Div11|auto_generated|divider|divider|op_7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_7~2_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[21]~92_combout\);

-- Location: LCCOMB_X65_Y30_N4
\Div11|auto_generated|divider|divider|StageOut[21]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[21]~133_combout\ = (\Div11|auto_generated|divider|divider|op_7~8_combout\ & ((\Div11|auto_generated|divider|divider|op_6~8_combout\ & ((\Div11|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\))) # 
-- (!\Div11|auto_generated|divider|divider|op_6~8_combout\ & (\Div11|auto_generated|divider|divider|op_6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_6~0_combout\,
	datab => \Div11|auto_generated|divider|divider|op_6~8_combout\,
	datac => \Div11|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[8]~7_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[21]~133_combout\);

-- Location: LCCOMB_X65_Y30_N2
\Div11|auto_generated|divider|divider|StageOut[20]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[20]~93_combout\ = (!\Div11|auto_generated|divider|divider|op_7~8_combout\ & \Div11|auto_generated|divider|divider|op_7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_7~0_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[20]~93_combout\);

-- Location: LCCOMB_X66_Y30_N14
\Div11|auto_generated|divider|divider|StageOut[20]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[20]~119_combout\ = (\Div11|auto_generated|divider|divider|op_7~8_combout\ & (\Add74~12_combout\ $ (\Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add74~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~12_combout\,
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \Add74~20_combout\,
	datad => \Div11|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[20]~119_combout\);

-- Location: LCCOMB_X66_Y30_N20
\Div11|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_8~0_combout\ = \Div11|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ $ (VCC)
-- \Div11|auto_generated|divider|divider|op_8~1\ = CARRY(\Div11|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => VCC,
	combout => \Div11|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div11|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X66_Y30_N22
\Div11|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_8~2_combout\ = (\Div11|auto_generated|divider|divider|StageOut[20]~93_combout\ & (((!\Div11|auto_generated|divider|divider|op_8~1\)))) # (!\Div11|auto_generated|divider|divider|StageOut[20]~93_combout\ & 
-- ((\Div11|auto_generated|divider|divider|StageOut[20]~119_combout\ & (!\Div11|auto_generated|divider|divider|op_8~1\)) # (!\Div11|auto_generated|divider|divider|StageOut[20]~119_combout\ & ((\Div11|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div11|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div11|auto_generated|divider|divider|StageOut[20]~93_combout\ & !\Div11|auto_generated|divider|divider|StageOut[20]~119_combout\)) # (!\Div11|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[20]~93_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_8~1\,
	combout => \Div11|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div11|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X66_Y30_N24
\Div11|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_8~4_combout\ = (\Div11|auto_generated|divider|divider|op_8~3\ & ((((\Div11|auto_generated|divider|divider|StageOut[21]~92_combout\) # (\Div11|auto_generated|divider|divider|StageOut[21]~133_combout\))))) # 
-- (!\Div11|auto_generated|divider|divider|op_8~3\ & ((\Div11|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[21]~133_combout\) # (GND))))
-- \Div11|auto_generated|divider|divider|op_8~5\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[21]~92_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[21]~133_combout\) # (!\Div11|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[21]~92_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_8~3\,
	combout => \Div11|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div11|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X66_Y30_N26
\Div11|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div11|auto_generated|divider|divider|StageOut[22]~91_combout\ & (!\Div11|auto_generated|divider|divider|StageOut[22]~118_combout\ & !\Div11|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[22]~91_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[22]~118_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_8~5\,
	cout => \Div11|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X66_Y30_N28
\Div11|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_8~8_combout\ = \Div11|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div11|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X66_Y30_N12
\Div11|auto_generated|divider|divider|StageOut[24]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[24]~96_combout\ = (\Div11|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & \Div11|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => \Div11|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[24]~96_combout\);

-- Location: LCCOMB_X66_Y30_N18
\Div11|auto_generated|divider|divider|StageOut[24]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[24]~97_combout\ = (\Div11|auto_generated|divider|divider|op_8~0_combout\ & !\Div11|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div11|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[24]~97_combout\);

-- Location: LCCOMB_X66_Y32_N26
\Div11|auto_generated|divider|my_abs_num|cs1a[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ = \Add74~20_combout\ $ (\Add74~8_combout\ $ (\Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~20_combout\,
	datac => \Add74~8_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\);

-- Location: LCCOMB_X67_Y30_N20
\Div11|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_9~0_combout\ = \Div11|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\ $ (VCC)
-- \Div11|auto_generated|divider|divider|op_9~1\ = CARRY(\Div11|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|my_abs_num|cs1a[5]~10_combout\,
	datad => VCC,
	combout => \Div11|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div11|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X67_Y30_N22
\Div11|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_9~2_combout\ = (\Div11|auto_generated|divider|divider|StageOut[24]~96_combout\ & (((!\Div11|auto_generated|divider|divider|op_9~1\)))) # (!\Div11|auto_generated|divider|divider|StageOut[24]~96_combout\ & 
-- ((\Div11|auto_generated|divider|divider|StageOut[24]~97_combout\ & (!\Div11|auto_generated|divider|divider|op_9~1\)) # (!\Div11|auto_generated|divider|divider|StageOut[24]~97_combout\ & ((\Div11|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div11|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div11|auto_generated|divider|divider|StageOut[24]~96_combout\ & !\Div11|auto_generated|divider|divider|StageOut[24]~97_combout\)) # (!\Div11|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[24]~96_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[24]~97_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_9~1\,
	combout => \Div11|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div11|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X66_Y30_N16
\Div11|auto_generated|divider|divider|StageOut[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[26]~120_combout\ = (\Div11|auto_generated|divider|divider|op_8~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[21]~133_combout\) # ((\Div11|auto_generated|divider|divider|op_7~2_combout\ & 
-- !\Div11|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_7~2_combout\,
	datab => \Div11|auto_generated|divider|divider|op_7~8_combout\,
	datac => \Div11|auto_generated|divider|divider|StageOut[21]~133_combout\,
	datad => \Div11|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[26]~120_combout\);

-- Location: LCCOMB_X66_Y30_N4
\Div11|auto_generated|divider|divider|StageOut[26]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[26]~94_combout\ = (\Div11|auto_generated|divider|divider|op_8~4_combout\ & !\Div11|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|op_8~4_combout\,
	datad => \Div11|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[26]~94_combout\);

-- Location: LCCOMB_X66_Y30_N2
\Div11|auto_generated|divider|divider|StageOut[25]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[25]~121_combout\ = (\Div11|auto_generated|divider|divider|op_8~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[20]~119_combout\) # ((\Div11|auto_generated|divider|divider|op_7~0_combout\ & 
-- !\Div11|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_7~0_combout\,
	datab => \Div11|auto_generated|divider|divider|op_7~8_combout\,
	datac => \Div11|auto_generated|divider|divider|StageOut[20]~119_combout\,
	datad => \Div11|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[25]~121_combout\);

-- Location: LCCOMB_X66_Y30_N30
\Div11|auto_generated|divider|divider|StageOut[25]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[25]~95_combout\ = (\Div11|auto_generated|divider|divider|op_8~2_combout\ & !\Div11|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_8~2_combout\,
	datad => \Div11|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[25]~95_combout\);

-- Location: LCCOMB_X67_Y30_N24
\Div11|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_9~4_combout\ = (\Div11|auto_generated|divider|divider|op_9~3\ & ((((\Div11|auto_generated|divider|divider|StageOut[25]~121_combout\) # (\Div11|auto_generated|divider|divider|StageOut[25]~95_combout\))))) # 
-- (!\Div11|auto_generated|divider|divider|op_9~3\ & ((\Div11|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[25]~95_combout\) # (GND))))
-- \Div11|auto_generated|divider|divider|op_9~5\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[25]~95_combout\) # (!\Div11|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_9~3\,
	combout => \Div11|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div11|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X67_Y30_N26
\Div11|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div11|auto_generated|divider|divider|StageOut[26]~120_combout\ & (!\Div11|auto_generated|divider|divider|StageOut[26]~94_combout\ & !\Div11|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[26]~120_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[26]~94_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_9~5\,
	cout => \Div11|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X67_Y30_N28
\Div11|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_9~8_combout\ = \Div11|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div11|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X67_Y30_N18
\Div11|auto_generated|divider|divider|StageOut[29]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[29]~99_combout\ = (\Div11|auto_generated|divider|divider|op_9~2_combout\ & !\Div11|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div11|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[29]~99_combout\);

-- Location: LCCOMB_X66_Y30_N6
\Div11|auto_generated|divider|divider|StageOut[29]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[29]~134_combout\ = (\Div11|auto_generated|divider|divider|op_9~8_combout\ & ((\Div11|auto_generated|divider|divider|op_8~8_combout\ & (\Div11|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)) # 
-- (!\Div11|auto_generated|divider|divider|op_8~8_combout\ & ((\Div11|auto_generated|divider|divider|op_8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datab => \Div11|auto_generated|divider|divider|op_8~0_combout\,
	datac => \Div11|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[29]~134_combout\);

-- Location: LCCOMB_X67_Y30_N30
\Div11|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[28]~100_combout\ = (\Div11|auto_generated|divider|divider|op_9~0_combout\ & !\Div11|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div11|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X67_Y30_N14
\Div11|auto_generated|divider|divider|StageOut[28]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[28]~123_combout\ = (\Div11|auto_generated|divider|divider|op_9~8_combout\ & (\Add74~8_combout\ $ (\Add74~20_combout\ $ (\Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~8_combout\,
	datab => \Add74~20_combout\,
	datac => \Div11|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \Div11|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[28]~123_combout\);

-- Location: LCCOMB_X67_Y31_N28
\Div11|auto_generated|divider|my_abs_num|cs1a[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ = (!\vc|vga_data_0.x\(0) & (\Add74~20_combout\ & (\vc|vga_data_0.x\(1) & !\Add74~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datab => \Add74~20_combout\,
	datac => \vc|vga_data_0.x\(1),
	datad => \Add74~2_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\);

-- Location: LCCOMB_X67_Y31_N30
\Div11|auto_generated|divider|my_abs_num|cs1a[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ = \Add74~6_combout\ $ (((\Div11|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & ((\Add74~4_combout\))) # (!\Div11|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & 
-- (\Add74~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~6_combout\,
	datab => \Add74~20_combout\,
	datac => \Add74~4_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\);

-- Location: LCCOMB_X67_Y30_N4
\Div11|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_10~0_combout\ = \Div11|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ $ (VCC)
-- \Div11|auto_generated|divider|divider|op_10~1\ = CARRY(\Div11|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datad => VCC,
	combout => \Div11|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div11|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X67_Y30_N6
\Div11|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_10~2_combout\ = (\Div11|auto_generated|divider|divider|StageOut[28]~100_combout\ & (((!\Div11|auto_generated|divider|divider|op_10~1\)))) # (!\Div11|auto_generated|divider|divider|StageOut[28]~100_combout\ & 
-- ((\Div11|auto_generated|divider|divider|StageOut[28]~123_combout\ & (!\Div11|auto_generated|divider|divider|op_10~1\)) # (!\Div11|auto_generated|divider|divider|StageOut[28]~123_combout\ & ((\Div11|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div11|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div11|auto_generated|divider|divider|StageOut[28]~100_combout\ & !\Div11|auto_generated|divider|divider|StageOut[28]~123_combout\)) # (!\Div11|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_10~1\,
	combout => \Div11|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div11|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X67_Y30_N8
\Div11|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_10~4_combout\ = (\Div11|auto_generated|divider|divider|op_10~3\ & ((((\Div11|auto_generated|divider|divider|StageOut[29]~99_combout\) # (\Div11|auto_generated|divider|divider|StageOut[29]~134_combout\))))) # 
-- (!\Div11|auto_generated|divider|divider|op_10~3\ & ((\Div11|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[29]~134_combout\) # (GND))))
-- \Div11|auto_generated|divider|divider|op_10~5\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[29]~99_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[29]~134_combout\) # (!\Div11|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[29]~99_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_10~3\,
	combout => \Div11|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div11|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X66_Y30_N8
\Div11|auto_generated|divider|divider|StageOut[30]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[30]~122_combout\ = (\Div11|auto_generated|divider|divider|op_9~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[25]~121_combout\) # ((!\Div11|auto_generated|divider|divider|op_8~8_combout\ & 
-- \Div11|auto_generated|divider|divider|op_8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_8~8_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[25]~121_combout\,
	datac => \Div11|auto_generated|divider|divider|op_8~2_combout\,
	datad => \Div11|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[30]~122_combout\);

-- Location: LCCOMB_X67_Y30_N0
\Div11|auto_generated|divider|divider|StageOut[30]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[30]~98_combout\ = (\Div11|auto_generated|divider|divider|op_9~4_combout\ & !\Div11|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div11|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[30]~98_combout\);

-- Location: LCCOMB_X67_Y30_N10
\Div11|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div11|auto_generated|divider|divider|StageOut[30]~122_combout\ & (!\Div11|auto_generated|divider|divider|StageOut[30]~98_combout\ & !\Div11|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[30]~122_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[30]~98_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_10~5\,
	cout => \Div11|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X67_Y30_N12
\Div11|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_10~8_combout\ = \Div11|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div11|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X67_Y30_N16
\Div11|auto_generated|divider|divider|StageOut[34]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[34]~101_combout\ = (\Div11|auto_generated|divider|divider|op_10~4_combout\ & !\Div11|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_10~4_combout\,
	datad => \Div11|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[34]~101_combout\);

-- Location: LCCOMB_X66_Y30_N10
\Div11|auto_generated|divider|divider|StageOut[34]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[34]~124_combout\ = (\Div11|auto_generated|divider|divider|op_10~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[29]~134_combout\) # ((\Div11|auto_generated|divider|divider|op_9~2_combout\ & 
-- !\Div11|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[29]~134_combout\,
	datab => \Div11|auto_generated|divider|divider|op_9~2_combout\,
	datac => \Div11|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[34]~124_combout\);

-- Location: LCCOMB_X67_Y30_N2
\Div11|auto_generated|divider|divider|StageOut[33]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[33]~125_combout\ = (\Div11|auto_generated|divider|divider|op_10~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[28]~123_combout\) # ((!\Div11|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div11|auto_generated|divider|divider|op_9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_9~8_combout\,
	datab => \Div11|auto_generated|divider|divider|op_9~0_combout\,
	datac => \Div11|auto_generated|divider|divider|StageOut[28]~123_combout\,
	datad => \Div11|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[33]~125_combout\);

-- Location: LCCOMB_X67_Y33_N28
\Div11|auto_generated|divider|divider|StageOut[33]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[33]~102_combout\ = (\Div11|auto_generated|divider|divider|op_10~2_combout\ & !\Div11|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div11|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[33]~102_combout\);

-- Location: LCCOMB_X68_Y33_N20
\Div11|auto_generated|divider|divider|StageOut[32]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[32]~103_combout\ = (\Div11|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\ & \Div11|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datad => \Div11|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[32]~103_combout\);

-- Location: LCCOMB_X68_Y33_N18
\Div11|auto_generated|divider|divider|StageOut[32]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[32]~104_combout\ = (\Div11|auto_generated|divider|divider|op_10~0_combout\ & !\Div11|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div11|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[32]~104_combout\);

-- Location: LCCOMB_X67_Y31_N24
\Div11|auto_generated|divider|my_abs_num|cs1a[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ = \Add74~4_combout\ $ (\Add74~20_combout\ $ (\Div11|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~4_combout\,
	datac => \Add74~20_combout\,
	datad => \Div11|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\);

-- Location: LCCOMB_X67_Y33_N6
\Div11|auto_generated|divider|divider|op_11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_11~0_combout\ = \Div11|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\ $ (VCC)
-- \Div11|auto_generated|divider|divider|op_11~1\ = CARRY(\Div11|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[3]~13_combout\,
	datad => VCC,
	combout => \Div11|auto_generated|divider|divider|op_11~0_combout\,
	cout => \Div11|auto_generated|divider|divider|op_11~1\);

-- Location: LCCOMB_X67_Y33_N8
\Div11|auto_generated|divider|divider|op_11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_11~2_combout\ = (\Div11|auto_generated|divider|divider|StageOut[32]~103_combout\ & (((!\Div11|auto_generated|divider|divider|op_11~1\)))) # (!\Div11|auto_generated|divider|divider|StageOut[32]~103_combout\ & 
-- ((\Div11|auto_generated|divider|divider|StageOut[32]~104_combout\ & (!\Div11|auto_generated|divider|divider|op_11~1\)) # (!\Div11|auto_generated|divider|divider|StageOut[32]~104_combout\ & ((\Div11|auto_generated|divider|divider|op_11~1\) # (GND)))))
-- \Div11|auto_generated|divider|divider|op_11~3\ = CARRY(((!\Div11|auto_generated|divider|divider|StageOut[32]~103_combout\ & !\Div11|auto_generated|divider|divider|StageOut[32]~104_combout\)) # (!\Div11|auto_generated|divider|divider|op_11~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[32]~103_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[32]~104_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_11~1\,
	combout => \Div11|auto_generated|divider|divider|op_11~2_combout\,
	cout => \Div11|auto_generated|divider|divider|op_11~3\);

-- Location: LCCOMB_X67_Y33_N10
\Div11|auto_generated|divider|divider|op_11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_11~4_combout\ = (\Div11|auto_generated|divider|divider|op_11~3\ & ((((\Div11|auto_generated|divider|divider|StageOut[33]~125_combout\) # (\Div11|auto_generated|divider|divider|StageOut[33]~102_combout\))))) # 
-- (!\Div11|auto_generated|divider|divider|op_11~3\ & ((\Div11|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[33]~102_combout\) # (GND))))
-- \Div11|auto_generated|divider|divider|op_11~5\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[33]~102_combout\) # (!\Div11|auto_generated|divider|divider|op_11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[33]~125_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[33]~102_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_11~3\,
	combout => \Div11|auto_generated|divider|divider|op_11~4_combout\,
	cout => \Div11|auto_generated|divider|divider|op_11~5\);

-- Location: LCCOMB_X67_Y33_N12
\Div11|auto_generated|divider|divider|op_11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_11~7_cout\ = CARRY((!\Div11|auto_generated|divider|divider|StageOut[34]~101_combout\ & (!\Div11|auto_generated|divider|divider|StageOut[34]~124_combout\ & !\Div11|auto_generated|divider|divider|op_11~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[34]~101_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[34]~124_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_11~5\,
	cout => \Div11|auto_generated|divider|divider|op_11~7_cout\);

-- Location: LCCOMB_X67_Y33_N14
\Div11|auto_generated|divider|divider|op_11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_11~8_combout\ = \Div11|auto_generated|divider|divider|op_11~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|op_11~7_cout\,
	combout => \Div11|auto_generated|divider|divider|op_11~8_combout\);

-- Location: LCCOMB_X68_Y33_N22
\Div11|auto_generated|divider|divider|StageOut[36]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[36]~127_combout\ = (\Div11|auto_generated|divider|divider|op_11~8_combout\ & (\Div11|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ $ (\Add74~20_combout\ $ (\Add74~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datab => \Add74~20_combout\,
	datac => \Add74~4_combout\,
	datad => \Div11|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[36]~127_combout\);

-- Location: LCCOMB_X67_Y33_N0
\Div11|auto_generated|divider|divider|StageOut[38]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[38]~126_combout\ = (\Div11|auto_generated|divider|divider|op_11~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[33]~125_combout\) # ((!\Div11|auto_generated|divider|divider|op_10~8_combout\ & 
-- \Div11|auto_generated|divider|divider|op_10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_10~8_combout\,
	datab => \Div11|auto_generated|divider|divider|op_10~2_combout\,
	datac => \Div11|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div11|auto_generated|divider|divider|StageOut[33]~125_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[38]~126_combout\);

-- Location: LCCOMB_X67_Y33_N2
\Div11|auto_generated|divider|divider|StageOut[38]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[38]~105_combout\ = (!\Div11|auto_generated|divider|divider|op_11~8_combout\ & \Div11|auto_generated|divider|divider|op_11~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_11~4_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[38]~105_combout\);

-- Location: LCCOMB_X67_Y33_N30
\Div11|auto_generated|divider|divider|StageOut[37]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[37]~135_combout\ = (\Div11|auto_generated|divider|divider|op_11~8_combout\ & ((\Div11|auto_generated|divider|divider|op_10~8_combout\ & ((\Div11|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\))) # 
-- (!\Div11|auto_generated|divider|divider|op_10~8_combout\ & (\Div11|auto_generated|divider|divider|op_10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_10~0_combout\,
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[4]~12_combout\,
	datac => \Div11|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[37]~135_combout\);

-- Location: LCCOMB_X67_Y33_N4
\Div11|auto_generated|divider|divider|StageOut[37]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[37]~106_combout\ = (\Div11|auto_generated|divider|divider|op_11~2_combout\ & !\Div11|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_11~2_combout\,
	datad => \Div11|auto_generated|divider|divider|op_11~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[37]~106_combout\);

-- Location: LCCOMB_X67_Y33_N26
\Div11|auto_generated|divider|divider|StageOut[36]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[36]~107_combout\ = (!\Div11|auto_generated|divider|divider|op_11~8_combout\ & \Div11|auto_generated|divider|divider|op_11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_11~0_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[36]~107_combout\);

-- Location: LCCOMB_X69_Y33_N4
\Div11|auto_generated|divider|my_abs_num|cs1a[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ = \Add74~2_combout\ $ (((\Add74~20_combout\ & ((\vc|vga_data_0.x\(0)) # (!\vc|vga_data_0.x\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~20_combout\,
	datab => \vc|vga_data_0.x\(1),
	datac => \vc|vga_data_0.x\(0),
	datad => \Add74~2_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\);

-- Location: LCCOMB_X67_Y33_N16
\Div11|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_1~0_combout\ = \Div11|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ $ (VCC)
-- \Div11|auto_generated|divider|divider|op_1~1\ = CARRY(\Div11|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datad => VCC,
	combout => \Div11|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div11|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X67_Y33_N18
\Div11|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_1~2_combout\ = (\Div11|auto_generated|divider|divider|StageOut[36]~107_combout\ & (((!\Div11|auto_generated|divider|divider|op_1~1\)))) # (!\Div11|auto_generated|divider|divider|StageOut[36]~107_combout\ & 
-- ((\Div11|auto_generated|divider|divider|StageOut[36]~127_combout\ & (!\Div11|auto_generated|divider|divider|op_1~1\)) # (!\Div11|auto_generated|divider|divider|StageOut[36]~127_combout\ & ((\Div11|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div11|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div11|auto_generated|divider|divider|StageOut[36]~107_combout\ & !\Div11|auto_generated|divider|divider|StageOut[36]~127_combout\)) # (!\Div11|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[36]~107_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_1~1\,
	combout => \Div11|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div11|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X67_Y33_N20
\Div11|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_1~4_combout\ = (\Div11|auto_generated|divider|divider|op_1~3\ & ((((\Div11|auto_generated|divider|divider|StageOut[37]~135_combout\) # (\Div11|auto_generated|divider|divider|StageOut[37]~106_combout\))))) # 
-- (!\Div11|auto_generated|divider|divider|op_1~3\ & ((\Div11|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[37]~106_combout\) # (GND))))
-- \Div11|auto_generated|divider|divider|op_1~5\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[37]~106_combout\) # (!\Div11|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[37]~106_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_1~3\,
	combout => \Div11|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div11|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X67_Y33_N22
\Div11|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div11|auto_generated|divider|divider|StageOut[38]~126_combout\ & (!\Div11|auto_generated|divider|divider|StageOut[38]~105_combout\ & !\Div11|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[38]~126_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[38]~105_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_1~5\,
	cout => \Div11|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X67_Y33_N24
\Div11|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_1~8_combout\ = \Div11|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div11|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X68_Y33_N30
\Div11|auto_generated|divider|divider|StageOut[41]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[41]~129_combout\ = (\Div11|auto_generated|divider|divider|op_1~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[36]~127_combout\) # ((!\Div11|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div11|auto_generated|divider|divider|op_11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_11~8_combout\,
	datab => \Div11|auto_generated|divider|divider|op_11~0_combout\,
	datac => \Div11|auto_generated|divider|divider|StageOut[36]~127_combout\,
	datad => \Div11|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[41]~129_combout\);

-- Location: LCCOMB_X68_Y33_N2
\Div11|auto_generated|divider|divider|StageOut[41]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[41]~109_combout\ = (\Div11|auto_generated|divider|divider|op_1~2_combout\ & !\Div11|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div11|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[41]~109_combout\);

-- Location: LCCOMB_X68_Y33_N6
\Div11|auto_generated|divider|divider|StageOut[40]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[40]~110_combout\ = (\Div11|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\ & \Div11|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datad => \Div11|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[40]~110_combout\);

-- Location: LCCOMB_X68_Y33_N24
\Div11|auto_generated|divider|divider|StageOut[40]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[40]~111_combout\ = (\Div11|auto_generated|divider|divider|op_1~0_combout\ & !\Div11|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_1~0_combout\,
	datad => \Div11|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[40]~111_combout\);

-- Location: LCCOMB_X69_Y33_N26
\Div11|auto_generated|divider|my_abs_num|cs1a[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ = \vc|vga_data_0.x\(1) $ (((\vc|vga_data_0.x\(0) & \Add74~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datac => \vc|vga_data_0.x\(0),
	datad => \Add74~20_combout\,
	combout => \Div11|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\);

-- Location: LCCOMB_X68_Y33_N8
\Div11|auto_generated|divider|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_2~0_combout\ = \Div11|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\ $ (GND)
-- \Div11|auto_generated|divider|divider|op_2~1\ = CARRY(!\Div11|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datad => VCC,
	combout => \Div11|auto_generated|divider|divider|op_2~0_combout\,
	cout => \Div11|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X68_Y33_N10
\Div11|auto_generated|divider|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_2~2_combout\ = (\Div11|auto_generated|divider|divider|StageOut[40]~110_combout\ & (((!\Div11|auto_generated|divider|divider|op_2~1\)))) # (!\Div11|auto_generated|divider|divider|StageOut[40]~110_combout\ & 
-- ((\Div11|auto_generated|divider|divider|StageOut[40]~111_combout\ & (!\Div11|auto_generated|divider|divider|op_2~1\)) # (!\Div11|auto_generated|divider|divider|StageOut[40]~111_combout\ & ((\Div11|auto_generated|divider|divider|op_2~1\) # (GND)))))
-- \Div11|auto_generated|divider|divider|op_2~3\ = CARRY(((!\Div11|auto_generated|divider|divider|StageOut[40]~110_combout\ & !\Div11|auto_generated|divider|divider|StageOut[40]~111_combout\)) # (!\Div11|auto_generated|divider|divider|op_2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[40]~110_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[40]~111_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_2~1\,
	combout => \Div11|auto_generated|divider|divider|op_2~2_combout\,
	cout => \Div11|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X68_Y33_N12
\Div11|auto_generated|divider|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_2~4_combout\ = (\Div11|auto_generated|divider|divider|op_2~3\ & ((((\Div11|auto_generated|divider|divider|StageOut[41]~129_combout\) # (\Div11|auto_generated|divider|divider|StageOut[41]~109_combout\))))) # 
-- (!\Div11|auto_generated|divider|divider|op_2~3\ & ((\Div11|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[41]~109_combout\) # (GND))))
-- \Div11|auto_generated|divider|divider|op_2~5\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[41]~109_combout\) # (!\Div11|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[41]~129_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[41]~109_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_2~3\,
	combout => \Div11|auto_generated|divider|divider|op_2~4_combout\,
	cout => \Div11|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X68_Y33_N28
\Div11|auto_generated|divider|divider|StageOut[42]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[42]~108_combout\ = (\Div11|auto_generated|divider|divider|op_1~4_combout\ & !\Div11|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Div11|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[42]~108_combout\);

-- Location: LCCOMB_X68_Y33_N4
\Div11|auto_generated|divider|divider|StageOut[42]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[42]~128_combout\ = (\Div11|auto_generated|divider|divider|op_1~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[37]~135_combout\) # ((!\Div11|auto_generated|divider|divider|op_11~8_combout\ & 
-- \Div11|auto_generated|divider|divider|op_11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_11~8_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datac => \Div11|auto_generated|divider|divider|op_11~2_combout\,
	datad => \Div11|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[42]~128_combout\);

-- Location: LCCOMB_X68_Y33_N14
\Div11|auto_generated|divider|divider|op_2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_2~7_cout\ = CARRY((!\Div11|auto_generated|divider|divider|StageOut[42]~108_combout\ & (!\Div11|auto_generated|divider|divider|StageOut[42]~128_combout\ & !\Div11|auto_generated|divider|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[42]~108_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[42]~128_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_2~5\,
	cout => \Div11|auto_generated|divider|divider|op_2~7_cout\);

-- Location: LCCOMB_X68_Y33_N16
\Div11|auto_generated|divider|divider|op_2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_2~8_combout\ = \Div11|auto_generated|divider|divider|op_2~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|op_2~7_cout\,
	combout => \Div11|auto_generated|divider|divider|op_2~8_combout\);

-- Location: LCCOMB_X68_Y33_N26
\Div11|auto_generated|divider|divider|StageOut[46]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[46]~112_combout\ = (\Div11|auto_generated|divider|divider|op_2~4_combout\ & !\Div11|auto_generated|divider|divider|op_2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_2~4_combout\,
	datad => \Div11|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[46]~112_combout\);

-- Location: LCCOMB_X69_Y33_N16
\Div11|auto_generated|divider|divider|StageOut[46]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[46]~130_combout\ = (\Div11|auto_generated|divider|divider|op_2~8_combout\ & ((\Div11|auto_generated|divider|divider|StageOut[41]~129_combout\) # ((!\Div11|auto_generated|divider|divider|op_1~8_combout\ & 
-- \Div11|auto_generated|divider|divider|op_1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_1~8_combout\,
	datab => \Div11|auto_generated|divider|divider|op_1~2_combout\,
	datac => \Div11|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div11|auto_generated|divider|divider|StageOut[41]~129_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[46]~130_combout\);

-- Location: LCCOMB_X69_Y33_N30
\Div11|auto_generated|divider|divider|StageOut[45]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[45]~136_combout\ = (\Div11|auto_generated|divider|divider|op_2~8_combout\ & ((\Div11|auto_generated|divider|divider|op_1~8_combout\ & (\Div11|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\)) # 
-- (!\Div11|auto_generated|divider|divider|op_1~8_combout\ & ((\Div11|auto_generated|divider|divider|op_1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|my_abs_num|cs1a[2]~14_combout\,
	datab => \Div11|auto_generated|divider|divider|op_1~0_combout\,
	datac => \Div11|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[45]~136_combout\);

-- Location: LCCOMB_X69_Y33_N0
\Div11|auto_generated|divider|divider|StageOut[45]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[45]~113_combout\ = (!\Div11|auto_generated|divider|divider|op_2~8_combout\ & \Div11|auto_generated|divider|divider|op_2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div11|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_2~2_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[45]~113_combout\);

-- Location: LCCOMB_X68_Y33_N0
\Div11|auto_generated|divider|divider|StageOut[44]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|StageOut[44]~114_combout\ = (\Div11|auto_generated|divider|divider|op_2~8_combout\ & (!\Div11|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\)) # (!\Div11|auto_generated|divider|divider|op_2~8_combout\ & 
-- ((\Div11|auto_generated|divider|divider|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|my_abs_num|cs1a[1]~15_combout\,
	datac => \Div11|auto_generated|divider|divider|op_2~0_combout\,
	datad => \Div11|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div11|auto_generated|divider|divider|StageOut[44]~114_combout\);

-- Location: LCCOMB_X69_Y33_N18
\Div11|auto_generated|divider|divider|op_3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_3~1_cout\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[44]~114_combout\ & \vc|vga_data_0.x\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[44]~114_combout\,
	datab => \vc|vga_data_0.x\(0),
	datad => VCC,
	cout => \Div11|auto_generated|divider|divider|op_3~1_cout\);

-- Location: LCCOMB_X69_Y33_N20
\Div11|auto_generated|divider|divider|op_3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_3~3_cout\ = CARRY((!\Div11|auto_generated|divider|divider|StageOut[45]~136_combout\ & (!\Div11|auto_generated|divider|divider|StageOut[45]~113_combout\ & !\Div11|auto_generated|divider|divider|op_3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[45]~136_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[45]~113_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_3~1_cout\,
	cout => \Div11|auto_generated|divider|divider|op_3~3_cout\);

-- Location: LCCOMB_X69_Y33_N22
\Div11|auto_generated|divider|divider|op_3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_3~5_cout\ = CARRY((\Div11|auto_generated|divider|divider|StageOut[46]~112_combout\) # ((\Div11|auto_generated|divider|divider|StageOut[46]~130_combout\) # (!\Div11|auto_generated|divider|divider|op_3~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|StageOut[46]~112_combout\,
	datab => \Div11|auto_generated|divider|divider|StageOut[46]~130_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|divider|op_3~3_cout\,
	cout => \Div11|auto_generated|divider|divider|op_3~5_cout\);

-- Location: LCCOMB_X69_Y33_N24
\Div11|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|divider|op_3~6_combout\ = !\Div11|auto_generated|divider|divider|op_3~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div11|auto_generated|divider|divider|op_3~5_cout\,
	combout => \Div11|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X69_Y33_N6
\Div11|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|op_1~0_combout\ = \Div11|auto_generated|divider|divider|op_3~6_combout\ $ (VCC)
-- \Div11|auto_generated|divider|op_1~1\ = CARRY(\Div11|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	combout => \Div11|auto_generated|divider|op_1~0_combout\,
	cout => \Div11|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X69_Y33_N14
\Div11|auto_generated|divider|quotient[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|quotient[0]~0_combout\ = (\Add74~20_combout\ & ((\Div11|auto_generated|divider|op_1~0_combout\))) # (!\Add74~20_combout\ & (!\Div11|auto_generated|divider|divider|op_3~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~20_combout\,
	datab => \Div11|auto_generated|divider|divider|op_3~6_combout\,
	datad => \Div11|auto_generated|divider|op_1~0_combout\,
	combout => \Div11|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X60_Y33_N16
\s_fouls_period_digit_column~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~19_combout\ = (\s_fouls_period_digit_column[0]~18_combout\ & ((\s_fouls_period_digit_column[0]~17_combout\) # ((\Div11|auto_generated|divider|quotient[0]~0_combout\)))) # (!\s_fouls_period_digit_column[0]~18_combout\ & 
-- (!\s_fouls_period_digit_column[0]~17_combout\ & (\Div13|auto_generated|divider|quotient[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \s_fouls_period_digit_column[0]~17_combout\,
	datac => \Div13|auto_generated|divider|quotient[0]~0_combout\,
	datad => \Div11|auto_generated|divider|quotient[0]~0_combout\,
	combout => \s_fouls_period_digit_column~19_combout\);

-- Location: LCCOMB_X60_Y33_N18
\s_fouls_period_digit_column~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~20_combout\ = (\s_fouls_period_digit_column[0]~17_combout\ & ((\s_fouls_period_digit_column~19_combout\ & ((\Div8|auto_generated|divider|quotient[0]~0_combout\))) # (!\s_fouls_period_digit_column~19_combout\ & 
-- (\Div9|auto_generated|divider|quotient[0]~0_combout\)))) # (!\s_fouls_period_digit_column[0]~17_combout\ & (((\s_fouls_period_digit_column~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div9|auto_generated|divider|quotient[0]~0_combout\,
	datab => \s_fouls_period_digit_column[0]~17_combout\,
	datac => \Div8|auto_generated|divider|quotient[0]~0_combout\,
	datad => \s_fouls_period_digit_column~19_combout\,
	combout => \s_fouls_period_digit_column~20_combout\);

-- Location: LCCOMB_X60_Y33_N0
\s_fouls_period_digit_column~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~40_combout\ = (\s_fouls_period_digit_column~16_combout\) # ((\s_fouls_period_digit_column~20_combout\ & ((\sequential~158_combout\) # (!\sequential~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~156_combout\,
	datab => \sequential~158_combout\,
	datac => \s_fouls_period_digit_column~16_combout\,
	datad => \s_fouls_period_digit_column~20_combout\,
	combout => \s_fouls_period_digit_column~40_combout\);

-- Location: LCCOMB_X56_Y32_N22
\sequential~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~169_combout\ = (\vc|vga_data_0.x\(6) & (((\vc|vga_data_0.x\(7)) # (!\sequential~44_combout\)) # (!\vc|vga_data_0.x\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datab => \vc|vga_data_0.x\(6),
	datac => \vc|vga_data_0.x\(7),
	datad => \sequential~44_combout\,
	combout => \sequential~169_combout\);

-- Location: LCCOMB_X56_Y30_N28
\sequential~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~37_combout\ = (\vc|vga_data_0.y\(8) & (!\vc|vga_data_0.x\(9) & \vc|vga_data_0.x\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(8),
	datab => \vc|vga_data_0.x\(9),
	datad => \vc|vga_data_0.x\(8),
	combout => \sequential~37_combout\);

-- Location: LCCOMB_X52_Y33_N2
\s_border_timer~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~5_combout\ = (!\vc|vga_data_0.y\(3) & (((!\vc|vga_data_0.y\(1)) # (!\vc|vga_data_0.y\(2))) # (!\vc|vga_data_0.y\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datab => \vc|vga_data_0.y\(0),
	datac => \vc|vga_data_0.y\(2),
	datad => \vc|vga_data_0.y\(1),
	combout => \s_border_timer~5_combout\);

-- Location: LCCOMB_X53_Y33_N28
\sequential~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~170_combout\ = (((\sequential~60_combout\ & !\s_border_timer~5_combout\)) # (!\sequential~36_combout\)) # (!\sequential~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~37_combout\,
	datab => \sequential~36_combout\,
	datac => \sequential~60_combout\,
	datad => \s_border_timer~5_combout\,
	combout => \sequential~170_combout\);

-- Location: LCCOMB_X53_Y33_N10
\sequential~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~171_combout\ = (\sequential~169_combout\) # ((\sequential~170_combout\) # ((\LessThan45~2_combout\ & \LessThan92~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~169_combout\,
	datab => \LessThan45~2_combout\,
	datac => \LessThan92~0_combout\,
	datad => \sequential~170_combout\,
	combout => \sequential~171_combout\);

-- Location: LCCOMB_X56_Y37_N30
\sequential~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~168_combout\ = (!\vc|vga_data_0.x\(6) & (((\LessThan91~0_combout\ & \vc|vga_data_0.x\(5))) # (!\vc|vga_data_0.x\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \LessThan91~0_combout\,
	datac => \vc|vga_data_0.x\(6),
	datad => \vc|vga_data_0.x\(5),
	combout => \sequential~168_combout\);

-- Location: LCCOMB_X53_Y33_N16
\sequential~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~172_combout\ = (\sequential~171_combout\) # ((\vc|vga_data_0.y\(7)) # ((\sequential~168_combout\) # (!\vc|vga_data_0.y\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~171_combout\,
	datab => \vc|vga_data_0.y\(7),
	datac => \vc|vga_data_0.y\(6),
	datad => \sequential~168_combout\,
	combout => \sequential~172_combout\);

-- Location: LCCOMB_X53_Y32_N18
\s_fouls_period_digit_column[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column[0]~22_combout\ = (\sequential~165_combout\ & (\sequential~158_combout\ & \sequential~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~165_combout\,
	datac => \sequential~158_combout\,
	datad => \sequential~162_combout\,
	combout => \s_fouls_period_digit_column[0]~22_combout\);

-- Location: LCCOMB_X53_Y32_N4
\s_fouls_period_digit_column[0]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column[0]~23_combout\ = (\sequential~172_combout\ & (((\sequential~167_combout\ & \s_fouls_period_digit_column[0]~22_combout\)) # (!\sequential~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~167_combout\,
	datab => \sequential~156_combout\,
	datac => \sequential~172_combout\,
	datad => \s_fouls_period_digit_column[0]~22_combout\,
	combout => \s_fouls_period_digit_column[0]~23_combout\);

-- Location: LCCOMB_X60_Y32_N28
\sequential~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~154_combout\ = (\sequential~137_combout\ & !\sequential~140_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~137_combout\,
	datad => \sequential~140_combout\,
	combout => \sequential~154_combout\);

-- Location: LCCOMB_X60_Y32_N4
\s_fouls_period_digit_column[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column[0]~21_combout\ = ((\sequential~152_combout\) # ((\sequential~149_combout\) # (\sequential~154_combout\))) # (!\s_score_digit_column[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_score_digit_column[0]~8_combout\,
	datab => \sequential~152_combout\,
	datac => \sequential~149_combout\,
	datad => \sequential~154_combout\,
	combout => \s_fouls_period_digit_column[0]~21_combout\);

-- Location: LCCOMB_X60_Y32_N26
\s_fouls_period_digit_column[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column[0]~24_combout\ = (\s_score_digit_column[0]~10_combout\ & (!\s_fouls_period_digit_column[0]~23_combout\ & !\s_fouls_period_digit_column[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \s_score_digit_column[0]~10_combout\,
	datac => \s_fouls_period_digit_column[0]~23_combout\,
	datad => \s_fouls_period_digit_column[0]~21_combout\,
	combout => \s_fouls_period_digit_column[0]~24_combout\);

-- Location: FF_X60_Y33_N1
\s_fouls_period_digit_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_fouls_period_digit_column~40_combout\,
	ena => \s_fouls_period_digit_column[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_fouls_period_digit_column(0));

-- Location: LCCOMB_X55_Y33_N18
\Div7|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|op_1~2_combout\ = (\Div7|auto_generated|divider|divider|op_2~8_combout\ & (!\Div7|auto_generated|divider|op_1~1\)) # (!\Div7|auto_generated|divider|divider|op_2~8_combout\ & ((\Div7|auto_generated|divider|op_1~1\) # (GND)))
-- \Div7|auto_generated|divider|op_1~3\ = CARRY((!\Div7|auto_generated|divider|op_1~1\) # (!\Div7|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div7|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|op_1~1\,
	combout => \Div7|auto_generated|divider|op_1~2_combout\,
	cout => \Div7|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X55_Y33_N12
\s_fouls_period_digit_column~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~25_combout\ = (\sequential~159_combout\ & ((\Add70~18_combout\ & ((\Div7|auto_generated|divider|op_1~2_combout\))) # (!\Add70~18_combout\ & (!\Div7|auto_generated|divider|divider|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~159_combout\,
	datab => \Div7|auto_generated|divider|divider|op_2~8_combout\,
	datac => \Add70~18_combout\,
	datad => \Div7|auto_generated|divider|op_1~2_combout\,
	combout => \s_fouls_period_digit_column~25_combout\);

-- Location: LCCOMB_X61_Y32_N16
\Div8|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|op_1~2_combout\ = (\Div8|auto_generated|divider|divider|op_2~8_combout\ & (!\Div8|auto_generated|divider|op_1~1\)) # (!\Div8|auto_generated|divider|divider|op_2~8_combout\ & ((\Div8|auto_generated|divider|op_1~1\) # (GND)))
-- \Div8|auto_generated|divider|op_1~3\ = CARRY((!\Div8|auto_generated|divider|op_1~1\) # (!\Div8|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|op_1~1\,
	combout => \Div8|auto_generated|divider|op_1~2_combout\,
	cout => \Div8|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X61_Y32_N6
\Div8|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|quotient[1]~1_combout\ = (\Add71~18_combout\ & ((\Div8|auto_generated|divider|op_1~2_combout\))) # (!\Add71~18_combout\ & (!\Div8|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_2~8_combout\,
	datac => \Add71~18_combout\,
	datad => \Div8|auto_generated|divider|op_1~2_combout\,
	combout => \Div8|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X69_Y33_N8
\Div11|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|op_1~2_combout\ = (\Div11|auto_generated|divider|divider|op_2~8_combout\ & (!\Div11|auto_generated|divider|op_1~1\)) # (!\Div11|auto_generated|divider|divider|op_2~8_combout\ & ((\Div11|auto_generated|divider|op_1~1\) # 
-- (GND)))
-- \Div11|auto_generated|divider|op_1~3\ = CARRY((!\Div11|auto_generated|divider|op_1~1\) # (!\Div11|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|op_1~1\,
	combout => \Div11|auto_generated|divider|op_1~2_combout\,
	cout => \Div11|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X69_Y33_N28
\Div11|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|quotient[1]~1_combout\ = (\Add74~20_combout\ & ((\Div11|auto_generated|divider|op_1~2_combout\))) # (!\Add74~20_combout\ & (!\Div11|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div11|auto_generated|divider|divider|op_2~8_combout\,
	datac => \Div11|auto_generated|divider|op_1~2_combout\,
	datad => \Add74~20_combout\,
	combout => \Div11|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X59_Y33_N20
\Div9|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|op_1~2_combout\ = (\Div9|auto_generated|divider|divider|op_2~8_combout\ & (!\Div9|auto_generated|divider|op_1~1\)) # (!\Div9|auto_generated|divider|divider|op_2~8_combout\ & ((\Div9|auto_generated|divider|op_1~1\) # (GND)))
-- \Div9|auto_generated|divider|op_1~3\ = CARRY((!\Div9|auto_generated|divider|op_1~1\) # (!\Div9|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|op_1~1\,
	combout => \Div9|auto_generated|divider|op_1~2_combout\,
	cout => \Div9|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X60_Y33_N4
\Div9|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|quotient[1]~1_combout\ = (\Add72~20_combout\ & ((\Div9|auto_generated|divider|op_1~2_combout\))) # (!\Add72~20_combout\ & (!\Div9|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add72~20_combout\,
	datac => \Div9|auto_generated|divider|divider|op_2~8_combout\,
	datad => \Div9|auto_generated|divider|op_1~2_combout\,
	combout => \Div9|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X61_Y33_N14
\Div13|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|op_1~2_combout\ = (\Div13|auto_generated|divider|divider|op_2~8_combout\ & (!\Div13|auto_generated|divider|op_1~1\)) # (!\Div13|auto_generated|divider|divider|op_2~8_combout\ & ((\Div13|auto_generated|divider|op_1~1\) # 
-- (GND)))
-- \Div13|auto_generated|divider|op_1~3\ = CARRY((!\Div13|auto_generated|divider|op_1~1\) # (!\Div13|auto_generated|divider|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|divider|op_2~8_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|op_1~1\,
	combout => \Div13|auto_generated|divider|op_1~2_combout\,
	cout => \Div13|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X61_Y33_N4
\Div13|auto_generated|divider|quotient[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|quotient[1]~1_combout\ = (\Add76~14_combout\ & (\Div13|auto_generated|divider|op_1~2_combout\)) # (!\Add76~14_combout\ & ((!\Div13|auto_generated|divider|divider|op_2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add76~14_combout\,
	datac => \Div13|auto_generated|divider|op_1~2_combout\,
	datad => \Div13|auto_generated|divider|divider|op_2~8_combout\,
	combout => \Div13|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X60_Y33_N6
\s_fouls_period_digit_column~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~26_combout\ = (\s_fouls_period_digit_column[0]~18_combout\ & (\s_fouls_period_digit_column[0]~17_combout\)) # (!\s_fouls_period_digit_column[0]~18_combout\ & ((\s_fouls_period_digit_column[0]~17_combout\ & 
-- (\Div9|auto_generated|divider|quotient[1]~1_combout\)) # (!\s_fouls_period_digit_column[0]~17_combout\ & ((\Div13|auto_generated|divider|quotient[1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \s_fouls_period_digit_column[0]~17_combout\,
	datac => \Div9|auto_generated|divider|quotient[1]~1_combout\,
	datad => \Div13|auto_generated|divider|quotient[1]~1_combout\,
	combout => \s_fouls_period_digit_column~26_combout\);

-- Location: LCCOMB_X60_Y33_N12
\s_fouls_period_digit_column~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~27_combout\ = (\s_fouls_period_digit_column[0]~18_combout\ & ((\s_fouls_period_digit_column~26_combout\ & (\Div8|auto_generated|divider|quotient[1]~1_combout\)) # (!\s_fouls_period_digit_column~26_combout\ & 
-- ((\Div11|auto_generated|divider|quotient[1]~1_combout\))))) # (!\s_fouls_period_digit_column[0]~18_combout\ & (((\s_fouls_period_digit_column~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \Div8|auto_generated|divider|quotient[1]~1_combout\,
	datac => \Div11|auto_generated|divider|quotient[1]~1_combout\,
	datad => \s_fouls_period_digit_column~26_combout\,
	combout => \s_fouls_period_digit_column~27_combout\);

-- Location: LCCOMB_X60_Y33_N10
\s_fouls_period_digit_column~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~41_combout\ = (\s_fouls_period_digit_column~25_combout\) # ((\s_fouls_period_digit_column~27_combout\ & ((\sequential~158_combout\) # (!\sequential~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~156_combout\,
	datab => \sequential~158_combout\,
	datac => \s_fouls_period_digit_column~25_combout\,
	datad => \s_fouls_period_digit_column~27_combout\,
	combout => \s_fouls_period_digit_column~41_combout\);

-- Location: FF_X60_Y33_N11
\s_fouls_period_digit_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_fouls_period_digit_column~41_combout\,
	ena => \s_fouls_period_digit_column[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_fouls_period_digit_column(1));

-- Location: LCCOMB_X55_Y33_N20
\Div7|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|op_1~4_combout\ = (\Div7|auto_generated|divider|divider|op_1~8_combout\ & (\Div7|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div7|auto_generated|divider|divider|op_1~8_combout\ & (!\Div7|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div7|auto_generated|divider|op_1~5\ = CARRY((\Div7|auto_generated|divider|divider|op_1~8_combout\ & !\Div7|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div7|auto_generated|divider|op_1~3\,
	combout => \Div7|auto_generated|divider|op_1~4_combout\,
	cout => \Div7|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X55_Y33_N2
\s_fouls_period_digit_column~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~28_combout\ = (\sequential~159_combout\ & ((\Add70~18_combout\ & ((\Div7|auto_generated|divider|op_1~4_combout\))) # (!\Add70~18_combout\ & (!\Div7|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div7|auto_generated|divider|divider|op_1~8_combout\,
	datab => \Add70~18_combout\,
	datac => \sequential~159_combout\,
	datad => \Div7|auto_generated|divider|op_1~4_combout\,
	combout => \s_fouls_period_digit_column~28_combout\);

-- Location: LCCOMB_X61_Y32_N18
\Div8|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|op_1~4_combout\ = (\Div8|auto_generated|divider|divider|op_1~8_combout\ & (\Div8|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div8|auto_generated|divider|divider|op_1~8_combout\ & (!\Div8|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div8|auto_generated|divider|op_1~5\ = CARRY((\Div8|auto_generated|divider|divider|op_1~8_combout\ & !\Div8|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div8|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div8|auto_generated|divider|op_1~3\,
	combout => \Div8|auto_generated|divider|op_1~4_combout\,
	cout => \Div8|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X61_Y32_N0
\Div8|auto_generated|divider|quotient[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|quotient[2]~2_combout\ = (\Add71~18_combout\ & ((\Div8|auto_generated|divider|op_1~4_combout\))) # (!\Add71~18_combout\ & (!\Div8|auto_generated|divider|divider|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add71~18_combout\,
	datac => \Div8|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div8|auto_generated|divider|op_1~4_combout\,
	combout => \Div8|auto_generated|divider|quotient[2]~2_combout\);

-- Location: LCCOMB_X59_Y33_N22
\Div9|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|op_1~4_combout\ = (\Div9|auto_generated|divider|divider|op_1~8_combout\ & (\Div9|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div9|auto_generated|divider|divider|op_1~8_combout\ & (!\Div9|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div9|auto_generated|divider|op_1~5\ = CARRY((\Div9|auto_generated|divider|divider|op_1~8_combout\ & !\Div9|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div9|auto_generated|divider|op_1~3\,
	combout => \Div9|auto_generated|divider|op_1~4_combout\,
	cout => \Div9|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X59_Y33_N14
\Div9|auto_generated|divider|quotient[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|quotient[2]~2_combout\ = (\Add72~20_combout\ & (\Div9|auto_generated|divider|op_1~4_combout\)) # (!\Add72~20_combout\ & ((!\Div9|auto_generated|divider|divider|op_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add72~20_combout\,
	datac => \Div9|auto_generated|divider|op_1~4_combout\,
	datad => \Div9|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div9|auto_generated|divider|quotient[2]~2_combout\);

-- Location: LCCOMB_X53_Y32_N0
\s_fouls_period_digit_column~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~44_combout\ = (\sequential~167_combout\) # (((!\sequential~162_combout\) # (!\sequential~165_combout\)) # (!\sequential~156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~167_combout\,
	datab => \sequential~156_combout\,
	datac => \sequential~165_combout\,
	datad => \sequential~162_combout\,
	combout => \s_fouls_period_digit_column~44_combout\);

-- Location: LCCOMB_X69_Y33_N10
\Div11|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|op_1~4_combout\ = (\Div11|auto_generated|divider|divider|op_1~8_combout\ & (\Div11|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div11|auto_generated|divider|divider|op_1~8_combout\ & (!\Div11|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div11|auto_generated|divider|op_1~5\ = CARRY((\Div11|auto_generated|divider|divider|op_1~8_combout\ & !\Div11|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div11|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div11|auto_generated|divider|op_1~3\,
	combout => \Div11|auto_generated|divider|op_1~4_combout\,
	cout => \Div11|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X58_Y33_N10
\s_fouls_period_digit_column~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~29_combout\ = (\s_fouls_period_digit_column[0]~18_combout\ & (((\Div11|auto_generated|divider|divider|op_1~8_combout\)))) # (!\s_fouls_period_digit_column[0]~18_combout\ & (!\Add76~14_combout\ & 
-- (\Div13|auto_generated|divider|divider|op_1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \Add76~14_combout\,
	datac => \Div13|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div11|auto_generated|divider|divider|op_1~8_combout\,
	combout => \s_fouls_period_digit_column~29_combout\);

-- Location: LCCOMB_X58_Y33_N4
\s_fouls_period_digit_column~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~30_combout\ = (\s_fouls_period_digit_column[0]~17_combout\ & (\s_fouls_period_digit_column[0]~18_combout\)) # (!\s_fouls_period_digit_column[0]~17_combout\ & (((\s_fouls_period_digit_column[0]~18_combout\ & 
-- \Add74~20_combout\)) # (!\s_fouls_period_digit_column~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \Add74~20_combout\,
	datac => \s_fouls_period_digit_column[0]~17_combout\,
	datad => \s_fouls_period_digit_column~29_combout\,
	combout => \s_fouls_period_digit_column~30_combout\);

-- Location: LCCOMB_X61_Y33_N16
\Div13|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|op_1~4_combout\ = (\Div13|auto_generated|divider|divider|op_1~8_combout\ & (\Div13|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div13|auto_generated|divider|divider|op_1~8_combout\ & (!\Div13|auto_generated|divider|op_1~3\ & 
-- VCC))
-- \Div13|auto_generated|divider|op_1~5\ = CARRY((\Div13|auto_generated|divider|divider|op_1~8_combout\ & !\Div13|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div13|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div13|auto_generated|divider|op_1~3\,
	combout => \Div13|auto_generated|divider|op_1~4_combout\,
	cout => \Div13|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X58_Y33_N6
\s_fouls_period_digit_column~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~31_combout\ = (\s_fouls_period_digit_column~30_combout\ & ((\s_fouls_period_digit_column[0]~18_combout\) # ((\Div13|auto_generated|divider|op_1~4_combout\) # (!\Add76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \Add76~14_combout\,
	datac => \s_fouls_period_digit_column~30_combout\,
	datad => \Div13|auto_generated|divider|op_1~4_combout\,
	combout => \s_fouls_period_digit_column~31_combout\);

-- Location: LCCOMB_X58_Y33_N16
\s_fouls_period_digit_column~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~32_combout\ = (\s_fouls_period_digit_column~31_combout\ & ((\s_fouls_period_digit_column~44_combout\) # ((\Div11|auto_generated|divider|op_1~4_combout\) # (!\Add74~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column~44_combout\,
	datab => \Add74~20_combout\,
	datac => \Div11|auto_generated|divider|op_1~4_combout\,
	datad => \s_fouls_period_digit_column~31_combout\,
	combout => \s_fouls_period_digit_column~32_combout\);

-- Location: LCCOMB_X58_Y33_N2
\s_fouls_period_digit_column~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~33_combout\ = (\s_fouls_period_digit_column[0]~17_combout\ & ((\s_fouls_period_digit_column~32_combout\ & (\Div8|auto_generated|divider|quotient[2]~2_combout\)) # (!\s_fouls_period_digit_column~32_combout\ & 
-- ((\Div9|auto_generated|divider|quotient[2]~2_combout\))))) # (!\s_fouls_period_digit_column[0]~17_combout\ & (((\s_fouls_period_digit_column~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|quotient[2]~2_combout\,
	datab => \s_fouls_period_digit_column[0]~17_combout\,
	datac => \Div9|auto_generated|divider|quotient[2]~2_combout\,
	datad => \s_fouls_period_digit_column~32_combout\,
	combout => \s_fouls_period_digit_column~33_combout\);

-- Location: LCCOMB_X58_Y33_N24
\s_fouls_period_digit_column~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~42_combout\ = (\s_fouls_period_digit_column~28_combout\) # ((\s_fouls_period_digit_column~33_combout\ & ((\sequential~158_combout\) # (!\sequential~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~158_combout\,
	datab => \sequential~156_combout\,
	datac => \s_fouls_period_digit_column~28_combout\,
	datad => \s_fouls_period_digit_column~33_combout\,
	combout => \s_fouls_period_digit_column~42_combout\);

-- Location: FF_X58_Y33_N25
\s_fouls_period_digit_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_fouls_period_digit_column~42_combout\,
	ena => \s_fouls_period_digit_column[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_fouls_period_digit_column(2));

-- Location: LCCOMB_X55_Y33_N22
\Div7|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div7|auto_generated|divider|op_1~6_combout\ = \Div7|auto_generated|divider|op_1~5\ $ (\Div7|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div7|auto_generated|divider|divider|op_11~8_combout\,
	cin => \Div7|auto_generated|divider|op_1~5\,
	combout => \Div7|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X55_Y33_N0
\s_fouls_period_digit_column~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~34_combout\ = (\sequential~159_combout\ & ((\Add70~18_combout\ & (\Div7|auto_generated|divider|op_1~6_combout\)) # (!\Add70~18_combout\ & ((!\Div7|auto_generated|divider|divider|op_11~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~159_combout\,
	datab => \Add70~18_combout\,
	datac => \Div7|auto_generated|divider|op_1~6_combout\,
	datad => \Div7|auto_generated|divider|divider|op_11~8_combout\,
	combout => \s_fouls_period_digit_column~34_combout\);

-- Location: LCCOMB_X69_Y33_N12
\Div11|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|op_1~6_combout\ = \Div11|auto_generated|divider|op_1~5\ $ (\Div11|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div11|auto_generated|divider|divider|op_11~8_combout\,
	cin => \Div11|auto_generated|divider|op_1~5\,
	combout => \Div11|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X69_Y33_N2
\Div11|auto_generated|divider|quotient[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div11|auto_generated|divider|quotient[3]~2_combout\ = (\Add74~20_combout\ & ((\Div11|auto_generated|divider|op_1~6_combout\))) # (!\Add74~20_combout\ & (!\Div11|auto_generated|divider|divider|op_11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add74~20_combout\,
	datac => \Div11|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div11|auto_generated|divider|op_1~6_combout\,
	combout => \Div11|auto_generated|divider|quotient[3]~2_combout\);

-- Location: LCCOMB_X61_Y32_N20
\Div8|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|op_1~6_combout\ = \Div8|auto_generated|divider|op_1~5\ $ (\Div8|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div8|auto_generated|divider|divider|op_11~8_combout\,
	cin => \Div8|auto_generated|divider|op_1~5\,
	combout => \Div8|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X61_Y32_N10
\Div8|auto_generated|divider|quotient[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div8|auto_generated|divider|quotient[3]~3_combout\ = (\Add71~18_combout\ & ((\Div8|auto_generated|divider|op_1~6_combout\))) # (!\Add71~18_combout\ & (!\Div8|auto_generated|divider|divider|op_11~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div8|auto_generated|divider|divider|op_11~8_combout\,
	datac => \Add71~18_combout\,
	datad => \Div8|auto_generated|divider|op_1~6_combout\,
	combout => \Div8|auto_generated|divider|quotient[3]~3_combout\);

-- Location: LCCOMB_X53_Y32_N14
\s_fouls_period_digit_column~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~45_combout\ = ((\sequential~162_combout\) # (!\sequential~165_combout\)) # (!\sequential~156_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~156_combout\,
	datac => \sequential~165_combout\,
	datad => \sequential~162_combout\,
	combout => \s_fouls_period_digit_column~45_combout\);

-- Location: LCCOMB_X59_Y33_N24
\Div9|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div9|auto_generated|divider|op_1~6_combout\ = \Div9|auto_generated|divider|divider|op_11~8_combout\ $ (\Div9|auto_generated|divider|op_1~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div9|auto_generated|divider|divider|op_11~8_combout\,
	cin => \Div9|auto_generated|divider|op_1~5\,
	combout => \Div9|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X58_Y33_N28
\s_fouls_period_digit_column~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~35_combout\ = (\s_fouls_period_digit_column[0]~17_combout\ & (((\Div9|auto_generated|divider|divider|op_11~8_combout\)))) # (!\s_fouls_period_digit_column[0]~17_combout\ & (!\Add76~14_combout\ & 
-- ((\Div13|auto_generated|divider|divider|op_11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~17_combout\,
	datab => \Add76~14_combout\,
	datac => \Div9|auto_generated|divider|divider|op_11~8_combout\,
	datad => \Div13|auto_generated|divider|divider|op_11~8_combout\,
	combout => \s_fouls_period_digit_column~35_combout\);

-- Location: LCCOMB_X58_Y33_N14
\s_fouls_period_digit_column~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~36_combout\ = (\s_fouls_period_digit_column[0]~18_combout\ & (((\s_fouls_period_digit_column[0]~17_combout\)))) # (!\s_fouls_period_digit_column[0]~18_combout\ & (((\Add72~20_combout\ & 
-- \s_fouls_period_digit_column[0]~17_combout\)) # (!\s_fouls_period_digit_column~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \Add72~20_combout\,
	datac => \s_fouls_period_digit_column[0]~17_combout\,
	datad => \s_fouls_period_digit_column~35_combout\,
	combout => \s_fouls_period_digit_column~36_combout\);

-- Location: LCCOMB_X61_Y33_N18
\Div13|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div13|auto_generated|divider|op_1~6_combout\ = \Div13|auto_generated|divider|op_1~5\ $ (\Div13|auto_generated|divider|divider|op_11~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div13|auto_generated|divider|divider|op_11~8_combout\,
	cin => \Div13|auto_generated|divider|op_1~5\,
	combout => \Div13|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X58_Y33_N20
\s_fouls_period_digit_column~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~37_combout\ = (\s_fouls_period_digit_column~36_combout\ & ((\s_fouls_period_digit_column[0]~17_combout\) # ((\Div13|auto_generated|divider|op_1~6_combout\) # (!\Add76~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~17_combout\,
	datab => \Add76~14_combout\,
	datac => \s_fouls_period_digit_column~36_combout\,
	datad => \Div13|auto_generated|divider|op_1~6_combout\,
	combout => \s_fouls_period_digit_column~37_combout\);

-- Location: LCCOMB_X58_Y33_N18
\s_fouls_period_digit_column~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~38_combout\ = (\s_fouls_period_digit_column~37_combout\ & ((\s_fouls_period_digit_column~45_combout\) # ((\Div9|auto_generated|divider|op_1~6_combout\) # (!\Add72~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column~45_combout\,
	datab => \Div9|auto_generated|divider|op_1~6_combout\,
	datac => \Add72~20_combout\,
	datad => \s_fouls_period_digit_column~37_combout\,
	combout => \s_fouls_period_digit_column~38_combout\);

-- Location: LCCOMB_X58_Y33_N12
\s_fouls_period_digit_column~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~39_combout\ = (\s_fouls_period_digit_column[0]~18_combout\ & ((\s_fouls_period_digit_column~38_combout\ & ((\Div8|auto_generated|divider|quotient[3]~3_combout\))) # (!\s_fouls_period_digit_column~38_combout\ & 
-- (\Div11|auto_generated|divider|quotient[3]~2_combout\)))) # (!\s_fouls_period_digit_column[0]~18_combout\ & (((\s_fouls_period_digit_column~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \Div11|auto_generated|divider|quotient[3]~2_combout\,
	datac => \Div8|auto_generated|divider|quotient[3]~3_combout\,
	datad => \s_fouls_period_digit_column~38_combout\,
	combout => \s_fouls_period_digit_column~39_combout\);

-- Location: LCCOMB_X58_Y33_N30
\s_fouls_period_digit_column~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_column~43_combout\ = (\s_fouls_period_digit_column~34_combout\) # ((\s_fouls_period_digit_column~39_combout\ & ((\sequential~158_combout\) # (!\sequential~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~158_combout\,
	datab => \sequential~156_combout\,
	datac => \s_fouls_period_digit_column~34_combout\,
	datad => \s_fouls_period_digit_column~39_combout\,
	combout => \s_fouls_period_digit_column~43_combout\);

-- Location: FF_X58_Y33_N31
\s_fouls_period_digit_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_fouls_period_digit_column~43_combout\,
	ena => \s_fouls_period_digit_column[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_fouls_period_digit_column(3));

-- Location: LCCOMB_X47_Y30_N14
\Add75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add75~0_combout\ = (\vc|vga_data_0.y\(2) & (\vc|vga_data_0.y\(1) $ (VCC))) # (!\vc|vga_data_0.y\(2) & (\vc|vga_data_0.y\(1) & VCC))
-- \Add75~1\ = CARRY((\vc|vga_data_0.y\(2) & \vc|vga_data_0.y\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(2),
	datab => \vc|vga_data_0.y\(1),
	datad => VCC,
	combout => \Add75~0_combout\,
	cout => \Add75~1\);

-- Location: LCCOMB_X47_Y30_N16
\Add75~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add75~2_combout\ = (\vc|vga_data_0.y\(3) & (\Add75~1\ & VCC)) # (!\vc|vga_data_0.y\(3) & (!\Add75~1\))
-- \Add75~3\ = CARRY((!\vc|vga_data_0.y\(3) & !\Add75~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datad => VCC,
	cin => \Add75~1\,
	combout => \Add75~2_combout\,
	cout => \Add75~3\);

-- Location: LCCOMB_X47_Y30_N18
\Add75~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add75~4_combout\ = (\vc|vga_data_0.y\(4) & ((GND) # (!\Add75~3\))) # (!\vc|vga_data_0.y\(4) & (\Add75~3\ $ (GND)))
-- \Add75~5\ = CARRY((\vc|vga_data_0.y\(4)) # (!\Add75~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(4),
	datad => VCC,
	cin => \Add75~3\,
	combout => \Add75~4_combout\,
	cout => \Add75~5\);

-- Location: LCCOMB_X47_Y30_N20
\Add75~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add75~6_combout\ = (\vc|vga_data_0.y\(5) & (\Add75~5\ & VCC)) # (!\vc|vga_data_0.y\(5) & (!\Add75~5\))
-- \Add75~7\ = CARRY((!\vc|vga_data_0.y\(5) & !\Add75~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(5),
	datad => VCC,
	cin => \Add75~5\,
	combout => \Add75~6_combout\,
	cout => \Add75~7\);

-- Location: LCCOMB_X47_Y30_N22
\Add75~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add75~8_combout\ = (\vc|vga_data_0.y\(6) & (\Add75~7\ $ (GND))) # (!\vc|vga_data_0.y\(6) & (!\Add75~7\ & VCC))
-- \Add75~9\ = CARRY((\vc|vga_data_0.y\(6) & !\Add75~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(6),
	datad => VCC,
	cin => \Add75~7\,
	combout => \Add75~8_combout\,
	cout => \Add75~9\);

-- Location: LCCOMB_X47_Y30_N24
\Add75~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add75~10_combout\ = (\vc|vga_data_0.y\(7) & (\Add75~9\ & VCC)) # (!\vc|vga_data_0.y\(7) & (!\Add75~9\))
-- \Add75~11\ = CARRY((!\vc|vga_data_0.y\(7) & !\Add75~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(7),
	datad => VCC,
	cin => \Add75~9\,
	combout => \Add75~10_combout\,
	cout => \Add75~11\);

-- Location: LCCOMB_X47_Y30_N26
\Add75~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add75~12_combout\ = (\vc|vga_data_0.y\(8) & (\Add75~11\ $ (GND))) # (!\vc|vga_data_0.y\(8) & (!\Add75~11\ & VCC))
-- \Add75~13\ = CARRY((\vc|vga_data_0.y\(8) & !\Add75~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(8),
	datad => VCC,
	cin => \Add75~11\,
	combout => \Add75~12_combout\,
	cout => \Add75~13\);

-- Location: LCCOMB_X47_Y30_N28
\Add75~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add75~14_combout\ = (\vc|vga_data_0.y\(9) & (\Add75~13\ & VCC)) # (!\vc|vga_data_0.y\(9) & (!\Add75~13\))
-- \Add75~15\ = CARRY((!\vc|vga_data_0.y\(9) & !\Add75~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(9),
	datad => VCC,
	cin => \Add75~13\,
	combout => \Add75~14_combout\,
	cout => \Add75~15\);

-- Location: LCCOMB_X47_Y30_N30
\Add75~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add75~16_combout\ = \Add75~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add75~15\,
	combout => \Add75~16_combout\);

-- Location: LCCOMB_X53_Y32_N6
\s_fouls_period_digit_row~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~0_combout\ = (\sequential~156_combout\ & ((!\s_fouls_period_digit_column[0]~22_combout\) # (!\sequential~167_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~167_combout\,
	datab => \sequential~156_combout\,
	datad => \s_fouls_period_digit_column[0]~22_combout\,
	combout => \s_fouls_period_digit_row~0_combout\);

-- Location: LCCOMB_X47_Y30_N4
\Div12|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (\Add75~16_combout\ & (!\Add75~0_combout\ & (\vc|vga_data_0.y\(1) & !\vc|vga_data_0.y\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \Add75~0_combout\,
	datac => \vc|vga_data_0.y\(1),
	datad => \vc|vga_data_0.y\(0),
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X47_Y30_N10
\Div12|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add75~16_combout\ & (!\Add75~4_combout\ & !\Add75~2_combout\)) # (!\Add75~16_combout\ & (\Add75~4_combout\ & 
-- \Add75~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \Add75~4_combout\,
	datac => \Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add75~2_combout\,
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X47_Y30_N12
\Div12|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add75~16_combout\ & (!\Add75~6_combout\ & !\Add75~8_combout\)) # (!\Add75~16_combout\ & (\Add75~6_combout\ & 
-- \Add75~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \Add75~6_combout\,
	datac => \Add75~8_combout\,
	datad => \Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X45_Y29_N30
\Div12|auto_generated|divider|my_abs_num|cs1a[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\ = \Add75~16_combout\ $ (\Add75~10_combout\ $ (\Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add75~16_combout\,
	datac => \Add75~10_combout\,
	datad => \Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\);

-- Location: LCCOMB_X45_Y29_N10
\Div12|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_5~0_combout\ = \Div12|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\ $ (VCC)
-- \Div12|auto_generated|divider|divider|op_5~1\ = CARRY(\Div12|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div12|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X47_Y30_N2
\Div12|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add75~16_combout\ & (!\Add75~10_combout\ & !\Add75~12_combout\)) # (!\Add75~16_combout\ & (\Add75~10_combout\ & 
-- \Add75~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \Add75~10_combout\,
	datac => \Add75~12_combout\,
	datad => \Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X47_Y30_N6
\Div12|auto_generated|divider|my_abs_num|cs1a[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ = (\Div12|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\Add75~16_combout\ $ (\Add75~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \Add75~14_combout\,
	datad => \Div12|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\);

-- Location: LCCOMB_X47_Y30_N8
\Div12|auto_generated|divider|my_abs_num|cs1a[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ = \Add75~16_combout\ $ (\Add75~14_combout\ $ (\Div12|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \Add75~14_combout\,
	datad => \Div12|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\);

-- Location: LCCOMB_X46_Y30_N0
\Div12|auto_generated|divider|divider|op_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_3~0_combout\ = \Div12|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ $ (VCC)
-- \Div12|auto_generated|divider|divider|op_3~1\ = CARRY(\Div12|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|op_3~0_combout\,
	cout => \Div12|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X46_Y30_N2
\Div12|auto_generated|divider|divider|op_3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_3~2_combout\ = (\Div12|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ & (!\Div12|auto_generated|divider|divider|op_3~1\)) # (!\Div12|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ & 
-- ((\Div12|auto_generated|divider|divider|op_3~1\) # (GND)))
-- \Div12|auto_generated|divider|divider|op_3~3\ = CARRY((!\Div12|auto_generated|divider|divider|op_3~1\) # (!\Div12|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_3~1\,
	combout => \Div12|auto_generated|divider|divider|op_3~2_combout\,
	cout => \Div12|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X46_Y30_N4
\Div12|auto_generated|divider|divider|op_3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_3~4_combout\ = \Div12|auto_generated|divider|divider|op_3~3\ $ (GND)
-- \Div12|auto_generated|divider|divider|op_3~5\ = CARRY(!\Div12|auto_generated|divider|divider|op_3~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_3~3\,
	combout => \Div12|auto_generated|divider|divider|op_3~4_combout\,
	cout => \Div12|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X46_Y30_N6
\Div12|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_3~6_combout\ = !\Div12|auto_generated|divider|divider|op_3~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|op_3~5\,
	combout => \Div12|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X46_Y30_N14
\Div12|auto_generated|divider|divider|StageOut[9]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[9]~96_combout\ = (\Div12|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\Div12|auto_generated|divider|divider|op_3~6_combout\ & (\Add75~14_combout\ $ (\Add75~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datab => \Add75~14_combout\,
	datac => \Add75~16_combout\,
	datad => \Div12|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[9]~96_combout\);

-- Location: LCCOMB_X46_Y30_N12
\Div12|auto_generated|divider|divider|StageOut[9]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[9]~66_combout\ = (\Div12|auto_generated|divider|divider|op_3~2_combout\ & !\Div12|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|op_3~2_combout\,
	datad => \Div12|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[9]~66_combout\);

-- Location: LCCOMB_X46_Y30_N10
\Div12|auto_generated|divider|divider|StageOut[8]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[8]~67_combout\ = (\Div12|auto_generated|divider|divider|op_3~0_combout\ & !\Div12|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|op_3~0_combout\,
	datad => \Div12|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[8]~67_combout\);

-- Location: LCCOMB_X46_Y30_N16
\Div12|auto_generated|divider|divider|StageOut[8]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[8]~97_combout\ = (\Div12|auto_generated|divider|divider|op_3~6_combout\ & (\Div12|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ $ (\Add75~14_combout\ $ (\Add75~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datab => \Add75~14_combout\,
	datac => \Add75~16_combout\,
	datad => \Div12|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[8]~97_combout\);

-- Location: LCCOMB_X47_Y30_N0
\Div12|auto_generated|divider|my_abs_num|cs1a[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\ = \Add75~12_combout\ $ (((\Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add75~10_combout\))) # (!\Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- (\Add75~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \Add75~10_combout\,
	datac => \Add75~12_combout\,
	datad => \Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\);

-- Location: LCCOMB_X46_Y30_N22
\Div12|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_4~0_combout\ = \Div12|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\ $ (VCC)
-- \Div12|auto_generated|divider|divider|op_4~1\ = CARRY(\Div12|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div12|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X46_Y30_N24
\Div12|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_4~2_combout\ = (\Div12|auto_generated|divider|divider|StageOut[8]~67_combout\ & (((!\Div12|auto_generated|divider|divider|op_4~1\)))) # (!\Div12|auto_generated|divider|divider|StageOut[8]~67_combout\ & 
-- ((\Div12|auto_generated|divider|divider|StageOut[8]~97_combout\ & (!\Div12|auto_generated|divider|divider|op_4~1\)) # (!\Div12|auto_generated|divider|divider|StageOut[8]~97_combout\ & ((\Div12|auto_generated|divider|divider|op_4~1\) # (GND)))))
-- \Div12|auto_generated|divider|divider|op_4~3\ = CARRY(((!\Div12|auto_generated|divider|divider|StageOut[8]~67_combout\ & !\Div12|auto_generated|divider|divider|StageOut[8]~97_combout\)) # (!\Div12|auto_generated|divider|divider|op_4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[8]~67_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[8]~97_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_4~1\,
	combout => \Div12|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div12|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X46_Y30_N26
\Div12|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_4~4_combout\ = (\Div12|auto_generated|divider|divider|op_4~3\ & ((((\Div12|auto_generated|divider|divider|StageOut[9]~66_combout\) # (\Div12|auto_generated|divider|divider|StageOut[9]~96_combout\))))) # 
-- (!\Div12|auto_generated|divider|divider|op_4~3\ & ((\Div12|auto_generated|divider|divider|StageOut[9]~66_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[9]~96_combout\) # (GND))))
-- \Div12|auto_generated|divider|divider|op_4~5\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[9]~66_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[9]~96_combout\) # (!\Div12|auto_generated|divider|divider|op_4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[9]~66_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[9]~96_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_4~3\,
	combout => \Div12|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div12|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X46_Y30_N28
\Div12|auto_generated|divider|divider|op_4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_4~7_cout\ = CARRY((!\Div12|auto_generated|divider|divider|op_4~5\ & ((\Div12|auto_generated|divider|divider|op_3~6_combout\) # (!\Div12|auto_generated|divider|divider|op_3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_3~6_combout\,
	datab => \Div12|auto_generated|divider|divider|op_3~4_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_4~5\,
	cout => \Div12|auto_generated|divider|divider|op_4~7_cout\);

-- Location: LCCOMB_X46_Y30_N30
\Div12|auto_generated|divider|divider|op_4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_4~8_combout\ = \Div12|auto_generated|divider|divider|op_4~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|op_4~7_cout\,
	combout => \Div12|auto_generated|divider|divider|op_4~8_combout\);

-- Location: LCCOMB_X46_Y30_N18
\Div12|auto_generated|divider|divider|StageOut[14]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[14]~98_combout\ = (\Div12|auto_generated|divider|divider|op_4~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[9]~96_combout\) # ((!\Div12|auto_generated|divider|divider|op_3~6_combout\ & 
-- \Div12|auto_generated|divider|divider|op_3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_3~6_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[9]~96_combout\,
	datac => \Div12|auto_generated|divider|divider|op_4~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_3~2_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[14]~98_combout\);

-- Location: LCCOMB_X46_Y30_N8
\Div12|auto_generated|divider|divider|StageOut[14]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[14]~68_combout\ = (!\Div12|auto_generated|divider|divider|op_4~8_combout\ & \Div12|auto_generated|divider|divider|op_4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_4~8_combout\,
	datac => \Div12|auto_generated|divider|divider|op_4~4_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[14]~68_combout\);

-- Location: LCCOMB_X46_Y30_N20
\Div12|auto_generated|divider|divider|StageOut[13]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[13]~99_combout\ = (\Div12|auto_generated|divider|divider|op_4~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[8]~97_combout\) # ((!\Div12|auto_generated|divider|divider|op_3~6_combout\ & 
-- \Div12|auto_generated|divider|divider|op_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_3~6_combout\,
	datab => \Div12|auto_generated|divider|divider|op_3~0_combout\,
	datac => \Div12|auto_generated|divider|divider|op_4~8_combout\,
	datad => \Div12|auto_generated|divider|divider|StageOut[8]~97_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[13]~99_combout\);

-- Location: LCCOMB_X45_Y29_N28
\Div12|auto_generated|divider|divider|StageOut[13]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[13]~69_combout\ = (!\Div12|auto_generated|divider|divider|op_4~8_combout\ & \Div12|auto_generated|divider|divider|op_4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|op_4~8_combout\,
	datac => \Div12|auto_generated|divider|divider|op_4~2_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[13]~69_combout\);

-- Location: LCCOMB_X45_Y29_N26
\Div12|auto_generated|divider|divider|StageOut[12]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[12]~70_combout\ = (\Div12|auto_generated|divider|divider|op_4~8_combout\ & \Div12|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_4~8_combout\,
	datad => \Div12|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[12]~70_combout\);

-- Location: LCCOMB_X45_Y29_N4
\Div12|auto_generated|divider|divider|StageOut[12]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[12]~71_combout\ = (!\Div12|auto_generated|divider|divider|op_4~8_combout\ & \Div12|auto_generated|divider|divider|op_4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_4~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_4~0_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[12]~71_combout\);

-- Location: LCCOMB_X45_Y29_N12
\Div12|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_5~2_combout\ = (\Div12|auto_generated|divider|divider|StageOut[12]~70_combout\ & (((!\Div12|auto_generated|divider|divider|op_5~1\)))) # (!\Div12|auto_generated|divider|divider|StageOut[12]~70_combout\ & 
-- ((\Div12|auto_generated|divider|divider|StageOut[12]~71_combout\ & (!\Div12|auto_generated|divider|divider|op_5~1\)) # (!\Div12|auto_generated|divider|divider|StageOut[12]~71_combout\ & ((\Div12|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div12|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div12|auto_generated|divider|divider|StageOut[12]~70_combout\ & !\Div12|auto_generated|divider|divider|StageOut[12]~71_combout\)) # (!\Div12|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[12]~70_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[12]~71_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_5~1\,
	combout => \Div12|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div12|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X45_Y29_N14
\Div12|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_5~4_combout\ = (\Div12|auto_generated|divider|divider|op_5~3\ & ((((\Div12|auto_generated|divider|divider|StageOut[13]~99_combout\) # (\Div12|auto_generated|divider|divider|StageOut[13]~69_combout\))))) # 
-- (!\Div12|auto_generated|divider|divider|op_5~3\ & ((\Div12|auto_generated|divider|divider|StageOut[13]~99_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[13]~69_combout\) # (GND))))
-- \Div12|auto_generated|divider|divider|op_5~5\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[13]~99_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[13]~69_combout\) # (!\Div12|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[13]~99_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[13]~69_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_5~3\,
	combout => \Div12|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div12|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X45_Y29_N16
\Div12|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[14]~98_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[14]~68_combout\ & !\Div12|auto_generated|divider|divider|op_5~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[14]~98_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[14]~68_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_5~5\,
	cout => \Div12|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X45_Y29_N18
\Div12|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_5~8_combout\ = \Div12|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div12|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X45_Y29_N22
\Div12|auto_generated|divider|divider|StageOut[16]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[16]~101_combout\ = (\Div12|auto_generated|divider|divider|op_5~8_combout\ & (\Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add75~16_combout\ $ (\Add75~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \Add75~16_combout\,
	datac => \Add75~10_combout\,
	datad => \Div12|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[16]~101_combout\);

-- Location: LCCOMB_X45_Y29_N0
\Div12|auto_generated|divider|divider|StageOut[18]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[18]~100_combout\ = (\Div12|auto_generated|divider|divider|op_5~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[13]~99_combout\) # ((!\Div12|auto_generated|divider|divider|op_4~8_combout\ & 
-- \Div12|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[13]~99_combout\,
	datab => \Div12|auto_generated|divider|divider|op_4~8_combout\,
	datac => \Div12|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div12|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[18]~100_combout\);

-- Location: LCCOMB_X45_Y29_N20
\Div12|auto_generated|divider|divider|StageOut[18]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[18]~72_combout\ = (\Div12|auto_generated|divider|divider|op_5~4_combout\ & !\Div12|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div12|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[18]~72_combout\);

-- Location: LCCOMB_X45_Y29_N8
\Div12|auto_generated|divider|divider|StageOut[17]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[17]~73_combout\ = (\Div12|auto_generated|divider|divider|op_5~2_combout\ & !\Div12|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div12|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[17]~73_combout\);

-- Location: LCCOMB_X45_Y29_N6
\Div12|auto_generated|divider|divider|StageOut[17]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[17]~113_combout\ = (\Div12|auto_generated|divider|divider|op_5~8_combout\ & ((\Div12|auto_generated|divider|divider|op_4~8_combout\ & ((\Div12|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\))) # 
-- (!\Div12|auto_generated|divider|divider|op_4~8_combout\ & (\Div12|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_4~0_combout\,
	datab => \Div12|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\,
	datac => \Div12|auto_generated|divider|divider|op_4~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[17]~113_combout\);

-- Location: LCCOMB_X45_Y29_N2
\Div12|auto_generated|divider|divider|StageOut[16]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[16]~74_combout\ = (\Div12|auto_generated|divider|divider|op_5~0_combout\ & !\Div12|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_5~0_combout\,
	datad => \Div12|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[16]~74_combout\);

-- Location: LCCOMB_X47_Y29_N24
\Div12|auto_generated|divider|my_abs_num|cs1a[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ = \Add75~8_combout\ $ (((\Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add75~6_combout\))) # (!\Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- (\Add75~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Add75~8_combout\,
	datad => \Add75~6_combout\,
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\);

-- Location: LCCOMB_X46_Y29_N20
\Div12|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_6~0_combout\ = \Div12|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ $ (VCC)
-- \Div12|auto_generated|divider|divider|op_6~1\ = CARRY(\Div12|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div12|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X46_Y29_N22
\Div12|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_6~2_combout\ = (\Div12|auto_generated|divider|divider|StageOut[16]~74_combout\ & (((!\Div12|auto_generated|divider|divider|op_6~1\)))) # (!\Div12|auto_generated|divider|divider|StageOut[16]~74_combout\ & 
-- ((\Div12|auto_generated|divider|divider|StageOut[16]~101_combout\ & (!\Div12|auto_generated|divider|divider|op_6~1\)) # (!\Div12|auto_generated|divider|divider|StageOut[16]~101_combout\ & ((\Div12|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div12|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div12|auto_generated|divider|divider|StageOut[16]~74_combout\ & !\Div12|auto_generated|divider|divider|StageOut[16]~101_combout\)) # (!\Div12|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[16]~74_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[16]~101_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_6~1\,
	combout => \Div12|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div12|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X46_Y29_N24
\Div12|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_6~4_combout\ = (\Div12|auto_generated|divider|divider|op_6~3\ & ((((\Div12|auto_generated|divider|divider|StageOut[17]~73_combout\) # (\Div12|auto_generated|divider|divider|StageOut[17]~113_combout\))))) # 
-- (!\Div12|auto_generated|divider|divider|op_6~3\ & ((\Div12|auto_generated|divider|divider|StageOut[17]~73_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[17]~113_combout\) # (GND))))
-- \Div12|auto_generated|divider|divider|op_6~5\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[17]~73_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[17]~113_combout\) # (!\Div12|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[17]~73_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[17]~113_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_6~3\,
	combout => \Div12|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div12|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X46_Y29_N26
\Div12|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[18]~100_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[18]~72_combout\ & !\Div12|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[18]~100_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[18]~72_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_6~5\,
	cout => \Div12|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X46_Y29_N28
\Div12|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_6~8_combout\ = \Div12|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div12|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X45_Y29_N24
\Div12|auto_generated|divider|divider|StageOut[21]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[21]~103_combout\ = (\Div12|auto_generated|divider|divider|op_6~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[16]~101_combout\) # ((\Div12|auto_generated|divider|divider|op_5~0_combout\ & 
-- !\Div12|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_5~0_combout\,
	datab => \Div12|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div12|auto_generated|divider|divider|StageOut[16]~101_combout\,
	datad => \Div12|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[21]~103_combout\);

-- Location: LCCOMB_X46_Y29_N30
\Div12|auto_generated|divider|divider|StageOut[22]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[22]~102_combout\ = (\Div12|auto_generated|divider|divider|op_6~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[17]~113_combout\) # ((\Div12|auto_generated|divider|divider|op_5~2_combout\ & 
-- !\Div12|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_5~2_combout\,
	datab => \Div12|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div12|auto_generated|divider|divider|StageOut[17]~113_combout\,
	datad => \Div12|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[22]~102_combout\);

-- Location: LCCOMB_X46_Y29_N0
\Div12|auto_generated|divider|divider|StageOut[22]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[22]~75_combout\ = (\Div12|auto_generated|divider|divider|op_6~4_combout\ & !\Div12|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Div12|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[22]~75_combout\);

-- Location: LCCOMB_X46_Y29_N6
\Div12|auto_generated|divider|divider|StageOut[21]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[21]~76_combout\ = (\Div12|auto_generated|divider|divider|op_6~2_combout\ & !\Div12|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_6~2_combout\,
	datad => \Div12|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[21]~76_combout\);

-- Location: LCCOMB_X46_Y29_N2
\Div12|auto_generated|divider|divider|StageOut[20]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[20]~78_combout\ = (\Div12|auto_generated|divider|divider|op_6~0_combout\ & !\Div12|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div12|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[20]~78_combout\);

-- Location: LCCOMB_X46_Y29_N4
\Div12|auto_generated|divider|divider|StageOut[20]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[20]~77_combout\ = (\Div12|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ & \Div12|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[20]~77_combout\);

-- Location: LCCOMB_X47_Y29_N2
\Div12|auto_generated|divider|my_abs_num|cs1a[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\ = \Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add75~16_combout\ $ (\Add75~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Add75~16_combout\,
	datad => \Add75~6_combout\,
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\);

-- Location: LCCOMB_X46_Y29_N8
\Div12|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_7~0_combout\ = \Div12|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\ $ (VCC)
-- \Div12|auto_generated|divider|divider|op_7~1\ = CARRY(\Div12|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div12|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X46_Y29_N10
\Div12|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_7~2_combout\ = (\Div12|auto_generated|divider|divider|StageOut[20]~78_combout\ & (((!\Div12|auto_generated|divider|divider|op_7~1\)))) # (!\Div12|auto_generated|divider|divider|StageOut[20]~78_combout\ & 
-- ((\Div12|auto_generated|divider|divider|StageOut[20]~77_combout\ & (!\Div12|auto_generated|divider|divider|op_7~1\)) # (!\Div12|auto_generated|divider|divider|StageOut[20]~77_combout\ & ((\Div12|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div12|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div12|auto_generated|divider|divider|StageOut[20]~78_combout\ & !\Div12|auto_generated|divider|divider|StageOut[20]~77_combout\)) # (!\Div12|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[20]~78_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[20]~77_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_7~1\,
	combout => \Div12|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div12|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X46_Y29_N12
\Div12|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_7~4_combout\ = (\Div12|auto_generated|divider|divider|op_7~3\ & ((((\Div12|auto_generated|divider|divider|StageOut[21]~76_combout\) # (\Div12|auto_generated|divider|divider|StageOut[21]~103_combout\))))) # 
-- (!\Div12|auto_generated|divider|divider|op_7~3\ & ((\Div12|auto_generated|divider|divider|StageOut[21]~76_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[21]~103_combout\) # (GND))))
-- \Div12|auto_generated|divider|divider|op_7~5\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[21]~76_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[21]~103_combout\) # (!\Div12|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[21]~76_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[21]~103_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_7~3\,
	combout => \Div12|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div12|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X46_Y29_N14
\Div12|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[22]~102_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[22]~75_combout\ & !\Div12|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[22]~102_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[22]~75_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_7~5\,
	cout => \Div12|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X46_Y29_N16
\Div12|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_7~8_combout\ = \Div12|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div12|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X47_Y29_N6
\Div12|auto_generated|divider|divider|StageOut[26]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[26]~104_combout\ = (\Div12|auto_generated|divider|divider|op_7~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[21]~103_combout\) # ((\Div12|auto_generated|divider|divider|op_6~2_combout\ & 
-- !\Div12|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[21]~103_combout\,
	datab => \Div12|auto_generated|divider|divider|op_6~2_combout\,
	datac => \Div12|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[26]~104_combout\);

-- Location: LCCOMB_X47_Y29_N28
\Div12|auto_generated|divider|divider|StageOut[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[26]~79_combout\ = (!\Div12|auto_generated|divider|divider|op_7~8_combout\ & \Div12|auto_generated|divider|divider|op_7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_7~4_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[26]~79_combout\);

-- Location: LCCOMB_X47_Y29_N10
\Div12|auto_generated|divider|divider|StageOut[25]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[25]~80_combout\ = (!\Div12|auto_generated|divider|divider|op_7~8_combout\ & \Div12|auto_generated|divider|divider|op_7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_7~2_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[25]~80_combout\);

-- Location: LCCOMB_X46_Y29_N18
\Div12|auto_generated|divider|divider|StageOut[25]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[25]~114_combout\ = (\Div12|auto_generated|divider|divider|op_7~8_combout\ & ((\Div12|auto_generated|divider|divider|op_6~8_combout\ & ((\Div12|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\))) # 
-- (!\Div12|auto_generated|divider|divider|op_6~8_combout\ & (\Div12|auto_generated|divider|divider|op_6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_6~0_combout\,
	datab => \Div12|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datac => \Div12|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[25]~114_combout\);

-- Location: LCCOMB_X47_Y29_N12
\Div12|auto_generated|divider|divider|StageOut[24]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[24]~81_combout\ = (!\Div12|auto_generated|divider|divider|op_7~8_combout\ & \Div12|auto_generated|divider|divider|op_7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_7~0_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[24]~81_combout\);

-- Location: LCCOMB_X47_Y29_N0
\Div12|auto_generated|divider|divider|StageOut[24]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[24]~105_combout\ = (\Div12|auto_generated|divider|divider|op_7~8_combout\ & (\Add75~16_combout\ $ (\Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add75~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \Div12|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Div12|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Add75~6_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[24]~105_combout\);

-- Location: LCCOMB_X47_Y29_N30
\Div12|auto_generated|divider|my_abs_num|cs1a[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ = \Add75~4_combout\ $ (((\Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\Add75~2_combout\))) # (!\Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & 
-- (\Add75~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \Add75~4_combout\,
	datac => \Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add75~2_combout\,
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\);

-- Location: LCCOMB_X47_Y29_N14
\Div12|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_8~0_combout\ = \Div12|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ $ (VCC)
-- \Div12|auto_generated|divider|divider|op_8~1\ = CARRY(\Div12|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div12|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X47_Y29_N16
\Div12|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_8~2_combout\ = (\Div12|auto_generated|divider|divider|StageOut[24]~81_combout\ & (((!\Div12|auto_generated|divider|divider|op_8~1\)))) # (!\Div12|auto_generated|divider|divider|StageOut[24]~81_combout\ & 
-- ((\Div12|auto_generated|divider|divider|StageOut[24]~105_combout\ & (!\Div12|auto_generated|divider|divider|op_8~1\)) # (!\Div12|auto_generated|divider|divider|StageOut[24]~105_combout\ & ((\Div12|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div12|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div12|auto_generated|divider|divider|StageOut[24]~81_combout\ & !\Div12|auto_generated|divider|divider|StageOut[24]~105_combout\)) # (!\Div12|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[24]~81_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[24]~105_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_8~1\,
	combout => \Div12|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div12|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X47_Y29_N18
\Div12|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_8~4_combout\ = (\Div12|auto_generated|divider|divider|op_8~3\ & ((((\Div12|auto_generated|divider|divider|StageOut[25]~80_combout\) # (\Div12|auto_generated|divider|divider|StageOut[25]~114_combout\))))) # 
-- (!\Div12|auto_generated|divider|divider|op_8~3\ & ((\Div12|auto_generated|divider|divider|StageOut[25]~80_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[25]~114_combout\) # (GND))))
-- \Div12|auto_generated|divider|divider|op_8~5\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[25]~80_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[25]~114_combout\) # (!\Div12|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[25]~80_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[25]~114_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_8~3\,
	combout => \Div12|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div12|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X47_Y29_N20
\Div12|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[26]~104_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[26]~79_combout\ & !\Div12|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[26]~104_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[26]~79_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_8~5\,
	cout => \Div12|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X47_Y29_N22
\Div12|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_8~8_combout\ = \Div12|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div12|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X47_Y29_N4
\Div12|auto_generated|divider|divider|StageOut[29]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[29]~83_combout\ = (!\Div12|auto_generated|divider|divider|op_8~8_combout\ & \Div12|auto_generated|divider|divider|op_8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_8~2_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[29]~83_combout\);

-- Location: LCCOMB_X47_Y29_N26
\Div12|auto_generated|divider|divider|StageOut[29]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[29]~107_combout\ = (\Div12|auto_generated|divider|divider|op_8~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[24]~105_combout\) # ((!\Div12|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div12|auto_generated|divider|divider|op_7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[24]~105_combout\,
	datac => \Div12|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_7~0_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[29]~107_combout\);

-- Location: LCCOMB_X47_Y32_N10
\Div12|auto_generated|divider|divider|StageOut[28]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[28]~85_combout\ = (\Div12|auto_generated|divider|divider|op_8~0_combout\ & !\Div12|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div12|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[28]~85_combout\);

-- Location: LCCOMB_X47_Y32_N0
\Div12|auto_generated|divider|divider|StageOut[28]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[28]~84_combout\ = (\Div12|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ & \Div12|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datad => \Div12|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[28]~84_combout\);

-- Location: LCCOMB_X47_Y32_N28
\Div12|auto_generated|divider|my_abs_num|cs1a[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\ = \Add75~16_combout\ $ (\Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add75~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datac => \Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add75~2_combout\,
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\);

-- Location: LCCOMB_X47_Y32_N16
\Div12|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_9~0_combout\ = \Div12|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\ $ (VCC)
-- \Div12|auto_generated|divider|divider|op_9~1\ = CARRY(\Div12|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div12|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X47_Y32_N18
\Div12|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_9~2_combout\ = (\Div12|auto_generated|divider|divider|StageOut[28]~85_combout\ & (((!\Div12|auto_generated|divider|divider|op_9~1\)))) # (!\Div12|auto_generated|divider|divider|StageOut[28]~85_combout\ & 
-- ((\Div12|auto_generated|divider|divider|StageOut[28]~84_combout\ & (!\Div12|auto_generated|divider|divider|op_9~1\)) # (!\Div12|auto_generated|divider|divider|StageOut[28]~84_combout\ & ((\Div12|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div12|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div12|auto_generated|divider|divider|StageOut[28]~85_combout\ & !\Div12|auto_generated|divider|divider|StageOut[28]~84_combout\)) # (!\Div12|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[28]~85_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[28]~84_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_9~1\,
	combout => \Div12|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div12|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X47_Y32_N20
\Div12|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_9~4_combout\ = (\Div12|auto_generated|divider|divider|op_9~3\ & ((((\Div12|auto_generated|divider|divider|StageOut[29]~83_combout\) # (\Div12|auto_generated|divider|divider|StageOut[29]~107_combout\))))) # 
-- (!\Div12|auto_generated|divider|divider|op_9~3\ & ((\Div12|auto_generated|divider|divider|StageOut[29]~83_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[29]~107_combout\) # (GND))))
-- \Div12|auto_generated|divider|divider|op_9~5\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[29]~83_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[29]~107_combout\) # (!\Div12|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[29]~83_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[29]~107_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_9~3\,
	combout => \Div12|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div12|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X47_Y32_N12
\Div12|auto_generated|divider|divider|StageOut[30]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[30]~106_combout\ = (\Div12|auto_generated|divider|divider|op_8~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[25]~114_combout\) # ((\Div12|auto_generated|divider|divider|op_7~2_combout\ & 
-- !\Div12|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_7~2_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[25]~114_combout\,
	datac => \Div12|auto_generated|divider|divider|op_7~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[30]~106_combout\);

-- Location: LCCOMB_X47_Y29_N8
\Div12|auto_generated|divider|divider|StageOut[30]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[30]~82_combout\ = (!\Div12|auto_generated|divider|divider|op_8~8_combout\ & \Div12|auto_generated|divider|divider|op_8~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_8~4_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[30]~82_combout\);

-- Location: LCCOMB_X47_Y32_N22
\Div12|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[30]~106_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[30]~82_combout\ & !\Div12|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[30]~106_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[30]~82_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_9~5\,
	cout => \Div12|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X47_Y32_N24
\Div12|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_9~8_combout\ = \Div12|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div12|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X47_Y32_N2
\Div12|auto_generated|divider|divider|StageOut[34]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[34]~86_combout\ = (\Div12|auto_generated|divider|divider|op_9~4_combout\ & !\Div12|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div12|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[34]~86_combout\);

-- Location: LCCOMB_X47_Y32_N6
\Div12|auto_generated|divider|divider|StageOut[34]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[34]~108_combout\ = (\Div12|auto_generated|divider|divider|op_9~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[29]~107_combout\) # ((!\Div12|auto_generated|divider|divider|op_8~8_combout\ & 
-- \Div12|auto_generated|divider|divider|op_8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[29]~107_combout\,
	datab => \Div12|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div12|auto_generated|divider|divider|op_8~2_combout\,
	datad => \Div12|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[34]~108_combout\);

-- Location: LCCOMB_X47_Y32_N14
\Div12|auto_generated|divider|divider|StageOut[33]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[33]~115_combout\ = (\Div12|auto_generated|divider|divider|op_9~8_combout\ & ((\Div12|auto_generated|divider|divider|op_8~8_combout\ & (\Div12|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)) # 
-- (!\Div12|auto_generated|divider|divider|op_8~8_combout\ & ((\Div12|auto_generated|divider|divider|op_8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datab => \Div12|auto_generated|divider|divider|op_8~8_combout\,
	datac => \Div12|auto_generated|divider|divider|op_8~0_combout\,
	datad => \Div12|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[33]~115_combout\);

-- Location: LCCOMB_X47_Y32_N4
\Div12|auto_generated|divider|divider|StageOut[33]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[33]~87_combout\ = (\Div12|auto_generated|divider|divider|op_9~2_combout\ & !\Div12|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div12|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[33]~87_combout\);

-- Location: LCCOMB_X47_Y32_N26
\Div12|auto_generated|divider|divider|StageOut[32]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[32]~109_combout\ = (\Div12|auto_generated|divider|divider|op_9~8_combout\ & (\Add75~2_combout\ $ (\Add75~16_combout\ $ (\Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~2_combout\,
	datab => \Add75~16_combout\,
	datac => \Div12|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Div12|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[32]~109_combout\);

-- Location: LCCOMB_X47_Y32_N30
\Div12|auto_generated|divider|divider|StageOut[32]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[32]~88_combout\ = (\Div12|auto_generated|divider|divider|op_9~0_combout\ & !\Div12|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div12|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[32]~88_combout\);

-- Location: LCCOMB_X48_Y30_N4
\Div12|auto_generated|divider|my_abs_num|cs1a[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ = \Add75~0_combout\ $ (((\Add75~16_combout\ & ((\vc|vga_data_0.y\(0)) # (!\vc|vga_data_0.y\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(1),
	datab => \Add75~16_combout\,
	datac => \Add75~0_combout\,
	datad => \vc|vga_data_0.y\(0),
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\);

-- Location: LCCOMB_X48_Y32_N22
\Div12|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_10~0_combout\ = \Div12|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ $ (VCC)
-- \Div12|auto_generated|divider|divider|op_10~1\ = CARRY(\Div12|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div12|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X48_Y32_N24
\Div12|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_10~2_combout\ = (\Div12|auto_generated|divider|divider|StageOut[32]~109_combout\ & (((!\Div12|auto_generated|divider|divider|op_10~1\)))) # (!\Div12|auto_generated|divider|divider|StageOut[32]~109_combout\ & 
-- ((\Div12|auto_generated|divider|divider|StageOut[32]~88_combout\ & (!\Div12|auto_generated|divider|divider|op_10~1\)) # (!\Div12|auto_generated|divider|divider|StageOut[32]~88_combout\ & ((\Div12|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div12|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div12|auto_generated|divider|divider|StageOut[32]~109_combout\ & !\Div12|auto_generated|divider|divider|StageOut[32]~88_combout\)) # (!\Div12|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[32]~109_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[32]~88_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_10~1\,
	combout => \Div12|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div12|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X48_Y32_N26
\Div12|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_10~4_combout\ = (\Div12|auto_generated|divider|divider|op_10~3\ & ((((\Div12|auto_generated|divider|divider|StageOut[33]~115_combout\) # (\Div12|auto_generated|divider|divider|StageOut[33]~87_combout\))))) # 
-- (!\Div12|auto_generated|divider|divider|op_10~3\ & ((\Div12|auto_generated|divider|divider|StageOut[33]~115_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[33]~87_combout\) # (GND))))
-- \Div12|auto_generated|divider|divider|op_10~5\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[33]~115_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[33]~87_combout\) # (!\Div12|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[33]~115_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[33]~87_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_10~3\,
	combout => \Div12|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div12|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X48_Y32_N28
\Div12|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[34]~86_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[34]~108_combout\ & !\Div12|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[34]~86_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[34]~108_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_10~5\,
	cout => \Div12|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X48_Y32_N30
\Div12|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_10~8_combout\ = \Div12|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div12|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X48_Y32_N10
\Div12|auto_generated|divider|divider|StageOut[38]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[38]~89_combout\ = (!\Div12|auto_generated|divider|divider|op_10~8_combout\ & \Div12|auto_generated|divider|divider|op_10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div12|auto_generated|divider|divider|op_10~4_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[38]~89_combout\);

-- Location: LCCOMB_X48_Y32_N18
\Div12|auto_generated|divider|divider|StageOut[38]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[38]~110_combout\ = (\Div12|auto_generated|divider|divider|op_10~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[33]~115_combout\) # ((!\Div12|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div12|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[33]~115_combout\,
	datab => \Div12|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div12|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_9~2_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[38]~110_combout\);

-- Location: LCCOMB_X47_Y32_N8
\Div12|auto_generated|divider|divider|StageOut[37]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[37]~111_combout\ = (\Div12|auto_generated|divider|divider|op_10~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[32]~109_combout\) # ((\Div12|auto_generated|divider|divider|op_9~0_combout\ & 
-- !\Div12|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_10~8_combout\,
	datab => \Div12|auto_generated|divider|divider|op_9~0_combout\,
	datac => \Div12|auto_generated|divider|divider|StageOut[32]~109_combout\,
	datad => \Div12|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[37]~111_combout\);

-- Location: LCCOMB_X48_Y32_N16
\Div12|auto_generated|divider|divider|StageOut[37]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[37]~90_combout\ = (!\Div12|auto_generated|divider|divider|op_10~8_combout\ & \Div12|auto_generated|divider|divider|op_10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_10~2_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[37]~90_combout\);

-- Location: LCCOMB_X49_Y32_N30
\Div12|auto_generated|divider|divider|StageOut[36]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[36]~91_combout\ = (\Div12|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ & \Div12|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datad => \Div12|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[36]~91_combout\);

-- Location: LCCOMB_X48_Y32_N14
\Div12|auto_generated|divider|divider|StageOut[36]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[36]~92_combout\ = (\Div12|auto_generated|divider|divider|op_10~0_combout\ & !\Div12|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_10~0_combout\,
	datac => \Div12|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[36]~92_combout\);

-- Location: LCCOMB_X52_Y32_N18
\Div12|auto_generated|divider|my_abs_num|cs1a[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ = \vc|vga_data_0.y\(1) $ (((\Add75~16_combout\ & \vc|vga_data_0.y\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datac => \vc|vga_data_0.y\(0),
	datad => \vc|vga_data_0.y\(1),
	combout => \Div12|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\);

-- Location: LCCOMB_X48_Y32_N0
\Div12|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_1~0_combout\ = \Div12|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ $ (GND)
-- \Div12|auto_generated|divider|divider|op_1~1\ = CARRY(!\Div12|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div12|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X48_Y32_N2
\Div12|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_1~2_combout\ = (\Div12|auto_generated|divider|divider|StageOut[36]~91_combout\ & (((!\Div12|auto_generated|divider|divider|op_1~1\)))) # (!\Div12|auto_generated|divider|divider|StageOut[36]~91_combout\ & 
-- ((\Div12|auto_generated|divider|divider|StageOut[36]~92_combout\ & (!\Div12|auto_generated|divider|divider|op_1~1\)) # (!\Div12|auto_generated|divider|divider|StageOut[36]~92_combout\ & ((\Div12|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div12|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div12|auto_generated|divider|divider|StageOut[36]~91_combout\ & !\Div12|auto_generated|divider|divider|StageOut[36]~92_combout\)) # (!\Div12|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[36]~91_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[36]~92_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_1~1\,
	combout => \Div12|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div12|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X48_Y32_N4
\Div12|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_1~4_combout\ = (\Div12|auto_generated|divider|divider|op_1~3\ & ((((\Div12|auto_generated|divider|divider|StageOut[37]~111_combout\) # (\Div12|auto_generated|divider|divider|StageOut[37]~90_combout\))))) # 
-- (!\Div12|auto_generated|divider|divider|op_1~3\ & ((\Div12|auto_generated|divider|divider|StageOut[37]~111_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[37]~90_combout\) # (GND))))
-- \Div12|auto_generated|divider|divider|op_1~5\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[37]~111_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[37]~90_combout\) # (!\Div12|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[37]~111_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[37]~90_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_1~3\,
	combout => \Div12|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div12|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X48_Y32_N6
\Div12|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[38]~89_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[38]~110_combout\ & !\Div12|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[38]~89_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[38]~110_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_1~5\,
	cout => \Div12|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X48_Y32_N8
\Div12|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_1~8_combout\ = \Div12|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div12|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X52_Y32_N30
\Div12|auto_generated|divider|divider|StageOut[42]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[42]~112_combout\ = (\Div12|auto_generated|divider|divider|op_1~8_combout\ & ((\Div12|auto_generated|divider|divider|StageOut[37]~111_combout\) # ((!\Div12|auto_generated|divider|divider|op_10~8_combout\ & 
-- \Div12|auto_generated|divider|divider|op_10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_10~8_combout\,
	datab => \Div12|auto_generated|divider|divider|op_10~2_combout\,
	datac => \Div12|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div12|auto_generated|divider|divider|StageOut[37]~111_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[42]~112_combout\);

-- Location: LCCOMB_X52_Y32_N28
\Div12|auto_generated|divider|divider|StageOut[42]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[42]~93_combout\ = (!\Div12|auto_generated|divider|divider|op_1~8_combout\ & \Div12|auto_generated|divider|divider|op_1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_1~4_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[42]~93_combout\);

-- Location: LCCOMB_X48_Y32_N20
\Div12|auto_generated|divider|divider|StageOut[41]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[41]~94_combout\ = (!\Div12|auto_generated|divider|divider|op_1~8_combout\ & \Div12|auto_generated|divider|divider|op_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div12|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div12|auto_generated|divider|divider|op_1~2_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[41]~94_combout\);

-- Location: LCCOMB_X48_Y32_N12
\Div12|auto_generated|divider|divider|StageOut[41]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[41]~116_combout\ = (\Div12|auto_generated|divider|divider|op_1~8_combout\ & ((\Div12|auto_generated|divider|divider|op_10~8_combout\ & ((\Div12|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\))) # 
-- (!\Div12|auto_generated|divider|divider|op_10~8_combout\ & (\Div12|auto_generated|divider|divider|op_10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_10~0_combout\,
	datab => \Div12|auto_generated|divider|divider|op_1~8_combout\,
	datac => \Div12|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div12|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[41]~116_combout\);

-- Location: LCCOMB_X52_Y32_N6
\Div12|auto_generated|divider|divider|StageOut[40]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|StageOut[40]~95_combout\ = (\Div12|auto_generated|divider|divider|op_1~8_combout\ & ((!\Div12|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\))) # (!\Div12|auto_generated|divider|divider|op_1~8_combout\ & 
-- (\Div12|auto_generated|divider|divider|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_1~0_combout\,
	datac => \Div12|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div12|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\,
	combout => \Div12|auto_generated|divider|divider|StageOut[40]~95_combout\);

-- Location: LCCOMB_X52_Y32_N20
\Div12|auto_generated|divider|divider|op_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_2~1_cout\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[40]~95_combout\ & \vc|vga_data_0.y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[40]~95_combout\,
	datab => \vc|vga_data_0.y\(0),
	datad => VCC,
	cout => \Div12|auto_generated|divider|divider|op_2~1_cout\);

-- Location: LCCOMB_X52_Y32_N22
\Div12|auto_generated|divider|divider|op_2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_2~3_cout\ = CARRY((!\Div12|auto_generated|divider|divider|StageOut[41]~94_combout\ & (!\Div12|auto_generated|divider|divider|StageOut[41]~116_combout\ & !\Div12|auto_generated|divider|divider|op_2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[41]~94_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[41]~116_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_2~1_cout\,
	cout => \Div12|auto_generated|divider|divider|op_2~3_cout\);

-- Location: LCCOMB_X52_Y32_N24
\Div12|auto_generated|divider|divider|op_2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_2~5_cout\ = CARRY((\Div12|auto_generated|divider|divider|StageOut[42]~112_combout\) # ((\Div12|auto_generated|divider|divider|StageOut[42]~93_combout\) # (!\Div12|auto_generated|divider|divider|op_2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|StageOut[42]~112_combout\,
	datab => \Div12|auto_generated|divider|divider|StageOut[42]~93_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|divider|op_2~3_cout\,
	cout => \Div12|auto_generated|divider|divider|op_2~5_cout\);

-- Location: LCCOMB_X52_Y32_N26
\Div12|auto_generated|divider|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|divider|op_2~6_combout\ = !\Div12|auto_generated|divider|divider|op_2~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div12|auto_generated|divider|divider|op_2~5_cout\,
	combout => \Div12|auto_generated|divider|divider|op_2~6_combout\);

-- Location: LCCOMB_X52_Y32_N10
\Div12|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|op_1~0_combout\ = \Div12|auto_generated|divider|divider|op_2~6_combout\ $ (VCC)
-- \Div12|auto_generated|divider|op_1~1\ = CARRY(\Div12|auto_generated|divider|divider|op_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_2~6_combout\,
	datad => VCC,
	combout => \Div12|auto_generated|divider|op_1~0_combout\,
	cout => \Div12|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X52_Y32_N4
\s_fouls_period_digit_row~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~2_combout\ = (!\s_fouls_period_digit_row~0_combout\ & ((\Add75~16_combout\ & ((\Div12|auto_generated|divider|op_1~0_combout\))) # (!\Add75~16_combout\ & (!\Div12|auto_generated|divider|divider|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \s_fouls_period_digit_row~0_combout\,
	datac => \Div12|auto_generated|divider|divider|op_2~6_combout\,
	datad => \Div12|auto_generated|divider|op_1~0_combout\,
	combout => \s_fouls_period_digit_row~2_combout\);

-- Location: LCCOMB_X47_Y34_N18
\Add73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add73~0_combout\ = (\vc|vga_data_0.y\(3) & (\vc|vga_data_0.y\(4) $ (VCC))) # (!\vc|vga_data_0.y\(3) & (\vc|vga_data_0.y\(4) & VCC))
-- \Add73~1\ = CARRY((\vc|vga_data_0.y\(3) & \vc|vga_data_0.y\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datab => \vc|vga_data_0.y\(4),
	datad => VCC,
	combout => \Add73~0_combout\,
	cout => \Add73~1\);

-- Location: LCCOMB_X47_Y34_N20
\Add73~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add73~2_combout\ = (\vc|vga_data_0.y\(5) & (!\Add73~1\)) # (!\vc|vga_data_0.y\(5) & ((\Add73~1\) # (GND)))
-- \Add73~3\ = CARRY((!\Add73~1\) # (!\vc|vga_data_0.y\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datad => VCC,
	cin => \Add73~1\,
	combout => \Add73~2_combout\,
	cout => \Add73~3\);

-- Location: LCCOMB_X47_Y34_N22
\Add73~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add73~4_combout\ = (\vc|vga_data_0.y\(6) & (\Add73~3\ $ (GND))) # (!\vc|vga_data_0.y\(6) & (!\Add73~3\ & VCC))
-- \Add73~5\ = CARRY((\vc|vga_data_0.y\(6) & !\Add73~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(6),
	datad => VCC,
	cin => \Add73~3\,
	combout => \Add73~4_combout\,
	cout => \Add73~5\);

-- Location: LCCOMB_X47_Y34_N24
\Add73~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add73~6_combout\ = (\vc|vga_data_0.y\(7) & (\Add73~5\ & VCC)) # (!\vc|vga_data_0.y\(7) & (!\Add73~5\))
-- \Add73~7\ = CARRY((!\vc|vga_data_0.y\(7) & !\Add73~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(7),
	datad => VCC,
	cin => \Add73~5\,
	combout => \Add73~6_combout\,
	cout => \Add73~7\);

-- Location: LCCOMB_X47_Y34_N26
\Add73~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add73~8_combout\ = (\vc|vga_data_0.y\(8) & (\Add73~7\ $ (GND))) # (!\vc|vga_data_0.y\(8) & (!\Add73~7\ & VCC))
-- \Add73~9\ = CARRY((\vc|vga_data_0.y\(8) & !\Add73~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(8),
	datad => VCC,
	cin => \Add73~7\,
	combout => \Add73~8_combout\,
	cout => \Add73~9\);

-- Location: LCCOMB_X47_Y34_N28
\Add73~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add73~10_combout\ = (\vc|vga_data_0.y\(9) & (\Add73~9\ & VCC)) # (!\vc|vga_data_0.y\(9) & (!\Add73~9\))
-- \Add73~11\ = CARRY((!\vc|vga_data_0.y\(9) & !\Add73~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(9),
	datad => VCC,
	cin => \Add73~9\,
	combout => \Add73~10_combout\,
	cout => \Add73~11\);

-- Location: LCCOMB_X47_Y34_N30
\Add73~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add73~12_combout\ = \Add73~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add73~11\,
	combout => \Add73~12_combout\);

-- Location: LCCOMB_X46_Y34_N24
\Div10|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (\Add73~12_combout\ & (!\vc|vga_data_0.y\(0) & (!\vc|vga_data_0.y\(2) & !\vc|vga_data_0.y\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add73~12_combout\,
	datab => \vc|vga_data_0.y\(0),
	datac => \vc|vga_data_0.y\(2),
	datad => \vc|vga_data_0.y\(1),
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X47_Y34_N12
\Div10|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\vc|vga_data_0.y\(3) & (!\Add73~0_combout\ & \Add73~12_combout\)) # (!\vc|vga_data_0.y\(3) & (\Add73~0_combout\ & 
-- !\Add73~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datab => \Add73~0_combout\,
	datac => \Add73~12_combout\,
	datad => \Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X47_Y34_N10
\Div10|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add73~12_combout\ & (!\Add73~2_combout\ & !\Add73~4_combout\)) # (!\Add73~12_combout\ & (\Add73~2_combout\ & 
-- \Add73~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add73~12_combout\,
	datab => \Add73~2_combout\,
	datac => \Add73~4_combout\,
	datad => \Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X48_Y36_N4
\Div10|auto_generated|divider|my_abs_num|cs1a[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\ = \Add73~8_combout\ $ (((\Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add73~6_combout\))) # (!\Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & 
-- (\Add73~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \Add73~12_combout\,
	datac => \Add73~6_combout\,
	datad => \Add73~8_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\);

-- Location: LCCOMB_X47_Y36_N2
\Div10|auto_generated|divider|divider|op_4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_4~0_combout\ = \Div10|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\ $ (VCC)
-- \Div10|auto_generated|divider|divider|op_4~1\ = CARRY(\Div10|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\,
	datad => VCC,
	combout => \Div10|auto_generated|divider|divider|op_4~0_combout\,
	cout => \Div10|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X47_Y34_N16
\Div10|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\Add73~12_combout\ & (!\Add73~6_combout\ & !\Add73~8_combout\)) # (!\Add73~12_combout\ & (\Add73~6_combout\ & 
-- \Add73~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add73~12_combout\,
	datab => \Add73~6_combout\,
	datac => \Add73~8_combout\,
	datad => \Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X47_Y34_N8
\Div10|auto_generated|divider|my_abs_num|cs1a[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ = (\Div10|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\Add73~12_combout\ $ (\Add73~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add73~12_combout\,
	datab => \Add73~10_combout\,
	datad => \Div10|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\);

-- Location: LCCOMB_X47_Y34_N14
\Div10|auto_generated|divider|my_abs_num|cs1a[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ = \Add73~12_combout\ $ (\Add73~10_combout\ $ (\Div10|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add73~12_combout\,
	datab => \Add73~10_combout\,
	datad => \Div10|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\);

-- Location: LCCOMB_X47_Y34_N0
\Div10|auto_generated|divider|divider|op_3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_3~0_combout\ = \Div10|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\ $ (VCC)
-- \Div10|auto_generated|divider|divider|op_3~1\ = CARRY(\Div10|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|my_abs_num|cs1a[9]~5_combout\,
	datad => VCC,
	combout => \Div10|auto_generated|divider|divider|op_3~0_combout\,
	cout => \Div10|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X47_Y34_N2
\Div10|auto_generated|divider|divider|op_3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_3~2_combout\ = (\Div10|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ & (!\Div10|auto_generated|divider|divider|op_3~1\)) # (!\Div10|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\ & 
-- ((\Div10|auto_generated|divider|divider|op_3~1\) # (GND)))
-- \Div10|auto_generated|divider|divider|op_3~3\ = CARRY((!\Div10|auto_generated|divider|divider|op_3~1\) # (!\Div10|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|my_abs_num|cs1a[9]~4_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_3~1\,
	combout => \Div10|auto_generated|divider|divider|op_3~2_combout\,
	cout => \Div10|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X47_Y34_N4
\Div10|auto_generated|divider|divider|op_3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_3~4_combout\ = \Div10|auto_generated|divider|divider|op_3~3\ $ (GND)
-- \Div10|auto_generated|divider|divider|op_3~5\ = CARRY(!\Div10|auto_generated|divider|divider|op_3~3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_3~3\,
	combout => \Div10|auto_generated|divider|divider|op_3~4_combout\,
	cout => \Div10|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X47_Y34_N6
\Div10|auto_generated|divider|divider|op_3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_3~6_combout\ = !\Div10|auto_generated|divider|divider|op_3~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|op_3~5\,
	combout => \Div10|auto_generated|divider|divider|op_3~6_combout\);

-- Location: LCCOMB_X46_Y36_N16
\Div10|auto_generated|divider|divider|StageOut[9]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[9]~96_combout\ = (\Div10|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\Div10|auto_generated|divider|divider|op_3~6_combout\ & (\Add73~12_combout\ $ (\Add73~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add73~12_combout\,
	datab => \Add73~10_combout\,
	datac => \Div10|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Div10|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[9]~96_combout\);

-- Location: LCCOMB_X46_Y34_N6
\Div10|auto_generated|divider|divider|StageOut[9]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[9]~66_combout\ = (\Div10|auto_generated|divider|divider|op_3~2_combout\ & !\Div10|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_3~2_combout\,
	datad => \Div10|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[9]~66_combout\);

-- Location: LCCOMB_X46_Y36_N14
\Div10|auto_generated|divider|divider|StageOut[8]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[8]~97_combout\ = (\Div10|auto_generated|divider|divider|op_3~6_combout\ & (\Add73~12_combout\ $ (\Add73~10_combout\ $ (\Div10|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add73~12_combout\,
	datab => \Add73~10_combout\,
	datac => \Div10|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \Div10|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[8]~97_combout\);

-- Location: LCCOMB_X46_Y34_N20
\Div10|auto_generated|divider|divider|StageOut[8]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[8]~67_combout\ = (\Div10|auto_generated|divider|divider|op_3~0_combout\ & !\Div10|auto_generated|divider|divider|op_3~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_3~0_combout\,
	datad => \Div10|auto_generated|divider|divider|op_3~6_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[8]~67_combout\);

-- Location: LCCOMB_X47_Y36_N4
\Div10|auto_generated|divider|divider|op_4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_4~2_combout\ = (\Div10|auto_generated|divider|divider|StageOut[8]~97_combout\ & (((!\Div10|auto_generated|divider|divider|op_4~1\)))) # (!\Div10|auto_generated|divider|divider|StageOut[8]~97_combout\ & 
-- ((\Div10|auto_generated|divider|divider|StageOut[8]~67_combout\ & (!\Div10|auto_generated|divider|divider|op_4~1\)) # (!\Div10|auto_generated|divider|divider|StageOut[8]~67_combout\ & ((\Div10|auto_generated|divider|divider|op_4~1\) # (GND)))))
-- \Div10|auto_generated|divider|divider|op_4~3\ = CARRY(((!\Div10|auto_generated|divider|divider|StageOut[8]~97_combout\ & !\Div10|auto_generated|divider|divider|StageOut[8]~67_combout\)) # (!\Div10|auto_generated|divider|divider|op_4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[8]~97_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[8]~67_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_4~1\,
	combout => \Div10|auto_generated|divider|divider|op_4~2_combout\,
	cout => \Div10|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X47_Y36_N6
\Div10|auto_generated|divider|divider|op_4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_4~4_combout\ = (\Div10|auto_generated|divider|divider|op_4~3\ & ((((\Div10|auto_generated|divider|divider|StageOut[9]~96_combout\) # (\Div10|auto_generated|divider|divider|StageOut[9]~66_combout\))))) # 
-- (!\Div10|auto_generated|divider|divider|op_4~3\ & ((\Div10|auto_generated|divider|divider|StageOut[9]~96_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[9]~66_combout\) # (GND))))
-- \Div10|auto_generated|divider|divider|op_4~5\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[9]~96_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[9]~66_combout\) # (!\Div10|auto_generated|divider|divider|op_4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[9]~96_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[9]~66_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_4~3\,
	combout => \Div10|auto_generated|divider|divider|op_4~4_combout\,
	cout => \Div10|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X47_Y36_N8
\Div10|auto_generated|divider|divider|op_4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_4~7_cout\ = CARRY((!\Div10|auto_generated|divider|divider|op_4~5\ & ((\Div10|auto_generated|divider|divider|op_3~6_combout\) # (!\Div10|auto_generated|divider|divider|op_3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_3~4_combout\,
	datab => \Div10|auto_generated|divider|divider|op_3~6_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_4~5\,
	cout => \Div10|auto_generated|divider|divider|op_4~7_cout\);

-- Location: LCCOMB_X47_Y36_N10
\Div10|auto_generated|divider|divider|op_4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_4~8_combout\ = \Div10|auto_generated|divider|divider|op_4~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|op_4~7_cout\,
	combout => \Div10|auto_generated|divider|divider|op_4~8_combout\);

-- Location: LCCOMB_X47_Y36_N26
\Div10|auto_generated|divider|divider|StageOut[12]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[12]~71_combout\ = (\Div10|auto_generated|divider|divider|op_4~0_combout\ & !\Div10|auto_generated|divider|divider|op_4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|divider|op_4~0_combout\,
	datad => \Div10|auto_generated|divider|divider|op_4~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[12]~71_combout\);

-- Location: LCCOMB_X47_Y36_N0
\Div10|auto_generated|divider|divider|StageOut[12]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[12]~70_combout\ = (\Div10|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\ & \Div10|auto_generated|divider|divider|op_4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\,
	datad => \Div10|auto_generated|divider|divider|op_4~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[12]~70_combout\);

-- Location: LCCOMB_X48_Y36_N10
\Div10|auto_generated|divider|my_abs_num|cs1a[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\ = \Add73~6_combout\ $ (\Add73~12_combout\ $ (\Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add73~6_combout\,
	datac => \Add73~12_combout\,
	datad => \Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\);

-- Location: LCCOMB_X47_Y36_N12
\Div10|auto_generated|divider|divider|op_5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_5~0_combout\ = \Div10|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\ $ (VCC)
-- \Div10|auto_generated|divider|divider|op_5~1\ = CARRY(\Div10|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|my_abs_num|cs1a[7]~7_combout\,
	datad => VCC,
	combout => \Div10|auto_generated|divider|divider|op_5~0_combout\,
	cout => \Div10|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X47_Y36_N14
\Div10|auto_generated|divider|divider|op_5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_5~2_combout\ = (\Div10|auto_generated|divider|divider|StageOut[12]~71_combout\ & (((!\Div10|auto_generated|divider|divider|op_5~1\)))) # (!\Div10|auto_generated|divider|divider|StageOut[12]~71_combout\ & 
-- ((\Div10|auto_generated|divider|divider|StageOut[12]~70_combout\ & (!\Div10|auto_generated|divider|divider|op_5~1\)) # (!\Div10|auto_generated|divider|divider|StageOut[12]~70_combout\ & ((\Div10|auto_generated|divider|divider|op_5~1\) # (GND)))))
-- \Div10|auto_generated|divider|divider|op_5~3\ = CARRY(((!\Div10|auto_generated|divider|divider|StageOut[12]~71_combout\ & !\Div10|auto_generated|divider|divider|StageOut[12]~70_combout\)) # (!\Div10|auto_generated|divider|divider|op_5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[12]~71_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[12]~70_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_5~1\,
	combout => \Div10|auto_generated|divider|divider|op_5~2_combout\,
	cout => \Div10|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X47_Y36_N24
\Div10|auto_generated|divider|divider|StageOut[14]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[14]~68_combout\ = (\Div10|auto_generated|divider|divider|op_4~4_combout\ & !\Div10|auto_generated|divider|divider|op_4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_4~4_combout\,
	datad => \Div10|auto_generated|divider|divider|op_4~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[14]~68_combout\);

-- Location: LCCOMB_X47_Y36_N28
\Div10|auto_generated|divider|divider|StageOut[14]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[14]~98_combout\ = (\Div10|auto_generated|divider|divider|op_4~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[9]~96_combout\) # ((\Div10|auto_generated|divider|divider|op_3~2_combout\ & 
-- !\Div10|auto_generated|divider|divider|op_3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_3~2_combout\,
	datab => \Div10|auto_generated|divider|divider|op_3~6_combout\,
	datac => \Div10|auto_generated|divider|divider|StageOut[9]~96_combout\,
	datad => \Div10|auto_generated|divider|divider|op_4~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[14]~98_combout\);

-- Location: LCCOMB_X47_Y36_N30
\Div10|auto_generated|divider|divider|StageOut[13]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[13]~69_combout\ = (\Div10|auto_generated|divider|divider|op_4~2_combout\ & !\Div10|auto_generated|divider|divider|op_4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div10|auto_generated|divider|divider|op_4~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[13]~69_combout\);

-- Location: LCCOMB_X47_Y36_N22
\Div10|auto_generated|divider|divider|StageOut[13]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[13]~99_combout\ = (\Div10|auto_generated|divider|divider|op_4~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[8]~97_combout\) # ((!\Div10|auto_generated|divider|divider|op_3~6_combout\ & 
-- \Div10|auto_generated|divider|divider|op_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[8]~97_combout\,
	datab => \Div10|auto_generated|divider|divider|op_3~6_combout\,
	datac => \Div10|auto_generated|divider|divider|op_3~0_combout\,
	datad => \Div10|auto_generated|divider|divider|op_4~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[13]~99_combout\);

-- Location: LCCOMB_X47_Y36_N16
\Div10|auto_generated|divider|divider|op_5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_5~4_combout\ = (\Div10|auto_generated|divider|divider|op_5~3\ & ((((\Div10|auto_generated|divider|divider|StageOut[13]~69_combout\) # (\Div10|auto_generated|divider|divider|StageOut[13]~99_combout\))))) # 
-- (!\Div10|auto_generated|divider|divider|op_5~3\ & ((\Div10|auto_generated|divider|divider|StageOut[13]~69_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[13]~99_combout\) # (GND))))
-- \Div10|auto_generated|divider|divider|op_5~5\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[13]~69_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[13]~99_combout\) # (!\Div10|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[13]~69_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[13]~99_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_5~3\,
	combout => \Div10|auto_generated|divider|divider|op_5~4_combout\,
	cout => \Div10|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X47_Y36_N18
\Div10|auto_generated|divider|divider|op_5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_5~7_cout\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[14]~68_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[14]~98_combout\ & !\Div10|auto_generated|divider|divider|op_5~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[14]~68_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[14]~98_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_5~5\,
	cout => \Div10|auto_generated|divider|divider|op_5~7_cout\);

-- Location: LCCOMB_X47_Y36_N20
\Div10|auto_generated|divider|divider|op_5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_5~8_combout\ = \Div10|auto_generated|divider|divider|op_5~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|op_5~7_cout\,
	combout => \Div10|auto_generated|divider|divider|op_5~8_combout\);

-- Location: LCCOMB_X48_Y36_N22
\Div10|auto_generated|divider|divider|StageOut[17]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[17]~73_combout\ = (\Div10|auto_generated|divider|divider|op_5~2_combout\ & !\Div10|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_5~2_combout\,
	datad => \Div10|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[17]~73_combout\);

-- Location: LCCOMB_X48_Y36_N24
\Div10|auto_generated|divider|divider|StageOut[17]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[17]~113_combout\ = (\Div10|auto_generated|divider|divider|op_5~8_combout\ & ((\Div10|auto_generated|divider|divider|op_4~8_combout\ & ((\Div10|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\))) # 
-- (!\Div10|auto_generated|divider|divider|op_4~8_combout\ & (\Div10|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_4~0_combout\,
	datab => \Div10|auto_generated|divider|divider|op_5~8_combout\,
	datac => \Div10|auto_generated|divider|my_abs_num|cs1a[8]~6_combout\,
	datad => \Div10|auto_generated|divider|divider|op_4~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[17]~113_combout\);

-- Location: LCCOMB_X48_Y36_N30
\Div10|auto_generated|divider|divider|StageOut[16]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[16]~101_combout\ = (\Div10|auto_generated|divider|divider|op_5~8_combout\ & (\Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\Add73~12_combout\ $ (\Add73~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \Add73~12_combout\,
	datac => \Add73~6_combout\,
	datad => \Div10|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[16]~101_combout\);

-- Location: LCCOMB_X48_Y36_N0
\Div10|auto_generated|divider|divider|StageOut[16]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[16]~74_combout\ = (\Div10|auto_generated|divider|divider|op_5~0_combout\ & !\Div10|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_5~0_combout\,
	datad => \Div10|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[16]~74_combout\);

-- Location: LCCOMB_X48_Y34_N24
\Div10|auto_generated|divider|my_abs_num|cs1a[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ = \Add73~4_combout\ $ (((\Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\Add73~2_combout\))) # (!\Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & 
-- (\Add73~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \Add73~4_combout\,
	datac => \Add73~12_combout\,
	datad => \Add73~2_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\);

-- Location: LCCOMB_X48_Y36_N12
\Div10|auto_generated|divider|divider|op_6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_6~0_combout\ = \Div10|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ $ (VCC)
-- \Div10|auto_generated|divider|divider|op_6~1\ = CARRY(\Div10|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datad => VCC,
	combout => \Div10|auto_generated|divider|divider|op_6~0_combout\,
	cout => \Div10|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X48_Y36_N14
\Div10|auto_generated|divider|divider|op_6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_6~2_combout\ = (\Div10|auto_generated|divider|divider|StageOut[16]~101_combout\ & (((!\Div10|auto_generated|divider|divider|op_6~1\)))) # (!\Div10|auto_generated|divider|divider|StageOut[16]~101_combout\ & 
-- ((\Div10|auto_generated|divider|divider|StageOut[16]~74_combout\ & (!\Div10|auto_generated|divider|divider|op_6~1\)) # (!\Div10|auto_generated|divider|divider|StageOut[16]~74_combout\ & ((\Div10|auto_generated|divider|divider|op_6~1\) # (GND)))))
-- \Div10|auto_generated|divider|divider|op_6~3\ = CARRY(((!\Div10|auto_generated|divider|divider|StageOut[16]~101_combout\ & !\Div10|auto_generated|divider|divider|StageOut[16]~74_combout\)) # (!\Div10|auto_generated|divider|divider|op_6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[16]~101_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[16]~74_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_6~1\,
	combout => \Div10|auto_generated|divider|divider|op_6~2_combout\,
	cout => \Div10|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X48_Y36_N16
\Div10|auto_generated|divider|divider|op_6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_6~4_combout\ = (\Div10|auto_generated|divider|divider|op_6~3\ & ((((\Div10|auto_generated|divider|divider|StageOut[17]~73_combout\) # (\Div10|auto_generated|divider|divider|StageOut[17]~113_combout\))))) # 
-- (!\Div10|auto_generated|divider|divider|op_6~3\ & ((\Div10|auto_generated|divider|divider|StageOut[17]~73_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[17]~113_combout\) # (GND))))
-- \Div10|auto_generated|divider|divider|op_6~5\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[17]~73_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[17]~113_combout\) # (!\Div10|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[17]~73_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[17]~113_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_6~3\,
	combout => \Div10|auto_generated|divider|divider|op_6~4_combout\,
	cout => \Div10|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X48_Y36_N8
\Div10|auto_generated|divider|divider|StageOut[18]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[18]~100_combout\ = (\Div10|auto_generated|divider|divider|op_5~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[13]~99_combout\) # ((!\Div10|auto_generated|divider|divider|op_4~8_combout\ & 
-- \Div10|auto_generated|divider|divider|op_4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_4~8_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[13]~99_combout\,
	datac => \Div10|auto_generated|divider|divider|op_4~2_combout\,
	datad => \Div10|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[18]~100_combout\);

-- Location: LCCOMB_X48_Y36_N28
\Div10|auto_generated|divider|divider|StageOut[18]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[18]~72_combout\ = (\Div10|auto_generated|divider|divider|op_5~4_combout\ & !\Div10|auto_generated|divider|divider|op_5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_5~4_combout\,
	datad => \Div10|auto_generated|divider|divider|op_5~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[18]~72_combout\);

-- Location: LCCOMB_X48_Y36_N18
\Div10|auto_generated|divider|divider|op_6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_6~7_cout\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[18]~100_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[18]~72_combout\ & !\Div10|auto_generated|divider|divider|op_6~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[18]~100_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[18]~72_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_6~5\,
	cout => \Div10|auto_generated|divider|divider|op_6~7_cout\);

-- Location: LCCOMB_X48_Y36_N20
\Div10|auto_generated|divider|divider|op_6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_6~8_combout\ = \Div10|auto_generated|divider|divider|op_6~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|op_6~7_cout\,
	combout => \Div10|auto_generated|divider|divider|op_6~8_combout\);

-- Location: LCCOMB_X48_Y36_N26
\Div10|auto_generated|divider|divider|StageOut[22]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[22]~75_combout\ = (\Div10|auto_generated|divider|divider|op_6~4_combout\ & !\Div10|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|divider|op_6~4_combout\,
	datad => \Div10|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[22]~75_combout\);

-- Location: LCCOMB_X48_Y34_N18
\Div10|auto_generated|divider|divider|StageOut[22]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[22]~102_combout\ = (\Div10|auto_generated|divider|divider|op_6~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[17]~113_combout\) # ((\Div10|auto_generated|divider|divider|op_5~2_combout\ & 
-- !\Div10|auto_generated|divider|divider|op_5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[17]~113_combout\,
	datab => \Div10|auto_generated|divider|divider|op_5~2_combout\,
	datac => \Div10|auto_generated|divider|divider|op_5~8_combout\,
	datad => \Div10|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[22]~102_combout\);

-- Location: LCCOMB_X48_Y34_N12
\Div10|auto_generated|divider|divider|StageOut[21]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[21]~103_combout\ = (\Div10|auto_generated|divider|divider|op_6~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[16]~101_combout\) # ((!\Div10|auto_generated|divider|divider|op_5~8_combout\ & 
-- \Div10|auto_generated|divider|divider|op_5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_5~8_combout\,
	datab => \Div10|auto_generated|divider|divider|op_5~0_combout\,
	datac => \Div10|auto_generated|divider|divider|StageOut[16]~101_combout\,
	datad => \Div10|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[21]~103_combout\);

-- Location: LCCOMB_X48_Y36_N6
\Div10|auto_generated|divider|divider|StageOut[21]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[21]~76_combout\ = (\Div10|auto_generated|divider|divider|op_6~2_combout\ & !\Div10|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_6~2_combout\,
	datad => \Div10|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[21]~76_combout\);

-- Location: LCCOMB_X48_Y34_N30
\Div10|auto_generated|divider|divider|StageOut[20]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[20]~78_combout\ = (\Div10|auto_generated|divider|divider|op_6~0_combout\ & !\Div10|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|divider|op_6~0_combout\,
	datad => \Div10|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[20]~78_combout\);

-- Location: LCCOMB_X48_Y34_N20
\Div10|auto_generated|divider|divider|StageOut[20]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[20]~77_combout\ = (\Div10|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\ & \Div10|auto_generated|divider|divider|op_6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datad => \Div10|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[20]~77_combout\);

-- Location: LCCOMB_X48_Y34_N0
\Div10|auto_generated|divider|my_abs_num|cs1a[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\ = \Add73~2_combout\ $ (\Add73~12_combout\ $ (\Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add73~2_combout\,
	datac => \Add73~12_combout\,
	datad => \Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\);

-- Location: LCCOMB_X48_Y34_N2
\Div10|auto_generated|divider|divider|op_7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_7~0_combout\ = \Div10|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\ $ (VCC)
-- \Div10|auto_generated|divider|divider|op_7~1\ = CARRY(\Div10|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|my_abs_num|cs1a[5]~9_combout\,
	datad => VCC,
	combout => \Div10|auto_generated|divider|divider|op_7~0_combout\,
	cout => \Div10|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X48_Y34_N4
\Div10|auto_generated|divider|divider|op_7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_7~2_combout\ = (\Div10|auto_generated|divider|divider|StageOut[20]~78_combout\ & (((!\Div10|auto_generated|divider|divider|op_7~1\)))) # (!\Div10|auto_generated|divider|divider|StageOut[20]~78_combout\ & 
-- ((\Div10|auto_generated|divider|divider|StageOut[20]~77_combout\ & (!\Div10|auto_generated|divider|divider|op_7~1\)) # (!\Div10|auto_generated|divider|divider|StageOut[20]~77_combout\ & ((\Div10|auto_generated|divider|divider|op_7~1\) # (GND)))))
-- \Div10|auto_generated|divider|divider|op_7~3\ = CARRY(((!\Div10|auto_generated|divider|divider|StageOut[20]~78_combout\ & !\Div10|auto_generated|divider|divider|StageOut[20]~77_combout\)) # (!\Div10|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[20]~78_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[20]~77_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_7~1\,
	combout => \Div10|auto_generated|divider|divider|op_7~2_combout\,
	cout => \Div10|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X48_Y34_N6
\Div10|auto_generated|divider|divider|op_7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_7~4_combout\ = (\Div10|auto_generated|divider|divider|op_7~3\ & ((((\Div10|auto_generated|divider|divider|StageOut[21]~103_combout\) # (\Div10|auto_generated|divider|divider|StageOut[21]~76_combout\))))) # 
-- (!\Div10|auto_generated|divider|divider|op_7~3\ & ((\Div10|auto_generated|divider|divider|StageOut[21]~103_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[21]~76_combout\) # (GND))))
-- \Div10|auto_generated|divider|divider|op_7~5\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[21]~103_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[21]~76_combout\) # (!\Div10|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[21]~103_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[21]~76_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_7~3\,
	combout => \Div10|auto_generated|divider|divider|op_7~4_combout\,
	cout => \Div10|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X48_Y34_N8
\Div10|auto_generated|divider|divider|op_7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_7~7_cout\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[22]~75_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[22]~102_combout\ & !\Div10|auto_generated|divider|divider|op_7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[22]~75_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[22]~102_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_7~5\,
	cout => \Div10|auto_generated|divider|divider|op_7~7_cout\);

-- Location: LCCOMB_X48_Y34_N10
\Div10|auto_generated|divider|divider|op_7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_7~8_combout\ = \Div10|auto_generated|divider|divider|op_7~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|op_7~7_cout\,
	combout => \Div10|auto_generated|divider|divider|op_7~8_combout\);

-- Location: LCCOMB_X48_Y34_N14
\Div10|auto_generated|divider|divider|StageOut[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[26]~79_combout\ = (\Div10|auto_generated|divider|divider|op_7~4_combout\ & !\Div10|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_7~4_combout\,
	datad => \Div10|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[26]~79_combout\);

-- Location: LCCOMB_X48_Y34_N22
\Div10|auto_generated|divider|divider|StageOut[26]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[26]~104_combout\ = (\Div10|auto_generated|divider|divider|op_7~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[21]~103_combout\) # ((\Div10|auto_generated|divider|divider|op_6~2_combout\ & 
-- !\Div10|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[21]~103_combout\,
	datab => \Div10|auto_generated|divider|divider|op_6~2_combout\,
	datac => \Div10|auto_generated|divider|divider|op_6~8_combout\,
	datad => \Div10|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[26]~104_combout\);

-- Location: LCCOMB_X48_Y34_N16
\Div10|auto_generated|divider|divider|StageOut[25]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[25]~80_combout\ = (\Div10|auto_generated|divider|divider|op_7~2_combout\ & !\Div10|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_7~2_combout\,
	datad => \Div10|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[25]~80_combout\);

-- Location: LCCOMB_X48_Y34_N28
\Div10|auto_generated|divider|divider|StageOut[25]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[25]~114_combout\ = (\Div10|auto_generated|divider|divider|op_7~8_combout\ & ((\Div10|auto_generated|divider|divider|op_6~8_combout\ & ((\Div10|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\))) # 
-- (!\Div10|auto_generated|divider|divider|op_6~8_combout\ & (\Div10|auto_generated|divider|divider|op_6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div10|auto_generated|divider|divider|op_6~0_combout\,
	datac => \Div10|auto_generated|divider|my_abs_num|cs1a[6]~8_combout\,
	datad => \Div10|auto_generated|divider|divider|op_6~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[25]~114_combout\);

-- Location: LCCOMB_X49_Y34_N30
\Div10|auto_generated|divider|divider|StageOut[24]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[24]~105_combout\ = (\Div10|auto_generated|divider|divider|op_7~8_combout\ & (\Add73~12_combout\ $ (\Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\Add73~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add73~12_combout\,
	datab => \Div10|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \Add73~2_combout\,
	datad => \Div10|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[24]~105_combout\);

-- Location: LCCOMB_X49_Y34_N0
\Div10|auto_generated|divider|divider|StageOut[24]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[24]~81_combout\ = (\Div10|auto_generated|divider|divider|op_7~0_combout\ & !\Div10|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_7~0_combout\,
	datad => \Div10|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[24]~81_combout\);

-- Location: LCCOMB_X49_Y34_N2
\Div10|auto_generated|divider|my_abs_num|cs1a[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ = \Add73~0_combout\ $ (((\Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (!\vc|vga_data_0.y\(3))) # (!\Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & 
-- ((\Add73~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datab => \Add73~12_combout\,
	datac => \Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add73~0_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\);

-- Location: LCCOMB_X49_Y34_N18
\Div10|auto_generated|divider|divider|op_8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_8~0_combout\ = \Div10|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ $ (VCC)
-- \Div10|auto_generated|divider|divider|op_8~1\ = CARRY(\Div10|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datad => VCC,
	combout => \Div10|auto_generated|divider|divider|op_8~0_combout\,
	cout => \Div10|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X49_Y34_N20
\Div10|auto_generated|divider|divider|op_8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_8~2_combout\ = (\Div10|auto_generated|divider|divider|StageOut[24]~105_combout\ & (((!\Div10|auto_generated|divider|divider|op_8~1\)))) # (!\Div10|auto_generated|divider|divider|StageOut[24]~105_combout\ & 
-- ((\Div10|auto_generated|divider|divider|StageOut[24]~81_combout\ & (!\Div10|auto_generated|divider|divider|op_8~1\)) # (!\Div10|auto_generated|divider|divider|StageOut[24]~81_combout\ & ((\Div10|auto_generated|divider|divider|op_8~1\) # (GND)))))
-- \Div10|auto_generated|divider|divider|op_8~3\ = CARRY(((!\Div10|auto_generated|divider|divider|StageOut[24]~105_combout\ & !\Div10|auto_generated|divider|divider|StageOut[24]~81_combout\)) # (!\Div10|auto_generated|divider|divider|op_8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[24]~105_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[24]~81_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_8~1\,
	combout => \Div10|auto_generated|divider|divider|op_8~2_combout\,
	cout => \Div10|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X49_Y34_N22
\Div10|auto_generated|divider|divider|op_8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_8~4_combout\ = (\Div10|auto_generated|divider|divider|op_8~3\ & ((((\Div10|auto_generated|divider|divider|StageOut[25]~80_combout\) # (\Div10|auto_generated|divider|divider|StageOut[25]~114_combout\))))) # 
-- (!\Div10|auto_generated|divider|divider|op_8~3\ & ((\Div10|auto_generated|divider|divider|StageOut[25]~80_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[25]~114_combout\) # (GND))))
-- \Div10|auto_generated|divider|divider|op_8~5\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[25]~80_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[25]~114_combout\) # (!\Div10|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[25]~80_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[25]~114_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_8~3\,
	combout => \Div10|auto_generated|divider|divider|op_8~4_combout\,
	cout => \Div10|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X49_Y34_N24
\Div10|auto_generated|divider|divider|op_8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_8~7_cout\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[26]~79_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[26]~104_combout\ & !\Div10|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[26]~79_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[26]~104_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_8~5\,
	cout => \Div10|auto_generated|divider|divider|op_8~7_cout\);

-- Location: LCCOMB_X49_Y34_N26
\Div10|auto_generated|divider|divider|op_8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_8~8_combout\ = \Div10|auto_generated|divider|divider|op_8~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|op_8~7_cout\,
	combout => \Div10|auto_generated|divider|divider|op_8~8_combout\);

-- Location: LCCOMB_X49_Y34_N8
\Div10|auto_generated|divider|divider|StageOut[30]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[30]~106_combout\ = (\Div10|auto_generated|divider|divider|op_8~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[25]~114_combout\) # ((!\Div10|auto_generated|divider|divider|op_7~8_combout\ & 
-- \Div10|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_7~8_combout\,
	datab => \Div10|auto_generated|divider|divider|op_7~2_combout\,
	datac => \Div10|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div10|auto_generated|divider|divider|StageOut[25]~114_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[30]~106_combout\);

-- Location: LCCOMB_X49_Y34_N4
\Div10|auto_generated|divider|divider|StageOut[30]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[30]~82_combout\ = (\Div10|auto_generated|divider|divider|op_8~4_combout\ & !\Div10|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_8~4_combout\,
	datad => \Div10|auto_generated|divider|divider|op_8~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[30]~82_combout\);

-- Location: LCCOMB_X49_Y34_N12
\Div10|auto_generated|divider|divider|StageOut[29]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[29]~107_combout\ = (\Div10|auto_generated|divider|divider|op_8~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[24]~105_combout\) # ((\Div10|auto_generated|divider|divider|op_7~0_combout\ & 
-- !\Div10|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[24]~105_combout\,
	datab => \Div10|auto_generated|divider|divider|op_7~0_combout\,
	datac => \Div10|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div10|auto_generated|divider|divider|op_7~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[29]~107_combout\);

-- Location: LCCOMB_X49_Y34_N6
\Div10|auto_generated|divider|divider|StageOut[29]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[29]~83_combout\ = (!\Div10|auto_generated|divider|divider|op_8~8_combout\ & \Div10|auto_generated|divider|divider|op_8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div10|auto_generated|divider|divider|op_8~2_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[29]~83_combout\);

-- Location: LCCOMB_X49_Y34_N10
\Div10|auto_generated|divider|divider|StageOut[28]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[28]~85_combout\ = (!\Div10|auto_generated|divider|divider|op_8~8_combout\ & \Div10|auto_generated|divider|divider|op_8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div10|auto_generated|divider|divider|op_8~0_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[28]~85_combout\);

-- Location: LCCOMB_X49_Y34_N28
\Div10|auto_generated|divider|divider|StageOut[28]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[28]~84_combout\ = (\Div10|auto_generated|divider|divider|op_8~8_combout\ & \Div10|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div10|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[28]~84_combout\);

-- Location: LCCOMB_X49_Y34_N16
\Div10|auto_generated|divider|my_abs_num|cs1a[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\ = \vc|vga_data_0.y\(3) $ (\Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\Add73~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datac => \Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Add73~12_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\);

-- Location: LCCOMB_X50_Y34_N20
\Div10|auto_generated|divider|divider|op_9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_9~0_combout\ = \Div10|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\ $ (GND)
-- \Div10|auto_generated|divider|divider|op_9~1\ = CARRY(!\Div10|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|my_abs_num|cs1a[3]~11_combout\,
	datad => VCC,
	combout => \Div10|auto_generated|divider|divider|op_9~0_combout\,
	cout => \Div10|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X50_Y34_N22
\Div10|auto_generated|divider|divider|op_9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_9~2_combout\ = (\Div10|auto_generated|divider|divider|StageOut[28]~85_combout\ & (((!\Div10|auto_generated|divider|divider|op_9~1\)))) # (!\Div10|auto_generated|divider|divider|StageOut[28]~85_combout\ & 
-- ((\Div10|auto_generated|divider|divider|StageOut[28]~84_combout\ & (!\Div10|auto_generated|divider|divider|op_9~1\)) # (!\Div10|auto_generated|divider|divider|StageOut[28]~84_combout\ & ((\Div10|auto_generated|divider|divider|op_9~1\) # (GND)))))
-- \Div10|auto_generated|divider|divider|op_9~3\ = CARRY(((!\Div10|auto_generated|divider|divider|StageOut[28]~85_combout\ & !\Div10|auto_generated|divider|divider|StageOut[28]~84_combout\)) # (!\Div10|auto_generated|divider|divider|op_9~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[28]~85_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[28]~84_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_9~1\,
	combout => \Div10|auto_generated|divider|divider|op_9~2_combout\,
	cout => \Div10|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X50_Y34_N24
\Div10|auto_generated|divider|divider|op_9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_9~4_combout\ = (\Div10|auto_generated|divider|divider|op_9~3\ & ((((\Div10|auto_generated|divider|divider|StageOut[29]~107_combout\) # (\Div10|auto_generated|divider|divider|StageOut[29]~83_combout\))))) # 
-- (!\Div10|auto_generated|divider|divider|op_9~3\ & ((\Div10|auto_generated|divider|divider|StageOut[29]~107_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[29]~83_combout\) # (GND))))
-- \Div10|auto_generated|divider|divider|op_9~5\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[29]~107_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[29]~83_combout\) # (!\Div10|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[29]~107_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[29]~83_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_9~3\,
	combout => \Div10|auto_generated|divider|divider|op_9~4_combout\,
	cout => \Div10|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X50_Y34_N26
\Div10|auto_generated|divider|divider|op_9~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_9~7_cout\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[30]~106_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[30]~82_combout\ & !\Div10|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[30]~106_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[30]~82_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_9~5\,
	cout => \Div10|auto_generated|divider|divider|op_9~7_cout\);

-- Location: LCCOMB_X50_Y34_N28
\Div10|auto_generated|divider|divider|op_9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_9~8_combout\ = \Div10|auto_generated|divider|divider|op_9~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|op_9~7_cout\,
	combout => \Div10|auto_generated|divider|divider|op_9~8_combout\);

-- Location: LCCOMB_X50_Y34_N18
\Div10|auto_generated|divider|divider|StageOut[32]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[32]~109_combout\ = (\Div10|auto_generated|divider|divider|op_9~8_combout\ & (\vc|vga_data_0.y\(3) $ (\Add73~12_combout\ $ (!\Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datab => \Add73~12_combout\,
	datac => \Div10|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \Div10|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[32]~109_combout\);

-- Location: LCCOMB_X50_Y34_N0
\Div10|auto_generated|divider|divider|StageOut[34]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[34]~86_combout\ = (\Div10|auto_generated|divider|divider|op_9~4_combout\ & !\Div10|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|divider|op_9~4_combout\,
	datad => \Div10|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[34]~86_combout\);

-- Location: LCCOMB_X50_Y34_N16
\Div10|auto_generated|divider|divider|StageOut[34]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[34]~108_combout\ = (\Div10|auto_generated|divider|divider|op_9~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[29]~107_combout\) # ((\Div10|auto_generated|divider|divider|op_8~2_combout\ & 
-- !\Div10|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[29]~107_combout\,
	datab => \Div10|auto_generated|divider|divider|op_8~2_combout\,
	datac => \Div10|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div10|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[34]~108_combout\);

-- Location: LCCOMB_X50_Y34_N30
\Div10|auto_generated|divider|divider|StageOut[33]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[33]~87_combout\ = (\Div10|auto_generated|divider|divider|op_9~2_combout\ & !\Div10|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div10|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[33]~87_combout\);

-- Location: LCCOMB_X50_Y34_N14
\Div10|auto_generated|divider|divider|StageOut[33]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[33]~115_combout\ = (\Div10|auto_generated|divider|divider|op_9~8_combout\ & ((\Div10|auto_generated|divider|divider|op_8~8_combout\ & (\Div10|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)) # 
-- (!\Div10|auto_generated|divider|divider|op_8~8_combout\ & ((\Div10|auto_generated|divider|divider|op_8~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datab => \Div10|auto_generated|divider|divider|op_8~0_combout\,
	datac => \Div10|auto_generated|divider|divider|op_8~8_combout\,
	datad => \Div10|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[33]~115_combout\);

-- Location: LCCOMB_X50_Y34_N2
\Div10|auto_generated|divider|divider|StageOut[32]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[32]~88_combout\ = (\Div10|auto_generated|divider|divider|op_9~0_combout\ & !\Div10|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|divider|op_9~0_combout\,
	datad => \Div10|auto_generated|divider|divider|op_9~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[32]~88_combout\);

-- Location: LCCOMB_X50_Y33_N0
\Div10|auto_generated|divider|my_abs_num|cs1a[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ = \vc|vga_data_0.y\(2) $ (((\Add73~12_combout\ & ((\vc|vga_data_0.y\(1)) # (\vc|vga_data_0.y\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(1),
	datab => \vc|vga_data_0.y\(0),
	datac => \Add73~12_combout\,
	datad => \vc|vga_data_0.y\(2),
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\);

-- Location: LCCOMB_X50_Y34_N4
\Div10|auto_generated|divider|divider|op_10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_10~0_combout\ = \Div10|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ $ (VCC)
-- \Div10|auto_generated|divider|divider|op_10~1\ = CARRY(\Div10|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datad => VCC,
	combout => \Div10|auto_generated|divider|divider|op_10~0_combout\,
	cout => \Div10|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X50_Y34_N6
\Div10|auto_generated|divider|divider|op_10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_10~2_combout\ = (\Div10|auto_generated|divider|divider|StageOut[32]~109_combout\ & (((!\Div10|auto_generated|divider|divider|op_10~1\)))) # (!\Div10|auto_generated|divider|divider|StageOut[32]~109_combout\ & 
-- ((\Div10|auto_generated|divider|divider|StageOut[32]~88_combout\ & (!\Div10|auto_generated|divider|divider|op_10~1\)) # (!\Div10|auto_generated|divider|divider|StageOut[32]~88_combout\ & ((\Div10|auto_generated|divider|divider|op_10~1\) # (GND)))))
-- \Div10|auto_generated|divider|divider|op_10~3\ = CARRY(((!\Div10|auto_generated|divider|divider|StageOut[32]~109_combout\ & !\Div10|auto_generated|divider|divider|StageOut[32]~88_combout\)) # (!\Div10|auto_generated|divider|divider|op_10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[32]~109_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[32]~88_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_10~1\,
	combout => \Div10|auto_generated|divider|divider|op_10~2_combout\,
	cout => \Div10|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X50_Y34_N8
\Div10|auto_generated|divider|divider|op_10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_10~4_combout\ = (\Div10|auto_generated|divider|divider|op_10~3\ & ((((\Div10|auto_generated|divider|divider|StageOut[33]~87_combout\) # (\Div10|auto_generated|divider|divider|StageOut[33]~115_combout\))))) # 
-- (!\Div10|auto_generated|divider|divider|op_10~3\ & ((\Div10|auto_generated|divider|divider|StageOut[33]~87_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[33]~115_combout\) # (GND))))
-- \Div10|auto_generated|divider|divider|op_10~5\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[33]~87_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[33]~115_combout\) # (!\Div10|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[33]~87_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[33]~115_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_10~3\,
	combout => \Div10|auto_generated|divider|divider|op_10~4_combout\,
	cout => \Div10|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X50_Y34_N10
\Div10|auto_generated|divider|divider|op_10~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_10~7_cout\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[34]~86_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[34]~108_combout\ & !\Div10|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[34]~86_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[34]~108_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_10~5\,
	cout => \Div10|auto_generated|divider|divider|op_10~7_cout\);

-- Location: LCCOMB_X50_Y34_N12
\Div10|auto_generated|divider|divider|op_10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_10~8_combout\ = \Div10|auto_generated|divider|divider|op_10~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|op_10~7_cout\,
	combout => \Div10|auto_generated|divider|divider|op_10~8_combout\);

-- Location: LCCOMB_X49_Y32_N22
\Div10|auto_generated|divider|divider|StageOut[37]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[37]~111_combout\ = (\Div10|auto_generated|divider|divider|op_10~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[32]~109_combout\) # ((\Div10|auto_generated|divider|divider|op_9~0_combout\ & 
-- !\Div10|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[32]~109_combout\,
	datab => \Div10|auto_generated|divider|divider|op_9~0_combout\,
	datac => \Div10|auto_generated|divider|divider|op_9~8_combout\,
	datad => \Div10|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[37]~111_combout\);

-- Location: LCCOMB_X49_Y32_N2
\Div10|auto_generated|divider|divider|StageOut[37]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[37]~90_combout\ = (\Div10|auto_generated|divider|divider|op_10~2_combout\ & !\Div10|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_10~2_combout\,
	datad => \Div10|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[37]~90_combout\);

-- Location: LCCOMB_X49_Y32_N10
\Div10|auto_generated|divider|divider|StageOut[36]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[36]~92_combout\ = (\Div10|auto_generated|divider|divider|op_10~0_combout\ & !\Div10|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div10|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[36]~92_combout\);

-- Location: LCCOMB_X49_Y32_N24
\Div10|auto_generated|divider|divider|StageOut[36]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[36]~91_combout\ = (\Div10|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\ & \Div10|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datad => \Div10|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[36]~91_combout\);

-- Location: LCCOMB_X50_Y32_N4
\Div10|auto_generated|divider|my_abs_num|cs1a[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ = \vc|vga_data_0.y\(1) $ (((\vc|vga_data_0.y\(0) & \Add73~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(1),
	datac => \vc|vga_data_0.y\(0),
	datad => \Add73~12_combout\,
	combout => \Div10|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\);

-- Location: LCCOMB_X49_Y32_N12
\Div10|auto_generated|divider|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_1~0_combout\ = \Div10|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\ $ (VCC)
-- \Div10|auto_generated|divider|divider|op_1~1\ = CARRY(\Div10|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\,
	datad => VCC,
	combout => \Div10|auto_generated|divider|divider|op_1~0_combout\,
	cout => \Div10|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X49_Y32_N14
\Div10|auto_generated|divider|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_1~2_combout\ = (\Div10|auto_generated|divider|divider|StageOut[36]~92_combout\ & (((!\Div10|auto_generated|divider|divider|op_1~1\)))) # (!\Div10|auto_generated|divider|divider|StageOut[36]~92_combout\ & 
-- ((\Div10|auto_generated|divider|divider|StageOut[36]~91_combout\ & (!\Div10|auto_generated|divider|divider|op_1~1\)) # (!\Div10|auto_generated|divider|divider|StageOut[36]~91_combout\ & ((\Div10|auto_generated|divider|divider|op_1~1\) # (GND)))))
-- \Div10|auto_generated|divider|divider|op_1~3\ = CARRY(((!\Div10|auto_generated|divider|divider|StageOut[36]~92_combout\ & !\Div10|auto_generated|divider|divider|StageOut[36]~91_combout\)) # (!\Div10|auto_generated|divider|divider|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[36]~92_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[36]~91_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_1~1\,
	combout => \Div10|auto_generated|divider|divider|op_1~2_combout\,
	cout => \Div10|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X49_Y32_N16
\Div10|auto_generated|divider|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_1~4_combout\ = (\Div10|auto_generated|divider|divider|op_1~3\ & ((((\Div10|auto_generated|divider|divider|StageOut[37]~111_combout\) # (\Div10|auto_generated|divider|divider|StageOut[37]~90_combout\))))) # 
-- (!\Div10|auto_generated|divider|divider|op_1~3\ & ((\Div10|auto_generated|divider|divider|StageOut[37]~111_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[37]~90_combout\) # (GND))))
-- \Div10|auto_generated|divider|divider|op_1~5\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[37]~111_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[37]~90_combout\) # (!\Div10|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[37]~111_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[37]~90_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_1~3\,
	combout => \Div10|auto_generated|divider|divider|op_1~4_combout\,
	cout => \Div10|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X49_Y32_N0
\Div10|auto_generated|divider|divider|StageOut[38]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[38]~110_combout\ = (\Div10|auto_generated|divider|divider|op_10~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[33]~115_combout\) # ((!\Div10|auto_generated|divider|divider|op_9~8_combout\ & 
-- \Div10|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[33]~115_combout\,
	datab => \Div10|auto_generated|divider|divider|op_9~8_combout\,
	datac => \Div10|auto_generated|divider|divider|op_9~2_combout\,
	datad => \Div10|auto_generated|divider|divider|op_10~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[38]~110_combout\);

-- Location: LCCOMB_X49_Y32_N4
\Div10|auto_generated|divider|divider|StageOut[38]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[38]~89_combout\ = (!\Div10|auto_generated|divider|divider|op_10~8_combout\ & \Div10|auto_generated|divider|divider|op_10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div10|auto_generated|divider|divider|op_10~4_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[38]~89_combout\);

-- Location: LCCOMB_X49_Y32_N18
\Div10|auto_generated|divider|divider|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_1~7_cout\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[38]~110_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[38]~89_combout\ & !\Div10|auto_generated|divider|divider|op_1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[38]~110_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[38]~89_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_1~5\,
	cout => \Div10|auto_generated|divider|divider|op_1~7_cout\);

-- Location: LCCOMB_X49_Y32_N20
\Div10|auto_generated|divider|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_1~8_combout\ = \Div10|auto_generated|divider|divider|op_1~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|op_1~7_cout\,
	combout => \Div10|auto_generated|divider|divider|op_1~8_combout\);

-- Location: LCCOMB_X49_Y32_N8
\Div10|auto_generated|divider|divider|StageOut[42]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[42]~93_combout\ = (\Div10|auto_generated|divider|divider|op_1~4_combout\ & !\Div10|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|divider|op_1~4_combout\,
	datad => \Div10|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[42]~93_combout\);

-- Location: LCCOMB_X49_Y32_N28
\Div10|auto_generated|divider|divider|StageOut[42]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[42]~112_combout\ = (\Div10|auto_generated|divider|divider|op_1~8_combout\ & ((\Div10|auto_generated|divider|divider|StageOut[37]~111_combout\) # ((\Div10|auto_generated|divider|divider|op_10~2_combout\ & 
-- !\Div10|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_10~2_combout\,
	datab => \Div10|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div10|auto_generated|divider|divider|StageOut[37]~111_combout\,
	datad => \Div10|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[42]~112_combout\);

-- Location: LCCOMB_X49_Y32_N26
\Div10|auto_generated|divider|divider|StageOut[41]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[41]~94_combout\ = (\Div10|auto_generated|divider|divider|op_1~2_combout\ & !\Div10|auto_generated|divider|divider|op_1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div10|auto_generated|divider|divider|op_1~2_combout\,
	datad => \Div10|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[41]~94_combout\);

-- Location: LCCOMB_X49_Y32_N6
\Div10|auto_generated|divider|divider|StageOut[41]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[41]~116_combout\ = (\Div10|auto_generated|divider|divider|op_1~8_combout\ & ((\Div10|auto_generated|divider|divider|op_10~8_combout\ & (\Div10|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\)) # 
-- (!\Div10|auto_generated|divider|divider|op_10~8_combout\ & ((\Div10|auto_generated|divider|divider|op_10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|my_abs_num|cs1a[2]~12_combout\,
	datab => \Div10|auto_generated|divider|divider|op_10~8_combout\,
	datac => \Div10|auto_generated|divider|divider|op_10~0_combout\,
	datad => \Div10|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[41]~116_combout\);

-- Location: LCCOMB_X50_Y32_N26
\Div10|auto_generated|divider|divider|StageOut[40]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|StageOut[40]~95_combout\ = (\Div10|auto_generated|divider|divider|op_1~8_combout\ & ((\Div10|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\))) # (!\Div10|auto_generated|divider|divider|op_1~8_combout\ & 
-- (\Div10|auto_generated|divider|divider|op_1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_1~0_combout\,
	datac => \Div10|auto_generated|divider|my_abs_num|cs1a[1]~13_combout\,
	datad => \Div10|auto_generated|divider|divider|op_1~8_combout\,
	combout => \Div10|auto_generated|divider|divider|StageOut[40]~95_combout\);

-- Location: LCCOMB_X50_Y32_N16
\Div10|auto_generated|divider|divider|op_2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_2~1_cout\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[40]~95_combout\ & \vc|vga_data_0.y\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[40]~95_combout\,
	datab => \vc|vga_data_0.y\(0),
	datad => VCC,
	cout => \Div10|auto_generated|divider|divider|op_2~1_cout\);

-- Location: LCCOMB_X50_Y32_N18
\Div10|auto_generated|divider|divider|op_2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_2~3_cout\ = CARRY((!\Div10|auto_generated|divider|divider|StageOut[41]~94_combout\ & (!\Div10|auto_generated|divider|divider|StageOut[41]~116_combout\ & !\Div10|auto_generated|divider|divider|op_2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[41]~94_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[41]~116_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_2~1_cout\,
	cout => \Div10|auto_generated|divider|divider|op_2~3_cout\);

-- Location: LCCOMB_X50_Y32_N20
\Div10|auto_generated|divider|divider|op_2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_2~5_cout\ = CARRY((\Div10|auto_generated|divider|divider|StageOut[42]~93_combout\) # ((\Div10|auto_generated|divider|divider|StageOut[42]~112_combout\) # (!\Div10|auto_generated|divider|divider|op_2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|StageOut[42]~93_combout\,
	datab => \Div10|auto_generated|divider|divider|StageOut[42]~112_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|divider|op_2~3_cout\,
	cout => \Div10|auto_generated|divider|divider|op_2~5_cout\);

-- Location: LCCOMB_X50_Y32_N22
\Div10|auto_generated|divider|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|divider|op_2~6_combout\ = !\Div10|auto_generated|divider|divider|op_2~5_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div10|auto_generated|divider|divider|op_2~5_cout\,
	combout => \Div10|auto_generated|divider|divider|op_2~6_combout\);

-- Location: LCCOMB_X50_Y32_N8
\Div10|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|op_1~0_combout\ = \Div10|auto_generated|divider|divider|op_2~6_combout\ $ (VCC)
-- \Div10|auto_generated|divider|op_1~1\ = CARRY(\Div10|auto_generated|divider|divider|op_2~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_2~6_combout\,
	datad => VCC,
	combout => \Div10|auto_generated|divider|op_1~0_combout\,
	cout => \Div10|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X50_Y32_N28
\s_fouls_period_digit_row~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~1_combout\ = (\s_fouls_period_digit_row~0_combout\ & ((\Add73~12_combout\ & ((\Div10|auto_generated|divider|op_1~0_combout\))) # (!\Add73~12_combout\ & (!\Div10|auto_generated|divider|divider|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_2~6_combout\,
	datab => \s_fouls_period_digit_row~0_combout\,
	datac => \Div10|auto_generated|divider|op_1~0_combout\,
	datad => \Add73~12_combout\,
	combout => \s_fouls_period_digit_row~1_combout\);

-- Location: LCCOMB_X50_Y32_N24
\s_fouls_period_digit_row~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~3_combout\ = (\s_fouls_period_digit_row~2_combout\) # (\s_fouls_period_digit_row~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_fouls_period_digit_row~2_combout\,
	datad => \s_fouls_period_digit_row~1_combout\,
	combout => \s_fouls_period_digit_row~3_combout\);

-- Location: LCCOMB_X53_Y32_N24
\s_fouls_period_digit_row[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row[0]~4_combout\ = (!\s_fouls_period_digit_column[0]~21_combout\ & (\s_score_digit_column[0]~10_combout\ & ((\s_fouls_period_digit_row~0_combout\) # (!\sequential~172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~21_combout\,
	datab => \s_score_digit_column[0]~10_combout\,
	datac => \sequential~172_combout\,
	datad => \s_fouls_period_digit_row~0_combout\,
	combout => \s_fouls_period_digit_row[0]~4_combout\);

-- Location: FF_X50_Y32_N25
\s_fouls_period_digit_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_fouls_period_digit_row~3_combout\,
	ena => \s_fouls_period_digit_row[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_fouls_period_digit_row(0));

-- Location: LCCOMB_X50_Y32_N10
\Div10|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|op_1~2_combout\ = (\Div10|auto_generated|divider|divider|op_1~8_combout\ & (!\Div10|auto_generated|divider|op_1~1\)) # (!\Div10|auto_generated|divider|divider|op_1~8_combout\ & ((\Div10|auto_generated|divider|op_1~1\) # 
-- (GND)))
-- \Div10|auto_generated|divider|op_1~3\ = CARRY((!\Div10|auto_generated|divider|op_1~1\) # (!\Div10|auto_generated|divider|divider|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div10|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|op_1~1\,
	combout => \Div10|auto_generated|divider|op_1~2_combout\,
	cout => \Div10|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X50_Y32_N30
\s_fouls_period_digit_row~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~5_combout\ = (\s_fouls_period_digit_row~0_combout\ & ((\Add73~12_combout\ & ((\Div10|auto_generated|divider|op_1~2_combout\))) # (!\Add73~12_combout\ & (!\Div10|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add73~12_combout\,
	datab => \Div10|auto_generated|divider|divider|op_1~8_combout\,
	datac => \s_fouls_period_digit_row~0_combout\,
	datad => \Div10|auto_generated|divider|op_1~2_combout\,
	combout => \s_fouls_period_digit_row~5_combout\);

-- Location: LCCOMB_X52_Y32_N12
\Div12|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|op_1~2_combout\ = (\Div12|auto_generated|divider|divider|op_1~8_combout\ & (!\Div12|auto_generated|divider|op_1~1\)) # (!\Div12|auto_generated|divider|divider|op_1~8_combout\ & ((\Div12|auto_generated|divider|op_1~1\) # 
-- (GND)))
-- \Div12|auto_generated|divider|op_1~3\ = CARRY((!\Div12|auto_generated|divider|op_1~1\) # (!\Div12|auto_generated|divider|divider|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div12|auto_generated|divider|divider|op_1~8_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|op_1~1\,
	combout => \Div12|auto_generated|divider|op_1~2_combout\,
	cout => \Div12|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X52_Y32_N2
\s_fouls_period_digit_row~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~6_combout\ = (!\s_fouls_period_digit_row~0_combout\ & ((\Add75~16_combout\ & ((\Div12|auto_generated|divider|op_1~2_combout\))) # (!\Add75~16_combout\ & (!\Div12|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \s_fouls_period_digit_row~0_combout\,
	datac => \Div12|auto_generated|divider|divider|op_1~8_combout\,
	datad => \Div12|auto_generated|divider|op_1~2_combout\,
	combout => \s_fouls_period_digit_row~6_combout\);

-- Location: LCCOMB_X52_Y32_N0
\s_fouls_period_digit_row~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~7_combout\ = (\s_fouls_period_digit_row~5_combout\) # (\s_fouls_period_digit_row~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_fouls_period_digit_row~5_combout\,
	datad => \s_fouls_period_digit_row~6_combout\,
	combout => \s_fouls_period_digit_row~7_combout\);

-- Location: FF_X52_Y32_N1
\s_fouls_period_digit_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_fouls_period_digit_row~7_combout\,
	ena => \s_fouls_period_digit_row[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_fouls_period_digit_row(1));

-- Location: LCCOMB_X50_Y32_N12
\Div10|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|op_1~4_combout\ = (\Div10|auto_generated|divider|divider|op_10~8_combout\ & (\Div10|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div10|auto_generated|divider|divider|op_10~8_combout\ & (!\Div10|auto_generated|divider|op_1~3\ 
-- & VCC))
-- \Div10|auto_generated|divider|op_1~5\ = CARRY((\Div10|auto_generated|divider|divider|op_10~8_combout\ & !\Div10|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_10~8_combout\,
	datad => VCC,
	cin => \Div10|auto_generated|divider|op_1~3\,
	combout => \Div10|auto_generated|divider|op_1~4_combout\,
	cout => \Div10|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X50_Y32_N0
\s_fouls_period_digit_row~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~8_combout\ = (\s_fouls_period_digit_row~0_combout\ & ((\Add73~12_combout\ & ((\Div10|auto_generated|divider|op_1~4_combout\))) # (!\Add73~12_combout\ & (!\Div10|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_10~8_combout\,
	datab => \Add73~12_combout\,
	datac => \s_fouls_period_digit_row~0_combout\,
	datad => \Div10|auto_generated|divider|op_1~4_combout\,
	combout => \s_fouls_period_digit_row~8_combout\);

-- Location: LCCOMB_X52_Y32_N14
\Div12|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|op_1~4_combout\ = (\Div12|auto_generated|divider|divider|op_10~8_combout\ & (\Div12|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div12|auto_generated|divider|divider|op_10~8_combout\ & (!\Div12|auto_generated|divider|op_1~3\ 
-- & VCC))
-- \Div12|auto_generated|divider|op_1~5\ = CARRY((\Div12|auto_generated|divider|divider|op_10~8_combout\ & !\Div12|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div12|auto_generated|divider|divider|op_10~8_combout\,
	datad => VCC,
	cin => \Div12|auto_generated|divider|op_1~3\,
	combout => \Div12|auto_generated|divider|op_1~4_combout\,
	cout => \Div12|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X53_Y32_N10
\s_fouls_period_digit_row~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~9_combout\ = (!\s_fouls_period_digit_row~0_combout\ & ((\Add75~16_combout\ & ((\Div12|auto_generated|divider|op_1~4_combout\))) # (!\Add75~16_combout\ & (!\Div12|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_row~0_combout\,
	datab => \Add75~16_combout\,
	datac => \Div12|auto_generated|divider|divider|op_10~8_combout\,
	datad => \Div12|auto_generated|divider|op_1~4_combout\,
	combout => \s_fouls_period_digit_row~9_combout\);

-- Location: LCCOMB_X53_Y32_N12
\s_fouls_period_digit_row~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~10_combout\ = (\s_fouls_period_digit_row~8_combout\) # (\s_fouls_period_digit_row~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_fouls_period_digit_row~8_combout\,
	datad => \s_fouls_period_digit_row~9_combout\,
	combout => \s_fouls_period_digit_row~10_combout\);

-- Location: FF_X53_Y32_N13
\s_fouls_period_digit_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_fouls_period_digit_row~10_combout\,
	ena => \s_fouls_period_digit_row[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_fouls_period_digit_row(2));

-- Location: LCCOMB_X52_Y32_N16
\Div12|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div12|auto_generated|divider|op_1~6_combout\ = \Div12|auto_generated|divider|op_1~5\ $ (\Div12|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div12|auto_generated|divider|divider|op_9~8_combout\,
	cin => \Div12|auto_generated|divider|op_1~5\,
	combout => \Div12|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X52_Y32_N8
\s_fouls_period_digit_row~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~12_combout\ = (!\s_fouls_period_digit_row~0_combout\ & ((\Add75~16_combout\ & ((\Div12|auto_generated|divider|op_1~6_combout\))) # (!\Add75~16_combout\ & (!\Div12|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add75~16_combout\,
	datab => \Div12|auto_generated|divider|divider|op_9~8_combout\,
	datac => \s_fouls_period_digit_row~0_combout\,
	datad => \Div12|auto_generated|divider|op_1~6_combout\,
	combout => \s_fouls_period_digit_row~12_combout\);

-- Location: LCCOMB_X50_Y32_N14
\Div10|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div10|auto_generated|divider|op_1~6_combout\ = \Div10|auto_generated|divider|divider|op_9~8_combout\ $ (\Div10|auto_generated|divider|op_1~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_9~8_combout\,
	cin => \Div10|auto_generated|divider|op_1~5\,
	combout => \Div10|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X50_Y32_N2
\s_fouls_period_digit_row~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~11_combout\ = (\s_fouls_period_digit_row~0_combout\ & ((\Add73~12_combout\ & ((\Div10|auto_generated|divider|op_1~6_combout\))) # (!\Add73~12_combout\ & (!\Div10|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div10|auto_generated|divider|divider|op_9~8_combout\,
	datab => \s_fouls_period_digit_row~0_combout\,
	datac => \Div10|auto_generated|divider|op_1~6_combout\,
	datad => \Add73~12_combout\,
	combout => \s_fouls_period_digit_row~11_combout\);

-- Location: LCCOMB_X50_Y32_N6
\s_fouls_period_digit_row~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_fouls_period_digit_row~13_combout\ = (\s_fouls_period_digit_row~12_combout\) # (\s_fouls_period_digit_row~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \s_fouls_period_digit_row~12_combout\,
	datad => \s_fouls_period_digit_row~11_combout\,
	combout => \s_fouls_period_digit_row~13_combout\);

-- Location: FF_X50_Y32_N7
\s_fouls_period_digit_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_fouls_period_digit_row~13_combout\,
	ena => \s_fouls_period_digit_row[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_fouls_period_digit_row(3));

-- Location: LCCOMB_X75_Y13_N28
\s_char_3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~8_combout\ = (\s_fouls_period_digit_column[0]~18_combout\ & (((\s_fouls_period_digit_column[0]~17_combout\) # (\counterUp_local_fouls|s_count\(0))))) # (!\s_fouls_period_digit_column[0]~18_combout\ & (!\counterUp_period|s_count\(0) & 
-- (!\s_fouls_period_digit_column[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \counterUp_period|s_count\(0),
	datac => \s_fouls_period_digit_column[0]~17_combout\,
	datad => \counterUp_local_fouls|s_count\(0),
	combout => \s_char_3~8_combout\);

-- Location: LCCOMB_X75_Y13_N18
\s_char_3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~9_combout\ = (\s_fouls_period_digit_column[0]~17_combout\ & ((\s_char_3~8_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\s_char_3~8_combout\ & 
-- ((!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))) # (!\s_fouls_period_digit_column[0]~17_combout\ & (((\s_char_3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \s_fouls_period_digit_column[0]~17_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \s_char_3~8_combout\,
	combout => \s_char_3~9_combout\);

-- Location: LCCOMB_X69_Y32_N6
\s_char_3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~16_combout\ = (\sequential~156_combout\ & ((\sequential~158_combout\ & ((\s_char_3~9_combout\))) # (!\sequential~158_combout\ & (\counterUp_visit_fouls|s_count\(0))))) # (!\sequential~156_combout\ & (((\s_char_3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~156_combout\,
	datab => \counterUp_visit_fouls|s_count\(0),
	datac => \sequential~158_combout\,
	datad => \s_char_3~9_combout\,
	combout => \s_char_3~16_combout\);

-- Location: FF_X69_Y32_N7
\s_char_3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_3~16_combout\,
	ena => \s_fouls_period_digit_column[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_3(0));

-- Location: LCCOMB_X75_Y13_N20
\s_char_3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~10_combout\ = (\s_fouls_period_digit_column[0]~18_combout\ & (\s_fouls_period_digit_column[0]~17_combout\)) # (!\s_fouls_period_digit_column[0]~18_combout\ & ((\s_fouls_period_digit_column[0]~17_combout\ & 
-- (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # (!\s_fouls_period_digit_column[0]~17_combout\ & ((\counterUp_period|s_count\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \s_fouls_period_digit_column[0]~17_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \counterUp_period|s_count\(1),
	combout => \s_char_3~10_combout\);

-- Location: LCCOMB_X75_Y13_N26
\s_char_3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~11_combout\ = (\s_char_3~10_combout\ & (((!\s_fouls_period_digit_column[0]~18_combout\)) # (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\s_char_3~10_combout\ & 
-- (((\s_fouls_period_digit_column[0]~18_combout\ & \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \s_char_3~10_combout\,
	datac => \s_fouls_period_digit_column[0]~18_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	combout => \s_char_3~11_combout\);

-- Location: LCCOMB_X69_Y32_N28
\s_char_3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~17_combout\ = (\sequential~156_combout\ & ((\sequential~158_combout\ & ((\s_char_3~11_combout\))) # (!\sequential~158_combout\ & (\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\)))) # (!\sequential~156_combout\ & 
-- (((\s_char_3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~156_combout\,
	datab => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[57]~86_combout\,
	datac => \sequential~158_combout\,
	datad => \s_char_3~11_combout\,
	combout => \s_char_3~17_combout\);

-- Location: FF_X69_Y32_N29
\s_char_3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_3~17_combout\,
	ena => \s_fouls_period_digit_column[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_3(1));

-- Location: LCCOMB_X75_Y13_N0
\s_char_3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~12_combout\ = (\s_fouls_period_digit_column[0]~18_combout\ & (((\s_fouls_period_digit_column[0]~17_combout\) # (\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\)))) # (!\s_fouls_period_digit_column[0]~18_combout\ & 
-- (\counterUp_period|s_count\(2) & (!\s_fouls_period_digit_column[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \counterUp_period|s_count\(2),
	datac => \s_fouls_period_digit_column[0]~17_combout\,
	datad => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	combout => \s_char_3~12_combout\);

-- Location: LCCOMB_X75_Y13_N6
\s_char_3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~13_combout\ = (\s_fouls_period_digit_column[0]~17_combout\ & ((\s_char_3~12_combout\ & ((!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\s_char_3~12_combout\ & 
-- (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))) # (!\s_fouls_period_digit_column[0]~17_combout\ & (((\s_char_3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \s_fouls_period_digit_column[0]~17_combout\,
	datad => \s_char_3~12_combout\,
	combout => \s_char_3~13_combout\);

-- Location: LCCOMB_X69_Y32_N10
\s_char_3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~18_combout\ = (\sequential~156_combout\ & ((\sequential~158_combout\ & (\s_char_3~13_combout\)) # (!\sequential~158_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\))))) # (!\sequential~156_combout\ & 
-- (((\s_char_3~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~156_combout\,
	datab => \sequential~158_combout\,
	datac => \s_char_3~13_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[58]~87_combout\,
	combout => \s_char_3~18_combout\);

-- Location: FF_X69_Y32_N11
\s_char_3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_3~18_combout\,
	ena => \s_fouls_period_digit_column[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_3(2));

-- Location: LCCOMB_X75_Y13_N12
\s_char_3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~14_combout\ = (\s_fouls_period_digit_column[0]~18_combout\ & (\s_fouls_period_digit_column[0]~17_combout\)) # (!\s_fouls_period_digit_column[0]~18_combout\ & ((\s_fouls_period_digit_column[0]~17_combout\ & 
-- (!\Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\s_fouls_period_digit_column[0]~17_combout\ & ((\counterUp_period|s_count\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \s_fouls_period_digit_column[0]~17_combout\,
	datac => \Bin2BCD_local|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \counterUp_period|s_count\(3),
	combout => \s_char_3~14_combout\);

-- Location: LCCOMB_X75_Y13_N2
\s_char_3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~15_combout\ = (\s_fouls_period_digit_column[0]~18_combout\ & ((\s_char_3~14_combout\ & (!\Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\s_char_3~14_combout\ & 
-- ((\Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\))))) # (!\s_fouls_period_digit_column[0]~18_combout\ & (((\s_char_3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_fouls_period_digit_column[0]~18_combout\,
	datab => \Bin2BCD_visit|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Bin2BCD_local|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	datad => \s_char_3~14_combout\,
	combout => \s_char_3~15_combout\);

-- Location: LCCOMB_X69_Y32_N8
\s_char_3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char_3~19_combout\ = (\sequential~156_combout\ & ((\sequential~158_combout\ & (\s_char_3~15_combout\)) # (!\sequential~158_combout\ & ((\Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\))))) # (!\sequential~156_combout\ & 
-- (\s_char_3~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~156_combout\,
	datab => \s_char_3~15_combout\,
	datac => \sequential~158_combout\,
	datad => \Bin2BCD_visit|Mod0|auto_generated|divider|divider|StageOut[59]~88_combout\,
	combout => \s_char_3~19_combout\);

-- Location: FF_X69_Y32_N9
\s_char_3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char_3~19_combout\,
	ena => \s_fouls_period_digit_column[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char_3(3));

-- Location: M9K_X64_Y32_N0
\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000001400000014000000000000001400000014000000540000015000000540000005005000050150000155400000550000000000000000000000000000000000000000000000001000000150000015400001540000054000000154000000154000000150000000100000000000000000000000000000000000000000000000000000000000000000000000000005555400055554000000000000000000055554000555540000000000000000000000000000000000000000000000000000000000000000000400000005400000015400000015400000015000001540000154000005400000040000000000000000000000000000000000000",
	mem_init2 => X"00004000000100000001000000014000000140000000000000000000000000000000000000014000000140000000000000000000000000000000000000000000000000000000000000000000000140000001400000000000000000000000000000000000000140000001400000000000000000000000000000000000000000000000000000000000000554000015550000140500005000000051500000555400005415000050050000500500001405000015540000055000000000000000000000000000000000000005500000155400005005000050050000500500001554000015540000500500005005000050050000155400000550000000000000000000",
	mem_init1 => X"00000000000000000000500000005000000050000001500000014000000140000001400000050000000500000014000000555500005555000000000000000000000000000000000000055000001554000050140000500500005005000054150000155500000545000000050000501400005554000015500000000000000000000000000000000000000550000015540000541500005005000050000000540000001555000005550000000500000014000015540000155400000000000000000000000000000000000014000000140000005555000055550000140500001414000014500000145000001540000015000000150000001400000000000000000000",
	mem_init0 => X"00000000000000000005500000155400005415000050050000500000005400000015400000154000005000000050150000555400001550000000000000000000000000000000000000555500005555000000140000015000000540000015000000140000005000000050050000501500001554000005500000000000000000000000000000000000000140000001400000014000000140000001400000014000000140000001410000014500000154000001500000014000000000000000000000000000000000000005500000155400005415000050050000500500005005000050050000500500005005000054150000155400000550000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Scoreboard.Scoreboard3.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "font_16x16_bold:fouls_period_digits_FONT|altsyncram:Mux0_rtl_0|altsyncram_u901:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 8192,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portaaddr => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X54_Y31_N20
\sequential~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~54_combout\ = (\vc|vga_data_0.x\(7)) # ((\LessThan25~1_combout\ & ((\vc|vga_data_0.x\(4)) # (!\LessThan14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan25~1_combout\,
	datab => \LessThan14~1_combout\,
	datac => \vc|vga_data_0.x\(7),
	datad => \vc|vga_data_0.x\(4),
	combout => \sequential~54_combout\);

-- Location: LCCOMB_X49_Y31_N4
\LessThan102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan102~0_combout\ = (((!\vc|vga_data_0.y\(3)) # (!\vc|vga_data_0.y\(2))) # (!\vc|vga_data_0.y\(4))) # (!\vc|vga_data_0.y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(1),
	datab => \vc|vga_data_0.y\(4),
	datac => \vc|vga_data_0.y\(2),
	datad => \vc|vga_data_0.y\(3),
	combout => \LessThan102~0_combout\);

-- Location: LCCOMB_X53_Y31_N2
\LessThan102~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan102~1_combout\ = (!\vc|vga_data_0.y\(7) & (((!\vc|vga_data_0.y\(5) & \LessThan102~0_combout\)) # (!\vc|vga_data_0.y\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datab => \LessThan102~0_combout\,
	datac => \vc|vga_data_0.y\(7),
	datad => \vc|vga_data_0.y\(6),
	combout => \LessThan102~1_combout\);

-- Location: LCCOMB_X53_Y31_N20
\sequential~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~52_combout\ = (!\vc|vga_data_0.y\(9) & (((!\LessThan23~2_combout\ & \LessThan45~2_combout\)) # (!\LessThan101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(9),
	datab => \LessThan23~2_combout\,
	datac => \LessThan45~2_combout\,
	datad => \LessThan101~0_combout\,
	combout => \sequential~52_combout\);

-- Location: LCCOMB_X53_Y31_N28
\sequential~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~53_combout\ = (\sequential~52_combout\ & ((\vc|vga_data_0.y\(9)) # ((!\LessThan102~1_combout\ & \vc|vga_data_0.y\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(9),
	datab => \LessThan102~1_combout\,
	datac => \vc|vga_data_0.y\(8),
	datad => \sequential~52_combout\,
	combout => \sequential~53_combout\);

-- Location: LCCOMB_X53_Y35_N26
\sequential~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~55_combout\ = (\sequential~54_combout\ & (\sequential~53_combout\ & !\LessThan98~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~54_combout\,
	datac => \sequential~53_combout\,
	datad => \LessThan98~0_combout\,
	combout => \sequential~55_combout\);

-- Location: LCCOMB_X52_Y35_N30
\guest_fouls~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \guest_fouls~0_combout\ = (!\sequential~46_combout\ & (!\sequential~51_combout\ & (!\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & \sequential~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~46_combout\,
	datab => \sequential~51_combout\,
	datac => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \sequential~55_combout\,
	combout => \guest_fouls~0_combout\);

-- Location: FF_X52_Y35_N31
guest_fouls : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \guest_fouls~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \guest_fouls~q\);

-- Location: LCCOMB_X57_Y32_N24
\sequential~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~56_combout\ = (!\vc|vga_data_0.x\(6) & (((!\LessThan25~0_combout\) # (!\LessThan24~4_combout\)) # (!\sequential~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~44_combout\,
	datab => \LessThan24~4_combout\,
	datac => \vc|vga_data_0.x\(6),
	datad => \LessThan25~0_combout\,
	combout => \sequential~56_combout\);

-- Location: LCCOMB_X57_Y32_N30
\sequential~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~57_combout\ = ((!\vc|vga_data_0.x\(8) & ((\sequential~56_combout\) # (!\vc|vga_data_0.x\(7))))) # (!\vc|vga_data_0.x\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datab => \vc|vga_data_0.x\(9),
	datac => \vc|vga_data_0.x\(7),
	datad => \sequential~56_combout\,
	combout => \sequential~57_combout\);

-- Location: LCCOMB_X53_Y35_N8
\sequential~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~58_combout\ = (\sequential~47_combout\ & (\sequential~53_combout\ & \sequential~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~47_combout\,
	datac => \sequential~53_combout\,
	datad => \sequential~57_combout\,
	combout => \sequential~58_combout\);

-- Location: LCCOMB_X52_Y35_N4
\home_fouls~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \home_fouls~0_combout\ = (!\sequential~46_combout\ & (!\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & !\sequential~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~46_combout\,
	datac => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \sequential~51_combout\,
	combout => \home_fouls~0_combout\);

-- Location: LCCOMB_X52_Y35_N20
\home_fouls~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \home_fouls~1_combout\ = (\sequential~58_combout\ & (\home_fouls~0_combout\ & !\sequential~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~58_combout\,
	datac => \home_fouls~0_combout\,
	datad => \sequential~55_combout\,
	combout => \home_fouls~1_combout\);

-- Location: FF_X52_Y35_N21
home_fouls : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \home_fouls~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \home_fouls~q\);

-- Location: LCCOMB_X55_Y37_N2
\sequential~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~63_combout\ = (!\vc|vga_data_0.x\(9) & ((\vc|vga_data_0.x\(8)) # ((\sequential~62_combout\ & !\LessThan70~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~62_combout\,
	datab => \vc|vga_data_0.x\(9),
	datac => \vc|vga_data_0.x\(8),
	datad => \LessThan70~0_combout\,
	combout => \sequential~63_combout\);

-- Location: LCCOMB_X52_Y33_N6
\sequential~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~185_combout\ = (\vc|vga_data_0.y\(5) & (!\LessThan44~0_combout\ & \vc|vga_data_0.y\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datab => \LessThan44~0_combout\,
	datac => \vc|vga_data_0.y\(4),
	combout => \sequential~185_combout\);

-- Location: LCCOMB_X53_Y33_N4
\sequential~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~61_combout\ = (\vc|vga_data_0.y\(7) & (((!\LessThan78~3_combout\)))) # (!\vc|vga_data_0.y\(7) & ((\sequential~185_combout\) # ((\vc|vga_data_0.y\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~185_combout\,
	datab => \vc|vga_data_0.y\(7),
	datac => \vc|vga_data_0.y\(6),
	datad => \LessThan78~3_combout\,
	combout => \sequential~61_combout\);

-- Location: LCCOMB_X54_Y31_N14
\sequential~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~64_combout\ = (!\vc|vga_data_0.x\(6) & (!\LessThan76~0_combout\ & (\sequential~33_combout\ & \vc|vga_data_0.x\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datab => \LessThan76~0_combout\,
	datac => \sequential~33_combout\,
	datad => \vc|vga_data_0.x\(9),
	combout => \sequential~64_combout\);

-- Location: LCCOMB_X54_Y33_N12
\sequential~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~65_combout\ = (\sequential~59_combout\ & (\sequential~61_combout\ & ((\sequential~63_combout\) # (\sequential~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~59_combout\,
	datab => \sequential~63_combout\,
	datac => \sequential~61_combout\,
	datad => \sequential~64_combout\,
	combout => \sequential~65_combout\);

-- Location: LCCOMB_X52_Y35_N2
\timer_display~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer_display~0_combout\ = (!\sequential~46_combout\ & (!\sequential~51_combout\ & (!\sequential~58_combout\ & !\sequential~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~46_combout\,
	datab => \sequential~51_combout\,
	datac => \sequential~58_combout\,
	datad => \sequential~55_combout\,
	combout => \timer_display~0_combout\);

-- Location: LCCOMB_X52_Y35_N22
\timer_display~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \timer_display~1_combout\ = (\sequential~65_combout\ & (!\s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & \timer_display~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~65_combout\,
	datac => \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \timer_display~0_combout\,
	combout => \timer_display~1_combout\);

-- Location: FF_X52_Y35_N23
timer_display : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \timer_display~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \timer_display~q\);

-- Location: LCCOMB_X52_Y33_N0
\sequential~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~41_combout\ = (\sequential~40_combout\ & (((\LessThan44~0_combout\ & !\vc|vga_data_0.y\(0))) # (!\vc|vga_data_0.y\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(4),
	datab => \LessThan44~0_combout\,
	datac => \sequential~40_combout\,
	datad => \vc|vga_data_0.y\(0),
	combout => \sequential~41_combout\);

-- Location: LCCOMB_X54_Y31_N26
\sequential~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~38_combout\ = (\vc|vga_data_0.x\(5)) # ((\vc|vga_data_0.x\(1) & (\vc|vga_data_0.x\(4) & \LessThan25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datab => \vc|vga_data_0.x\(4),
	datac => \vc|vga_data_0.x\(5),
	datad => \LessThan25~0_combout\,
	combout => \sequential~38_combout\);

-- Location: LCCOMB_X54_Y31_N4
\sequential~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~182_combout\ = (\vc|vga_data_0.x\(7) & (((!\sequential~181_combout\)))) # (!\vc|vga_data_0.x\(7) & (\vc|vga_data_0.x\(6) & (\sequential~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datab => \vc|vga_data_0.x\(7),
	datac => \sequential~38_combout\,
	datad => \sequential~181_combout\,
	combout => \sequential~182_combout\);

-- Location: LCCOMB_X50_Y33_N18
\LessThan65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan65~0_combout\ = (\vc|vga_data_0.y\(2) & \vc|vga_data_0.y\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(2),
	datad => \vc|vga_data_0.y\(3),
	combout => \LessThan65~0_combout\);

-- Location: LCCOMB_X50_Y33_N16
\sequential~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~42_combout\ = (\vc|vga_data_0.y\(6)) # ((\vc|vga_data_0.y\(5) & ((\vc|vga_data_0.y\(4)) # (\LessThan65~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datab => \vc|vga_data_0.y\(4),
	datac => \vc|vga_data_0.y\(6),
	datad => \LessThan65~0_combout\,
	combout => \sequential~42_combout\);

-- Location: LCCOMB_X53_Y33_N22
\sequential~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~43_combout\ = (\sequential~182_combout\ & ((\vc|vga_data_0.y\(7) & (\sequential~41_combout\)) # (!\vc|vga_data_0.y\(7) & ((\sequential~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~41_combout\,
	datab => \sequential~182_combout\,
	datac => \vc|vga_data_0.y\(7),
	datad => \sequential~42_combout\,
	combout => \sequential~43_combout\);

-- Location: LCCOMB_X53_Y33_N2
\sequential~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~183_combout\ = (\sequential~43_combout\ & (!\vc|vga_data_0.x\(10) & (\sequential~37_combout\ & !\vc|vga_data_0.y\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~43_combout\,
	datab => \vc|vga_data_0.x\(10),
	datac => \sequential~37_combout\,
	datad => \vc|vga_data_0.y\(9),
	combout => \sequential~183_combout\);

-- Location: LCCOMB_X52_Y35_N0
\period_display~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \period_display~0_combout\ = (\timer_display~0_combout\ & (!\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & \sequential~183_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \timer_display~0_combout\,
	datac => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \sequential~183_combout\,
	combout => \period_display~0_combout\);

-- Location: FF_X52_Y35_N1
period_display : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \period_display~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \period_display~q\);

-- Location: LCCOMB_X52_Y35_N24
\vga_rgb_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~0_combout\ = (!\guest_fouls~q\ & (!\home_fouls~q\ & (!\timer_display~q\ & !\period_display~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \guest_fouls~q\,
	datab => \home_fouls~q\,
	datac => \timer_display~q\,
	datad => \period_display~q\,
	combout => \vga_rgb_0~0_combout\);

-- Location: LCCOMB_X53_Y35_N20
\vga_rgb_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~1_combout\ = (!\home_score~q\ & (!\guest_score~q\ & \vga_rgb_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \home_score~q\,
	datac => \guest_score~q\,
	datad => \vga_rgb_0~0_combout\,
	combout => \vga_rgb_0~1_combout\);

-- Location: LCCOMB_X52_Y35_N26
\s_border_home_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_home_0~0_combout\ = (\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) # (\home_score~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \home_score~q\,
	combout => \s_border_home_0~0_combout\);

-- Location: LCCOMB_X52_Y33_N8
\sequential~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~71_combout\ = (!\vc|vga_data_0.y\(9) & (((\LessThan96~1_combout\ & !\sequential~185_combout\)) # (!\vc|vga_data_0.y\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan96~1_combout\,
	datab => \vc|vga_data_0.y\(9),
	datac => \vc|vga_data_0.y\(8),
	datad => \sequential~185_combout\,
	combout => \sequential~71_combout\);

-- Location: LCCOMB_X53_Y33_N26
\sequential~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~72_combout\ = (\sequential~71_combout\ & (((\vc|vga_data_0.y\(7) & !\sequential~41_combout\)) # (!\LessThan95~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~71_combout\,
	datab => \vc|vga_data_0.y\(7),
	datac => \sequential~41_combout\,
	datad => \LessThan95~0_combout\,
	combout => \sequential~72_combout\);

-- Location: LCCOMB_X60_Y34_N24
\LessThan40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan40~0_combout\ = (\vc|vga_data_0.x\(5) & (\vc|vga_data_0.x\(4) & ((\vc|vga_data_0.x\(2)) # (\vc|vga_data_0.x\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datab => \vc|vga_data_0.x\(4),
	datac => \vc|vga_data_0.x\(2),
	datad => \vc|vga_data_0.x\(3),
	combout => \LessThan40~0_combout\);

-- Location: LCCOMB_X60_Y34_N30
\sequential~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~77_combout\ = ((!\vc|vga_data_0.x\(8) & ((!\LessThan40~0_combout\) # (!\LessThan31~0_combout\)))) # (!\vc|vga_data_0.x\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datab => \vc|vga_data_0.x\(8),
	datac => \LessThan31~0_combout\,
	datad => \LessThan40~0_combout\,
	combout => \sequential~77_combout\);

-- Location: LCCOMB_X53_Y34_N2
\sequential~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~66_combout\ = (!\vc|vga_data_0.x\(10) & (\vc|vga_data_0.x\(9) & ((\LessThan37~0_combout\) # (!\sequential~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~33_combout\,
	datab => \LessThan37~0_combout\,
	datac => \vc|vga_data_0.x\(10),
	datad => \vc|vga_data_0.x\(9),
	combout => \sequential~66_combout\);

-- Location: LCCOMB_X53_Y34_N0
\sequential~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~78_combout\ = (\sequential~72_combout\ & (\sequential~77_combout\ & \sequential~66_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~72_combout\,
	datac => \sequential~77_combout\,
	datad => \sequential~66_combout\,
	combout => \sequential~78_combout\);

-- Location: LCCOMB_X52_Y35_N18
\s_border_home_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_home_0~1_combout\ = (!\s_border_home_0~0_combout\ & (\sequential~78_combout\ & (!\sequential~65_combout\ & \timer_display~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_border_home_0~0_combout\,
	datab => \sequential~78_combout\,
	datac => \sequential~65_combout\,
	datad => \timer_display~0_combout\,
	combout => \s_border_home_0~1_combout\);

-- Location: FF_X52_Y35_N19
s_border_home_0 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_border_home_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_border_home_0~q\);

-- Location: LCCOMB_X53_Y34_N30
\Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~28_combout\ = (\sequential~131_combout\ & (\sequential~122_combout\ & ((!\sequential~123_combout\) # (!\sequential~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~121_combout\,
	datab => \sequential~131_combout\,
	datac => \sequential~122_combout\,
	datad => \sequential~123_combout\,
	combout => \Add1~28_combout\);

-- Location: LCCOMB_X56_Y31_N16
\Add1~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~29_combout\ = ((\sequential~118_combout\ & (\sequential~120_combout\ & \Add1~28_combout\))) # (!\sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~118_combout\,
	datab => \sequential~120_combout\,
	datac => \Add1~28_combout\,
	datad => \sequential~195_combout\,
	combout => \Add1~29_combout\);

-- Location: LCCOMB_X54_Y34_N12
\Add1~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~27_combout\ = ((\sequential~115_combout\ & (\sequential~109_combout\ & \sequential~112_combout\))) # (!\sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~195_combout\,
	datab => \sequential~115_combout\,
	datac => \sequential~109_combout\,
	datad => \sequential~112_combout\,
	combout => \Add1~27_combout\);

-- Location: LCCOMB_X56_Y34_N12
\Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~30_combout\ = (!\sequential~93_combout\ & (\Add1~29_combout\ & \Add1~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~93_combout\,
	datac => \Add1~29_combout\,
	datad => \Add1~27_combout\,
	combout => \Add1~30_combout\);

-- Location: LCCOMB_X57_Y33_N10
\Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = \vc|vga_data_0.x\(1) $ (VCC)
-- \Add2~1\ = CARRY(\vc|vga_data_0.x\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: LCCOMB_X54_Y34_N24
\Add1~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~130_combout\ = (\Add1~30_combout\) # ((\sequential~195_combout\ & (!\sequential~112_combout\ & \sequential~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~195_combout\,
	datab => \sequential~112_combout\,
	datac => \sequential~109_combout\,
	datad => \Add1~30_combout\,
	combout => \Add1~130_combout\);

-- Location: LCCOMB_X56_Y34_N14
\Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~39_combout\ = (\sequential~110_combout\ & ((\sequential~93_combout\) # ((!\Add1~27_combout\) # (!\Add1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~93_combout\,
	datab => \sequential~110_combout\,
	datac => \Add1~29_combout\,
	datad => \Add1~27_combout\,
	combout => \Add1~39_combout\);

-- Location: LCCOMB_X54_Y35_N0
\Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add10~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add10~0_combout\,
	cout => \Add10~1\);

-- Location: LCCOMB_X54_Y35_N2
\Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~2_combout\ = (\vc|vga_data_0.x\(1) & (!\Add10~1\)) # (!\vc|vga_data_0.x\(1) & ((\Add10~1\) # (GND)))
-- \Add10~3\ = CARRY((!\Add10~1\) # (!\vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add10~1\,
	combout => \Add10~2_combout\,
	cout => \Add10~3\);

-- Location: LCCOMB_X55_Y35_N20
\Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~31_combout\ = (\sequential~195_combout\ & (((!\sequential~120_combout\ & \sequential~118_combout\)) # (!\sequential~131_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~120_combout\,
	datab => \sequential~195_combout\,
	datac => \sequential~118_combout\,
	datad => \sequential~131_combout\,
	combout => \Add1~31_combout\);

-- Location: LCCOMB_X55_Y32_N0
\Add14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add14~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add14~0_combout\,
	cout => \Add14~1\);

-- Location: LCCOMB_X55_Y32_N2
\Add14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~2_combout\ = (\vc|vga_data_0.x\(1) & (!\Add14~1\)) # (!\vc|vga_data_0.x\(1) & ((\Add14~1\) # (GND)))
-- \Add14~3\ = CARRY((!\Add14~1\) # (!\vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add14~1\,
	combout => \Add14~2_combout\,
	cout => \Add14~3\);

-- Location: LCCOMB_X55_Y35_N22
\Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~32_combout\ = ((\sequential~131_combout\ & \sequential~118_combout\)) # (!\sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~131_combout\,
	datac => \sequential~118_combout\,
	datad => \sequential~195_combout\,
	combout => \Add1~32_combout\);

-- Location: LCCOMB_X55_Y38_N8
\Add12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add12~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add12~0_combout\,
	cout => \Add12~1\);

-- Location: LCCOMB_X55_Y38_N10
\Add12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~2_combout\ = (\vc|vga_data_0.x\(1) & (!\Add12~1\)) # (!\vc|vga_data_0.x\(1) & ((\Add12~1\) # (GND)))
-- \Add12~3\ = CARRY((!\Add12~1\) # (!\vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add12~1\,
	combout => \Add12~2_combout\,
	cout => \Add12~3\);

-- Location: LCCOMB_X55_Y37_N8
\Add16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add16~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add16~0_combout\,
	cout => \Add16~1\);

-- Location: LCCOMB_X55_Y37_N10
\Add16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~2_combout\ = (\vc|vga_data_0.x\(1) & (!\Add16~1\)) # (!\vc|vga_data_0.x\(1) & ((\Add16~1\) # (GND)))
-- \Add16~3\ = CARRY((!\Add16~1\) # (!\vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add16~1\,
	combout => \Add16~2_combout\,
	cout => \Add16~3\);

-- Location: LCCOMB_X55_Y35_N24
\Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~33_combout\ = (\Add1~32_combout\ & ((\Add1~31_combout\) # ((\Add16~2_combout\)))) # (!\Add1~32_combout\ & (!\Add1~31_combout\ & (\Add12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~32_combout\,
	datab => \Add1~31_combout\,
	datac => \Add12~2_combout\,
	datad => \Add16~2_combout\,
	combout => \Add1~33_combout\);

-- Location: LCCOMB_X55_Y35_N30
\Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~34_combout\ = (\Add1~31_combout\ & ((\Add1~33_combout\ & ((\Add14~2_combout\))) # (!\Add1~33_combout\ & (\Add10~2_combout\)))) # (!\Add1~31_combout\ & (((\Add1~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add10~2_combout\,
	datab => \Add1~31_combout\,
	datac => \Add14~2_combout\,
	datad => \Add1~33_combout\,
	combout => \Add1~34_combout\);

-- Location: LCCOMB_X53_Y34_N10
\sequential~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~193_combout\ = (((\LessThan12~0_combout\) # (\LessThan37~0_combout\)) # (!\sequential~195_combout\)) # (!\sequential~121_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~121_combout\,
	datab => \sequential~195_combout\,
	datac => \LessThan12~0_combout\,
	datad => \LessThan37~0_combout\,
	combout => \sequential~193_combout\);

-- Location: LCCOMB_X54_Y34_N14
\Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~35_combout\ = (\sequential~195_combout\ & (\sequential~115_combout\ & ((\sequential~193_combout\) # (!\sequential~122_combout\)))) # (!\sequential~195_combout\ & (\sequential~193_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~193_combout\,
	datab => \sequential~122_combout\,
	datac => \sequential~115_combout\,
	datad => \sequential~195_combout\,
	combout => \Add1~35_combout\);

-- Location: LCCOMB_X57_Y30_N2
\Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~0_combout\ = \vc|vga_data_0.x\(1) $ (VCC)
-- \Add6~1\ = CARRY(\vc|vga_data_0.x\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	combout => \Add6~0_combout\,
	cout => \Add6~1\);

-- Location: LCCOMB_X55_Y30_N10
\Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~0_combout\ = \vc|vga_data_0.x\(1) $ (VCC)
-- \Add8~1\ = CARRY(\vc|vga_data_0.x\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	combout => \Add8~0_combout\,
	cout => \Add8~1\);

-- Location: LCCOMB_X56_Y30_N0
\Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~0_combout\ = \vc|vga_data_0.x\(1) $ (VCC)
-- \Add4~1\ = CARRY(\vc|vga_data_0.x\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	combout => \Add4~0_combout\,
	cout => \Add4~1\);

-- Location: LCCOMB_X54_Y34_N28
\Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~36_combout\ = (\sequential~195_combout\ & ((!\sequential~122_combout\) # (!\sequential~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~195_combout\,
	datab => \sequential~115_combout\,
	datac => \sequential~122_combout\,
	combout => \Add1~36_combout\);

-- Location: LCCOMB_X55_Y30_N0
\Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~37_combout\ = (\Add1~35_combout\ & (((\Add1~36_combout\)))) # (!\Add1~35_combout\ & ((\Add1~36_combout\ & ((\Add4~0_combout\))) # (!\Add1~36_combout\ & (\Add8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~0_combout\,
	datab => \Add1~35_combout\,
	datac => \Add4~0_combout\,
	datad => \Add1~36_combout\,
	combout => \Add1~37_combout\);

-- Location: LCCOMB_X55_Y30_N6
\Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~38_combout\ = (\Add1~35_combout\ & ((\Add1~37_combout\ & ((\Add6~0_combout\))) # (!\Add1~37_combout\ & (\Add1~34_combout\)))) # (!\Add1~35_combout\ & (((\Add1~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~34_combout\,
	datab => \Add1~35_combout\,
	datac => \Add6~0_combout\,
	datad => \Add1~37_combout\,
	combout => \Add1~38_combout\);

-- Location: LCCOMB_X57_Y32_N0
\Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = \vc|vga_data_0.x\(1) $ (VCC)
-- \Add0~1\ = CARRY(\vc|vga_data_0.x\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X57_Y34_N30
\Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~40_combout\ = (\Add1~39_combout\ & ((\Add1~130_combout\) # ((\Add1~38_combout\)))) # (!\Add1~39_combout\ & (!\Add1~130_combout\ & ((\Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~39_combout\,
	datab => \Add1~130_combout\,
	datac => \Add1~38_combout\,
	datad => \Add0~0_combout\,
	combout => \Add1~40_combout\);

-- Location: LCCOMB_X57_Y34_N14
\Add1~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~129_combout\ = (\sequential~89_combout\ & (((\sequential~127_combout\ & !\sequential~129_combout\)) # (!\sequential~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~89_combout\,
	datab => \sequential~127_combout\,
	datac => \sequential~129_combout\,
	datad => \sequential~88_combout\,
	combout => \Add1~129_combout\);

-- Location: LCCOMB_X57_Y31_N26
\sequential~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~192_combout\ = (\vc|vga_data_0.x\(7) & (\sequential~89_combout\ & (\sequential~91_combout\ & \vc|vga_data_0.x\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \sequential~89_combout\,
	datac => \sequential~91_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~192_combout\);

-- Location: LCCOMB_X57_Y31_N4
\Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~18_combout\ = (\sequential~192_combout\) # ((!\sequential~124_combout\ & ((\sequential~125_combout\) # (!\sequential~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~192_combout\,
	datab => \sequential~124_combout\,
	datac => \sequential~89_combout\,
	datad => \sequential~125_combout\,
	combout => \Add1~18_combout\);

-- Location: LCCOMB_X58_Y37_N0
\Add30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add30~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add30~0_combout\,
	cout => \Add30~1\);

-- Location: LCCOMB_X58_Y37_N2
\Add30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~2_combout\ = (\vc|vga_data_0.x\(1) & (!\Add30~1\)) # (!\vc|vga_data_0.x\(1) & ((\Add30~1\) # (GND)))
-- \Add30~3\ = CARRY((!\Add30~1\) # (!\vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add30~1\,
	combout => \Add30~2_combout\,
	cout => \Add30~3\);

-- Location: LCCOMB_X63_Y34_N6
\Add38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add38~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add38~0_combout\,
	cout => \Add38~1\);

-- Location: LCCOMB_X63_Y34_N8
\Add38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~2_combout\ = (\vc|vga_data_0.x\(1) & (!\Add38~1\)) # (!\vc|vga_data_0.x\(1) & ((\Add38~1\) # (GND)))
-- \Add38~3\ = CARRY((!\Add38~1\) # (!\vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add38~1\,
	combout => \Add38~2_combout\,
	cout => \Add38~3\);

-- Location: LCCOMB_X59_Y34_N22
\Add1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~19_combout\ = (\sequential~98_combout\) # ((\sequential~95_combout\ & \sequential~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~98_combout\,
	datab => \sequential~95_combout\,
	datad => \sequential~104_combout\,
	combout => \Add1~19_combout\);

-- Location: LCCOMB_X61_Y34_N2
\Add34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add34~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add34~0_combout\,
	cout => \Add34~1\);

-- Location: LCCOMB_X61_Y34_N4
\Add34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~2_combout\ = (\vc|vga_data_0.x\(1) & (!\Add34~1\)) # (!\vc|vga_data_0.x\(1) & ((\Add34~1\) # (GND)))
-- \Add34~3\ = CARRY((!\Add34~1\) # (!\vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add34~1\,
	combout => \Add34~2_combout\,
	cout => \Add34~3\);

-- Location: LCCOMB_X59_Y34_N28
\Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~20_combout\ = (\Add1~19_combout\ & (\Add1~15_combout\)) # (!\Add1~19_combout\ & ((\Add1~15_combout\ & ((\vc|vga_data_0.x\(1)))) # (!\Add1~15_combout\ & (\Add34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~19_combout\,
	datab => \Add1~15_combout\,
	datac => \Add34~2_combout\,
	datad => \vc|vga_data_0.x\(1),
	combout => \Add1~20_combout\);

-- Location: LCCOMB_X60_Y34_N0
\Add32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add32~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add32~0_combout\,
	cout => \Add32~1\);

-- Location: LCCOMB_X60_Y34_N2
\Add32~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~2_combout\ = (\vc|vga_data_0.x\(1) & (!\Add32~1\)) # (!\vc|vga_data_0.x\(1) & ((\Add32~1\) # (GND)))
-- \Add32~3\ = CARRY((!\Add32~1\) # (!\vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add32~1\,
	combout => \Add32~2_combout\,
	cout => \Add32~3\);

-- Location: LCCOMB_X59_Y34_N26
\Add1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~21_combout\ = (\Add1~20_combout\ & ((\Add38~2_combout\) # ((!\Add1~19_combout\)))) # (!\Add1~20_combout\ & (((\Add1~19_combout\ & \Add32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add38~2_combout\,
	datab => \Add1~20_combout\,
	datac => \Add1~19_combout\,
	datad => \Add32~2_combout\,
	combout => \Add1~21_combout\);

-- Location: LCCOMB_X62_Y34_N8
\Add28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add28~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add28~0_combout\,
	cout => \Add28~1\);

-- Location: LCCOMB_X62_Y34_N10
\Add28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~2_combout\ = (\vc|vga_data_0.x\(1) & (!\Add28~1\)) # (!\vc|vga_data_0.x\(1) & ((\Add28~1\) # (GND)))
-- \Add28~3\ = CARRY((!\Add28~1\) # (!\vc|vga_data_0.x\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add28~1\,
	combout => \Add28~2_combout\,
	cout => \Add28~3\);

-- Location: LCCOMB_X58_Y34_N22
\Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~22_combout\ = (\Add1~18_combout\ & (((!\Add1~17_combout\)))) # (!\Add1~18_combout\ & ((\Add1~17_combout\ & (\Add1~21_combout\)) # (!\Add1~17_combout\ & ((\Add28~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~18_combout\,
	datab => \Add1~21_combout\,
	datac => \Add1~17_combout\,
	datad => \Add28~2_combout\,
	combout => \Add1~22_combout\);

-- Location: LCCOMB_X56_Y37_N4
\Add26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add26~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add26~0_combout\,
	cout => \Add26~1\);

-- Location: LCCOMB_X56_Y37_N6
\Add26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~2_combout\ = (\vc|vga_data_0.x\(1) & (\Add26~1\ & VCC)) # (!\vc|vga_data_0.x\(1) & (!\Add26~1\))
-- \Add26~3\ = CARRY((!\vc|vga_data_0.x\(1) & !\Add26~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add26~1\,
	combout => \Add26~2_combout\,
	cout => \Add26~3\);

-- Location: LCCOMB_X58_Y34_N24
\Add1~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~23_combout\ = (\Add1~18_combout\ & ((\Add1~22_combout\ & ((\Add26~2_combout\))) # (!\Add1~22_combout\ & (\Add30~2_combout\)))) # (!\Add1~18_combout\ & (((\Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~18_combout\,
	datab => \Add30~2_combout\,
	datac => \Add1~22_combout\,
	datad => \Add26~2_combout\,
	combout => \Add1~23_combout\);

-- Location: LCCOMB_X56_Y38_N6
\Add22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add22~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add22~0_combout\,
	cout => \Add22~1\);

-- Location: LCCOMB_X56_Y38_N8
\Add22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~2_combout\ = (\vc|vga_data_0.x\(1) & (\Add22~1\ & VCC)) # (!\vc|vga_data_0.x\(1) & (!\Add22~1\))
-- \Add22~3\ = CARRY((!\vc|vga_data_0.x\(1) & !\Add22~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add22~1\,
	combout => \Add22~2_combout\,
	cout => \Add22~3\);

-- Location: LCCOMB_X57_Y34_N20
\Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~24_combout\ = ((\sequential~88_combout\ & \sequential~127_combout\)) # (!\sequential~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~88_combout\,
	datac => \sequential~127_combout\,
	datad => \sequential~89_combout\,
	combout => \Add1~24_combout\);

-- Location: LCCOMB_X58_Y34_N2
\Add1~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~25_combout\ = (\Add1~129_combout\ & (((\Add1~24_combout\)))) # (!\Add1~129_combout\ & ((\Add1~24_combout\ & (\Add1~23_combout\)) # (!\Add1~24_combout\ & ((\Add22~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~129_combout\,
	datab => \Add1~23_combout\,
	datac => \Add22~2_combout\,
	datad => \Add1~24_combout\,
	combout => \Add1~25_combout\);

-- Location: LCCOMB_X57_Y38_N4
\Add24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add24~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add24~0_combout\,
	cout => \Add24~1\);

-- Location: LCCOMB_X57_Y38_N6
\Add24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~2_combout\ = (\vc|vga_data_0.x\(1) & (\Add24~1\ & VCC)) # (!\vc|vga_data_0.x\(1) & (!\Add24~1\))
-- \Add24~3\ = CARRY((!\vc|vga_data_0.x\(1) & !\Add24~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add24~1\,
	combout => \Add24~2_combout\,
	cout => \Add24~3\);

-- Location: LCCOMB_X58_Y35_N8
\Add20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add20~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add20~0_combout\,
	cout => \Add20~1\);

-- Location: LCCOMB_X58_Y35_N10
\Add20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~2_combout\ = (\vc|vga_data_0.x\(1) & (\Add20~1\ & VCC)) # (!\vc|vga_data_0.x\(1) & (!\Add20~1\))
-- \Add20~3\ = CARRY((!\vc|vga_data_0.x\(1) & !\Add20~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add20~1\,
	combout => \Add20~2_combout\,
	cout => \Add20~3\);

-- Location: LCCOMB_X58_Y34_N4
\Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~26_combout\ = (\Add1~129_combout\ & ((\Add1~25_combout\ & (\Add24~2_combout\)) # (!\Add1~25_combout\ & ((\Add20~2_combout\))))) # (!\Add1~129_combout\ & (\Add1~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~129_combout\,
	datab => \Add1~25_combout\,
	datac => \Add24~2_combout\,
	datad => \Add20~2_combout\,
	combout => \Add1~26_combout\);

-- Location: LCCOMB_X57_Y34_N12
\Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~41_combout\ = (\Add1~130_combout\ & ((\Add1~40_combout\ & (\Add2~0_combout\)) # (!\Add1~40_combout\ & ((\Add1~26_combout\))))) # (!\Add1~130_combout\ & (((\Add1~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \Add1~130_combout\,
	datac => \Add1~40_combout\,
	datad => \Add1~26_combout\,
	combout => \Add1~41_combout\);

-- Location: LCCOMB_X57_Y35_N6
\Add18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~0_combout\ = \vc|vga_data_0.x\(0) $ (VCC)
-- \Add18~1\ = CARRY(\vc|vga_data_0.x\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(0),
	datad => VCC,
	combout => \Add18~0_combout\,
	cout => \Add18~1\);

-- Location: LCCOMB_X57_Y35_N8
\Add18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~2_combout\ = (\vc|vga_data_0.x\(1) & (\Add18~1\ & VCC)) # (!\vc|vga_data_0.x\(1) & (!\Add18~1\))
-- \Add18~3\ = CARRY((!\vc|vga_data_0.x\(1) & !\Add18~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(1),
	datad => VCC,
	cin => \Add18~1\,
	combout => \Add18~2_combout\,
	cout => \Add18~3\);

-- Location: LCCOMB_X56_Y34_N24
\Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~42_combout\ = (\Add1~30_combout\ & ((\sequential~189_combout\ & ((\Add18~2_combout\))) # (!\sequential~189_combout\ & (\Add1~41_combout\)))) # (!\Add1~30_combout\ & (((\Add1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~30_combout\,
	datab => \sequential~189_combout\,
	datac => \Add1~41_combout\,
	datad => \Add18~2_combout\,
	combout => \Add1~42_combout\);

-- Location: LCCOMB_X54_Y34_N16
\Add1~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~72_combout\ = (\sequential~109_combout\ & (\sequential~115_combout\ & \sequential~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~109_combout\,
	datac => \sequential~115_combout\,
	datad => \sequential~112_combout\,
	combout => \Add1~72_combout\);

-- Location: LCCOMB_X54_Y34_N22
\Add1~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~73_combout\ = (\sequential~193_combout\ & (((\sequential~122_combout\ & \Add1~72_combout\)) # (!\sequential~195_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~193_combout\,
	datab => \sequential~122_combout\,
	datac => \sequential~195_combout\,
	datad => \Add1~72_combout\,
	combout => \Add1~73_combout\);

-- Location: LCCOMB_X55_Y34_N6
\sequential~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~132_combout\ = (\sequential~195_combout\ & !\sequential~131_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~195_combout\,
	datac => \sequential~131_combout\,
	combout => \sequential~132_combout\);

-- Location: LCCOMB_X54_Y35_N4
\Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~4_combout\ = (\vc|vga_data_0.x\(2) & ((GND) # (!\Add10~3\))) # (!\vc|vga_data_0.x\(2) & (\Add10~3\ $ (GND)))
-- \Add10~5\ = CARRY((\vc|vga_data_0.x\(2)) # (!\Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add10~3\,
	combout => \Add10~4_combout\,
	cout => \Add10~5\);

-- Location: LCCOMB_X54_Y35_N6
\Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add10~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add10~5\))
-- \Add10~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add10~5\,
	combout => \Add10~6_combout\,
	cout => \Add10~7\);

-- Location: LCCOMB_X54_Y35_N8
\Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~8_combout\ = (\vc|vga_data_0.x\(4) & ((GND) # (!\Add10~7\))) # (!\vc|vga_data_0.x\(4) & (\Add10~7\ $ (GND)))
-- \Add10~9\ = CARRY((\vc|vga_data_0.x\(4)) # (!\Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add10~7\,
	combout => \Add10~8_combout\,
	cout => \Add10~9\);

-- Location: LCCOMB_X54_Y35_N10
\Add10~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~11_cout\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add10~9\,
	cout => \Add10~11_cout\);

-- Location: LCCOMB_X54_Y35_N12
\Add10~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~13_cout\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add10~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add10~11_cout\,
	cout => \Add10~13_cout\);

-- Location: LCCOMB_X54_Y35_N14
\Add10~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~15_cout\ = CARRY((!\Add10~13_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add10~13_cout\,
	cout => \Add10~15_cout\);

-- Location: LCCOMB_X54_Y35_N16
\Add10~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add10~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add10~15_cout\,
	cout => \Add10~17_cout\);

-- Location: LCCOMB_X54_Y35_N18
\Add10~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~19_cout\ = CARRY((!\Add10~17_cout\) # (!\vc|vga_data_0.x\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add10~17_cout\,
	cout => \Add10~19_cout\);

-- Location: LCCOMB_X54_Y35_N20
\Add10~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add10~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add10~19_cout\,
	cout => \Add10~21_cout\);

-- Location: LCCOMB_X54_Y35_N22
\Add10~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add10~22_combout\ = !\Add10~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add10~21_cout\,
	combout => \Add10~22_combout\);

-- Location: LCCOMB_X56_Y34_N30
\sequential~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~174_combout\ = (!\sequential~88_combout\ & \sequential~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~88_combout\,
	datac => \sequential~89_combout\,
	combout => \sequential~174_combout\);

-- Location: LCCOMB_X56_Y35_N16
\Add1~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~65_combout\ = (!\sequential~93_combout\ & !\sequential~189_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \sequential~93_combout\,
	datad => \sequential~189_combout\,
	combout => \Add1~65_combout\);

-- Location: LCCOMB_X56_Y37_N8
\Add26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~4_combout\ = (\vc|vga_data_0.x\(2) & (\Add26~3\ $ (GND))) # (!\vc|vga_data_0.x\(2) & (!\Add26~3\ & VCC))
-- \Add26~5\ = CARRY((\vc|vga_data_0.x\(2) & !\Add26~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add26~3\,
	combout => \Add26~4_combout\,
	cout => \Add26~5\);

-- Location: LCCOMB_X56_Y37_N10
\Add26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~6_combout\ = (\vc|vga_data_0.x\(3) & (!\Add26~5\)) # (!\vc|vga_data_0.x\(3) & ((\Add26~5\) # (GND)))
-- \Add26~7\ = CARRY((!\Add26~5\) # (!\vc|vga_data_0.x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add26~5\,
	combout => \Add26~6_combout\,
	cout => \Add26~7\);

-- Location: LCCOMB_X56_Y37_N12
\Add26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~8_combout\ = (\vc|vga_data_0.x\(4) & ((GND) # (!\Add26~7\))) # (!\vc|vga_data_0.x\(4) & (\Add26~7\ $ (GND)))
-- \Add26~9\ = CARRY((\vc|vga_data_0.x\(4)) # (!\Add26~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add26~7\,
	combout => \Add26~8_combout\,
	cout => \Add26~9\);

-- Location: LCCOMB_X56_Y37_N14
\Add26~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~11_cout\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add26~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add26~9\,
	cout => \Add26~11_cout\);

-- Location: LCCOMB_X56_Y37_N16
\Add26~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~13_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add26~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add26~11_cout\,
	cout => \Add26~13_cout\);

-- Location: LCCOMB_X56_Y37_N18
\Add26~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~15_cout\ = CARRY((!\Add26~13_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add26~13_cout\,
	cout => \Add26~15_cout\);

-- Location: LCCOMB_X56_Y37_N20
\Add26~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add26~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add26~15_cout\,
	cout => \Add26~17_cout\);

-- Location: LCCOMB_X56_Y37_N22
\Add26~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~19_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add26~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add26~17_cout\,
	cout => \Add26~19_cout\);

-- Location: LCCOMB_X56_Y37_N24
\Add26~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add26~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add26~19_cout\,
	cout => \Add26~21_cout\);

-- Location: LCCOMB_X56_Y37_N26
\Add26~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add26~22_combout\ = !\Add26~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add26~21_cout\,
	combout => \Add26~22_combout\);

-- Location: LCCOMB_X62_Y34_N12
\Add28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~4_combout\ = (\vc|vga_data_0.x\(2) & ((GND) # (!\Add28~3\))) # (!\vc|vga_data_0.x\(2) & (\Add28~3\ $ (GND)))
-- \Add28~5\ = CARRY((\vc|vga_data_0.x\(2)) # (!\Add28~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add28~3\,
	combout => \Add28~4_combout\,
	cout => \Add28~5\);

-- Location: LCCOMB_X62_Y34_N14
\Add28~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add28~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add28~5\))
-- \Add28~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add28~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add28~5\,
	combout => \Add28~6_combout\,
	cout => \Add28~7\);

-- Location: LCCOMB_X62_Y34_N16
\Add28~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~8_combout\ = (\vc|vga_data_0.x\(4) & (\Add28~7\ $ (GND))) # (!\vc|vga_data_0.x\(4) & (!\Add28~7\ & VCC))
-- \Add28~9\ = CARRY((\vc|vga_data_0.x\(4) & !\Add28~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add28~7\,
	combout => \Add28~8_combout\,
	cout => \Add28~9\);

-- Location: LCCOMB_X62_Y34_N18
\Add28~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~11_cout\ = CARRY((!\Add28~9\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add28~9\,
	cout => \Add28~11_cout\);

-- Location: LCCOMB_X62_Y34_N20
\Add28~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~13_cout\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add28~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add28~11_cout\,
	cout => \Add28~13_cout\);

-- Location: LCCOMB_X62_Y34_N22
\Add28~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~15_cout\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add28~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add28~13_cout\,
	cout => \Add28~15_cout\);

-- Location: LCCOMB_X62_Y34_N24
\Add28~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add28~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add28~15_cout\,
	cout => \Add28~17_cout\);

-- Location: LCCOMB_X62_Y34_N26
\Add28~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~19_cout\ = CARRY((!\Add28~17_cout\) # (!\vc|vga_data_0.x\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add28~17_cout\,
	cout => \Add28~19_cout\);

-- Location: LCCOMB_X62_Y34_N28
\Add28~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add28~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add28~19_cout\,
	cout => \Add28~21_cout\);

-- Location: LCCOMB_X62_Y34_N30
\Add28~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add28~22_combout\ = !\Add28~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add28~21_cout\,
	combout => \Add28~22_combout\);

-- Location: LCCOMB_X58_Y34_N6
\Add1~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~74_combout\ = (!\Add1~17_combout\ & ((\sequential~192_combout\ & (\Add26~22_combout\)) # (!\sequential~192_combout\ & ((\Add28~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~192_combout\,
	datab => \Add26~22_combout\,
	datac => \Add1~17_combout\,
	datad => \Add28~22_combout\,
	combout => \Add1~74_combout\);

-- Location: LCCOMB_X57_Y34_N22
\sequential~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~173_combout\ = (\sequential~129_combout\) # (!\sequential~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~129_combout\,
	datad => \sequential~89_combout\,
	combout => \sequential~173_combout\);

-- Location: LCCOMB_X57_Y38_N8
\Add24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~4_combout\ = (\vc|vga_data_0.x\(2) & (\Add24~3\ $ (GND))) # (!\vc|vga_data_0.x\(2) & (!\Add24~3\ & VCC))
-- \Add24~5\ = CARRY((\vc|vga_data_0.x\(2) & !\Add24~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add24~3\,
	combout => \Add24~4_combout\,
	cout => \Add24~5\);

-- Location: LCCOMB_X57_Y38_N10
\Add24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~6_combout\ = (\vc|vga_data_0.x\(3) & (!\Add24~5\)) # (!\vc|vga_data_0.x\(3) & ((\Add24~5\) # (GND)))
-- \Add24~7\ = CARRY((!\Add24~5\) # (!\vc|vga_data_0.x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add24~5\,
	combout => \Add24~6_combout\,
	cout => \Add24~7\);

-- Location: LCCOMB_X57_Y38_N12
\Add24~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~8_combout\ = (\vc|vga_data_0.x\(4) & ((GND) # (!\Add24~7\))) # (!\vc|vga_data_0.x\(4) & (\Add24~7\ $ (GND)))
-- \Add24~9\ = CARRY((\vc|vga_data_0.x\(4)) # (!\Add24~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add24~7\,
	combout => \Add24~8_combout\,
	cout => \Add24~9\);

-- Location: LCCOMB_X57_Y38_N14
\Add24~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~11_cout\ = CARRY((!\Add24~9\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add24~9\,
	cout => \Add24~11_cout\);

-- Location: LCCOMB_X57_Y38_N16
\Add24~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~13_cout\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add24~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add24~11_cout\,
	cout => \Add24~13_cout\);

-- Location: LCCOMB_X57_Y38_N18
\Add24~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~15_cout\ = CARRY((!\Add24~13_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add24~13_cout\,
	cout => \Add24~15_cout\);

-- Location: LCCOMB_X57_Y38_N20
\Add24~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add24~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add24~15_cout\,
	cout => \Add24~17_cout\);

-- Location: LCCOMB_X57_Y38_N22
\Add24~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~19_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add24~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add24~17_cout\,
	cout => \Add24~19_cout\);

-- Location: LCCOMB_X57_Y38_N24
\Add24~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add24~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add24~19_cout\,
	cout => \Add24~21_cout\);

-- Location: LCCOMB_X57_Y38_N26
\Add24~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add24~22_combout\ = !\Add24~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add24~21_cout\,
	combout => \Add24~22_combout\);

-- Location: LCCOMB_X58_Y37_N4
\Add30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~4_combout\ = (\vc|vga_data_0.x\(2) & ((GND) # (!\Add30~3\))) # (!\vc|vga_data_0.x\(2) & (\Add30~3\ $ (GND)))
-- \Add30~5\ = CARRY((\vc|vga_data_0.x\(2)) # (!\Add30~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add30~3\,
	combout => \Add30~4_combout\,
	cout => \Add30~5\);

-- Location: LCCOMB_X58_Y37_N6
\Add30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add30~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add30~5\))
-- \Add30~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add30~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add30~5\,
	combout => \Add30~6_combout\,
	cout => \Add30~7\);

-- Location: LCCOMB_X58_Y37_N8
\Add30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~8_combout\ = (\vc|vga_data_0.x\(4) & (\Add30~7\ $ (GND))) # (!\vc|vga_data_0.x\(4) & (!\Add30~7\ & VCC))
-- \Add30~9\ = CARRY((\vc|vga_data_0.x\(4) & !\Add30~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add30~7\,
	combout => \Add30~8_combout\,
	cout => \Add30~9\);

-- Location: LCCOMB_X58_Y37_N10
\Add30~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~11_cout\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add30~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add30~9\,
	cout => \Add30~11_cout\);

-- Location: LCCOMB_X58_Y37_N12
\Add30~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~13_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add30~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add30~11_cout\,
	cout => \Add30~13_cout\);

-- Location: LCCOMB_X58_Y37_N14
\Add30~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~15_cout\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add30~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add30~13_cout\,
	cout => \Add30~15_cout\);

-- Location: LCCOMB_X58_Y37_N16
\Add30~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add30~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add30~15_cout\,
	cout => \Add30~17_cout\);

-- Location: LCCOMB_X58_Y37_N18
\Add30~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~19_cout\ = CARRY((!\Add30~17_cout\) # (!\vc|vga_data_0.x\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add30~17_cout\,
	cout => \Add30~19_cout\);

-- Location: LCCOMB_X58_Y37_N20
\Add30~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add30~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add30~19_cout\,
	cout => \Add30~21_cout\);

-- Location: LCCOMB_X58_Y37_N22
\Add30~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add30~22_combout\ = !\Add30~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add30~21_cout\,
	combout => \Add30~22_combout\);

-- Location: LCCOMB_X63_Y34_N10
\Add38~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~4_combout\ = (\vc|vga_data_0.x\(2) & ((GND) # (!\Add38~3\))) # (!\vc|vga_data_0.x\(2) & (\Add38~3\ $ (GND)))
-- \Add38~5\ = CARRY((\vc|vga_data_0.x\(2)) # (!\Add38~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add38~3\,
	combout => \Add38~4_combout\,
	cout => \Add38~5\);

-- Location: LCCOMB_X63_Y34_N12
\Add38~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add38~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add38~5\))
-- \Add38~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add38~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add38~5\,
	combout => \Add38~6_combout\,
	cout => \Add38~7\);

-- Location: LCCOMB_X63_Y34_N14
\Add38~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~8_combout\ = (\vc|vga_data_0.x\(4) & (\Add38~7\ $ (GND))) # (!\vc|vga_data_0.x\(4) & (!\Add38~7\ & VCC))
-- \Add38~9\ = CARRY((\vc|vga_data_0.x\(4) & !\Add38~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add38~7\,
	combout => \Add38~8_combout\,
	cout => \Add38~9\);

-- Location: LCCOMB_X63_Y34_N16
\Add38~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~11_cout\ = CARRY((!\Add38~9\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add38~9\,
	cout => \Add38~11_cout\);

-- Location: LCCOMB_X63_Y34_N18
\Add38~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~13_cout\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add38~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add38~11_cout\,
	cout => \Add38~13_cout\);

-- Location: LCCOMB_X63_Y34_N20
\Add38~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~15_cout\ = CARRY((!\Add38~13_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add38~13_cout\,
	cout => \Add38~15_cout\);

-- Location: LCCOMB_X63_Y34_N22
\Add38~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add38~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add38~15_cout\,
	cout => \Add38~17_cout\);

-- Location: LCCOMB_X63_Y34_N24
\Add38~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~19_cout\ = CARRY((!\Add38~17_cout\) # (!\vc|vga_data_0.x\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add38~17_cout\,
	cout => \Add38~19_cout\);

-- Location: LCCOMB_X63_Y34_N26
\Add38~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add38~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add38~19_cout\,
	cout => \Add38~21_cout\);

-- Location: LCCOMB_X63_Y34_N28
\Add38~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add38~22_combout\ = !\Add38~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add38~21_cout\,
	combout => \Add38~22_combout\);

-- Location: LCCOMB_X59_Y34_N10
\Add1~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~76_combout\ = (\sequential~95_combout\ & ((\sequential~104_combout\ & ((\Add38~22_combout\))) # (!\sequential~104_combout\ & (\vc|vga_data_0.x\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~104_combout\,
	datab => \vc|vga_data_0.x\(0),
	datac => \sequential~95_combout\,
	datad => \Add38~22_combout\,
	combout => \Add1~76_combout\);

-- Location: LCCOMB_X61_Y34_N6
\Add34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~4_combout\ = (\vc|vga_data_0.x\(2) & ((GND) # (!\Add34~3\))) # (!\vc|vga_data_0.x\(2) & (\Add34~3\ $ (GND)))
-- \Add34~5\ = CARRY((\vc|vga_data_0.x\(2)) # (!\Add34~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add34~3\,
	combout => \Add34~4_combout\,
	cout => \Add34~5\);

-- Location: LCCOMB_X61_Y34_N8
\Add34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add34~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add34~5\))
-- \Add34~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add34~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add34~5\,
	combout => \Add34~6_combout\,
	cout => \Add34~7\);

-- Location: LCCOMB_X61_Y34_N10
\Add34~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~8_combout\ = (\vc|vga_data_0.x\(4) & (\Add34~7\ $ (GND))) # (!\vc|vga_data_0.x\(4) & (!\Add34~7\ & VCC))
-- \Add34~9\ = CARRY((\vc|vga_data_0.x\(4) & !\Add34~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add34~7\,
	combout => \Add34~8_combout\,
	cout => \Add34~9\);

-- Location: LCCOMB_X61_Y34_N12
\Add34~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~11_cout\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add34~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add34~9\,
	cout => \Add34~11_cout\);

-- Location: LCCOMB_X61_Y34_N14
\Add34~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~13_cout\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add34~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add34~11_cout\,
	cout => \Add34~13_cout\);

-- Location: LCCOMB_X61_Y34_N16
\Add34~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~15_cout\ = CARRY((!\Add34~13_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add34~13_cout\,
	cout => \Add34~15_cout\);

-- Location: LCCOMB_X61_Y34_N18
\Add34~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add34~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add34~15_cout\,
	cout => \Add34~17_cout\);

-- Location: LCCOMB_X61_Y34_N20
\Add34~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~19_cout\ = CARRY((!\Add34~17_cout\) # (!\vc|vga_data_0.x\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add34~17_cout\,
	cout => \Add34~19_cout\);

-- Location: LCCOMB_X61_Y34_N22
\Add34~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add34~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add34~19_cout\,
	cout => \Add34~21_cout\);

-- Location: LCCOMB_X61_Y34_N24
\Add34~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add34~22_combout\ = !\Add34~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add34~21_cout\,
	combout => \Add34~22_combout\);

-- Location: LCCOMB_X60_Y34_N26
\Add1~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~75_combout\ = (\Add34~22_combout\ & !\sequential~95_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add34~22_combout\,
	datad => \sequential~95_combout\,
	combout => \Add1~75_combout\);

-- Location: LCCOMB_X60_Y34_N4
\Add32~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~4_combout\ = (\vc|vga_data_0.x\(2) & ((GND) # (!\Add32~3\))) # (!\vc|vga_data_0.x\(2) & (\Add32~3\ $ (GND)))
-- \Add32~5\ = CARRY((\vc|vga_data_0.x\(2)) # (!\Add32~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add32~3\,
	combout => \Add32~4_combout\,
	cout => \Add32~5\);

-- Location: LCCOMB_X60_Y34_N6
\Add32~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add32~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add32~5\))
-- \Add32~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add32~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add32~5\,
	combout => \Add32~6_combout\,
	cout => \Add32~7\);

-- Location: LCCOMB_X60_Y34_N8
\Add32~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~8_combout\ = (\vc|vga_data_0.x\(4) & (\Add32~7\ $ (GND))) # (!\vc|vga_data_0.x\(4) & (!\Add32~7\ & VCC))
-- \Add32~9\ = CARRY((\vc|vga_data_0.x\(4) & !\Add32~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add32~7\,
	combout => \Add32~8_combout\,
	cout => \Add32~9\);

-- Location: LCCOMB_X60_Y34_N10
\Add32~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~11_cout\ = CARRY((!\Add32~9\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add32~9\,
	cout => \Add32~11_cout\);

-- Location: LCCOMB_X60_Y34_N12
\Add32~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~13_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add32~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add32~11_cout\,
	cout => \Add32~13_cout\);

-- Location: LCCOMB_X60_Y34_N14
\Add32~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~15_cout\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add32~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add32~13_cout\,
	cout => \Add32~15_cout\);

-- Location: LCCOMB_X60_Y34_N16
\Add32~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add32~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add32~15_cout\,
	cout => \Add32~17_cout\);

-- Location: LCCOMB_X60_Y34_N18
\Add32~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~19_cout\ = CARRY((!\Add32~17_cout\) # (!\vc|vga_data_0.x\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add32~17_cout\,
	cout => \Add32~19_cout\);

-- Location: LCCOMB_X60_Y34_N20
\Add32~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add32~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add32~19_cout\,
	cout => \Add32~21_cout\);

-- Location: LCCOMB_X60_Y34_N22
\Add32~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add32~22_combout\ = !\Add32~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add32~21_cout\,
	combout => \Add32~22_combout\);

-- Location: LCCOMB_X59_Y34_N16
\Add1~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~77_combout\ = (\sequential~98_combout\ & (((\Add32~22_combout\)))) # (!\sequential~98_combout\ & ((\Add1~76_combout\) # ((\Add1~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~76_combout\,
	datab => \Add1~75_combout\,
	datac => \sequential~98_combout\,
	datad => \Add32~22_combout\,
	combout => \Add1~77_combout\);

-- Location: LCCOMB_X59_Y34_N6
\Add1~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~78_combout\ = (\Add1~17_combout\ & ((\sequential~124_combout\ & ((\Add1~77_combout\))) # (!\sequential~124_combout\ & (\Add30~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~17_combout\,
	datab => \sequential~124_combout\,
	datac => \Add30~22_combout\,
	datad => \Add1~77_combout\,
	combout => \Add1~78_combout\);

-- Location: LCCOMB_X58_Y34_N8
\Add1~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~79_combout\ = (\sequential~173_combout\ & ((\Add1~74_combout\) # ((\Add1~78_combout\)))) # (!\sequential~173_combout\ & (((\Add24~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~74_combout\,
	datab => \sequential~173_combout\,
	datac => \Add24~22_combout\,
	datad => \Add1~78_combout\,
	combout => \Add1~79_combout\);

-- Location: LCCOMB_X56_Y34_N8
\sequential~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~128_combout\ = (\sequential~127_combout\) # (!\sequential~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~89_combout\,
	datac => \sequential~127_combout\,
	combout => \sequential~128_combout\);

-- Location: LCCOMB_X56_Y38_N10
\Add22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~4_combout\ = (\vc|vga_data_0.x\(2) & (\Add22~3\ $ (GND))) # (!\vc|vga_data_0.x\(2) & (!\Add22~3\ & VCC))
-- \Add22~5\ = CARRY((\vc|vga_data_0.x\(2) & !\Add22~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add22~3\,
	combout => \Add22~4_combout\,
	cout => \Add22~5\);

-- Location: LCCOMB_X56_Y38_N12
\Add22~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~6_combout\ = (\vc|vga_data_0.x\(3) & (!\Add22~5\)) # (!\vc|vga_data_0.x\(3) & ((\Add22~5\) # (GND)))
-- \Add22~7\ = CARRY((!\Add22~5\) # (!\vc|vga_data_0.x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add22~5\,
	combout => \Add22~6_combout\,
	cout => \Add22~7\);

-- Location: LCCOMB_X56_Y38_N14
\Add22~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~8_combout\ = (\vc|vga_data_0.x\(4) & ((GND) # (!\Add22~7\))) # (!\vc|vga_data_0.x\(4) & (\Add22~7\ $ (GND)))
-- \Add22~9\ = CARRY((\vc|vga_data_0.x\(4)) # (!\Add22~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add22~7\,
	combout => \Add22~8_combout\,
	cout => \Add22~9\);

-- Location: LCCOMB_X56_Y38_N16
\Add22~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~11_cout\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add22~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add22~9\,
	cout => \Add22~11_cout\);

-- Location: LCCOMB_X56_Y38_N18
\Add22~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~13_cout\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add22~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add22~11_cout\,
	cout => \Add22~13_cout\);

-- Location: LCCOMB_X56_Y38_N20
\Add22~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~15_cout\ = CARRY((!\Add22~13_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add22~13_cout\,
	cout => \Add22~15_cout\);

-- Location: LCCOMB_X56_Y38_N22
\Add22~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add22~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add22~15_cout\,
	cout => \Add22~17_cout\);

-- Location: LCCOMB_X56_Y38_N24
\Add22~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~19_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add22~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add22~17_cout\,
	cout => \Add22~19_cout\);

-- Location: LCCOMB_X56_Y38_N26
\Add22~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add22~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add22~19_cout\,
	cout => \Add22~21_cout\);

-- Location: LCCOMB_X56_Y38_N28
\Add22~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add22~22_combout\ = !\Add22~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add22~21_cout\,
	combout => \Add22~22_combout\);

-- Location: LCCOMB_X55_Y34_N22
\Add1~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~80_combout\ = (!\sequential~174_combout\ & ((\sequential~128_combout\ & (\Add1~79_combout\)) # (!\sequential~128_combout\ & ((\Add22~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~79_combout\,
	datab => \sequential~128_combout\,
	datac => \sequential~174_combout\,
	datad => \Add22~22_combout\,
	combout => \Add1~80_combout\);

-- Location: LCCOMB_X58_Y35_N12
\Add20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~4_combout\ = (\vc|vga_data_0.x\(2) & (\Add20~3\ $ (GND))) # (!\vc|vga_data_0.x\(2) & (!\Add20~3\ & VCC))
-- \Add20~5\ = CARRY((\vc|vga_data_0.x\(2) & !\Add20~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add20~3\,
	combout => \Add20~4_combout\,
	cout => \Add20~5\);

-- Location: LCCOMB_X58_Y35_N14
\Add20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~6_combout\ = (\vc|vga_data_0.x\(3) & (!\Add20~5\)) # (!\vc|vga_data_0.x\(3) & ((\Add20~5\) # (GND)))
-- \Add20~7\ = CARRY((!\Add20~5\) # (!\vc|vga_data_0.x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add20~5\,
	combout => \Add20~6_combout\,
	cout => \Add20~7\);

-- Location: LCCOMB_X58_Y35_N16
\Add20~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~8_combout\ = (\vc|vga_data_0.x\(4) & ((GND) # (!\Add20~7\))) # (!\vc|vga_data_0.x\(4) & (\Add20~7\ $ (GND)))
-- \Add20~9\ = CARRY((\vc|vga_data_0.x\(4)) # (!\Add20~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add20~7\,
	combout => \Add20~8_combout\,
	cout => \Add20~9\);

-- Location: LCCOMB_X58_Y35_N18
\Add20~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~11_cout\ = CARRY((!\Add20~9\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add20~9\,
	cout => \Add20~11_cout\);

-- Location: LCCOMB_X58_Y35_N20
\Add20~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~13_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add20~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add20~11_cout\,
	cout => \Add20~13_cout\);

-- Location: LCCOMB_X58_Y35_N22
\Add20~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~15_cout\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add20~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add20~13_cout\,
	cout => \Add20~15_cout\);

-- Location: LCCOMB_X58_Y35_N24
\Add20~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add20~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add20~15_cout\,
	cout => \Add20~17_cout\);

-- Location: LCCOMB_X58_Y35_N26
\Add20~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~19_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add20~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add20~17_cout\,
	cout => \Add20~19_cout\);

-- Location: LCCOMB_X58_Y35_N28
\Add20~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add20~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add20~19_cout\,
	cout => \Add20~21_cout\);

-- Location: LCCOMB_X58_Y35_N30
\Add20~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add20~22_combout\ = !\Add20~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add20~21_cout\,
	combout => \Add20~22_combout\);

-- Location: LCCOMB_X55_Y34_N12
\Add1~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~81_combout\ = (\Add1~65_combout\ & ((\Add1~80_combout\) # ((\sequential~174_combout\ & \Add20~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~174_combout\,
	datab => \Add1~65_combout\,
	datac => \Add1~80_combout\,
	datad => \Add20~22_combout\,
	combout => \Add1~81_combout\);

-- Location: LCCOMB_X55_Y34_N18
\sequential~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~175_combout\ = (!\sequential~120_combout\ & \sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~120_combout\,
	datad => \sequential~195_combout\,
	combout => \sequential~175_combout\);

-- Location: LCCOMB_X55_Y37_N12
\Add16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~4_combout\ = (\vc|vga_data_0.x\(2) & ((GND) # (!\Add16~3\))) # (!\vc|vga_data_0.x\(2) & (\Add16~3\ $ (GND)))
-- \Add16~5\ = CARRY((\vc|vga_data_0.x\(2)) # (!\Add16~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add16~3\,
	combout => \Add16~4_combout\,
	cout => \Add16~5\);

-- Location: LCCOMB_X55_Y37_N14
\Add16~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add16~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add16~5\))
-- \Add16~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add16~5\,
	combout => \Add16~6_combout\,
	cout => \Add16~7\);

-- Location: LCCOMB_X55_Y37_N16
\Add16~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~8_combout\ = (\vc|vga_data_0.x\(4) & ((GND) # (!\Add16~7\))) # (!\vc|vga_data_0.x\(4) & (\Add16~7\ $ (GND)))
-- \Add16~9\ = CARRY((\vc|vga_data_0.x\(4)) # (!\Add16~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add16~7\,
	combout => \Add16~8_combout\,
	cout => \Add16~9\);

-- Location: LCCOMB_X55_Y37_N18
\Add16~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~11_cout\ = CARRY((!\Add16~9\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add16~9\,
	cout => \Add16~11_cout\);

-- Location: LCCOMB_X55_Y37_N20
\Add16~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~13_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add16~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add16~11_cout\,
	cout => \Add16~13_cout\);

-- Location: LCCOMB_X55_Y37_N22
\Add16~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~15_cout\ = CARRY((!\Add16~13_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add16~13_cout\,
	cout => \Add16~15_cout\);

-- Location: LCCOMB_X55_Y37_N24
\Add16~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add16~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add16~15_cout\,
	cout => \Add16~17_cout\);

-- Location: LCCOMB_X55_Y37_N26
\Add16~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~19_cout\ = CARRY((!\Add16~17_cout\) # (!\vc|vga_data_0.x\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add16~17_cout\,
	cout => \Add16~19_cout\);

-- Location: LCCOMB_X55_Y37_N28
\Add16~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add16~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add16~19_cout\,
	cout => \Add16~21_cout\);

-- Location: LCCOMB_X55_Y37_N30
\Add16~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add16~22_combout\ = !\Add16~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add16~21_cout\,
	combout => \Add16~22_combout\);

-- Location: LCCOMB_X57_Y35_N10
\Add18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~4_combout\ = (\vc|vga_data_0.x\(2) & (\Add18~3\ $ (GND))) # (!\vc|vga_data_0.x\(2) & (!\Add18~3\ & VCC))
-- \Add18~5\ = CARRY((\vc|vga_data_0.x\(2) & !\Add18~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add18~3\,
	combout => \Add18~4_combout\,
	cout => \Add18~5\);

-- Location: LCCOMB_X57_Y35_N12
\Add18~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~6_combout\ = (\vc|vga_data_0.x\(3) & (!\Add18~5\)) # (!\vc|vga_data_0.x\(3) & ((\Add18~5\) # (GND)))
-- \Add18~7\ = CARRY((!\Add18~5\) # (!\vc|vga_data_0.x\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add18~5\,
	combout => \Add18~6_combout\,
	cout => \Add18~7\);

-- Location: LCCOMB_X57_Y35_N14
\Add18~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~8_combout\ = (\vc|vga_data_0.x\(4) & ((GND) # (!\Add18~7\))) # (!\vc|vga_data_0.x\(4) & (\Add18~7\ $ (GND)))
-- \Add18~9\ = CARRY((\vc|vga_data_0.x\(4)) # (!\Add18~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add18~7\,
	combout => \Add18~8_combout\,
	cout => \Add18~9\);

-- Location: LCCOMB_X57_Y35_N16
\Add18~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~11_cout\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add18~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add18~9\,
	cout => \Add18~11_cout\);

-- Location: LCCOMB_X57_Y35_N18
\Add18~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~13_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add18~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add18~11_cout\,
	cout => \Add18~13_cout\);

-- Location: LCCOMB_X57_Y35_N20
\Add18~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~15_cout\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add18~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add18~13_cout\,
	cout => \Add18~15_cout\);

-- Location: LCCOMB_X57_Y35_N22
\Add18~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add18~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add18~15_cout\,
	cout => \Add18~17_cout\);

-- Location: LCCOMB_X57_Y35_N24
\Add18~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~19_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add18~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add18~17_cout\,
	cout => \Add18~19_cout\);

-- Location: LCCOMB_X57_Y35_N26
\Add18~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add18~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add18~19_cout\,
	cout => \Add18~21_cout\);

-- Location: LCCOMB_X57_Y35_N28
\Add18~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add18~22_combout\ = !\Add18~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add18~21_cout\,
	combout => \Add18~22_combout\);

-- Location: LCCOMB_X56_Y35_N12
\Add1~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~82_combout\ = (\sequential~189_combout\ & (((\Add18~22_combout\)))) # (!\sequential~189_combout\ & (\Add16~22_combout\ & (\sequential~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add16~22_combout\,
	datab => \sequential~189_combout\,
	datac => \sequential~93_combout\,
	datad => \Add18~22_combout\,
	combout => \Add1~82_combout\);

-- Location: LCCOMB_X55_Y32_N4
\Add14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~4_combout\ = (\vc|vga_data_0.x\(2) & ((GND) # (!\Add14~3\))) # (!\vc|vga_data_0.x\(2) & (\Add14~3\ $ (GND)))
-- \Add14~5\ = CARRY((\vc|vga_data_0.x\(2)) # (!\Add14~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add14~3\,
	combout => \Add14~4_combout\,
	cout => \Add14~5\);

-- Location: LCCOMB_X55_Y32_N6
\Add14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add14~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add14~5\))
-- \Add14~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add14~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add14~5\,
	combout => \Add14~6_combout\,
	cout => \Add14~7\);

-- Location: LCCOMB_X55_Y32_N8
\Add14~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~8_combout\ = (\vc|vga_data_0.x\(4) & ((GND) # (!\Add14~7\))) # (!\vc|vga_data_0.x\(4) & (\Add14~7\ $ (GND)))
-- \Add14~9\ = CARRY((\vc|vga_data_0.x\(4)) # (!\Add14~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add14~7\,
	combout => \Add14~8_combout\,
	cout => \Add14~9\);

-- Location: LCCOMB_X55_Y32_N10
\Add14~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~11_cout\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add14~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add14~9\,
	cout => \Add14~11_cout\);

-- Location: LCCOMB_X55_Y32_N12
\Add14~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~13_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add14~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add14~11_cout\,
	cout => \Add14~13_cout\);

-- Location: LCCOMB_X55_Y32_N14
\Add14~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~15_cout\ = CARRY((!\Add14~13_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add14~13_cout\,
	cout => \Add14~15_cout\);

-- Location: LCCOMB_X55_Y32_N16
\Add14~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add14~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add14~15_cout\,
	cout => \Add14~17_cout\);

-- Location: LCCOMB_X55_Y32_N18
\Add14~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~19_cout\ = CARRY((!\Add14~17_cout\) # (!\vc|vga_data_0.x\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add14~17_cout\,
	cout => \Add14~19_cout\);

-- Location: LCCOMB_X55_Y32_N20
\Add14~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add14~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add14~19_cout\,
	cout => \Add14~21_cout\);

-- Location: LCCOMB_X55_Y32_N22
\Add14~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add14~22_combout\ = !\Add14~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add14~21_cout\,
	combout => \Add14~22_combout\);

-- Location: LCCOMB_X55_Y34_N24
\Add1~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~83_combout\ = (\sequential~175_combout\ & (((\Add14~22_combout\)))) # (!\sequential~175_combout\ & ((\Add1~81_combout\) # ((\Add1~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~81_combout\,
	datab => \sequential~175_combout\,
	datac => \Add1~82_combout\,
	datad => \Add14~22_combout\,
	combout => \Add1~83_combout\);

-- Location: LCCOMB_X55_Y34_N14
\sequential~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~176_combout\ = (\sequential~118_combout\) # (!\sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~195_combout\,
	datac => \sequential~118_combout\,
	combout => \sequential~176_combout\);

-- Location: LCCOMB_X55_Y38_N12
\Add12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~4_combout\ = (\vc|vga_data_0.x\(2) & ((GND) # (!\Add12~3\))) # (!\vc|vga_data_0.x\(2) & (\Add12~3\ $ (GND)))
-- \Add12~5\ = CARRY((\vc|vga_data_0.x\(2)) # (!\Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add12~3\,
	combout => \Add12~4_combout\,
	cout => \Add12~5\);

-- Location: LCCOMB_X55_Y38_N14
\Add12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~6_combout\ = (\vc|vga_data_0.x\(3) & (\Add12~5\ & VCC)) # (!\vc|vga_data_0.x\(3) & (!\Add12~5\))
-- \Add12~7\ = CARRY((!\vc|vga_data_0.x\(3) & !\Add12~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add12~5\,
	combout => \Add12~6_combout\,
	cout => \Add12~7\);

-- Location: LCCOMB_X55_Y38_N16
\Add12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~8_combout\ = (\vc|vga_data_0.x\(4) & ((GND) # (!\Add12~7\))) # (!\vc|vga_data_0.x\(4) & (\Add12~7\ $ (GND)))
-- \Add12~9\ = CARRY((\vc|vga_data_0.x\(4)) # (!\Add12~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add12~7\,
	combout => \Add12~8_combout\,
	cout => \Add12~9\);

-- Location: LCCOMB_X55_Y38_N18
\Add12~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~11_cout\ = CARRY((!\Add12~9\) # (!\vc|vga_data_0.x\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add12~9\,
	cout => \Add12~11_cout\);

-- Location: LCCOMB_X55_Y38_N20
\Add12~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~13_cout\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add12~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add12~11_cout\,
	cout => \Add12~13_cout\);

-- Location: LCCOMB_X55_Y38_N22
\Add12~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~15_cout\ = CARRY((!\Add12~13_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add12~13_cout\,
	cout => \Add12~15_cout\);

-- Location: LCCOMB_X55_Y38_N24
\Add12~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~17_cout\ = CARRY((\vc|vga_data_0.x\(8)) # (!\Add12~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add12~15_cout\,
	cout => \Add12~17_cout\);

-- Location: LCCOMB_X55_Y38_N26
\Add12~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~19_cout\ = CARRY((!\Add12~17_cout\) # (!\vc|vga_data_0.x\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add12~17_cout\,
	cout => \Add12~19_cout\);

-- Location: LCCOMB_X55_Y38_N28
\Add12~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~21_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add12~19_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add12~19_cout\,
	cout => \Add12~21_cout\);

-- Location: LCCOMB_X55_Y38_N30
\Add12~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add12~22_combout\ = !\Add12~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add12~21_cout\,
	combout => \Add12~22_combout\);

-- Location: LCCOMB_X55_Y34_N8
\Add1~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~84_combout\ = (!\sequential~132_combout\ & ((\sequential~176_combout\ & (\Add1~83_combout\)) # (!\sequential~176_combout\ & ((\Add12~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~132_combout\,
	datab => \Add1~83_combout\,
	datac => \sequential~176_combout\,
	datad => \Add12~22_combout\,
	combout => \Add1~84_combout\);

-- Location: LCCOMB_X55_Y34_N2
\Add1~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~85_combout\ = (\Add1~73_combout\ & ((\Add1~84_combout\) # ((\sequential~132_combout\ & \Add10~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~132_combout\,
	datab => \Add10~22_combout\,
	datac => \Add1~84_combout\,
	datad => \Add1~73_combout\,
	combout => \Add1~85_combout\);

-- Location: LCCOMB_X55_Y34_N20
\Add1~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~86_combout\ = (\Add1~85_combout\) # ((!\Add1~73_combout\ & \vc|vga_data_0.x\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add1~73_combout\,
	datac => \vc|vga_data_0.x\(0),
	datad => \Add1~85_combout\,
	combout => \Add1~86_combout\);

-- Location: LCCOMB_X56_Y34_N16
\Add1~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~133_combout\ = (\Add1~29_combout\ & (\Add1~14_combout\ & ((\sequential~127_combout\) # (!\sequential~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~29_combout\,
	datab => \sequential~89_combout\,
	datac => \sequential~127_combout\,
	datad => \Add1~14_combout\,
	combout => \Add1~133_combout\);

-- Location: LCCOMB_X55_Y34_N30
\Add1~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~134_combout\ = (\sequential~109_combout\ & (((\Add1~16_combout\ & \Add1~133_combout\)))) # (!\sequential~109_combout\ & ((\sequential~195_combout\) # ((\Add1~16_combout\ & \Add1~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~109_combout\,
	datab => \sequential~195_combout\,
	datac => \Add1~16_combout\,
	datad => \Add1~133_combout\,
	combout => \Add1~134_combout\);

-- Location: LCCOMB_X57_Y32_N2
\Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (\vc|vga_data_0.x\(2) & (\Add0~1\ & VCC)) # (!\vc|vga_data_0.x\(2) & (!\Add0~1\))
-- \Add0~3\ = CARRY((!\vc|vga_data_0.x\(2) & !\Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X57_Y32_N4
\Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (\vc|vga_data_0.x\(3) & ((GND) # (!\Add0~3\))) # (!\vc|vga_data_0.x\(3) & (\Add0~3\ $ (GND)))
-- \Add0~5\ = CARRY((\vc|vga_data_0.x\(3)) # (!\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X57_Y32_N6
\Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (\vc|vga_data_0.x\(4) & (!\Add0~5\)) # (!\vc|vga_data_0.x\(4) & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!\vc|vga_data_0.x\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X57_Y32_N8
\Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~9_cout\ = CARRY((\vc|vga_data_0.x\(5) & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add0~7\,
	cout => \Add0~9_cout\);

-- Location: LCCOMB_X57_Y32_N10
\Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~11_cout\ = CARRY((!\vc|vga_data_0.x\(6) & !\Add0~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add0~9_cout\,
	cout => \Add0~11_cout\);

-- Location: LCCOMB_X57_Y32_N12
\Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~13_cout\ = CARRY((\vc|vga_data_0.x\(7)) # (!\Add0~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add0~11_cout\,
	cout => \Add0~13_cout\);

-- Location: LCCOMB_X57_Y32_N14
\Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~15_cout\ = CARRY((!\vc|vga_data_0.x\(8) & !\Add0~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add0~13_cout\,
	cout => \Add0~15_cout\);

-- Location: LCCOMB_X57_Y32_N16
\Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~17_cout\ = CARRY((\vc|vga_data_0.x\(9)) # (!\Add0~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add0~15_cout\,
	cout => \Add0~17_cout\);

-- Location: LCCOMB_X57_Y32_N18
\Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~19_cout\ = CARRY((!\vc|vga_data_0.x\(10) & !\Add0~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add0~17_cout\,
	cout => \Add0~19_cout\);

-- Location: LCCOMB_X57_Y32_N20
\Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = \Add0~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add0~19_cout\,
	combout => \Add0~20_combout\);

-- Location: LCCOMB_X56_Y35_N26
\Add1~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~64_combout\ = (\sequential~93_combout\) # ((!\sequential~88_combout\ & (\sequential~89_combout\ & !\sequential~189_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~93_combout\,
	datab => \sequential~88_combout\,
	datac => \sequential~89_combout\,
	datad => \sequential~189_combout\,
	combout => \Add1~64_combout\);

-- Location: LCCOMB_X56_Y35_N18
\Add1~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~66_combout\ = (\Add1~65_combout\ & (\Add22~0_combout\ & (!\Add1~64_combout\))) # (!\Add1~65_combout\ & (((\Add1~64_combout\) # (\Add18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add22~0_combout\,
	datab => \Add1~65_combout\,
	datac => \Add1~64_combout\,
	datad => \Add18~0_combout\,
	combout => \Add1~66_combout\);

-- Location: LCCOMB_X55_Y35_N16
\Add1~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~67_combout\ = (\Add1~64_combout\ & ((\Add1~66_combout\ & (\Add16~0_combout\)) # (!\Add1~66_combout\ & ((\Add20~0_combout\))))) # (!\Add1~64_combout\ & (((\Add1~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add16~0_combout\,
	datab => \Add1~64_combout\,
	datac => \Add1~66_combout\,
	datad => \Add20~0_combout\,
	combout => \Add1~67_combout\);

-- Location: LCCOMB_X55_Y35_N26
\Add1~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~68_combout\ = (\Add1~31_combout\ & (((\Add1~32_combout\)))) # (!\Add1~31_combout\ & ((\Add1~32_combout\ & ((\Add1~67_combout\))) # (!\Add1~32_combout\ & (\Add12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add12~0_combout\,
	datab => \Add1~31_combout\,
	datac => \Add1~32_combout\,
	datad => \Add1~67_combout\,
	combout => \Add1~68_combout\);

-- Location: LCCOMB_X55_Y35_N8
\Add1~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~69_combout\ = (\Add1~68_combout\ & (((\Add14~0_combout\) # (!\Add1~31_combout\)))) # (!\Add1~68_combout\ & (\Add10~0_combout\ & ((\Add1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add10~0_combout\,
	datab => \Add14~0_combout\,
	datac => \Add1~68_combout\,
	datad => \Add1~31_combout\,
	combout => \Add1~69_combout\);

-- Location: LCCOMB_X55_Y34_N0
\Add1~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~63_combout\ = (((!\s_char~24_combout\ & !\Add1~133_combout\)) # (!\Add1~16_combout\)) # (!\sequential~110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~110_combout\,
	datab => \Add1~16_combout\,
	datac => \s_char~24_combout\,
	datad => \Add1~133_combout\,
	combout => \Add1~63_combout\);

-- Location: LCCOMB_X57_Y33_N12
\Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (\vc|vga_data_0.x\(2) & (\Add2~1\ & VCC)) # (!\vc|vga_data_0.x\(2) & (!\Add2~1\))
-- \Add2~3\ = CARRY((!\vc|vga_data_0.x\(2) & !\Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: LCCOMB_X57_Y33_N14
\Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = (\vc|vga_data_0.x\(3) & ((GND) # (!\Add2~3\))) # (!\vc|vga_data_0.x\(3) & (\Add2~3\ $ (GND)))
-- \Add2~5\ = CARRY((\vc|vga_data_0.x\(3)) # (!\Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: LCCOMB_X57_Y33_N16
\Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (\vc|vga_data_0.x\(4) & (!\Add2~5\)) # (!\vc|vga_data_0.x\(4) & ((\Add2~5\) # (GND)))
-- \Add2~7\ = CARRY((!\Add2~5\) # (!\vc|vga_data_0.x\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: LCCOMB_X57_Y33_N18
\Add2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~9_cout\ = CARRY((\vc|vga_data_0.x\(5)) # (!\Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add2~7\,
	cout => \Add2~9_cout\);

-- Location: LCCOMB_X57_Y33_N20
\Add2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~11_cout\ = CARRY((!\Add2~9_cout\) # (!\vc|vga_data_0.x\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add2~9_cout\,
	cout => \Add2~11_cout\);

-- Location: LCCOMB_X57_Y33_N22
\Add2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~13_cout\ = CARRY((\vc|vga_data_0.x\(7)) # (!\Add2~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add2~11_cout\,
	cout => \Add2~13_cout\);

-- Location: LCCOMB_X57_Y33_N24
\Add2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~15_cout\ = CARRY((!\vc|vga_data_0.x\(8) & !\Add2~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add2~13_cout\,
	cout => \Add2~15_cout\);

-- Location: LCCOMB_X57_Y33_N26
\Add2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~17_cout\ = CARRY((\vc|vga_data_0.x\(9)) # (!\Add2~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add2~15_cout\,
	cout => \Add2~17_cout\);

-- Location: LCCOMB_X57_Y33_N28
\Add2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~19_cout\ = CARRY((!\vc|vga_data_0.x\(10) & !\Add2~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add2~17_cout\,
	cout => \Add2~19_cout\);

-- Location: LCCOMB_X57_Y33_N30
\Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~20_combout\ = \Add2~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add2~19_cout\,
	combout => \Add2~20_combout\);

-- Location: LCCOMB_X57_Y30_N4
\Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~2_combout\ = (\vc|vga_data_0.x\(2) & (\Add6~1\ & VCC)) # (!\vc|vga_data_0.x\(2) & (!\Add6~1\))
-- \Add6~3\ = CARRY((!\vc|vga_data_0.x\(2) & !\Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add6~1\,
	combout => \Add6~2_combout\,
	cout => \Add6~3\);

-- Location: LCCOMB_X57_Y30_N6
\Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~4_combout\ = (\vc|vga_data_0.x\(3) & ((GND) # (!\Add6~3\))) # (!\vc|vga_data_0.x\(3) & (\Add6~3\ $ (GND)))
-- \Add6~5\ = CARRY((\vc|vga_data_0.x\(3)) # (!\Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add6~3\,
	combout => \Add6~4_combout\,
	cout => \Add6~5\);

-- Location: LCCOMB_X57_Y30_N8
\Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~6_combout\ = (\vc|vga_data_0.x\(4) & (!\Add6~5\)) # (!\vc|vga_data_0.x\(4) & ((\Add6~5\) # (GND)))
-- \Add6~7\ = CARRY((!\Add6~5\) # (!\vc|vga_data_0.x\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add6~5\,
	combout => \Add6~6_combout\,
	cout => \Add6~7\);

-- Location: LCCOMB_X57_Y30_N10
\Add6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~9_cout\ = CARRY((\vc|vga_data_0.x\(5)) # (!\Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add6~7\,
	cout => \Add6~9_cout\);

-- Location: LCCOMB_X57_Y30_N12
\Add6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~11_cout\ = CARRY((!\vc|vga_data_0.x\(6) & !\Add6~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add6~9_cout\,
	cout => \Add6~11_cout\);

-- Location: LCCOMB_X57_Y30_N14
\Add6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~13_cout\ = CARRY((\vc|vga_data_0.x\(7) & !\Add6~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add6~11_cout\,
	cout => \Add6~13_cout\);

-- Location: LCCOMB_X57_Y30_N16
\Add6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~15_cout\ = CARRY((!\vc|vga_data_0.x\(8) & !\Add6~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add6~13_cout\,
	cout => \Add6~15_cout\);

-- Location: LCCOMB_X57_Y30_N18
\Add6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~17_cout\ = CARRY((\vc|vga_data_0.x\(9)) # (!\Add6~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add6~15_cout\,
	cout => \Add6~17_cout\);

-- Location: LCCOMB_X57_Y30_N20
\Add6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~19_cout\ = CARRY((!\vc|vga_data_0.x\(10) & !\Add6~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add6~17_cout\,
	cout => \Add6~19_cout\);

-- Location: LCCOMB_X57_Y30_N22
\Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add6~20_combout\ = \Add6~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add6~19_cout\,
	combout => \Add6~20_combout\);

-- Location: LCCOMB_X54_Y34_N30
\Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~60_combout\ = (\sequential~195_combout\ & (((!\sequential~122_combout\ & \sequential~115_combout\)) # (!\sequential~112_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~195_combout\,
	datab => \sequential~122_combout\,
	datac => \sequential~115_combout\,
	datad => \sequential~112_combout\,
	combout => \Add1~60_combout\);

-- Location: LCCOMB_X55_Y30_N12
\Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~2_combout\ = (\vc|vga_data_0.x\(2) & (\Add8~1\ & VCC)) # (!\vc|vga_data_0.x\(2) & (!\Add8~1\))
-- \Add8~3\ = CARRY((!\vc|vga_data_0.x\(2) & !\Add8~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add8~1\,
	combout => \Add8~2_combout\,
	cout => \Add8~3\);

-- Location: LCCOMB_X55_Y30_N14
\Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~4_combout\ = (\vc|vga_data_0.x\(3) & ((GND) # (!\Add8~3\))) # (!\vc|vga_data_0.x\(3) & (\Add8~3\ $ (GND)))
-- \Add8~5\ = CARRY((\vc|vga_data_0.x\(3)) # (!\Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add8~3\,
	combout => \Add8~4_combout\,
	cout => \Add8~5\);

-- Location: LCCOMB_X55_Y30_N16
\Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~6_combout\ = (\vc|vga_data_0.x\(4) & (!\Add8~5\)) # (!\vc|vga_data_0.x\(4) & ((\Add8~5\) # (GND)))
-- \Add8~7\ = CARRY((!\Add8~5\) # (!\vc|vga_data_0.x\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add8~5\,
	combout => \Add8~6_combout\,
	cout => \Add8~7\);

-- Location: LCCOMB_X55_Y30_N18
\Add8~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~9_cout\ = CARRY((\vc|vga_data_0.x\(5) & !\Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add8~7\,
	cout => \Add8~9_cout\);

-- Location: LCCOMB_X55_Y30_N20
\Add8~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~11_cout\ = CARRY((!\vc|vga_data_0.x\(6) & !\Add8~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add8~9_cout\,
	cout => \Add8~11_cout\);

-- Location: LCCOMB_X55_Y30_N22
\Add8~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~13_cout\ = CARRY((\vc|vga_data_0.x\(7) & !\Add8~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add8~11_cout\,
	cout => \Add8~13_cout\);

-- Location: LCCOMB_X55_Y30_N24
\Add8~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~15_cout\ = CARRY((!\vc|vga_data_0.x\(8) & !\Add8~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add8~13_cout\,
	cout => \Add8~15_cout\);

-- Location: LCCOMB_X55_Y30_N26
\Add8~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~17_cout\ = CARRY((\vc|vga_data_0.x\(9)) # (!\Add8~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add8~15_cout\,
	cout => \Add8~17_cout\);

-- Location: LCCOMB_X55_Y30_N28
\Add8~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~19_cout\ = CARRY((!\vc|vga_data_0.x\(10) & !\Add8~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add8~17_cout\,
	cout => \Add8~19_cout\);

-- Location: LCCOMB_X55_Y30_N30
\Add8~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add8~20_combout\ = \Add8~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add8~19_cout\,
	combout => \Add8~20_combout\);

-- Location: LCCOMB_X56_Y30_N2
\Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~2_combout\ = (\vc|vga_data_0.x\(2) & (\Add4~1\ & VCC)) # (!\vc|vga_data_0.x\(2) & (!\Add4~1\))
-- \Add4~3\ = CARRY((!\vc|vga_data_0.x\(2) & !\Add4~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datad => VCC,
	cin => \Add4~1\,
	combout => \Add4~2_combout\,
	cout => \Add4~3\);

-- Location: LCCOMB_X56_Y30_N4
\Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~4_combout\ = (\vc|vga_data_0.x\(3) & ((GND) # (!\Add4~3\))) # (!\vc|vga_data_0.x\(3) & (\Add4~3\ $ (GND)))
-- \Add4~5\ = CARRY((\vc|vga_data_0.x\(3)) # (!\Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(3),
	datad => VCC,
	cin => \Add4~3\,
	combout => \Add4~4_combout\,
	cout => \Add4~5\);

-- Location: LCCOMB_X56_Y30_N6
\Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~6_combout\ = (\vc|vga_data_0.x\(4) & (!\Add4~5\)) # (!\vc|vga_data_0.x\(4) & ((\Add4~5\) # (GND)))
-- \Add4~7\ = CARRY((!\Add4~5\) # (!\vc|vga_data_0.x\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	cin => \Add4~5\,
	combout => \Add4~6_combout\,
	cout => \Add4~7\);

-- Location: LCCOMB_X56_Y30_N8
\Add4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~9_cout\ = CARRY((\vc|vga_data_0.x\(5) & !\Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add4~7\,
	cout => \Add4~9_cout\);

-- Location: LCCOMB_X56_Y30_N10
\Add4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~11_cout\ = CARRY((!\Add4~9_cout\) # (!\vc|vga_data_0.x\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add4~9_cout\,
	cout => \Add4~11_cout\);

-- Location: LCCOMB_X56_Y30_N12
\Add4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~13_cout\ = CARRY((\vc|vga_data_0.x\(7)) # (!\Add4~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add4~11_cout\,
	cout => \Add4~13_cout\);

-- Location: LCCOMB_X56_Y30_N14
\Add4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~15_cout\ = CARRY((!\vc|vga_data_0.x\(8) & !\Add4~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add4~13_cout\,
	cout => \Add4~15_cout\);

-- Location: LCCOMB_X56_Y30_N16
\Add4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~17_cout\ = CARRY((\vc|vga_data_0.x\(9)) # (!\Add4~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add4~15_cout\,
	cout => \Add4~17_cout\);

-- Location: LCCOMB_X56_Y30_N18
\Add4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~19_cout\ = CARRY((!\vc|vga_data_0.x\(10) & !\Add4~17_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add4~17_cout\,
	cout => \Add4~19_cout\);

-- Location: LCCOMB_X56_Y30_N20
\Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add4~20_combout\ = \Add4~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add4~19_cout\,
	combout => \Add4~20_combout\);

-- Location: LCCOMB_X56_Y33_N12
\Add1~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~61_combout\ = (\Add1~60_combout\ & (((\Add1~16_combout\)))) # (!\Add1~60_combout\ & ((\Add1~16_combout\ & (\Add8~20_combout\)) # (!\Add1~16_combout\ & ((\Add4~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~20_combout\,
	datab => \Add1~60_combout\,
	datac => \Add4~20_combout\,
	datad => \Add1~16_combout\,
	combout => \Add1~61_combout\);

-- Location: LCCOMB_X56_Y33_N26
\Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~62_combout\ = (\Add1~60_combout\ & ((\Add1~61_combout\ & ((\Add6~20_combout\))) # (!\Add1~61_combout\ & (\Add2~20_combout\)))) # (!\Add1~60_combout\ & (((\Add1~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~20_combout\,
	datab => \Add6~20_combout\,
	datac => \Add1~60_combout\,
	datad => \Add1~61_combout\,
	combout => \Add1~62_combout\);

-- Location: LCCOMB_X56_Y33_N8
\Add1~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~70_combout\ = (\Add1~63_combout\ & (((\Add1~62_combout\) # (\Add1~134_combout\)))) # (!\Add1~63_combout\ & (\Add1~69_combout\ & ((!\Add1~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~69_combout\,
	datab => \Add1~63_combout\,
	datac => \Add1~62_combout\,
	datad => \Add1~134_combout\,
	combout => \Add1~70_combout\);

-- Location: LCCOMB_X57_Y31_N10
\Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~43_combout\ = (\sequential~124_combout\ & ((\sequential~98_combout\) # ((\sequential~89_combout\ & !\sequential~125_combout\)))) # (!\sequential~124_combout\ & (((\sequential~89_combout\ & !\sequential~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~124_combout\,
	datab => \sequential~98_combout\,
	datac => \sequential~89_combout\,
	datad => \sequential~125_combout\,
	combout => \Add1~43_combout\);

-- Location: LCCOMB_X57_Y31_N24
\Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~44_combout\ = (\sequential~124_combout\ & ((\sequential~125_combout\) # (!\sequential~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~125_combout\,
	datac => \sequential~89_combout\,
	datad => \sequential~124_combout\,
	combout => \Add1~44_combout\);

-- Location: LCCOMB_X57_Y37_N20
\Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~45_combout\ = (\Add1~43_combout\ & (((\Add1~44_combout\)))) # (!\Add1~43_combout\ & ((\Add1~44_combout\ & (\Add34~0_combout\)) # (!\Add1~44_combout\ & ((\Add30~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~43_combout\,
	datab => \Add34~0_combout\,
	datac => \Add30~0_combout\,
	datad => \Add1~44_combout\,
	combout => \Add1~45_combout\);

-- Location: LCCOMB_X57_Y37_N10
\Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~46_combout\ = (\Add1~43_combout\ & ((\Add1~45_combout\ & ((\Add32~0_combout\))) # (!\Add1~45_combout\ & (\Add28~0_combout\)))) # (!\Add1~43_combout\ & (\Add1~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~43_combout\,
	datab => \Add1~45_combout\,
	datac => \Add28~0_combout\,
	datad => \Add32~0_combout\,
	combout => \Add1~46_combout\);

-- Location: LCCOMB_X57_Y31_N0
\Add1~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~131_combout\ = (\sequential~125_combout\ & (((!\sequential~91_combout\) # (!\vc|vga_data_0.x\(7))) # (!\vc|vga_data_0.x\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datab => \vc|vga_data_0.x\(7),
	datac => \sequential~91_combout\,
	datad => \sequential~125_combout\,
	combout => \Add1~131_combout\);

-- Location: LCCOMB_X57_Y34_N0
\Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~47_combout\ = ((\Add1~131_combout\ & \sequential~129_combout\)) # (!\sequential~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~131_combout\,
	datab => \sequential~129_combout\,
	datad => \sequential~89_combout\,
	combout => \Add1~47_combout\);

-- Location: LCCOMB_X58_Y34_N10
\Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~48_combout\ = (\sequential~173_combout\ & (((!\sequential~124_combout\) # (!\Add1~47_combout\)) # (!\Add1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~15_combout\,
	datab => \sequential~173_combout\,
	datac => \Add1~47_combout\,
	datad => \sequential~124_combout\,
	combout => \Add1~48_combout\);

-- Location: LCCOMB_X60_Y31_N2
\Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~49_combout\ = (\sequential~104_combout\) # ((\sequential~107_combout\ & !\sequential~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~107_combout\,
	datab => \sequential~108_combout\,
	datad => \sequential~104_combout\,
	combout => \Add1~49_combout\);

-- Location: LCCOMB_X63_Y31_N16
\Add41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add41~0_combout\ = \vc|vga_data_0.x\(4) $ (VCC)
-- \Add41~1\ = CARRY(\vc|vga_data_0.x\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	combout => \Add41~0_combout\,
	cout => \Add41~1\);

-- Location: LCCOMB_X63_Y31_N18
\Add41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add41~3_cout\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add41~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add41~1\,
	cout => \Add41~3_cout\);

-- Location: LCCOMB_X63_Y31_N20
\Add41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add41~5_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add41~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add41~3_cout\,
	cout => \Add41~5_cout\);

-- Location: LCCOMB_X63_Y31_N22
\Add41~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add41~7_cout\ = CARRY((!\vc|vga_data_0.x\(7) & !\Add41~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add41~5_cout\,
	cout => \Add41~7_cout\);

-- Location: LCCOMB_X63_Y31_N24
\Add41~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add41~9_cout\ = CARRY((\vc|vga_data_0.x\(8) & !\Add41~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add41~7_cout\,
	cout => \Add41~9_cout\);

-- Location: LCCOMB_X63_Y31_N26
\Add41~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add41~11_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add41~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add41~9_cout\,
	cout => \Add41~11_cout\);

-- Location: LCCOMB_X63_Y31_N28
\Add41~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add41~13_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add41~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add41~11_cout\,
	cout => \Add41~13_cout\);

-- Location: LCCOMB_X63_Y31_N30
\Add41~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add41~14_combout\ = !\Add41~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add41~13_cout\,
	combout => \Add41~14_combout\);

-- Location: LCCOMB_X57_Y31_N6
\Add1~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~132_combout\ = (!\sequential~108_combout\ & (((!\sequential~89_combout\) # (!\sequential~92_combout\)) # (!\sequential~103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~103_combout\,
	datab => \sequential~108_combout\,
	datac => \sequential~92_combout\,
	datad => \sequential~89_combout\,
	combout => \Add1~132_combout\);

-- Location: LCCOMB_X63_Y31_N0
\Add49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add49~0_combout\ = \vc|vga_data_0.x\(4) $ (VCC)
-- \Add49~1\ = CARRY(\vc|vga_data_0.x\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(4),
	datad => VCC,
	combout => \Add49~0_combout\,
	cout => \Add49~1\);

-- Location: LCCOMB_X63_Y31_N2
\Add49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add49~3_cout\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add49~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add49~1\,
	cout => \Add49~3_cout\);

-- Location: LCCOMB_X63_Y31_N4
\Add49~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add49~5_cout\ = CARRY((\vc|vga_data_0.x\(6) & !\Add49~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add49~3_cout\,
	cout => \Add49~5_cout\);

-- Location: LCCOMB_X63_Y31_N6
\Add49~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add49~7_cout\ = CARRY((!\Add49~5_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add49~5_cout\,
	cout => \Add49~7_cout\);

-- Location: LCCOMB_X63_Y31_N8
\Add49~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add49~9_cout\ = CARRY((\vc|vga_data_0.x\(8) & !\Add49~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add49~7_cout\,
	cout => \Add49~9_cout\);

-- Location: LCCOMB_X63_Y31_N10
\Add49~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add49~11_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add49~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add49~9_cout\,
	cout => \Add49~11_cout\);

-- Location: LCCOMB_X63_Y31_N12
\Add49~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add49~13_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add49~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add49~11_cout\,
	cout => \Add49~13_cout\);

-- Location: LCCOMB_X63_Y31_N14
\Add49~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add49~14_combout\ = !\Add49~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add49~13_cout\,
	combout => \Add49~14_combout\);

-- Location: LCCOMB_X59_Y31_N24
\Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~51_combout\ = (((\sequential~116_combout\ & \sequential~105_combout\)) # (!\sequential~99_combout\)) # (!\vc|vga_data_0.x\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~116_combout\,
	datab => \sequential~105_combout\,
	datac => \vc|vga_data_0.x\(8),
	datad => \sequential~99_combout\,
	combout => \Add1~51_combout\);

-- Location: LCCOMB_X62_Y31_N0
\Add44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add44~0_combout\ = \vc|vga_data_0.x\(4) $ (VCC)
-- \Add44~1\ = CARRY(\vc|vga_data_0.x\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datad => VCC,
	combout => \Add44~0_combout\,
	cout => \Add44~1\);

-- Location: LCCOMB_X62_Y31_N2
\Add44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add44~3_cout\ = CARRY((!\vc|vga_data_0.x\(5) & !\Add44~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(5),
	datad => VCC,
	cin => \Add44~1\,
	cout => \Add44~3_cout\);

-- Location: LCCOMB_X62_Y31_N4
\Add44~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add44~5_cout\ = CARRY((\vc|vga_data_0.x\(6)) # (!\Add44~3_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(6),
	datad => VCC,
	cin => \Add44~3_cout\,
	cout => \Add44~5_cout\);

-- Location: LCCOMB_X62_Y31_N6
\Add44~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add44~7_cout\ = CARRY((!\Add44~5_cout\) # (!\vc|vga_data_0.x\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(7),
	datad => VCC,
	cin => \Add44~5_cout\,
	cout => \Add44~7_cout\);

-- Location: LCCOMB_X62_Y31_N8
\Add44~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add44~9_cout\ = CARRY((\vc|vga_data_0.x\(8) & !\Add44~7_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datad => VCC,
	cin => \Add44~7_cout\,
	cout => \Add44~9_cout\);

-- Location: LCCOMB_X62_Y31_N10
\Add44~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add44~11_cout\ = CARRY((!\vc|vga_data_0.x\(9) & !\Add44~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(9),
	datad => VCC,
	cin => \Add44~9_cout\,
	cout => \Add44~11_cout\);

-- Location: LCCOMB_X62_Y31_N12
\Add44~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add44~13_cout\ = CARRY((\vc|vga_data_0.x\(10)) # (!\Add44~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(10),
	datad => VCC,
	cin => \Add44~11_cout\,
	cout => \Add44~13_cout\);

-- Location: LCCOMB_X62_Y31_N14
\Add44~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add44~14_combout\ = !\Add44~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add44~13_cout\,
	combout => \Add44~14_combout\);

-- Location: LCCOMB_X59_Y31_N14
\Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~50_combout\ = (\sequential~100_combout\ & (((\sequential~116_combout\ & \sequential~102_combout\)) # (!\sequential~105_combout\))) # (!\sequential~100_combout\ & (((\sequential~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~116_combout\,
	datab => \sequential~100_combout\,
	datac => \sequential~105_combout\,
	datad => \sequential~102_combout\,
	combout => \Add1~50_combout\);

-- Location: LCCOMB_X60_Y31_N8
\Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~52_combout\ = (\Add1~51_combout\ & ((\Add49~14_combout\) # ((\Add1~50_combout\)))) # (!\Add1~51_combout\ & (((\Add44~14_combout\ & !\Add1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add49~14_combout\,
	datab => \Add1~51_combout\,
	datac => \Add44~14_combout\,
	datad => \Add1~50_combout\,
	combout => \Add1~52_combout\);

-- Location: LCCOMB_X60_Y31_N10
\Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~53_combout\ = (\Add1~52_combout\ & (((\Add53~14_combout\) # (!\Add1~50_combout\)))) # (!\Add1~52_combout\ & (\Add55~14_combout\ & ((\Add1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add55~14_combout\,
	datab => \Add53~14_combout\,
	datac => \Add1~52_combout\,
	datad => \Add1~50_combout\,
	combout => \Add1~53_combout\);

-- Location: LCCOMB_X60_Y31_N20
\Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~54_combout\ = (\Add1~132_combout\ & (!\Add1~49_combout\ & ((\Add1~53_combout\)))) # (!\Add1~132_combout\ & ((\Add1~49_combout\) # ((\Add57~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~132_combout\,
	datab => \Add1~49_combout\,
	datac => \Add57~14_combout\,
	datad => \Add1~53_combout\,
	combout => \Add1~54_combout\);

-- Location: LCCOMB_X60_Y31_N22
\Add1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~55_combout\ = (\Add1~49_combout\ & ((\Add1~54_combout\ & (\Add38~0_combout\)) # (!\Add1~54_combout\ & ((\Add41~14_combout\))))) # (!\Add1~49_combout\ & (((\Add1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add38~0_combout\,
	datab => \Add1~49_combout\,
	datac => \Add41~14_combout\,
	datad => \Add1~54_combout\,
	combout => \Add1~55_combout\);

-- Location: LCCOMB_X59_Y34_N12
\Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~56_combout\ = (\sequential~124_combout\ & (!\sequential~98_combout\ & \sequential~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \sequential~124_combout\,
	datac => \sequential~98_combout\,
	datad => \sequential~95_combout\,
	combout => \Add1~56_combout\);

-- Location: LCCOMB_X58_Y34_N16
\Add1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~57_combout\ = (\Add1~47_combout\ & ((\Add1~56_combout\) # ((\sequential~192_combout\ & \sequential~173_combout\)))) # (!\Add1~47_combout\ & (((\sequential~192_combout\ & \sequential~173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~47_combout\,
	datab => \Add1~56_combout\,
	datac => \sequential~192_combout\,
	datad => \sequential~173_combout\,
	combout => \Add1~57_combout\);

-- Location: LCCOMB_X57_Y37_N12
\Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~58_combout\ = (\Add1~48_combout\ & (((\Add1~57_combout\)))) # (!\Add1~48_combout\ & ((\Add1~57_combout\ & (\Add1~55_combout\)) # (!\Add1~57_combout\ & ((\Add24~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~55_combout\,
	datab => \Add24~0_combout\,
	datac => \Add1~48_combout\,
	datad => \Add1~57_combout\,
	combout => \Add1~58_combout\);

-- Location: LCCOMB_X57_Y37_N6
\Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~59_combout\ = (\Add1~48_combout\ & ((\Add1~58_combout\ & ((\Add26~0_combout\))) # (!\Add1~58_combout\ & (\Add1~46_combout\)))) # (!\Add1~48_combout\ & (((\Add1~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~46_combout\,
	datab => \Add1~48_combout\,
	datac => \Add26~0_combout\,
	datad => \Add1~58_combout\,
	combout => \Add1~59_combout\);

-- Location: LCCOMB_X56_Y33_N2
\Add1~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~71_combout\ = (\Add1~134_combout\ & ((\Add1~70_combout\ & (\Add0~20_combout\)) # (!\Add1~70_combout\ & ((\Add1~59_combout\))))) # (!\Add1~134_combout\ & (((\Add1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~134_combout\,
	datab => \Add0~20_combout\,
	datac => \Add1~70_combout\,
	datad => \Add1~59_combout\,
	combout => \Add1~71_combout\);

-- Location: LCCOMB_X52_Y34_N4
\s_letter_column[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[0]~5_cout\ = CARRY((\Add1~86_combout\ & \Add1~71_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~86_combout\,
	datab => \Add1~71_combout\,
	datad => VCC,
	cout => \s_letter_column[0]~5_cout\);

-- Location: LCCOMB_X52_Y34_N6
\s_letter_column[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[0]~6_combout\ = (\Add1~42_combout\ & (!\s_letter_column[0]~5_cout\)) # (!\Add1~42_combout\ & ((\s_letter_column[0]~5_cout\) # (GND)))
-- \s_letter_column[0]~7\ = CARRY((!\s_letter_column[0]~5_cout\) # (!\Add1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add1~42_combout\,
	datad => VCC,
	cin => \s_letter_column[0]~5_cout\,
	combout => \s_letter_column[0]~6_combout\,
	cout => \s_letter_column[0]~7\);

-- Location: LCCOMB_X56_Y34_N20
\s_char[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char[6]~26_combout\ = (\sequential~88_combout\ & (\sequential~129_combout\ & \sequential~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~88_combout\,
	datab => \sequential~129_combout\,
	datac => \sequential~127_combout\,
	combout => \s_char[6]~26_combout\);

-- Location: LCCOMB_X57_Y31_N22
\sequential~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~178_combout\ = (((\vc|vga_data_0.x\(7)) # (!\vc|vga_data_0.x\(6))) # (!\sequential~96_combout\)) # (!\sequential~94_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~94_combout\,
	datab => \sequential~96_combout\,
	datac => \vc|vga_data_0.x\(7),
	datad => \vc|vga_data_0.x\(6),
	combout => \sequential~178_combout\);

-- Location: LCCOMB_X57_Y31_N12
\s_char[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char[6]~25_combout\ = (\sequential~178_combout\ & (\sequential~125_combout\ & ((!\LessThan31~0_combout\) # (!\sequential~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~178_combout\,
	datab => \sequential~91_combout\,
	datac => \LessThan31~0_combout\,
	datad => \sequential~125_combout\,
	combout => \s_char[6]~25_combout\);

-- Location: LCCOMB_X56_Y31_N30
\sequential~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~177_combout\ = (\sequential~97_combout\) # ((!\vc|vga_data_0.x\(7) & ((\LessThan15~0_combout\) # (!\sequential~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~97_combout\,
	datab => \LessThan15~0_combout\,
	datac => \vc|vga_data_0.x\(7),
	datad => \sequential~44_combout\,
	combout => \sequential~177_combout\);

-- Location: LCCOMB_X56_Y31_N8
\Add37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add37~1_combout\ = (\sequential~89_combout\ & (((\Add37~0_combout\ & \sequential~94_combout\)) # (!\sequential~177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add37~0_combout\,
	datab => \sequential~94_combout\,
	datac => \sequential~177_combout\,
	datad => \sequential~89_combout\,
	combout => \Add37~1_combout\);

-- Location: LCCOMB_X56_Y31_N26
\s_letter_column[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[3]~9_combout\ = (!\Add37~1_combout\ & (((\sequential~118_combout\ & \sequential~120_combout\)) # (!\sequential~195_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~118_combout\,
	datab => \sequential~120_combout\,
	datac => \Add37~1_combout\,
	datad => \sequential~195_combout\,
	combout => \s_letter_column[3]~9_combout\);

-- Location: LCCOMB_X56_Y31_N20
\s_letter_column[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[3]~10_combout\ = (\s_letter_column[3]~9_combout\ & (((\s_char[6]~26_combout\ & \s_char[6]~25_combout\)) # (!\sequential~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char[6]~26_combout\,
	datab => \s_char[6]~25_combout\,
	datac => \s_letter_column[3]~9_combout\,
	datad => \sequential~89_combout\,
	combout => \s_letter_column[3]~10_combout\);

-- Location: LCCOMB_X59_Y31_N2
\s_char[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char[6]~27_combout\ = (\sequential~105_combout\ & (((\LessThan59~0_combout\) # (\LessThan49~0_combout\)) # (!\sequential~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~39_combout\,
	datab => \LessThan59~0_combout\,
	datac => \sequential~105_combout\,
	datad => \LessThan49~0_combout\,
	combout => \s_char[6]~27_combout\);

-- Location: LCCOMB_X58_Y31_N8
\s_letter_column[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[3]~11_combout\ = (\vc|vga_data_0.x\(6) & (((\vc|vga_data_0.x\(5)) # (\LessThan50~5_combout\)))) # (!\vc|vga_data_0.x\(6) & (!\vc|vga_data_0.x\(4) & ((\LessThan50~5_combout\) # (!\vc|vga_data_0.x\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(5),
	datac => \LessThan50~5_combout\,
	datad => \vc|vga_data_0.x\(6),
	combout => \s_letter_column[3]~11_combout\);

-- Location: LCCOMB_X58_Y31_N22
\s_letter_column[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[3]~12_combout\ = ((\s_char[6]~27_combout\ & ((\s_letter_column[3]~11_combout\) # (!\vc|vga_data_0.x\(7))))) # (!\sequential~100_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char[6]~27_combout\,
	datab => \vc|vga_data_0.x\(7),
	datac => \s_letter_column[3]~11_combout\,
	datad => \sequential~100_combout\,
	combout => \s_letter_column[3]~12_combout\);

-- Location: LCCOMB_X55_Y31_N22
\s_letter_column[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[0]~13_combout\ = (\s_letter_column[3]~12_combout\ & (\Add1~65_combout\ & (\Add1~132_combout\ & \sequential~101_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_letter_column[3]~12_combout\,
	datab => \Add1~65_combout\,
	datac => \Add1~132_combout\,
	datad => \sequential~101_combout\,
	combout => \s_letter_column[0]~13_combout\);

-- Location: LCCOMB_X55_Y31_N16
\s_letter_column[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[3]~8_combout\ = ((\Add1~28_combout\ & \Add1~72_combout\)) # (!\sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~28_combout\,
	datac => \sequential~195_combout\,
	datad => \Add1~72_combout\,
	combout => \s_letter_column[3]~8_combout\);

-- Location: LCCOMB_X55_Y31_N12
\s_letter_column[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[0]~14_combout\ = (!\sequential~35_combout\ & (((!\s_letter_column[3]~8_combout\) # (!\s_letter_column[0]~13_combout\)) # (!\s_letter_column[3]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_letter_column[3]~10_combout\,
	datab => \sequential~35_combout\,
	datac => \s_letter_column[0]~13_combout\,
	datad => \s_letter_column[3]~8_combout\,
	combout => \s_letter_column[0]~14_combout\);

-- Location: FF_X52_Y34_N7
\s_letter_column[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_letter_column[0]~6_combout\,
	ena => \s_letter_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_letter_column(0));

-- Location: LCCOMB_X61_Y34_N28
\Add1~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~91_combout\ = (\Add1~15_combout\ & ((\vc|vga_data_0.x\(2)) # ((\Add1~19_combout\)))) # (!\Add1~15_combout\ & (((!\Add1~19_combout\ & \Add34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(2),
	datab => \Add1~15_combout\,
	datac => \Add1~19_combout\,
	datad => \Add34~4_combout\,
	combout => \Add1~91_combout\);

-- Location: LCCOMB_X61_Y34_N30
\Add1~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~92_combout\ = (\Add1~19_combout\ & ((\Add1~91_combout\ & (\Add38~4_combout\)) # (!\Add1~91_combout\ & ((\Add32~4_combout\))))) # (!\Add1~19_combout\ & (((\Add1~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~19_combout\,
	datab => \Add38~4_combout\,
	datac => \Add32~4_combout\,
	datad => \Add1~91_combout\,
	combout => \Add1~92_combout\);

-- Location: LCCOMB_X58_Y34_N30
\Add1~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~93_combout\ = (\Add1~17_combout\ & (\Add1~92_combout\ & ((!\Add1~18_combout\)))) # (!\Add1~17_combout\ & (((\Add28~4_combout\) # (\Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~17_combout\,
	datab => \Add1~92_combout\,
	datac => \Add28~4_combout\,
	datad => \Add1~18_combout\,
	combout => \Add1~93_combout\);

-- Location: LCCOMB_X58_Y34_N28
\Add1~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~94_combout\ = (\Add1~93_combout\ & ((\Add26~4_combout\) # ((!\Add1~18_combout\)))) # (!\Add1~93_combout\ & (((\Add30~4_combout\ & \Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~4_combout\,
	datab => \Add30~4_combout\,
	datac => \Add1~93_combout\,
	datad => \Add1~18_combout\,
	combout => \Add1~94_combout\);

-- Location: LCCOMB_X58_Y34_N26
\Add1~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~95_combout\ = (\Add1~129_combout\ & (\Add1~24_combout\)) # (!\Add1~129_combout\ & ((\Add1~24_combout\ & ((\Add1~94_combout\))) # (!\Add1~24_combout\ & (\Add22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~129_combout\,
	datab => \Add1~24_combout\,
	datac => \Add22~4_combout\,
	datad => \Add1~94_combout\,
	combout => \Add1~95_combout\);

-- Location: LCCOMB_X58_Y34_N20
\Add1~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~96_combout\ = (\Add1~95_combout\ & (((\Add24~4_combout\) # (!\Add1~129_combout\)))) # (!\Add1~95_combout\ & (\Add20~4_combout\ & ((\Add1~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add20~4_combout\,
	datab => \Add24~4_combout\,
	datac => \Add1~95_combout\,
	datad => \Add1~129_combout\,
	combout => \Add1~96_combout\);

-- Location: LCCOMB_X57_Y34_N18
\Add1~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~97_combout\ = (\Add1~39_combout\ & (((\Add1~130_combout\)))) # (!\Add1~39_combout\ & ((\Add1~130_combout\ & ((\Add1~96_combout\))) # (!\Add1~130_combout\ & (\Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~39_combout\,
	datab => \Add0~2_combout\,
	datac => \Add1~96_combout\,
	datad => \Add1~130_combout\,
	combout => \Add1~97_combout\);

-- Location: LCCOMB_X55_Y35_N6
\Add1~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~87_combout\ = (\Add1~32_combout\ & (((\Add1~31_combout\)))) # (!\Add1~32_combout\ & ((\Add1~31_combout\ & ((\Add10~4_combout\))) # (!\Add1~31_combout\ & (\Add12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add12~4_combout\,
	datab => \Add10~4_combout\,
	datac => \Add1~32_combout\,
	datad => \Add1~31_combout\,
	combout => \Add1~87_combout\);

-- Location: LCCOMB_X55_Y35_N28
\Add1~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~88_combout\ = (\Add1~87_combout\ & (((\Add14~4_combout\) # (!\Add1~32_combout\)))) # (!\Add1~87_combout\ & (\Add16~4_combout\ & (\Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~87_combout\,
	datab => \Add16~4_combout\,
	datac => \Add1~32_combout\,
	datad => \Add14~4_combout\,
	combout => \Add1~88_combout\);

-- Location: LCCOMB_X55_Y30_N8
\Add1~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~89_combout\ = (\Add1~35_combout\ & (((\Add1~88_combout\) # (\Add1~36_combout\)))) # (!\Add1~35_combout\ & (\Add8~2_combout\ & ((!\Add1~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~2_combout\,
	datab => \Add1~35_combout\,
	datac => \Add1~88_combout\,
	datad => \Add1~36_combout\,
	combout => \Add1~89_combout\);

-- Location: LCCOMB_X56_Y30_N24
\Add1~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~90_combout\ = (\Add1~89_combout\ & (((\Add6~2_combout\) # (!\Add1~36_combout\)))) # (!\Add1~89_combout\ & (\Add4~2_combout\ & (\Add1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~89_combout\,
	datab => \Add4~2_combout\,
	datac => \Add1~36_combout\,
	datad => \Add6~2_combout\,
	combout => \Add1~90_combout\);

-- Location: LCCOMB_X57_Y34_N8
\Add1~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~98_combout\ = (\Add1~97_combout\ & ((\Add2~2_combout\) # ((!\Add1~39_combout\)))) # (!\Add1~97_combout\ & (((\Add1~90_combout\ & \Add1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \Add1~97_combout\,
	datac => \Add1~90_combout\,
	datad => \Add1~39_combout\,
	combout => \Add1~98_combout\);

-- Location: LCCOMB_X57_Y34_N10
\Add1~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~99_combout\ = (\Add1~30_combout\ & ((\sequential~189_combout\ & ((\Add18~4_combout\))) # (!\sequential~189_combout\ & (\Add1~98_combout\)))) # (!\Add1~30_combout\ & (((\Add1~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~30_combout\,
	datab => \sequential~189_combout\,
	datac => \Add1~98_combout\,
	datad => \Add18~4_combout\,
	combout => \Add1~99_combout\);

-- Location: LCCOMB_X52_Y34_N8
\s_letter_column[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[1]~15_combout\ = (\Add1~99_combout\ & (\s_letter_column[0]~7\ $ (GND))) # (!\Add1~99_combout\ & (!\s_letter_column[0]~7\ & VCC))
-- \s_letter_column[1]~16\ = CARRY((\Add1~99_combout\ & !\s_letter_column[0]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~99_combout\,
	datad => VCC,
	cin => \s_letter_column[0]~7\,
	combout => \s_letter_column[1]~15_combout\,
	cout => \s_letter_column[1]~16\);

-- Location: FF_X52_Y34_N9
\s_letter_column[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_letter_column[1]~15_combout\,
	ena => \s_letter_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_letter_column(1));

-- Location: LCCOMB_X55_Y35_N18
\Add1~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~106_combout\ = (\Add1~32_combout\ & ((\Add1~31_combout\) # ((\Add16~6_combout\)))) # (!\Add1~32_combout\ & (!\Add1~31_combout\ & (\Add12~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~32_combout\,
	datab => \Add1~31_combout\,
	datac => \Add12~6_combout\,
	datad => \Add16~6_combout\,
	combout => \Add1~106_combout\);

-- Location: LCCOMB_X55_Y35_N4
\Add1~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~107_combout\ = (\Add1~31_combout\ & ((\Add1~106_combout\ & (\Add14~6_combout\)) # (!\Add1~106_combout\ & ((\Add10~6_combout\))))) # (!\Add1~31_combout\ & (((\Add1~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add14~6_combout\,
	datab => \Add1~31_combout\,
	datac => \Add10~6_combout\,
	datad => \Add1~106_combout\,
	combout => \Add1~107_combout\);

-- Location: LCCOMB_X55_Y30_N2
\Add1~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~108_combout\ = (\Add1~35_combout\ & (((\Add1~36_combout\)))) # (!\Add1~35_combout\ & ((\Add1~36_combout\ & (\Add4~4_combout\)) # (!\Add1~36_combout\ & ((\Add8~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~4_combout\,
	datab => \Add1~35_combout\,
	datac => \Add8~4_combout\,
	datad => \Add1~36_combout\,
	combout => \Add1~108_combout\);

-- Location: LCCOMB_X55_Y30_N4
\Add1~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~109_combout\ = (\Add1~35_combout\ & ((\Add1~108_combout\ & (\Add6~4_combout\)) # (!\Add1~108_combout\ & ((\Add1~107_combout\))))) # (!\Add1~35_combout\ & (((\Add1~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~4_combout\,
	datab => \Add1~35_combout\,
	datac => \Add1~107_combout\,
	datad => \Add1~108_combout\,
	combout => \Add1~109_combout\);

-- Location: LCCOMB_X57_Y34_N4
\Add1~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~110_combout\ = (\Add1~39_combout\ & ((\Add1~109_combout\) # ((\Add1~130_combout\)))) # (!\Add1~39_combout\ & (((\Add0~4_combout\ & !\Add1~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~39_combout\,
	datab => \Add1~109_combout\,
	datac => \Add0~4_combout\,
	datad => \Add1~130_combout\,
	combout => \Add1~110_combout\);

-- Location: LCCOMB_X61_Y34_N0
\Add1~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~100_combout\ = (\Add1~19_combout\ & ((\Add32~6_combout\) # ((\Add1~15_combout\)))) # (!\Add1~19_combout\ & (((!\Add1~15_combout\ & \Add34~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~19_combout\,
	datab => \Add32~6_combout\,
	datac => \Add1~15_combout\,
	datad => \Add34~6_combout\,
	combout => \Add1~100_combout\);

-- Location: LCCOMB_X61_Y34_N26
\Add1~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~101_combout\ = (\Add1~15_combout\ & ((\Add1~100_combout\ & (\Add38~6_combout\)) # (!\Add1~100_combout\ & ((\vc|vga_data_0.x\(3)))))) # (!\Add1~15_combout\ & (((\Add1~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add38~6_combout\,
	datab => \Add1~15_combout\,
	datac => \vc|vga_data_0.x\(3),
	datad => \Add1~100_combout\,
	combout => \Add1~101_combout\);

-- Location: LCCOMB_X58_Y34_N14
\Add1~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~102_combout\ = (\Add1~18_combout\ & (((\Add30~6_combout\) # (!\Add1~17_combout\)))) # (!\Add1~18_combout\ & (\Add1~101_combout\ & (\Add1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~18_combout\,
	datab => \Add1~101_combout\,
	datac => \Add1~17_combout\,
	datad => \Add30~6_combout\,
	combout => \Add1~102_combout\);

-- Location: LCCOMB_X59_Y34_N20
\Add1~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~103_combout\ = (\Add1~17_combout\ & (((\Add1~102_combout\)))) # (!\Add1~17_combout\ & ((\Add1~102_combout\ & (\Add26~6_combout\)) # (!\Add1~102_combout\ & ((\Add28~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~17_combout\,
	datab => \Add26~6_combout\,
	datac => \Add28~6_combout\,
	datad => \Add1~102_combout\,
	combout => \Add1~103_combout\);

-- Location: LCCOMB_X58_Y34_N0
\Add1~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~104_combout\ = (\Add1~129_combout\ & ((\Add1~24_combout\) # ((\Add20~6_combout\)))) # (!\Add1~129_combout\ & (!\Add1~24_combout\ & (\Add22~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~129_combout\,
	datab => \Add1~24_combout\,
	datac => \Add22~6_combout\,
	datad => \Add20~6_combout\,
	combout => \Add1~104_combout\);

-- Location: LCCOMB_X58_Y34_N18
\Add1~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~105_combout\ = (\Add1~104_combout\ & (((\Add24~6_combout\) # (!\Add1~24_combout\)))) # (!\Add1~104_combout\ & (\Add1~103_combout\ & ((\Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~103_combout\,
	datab => \Add1~104_combout\,
	datac => \Add24~6_combout\,
	datad => \Add1~24_combout\,
	combout => \Add1~105_combout\);

-- Location: LCCOMB_X57_Y34_N26
\Add1~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~111_combout\ = (\Add1~130_combout\ & ((\Add1~110_combout\ & (\Add2~4_combout\)) # (!\Add1~110_combout\ & ((\Add1~105_combout\))))) # (!\Add1~130_combout\ & (((\Add1~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \Add1~130_combout\,
	datac => \Add1~110_combout\,
	datad => \Add1~105_combout\,
	combout => \Add1~111_combout\);

-- Location: LCCOMB_X57_Y34_N28
\Add1~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~112_combout\ = (\Add1~30_combout\ & ((\sequential~189_combout\ & ((\Add18~6_combout\))) # (!\sequential~189_combout\ & (\Add1~111_combout\)))) # (!\Add1~30_combout\ & (((\Add1~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~30_combout\,
	datab => \sequential~189_combout\,
	datac => \Add1~111_combout\,
	datad => \Add18~6_combout\,
	combout => \Add1~112_combout\);

-- Location: LCCOMB_X52_Y34_N10
\s_letter_column[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[2]~17_combout\ = (\Add1~112_combout\ & (!\s_letter_column[1]~16\)) # (!\Add1~112_combout\ & ((\s_letter_column[1]~16\) # (GND)))
-- \s_letter_column[2]~18\ = CARRY((!\s_letter_column[1]~16\) # (!\Add1~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add1~112_combout\,
	datad => VCC,
	cin => \s_letter_column[1]~16\,
	combout => \s_letter_column[2]~17_combout\,
	cout => \s_letter_column[2]~18\);

-- Location: FF_X52_Y34_N11
\s_letter_column[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_letter_column[2]~17_combout\,
	ena => \s_letter_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_letter_column(2));

-- Location: LCCOMB_X56_Y33_N4
\Add1~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~113_combout\ = (\Add1~60_combout\ & (((\Add1~16_combout\)))) # (!\Add1~60_combout\ & ((\Add1~16_combout\ & (\Add8~6_combout\)) # (!\Add1~16_combout\ & ((\Add4~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add8~6_combout\,
	datab => \Add4~6_combout\,
	datac => \Add1~60_combout\,
	datad => \Add1~16_combout\,
	combout => \Add1~113_combout\);

-- Location: LCCOMB_X56_Y33_N22
\Add1~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~114_combout\ = (\Add1~60_combout\ & ((\Add1~113_combout\ & (\Add6~6_combout\)) # (!\Add1~113_combout\ & ((\Add2~6_combout\))))) # (!\Add1~60_combout\ & (\Add1~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~60_combout\,
	datab => \Add1~113_combout\,
	datac => \Add6~6_combout\,
	datad => \Add2~6_combout\,
	combout => \Add1~114_combout\);

-- Location: LCCOMB_X57_Y37_N4
\Add1~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~119_combout\ = (\Add1~43_combout\ & (((\Add1~44_combout\)))) # (!\Add1~43_combout\ & ((\Add1~44_combout\ & (\Add34~8_combout\)) # (!\Add1~44_combout\ & ((\Add30~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~43_combout\,
	datab => \Add34~8_combout\,
	datac => \Add30~8_combout\,
	datad => \Add1~44_combout\,
	combout => \Add1~119_combout\);

-- Location: LCCOMB_X57_Y37_N22
\Add1~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~120_combout\ = (\Add1~43_combout\ & ((\Add1~119_combout\ & ((\Add32~8_combout\))) # (!\Add1~119_combout\ & (\Add28~8_combout\)))) # (!\Add1~43_combout\ & (\Add1~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~43_combout\,
	datab => \Add1~119_combout\,
	datac => \Add28~8_combout\,
	datad => \Add32~8_combout\,
	combout => \Add1~120_combout\);

-- Location: LCCOMB_X57_Y37_N8
\Add1~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~121_combout\ = (\Add1~48_combout\ & (((\Add1~120_combout\) # (\Add1~57_combout\)))) # (!\Add1~48_combout\ & (\Add24~8_combout\ & ((!\Add1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add24~8_combout\,
	datab => \Add1~48_combout\,
	datac => \Add1~120_combout\,
	datad => \Add1~57_combout\,
	combout => \Add1~121_combout\);

-- Location: LCCOMB_X60_Y31_N16
\Add1~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~115_combout\ = (\Add1~50_combout\ & (((\Add1~51_combout\)))) # (!\Add1~50_combout\ & ((\Add1~51_combout\ & (\Add49~0_combout\)) # (!\Add1~51_combout\ & ((\Add44~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~50_combout\,
	datab => \Add49~0_combout\,
	datac => \Add44~0_combout\,
	datad => \Add1~51_combout\,
	combout => \Add1~115_combout\);

-- Location: LCCOMB_X60_Y31_N26
\Add1~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~116_combout\ = (\Add1~115_combout\ & ((\Add53~0_combout\) # ((!\Add1~50_combout\)))) # (!\Add1~115_combout\ & (((\Add55~0_combout\ & \Add1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add53~0_combout\,
	datab => \Add1~115_combout\,
	datac => \Add55~0_combout\,
	datad => \Add1~50_combout\,
	combout => \Add1~116_combout\);

-- Location: LCCOMB_X60_Y31_N24
\Add1~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~117_combout\ = (\Add1~132_combout\ & (((\Add1~116_combout\ & !\Add1~49_combout\)))) # (!\Add1~132_combout\ & ((\Add57~0_combout\) # ((\Add1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~132_combout\,
	datab => \Add57~0_combout\,
	datac => \Add1~116_combout\,
	datad => \Add1~49_combout\,
	combout => \Add1~117_combout\);

-- Location: LCCOMB_X60_Y31_N14
\Add1~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~118_combout\ = (\Add1~117_combout\ & ((\Add38~8_combout\) # ((!\Add1~49_combout\)))) # (!\Add1~117_combout\ & (((\Add41~0_combout\ & \Add1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add38~8_combout\,
	datab => \Add1~117_combout\,
	datac => \Add41~0_combout\,
	datad => \Add1~49_combout\,
	combout => \Add1~118_combout\);

-- Location: LCCOMB_X57_Y37_N18
\Add1~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~122_combout\ = (\Add1~57_combout\ & ((\Add1~121_combout\ & (\Add26~8_combout\)) # (!\Add1~121_combout\ & ((\Add1~118_combout\))))) # (!\Add1~57_combout\ & (((\Add1~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~8_combout\,
	datab => \Add1~57_combout\,
	datac => \Add1~121_combout\,
	datad => \Add1~118_combout\,
	combout => \Add1~122_combout\);

-- Location: LCCOMB_X56_Y35_N10
\Add1~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~123_combout\ = (\Add1~64_combout\ & (!\Add1~65_combout\)) # (!\Add1~64_combout\ & ((\Add1~65_combout\ & ((\Add22~8_combout\))) # (!\Add1~65_combout\ & (\Add18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~64_combout\,
	datab => \Add1~65_combout\,
	datac => \Add18~8_combout\,
	datad => \Add22~8_combout\,
	combout => \Add1~123_combout\);

-- Location: LCCOMB_X55_Y35_N14
\Add1~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~124_combout\ = (\Add1~64_combout\ & ((\Add1~123_combout\ & (\Add16~8_combout\)) # (!\Add1~123_combout\ & ((\Add20~8_combout\))))) # (!\Add1~64_combout\ & (((\Add1~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add16~8_combout\,
	datab => \Add1~64_combout\,
	datac => \Add1~123_combout\,
	datad => \Add20~8_combout\,
	combout => \Add1~124_combout\);

-- Location: LCCOMB_X55_Y35_N0
\Add1~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~125_combout\ = (\Add1~31_combout\ & ((\Add10~8_combout\) # ((\Add1~32_combout\)))) # (!\Add1~31_combout\ & (((!\Add1~32_combout\ & \Add12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add10~8_combout\,
	datab => \Add1~31_combout\,
	datac => \Add1~32_combout\,
	datad => \Add12~8_combout\,
	combout => \Add1~125_combout\);

-- Location: LCCOMB_X55_Y35_N10
\Add1~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~126_combout\ = (\Add1~32_combout\ & ((\Add1~125_combout\ & (\Add14~8_combout\)) # (!\Add1~125_combout\ & ((\Add1~124_combout\))))) # (!\Add1~32_combout\ & (((\Add1~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~32_combout\,
	datab => \Add14~8_combout\,
	datac => \Add1~124_combout\,
	datad => \Add1~125_combout\,
	combout => \Add1~126_combout\);

-- Location: LCCOMB_X56_Y33_N20
\Add1~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~127_combout\ = (\Add1~63_combout\ & (((\Add1~134_combout\)))) # (!\Add1~63_combout\ & ((\Add1~134_combout\ & (\Add1~122_combout\)) # (!\Add1~134_combout\ & ((\Add1~126_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~122_combout\,
	datab => \Add1~63_combout\,
	datac => \Add1~126_combout\,
	datad => \Add1~134_combout\,
	combout => \Add1~127_combout\);

-- Location: LCCOMB_X56_Y33_N6
\Add1~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add1~128_combout\ = (\Add1~127_combout\ & (((\Add0~6_combout\) # (!\Add1~63_combout\)))) # (!\Add1~127_combout\ & (\Add1~114_combout\ & ((\Add1~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~114_combout\,
	datab => \Add1~127_combout\,
	datac => \Add0~6_combout\,
	datad => \Add1~63_combout\,
	combout => \Add1~128_combout\);

-- Location: LCCOMB_X52_Y34_N12
\s_letter_column[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_column[3]~19_combout\ = \s_letter_column[2]~18\ $ (!\Add1~128_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Add1~128_combout\,
	cin => \s_letter_column[2]~18\,
	combout => \s_letter_column[3]~19_combout\);

-- Location: FF_X52_Y34_N13
\s_letter_column[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_letter_column[3]~19_combout\,
	ena => \s_letter_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_letter_column(3));

-- Location: LCCOMB_X52_Y31_N10
\Add47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~0_combout\ = \vc|vga_data_0.y\(1) $ (VCC)
-- \Add47~1\ = CARRY(\vc|vga_data_0.y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(1),
	datad => VCC,
	combout => \Add47~0_combout\,
	cout => \Add47~1\);

-- Location: LCCOMB_X55_Y31_N2
\Add37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add37~2_combout\ = (((\sequential~104_combout\) # (!\Add1~65_combout\)) # (!\s_letter_column[3]~8_combout\)) # (!\s_letter_column[3]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_letter_column[3]~10_combout\,
	datab => \s_letter_column[3]~8_combout\,
	datac => \sequential~104_combout\,
	datad => \Add1~65_combout\,
	combout => \Add37~2_combout\);

-- Location: LCCOMB_X52_Y33_N10
\Add36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add36~0_combout\ = \vc|vga_data_0.y\(1) $ (VCC)
-- \Add36~1\ = CARRY(\vc|vga_data_0.y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(1),
	datad => VCC,
	combout => \Add36~0_combout\,
	cout => \Add36~1\);

-- Location: LCCOMB_X52_Y34_N0
\Add47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~2_combout\ = (\Add37~2_combout\ & ((\Add36~0_combout\))) # (!\Add37~2_combout\ & (\Add47~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add47~0_combout\,
	datac => \Add37~2_combout\,
	datad => \Add36~0_combout\,
	combout => \Add47~2_combout\);

-- Location: LCCOMB_X52_Y31_N12
\Add47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~3_combout\ = (\vc|vga_data_0.y\(2) & (\Add47~1\ & VCC)) # (!\vc|vga_data_0.y\(2) & (!\Add47~1\))
-- \Add47~4\ = CARRY((!\vc|vga_data_0.y\(2) & !\Add47~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(2),
	datad => VCC,
	cin => \Add47~1\,
	combout => \Add47~3_combout\,
	cout => \Add47~4\);

-- Location: LCCOMB_X52_Y31_N14
\Add47~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~5_combout\ = (\vc|vga_data_0.y\(3) & ((GND) # (!\Add47~4\))) # (!\vc|vga_data_0.y\(3) & (\Add47~4\ $ (GND)))
-- \Add47~6\ = CARRY((\vc|vga_data_0.y\(3)) # (!\Add47~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datad => VCC,
	cin => \Add47~4\,
	combout => \Add47~5_combout\,
	cout => \Add47~6\);

-- Location: LCCOMB_X52_Y31_N16
\Add47~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~7_combout\ = (\vc|vga_data_0.y\(4) & (\Add47~6\ & VCC)) # (!\vc|vga_data_0.y\(4) & (!\Add47~6\))
-- \Add47~8\ = CARRY((!\vc|vga_data_0.y\(4) & !\Add47~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(4),
	datad => VCC,
	cin => \Add47~6\,
	combout => \Add47~7_combout\,
	cout => \Add47~8\);

-- Location: LCCOMB_X52_Y31_N18
\Add47~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~10_cout\ = CARRY((\vc|vga_data_0.y\(5)) # (!\Add47~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(5),
	datad => VCC,
	cin => \Add47~8\,
	cout => \Add47~10_cout\);

-- Location: LCCOMB_X52_Y31_N20
\Add47~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~12_cout\ = CARRY((!\Add47~10_cout\) # (!\vc|vga_data_0.y\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(6),
	datad => VCC,
	cin => \Add47~10_cout\,
	cout => \Add47~12_cout\);

-- Location: LCCOMB_X52_Y31_N22
\Add47~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~14_cout\ = CARRY((\vc|vga_data_0.y\(7) & !\Add47~12_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(7),
	datad => VCC,
	cin => \Add47~12_cout\,
	cout => \Add47~14_cout\);

-- Location: LCCOMB_X52_Y31_N24
\Add47~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~16_cout\ = CARRY((!\Add47~14_cout\) # (!\vc|vga_data_0.y\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(8),
	datad => VCC,
	cin => \Add47~14_cout\,
	cout => \Add47~16_cout\);

-- Location: LCCOMB_X52_Y31_N26
\Add47~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~18_cout\ = CARRY((\vc|vga_data_0.y\(9)) # (!\Add47~16_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(9),
	datad => VCC,
	cin => \Add47~16_cout\,
	cout => \Add47~18_cout\);

-- Location: LCCOMB_X52_Y31_N28
\Add47~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~19_combout\ = !\Add47~18_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add47~18_cout\,
	combout => \Add47~19_combout\);

-- Location: LCCOMB_X52_Y33_N12
\Add36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add36~2_combout\ = (\vc|vga_data_0.y\(2) & (\Add36~1\ & VCC)) # (!\vc|vga_data_0.y\(2) & (!\Add36~1\))
-- \Add36~3\ = CARRY((!\vc|vga_data_0.y\(2) & !\Add36~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(2),
	datad => VCC,
	cin => \Add36~1\,
	combout => \Add36~2_combout\,
	cout => \Add36~3\);

-- Location: LCCOMB_X52_Y33_N14
\Add36~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add36~4_combout\ = (\vc|vga_data_0.y\(3) & ((GND) # (!\Add36~3\))) # (!\vc|vga_data_0.y\(3) & (\Add36~3\ $ (GND)))
-- \Add36~5\ = CARRY((\vc|vga_data_0.y\(3)) # (!\Add36~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datad => VCC,
	cin => \Add36~3\,
	combout => \Add36~4_combout\,
	cout => \Add36~5\);

-- Location: LCCOMB_X52_Y33_N16
\Add36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add36~6_combout\ = (\vc|vga_data_0.y\(4) & (!\Add36~5\)) # (!\vc|vga_data_0.y\(4) & ((\Add36~5\) # (GND)))
-- \Add36~7\ = CARRY((!\Add36~5\) # (!\vc|vga_data_0.y\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(4),
	datad => VCC,
	cin => \Add36~5\,
	combout => \Add36~6_combout\,
	cout => \Add36~7\);

-- Location: LCCOMB_X52_Y33_N18
\Add36~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add36~9_cout\ = CARRY((\vc|vga_data_0.y\(5)) # (!\Add36~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datad => VCC,
	cin => \Add36~7\,
	cout => \Add36~9_cout\);

-- Location: LCCOMB_X52_Y33_N20
\Add36~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add36~11_cout\ = CARRY((!\Add36~9_cout\) # (!\vc|vga_data_0.y\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(6),
	datad => VCC,
	cin => \Add36~9_cout\,
	cout => \Add36~11_cout\);

-- Location: LCCOMB_X52_Y33_N22
\Add36~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add36~13_cout\ = CARRY((\vc|vga_data_0.y\(7)) # (!\Add36~11_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(7),
	datad => VCC,
	cin => \Add36~11_cout\,
	cout => \Add36~13_cout\);

-- Location: LCCOMB_X52_Y33_N24
\Add36~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add36~15_cout\ = CARRY((!\vc|vga_data_0.y\(8) & !\Add36~13_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(8),
	datad => VCC,
	cin => \Add36~13_cout\,
	cout => \Add36~15_cout\);

-- Location: LCCOMB_X52_Y33_N26
\Add36~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add36~17_cout\ = CARRY((\vc|vga_data_0.y\(9)) # (!\Add36~15_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.y\(9),
	datad => VCC,
	cin => \Add36~15_cout\,
	cout => \Add36~17_cout\);

-- Location: LCCOMB_X52_Y33_N28
\Add36~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add36~18_combout\ = !\Add36~17_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add36~17_cout\,
	combout => \Add36~18_combout\);

-- Location: LCCOMB_X52_Y34_N2
\Add47~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~21_combout\ = (\Add37~2_combout\ & ((\Add36~18_combout\))) # (!\Add37~2_combout\ & (\Add47~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add37~2_combout\,
	datac => \Add47~19_combout\,
	datad => \Add36~18_combout\,
	combout => \Add47~21_combout\);

-- Location: LCCOMB_X52_Y34_N16
\s_letter_row[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_row[0]~5_cout\ = CARRY((\vc|vga_data_0.y\(0) & \Add47~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(0),
	datab => \Add47~21_combout\,
	datad => VCC,
	cout => \s_letter_row[0]~5_cout\);

-- Location: LCCOMB_X52_Y34_N18
\s_letter_row[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_row[0]~6_combout\ = (\Add47~2_combout\ & (!\s_letter_row[0]~5_cout\)) # (!\Add47~2_combout\ & ((\s_letter_row[0]~5_cout\) # (GND)))
-- \s_letter_row[0]~7\ = CARRY((!\s_letter_row[0]~5_cout\) # (!\Add47~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add47~2_combout\,
	datad => VCC,
	cin => \s_letter_row[0]~5_cout\,
	combout => \s_letter_row[0]~6_combout\,
	cout => \s_letter_row[0]~7\);

-- Location: FF_X52_Y34_N19
\s_letter_row[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_letter_row[0]~6_combout\,
	ena => \s_letter_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_letter_row(0));

-- Location: LCCOMB_X52_Y34_N26
\Add47~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~22_combout\ = (\Add37~2_combout\ & ((\Add36~2_combout\))) # (!\Add37~2_combout\ & (\Add47~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add47~3_combout\,
	datac => \Add37~2_combout\,
	datad => \Add36~2_combout\,
	combout => \Add47~22_combout\);

-- Location: LCCOMB_X52_Y34_N20
\s_letter_row[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_row[1]~8_combout\ = (\Add47~22_combout\ & (\s_letter_row[0]~7\ $ (GND))) # (!\Add47~22_combout\ & (!\s_letter_row[0]~7\ & VCC))
-- \s_letter_row[1]~9\ = CARRY((\Add47~22_combout\ & !\s_letter_row[0]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add47~22_combout\,
	datad => VCC,
	cin => \s_letter_row[0]~7\,
	combout => \s_letter_row[1]~8_combout\,
	cout => \s_letter_row[1]~9\);

-- Location: FF_X52_Y34_N21
\s_letter_row[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_letter_row[1]~8_combout\,
	ena => \s_letter_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_letter_row(1));

-- Location: LCCOMB_X52_Y34_N30
\Add47~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~23_combout\ = (\Add37~2_combout\ & ((\Add36~4_combout\))) # (!\Add37~2_combout\ & (\Add47~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add47~5_combout\,
	datac => \Add37~2_combout\,
	datad => \Add36~4_combout\,
	combout => \Add47~23_combout\);

-- Location: LCCOMB_X52_Y34_N22
\s_letter_row[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_row[2]~10_combout\ = (\Add47~23_combout\ & (!\s_letter_row[1]~9\)) # (!\Add47~23_combout\ & ((\s_letter_row[1]~9\) # (GND)))
-- \s_letter_row[2]~11\ = CARRY((!\s_letter_row[1]~9\) # (!\Add47~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add47~23_combout\,
	datad => VCC,
	cin => \s_letter_row[1]~9\,
	combout => \s_letter_row[2]~10_combout\,
	cout => \s_letter_row[2]~11\);

-- Location: FF_X52_Y34_N23
\s_letter_row[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_letter_row[2]~10_combout\,
	ena => \s_letter_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_letter_row(2));

-- Location: LCCOMB_X52_Y34_N28
\Add47~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add47~24_combout\ = (\Add37~2_combout\ & ((\Add36~6_combout\))) # (!\Add37~2_combout\ & (\Add47~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add47~7_combout\,
	datac => \Add37~2_combout\,
	datad => \Add36~6_combout\,
	combout => \Add47~24_combout\);

-- Location: LCCOMB_X52_Y34_N24
\s_letter_row[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_letter_row[3]~12_combout\ = \s_letter_row[2]~11\ $ (!\Add47~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Add47~24_combout\,
	cin => \s_letter_row[2]~11\,
	combout => \s_letter_row[3]~12_combout\);

-- Location: FF_X52_Y34_N25
\s_letter_row[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_letter_row[3]~12_combout\,
	ena => \s_letter_column[0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_letter_row(3));

-- Location: LCCOMB_X53_Y34_N12
\s_char~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~28_combout\ = ((\sequential~131_combout\ & ((!\sequential~123_combout\) # (!\sequential~121_combout\)))) # (!\sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~121_combout\,
	datab => \sequential~131_combout\,
	datac => \sequential~123_combout\,
	datad => \sequential~195_combout\,
	combout => \s_char~28_combout\);

-- Location: LCCOMB_X56_Y31_N14
\sequential~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~180_combout\ = (\sequential~89_combout\ & (\sequential~103_combout\ & (!\vc|vga_data_0.x\(7) & \sequential~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~89_combout\,
	datab => \sequential~103_combout\,
	datac => \vc|vga_data_0.x\(7),
	datad => \sequential~96_combout\,
	combout => \sequential~180_combout\);

-- Location: LCCOMB_X59_Y31_N20
\s_char~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~29_combout\ = (\sequential~107_combout\) # ((!\sequential~106_combout\ & ((\sequential~102_combout\) # (!\sequential~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~102_combout\,
	datab => \sequential~117_combout\,
	datac => \sequential~107_combout\,
	datad => \sequential~106_combout\,
	combout => \s_char~29_combout\);

-- Location: LCCOMB_X59_Y31_N18
\s_char~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~30_combout\ = (\sequential~95_combout\ & ((\sequential~104_combout\) # ((!\sequential~108_combout\ & \s_char~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~104_combout\,
	datab => \sequential~95_combout\,
	datac => \sequential~108_combout\,
	datad => \s_char~29_combout\,
	combout => \s_char~30_combout\);

-- Location: LCCOMB_X57_Y31_N14
\s_char~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~31_combout\ = (!\sequential~180_combout\ & ((\sequential~98_combout\) # ((\s_char~30_combout\) # (!\sequential~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~180_combout\,
	datab => \sequential~98_combout\,
	datac => \s_char~30_combout\,
	datad => \sequential~124_combout\,
	combout => \s_char~31_combout\);

-- Location: LCCOMB_X57_Y34_N6
\s_char~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~32_combout\ = ((\sequential~173_combout\ & ((\sequential~192_combout\) # (\s_char~31_combout\)))) # (!\Add1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~173_combout\,
	datab => \sequential~192_combout\,
	datac => \s_char~31_combout\,
	datad => \Add1~24_combout\,
	combout => \s_char~32_combout\);

-- Location: LCCOMB_X56_Y34_N10
\s_char~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~33_combout\ = ((\sequential~93_combout\) # ((\s_char~32_combout\ & !\sequential~189_combout\))) # (!\s_char~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char~32_combout\,
	datab => \s_char~23_combout\,
	datac => \sequential~93_combout\,
	datad => \sequential~189_combout\,
	combout => \s_char~33_combout\);

-- Location: LCCOMB_X54_Y34_N8
\sequential~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~179_combout\ = (\sequential~195_combout\ & !\sequential~122_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~195_combout\,
	datac => \sequential~122_combout\,
	combout => \sequential~179_combout\);

-- Location: LCCOMB_X54_Y34_N4
\s_char~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~34_combout\ = (\sequential~179_combout\) # (((\s_char~28_combout\ & \s_char~33_combout\)) # (!\Add1~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char~28_combout\,
	datab => \s_char~33_combout\,
	datac => \sequential~179_combout\,
	datad => \Add1~27_combout\,
	combout => \s_char~34_combout\);

-- Location: LCCOMB_X57_Y34_N24
\s_char[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char[6]~35_combout\ = ((\sequential~178_combout\ & \Add1~131_combout\)) # (!\sequential~89_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~178_combout\,
	datac => \Add1~131_combout\,
	datad => \sequential~89_combout\,
	combout => \s_char[6]~35_combout\);

-- Location: LCCOMB_X59_Y31_N16
\s_char[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char[6]~36_combout\ = (\Add1~132_combout\ & (((\sequential~116_combout\ & \s_char[6]~27_combout\)) # (!\sequential~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~116_combout\,
	datab => \s_char[6]~27_combout\,
	datac => \Add1~132_combout\,
	datad => \sequential~100_combout\,
	combout => \s_char[6]~36_combout\);

-- Location: LCCOMB_X56_Y34_N28
\s_char[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char[6]~37_combout\ = (\Add1~29_combout\ & (\s_char[6]~35_combout\ & (\s_char[6]~36_combout\ & \Add1~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~29_combout\,
	datab => \s_char[6]~35_combout\,
	datac => \s_char[6]~36_combout\,
	datad => \Add1~27_combout\,
	combout => \s_char[6]~37_combout\);

-- Location: LCCOMB_X56_Y34_N0
\s_char[6]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char[6]~59_combout\ = (!\sequential~93_combout\ & (!\sequential~189_combout\ & ((\s_char[6]~26_combout\) # (!\sequential~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~93_combout\,
	datab => \s_char[6]~26_combout\,
	datac => \sequential~89_combout\,
	datad => \sequential~189_combout\,
	combout => \s_char[6]~59_combout\);

-- Location: LCCOMB_X56_Y34_N18
\s_char[6]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char[6]~58_combout\ = (!\sequential~98_combout\ & (\sequential~101_combout\ & (!\sequential~102_combout\ & \sequential~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~98_combout\,
	datab => \sequential~101_combout\,
	datac => \sequential~102_combout\,
	datad => \sequential~95_combout\,
	combout => \s_char[6]~58_combout\);

-- Location: LCCOMB_X55_Y34_N10
\s_char[0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char[0]~38_combout\ = (!\sequential~35_combout\ & (((!\s_char[6]~58_combout\) # (!\s_char[6]~59_combout\)) # (!\s_char[6]~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char[6]~37_combout\,
	datab => \s_char[6]~59_combout\,
	datac => \sequential~35_combout\,
	datad => \s_char[6]~58_combout\,
	combout => \s_char[0]~38_combout\);

-- Location: FF_X54_Y34_N5
\s_char[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char~34_combout\,
	ena => \s_char[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char(0));

-- Location: LCCOMB_X60_Y31_N28
\s_char~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~39_combout\ = (\sequential~104_combout\) # ((!\sequential~108_combout\ & (!\sequential~107_combout\ & \Add1~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~104_combout\,
	datab => \sequential~108_combout\,
	datac => \sequential~107_combout\,
	datad => \Add1~50_combout\,
	combout => \s_char~39_combout\);

-- Location: LCCOMB_X57_Y34_N2
\s_char~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~40_combout\ = (\s_char~57_combout\ & (((\s_char~39_combout\ & \Add1~15_combout\)) # (!\s_char[6]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char~39_combout\,
	datab => \s_char~57_combout\,
	datac => \Add1~15_combout\,
	datad => \s_char[6]~35_combout\,
	combout => \s_char~40_combout\);

-- Location: LCCOMB_X56_Y34_N2
\s_char~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~60_combout\ = (\sequential~189_combout\) # ((\s_char~40_combout\) # ((!\sequential~88_combout\ & \sequential~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~88_combout\,
	datab => \sequential~189_combout\,
	datac => \sequential~89_combout\,
	datad => \s_char~40_combout\,
	combout => \s_char~60_combout\);

-- Location: LCCOMB_X55_Y34_N16
\s_char~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~41_combout\ = ((\s_char~60_combout\ & (!\sequential~93_combout\ & !\sequential~175_combout\))) # (!\sequential~176_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char~60_combout\,
	datab => \sequential~93_combout\,
	datac => \sequential~176_combout\,
	datad => \sequential~175_combout\,
	combout => \s_char~41_combout\);

-- Location: LCCOMB_X54_Y34_N10
\s_char~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~61_combout\ = (\sequential~193_combout\ & (\s_char~41_combout\ & ((\sequential~131_combout\) # (!\sequential~195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~193_combout\,
	datab => \sequential~195_combout\,
	datac => \sequential~131_combout\,
	datad => \s_char~41_combout\,
	combout => \s_char~61_combout\);

-- Location: LCCOMB_X54_Y34_N6
\s_char~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~42_combout\ = ((\Add1~16_combout\ & ((\s_char~61_combout\) # (\sequential~179_combout\)))) # (!\sequential~110_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char~61_combout\,
	datab => \sequential~110_combout\,
	datac => \sequential~179_combout\,
	datad => \Add1~16_combout\,
	combout => \s_char~42_combout\);

-- Location: FF_X54_Y34_N7
\s_char[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char~42_combout\,
	ena => \s_char[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char(1));

-- Location: LCCOMB_X57_Y31_N8
\s_char~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~44_combout\ = (\sequential~89_combout\ & (((!\sequential~125_combout\) # (!\sequential~177_combout\)) # (!\sequential~178_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~178_combout\,
	datab => \sequential~177_combout\,
	datac => \sequential~89_combout\,
	datad => \sequential~125_combout\,
	combout => \s_char~44_combout\);

-- Location: LCCOMB_X60_Y31_N18
\s_char~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~43_combout\ = (\Add1~132_combout\ & ((\sequential~107_combout\) # (\Add1~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~132_combout\,
	datac => \sequential~107_combout\,
	datad => \Add1~51_combout\,
	combout => \s_char~43_combout\);

-- Location: LCCOMB_X57_Y31_N2
\s_char~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~45_combout\ = (!\sequential~192_combout\ & (((\s_char~44_combout\) # (\s_char~43_combout\)) # (!\sequential~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~95_combout\,
	datab => \s_char~44_combout\,
	datac => \sequential~192_combout\,
	datad => \s_char~43_combout\,
	combout => \s_char~45_combout\);

-- Location: LCCOMB_X56_Y34_N26
\s_char~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~46_combout\ = (!\sequential~132_combout\ & ((\s_char~45_combout\) # ((!\s_char~23_combout\) # (!\s_char[6]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char~45_combout\,
	datab => \s_char[6]~59_combout\,
	datac => \sequential~132_combout\,
	datad => \s_char~23_combout\,
	combout => \s_char~46_combout\);

-- Location: LCCOMB_X54_Y34_N0
\s_char~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~47_combout\ = ((!\sequential~179_combout\ & ((\s_char~46_combout\) # (!\sequential~193_combout\)))) # (!\Add1~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~193_combout\,
	datab => \s_char~46_combout\,
	datac => \sequential~179_combout\,
	datad => \Add1~27_combout\,
	combout => \s_char~47_combout\);

-- Location: FF_X54_Y34_N1
\s_char[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char~47_combout\,
	ena => \s_char[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char(2));

-- Location: LCCOMB_X59_Y31_N10
\s_char~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~62_combout\ = (\sequential~102_combout\) # ((\sequential~99_combout\ & (\vc|vga_data_0.x\(8) & !\sequential~116_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~102_combout\,
	datab => \sequential~99_combout\,
	datac => \vc|vga_data_0.x\(8),
	datad => \sequential~116_combout\,
	combout => \s_char~62_combout\);

-- Location: LCCOMB_X59_Y31_N22
\s_char~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~48_combout\ = (!\sequential~98_combout\ & (((\s_char~22_combout\ & \s_char~62_combout\)) # (!\sequential~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~98_combout\,
	datab => \sequential~95_combout\,
	datac => \s_char~22_combout\,
	datad => \s_char~62_combout\,
	combout => \s_char~48_combout\);

-- Location: LCCOMB_X59_Y34_N18
\s_char~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~49_combout\ = ((\Add1~17_combout\ & ((\s_char~48_combout\) # (!\sequential~124_combout\)))) # (!\sequential~173_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~173_combout\,
	datab => \sequential~124_combout\,
	datac => \Add1~17_combout\,
	datad => \s_char~48_combout\,
	combout => \s_char~49_combout\);

-- Location: LCCOMB_X55_Y34_N26
\s_char~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~50_combout\ = (\Add1~65_combout\ & ((\sequential~174_combout\) # ((\sequential~128_combout\ & \s_char~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~174_combout\,
	datab => \sequential~128_combout\,
	datac => \Add1~65_combout\,
	datad => \s_char~49_combout\,
	combout => \s_char~50_combout\);

-- Location: LCCOMB_X55_Y35_N12
\s_char~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~51_combout\ = ((\sequential~120_combout\ & (\sequential~118_combout\ & \sequential~131_combout\))) # (!\sequential~195_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~120_combout\,
	datab => \sequential~195_combout\,
	datac => \sequential~118_combout\,
	datad => \sequential~131_combout\,
	combout => \s_char~51_combout\);

-- Location: LCCOMB_X55_Y34_N28
\s_char~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~52_combout\ = (\Add1~27_combout\ & (\s_char~24_combout\ & ((\s_char~50_combout\) # (!\s_char~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char~50_combout\,
	datab => \Add1~27_combout\,
	datac => \s_char~24_combout\,
	datad => \s_char~51_combout\,
	combout => \s_char~52_combout\);

-- Location: FF_X55_Y34_N29
\s_char[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char~52_combout\,
	ena => \s_char[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char(3));

-- Location: LCCOMB_X59_Y31_N8
\s_char~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~53_combout\ = (\sequential~95_combout\ & (((\sequential~106_combout\ & !\sequential~107_combout\)) # (!\Add1~132_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~106_combout\,
	datab => \Add1~132_combout\,
	datac => \sequential~107_combout\,
	datad => \sequential~95_combout\,
	combout => \s_char~53_combout\);

-- Location: LCCOMB_X57_Y31_N20
\s_char~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~54_combout\ = (\sequential~192_combout\) # ((\Add1~44_combout\ & ((\sequential~98_combout\) # (\s_char~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add1~44_combout\,
	datab => \sequential~98_combout\,
	datac => \sequential~192_combout\,
	datad => \s_char~53_combout\,
	combout => \s_char~54_combout\);

-- Location: LCCOMB_X56_Y35_N14
\s_char~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~64_combout\ = (\sequential~89_combout\ & (\sequential~127_combout\ & ((!\s_char~54_combout\) # (!\sequential~129_combout\)))) # (!\sequential~89_combout\ & (((!\s_char~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~127_combout\,
	datab => \sequential~129_combout\,
	datac => \sequential~89_combout\,
	datad => \s_char~54_combout\,
	combout => \s_char~64_combout\);

-- Location: LCCOMB_X55_Y35_N2
\s_char~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~55_combout\ = (\s_char~51_combout\ & (!\s_char~64_combout\ & \Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char~51_combout\,
	datac => \s_char~64_combout\,
	datad => \Add1~14_combout\,
	combout => \s_char~55_combout\);

-- Location: LCCOMB_X54_Y34_N2
\s_char~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~56_combout\ = (\sequential~195_combout\ & (\sequential~115_combout\ & ((\s_char~55_combout\) # (!\s_char~24_combout\)))) # (!\sequential~195_combout\ & (!\s_char~55_combout\ & (\s_char~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_char~55_combout\,
	datab => \s_char~24_combout\,
	datac => \sequential~115_combout\,
	datad => \sequential~195_combout\,
	combout => \s_char~56_combout\);

-- Location: LCCOMB_X54_Y34_N26
\s_char~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_char~63_combout\ = (\sequential~195_combout\ & (\sequential~109_combout\ & ((\s_char~56_combout\) # (!\sequential~112_combout\)))) # (!\sequential~195_combout\ & (((!\s_char~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~195_combout\,
	datab => \sequential~112_combout\,
	datac => \sequential~109_combout\,
	datad => \s_char~56_combout\,
	combout => \s_char~63_combout\);

-- Location: FF_X54_Y34_N27
\s_char[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_char~63_combout\,
	ena => \s_char[0]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => s_char(4));

-- Location: M9K_X51_Y34_N0
\letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000003FFC3FFC000000000000000000000000000000000000000000000000000000000000000000000000000000000C3006600660066003C003C0018000000000000003C003C00300030003000300030003000300030003C003C0000000000000000018000C000600060003000180018000C00060006000300018000000000000000003C003C000C000C000C000C000C000C000C000C003C003C000000000000000000FF80FF80030006000E000C001800380030006000FF00FF0000000000000000001800180018001800180018003C0066006600C301C38181800000000000000000C180E380630036003E001C001C003E0036006300E380C1800000000",
	mem_init2 => X"000000001C701C701C701C7036D836D836D836D836D8638C638C638C000000000000000001C001C001C0036003600770063006300C180C180C18180C000000000000000007E00FF01C38181818181818181818181818181818181818000000000000000001800180018001800180018001800180018001801FF81FF8000000000000000003E007F00E380C180E0007C003F000780C180E3807F003E0000000000000000038181C180C180E18071803F80FF81C1818181C180FF807F800000000000018000DE00FF80F181D8C180C180C180C180C180C0C180FF803E000000000000000000018001800180018001803F807F80E180C180E1807F803F800000000",
	mem_init1 => X"0000000003E00FF80C18180C180C180C180C180C180C0C180FF803E0000000000000000018181C181E181E181B181998199818D818781878183818180000000000000000188C19CC19CC19CC1B6C1B6C1B6C1A2C1E3C1E3C1C1C1C1C00000000000000000FF00FF000300030003000300030003000300030003000300000000000000000181818180C180E180638037803D80198031806180C181818000000000000000003C007E00E700C300C000C000C000C000C000C000C000C0000000000000000000180018001800180018001800180018001800180018001800000000000000000181818181818181818181FF81FF81818181818181818181800000000",
	mem_init0 => X"0000000007E01FF81C18181C1F0C1F0C000C000C081C1C180FF807E000000000000000000018001800180018001803F803F80018001800181FF81FF800000000000000001FF81FF80018001800181FF81FF80018001800181FF81FF8000000000000000003F80FF80C181818181818181818181818180C180FF803F8000000000000000007C00FF01C300838001800180018001808381C300FF007C0000000000000000007F80FF81818181818180FF807F80C180C180C180FF807F80000000000000000180C0C180C180FF807F00630063003600360036001C001C0000000000000000007E00810100807640BF413341334133417E81EC80C3003E000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "Scoreboard.Scoreboard0.rtl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "font_16x16_bold:letter_FONT|altsyncram:Mux0_rtl_0|altsyncram_jb01:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 1,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	portaaddr => \letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X53_Y35_N30
\sequential~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~73_combout\ = (\sequential~72_combout\ & ((\vc|vga_data_0.x\(7)) # (!\LessThan113~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~72_combout\,
	datab => \LessThan113~0_combout\,
	datac => \vc|vga_data_0.x\(7),
	combout => \sequential~73_combout\);

-- Location: LCCOMB_X52_Y35_N10
\s_border_home_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_home_1~0_combout\ = (!\sequential~183_combout\ & (!\sequential~78_combout\ & (!\sequential~65_combout\ & \timer_display~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~183_combout\,
	datab => \sequential~78_combout\,
	datac => \sequential~65_combout\,
	datad => \timer_display~0_combout\,
	combout => \s_border_home_1~0_combout\);

-- Location: LCCOMB_X54_Y31_N16
\LessThan31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan31~1_combout\ = (\LessThan31~0_combout\ & (((\vc|vga_data_0.x\(1) & \LessThan25~0_combout\)) # (!\LessThan49~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(1),
	datab => \LessThan49~0_combout\,
	datac => \LessThan25~0_combout\,
	datad => \LessThan31~0_combout\,
	combout => \LessThan31~1_combout\);

-- Location: LCCOMB_X53_Y31_N22
\LessThan118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan118~0_combout\ = ((!\vc|vga_data_0.y\(5) & ((\LessThan78~2_combout\) # (!\vc|vga_data_0.y\(4))))) # (!\vc|vga_data_0.y\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datab => \LessThan78~2_combout\,
	datac => \vc|vga_data_0.y\(4),
	datad => \vc|vga_data_0.y\(6),
	combout => \LessThan118~0_combout\);

-- Location: LCCOMB_X53_Y31_N4
\LessThan118~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan118~1_combout\ = (!\vc|vga_data_0.y\(9) & (((\LessThan118~0_combout\ & !\vc|vga_data_0.y\(7))) # (!\vc|vga_data_0.y\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan118~0_combout\,
	datab => \vc|vga_data_0.y\(7),
	datac => \vc|vga_data_0.y\(8),
	datad => \vc|vga_data_0.y\(9),
	combout => \LessThan118~1_combout\);

-- Location: LCCOMB_X58_Y31_N16
\sequential~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~68_combout\ = ((\LessThan49~0_combout\ & (!\vc|vga_data_0.x\(1) & \LessThan14~1_combout\))) # (!\LessThan31~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan31~0_combout\,
	datab => \LessThan49~0_combout\,
	datac => \vc|vga_data_0.x\(1),
	datad => \LessThan14~1_combout\,
	combout => \sequential~68_combout\);

-- Location: LCCOMB_X58_Y31_N26
\sequential~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~69_combout\ = ((!\vc|vga_data_0.x\(8) & \sequential~68_combout\)) # (!\vc|vga_data_0.x\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \vc|vga_data_0.x\(8),
	datac => \vc|vga_data_0.x\(9),
	datad => \sequential~68_combout\,
	combout => \sequential~69_combout\);

-- Location: LCCOMB_X52_Y31_N4
\sequential~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~67_combout\ = (!\vc|vga_data_0.y\(9) & (((!\vc|vga_data_0.y\(3) & \LessThan45~2_combout\)) # (!\LessThan101~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(3),
	datab => \vc|vga_data_0.y\(9),
	datac => \LessThan45~2_combout\,
	datad => \LessThan101~0_combout\,
	combout => \sequential~67_combout\);

-- Location: LCCOMB_X53_Y35_N10
\sequential~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~70_combout\ = (!\LessThan118~1_combout\ & (\sequential~66_combout\ & (\sequential~69_combout\ & \sequential~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan118~1_combout\,
	datab => \sequential~66_combout\,
	datac => \sequential~69_combout\,
	datad => \sequential~67_combout\,
	combout => \sequential~70_combout\);

-- Location: LCCOMB_X53_Y35_N18
\s_border_visit_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_visit_0~0_combout\ = (\s_border_home_1~0_combout\ & (!\LessThan31~1_combout\ & (\sequential~45_combout\ & !\sequential~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_border_home_1~0_combout\,
	datab => \LessThan31~1_combout\,
	datac => \sequential~45_combout\,
	datad => \sequential~70_combout\,
	combout => \s_border_visit_0~0_combout\);

-- Location: LCCOMB_X52_Y35_N14
\s_border_visit_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_visit_0~1_combout\ = (\sequential~73_combout\ & (!\guest_score~q\ & (\s_border_visit_0~0_combout\ & !\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~73_combout\,
	datab => \guest_score~q\,
	datac => \s_border_visit_0~0_combout\,
	datad => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \s_border_visit_0~1_combout\);

-- Location: FF_X52_Y35_N15
s_border_visit_0 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_border_visit_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_border_visit_0~q\);

-- Location: LCCOMB_X57_Y35_N4
\LessThan116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan116~0_combout\ = (((!\LessThan25~0_combout\) # (!\vc|vga_data_0.x\(0))) # (!\vc|vga_data_0.x\(1))) # (!\vc|vga_data_0.x\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(4),
	datab => \vc|vga_data_0.x\(1),
	datac => \vc|vga_data_0.x\(0),
	datad => \LessThan25~0_combout\,
	combout => \LessThan116~0_combout\);

-- Location: LCCOMB_X54_Y35_N26
\LessThan116~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LessThan116~1_combout\ = (!\vc|vga_data_0.x\(7) & (((\LessThan116~0_combout\ & !\vc|vga_data_0.x\(5))) # (!\vc|vga_data_0.x\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan116~0_combout\,
	datab => \vc|vga_data_0.x\(6),
	datac => \vc|vga_data_0.x\(5),
	datad => \vc|vga_data_0.x\(7),
	combout => \LessThan116~1_combout\);

-- Location: LCCOMB_X53_Y35_N4
\s_border_timer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~0_combout\ = (!\LessThan116~1_combout\ & (!\LessThan118~1_combout\ & \sequential~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan116~1_combout\,
	datac => \LessThan118~1_combout\,
	datad => \sequential~67_combout\,
	combout => \s_border_timer~0_combout\);

-- Location: LCCOMB_X52_Y35_N28
\s_border_visit_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_visit_1~0_combout\ = (\guest_fouls~q\) # (\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \guest_fouls~q\,
	datac => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \s_border_visit_1~0_combout\);

-- Location: LCCOMB_X53_Y35_N24
\s_border_visit_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_visit_1~1_combout\ = (!\sequential~73_combout\ & (\s_border_timer~0_combout\ & (!\s_border_visit_1~0_combout\ & \s_border_visit_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~73_combout\,
	datab => \s_border_timer~0_combout\,
	datac => \s_border_visit_1~0_combout\,
	datad => \s_border_visit_0~0_combout\,
	combout => \s_border_visit_1~1_combout\);

-- Location: FF_X53_Y35_N25
s_border_visit_1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_border_visit_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_border_visit_1~q\);

-- Location: LCCOMB_X56_Y30_N30
\s_border_timer~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~8_combout\ = (!\vc|vga_data_0.y\(8) & ((\vc|vga_data_0.x\(8)) # ((\vc|vga_data_0.x\(9)) # (\sequential~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(8),
	datab => \vc|vga_data_0.x\(9),
	datac => \vc|vga_data_0.y\(8),
	datad => \sequential~62_combout\,
	combout => \s_border_timer~8_combout\);

-- Location: LCCOMB_X50_Y33_N30
\sequential~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~74_combout\ = ((\LessThan45~2_combout\ & ((!\LessThan65~0_combout\) # (!\vc|vga_data_0.y\(1))))) # (!\vc|vga_data_0.y\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(1),
	datab => \LessThan65~0_combout\,
	datac => \vc|vga_data_0.y\(6),
	datad => \LessThan45~2_combout\,
	combout => \sequential~74_combout\);

-- Location: LCCOMB_X50_Y33_N8
\sequential~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~75_combout\ = (\vc|vga_data_0.y\(5) & ((\vc|vga_data_0.y\(4)) # ((!\LessThan44~1_combout\ & \LessThan65~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan44~1_combout\,
	datab => \vc|vga_data_0.y\(4),
	datac => \vc|vga_data_0.y\(5),
	datad => \LessThan65~0_combout\,
	combout => \sequential~75_combout\);

-- Location: LCCOMB_X50_Y33_N26
\sequential~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \sequential~76_combout\ = (\vc|vga_data_0.y\(7) & (\sequential~74_combout\)) # (!\vc|vga_data_0.y\(7) & (((\vc|vga_data_0.y\(6)) # (\sequential~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~74_combout\,
	datab => \vc|vga_data_0.y\(6),
	datac => \sequential~75_combout\,
	datad => \vc|vga_data_0.y\(7),
	combout => \sequential~76_combout\);

-- Location: LCCOMB_X59_Y30_N28
\s_border_timer~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~2_combout\ = (\vc|vga_data_0.x\(7) & (((!\vc|vga_data_0.x\(3) & \LessThan49~0_combout\)) # (!\vc|vga_data_0.x\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(7),
	datab => \vc|vga_data_0.x\(6),
	datac => \vc|vga_data_0.x\(3),
	datad => \LessThan49~0_combout\,
	combout => \s_border_timer~2_combout\);

-- Location: LCCOMB_X62_Y34_N4
\s_border_timer~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~3_combout\ = (\vc|vga_data_0.x\(4) & (\vc|vga_data_0.x\(3) & ((\LessThan24~4_combout\) # (\vc|vga_data_0.x\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan24~4_combout\,
	datab => \vc|vga_data_0.x\(4),
	datac => \vc|vga_data_0.x\(2),
	datad => \vc|vga_data_0.x\(3),
	combout => \s_border_timer~3_combout\);

-- Location: LCCOMB_X62_Y34_N6
\s_border_timer~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~4_combout\ = (\s_border_timer~2_combout\) # ((\sequential~39_combout\ & ((\vc|vga_data_0.x\(5)) # (\s_border_timer~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.x\(5),
	datab => \s_border_timer~2_combout\,
	datac => \s_border_timer~3_combout\,
	datad => \sequential~39_combout\,
	combout => \s_border_timer~4_combout\);

-- Location: LCCOMB_X53_Y33_N20
\s_border_timer~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~6_combout\ = ((\vc|vga_data_0.y\(5) & ((\vc|vga_data_0.y\(4)) # (!\s_border_timer~5_combout\)))) # (!\LessThan96~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vc|vga_data_0.y\(5),
	datab => \LessThan96~1_combout\,
	datac => \vc|vga_data_0.y\(4),
	datad => \s_border_timer~5_combout\,
	combout => \s_border_timer~6_combout\);

-- Location: LCCOMB_X53_Y33_N6
\s_border_timer~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~7_combout\ = (\sequential~37_combout\ & (\LessThan95~1_combout\ & (\s_border_timer~4_combout\ & \s_border_timer~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~37_combout\,
	datab => \LessThan95~1_combout\,
	datac => \s_border_timer~4_combout\,
	datad => \s_border_timer~6_combout\,
	combout => \s_border_timer~7_combout\);

-- Location: LCCOMB_X53_Y33_N24
\s_border_timer~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~9_combout\ = (\s_border_timer~7_combout\) # ((!\LessThan55~0_combout\ & (\s_border_timer~8_combout\ & \sequential~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan55~0_combout\,
	datab => \s_border_timer~8_combout\,
	datac => \sequential~76_combout\,
	datad => \s_border_timer~7_combout\,
	combout => \s_border_timer~9_combout\);

-- Location: LCCOMB_X53_Y35_N16
\s_border_timer~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~10_combout\ = (\s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) # ((\timer_display~q\) # ((!\s_border_timer~9_combout\) # (!\sequential~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \timer_display~q\,
	datac => \sequential~36_combout\,
	datad => \s_border_timer~9_combout\,
	combout => \s_border_timer~10_combout\);

-- Location: LCCOMB_X53_Y35_N22
\s_border_timer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~1_combout\ = (!\LessThan31~1_combout\ & (\sequential~45_combout\ & ((\sequential~73_combout\) # (\s_border_timer~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \sequential~73_combout\,
	datab => \LessThan31~1_combout\,
	datac => \sequential~45_combout\,
	datad => \s_border_timer~0_combout\,
	combout => \s_border_timer~1_combout\);

-- Location: LCCOMB_X53_Y35_N14
\s_border_timer~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_timer~11_combout\ = (\s_border_home_1~0_combout\ & (!\s_border_timer~10_combout\ & (!\s_border_timer~1_combout\ & !\sequential~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_border_home_1~0_combout\,
	datab => \s_border_timer~10_combout\,
	datac => \s_border_timer~1_combout\,
	datad => \sequential~70_combout\,
	combout => \s_border_timer~11_combout\);

-- Location: FF_X53_Y35_N15
s_border_timer : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_border_timer~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_border_timer~q\);

-- Location: LCCOMB_X52_Y35_N12
\s_border_home_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \s_border_home_1~1_combout\ = (!\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & (!\home_fouls~q\ & (\sequential~70_combout\ & \s_border_home_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datab => \home_fouls~q\,
	datac => \sequential~70_combout\,
	datad => \s_border_home_1~0_combout\,
	combout => \s_border_home_1~1_combout\);

-- Location: FF_X52_Y35_N13
s_border_home_1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \s_border_home_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \s_border_home_1~q\);

-- Location: LCCOMB_X53_Y35_N6
\vga_rgb_0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~3_combout\ = (!\s_border_visit_0~q\ & (!\s_border_visit_1~q\ & (!\s_border_timer~q\ & !\s_border_home_1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_border_visit_0~q\,
	datab => \s_border_visit_1~q\,
	datac => \s_border_timer~q\,
	datad => \s_border_home_1~q\,
	combout => \vga_rgb_0~3_combout\);

-- Location: LCCOMB_X50_Y35_N12
\vga_rgb_0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~4_combout\ = (!\s_border_home_0~q\ & (!\letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2~portadataout\ & \vga_rgb_0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_border_home_0~q\,
	datab => \letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \vga_rgb_0~3_combout\,
	combout => \vga_rgb_0~4_combout\);

-- Location: LCCOMB_X50_Y35_N24
\vga_rgb_0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~5_combout\ = (!\s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) # ((!\vga_rgb_0~4_combout\ & 
-- !\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_rgb_0~4_combout\,
	datab => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \vga_rgb_0~5_combout\);

-- Location: LCCOMB_X50_Y35_N0
\vga_rgb_0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~6_combout\ = (\border_1~q\) # ((\vga_rgb_0~1_combout\ & ((\vga_rgb_0~2_combout\) # (\vga_rgb_0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_rgb_0~2_combout\,
	datab => \border_1~q\,
	datac => \vga_rgb_0~1_combout\,
	datad => \vga_rgb_0~5_combout\,
	combout => \vga_rgb_0~6_combout\);

-- Location: FF_X50_Y35_N1
\vga_rgb_0.r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vga_rgb_0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_rgb_0.r\(0));

-- Location: LCCOMB_X31_Y72_N12
\vo|vga_r[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_r[0]~feeder_combout\ = \vga_rgb_0.r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.r\(0),
	combout => \vo|vga_r[0]~feeder_combout\);

-- Location: FF_X31_Y72_N13
\vo|vga_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_r[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_r\(0));

-- Location: LCCOMB_X31_Y72_N10
\vo|vga_r[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_r[1]~feeder_combout\ = \vga_rgb_0.r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.r\(0),
	combout => \vo|vga_r[1]~feeder_combout\);

-- Location: FF_X31_Y72_N11
\vo|vga_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_r[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_r\(1));

-- Location: LCCOMB_X50_Y35_N10
\vga_rgb_0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~7_combout\ = (!\s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) # 
-- (!\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \vga_rgb_0~7_combout\);

-- Location: LCCOMB_X50_Y35_N8
\vga_rgb_0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~8_combout\ = (\border_1~q\) # ((\vga_rgb_0~1_combout\ & ((\vga_rgb_0~2_combout\) # (\vga_rgb_0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_rgb_0~2_combout\,
	datab => \border_1~q\,
	datac => \vga_rgb_0~1_combout\,
	datad => \vga_rgb_0~7_combout\,
	combout => \vga_rgb_0~8_combout\);

-- Location: FF_X50_Y35_N9
\vga_rgb_0.r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vga_rgb_0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_rgb_0.r\(2));

-- Location: LCCOMB_X43_Y69_N0
\vo|vga_r[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_r[2]~feeder_combout\ = \vga_rgb_0.r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.r\(2),
	combout => \vo|vga_r[2]~feeder_combout\);

-- Location: FF_X43_Y69_N1
\vo|vga_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_r[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_r\(2));

-- Location: LCCOMB_X31_Y72_N28
\vo|vga_r[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_r[3]~feeder_combout\ = \vga_rgb_0.r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.r\(0),
	combout => \vo|vga_r[3]~feeder_combout\);

-- Location: FF_X31_Y72_N29
\vo|vga_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_r[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_r\(3));

-- Location: LCCOMB_X31_Y72_N22
\vo|vga_r[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_r[4]~feeder_combout\ = \vga_rgb_0.r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.r\(0),
	combout => \vo|vga_r[4]~feeder_combout\);

-- Location: FF_X31_Y72_N23
\vo|vga_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_r[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_r\(4));

-- Location: LCCOMB_X43_Y69_N6
\vo|vga_r[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_r[5]~feeder_combout\ = \vga_rgb_0.r\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.r\(2),
	combout => \vo|vga_r[5]~feeder_combout\);

-- Location: FF_X43_Y69_N7
\vo|vga_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_r[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_r\(5));

-- Location: LCCOMB_X31_Y72_N24
\vo|vga_r[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_r[6]~feeder_combout\ = \vga_rgb_0.r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.r\(0),
	combout => \vo|vga_r[6]~feeder_combout\);

-- Location: FF_X31_Y72_N25
\vo|vga_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_r[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_r\(6));

-- Location: LCCOMB_X31_Y72_N14
\vo|vga_r[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_r[7]~feeder_combout\ = \vga_rgb_0.r\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.r\(0),
	combout => \vo|vga_r[7]~feeder_combout\);

-- Location: FF_X31_Y72_N15
\vo|vga_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_r[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_r\(7));

-- Location: LCCOMB_X52_Y35_N8
\vga_rgb_0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~9_combout\ = (!\home_score~q\ & (!\guest_score~q\ & (!\s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & \vga_rgb_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \home_score~q\,
	datab => \guest_score~q\,
	datac => \s_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \vga_rgb_0~0_combout\,
	combout => \vga_rgb_0~9_combout\);

-- Location: LCCOMB_X50_Y35_N4
\vga_rgb_0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~10_combout\ = (!\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & ((\s_border_home_0~q\) # ((\letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2~portadataout\) # (!\vga_rgb_0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \s_border_home_0~q\,
	datab => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \letter_FONT|Mux0_rtl_0|auto_generated|ram_block1a2~portadataout\,
	datad => \vga_rgb_0~3_combout\,
	combout => \vga_rgb_0~10_combout\);

-- Location: LCCOMB_X50_Y35_N20
\vga_rgb_0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~11_combout\ = (\border_1~q\) # ((\vga_rgb_0~9_combout\ & ((\vga_rgb_0~10_combout\) # (\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_rgb_0~9_combout\,
	datab => \border_1~q\,
	datac => \vga_rgb_0~10_combout\,
	datad => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \vga_rgb_0~11_combout\);

-- Location: FF_X50_Y35_N21
\vga_rgb_0.g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vga_rgb_0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_rgb_0.g\(3));

-- Location: LCCOMB_X39_Y69_N12
\vo|vga_g[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_g[0]~feeder_combout\ = \vga_rgb_0.g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.g\(3),
	combout => \vo|vga_g[0]~feeder_combout\);

-- Location: FF_X39_Y69_N13
\vo|vga_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_g[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_g\(0));

-- Location: LCCOMB_X50_Y35_N18
\vga_rgb_0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~12_combout\ = (\border_1~q\) # ((\vga_rgb_0~9_combout\ & ((\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) # (!\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_rgb_0~9_combout\,
	datab => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \border_1~q\,
	combout => \vga_rgb_0~12_combout\);

-- Location: FF_X50_Y35_N19
\vga_rgb_0.g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vga_rgb_0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_rgb_0.g\(2));

-- Location: LCCOMB_X39_Y69_N6
\vo|vga_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_g[1]~feeder_combout\ = \vga_rgb_0.g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.g\(2),
	combout => \vo|vga_g[1]~feeder_combout\);

-- Location: FF_X39_Y69_N7
\vo|vga_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_g[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_g\(1));

-- Location: LCCOMB_X39_Y69_N28
\vo|vga_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_g[2]~feeder_combout\ = \vga_rgb_0.g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.g\(2),
	combout => \vo|vga_g[2]~feeder_combout\);

-- Location: FF_X39_Y69_N29
\vo|vga_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_g[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_g\(2));

-- Location: LCCOMB_X39_Y69_N26
\vo|vga_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_g[3]~feeder_combout\ = \vga_rgb_0.g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.g\(3),
	combout => \vo|vga_g[3]~feeder_combout\);

-- Location: FF_X39_Y69_N27
\vo|vga_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_g[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_g\(3));

-- Location: LCCOMB_X50_Y35_N6
\vga_rgb_0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~13_combout\ = (\border_1~q\) # (\vga_rgb_0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \border_1~q\,
	datad => \vga_rgb_0~9_combout\,
	combout => \vga_rgb_0~13_combout\);

-- Location: FF_X50_Y35_N7
\vga_rgb_0.g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vga_rgb_0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_rgb_0.g\(6));

-- Location: LCCOMB_X43_Y69_N24
\vo|vga_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_g[4]~feeder_combout\ = \vga_rgb_0.g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.g\(6),
	combout => \vo|vga_g[4]~feeder_combout\);

-- Location: FF_X43_Y69_N25
\vo|vga_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_g[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_g\(4));

-- Location: LCCOMB_X43_Y69_N2
\vo|vga_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_g[5]~feeder_combout\ = \vga_rgb_0.g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.g\(6),
	combout => \vo|vga_g[5]~feeder_combout\);

-- Location: FF_X43_Y69_N3
\vo|vga_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_g[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_g\(5));

-- Location: LCCOMB_X43_Y69_N20
\vo|vga_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_g[6]~feeder_combout\ = \vga_rgb_0.g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.g\(6),
	combout => \vo|vga_g[6]~feeder_combout\);

-- Location: FF_X43_Y69_N21
\vo|vga_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_g[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_g\(6));

-- Location: LCCOMB_X50_Y35_N26
\vga_rgb_0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~14_combout\ = (\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\) # (\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \vga_rgb_0~14_combout\);

-- Location: LCCOMB_X50_Y35_N22
\vga_rgb_0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~15_combout\ = (\border_1~q\) # ((\vga_rgb_0~9_combout\ & ((\vga_rgb_0~14_combout\) # (!\vga_rgb_0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_rgb_0~4_combout\,
	datab => \border_1~q\,
	datac => \vga_rgb_0~14_combout\,
	datad => \vga_rgb_0~9_combout\,
	combout => \vga_rgb_0~15_combout\);

-- Location: FF_X50_Y35_N23
\vga_rgb_0.g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vga_rgb_0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_rgb_0.g\(7));

-- Location: FF_X50_Y35_N13
\vo|vga_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vga_rgb_0.g\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_g\(7));

-- Location: LCCOMB_X39_Y69_N0
\vo|vga_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_b[0]~feeder_combout\ = \vga_rgb_0.g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.g\(3),
	combout => \vo|vga_b[0]~feeder_combout\);

-- Location: FF_X39_Y69_N1
\vo|vga_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_b\(0));

-- Location: LCCOMB_X39_Y69_N2
\vo|vga_b[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_b[1]~feeder_combout\ = \vga_rgb_0.g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.g\(2),
	combout => \vo|vga_b[1]~feeder_combout\);

-- Location: FF_X39_Y69_N3
\vo|vga_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_b\(1));

-- Location: LCCOMB_X50_Y35_N2
\vga_rgb_0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~16_combout\ = (\border_1~q\) # ((\vga_rgb_0~9_combout\ & (!\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\ & !\fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_rgb_0~9_combout\,
	datab => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datac => \fouls_period_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	datad => \border_1~q\,
	combout => \vga_rgb_0~16_combout\);

-- Location: FF_X50_Y35_N3
\vga_rgb_0.b[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vga_rgb_0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_rgb_0.b\(7));

-- Location: FF_X43_Y69_N23
\vo|vga_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vga_rgb_0.b\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_b\(2));

-- Location: FF_X43_Y69_N5
\vo|vga_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vga_rgb_0.b\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_b\(3));

-- Location: LCCOMB_X39_Y69_N20
\vo|vga_b[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_b[4]~feeder_combout\ = \vga_rgb_0.g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.g\(2),
	combout => \vo|vga_b[4]~feeder_combout\);

-- Location: FF_X39_Y69_N21
\vo|vga_b[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_b[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_b\(4));

-- Location: LCCOMB_X39_Y69_N14
\vo|vga_b[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \vo|vga_b[5]~feeder_combout\ = \vga_rgb_0.g\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \vga_rgb_0.g\(3),
	combout => \vo|vga_b[5]~feeder_combout\);

-- Location: FF_X39_Y69_N15
\vo|vga_b[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vo|vga_b[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_b\(5));

-- Location: LCCOMB_X50_Y35_N14
\vga_rgb_0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \vga_rgb_0~17_combout\ = (\border_1~q\) # ((\vga_rgb_0~9_combout\ & (\vga_rgb_0~10_combout\ & !\score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \vga_rgb_0~9_combout\,
	datab => \border_1~q\,
	datac => \vga_rgb_0~10_combout\,
	datad => \score_digits_FONT|Mux0_rtl_0|auto_generated|ram_block1a0~portadataout\,
	combout => \vga_rgb_0~17_combout\);

-- Location: FF_X50_Y35_N15
\vga_rgb_0.b[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \vga_rgb_0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_rgb_0.b\(6));

-- Location: FF_X50_Y35_N31
\vo|vga_b[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vga_rgb_0.b\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_b\(6));

-- Location: FF_X43_Y69_N11
\vo|vga_b[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \vga_rgb_0.b\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vo|vga_b\(7));

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_vga_clk <= \vga_clk~output_o\;

ww_vga_hs <= \vga_hs~output_o\;

ww_vga_vs <= \vga_vs~output_o\;

ww_vga_sync_n <= \vga_sync_n~output_o\;

ww_vga_blank_n <= \vga_blank_n~output_o\;

ww_vga_r(0) <= \vga_r[0]~output_o\;

ww_vga_r(1) <= \vga_r[1]~output_o\;

ww_vga_r(2) <= \vga_r[2]~output_o\;

ww_vga_r(3) <= \vga_r[3]~output_o\;

ww_vga_r(4) <= \vga_r[4]~output_o\;

ww_vga_r(5) <= \vga_r[5]~output_o\;

ww_vga_r(6) <= \vga_r[6]~output_o\;

ww_vga_r(7) <= \vga_r[7]~output_o\;

ww_vga_g(0) <= \vga_g[0]~output_o\;

ww_vga_g(1) <= \vga_g[1]~output_o\;

ww_vga_g(2) <= \vga_g[2]~output_o\;

ww_vga_g(3) <= \vga_g[3]~output_o\;

ww_vga_g(4) <= \vga_g[4]~output_o\;

ww_vga_g(5) <= \vga_g[5]~output_o\;

ww_vga_g(6) <= \vga_g[6]~output_o\;

ww_vga_g(7) <= \vga_g[7]~output_o\;

ww_vga_b(0) <= \vga_b[0]~output_o\;

ww_vga_b(1) <= \vga_b[1]~output_o\;

ww_vga_b(2) <= \vga_b[2]~output_o\;

ww_vga_b(3) <= \vga_b[3]~output_o\;

ww_vga_b(4) <= \vga_b[4]~output_o\;

ww_vga_b(5) <= \vga_b[5]~output_o\;

ww_vga_b(6) <= \vga_b[6]~output_o\;

ww_vga_b(7) <= \vga_b[7]~output_o\;
END structure;


