<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HALDLS: haldls::vx::PLLClockOutputBlock::ClockOutput Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HALDLS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">haldls::vx::PLLClockOutputBlock::ClockOutput Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="pll_8h_source.html">pll.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a8acc3a478d0bfaebd5fa830aaafe6233"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a8acc3a478d0bfaebd5fa830aaafe6233">ADPLLOutput</a> { <a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a8acc3a478d0bfaebd5fa830aaafe6233a3cfd62c04844932e36d4eea4b398345c">ADPLLOutput::core_0</a>, 
<a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a8acc3a478d0bfaebd5fa830aaafe6233af286bb580644c55c988870d7c60d61a9">ADPLLOutput::core_1</a>, 
<a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a8acc3a478d0bfaebd5fa830aaafe6233a2a2a29b669ee482ff1460cb5dc84a334">ADPLLOutput::dco</a>
 }</td></tr>
<tr class="memdesc:a8acc3a478d0bfaebd5fa830aaafe6233"><td class="mdescLeft">&#160;</td><td class="mdescRight">Possible <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> outputs to route to output.  <a href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a8acc3a478d0bfaebd5fa830aaafe6233">More...</a><br /></td></tr>
<tr class="separator:a8acc3a478d0bfaebd5fa830aaafe6233"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ad7d6e155638d0ba342c751a0a980078c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#ad7d6e155638d0ba342c751a0a980078c">ClockOutput</a> () SYMBOL_VISIBLE</td></tr>
<tr class="memdesc:ad7d6e155638d0ba342c751a0a980078c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default construct PLL clock output.  <a href="#ad7d6e155638d0ba342c751a0a980078c">More...</a><br /></td></tr>
<tr class="separator:ad7d6e155638d0ba342c751a0a980078c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b8db2ac31222dc026814a82c90a915"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a50b8db2ac31222dc026814a82c90a915">get_enable_bypass</a> () const SYMBOL_VISIBLE</td></tr>
<tr class="memdesc:a50b8db2ac31222dc026814a82c90a915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get whether the output is set to bypass mode.  <a href="#a50b8db2ac31222dc026814a82c90a915">More...</a><br /></td></tr>
<tr class="separator:a50b8db2ac31222dc026814a82c90a915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b473bb997b7d563b86941cf17b7c25c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a4b473bb997b7d563b86941cf17b7c25c">get_enable_output</a> () const SYMBOL_VISIBLE</td></tr>
<tr class="memdesc:a4b473bb997b7d563b86941cf17b7c25c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get whether output is enabled.  <a href="#a4b473bb997b7d563b86941cf17b7c25c">More...</a><br /></td></tr>
<tr class="separator:a4b473bb997b7d563b86941cf17b7c25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0dbb392b58ef4af3e903b8363cf6c7"><td class="memItemLeft" align="right" valign="top">halco::hicann_dls::vx::ADPLLOnDLS&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a4a0dbb392b58ef4af3e903b8363cf6c7">get_select_adpll</a> () const SYMBOL_VISIBLE</td></tr>
<tr class="memdesc:a4a0dbb392b58ef4af3e903b8363cf6c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get coordinate of selected <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> to route to output.  <a href="#a4a0dbb392b58ef4af3e903b8363cf6c7">More...</a><br /></td></tr>
<tr class="separator:a4a0dbb392b58ef4af3e903b8363cf6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a16dd3ea7723c08cab95bcc509055f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a8acc3a478d0bfaebd5fa830aaafe6233">ADPLLOutput</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#ad3a16dd3ea7723c08cab95bcc509055f">get_select_adpll_output</a> () const SYMBOL_VISIBLE</td></tr>
<tr class="memdesc:ad3a16dd3ea7723c08cab95bcc509055f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get which output of selected <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> to route to output.  <a href="#ad3a16dd3ea7723c08cab95bcc509055f">More...</a><br /></td></tr>
<tr class="separator:ad3a16dd3ea7723c08cab95bcc509055f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23113482d0c2209d08ed4c9d187e4d93"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a23113482d0c2209d08ed4c9d187e4d93">operator!=</a> (<a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html">ClockOutput</a> const &amp;other) const SYMBOL_VISIBLE</td></tr>
<tr class="separator:a23113482d0c2209d08ed4c9d187e4d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a153317218755bca905ec24ab460c0789"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a153317218755bca905ec24ab460c0789">operator==</a> (<a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html">ClockOutput</a> const &amp;other) const SYMBOL_VISIBLE</td></tr>
<tr class="separator:a153317218755bca905ec24ab460c0789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79511194ba161fdf4e3998d3eaed119d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a79511194ba161fdf4e3998d3eaed119d">set_enable_bypass</a> (bool value) SYMBOL_VISIBLE</td></tr>
<tr class="memdesc:a79511194ba161fdf4e3998d3eaed119d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set enable value of the bypass mode.  <a href="#a79511194ba161fdf4e3998d3eaed119d">More...</a><br /></td></tr>
<tr class="separator:a79511194ba161fdf4e3998d3eaed119d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c22822a830c3818a1215bed64bee859"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a9c22822a830c3818a1215bed64bee859">set_enable_output</a> (bool value) SYMBOL_VISIBLE</td></tr>
<tr class="memdesc:a9c22822a830c3818a1215bed64bee859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set enable value of output.  <a href="#a9c22822a830c3818a1215bed64bee859">More...</a><br /></td></tr>
<tr class="separator:a9c22822a830c3818a1215bed64bee859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedb9d955609b5271530d0454d6d0a8a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#aeedb9d955609b5271530d0454d6d0a8a">set_select_adpll</a> (halco::hicann_dls::vx::ADPLLOnDLS const &amp;coord) SYMBOL_VISIBLE</td></tr>
<tr class="memdesc:aeedb9d955609b5271530d0454d6d0a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set select which <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> to route to output.  <a href="#aeedb9d955609b5271530d0454d6d0a8a">More...</a><br /></td></tr>
<tr class="separator:aeedb9d955609b5271530d0454d6d0a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a55d8f546a3b0a02dc44c5a85dead28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a0a55d8f546a3b0a02dc44c5a85dead28">set_select_adpll_output</a> (<a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a8acc3a478d0bfaebd5fa830aaafe6233">ADPLLOutput</a> const value) SYMBOL_VISIBLE</td></tr>
<tr class="memdesc:a0a55d8f546a3b0a02dc44c5a85dead28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set which output of selected <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> to route to output.  <a href="#a0a55d8f546a3b0a02dc44c5a85dead28">More...</a><br /></td></tr>
<tr class="separator:a0a55d8f546a3b0a02dc44c5a85dead28"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:ab2f44cbb59a08132f4c843e5225bba0e"><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#ab2f44cbb59a08132f4c843e5225bba0e">cereal::access</a></td></tr>
<tr class="separator:ab2f44cbb59a08132f4c843e5225bba0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="pll_8h_source.html#l00353">353</a> of file <a class="el" href="pll_8h_source.html">pll.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a8acc3a478d0bfaebd5fa830aaafe6233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8acc3a478d0bfaebd5fa830aaafe6233">&#9670;&nbsp;</a></span>ADPLLOutput</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a8acc3a478d0bfaebd5fa830aaafe6233">haldls::vx::PLLClockOutputBlock::ClockOutput::ADPLLOutput</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Possible <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> outputs to route to output. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a8acc3a478d0bfaebd5fa830aaafe6233a3cfd62c04844932e36d4eea4b398345c"></a>core_0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8acc3a478d0bfaebd5fa830aaafe6233af286bb580644c55c988870d7c60d61a9"></a>core_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8acc3a478d0bfaebd5fa830aaafe6233a2a2a29b669ee482ff1460cb5dc84a334"></a>dco&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="pll_8h_source.html#l00357">357</a> of file <a class="el" href="pll_8h_source.html">pll.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ad7d6e155638d0ba342c751a0a980078c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7d6e155638d0ba342c751a0a980078c">&#9670;&nbsp;</a></span>ClockOutput()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">haldls::vx::PLLClockOutputBlock::ClockOutput::ClockOutput </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default construct PLL clock output. </p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a50b8db2ac31222dc026814a82c90a915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b8db2ac31222dc026814a82c90a915">&#9670;&nbsp;</a></span>get_enable_bypass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool haldls::vx::PLLClockOutputBlock::ClockOutput::get_enable_bypass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get whether the output is set to bypass mode. </p>
<p>If enabled, the FPGA clock is passed through to the output. </p><dl class="section return"><dt>Returns</dt><dd>Boolean value </dd></dl>

</div>
</div>
<a id="a4b473bb997b7d563b86941cf17b7c25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b473bb997b7d563b86941cf17b7c25c">&#9670;&nbsp;</a></span>get_enable_output()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool haldls::vx::PLLClockOutputBlock::ClockOutput::get_enable_output </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get whether output is enabled. </p>
<dl class="section return"><dt>Returns</dt><dd>Boolean value </dd></dl>

</div>
</div>
<a id="a4a0dbb392b58ef4af3e903b8363cf6c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a0dbb392b58ef4af3e903b8363cf6c7">&#9670;&nbsp;</a></span>get_select_adpll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">halco::hicann_dls::vx::ADPLLOnDLS haldls::vx::PLLClockOutputBlock::ClockOutput::get_select_adpll </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get coordinate of selected <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> to route to output. </p>
<dl class="section return"><dt>Returns</dt><dd>coord Coordinate of <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> to select </dd></dl>

</div>
</div>
<a id="ad3a16dd3ea7723c08cab95bcc509055f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3a16dd3ea7723c08cab95bcc509055f">&#9670;&nbsp;</a></span>get_select_adpll_output()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a8acc3a478d0bfaebd5fa830aaafe6233">ADPLLOutput</a> haldls::vx::PLLClockOutputBlock::ClockOutput::get_select_adpll_output </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get which output of selected <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> to route to output. </p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> output </dd></dl>

</div>
</div>
<a id="a23113482d0c2209d08ed4c9d187e4d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23113482d0c2209d08ed4c9d187e4d93">&#9670;&nbsp;</a></span>operator!=()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool haldls::vx::PLLClockOutputBlock::ClockOutput::operator!= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html">ClockOutput</a> const &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a153317218755bca905ec24ab460c0789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a153317218755bca905ec24ab460c0789">&#9670;&nbsp;</a></span>operator==()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool haldls::vx::PLLClockOutputBlock::ClockOutput::operator== </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html">ClockOutput</a> const &amp;&#160;</td>
          <td class="paramname"><em>other</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79511194ba161fdf4e3998d3eaed119d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79511194ba161fdf4e3998d3eaed119d">&#9670;&nbsp;</a></span>set_enable_bypass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void haldls::vx::PLLClockOutputBlock::ClockOutput::set_enable_bypass </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set enable value of the bypass mode. </p>
<p>If enabled, the FPGA clock is passed through to the output. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">value</td><td>Boolean value to set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9c22822a830c3818a1215bed64bee859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c22822a830c3818a1215bed64bee859">&#9670;&nbsp;</a></span>set_enable_output()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void haldls::vx::PLLClockOutputBlock::ClockOutput::set_enable_output </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set enable value of output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">value</td><td>Boolean value to set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aeedb9d955609b5271530d0454d6d0a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeedb9d955609b5271530d0454d6d0a8a">&#9670;&nbsp;</a></span>set_select_adpll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void haldls::vx::PLLClockOutputBlock::ClockOutput::set_select_adpll </td>
          <td>(</td>
          <td class="paramtype">halco::hicann_dls::vx::ADPLLOnDLS const &amp;&#160;</td>
          <td class="paramname"><em>coord</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set select which <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> to route to output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">coord</td><td>Coordinate of <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> to select </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a0a55d8f546a3b0a02dc44c5a85dead28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a55d8f546a3b0a02dc44c5a85dead28">&#9670;&nbsp;</a></span>set_select_adpll_output()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void haldls::vx::PLLClockOutputBlock::ClockOutput::set_select_adpll_output </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html#a8acc3a478d0bfaebd5fa830aaafe6233">ADPLLOutput</a> const&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set which output of selected <a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> to route to output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">value</td><td><a class="el" href="classhaldls_1_1vx_1_1_a_d_p_l_l.html" title="Container for configuration of an ADPLL (All-Digital Phased-Locked-Loop) clock generator.">ADPLL</a> output </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="ab2f44cbb59a08132f4c843e5225bba0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2f44cbb59a08132f4c843e5225bba0e">&#9670;&nbsp;</a></span>cereal::access</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class cereal::access</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pll_8h_source.html#l00429">429</a> of file <a class="el" href="pll_8h_source.html">pll.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/jenkins/jenlib_workspaces_f9/bld_nightly-haldls.YmxkX25pZ2h0bHktaGFsZGxzIzY1NQ.x/haldls/include/haldls/vx/<a class="el" href="pll_8h_source.html">pll.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacehaldls.html">haldls</a></li><li class="navelem"><a class="el" href="namespacehaldls_1_1vx.html">vx</a></li><li class="navelem"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block.html">PLLClockOutputBlock</a></li><li class="navelem"><a class="el" href="classhaldls_1_1vx_1_1_p_l_l_clock_output_block_1_1_clock_output.html">ClockOutput</a></li>
    <li class="footer">Generated on Thu Sep 3 2020 23:58:24 for HALDLS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
