Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jan 23 12:35:50 2023
| Host         : DESKTOP-PA22CPN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     10 |            1 |
|     14 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             118 |           25 |
| No           | No                    | Yes                    |              34 |            5 |
| No           | Yes                   | No                     |              14 |            3 |
| Yes          | No                    | No                     |              26 |            4 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+--------------------------------------------+------------------+------------------+----------------+
|           Clock Signal           |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------+--------------------------------------------+------------------+------------------+----------------+
|  seg_instance/seg_reg[3]_i_2_n_0 |                                            |                  |                1 |              8 |
|  w_200kHz_BUFG                   | master/FSM_sequential_state_reg[4]_i_1_n_0 | reset_IBUF       |                3 |             10 |
|  CLK100MHZ_IBUF_BUFG             |                                            | cgen/clk_reg     |                3 |             14 |
|  w_200kHz_BUFG                   | master/temp_data_reg_0                     |                  |                4 |             26 |
|  w_200kHz_BUFG                   |                                            |                  |                8 |             28 |
|  w_200kHz_BUFG                   |                                            | reset_IBUF       |                5 |             34 |
|  CLK100MHZ_IBUF_BUFG             |                                            |                  |               16 |             82 |
+----------------------------------+--------------------------------------------+------------------+------------------+----------------+


