\hypertarget{union__hw__i2s__tcsr}{}\section{\+\_\+hw\+\_\+i2s\+\_\+tcsr Union Reference}
\label{union__hw__i2s__tcsr}\index{\+\_\+hw\+\_\+i2s\+\_\+tcsr@{\+\_\+hw\+\_\+i2s\+\_\+tcsr}}


H\+W\+\_\+\+I2\+S\+\_\+\+T\+C\+SR -\/ S\+AI Transmit Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2s.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+tcsr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__i2s__tcsr_a5f7022095bf318957281a7c5309e14cd}{}\label{union__hw__i2s__tcsr_a5f7022095bf318957281a7c5309e14cd}

\item 
struct \hyperlink{struct__hw__i2s__tcsr_1_1__hw__i2s__tcsr__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+tcsr\+::\+\_\+hw\+\_\+i2s\+\_\+tcsr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2s__tcsr_a7d198e9cee18d29ac9382b992b3e3e0b}{}\label{union__hw__i2s__tcsr_a7d198e9cee18d29ac9382b992b3e3e0b}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+S\+\_\+\+T\+C\+SR -\/ S\+AI Transmit Control Register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
