{
  "Top": "top",
  "RtlTop": "top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k70t",
    "Package": "-fbv676",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=none",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "Args": {
    "wt_i": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_int",
        "dataWidth": "64",
        "arraySizes": ["4682"],
        "multiInterfaceRef": [
          "wt_i_V_address0",
          "wt_i_V_q0"
        ]
      }
    },
    "kh_i": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_int",
        "dataWidth": "64",
        "arraySizes": ["64"],
        "multiInterfaceRef": [
          "kh_i_V_address0",
          "kh_i_V_q0"
        ]
      }
    },
    "dmem_i": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_int",
        "dataWidth": "64",
        "arraySizes": ["2048"],
        "multiInterfaceRef": [
          "dmem_i_V_address0",
          "dmem_i_V_q0"
        ]
      }
    },
    "dmem_o": {
      "index": "3",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_int",
        "dataWidth": "64",
        "arraySizes": ["128"],
        "multiInterfaceRef": [
          "dmem_o_V_address0",
          "dmem_o_V_d0"
        ]
      }
    },
    "n_inputs": {
      "index": "4",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "16",
        "interfaceRef": "n_inputs_V"
      }
    },
    "n_outputs": {
      "index": "5",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "16",
        "interfaceRef": "n_outputs_V"
      }
    },
    "input_words": {
      "index": "6",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "16",
        "interfaceRef": "input_words_V"
      }
    },
    "output_words": {
      "index": "7",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "16",
        "interfaceRef": "output_words_V"
      }
    },
    "layer_mode": {
      "index": "8",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "3",
        "interfaceRef": "layer_mode_V"
      }
    },
    "dmem_mode": {
      "index": "9",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "1",
        "interfaceRef": "dmem_mode_V"
      }
    },
    "width_mode": {
      "index": "10",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "2",
        "interfaceRef": "width_mode_V"
      }
    },
    "norm_mode": {
      "index": "11",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "2",
        "interfaceRef": "norm_mode_V"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "25",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "5048",
    "Uncertainty": "3.125"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 25.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top",
    "Version": "1.0",
    "DisplayName": "Top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/cpp\/accel\/Accel.cpp",
      "..\/..\/cpp\/accel\/AccelPrint.cpp",
      "..\/..\/cpp\/accel\/AccelSchedule.cpp",
      "..\/..\/cpp\/accel\/AccelTest.cpp",
      "..\/..\/cpp\/accel\/Common.cpp",
      "..\/..\/cpp\/accel\/Dense.cpp",
      "..\/..\/cpp\/accel\/InputConv.cpp",
      "..\/..\/cpp\/accel\/Timer.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/bin_conv.vhd",
      "impl\/vhdl\/bin_conv_fixed_bubkb.vhd",
      "impl\/vhdl\/top_dmem_V.vhd",
      "impl\/vhdl\/top_kh_mem_V.vhd",
      "impl\/vhdl\/top_mul_mul_15ns_bdk.vhd",
      "impl\/vhdl\/top_mux_42_2_1_1.vhd",
      "impl\/vhdl\/top_wt_mem_V.vhd",
      "impl\/vhdl\/top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/bin_conv.v",
      "impl\/verilog\/bin_conv_fixed_bubkb.v",
      "impl\/verilog\/top_dmem_V.v",
      "impl\/verilog\/top_dmem_V_ram.dat",
      "impl\/verilog\/top_kh_mem_V.v",
      "impl\/verilog\/top_kh_mem_V_ram.dat",
      "impl\/verilog\/top_mul_mul_15ns_bdk.v",
      "impl\/verilog\/top_mux_42_2_1_1.v",
      "impl\/verilog\/top_wt_mem_V.v",
      "impl\/verilog\/top_wt_mem_V_ram.dat",
      "impl\/verilog\/top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Work\/CS577_Group13_Project\/bnn-fpga\/BNN_6\/solution1\/.autopilot\/db\/top.design.xml",
    "DebugDir": "C:\/Work\/CS577_Group13_Project\/bnn-fpga\/BNN_6\/solution1\/.debug",
    "ProtoInst": ["C:\/Work\/CS577_Group13_Project\/bnn-fpga\/BNN_6\/solution1\/.debug\/top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "dmem_i_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "11",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "11"
        }},
      "bundle_name": "dmem_i_V",
      "bundle_role": "address0"
    },
    "dmem_i_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "64"
        }},
      "bundle_name": "dmem_i_V",
      "bundle_role": "q0"
    },
    "dmem_mode_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }},
      "bundle_name": "dmem_mode_V",
      "bundle_role": "default"
    },
    "dmem_o_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "dmem_o_V",
      "bundle_role": "address0"
    },
    "dmem_o_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "64"
        }},
      "bundle_name": "dmem_o_V",
      "bundle_role": "d0"
    },
    "input_words_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "input_words_V",
      "bundle_role": "default"
    },
    "kh_i_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }},
      "bundle_name": "kh_i_V",
      "bundle_role": "address0"
    },
    "kh_i_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "64"
        }},
      "bundle_name": "kh_i_V",
      "bundle_role": "q0"
    },
    "layer_mode_V": {
      "type": "data",
      "dir": "in",
      "width": "3",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "3"
        }},
      "bundle_name": "layer_mode_V",
      "bundle_role": "default"
    },
    "n_inputs_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "n_inputs_V",
      "bundle_role": "default"
    },
    "n_outputs_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "n_outputs_V",
      "bundle_role": "default"
    },
    "norm_mode_V": {
      "type": "data",
      "dir": "in",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }},
      "bundle_name": "norm_mode_V",
      "bundle_role": "default"
    },
    "output_words_V": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "output_words_V",
      "bundle_role": "default"
    },
    "width_mode_V": {
      "type": "data",
      "dir": "in",
      "width": "2",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "2"
        }},
      "bundle_name": "width_mode_V",
      "bundle_role": "default"
    },
    "wt_i_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "13",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "13"
        }},
      "bundle_name": "wt_i_V",
      "bundle_role": "address0"
    },
    "wt_i_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "64"
        }},
      "bundle_name": "wt_i_V",
      "bundle_role": "q0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "wt_i_V_address0": {
      "dir": "out",
      "width": "13"
    },
    "wt_i_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "wt_i_V_q0": {
      "dir": "in",
      "width": "64"
    },
    "kh_i_V_address0": {
      "dir": "out",
      "width": "6"
    },
    "kh_i_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "kh_i_V_q0": {
      "dir": "in",
      "width": "64"
    },
    "dmem_i_V_address0": {
      "dir": "out",
      "width": "11"
    },
    "dmem_i_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "dmem_i_V_q0": {
      "dir": "in",
      "width": "64"
    },
    "dmem_o_V_address0": {
      "dir": "out",
      "width": "7"
    },
    "dmem_o_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "dmem_o_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "dmem_o_V_d0": {
      "dir": "out",
      "width": "64"
    },
    "n_inputs_V": {
      "dir": "in",
      "width": "16"
    },
    "n_outputs_V": {
      "dir": "in",
      "width": "16"
    },
    "input_words_V": {
      "dir": "in",
      "width": "16"
    },
    "output_words_V": {
      "dir": "in",
      "width": "16"
    },
    "layer_mode_V": {
      "dir": "in",
      "width": "3"
    },
    "dmem_mode_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "width_mode_V": {
      "dir": "in",
      "width": "2"
    },
    "norm_mode_V": {
      "dir": "in",
      "width": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top",
      "Instances": [{
          "ModuleName": "bin_conv",
          "InstanceName": "grp_bin_conv_fu_373"
        }]
    },
    "Info": {
      "bin_conv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "bin_conv": {
        "Latency": {
          "LatencyBest": "228",
          "LatencyAvg": "228",
          "LatencyWorst": "228",
          "PipelineII": "228",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "19.295"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "LOOP_WORDS_IN_PHASE",
            "TripCount": "64",
            "Latency": "128",
            "PipelineII": "2",
            "PipelineDepth": "2"
          },
          {
            "Name": "LOOP_ACC_PHASES_I",
            "TripCount": "31",
            "Latency": "62",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "1",
          "FF": "3782",
          "LUT": "54032",
          "URAM": "0"
        }
      },
      "top": {
        "Latency": {
          "LatencyBest": "5048",
          "LatencyAvg": "5048",
          "LatencyWorst": "5048",
          "PipelineII": "5049",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "19.295"
        },
        "Loops": [
          {
            "Name": "LOOP_DMEM_I",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "LOOP_WT_I",
            "TripCount": "4682",
            "Latency": "4682",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "LOOP_KH_I",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "50",
          "DSP48E": "1",
          "FF": "3965",
          "LUT": "54770",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "top",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-04-09 19:14:19 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
