C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/transpose_fifo.sv {1 {vlog -work work -sv -stats=none C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/transpose_fifo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module transpose_fifo

Top level modules:
	transpose_fifo

} {} {}} C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/tpumac.sv {1 {vlog -work work -sv -stats=none C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/tpumac.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tpumac

Top level modules:
	tpumac

} {} {}} C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/afu_tc.svh {1 {vlog -work work -sv -stats=none C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/afu_tc.svh
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package afu_tc_svh_unit

Top level modules:
	--none--

} {} {}} C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/tpuv1_integration_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/tpuv1_integration_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling package tpuv1_integration_tb_sv_unit
-- Compiling module tpuv1_integration_tb

Top level modules:
	tpuv1_integration_tb

} {} {}} C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/systolic_array.sv {1 {vlog -work work -sv -stats=none C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/systolic_array.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module systolic_array

Top level modules:
	systolic_array

} {} {}} C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/memA.sv {1 {vlog -work work -sv -stats=none C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/memA.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module memA

Top level modules:
	memA

} {} {}} C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/fifo.sv {1 {vlog -work work -sv -stats=none C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/fifo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module fifo

Top level modules:
	fifo

} {} {}} C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/memB.sv {1 {vlog -work work -sv -stats=none C:/Users/front/OneDrive/Documents/GitHub/ece554-minilab5/memB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module memB

Top level modules:
	memB

} {} {}}
