 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : FIR_Fliter
Version: K-2015.06
Date   : Fri Aug  2 23:54:45 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: sum_2_reg[0][29]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][29]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][29]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[29]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[29]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][28]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][28]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][28]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[28]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[28]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][27]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][27]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][27]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[27]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[27]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][26]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][26]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][26]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[26]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[26]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][25]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][25]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][25]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[25]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[25]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][24]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][24]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[24]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[24]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][23]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][23]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][23]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[23]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[23]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][22]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][22]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[22]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[22]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][21]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][21]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[21]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[21]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][20]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][20]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[20]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[20]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][19]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][19]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[19]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[19]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][18]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][18]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[18]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[18]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][17]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][17]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[17]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[17]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][16]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][16]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[16]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[16]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][15]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][15]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[15]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[15]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_2_reg[0][14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_3_reg[14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_2_reg[0][14]/CK (DFFQX2M)            0.00       0.00 r
  sum_2_reg[0][14]/Q (DFFQX2M)             0.46       0.46 f
  sum_3_reg[14]/D (DFFQX2M)                0.00       0.46 f
  data arrival time                                   0.46

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  sum_3_reg[14]/CK (DFFQX2M)               0.00       0.10 r
  library hold time                       -0.10       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.46


  Startpoint: sum_0_reg[3][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[3][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[3][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_114/B[0] (FIR_Fliter_DW01_add_2)                    0.00       0.56 f
  add_114/U2/Y (CLKXOR2X2M)                               0.42       0.98 r
  add_114/SUM[0] (FIR_Fliter_DW01_add_2)                  0.00       0.98 r
  sum_1_reg[1][0]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][0]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[1][0]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[1][0]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[1][0]/Q (DFFQX2M)                             0.56       0.56 f
  add_113/B[0] (FIR_Fliter_DW01_add_3)                    0.00       0.56 f
  add_113/U2/Y (CLKXOR2X2M)                               0.42       0.98 r
  add_113/SUM[0] (FIR_Fliter_DW01_add_3)                  0.00       0.98 r
  sum_1_reg[0][0]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][0]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][1]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][1]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][1]/Q (DFFQX2M)                             0.49       0.49 r
  add_114/A[1] (FIR_Fliter_DW01_add_2)                    0.00       0.49 r
  add_114/U1_1/S (ADDFX2M)                                0.49       0.98 r
  add_114/SUM[1] (FIR_Fliter_DW01_add_2)                  0.00       0.98 r
  sum_1_reg[1][1]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][1]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][1]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][1]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][1]/Q (DFFQX2M)                             0.49       0.49 r
  add_113/A[1] (FIR_Fliter_DW01_add_3)                    0.00       0.49 r
  add_113/U1_1/S (ADDFX2M)                                0.49       0.98 r
  add_113/SUM[1] (FIR_Fliter_DW01_add_3)                  0.00       0.98 r
  sum_1_reg[0][1]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][1]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][29]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][29]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][29]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[29] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_29/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[29] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][29]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][29]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][28]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][28]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][28]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[28] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_28/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[28] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][28]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][28]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][27]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][27]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][27]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[27] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_27/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[27] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][27]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][27]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][26]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][26]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][26]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[26] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_26/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[26] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][26]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][26]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][29]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][29]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][29]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[29] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_29/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[29] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][29]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][29]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][28]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][28]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][28]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[28] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_28/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[28] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][28]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][28]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][27]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][27]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][27]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[27] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_27/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[27] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][27]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][27]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][26]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][26]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][26]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[26] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_26/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[26] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][26]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][26]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][25]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][25]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][25]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[25] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_25/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[25] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][25]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][25]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][24]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][24]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][24]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[24] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_24/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[24] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][24]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][24]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][23]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][23]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][23]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[23] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_23/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[23] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][23]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][23]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][25]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][25]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][25]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[25] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_25/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[25] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][25]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][25]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][24]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][24]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][24]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[24] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_24/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[24] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][24]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][24]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][23]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][23]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][23]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[23] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_23/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[23] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][23]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][23]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][22]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][22]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][22]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[22] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_22/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[22] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][22]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][22]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][21]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][21]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][21]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[21] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_21/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[21] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][21]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][21]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][20]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][20]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][20]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[20] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_20/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[20] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][20]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][20]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][19]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][19]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][19]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[19] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_19/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[19] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][19]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][19]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][22]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][22]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][22]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[22] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_22/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[22] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][22]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][22]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][21]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][21]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][21]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[21] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_21/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[21] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][21]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][21]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][20]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][20]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][20]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[20] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_20/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[20] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][20]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][20]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][19]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][19]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][19]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[19] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_19/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[19] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][19]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][19]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][18]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][18]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][18]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[18] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_18/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[18] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][18]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][18]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][17]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][17]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][17]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[17] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_17/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[17] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][17]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][17]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][16]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][16]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][16]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[16] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_16/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[16] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][16]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][16]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][18]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][18]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][18]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[18] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_18/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[18] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][18]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][18]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][17]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][17]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][17]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[17] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_17/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[17] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][17]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][17]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][16]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][16]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][16]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[16] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_16/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[16] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][16]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][16]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][15]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][15]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][15]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[15] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_15/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[15] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][15]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][15]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][14]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][14]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][14]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[14] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_14/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[14] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][14]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][14]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][13]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][13]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][13]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[13] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_13/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[13] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][13]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][13]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][12]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][12]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][12]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[12] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_12/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[12] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][12]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][12]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][15]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][15]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][15]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[15] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_15/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[15] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][15]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][15]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][14]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][14]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][14]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[14] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_14/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[14] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][14]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][14]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][13]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][13]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][13]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][13]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[13] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_13/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[13] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][13]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][13]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][12]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][12]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][12]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][12]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[12] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_12/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[12] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][12]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][12]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][11]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][11]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][11]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[11] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_11/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[11] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][11]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][11]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][10]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][10]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][10]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[10] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_10/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[10] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][10]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][10]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][9]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][9]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][9]/Q (DFFQX2M)                             0.49       0.49 r
  add_114/A[9] (FIR_Fliter_DW01_add_2)                    0.00       0.49 r
  add_114/U1_9/S (ADDFX2M)                                0.49       0.98 r
  add_114/SUM[9] (FIR_Fliter_DW01_add_2)                  0.00       0.98 r
  sum_1_reg[1][9]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][9]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][11]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][11]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][11]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][11]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[11] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_11/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[11] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][11]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][11]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][10]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][10]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][10]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][10]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[10] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_10/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[10] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][10]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][10]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][9]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][9]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][9]/Q (DFFQX2M)                             0.49       0.49 r
  add_113/A[9] (FIR_Fliter_DW01_add_3)                    0.00       0.49 r
  add_113/U1_9/S (ADDFX2M)                                0.49       0.98 r
  add_113/SUM[9] (FIR_Fliter_DW01_add_3)                  0.00       0.98 r
  sum_1_reg[0][9]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][9]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][8]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][8]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][8]/Q (DFFQX2M)                             0.49       0.49 r
  add_114/A[8] (FIR_Fliter_DW01_add_2)                    0.00       0.49 r
  add_114/U1_8/S (ADDFX2M)                                0.49       0.98 r
  add_114/SUM[8] (FIR_Fliter_DW01_add_2)                  0.00       0.98 r
  sum_1_reg[1][8]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][8]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][7]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][7]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][7]/Q (DFFQX2M)                             0.49       0.49 r
  add_114/A[7] (FIR_Fliter_DW01_add_2)                    0.00       0.49 r
  add_114/U1_7/S (ADDFX2M)                                0.49       0.98 r
  add_114/SUM[7] (FIR_Fliter_DW01_add_2)                  0.00       0.98 r
  sum_1_reg[1][7]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][7]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][6]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][6]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][6]/Q (DFFQX2M)                             0.49       0.49 r
  add_114/A[6] (FIR_Fliter_DW01_add_2)                    0.00       0.49 r
  add_114/U1_6/S (ADDFX2M)                                0.49       0.98 r
  add_114/SUM[6] (FIR_Fliter_DW01_add_2)                  0.00       0.98 r
  sum_1_reg[1][6]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][6]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][5]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][5]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][5]/Q (DFFQX2M)                             0.49       0.49 r
  add_114/A[5] (FIR_Fliter_DW01_add_2)                    0.00       0.49 r
  add_114/U1_5/S (ADDFX2M)                                0.49       0.98 r
  add_114/SUM[5] (FIR_Fliter_DW01_add_2)                  0.00       0.98 r
  sum_1_reg[1][5]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][5]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][8]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][8]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][8]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][8]/Q (DFFQX2M)                             0.49       0.49 r
  add_113/A[8] (FIR_Fliter_DW01_add_3)                    0.00       0.49 r
  add_113/U1_8/S (ADDFX2M)                                0.49       0.98 r
  add_113/SUM[8] (FIR_Fliter_DW01_add_3)                  0.00       0.98 r
  sum_1_reg[0][8]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][8]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][7]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][7]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][7]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][7]/Q (DFFQX2M)                             0.49       0.49 r
  add_113/A[7] (FIR_Fliter_DW01_add_3)                    0.00       0.49 r
  add_113/U1_7/S (ADDFX2M)                                0.49       0.98 r
  add_113/SUM[7] (FIR_Fliter_DW01_add_3)                  0.00       0.98 r
  sum_1_reg[0][7]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][7]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][6]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][6]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][6]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][6]/Q (DFFQX2M)                             0.49       0.49 r
  add_113/A[6] (FIR_Fliter_DW01_add_3)                    0.00       0.49 r
  add_113/U1_6/S (ADDFX2M)                                0.49       0.98 r
  add_113/SUM[6] (FIR_Fliter_DW01_add_3)                  0.00       0.98 r
  sum_1_reg[0][6]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][6]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][5]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][5]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][5]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][5]/Q (DFFQX2M)                             0.49       0.49 r
  add_113/A[5] (FIR_Fliter_DW01_add_3)                    0.00       0.49 r
  add_113/U1_5/S (ADDFX2M)                                0.49       0.98 r
  add_113/SUM[5] (FIR_Fliter_DW01_add_3)                  0.00       0.98 r
  sum_1_reg[0][5]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][5]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][4]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][4]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][4]/Q (DFFQX2M)                             0.49       0.49 r
  add_114/A[4] (FIR_Fliter_DW01_add_2)                    0.00       0.49 r
  add_114/U1_4/S (ADDFX2M)                                0.49       0.98 r
  add_114/SUM[4] (FIR_Fliter_DW01_add_2)                  0.00       0.98 r
  sum_1_reg[1][4]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][4]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][3]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][3]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][3]/Q (DFFQX2M)                             0.49       0.49 r
  add_114/A[3] (FIR_Fliter_DW01_add_2)                    0.00       0.49 r
  add_114/U1_3/S (ADDFX2M)                                0.49       0.98 r
  add_114/SUM[3] (FIR_Fliter_DW01_add_2)                  0.00       0.98 r
  sum_1_reg[1][3]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][3]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][2]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][2]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[2][2]/Q (DFFQX2M)                             0.49       0.49 r
  add_114/A[2] (FIR_Fliter_DW01_add_2)                    0.00       0.49 r
  add_114/U1_2/S (ADDFX2M)                                0.49       0.98 r
  add_114/SUM[2] (FIR_Fliter_DW01_add_2)                  0.00       0.98 r
  sum_1_reg[1][2]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][2]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][4]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][4]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][4]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][4]/Q (DFFQX2M)                             0.49       0.49 r
  add_113/A[4] (FIR_Fliter_DW01_add_3)                    0.00       0.49 r
  add_113/U1_4/S (ADDFX2M)                                0.49       0.98 r
  add_113/SUM[4] (FIR_Fliter_DW01_add_3)                  0.00       0.98 r
  sum_1_reg[0][4]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][4]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][3]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][3]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][3]/Q (DFFQX2M)                             0.49       0.49 r
  add_113/A[3] (FIR_Fliter_DW01_add_3)                    0.00       0.49 r
  add_113/U1_3/S (ADDFX2M)                                0.49       0.98 r
  add_113/SUM[3] (FIR_Fliter_DW01_add_3)                  0.00       0.98 r
  sum_1_reg[0][3]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][3]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][2]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][2]/CK (DFFQX2M)                            0.00       0.00 r
  sum_0_reg[0][2]/Q (DFFQX2M)                             0.49       0.49 r
  add_113/A[2] (FIR_Fliter_DW01_add_3)                    0.00       0.49 r
  add_113/U1_2/S (ADDFX2M)                                0.49       0.98 r
  add_113/SUM[2] (FIR_Fliter_DW01_add_3)                  0.00       0.98 r
  sum_1_reg[0][2]/D (DFFQX2M)                             0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][2]/CK (DFFQX2M)                            0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][31]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][31]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][31]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[31] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_31/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[31] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][31]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][31]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][30]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][30]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][30]/Q (DFFQX2M)                            0.49       0.49 r
  add_113/A[30] (FIR_Fliter_DW01_add_3)                   0.00       0.49 r
  add_113/U1_30/S (ADDFX2M)                               0.49       0.98 r
  add_113/SUM[30] (FIR_Fliter_DW01_add_3)                 0.00       0.98 r
  sum_1_reg[0][30]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][30]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][31]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][31]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][31]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][31]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[31] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_31/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[31] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][31]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][31]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[2][30]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][30]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][30]/Q (DFFQX2M)                            0.49       0.49 r
  add_114/A[30] (FIR_Fliter_DW01_add_2)                   0.00       0.49 r
  add_114/U1_30/S (ADDFX2M)                               0.49       0.98 r
  add_114/SUM[30] (FIR_Fliter_DW01_add_2)                 0.00       0.98 r
  sum_1_reg[1][30]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][30]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][28]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][28]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][28]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][28]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[28] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_28/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[28] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][28]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][28]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][27]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][27]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][27]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][27]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[27] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_27/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[27] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][27]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][27]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][26]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][26]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][26]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][26]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[26] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_26/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[26] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][26]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][26]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][25]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][25]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][25]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][25]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[25] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_25/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[25] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][25]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][25]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][24]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][24]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][24]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[24] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_24/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[24] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][24]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][24]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][23]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][23]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][23]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][23]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[23] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_23/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[23] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][23]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][23]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][22]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][22]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][22]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[22] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_22/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[22] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][22]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][22]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][21]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][21]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][21]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[21] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_21/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[21] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][21]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][21]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][20]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][20]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][20]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[20] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_20/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[20] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][20]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][20]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][19]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][19]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][19]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[19] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_19/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[19] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][19]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][19]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][18]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][18]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][18]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[18] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_18/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[18] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][18]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][18]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][17]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][17]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[17] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_17/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[17] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][17]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][17]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][16]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][16]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][16]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[16] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_16/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[16] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][16]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][16]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][15]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][15]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][15]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[15] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_15/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[15] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][15]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][15]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_1_reg[0][14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][14]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[0][14]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[0][14]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/A[14] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_14/S (ADDFX2M)                               0.49       0.98 r
  add_120/SUM[14] (FIR_Fliter_DW01_add_1)                 0.00       0.98 r
  sum_2_reg[0][14]/D (DFFQX2M)                            0.00       0.98 r
  data arrival time                                                  0.98

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][14]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: sum_0_reg[0][32]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][32]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[0][32]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[0][32]/Q (DFFQX2M)                            0.56       0.56 f
  add_113/A[32] (FIR_Fliter_DW01_add_3)                   0.00       0.56 f
  add_113/U1_32/S (ADDFX2M)                               0.60       1.16 r
  add_113/SUM[32] (FIR_Fliter_DW01_add_3)                 0.00       1.16 r
  sum_1_reg[0][32]/D (DFFQX2M)                            0.00       1.16 r
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][32]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: sum_0_reg[2][32]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][32]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[2][32]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[2][32]/Q (DFFQX2M)                            0.56       0.56 f
  add_114/A[32] (FIR_Fliter_DW01_add_2)                   0.00       0.56 f
  add_114/U1_32/S (ADDFX2M)                               0.60       1.16 r
  add_114/SUM[32] (FIR_Fliter_DW01_add_2)                 0.00       1.16 r
  sum_1_reg[1][32]/D (DFFQX2M)                            0.00       1.16 r
  data arrival time                                                  1.16

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][32]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: sum_1_reg[1][29]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_2_reg[0][29]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sum_1_reg[1][29]/CK (DFFQX2M)                           0.00       0.00 r
  sum_1_reg[1][29]/Q (DFFQX2M)                            0.49       0.49 r
  add_120/B[29] (FIR_Fliter_DW01_add_1)                   0.00       0.49 r
  add_120/U1_29/Y (XOR3XLM)                               0.66       1.15 r
  add_120/SUM[29] (FIR_Fliter_DW01_add_1)                 0.00       1.15 r
  sum_2_reg[0][29]/D (DFFQX2M)                            0.00       1.15 r
  data arrival time                                                  1.15

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_2_reg[0][29]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: sum_0_reg[1][32]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[0][33]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[1][32]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[1][32]/Q (DFFQX2M)                            0.66       0.66 r
  add_113/B[33] (FIR_Fliter_DW01_add_3)                   0.00       0.66 r
  add_113/U1_33/Y (XOR3XLM)                               0.71       1.37 r
  add_113/SUM[33] (FIR_Fliter_DW01_add_3)                 0.00       1.37 r
  sum_1_reg[0][33]/D (DFFQX2M)                            0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[0][33]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: sum_0_reg[3][32]/CK
              (internal path startpoint clocked by CLK)
  Endpoint: sum_1_reg[1][33]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  sum_0_reg[3][32]/CK (DFFQX2M)                           0.00       0.00 r
  sum_0_reg[3][32]/Q (DFFQX2M)                            0.66       0.66 r
  add_114/B[33] (FIR_Fliter_DW01_add_2)                   0.00       0.66 r
  add_114/U1_33/Y (XOR3XLM)                               0.71       1.37 r
  add_114/SUM[33] (FIR_Fliter_DW01_add_2)                 0.00       1.37 r
  sum_1_reg[1][33]/D (DFFQX2M)                            0.00       1.37 r
  data arrival time                                                  1.37

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  sum_1_reg[1][33]/CK (DFFQX2M)                           0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: sum_3_reg[29]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[15]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[29]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[29]/Q (DFFQX2M)                0.46       0.46 f
  U200/Y (INVXLM)                          0.62       1.08 r
  U201/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[15] (out)                  0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[28]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[14]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[28]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[28]/Q (DFFQX2M)                0.46       0.46 f
  U198/Y (INVXLM)                          0.62       1.08 r
  U199/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[14] (out)                  0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[27]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[13]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[27]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[27]/Q (DFFQX2M)                0.46       0.46 f
  U196/Y (INVXLM)                          0.62       1.08 r
  U197/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[13] (out)                  0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[26]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[12]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[26]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[26]/Q (DFFQX2M)                0.46       0.46 f
  U194/Y (INVXLM)                          0.62       1.08 r
  U195/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[12] (out)                  0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[25]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[11]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[25]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[25]/Q (DFFQX2M)                0.46       0.46 f
  U192/Y (INVXLM)                          0.62       1.08 r
  U193/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[11] (out)                  0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[24]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[10]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[24]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[24]/Q (DFFQX2M)                0.46       0.46 f
  U190/Y (INVXLM)                          0.62       1.08 r
  U191/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[10] (out)                  0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[23]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[9]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[23]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[23]/Q (DFFQX2M)                0.46       0.46 f
  U188/Y (INVXLM)                          0.62       1.08 r
  U189/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[9] (out)                   0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[22]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[8]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[22]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[22]/Q (DFFQX2M)                0.46       0.46 f
  U186/Y (INVXLM)                          0.62       1.08 r
  U187/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[8] (out)                   0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[21]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[7]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[21]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[21]/Q (DFFQX2M)                0.46       0.46 f
  U184/Y (INVXLM)                          0.62       1.08 r
  U185/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[7] (out)                   0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[20]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[6]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[20]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[20]/Q (DFFQX2M)                0.46       0.46 f
  U182/Y (INVXLM)                          0.62       1.08 r
  U183/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[6] (out)                   0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[19]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[5]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[19]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[19]/Q (DFFQX2M)                0.46       0.46 f
  U180/Y (INVXLM)                          0.62       1.08 r
  U181/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[5] (out)                   0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[18]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[4]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[18]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[18]/Q (DFFQX2M)                0.46       0.46 f
  U178/Y (INVXLM)                          0.62       1.08 r
  U179/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[4] (out)                   0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[17]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[3]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[17]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[17]/Q (DFFQX2M)                0.46       0.46 f
  U176/Y (INVXLM)                          0.62       1.08 r
  U177/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[3] (out)                   0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[16]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[2]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[16]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[16]/Q (DFFQX2M)                0.46       0.46 f
  U174/Y (INVXLM)                          0.62       1.08 r
  U175/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[2] (out)                   0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[15]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[1]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[15]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[15]/Q (DFFQX2M)                0.46       0.46 f
  U172/Y (INVXLM)                          0.62       1.08 r
  U173/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[1] (out)                   0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


  Startpoint: sum_3_reg[14]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Fliter_Signal[0]
            (output port clocked by CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Fliter         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sum_3_reg[14]/CK (DFFQX2M)               0.00       0.00 r
  sum_3_reg[14]/Q (DFFQX2M)                0.46       0.46 f
  U170/Y (INVXLM)                          0.62       1.08 r
  U171/Y (INVX8M)                          0.64       1.72 f
  Fliter_Signal[0] (out)                   0.00       1.72 f
  data arrival time                                   1.72

  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  output external delay                  -20.00     -19.90
  data required time                                -19.90
  -----------------------------------------------------------
  data required time                                -19.90
  data arrival time                                  -1.72
  -----------------------------------------------------------
  slack (MET)                                        21.62


1
