Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 27 01:36:31 2024
| Host         : DESKTOP-G9J75GE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file single_digit_7segment_display_timing_summary_routed.rpt -pb single_digit_7segment_display_timing_summary_routed.pb -rpx single_digit_7segment_display_timing_summary_routed.rpx -warn_on_violation
| Design       : single_digit_7segment_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 W[1]
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.865ns  (logic 5.328ns (49.041%)  route 5.537ns (50.959%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  W[1] (IN)
                         net (fo=0)                   0.000     0.000    W[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  W_IBUF[1]_inst/O
                         net (fo=6, routed)           2.448     3.912    hexConverter/W_IBUF[1]
    SLICE_X28Y16         LUT4 (Prop_lut4_I3_O)        0.152     4.064 r  hexConverter/a/O
                         net (fo=1, routed)           3.089     7.153    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.713    10.865 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    10.865    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[1]
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.672ns  (logic 5.117ns (47.948%)  route 5.555ns (52.052%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  W[1] (IN)
                         net (fo=0)                   0.000     0.000    W[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  W_IBUF[1]_inst/O
                         net (fo=6, routed)           2.448     3.912    hexConverter/W_IBUF[1]
    SLICE_X28Y16         LUT4 (Prop_lut4_I3_O)        0.124     4.036 r  hexConverter/b/O
                         net (fo=1, routed)           3.107     7.143    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.672 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    10.672    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[1]
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.579ns  (logic 5.357ns (50.639%)  route 5.222ns (49.361%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  W[1] (IN)
                         net (fo=0)                   0.000     0.000    W[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  W_IBUF[1]_inst/O
                         net (fo=6, routed)           2.414     3.878    hexConverter/W_IBUF[1]
    SLICE_X28Y16         LUT4 (Prop_lut4_I1_O)        0.150     4.028 r  hexConverter/d/O
                         net (fo=1, routed)           2.808     6.836    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.744    10.579 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    10.579    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[1]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.471ns  (logic 5.123ns (48.924%)  route 5.348ns (51.076%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  W[1] (IN)
                         net (fo=0)                   0.000     0.000    W[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  W_IBUF[1]_inst/O
                         net (fo=6, routed)           2.414     3.878    hexConverter/W_IBUF[1]
    SLICE_X28Y16         LUT4 (Prop_lut4_I1_O)        0.124     4.002 r  hexConverter/c/O
                         net (fo=1, routed)           2.934     6.936    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.471 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    10.471    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[2]
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.051ns  (logic 5.105ns (50.794%)  route 4.946ns (49.206%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  W[2] (IN)
                         net (fo=0)                   0.000     0.000    W[2]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  W_IBUF[2]_inst/O
                         net (fo=6, routed)           1.880     3.341    hexConverter/W_IBUF[2]
    SLICE_X14Y15         LUT4 (Prop_lut4_I1_O)        0.124     3.465 r  hexConverter/e/O
                         net (fo=1, routed)           3.066     6.531    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.051 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    10.051    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[2]
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.927ns  (logic 5.321ns (53.606%)  route 4.606ns (46.394%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  W[2] (IN)
                         net (fo=0)                   0.000     0.000    W[2]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  W_IBUF[2]_inst/O
                         net (fo=6, routed)           1.880     3.341    hexConverter/W_IBUF[2]
    SLICE_X14Y15         LUT4 (Prop_lut4_I3_O)        0.150     3.491 r  hexConverter/f/O
                         net (fo=1, routed)           2.726     6.217    f_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.710     9.927 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     9.927    f
    U14                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 W[1]
                            (input port)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.008ns  (logic 1.553ns (51.637%)  route 1.455ns (48.363%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  W[1] (IN)
                         net (fo=0)                   0.000     0.000    W[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  W_IBUF[1]_inst/O
                         net (fo=6, routed)           0.626     0.858    hexConverter/W_IBUF[1]
    SLICE_X14Y15         LUT4 (Prop_lut4_I0_O)        0.048     0.906 r  hexConverter/f/O
                         net (fo=1, routed)           0.829     1.734    f_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.273     3.008 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     3.008    f
    U14                                                               r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[1]
                            (input port)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.162ns  (logic 1.498ns (47.359%)  route 1.665ns (52.641%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  W[1] (IN)
                         net (fo=0)                   0.000     0.000    W[1]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  W_IBUF[1]_inst/O
                         net (fo=6, routed)           0.626     0.858    hexConverter/W_IBUF[1]
    SLICE_X14Y15         LUT4 (Prop_lut4_I3_O)        0.045     0.903 r  hexConverter/e/O
                         net (fo=1, routed)           1.039     1.942    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.162 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[0]
                            (input port)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.399ns  (logic 1.569ns (46.169%)  route 1.829ns (53.831%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  W[0] (IN)
                         net (fo=0)                   0.000     0.000    W[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  W_IBUF[0]_inst/O
                         net (fo=6, routed)           0.959     1.176    hexConverter/W_IBUF[0]
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.049     1.225 r  hexConverter/d/O
                         net (fo=1, routed)           0.870     2.095    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.399 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     3.399    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[2]
                            (input port)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.400ns  (logic 1.504ns (44.251%)  route 1.895ns (55.749%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  W[2] (IN)
                         net (fo=0)                   0.000     0.000    W[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  W_IBUF[2]_inst/O
                         net (fo=6, routed)           0.887     1.117    hexConverter/W_IBUF[2]
    SLICE_X28Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.162 r  hexConverter/b/O
                         net (fo=1, routed)           1.008     2.170    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.400 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     3.400    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[0]
                            (input port)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.404ns  (logic 1.498ns (43.992%)  route 1.907ns (56.008%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  W[0] (IN)
                         net (fo=0)                   0.000     0.000    W[0]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  W_IBUF[0]_inst/O
                         net (fo=6, routed)           0.959     1.176    hexConverter/W_IBUF[0]
    SLICE_X28Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.221 r  hexConverter/c/O
                         net (fo=1, routed)           0.947     2.168    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.404 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     3.404    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 W[2]
                            (input port)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.455ns  (logic 1.549ns (44.844%)  route 1.905ns (55.156%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  W[2] (IN)
                         net (fo=0)                   0.000     0.000    W[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  W_IBUF[2]_inst/O
                         net (fo=6, routed)           0.887     1.117    hexConverter/W_IBUF[2]
    SLICE_X28Y16         LUT4 (Prop_lut4_I1_O)        0.046     1.163 r  hexConverter/a/O
                         net (fo=1, routed)           1.018     2.181    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.455 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     3.455    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------





