

================================================================
== Vivado HLS Report for 'pyrconstuct_top_Loop_2_proc'
================================================================
* Date:           Fri Feb 12 16:58:23 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PyramidCon_x
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.71|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  513|  513|  513|  513|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         1|          -|          -|   512|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond_i)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_3 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i48* %imgOutTmpFFTStream, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_4 [1/1] 1.57ns
newFuncRoot:1  br label %0


 <State 2>: 3.71ns
ST_2: i_0_i [1/1] 0.00ns
:0  %i_0_i = phi i10 [ 0, %newFuncRoot ], [ %i, %1 ]

ST_2: exitcond_i [1/1] 2.07ns
:1  %exitcond_i = icmp eq i10 %i_0_i, -512

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_2: i [1/1] 1.84ns
:3  %i = add i10 %i_0_i, 1

ST_2: stg_9 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %"dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit.exitStub", label %1

ST_2: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = zext i10 %i_0_i to i64

ST_2: imgOutTmpFFTStream_read [1/1] 1.00ns
:1  %imgOutTmpFFTStream_read = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* %imgOutTmpFFTStream)

ST_2: tmp [1/1] 0.00ns
:2  %tmp = trunc i48 %imgOutTmpFFTStream_read to i24

ST_2: imgOutTmpBlockRam_M_real_V_ad [1/1] 0.00ns
:3  %imgOutTmpBlockRam_M_real_V_ad = getelementptr [512 x i24]* %imgOutTmpBlockRam_M_real_V, i64 0, i64 %tmp_1

ST_2: stg_14 [1/1] 2.71ns
:4  store i24 %tmp, i24* %imgOutTmpBlockRam_M_real_V_ad, align 8

ST_2: imgOutTmpFFTStream_1_load_new [1/1] 0.00ns
:5  %imgOutTmpFFTStream_1_load_new = call i24 @_ssdm_op_PartSelect.i24.i48.i32.i32(i48 %imgOutTmpFFTStream_read, i32 24, i32 47)

ST_2: imgOutTmpBlockRam_M_imag_V_ad [1/1] 0.00ns
:6  %imgOutTmpBlockRam_M_imag_V_ad = getelementptr [512 x i24]* %imgOutTmpBlockRam_M_imag_V, i64 0, i64 %tmp_1

ST_2: stg_17 [1/1] 2.71ns
:7  store i24 %imgOutTmpFFTStream_1_load_new, i24* %imgOutTmpBlockRam_M_imag_V_ad, align 4

ST_2: stg_18 [1/1] 0.00ns
:8  br label %0

ST_2: stg_19 [1/1] 0.00ns
dummy_proc2<complex<ap_fixed<24, 16, 5, 3, 0> > >.exit.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgOutTmpFFTStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x24a4ea9a7a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOutTmpBlockRam_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x24a4ea99ea0; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ imgOutTmpBlockRam_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x24a4ea99510; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_3                         (specinterface    ) [ 000]
stg_4                         (br               ) [ 011]
i_0_i                         (phi              ) [ 001]
exitcond_i                    (icmp             ) [ 001]
empty                         (speclooptripcount) [ 000]
i                             (add              ) [ 011]
stg_9                         (br               ) [ 000]
tmp_1                         (zext             ) [ 000]
imgOutTmpFFTStream_read       (read             ) [ 000]
tmp                           (trunc            ) [ 000]
imgOutTmpBlockRam_M_real_V_ad (getelementptr    ) [ 000]
stg_14                        (store            ) [ 000]
imgOutTmpFFTStream_1_load_new (partselect       ) [ 000]
imgOutTmpBlockRam_M_imag_V_ad (getelementptr    ) [ 000]
stg_17                        (store            ) [ 000]
stg_18                        (br               ) [ 011]
stg_19                        (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgOutTmpFFTStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutTmpFFTStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgOutTmpBlockRam_M_real_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutTmpBlockRam_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgOutTmpBlockRam_M_imag_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutTmpBlockRam_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="imgOutTmpFFTStream_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="48" slack="0"/>
<pin id="36" dir="0" index="1" bw="48" slack="0"/>
<pin id="37" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgOutTmpFFTStream_read/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="imgOutTmpBlockRam_M_real_V_ad_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="24" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="10" slack="0"/>
<pin id="44" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imgOutTmpBlockRam_M_real_V_ad/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="stg_14_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="9" slack="0"/>
<pin id="49" dir="0" index="1" bw="24" slack="0"/>
<pin id="50" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_14/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="imgOutTmpBlockRam_M_imag_V_ad_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="24" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="10" slack="0"/>
<pin id="56" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imgOutTmpBlockRam_M_imag_V_ad/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="stg_17_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="9" slack="0"/>
<pin id="61" dir="0" index="1" bw="24" slack="0"/>
<pin id="62" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_17/2 "/>
</bind>
</comp>

<comp id="64" class="1005" name="i_0_i_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="1"/>
<pin id="66" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_0_i_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="10" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="exitcond_i_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="0" index="1" bw="10" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="10" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="48" slack="0"/>
<pin id="95" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="imgOutTmpFFTStream_1_load_new_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="0"/>
<pin id="100" dir="0" index="1" bw="48" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="0" index="3" bw="7" slack="0"/>
<pin id="103" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="imgOutTmpFFTStream_1_load_new/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="24" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="26" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="26" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="68" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="68" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="68" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="92"><net_src comp="87" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="96"><net_src comp="34" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="47" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="34" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="108"><net_src comp="98" pin="4"/><net_sink comp="59" pin=1"/></net>

<net id="115"><net_src comp="81" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		i : 1
		stg_9 : 2
		tmp_1 : 1
		imgOutTmpBlockRam_M_real_V_ad : 2
		stg_14 : 3
		imgOutTmpBlockRam_M_imag_V_ad : 2
		stg_17 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|    add   |               i_fu_81               |    0    |    10   |
|----------|-------------------------------------|---------|---------|
|   icmp   |           exitcond_i_fu_75          |    0    |    4    |
|----------|-------------------------------------|---------|---------|
|   read   |  imgOutTmpFFTStream_read_read_fu_34 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |             tmp_1_fu_87             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |              tmp_fu_93              |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|partselect| imgOutTmpFFTStream_1_load_new_fu_98 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    14   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i_0_i_reg_64|   10   |
|  i_reg_112 |   10   |
+------------+--------+
|    Total   |   20   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   20   |    -   |
+-----------+--------+--------+
|   Total   |   20   |   14   |
+-----------+--------+--------+
