// Seed: 1383072503
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    input wand id_5,
    output wand id_6,
    input wand id_7,
    output tri id_8,
    output tri1 id_9,
    input tri0 id_10,
    input wand id_11,
    output supply1 id_12,
    output tri id_13
);
  wire id_15;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    output wor id_5,
    input tri0 id_6,
    input uwire id_7,
    output tri1 id_8,
    output uwire id_9,
    input wor id_10,
    output tri0 id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14,
    input wire id_15,
    input uwire id_16,
    input tri0 id_17,
    input tri id_18,
    input logic id_19,
    output tri0 id_20,
    input wand id_21
);
  wire id_23;
  initial begin
    id_1 <= id_19;
  end
  module_0(
      id_20, id_11, id_13, id_10, id_3, id_0, id_20, id_17, id_5, id_9, id_14, id_21, id_9, id_20
  );
endmodule
