-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.1
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity image_filter_Resize_Test is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_dst_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of image_filter_Resize_Test is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000100000000000000";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000001000000000000000";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000010000000000000000";
    constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000100000000000000000";
    constant ap_ST_st19_fsm_18 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000001000000000000000000";
    constant ap_ST_st20_fsm_19 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000010000000000000000000";
    constant ap_ST_st21_fsm_20 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000100000000000000000000";
    constant ap_ST_st22_fsm_21 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000001000000000000000000000";
    constant ap_ST_st23_fsm_22 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000010000000000000000000000";
    constant ap_ST_st24_fsm_23 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000100000000000000000000000";
    constant ap_ST_st25_fsm_24 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000001000000000000000000000000";
    constant ap_ST_st26_fsm_25 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000010000000000000000000000000";
    constant ap_ST_st27_fsm_26 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000100000000000000000000000000";
    constant ap_ST_st28_fsm_27 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000001000000000000000000000000000";
    constant ap_ST_st29_fsm_28 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000010000000000000000000000000000";
    constant ap_ST_st30_fsm_29 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000100000000000000000000000000000";
    constant ap_ST_st31_fsm_30 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000001000000000000000000000000000000";
    constant ap_ST_st32_fsm_31 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000010000000000000000000000000000000";
    constant ap_ST_st33_fsm_32 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000100000000000000000000000000000000";
    constant ap_ST_st34_fsm_33 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000001000000000000000000000000000000000";
    constant ap_ST_st35_fsm_34 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000010000000000000000000000000000000000";
    constant ap_ST_st36_fsm_35 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000100000000000000000000000000000000000";
    constant ap_ST_st37_fsm_36 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000001000000000000000000000000000000000000";
    constant ap_ST_st38_fsm_37 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000010000000000000000000000000000000000000";
    constant ap_ST_st39_fsm_38 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000100000000000000000000000000000000000000";
    constant ap_ST_st40_fsm_39 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000001000000000000000000000000000000000000000";
    constant ap_ST_st41_fsm_40 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000010000000000000000000000000000000000000000";
    constant ap_ST_st42_fsm_41 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000100000000000000000000000000000000000000000";
    constant ap_ST_st43_fsm_42 : STD_LOGIC_VECTOR (52 downto 0) := "00000000001000000000000000000000000000000000000000000";
    constant ap_ST_st44_fsm_43 : STD_LOGIC_VECTOR (52 downto 0) := "00000000010000000000000000000000000000000000000000000";
    constant ap_ST_st45_fsm_44 : STD_LOGIC_VECTOR (52 downto 0) := "00000000100000000000000000000000000000000000000000000";
    constant ap_ST_st46_fsm_45 : STD_LOGIC_VECTOR (52 downto 0) := "00000001000000000000000000000000000000000000000000000";
    constant ap_ST_st47_fsm_46 : STD_LOGIC_VECTOR (52 downto 0) := "00000010000000000000000000000000000000000000000000000";
    constant ap_ST_st48_fsm_47 : STD_LOGIC_VECTOR (52 downto 0) := "00000100000000000000000000000000000000000000000000000";
    constant ap_ST_st49_fsm_48 : STD_LOGIC_VECTOR (52 downto 0) := "00001000000000000000000000000000000000000000000000000";
    constant ap_ST_st50_fsm_49 : STD_LOGIC_VECTOR (52 downto 0) := "00010000000000000000000000000000000000000000000000000";
    constant ap_ST_st51_fsm_50 : STD_LOGIC_VECTOR (52 downto 0) := "00100000000000000000000000000000000000000000000000000";
    constant ap_ST_st52_fsm_51 : STD_LOGIC_VECTOR (52 downto 0) := "01000000000000000000000000000000000000000000000000000";
    constant ap_ST_pp0_stg0_fsm_52 : STD_LOGIC_VECTOR (52 downto 0) := "10000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv16_FFF6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111110110";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv33_1FFFF8000 : STD_LOGIC_VECTOR (32 downto 0) := "111111111111111111000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_10000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_20 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_const_lv12_FE0 : STD_LOGIC_VECTOR (11 downto 0) := "111111100000";
    constant ap_const_lv12_FDF : STD_LOGIC_VECTOR (11 downto 0) := "111111011111";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv54_3FFFFFFFFFFFFF : STD_LOGIC_VECTOR (53 downto 0) := "111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv53_1FFFFFFFFFFFFF : STD_LOGIC_VECTOR (52 downto 0) := "11111111111111111111111111111111111111111111111111111";
    constant ap_const_lv53_0 : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv20_40000 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_E0 : STD_LOGIC_VECTOR (7 downto 0) := "11100000";
    constant ap_true : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_72 : BOOLEAN;
    signal p_Val2_12_reg_318 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_52 : STD_LOGIC;
    signal ap_sig_bdd_99 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it22 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it23 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it24 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it25 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it26 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it27 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it28 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it29 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it30 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it31 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it32 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it33 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it34 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it35 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it36 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it37 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it38 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it39 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it40 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it41 : STD_LOGIC := '0';
    signal exitcond_reg_2872 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_rd_2_reg_3068 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_rd_5_reg_3064 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_41_reg_3101 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_203 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it42 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it43 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it44 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it45 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it46 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it47 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it48 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it49 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it50 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it51 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it52 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it53 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it54 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it55 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it56 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it57 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it58 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it59 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it60 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it61 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it62 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it63 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it64 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it65 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it66 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it67 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it68 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it69 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it70 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it71 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it72 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it73 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it74 : STD_LOGIC := '0';
    signal brmerge_demorgan_reg_3105 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_277 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it75 : STD_LOGIC := '0';
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it5 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it6 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it7 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it8 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it9 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it10 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it11 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it12 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it13 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it14 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it15 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it16 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it17 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it18 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it19 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it20 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it21 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it22 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it23 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it24 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it25 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it26 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it27 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it28 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it29 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it30 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_bdd_327 : BOOLEAN;
    signal row_rate_V_fu_475_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_rate_V_reg_2725 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st48_fsm_47 : STD_LOGIC;
    signal ap_sig_bdd_351 : BOOLEAN;
    signal col_rate_V_fu_479_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_rate_V_reg_2733 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_2741 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_lshr_f1_reg_2746 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_58_reg_2751 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_lshr_f_reg_2756 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_neg_t1_fu_538_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg_t1_reg_2761 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st49_fsm_48 : STD_LOGIC;
    signal ap_sig_bdd_370 : BOOLEAN;
    signal p_neg_t_fu_563_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg_t_reg_2766 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_2_reg_2771 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_sig_cseq_ST_st50_fsm_49 : STD_LOGIC;
    signal ap_sig_bdd_387 : BOOLEAN;
    signal tmp_50_reg_2776 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_reg_2781 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_74_reg_2786 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_cast_fu_671_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_cast_reg_2791 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_cseq_ST_st51_fsm_50 : STD_LOGIC;
    signal ap_sig_bdd_402 : BOOLEAN;
    signal tmp_42_cast_fu_681_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_cast_reg_2798 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_688_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_reg_2805 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_fu_697_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_reg_2810 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_16_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_2815 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_2820 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_cast_fu_721_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_cast_reg_2827 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_cast_fu_733_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_62_cast_reg_2832 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st52_fsm_51 : STD_LOGIC;
    signal ap_sig_bdd_425 : BOOLEAN;
    signal i_fu_742_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_reg_2841 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_18_fu_748_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_18_reg_2846 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_45_cast_fu_754_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_cast_reg_2851 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_2856 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_2_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_2_reg_2862 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_cast_fu_778_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_cast_reg_2867 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it24 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it25 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it26 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it27 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it28 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it29 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it30 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it31 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it32 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_exitcond_reg_2872_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_787_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal j_reg_2876 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_90_fu_814_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_90_reg_2886 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_27_fu_818_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_100_fu_824_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_100_reg_2896 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_43_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2901 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_2901_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_2901_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_2901_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_2901_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_2901_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_2901_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_2901_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_2901_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_834_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_44_reg_2913 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2913_pp0_it33 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2913_pp0_it34 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2913_pp0_it35 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2913_pp0_it36 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2913_pp0_it37 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2913_pp0_it38 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2913_pp0_it39 : STD_LOGIC_VECTOR (12 downto 0);
    signal col_wr_1_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_wr_1_reg_2918 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_2918_pp0_it33 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_2918_pp0_it34 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_2918_pp0_it35 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_2918_pp0_it36 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_2918_pp0_it37 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_2918_pp0_it38 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_wr_1_reg_2918_pp0_it39 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_864_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_7_reg_2933 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_p_Val2_7_reg_2933_pp0_it38 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_11_fu_869_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_11_reg_2938 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_p_Val2_11_reg_2938_pp0_it38 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_reg_2943 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_108_reg_2950 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_116_fu_892_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_116_reg_2955 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_2_reg_2960 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_117_reg_2967 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_118_fu_914_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_118_reg_2972 : STD_LOGIC_VECTOR (15 downto 0);
    signal sx_2_fu_935_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sx_2_reg_2977 : STD_LOGIC_VECTOR (15 downto 0);
    signal sy_3_fu_958_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sy_3_reg_2984 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_2991 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2991_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2991_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2991_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2991_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2991_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2991_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_32_reg_2991_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_119_fu_990_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_119_reg_2996 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_2996_pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_2996_pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_2996_pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_2996_pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_2996_pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_2996_pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_119_reg_2996_pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_3001 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3001_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3001_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3001_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3001_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3001_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3001_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_38_reg_3001_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_fu_1020_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_120_reg_3006 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_120_reg_3006_pp0_it40 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_120_reg_3006_pp0_it41 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_120_reg_3006_pp0_it42 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_120_reg_3006_pp0_it43 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_120_reg_3006_pp0_it44 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_120_reg_3006_pp0_it45 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_reg_ppstg_tmp_120_reg_3006_pp0_it46 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_40_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_3011 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_3011_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_3011_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_3011_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_3011_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_3011_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_3011_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_3011_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_3011_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal pre_fx_1_fu_1028_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fx_1_reg_3016 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_ppstg_pre_fx_1_reg_3016_pp0_it40 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_3024 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_3024_pp0_it40 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_3024_pp0_it41 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_3024_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_3024_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_3024_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_3024_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_3024_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_3024_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal sy_4_fu_1038_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sy_4_reg_3029 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_ppstg_sy_4_reg_3029_pp0_it40 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp5_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_reg_3037 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_reg_3044 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_4_fu_1100_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_4_reg_3049 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_1132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_reg_3054 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_wr_2_fu_1137_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_wr_2_reg_3059 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_rd_5_fu_1170_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_rd_2_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_fu_1186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_45_reg_3072 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_45_reg_3072_pp0_it42 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_buf_val_val_0_0_addr_gep_fu_287_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_0_addr_reg_3087 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_reg_ppstg_k_buf_val_val_0_0_addr_reg_3087_pp0_it42 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_46_fu_1193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_3093 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_46_reg_3093_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_3097 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_47_reg_3097_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_41_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_demorgan_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it42 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it43 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it44 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it47 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it48 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it49 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it50 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it51 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it52 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it53 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it54 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it55 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it56 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it57 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it58 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it59 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it60 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it61 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it62 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it63 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it64 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it65 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it66 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it67 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it68 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it69 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it70 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it71 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it72 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it73 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_val_val_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal win_val_1_val_0_0_reg_3109 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_146_reg_3114 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_123_fu_1289_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_123_reg_3139 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_124_reg_3144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_124_reg_3144_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_reg_3151 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_125_fu_1311_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_125_reg_3156 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_128_fu_1319_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_128_reg_3161 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_129_reg_3166 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_129_reg_3166_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_3173 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_130_fu_1341_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_130_reg_3178 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_133_fu_1349_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_133_reg_3183 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_134_reg_3188 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_134_reg_3188_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_3195 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_135_fu_1371_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_135_reg_3200 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_138_fu_1379_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_138_reg_3205 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_139_reg_3210 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_139_reg_3210_pp0_it45 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_reg_3217 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_140_fu_1401_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_140_reg_3222 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Val2_17_fu_1425_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_17_reg_3227 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_reg_ppstg_p_Val2_17_reg_3227_pp0_it46 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_51_fu_1432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_3234 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_3240 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_52_reg_3240_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_1449_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_reg_3247 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_54_fu_1455_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_54_reg_3253 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_55_fu_1461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_reg_3258 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_fu_1477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_127_reg_3264 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_25_fu_1505_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_25_reg_3269 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_reg_ppstg_p_Val2_25_reg_3269_pp0_it46 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_67_fu_1512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_reg_3276 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_1523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_reg_3282 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_68_reg_3282_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_1529_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_69_reg_3289 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_fu_1535_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_reg_3295 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_71_fu_1541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_3300 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_fu_1557_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_reg_3306 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_31_fu_1585_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_31_reg_3311 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_reg_ppstg_p_Val2_31_reg_3311_pp0_it46 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_83_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_reg_3318 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_1603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_reg_3324 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_84_reg_3324_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_fu_1609_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_85_reg_3331 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_86_fu_1615_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_86_reg_3337 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_87_fu_1621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_reg_3342 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_fu_1637_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_137_reg_3348 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_35_fu_1665_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_35_reg_3353 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_reg_ppstg_p_Val2_35_reg_3353_pp0_it46 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_101_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_reg_3360 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_reg_3366 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_102_reg_3366_pp0_it46 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_103_fu_1689_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_103_reg_3373 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_104_fu_1695_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_104_reg_3379 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_105_fu_1701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_reg_3384 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_143_fu_1717_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_143_reg_3390 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_cast_fu_1730_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_cast_reg_3395 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_57_fu_1734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_reg_3400 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_1750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_3405 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_fu_1760_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_60_reg_3410 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_8_cast_fu_1765_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_8_cast_reg_3415 : STD_LOGIC_VECTOR (53 downto 0);
    signal qb_fu_1777_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_reg_3420 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_1788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_reg_3425 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp32_demorgan_fu_1793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp32_demorgan_reg_3430 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_cast_fu_1802_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_1_cast_reg_3436 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_3441 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_reg_3446 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_fu_1832_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_76_reg_3451 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_9_cast_fu_1837_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_9_cast_reg_3456 : STD_LOGIC_VECTOR (53 downto 0);
    signal qb_1_fu_1849_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_1_reg_3461 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_1860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_reg_3466 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp50_demorgan_fu_1865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp50_demorgan_reg_3471 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_2_cast_fu_1874_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_2_cast_reg_3477 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_reg_3482 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp2_fu_1894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp2_reg_3487 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_92_fu_1904_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_92_reg_3492 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_10_cast_fu_1909_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_10_cast_reg_3497 : STD_LOGIC_VECTOR (53 downto 0);
    signal qb_2_fu_1921_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_2_reg_3502 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_reg_3507 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp68_demorgan_fu_1937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp68_demorgan_reg_3512 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_cast_fu_1946_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_3_cast_reg_3518 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_107_fu_1950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_reg_3523 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp3_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp3_reg_3528 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_fu_1981_p1 : STD_LOGIC_VECTOR (52 downto 0);
    signal tmp_142_reg_3533 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_11_cast_cast_fu_1985_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_11_cast_cast_reg_3538 : STD_LOGIC_VECTOR (52 downto 0);
    signal qb_3_fu_1997_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_3_reg_3543 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_reg_3548 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp86_demorgan_fu_2013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp86_demorgan_reg_3553 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_V_fu_2024_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal u_V_reg_3559 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_V_2_fu_2038_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_V_2_reg_3565 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_62_fu_2051_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_62_reg_3571 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_23_fu_2069_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal p_Val2_23_reg_3576 : STD_LOGIC_VECTOR (54 downto 0);
    signal sel_tmp7_fu_2080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_reg_3581 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_2095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_reg_3586 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel7_fu_2100_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal newSel7_reg_3592 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_78_fu_2112_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_78_reg_3597 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_28_fu_2130_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal p_Val2_28_reg_3602 : STD_LOGIC_VECTOR (54 downto 0);
    signal sel_tmp12_fu_2141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_reg_3607 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_reg_3612 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel2_fu_2161_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal newSel2_reg_3618 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_94_fu_2173_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_94_reg_3623 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_33_fu_2191_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal p_Val2_33_reg_3628 : STD_LOGIC_VECTOR (54 downto 0);
    signal sel_tmp18_fu_2202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp18_reg_3633 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_fu_2217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp20_reg_3638 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel5_fu_2222_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal newSel5_reg_3644 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_112_fu_2234_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_112_reg_3649 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_26_fu_2252_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_26_reg_3654 : STD_LOGIC_VECTOR (53 downto 0);
    signal sel_tmp24_fu_2263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp24_reg_3659 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_fu_2278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp26_reg_3664 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel10_fu_2283_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal newSel10_reg_3670 : STD_LOGIC_VECTOR (53 downto 0);
    signal v1_V_fu_2294_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal v1_V_reg_3675 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_v1_V_reg_3675_pp0_it49 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_v1_V_reg_3675_pp0_it50 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_v1_V_reg_3675_pp0_it51 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_v1_V_reg_3675_pp0_it52 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_v1_V_reg_3675_pp0_it53 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_u_V_fu_2299_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_u_V_reg_3680 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_p_u_V_reg_3680_pp0_it49 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_p_u_V_reg_3680_pp0_it50 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_p_u_V_reg_3680_pp0_it51 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_p_u_V_reg_3680_pp0_it52 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_p_u_V_reg_3680_pp0_it53 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_V_fu_2305_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal v_V_reg_3685 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_v_V_reg_3685_pp0_it49 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_v_V_reg_3685_pp0_it50 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_v_V_reg_3685_pp0_it51 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_v_V_reg_3685_pp0_it52 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_reg_ppstg_v_V_reg_3685_pp0_it53 : STD_LOGIC_VECTOR (19 downto 0);
    signal OP2_V_fu_2311_p1 : STD_LOGIC_VECTOR (83 downto 0);
    signal OP2_V_6_cast_fu_2489_p1 : STD_LOGIC_VECTOR (101 downto 0);
    signal grp_fu_2466_p2 : STD_LOGIC_VECTOR (101 downto 0);
    signal p_Val2_24_reg_3762 : STD_LOGIC_VECTOR (101 downto 0);
    signal grp_fu_2479_p2 : STD_LOGIC_VECTOR (101 downto 0);
    signal p_Val2_29_reg_3767 : STD_LOGIC_VECTOR (101 downto 0);
    signal grp_fu_2492_p2 : STD_LOGIC_VECTOR (101 downto 0);
    signal p_Val2_34_reg_3772 : STD_LOGIC_VECTOR (101 downto 0);
    signal grp_fu_2502_p2 : STD_LOGIC_VECTOR (101 downto 0);
    signal p_Val2_37_reg_3777 : STD_LOGIC_VECTOR (101 downto 0);
    signal p_Val2_30_fu_2514_p2 : STD_LOGIC_VECTOR (102 downto 0);
    signal p_Val2_30_reg_3782 : STD_LOGIC_VECTOR (102 downto 0);
    signal tmp6_fu_2526_p2 : STD_LOGIC_VECTOR (102 downto 0);
    signal tmp6_reg_3787 : STD_LOGIC_VECTOR (102 downto 0);
    signal p_Val2_39_reg_3792 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_144_reg_3797 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_fu_2565_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_0_reg_3802 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i_i_fu_2570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_reg_3808 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it66 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it67 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it68 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it69 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it70 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it71 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it72 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it73 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_378_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dp_1_reg_3813 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_145_fu_2610_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_145_reg_3818 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_buf_val_val_0_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_0_ce0 : STD_LOGIC;
    signal k_buf_val_val_0_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_0_0_ce1 : STD_LOGIC;
    signal k_buf_val_val_0_0_we1 : STD_LOGIC;
    signal k_buf_val_val_0_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_buf_val_val_1_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_0_ce0 : STD_LOGIC;
    signal k_buf_val_val_1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_buf_val_val_1_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_val_val_1_0_ce1 : STD_LOGIC;
    signal k_buf_val_val_1_0_we1 : STD_LOGIC;
    signal k_buf_val_val_1_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_9_reg_307 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_12_phi_fu_322_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it33 : STD_LOGIC_VECTOR (12 downto 0);
    signal dy_phi_fu_333_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it5 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it6 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it7 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it8 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it9 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it10 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it11 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it12 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it13 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it14 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it15 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it16 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it17 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it18 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it19 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it20 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it21 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it22 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it23 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it24 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it25 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it26 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it27 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it28 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it29 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it30 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it31 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dy_reg_330pp0_it32 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dx_reg_339pp0_it33 : STD_LOGIC_VECTOR (12 downto 0);
    signal dx_phi_fu_342_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_reg_phiprechg_dx_reg_339pp0_it32 : STD_LOGIC_VECTOR (12 downto 0);
    signal x_2_fu_1207_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_phiprechg_storemerge_reg_348pp0_it41 : STD_LOGIC_VECTOR (15 downto 0);
    signal storemerge_phi_fu_351_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_1_fu_1162_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_phiprechg_win_val_1_val_1_0_2_reg_357pp0_it42 : STD_LOGIC_VECTOR (31 downto 0);
    signal win_val_1_val_1_0_2_phi_fu_360_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_wr_fu_180 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_3_fu_1176_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_rd_fu_184 : STD_LOGIC_VECTOR (0 downto 0);
    signal pre_fx_fu_188 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fx_5_fu_1125_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fy_fu_192 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fy_5_fu_1076_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_fu_196 : STD_LOGIC_VECTOR (15 downto 0);
    signal win_val_0_val_1_0_fu_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal win_val_0_val_1_0_5_fu_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal win_val_1_val_1_0_fu_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal win_val_1_val_1_0_3_fu_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_122_fu_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_378_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_381_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_384_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_387_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_390_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_398_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_418_p0 : STD_LOGIC_VECTOR (43 downto 0);
    signal grp_fu_418_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_4_fu_424_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_444_p0 : STD_LOGIC_VECTOR (43 downto 0);
    signal grp_fu_444_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_418_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal grp_fu_444_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal p_neg1_fu_519_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr1_fu_524_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_11_fu_534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg_fu_544_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_lshr_fu_549_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_36_fu_559_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_569_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_572_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_cast_fu_578_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_1_fu_582_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_41_fu_606_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_609_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_cast_fu_615_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_5_fu_619_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_9_fu_649_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_8_fu_657_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal scols_cast_fu_646_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sx_fu_665_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal srows_cast_fu_643_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sy_fu_675_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_fu_685_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_fu_694_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_13_fu_652_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_21_fu_713_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_Val2_14_fu_660_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_24_fu_725_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_22_fu_770_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_793_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_793_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_797_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_809_p0 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_809_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_793_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_809_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_850_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_850_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_859_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_859_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_850_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_859_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_923_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_6_fu_928_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_fu_946_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_7_fu_951_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_fu_967_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_964_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_67_cast_fu_974_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_6_fu_978_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_37_fu_997_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_994_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_73_cast_fu_1004_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_7_fu_1008_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal pre_fy_1_sy_fu_1063_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp6_fu_1069_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal not_1_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_wr_1_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_cast_fu_1106_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fx_2_fu_1083_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal pre_fx_2_sx_fu_1119_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal not_s_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_wr_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_fu_1285_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_384_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_1_fu_1315_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_2_fu_1345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_390_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_3_fu_1375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_49_fu_1408_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_9_fu_1415_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_1419_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_48_fu_1405_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_1437_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_64_fu_1467_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_135_cast_fu_1473_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_fu_1488_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_1_fu_1495_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_5_fu_1499_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_65_fu_1485_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_1_fu_1517_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_80_fu_1547_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_159_cast_fu_1553_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_fu_1568_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_3_fu_1575_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_9_fu_1579_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_81_fu_1565_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_2_fu_1597_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_96_fu_1627_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_185_cast_fu_1633_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_97_fu_1648_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_6_fu_1655_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_s_fu_1659_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_99_fu_1645_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_3_fu_1677_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_114_fu_1707_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_211_cast_fu_1713_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sh_amt_fu_1725_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_126_fu_1740_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_59_fu_1756_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_63_fu_1772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_fu_1797_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_131_fu_1812_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_75_fu_1828_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_79_fu_1844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_2_fu_1869_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_136_fu_1884_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_91_fu_1900_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_95_fu_1916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_1927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_fu_1941_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_141_fu_1956_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_109_fu_1972_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_110_fu_1976_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_113_fu_1992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_2003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_2017_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_39_fu_2031_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_56_fu_2045_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_61_fu_2048_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_20_fu_2057_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_139_cast_fu_2066_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal p_Val2_77_cast_fu_2062_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal sel_tmp4_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp39_demorgan_fu_2085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_2089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_2106_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_77_fu_2109_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_27_fu_2118_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_163_cast_fu_2127_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal p_Val2_82_cast_fu_2123_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal sel_tmp11_fu_2136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp57_demorgan_fu_2146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_2150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_2167_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_93_fu_2170_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_32_fu_2179_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_189_cast_fu_2188_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal p_Val2_87_cast_fu_2184_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal sel_tmp17_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp75_demorgan_fu_2207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_2211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_2228_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_111_fu_2231_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_36_fu_2240_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal tmp_215_cast_cast_fu_2249_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_92_cast_fu_2245_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal sel_tmp23_fu_2258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp93_demorgan_fu_2268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp25_fu_2272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal u1_V_fu_2289_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal p_Val2_78_cast_fu_2319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_cond_fu_2328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_2322_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel7_cast_fu_2332_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel9_fu_2335_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2347_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2347_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_161_cast_fu_2353_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_cond1_fu_2362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel1_fu_2356_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel13_cast_fu_2366_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel3_fu_2369_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2381_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2381_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_221_cast_fu_2387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_cond2_fu_2396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel4_fu_2390_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel19_cast_fu_2400_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel6_fu_2403_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2415_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2415_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_26_cast_fu_2421_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_cond3_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel8_fu_2424_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel25_cast_fu_2434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel11_fu_2437_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2453_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2453_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2347_p2 : STD_LOGIC_VECTOR (83 downto 0);
    signal grp_fu_2466_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2466_p1 : STD_LOGIC_VECTOR (83 downto 0);
    signal grp_fu_2381_p2 : STD_LOGIC_VECTOR (83 downto 0);
    signal grp_fu_2479_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2479_p1 : STD_LOGIC_VECTOR (83 downto 0);
    signal grp_fu_2415_p2 : STD_LOGIC_VECTOR (83 downto 0);
    signal grp_fu_2492_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2492_p1 : STD_LOGIC_VECTOR (83 downto 0);
    signal grp_fu_2453_p2 : STD_LOGIC_VECTOR (83 downto 0);
    signal grp_fu_2502_p0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_2502_p1 : STD_LOGIC_VECTOR (83 downto 0);
    signal tmp_165_cast_fu_2511_p1 : STD_LOGIC_VECTOR (102 downto 0);
    signal tmp_164_cast_fu_2508_p1 : STD_LOGIC_VECTOR (102 downto 0);
    signal p_Val2_271_cast_cast_fu_2523_p1 : STD_LOGIC_VECTOR (102 downto 0);
    signal p_Val2_231_cast_cast_fu_2520_p1 : STD_LOGIC_VECTOR (102 downto 0);
    signal tmp_190_cast_fu_2532_p1 : STD_LOGIC_VECTOR (103 downto 0);
    signal tmp6_cast_fu_2535_p1 : STD_LOGIC_VECTOR (103 downto 0);
    signal p_Val2_38_fu_2538_p2 : STD_LOGIC_VECTOR (103 downto 0);
    signal tmp_115_fu_2562_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_V_1_fu_2575_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_V_fu_2578_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal exp_V_2_fu_2588_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_42_fu_2594_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal dp_fu_2606_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_378_ce : STD_LOGIC;
    signal grp_fu_381_ce : STD_LOGIC;
    signal grp_fu_384_ce : STD_LOGIC;
    signal grp_fu_387_ce : STD_LOGIC;
    signal grp_fu_390_ce : STD_LOGIC;
    signal grp_fu_418_ce : STD_LOGIC;
    signal grp_fu_444_ce : STD_LOGIC;
    signal grp_fu_793_ce : STD_LOGIC;
    signal grp_fu_809_ce : STD_LOGIC;
    signal grp_fu_850_ce : STD_LOGIC;
    signal grp_fu_859_ce : STD_LOGIC;
    signal grp_fu_2347_ce : STD_LOGIC;
    signal grp_fu_2381_ce : STD_LOGIC;
    signal grp_fu_2415_ce : STD_LOGIC;
    signal grp_fu_2453_ce : STD_LOGIC;
    signal grp_fu_2466_ce : STD_LOGIC;
    signal grp_fu_2479_ce : STD_LOGIC;
    signal grp_fu_2492_ce : STD_LOGIC;
    signal grp_fu_2502_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (52 downto 0);
    signal grp_fu_418_p10 : STD_LOGIC_VECTOR (43 downto 0);
    signal grp_fu_444_p10 : STD_LOGIC_VECTOR (43 downto 0);
    signal grp_fu_809_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_bdd_569 : BOOLEAN;
    signal ap_sig_bdd_1467 : BOOLEAN;
    signal ap_sig_bdd_1545 : BOOLEAN;
    signal ap_sig_bdd_520 : BOOLEAN;
    signal ap_sig_bdd_1558 : BOOLEAN;
    signal ap_sig_bdd_3732 : BOOLEAN;
    signal ap_sig_bdd_1606 : BOOLEAN;
    signal ap_sig_bdd_3727 : BOOLEAN;

    component image_filter_sitofp_64ns_32_9 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component image_filter_fpext_32ns_64_2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component image_filter_udiv_44ns_28ns_44_48 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (43 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component image_filter_udiv_29ns_32s_32_33 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (28 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component image_filter_mul_32s_13s_32_5 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component image_filter_mul_20s_64s_84_7 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (83 downto 0) );
    end component;


    component image_filter_mul_20s_84s_102_8 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (83 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (101 downto 0) );
    end component;


    component image_filter_Resize_Test_k_buf_val_val_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    k_buf_val_val_0_0_U : component image_filter_Resize_Test_k_buf_val_val_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_0_0_address0,
        ce0 => k_buf_val_val_0_0_ce0,
        q0 => k_buf_val_val_0_0_q0,
        address1 => k_buf_val_val_0_0_address1,
        ce1 => k_buf_val_val_0_0_ce1,
        we1 => k_buf_val_val_0_0_we1,
        d1 => k_buf_val_val_0_0_d1);

    k_buf_val_val_1_0_U : component image_filter_Resize_Test_k_buf_val_val_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 641,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_val_1_0_address0,
        ce0 => k_buf_val_val_1_0_ce0,
        q0 => k_buf_val_val_1_0_q0,
        address1 => k_buf_val_val_1_0_address1,
        ce1 => k_buf_val_val_1_0_ce1,
        we1 => k_buf_val_val_1_0_we1,
        d1 => k_buf_val_val_1_0_d1);

    image_filter_sitofp_64ns_32_9_U25 : component image_filter_sitofp_64ns_32_9
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_378_p0,
        ce => grp_fu_378_ce,
        dout => grp_fu_378_p1);

    image_filter_fpext_32ns_64_2_U26 : component image_filter_fpext_32ns_64_2
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_381_p0,
        ce => grp_fu_381_ce,
        dout => grp_fu_381_p1);

    image_filter_fpext_32ns_64_2_U27 : component image_filter_fpext_32ns_64_2
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_384_p0,
        ce => grp_fu_384_ce,
        dout => grp_fu_384_p1);

    image_filter_fpext_32ns_64_2_U28 : component image_filter_fpext_32ns_64_2
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_387_p0,
        ce => grp_fu_387_ce,
        dout => grp_fu_387_p1);

    image_filter_fpext_32ns_64_2_U29 : component image_filter_fpext_32ns_64_2
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_390_p0,
        ce => grp_fu_390_ce,
        dout => grp_fu_390_p1);

    image_filter_udiv_44ns_28ns_44_48_U30 : component image_filter_udiv_44ns_28ns_44_48
    generic map (
        ID => 1,
        NUM_STAGE => 48,
        din0_WIDTH => 44,
        din1_WIDTH => 28,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_418_p0,
        din1 => grp_fu_418_p1,
        ce => grp_fu_418_ce,
        dout => grp_fu_418_p2);

    image_filter_udiv_44ns_28ns_44_48_U31 : component image_filter_udiv_44ns_28ns_44_48
    generic map (
        ID => 1,
        NUM_STAGE => 48,
        din0_WIDTH => 44,
        din1_WIDTH => 28,
        dout_WIDTH => 44)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_444_p0,
        din1 => grp_fu_444_p1,
        ce => grp_fu_444_ce,
        dout => grp_fu_444_p2);

    image_filter_udiv_29ns_32s_32_33_U32 : component image_filter_udiv_29ns_32s_32_33
    generic map (
        ID => 1,
        NUM_STAGE => 33,
        din0_WIDTH => 29,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_793_p0,
        din1 => grp_fu_793_p1,
        ce => grp_fu_793_ce,
        dout => grp_fu_793_p2);

    image_filter_udiv_29ns_32s_32_33_U33 : component image_filter_udiv_29ns_32s_32_33
    generic map (
        ID => 1,
        NUM_STAGE => 33,
        din0_WIDTH => 29,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_809_p0,
        din1 => grp_fu_809_p1,
        ce => grp_fu_809_ce,
        dout => grp_fu_809_p2);

    image_filter_mul_32s_13s_32_5_U34 : component image_filter_mul_32s_13s_32_5
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 13,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_850_p0,
        din1 => grp_fu_850_p1,
        ce => grp_fu_850_ce,
        dout => grp_fu_850_p2);

    image_filter_mul_32s_13s_32_5_U35 : component image_filter_mul_32s_13s_32_5
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 13,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_859_p0,
        din1 => grp_fu_859_p1,
        ce => grp_fu_859_ce,
        dout => grp_fu_859_p2);

    image_filter_mul_20s_64s_84_7_U36 : component image_filter_mul_20s_64s_84_7
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 20,
        din1_WIDTH => 64,
        dout_WIDTH => 84)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2347_p0,
        din1 => grp_fu_2347_p1,
        ce => grp_fu_2347_ce,
        dout => grp_fu_2347_p2);

    image_filter_mul_20s_64s_84_7_U37 : component image_filter_mul_20s_64s_84_7
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 20,
        din1_WIDTH => 64,
        dout_WIDTH => 84)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2381_p0,
        din1 => grp_fu_2381_p1,
        ce => grp_fu_2381_ce,
        dout => grp_fu_2381_p2);

    image_filter_mul_20s_64s_84_7_U38 : component image_filter_mul_20s_64s_84_7
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 20,
        din1_WIDTH => 64,
        dout_WIDTH => 84)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2415_p0,
        din1 => grp_fu_2415_p1,
        ce => grp_fu_2415_ce,
        dout => grp_fu_2415_p2);

    image_filter_mul_20s_64s_84_7_U39 : component image_filter_mul_20s_64s_84_7
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 20,
        din1_WIDTH => 64,
        dout_WIDTH => 84)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2453_p0,
        din1 => grp_fu_2453_p1,
        ce => grp_fu_2453_ce,
        dout => grp_fu_2453_p2);

    image_filter_mul_20s_84s_102_8_U40 : component image_filter_mul_20s_84s_102_8
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 20,
        din1_WIDTH => 84,
        dout_WIDTH => 102)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2466_p0,
        din1 => grp_fu_2466_p1,
        ce => grp_fu_2466_ce,
        dout => grp_fu_2466_p2);

    image_filter_mul_20s_84s_102_8_U41 : component image_filter_mul_20s_84s_102_8
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 20,
        din1_WIDTH => 84,
        dout_WIDTH => 102)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2479_p0,
        din1 => grp_fu_2479_p1,
        ce => grp_fu_2479_ce,
        dout => grp_fu_2479_p2);

    image_filter_mul_20s_84s_102_8_U42 : component image_filter_mul_20s_84s_102_8
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 20,
        din1_WIDTH => 84,
        dout_WIDTH => 102)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2492_p0,
        din1 => grp_fu_2492_p1,
        ce => grp_fu_2492_ce,
        dout => grp_fu_2492_p2);

    image_filter_mul_20s_84s_102_8_U43 : component image_filter_mul_20s_84s_102_8
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 20,
        din1_WIDTH => 84,
        dout_WIDTH => 102)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2502_p0,
        din1 => grp_fu_2502_p1,
        ce => grp_fu_2502_ce,
        dout => grp_fu_2502_p2);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and not((ap_const_lv1_0 = exitcond1_fu_737_p2)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = exitcond_fu_782_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and (ap_const_lv1_0 = exitcond1_fu_737_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and (ap_const_lv1_0 = exitcond1_fu_737_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it11 assign process. --
    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it12 assign process. --
    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it13 assign process. --
    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it14 assign process. --
    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it15 assign process. --
    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it16 assign process. --
    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it17 assign process. --
    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it18 assign process. --
    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it19 assign process. --
    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it20 assign process. --
    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it21 assign process. --
    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it22 assign process. --
    ap_reg_ppiten_pp0_it22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it23 assign process. --
    ap_reg_ppiten_pp0_it23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it24 assign process. --
    ap_reg_ppiten_pp0_it24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it25 assign process. --
    ap_reg_ppiten_pp0_it25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it26 assign process. --
    ap_reg_ppiten_pp0_it26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it27 assign process. --
    ap_reg_ppiten_pp0_it27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it28 assign process. --
    ap_reg_ppiten_pp0_it28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it29 assign process. --
    ap_reg_ppiten_pp0_it29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it30 assign process. --
    ap_reg_ppiten_pp0_it30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it31 assign process. --
    ap_reg_ppiten_pp0_it31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it32 assign process. --
    ap_reg_ppiten_pp0_it32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it33 assign process. --
    ap_reg_ppiten_pp0_it33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it34 assign process. --
    ap_reg_ppiten_pp0_it34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it35 assign process. --
    ap_reg_ppiten_pp0_it35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it36 assign process. --
    ap_reg_ppiten_pp0_it36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it37 assign process. --
    ap_reg_ppiten_pp0_it37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it38 assign process. --
    ap_reg_ppiten_pp0_it38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it39 assign process. --
    ap_reg_ppiten_pp0_it39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it40 assign process. --
    ap_reg_ppiten_pp0_it40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it41 assign process. --
    ap_reg_ppiten_pp0_it41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it42 assign process. --
    ap_reg_ppiten_pp0_it42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it43 assign process. --
    ap_reg_ppiten_pp0_it43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then
                    if (not((ap_const_logic_1 = ap_reg_ppiten_pp0_it41))) then 
                        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it41)) then 
                        ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it44 assign process. --
    ap_reg_ppiten_pp0_it44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it45 assign process. --
    ap_reg_ppiten_pp0_it45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it46 assign process. --
    ap_reg_ppiten_pp0_it46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it47 assign process. --
    ap_reg_ppiten_pp0_it47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it48 assign process. --
    ap_reg_ppiten_pp0_it48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it49 assign process. --
    ap_reg_ppiten_pp0_it49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it50 assign process. --
    ap_reg_ppiten_pp0_it50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it51 assign process. --
    ap_reg_ppiten_pp0_it51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it52 assign process. --
    ap_reg_ppiten_pp0_it52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it53 assign process. --
    ap_reg_ppiten_pp0_it53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it54 assign process. --
    ap_reg_ppiten_pp0_it54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it55 assign process. --
    ap_reg_ppiten_pp0_it55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it56 assign process. --
    ap_reg_ppiten_pp0_it56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it57 assign process. --
    ap_reg_ppiten_pp0_it57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it58 assign process. --
    ap_reg_ppiten_pp0_it58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it59 assign process. --
    ap_reg_ppiten_pp0_it59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it60 assign process. --
    ap_reg_ppiten_pp0_it60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it61 assign process. --
    ap_reg_ppiten_pp0_it61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it61 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it61 <= ap_reg_ppiten_pp0_it60;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it62 assign process. --
    ap_reg_ppiten_pp0_it62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it62 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it62 <= ap_reg_ppiten_pp0_it61;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it63 assign process. --
    ap_reg_ppiten_pp0_it63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it63 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it63 <= ap_reg_ppiten_pp0_it62;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it64 assign process. --
    ap_reg_ppiten_pp0_it64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it64 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it64 <= ap_reg_ppiten_pp0_it63;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it65 assign process. --
    ap_reg_ppiten_pp0_it65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it65 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it65 <= ap_reg_ppiten_pp0_it64;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it66 assign process. --
    ap_reg_ppiten_pp0_it66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it66 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it66 <= ap_reg_ppiten_pp0_it65;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it67 assign process. --
    ap_reg_ppiten_pp0_it67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it67 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it67 <= ap_reg_ppiten_pp0_it66;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it68 assign process. --
    ap_reg_ppiten_pp0_it68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it68 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it68 <= ap_reg_ppiten_pp0_it67;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it69 assign process. --
    ap_reg_ppiten_pp0_it69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it69 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it69 <= ap_reg_ppiten_pp0_it68;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it70 assign process. --
    ap_reg_ppiten_pp0_it70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it70 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it70 <= ap_reg_ppiten_pp0_it69;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it71 assign process. --
    ap_reg_ppiten_pp0_it71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it71 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it71 <= ap_reg_ppiten_pp0_it70;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it72 assign process. --
    ap_reg_ppiten_pp0_it72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it72 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it72 <= ap_reg_ppiten_pp0_it71;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it73 assign process. --
    ap_reg_ppiten_pp0_it73_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it73 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it73 <= ap_reg_ppiten_pp0_it72;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it74 assign process. --
    ap_reg_ppiten_pp0_it74_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it74 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it74 <= ap_reg_ppiten_pp0_it73;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it75 assign process. --
    ap_reg_ppiten_pp0_it75_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it75 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it75 <= ap_reg_ppiten_pp0_it74;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and (ap_const_lv1_0 = exitcond1_fu_737_p2))) then 
                    ap_reg_ppiten_pp0_it75 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_phiprechg_dx_reg_339pp0_it33 assign process. --
    ap_reg_phiprechg_dx_reg_339pp0_it33_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_1467) then
                if (ap_sig_bdd_569) then 
                    ap_reg_phiprechg_dx_reg_339pp0_it33 <= tmp_27_fu_818_p2;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_dx_reg_339pp0_it33 <= ap_reg_phiprechg_dx_reg_339pp0_it32;
                end if;
            end if; 
        end if;
    end process;

    -- ap_reg_phiprechg_dy_reg_330pp0_it1 assign process. --
    ap_reg_phiprechg_dy_reg_330pp0_it1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_520) then
                if (ap_sig_bdd_1545) then 
                    ap_reg_phiprechg_dy_reg_330pp0_it1 <= tmp_18_reg_2846;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_dy_reg_330pp0_it1 <= ap_reg_phiprechg_dy_reg_330pp0_it0;
                end if;
            end if; 
        end if;
    end process;

    -- p_Val2_12_reg_318 assign process. --
    p_Val2_12_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (exitcond_reg_2872 = ap_const_lv1_0))) then 
                p_Val2_12_reg_318 <= j_reg_2876;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and (ap_const_lv1_0 = exitcond1_fu_737_p2))) then 
                p_Val2_12_reg_318 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    -- p_Val2_9_reg_307 assign process. --
    p_Val2_9_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it31)))) then 
                p_Val2_9_reg_307 <= i_reg_2841;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50)) then 
                p_Val2_9_reg_307 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    -- pre_fx_fu_188 assign process. --
    pre_fx_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it40) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it39))) then 
                pre_fx_fu_188 <= pre_fx_5_fu_1125_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_327))) then 
                pre_fx_fu_188 <= ap_const_lv16_FFF6;
            end if; 
        end if;
    end process;

    -- pre_fy_fu_192 assign process. --
    pre_fy_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it40) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it39))) then 
                pre_fy_fu_192 <= pre_fy_5_fu_1076_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_327))) then 
                pre_fy_fu_192 <= ap_const_lv16_FFF6;
            end if; 
        end if;
    end process;

    -- row_rd_fu_184 assign process. --
    row_rd_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it40))) then 
                row_rd_fu_184 <= row_rd_5_fu_1170_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_327))) then 
                row_rd_fu_184 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    -- row_wr_fu_180 assign process. --
    row_wr_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it40))) then 
                row_wr_fu_180 <= row_wr_3_fu_1176_p3;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_327))) then 
                row_wr_fu_180 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    -- win_val_0_val_1_0_fu_200 assign process. --
    win_val_0_val_1_0_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and not((ap_const_lv1_0 = row_rd_5_reg_3064)) and not((ap_const_lv1_0 = or_cond_41_reg_3101)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
                win_val_0_val_1_0_fu_200 <= p_src_data_stream_V_dout;
            elsif ((((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and (ap_const_lv1_0 = row_rd_5_reg_3064) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) or ((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and not((ap_const_lv1_0 = row_rd_5_reg_3064)) and (ap_const_lv1_0 = or_cond_41_reg_3101) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = tmp_46_reg_3093)))) then 
                win_val_0_val_1_0_fu_200 <= k_buf_val_val_0_0_q0;
            end if; 
        end if;
    end process;

    -- x_fu_196 assign process. --
    x_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it40))) then 
                x_fu_196 <= storemerge_phi_fu_351_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_327))) then 
                x_fu_196 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it10 <= ap_reg_phiprechg_dy_reg_330pp0_it9;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it11 <= ap_reg_phiprechg_dy_reg_330pp0_it10;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it11) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it12 <= ap_reg_phiprechg_dy_reg_330pp0_it11;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it13 <= ap_reg_phiprechg_dy_reg_330pp0_it12;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it14 <= ap_reg_phiprechg_dy_reg_330pp0_it13;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it15 <= ap_reg_phiprechg_dy_reg_330pp0_it14;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it16 <= ap_reg_phiprechg_dy_reg_330pp0_it15;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it17 <= ap_reg_phiprechg_dy_reg_330pp0_it16;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it18 <= ap_reg_phiprechg_dy_reg_330pp0_it17;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it19 <= ap_reg_phiprechg_dy_reg_330pp0_it18;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it2 <= ap_reg_phiprechg_dy_reg_330pp0_it1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it20 <= ap_reg_phiprechg_dy_reg_330pp0_it19;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it20) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it21 <= ap_reg_phiprechg_dy_reg_330pp0_it20;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it21) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it22 <= ap_reg_phiprechg_dy_reg_330pp0_it21;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it22) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it23 <= ap_reg_phiprechg_dy_reg_330pp0_it22;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it23) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it24 <= ap_reg_phiprechg_dy_reg_330pp0_it23;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it24) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it25 <= ap_reg_phiprechg_dy_reg_330pp0_it24;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it25) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it26 <= ap_reg_phiprechg_dy_reg_330pp0_it25;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it26) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it27 <= ap_reg_phiprechg_dy_reg_330pp0_it26;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it27) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it28 <= ap_reg_phiprechg_dy_reg_330pp0_it27;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it28) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it29 <= ap_reg_phiprechg_dy_reg_330pp0_it28;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it3 <= ap_reg_phiprechg_dy_reg_330pp0_it2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it29) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it30 <= ap_reg_phiprechg_dy_reg_330pp0_it29;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it30) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it31 <= ap_reg_phiprechg_dy_reg_330pp0_it30;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it31) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it32 <= ap_reg_phiprechg_dy_reg_330pp0_it31;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it33 <= ap_reg_phiprechg_dy_reg_330pp0_it32;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it4 <= ap_reg_phiprechg_dy_reg_330pp0_it3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it5 <= ap_reg_phiprechg_dy_reg_330pp0_it4;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it6 <= ap_reg_phiprechg_dy_reg_330pp0_it5;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it7 <= ap_reg_phiprechg_dy_reg_330pp0_it6;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it8 <= ap_reg_phiprechg_dy_reg_330pp0_it7;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_phiprechg_dy_reg_330pp0_it9 <= ap_reg_phiprechg_dy_reg_330pp0_it8;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75))))) then
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it42 <= brmerge_demorgan_reg_3105;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it43 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it42;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it44 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it43;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it45 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it44;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it46 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it45;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it47 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it46;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it48 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it47;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it49 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it48;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it50 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it49;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it51 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it50;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it52 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it51;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it53 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it52;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it54 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it53;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it55 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it54;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it56 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it55;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it57 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it56;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it58 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it57;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it59 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it58;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it60 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it59;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it61 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it60;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it62 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it61;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it63 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it62;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it64 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it63;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it65 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it64;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it66 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it65;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it67 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it66;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it68 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it67;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it69 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it68;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it70 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it69;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it71 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it70;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it72 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it71;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it73 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it72;
                ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74 <= ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it73;
                ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42 <= col_rd_2_reg_3068;
                ap_reg_ppstg_col_wr_1_reg_2918_pp0_it33 <= col_wr_1_reg_2918;
                ap_reg_ppstg_col_wr_1_reg_2918_pp0_it34 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it33;
                ap_reg_ppstg_col_wr_1_reg_2918_pp0_it35 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it34;
                ap_reg_ppstg_col_wr_1_reg_2918_pp0_it36 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it35;
                ap_reg_ppstg_col_wr_1_reg_2918_pp0_it37 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it36;
                ap_reg_ppstg_col_wr_1_reg_2918_pp0_it38 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it37;
                ap_reg_ppstg_col_wr_1_reg_2918_pp0_it39 <= ap_reg_ppstg_col_wr_1_reg_2918_pp0_it38;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it10 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it9;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it11 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it10;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it12 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it11;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it13 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it12;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it14 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it13;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it15 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it14;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it16 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it15;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it17 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it16;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it18 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it17;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it19 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it18;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it2 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it1;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it20 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it19;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it21 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it20;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it22 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it21;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it23 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it22;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it24 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it23;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it25 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it24;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it26 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it25;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it27 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it26;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it28 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it27;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it29 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it28;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it3 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it2;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it30 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it29;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it31 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it30;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it32 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it31;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it33 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it32;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it34 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it33;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it35 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it34;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it36 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it35;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it37 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it36;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it38 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it37;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it39 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it38;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it4 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it3;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it40 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it39;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it41 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it40;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it42 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it41;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it43 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it42;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it44 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it43;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it45 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it44;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it46 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it45;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it47 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it46;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it5 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it4;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it6 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it5;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it7 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it6;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it8 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it7;
                ap_reg_ppstg_exitcond_reg_2872_pp0_it9 <= ap_reg_ppstg_exitcond_reg_2872_pp0_it8;
                ap_reg_ppstg_k_buf_val_val_0_0_addr_reg_3087_pp0_it42 <= k_buf_val_val_0_0_addr_reg_3087;
                ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42 <= or_cond_41_reg_3101;
                ap_reg_ppstg_p_Val2_11_reg_2938_pp0_it38 <= p_Val2_11_reg_2938;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it10 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it9;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it11 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it10;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it12 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it11;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it13 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it12;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it14 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it13;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it15 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it14;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it16 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it15;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it17 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it16;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it18 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it17;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it19 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it18;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it2 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it1;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it20 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it19;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it21 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it20;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it22 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it21;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it23 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it22;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it24 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it23;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it25 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it24;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it26 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it25;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it27 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it26;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it28 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it27;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it29 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it28;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it3 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it2;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it30 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it29;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it30;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it4 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it3;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it5 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it4;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it6 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it5;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it7 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it6;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it8 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it7;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it9 <= ap_reg_ppstg_p_Val2_12_reg_318_pp0_it8;
                ap_reg_ppstg_p_Val2_17_reg_3227_pp0_it46 <= p_Val2_17_reg_3227;
                ap_reg_ppstg_p_Val2_25_reg_3269_pp0_it46 <= p_Val2_25_reg_3269;
                ap_reg_ppstg_p_Val2_31_reg_3311_pp0_it46 <= p_Val2_31_reg_3311;
                ap_reg_ppstg_p_Val2_35_reg_3353_pp0_it46 <= p_Val2_35_reg_3353;
                ap_reg_ppstg_p_Val2_7_reg_2933_pp0_it38 <= p_Val2_7_reg_2933;
                    ap_reg_ppstg_p_u_V_reg_3680_pp0_it49(19 downto 2) <= p_u_V_reg_3680(19 downto 2);
                    ap_reg_ppstg_p_u_V_reg_3680_pp0_it50(19 downto 2) <= ap_reg_ppstg_p_u_V_reg_3680_pp0_it49(19 downto 2);
                    ap_reg_ppstg_p_u_V_reg_3680_pp0_it51(19 downto 2) <= ap_reg_ppstg_p_u_V_reg_3680_pp0_it50(19 downto 2);
                    ap_reg_ppstg_p_u_V_reg_3680_pp0_it52(19 downto 2) <= ap_reg_ppstg_p_u_V_reg_3680_pp0_it51(19 downto 2);
                    ap_reg_ppstg_p_u_V_reg_3680_pp0_it53(19 downto 2) <= ap_reg_ppstg_p_u_V_reg_3680_pp0_it52(19 downto 2);
                ap_reg_ppstg_pre_fx_1_reg_3016_pp0_it40 <= pre_fx_1_reg_3016;
                ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42 <= row_rd_5_reg_3064;
                ap_reg_ppstg_sy_4_reg_3029_pp0_it40 <= sy_4_reg_3029;
                ap_reg_ppstg_tmp_102_reg_3366_pp0_it46 <= tmp_102_reg_3366;
                ap_reg_ppstg_tmp_119_reg_2996_pp0_it40 <= tmp_119_reg_2996;
                ap_reg_ppstg_tmp_119_reg_2996_pp0_it41 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it40;
                ap_reg_ppstg_tmp_119_reg_2996_pp0_it42 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it41;
                ap_reg_ppstg_tmp_119_reg_2996_pp0_it43 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it42;
                ap_reg_ppstg_tmp_119_reg_2996_pp0_it44 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it43;
                ap_reg_ppstg_tmp_119_reg_2996_pp0_it45 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it44;
                ap_reg_ppstg_tmp_119_reg_2996_pp0_it46 <= ap_reg_ppstg_tmp_119_reg_2996_pp0_it45;
                ap_reg_ppstg_tmp_120_reg_3006_pp0_it40 <= tmp_120_reg_3006;
                ap_reg_ppstg_tmp_120_reg_3006_pp0_it41 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it40;
                ap_reg_ppstg_tmp_120_reg_3006_pp0_it42 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it41;
                ap_reg_ppstg_tmp_120_reg_3006_pp0_it43 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it42;
                ap_reg_ppstg_tmp_120_reg_3006_pp0_it44 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it43;
                ap_reg_ppstg_tmp_120_reg_3006_pp0_it45 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it44;
                ap_reg_ppstg_tmp_120_reg_3006_pp0_it46 <= ap_reg_ppstg_tmp_120_reg_3006_pp0_it45;
                ap_reg_ppstg_tmp_124_reg_3144_pp0_it45 <= tmp_124_reg_3144;
                ap_reg_ppstg_tmp_129_reg_3166_pp0_it45 <= tmp_129_reg_3166;
                ap_reg_ppstg_tmp_134_reg_3188_pp0_it45 <= tmp_134_reg_3188;
                ap_reg_ppstg_tmp_139_reg_3210_pp0_it45 <= tmp_139_reg_3210;
                ap_reg_ppstg_tmp_32_reg_2991_pp0_it40 <= tmp_32_reg_2991;
                ap_reg_ppstg_tmp_32_reg_2991_pp0_it41 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it40;
                ap_reg_ppstg_tmp_32_reg_2991_pp0_it42 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it41;
                ap_reg_ppstg_tmp_32_reg_2991_pp0_it43 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it42;
                ap_reg_ppstg_tmp_32_reg_2991_pp0_it44 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it43;
                ap_reg_ppstg_tmp_32_reg_2991_pp0_it45 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it44;
                ap_reg_ppstg_tmp_32_reg_2991_pp0_it46 <= ap_reg_ppstg_tmp_32_reg_2991_pp0_it45;
                ap_reg_ppstg_tmp_38_reg_3001_pp0_it40 <= tmp_38_reg_3001;
                ap_reg_ppstg_tmp_38_reg_3001_pp0_it41 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it40;
                ap_reg_ppstg_tmp_38_reg_3001_pp0_it42 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it41;
                ap_reg_ppstg_tmp_38_reg_3001_pp0_it43 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it42;
                ap_reg_ppstg_tmp_38_reg_3001_pp0_it44 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it43;
                ap_reg_ppstg_tmp_38_reg_3001_pp0_it45 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it44;
                ap_reg_ppstg_tmp_38_reg_3001_pp0_it46 <= ap_reg_ppstg_tmp_38_reg_3001_pp0_it45;
                ap_reg_ppstg_tmp_40_reg_3011_pp0_it40 <= tmp_40_reg_3011;
                ap_reg_ppstg_tmp_40_reg_3011_pp0_it41 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it40;
                ap_reg_ppstg_tmp_40_reg_3011_pp0_it42 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it41;
                ap_reg_ppstg_tmp_40_reg_3011_pp0_it43 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it42;
                ap_reg_ppstg_tmp_40_reg_3011_pp0_it44 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it43;
                ap_reg_ppstg_tmp_40_reg_3011_pp0_it45 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it44;
                ap_reg_ppstg_tmp_40_reg_3011_pp0_it46 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it45;
                ap_reg_ppstg_tmp_40_reg_3011_pp0_it47 <= ap_reg_ppstg_tmp_40_reg_3011_pp0_it46;
                ap_reg_ppstg_tmp_42_reg_3024_pp0_it40 <= tmp_42_reg_3024;
                ap_reg_ppstg_tmp_42_reg_3024_pp0_it41 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it40;
                ap_reg_ppstg_tmp_42_reg_3024_pp0_it42 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it41;
                ap_reg_ppstg_tmp_42_reg_3024_pp0_it43 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it42;
                ap_reg_ppstg_tmp_42_reg_3024_pp0_it44 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it43;
                ap_reg_ppstg_tmp_42_reg_3024_pp0_it45 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it44;
                ap_reg_ppstg_tmp_42_reg_3024_pp0_it46 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it45;
                ap_reg_ppstg_tmp_42_reg_3024_pp0_it47 <= ap_reg_ppstg_tmp_42_reg_3024_pp0_it46;
                ap_reg_ppstg_tmp_43_reg_2901_pp0_it33 <= tmp_43_reg_2901;
                ap_reg_ppstg_tmp_43_reg_2901_pp0_it34 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it33;
                ap_reg_ppstg_tmp_43_reg_2901_pp0_it35 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it34;
                ap_reg_ppstg_tmp_43_reg_2901_pp0_it36 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it35;
                ap_reg_ppstg_tmp_43_reg_2901_pp0_it37 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it36;
                ap_reg_ppstg_tmp_43_reg_2901_pp0_it38 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it37;
                ap_reg_ppstg_tmp_43_reg_2901_pp0_it39 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it38;
                ap_reg_ppstg_tmp_43_reg_2901_pp0_it40 <= ap_reg_ppstg_tmp_43_reg_2901_pp0_it39;
                ap_reg_ppstg_tmp_44_reg_2913_pp0_it33 <= tmp_44_reg_2913;
                ap_reg_ppstg_tmp_44_reg_2913_pp0_it34 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it33;
                ap_reg_ppstg_tmp_44_reg_2913_pp0_it35 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it34;
                ap_reg_ppstg_tmp_44_reg_2913_pp0_it36 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it35;
                ap_reg_ppstg_tmp_44_reg_2913_pp0_it37 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it36;
                ap_reg_ppstg_tmp_44_reg_2913_pp0_it38 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it37;
                ap_reg_ppstg_tmp_44_reg_2913_pp0_it39 <= ap_reg_ppstg_tmp_44_reg_2913_pp0_it38;
                ap_reg_ppstg_tmp_45_reg_3072_pp0_it42 <= tmp_45_reg_3072;
                ap_reg_ppstg_tmp_46_reg_3093_pp0_it42 <= tmp_46_reg_3093;
                ap_reg_ppstg_tmp_47_reg_3097_pp0_it42 <= tmp_47_reg_3097;
                ap_reg_ppstg_tmp_52_reg_3240_pp0_it46 <= tmp_52_reg_3240;
                ap_reg_ppstg_tmp_68_reg_3282_pp0_it46 <= tmp_68_reg_3282;
                ap_reg_ppstg_tmp_84_reg_3324_pp0_it46 <= tmp_84_reg_3324;
                ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it66 <= tmp_i_i_reg_3808;
                ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it67 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it66;
                ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it68 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it67;
                ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it69 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it68;
                ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it70 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it69;
                ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it71 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it70;
                ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it72 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it71;
                ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it73 <= ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it72;
                    ap_reg_ppstg_v1_V_reg_3675_pp0_it49(19 downto 2) <= v1_V_reg_3675(19 downto 2);
                    ap_reg_ppstg_v1_V_reg_3675_pp0_it50(19 downto 2) <= ap_reg_ppstg_v1_V_reg_3675_pp0_it49(19 downto 2);
                    ap_reg_ppstg_v1_V_reg_3675_pp0_it51(19 downto 2) <= ap_reg_ppstg_v1_V_reg_3675_pp0_it50(19 downto 2);
                    ap_reg_ppstg_v1_V_reg_3675_pp0_it52(19 downto 2) <= ap_reg_ppstg_v1_V_reg_3675_pp0_it51(19 downto 2);
                    ap_reg_ppstg_v1_V_reg_3675_pp0_it53(19 downto 2) <= ap_reg_ppstg_v1_V_reg_3675_pp0_it52(19 downto 2);
                    ap_reg_ppstg_v_V_reg_3685_pp0_it49(19 downto 2) <= v_V_reg_3685(19 downto 2);
                    ap_reg_ppstg_v_V_reg_3685_pp0_it50(19 downto 2) <= ap_reg_ppstg_v_V_reg_3685_pp0_it49(19 downto 2);
                    ap_reg_ppstg_v_V_reg_3685_pp0_it51(19 downto 2) <= ap_reg_ppstg_v_V_reg_3685_pp0_it50(19 downto 2);
                    ap_reg_ppstg_v_V_reg_3685_pp0_it52(19 downto 2) <= ap_reg_ppstg_v_V_reg_3685_pp0_it51(19 downto 2);
                    ap_reg_ppstg_v_V_reg_3685_pp0_it53(19 downto 2) <= ap_reg_ppstg_v_V_reg_3685_pp0_it52(19 downto 2);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                ap_reg_ppstg_exitcond_reg_2872_pp0_it1 <= exitcond_reg_2872;
                ap_reg_ppstg_p_Val2_12_reg_318_pp0_it1 <= p_Val2_12_reg_318;
                exitcond_reg_2872 <= exitcond_fu_782_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it40))) then
                brmerge_demorgan_reg_3105 <= brmerge_demorgan_fu_1219_p2;
                col_rd_2_reg_3068 <= col_rd_2_fu_1182_p2;
                row_rd_5_reg_3064 <= row_rd_5_fu_1170_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st48_fsm_47)) then
                col_rate_V_reg_2733 <= col_rate_V_fu_479_p1;
                p_lshr_f1_reg_2746 <= grp_fu_418_p2(31 downto 1);
                p_lshr_f_reg_2756 <= grp_fu_444_p2(31 downto 1);
                row_rate_V_reg_2725 <= row_rate_V_fu_475_p1;
                tmp_58_reg_2751 <= grp_fu_444_p2(31 downto 31);
                tmp_reg_2741 <= grp_fu_418_p2(31 downto 31);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = tmp_17_reg_2820) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it31))) then
                col_wr_1_reg_2918 <= col_wr_1_fu_840_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it39))) then
                col_wr_2_reg_3059 <= col_wr_2_fu_1137_p3;
                tmp5_reg_3054 <= tmp5_fu_1132_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it72)))) then
                dp_1_reg_3813 <= grp_fu_378_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51)) then
                i_reg_2841 <= i_fu_742_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it45)))) then
                icmp1_reg_3446 <= icmp1_fu_1822_p2;
                icmp2_reg_3487 <= icmp2_fu_1894_p2;
                icmp3_reg_3528 <= icmp3_fu_1966_p2;
                icmp_reg_3405 <= icmp_fu_1750_p2;
                p_10_cast_reg_3497 <= p_10_cast_fu_1909_p3;
                p_11_cast_cast_reg_3538 <= p_11_cast_cast_fu_1985_p3;
                p_8_cast_reg_3415 <= p_8_cast_fu_1765_p3;
                p_9_cast_reg_3456 <= p_9_cast_fu_1837_p3;
                qb_1_reg_3461 <= qb_1_fu_1849_p3;
                qb_2_reg_3502 <= qb_2_fu_1921_p3;
                qb_3_reg_3543 <= qb_3_fu_1997_p3;
                qb_reg_3420 <= qb_fu_1777_p3;
                sel_tmp10_reg_3466 <= sel_tmp10_fu_1860_p2;
                sel_tmp16_reg_3507 <= sel_tmp16_fu_1932_p2;
                sel_tmp22_reg_3548 <= sel_tmp22_fu_2008_p2;
                sel_tmp32_demorgan_reg_3430 <= sel_tmp32_demorgan_fu_1793_p2;
                sel_tmp3_reg_3425 <= sel_tmp3_fu_1788_p2;
                sel_tmp50_demorgan_reg_3471 <= sel_tmp50_demorgan_fu_1865_p2;
                sel_tmp68_demorgan_reg_3512 <= sel_tmp68_demorgan_fu_1937_p2;
                sel_tmp86_demorgan_reg_3553 <= sel_tmp86_demorgan_fu_2013_p2;
                sh_amt_1_cast_reg_3436 <= sh_amt_1_cast_fu_1802_p1;
                sh_amt_2_cast_reg_3477 <= sh_amt_2_cast_fu_1874_p1;
                sh_amt_3_cast_reg_3518 <= sh_amt_3_cast_fu_1946_p1;
                sh_amt_cast_reg_3395 <= sh_amt_cast_fu_1730_p1;
                tmp_107_reg_3523 <= tmp_107_fu_1950_p2;
                tmp_142_reg_3533 <= tmp_142_fu_1981_p1;
                tmp_57_reg_3400 <= tmp_57_fu_1734_p2;
                tmp_60_reg_3410 <= tmp_60_fu_1760_p2;
                tmp_73_reg_3441 <= tmp_73_fu_1806_p2;
                tmp_76_reg_3451 <= tmp_76_fu_1832_p2;
                tmp_89_reg_3482 <= tmp_89_fu_1878_p2;
                tmp_92_reg_3492 <= tmp_92_fu_1904_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                j_reg_2876 <= j_fu_787_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it40) and not((ap_const_lv1_0 = col_rd_2_fu_1182_p2)) and not((ap_const_lv1_0 = row_rd_5_fu_1170_p3)))) then
                k_buf_val_val_0_0_addr_reg_3087 <= tmp_45_fu_1186_p1(10 - 1 downto 0);
                or_cond_41_reg_3101 <= or_cond_41_fu_1201_p2;
                tmp_46_reg_3093 <= tmp_46_fu_1193_p2;
                tmp_47_reg_3097 <= tmp_47_fu_1197_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it46)))) then
                newSel10_reg_3670 <= newSel10_fu_2283_p3;
                newSel2_reg_3618 <= newSel2_fu_2161_p3;
                newSel5_reg_3644 <= newSel5_fu_2222_p3;
                newSel7_reg_3592 <= newSel7_fu_2100_p3;
                p_Val2_23_reg_3576 <= p_Val2_23_fu_2069_p2;
                p_Val2_26_reg_3654 <= p_Val2_26_fu_2252_p2;
                p_Val2_28_reg_3602 <= p_Val2_28_fu_2130_p2;
                p_Val2_33_reg_3628 <= p_Val2_33_fu_2191_p2;
                sel_tmp12_reg_3607 <= sel_tmp12_fu_2141_p2;
                sel_tmp14_reg_3612 <= sel_tmp14_fu_2156_p2;
                sel_tmp18_reg_3633 <= sel_tmp18_fu_2202_p2;
                sel_tmp20_reg_3638 <= sel_tmp20_fu_2217_p2;
                sel_tmp24_reg_3659 <= sel_tmp24_fu_2263_p2;
                sel_tmp26_reg_3664 <= sel_tmp26_fu_2278_p2;
                sel_tmp7_reg_3581 <= sel_tmp7_fu_2080_p2;
                sel_tmp9_reg_3586 <= sel_tmp9_fu_2095_p2;
                tmp_112_reg_3649 <= tmp_112_fu_2234_p2;
                tmp_62_reg_3571 <= tmp_62_fu_2051_p2;
                tmp_78_reg_3597 <= tmp_78_fu_2112_p2;
                tmp_94_reg_3623 <= tmp_94_fu_2173_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it63)))) then
                p_0_reg_3802 <= p_0_fu_2565_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it43)))) then
                p_Result_2_reg_3195 <= ireg_V_2_fu_1345_p1(62 downto 52);
                p_Result_4_reg_3217 <= ireg_V_3_fu_1375_p1(62 downto 52);
                p_Result_5_reg_3151 <= ireg_V_fu_1285_p1(62 downto 52);
                p_Result_s_reg_3173 <= ireg_V_1_fu_1315_p1(62 downto 52);
                tmp_123_reg_3139 <= tmp_123_fu_1289_p1;
                tmp_124_reg_3144 <= ireg_V_fu_1285_p1(63 downto 63);
                tmp_125_reg_3156 <= tmp_125_fu_1311_p1;
                tmp_128_reg_3161 <= tmp_128_fu_1319_p1;
                tmp_129_reg_3166 <= ireg_V_1_fu_1315_p1(63 downto 63);
                tmp_130_reg_3178 <= tmp_130_fu_1341_p1;
                tmp_133_reg_3183 <= tmp_133_fu_1349_p1;
                tmp_134_reg_3188 <= ireg_V_2_fu_1345_p1(63 downto 63);
                tmp_135_reg_3200 <= tmp_135_fu_1371_p1;
                tmp_138_reg_3205 <= tmp_138_fu_1379_p1;
                tmp_139_reg_3210 <= ireg_V_3_fu_1375_p1(63 downto 63);
                tmp_140_reg_3222 <= tmp_140_fu_1401_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it36))) then
                p_Val2_11_reg_2938 <= p_Val2_11_fu_869_p2;
                p_Val2_7_reg_2933 <= p_Val2_7_fu_864_p2;
                ret_V_2_reg_2960 <= p_Val2_7_fu_864_p2(31 downto 16);
                ret_V_reg_2943 <= p_Val2_11_fu_869_p2(31 downto 16);
                tmp_108_reg_2950 <= p_Val2_11_fu_869_p2(31 downto 31);
                tmp_116_reg_2955 <= tmp_116_fu_892_p1;
                tmp_117_reg_2967 <= p_Val2_7_fu_864_p2(31 downto 31);
                tmp_118_reg_2972 <= tmp_118_fu_914_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it44)))) then
                p_Val2_17_reg_3227 <= p_Val2_17_fu_1425_p3;
                p_Val2_25_reg_3269 <= p_Val2_25_fu_1505_p3;
                p_Val2_31_reg_3311 <= p_Val2_31_fu_1585_p3;
                p_Val2_35_reg_3353 <= p_Val2_35_fu_1665_p3;
                tmp_101_reg_3360 <= tmp_101_fu_1672_p2;
                tmp_102_reg_3366 <= tmp_102_fu_1683_p2;
                tmp_103_reg_3373 <= tmp_103_fu_1689_p2;
                tmp_104_reg_3379 <= tmp_104_fu_1695_p2;
                tmp_105_reg_3384 <= tmp_105_fu_1701_p2;
                tmp_127_reg_3264 <= tmp_127_fu_1477_p3;
                tmp_132_reg_3306 <= tmp_132_fu_1557_p3;
                tmp_137_reg_3348 <= tmp_137_fu_1637_p3;
                tmp_143_reg_3390 <= tmp_143_fu_1717_p3;
                tmp_51_reg_3234 <= tmp_51_fu_1432_p2;
                tmp_52_reg_3240 <= tmp_52_fu_1443_p2;
                tmp_53_reg_3247 <= tmp_53_fu_1449_p2;
                tmp_54_reg_3253 <= tmp_54_fu_1455_p2;
                tmp_55_reg_3258 <= tmp_55_fu_1461_p2;
                tmp_67_reg_3276 <= tmp_67_fu_1512_p2;
                tmp_68_reg_3282 <= tmp_68_fu_1523_p2;
                tmp_69_reg_3289 <= tmp_69_fu_1529_p2;
                tmp_70_reg_3295 <= tmp_70_fu_1535_p2;
                tmp_71_reg_3300 <= tmp_71_fu_1541_p2;
                tmp_83_reg_3318 <= tmp_83_fu_1592_p2;
                tmp_84_reg_3324 <= tmp_84_fu_1603_p2;
                tmp_85_reg_3331 <= tmp_85_fu_1609_p2;
                tmp_86_reg_3337 <= tmp_86_fu_1615_p2;
                tmp_87_reg_3342 <= tmp_87_fu_1621_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it60)))) then
                p_Val2_24_reg_3762 <= grp_fu_2466_p2;
                p_Val2_29_reg_3767 <= grp_fu_2479_p2;
                p_Val2_34_reg_3772 <= grp_fu_2492_p2;
                p_Val2_37_reg_3777 <= grp_fu_2502_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st50_fsm_49)) then
                p_Val2_2_reg_2771 <= p_Val2_1_fu_582_p2(25 downto 6);
                p_Val2_6_reg_2781 <= p_Val2_5_fu_619_p2(25 downto 6);
                tmp_50_reg_2776 <= p_Val2_1_fu_582_p2(5 downto 5);
                tmp_74_reg_2786 <= p_Val2_5_fu_619_p2(5 downto 5);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it61)))) then
                p_Val2_30_reg_3782 <= p_Val2_30_fu_2514_p2;
                tmp6_reg_3787 <= tmp6_fu_2526_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it62)))) then
                p_Val2_39_reg_3792 <= p_Val2_38_fu_2538_p2(99 downto 36);
                tmp_144_reg_3797 <= p_Val2_38_fu_2538_p2(35 downto 35);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st49_fsm_48) and not((ap_const_lv1_0 = tmp_reg_2741)))) then
                p_neg_t1_reg_2761 <= p_neg_t1_fu_538_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st49_fsm_48) and not((ap_const_lv1_0 = tmp_58_reg_2751)))) then
                p_neg_t_reg_2766 <= p_neg_t_fu_563_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it47))) then
                    p_u_V_reg_3680(19 downto 2) <= p_u_V_fu_2299_p3(19 downto 2);
                    v1_V_reg_3675(19 downto 2) <= v1_V_fu_2294_p2(19 downto 2);
                    v_V_reg_3685(19 downto 2) <= v_V_fu_2305_p3(19 downto 2);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it38))) then
                pre_fx_1_reg_3016 <= pre_fx_1_fu_1028_p3;
                sel_tmp5_reg_3037 <= sel_tmp5_fu_1044_p2;
                sy_4_reg_3029 <= sy_4_fu_1038_p3;
                tmp_119_reg_2996 <= tmp_119_fu_990_p1;
                tmp_120_reg_3006 <= tmp_120_fu_1020_p1;
                tmp_32_reg_2991 <= tmp_32_fu_984_p2;
                tmp_38_reg_3001 <= tmp_38_fu_1014_p2;
                tmp_40_reg_3011 <= tmp_40_fu_1024_p2;
                tmp_42_reg_3024 <= tmp_42_fu_1034_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and (ap_const_lv1_0 = exitcond1_fu_737_p2))) then
                row_wr_2_reg_2862 <= row_wr_2_fu_764_p2;
                tmp_18_reg_2846 <= tmp_18_fu_748_p2;
                tmp_19_reg_2856 <= tmp_19_fu_758_p2;
                tmp_45_cast_reg_2851 <= tmp_45_cast_fu_754_p1;
                    tmp_51_cast_reg_2867(28 downto 16) <= tmp_51_cast_fu_778_p1(28 downto 16);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it39) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_43_reg_2901_pp0_it39)))) then
                row_wr_4_reg_3049 <= row_wr_4_fu_1100_p3;
                sel_tmp_reg_3044 <= sel_tmp_fu_1095_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it37))) then
                sx_2_reg_2977 <= sx_2_fu_935_p3;
                sy_3_reg_2984 <= sy_3_fu_958_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = tmp_17_reg_2820)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it31))) then
                tmp_100_reg_2896 <= tmp_100_fu_824_p1;
                tmp_44_reg_2913 <= tmp_44_fu_834_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and not((ap_const_lv1_0 = row_rd_5_reg_3064)) and not((ap_const_lv1_0 = or_cond_41_reg_3101)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                tmp_122_fu_216 <= p_src_data_stream_V_dout;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50)) then
                tmp_12_reg_2805 <= tmp_12_fu_688_p2;
                tmp_15_reg_2810 <= tmp_15_fu_697_p2;
                tmp_16_reg_2815 <= tmp_16_fu_703_p2;
                tmp_17_reg_2820 <= tmp_17_fu_708_p2;
                tmp_41_cast_reg_2791 <= tmp_41_cast_fu_671_p1;
                tmp_42_cast_reg_2798 <= tmp_42_cast_fu_681_p1;
                    tmp_60_cast_reg_2827(31 downto 6) <= tmp_60_cast_fu_721_p1(31 downto 6);
                    tmp_62_cast_reg_2832(31 downto 6) <= tmp_62_cast_fu_733_p1(31 downto 6);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it73)))) then
                tmp_145_reg_3818 <= tmp_145_fu_2610_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and not((ap_const_lv1_0 = row_rd_5_reg_3064)) and not((ap_const_lv1_0 = or_cond_41_reg_3101)) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                tmp_146_reg_3114 <= p_src_data_stream_V_dout;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it31))) then
                tmp_43_reg_2901 <= tmp_43_fu_828_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it40) and not((ap_const_lv1_0 = col_rd_2_fu_1182_p2)))) then
                tmp_45_reg_3072 <= tmp_45_fu_1186_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it31) and not((ap_const_lv1_0 = tmp_16_reg_2815)))) then
                tmp_90_reg_2886 <= tmp_90_fu_814_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it64)))) then
                tmp_i_i_reg_3808 <= tmp_i_i_fu_2570_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it46))) then
                    u_V_reg_3559(19 downto 2) <= u_V_fu_2024_p3(19 downto 2);
                    v_V_2_reg_3565(19 downto 2) <= v_V_2_fu_2038_p3(19 downto 2);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                win_val_0_val_1_0_5_fu_204 <= win_val_0_val_1_0_fu_200;
                win_val_1_val_1_0_3_fu_212 <= win_val_1_val_1_0_fu_208;
                win_val_1_val_1_0_fu_208 <= win_val_1_val_1_0_2_phi_fu_360_p10;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and not((ap_const_lv1_0 = row_rd_5_reg_3064)) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then
                win_val_1_val_0_0_reg_3109 <= k_buf_val_val_0_0_q0;
            end if;
        end if;
    end process;
    tmp_60_cast_reg_2827(5 downto 0) <= "000000";
    tmp_62_cast_reg_2832(5 downto 0) <= "000000";
    tmp_51_cast_reg_2867(15 downto 0) <= "0000000000000000";
    tmp_51_cast_reg_2867(31 downto 29) <= "000";
    u_V_reg_3559(1 downto 0) <= "00";
    v_V_2_reg_3565(1 downto 0) <= "00";
    v1_V_reg_3675(1 downto 0) <= "00";
    ap_reg_ppstg_v1_V_reg_3675_pp0_it49(1 downto 0) <= "00";
    ap_reg_ppstg_v1_V_reg_3675_pp0_it50(1 downto 0) <= "00";
    ap_reg_ppstg_v1_V_reg_3675_pp0_it51(1 downto 0) <= "00";
    ap_reg_ppstg_v1_V_reg_3675_pp0_it52(1 downto 0) <= "00";
    ap_reg_ppstg_v1_V_reg_3675_pp0_it53(1 downto 0) <= "00";
    p_u_V_reg_3680(1 downto 0) <= "00";
    ap_reg_ppstg_p_u_V_reg_3680_pp0_it49(1 downto 0) <= "00";
    ap_reg_ppstg_p_u_V_reg_3680_pp0_it50(1 downto 0) <= "00";
    ap_reg_ppstg_p_u_V_reg_3680_pp0_it51(1 downto 0) <= "00";
    ap_reg_ppstg_p_u_V_reg_3680_pp0_it52(1 downto 0) <= "00";
    ap_reg_ppstg_p_u_V_reg_3680_pp0_it53(1 downto 0) <= "00";
    v_V_reg_3685(1 downto 0) <= "00";
    ap_reg_ppstg_v_V_reg_3685_pp0_it49(1 downto 0) <= "00";
    ap_reg_ppstg_v_V_reg_3685_pp0_it50(1 downto 0) <= "00";
    ap_reg_ppstg_v_V_reg_3685_pp0_it51(1 downto 0) <= "00";
    ap_reg_ppstg_v_V_reg_3685_pp0_it52(1 downto 0) <= "00";
    ap_reg_ppstg_v_V_reg_3685_pp0_it53(1 downto 0) <= "00";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_reg_ppiten_pp0_it41, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_reg_ppiten_pp0_it43, ap_reg_ppiten_pp0_it74, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75, ap_sig_bdd_327, exitcond1_fu_737_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_bdd_327)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st10_fsm_9;
            when ap_ST_st10_fsm_9 => 
                ap_NS_fsm <= ap_ST_st11_fsm_10;
            when ap_ST_st11_fsm_10 => 
                ap_NS_fsm <= ap_ST_st12_fsm_11;
            when ap_ST_st12_fsm_11 => 
                ap_NS_fsm <= ap_ST_st13_fsm_12;
            when ap_ST_st13_fsm_12 => 
                ap_NS_fsm <= ap_ST_st14_fsm_13;
            when ap_ST_st14_fsm_13 => 
                ap_NS_fsm <= ap_ST_st15_fsm_14;
            when ap_ST_st15_fsm_14 => 
                ap_NS_fsm <= ap_ST_st16_fsm_15;
            when ap_ST_st16_fsm_15 => 
                ap_NS_fsm <= ap_ST_st17_fsm_16;
            when ap_ST_st17_fsm_16 => 
                ap_NS_fsm <= ap_ST_st18_fsm_17;
            when ap_ST_st18_fsm_17 => 
                ap_NS_fsm <= ap_ST_st19_fsm_18;
            when ap_ST_st19_fsm_18 => 
                ap_NS_fsm <= ap_ST_st20_fsm_19;
            when ap_ST_st20_fsm_19 => 
                ap_NS_fsm <= ap_ST_st21_fsm_20;
            when ap_ST_st21_fsm_20 => 
                ap_NS_fsm <= ap_ST_st22_fsm_21;
            when ap_ST_st22_fsm_21 => 
                ap_NS_fsm <= ap_ST_st23_fsm_22;
            when ap_ST_st23_fsm_22 => 
                ap_NS_fsm <= ap_ST_st24_fsm_23;
            when ap_ST_st24_fsm_23 => 
                ap_NS_fsm <= ap_ST_st25_fsm_24;
            when ap_ST_st25_fsm_24 => 
                ap_NS_fsm <= ap_ST_st26_fsm_25;
            when ap_ST_st26_fsm_25 => 
                ap_NS_fsm <= ap_ST_st27_fsm_26;
            when ap_ST_st27_fsm_26 => 
                ap_NS_fsm <= ap_ST_st28_fsm_27;
            when ap_ST_st28_fsm_27 => 
                ap_NS_fsm <= ap_ST_st29_fsm_28;
            when ap_ST_st29_fsm_28 => 
                ap_NS_fsm <= ap_ST_st30_fsm_29;
            when ap_ST_st30_fsm_29 => 
                ap_NS_fsm <= ap_ST_st31_fsm_30;
            when ap_ST_st31_fsm_30 => 
                ap_NS_fsm <= ap_ST_st32_fsm_31;
            when ap_ST_st32_fsm_31 => 
                ap_NS_fsm <= ap_ST_st33_fsm_32;
            when ap_ST_st33_fsm_32 => 
                ap_NS_fsm <= ap_ST_st34_fsm_33;
            when ap_ST_st34_fsm_33 => 
                ap_NS_fsm <= ap_ST_st35_fsm_34;
            when ap_ST_st35_fsm_34 => 
                ap_NS_fsm <= ap_ST_st36_fsm_35;
            when ap_ST_st36_fsm_35 => 
                ap_NS_fsm <= ap_ST_st37_fsm_36;
            when ap_ST_st37_fsm_36 => 
                ap_NS_fsm <= ap_ST_st38_fsm_37;
            when ap_ST_st38_fsm_37 => 
                ap_NS_fsm <= ap_ST_st39_fsm_38;
            when ap_ST_st39_fsm_38 => 
                ap_NS_fsm <= ap_ST_st40_fsm_39;
            when ap_ST_st40_fsm_39 => 
                ap_NS_fsm <= ap_ST_st41_fsm_40;
            when ap_ST_st41_fsm_40 => 
                ap_NS_fsm <= ap_ST_st42_fsm_41;
            when ap_ST_st42_fsm_41 => 
                ap_NS_fsm <= ap_ST_st43_fsm_42;
            when ap_ST_st43_fsm_42 => 
                ap_NS_fsm <= ap_ST_st44_fsm_43;
            when ap_ST_st44_fsm_43 => 
                ap_NS_fsm <= ap_ST_st45_fsm_44;
            when ap_ST_st45_fsm_44 => 
                ap_NS_fsm <= ap_ST_st46_fsm_45;
            when ap_ST_st46_fsm_45 => 
                ap_NS_fsm <= ap_ST_st47_fsm_46;
            when ap_ST_st47_fsm_46 => 
                ap_NS_fsm <= ap_ST_st48_fsm_47;
            when ap_ST_st48_fsm_47 => 
                ap_NS_fsm <= ap_ST_st49_fsm_48;
            when ap_ST_st49_fsm_48 => 
                ap_NS_fsm <= ap_ST_st50_fsm_49;
            when ap_ST_st50_fsm_49 => 
                ap_NS_fsm <= ap_ST_st51_fsm_50;
            when ap_ST_st51_fsm_50 => 
                ap_NS_fsm <= ap_ST_st52_fsm_51;
            when ap_ST_st52_fsm_51 => 
                if (not((ap_const_lv1_0 = exitcond1_fu_737_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_52;
                end if;
            when ap_ST_pp0_stg0_fsm_52 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it75) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it74)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it41)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it43)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_52;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it75) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it74))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it41)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it43))))) then
                    ap_NS_fsm <= ap_ST_st52_fsm_51;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_52;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    F2_1_fu_1517_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_65_fu_1485_p1));
    F2_2_fu_1597_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_81_fu_1565_p1));
    F2_3_fu_1677_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_99_fu_1645_p1));
    F2_fu_1437_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_48_fu_1405_p1));
        OP2_V_6_cast_fu_2489_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_v_V_reg_3685_pp0_it53),102));

        OP2_V_fu_2311_p1 <= std_logic_vector(resize(signed(u1_V_fu_2289_p2),84));


    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, exitcond1_fu_737_p2, ap_sig_cseq_ST_st52_fsm_51)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and not((ap_const_lv1_0 = exitcond1_fu_737_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(exitcond1_fu_737_p2, ap_sig_cseq_ST_st52_fsm_51)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and not((ap_const_lv1_0 = exitcond1_fu_737_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_dx_reg_339pp0_it32 <= "XXXXXXXXXXXXX";
    ap_reg_phiprechg_dy_reg_330pp0_it0 <= "XXXXXXXXXXXXX";
    ap_reg_phiprechg_storemerge_reg_348pp0_it41 <= "XXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_win_val_1_val_1_0_2_reg_357pp0_it42 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    -- ap_sig_bdd_1467 assign process. --
    ap_sig_bdd_1467_assign_proc : process(ap_reg_ppiten_pp0_it32, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
                ap_sig_bdd_1467 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it32) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))));
    end process;


    -- ap_sig_bdd_1545 assign process. --
    ap_sig_bdd_1545_assign_proc : process(tmp_16_reg_2815, exitcond_fu_782_p2)
    begin
                ap_sig_bdd_1545 <= ((ap_const_lv1_0 = exitcond_fu_782_p2) and (ap_const_lv1_0 = tmp_16_reg_2815));
    end process;


    -- ap_sig_bdd_1558 assign process. --
    ap_sig_bdd_1558_assign_proc : process(ap_reg_ppiten_pp0_it41, ap_reg_ppstg_exitcond_reg_2872_pp0_it40, col_rd_2_fu_1182_p2)
    begin
                ap_sig_bdd_1558 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it40) and not((ap_const_lv1_0 = col_rd_2_fu_1182_p2)));
    end process;


    -- ap_sig_bdd_1606 assign process. --
    ap_sig_bdd_1606_assign_proc : process(ap_reg_ppiten_pp0_it43, ap_reg_ppstg_exitcond_reg_2872_pp0_it42, ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42, ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42)
    begin
                ap_sig_bdd_1606 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it42) and not((ap_const_lv1_0 = ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42)) and not((ap_const_lv1_0 = ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42)));
    end process;


    -- ap_sig_bdd_203 assign process. --
    ap_sig_bdd_203_assign_proc : process(p_src_data_stream_V_empty_n, ap_reg_ppstg_exitcond_reg_2872_pp0_it41, col_rd_2_reg_3068, row_rd_5_reg_3064, or_cond_41_reg_3101)
    begin
                ap_sig_bdd_203 <= ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and not((ap_const_lv1_0 = row_rd_5_reg_3064)) and not((ap_const_lv1_0 = or_cond_41_reg_3101)));
    end process;


    -- ap_sig_bdd_277 assign process. --
    ap_sig_bdd_277_assign_proc : process(p_dst_data_stream_V_full_n, ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74)
    begin
                ap_sig_bdd_277 <= ((p_dst_data_stream_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74)));
    end process;


    -- ap_sig_bdd_327 assign process. --
    ap_sig_bdd_327_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_327 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_351 assign process. --
    ap_sig_bdd_351_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_351 <= (ap_const_lv1_1 = ap_CS_fsm(47 downto 47));
    end process;


    -- ap_sig_bdd_370 assign process. --
    ap_sig_bdd_370_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_370 <= (ap_const_lv1_1 = ap_CS_fsm(48 downto 48));
    end process;


    -- ap_sig_bdd_3727 assign process. --
    ap_sig_bdd_3727_assign_proc : process(ap_reg_ppiten_pp0_it41, ap_reg_ppstg_exitcond_reg_2872_pp0_it40)
    begin
                ap_sig_bdd_3727 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it40));
    end process;


    -- ap_sig_bdd_3732 assign process. --
    ap_sig_bdd_3732_assign_proc : process(ap_reg_ppstg_tmp_46_reg_3093_pp0_it42, ap_reg_ppstg_tmp_47_reg_3097_pp0_it42, ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42)
    begin
                ap_sig_bdd_3732 <= ((ap_const_lv1_0 = ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_47_reg_3097_pp0_it42) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_46_reg_3093_pp0_it42)));
    end process;


    -- ap_sig_bdd_387 assign process. --
    ap_sig_bdd_387_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_387 <= (ap_const_lv1_1 = ap_CS_fsm(49 downto 49));
    end process;


    -- ap_sig_bdd_402 assign process. --
    ap_sig_bdd_402_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_402 <= (ap_const_lv1_1 = ap_CS_fsm(50 downto 50));
    end process;


    -- ap_sig_bdd_425 assign process. --
    ap_sig_bdd_425_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_425 <= (ap_const_lv1_1 = ap_CS_fsm(51 downto 51));
    end process;


    -- ap_sig_bdd_520 assign process. --
    ap_sig_bdd_520_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_reg_ppiten_pp0_it0, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
                ap_sig_bdd_520 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))));
    end process;


    -- ap_sig_bdd_569 assign process. --
    ap_sig_bdd_569_assign_proc : process(tmp_17_reg_2820, ap_reg_ppstg_exitcond_reg_2872_pp0_it31)
    begin
                ap_sig_bdd_569 <= ((ap_const_lv1_0 = tmp_17_reg_2820) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it31));
    end process;


    -- ap_sig_bdd_72 assign process. --
    ap_sig_bdd_72_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_72 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_99 assign process. --
    ap_sig_bdd_99_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_99 <= (ap_const_lv1_1 = ap_CS_fsm(52 downto 52));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_52 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_52_assign_proc : process(ap_sig_bdd_99)
    begin
        if (ap_sig_bdd_99) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_52 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_52 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_72)
    begin
        if (ap_sig_bdd_72) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st48_fsm_47 assign process. --
    ap_sig_cseq_ST_st48_fsm_47_assign_proc : process(ap_sig_bdd_351)
    begin
        if (ap_sig_bdd_351) then 
            ap_sig_cseq_ST_st48_fsm_47 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st48_fsm_47 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st49_fsm_48 assign process. --
    ap_sig_cseq_ST_st49_fsm_48_assign_proc : process(ap_sig_bdd_370)
    begin
        if (ap_sig_bdd_370) then 
            ap_sig_cseq_ST_st49_fsm_48 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st49_fsm_48 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st50_fsm_49 assign process. --
    ap_sig_cseq_ST_st50_fsm_49_assign_proc : process(ap_sig_bdd_387)
    begin
        if (ap_sig_bdd_387) then 
            ap_sig_cseq_ST_st50_fsm_49 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st50_fsm_49 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st51_fsm_50 assign process. --
    ap_sig_cseq_ST_st51_fsm_50_assign_proc : process(ap_sig_bdd_402)
    begin
        if (ap_sig_bdd_402) then 
            ap_sig_cseq_ST_st51_fsm_50 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st51_fsm_50 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st52_fsm_51 assign process. --
    ap_sig_cseq_ST_st52_fsm_51_assign_proc : process(ap_sig_bdd_425)
    begin
        if (ap_sig_bdd_425) then 
            ap_sig_cseq_ST_st52_fsm_51 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st52_fsm_51 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_demorgan_fu_1219_p2 <= (row_wr_3_fu_1176_p3 and col_wr_2_reg_3059);
    col_rate_V_fu_479_p1 <= grp_fu_444_p2(32 - 1 downto 0);
    col_rd_2_fu_1182_p2 <= (tmp5_reg_3054 or ap_reg_ppstg_tmp_43_reg_2901_pp0_it40);
    col_wr_1_fu_840_p2 <= "0" when (ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31 = ap_const_lv13_0) else "1";
    col_wr_2_fu_1137_p3 <= 
        col_wr_fu_1109_p2 when (tmp_17_reg_2820(0) = '1') else 
        ap_reg_ppstg_col_wr_1_reg_2918_pp0_it39;
    col_wr_fu_1109_p2 <= "1" when (pre_fx_1_reg_3016 = tmp_84_cast_fu_1106_p1) else "0";
    dp_fu_2606_p1 <= p_Result_s_42_fu_2594_p5;

    -- dx_phi_fu_342_p4 assign process. --
    dx_phi_fu_342_p4_assign_proc : process(ap_reg_ppiten_pp0_it33, tmp_17_reg_2820, ap_reg_ppstg_exitcond_reg_2872_pp0_it32, tmp_100_reg_2896, ap_reg_phiprechg_dx_reg_339pp0_it33)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((ap_const_lv1_0 = tmp_17_reg_2820)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it32))) then 
            dx_phi_fu_342_p4 <= tmp_100_reg_2896;
        else 
            dx_phi_fu_342_p4 <= ap_reg_phiprechg_dx_reg_339pp0_it33;
        end if; 
    end process;


    -- dy_phi_fu_333_p4 assign process. --
    dy_phi_fu_333_p4_assign_proc : process(ap_reg_ppiten_pp0_it33, tmp_16_reg_2815, ap_reg_ppstg_exitcond_reg_2872_pp0_it32, tmp_90_reg_2886, ap_reg_phiprechg_dy_reg_330pp0_it33)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it33) and not((ap_const_lv1_0 = tmp_16_reg_2815)) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it32))) then 
            dy_phi_fu_333_p4 <= tmp_90_reg_2886;
        else 
            dy_phi_fu_333_p4 <= ap_reg_phiprechg_dy_reg_330pp0_it33;
        end if; 
    end process;

    exitcond1_fu_737_p2 <= "1" when (p_Val2_9_reg_307 = tmp_15_reg_2810) else "0";
    exitcond_fu_782_p2 <= "1" when (p_Val2_12_phi_fu_322_p4 = tmp_12_reg_2805) else "0";
    exp_V_2_fu_2588_p2 <= std_logic_vector(signed(ap_const_lv8_E0) + signed(exp_V_fu_2578_p4));
    exp_V_fu_2578_p4 <= res_V_1_fu_2575_p1(30 downto 23);

    -- grp_fu_2347_ce assign process. --
    grp_fu_2347_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_2347_ce <= ap_const_logic_1;
        else 
            grp_fu_2347_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2347_p0 <= OP2_V_fu_2311_p1(20 - 1 downto 0);
    grp_fu_2347_p1 <= newSel9_fu_2335_p3;

    -- grp_fu_2381_ce assign process. --
    grp_fu_2381_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_2381_ce <= ap_const_logic_1;
        else 
            grp_fu_2381_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2381_p0 <= v1_V_fu_2294_p2;
    grp_fu_2381_p1 <= newSel3_fu_2369_p3;

    -- grp_fu_2415_ce assign process. --
    grp_fu_2415_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_2415_ce <= ap_const_logic_1;
        else 
            grp_fu_2415_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2415_p0 <= OP2_V_fu_2311_p1(20 - 1 downto 0);
    grp_fu_2415_p1 <= newSel6_fu_2403_p3;

    -- grp_fu_2453_ce assign process. --
    grp_fu_2453_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_2453_ce <= ap_const_logic_1;
        else 
            grp_fu_2453_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2453_p0 <= p_u_V_fu_2299_p3;
    grp_fu_2453_p1 <= newSel11_fu_2437_p3;

    -- grp_fu_2466_ce assign process. --
    grp_fu_2466_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_2466_ce <= ap_const_logic_1;
        else 
            grp_fu_2466_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2466_p0 <= ap_reg_ppstg_v1_V_reg_3675_pp0_it53;
    grp_fu_2466_p1 <= grp_fu_2347_p2;

    -- grp_fu_2479_ce assign process. --
    grp_fu_2479_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_2479_ce <= ap_const_logic_1;
        else 
            grp_fu_2479_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2479_p0 <= ap_reg_ppstg_p_u_V_reg_3680_pp0_it53;
    grp_fu_2479_p1 <= grp_fu_2381_p2;

    -- grp_fu_2492_ce assign process. --
    grp_fu_2492_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_2492_ce <= ap_const_logic_1;
        else 
            grp_fu_2492_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2492_p0 <= OP2_V_6_cast_fu_2489_p1(20 - 1 downto 0);
    grp_fu_2492_p1 <= grp_fu_2415_p2;

    -- grp_fu_2502_ce assign process. --
    grp_fu_2502_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_2502_ce <= ap_const_logic_1;
        else 
            grp_fu_2502_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2502_p0 <= OP2_V_6_cast_fu_2489_p1(20 - 1 downto 0);
    grp_fu_2502_p1 <= grp_fu_2453_p2;

    -- grp_fu_378_ce assign process. --
    grp_fu_378_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_378_ce <= ap_const_logic_1;
        else 
            grp_fu_378_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_378_p0 <= p_0_reg_3802;

    -- grp_fu_381_ce assign process. --
    grp_fu_381_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_381_ce <= ap_const_logic_1;
        else 
            grp_fu_381_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_381_p0 <= win_val_1_val_1_0_3_fu_212;

    -- grp_fu_384_ce assign process. --
    grp_fu_384_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_384_ce <= ap_const_logic_1;
        else 
            grp_fu_384_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_384_p0 <= win_val_1_val_1_0_fu_208;

    -- grp_fu_387_ce assign process. --
    grp_fu_387_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_387_ce <= ap_const_logic_1;
        else 
            grp_fu_387_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_387_p0 <= win_val_0_val_1_0_5_fu_204;

    -- grp_fu_390_ce assign process. --
    grp_fu_390_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_390_ce <= ap_const_logic_1;
        else 
            grp_fu_390_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_390_p0 <= win_val_0_val_1_0_fu_200;

    -- grp_fu_418_ce assign process. --
    grp_fu_418_ce_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_327, ap_sig_cseq_ST_st49_fsm_48, ap_sig_cseq_ST_st50_fsm_49, ap_sig_cseq_ST_st51_fsm_50, ap_sig_cseq_ST_st52_fsm_51)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) or (ap_const_logic_1 = ap_sig_cseq_ST_st49_fsm_48) or (ap_const_logic_1 = ap_sig_cseq_ST_st50_fsm_49) or (ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50) or (ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and ap_sig_bdd_327))) then 
            grp_fu_418_ce <= ap_const_logic_0;
        else 
            grp_fu_418_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_418_p0 <= (p_src_rows_V_read & ap_const_lv32_0);
    grp_fu_418_p1 <= grp_fu_418_p10(28 - 1 downto 0);
    grp_fu_418_p10 <= std_logic_vector(resize(unsigned(tmp_s_fu_398_p3),44));

    -- grp_fu_444_ce assign process. --
    grp_fu_444_ce_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_327, ap_sig_cseq_ST_st49_fsm_48, ap_sig_cseq_ST_st50_fsm_49, ap_sig_cseq_ST_st51_fsm_50, ap_sig_cseq_ST_st52_fsm_51)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) or (ap_const_logic_1 = ap_sig_cseq_ST_st49_fsm_48) or (ap_const_logic_1 = ap_sig_cseq_ST_st50_fsm_49) or (ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50) or (ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and ap_sig_bdd_327))) then 
            grp_fu_444_ce <= ap_const_logic_0;
        else 
            grp_fu_444_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_444_p0 <= (p_src_cols_V_read & ap_const_lv32_0);
    grp_fu_444_p1 <= grp_fu_444_p10(28 - 1 downto 0);
    grp_fu_444_p10 <= std_logic_vector(resize(unsigned(tmp_4_fu_424_p3),44));

    -- grp_fu_793_ce assign process. --
    grp_fu_793_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_793_ce <= ap_const_logic_1;
        else 
            grp_fu_793_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_793_p0 <= tmp_51_cast_reg_2867(29 - 1 downto 0);
    grp_fu_793_p1 <= row_rate_V_reg_2725;

    -- grp_fu_809_ce assign process. --
    grp_fu_809_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_809_ce <= ap_const_logic_1;
        else 
            grp_fu_809_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_809_p0 <= grp_fu_809_p00(29 - 1 downto 0);
    grp_fu_809_p00 <= std_logic_vector(resize(unsigned(tmp_25_fu_797_p3),32));
    grp_fu_809_p1 <= col_rate_V_reg_2733;

    -- grp_fu_850_ce assign process. --
    grp_fu_850_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_850_ce <= ap_const_logic_1;
        else 
            grp_fu_850_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_850_p0 <= row_rate_V_reg_2725;
    grp_fu_850_p1 <= dy_phi_fu_333_p4;

    -- grp_fu_859_ce assign process. --
    grp_fu_859_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            grp_fu_859_ce <= ap_const_logic_1;
        else 
            grp_fu_859_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_859_p0 <= col_rate_V_reg_2733;
    grp_fu_859_p1 <= dx_phi_fu_342_p4;
    i_fu_742_p2 <= std_logic_vector(unsigned(p_Val2_9_reg_307) + unsigned(ap_const_lv13_1));
    icmp1_fu_1822_p2 <= "1" when (tmp_131_fu_1812_p4 = ap_const_lv6_0) else "0";
    icmp2_fu_1894_p2 <= "1" when (tmp_136_fu_1884_p4 = ap_const_lv6_0) else "0";
    icmp3_fu_1966_p2 <= "1" when (tmp_141_fu_1956_p4 = ap_const_lv6_0) else "0";
    icmp_fu_1750_p2 <= "1" when (tmp_126_fu_1740_p4 = ap_const_lv6_0) else "0";
    ireg_V_1_fu_1315_p1 <= grp_fu_384_p1;
    ireg_V_2_fu_1345_p1 <= grp_fu_387_p1;
    ireg_V_3_fu_1375_p1 <= grp_fu_390_p1;
    ireg_V_fu_1285_p1 <= grp_fu_381_p1;
    j_fu_787_p2 <= std_logic_vector(unsigned(p_Val2_12_phi_fu_322_p4) + unsigned(ap_const_lv13_1));
    k_buf_val_val_0_0_addr_gep_fu_287_p3 <= tmp_45_fu_1186_p1(10 - 1 downto 0);

    -- k_buf_val_val_0_0_address0 assign process. --
    k_buf_val_val_0_0_address0_assign_proc : process(row_rd_5_fu_1170_p3, tmp_45_fu_1186_p1, k_buf_val_val_0_0_addr_gep_fu_287_p3, ap_sig_bdd_1558)
    begin
        if (ap_sig_bdd_1558) then
            if (not((ap_const_lv1_0 = row_rd_5_fu_1170_p3))) then 
                k_buf_val_val_0_0_address0 <= k_buf_val_val_0_0_addr_gep_fu_287_p3;
            elsif ((ap_const_lv1_0 = row_rd_5_fu_1170_p3)) then 
                k_buf_val_val_0_0_address0 <= tmp_45_fu_1186_p1(10 - 1 downto 0);
            else 
                k_buf_val_val_0_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;

    k_buf_val_val_0_0_address1 <= ap_reg_ppstg_k_buf_val_val_0_0_addr_reg_3087_pp0_it42;

    -- k_buf_val_val_0_0_ce0 assign process. --
    k_buf_val_val_0_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it41, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75, ap_reg_ppstg_exitcond_reg_2872_pp0_it40, row_rd_5_fu_1170_p3, col_rd_2_fu_1182_p2)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it40) and not((ap_const_lv1_0 = col_rd_2_fu_1182_p2)) and (ap_const_lv1_0 = row_rd_5_fu_1170_p3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it40) and not((ap_const_lv1_0 = col_rd_2_fu_1182_p2)) and not((ap_const_lv1_0 = row_rd_5_fu_1170_p3))))) then 
            k_buf_val_val_0_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_val_val_0_0_ce1 assign process. --
    k_buf_val_val_0_0_ce1_assign_proc : process(ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_reg_ppiten_pp0_it43, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75, ap_reg_ppstg_exitcond_reg_2872_pp0_it42, ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42, ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42, ap_reg_ppstg_tmp_46_reg_3093_pp0_it42, ap_reg_ppstg_tmp_47_reg_3097_pp0_it42, ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it42) and not((ap_const_lv1_0 = ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42)) and not((ap_const_lv1_0 = ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_47_reg_3097_pp0_it42) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_46_reg_3093_pp0_it42))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it42) and not((ap_const_lv1_0 = ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42)) and not((ap_const_lv1_0 = ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42))))) then 
            k_buf_val_val_0_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_val_val_0_0_d1 assign process. --
    k_buf_val_val_0_0_d1_assign_proc : process(ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42, tmp_146_reg_3114, tmp_122_fu_216, ap_sig_bdd_3732, ap_sig_bdd_1606)
    begin
        if (ap_sig_bdd_1606) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42))) then 
                k_buf_val_val_0_0_d1 <= tmp_146_reg_3114;
            elsif (ap_sig_bdd_3732) then 
                k_buf_val_val_0_0_d1 <= tmp_122_fu_216;
            else 
                k_buf_val_val_0_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            k_buf_val_val_0_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- k_buf_val_val_0_0_we1 assign process. --
    k_buf_val_val_0_0_we1_assign_proc : process(ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_reg_ppiten_pp0_it43, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75, ap_reg_ppstg_exitcond_reg_2872_pp0_it42, ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42, ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42, ap_reg_ppstg_tmp_46_reg_3093_pp0_it42, ap_reg_ppstg_tmp_47_reg_3097_pp0_it42, ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it42) and not((ap_const_lv1_0 = ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42)) and not((ap_const_lv1_0 = ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_47_reg_3097_pp0_it42) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_46_reg_3093_pp0_it42))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it42) and not((ap_const_lv1_0 = ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42)) and not((ap_const_lv1_0 = ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_41_reg_3101_pp0_it42))))) then 
            k_buf_val_val_0_0_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_1_0_address0 <= tmp_45_fu_1186_p1(10 - 1 downto 0);
    k_buf_val_val_1_0_address1 <= ap_reg_ppstg_tmp_45_reg_3072_pp0_it42(10 - 1 downto 0);

    -- k_buf_val_val_1_0_ce0 assign process. --
    k_buf_val_val_1_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it41, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it41) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            k_buf_val_val_1_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_val_val_1_0_ce1 assign process. --
    k_buf_val_val_1_0_ce1_assign_proc : process(ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_reg_ppiten_pp0_it43, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            k_buf_val_val_1_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_val_1_0_d1 <= win_val_1_val_0_0_reg_3109;

    -- k_buf_val_val_1_0_we1 assign process. --
    k_buf_val_val_1_0_we1_assign_proc : process(ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_reg_ppiten_pp0_it43, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75, ap_reg_ppstg_exitcond_reg_2872_pp0_it42, ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42, ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it43) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_reg_2872_pp0_it42) and not((ap_const_lv1_0 = ap_reg_ppstg_col_rd_2_reg_3068_pp0_it42)) and not((ap_const_lv1_0 = ap_reg_ppstg_row_rd_5_reg_3064_pp0_it42))))) then 
            k_buf_val_val_1_0_we1 <= ap_const_logic_1;
        else 
            k_buf_val_val_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    man_V_1_fu_1419_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_9_fu_1415_p1));
    man_V_5_fu_1499_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_1_fu_1495_p1));
    man_V_9_fu_1579_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_3_fu_1575_p1));
    man_V_s_fu_1659_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_6_fu_1655_p1));
    newSel10_fu_2283_p3 <= 
        ap_reg_ppstg_p_Val2_35_reg_3353_pp0_it46 when (sel_tmp22_reg_3548(0) = '1') else 
        ap_const_lv54_0;
    newSel11_fu_2437_p3 <= 
        newSel8_fu_2424_p3 when (or_cond3_fu_2430_p2(0) = '1') else 
        newSel25_cast_fu_2434_p1;
        newSel13_cast_fu_2366_p1 <= std_logic_vector(resize(signed(newSel2_reg_3618),64));

        newSel19_cast_fu_2400_p1 <= std_logic_vector(resize(signed(newSel5_reg_3644),64));

    newSel1_fu_2356_p3 <= 
        tmp_78_reg_3597 when (sel_tmp14_reg_3612(0) = '1') else 
        p_Val2_161_cast_fu_2353_p1;
        newSel25_cast_fu_2434_p1 <= std_logic_vector(resize(signed(newSel10_reg_3670),64));

    newSel2_fu_2161_p3 <= 
        ap_reg_ppstg_p_Val2_25_reg_3269_pp0_it46 when (sel_tmp10_reg_3466(0) = '1') else 
        ap_const_lv54_0;
    newSel3_fu_2369_p3 <= 
        newSel1_fu_2356_p3 when (or_cond1_fu_2362_p2(0) = '1') else 
        newSel13_cast_fu_2366_p1;
    newSel4_fu_2390_p3 <= 
        tmp_94_reg_3623 when (sel_tmp20_reg_3638(0) = '1') else 
        p_Val2_221_cast_fu_2387_p1;
    newSel5_fu_2222_p3 <= 
        ap_reg_ppstg_p_Val2_31_reg_3311_pp0_it46 when (sel_tmp16_reg_3507(0) = '1') else 
        ap_const_lv54_0;
    newSel6_fu_2403_p3 <= 
        newSel4_fu_2390_p3 when (or_cond2_fu_2396_p2(0) = '1') else 
        newSel19_cast_fu_2400_p1;
        newSel7_cast_fu_2332_p1 <= std_logic_vector(resize(signed(newSel7_reg_3592),64));

    newSel7_fu_2100_p3 <= 
        ap_reg_ppstg_p_Val2_17_reg_3227_pp0_it46 when (sel_tmp3_reg_3425(0) = '1') else 
        ap_const_lv54_0;
    newSel8_fu_2424_p3 <= 
        tmp_112_reg_3649 when (sel_tmp26_reg_3664(0) = '1') else 
        p_Val2_26_cast_fu_2421_p1;
    newSel9_fu_2335_p3 <= 
        newSel_fu_2322_p3 when (or_cond_fu_2328_p2(0) = '1') else 
        newSel7_cast_fu_2332_p1;
    newSel_fu_2322_p3 <= 
        tmp_62_reg_3571 when (sel_tmp9_reg_3586(0) = '1') else 
        p_Val2_78_cast_fu_2319_p1;
    not_1_fu_1058_p2 <= "0" when (sy_4_reg_3029 = pre_fy_fu_192) else "1";
    not_s_fu_1114_p2 <= "0" when (pre_fx_1_reg_3016 = pre_fx_2_fu_1083_p3) else "1";
    or_cond1_fu_2362_p2 <= (sel_tmp14_reg_3612 or sel_tmp12_reg_3607);
    or_cond2_fu_2396_p2 <= (sel_tmp20_reg_3638 or sel_tmp18_reg_3633);
    or_cond3_fu_2430_p2 <= (sel_tmp26_reg_3664 or sel_tmp24_reg_3659);
    or_cond_41_fu_1201_p2 <= (tmp_46_fu_1193_p2 and tmp_47_fu_1197_p2);
    or_cond_fu_2328_p2 <= (sel_tmp9_reg_3586 or sel_tmp7_reg_3581);
    p_0_fu_2565_p2 <= std_logic_vector(unsigned(tmp_115_fu_2562_p1) + unsigned(p_Val2_39_reg_3792));
    p_10_cast_fu_1909_p3 <= 
        ap_const_lv54_3FFFFFFFFFFFFF when (ap_reg_ppstg_tmp_134_reg_3188_pp0_it45(0) = '1') else 
        ap_const_lv54_0;
    p_11_cast_cast_fu_1985_p3 <= 
        ap_const_lv53_1FFFFFFFFFFFFF when (ap_reg_ppstg_tmp_139_reg_3210_pp0_it45(0) = '1') else 
        ap_const_lv53_0;
    p_6_fu_928_p3 <= 
        ret_V_reg_2943 when (tmp_28_fu_918_p2(0) = '1') else 
        ret_V_1_fu_923_p2;
    p_7_fu_951_p3 <= 
        ret_V_2_reg_2960 when (tmp_29_fu_941_p2(0) = '1') else 
        ret_V_3_fu_946_p2;
    p_8_cast_fu_1765_p3 <= 
        ap_const_lv54_3FFFFFFFFFFFFF when (ap_reg_ppstg_tmp_124_reg_3144_pp0_it45(0) = '1') else 
        ap_const_lv54_0;
    p_9_cast_fu_1837_p3 <= 
        ap_const_lv54_3FFFFFFFFFFFFF when (ap_reg_ppstg_tmp_129_reg_3166_pp0_it45(0) = '1') else 
        ap_const_lv54_0;
    p_Result_1_fu_1495_p1 <= std_logic_vector(resize(unsigned(tmp_66_fu_1488_p3),54));
    p_Result_3_fu_1575_p1 <= std_logic_vector(resize(unsigned(tmp_82_fu_1568_p3),54));
    p_Result_6_fu_1655_p1 <= std_logic_vector(resize(unsigned(tmp_97_fu_1648_p3),54));
    p_Result_9_fu_1415_p1 <= std_logic_vector(resize(unsigned(tmp_49_fu_1408_p3),54));
    p_Result_s_42_fu_2594_p5 <= (res_V_1_fu_2575_p1(31 downto 31) & exp_V_2_fu_2588_p2 & res_V_1_fu_2575_p1(22 downto 0));
    p_Val2_11_fu_869_p2 <= std_logic_vector(signed(grp_fu_859_p2) + signed(tmp_62_cast_reg_2832));

    -- p_Val2_12_phi_fu_322_p4 assign process. --
    p_Val2_12_phi_fu_322_p4_assign_proc : process(p_Val2_12_reg_318, ap_sig_cseq_ST_pp0_stg0_fsm_52, ap_reg_ppiten_pp0_it1, exitcond_reg_2872, j_reg_2876)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_52) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_reg_2872 = ap_const_lv1_0))) then 
            p_Val2_12_phi_fu_322_p4 <= j_reg_2876;
        else 
            p_Val2_12_phi_fu_322_p4 <= p_Val2_12_reg_318;
        end if; 
    end process;

    p_Val2_13_fu_652_p2 <= std_logic_vector(unsigned(p_Val2_2_reg_2771) + unsigned(tmp_9_fu_649_p1));
    p_Val2_14_fu_660_p2 <= std_logic_vector(unsigned(p_Val2_6_reg_2781) + unsigned(tmp_8_fu_657_p1));
        p_Val2_161_cast_fu_2353_p1 <= std_logic_vector(resize(signed(p_Val2_28_reg_3602),64));

    p_Val2_17_fu_1425_p3 <= 
        man_V_1_fu_1419_p2 when (tmp_124_reg_3144(0) = '1') else 
        p_Result_9_fu_1415_p1;
    p_Val2_1_fu_582_p2 <= std_logic_vector(signed(ap_const_lv33_1FFFF8000) + signed(tmp_31_cast_fu_578_p1));
    p_Val2_20_fu_2057_p3 <= 
        tmp_60_reg_3410 when (tmp_57_reg_3400(0) = '1') else 
        p_8_cast_reg_3415;
        p_Val2_221_cast_fu_2387_p1 <= std_logic_vector(resize(signed(p_Val2_33_reg_3628),64));

        p_Val2_231_cast_cast_fu_2520_p1 <= std_logic_vector(resize(signed(p_Val2_34_reg_3772),103));

    p_Val2_23_fu_2069_p2 <= std_logic_vector(unsigned(tmp_139_cast_fu_2066_p1) + unsigned(p_Val2_77_cast_fu_2062_p1));
    p_Val2_25_fu_1505_p3 <= 
        man_V_5_fu_1499_p2 when (tmp_129_reg_3166(0) = '1') else 
        p_Result_1_fu_1495_p1;
        p_Val2_26_cast_fu_2421_p1 <= std_logic_vector(resize(signed(p_Val2_26_reg_3654),64));

    p_Val2_26_fu_2252_p2 <= std_logic_vector(unsigned(tmp_215_cast_cast_fu_2249_p1) + unsigned(p_Val2_92_cast_fu_2245_p1));
        p_Val2_271_cast_cast_fu_2523_p1 <= std_logic_vector(resize(signed(p_Val2_37_reg_3777),103));

    p_Val2_27_fu_2118_p3 <= 
        tmp_76_reg_3451 when (tmp_73_reg_3441(0) = '1') else 
        p_9_cast_reg_3456;
    p_Val2_28_fu_2130_p2 <= std_logic_vector(unsigned(tmp_163_cast_fu_2127_p1) + unsigned(p_Val2_82_cast_fu_2123_p1));
    p_Val2_30_fu_2514_p2 <= std_logic_vector(signed(tmp_165_cast_fu_2511_p1) + signed(tmp_164_cast_fu_2508_p1));
    p_Val2_31_fu_1585_p3 <= 
        man_V_9_fu_1579_p2 when (tmp_134_reg_3188(0) = '1') else 
        p_Result_3_fu_1575_p1;
    p_Val2_32_fu_2179_p3 <= 
        tmp_92_reg_3492 when (tmp_89_reg_3482(0) = '1') else 
        p_10_cast_reg_3497;
    p_Val2_33_fu_2191_p2 <= std_logic_vector(unsigned(tmp_189_cast_fu_2188_p1) + unsigned(p_Val2_87_cast_fu_2184_p1));
    p_Val2_35_fu_1665_p3 <= 
        man_V_s_fu_1659_p2 when (tmp_139_reg_3210(0) = '1') else 
        p_Result_6_fu_1655_p1;
    p_Val2_36_fu_2240_p3 <= 
        tmp_142_reg_3533 when (tmp_107_reg_3523(0) = '1') else 
        p_11_cast_cast_reg_3538;
    p_Val2_38_fu_2538_p2 <= std_logic_vector(signed(tmp_190_cast_fu_2532_p1) + signed(tmp6_cast_fu_2535_p1));
    p_Val2_5_fu_619_p2 <= std_logic_vector(signed(ap_const_lv33_1FFFF8000) + signed(tmp_37_cast_fu_615_p1));
        p_Val2_77_cast_fu_2062_p1 <= std_logic_vector(resize(signed(p_Val2_20_fu_2057_p3),55));

        p_Val2_78_cast_fu_2319_p1 <= std_logic_vector(resize(signed(p_Val2_23_reg_3576),64));

    p_Val2_7_fu_864_p2 <= std_logic_vector(signed(grp_fu_850_p2) + signed(tmp_60_cast_reg_2827));
        p_Val2_82_cast_fu_2123_p1 <= std_logic_vector(resize(signed(p_Val2_27_fu_2118_p3),55));

        p_Val2_87_cast_fu_2184_p1 <= std_logic_vector(resize(signed(p_Val2_32_fu_2179_p3),55));

        p_Val2_92_cast_fu_2245_p1 <= std_logic_vector(resize(signed(p_Val2_36_fu_2240_p3),54));

    p_dst_data_stream_V_din <= tmp_145_reg_3818;

    -- p_dst_data_stream_V_write assign process. --
    p_dst_data_stream_V_write_assign_proc : process(ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_demorgan_reg_3105_pp0_it74)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_lshr1_fu_524_p4 <= p_neg1_fu_519_p2(31 downto 1);
    p_lshr_fu_549_p4 <= p_neg_fu_544_p2(31 downto 1);
    p_neg1_fu_519_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(row_rate_V_reg_2725));
    p_neg_fu_544_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(col_rate_V_reg_2733));
    p_neg_t1_fu_538_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(tmp_11_fu_534_p1));
    p_neg_t_fu_563_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(tmp_36_fu_559_p1));

    -- p_src_data_stream_V_read assign process. --
    p_src_data_stream_V_read_assign_proc : process(ap_reg_ppstg_exitcond_reg_2872_pp0_it41, col_rd_2_reg_3068, row_rd_5_reg_3064, or_cond_41_reg_3101, ap_sig_bdd_203, ap_reg_ppiten_pp0_it42, ap_sig_bdd_277, ap_reg_ppiten_pp0_it75)
    begin
        if (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and not((ap_const_lv1_0 = row_rd_5_reg_3064)) and not((ap_const_lv1_0 = or_cond_41_reg_3101)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not(((ap_sig_bdd_203 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or (ap_sig_bdd_277 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it75)))))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    p_u_V_fu_2299_p3 <= 
        ap_const_lv20_0 when (ap_reg_ppstg_tmp_40_reg_3011_pp0_it47(0) = '1') else 
        u_V_reg_3559;
    pre_fx_1_fu_1028_p3 <= 
        tmp_41_cast_reg_2791 when (tmp_40_fu_1024_p2(0) = '1') else 
        sx_2_reg_2977;
    pre_fx_2_fu_1083_p3 <= 
        ap_const_lv16_FFF6 when (ap_reg_ppstg_tmp_43_reg_2901_pp0_it39(0) = '1') else 
        pre_fx_fu_188;
    pre_fx_2_sx_fu_1119_p3 <= 
        ap_const_lv16_FFF6 when (ap_reg_ppstg_tmp_43_reg_2901_pp0_it39(0) = '1') else 
        pre_fx_1_reg_3016;
    pre_fx_5_fu_1125_p3 <= 
        pre_fx_2_fu_1083_p3 when (tmp_17_reg_2820(0) = '1') else 
        pre_fx_2_sx_fu_1119_p3;
    pre_fy_1_sy_fu_1063_p3 <= 
        pre_fy_fu_192 when (tmp_19_reg_2856(0) = '1') else 
        sy_4_reg_3029;
    pre_fy_5_fu_1076_p3 <= 
        sel_tmp6_fu_1069_p3 when (ap_reg_ppstg_tmp_43_reg_2901_pp0_it39(0) = '1') else 
        pre_fy_fu_192;
    qb_1_fu_1849_p3 <= 
        ap_reg_ppstg_tmp_129_reg_3166_pp0_it45 when (tmp_79_fu_1844_p2(0) = '1') else 
        tmp_132_reg_3306;
    qb_2_fu_1921_p3 <= 
        ap_reg_ppstg_tmp_134_reg_3188_pp0_it45 when (tmp_95_fu_1916_p2(0) = '1') else 
        tmp_137_reg_3348;
    qb_3_fu_1997_p3 <= 
        ap_reg_ppstg_tmp_139_reg_3210_pp0_it45 when (tmp_113_fu_1992_p2(0) = '1') else 
        tmp_143_reg_3390;
    qb_fu_1777_p3 <= 
        ap_reg_ppstg_tmp_124_reg_3144_pp0_it45 when (tmp_63_fu_1772_p2(0) = '1') else 
        tmp_127_reg_3264;
    r_V_6_fu_978_p2 <= std_logic_vector(signed(tmp_30_fu_964_p1) - signed(tmp_67_cast_fu_974_p1));
    r_V_7_fu_1008_p2 <= std_logic_vector(signed(tmp_35_fu_994_p1) - signed(tmp_73_cast_fu_1004_p1));
    res_V_1_fu_2575_p1 <= dp_1_reg_3813;
    ret_V_1_fu_923_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_reg_2943));
    ret_V_3_fu_946_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_2_reg_2960));
    row_rate_V_fu_475_p1 <= grp_fu_418_p2(32 - 1 downto 0);
    row_rd_5_fu_1170_p3 <= 
        sel_tmp_reg_3044 when (ap_reg_ppstg_tmp_43_reg_2901_pp0_it40(0) = '1') else 
        row_rd_fu_184;
    row_wr_1_fu_1054_p2 <= "1" when (sy_4_reg_3029 = tmp_45_cast_reg_2851) else "0";
    row_wr_2_fu_764_p2 <= "0" when (p_Val2_9_reg_307 = ap_const_lv13_0) else "1";
    row_wr_3_fu_1176_p3 <= 
        row_wr_4_reg_3049 when (ap_reg_ppstg_tmp_43_reg_2901_pp0_it40(0) = '1') else 
        row_wr_fu_180;
    row_wr_4_fu_1100_p3 <= 
        row_wr_1_fu_1054_p2 when (sel_tmp5_reg_3037(0) = '1') else 
        row_wr_2_reg_2862;
    scols_cast_fu_646_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),13));
    sel_tmp10_fu_1860_p2 <= (tmp_71_reg_3300 and sel_tmp1_fu_1855_p2);
    sel_tmp11_fu_2136_p2 <= (sel_tmp50_demorgan_reg_3471 xor ap_const_lv1_1);
    sel_tmp12_fu_2141_p2 <= (ap_reg_ppstg_tmp_68_reg_3282_pp0_it46 and sel_tmp11_fu_2136_p2);
    sel_tmp13_fu_2150_p2 <= (sel_tmp57_demorgan_fu_2146_p2 xor ap_const_lv1_1);
    sel_tmp14_fu_2156_p2 <= (icmp1_reg_3446 and sel_tmp13_fu_2150_p2);
    sel_tmp15_fu_1927_p2 <= (tmp_83_reg_3318 xor ap_const_lv1_1);
    sel_tmp16_fu_1932_p2 <= (tmp_87_reg_3342 and sel_tmp15_fu_1927_p2);
    sel_tmp17_fu_2197_p2 <= (sel_tmp68_demorgan_reg_3512 xor ap_const_lv1_1);
    sel_tmp18_fu_2202_p2 <= (ap_reg_ppstg_tmp_84_reg_3324_pp0_it46 and sel_tmp17_fu_2197_p2);
    sel_tmp19_fu_2211_p2 <= (sel_tmp75_demorgan_fu_2207_p2 xor ap_const_lv1_1);
    sel_tmp1_fu_1855_p2 <= (tmp_67_reg_3276 xor ap_const_lv1_1);
    sel_tmp20_fu_2217_p2 <= (icmp2_reg_3487 and sel_tmp19_fu_2211_p2);
    sel_tmp21_fu_2003_p2 <= (tmp_101_reg_3360 xor ap_const_lv1_1);
    sel_tmp22_fu_2008_p2 <= (tmp_105_reg_3384 and sel_tmp21_fu_2003_p2);
    sel_tmp23_fu_2258_p2 <= (sel_tmp86_demorgan_reg_3553 xor ap_const_lv1_1);
    sel_tmp24_fu_2263_p2 <= (ap_reg_ppstg_tmp_102_reg_3366_pp0_it46 and sel_tmp23_fu_2258_p2);
    sel_tmp25_fu_2272_p2 <= (sel_tmp93_demorgan_fu_2268_p2 xor ap_const_lv1_1);
    sel_tmp26_fu_2278_p2 <= (icmp3_reg_3528 and sel_tmp25_fu_2272_p2);
    sel_tmp2_fu_1783_p2 <= (tmp_51_reg_3234 xor ap_const_lv1_1);
    sel_tmp32_demorgan_fu_1793_p2 <= (tmp_51_reg_3234 or tmp_55_reg_3258);
    sel_tmp39_demorgan_fu_2085_p2 <= (sel_tmp32_demorgan_reg_3430 or ap_reg_ppstg_tmp_52_reg_3240_pp0_it46);
    sel_tmp3_fu_1788_p2 <= (tmp_55_reg_3258 and sel_tmp2_fu_1783_p2);
    sel_tmp4_fu_2075_p2 <= (sel_tmp32_demorgan_reg_3430 xor ap_const_lv1_1);
    sel_tmp50_demorgan_fu_1865_p2 <= (tmp_67_reg_3276 or tmp_71_reg_3300);
    sel_tmp57_demorgan_fu_2146_p2 <= (sel_tmp50_demorgan_reg_3471 or ap_reg_ppstg_tmp_68_reg_3282_pp0_it46);
    sel_tmp5_fu_1044_p2 <= (ap_reg_ppstg_tmp_43_reg_2901_pp0_it38 and tmp_16_reg_2815);
    sel_tmp68_demorgan_fu_1937_p2 <= (tmp_83_reg_3318 or tmp_87_reg_3342);
    sel_tmp6_fu_1069_p3 <= 
        pre_fy_fu_192 when (sel_tmp5_reg_3037(0) = '1') else 
        pre_fy_1_sy_fu_1063_p3;
    sel_tmp75_demorgan_fu_2207_p2 <= (sel_tmp68_demorgan_reg_3512 or ap_reg_ppstg_tmp_84_reg_3324_pp0_it46);
    sel_tmp7_fu_2080_p2 <= (ap_reg_ppstg_tmp_52_reg_3240_pp0_it46 and sel_tmp4_fu_2075_p2);
    sel_tmp86_demorgan_fu_2013_p2 <= (tmp_101_reg_3360 or tmp_105_reg_3384);
    sel_tmp8_fu_2089_p2 <= (sel_tmp39_demorgan_fu_2085_p2 xor ap_const_lv1_1);
    sel_tmp93_demorgan_fu_2268_p2 <= (sel_tmp86_demorgan_reg_3553 or ap_reg_ppstg_tmp_102_reg_3366_pp0_it46);
    sel_tmp9_fu_2095_p2 <= (icmp_reg_3405 and sel_tmp8_fu_2089_p2);
    sel_tmp_fu_1095_p2 <= (tmp4_fu_1090_p2 or tmp_19_reg_2856);
        sh_amt_1_cast_fu_1802_p1 <= std_logic_vector(resize(signed(sh_amt_1_fu_1797_p3),32));

    sh_amt_1_fu_1797_p3 <= 
        tmp_69_reg_3289 when (tmp_68_reg_3282(0) = '1') else 
        tmp_70_reg_3295;
        sh_amt_2_cast_fu_1874_p1 <= std_logic_vector(resize(signed(sh_amt_2_fu_1869_p3),32));

    sh_amt_2_fu_1869_p3 <= 
        tmp_85_reg_3331 when (tmp_84_reg_3324(0) = '1') else 
        tmp_86_reg_3337;
        sh_amt_3_cast_fu_1946_p1 <= std_logic_vector(resize(signed(sh_amt_3_fu_1941_p3),32));

    sh_amt_3_fu_1941_p3 <= 
        tmp_103_reg_3373 when (tmp_102_reg_3366(0) = '1') else 
        tmp_104_reg_3379;
        sh_amt_cast_fu_1730_p1 <= std_logic_vector(resize(signed(sh_amt_fu_1725_p3),32));

    sh_amt_fu_1725_p3 <= 
        tmp_53_reg_3247 when (tmp_52_reg_3240(0) = '1') else 
        tmp_54_reg_3253;
    srows_cast_fu_643_p1 <= std_logic_vector(resize(unsigned(p_src_rows_V_read),13));

    -- storemerge_phi_fu_351_p4 assign process. --
    storemerge_phi_fu_351_p4_assign_proc : process(col_rd_2_fu_1182_p2, x_2_fu_1207_p2, ap_reg_phiprechg_storemerge_reg_348pp0_it41, x_1_fu_1162_p3, ap_sig_bdd_3727)
    begin
        if (ap_sig_bdd_3727) then
            if ((ap_const_lv1_0 = col_rd_2_fu_1182_p2)) then 
                storemerge_phi_fu_351_p4 <= x_1_fu_1162_p3;
            elsif (not((ap_const_lv1_0 = col_rd_2_fu_1182_p2))) then 
                storemerge_phi_fu_351_p4 <= x_2_fu_1207_p2;
            else 
                storemerge_phi_fu_351_p4 <= ap_reg_phiprechg_storemerge_reg_348pp0_it41;
            end if;
        else 
            storemerge_phi_fu_351_p4 <= ap_reg_phiprechg_storemerge_reg_348pp0_it41;
        end if; 
    end process;

    sx_2_fu_935_p3 <= 
        p_6_fu_928_p3 when (tmp_108_reg_2950(0) = '1') else 
        ret_V_reg_2943;
    sx_fu_665_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(scols_cast_fu_646_p1));
    sy_3_fu_958_p3 <= 
        p_7_fu_951_p3 when (tmp_117_reg_2967(0) = '1') else 
        ret_V_2_reg_2960;
    sy_4_fu_1038_p3 <= 
        tmp_42_cast_reg_2798 when (tmp_42_fu_1034_p2(0) = '1') else 
        sy_3_reg_2984;
    sy_fu_675_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(srows_cast_fu_643_p1));
    tmp4_fu_1090_p2 <= (not_1_fu_1058_p2 or sel_tmp5_reg_3037);
    tmp5_fu_1132_p2 <= (not_s_fu_1114_p2 or tmp_17_reg_2820);
        tmp6_cast_fu_2535_p1 <= std_logic_vector(resize(signed(tmp6_reg_3787),104));

    tmp6_fu_2526_p2 <= std_logic_vector(signed(p_Val2_271_cast_cast_fu_2523_p1) + signed(p_Val2_231_cast_cast_fu_2520_p1));
    tmp_100_fu_824_p1 <= grp_fu_809_p2(13 - 1 downto 0);
    tmp_101_fu_1672_p2 <= "1" when (tmp_138_reg_3205 = ap_const_lv63_0) else "0";
    tmp_102_fu_1683_p2 <= "1" when (signed(F2_3_fu_1677_p2) > signed(ap_const_lv12_20)) else "0";
    tmp_103_fu_1689_p2 <= std_logic_vector(signed(ap_const_lv12_FE0) + signed(F2_3_fu_1677_p2));
    tmp_104_fu_1695_p2 <= std_logic_vector(unsigned(ap_const_lv12_20) - unsigned(F2_3_fu_1677_p2));
    tmp_105_fu_1701_p2 <= "1" when (F2_3_fu_1677_p2 = ap_const_lv12_20) else "0";
        tmp_106_fu_2228_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_p_Val2_35_reg_3353_pp0_it46),64));

    tmp_107_fu_1950_p2 <= "1" when (unsigned(sh_amt_3_fu_1941_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_109_fu_1972_p1 <= std_logic_vector(resize(unsigned(sh_amt_3_cast_fu_1946_p1),54));
    tmp_10_fu_685_p1 <= std_logic_vector(resize(unsigned(p_dst_cols_V_read),13));
    tmp_110_fu_1976_p2 <= std_logic_vector(shift_right(signed(p_Val2_35_reg_3353),to_integer(unsigned('0' & tmp_109_fu_1972_p1(31-1 downto 0)))));
    tmp_111_fu_2231_p1 <= std_logic_vector(resize(unsigned(sh_amt_3_cast_reg_3518),64));
    tmp_112_fu_2234_p2 <= std_logic_vector(shift_left(unsigned(tmp_106_fu_2228_p1),to_integer(unsigned('0' & tmp_111_fu_2231_p1(31-1 downto 0)))));
    tmp_113_fu_1992_p2 <= "1" when (signed(tmp_103_reg_3373) > signed(ap_const_lv12_36)) else "0";
    tmp_114_fu_1707_p2 <= std_logic_vector(signed(ap_const_lv12_FDF) + signed(F2_3_fu_1677_p2));
    tmp_115_fu_2562_p1 <= std_logic_vector(resize(unsigned(tmp_144_reg_3797),64));
    tmp_116_fu_892_p1 <= p_Val2_11_fu_869_p2(16 - 1 downto 0);
    tmp_118_fu_914_p1 <= p_Val2_7_fu_864_p2(16 - 1 downto 0);
    tmp_119_fu_990_p1 <= r_V_6_fu_978_p2(18 - 1 downto 0);
    tmp_11_fu_534_p1 <= std_logic_vector(resize(unsigned(p_lshr1_fu_524_p4),32));
    tmp_120_fu_1020_p1 <= r_V_7_fu_1008_p2(18 - 1 downto 0);
    tmp_123_fu_1289_p1 <= ireg_V_fu_1285_p1(63 - 1 downto 0);
    tmp_125_fu_1311_p1 <= ireg_V_fu_1285_p1(52 - 1 downto 0);
    tmp_126_fu_1740_p4 <= sh_amt_fu_1725_p3(11 downto 6);
    tmp_127_fu_1477_p3 <= p_Val2_17_fu_1425_p3(to_integer(unsigned(tmp_135_cast_fu_1473_p1)) downto to_integer(unsigned(tmp_135_cast_fu_1473_p1))) when (to_integer(unsigned(tmp_135_cast_fu_1473_p1))>= 0 and to_integer(unsigned(tmp_135_cast_fu_1473_p1))<=53) else "-";
    tmp_128_fu_1319_p1 <= ireg_V_1_fu_1315_p1(63 - 1 downto 0);
    tmp_12_fu_688_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(tmp_10_fu_685_p1));
    tmp_130_fu_1341_p1 <= ireg_V_1_fu_1315_p1(52 - 1 downto 0);
    tmp_131_fu_1812_p4 <= sh_amt_1_fu_1797_p3(11 downto 6);
    tmp_132_fu_1557_p3 <= p_Val2_25_fu_1505_p3(to_integer(unsigned(tmp_159_cast_fu_1553_p1)) downto to_integer(unsigned(tmp_159_cast_fu_1553_p1))) when (to_integer(unsigned(tmp_159_cast_fu_1553_p1))>= 0 and to_integer(unsigned(tmp_159_cast_fu_1553_p1))<=53) else "-";
    tmp_133_fu_1349_p1 <= ireg_V_2_fu_1345_p1(63 - 1 downto 0);
    tmp_135_cast_fu_1473_p1 <= std_logic_vector(resize(unsigned(tmp_64_fu_1467_p2),32));
    tmp_135_fu_1371_p1 <= ireg_V_2_fu_1345_p1(52 - 1 downto 0);
    tmp_136_fu_1884_p4 <= sh_amt_2_fu_1869_p3(11 downto 6);
    tmp_137_fu_1637_p3 <= p_Val2_31_fu_1585_p3(to_integer(unsigned(tmp_185_cast_fu_1633_p1)) downto to_integer(unsigned(tmp_185_cast_fu_1633_p1))) when (to_integer(unsigned(tmp_185_cast_fu_1633_p1))>= 0 and to_integer(unsigned(tmp_185_cast_fu_1633_p1))<=53) else "-";
    tmp_138_fu_1379_p1 <= ireg_V_3_fu_1375_p1(63 - 1 downto 0);
    tmp_139_cast_fu_2066_p1 <= std_logic_vector(resize(unsigned(qb_reg_3420),55));
    tmp_13_fu_694_p1 <= std_logic_vector(resize(unsigned(p_dst_rows_V_read),13));
    tmp_140_fu_1401_p1 <= ireg_V_3_fu_1375_p1(52 - 1 downto 0);
    tmp_141_fu_1956_p4 <= sh_amt_3_fu_1941_p3(11 downto 6);
    tmp_142_fu_1981_p1 <= tmp_110_fu_1976_p2(53 - 1 downto 0);
    tmp_143_fu_1717_p3 <= p_Val2_35_fu_1665_p3(to_integer(unsigned(tmp_211_cast_fu_1713_p1)) downto to_integer(unsigned(tmp_211_cast_fu_1713_p1))) when (to_integer(unsigned(tmp_211_cast_fu_1713_p1))>= 0 and to_integer(unsigned(tmp_211_cast_fu_1713_p1))<=53) else "-";
    tmp_145_fu_2610_p3 <= 
        ap_const_lv32_0 when (ap_reg_ppstg_tmp_i_i_reg_3808_pp0_it73(0) = '1') else 
        dp_fu_2606_p1;
    tmp_14_fu_569_p1 <= std_logic_vector(resize(unsigned(p_lshr_f1_reg_2746),32));
    tmp_159_cast_fu_1553_p1 <= std_logic_vector(resize(unsigned(tmp_80_fu_1547_p2),32));
    tmp_15_fu_697_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) + unsigned(tmp_13_fu_694_p1));
    tmp_163_cast_fu_2127_p1 <= std_logic_vector(resize(unsigned(qb_1_reg_3461),55));
        tmp_164_cast_fu_2508_p1 <= std_logic_vector(resize(signed(p_Val2_24_reg_3762),103));

        tmp_165_cast_fu_2511_p1 <= std_logic_vector(resize(signed(p_Val2_29_reg_3767),103));

    tmp_16_fu_703_p2 <= "1" when (signed(row_rate_V_reg_2725) > signed(ap_const_lv32_10000)) else "0";
    tmp_17_fu_708_p2 <= "1" when (signed(col_rate_V_reg_2733) > signed(ap_const_lv32_10000)) else "0";
    tmp_185_cast_fu_1633_p1 <= std_logic_vector(resize(unsigned(tmp_96_fu_1627_p2),32));
    tmp_189_cast_fu_2188_p1 <= std_logic_vector(resize(unsigned(qb_2_reg_3502),55));
    tmp_18_fu_748_p2 <= std_logic_vector(unsigned(p_Val2_9_reg_307) + unsigned(ap_const_lv13_1FFF));
        tmp_190_cast_fu_2532_p1 <= std_logic_vector(resize(signed(p_Val2_30_reg_3782),104));

    tmp_19_fu_758_p2 <= "1" when (p_Val2_9_reg_307 = ap_const_lv13_0) else "0";
    tmp_1_fu_609_p3 <= 
        p_neg_t_reg_2766 when (tmp_58_reg_2751(0) = '1') else 
        tmp_41_fu_606_p1;
    tmp_211_cast_fu_1713_p1 <= std_logic_vector(resize(unsigned(tmp_114_fu_1707_p2),32));
    tmp_215_cast_cast_fu_2249_p1 <= std_logic_vector(resize(unsigned(qb_3_reg_3543),54));
    tmp_21_fu_713_p3 <= (p_Val2_13_fu_652_p2 & ap_const_lv6_0);
    tmp_22_fu_770_p3 <= (p_Val2_9_reg_307 & ap_const_lv16_0);
    tmp_24_fu_725_p3 <= (p_Val2_14_fu_660_p2 & ap_const_lv6_0);
    tmp_25_fu_797_p3 <= (p_Val2_12_phi_fu_322_p4 & ap_const_lv16_0);
    tmp_27_fu_818_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31) + unsigned(ap_const_lv13_1FFF));
    tmp_28_fu_918_p2 <= "1" when (tmp_116_reg_2955 = ap_const_lv16_0) else "0";
    tmp_29_fu_941_p2 <= "1" when (tmp_118_reg_2972 = ap_const_lv16_0) else "0";
        tmp_30_fu_964_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_p_Val2_11_reg_2938_pp0_it38),33));

        tmp_31_cast_fu_578_p1 <= std_logic_vector(resize(signed(tmp_7_fu_572_p3),33));

    tmp_31_fu_967_p3 <= (sx_2_reg_2977 & ap_const_lv16_0);
    tmp_32_fu_984_p2 <= "1" when (signed(r_V_6_fu_978_p2) > signed(ap_const_lv33_0)) else "0";
    tmp_33_fu_2017_p3 <= (ap_reg_ppstg_tmp_119_reg_2996_pp0_it46 & ap_const_lv2_0);
        tmp_35_fu_994_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_p_Val2_7_reg_2933_pp0_it38),33));

    tmp_36_fu_559_p1 <= std_logic_vector(resize(unsigned(p_lshr_fu_549_p4),32));
        tmp_37_cast_fu_615_p1 <= std_logic_vector(resize(signed(tmp_1_fu_609_p3),33));

    tmp_37_fu_997_p3 <= (sy_3_reg_2984 & ap_const_lv16_0);
    tmp_38_fu_1014_p2 <= "1" when (signed(r_V_7_fu_1008_p2) > signed(ap_const_lv33_0)) else "0";
    tmp_39_fu_2031_p3 <= (ap_reg_ppstg_tmp_120_reg_3006_pp0_it46 & ap_const_lv2_0);
    tmp_40_fu_1024_p2 <= "1" when (signed(sx_2_reg_2977) > signed(tmp_41_cast_reg_2791)) else "0";
        tmp_41_cast_fu_671_p1 <= std_logic_vector(resize(signed(sx_fu_665_p2),16));

    tmp_41_fu_606_p1 <= std_logic_vector(resize(unsigned(p_lshr_f_reg_2756),32));
        tmp_42_cast_fu_681_p1 <= std_logic_vector(resize(signed(sy_fu_675_p2),16));

    tmp_42_fu_1034_p2 <= "1" when (signed(sy_3_reg_2984) > signed(tmp_42_cast_reg_2798)) else "0";
    tmp_43_fu_828_p2 <= "1" when (ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31 = ap_const_lv13_0) else "0";
    tmp_44_fu_834_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(ap_reg_ppstg_p_Val2_12_reg_318_pp0_it31));
        tmp_45_cast_fu_754_p1 <= std_logic_vector(resize(signed(tmp_18_fu_748_p2),16));

        tmp_45_fu_1186_p1 <= std_logic_vector(resize(signed(x_1_fu_1162_p3),64));

    tmp_46_fu_1193_p2 <= "1" when (signed(ap_reg_ppstg_sy_4_reg_3029_pp0_it40) < signed(tmp_42_cast_reg_2798)) else "0";
    tmp_47_fu_1197_p2 <= "1" when (signed(ap_reg_ppstg_pre_fx_1_reg_3016_pp0_it40) < signed(tmp_41_cast_reg_2791)) else "0";
    tmp_48_fu_1405_p1 <= std_logic_vector(resize(unsigned(p_Result_5_reg_3151),12));
    tmp_49_fu_1408_p3 <= (ap_const_lv1_1 & tmp_125_reg_3156);
    tmp_4_fu_424_p3 <= (p_dst_cols_V_read & ap_const_lv16_0);
    tmp_51_cast_fu_778_p1 <= std_logic_vector(resize(unsigned(tmp_22_fu_770_p3),32));
    tmp_51_fu_1432_p2 <= "1" when (tmp_123_reg_3139 = ap_const_lv63_0) else "0";
    tmp_52_fu_1443_p2 <= "1" when (signed(F2_fu_1437_p2) > signed(ap_const_lv12_20)) else "0";
    tmp_53_fu_1449_p2 <= std_logic_vector(signed(ap_const_lv12_FE0) + signed(F2_fu_1437_p2));
    tmp_54_fu_1455_p2 <= std_logic_vector(unsigned(ap_const_lv12_20) - unsigned(F2_fu_1437_p2));
    tmp_55_fu_1461_p2 <= "1" when (F2_fu_1437_p2 = ap_const_lv12_20) else "0";
        tmp_56_fu_2045_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_p_Val2_17_reg_3227_pp0_it46),64));

    tmp_57_fu_1734_p2 <= "1" when (unsigned(sh_amt_fu_1725_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_59_fu_1756_p1 <= std_logic_vector(resize(unsigned(sh_amt_cast_fu_1730_p1),54));
        tmp_60_cast_fu_721_p1 <= std_logic_vector(resize(signed(tmp_21_fu_713_p3),32));

    tmp_60_fu_1760_p2 <= std_logic_vector(shift_right(signed(p_Val2_17_reg_3227),to_integer(unsigned('0' & tmp_59_fu_1756_p1(31-1 downto 0)))));
    tmp_61_fu_2048_p1 <= std_logic_vector(resize(unsigned(sh_amt_cast_reg_3395),64));
        tmp_62_cast_fu_733_p1 <= std_logic_vector(resize(signed(tmp_24_fu_725_p3),32));

    tmp_62_fu_2051_p2 <= std_logic_vector(shift_left(unsigned(tmp_56_fu_2045_p1),to_integer(unsigned('0' & tmp_61_fu_2048_p1(31-1 downto 0)))));
    tmp_63_fu_1772_p2 <= "1" when (signed(tmp_53_reg_3247) > signed(ap_const_lv12_36)) else "0";
    tmp_64_fu_1467_p2 <= std_logic_vector(signed(ap_const_lv12_FDF) + signed(F2_fu_1437_p2));
    tmp_65_fu_1485_p1 <= std_logic_vector(resize(unsigned(p_Result_s_reg_3173),12));
    tmp_66_fu_1488_p3 <= (ap_const_lv1_1 & tmp_130_reg_3178);
        tmp_67_cast_fu_974_p1 <= std_logic_vector(resize(signed(tmp_31_fu_967_p3),33));

    tmp_67_fu_1512_p2 <= "1" when (tmp_128_reg_3161 = ap_const_lv63_0) else "0";
    tmp_68_fu_1523_p2 <= "1" when (signed(F2_1_fu_1517_p2) > signed(ap_const_lv12_20)) else "0";
    tmp_69_fu_1529_p2 <= std_logic_vector(signed(ap_const_lv12_FE0) + signed(F2_1_fu_1517_p2));
    tmp_70_fu_1535_p2 <= std_logic_vector(unsigned(ap_const_lv12_20) - unsigned(F2_1_fu_1517_p2));
    tmp_71_fu_1541_p2 <= "1" when (F2_1_fu_1517_p2 = ap_const_lv12_20) else "0";
        tmp_72_fu_2106_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_p_Val2_25_reg_3269_pp0_it46),64));

        tmp_73_cast_fu_1004_p1 <= std_logic_vector(resize(signed(tmp_37_fu_997_p3),33));

    tmp_73_fu_1806_p2 <= "1" when (unsigned(sh_amt_1_fu_1797_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_75_fu_1828_p1 <= std_logic_vector(resize(unsigned(sh_amt_1_cast_fu_1802_p1),54));
    tmp_76_fu_1832_p2 <= std_logic_vector(shift_right(signed(p_Val2_25_reg_3269),to_integer(unsigned('0' & tmp_75_fu_1828_p1(31-1 downto 0)))));
    tmp_77_fu_2109_p1 <= std_logic_vector(resize(unsigned(sh_amt_1_cast_reg_3436),64));
    tmp_78_fu_2112_p2 <= std_logic_vector(shift_left(unsigned(tmp_72_fu_2106_p1),to_integer(unsigned('0' & tmp_77_fu_2109_p1(31-1 downto 0)))));
    tmp_79_fu_1844_p2 <= "1" when (signed(tmp_69_reg_3289) > signed(ap_const_lv12_36)) else "0";
    tmp_7_fu_572_p3 <= 
        p_neg_t1_reg_2761 when (tmp_reg_2741(0) = '1') else 
        tmp_14_fu_569_p1;
    tmp_80_fu_1547_p2 <= std_logic_vector(signed(ap_const_lv12_FDF) + signed(F2_1_fu_1517_p2));
    tmp_81_fu_1565_p1 <= std_logic_vector(resize(unsigned(p_Result_2_reg_3195),12));
    tmp_82_fu_1568_p3 <= (ap_const_lv1_1 & tmp_135_reg_3200);
    tmp_83_fu_1592_p2 <= "1" when (tmp_133_reg_3183 = ap_const_lv63_0) else "0";
        tmp_84_cast_fu_1106_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp_44_reg_2913_pp0_it39),16));

    tmp_84_fu_1603_p2 <= "1" when (signed(F2_2_fu_1597_p2) > signed(ap_const_lv12_20)) else "0";
    tmp_85_fu_1609_p2 <= std_logic_vector(signed(ap_const_lv12_FE0) + signed(F2_2_fu_1597_p2));
    tmp_86_fu_1615_p2 <= std_logic_vector(unsigned(ap_const_lv12_20) - unsigned(F2_2_fu_1597_p2));
    tmp_87_fu_1621_p2 <= "1" when (F2_2_fu_1597_p2 = ap_const_lv12_20) else "0";
        tmp_88_fu_2167_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_p_Val2_31_reg_3311_pp0_it46),64));

    tmp_89_fu_1878_p2 <= "1" when (unsigned(sh_amt_2_fu_1869_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_8_fu_657_p1 <= std_logic_vector(resize(unsigned(tmp_74_reg_2786),20));
    tmp_90_fu_814_p1 <= grp_fu_793_p2(13 - 1 downto 0);
    tmp_91_fu_1900_p1 <= std_logic_vector(resize(unsigned(sh_amt_2_cast_fu_1874_p1),54));
    tmp_92_fu_1904_p2 <= std_logic_vector(shift_right(signed(p_Val2_31_reg_3311),to_integer(unsigned('0' & tmp_91_fu_1900_p1(31-1 downto 0)))));
    tmp_93_fu_2170_p1 <= std_logic_vector(resize(unsigned(sh_amt_2_cast_reg_3477),64));
    tmp_94_fu_2173_p2 <= std_logic_vector(shift_left(unsigned(tmp_88_fu_2167_p1),to_integer(unsigned('0' & tmp_93_fu_2170_p1(31-1 downto 0)))));
    tmp_95_fu_1916_p2 <= "1" when (signed(tmp_85_reg_3331) > signed(ap_const_lv12_36)) else "0";
    tmp_96_fu_1627_p2 <= std_logic_vector(signed(ap_const_lv12_FDF) + signed(F2_2_fu_1597_p2));
    tmp_97_fu_1648_p3 <= (ap_const_lv1_1 & tmp_140_reg_3222);
    tmp_99_fu_1645_p1 <= std_logic_vector(resize(unsigned(p_Result_4_reg_3217),12));
    tmp_9_fu_649_p1 <= std_logic_vector(resize(unsigned(tmp_50_reg_2776),20));
    tmp_i_i_fu_2570_p2 <= "1" when (p_0_reg_3802 = ap_const_lv64_0) else "0";
    tmp_s_fu_398_p3 <= (p_dst_rows_V_read & ap_const_lv16_0);
    u1_V_fu_2289_p2 <= std_logic_vector(unsigned(ap_const_lv20_40000) - unsigned(u_V_reg_3559));
    u_V_fu_2024_p3 <= 
        tmp_33_fu_2017_p3 when (ap_reg_ppstg_tmp_32_reg_2991_pp0_it46(0) = '1') else 
        ap_const_lv20_0;
    v1_V_fu_2294_p2 <= std_logic_vector(unsigned(ap_const_lv20_40000) - unsigned(v_V_2_reg_3565));
    v_V_2_fu_2038_p3 <= 
        tmp_39_fu_2031_p3 when (ap_reg_ppstg_tmp_38_reg_3001_pp0_it46(0) = '1') else 
        ap_const_lv20_0;
    v_V_fu_2305_p3 <= 
        ap_const_lv20_0 when (ap_reg_ppstg_tmp_42_reg_3024_pp0_it47(0) = '1') else 
        v_V_2_reg_3565;

    -- win_val_1_val_1_0_2_phi_fu_360_p10 assign process. --
    win_val_1_val_1_0_2_phi_fu_360_p10_assign_proc : process(ap_reg_ppstg_exitcond_reg_2872_pp0_it41, col_rd_2_reg_3068, row_rd_5_reg_3064, or_cond_41_reg_3101, ap_reg_ppiten_pp0_it42, tmp_46_reg_3093, tmp_47_reg_3097, k_buf_val_val_0_0_q0, k_buf_val_val_1_0_q0, ap_reg_phiprechg_win_val_1_val_1_0_2_reg_357pp0_it42)
    begin
        if ((((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and not((ap_const_lv1_0 = row_rd_5_reg_3064)) and not((ap_const_lv1_0 = or_cond_41_reg_3101)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42)) or ((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and not((ap_const_lv1_0 = row_rd_5_reg_3064)) and (ap_const_lv1_0 = or_cond_41_reg_3101) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not((ap_const_lv1_0 = tmp_46_reg_3093)) and not((ap_const_lv1_0 = tmp_47_reg_3097))) or ((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and not((ap_const_lv1_0 = row_rd_5_reg_3064)) and (ap_const_lv1_0 = or_cond_41_reg_3101) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and (ap_const_lv1_0 = tmp_46_reg_3093)) or ((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and not((ap_const_lv1_0 = row_rd_5_reg_3064)) and (ap_const_lv1_0 = or_cond_41_reg_3101) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42) and not((ap_const_lv1_0 = tmp_46_reg_3093)) and (ap_const_lv1_0 = tmp_47_reg_3097)))) then 
            win_val_1_val_1_0_2_phi_fu_360_p10 <= k_buf_val_val_0_0_q0;
        elsif (((ap_reg_ppstg_exitcond_reg_2872_pp0_it41 = ap_const_lv1_0) and not((ap_const_lv1_0 = col_rd_2_reg_3068)) and (ap_const_lv1_0 = row_rd_5_reg_3064) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it42))) then 
            win_val_1_val_1_0_2_phi_fu_360_p10 <= k_buf_val_val_1_0_q0;
        else 
            win_val_1_val_1_0_2_phi_fu_360_p10 <= ap_reg_phiprechg_win_val_1_val_1_0_2_reg_357pp0_it42;
        end if; 
    end process;

    x_1_fu_1162_p3 <= 
        ap_const_lv16_0 when (ap_reg_ppstg_tmp_43_reg_2901_pp0_it40(0) = '1') else 
        x_fu_196;
    x_2_fu_1207_p2 <= std_logic_vector(unsigned(x_1_fu_1162_p3) + unsigned(ap_const_lv16_1));
end behav;
