// Seed: 2015509486
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge id_4);
  assign module_2.id_1 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output wor id_6,
    output uwire id_7,
    output wor id_8
);
  wire id_10;
  nor primCall (id_8, id_4, id_0, id_10);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd19
) (
    input tri0  _id_0,
    input uwire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
  ;
  wire  [1 : 1 'b0] id_5;
  logic [ 1 : id_0] id_6;
endmodule
