#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Sep  6 20:57:54 2025
# Process ID         : 35664
# Current directory  : /home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/rtos_sys_axi_mem_intercon_imp_s00_mmu_0_synth_1
# Command line       : vivado -log rtos_sys_axi_mem_intercon_imp_s00_mmu_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rtos_sys_axi_mem_intercon_imp_s00_mmu_0.tcl
# Log file           : /home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/rtos_sys_axi_mem_intercon_imp_s00_mmu_0_synth_1/rtos_sys_axi_mem_intercon_imp_s00_mmu_0.vds
# Journal file       : /home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/rtos_sys_axi_mem_intercon_imp_s00_mmu_0_synth_1/vivado.jou
# Running On         : ej3b-GF63-Thin-11SC
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11400H @ 2.70GHz
# CPU Frequency      : 4100.000 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 33342 MB
# Swap memory        : 4885 MB
# Total Virtual      : 38228 MB
# Available Virtual  : 29661 MB
#-----------------------------------------------------------
source rtos_sys_axi_mem_intercon_imp_s00_mmu_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rtos_sys_axi_mem_intercon_imp_s00_mmu_0
Command: synth_design -top rtos_sys_axi_mem_intercon_imp_s00_mmu_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35961
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1916.363 ; gain = 421.797 ; free physical = 4861 ; free virtual = 16166
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rtos_sys_axi_mem_intercon_imp_s00_mmu_0' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_mem_intercon_imp_s00_mmu_0/synth/rtos_sys_axi_mem_intercon_imp_s00_mmu_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_31_top' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/222d/hdl/axi_mmu_v2_1_vl_rfs.v:553]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_31_addr_decoder' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/222d/hdl/axi_mmu_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_31_addr_decoder' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/222d/hdl/axi_mmu_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_mmu_v2_1_31_decerr_slave' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/222d/hdl/axi_mmu_v2_1_vl_rfs.v:198]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/222d/hdl/axi_mmu_v2_1_vl_rfs.v:360]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_31_decerr_slave' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/222d/hdl/axi_mmu_v2_1_vl_rfs.v:198]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized0' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized1' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized2' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized3' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axic_register_slice__parameterized3' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_33_axi_register_slice' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:3721]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_33_axi_register_slice' is unconnected for instance 'register_slice_inst' [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/222d/hdl/axi_mmu_v2_1_vl_rfs.v:1169]
WARNING: [Synth 8-7023] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_33_axi_register_slice' has 93 connections declared, but only 92 given [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/222d/hdl/axi_mmu_v2_1_vl_rfs.v:1169]
INFO: [Synth 8-6155] done synthesizing module 'axi_mmu_v2_1_31_top' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/222d/hdl/axi_mmu_v2_1_vl_rfs.v:553]
INFO: [Synth 8-6155] done synthesizing module 'rtos_sys_axi_mem_intercon_imp_s00_mmu_0' (0#1) [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_mem_intercon_imp_s00_mmu_0/synth/rtos_sys_axi_mem_intercon_imp_s00_mmu_0.v:53]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_33_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_33_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_33_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_33_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_33_axic_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_33_axic_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_33_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_33_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_33_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_mmu_v2_1_31_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_mmu_v2_1_31_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_mmu_v2_1_31_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_mmu_v2_1_31_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_mmu_v2_1_31_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_mmu_v2_1_31_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_mmu_v2_1_31_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_mmu_v2_1_31_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_mmu_v2_1_31_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arvalid in module axi_mmu_v2_1_31_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rready in module axi_mmu_v2_1_31_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[27] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[26] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[25] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[24] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[23] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[22] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[21] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[20] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[19] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[18] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[17] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[16] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[15] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[14] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[13] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[12] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[11] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[10] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[9] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[7] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[4] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[3] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[2] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module axi_mmu_v2_1_31_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[19] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[18] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[17] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[16] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[15] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[14] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[13] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[12] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[11] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[10] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[9] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[8] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[7] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[6] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[5] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[4] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[3] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[2] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[1] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[0] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_mmu_v2_1_31_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_mmu_v2_1_31_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1997.332 ; gain = 502.766 ; free physical = 3884 ; free virtual = 15201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2012.176 ; gain = 517.609 ; free physical = 3843 ; free virtual = 15160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2012.176 ; gain = 517.609 ; free physical = 3843 ; free virtual = 15160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2012.176 ; gain = 0.000 ; free physical = 3827 ; free virtual = 15144
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_mem_intercon_imp_s00_mmu_0/rtos_sys_axi_mem_intercon_imp_s00_mmu_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ip/rtos_sys_axi_mem_intercon_imp_s00_mmu_0/rtos_sys_axi_mem_intercon_imp_s00_mmu_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/rtos_sys_axi_mem_intercon_imp_s00_mmu_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/rtos_sys_axi_mem_intercon_imp_s00_mmu_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2161.926 ; gain = 0.000 ; free physical = 3389 ; free virtual = 14705
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2161.926 ; gain = 0.000 ; free physical = 3380 ; free virtual = 14695
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2161.926 ; gain = 667.359 ; free physical = 2455 ; free virtual = 13748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2169.930 ; gain = 675.363 ; free physical = 2454 ; free virtual = 13747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/rtos_sys_axi_mem_intercon_imp_s00_mmu_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2169.930 ; gain = 675.363 ; free physical = 2450 ; free virtual = 13739
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_31_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_31_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_31_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_31_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2169.930 ; gain = 675.363 ; free physical = 2437 ; free virtual = 13728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'register_slice_inst/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [/home/ej3b/readoutsys/rtos_sys/rtos_sys.gen/sources_1/bd/rtos_sys/ipshared/3ee4/hdl/axi_register_slice_v2_1_vl_rfs.v:2095]
INFO: [Synth 8-3332] Sequential element (FSM_onehot_gen_write.w_state_reg[0]) is unused and will be removed from module axi_mmu_v2_1_31_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2169.930 ; gain = 675.363 ; free physical = 2450 ; free virtual = 13738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2181.930 ; gain = 687.363 ; free physical = 2114 ; free virtual = 13448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2220.977 ; gain = 726.410 ; free physical = 1972 ; free virtual = 13307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2220.977 ; gain = 726.410 ; free physical = 1952 ; free virtual = 13287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2363.789 ; gain = 869.223 ; free physical = 802 ; free virtual = 12140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2363.789 ; gain = 869.223 ; free physical = 802 ; free virtual = 12140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2363.789 ; gain = 869.223 ; free physical = 802 ; free virtual = 12140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2363.789 ; gain = 869.223 ; free physical = 802 ; free virtual = 12140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2363.789 ; gain = 869.223 ; free physical = 802 ; free virtual = 12140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2363.789 ; gain = 869.223 ; free physical = 802 ; free virtual = 12140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     8|
|3     |LUT3 |     5|
|4     |LUT4 |    11|
|5     |LUT5 |     7|
|6     |LUT6 |    22|
|7     |FDRE |    81|
|8     |FDSE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2363.789 ; gain = 869.223 ; free physical = 794 ; free virtual = 12132
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 104 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 2363.789 ; gain = 719.473 ; free physical = 780 ; free virtual = 12128
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2363.797 ; gain = 869.223 ; free physical = 780 ; free virtual = 12128
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2363.797 ; gain = 0.000 ; free physical = 757 ; free virtual = 12105
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2419.816 ; gain = 0.000 ; free physical = 1052 ; free virtual = 12392
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3e126eed
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 2419.816 ; gain = 988.816 ; free physical = 1091 ; free virtual = 12432
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1442.005; main = 1327.183; forked = 176.041
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3202.965; main = 2419.820; forked = 916.984
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2443.828 ; gain = 0.000 ; free physical = 1091 ; free virtual = 12432
INFO: [Common 17-1381] The checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/rtos_sys_axi_mem_intercon_imp_s00_mmu_0_synth_1/rtos_sys_axi_mem_intercon_imp_s00_mmu_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rtos_sys_axi_mem_intercon_imp_s00_mmu_0, cache-ID = cd9a515aaa054ded
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2443.828 ; gain = 0.000 ; free physical = 1127 ; free virtual = 12455
INFO: [Common 17-1381] The checkpoint '/home/ej3b/readoutsys/rtos_sys/rtos_sys.runs/rtos_sys_axi_mem_intercon_imp_s00_mmu_0_synth_1/rtos_sys_axi_mem_intercon_imp_s00_mmu_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file rtos_sys_axi_mem_intercon_imp_s00_mmu_0_utilization_synth.rpt -pb rtos_sys_axi_mem_intercon_imp_s00_mmu_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  6 20:58:54 2025...
