# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# datos.txt
# instrucciones.txt
# memory_data.vhd
# memory_instr.vhd
# processorR5_tb.vhd
# runsim_arq_pipe.do
# runsim_arq_pip_noRiesgos.do
# runsim_arq_unic.do
# transcript
# vsim.wlf
# wave_arq.do
# work
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:58 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:32:59 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# ** Error: ../rtl/processorRV_Pipe.vhd(367): near "Alu_Op1": (vcom-1576) expecting ';'.
# ** Note: ../rtl/processorRV_Pipe.vhd(479): VHDL Compiler exiting
# End time: 10:32:59 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/questasim/linux_x86_64/vcom failed.
# Error in macro ./runsim_arq_pipe.do line 19
# /opt/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd"
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:22 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:34:22 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:34:23 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:34:23 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:34:24 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:34:24 on Oct 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:38:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:38:15 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:38:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:38:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:38:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:38:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:38:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:38:16 on Oct 06,2024, Elapsed time: 0:03:52
# Errors: 0, Warnings: 10
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:38:16 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# ** Warning: (vsim-8683) Uninitialized out port /processorrv_tb/i_processor/UnidadRiesgos/stall_pipe has no driver.
# This port will contribute value (U) to the signal network.
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:41:01 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:01 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:41:02 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:02 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:41:02 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:02 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:41:02 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:41:02 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:41:02 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:41:03 on Oct 06,2024, Elapsed time: 0:02:47
# Errors: 0, Warnings: 7
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:41:03 on Oct 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# ** Warning: (vsim-8683) Uninitialized out port /processorrv_tb/i_processor/UnidadRiesgos/stall_pipe has no driver.
# This port will contribute value (U) to the signal network.
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:50:03 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:03 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:50:04 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:04 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:50:04 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:04 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:50:04 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:04 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:50:04 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:50:04 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:50:04 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:50:05 on Oct 06,2024, Elapsed time: 0:09:02
# Errors: 0, Warnings: 6
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:50:05 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 24385 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:52:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:52:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:52:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:52:13 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:13 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:52:14 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:52:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:14 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# ** Error: ../rtl/hazard_unit.vhd(91): (vcom-1627) The sequence of  or  followed by  and  is illegal. Did you forget some parenthesis.
# ** Note: ../rtl/hazard_unit.vhd(94): VHDL Compiler exiting
# End time: 10:52:14 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/questasim/linux_x86_64/vcom failed.
# Error in macro ./runsim_arq_pipe.do line 18
# /opt/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd"
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:45 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:52:45 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:45 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:52:45 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:45 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:52:45 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:52:46 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:52:46 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:52:48 on Oct 06,2024, Elapsed time: 0:02:43
# Errors: 1, Warnings: 7
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:52:48 on Oct 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21405 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
do runsim_arq_pipe.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is arq@osboxes.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is arq@osboxes.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 ../rtl/RISCV_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package RISCV_pack
# -- Compiling package body RISCV_pack
# -- Loading package RISCV_pack
# End time: 10:55:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 10:55:15 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:15 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_RV.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_RV
# -- Compiling architecture rtl of alu_RV
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/imm_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity Imm_Gen
# -- Compiling architecture rtl of Imm_Gen
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/hazard_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_pack
# -- Compiling entity Hazard_unit
# -- Compiling architecture rtl of Hazard_unit
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit -check_synthesis ../rtl/processorRV_Pipe.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package RISCV_pack
# -- Compiling entity processorRV
# -- Compiling architecture rtl of processorRV
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_data
# -- Compiling architecture Behavioral of memory_data
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit memory_instr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory_instr
# -- Compiling architecture Behavioral of memory_instr
# End time: 10:55:16 on Oct 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 10:55:16 on Oct 06,2024
# vcom -reportprogress 300 -work work -2008 -explicit processorR5_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processorRV_tb
# -- Compiling architecture tb of processorRV_tb
# End time: 10:55:17 on Oct 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:55:17 on Oct 06,2024, Elapsed time: 0:02:29
# Errors: 0, Warnings: 11
# vsim -voptargs=""+acc"" processorRV_tb -gN_CYCLES=3000 -gINIT_FILENAME_DATA="datos.txt" -gINIT_FILENAME_INST="instrucciones.txt" 
# Start time: 10:55:17 on Oct 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processorrv_tb(tb)#1
# Loading work.riscv_pack(body)
# Loading work.processorrv(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.hazard_unit(rtl)#1
# Loading work.reg_bank(rtl)#1
# Loading work.control_unit(rtl)#1
# Loading work.imm_gen(rtl)#1
# Loading work.alu_control(rtl)#1
# Loading work.alu_rv(rtl)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory_instr(behavioral)#1
# Loading work.memory_data(behavioral)#1
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb
# ** Note: Se ha cargado la memoria 'datos.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones.txt'
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_inst_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /processorrv_tb/i_processor/UnidadRiesgos
# 0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 55 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 21405 ns  Iteration: 3  Instance: /processorrv_tb/i_processor/Alu_RISCV
# ** Note: SIMULACION FINALIZADA. COMPROBAR FORMA DE ONDAS.
#    Time: 30055 ns  Iteration: 1  Instance: /processorrv_tb
