
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011488 <.init>:
   11488:	push	{r3, lr}
   1148c:	bl	118dc <ftello64@plt+0x50>
   11490:	pop	{r3, pc}

Disassembly of section .plt:

00011494 <pthread_mutex_unlock@plt-0x14>:
   11494:	push	{lr}		; (str lr, [sp, #-4]!)
   11498:	ldr	lr, [pc, #4]	; 114a4 <pthread_mutex_unlock@plt-0x4>
   1149c:	add	lr, pc, lr
   114a0:	ldr	pc, [lr, #8]!
   114a4:	andeq	lr, r2, ip, asr fp

000114a8 <pthread_mutex_unlock@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #188416	; 0x2e000
   114b0:	ldr	pc, [ip, #2908]!	; 0xb5c

000114b4 <calloc@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #188416	; 0x2e000
   114bc:	ldr	pc, [ip, #2900]!	; 0xb54

000114c0 <fputs_unlocked@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #188416	; 0x2e000
   114c8:	ldr	pc, [ip, #2892]!	; 0xb4c

000114cc <wctype@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #188416	; 0x2e000
   114d4:	ldr	pc, [ip, #2884]!	; 0xb44

000114d8 <raise@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #188416	; 0x2e000
   114e0:	ldr	pc, [ip, #2876]!	; 0xb3c

000114e4 <wcrtomb@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #188416	; 0x2e000
   114ec:	ldr	pc, [ip, #2868]!	; 0xb34

000114f0 <iconv_close@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #188416	; 0x2e000
   114f8:	ldr	pc, [ip, #2860]!	; 0xb2c

000114fc <iswctype@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #188416	; 0x2e000
   11504:	ldr	pc, [ip, #2852]!	; 0xb24

00011508 <iconv@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #188416	; 0x2e000
   11510:	ldr	pc, [ip, #2844]!	; 0xb1c

00011514 <strcmp@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #188416	; 0x2e000
   1151c:	ldr	pc, [ip, #2836]!	; 0xb14

00011520 <pthread_mutex_destroy@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #188416	; 0x2e000
   11528:	ldr	pc, [ip, #2828]!	; 0xb0c

0001152c <fflush@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #188416	; 0x2e000
   11534:	ldr	pc, [ip, #2820]!	; 0xb04

00011538 <wcwidth@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #188416	; 0x2e000
   11540:	ldr	pc, [ip, #2812]!	; 0xafc

00011544 <memmove@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #188416	; 0x2e000
   1154c:	ldr	pc, [ip, #2804]!	; 0xaf4

00011550 <free@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #188416	; 0x2e000
   11558:	ldr	pc, [ip, #2796]!	; 0xaec

0001155c <pthread_mutex_lock@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #188416	; 0x2e000
   11564:	ldr	pc, [ip, #2788]!	; 0xae4

00011568 <ferror@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #188416	; 0x2e000
   11570:	ldr	pc, [ip, #2780]!	; 0xadc

00011574 <_exit@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #188416	; 0x2e000
   1157c:	ldr	pc, [ip, #2772]!	; 0xad4

00011580 <memcpy@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #188416	; 0x2e000
   11588:	ldr	pc, [ip, #2764]!	; 0xacc

0001158c <pthread_mutex_init@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #188416	; 0x2e000
   11594:	ldr	pc, [ip, #2756]!	; 0xac4

00011598 <towlower@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #188416	; 0x2e000
   115a0:	ldr	pc, [ip, #2748]!	; 0xabc

000115a4 <mbsinit@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #188416	; 0x2e000
   115ac:	ldr	pc, [ip, #2740]!	; 0xab4

000115b0 <memcmp@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #188416	; 0x2e000
   115b8:	ldr	pc, [ip, #2732]!	; 0xaac

000115bc <stpcpy@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #188416	; 0x2e000
   115c4:	ldr	pc, [ip, #2724]!	; 0xaa4

000115c8 <dcgettext@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #188416	; 0x2e000
   115d0:	ldr	pc, [ip, #2716]!	; 0xa9c

000115d4 <strdup@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #188416	; 0x2e000
   115dc:	ldr	pc, [ip, #2708]!	; 0xa94

000115e0 <dup2@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #188416	; 0x2e000
   115e8:	ldr	pc, [ip, #2700]!	; 0xa8c

000115ec <realloc@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #188416	; 0x2e000
   115f4:	ldr	pc, [ip, #2692]!	; 0xa84

000115f8 <textdomain@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #188416	; 0x2e000
   11600:	ldr	pc, [ip, #2684]!	; 0xa7c

00011604 <iswcntrl@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #188416	; 0x2e000
   1160c:	ldr	pc, [ip, #2676]!	; 0xa74

00011610 <iswprint@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #188416	; 0x2e000
   11618:	ldr	pc, [ip, #2668]!	; 0xa6c

0001161c <__fxstat64@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #188416	; 0x2e000
   11624:	ldr	pc, [ip, #2660]!	; 0xa64

00011628 <fwrite@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #188416	; 0x2e000
   11630:	ldr	pc, [ip, #2652]!	; 0xa5c

00011634 <lseek64@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #188416	; 0x2e000
   1163c:	ldr	pc, [ip, #2644]!	; 0xa54

00011640 <__ctype_get_mb_cur_max@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #188416	; 0x2e000
   11648:	ldr	pc, [ip, #2636]!	; 0xa4c

0001164c <fread@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #188416	; 0x2e000
   11654:	ldr	pc, [ip, #2628]!	; 0xa44

00011658 <__fpending@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #188416	; 0x2e000
   11660:	ldr	pc, [ip, #2620]!	; 0xa3c

00011664 <mbrtowc@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #188416	; 0x2e000
   1166c:	ldr	pc, [ip, #2612]!	; 0xa34

00011670 <error@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #188416	; 0x2e000
   11678:	ldr	pc, [ip, #2604]!	; 0xa2c

0001167c <open64@plt>:
   1167c:	add	ip, pc, #0, 12
   11680:	add	ip, ip, #188416	; 0x2e000
   11684:	ldr	pc, [ip, #2596]!	; 0xa24

00011688 <malloc@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #188416	; 0x2e000
   11690:	ldr	pc, [ip, #2588]!	; 0xa1c

00011694 <iconv_open@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #188416	; 0x2e000
   1169c:	ldr	pc, [ip, #2580]!	; 0xa14

000116a0 <__libc_start_main@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #188416	; 0x2e000
   116a8:	ldr	pc, [ip, #2572]!	; 0xa0c

000116ac <__freading@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #188416	; 0x2e000
   116b4:	ldr	pc, [ip, #2564]!	; 0xa04

000116b8 <__ctype_tolower_loc@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #188416	; 0x2e000
   116c0:	ldr	pc, [ip, #2556]!	; 0x9fc

000116c4 <__ctype_toupper_loc@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #188416	; 0x2e000
   116cc:	ldr	pc, [ip, #2548]!	; 0x9f4

000116d0 <__gmon_start__@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #188416	; 0x2e000
   116d8:	ldr	pc, [ip, #2540]!	; 0x9ec

000116dc <freopen64@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #188416	; 0x2e000
   116e4:	ldr	pc, [ip, #2532]!	; 0x9e4

000116e8 <getopt_long@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #188416	; 0x2e000
   116f0:	ldr	pc, [ip, #2524]!	; 0x9dc

000116f4 <__ctype_b_loc@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #188416	; 0x2e000
   116fc:	ldr	pc, [ip, #2516]!	; 0x9d4

00011700 <exit@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #188416	; 0x2e000
   11708:	ldr	pc, [ip, #2508]!	; 0x9cc

0001170c <iswspace@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #188416	; 0x2e000
   11714:	ldr	pc, [ip, #2500]!	; 0x9c4

00011718 <strlen@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #188416	; 0x2e000
   11720:	ldr	pc, [ip, #2492]!	; 0x9bc

00011724 <strchr@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #188416	; 0x2e000
   1172c:	ldr	pc, [ip, #2484]!	; 0x9b4

00011730 <__errno_location@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #188416	; 0x2e000
   11738:	ldr	pc, [ip, #2476]!	; 0x9ac

0001173c <iswalnum@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #188416	; 0x2e000
   11744:	ldr	pc, [ip, #2468]!	; 0x9a4

00011748 <__sprintf_chk@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #188416	; 0x2e000
   11750:	ldr	pc, [ip, #2460]!	; 0x99c

00011754 <__cxa_atexit@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #188416	; 0x2e000
   1175c:	ldr	pc, [ip, #2452]!	; 0x994

00011760 <setvbuf@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #188416	; 0x2e000
   11768:	ldr	pc, [ip, #2444]!	; 0x98c

0001176c <memset@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #188416	; 0x2e000
   11774:	ldr	pc, [ip, #2436]!	; 0x984

00011778 <btowc@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #188416	; 0x2e000
   11780:	ldr	pc, [ip, #2428]!	; 0x97c

00011784 <__printf_chk@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #188416	; 0x2e000
   1178c:	ldr	pc, [ip, #2420]!	; 0x974

00011790 <fileno@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #188416	; 0x2e000
   11798:	ldr	pc, [ip, #2412]!	; 0x96c

0001179c <__fprintf_chk@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #188416	; 0x2e000
   117a4:	ldr	pc, [ip, #2404]!	; 0x964

000117a8 <memchr@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #188416	; 0x2e000
   117b0:	ldr	pc, [ip, #2396]!	; 0x95c

000117b4 <fclose@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #188416	; 0x2e000
   117bc:	ldr	pc, [ip, #2388]!	; 0x954

000117c0 <strnlen@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #188416	; 0x2e000
   117c8:	ldr	pc, [ip, #2380]!	; 0x94c

000117cc <fseeko64@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #188416	; 0x2e000
   117d4:	ldr	pc, [ip, #2372]!	; 0x944

000117d8 <__overflow@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #188416	; 0x2e000
   117e0:	ldr	pc, [ip, #2364]!	; 0x93c

000117e4 <setlocale@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #188416	; 0x2e000
   117ec:	ldr	pc, [ip, #2356]!	; 0x934

000117f0 <__explicit_bzero_chk@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #188416	; 0x2e000
   117f8:	ldr	pc, [ip, #2348]!	; 0x92c

000117fc <strrchr@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #188416	; 0x2e000
   11804:	ldr	pc, [ip, #2340]!	; 0x924

00011808 <nl_langinfo@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #188416	; 0x2e000
   11810:	ldr	pc, [ip, #2332]!	; 0x91c

00011814 <clearerr_unlocked@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #188416	; 0x2e000
   1181c:	ldr	pc, [ip, #2324]!	; 0x914

00011820 <__strtoll_internal@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #188416	; 0x2e000
   11828:	ldr	pc, [ip, #2316]!	; 0x90c

0001182c <fopen64@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #188416	; 0x2e000
   11834:	ldr	pc, [ip, #2308]!	; 0x904

00011838 <qsort@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #188416	; 0x2e000
   11840:	ldr	pc, [ip, #2300]!	; 0x8fc

00011844 <bindtextdomain@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #188416	; 0x2e000
   1184c:	ldr	pc, [ip, #2292]!	; 0x8f4

00011850 <towupper@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #188416	; 0x2e000
   11858:	ldr	pc, [ip, #2284]!	; 0x8ec

0001185c <strncmp@plt>:
   1185c:	add	ip, pc, #0, 12
   11860:	add	ip, ip, #188416	; 0x2e000
   11864:	ldr	pc, [ip, #2276]!	; 0x8e4

00011868 <abort@plt>:
   11868:	add	ip, pc, #0, 12
   1186c:	add	ip, ip, #188416	; 0x2e000
   11870:	ldr	pc, [ip, #2268]!	; 0x8dc

00011874 <close@plt>:
   11874:	add	ip, pc, #0, 12
   11878:	add	ip, ip, #188416	; 0x2e000
   1187c:	ldr	pc, [ip, #2260]!	; 0x8d4

00011880 <__assert_fail@plt>:
   11880:	add	ip, pc, #0, 12
   11884:	add	ip, ip, #188416	; 0x2e000
   11888:	ldr	pc, [ip, #2252]!	; 0x8cc

0001188c <ftello64@plt>:
   1188c:	add	ip, pc, #0, 12
   11890:	add	ip, ip, #188416	; 0x2e000
   11894:	ldr	pc, [ip, #2244]!	; 0x8c4

Disassembly of section .text:

000118a0 <.text>:
   118a0:	mov	fp, #0
   118a4:	mov	lr, #0
   118a8:	pop	{r1}		; (ldr r1, [sp], #4)
   118ac:	mov	r2, sp
   118b0:	push	{r2}		; (str r2, [sp, #-4]!)
   118b4:	push	{r0}		; (str r0, [sp, #-4]!)
   118b8:	ldr	ip, [pc, #16]	; 118d0 <ftello64@plt+0x44>
   118bc:	push	{ip}		; (str ip, [sp, #-4]!)
   118c0:	ldr	r0, [pc, #12]	; 118d4 <ftello64@plt+0x48>
   118c4:	ldr	r3, [pc, #12]	; 118d8 <ftello64@plt+0x4c>
   118c8:	bl	116a0 <__libc_start_main@plt>
   118cc:	bl	11868 <abort@plt>
   118d0:	andeq	lr, r2, r8, lsr #3
   118d4:	muleq	r1, ip, ip
   118d8:	andeq	lr, r2, r8, asr #2
   118dc:	ldr	r3, [pc, #20]	; 118f8 <ftello64@plt+0x6c>
   118e0:	ldr	r2, [pc, #20]	; 118fc <ftello64@plt+0x70>
   118e4:	add	r3, pc, r3
   118e8:	ldr	r2, [r3, r2]
   118ec:	cmp	r2, #0
   118f0:	bxeq	lr
   118f4:	b	116d0 <__gmon_start__@plt>
   118f8:	andeq	lr, r2, r4, lsl r7
   118fc:	andeq	r0, r0, ip, asr r1
   11900:	ldr	r0, [pc, #24]	; 11920 <ftello64@plt+0x94>
   11904:	ldr	r3, [pc, #24]	; 11924 <ftello64@plt+0x98>
   11908:	cmp	r3, r0
   1190c:	bxeq	lr
   11910:	ldr	r3, [pc, #16]	; 11928 <ftello64@plt+0x9c>
   11914:	cmp	r3, #0
   11918:	bxeq	lr
   1191c:	bx	r3
   11920:	andeq	r0, r4, r8, asr #3
   11924:	andeq	r0, r4, r8, asr #3
   11928:	andeq	r0, r0, r0
   1192c:	ldr	r0, [pc, #36]	; 11958 <ftello64@plt+0xcc>
   11930:	ldr	r1, [pc, #36]	; 1195c <ftello64@plt+0xd0>
   11934:	sub	r1, r1, r0
   11938:	asr	r1, r1, #2
   1193c:	add	r1, r1, r1, lsr #31
   11940:	asrs	r1, r1, #1
   11944:	bxeq	lr
   11948:	ldr	r3, [pc, #16]	; 11960 <ftello64@plt+0xd4>
   1194c:	cmp	r3, #0
   11950:	bxeq	lr
   11954:	bx	r3
   11958:	andeq	r0, r4, r8, asr #3
   1195c:	andeq	r0, r4, r8, asr #3
   11960:	andeq	r0, r0, r0
   11964:	push	{r4, lr}
   11968:	ldr	r4, [pc, #24]	; 11988 <ftello64@plt+0xfc>
   1196c:	ldrb	r3, [r4]
   11970:	cmp	r3, #0
   11974:	popne	{r4, pc}
   11978:	bl	11900 <ftello64@plt+0x74>
   1197c:	mov	r3, #1
   11980:	strb	r3, [r4]
   11984:	pop	{r4, pc}
   11988:	andeq	r0, r4, ip, ror #3
   1198c:	b	1192c <ftello64@plt+0xa0>
   11990:	push	{fp, lr}
   11994:	mov	fp, sp
   11998:	sub	sp, sp, #56	; 0x38
   1199c:	mov	r4, r0
   119a0:	cmp	r0, #0
   119a4:	bne	11c58 <ftello64@plt+0x3cc>
   119a8:	movw	r1, #57851	; 0xe1fb
   119ac:	mov	r0, #0
   119b0:	mov	r2, #5
   119b4:	movt	r1, #2
   119b8:	bl	115c8 <dcgettext@plt>
   119bc:	mov	r1, r0
   119c0:	movw	r0, #2052	; 0x804
   119c4:	movt	r0, #4
   119c8:	ldr	r2, [r0]
   119cc:	mov	r0, #1
   119d0:	mov	r3, r2
   119d4:	bl	11784 <__printf_chk@plt>
   119d8:	movw	r1, #57942	; 0xe256
   119dc:	mov	r0, #0
   119e0:	mov	r2, #5
   119e4:	movt	r1, #2
   119e8:	bl	115c8 <dcgettext@plt>
   119ec:	movw	r7, #484	; 0x1e4
   119f0:	movt	r7, #4
   119f4:	ldr	r1, [r7]
   119f8:	bl	114c0 <fputs_unlocked@plt>
   119fc:	movw	r1, #59530	; 0xe88a
   11a00:	mov	r0, #0
   11a04:	mov	r2, #5
   11a08:	movt	r1, #2
   11a0c:	bl	115c8 <dcgettext@plt>
   11a10:	ldr	r1, [r7]
   11a14:	bl	114c0 <fputs_unlocked@plt>
   11a18:	movw	r1, #59586	; 0xe8c2
   11a1c:	mov	r0, #0
   11a20:	mov	r2, #5
   11a24:	movt	r1, #2
   11a28:	bl	115c8 <dcgettext@plt>
   11a2c:	ldr	r1, [r7]
   11a30:	bl	114c0 <fputs_unlocked@plt>
   11a34:	movw	r1, #58020	; 0xe2a4
   11a38:	mov	r0, #0
   11a3c:	mov	r2, #5
   11a40:	movt	r1, #2
   11a44:	bl	115c8 <dcgettext@plt>
   11a48:	ldr	r1, [r7]
   11a4c:	bl	114c0 <fputs_unlocked@plt>
   11a50:	movw	r1, #58161	; 0xe331
   11a54:	mov	r0, #0
   11a58:	mov	r2, #5
   11a5c:	movt	r1, #2
   11a60:	bl	115c8 <dcgettext@plt>
   11a64:	ldr	r1, [r7]
   11a68:	bl	114c0 <fputs_unlocked@plt>
   11a6c:	movw	r1, #58289	; 0xe3b1
   11a70:	mov	r0, #0
   11a74:	mov	r2, #5
   11a78:	movt	r1, #2
   11a7c:	bl	115c8 <dcgettext@plt>
   11a80:	ldr	r1, [r7]
   11a84:	bl	114c0 <fputs_unlocked@plt>
   11a88:	movw	r1, #58638	; 0xe50e
   11a8c:	mov	r0, #0
   11a90:	mov	r2, #5
   11a94:	movt	r1, #2
   11a98:	bl	115c8 <dcgettext@plt>
   11a9c:	ldr	r1, [r7]
   11aa0:	bl	114c0 <fputs_unlocked@plt>
   11aa4:	movw	r1, #59056	; 0xe6b0
   11aa8:	mov	r0, #0
   11aac:	mov	r2, #5
   11ab0:	movt	r1, #2
   11ab4:	bl	115c8 <dcgettext@plt>
   11ab8:	ldr	r1, [r7]
   11abc:	bl	114c0 <fputs_unlocked@plt>
   11ac0:	movw	r1, #59262	; 0xe77e
   11ac4:	mov	r0, #0
   11ac8:	mov	r2, #5
   11acc:	movt	r1, #2
   11ad0:	bl	115c8 <dcgettext@plt>
   11ad4:	ldr	r1, [r7]
   11ad8:	bl	114c0 <fputs_unlocked@plt>
   11adc:	movw	r1, #59307	; 0xe7ab
   11ae0:	mov	r0, #0
   11ae4:	mov	r2, #5
   11ae8:	movt	r1, #2
   11aec:	bl	115c8 <dcgettext@plt>
   11af0:	ldr	r1, [r7]
   11af4:	bl	114c0 <fputs_unlocked@plt>
   11af8:	movw	r0, #60696	; 0xed18
   11afc:	mov	r2, #48	; 0x30
   11b00:	mov	r6, sp
   11b04:	movw	r5, #59361	; 0xe7e1
   11b08:	movt	r0, #2
   11b0c:	movt	r5, #2
   11b10:	add	r1, r0, #32
   11b14:	add	r3, r0, #16
   11b18:	vld1.64	{d18-d19}, [r0], r2
   11b1c:	vld1.64	{d16-d17}, [r1]
   11b20:	vld1.64	{d20-d21}, [r3]
   11b24:	add	r1, r6, #32
   11b28:	vldr	d22, [r0]
   11b2c:	add	r0, r6, #16
   11b30:	vst1.64	{d16-d17}, [r1]
   11b34:	movw	r1, #59661	; 0xe90d
   11b38:	vst1.64	{d20-d21}, [r0]
   11b3c:	mov	r0, r6
   11b40:	vst1.64	{d18-d19}, [r0], r2
   11b44:	movt	r1, #2
   11b48:	vstr	d22, [r0]
   11b4c:	mov	r0, r5
   11b50:	bl	11514 <strcmp@plt>
   11b54:	cmp	r0, #0
   11b58:	ldrne	r1, [r6, #8]!
   11b5c:	cmpne	r1, #0
   11b60:	bne	11b4c <ftello64@plt+0x2c0>
   11b64:	ldr	r6, [r6, #4]
   11b68:	movw	r1, #59756	; 0xe96c
   11b6c:	mov	r0, #0
   11b70:	mov	r2, #5
   11b74:	movt	r1, #2
   11b78:	bl	115c8 <dcgettext@plt>
   11b7c:	movw	r2, #59470	; 0xe84e
   11b80:	movw	r3, #59779	; 0xe983
   11b84:	mov	r1, r0
   11b88:	mov	r0, #1
   11b8c:	movt	r2, #2
   11b90:	movt	r3, #2
   11b94:	bl	11784 <__printf_chk@plt>
   11b98:	cmp	r6, #0
   11b9c:	mov	r0, #5
   11ba0:	mov	r1, #0
   11ba4:	moveq	r6, r5
   11ba8:	bl	117e4 <setlocale@plt>
   11bac:	cmp	r0, #0
   11bb0:	beq	11be8 <ftello64@plt+0x35c>
   11bb4:	movw	r1, #59819	; 0xe9ab
   11bb8:	mov	r2, #3
   11bbc:	movt	r1, #2
   11bc0:	bl	1185c <strncmp@plt>
   11bc4:	cmp	r0, #0
   11bc8:	beq	11be8 <ftello64@plt+0x35c>
   11bcc:	movw	r1, #59823	; 0xe9af
   11bd0:	mov	r0, #0
   11bd4:	mov	r2, #5
   11bd8:	movt	r1, #2
   11bdc:	bl	115c8 <dcgettext@plt>
   11be0:	ldr	r1, [r7]
   11be4:	bl	114c0 <fputs_unlocked@plt>
   11be8:	movw	r1, #59894	; 0xe9f6
   11bec:	mov	r0, #0
   11bf0:	mov	r2, #5
   11bf4:	movt	r1, #2
   11bf8:	bl	115c8 <dcgettext@plt>
   11bfc:	movw	r2, #59779	; 0xe983
   11c00:	mov	r1, r0
   11c04:	mov	r0, #1
   11c08:	mov	r3, r5
   11c0c:	movt	r2, #2
   11c10:	bl	11784 <__printf_chk@plt>
   11c14:	movw	r1, #59921	; 0xea11
   11c18:	mov	r0, #0
   11c1c:	mov	r2, #5
   11c20:	movt	r1, #2
   11c24:	bl	115c8 <dcgettext@plt>
   11c28:	movw	r3, #58288	; 0xe3b0
   11c2c:	mov	r1, r0
   11c30:	movw	r0, #59689	; 0xe929
   11c34:	cmp	r6, r5
   11c38:	mov	r2, r6
   11c3c:	movt	r0, #2
   11c40:	movt	r3, #2
   11c44:	moveq	r3, r0
   11c48:	mov	r0, #1
   11c4c:	bl	11784 <__printf_chk@plt>
   11c50:	mov	r0, r4
   11c54:	bl	11700 <exit@plt>
   11c58:	movw	r0, #472	; 0x1d8
   11c5c:	movw	r1, #57812	; 0xe1d4
   11c60:	mov	r2, #5
   11c64:	movt	r0, #4
   11c68:	movt	r1, #2
   11c6c:	ldr	r5, [r0]
   11c70:	mov	r0, #0
   11c74:	bl	115c8 <dcgettext@plt>
   11c78:	mov	r2, r0
   11c7c:	movw	r0, #2052	; 0x804
   11c80:	mov	r1, #1
   11c84:	movt	r0, #4
   11c88:	ldr	r3, [r0]
   11c8c:	mov	r0, r5
   11c90:	bl	1179c <__fprintf_chk@plt>
   11c94:	mov	r0, r4
   11c98:	bl	11700 <exit@plt>
   11c9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ca0:	add	fp, sp, #28
   11ca4:	sub	sp, sp, #84	; 0x54
   11ca8:	mov	sl, r0
   11cac:	ldr	r0, [r1]
   11cb0:	mov	r9, r1
   11cb4:	bl	15e9c <ftello64@plt+0x4610>
   11cb8:	movw	r1, #58288	; 0xe3b0
   11cbc:	mov	r0, #6
   11cc0:	movt	r1, #2
   11cc4:	bl	117e4 <setlocale@plt>
   11cc8:	movw	r6, #59474	; 0xe852
   11ccc:	movw	r1, #59365	; 0xe7e5
   11cd0:	movt	r6, #2
   11cd4:	movt	r1, #2
   11cd8:	mov	r0, r6
   11cdc:	bl	11844 <bindtextdomain@plt>
   11ce0:	mov	r0, r6
   11ce4:	bl	115f8 <textdomain@plt>
   11ce8:	movw	r0, #23364	; 0x5b44
   11cec:	movt	r0, #1
   11cf0:	bl	2e1ac <ftello64@plt+0x1c920>
   11cf4:	movw	r7, #59389	; 0xe7fd
   11cf8:	movw	r4, #60368	; 0xebd0
   11cfc:	movw	r6, #488	; 0x1e8
   11d00:	mov	r5, #0
   11d04:	mov	r8, #2
   11d08:	movt	r7, #2
   11d0c:	movt	r4, #2
   11d10:	movt	r6, #4
   11d14:	b	11d30 <ftello64@plt+0x4a4>
   11d18:	mov	r1, #1
   11d1c:	strb	r1, [r0]
   11d20:	b	11d30 <ftello64@plt+0x4a4>
   11d24:	movw	r0, #504	; 0x1f8
   11d28:	movt	r0, #4
   11d2c:	b	11d18 <ftello64@plt+0x48c>
   11d30:	mov	r0, sl
   11d34:	mov	r1, r9
   11d38:	mov	r2, r7
   11d3c:	mov	r3, r4
   11d40:	str	r5, [sp]
   11d44:	bl	116e8 <getopt_long@plt>
   11d48:	add	r0, r0, #3
   11d4c:	cmp	r0, #122	; 0x7a
   11d50:	bhi	14a18 <ftello64@plt+0x318c>
   11d54:	add	r1, pc, #0
   11d58:	ldr	pc, [r1, r0, lsl #2]
   11d5c:	andeq	r4, r1, r0, lsr #20
   11d60:	andeq	r4, r1, r8, ror sl
   11d64:	andeq	r2, r1, r4, asr r1
   11d68:	andeq	r4, r1, r8, lsl sl
   11d6c:	andeq	r4, r1, r8, lsl sl
   11d70:	andeq	r4, r1, r8, lsl sl
   11d74:	andeq	r4, r1, r8, lsl sl
   11d78:	andeq	r4, r1, r8, lsl sl
   11d7c:	andeq	r4, r1, r8, lsl sl
   11d80:	andeq	r4, r1, r8, lsl sl
   11d84:	andeq	r4, r1, r8, lsl sl
   11d88:	andeq	r4, r1, r8, lsl sl
   11d8c:	andeq	r4, r1, r8, lsl sl
   11d90:	andeq	r1, r1, r8, asr #30
   11d94:	andeq	r4, r1, r8, lsl sl
   11d98:	andeq	r4, r1, r8, lsl sl
   11d9c:	andeq	r4, r1, r8, lsl sl
   11da0:	andeq	r4, r1, r8, lsl sl
   11da4:	andeq	r4, r1, r8, lsl sl
   11da8:	andeq	r4, r1, r8, lsl sl
   11dac:	andeq	r4, r1, r8, lsl sl
   11db0:	andeq	r4, r1, r8, lsl sl
   11db4:	andeq	r4, r1, r8, lsl sl
   11db8:	andeq	r4, r1, r8, lsl sl
   11dbc:	andeq	r4, r1, r8, lsl sl
   11dc0:	andeq	r4, r1, r8, lsl sl
   11dc4:	andeq	r4, r1, r8, lsl sl
   11dc8:	andeq	r4, r1, r8, lsl sl
   11dcc:	andeq	r4, r1, r8, lsl sl
   11dd0:	andeq	r4, r1, r8, lsl sl
   11dd4:	andeq	r4, r1, r8, lsl sl
   11dd8:	andeq	r4, r1, r8, lsl sl
   11ddc:	andeq	r4, r1, r8, lsl sl
   11de0:	andeq	r4, r1, r8, lsl sl
   11de4:	andeq	r4, r1, r8, lsl sl
   11de8:	andeq	r4, r1, r8, lsl sl
   11dec:	andeq	r4, r1, r8, lsl sl
   11df0:	andeq	r4, r1, r8, lsl sl
   11df4:	andeq	r4, r1, r8, lsl sl
   11df8:	andeq	r4, r1, r8, lsl sl
   11dfc:	andeq	r4, r1, r8, lsl sl
   11e00:	andeq	r4, r1, r8, lsl sl
   11e04:	andeq	r4, r1, r8, lsl sl
   11e08:	andeq	r4, r1, r8, lsl sl
   11e0c:	andeq	r4, r1, r8, lsl sl
   11e10:	andeq	r4, r1, r8, lsl sl
   11e14:	andeq	r4, r1, r8, lsl sl
   11e18:	andeq	r4, r1, r8, lsl sl
   11e1c:	andeq	r4, r1, r8, lsl sl
   11e20:	andeq	r4, r1, r8, lsl sl
   11e24:	andeq	r4, r1, r8, lsl sl
   11e28:	andeq	r4, r1, r8, lsl sl
   11e2c:	andeq	r4, r1, r8, lsl sl
   11e30:	andeq	r4, r1, r8, lsl sl
   11e34:	andeq	r4, r1, r8, lsl sl
   11e38:	andeq	r4, r1, r8, lsl sl
   11e3c:	andeq	r4, r1, r8, lsl sl
   11e40:	andeq	r4, r1, r8, lsl sl
   11e44:	andeq	r4, r1, r8, lsl sl
   11e48:	andeq	r4, r1, r8, lsl sl
   11e4c:	andeq	r4, r1, r8, lsl sl
   11e50:	andeq	r4, r1, r8, lsl sl
   11e54:	andeq	r4, r1, r8, lsl sl
   11e58:	andeq	r4, r1, r8, lsl sl
   11e5c:	andeq	r4, r1, r8, lsl sl
   11e60:	andeq	r4, r1, r8, lsl sl
   11e64:	andeq	r4, r1, r8, lsl sl
   11e68:	andeq	r4, r1, r8, lsl sl
   11e6c:	andeq	r2, r1, r0, asr #1
   11e70:	andeq	r4, r1, r8, lsl sl
   11e74:	andeq	r4, r1, r8, lsl sl
   11e78:	andeq	r4, r1, r8, lsl sl
   11e7c:	andeq	r4, r1, r8, lsl sl
   11e80:	andeq	r2, r1, r8, ror #1
   11e84:	andeq	r2, r1, r0, lsl #2
   11e88:	andeq	r4, r1, r8, lsl sl
   11e8c:	andeq	r4, r1, r8, lsl sl
   11e90:	andeq	r4, r1, r8, lsl sl
   11e94:	andeq	r4, r1, r8, lsl sl
   11e98:	andeq	r4, r1, r8, lsl sl
   11e9c:	andeq	r2, r1, ip, lsr #1
   11ea0:	andeq	r4, r1, r8, lsl sl
   11ea4:	andeq	r2, r1, ip, asr #1
   11ea8:	andeq	r4, r1, r8, lsl sl
   11eac:	andeq	r4, r1, r8, lsl sl
   11eb0:	ldrdeq	r2, [r1], -ip
   11eb4:	andeq	r1, r1, r4, lsr #31
   11eb8:	andeq	r2, r1, ip, lsl #2
   11ebc:	andeq	r4, r1, r8, lsl sl
   11ec0:	andeq	r4, r1, r8, lsl sl
   11ec4:	andeq	r1, r1, r8, asr #31
   11ec8:	andeq	r4, r1, r8, lsl sl
   11ecc:	andeq	r4, r1, r8, lsl sl
   11ed0:	andeq	r4, r1, r8, lsl sl
   11ed4:	andeq	r4, r1, r8, lsl sl
   11ed8:	andeq	r4, r1, r8, lsl sl
   11edc:	andeq	r4, r1, r8, lsl sl
   11ee0:	andeq	r4, r1, r8, lsl sl
   11ee4:	andeq	r4, r1, r8, lsl sl
   11ee8:	andeq	r4, r1, r8, lsl sl
   11eec:	andeq	r4, r1, r8, lsl sl
   11ef0:	andeq	r2, r1, r0, lsr #2
   11ef4:	andeq	r4, r1, r8, lsl sl
   11ef8:	andeq	r4, r1, r8, lsl sl
   11efc:	andeq	r4, r1, r8, lsl sl
   11f00:	andeq	r1, r1, r4, lsr #26
   11f04:	strdeq	r1, [r1], -ip
   11f08:	andeq	r4, r1, r8, lsl sl
   11f0c:	andeq	r2, r1, r4, lsr r1
   11f10:	andeq	r4, r1, r8, lsl sl
   11f14:	andeq	r4, r1, r8, lsl sl
   11f18:	andeq	r4, r1, r8, lsl sl
   11f1c:	andeq	r4, r1, r8, lsl sl
   11f20:	andeq	r4, r1, r8, lsl sl
   11f24:			; <UNDEFINED> instruction: 0x00011fb4
   11f28:	andeq	r4, r1, r8, lsl sl
   11f2c:	andeq	r4, r1, r8, lsl sl
   11f30:	andeq	r2, r1, r8, asr #2
   11f34:	andeq	r4, r1, r8, lsl sl
   11f38:	andeq	r1, r1, r0, lsr sp
   11f3c:	andeq	r4, r1, r8, lsl sl
   11f40:	andeq	r4, r1, r8, lsl sl
   11f44:	andeq	r2, r1, r4, asr r0
   11f48:	movw	r0, #380	; 0x17c
   11f4c:	ldr	r1, [r6]
   11f50:	movw	r8, #60672	; 0xed00
   11f54:	mov	r2, #4
   11f58:	movt	r0, #4
   11f5c:	str	r2, [sp]
   11f60:	movw	r2, #60680	; 0xed08
   11f64:	movt	r8, #2
   11f68:	ldr	r0, [r0]
   11f6c:	movt	r2, #2
   11f70:	mov	r3, r8
   11f74:	str	r0, [sp, #4]
   11f78:	mov	r0, #1
   11f7c:	str	r0, [sp, #8]
   11f80:	movw	r0, #59461	; 0xe845
   11f84:	movt	r0, #2
   11f88:	bl	158b8 <ftello64@plt+0x402c>
   11f8c:	ldr	r0, [r8, r0, lsl #2]
   11f90:	movw	r1, #520	; 0x208
   11f94:	mov	r8, #2
   11f98:	movt	r1, #4
   11f9c:	str	r0, [r1]
   11fa0:	b	11d30 <ftello64@plt+0x4a4>
   11fa4:	ldr	r0, [r6]
   11fa8:	movw	r1, #528	; 0x210
   11fac:	movt	r1, #4
   11fb0:	b	120f4 <ftello64@plt+0x868>
   11fb4:	ldr	r0, [r6]
   11fb8:	movw	r1, #512	; 0x200
   11fbc:	movt	r1, #4
   11fc0:	str	r0, [r1]
   11fc4:	b	11d30 <ftello64@plt+0x4a4>
   11fc8:	ldr	r0, [r6]
   11fcc:	movw	r5, #820	; 0x334
   11fd0:	movt	r5, #4
   11fd4:	str	r0, [r5]
   11fd8:	bl	14b1c <ftello64@plt+0x3290>
   11fdc:	ldr	r0, [r5]
   11fe0:	mov	r5, #0
   11fe4:	ldrb	r0, [r0]
   11fe8:	cmp	r0, #0
   11fec:	movweq	r0, #820	; 0x334
   11ff0:	movteq	r0, #4
   11ff4:	streq	r5, [r0]
   11ff8:	b	11d30 <ftello64@plt+0x4a4>
   11ffc:	ldr	r0, [r6]
   12000:	movw	r1, #58288	; 0xe3b0
   12004:	mov	r2, #0
   12008:	add	r3, sp, #56	; 0x38
   1200c:	movt	r1, #2
   12010:	str	r1, [sp]
   12014:	mov	r1, #0
   12018:	bl	2a928 <ftello64@plt+0x1909c>
   1201c:	ldr	r1, [sp, #56]	; 0x38
   12020:	ldr	r3, [sp, #60]	; 0x3c
   12024:	subs	r2, r1, #1
   12028:	sbc	r3, r3, #0
   1202c:	cmp	r0, #0
   12030:	bne	14a80 <ftello64@plt+0x31f4>
   12034:	mvn	r0, #-2147483648	; 0x80000000
   12038:	subs	r0, r2, r0
   1203c:	sbcs	r0, r3, #0
   12040:	bcs	14a80 <ftello64@plt+0x31f4>
   12044:	movw	r0, #360	; 0x168
   12048:	movt	r0, #4
   1204c:	str	r1, [r0]
   12050:	b	11d30 <ftello64@plt+0x4a4>
   12054:	ldr	r0, [r6]
   12058:	movw	r1, #58288	; 0xe3b0
   1205c:	mov	r2, #0
   12060:	add	r3, sp, #56	; 0x38
   12064:	movt	r1, #2
   12068:	str	r1, [sp]
   1206c:	mov	r1, #0
   12070:	bl	2a928 <ftello64@plt+0x1909c>
   12074:	ldr	r1, [sp, #56]	; 0x38
   12078:	ldr	r3, [sp, #60]	; 0x3c
   1207c:	subs	r2, r1, #1
   12080:	sbc	r3, r3, #0
   12084:	cmp	r0, #0
   12088:	bne	14a8c <ftello64@plt+0x3200>
   1208c:	mvn	r0, #-2147483648	; 0x80000000
   12090:	subs	r0, r2, r0
   12094:	sbcs	r0, r3, #0
   12098:	bcs	14a8c <ftello64@plt+0x3200>
   1209c:	movw	r0, #364	; 0x16c
   120a0:	movt	r0, #4
   120a4:	str	r1, [r0]
   120a8:	b	11d30 <ftello64@plt+0x4a4>
   120ac:	ldr	r0, [r6]
   120b0:	movw	r1, #372	; 0x174
   120b4:	movt	r1, #4
   120b8:	str	r0, [r1]
   120bc:	b	11d30 <ftello64@plt+0x4a4>
   120c0:	movw	r0, #517	; 0x205
   120c4:	movt	r0, #4
   120c8:	b	11d18 <ftello64@plt+0x48c>
   120cc:	movw	r0, #520	; 0x208
   120d0:	movt	r0, #4
   120d4:	str	r8, [r0]
   120d8:	b	11d30 <ftello64@plt+0x4a4>
   120dc:	movw	r0, #524	; 0x20c
   120e0:	movt	r0, #4
   120e4:	b	11d18 <ftello64@plt+0x48c>
   120e8:	ldr	r0, [r6]
   120ec:	movw	r1, #368	; 0x170
   120f0:	movt	r1, #4
   120f4:	str	r0, [r1]
   120f8:	bl	14b1c <ftello64@plt+0x3290>
   120fc:	b	11d30 <ftello64@plt+0x4a4>
   12100:	movw	r0, #496	; 0x1f0
   12104:	movt	r0, #4
   12108:	b	11d18 <ftello64@plt+0x48c>
   1210c:	movw	r0, #520	; 0x208
   12110:	mov	r1, #3
   12114:	movt	r0, #4
   12118:	str	r1, [r0]
   1211c:	b	11d30 <ftello64@plt+0x4a4>
   12120:	ldr	r0, [r6]
   12124:	movw	r1, #500	; 0x1f4
   12128:	movt	r1, #4
   1212c:	str	r0, [r1]
   12130:	b	11d30 <ftello64@plt+0x4a4>
   12134:	ldr	r0, [r6]
   12138:	movw	r1, #508	; 0x1fc
   1213c:	movt	r1, #4
   12140:	str	r0, [r1]
   12144:	b	11d30 <ftello64@plt+0x4a4>
   12148:	movw	r0, #516	; 0x204
   1214c:	movt	r0, #4
   12150:	b	11d18 <ftello64@plt+0x48c>
   12154:	movw	r0, #464	; 0x1d0
   12158:	movt	r0, #4
   1215c:	ldr	r0, [r0]
   12160:	cmp	r0, sl
   12164:	bne	121c4 <ftello64@plt+0x938>
   12168:	mov	r0, #4
   1216c:	bl	2a2d8 <ftello64@plt+0x18a4c>
   12170:	movw	r4, #1112	; 0x458
   12174:	movt	r4, #4
   12178:	str	r0, [r4]
   1217c:	mov	r0, #8
   12180:	bl	2a2d8 <ftello64@plt+0x18a4c>
   12184:	movw	r1, #1116	; 0x45c
   12188:	movt	r1, #4
   1218c:	str	r0, [r1]
   12190:	mov	r0, #8
   12194:	bl	2a2d8 <ftello64@plt+0x18a4c>
   12198:	movw	r1, #1124	; 0x464
   1219c:	mov	r2, #1
   121a0:	movt	r1, #4
   121a4:	str	r2, [r1]
   121a8:	movw	r1, #1120	; 0x460
   121ac:	movt	r1, #4
   121b0:	str	r0, [r1]
   121b4:	ldr	r0, [r4]
   121b8:	mov	r1, #0
   121bc:	str	r1, [r0]
   121c0:	b	12394 <ftello64@plt+0xb08>
   121c4:	movw	r1, #496	; 0x1f0
   121c8:	movt	r1, #4
   121cc:	ldrb	r1, [r1]
   121d0:	cmp	r1, #0
   121d4:	beq	1225c <ftello64@plt+0x9d0>
   121d8:	movw	r0, #1124	; 0x464
   121dc:	mov	r1, #1
   121e0:	movt	r0, #4
   121e4:	str	r1, [r0]
   121e8:	mov	r0, #4
   121ec:	bl	2a2d8 <ftello64@plt+0x18a4c>
   121f0:	movw	r8, #1112	; 0x458
   121f4:	movt	r8, #4
   121f8:	str	r0, [r8]
   121fc:	mov	r0, #8
   12200:	bl	2a2d8 <ftello64@plt+0x18a4c>
   12204:	movw	r1, #1116	; 0x45c
   12208:	movt	r1, #4
   1220c:	str	r0, [r1]
   12210:	mov	r0, #8
   12214:	bl	2a2d8 <ftello64@plt+0x18a4c>
   12218:	movw	r1, #1120	; 0x460
   1221c:	movt	r1, #4
   12220:	str	r0, [r1]
   12224:	movw	r0, #464	; 0x1d0
   12228:	movt	r0, #4
   1222c:	ldr	r7, [r0]
   12230:	ldr	r6, [r9, r7, lsl #2]
   12234:	ldrb	r0, [r6]
   12238:	cmp	r0, #0
   1223c:	beq	1232c <ftello64@plt+0xaa0>
   12240:	movw	r1, #60952	; 0xee18
   12244:	mov	r0, r6
   12248:	movt	r1, #2
   1224c:	bl	11514 <strcmp@plt>
   12250:	cmp	r0, #0
   12254:	movne	r0, r6
   12258:	b	12330 <ftello64@plt+0xaa4>
   1225c:	movw	r5, #1124	; 0x464
   12260:	sub	r0, sl, r0
   12264:	mov	r1, #4
   12268:	movt	r5, #4
   1226c:	str	r0, [r5]
   12270:	bl	2a3a8 <ftello64@plt+0x18b1c>
   12274:	movw	sl, #1112	; 0x458
   12278:	mov	r1, #8
   1227c:	movt	sl, #4
   12280:	str	r0, [sl]
   12284:	ldr	r0, [r5]
   12288:	bl	2a3a8 <ftello64@plt+0x18b1c>
   1228c:	movw	r1, #1116	; 0x45c
   12290:	movt	r1, #4
   12294:	str	r0, [r1]
   12298:	ldr	r0, [r5]
   1229c:	mov	r1, #8
   122a0:	bl	2a3a8 <ftello64@plt+0x18b1c>
   122a4:	ldr	r7, [r5]
   122a8:	movw	r1, #1120	; 0x460
   122ac:	movt	r1, #4
   122b0:	str	r0, [r1]
   122b4:	cmp	r7, #1
   122b8:	blt	12394 <ftello64@plt+0xb08>
   122bc:	movw	r0, #464	; 0x1d0
   122c0:	mov	r8, #0
   122c4:	movt	r0, #4
   122c8:	ldr	r0, [r0]
   122cc:	add	r4, r9, r0, lsl #2
   122d0:	movw	r9, #60952	; 0xee18
   122d4:	add	r6, r0, #1
   122d8:	movt	r9, #2
   122dc:	ldr	r5, [r4, r8, lsl #2]
   122e0:	ldrb	r0, [r5]
   122e4:	cmp	r0, #0
   122e8:	mov	r0, #0
   122ec:	beq	12304 <ftello64@plt+0xa78>
   122f0:	mov	r0, r5
   122f4:	mov	r1, r9
   122f8:	bl	11514 <strcmp@plt>
   122fc:	cmp	r0, #0
   12300:	movne	r0, r5
   12304:	ldr	r1, [sl]
   12308:	str	r0, [r1, r8, lsl #2]
   1230c:	movw	r1, #464	; 0x1d0
   12310:	add	r0, r6, r8
   12314:	add	r8, r8, #1
   12318:	movt	r1, #4
   1231c:	cmp	r8, r7
   12320:	str	r0, [r1]
   12324:	blt	122dc <ftello64@plt+0xa50>
   12328:	b	12394 <ftello64@plt+0xb08>
   1232c:	mov	r0, #0
   12330:	ldr	r1, [r8]
   12334:	str	r0, [r1]
   12338:	movw	r1, #464	; 0x1d0
   1233c:	add	r0, r7, #1
   12340:	movt	r1, #4
   12344:	cmp	r0, sl
   12348:	str	r0, [r1]
   1234c:	bge	1238c <ftello64@plt+0xb00>
   12350:	movw	r1, #484	; 0x1e4
   12354:	ldr	r0, [r9, r0, lsl #2]
   12358:	movt	r1, #4
   1235c:	ldr	r2, [r1]
   12360:	movw	r1, #59511	; 0xe877
   12364:	movt	r1, #2
   12368:	bl	15c54 <ftello64@plt+0x43c8>
   1236c:	cmp	r0, #0
   12370:	beq	14ae0 <ftello64@plt+0x3254>
   12374:	movw	r0, #464	; 0x1d0
   12378:	movt	r0, #4
   1237c:	mov	r1, r0
   12380:	ldr	r0, [r0]
   12384:	add	r0, r0, #1
   12388:	str	r0, [r1]
   1238c:	cmp	r0, sl
   12390:	blt	14a98 <ftello64@plt+0x320c>
   12394:	movw	r0, #520	; 0x208
   12398:	movt	r0, #4
   1239c:	ldr	r0, [r0]
   123a0:	cmp	r0, #0
   123a4:	bne	123cc <ftello64@plt+0xb40>
   123a8:	movw	r0, #496	; 0x1f0
   123ac:	mov	r1, #1
   123b0:	movt	r0, #4
   123b4:	ldrb	r0, [r0]
   123b8:	cmp	r0, #0
   123bc:	movw	r0, #520	; 0x208
   123c0:	movwne	r1, #2
   123c4:	movt	r0, #4
   123c8:	str	r1, [r0]
   123cc:	movw	r0, #504	; 0x1f8
   123d0:	movw	r6, #528	; 0x210
   123d4:	movt	r0, #4
   123d8:	movt	r6, #4
   123dc:	ldrb	r0, [r0]
   123e0:	cmp	r0, #1
   123e4:	bne	12410 <ftello64@plt+0xb84>
   123e8:	mov	r4, #0
   123ec:	bl	116c4 <__ctype_toupper_loc@plt>
   123f0:	movw	r1, #1168	; 0x490
   123f4:	movt	r1, #4
   123f8:	ldr	r2, [r0]
   123fc:	ldr	r2, [r2, r4, lsl #2]
   12400:	strb	r2, [r1, r4]
   12404:	add	r4, r4, #1
   12408:	cmp	r4, #256	; 0x100
   1240c:	bne	123f8 <ftello64@plt+0xb6c>
   12410:	ldr	r0, [r6]
   12414:	cmp	r0, #0
   12418:	beq	1243c <ftello64@plt+0xbb0>
   1241c:	ldrb	r0, [r0]
   12420:	movw	r4, #820	; 0x334
   12424:	movt	r4, #4
   12428:	cmp	r0, #0
   1242c:	bne	12484 <ftello64@plt+0xbf8>
   12430:	mov	r0, #0
   12434:	str	r0, [r6]
   12438:	b	12490 <ftello64@plt+0xc04>
   1243c:	movw	r0, #496	; 0x1f0
   12440:	movw	r4, #820	; 0x334
   12444:	movt	r0, #4
   12448:	movt	r4, #4
   1244c:	ldrb	r0, [r0]
   12450:	cmp	r0, #0
   12454:	bne	1246c <ftello64@plt+0xbe0>
   12458:	movw	r0, #516	; 0x204
   1245c:	movt	r0, #4
   12460:	ldrb	r0, [r0]
   12464:	cmp	r0, #1
   12468:	bne	12478 <ftello64@plt+0xbec>
   1246c:	movw	r0, #58287	; 0xe3af
   12470:	movt	r0, #2
   12474:	b	12480 <ftello64@plt+0xbf4>
   12478:	movw	r0, #60179	; 0xeb13
   1247c:	movt	r0, #2
   12480:	str	r0, [r6]
   12484:	movw	r0, #528	; 0x210
   12488:	movt	r0, #4
   1248c:	bl	150cc <ftello64@plt+0x3840>
   12490:	ldr	r0, [r4]
   12494:	cmp	r0, #0
   12498:	beq	124c0 <ftello64@plt+0xc34>
   1249c:	movw	r0, #820	; 0x334
   124a0:	movt	r0, #4
   124a4:	bl	150cc <ftello64@plt+0x3840>
   124a8:	movw	r0, #500	; 0x1f4
   124ac:	movt	r0, #4
   124b0:	ldr	r0, [r0]
   124b4:	cmp	r0, #0
   124b8:	bne	124d4 <ftello64@plt+0xc48>
   124bc:	b	1253c <ftello64@plt+0xcb0>
   124c0:	movw	r0, #500	; 0x1f4
   124c4:	movt	r0, #4
   124c8:	ldr	r0, [r0]
   124cc:	cmp	r0, #0
   124d0:	beq	1326c <ftello64@plt+0x19e0>
   124d4:	add	r1, sp, #56	; 0x38
   124d8:	bl	14fd8 <ftello64@plt+0x374c>
   124dc:	movw	r4, #1424	; 0x590
   124e0:	mov	r1, #1
   124e4:	mov	r2, #256	; 0x100
   124e8:	movt	r4, #4
   124ec:	mov	r0, r4
   124f0:	bl	1176c <memset@plt>
   124f4:	ldr	r0, [sp, #56]	; 0x38
   124f8:	ldr	r1, [sp, #60]	; 0x3c
   124fc:	cmp	r0, r1
   12500:	bcs	1251c <ftello64@plt+0xc90>
   12504:	mov	r2, #0
   12508:	mov	r3, r0
   1250c:	ldrb	r7, [r3], #1
   12510:	cmp	r1, r3
   12514:	strb	r2, [r4, r7]
   12518:	bne	1250c <ftello64@plt+0xc80>
   1251c:	movw	r1, #496	; 0x1f0
   12520:	movt	r1, #4
   12524:	ldrb	r1, [r1]
   12528:	cmp	r1, #1
   1252c:	moveq	r1, #0
   12530:	strbeq	r1, [r4, #32]
   12534:	strheq	r1, [r4, #9]
   12538:	bl	15c2c <ftello64@plt+0x43a0>
   1253c:	movw	r0, #508	; 0x1fc
   12540:	movt	r0, #4
   12544:	ldr	r0, [r0]
   12548:	cmp	r0, #0
   1254c:	beq	1257c <ftello64@plt+0xcf0>
   12550:	movw	r4, #1128	; 0x468
   12554:	movt	r4, #4
   12558:	mov	r1, r4
   1255c:	bl	14ea4 <ftello64@plt+0x3618>
   12560:	ldr	r0, [r4, #8]
   12564:	cmp	r0, #0
   12568:	bne	1257c <ftello64@plt+0xcf0>
   1256c:	movw	r1, #508	; 0x1fc
   12570:	mov	r0, #0
   12574:	movt	r1, #4
   12578:	str	r0, [r1]
   1257c:	movw	r0, #512	; 0x200
   12580:	movt	r0, #4
   12584:	ldr	r0, [r0]
   12588:	cmp	r0, #0
   1258c:	beq	125bc <ftello64@plt+0xd30>
   12590:	movw	r4, #1140	; 0x474
   12594:	movt	r4, #4
   12598:	mov	r1, r4
   1259c:	bl	14ea4 <ftello64@plt+0x3618>
   125a0:	ldr	r0, [r4, #8]
   125a4:	cmp	r0, #0
   125a8:	bne	125bc <ftello64@plt+0xd30>
   125ac:	movw	r1, #512	; 0x200
   125b0:	mov	r0, #0
   125b4:	movt	r1, #4
   125b8:	str	r0, [r1]
   125bc:	movw	r0, #1152	; 0x480
   125c0:	mov	r7, #0
   125c4:	movw	r9, #2036	; 0x7f4
   125c8:	movw	r5, #1164	; 0x48c
   125cc:	movt	r0, #4
   125d0:	movt	r9, #4
   125d4:	movt	r5, #4
   125d8:	str	r7, [r0]
   125dc:	str	r7, [r0, #4]
   125e0:	movw	r0, #1160	; 0x488
   125e4:	str	r7, [r9]
   125e8:	str	r7, [r5]
   125ec:	movt	r0, #4
   125f0:	str	r7, [r0]
   125f4:	movw	r0, #1124	; 0x464
   125f8:	movt	r0, #4
   125fc:	ldr	r0, [r0]
   12600:	cmp	r0, #1
   12604:	blt	12ef0 <ftello64@plt+0x1664>
   12608:	movw	r0, #1112	; 0x458
   1260c:	movw	r1, #1120	; 0x460
   12610:	movt	r0, #4
   12614:	movt	r1, #4
   12618:	ldr	r0, [r0]
   1261c:	mov	r5, r1
   12620:	ldr	r1, [r1]
   12624:	ldr	r0, [r0, r7, lsl #2]
   12628:	add	r1, r1, r7, lsl #3
   1262c:	bl	14fd8 <ftello64@plt+0x374c>
   12630:	ldr	r0, [r5]
   12634:	str	r7, [sp, #16]
   12638:	mov	r4, #0
   1263c:	ldr	r8, [r0, r7, lsl #3]!
   12640:	movw	r7, #1692	; 0x69c
   12644:	movt	r7, #4
   12648:	ldr	r5, [r0, #4]!
   1264c:	mov	sl, r8
   12650:	str	r0, [sp, #44]	; 0x2c
   12654:	movw	r0, #516	; 0x204
   12658:	movt	r0, #4
   1265c:	ldrb	r0, [r0]
   12660:	cmp	r0, #1
   12664:	bne	126d4 <ftello64@plt+0xe48>
   12668:	cmp	r8, r5
   1266c:	mov	sl, r8
   12670:	bcs	126a0 <ftello64@plt+0xe14>
   12674:	bl	116f4 <__ctype_b_loc@plt>
   12678:	ldr	r0, [r0]
   1267c:	mov	sl, r8
   12680:	ldrb	r1, [sl]
   12684:	add	r1, r0, r1, lsl #1
   12688:	ldrb	r1, [r1, #1]
   1268c:	tst	r1, #32
   12690:	bne	126a0 <ftello64@plt+0xe14>
   12694:	add	sl, sl, #1
   12698:	cmp	sl, r5
   1269c:	bcc	12680 <ftello64@plt+0xdf4>
   126a0:	sub	r4, sl, r8
   126a4:	cmp	sl, r5
   126a8:	bcs	126d4 <ftello64@plt+0xe48>
   126ac:	bl	116f4 <__ctype_b_loc@plt>
   126b0:	ldr	r0, [r0]
   126b4:	ldrb	r1, [sl]
   126b8:	add	r1, r0, r1, lsl #1
   126bc:	ldrb	r1, [r1, #1]
   126c0:	tst	r1, #32
   126c4:	beq	126d4 <ftello64@plt+0xe48>
   126c8:	add	sl, sl, #1
   126cc:	cmp	sl, r5
   126d0:	bcc	126b4 <ftello64@plt+0xe28>
   126d4:	cmp	r8, r5
   126d8:	bcs	12e68 <ftello64@plt+0x15dc>
   126dc:	str	r8, [sp, #24]
   126e0:	ldr	r0, [r6]
   126e4:	cmp	r0, #0
   126e8:	beq	1273c <ftello64@plt+0xeb0>
   126ec:	movw	r0, #1680	; 0x690
   126f0:	sub	r2, r5, r8
   126f4:	mov	r1, r8
   126f8:	mov	r3, #0
   126fc:	movt	r0, #4
   12700:	str	r2, [sp]
   12704:	str	r0, [sp, #4]
   12708:	add	r0, r6, #4
   1270c:	bl	1d3e8 <ftello64@plt+0xbb5c>
   12710:	cmn	r0, #1
   12714:	beq	1273c <ftello64@plt+0xeb0>
   12718:	cmp	r0, #0
   1271c:	beq	149e4 <ftello64@plt+0x3158>
   12720:	cmn	r0, #2
   12724:	beq	149e0 <ftello64@plt+0x3154>
   12728:	movw	r0, #1680	; 0x690
   1272c:	movt	r0, #4
   12730:	ldr	r0, [r0, #8]
   12734:	ldr	r0, [r0]
   12738:	add	r5, r8, r0
   1273c:	mov	r1, r5
   12740:	str	r4, [sp, #52]	; 0x34
   12744:	str	r5, [sp, #48]	; 0x30
   12748:	mov	r9, r1
   1274c:	cmp	r1, r8
   12750:	bls	12774 <ftello64@plt+0xee8>
   12754:	bl	116f4 <__ctype_b_loc@plt>
   12758:	mov	r1, r9
   1275c:	ldr	r0, [r0]
   12760:	ldrb	r2, [r1, #-1]!
   12764:	add	r0, r0, r2, lsl #1
   12768:	ldrb	r0, [r0, #1]
   1276c:	tst	r0, #32
   12770:	bne	12748 <ftello64@plt+0xebc>
   12774:	movw	r4, #820	; 0x334
   12778:	mov	r5, r8
   1277c:	movt	r4, #4
   12780:	b	127c0 <ftello64@plt+0xf34>
   12784:	ldr	r3, [sp, #36]	; 0x24
   12788:	ldr	r1, [sp, #32]
   1278c:	sub	r0, r8, r6
   12790:	str	r6, [r1, r3, lsl #5]!
   12794:	sub	r6, r9, r6
   12798:	ldr	r2, [sp, #40]	; 0x28
   1279c:	str	r2, [r1, #4]
   127a0:	str	r0, [r1, #8]
   127a4:	ldr	r0, [sp, #16]
   127a8:	str	r6, [r1, #12]
   127ac:	str	r0, [r1, #24]
   127b0:	movw	r1, #2036	; 0x7f4
   127b4:	add	r0, r3, #1
   127b8:	movt	r1, #4
   127bc:	str	r0, [r1]
   127c0:	mov	r6, r5
   127c4:	b	127cc <ftello64@plt+0xf40>
   127c8:	add	r6, r6, #1
   127cc:	ldr	r0, [r4]
   127d0:	cmp	r0, #0
   127d4:	beq	12820 <ftello64@plt+0xf94>
   127d8:	sub	r2, r9, r6
   127dc:	add	r0, r4, #4
   127e0:	mov	r1, r6
   127e4:	mov	r3, #0
   127e8:	stm	sp, {r2, r7}
   127ec:	bl	1d3e8 <ftello64@plt+0xbb5c>
   127f0:	cmn	r0, #1
   127f4:	beq	12e48 <ftello64@plt+0x15bc>
   127f8:	cmn	r0, #2
   127fc:	beq	149e0 <ftello64@plt+0x3154>
   12800:	ldmib	r7, {r0, r1}
   12804:	ldr	r1, [r1]
   12808:	ldr	r0, [r0]
   1280c:	add	r5, r6, r1
   12810:	add	r6, r6, r0
   12814:	cmp	r5, r6
   12818:	beq	127c8 <ftello64@plt+0xf3c>
   1281c:	b	12880 <ftello64@plt+0xff4>
   12820:	movw	r1, #1424	; 0x590
   12824:	cmp	r6, r9
   12828:	movt	r1, #4
   1282c:	bcs	1284c <ftello64@plt+0xfc0>
   12830:	ldrb	r0, [r6]
   12834:	ldrb	r0, [r1, r0]
   12838:	cmp	r0, #0
   1283c:	bne	1284c <ftello64@plt+0xfc0>
   12840:	add	r6, r6, #1
   12844:	cmp	r6, r9
   12848:	bcc	12830 <ftello64@plt+0xfa4>
   1284c:	cmp	r6, r9
   12850:	beq	12e48 <ftello64@plt+0x15bc>
   12854:	bcs	127c8 <ftello64@plt+0xf3c>
   12858:	mov	r5, r6
   1285c:	ldrb	r0, [r5]
   12860:	ldrb	r0, [r1, r0]
   12864:	cmp	r0, #0
   12868:	beq	12878 <ftello64@plt+0xfec>
   1286c:	add	r5, r5, #1
   12870:	cmp	r5, r9
   12874:	bcc	1285c <ftello64@plt+0xfd0>
   12878:	cmp	r5, r6
   1287c:	beq	127c8 <ftello64@plt+0xf3c>
   12880:	movw	r0, #1160	; 0x488
   12884:	sub	r1, r5, r6
   12888:	movt	r0, #4
   1288c:	str	r1, [sp, #40]	; 0x28
   12890:	ldr	r0, [r0]
   12894:	cmp	r1, r0
   12898:	ldrgt	r1, [sp, #40]	; 0x28
   1289c:	movwgt	r0, #1160	; 0x488
   128a0:	movtgt	r0, #4
   128a4:	strgt	r1, [r0]
   128a8:	movw	r0, #516	; 0x204
   128ac:	movt	r0, #4
   128b0:	ldrb	r0, [r0]
   128b4:	cmp	r0, #1
   128b8:	beq	128c4 <ftello64@plt+0x1038>
   128bc:	b	1295c <ftello64@plt+0x10d0>
   128c0:	add	sl, sl, #1
   128c4:	cmp	sl, r6
   128c8:	bcs	12954 <ftello64@plt+0x10c8>
   128cc:	ldrb	r0, [sl]
   128d0:	cmp	r0, #10
   128d4:	bne	128c0 <ftello64@plt+0x1034>
   128d8:	movw	r0, #1152	; 0x480
   128dc:	add	sl, sl, #1
   128e0:	movt	r0, #4
   128e4:	str	sl, [sp, #24]
   128e8:	mov	r2, r0
   128ec:	ldrd	r0, [r0]
   128f0:	adds	r0, r0, #1
   128f4:	adc	r1, r1, #0
   128f8:	strd	r0, [r2]
   128fc:	ldr	r0, [sp, #44]	; 0x2c
   12900:	ldr	r4, [r0]
   12904:	cmp	sl, r4
   12908:	bcs	12938 <ftello64@plt+0x10ac>
   1290c:	bl	116f4 <__ctype_b_loc@plt>
   12910:	ldr	r0, [r0]
   12914:	ldr	sl, [sp, #24]
   12918:	ldrb	r1, [sl]
   1291c:	add	r1, r0, r1, lsl #1
   12920:	ldrb	r1, [r1, #1]
   12924:	tst	r1, #32
   12928:	bne	12938 <ftello64@plt+0x10ac>
   1292c:	add	sl, sl, #1
   12930:	cmp	sl, r4
   12934:	bcc	12918 <ftello64@plt+0x108c>
   12938:	ldr	r0, [sp, #24]
   1293c:	movw	r4, #820	; 0x334
   12940:	movt	r4, #4
   12944:	sub	r0, sl, r0
   12948:	str	r0, [sp, #52]	; 0x34
   1294c:	cmp	sl, r6
   12950:	bcc	128cc <ftello64@plt+0x1040>
   12954:	cmp	sl, r6
   12958:	bhi	127c0 <ftello64@plt+0xf34>
   1295c:	movw	r0, #508	; 0x1fc
   12960:	movt	r0, #4
   12964:	ldr	r0, [r0]
   12968:	cmp	r0, #0
   1296c:	beq	12ac0 <ftello64@plt+0x1234>
   12970:	movw	r0, #1128	; 0x468
   12974:	movt	r0, #4
   12978:	ldr	r0, [r0, #8]
   1297c:	cmp	r0, #1
   12980:	blt	12ac0 <ftello64@plt+0x1234>
   12984:	sub	r1, r0, #1
   12988:	movw	r0, #504	; 0x1f8
   1298c:	movt	r0, #4
   12990:	ldrb	r0, [r0]
   12994:	str	r0, [sp, #20]
   12998:	movw	r0, #1128	; 0x468
   1299c:	movt	r0, #4
   129a0:	ldr	r0, [r0]
   129a4:	str	r0, [sp, #36]	; 0x24
   129a8:	mov	r0, #0
   129ac:	str	r0, [sp, #28]
   129b0:	add	r0, r1, r0
   129b4:	str	r1, [sp, #32]
   129b8:	ldr	r1, [sp, #36]	; 0x24
   129bc:	add	r0, r0, r0, lsr #31
   129c0:	asr	r0, r0, #1
   129c4:	add	r1, r1, r0, lsl #3
   129c8:	ldr	ip, [r1, #4]
   129cc:	ldr	r1, [sp, #40]	; 0x28
   129d0:	cmp	r1, ip
   129d4:	mov	r2, ip
   129d8:	movlt	r2, r1
   129dc:	ldr	r1, [sp, #20]
   129e0:	cmp	r1, #0
   129e4:	beq	12a30 <ftello64@plt+0x11a4>
   129e8:	cmp	r2, #1
   129ec:	blt	12a60 <ftello64@plt+0x11d4>
   129f0:	ldr	r1, [sp, #36]	; 0x24
   129f4:	mov	lr, #0
   129f8:	ldr	r4, [r1, r0, lsl #3]
   129fc:	ldrb	r1, [r4, lr]
   12a00:	movw	r3, #1168	; 0x490
   12a04:	movt	r3, #4
   12a08:	mov	r7, r3
   12a0c:	ldrb	r1, [r3, r1]
   12a10:	ldrb	r3, [r6, lr]
   12a14:	ldrb	r3, [r7, r3]
   12a18:	subs	r3, r3, r1
   12a1c:	bne	12a74 <ftello64@plt+0x11e8>
   12a20:	add	lr, lr, #1
   12a24:	cmp	lr, r2
   12a28:	blt	129fc <ftello64@plt+0x1170>
   12a2c:	b	12a60 <ftello64@plt+0x11d4>
   12a30:	cmp	r2, #1
   12a34:	blt	12a60 <ftello64@plt+0x11d4>
   12a38:	ldr	r1, [sp, #36]	; 0x24
   12a3c:	ldr	r4, [r1, r0, lsl #3]
   12a40:	mov	r1, #0
   12a44:	ldrb	r3, [r4, r1]
   12a48:	ldrb	r7, [r6, r1]
   12a4c:	subs	r3, r7, r3
   12a50:	bne	12a74 <ftello64@plt+0x11e8>
   12a54:	add	r1, r1, #1
   12a58:	cmp	r1, r2
   12a5c:	blt	12a44 <ftello64@plt+0x11b8>
   12a60:	ldr	r1, [sp, #40]	; 0x28
   12a64:	cmp	r1, ip
   12a68:	blt	12aa0 <ftello64@plt+0x1214>
   12a6c:	bgt	12a7c <ftello64@plt+0x11f0>
   12a70:	b	12c74 <ftello64@plt+0x13e8>
   12a74:	cmn	r3, #1
   12a78:	ble	12aa0 <ftello64@plt+0x1214>
   12a7c:	ldr	r1, [sp, #32]
   12a80:	movw	r4, #820	; 0x334
   12a84:	movw	r7, #1692	; 0x69c
   12a88:	add	r0, r0, #1
   12a8c:	movt	r4, #4
   12a90:	movt	r7, #4
   12a94:	cmp	r0, r1
   12a98:	ble	129ac <ftello64@plt+0x1120>
   12a9c:	b	12ac0 <ftello64@plt+0x1234>
   12aa0:	sub	r1, r0, #1
   12aa4:	ldr	r0, [sp, #28]
   12aa8:	movw	r4, #820	; 0x334
   12aac:	movw	r7, #1692	; 0x69c
   12ab0:	movt	r4, #4
   12ab4:	movt	r7, #4
   12ab8:	cmp	r0, r1
   12abc:	ble	129ac <ftello64@plt+0x1120>
   12ac0:	movw	r0, #512	; 0x200
   12ac4:	movt	r0, #4
   12ac8:	ldr	r0, [r0]
   12acc:	cmp	r0, #0
   12ad0:	beq	12c20 <ftello64@plt+0x1394>
   12ad4:	movw	r0, #1140	; 0x474
   12ad8:	movt	r0, #4
   12adc:	ldr	r0, [r0, #8]
   12ae0:	cmp	r0, #1
   12ae4:	blt	127c0 <ftello64@plt+0xf34>
   12ae8:	sub	r1, r0, #1
   12aec:	movw	r0, #504	; 0x1f8
   12af0:	movt	r0, #4
   12af4:	ldrb	r0, [r0]
   12af8:	str	r0, [sp, #20]
   12afc:	movw	r0, #1140	; 0x474
   12b00:	movt	r0, #4
   12b04:	ldr	r0, [r0]
   12b08:	str	r0, [sp, #36]	; 0x24
   12b0c:	mov	r0, #0
   12b10:	str	r0, [sp, #28]
   12b14:	add	r0, r1, r0
   12b18:	str	r1, [sp, #32]
   12b1c:	ldr	r1, [sp, #36]	; 0x24
   12b20:	add	r0, r0, r0, lsr #31
   12b24:	asr	r0, r0, #1
   12b28:	add	r1, r1, r0, lsl #3
   12b2c:	ldr	ip, [r1, #4]
   12b30:	ldr	r1, [sp, #40]	; 0x28
   12b34:	cmp	r1, ip
   12b38:	mov	r2, ip
   12b3c:	movlt	r2, r1
   12b40:	ldr	r1, [sp, #20]
   12b44:	cmp	r1, #0
   12b48:	beq	12b94 <ftello64@plt+0x1308>
   12b4c:	cmp	r2, #1
   12b50:	blt	12bc4 <ftello64@plt+0x1338>
   12b54:	ldr	r1, [sp, #36]	; 0x24
   12b58:	mov	lr, #0
   12b5c:	ldr	r4, [r1, r0, lsl #3]
   12b60:	ldrb	r1, [r4, lr]
   12b64:	movw	r3, #1168	; 0x490
   12b68:	movt	r3, #4
   12b6c:	mov	r7, r3
   12b70:	ldrb	r1, [r3, r1]
   12b74:	ldrb	r3, [r6, lr]
   12b78:	ldrb	r3, [r7, r3]
   12b7c:	subs	r3, r3, r1
   12b80:	bne	12be8 <ftello64@plt+0x135c>
   12b84:	add	lr, lr, #1
   12b88:	cmp	lr, r2
   12b8c:	blt	12b60 <ftello64@plt+0x12d4>
   12b90:	b	12bc4 <ftello64@plt+0x1338>
   12b94:	cmp	r2, #1
   12b98:	blt	12bc4 <ftello64@plt+0x1338>
   12b9c:	ldr	r1, [sp, #36]	; 0x24
   12ba0:	ldr	r4, [r1, r0, lsl #3]
   12ba4:	mov	r1, #0
   12ba8:	ldrb	r3, [r4, r1]
   12bac:	ldrb	r7, [r6, r1]
   12bb0:	subs	r3, r7, r3
   12bb4:	bne	12be8 <ftello64@plt+0x135c>
   12bb8:	add	r1, r1, #1
   12bbc:	cmp	r1, r2
   12bc0:	blt	12ba8 <ftello64@plt+0x131c>
   12bc4:	ldr	r1, [sp, #40]	; 0x28
   12bc8:	movw	r4, #820	; 0x334
   12bcc:	movw	r7, #1692	; 0x69c
   12bd0:	movt	r4, #4
   12bd4:	movt	r7, #4
   12bd8:	cmp	r1, ip
   12bdc:	blt	12c0c <ftello64@plt+0x1380>
   12be0:	bgt	12c00 <ftello64@plt+0x1374>
   12be4:	b	12c20 <ftello64@plt+0x1394>
   12be8:	movw	r4, #820	; 0x334
   12bec:	movw	r7, #1692	; 0x69c
   12bf0:	cmn	r3, #1
   12bf4:	movt	r4, #4
   12bf8:	movt	r7, #4
   12bfc:	ble	12c0c <ftello64@plt+0x1380>
   12c00:	ldr	r1, [sp, #32]
   12c04:	add	r0, r0, #1
   12c08:	b	12c14 <ftello64@plt+0x1388>
   12c0c:	sub	r1, r0, #1
   12c10:	ldr	r0, [sp, #28]
   12c14:	cmp	r0, r1
   12c18:	ble	12b10 <ftello64@plt+0x1284>
   12c1c:	b	127c0 <ftello64@plt+0xf34>
   12c20:	movw	r7, #2036	; 0x7f4
   12c24:	movw	r1, #1704	; 0x6a8
   12c28:	movt	r7, #4
   12c2c:	movt	r1, #4
   12c30:	ldr	r2, [r7]
   12c34:	ldr	r0, [r1]
   12c38:	cmp	r2, r0
   12c3c:	str	r2, [sp, #36]	; 0x24
   12c40:	bne	12c88 <ftello64@plt+0x13fc>
   12c44:	movw	r0, #2040	; 0x7f8
   12c48:	mov	r2, #32
   12c4c:	movt	r0, #4
   12c50:	ldr	r0, [r0]
   12c54:	bl	2a484 <ftello64@plt+0x18bf8>
   12c58:	movw	r1, #2040	; 0x7f8
   12c5c:	str	r0, [sp, #32]
   12c60:	movt	r1, #4
   12c64:	str	r0, [r1]
   12c68:	ldr	r0, [r7]
   12c6c:	str	r0, [sp, #36]	; 0x24
   12c70:	b	12c98 <ftello64@plt+0x140c>
   12c74:	movw	r4, #820	; 0x334
   12c78:	movw	r7, #1692	; 0x69c
   12c7c:	movt	r4, #4
   12c80:	movt	r7, #4
   12c84:	b	127c0 <ftello64@plt+0xf34>
   12c88:	movw	r0, #2040	; 0x7f8
   12c8c:	movt	r0, #4
   12c90:	ldr	r0, [r0]
   12c94:	str	r0, [sp, #32]
   12c98:	movw	r0, #517	; 0x205
   12c9c:	movw	r7, #1692	; 0x69c
   12ca0:	movt	r0, #4
   12ca4:	movt	r7, #4
   12ca8:	ldrb	r0, [r0]
   12cac:	cmp	r0, #1
   12cb0:	beq	12d10 <ftello64@plt+0x1484>
   12cb4:	movw	r0, #516	; 0x204
   12cb8:	movt	r0, #4
   12cbc:	ldrb	r0, [r0]
   12cc0:	cmp	r0, #1
   12cc4:	bne	12784 <ftello64@plt+0xef8>
   12cc8:	ldr	r0, [sp, #36]	; 0x24
   12ccc:	ldr	r1, [sp, #32]
   12cd0:	add	r0, r1, r0, lsl #5
   12cd4:	ldr	r1, [sp, #24]
   12cd8:	sub	r2, r1, r6
   12cdc:	asr	r3, r2, #31
   12ce0:	strd	r2, [r0, #16]
   12ce4:	movw	r2, #1164	; 0x48c
   12ce8:	mov	r0, #1
   12cec:	movt	r2, #4
   12cf0:	ldr	r3, [sp, #52]	; 0x34
   12cf4:	ldr	r1, [r2]
   12cf8:	cmp	r3, r1
   12cfc:	strgt	r3, [r2]
   12d00:	cmp	r0, #0
   12d04:	bne	12dc0 <ftello64@plt+0x1534>
   12d08:	b	12784 <ftello64@plt+0xef8>
   12d0c:	add	sl, sl, #1
   12d10:	cmp	sl, r6
   12d14:	bcs	12d90 <ftello64@plt+0x1504>
   12d18:	ldrb	r0, [sl]
   12d1c:	cmp	r0, #10
   12d20:	bne	12d0c <ftello64@plt+0x1480>
   12d24:	movw	r0, #1152	; 0x480
   12d28:	add	sl, sl, #1
   12d2c:	movt	r0, #4
   12d30:	str	sl, [sp, #24]
   12d34:	mov	r2, r0
   12d38:	ldrd	r0, [r0]
   12d3c:	adds	r0, r0, #1
   12d40:	adc	r1, r1, #0
   12d44:	strd	r0, [r2]
   12d48:	ldr	r0, [sp, #44]	; 0x2c
   12d4c:	ldr	r4, [r0]
   12d50:	cmp	sl, r4
   12d54:	bcs	12d80 <ftello64@plt+0x14f4>
   12d58:	bl	116f4 <__ctype_b_loc@plt>
   12d5c:	ldr	r0, [r0]
   12d60:	ldrb	r1, [sl]
   12d64:	add	r1, r0, r1, lsl #1
   12d68:	ldrb	r1, [r1, #1]
   12d6c:	tst	r1, #32
   12d70:	bne	12d80 <ftello64@plt+0x14f4>
   12d74:	add	sl, sl, #1
   12d78:	cmp	sl, r4
   12d7c:	bcc	12d60 <ftello64@plt+0x14d4>
   12d80:	movw	r4, #820	; 0x334
   12d84:	movt	r4, #4
   12d88:	cmp	sl, r6
   12d8c:	bcc	12d18 <ftello64@plt+0x148c>
   12d90:	ldr	r0, [sp, #36]	; 0x24
   12d94:	ldr	r1, [sp, #32]
   12d98:	add	r0, r1, r0, lsl #5
   12d9c:	movw	r1, #1152	; 0x480
   12da0:	movt	r1, #4
   12da4:	ldrd	r2, [r1]
   12da8:	strd	r2, [r0, #16]
   12dac:	movw	r0, #516	; 0x204
   12db0:	movt	r0, #4
   12db4:	ldrb	r0, [r0]
   12db8:	cmp	r0, #0
   12dbc:	beq	12784 <ftello64@plt+0xef8>
   12dc0:	ldr	r0, [sp, #24]
   12dc4:	cmp	r0, r8
   12dc8:	bne	12784 <ftello64@plt+0xef8>
   12dcc:	cmp	r8, r9
   12dd0:	mov	r2, r8
   12dd4:	bcs	12e04 <ftello64@plt+0x1578>
   12dd8:	bl	116f4 <__ctype_b_loc@plt>
   12ddc:	ldr	r0, [r0]
   12de0:	mov	r2, r8
   12de4:	ldrb	r1, [r2]
   12de8:	add	r1, r0, r1, lsl #1
   12dec:	ldrb	r1, [r1, #1]
   12df0:	tst	r1, #32
   12df4:	bne	12e04 <ftello64@plt+0x1578>
   12df8:	add	r2, r2, #1
   12dfc:	cmp	r2, r9
   12e00:	bcc	12de4 <ftello64@plt+0x1558>
   12e04:	cmp	r2, r9
   12e08:	bcs	12e3c <ftello64@plt+0x15b0>
   12e0c:	str	r2, [sp, #28]
   12e10:	bl	116f4 <__ctype_b_loc@plt>
   12e14:	ldr	r2, [sp, #28]
   12e18:	ldr	r0, [r0]
   12e1c:	ldrb	r1, [r2]
   12e20:	add	r1, r0, r1, lsl #1
   12e24:	ldrb	r1, [r1, #1]
   12e28:	tst	r1, #32
   12e2c:	beq	12e3c <ftello64@plt+0x15b0>
   12e30:	add	r2, r2, #1
   12e34:	cmp	r2, r9
   12e38:	bcc	12e1c <ftello64@plt+0x1590>
   12e3c:	str	r8, [sp, #24]
   12e40:	mov	r8, r2
   12e44:	b	12784 <ftello64@plt+0xef8>
   12e48:	ldr	r0, [sp, #44]	; 0x2c
   12e4c:	ldr	r8, [sp, #48]	; 0x30
   12e50:	ldr	r4, [sp, #52]	; 0x34
   12e54:	movw	r6, #528	; 0x210
   12e58:	movt	r6, #4
   12e5c:	ldr	r5, [r0]
   12e60:	cmp	r8, r5
   12e64:	bcc	126e0 <ftello64@plt+0xe54>
   12e68:	movw	r0, #1152	; 0x480
   12e6c:	ldr	r7, [sp, #16]
   12e70:	movt	r0, #4
   12e74:	mov	r2, r0
   12e78:	ldrd	r0, [r0]
   12e7c:	adds	r0, r0, #1
   12e80:	adc	r1, r1, #0
   12e84:	strd	r0, [r2]
   12e88:	movw	r2, #1116	; 0x45c
   12e8c:	movt	r2, #4
   12e90:	ldr	r2, [r2]
   12e94:	str	r0, [r2, r7, lsl #3]!
   12e98:	movw	r0, #1124	; 0x464
   12e9c:	add	r7, r7, #1
   12ea0:	str	r1, [r2, #4]
   12ea4:	movt	r0, #4
   12ea8:	ldr	r0, [r0]
   12eac:	cmp	r7, r0
   12eb0:	blt	12608 <ftello64@plt+0xd7c>
   12eb4:	movw	r6, #2036	; 0x7f4
   12eb8:	movw	r5, #1164	; 0x48c
   12ebc:	movt	r6, #4
   12ec0:	movt	r5, #4
   12ec4:	ldr	r1, [r6]
   12ec8:	mov	r9, r6
   12ecc:	cmp	r1, #0
   12ed0:	beq	12ef0 <ftello64@plt+0x1664>
   12ed4:	movw	r0, #2040	; 0x7f8
   12ed8:	movw	r3, #21100	; 0x526c
   12edc:	mov	r2, #32
   12ee0:	movt	r0, #4
   12ee4:	movt	r3, #1
   12ee8:	ldr	r0, [r0]
   12eec:	bl	11838 <qsort@plt>
   12ef0:	movw	r0, #517	; 0x205
   12ef4:	movt	r0, #4
   12ef8:	ldrb	r0, [r0]
   12efc:	cmp	r0, #1
   12f00:	bne	13024 <ftello64@plt+0x1798>
   12f04:	movw	r1, #1124	; 0x464
   12f08:	mov	r0, #0
   12f0c:	movt	r1, #4
   12f10:	str	r0, [r5]
   12f14:	ldr	r1, [r1]
   12f18:	cmp	r1, #0
   12f1c:	beq	12fe0 <ftello64@plt+0x1754>
   12f20:	movw	r9, #1116	; 0x45c
   12f24:	movw	r5, #60324	; 0xeba4
   12f28:	movw	sl, #1112	; 0x458
   12f2c:	mov	r7, #0
   12f30:	mvn	r4, #7
   12f34:	add	r8, sp, #56	; 0x38
   12f38:	movt	r9, #4
   12f3c:	movt	r5, #2
   12f40:	movt	sl, #4
   12f44:	ldr	r2, [r9]
   12f48:	add	r0, r2, r4
   12f4c:	ldrd	r0, [r0, #8]
   12f50:	adds	r0, r0, #1
   12f54:	adc	r1, r1, #0
   12f58:	cmp	r7, #0
   12f5c:	beq	12f70 <ftello64@plt+0x16e4>
   12f60:	ldr	r3, [r2, r4]!
   12f64:	ldr	r2, [r2, #4]
   12f68:	subs	r0, r0, r3
   12f6c:	sbc	r1, r1, r2
   12f70:	stm	sp, {r0, r1}
   12f74:	mov	r0, r8
   12f78:	mov	r1, #1
   12f7c:	mov	r2, #21
   12f80:	mov	r3, r5
   12f84:	bl	11748 <__sprintf_chk@plt>
   12f88:	mov	r6, r0
   12f8c:	ldr	r0, [sl]
   12f90:	ldr	r0, [r0, r7, lsl #2]
   12f94:	cmp	r0, #0
   12f98:	beq	12fa4 <ftello64@plt+0x1718>
   12f9c:	bl	11718 <strlen@plt>
   12fa0:	add	r6, r0, r6
   12fa4:	movw	r0, #1164	; 0x48c
   12fa8:	movw	r1, #1124	; 0x464
   12fac:	add	r7, r7, #1
   12fb0:	add	r4, r4, #8
   12fb4:	movt	r0, #4
   12fb8:	movt	r1, #4
   12fbc:	ldr	r0, [r0]
   12fc0:	ldr	r1, [r1]
   12fc4:	cmp	r6, r0
   12fc8:	movwgt	r0, #1164	; 0x48c
   12fcc:	movtgt	r0, #4
   12fd0:	strgt	r6, [r0]
   12fd4:	movgt	r0, r6
   12fd8:	cmp	r7, r1
   12fdc:	bcc	12f44 <ftello64@plt+0x16b8>
   12fe0:	movw	r5, #1164	; 0x48c
   12fe4:	add	r1, r0, #1
   12fe8:	add	r0, r0, #2
   12fec:	movt	r5, #4
   12ff0:	str	r1, [r5]
   12ff4:	bl	2a2d8 <ftello64@plt+0x18a4c>
   12ff8:	movw	r1, #1708	; 0x6ac
   12ffc:	movw	r6, #2036	; 0x7f4
   13000:	movt	r1, #4
   13004:	movt	r6, #4
   13008:	str	r0, [r1]
   1300c:	movw	r0, #517	; 0x205
   13010:	mov	r9, r6
   13014:	movt	r0, #4
   13018:	ldrb	r0, [r0]
   1301c:	cmp	r0, #0
   13020:	bne	13038 <ftello64@plt+0x17ac>
   13024:	movw	r0, #516	; 0x204
   13028:	movt	r0, #4
   1302c:	ldrb	r0, [r0]
   13030:	cmp	r0, #1
   13034:	bne	1304c <ftello64@plt+0x17c0>
   13038:	movw	r0, #524	; 0x20c
   1303c:	movt	r0, #4
   13040:	ldrb	r0, [r0]
   13044:	cmp	r0, #0
   13048:	beq	130e4 <ftello64@plt+0x1858>
   1304c:	movw	r0, #364	; 0x16c
   13050:	movt	r0, #4
   13054:	ldr	r0, [r0]
   13058:	cmn	r0, #1
   1305c:	bgt	13070 <ftello64@plt+0x17e4>
   13060:	movw	r1, #364	; 0x16c
   13064:	mov	r0, #0
   13068:	movt	r1, #4
   1306c:	str	r0, [r1]
   13070:	movw	r1, #1716	; 0x6b4
   13074:	lsr	r4, r0, #1
   13078:	movw	r8, #1724	; 0x6bc
   1307c:	movt	r1, #4
   13080:	movt	r8, #4
   13084:	str	r4, [r1]
   13088:	movw	r1, #360	; 0x168
   1308c:	str	r4, [r8]
   13090:	movt	r1, #4
   13094:	ldr	r1, [r1]
   13098:	rsb	r5, r1, r0, lsr #1
   1309c:	movw	r0, #1720	; 0x6b8
   130a0:	movt	r0, #4
   130a4:	str	r5, [r0]
   130a8:	movw	r0, #368	; 0x170
   130ac:	movt	r0, #4
   130b0:	ldr	r0, [r0]
   130b4:	cmp	r0, #0
   130b8:	ldrbne	r1, [r0]
   130bc:	cmpne	r1, #0
   130c0:	bne	1311c <ftello64@plt+0x1890>
   130c4:	movw	r1, #368	; 0x170
   130c8:	mov	r0, #0
   130cc:	movt	r1, #4
   130d0:	str	r0, [r1]
   130d4:	movw	r0, #1728	; 0x6c0
   130d8:	movt	r0, #4
   130dc:	ldr	r0, [r0]
   130e0:	b	1312c <ftello64@plt+0x18a0>
   130e4:	movw	r1, #360	; 0x168
   130e8:	ldr	r0, [r5]
   130ec:	movt	r1, #4
   130f0:	ldr	r1, [r1]
   130f4:	add	r0, r1, r0
   130f8:	movw	r1, #364	; 0x16c
   130fc:	movt	r1, #4
   13100:	mov	r2, r1
   13104:	ldr	r1, [r1]
   13108:	sub	r0, r1, r0
   1310c:	str	r0, [r2]
   13110:	cmn	r0, #1
   13114:	bgt	13070 <ftello64@plt+0x17e4>
   13118:	b	13060 <ftello64@plt+0x17d4>
   1311c:	bl	11718 <strlen@plt>
   13120:	movw	r1, #1728	; 0x6c0
   13124:	movt	r1, #4
   13128:	str	r0, [r1]
   1312c:	movw	r1, #496	; 0x1f0
   13130:	lsl	r0, r0, #1
   13134:	movt	r1, #4
   13138:	ldrb	r1, [r1]
   1313c:	cmp	r1, #0
   13140:	beq	1314c <ftello64@plt+0x18c0>
   13144:	orr	r0, r0, #1
   13148:	b	13160 <ftello64@plt+0x18d4>
   1314c:	sub	r1, r5, r0
   13150:	movw	r2, #1720	; 0x6b8
   13154:	bic	r1, r1, r1, asr #31
   13158:	movt	r2, #4
   1315c:	str	r1, [r2]
   13160:	sub	r0, r4, r0
   13164:	str	r0, [r8]
   13168:	bl	116f4 <__ctype_b_loc@plt>
   1316c:	ldr	r1, [r0]
   13170:	str	r0, [sp, #48]	; 0x30
   13174:	movw	r0, #1732	; 0x6c4
   13178:	mov	r2, #0
   1317c:	vmov.i8	d16, #1	; 0x01
   13180:	movt	r0, #4
   13184:	vld1.16	{d18-d19}, [r1]!
   13188:	add	r3, r0, r2
   1318c:	add	r2, r2, #8
   13190:	cmp	r2, #256	; 0x100
   13194:	vshr.u16	q9, q9, #13
   13198:	vmovn.i16	d17, q9
   1319c:	vand	d17, d17, d16
   131a0:	vst1.8	{d17}, [r3]
   131a4:	bne	13184 <ftello64@plt+0x18f8>
   131a8:	movw	r2, #520	; 0x208
   131ac:	movw	r4, #820	; 0x334
   131b0:	mov	r1, #1
   131b4:	movt	r2, #4
   131b8:	movt	r4, #4
   131bc:	strb	r1, [r0, #12]
   131c0:	ldr	r2, [r2]
   131c4:	cmp	r2, #2
   131c8:	beq	131f8 <ftello64@plt+0x196c>
   131cc:	cmp	r2, #3
   131d0:	bne	131fc <ftello64@plt+0x1970>
   131d4:	mov	r1, #1
   131d8:	strb	r1, [r0, #123]	; 0x7b
   131dc:	strb	r1, [r0, #95]	; 0x5f
   131e0:	strb	r1, [r0, #125]	; 0x7d
   131e4:	strb	r1, [r0, #92]	; 0x5c
   131e8:	movw	r1, #257	; 0x101
   131ec:	movt	r1, #257	; 0x101
   131f0:	str	r1, [r0, #35]	; 0x23
   131f4:	b	131fc <ftello64@plt+0x1970>
   131f8:	strb	r1, [r0, #34]	; 0x22
   131fc:	movw	r0, #1988	; 0x7c4
   13200:	mov	r1, #0
   13204:	movt	r0, #4
   13208:	str	r1, [r0]
   1320c:	str	r1, [r0, #4]
   13210:	movw	r0, #1996	; 0x7cc
   13214:	movt	r0, #4
   13218:	strb	r1, [r0]
   1321c:	movw	r0, #2000	; 0x7d0
   13220:	movt	r0, #4
   13224:	str	r1, [r0]
   13228:	str	r1, [r0, #4]
   1322c:	movw	r0, #2008	; 0x7d8
   13230:	movt	r0, #4
   13234:	strb	r1, [r0]
   13238:	ldr	r0, [r9]
   1323c:	cmp	r0, #1
   13240:	blt	149d4 <ftello64@plt+0x3148>
   13244:	movw	r0, #2040	; 0x7f8
   13248:	movw	sl, #1424	; 0x590
   1324c:	movw	r5, #484	; 0x1e4
   13250:	movt	r0, #4
   13254:	movt	sl, #4
   13258:	movt	r5, #4
   1325c:	ldr	r9, [r0]
   13260:	mov	r0, #0
   13264:	str	r0, [sp, #36]	; 0x24
   13268:	b	133b4 <ftello64@plt+0x1b28>
   1326c:	movw	r0, #496	; 0x1f0
   13270:	movt	r0, #4
   13274:	ldrb	r0, [r0]
   13278:	cmp	r0, #0
   1327c:	beq	132a8 <ftello64@plt+0x1a1c>
   13280:	movw	r4, #1424	; 0x590
   13284:	mov	r1, #1
   13288:	mov	r2, #256	; 0x100
   1328c:	movt	r4, #4
   13290:	mov	r0, r4
   13294:	bl	1176c <memset@plt>
   13298:	mov	r0, #0
   1329c:	strb	r0, [r4, #32]
   132a0:	strh	r0, [r4, #9]
   132a4:	b	1253c <ftello64@plt+0xcb0>
   132a8:	movw	r5, #1424	; 0x590
   132ac:	mov	r4, #0
   132b0:	movt	r5, #4
   132b4:	bl	116f4 <__ctype_b_loc@plt>
   132b8:	ldr	r1, [r0]
   132bc:	add	r1, r1, r4
   132c0:	add	r4, r4, #2
   132c4:	ldrh	r1, [r1]
   132c8:	cmp	r4, #512	; 0x200
   132cc:	ubfx	r1, r1, #10, #1
   132d0:	strb	r1, [r5], #1
   132d4:	bne	132b8 <ftello64@plt+0x1a2c>
   132d8:	b	1253c <ftello64@plt+0xcb0>
   132dc:	mov	r1, #32
   132e0:	bl	117d8 <__overflow@plt>
   132e4:	b	13308 <ftello64@plt+0x1a7c>
   132e8:	ldr	r0, [r5]
   132ec:	ldr	r1, [r0, #20]
   132f0:	ldr	r2, [r0, #24]
   132f4:	cmp	r1, r2
   132f8:	bcs	132dc <ftello64@plt+0x1a50>
   132fc:	add	r2, r1, #1
   13300:	str	r2, [r0, #20]
   13304:	strb	r7, [r1]
   13308:	sub	r4, r4, #1
   1330c:	cmp	r4, #1
   13310:	bgt	132e8 <ftello64@plt+0x1a5c>
   13314:	b	148ec <ftello64@plt+0x3060>
   13318:	mov	r1, #10
   1331c:	bl	117d8 <__overflow@plt>
   13320:	b	149a8 <ftello64@plt+0x311c>
   13324:	mov	r1, #123	; 0x7b
   13328:	bl	117d8 <__overflow@plt>
   1332c:	b	13e34 <ftello64@plt+0x25a8>
   13330:	mov	r1, #125	; 0x7d
   13334:	bl	117d8 <__overflow@plt>
   13338:	b	13f48 <ftello64@plt+0x26bc>
   1333c:	mov	r1, #10
   13340:	bl	117d8 <__overflow@plt>
   13344:	b	149b0 <ftello64@plt+0x3124>
   13348:	mov	r1, #34	; 0x22
   1334c:	bl	117d8 <__overflow@plt>
   13350:	b	14124 <ftello64@plt+0x2898>
   13354:	mov	r1, #34	; 0x22
   13358:	bl	117d8 <__overflow@plt>
   1335c:	b	14194 <ftello64@plt+0x2908>
   13360:	mov	r1, #34	; 0x22
   13364:	bl	117d8 <__overflow@plt>
   13368:	b	14204 <ftello64@plt+0x2978>
   1336c:	mov	r1, #34	; 0x22
   13370:	bl	117d8 <__overflow@plt>
   13374:	b	14264 <ftello64@plt+0x29d8>
   13378:	mov	r1, #10
   1337c:	bl	117d8 <__overflow@plt>
   13380:	b	142e8 <ftello64@plt+0x2a5c>
   13384:	mov	r1, #123	; 0x7b
   13388:	bl	117d8 <__overflow@plt>
   1338c:	b	13fa4 <ftello64@plt+0x2718>
   13390:	mov	r1, #125	; 0x7d
   13394:	bl	117d8 <__overflow@plt>
   13398:	b	13fd0 <ftello64@plt+0x2744>
   1339c:	mov	r1, #34	; 0x22
   133a0:	bl	117d8 <__overflow@plt>
   133a4:	b	142c4 <ftello64@plt+0x2a38>
   133a8:	mov	r1, #58	; 0x3a
   133ac:	bl	117d8 <__overflow@plt>
   133b0:	b	14050 <ftello64@plt+0x27c4>
   133b4:	ldr	r7, [r9]
   133b8:	movw	r0, #2012	; 0x7dc
   133bc:	movw	r3, #1120	; 0x460
   133c0:	str	r9, [sp, #44]	; 0x2c
   133c4:	movt	r0, #4
   133c8:	movt	r3, #4
   133cc:	mov	r1, r0
   133d0:	ldr	r3, [r3]
   133d4:	str	r7, [r0]
   133d8:	str	r7, [sp, #32]
   133dc:	ldr	r0, [r9, #4]
   133e0:	add	r6, r7, r0
   133e4:	str	r6, [r1, #4]
   133e8:	ldr	r2, [r9, #24]
   133ec:	ldr	r1, [r9, #8]
   133f0:	ldr	r2, [r3, r2, lsl #3]!
   133f4:	str	r1, [sp, #28]
   133f8:	ldr	r1, [r9, #12]
   133fc:	str	r2, [sp, #52]	; 0x34
   13400:	ldr	r2, [r3, #4]
   13404:	add	r9, r7, r1
   13408:	cmp	r0, r1
   1340c:	str	r2, [sp, #40]	; 0x28
   13410:	bge	134d0 <ftello64@plt+0x1c44>
   13414:	ldr	r0, [r8]
   13418:	add	r0, r7, r0
   1341c:	cmp	r6, r0
   13420:	bhi	134d0 <ftello64@plt+0x1c44>
   13424:	movw	r0, #2012	; 0x7dc
   13428:	movt	r0, #4
   1342c:	str	r6, [r0, #4]
   13430:	ldr	r0, [r4]
   13434:	cmp	r0, #0
   13438:	beq	13484 <ftello64@plt+0x1bf8>
   1343c:	mov	r0, #0
   13440:	sub	r2, r9, r6
   13444:	mov	r1, r6
   13448:	mov	r3, #0
   1344c:	str	r0, [sp]
   13450:	add	r0, r4, #4
   13454:	bl	1cf88 <ftello64@plt+0xb6fc>
   13458:	cmn	r0, #2
   1345c:	beq	149e0 <ftello64@plt+0x3154>
   13460:	cmn	r0, #1
   13464:	movweq	r0, #1
   13468:	add	r6, r6, r0
   1346c:	movw	r0, #2012	; 0x7dc
   13470:	movt	r0, #4
   13474:	ldr	r7, [r0]
   13478:	cmp	r6, r9
   1347c:	bcc	13414 <ftello64@plt+0x1b88>
   13480:	b	134d0 <ftello64@plt+0x1c44>
   13484:	ldrb	r0, [r6]
   13488:	ldrb	r0, [sl, r0]
   1348c:	cmp	r0, #0
   13490:	beq	134c4 <ftello64@plt+0x1c38>
   13494:	cmp	r6, r9
   13498:	bcs	13478 <ftello64@plt+0x1bec>
   1349c:	add	r0, r6, #1
   134a0:	mov	r6, r0
   134a4:	cmp	r0, r9
   134a8:	bcs	13478 <ftello64@plt+0x1bec>
   134ac:	mov	r0, r6
   134b0:	ldrb	r1, [r0], #1
   134b4:	ldrb	r1, [sl, r1]
   134b8:	cmp	r1, #0
   134bc:	bne	134a0 <ftello64@plt+0x1c14>
   134c0:	b	13478 <ftello64@plt+0x1bec>
   134c4:	add	r6, r6, #1
   134c8:	cmp	r6, r9
   134cc:	bcc	13414 <ftello64@plt+0x1b88>
   134d0:	ldr	r0, [r8]
   134d4:	movw	r1, #368	; 0x170
   134d8:	movt	r1, #4
   134dc:	ldr	r1, [r1]
   134e0:	add	r0, r7, r0
   134e4:	cmp	r6, r0
   134e8:	movw	r0, #2012	; 0x7dc
   134ec:	movt	r0, #4
   134f0:	strls	r6, [r0, #4]
   134f4:	ldrhi	r6, [r0, #4]
   134f8:	mov	r0, #0
   134fc:	cmp	r6, r9
   13500:	movwcc	r0, #1
   13504:	cmp	r1, #0
   13508:	movwne	r1, #1
   1350c:	cmp	r6, r7
   13510:	and	r0, r0, r1
   13514:	movw	r1, #2020	; 0x7e4
   13518:	movt	r1, #4
   1351c:	strb	r0, [r1]
   13520:	bls	13560 <ftello64@plt+0x1cd4>
   13524:	ldr	r0, [sp, #48]	; 0x30
   13528:	sub	r1, r6, #1
   1352c:	ldr	r0, [r0]
   13530:	ldrb	r2, [r1]
   13534:	add	r2, r0, r2, lsl #1
   13538:	ldrb	r2, [r2, #1]
   1353c:	tst	r2, #32
   13540:	beq	13560 <ftello64@plt+0x1cd4>
   13544:	movw	r2, #2012	; 0x7dc
   13548:	cmp	r1, r7
   1354c:	movt	r2, #4
   13550:	str	r1, [r2, #4]
   13554:	sub	r2, r1, #1
   13558:	mov	r1, r2
   1355c:	bhi	13530 <ftello64@plt+0x1ca4>
   13560:	movw	r0, #1716	; 0x6b4
   13564:	movw	r1, #1160	; 0x488
   13568:	movt	r0, #4
   1356c:	movt	r1, #4
   13570:	ldr	r0, [r0]
   13574:	ldr	r1, [r1]
   13578:	add	r2, r1, r0
   1357c:	ldr	r0, [sp, #44]	; 0x2c
   13580:	ldr	r0, [r0, #8]
   13584:	rsb	r1, r0, #0
   13588:	cmp	r2, r1
   1358c:	bge	135dc <ftello64@plt+0x1d50>
   13590:	ldr	r0, [r4]
   13594:	sub	r8, r7, r2
   13598:	cmp	r0, #0
   1359c:	beq	1365c <ftello64@plt+0x1dd0>
   135a0:	mov	r0, #0
   135a4:	mov	r1, r8
   135a8:	mov	r3, #0
   135ac:	str	r0, [sp]
   135b0:	add	r0, r4, #4
   135b4:	bl	1cf88 <ftello64@plt+0xb6fc>
   135b8:	cmn	r0, #2
   135bc:	beq	149e0 <ftello64@plt+0x3154>
   135c0:	cmn	r0, #1
   135c4:	movweq	r0, #1
   135c8:	add	r8, r8, r0
   135cc:	movw	r0, #2012	; 0x7dc
   135d0:	movt	r0, #4
   135d4:	ldr	r7, [r0]
   135d8:	b	135e0 <ftello64@plt+0x1d54>
   135dc:	add	r8, r7, r0
   135e0:	movw	r0, #2024	; 0x7e8
   135e4:	cmp	r8, r7
   135e8:	movt	r0, #4
   135ec:	str	r8, [r0]
   135f0:	str	r7, [r0, #4]
   135f4:	bcs	13654 <ftello64@plt+0x1dc8>
   135f8:	ldr	r0, [sp, #48]	; 0x30
   135fc:	mov	r1, r7
   13600:	mov	r3, r7
   13604:	ldrb	r2, [r1, #-1]!
   13608:	ldr	r0, [r0]
   1360c:	add	r2, r0, r2, lsl #1
   13610:	ldrb	r2, [r2, #1]
   13614:	tst	r2, #32
   13618:	beq	136a8 <ftello64@plt+0x1e1c>
   1361c:	mov	r3, r1
   13620:	movw	r1, #2024	; 0x7e8
   13624:	movt	r1, #4
   13628:	cmp	r3, r8
   1362c:	str	r3, [r1, #4]
   13630:	bls	136a4 <ftello64@plt+0x1e18>
   13634:	mov	r1, r3
   13638:	ldrb	r2, [r1, #-1]!
   1363c:	add	r2, r0, r2, lsl #1
   13640:	ldrb	r2, [r2, #1]
   13644:	tst	r2, #32
   13648:	bne	1361c <ftello64@plt+0x1d90>
   1364c:	add	r7, r1, #1
   13650:	b	136a8 <ftello64@plt+0x1e1c>
   13654:	mov	r3, r7
   13658:	b	136a8 <ftello64@plt+0x1e1c>
   1365c:	ldrb	r0, [r8]
   13660:	ldrb	r0, [sl, r0]
   13664:	cmp	r0, #0
   13668:	beq	14384 <ftello64@plt+0x2af8>
   1366c:	rsb	r0, r2, #0
   13670:	cmn	r0, #1
   13674:	bgt	135e0 <ftello64@plt+0x1d54>
   13678:	add	r0, r7, r0
   1367c:	add	r0, r0, #1
   13680:	mov	r8, r0
   13684:	cmp	r0, r7
   13688:	bcs	135e0 <ftello64@plt+0x1d54>
   1368c:	mov	r0, r8
   13690:	ldrb	r1, [r0], #1
   13694:	ldrb	r1, [sl, r1]
   13698:	cmp	r1, #0
   1369c:	bne	13680 <ftello64@plt+0x1df4>
   136a0:	b	135e0 <ftello64@plt+0x1d54>
   136a4:	mov	r7, r3
   136a8:	movw	r0, #1720	; 0x6b8
   136ac:	mov	r2, r8
   136b0:	movt	r0, #4
   136b4:	ldr	r0, [r0]
   136b8:	add	r1, r8, r0
   136bc:	cmp	r1, r3
   136c0:	bcs	137a8 <ftello64@plt+0x1f1c>
   136c4:	mov	r1, r8
   136c8:	b	13734 <ftello64@plt+0x1ea8>
   136cc:	ldrb	r6, [r1]
   136d0:	ldrb	r6, [sl, r6]
   136d4:	cmp	r6, #0
   136d8:	beq	1371c <ftello64@plt+0x1e90>
   136dc:	cmp	r1, r3
   136e0:	bcs	13798 <ftello64@plt+0x1f0c>
   136e4:	add	r2, r1, #1
   136e8:	mov	r1, r2
   136ec:	movw	r2, #2024	; 0x7e8
   136f0:	movt	r2, #4
   136f4:	cmp	r1, r3
   136f8:	str	r1, [r2]
   136fc:	mov	r2, r1
   13700:	bcs	13798 <ftello64@plt+0x1f0c>
   13704:	ldrb	r6, [r2], #1
   13708:	ldrb	r6, [sl, r6]
   1370c:	cmp	r6, #0
   13710:	bne	136e8 <ftello64@plt+0x1e5c>
   13714:	sub	r2, r2, #1
   13718:	b	13798 <ftello64@plt+0x1f0c>
   1371c:	add	r2, r1, #1
   13720:	movw	r1, #2024	; 0x7e8
   13724:	movt	r1, #4
   13728:	str	r2, [r1]
   1372c:	mov	r1, r2
   13730:	b	13798 <ftello64@plt+0x1f0c>
   13734:	ldr	r6, [r4]
   13738:	cmp	r6, #0
   1373c:	beq	136cc <ftello64@plt+0x1e40>
   13740:	mov	r0, #0
   13744:	sub	r2, r3, r1
   13748:	mov	r3, #0
   1374c:	str	r0, [sp]
   13750:	add	r0, r4, #4
   13754:	bl	1cf88 <ftello64@plt+0xb6fc>
   13758:	cmn	r0, #2
   1375c:	beq	149e0 <ftello64@plt+0x3154>
   13760:	movw	r1, #2024	; 0x7e8
   13764:	cmn	r0, #1
   13768:	movt	r1, #4
   1376c:	movweq	r0, #1
   13770:	mov	r3, r1
   13774:	ldr	r1, [r1]
   13778:	ldr	r7, [r3, #4]
   1377c:	add	r2, r1, r0
   13780:	movw	r0, #1720	; 0x6b8
   13784:	movt	r0, #4
   13788:	str	r2, [r3]
   1378c:	mov	r3, r7
   13790:	mov	r1, r2
   13794:	ldr	r0, [r0]
   13798:	add	r6, r1, r0
   1379c:	cmp	r6, r3
   137a0:	bcc	13734 <ftello64@plt+0x1ea8>
   137a4:	b	137ac <ftello64@plt+0x1f20>
   137a8:	mov	r1, r8
   137ac:	ldr	r3, [sp, #32]
   137b0:	ldr	r6, [sp, #28]
   137b4:	add	r3, r3, r6
   137b8:	str	r3, [sp, #32]
   137bc:	movw	r3, #368	; 0x170
   137c0:	movt	r3, #4
   137c4:	ldr	r3, [r3]
   137c8:	cmp	r3, #0
   137cc:	beq	13828 <ftello64@plt+0x1f9c>
   137d0:	mov	r3, r1
   137d4:	mov	r6, r3
   137d8:	ldr	r3, [sp, #52]	; 0x34
   137dc:	cmp	r6, r3
   137e0:	bls	13804 <ftello64@plt+0x1f78>
   137e4:	ldr	r4, [sp, #48]	; 0x30
   137e8:	mov	r3, r6
   137ec:	ldrb	r5, [r3, #-1]!
   137f0:	ldr	r4, [r4]
   137f4:	add	r5, r4, r5, lsl #1
   137f8:	ldrb	r5, [r5, #1]
   137fc:	tst	r5, #32
   13800:	bne	137d4 <ftello64@plt+0x1f48>
   13804:	ldr	r3, [sp, #32]
   13808:	movw	r4, #820	; 0x334
   1380c:	movw	r5, #484	; 0x1e4
   13810:	movt	r4, #4
   13814:	movt	r5, #4
   13818:	cmp	r6, r3
   1381c:	mov	r3, #0
   13820:	movwhi	r3, #1
   13824:	b	1382c <ftello64@plt+0x1fa0>
   13828:	mov	r3, #0
   1382c:	movw	r6, #2032	; 0x7f0
   13830:	movt	r6, #4
   13834:	strb	r3, [r6]
   13838:	ldr	r6, [sp, #40]	; 0x28
   1383c:	cmp	r1, r6
   13840:	bcs	13894 <ftello64@plt+0x2008>
   13844:	ldr	r3, [sp, #48]	; 0x30
   13848:	ldrb	r6, [r1]
   1384c:	ldr	r3, [r3]
   13850:	add	r6, r3, r6, lsl #1
   13854:	ldrb	r6, [r6, #1]
   13858:	tst	r6, #32
   1385c:	ldr	r6, [sp, #40]	; 0x28
   13860:	beq	13894 <ftello64@plt+0x2008>
   13864:	add	r2, r1, #1
   13868:	movw	r1, #2024	; 0x7e8
   1386c:	cmp	r2, r6
   13870:	movt	r1, #4
   13874:	str	r2, [r1]
   13878:	bcs	13894 <ftello64@plt+0x2008>
   1387c:	ldrb	r1, [r2], #1
   13880:	add	r1, r3, r1, lsl #1
   13884:	ldrb	r1, [r1, #1]
   13888:	tst	r1, #32
   1388c:	bne	13868 <ftello64@plt+0x1fdc>
   13890:	sub	r2, r2, #1
   13894:	movw	r1, #360	; 0x168
   13898:	sub	r0, r0, r7
   1389c:	movt	r1, #4
   138a0:	add	r0, r0, r2
   138a4:	ldr	r1, [r1]
   138a8:	sub	r7, r0, r1
   138ac:	cmp	r7, #1
   138b0:	blt	139cc <ftello64@plt+0x2140>
   138b4:	movw	r0, #2012	; 0x7dc
   138b8:	movw	r3, #1988	; 0x7c4
   138bc:	movt	r0, #4
   138c0:	movt	r3, #4
   138c4:	ldr	r0, [r0, #4]
   138c8:	cmp	r6, r0
   138cc:	str	r0, [r3]
   138d0:	bls	13900 <ftello64@plt+0x2074>
   138d4:	ldr	r1, [sp, #48]	; 0x30
   138d8:	ldr	r1, [r1]
   138dc:	ldrb	r2, [r0]
   138e0:	add	r2, r1, r2, lsl #1
   138e4:	ldrb	r2, [r2, #1]
   138e8:	tst	r2, #32
   138ec:	beq	13900 <ftello64@plt+0x2074>
   138f0:	add	r0, r0, #1
   138f4:	cmp	r0, r6
   138f8:	str	r0, [r3]
   138fc:	bcc	138dc <ftello64@plt+0x2050>
   13900:	mov	r6, r0
   13904:	cmp	r0, r9
   13908:	str	r0, [r3, #4]
   1390c:	bcs	139c0 <ftello64@plt+0x2134>
   13910:	b	1395c <ftello64@plt+0x20d0>
   13914:	ldrb	r1, [r6]
   13918:	ldrb	r1, [sl, r1]
   1391c:	cmp	r1, #0
   13920:	beq	13954 <ftello64@plt+0x20c8>
   13924:	cmp	r6, r9
   13928:	bcs	139a8 <ftello64@plt+0x211c>
   1392c:	add	r1, r6, #1
   13930:	mov	r6, r1
   13934:	cmp	r1, r9
   13938:	bcs	139a8 <ftello64@plt+0x211c>
   1393c:	mov	r1, r6
   13940:	ldrb	r2, [r1], #1
   13944:	ldrb	r2, [sl, r2]
   13948:	cmp	r2, #0
   1394c:	bne	13930 <ftello64@plt+0x20a4>
   13950:	b	139a8 <ftello64@plt+0x211c>
   13954:	add	r6, r6, #1
   13958:	b	139a8 <ftello64@plt+0x211c>
   1395c:	ldr	r1, [r4]
   13960:	str	r6, [r3, #4]
   13964:	cmp	r1, #0
   13968:	beq	13914 <ftello64@plt+0x2088>
   1396c:	mov	r0, #0
   13970:	sub	r2, r9, r6
   13974:	mov	r1, r6
   13978:	mov	r3, #0
   1397c:	str	r0, [sp]
   13980:	add	r0, r4, #4
   13984:	bl	1cf88 <ftello64@plt+0xb6fc>
   13988:	cmn	r0, #2
   1398c:	beq	149e0 <ftello64@plt+0x3154>
   13990:	cmn	r0, #1
   13994:	movw	r3, #1988	; 0x7c4
   13998:	movweq	r0, #1
   1399c:	movt	r3, #4
   139a0:	add	r6, r6, r0
   139a4:	ldr	r0, [r3]
   139a8:	add	r1, r0, r7
   139ac:	cmp	r6, r9
   139b0:	cmpcc	r6, r1
   139b4:	bcc	1395c <ftello64@plt+0x20d0>
   139b8:	cmp	r6, r1
   139bc:	bcs	139f8 <ftello64@plt+0x216c>
   139c0:	movw	r7, #2000	; 0x7d0
   139c4:	str	r6, [r3, #4]
   139c8:	b	13a00 <ftello64@plt+0x2174>
   139cc:	movw	r0, #1988	; 0x7c4
   139d0:	mov	r1, #0
   139d4:	movw	r7, #2000	; 0x7d0
   139d8:	movt	r0, #4
   139dc:	movt	r7, #4
   139e0:	str	r1, [r0]
   139e4:	str	r1, [r0, #4]
   139e8:	movw	r0, #1996	; 0x7cc
   139ec:	movt	r0, #4
   139f0:	strb	r1, [r0]
   139f4:	b	13a9c <ftello64@plt+0x2210>
   139f8:	ldr	r6, [r3, #4]
   139fc:	movw	r7, #2000	; 0x7d0
   13a00:	movt	r7, #4
   13a04:	cmp	r6, r0
   13a08:	bls	13a8c <ftello64@plt+0x2200>
   13a0c:	movw	r2, #2020	; 0x7e4
   13a10:	mov	r1, #0
   13a14:	cmp	r6, r9
   13a18:	movt	r2, #4
   13a1c:	strb	r1, [r2]
   13a20:	movw	r2, #368	; 0x170
   13a24:	mov	r1, #0
   13a28:	movt	r2, #4
   13a2c:	movwcc	r1, #1
   13a30:	ldr	r2, [r2]
   13a34:	cmp	r2, #0
   13a38:	movwne	r2, #1
   13a3c:	and	r1, r1, r2
   13a40:	movw	r2, #1996	; 0x7cc
   13a44:	movt	r2, #4
   13a48:	strb	r1, [r2]
   13a4c:	ldr	r1, [sp, #48]	; 0x30
   13a50:	sub	r2, r6, #1
   13a54:	ldr	r1, [r1]
   13a58:	ldrb	r3, [r2]
   13a5c:	add	r3, r1, r3, lsl #1
   13a60:	ldrb	r3, [r3, #1]
   13a64:	tst	r3, #32
   13a68:	beq	13a9c <ftello64@plt+0x2210>
   13a6c:	movw	r3, #1988	; 0x7c4
   13a70:	cmp	r2, r0
   13a74:	movt	r3, #4
   13a78:	str	r2, [r3, #4]
   13a7c:	sub	r3, r2, #1
   13a80:	mov	r2, r3
   13a84:	bhi	13a58 <ftello64@plt+0x21cc>
   13a88:	b	13a9c <ftello64@plt+0x2210>
   13a8c:	movw	r1, #1996	; 0x7cc
   13a90:	mov	r0, #0
   13a94:	movt	r1, #4
   13a98:	strb	r0, [r1]
   13a9c:	movw	r0, #2012	; 0x7dc
   13aa0:	movw	r2, #1724	; 0x6bc
   13aa4:	movt	r0, #4
   13aa8:	movt	r2, #4
   13aac:	mov	r1, r0
   13ab0:	ldr	r2, [r2]
   13ab4:	ldr	r0, [r0]
   13ab8:	ldr	r1, [r1, #4]
   13abc:	sub	r1, r2, r1
   13ac0:	add	r0, r1, r0
   13ac4:	movw	r1, #360	; 0x168
   13ac8:	movt	r1, #4
   13acc:	ldr	r1, [r1]
   13ad0:	sub	r6, r0, r1
   13ad4:	cmp	r6, #1
   13ad8:	blt	13b38 <ftello64@plt+0x22ac>
   13adc:	movw	r0, #2024	; 0x7e8
   13ae0:	movt	r0, #4
   13ae4:	ldr	r1, [r0]
   13ae8:	ldr	r0, [sp, #52]	; 0x34
   13aec:	cmp	r0, r1
   13af0:	str	r1, [r7, #4]
   13af4:	bcs	13b64 <ftello64@plt+0x22d8>
   13af8:	sub	r0, r1, #1
   13afc:	ldr	r1, [sp, #48]	; 0x30
   13b00:	ldr	r1, [r1]
   13b04:	ldrb	r2, [r0]
   13b08:	add	r2, r1, r2, lsl #1
   13b0c:	ldrb	r2, [r2, #1]
   13b10:	tst	r2, #32
   13b14:	beq	13b48 <ftello64@plt+0x22bc>
   13b18:	ldr	r3, [sp, #52]	; 0x34
   13b1c:	sub	r2, r0, #1
   13b20:	str	r0, [r7, #4]
   13b24:	cmp	r0, r3
   13b28:	mov	r0, r2
   13b2c:	bhi	13b04 <ftello64@plt+0x2278>
   13b30:	add	r1, r2, #1
   13b34:	b	13b64 <ftello64@plt+0x22d8>
   13b38:	mov	r0, #0
   13b3c:	str	r0, [r7]
   13b40:	str	r0, [r7, #4]
   13b44:	b	13c78 <ftello64@plt+0x23ec>
   13b48:	add	r1, r0, #1
   13b4c:	b	13b64 <ftello64@plt+0x22d8>
   13b50:	ldr	r2, [r7]
   13b54:	ldr	r1, [r7, #4]
   13b58:	cmn	r0, #1
   13b5c:	movweq	r0, #1
   13b60:	add	r8, r2, r0
   13b64:	str	r8, [r7]
   13b68:	b	13b9c <ftello64@plt+0x2310>
   13b6c:	cmp	r8, r1
   13b70:	bcs	13b9c <ftello64@plt+0x2310>
   13b74:	add	r0, r8, #1
   13b78:	mov	r8, r0
   13b7c:	cmp	r0, r1
   13b80:	str	r0, [r7]
   13b84:	bcs	13b9c <ftello64@plt+0x2310>
   13b88:	mov	r0, r8
   13b8c:	ldrb	r2, [r0], #1
   13b90:	ldrb	r2, [sl, r2]
   13b94:	cmp	r2, #0
   13b98:	bne	13b78 <ftello64@plt+0x22ec>
   13b9c:	add	r0, r8, r6
   13ba0:	cmp	r0, r1
   13ba4:	bcs	13bf4 <ftello64@plt+0x2368>
   13ba8:	ldr	r0, [r4]
   13bac:	cmp	r0, #0
   13bb0:	bne	13bcc <ftello64@plt+0x2340>
   13bb4:	ldrb	r0, [r8]
   13bb8:	ldrb	r0, [sl, r0]
   13bbc:	cmp	r0, #0
   13bc0:	bne	13b6c <ftello64@plt+0x22e0>
   13bc4:	add	r8, r8, #1
   13bc8:	b	13b64 <ftello64@plt+0x22d8>
   13bcc:	mov	r0, #0
   13bd0:	sub	r2, r1, r8
   13bd4:	mov	r1, r8
   13bd8:	mov	r3, #0
   13bdc:	str	r0, [sp]
   13be0:	add	r0, r4, #4
   13be4:	bl	1cf88 <ftello64@plt+0xb6fc>
   13be8:	cmn	r0, #2
   13bec:	bne	13b50 <ftello64@plt+0x22c4>
   13bf0:	b	149e0 <ftello64@plt+0x3154>
   13bf4:	mov	r0, #0
   13bf8:	cmp	r1, r8
   13bfc:	bls	13c78 <ftello64@plt+0x23ec>
   13c00:	movw	r2, #2032	; 0x7f0
   13c04:	movw	r6, #1708	; 0x6ac
   13c08:	movt	r2, #4
   13c0c:	movt	r6, #4
   13c10:	strb	r0, [r2]
   13c14:	movw	r2, #368	; 0x170
   13c18:	ldr	r0, [sp, #32]
   13c1c:	movt	r2, #4
   13c20:	ldr	r2, [r2]
   13c24:	cmp	r8, r0
   13c28:	mov	r0, #0
   13c2c:	movwhi	r0, #1
   13c30:	cmp	r2, #0
   13c34:	movwne	r2, #1
   13c38:	and	r0, r0, r2
   13c3c:	movw	r2, #2008	; 0x7d8
   13c40:	movt	r2, #4
   13c44:	strb	r0, [r2]
   13c48:	ldr	r0, [sp, #48]	; 0x30
   13c4c:	ldr	r0, [r0]
   13c50:	ldrb	r2, [r8]
   13c54:	add	r2, r0, r2, lsl #1
   13c58:	ldrb	r2, [r2, #1]
   13c5c:	tst	r2, #32
   13c60:	beq	13c8c <ftello64@plt+0x2400>
   13c64:	add	r8, r8, #1
   13c68:	cmp	r8, r1
   13c6c:	str	r8, [r7]
   13c70:	bcc	13c50 <ftello64@plt+0x23c4>
   13c74:	b	13c8c <ftello64@plt+0x2400>
   13c78:	movw	r1, #2008	; 0x7d8
   13c7c:	movw	r6, #1708	; 0x6ac
   13c80:	movt	r1, #4
   13c84:	movt	r6, #4
   13c88:	strb	r0, [r1]
   13c8c:	movw	r0, #517	; 0x205
   13c90:	movt	r0, #4
   13c94:	ldrb	r0, [r0]
   13c98:	cmp	r0, #1
   13c9c:	bne	13d64 <ftello64@plt+0x24d8>
   13ca0:	ldr	r0, [sp, #44]	; 0x2c
   13ca4:	movw	r8, #2036	; 0x7f4
   13ca8:	movt	r8, #4
   13cac:	ldr	r1, [r0, #16]
   13cb0:	ldr	r2, [r0, #20]
   13cb4:	ldr	r0, [r0, #24]
   13cb8:	adds	r6, r1, #1
   13cbc:	movw	r1, #1112	; 0x458
   13cc0:	movt	r1, #4
   13cc4:	adc	r7, r2, #0
   13cc8:	movw	r2, #58288	; 0xe3b0
   13ccc:	ldr	r1, [r1]
   13cd0:	movt	r2, #2
   13cd4:	ldr	r1, [r1, r0, lsl #2]
   13cd8:	cmp	r1, #0
   13cdc:	moveq	r1, r2
   13ce0:	cmp	r0, #1
   13ce4:	blt	13d08 <ftello64@plt+0x247c>
   13ce8:	movw	r2, #1116	; 0x45c
   13cec:	movt	r2, #4
   13cf0:	ldr	r2, [r2]
   13cf4:	add	r0, r2, r0, lsl #3
   13cf8:	ldr	r3, [r0, #-4]
   13cfc:	ldr	r0, [r0, #-8]
   13d00:	subs	r6, r6, r0
   13d04:	sbc	r7, r7, r3
   13d08:	movw	r0, #1708	; 0x6ac
   13d0c:	movt	r0, #4
   13d10:	mov	r5, r0
   13d14:	ldr	r0, [r0]
   13d18:	bl	115bc <stpcpy@plt>
   13d1c:	movw	r3, #60323	; 0xeba3
   13d20:	mov	r1, #1
   13d24:	mvn	r2, #0
   13d28:	str	r6, [sp]
   13d2c:	mov	r4, r0
   13d30:	mov	r6, r5
   13d34:	str	r7, [sp, #4]
   13d38:	movt	r3, #2
   13d3c:	bl	11748 <__sprintf_chk@plt>
   13d40:	add	r0, r4, r0
   13d44:	movw	r4, #820	; 0x334
   13d48:	movw	r7, #2000	; 0x7d0
   13d4c:	str	r0, [r5, #4]
   13d50:	movw	r5, #484	; 0x1e4
   13d54:	movt	r4, #4
   13d58:	movt	r7, #4
   13d5c:	movt	r5, #4
   13d60:	b	13dd0 <ftello64@plt+0x2544>
   13d64:	movw	r0, #516	; 0x204
   13d68:	movw	r8, #2036	; 0x7f4
   13d6c:	movt	r0, #4
   13d70:	movt	r8, #4
   13d74:	ldrb	r0, [r0]
   13d78:	cmp	r0, #1
   13d7c:	bne	13dd0 <ftello64@plt+0x2544>
   13d80:	ldr	r0, [sp, #44]	; 0x2c
   13d84:	movw	r1, #2012	; 0x7dc
   13d88:	movt	r1, #4
   13d8c:	ldr	r1, [r1]
   13d90:	ldr	r0, [r0, #16]
   13d94:	add	r0, r1, r0
   13d98:	cmp	r0, r9
   13d9c:	str	r0, [r6]
   13da0:	str	r0, [r6, #4]
   13da4:	bcs	13dd0 <ftello64@plt+0x2544>
   13da8:	ldr	r1, [sp, #48]	; 0x30
   13dac:	ldr	r1, [r1]
   13db0:	ldrb	r2, [r0], #1
   13db4:	add	r2, r1, r2, lsl #1
   13db8:	ldrb	r2, [r2, #1]
   13dbc:	tst	r2, #32
   13dc0:	bne	13dd0 <ftello64@plt+0x2544>
   13dc4:	cmp	r0, r9
   13dc8:	str	r0, [r6, #4]
   13dcc:	bcc	13db0 <ftello64@plt+0x2524>
   13dd0:	movw	r0, #520	; 0x208
   13dd4:	movt	r0, #4
   13dd8:	ldr	r0, [r0]
   13ddc:	cmp	r0, #2
   13de0:	bcc	13ff8 <ftello64@plt+0x276c>
   13de4:	ldr	r9, [sp, #44]	; 0x2c
   13de8:	beq	1409c <ftello64@plt+0x2810>
   13dec:	cmp	r0, #3
   13df0:	bne	149b0 <ftello64@plt+0x3124>
   13df4:	movw	r0, #372	; 0x174
   13df8:	movw	r1, #60354	; 0xebc2
   13dfc:	movt	r0, #4
   13e00:	movt	r1, #2
   13e04:	ldr	r2, [r0]
   13e08:	mov	r0, #1
   13e0c:	bl	11784 <__printf_chk@plt>
   13e10:	ldr	r0, [r5]
   13e14:	ldr	r1, [r0, #20]
   13e18:	ldr	r2, [r0, #24]
   13e1c:	cmp	r1, r2
   13e20:	bcs	13324 <ftello64@plt+0x1a98>
   13e24:	add	r2, r1, #1
   13e28:	str	r2, [r0, #20]
   13e2c:	mov	r0, #123	; 0x7b
   13e30:	strb	r0, [r1]
   13e34:	movw	r0, #1988	; 0x7c4
   13e38:	movt	r0, #4
   13e3c:	mov	r1, r0
   13e40:	ldr	r0, [r0]
   13e44:	ldr	r1, [r1, #4]
   13e48:	bl	15348 <ftello64@plt+0x3abc>
   13e4c:	ldr	r1, [r5]
   13e50:	movw	r4, #60359	; 0xebc7
   13e54:	movt	r4, #2
   13e58:	mov	r0, r4
   13e5c:	bl	114c0 <fputs_unlocked@plt>
   13e60:	movw	r0, #2024	; 0x7e8
   13e64:	movt	r0, #4
   13e68:	mov	r1, r0
   13e6c:	ldr	r0, [r0]
   13e70:	ldr	r1, [r1, #4]
   13e74:	bl	15348 <ftello64@plt+0x3abc>
   13e78:	ldr	r1, [r5]
   13e7c:	mov	r0, r4
   13e80:	bl	114c0 <fputs_unlocked@plt>
   13e84:	movw	r0, #2012	; 0x7dc
   13e88:	movw	r1, #820	; 0x334
   13e8c:	movt	r0, #4
   13e90:	movt	r1, #4
   13e94:	ldm	r0, {r4, r6}
   13e98:	ldr	r0, [r1]
   13e9c:	cmp	r0, #0
   13ea0:	beq	14340 <ftello64@plt+0x2ab4>
   13ea4:	mov	r0, #0
   13ea8:	sub	r2, r6, r4
   13eac:	mov	r3, #0
   13eb0:	str	r0, [sp]
   13eb4:	add	r0, r1, #4
   13eb8:	mov	r1, r4
   13ebc:	bl	1cf88 <ftello64@plt+0xb6fc>
   13ec0:	cmn	r0, #2
   13ec4:	beq	149e0 <ftello64@plt+0x3154>
   13ec8:	cmn	r0, #1
   13ecc:	movweq	r0, #1
   13ed0:	add	r7, r4, r0
   13ed4:	mov	r0, r4
   13ed8:	mov	r1, r7
   13edc:	bl	15348 <ftello64@plt+0x3abc>
   13ee0:	ldr	r1, [r5]
   13ee4:	movw	r4, #60359	; 0xebc7
   13ee8:	movt	r4, #2
   13eec:	mov	r0, r4
   13ef0:	bl	114c0 <fputs_unlocked@plt>
   13ef4:	mov	r0, r7
   13ef8:	mov	r1, r6
   13efc:	bl	15348 <ftello64@plt+0x3abc>
   13f00:	ldr	r1, [r5]
   13f04:	mov	r0, r4
   13f08:	bl	114c0 <fputs_unlocked@plt>
   13f0c:	movw	r0, #2000	; 0x7d0
   13f10:	movt	r0, #4
   13f14:	mov	r1, r0
   13f18:	ldr	r0, [r0]
   13f1c:	ldr	r1, [r1, #4]
   13f20:	bl	15348 <ftello64@plt+0x3abc>
   13f24:	ldr	r0, [r5]
   13f28:	ldr	r1, [r0, #20]
   13f2c:	ldr	r2, [r0, #24]
   13f30:	cmp	r1, r2
   13f34:	bcs	13330 <ftello64@plt+0x1aa4>
   13f38:	add	r2, r1, #1
   13f3c:	str	r2, [r0, #20]
   13f40:	mov	r0, #125	; 0x7d
   13f44:	strb	r0, [r1]
   13f48:	movw	r0, #517	; 0x205
   13f4c:	movw	r4, #820	; 0x334
   13f50:	movw	r6, #1708	; 0x6ac
   13f54:	movt	r0, #4
   13f58:	movt	r4, #4
   13f5c:	movt	r6, #4
   13f60:	ldrb	r0, [r0]
   13f64:	cmp	r0, #0
   13f68:	bne	13f80 <ftello64@plt+0x26f4>
   13f6c:	movw	r0, #516	; 0x204
   13f70:	movt	r0, #4
   13f74:	ldrb	r0, [r0]
   13f78:	cmp	r0, #1
   13f7c:	bne	13fd0 <ftello64@plt+0x2744>
   13f80:	ldr	r0, [r5]
   13f84:	ldr	r1, [r0, #20]
   13f88:	ldr	r2, [r0, #24]
   13f8c:	cmp	r1, r2
   13f90:	bcs	13384 <ftello64@plt+0x1af8>
   13f94:	add	r2, r1, #1
   13f98:	str	r2, [r0, #20]
   13f9c:	mov	r0, #123	; 0x7b
   13fa0:	strb	r0, [r1]
   13fa4:	ldm	r6, {r0, r1}
   13fa8:	bl	15348 <ftello64@plt+0x3abc>
   13fac:	ldr	r0, [r5]
   13fb0:	ldr	r1, [r0, #20]
   13fb4:	ldr	r2, [r0, #24]
   13fb8:	cmp	r1, r2
   13fbc:	bcs	13390 <ftello64@plt+0x1b04>
   13fc0:	add	r2, r1, #1
   13fc4:	str	r2, [r0, #20]
   13fc8:	mov	r0, #125	; 0x7d
   13fcc:	strb	r0, [r1]
   13fd0:	ldr	r0, [r5]
   13fd4:	ldr	r1, [r0, #20]
   13fd8:	ldr	r2, [r0, #24]
   13fdc:	cmp	r1, r2
   13fe0:	bcs	1333c <ftello64@plt+0x1ab0>
   13fe4:	add	r2, r1, #1
   13fe8:	str	r2, [r0, #20]
   13fec:	mov	r0, #10
   13ff0:	strb	r0, [r1]
   13ff4:	b	149b0 <ftello64@plt+0x3124>
   13ff8:	movw	r0, #524	; 0x20c
   13ffc:	ldr	r9, [sp, #44]	; 0x2c
   14000:	movt	r0, #4
   14004:	ldrb	r0, [r0]
   14008:	cmp	r0, #0
   1400c:	bne	14408 <ftello64@plt+0x2b7c>
   14010:	movw	r0, #517	; 0x205
   14014:	movt	r0, #4
   14018:	ldrb	r4, [r0]
   1401c:	ldm	r6, {r0, r1}
   14020:	bl	15348 <ftello64@plt+0x3abc>
   14024:	cmp	r4, #1
   14028:	bne	142f4 <ftello64@plt+0x2a68>
   1402c:	ldr	r0, [r5]
   14030:	ldr	r1, [r0, #20]
   14034:	ldr	r2, [r0, #24]
   14038:	cmp	r1, r2
   1403c:	bcs	133a8 <ftello64@plt+0x1b1c>
   14040:	add	r2, r1, #1
   14044:	str	r2, [r0, #20]
   14048:	mov	r0, #58	; 0x3a
   1404c:	strb	r0, [r1]
   14050:	movw	r0, #1164	; 0x48c
   14054:	movw	r1, #360	; 0x168
   14058:	ldr	r3, [r6]
   1405c:	ldr	r2, [r6, #4]
   14060:	movt	r0, #4
   14064:	movt	r1, #4
   14068:	ldr	r0, [r0]
   1406c:	ldr	r1, [r1]
   14070:	sub	r6, r3, r2
   14074:	add	r7, r1, r0
   14078:	add	r7, r7, r6
   1407c:	mov	r6, #32
   14080:	cmp	r7, #2
   14084:	blt	14408 <ftello64@plt+0x2b7c>
   14088:	add	r1, r3, r1
   1408c:	add	r0, r1, r0
   14090:	add	r0, r0, #1
   14094:	sub	r4, r0, r2
   14098:	b	143dc <ftello64@plt+0x2b50>
   1409c:	movw	r0, #372	; 0x174
   140a0:	movw	r1, #60348	; 0xebbc
   140a4:	movt	r0, #4
   140a8:	movt	r1, #2
   140ac:	ldr	r2, [r0]
   140b0:	mov	r0, #1
   140b4:	bl	11784 <__printf_chk@plt>
   140b8:	movw	r0, #1988	; 0x7c4
   140bc:	movt	r0, #4
   140c0:	mov	r1, r0
   140c4:	ldr	r0, [r0]
   140c8:	ldr	r1, [r1, #4]
   140cc:	bl	15348 <ftello64@plt+0x3abc>
   140d0:	movw	r0, #1996	; 0x7cc
   140d4:	movt	r0, #4
   140d8:	ldrb	r0, [r0]
   140dc:	cmp	r0, #0
   140e0:	beq	140f8 <ftello64@plt+0x286c>
   140e4:	movw	r0, #368	; 0x170
   140e8:	ldr	r1, [r5]
   140ec:	movt	r0, #4
   140f0:	ldr	r0, [r0]
   140f4:	bl	114c0 <fputs_unlocked@plt>
   140f8:	ldr	r0, [r5]
   140fc:	movw	r8, #60351	; 0xebbf
   14100:	movt	r8, #2
   14104:	ldr	r1, [r0, #20]
   14108:	ldr	r2, [r0, #24]
   1410c:	cmp	r1, r2
   14110:	bcs	13348 <ftello64@plt+0x1abc>
   14114:	add	r2, r1, #1
   14118:	str	r2, [r0, #20]
   1411c:	mov	r0, #34	; 0x22
   14120:	strb	r0, [r1]
   14124:	ldr	r1, [r5]
   14128:	mov	r0, r8
   1412c:	bl	114c0 <fputs_unlocked@plt>
   14130:	movw	r0, #2032	; 0x7f0
   14134:	movt	r0, #4
   14138:	ldrb	r0, [r0]
   1413c:	cmp	r0, #0
   14140:	beq	14158 <ftello64@plt+0x28cc>
   14144:	movw	r0, #368	; 0x170
   14148:	ldr	r1, [r5]
   1414c:	movt	r0, #4
   14150:	ldr	r0, [r0]
   14154:	bl	114c0 <fputs_unlocked@plt>
   14158:	movw	r0, #2024	; 0x7e8
   1415c:	movt	r0, #4
   14160:	mov	r1, r0
   14164:	ldr	r0, [r0]
   14168:	ldr	r1, [r1, #4]
   1416c:	bl	15348 <ftello64@plt+0x3abc>
   14170:	ldr	r0, [r5]
   14174:	ldr	r1, [r0, #20]
   14178:	ldr	r2, [r0, #24]
   1417c:	cmp	r1, r2
   14180:	bcs	13354 <ftello64@plt+0x1ac8>
   14184:	add	r2, r1, #1
   14188:	str	r2, [r0, #20]
   1418c:	mov	r0, #34	; 0x22
   14190:	strb	r0, [r1]
   14194:	ldr	r1, [r5]
   14198:	mov	r0, r8
   1419c:	bl	114c0 <fputs_unlocked@plt>
   141a0:	movw	r0, #2012	; 0x7dc
   141a4:	movt	r0, #4
   141a8:	mov	r1, r0
   141ac:	ldr	r0, [r0]
   141b0:	ldr	r1, [r1, #4]
   141b4:	bl	15348 <ftello64@plt+0x3abc>
   141b8:	movw	r0, #2020	; 0x7e4
   141bc:	movt	r0, #4
   141c0:	ldrb	r0, [r0]
   141c4:	cmp	r0, #0
   141c8:	beq	141e0 <ftello64@plt+0x2954>
   141cc:	movw	r0, #368	; 0x170
   141d0:	ldr	r1, [r5]
   141d4:	movt	r0, #4
   141d8:	ldr	r0, [r0]
   141dc:	bl	114c0 <fputs_unlocked@plt>
   141e0:	ldr	r0, [r5]
   141e4:	ldr	r1, [r0, #20]
   141e8:	ldr	r2, [r0, #24]
   141ec:	cmp	r1, r2
   141f0:	bcs	13360 <ftello64@plt+0x1ad4>
   141f4:	add	r2, r1, #1
   141f8:	str	r2, [r0, #20]
   141fc:	mov	r0, #34	; 0x22
   14200:	strb	r0, [r1]
   14204:	ldr	r1, [r5]
   14208:	mov	r0, r8
   1420c:	bl	114c0 <fputs_unlocked@plt>
   14210:	movw	r0, #2008	; 0x7d8
   14214:	movt	r0, #4
   14218:	ldrb	r0, [r0]
   1421c:	cmp	r0, #0
   14220:	beq	14238 <ftello64@plt+0x29ac>
   14224:	movw	r0, #368	; 0x170
   14228:	ldr	r1, [r5]
   1422c:	movt	r0, #4
   14230:	ldr	r0, [r0]
   14234:	bl	114c0 <fputs_unlocked@plt>
   14238:	ldm	r7, {r0, r1}
   1423c:	bl	15348 <ftello64@plt+0x3abc>
   14240:	ldr	r0, [r5]
   14244:	ldr	r1, [r0, #20]
   14248:	ldr	r2, [r0, #24]
   1424c:	cmp	r1, r2
   14250:	bcs	1336c <ftello64@plt+0x1ae0>
   14254:	add	r2, r1, #1
   14258:	str	r2, [r0, #20]
   1425c:	mov	r0, #34	; 0x22
   14260:	strb	r0, [r1]
   14264:	movw	r0, #517	; 0x205
   14268:	movt	r0, #4
   1426c:	ldrb	r0, [r0]
   14270:	cmp	r0, #0
   14274:	bne	1428c <ftello64@plt+0x2a00>
   14278:	movw	r0, #516	; 0x204
   1427c:	movt	r0, #4
   14280:	ldrb	r0, [r0]
   14284:	cmp	r0, #1
   14288:	bne	142c4 <ftello64@plt+0x2a38>
   1428c:	ldr	r1, [r5]
   14290:	mov	r0, r8
   14294:	bl	114c0 <fputs_unlocked@plt>
   14298:	ldm	r6, {r0, r1}
   1429c:	bl	15348 <ftello64@plt+0x3abc>
   142a0:	ldr	r0, [r5]
   142a4:	ldr	r1, [r0, #20]
   142a8:	ldr	r2, [r0, #24]
   142ac:	cmp	r1, r2
   142b0:	bcs	1339c <ftello64@plt+0x1b10>
   142b4:	add	r2, r1, #1
   142b8:	str	r2, [r0, #20]
   142bc:	mov	r0, #34	; 0x22
   142c0:	strb	r0, [r1]
   142c4:	ldr	r0, [r5]
   142c8:	ldr	r1, [r0, #20]
   142cc:	ldr	r2, [r0, #24]
   142d0:	cmp	r1, r2
   142d4:	bcs	13378 <ftello64@plt+0x1aec>
   142d8:	add	r2, r1, #1
   142dc:	str	r2, [r0, #20]
   142e0:	mov	r0, #10
   142e4:	strb	r0, [r1]
   142e8:	movw	r8, #2036	; 0x7f4
   142ec:	movt	r8, #4
   142f0:	b	149b0 <ftello64@plt+0x3124>
   142f4:	movw	r0, #1164	; 0x48c
   142f8:	movw	r1, #360	; 0x168
   142fc:	ldr	r3, [r6]
   14300:	ldr	r2, [r6, #4]
   14304:	movt	r0, #4
   14308:	movt	r1, #4
   1430c:	ldr	r0, [r0]
   14310:	ldr	r1, [r1]
   14314:	sub	r6, r3, r2
   14318:	add	r7, r1, r0
   1431c:	add	r7, r7, r6
   14320:	mov	r6, #32
   14324:	cmp	r7, #1
   14328:	blt	14408 <ftello64@plt+0x2b7c>
   1432c:	add	r1, r3, r1
   14330:	add	r0, r1, r0
   14334:	add	r0, r0, #1
   14338:	sub	r4, r0, r2
   1433c:	b	143a0 <ftello64@plt+0x2b14>
   14340:	ldrb	r0, [r4]
   14344:	ldrb	r0, [sl, r0]
   14348:	cmp	r0, #0
   1434c:	beq	1438c <ftello64@plt+0x2b00>
   14350:	cmp	r4, r6
   14354:	mov	r7, r4
   14358:	bcs	13ed4 <ftello64@plt+0x2648>
   1435c:	add	r0, r4, #1
   14360:	mov	r7, r0
   14364:	cmp	r0, r6
   14368:	bcs	13ed4 <ftello64@plt+0x2648>
   1436c:	mov	r0, r7
   14370:	ldrb	r1, [r0], #1
   14374:	ldrb	r1, [sl, r1]
   14378:	cmp	r1, #0
   1437c:	bne	14360 <ftello64@plt+0x2ad4>
   14380:	b	13ed4 <ftello64@plt+0x2648>
   14384:	add	r8, r8, #1
   14388:	b	135e0 <ftello64@plt+0x1d54>
   1438c:	add	r7, r4, #1
   14390:	b	13ed4 <ftello64@plt+0x2648>
   14394:	mov	r1, #32
   14398:	bl	117d8 <__overflow@plt>
   1439c:	b	143c0 <ftello64@plt+0x2b34>
   143a0:	ldr	r0, [r5]
   143a4:	ldr	r1, [r0, #20]
   143a8:	ldr	r2, [r0, #24]
   143ac:	cmp	r1, r2
   143b0:	bcs	14394 <ftello64@plt+0x2b08>
   143b4:	add	r2, r1, #1
   143b8:	str	r2, [r0, #20]
   143bc:	strb	r6, [r1]
   143c0:	sub	r4, r4, #1
   143c4:	cmp	r4, #1
   143c8:	bgt	143a0 <ftello64@plt+0x2b14>
   143cc:	b	14408 <ftello64@plt+0x2b7c>
   143d0:	mov	r1, #32
   143d4:	bl	117d8 <__overflow@plt>
   143d8:	b	143fc <ftello64@plt+0x2b70>
   143dc:	ldr	r0, [r5]
   143e0:	ldr	r1, [r0, #20]
   143e4:	ldr	r2, [r0, #24]
   143e8:	cmp	r1, r2
   143ec:	bcs	143d0 <ftello64@plt+0x2b44>
   143f0:	add	r2, r1, #1
   143f4:	str	r2, [r0, #20]
   143f8:	strb	r6, [r1]
   143fc:	sub	r4, r4, #1
   14400:	cmp	r4, #2
   14404:	bgt	143dc <ftello64@plt+0x2b50>
   14408:	movw	r0, #1988	; 0x7c4
   1440c:	movt	r0, #4
   14410:	mov	r1, r0
   14414:	ldr	r0, [r0]
   14418:	ldr	r1, [r1, #4]
   1441c:	cmp	r0, r1
   14420:	bcs	14464 <ftello64@plt+0x2bd8>
   14424:	bl	15348 <ftello64@plt+0x3abc>
   14428:	movw	r4, #1996	; 0x7cc
   1442c:	mov	r8, #32
   14430:	movt	r4, #4
   14434:	ldrb	r0, [r4]
   14438:	cmp	r0, #0
   1443c:	beq	144e0 <ftello64@plt+0x2c54>
   14440:	movw	r0, #368	; 0x170
   14444:	ldr	r1, [r5]
   14448:	movt	r0, #4
   1444c:	ldr	r0, [r0]
   14450:	bl	114c0 <fputs_unlocked@plt>
   14454:	ldrb	r0, [r4]
   14458:	clz	r0, r0
   1445c:	lsr	ip, r0, #5
   14460:	b	144e4 <ftello64@plt+0x2c58>
   14464:	movw	r0, #2032	; 0x7f0
   14468:	movw	r1, #1728	; 0x6c0
   1446c:	movw	r2, #1716	; 0x6b4
   14470:	movw	r3, #2024	; 0x7e8
   14474:	mov	r7, #32
   14478:	movt	r0, #4
   1447c:	movt	r1, #4
   14480:	movt	r2, #4
   14484:	movt	r3, #4
   14488:	ldrb	r0, [r0]
   1448c:	ldr	r1, [r1]
   14490:	ldr	r2, [r2]
   14494:	ldr	r4, [r3]
   14498:	ldr	r3, [r3, #4]
   1449c:	cmp	r0, #0
   144a0:	rsbne	r0, r1, #0
   144a4:	movw	r1, #360	; 0x168
   144a8:	movt	r1, #4
   144ac:	ldr	r1, [r1]
   144b0:	sub	r6, r2, r1
   144b4:	sub	r6, r6, r3
   144b8:	add	r6, r6, r4
   144bc:	add	r6, r6, r0
   144c0:	cmp	r6, #1
   144c4:	blt	1460c <ftello64@plt+0x2d80>
   144c8:	add	r0, r0, r4
   144cc:	add	r0, r0, r2
   144d0:	add	r0, r0, #1
   144d4:	sub	r0, r0, r1
   144d8:	sub	r4, r0, r3
   144dc:	b	145a4 <ftello64@plt+0x2d18>
   144e0:	mov	ip, #1
   144e4:	movw	r1, #1728	; 0x6c0
   144e8:	movw	r0, #2032	; 0x7f0
   144ec:	movw	r3, #2024	; 0x7e8
   144f0:	movt	r1, #4
   144f4:	movt	r0, #4
   144f8:	movt	r3, #4
   144fc:	ldr	r1, [r1]
   14500:	ldrb	r0, [r0]
   14504:	rsb	r2, r1, #0
   14508:	movw	r1, #360	; 0x168
   1450c:	cmp	r0, #0
   14510:	movt	r1, #4
   14514:	movne	r0, r2
   14518:	cmp	ip, #0
   1451c:	ldr	lr, [r1]
   14520:	movw	r1, #1716	; 0x6b4
   14524:	movwne	r2, #0
   14528:	movt	r1, #4
   1452c:	ldr	r7, [r1]
   14530:	ldm	r3, {r4, r6}
   14534:	sub	r1, r7, lr
   14538:	sub	r1, r1, r6
   1453c:	add	r1, r1, r4
   14540:	add	r5, r1, r0
   14544:	movw	r1, #1988	; 0x7c4
   14548:	movt	r1, #4
   1454c:	mov	r3, r1
   14550:	ldr	r1, [r1]
   14554:	ldr	r3, [r3, #4]
   14558:	sub	r5, r5, r3
   1455c:	add	r5, r5, r2
   14560:	add	r5, r5, r1
   14564:	cmp	r5, #1
   14568:	movw	r5, #484	; 0x1e4
   1456c:	movt	r5, #4
   14570:	blt	1460c <ftello64@plt+0x2d80>
   14574:	add	r0, r2, r0
   14578:	add	r0, r0, r4
   1457c:	add	r0, r0, r1
   14580:	add	r0, r0, r7
   14584:	add	r0, r0, #1
   14588:	sub	r0, r0, lr
   1458c:	sub	r0, r0, r6
   14590:	sub	r4, r0, r3
   14594:	b	145e0 <ftello64@plt+0x2d54>
   14598:	mov	r1, #32
   1459c:	bl	117d8 <__overflow@plt>
   145a0:	b	145c4 <ftello64@plt+0x2d38>
   145a4:	ldr	r0, [r5]
   145a8:	ldr	r1, [r0, #20]
   145ac:	ldr	r2, [r0, #24]
   145b0:	cmp	r1, r2
   145b4:	bcs	14598 <ftello64@plt+0x2d0c>
   145b8:	add	r2, r1, #1
   145bc:	str	r2, [r0, #20]
   145c0:	strb	r7, [r1]
   145c4:	sub	r4, r4, #1
   145c8:	cmp	r4, #1
   145cc:	bgt	145a4 <ftello64@plt+0x2d18>
   145d0:	b	1460c <ftello64@plt+0x2d80>
   145d4:	mov	r1, #32
   145d8:	bl	117d8 <__overflow@plt>
   145dc:	b	14600 <ftello64@plt+0x2d74>
   145e0:	ldr	r0, [r5]
   145e4:	ldr	r1, [r0, #20]
   145e8:	ldr	r2, [r0, #24]
   145ec:	cmp	r1, r2
   145f0:	bcs	145d4 <ftello64@plt+0x2d48>
   145f4:	add	r2, r1, #1
   145f8:	str	r2, [r0, #20]
   145fc:	strb	r8, [r1]
   14600:	sub	r4, r4, #1
   14604:	cmp	r4, #1
   14608:	bgt	145e0 <ftello64@plt+0x2d54>
   1460c:	movw	r0, #2032	; 0x7f0
   14610:	movt	r0, #4
   14614:	ldrb	r0, [r0]
   14618:	cmp	r0, #0
   1461c:	beq	14634 <ftello64@plt+0x2da8>
   14620:	movw	r0, #368	; 0x170
   14624:	ldr	r1, [r5]
   14628:	movt	r0, #4
   1462c:	ldr	r0, [r0]
   14630:	bl	114c0 <fputs_unlocked@plt>
   14634:	movw	r0, #2024	; 0x7e8
   14638:	movt	r0, #4
   1463c:	mov	r1, r0
   14640:	ldr	r0, [r0]
   14644:	ldr	r1, [r1, #4]
   14648:	bl	15348 <ftello64@plt+0x3abc>
   1464c:	movw	r0, #360	; 0x168
   14650:	movw	r6, #2000	; 0x7d0
   14654:	movw	r8, #2036	; 0x7f4
   14658:	mov	r7, #32
   1465c:	movt	r0, #4
   14660:	movt	r6, #4
   14664:	movt	r8, #4
   14668:	ldr	r0, [r0]
   1466c:	cmp	r0, #1
   14670:	blt	146b4 <ftello64@plt+0x2e28>
   14674:	add	r4, r0, #1
   14678:	b	14688 <ftello64@plt+0x2dfc>
   1467c:	mov	r1, #32
   14680:	bl	117d8 <__overflow@plt>
   14684:	b	146a8 <ftello64@plt+0x2e1c>
   14688:	ldr	r0, [r5]
   1468c:	ldr	r1, [r0, #20]
   14690:	ldr	r2, [r0, #24]
   14694:	cmp	r1, r2
   14698:	bcs	1467c <ftello64@plt+0x2df0>
   1469c:	add	r2, r1, #1
   146a0:	str	r2, [r0, #20]
   146a4:	strb	r7, [r1]
   146a8:	sub	r4, r4, #1
   146ac:	cmp	r4, #1
   146b0:	bgt	14688 <ftello64@plt+0x2dfc>
   146b4:	movw	r0, #2012	; 0x7dc
   146b8:	movt	r0, #4
   146bc:	mov	r1, r0
   146c0:	ldr	r0, [r0]
   146c4:	ldr	r1, [r1, #4]
   146c8:	bl	15348 <ftello64@plt+0x3abc>
   146cc:	movw	r0, #2020	; 0x7e4
   146d0:	movt	r0, #4
   146d4:	ldrb	r0, [r0]
   146d8:	cmp	r0, #0
   146dc:	beq	146f4 <ftello64@plt+0x2e68>
   146e0:	movw	r0, #368	; 0x170
   146e4:	ldr	r1, [r5]
   146e8:	movt	r0, #4
   146ec:	ldr	r0, [r0]
   146f0:	bl	114c0 <fputs_unlocked@plt>
   146f4:	ldr	r1, [r6]
   146f8:	ldr	r0, [r6, #4]
   146fc:	cmp	r1, r0
   14700:	bcs	147b0 <ftello64@plt+0x2f24>
   14704:	movw	r7, #1716	; 0x6b4
   14708:	sub	r6, r1, r0
   1470c:	movw	r2, #2020	; 0x7e4
   14710:	movw	r3, #1728	; 0x6c0
   14714:	movt	r7, #4
   14718:	movt	r2, #4
   1471c:	movt	r3, #4
   14720:	ldr	r7, [r7]
   14724:	ldr	r3, [r3]
   14728:	ldrb	r2, [r2]
   1472c:	add	r5, r6, r7
   14730:	movw	r6, #2012	; 0x7dc
   14734:	rsb	r3, r3, #0
   14738:	cmp	r2, #0
   1473c:	movt	r6, #4
   14740:	movne	r2, r3
   14744:	mov	r4, r6
   14748:	ldr	r6, [r6]
   1474c:	ldr	ip, [r4, #4]
   14750:	movw	r4, #2008	; 0x7d8
   14754:	movt	r4, #4
   14758:	ldrb	r4, [r4]
   1475c:	sub	r5, r5, ip
   14760:	add	r5, r5, r6
   14764:	cmp	r4, #0
   14768:	add	r5, r5, r2
   1476c:	moveq	r3, r4
   14770:	add	r5, r5, r3
   14774:	cmp	r5, #1
   14778:	blt	1485c <ftello64@plt+0x2fd0>
   1477c:	add	r2, r2, r3
   14780:	movw	r5, #484	; 0x1e4
   14784:	add	r1, r2, r1
   14788:	movt	r5, #4
   1478c:	add	r1, r1, r6
   14790:	movw	r6, #2000	; 0x7d0
   14794:	add	r1, r1, r7
   14798:	movt	r6, #4
   1479c:	mov	r7, #32
   147a0:	add	r1, r1, #1
   147a4:	sub	r0, r1, r0
   147a8:	sub	r4, r0, ip
   147ac:	b	14888 <ftello64@plt+0x2ffc>
   147b0:	movw	r0, #517	; 0x205
   147b4:	movw	r6, #1708	; 0x6ac
   147b8:	movt	r0, #4
   147bc:	movt	r6, #4
   147c0:	ldrb	r0, [r0]
   147c4:	cmp	r0, #0
   147c8:	bne	147e0 <ftello64@plt+0x2f54>
   147cc:	movw	r0, #516	; 0x204
   147d0:	movt	r0, #4
   147d4:	ldrb	r0, [r0]
   147d8:	cmp	r0, #1
   147dc:	bne	14984 <ftello64@plt+0x30f8>
   147e0:	movw	r0, #524	; 0x20c
   147e4:	movt	r0, #4
   147e8:	ldrb	r0, [r0]
   147ec:	cmp	r0, #1
   147f0:	bne	148ec <ftello64@plt+0x3060>
   147f4:	movw	r0, #2020	; 0x7e4
   147f8:	movw	r1, #1728	; 0x6c0
   147fc:	movw	r3, #1716	; 0x6b4
   14800:	movt	r0, #4
   14804:	movt	r1, #4
   14808:	movt	r3, #4
   1480c:	ldrb	r0, [r0]
   14810:	ldr	r1, [r1]
   14814:	ldr	r3, [r3]
   14818:	cmp	r0, #0
   1481c:	rsbne	r0, r1, #0
   14820:	movw	r1, #2012	; 0x7dc
   14824:	movt	r1, #4
   14828:	ldr	r2, [r1]
   1482c:	ldr	r1, [r1, #4]
   14830:	sub	r7, r3, r1
   14834:	add	r7, r7, r2
   14838:	add	r7, r7, r0
   1483c:	cmp	r7, #1
   14840:	mov	r7, #32
   14844:	blt	148ec <ftello64@plt+0x3060>
   14848:	add	r0, r0, r2
   1484c:	add	r0, r0, r3
   14850:	add	r0, r0, #1
   14854:	sub	r4, r0, r1
   14858:	b	132e8 <ftello64@plt+0x1a5c>
   1485c:	movw	r6, #2000	; 0x7d0
   14860:	movw	r5, #484	; 0x1e4
   14864:	mov	r7, #32
   14868:	movt	r6, #4
   1486c:	movt	r5, #4
   14870:	cmp	r4, #0
   14874:	bne	148c8 <ftello64@plt+0x303c>
   14878:	b	148dc <ftello64@plt+0x3050>
   1487c:	mov	r1, #32
   14880:	bl	117d8 <__overflow@plt>
   14884:	b	148a8 <ftello64@plt+0x301c>
   14888:	ldr	r0, [r5]
   1488c:	ldr	r1, [r0, #20]
   14890:	ldr	r2, [r0, #24]
   14894:	cmp	r1, r2
   14898:	bcs	1487c <ftello64@plt+0x2ff0>
   1489c:	add	r2, r1, #1
   148a0:	str	r2, [r0, #20]
   148a4:	strb	r7, [r1]
   148a8:	sub	r4, r4, #1
   148ac:	cmp	r4, #1
   148b0:	bgt	14888 <ftello64@plt+0x2ffc>
   148b4:	movw	r0, #2008	; 0x7d8
   148b8:	movt	r0, #4
   148bc:	ldrb	r4, [r0]
   148c0:	cmp	r4, #0
   148c4:	beq	148dc <ftello64@plt+0x3050>
   148c8:	movw	r0, #368	; 0x170
   148cc:	ldr	r1, [r5]
   148d0:	movt	r0, #4
   148d4:	ldr	r0, [r0]
   148d8:	bl	114c0 <fputs_unlocked@plt>
   148dc:	ldm	r6, {r0, r1}
   148e0:	bl	15348 <ftello64@plt+0x3abc>
   148e4:	movw	r6, #1708	; 0x6ac
   148e8:	movt	r6, #4
   148ec:	movw	r0, #517	; 0x205
   148f0:	movt	r0, #4
   148f4:	ldrb	r0, [r0]
   148f8:	cmp	r0, #0
   148fc:	bne	14914 <ftello64@plt+0x3088>
   14900:	movw	r0, #516	; 0x204
   14904:	movt	r0, #4
   14908:	ldrb	r0, [r0]
   1490c:	cmp	r0, #1
   14910:	bne	14984 <ftello64@plt+0x30f8>
   14914:	movw	r0, #524	; 0x20c
   14918:	movt	r0, #4
   1491c:	ldrb	r0, [r0]
   14920:	cmp	r0, #1
   14924:	bne	14984 <ftello64@plt+0x30f8>
   14928:	movw	r0, #360	; 0x168
   1492c:	movt	r0, #4
   14930:	ldr	r0, [r0]
   14934:	cmp	r0, #1
   14938:	blt	1497c <ftello64@plt+0x30f0>
   1493c:	add	r4, r0, #1
   14940:	b	14950 <ftello64@plt+0x30c4>
   14944:	mov	r1, #32
   14948:	bl	117d8 <__overflow@plt>
   1494c:	b	14970 <ftello64@plt+0x30e4>
   14950:	ldr	r0, [r5]
   14954:	ldr	r1, [r0, #20]
   14958:	ldr	r2, [r0, #24]
   1495c:	cmp	r1, r2
   14960:	bcs	14944 <ftello64@plt+0x30b8>
   14964:	add	r2, r1, #1
   14968:	str	r2, [r0, #20]
   1496c:	strb	r7, [r1]
   14970:	sub	r4, r4, #1
   14974:	cmp	r4, #1
   14978:	bgt	14950 <ftello64@plt+0x30c4>
   1497c:	ldm	r6, {r0, r1}
   14980:	bl	15348 <ftello64@plt+0x3abc>
   14984:	ldr	r0, [r5]
   14988:	ldr	r1, [r0, #20]
   1498c:	ldr	r2, [r0, #24]
   14990:	cmp	r1, r2
   14994:	bcs	13318 <ftello64@plt+0x1a8c>
   14998:	add	r2, r1, #1
   1499c:	str	r2, [r0, #20]
   149a0:	mov	r0, #10
   149a4:	strb	r0, [r1]
   149a8:	movw	r4, #820	; 0x334
   149ac:	movt	r4, #4
   149b0:	ldr	r1, [sp, #36]	; 0x24
   149b4:	ldr	r0, [r8]
   149b8:	movw	r8, #1724	; 0x6bc
   149bc:	add	r9, r9, #32
   149c0:	movt	r8, #4
   149c4:	add	r1, r1, #1
   149c8:	cmp	r1, r0
   149cc:	str	r1, [sp, #36]	; 0x24
   149d0:	blt	133b4 <ftello64@plt+0x1b28>
   149d4:	mov	r0, #0
   149d8:	sub	sp, fp, #28
   149dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   149e0:	bl	15238 <ftello64@plt+0x39ac>
   149e4:	movw	r1, #60230	; 0xeb46
   149e8:	movt	r1, #2
   149ec:	mov	r0, #0
   149f0:	mov	r2, #5
   149f4:	bl	115c8 <dcgettext@plt>
   149f8:	mov	r4, r0
   149fc:	ldr	r0, [r6]
   14a00:	bl	18070 <ftello64@plt+0x67e4>
   14a04:	mov	r3, r0
   14a08:	mov	r0, #1
   14a0c:	mov	r1, #0
   14a10:	mov	r2, r4
   14a14:	bl	11670 <error@plt>
   14a18:	mov	r0, #1
   14a1c:	bl	11990 <ftello64@plt+0x104>
   14a20:	movw	r0, #376	; 0x178
   14a24:	movw	r1, #59494	; 0xe866
   14a28:	movt	r0, #4
   14a2c:	movt	r1, #2
   14a30:	ldr	r4, [r0]
   14a34:	movw	r0, #484	; 0x1e4
   14a38:	movt	r0, #4
   14a3c:	ldr	r5, [r0]
   14a40:	movw	r0, #59484	; 0xe85c
   14a44:	movt	r0, #2
   14a48:	bl	162b4 <ftello64@plt+0x4a28>
   14a4c:	mov	r1, #0
   14a50:	movw	r2, #59470	; 0xe84e
   14a54:	mov	r3, r4
   14a58:	stm	sp, {r0, r1}
   14a5c:	movw	r1, #59361	; 0xe7e1
   14a60:	movt	r2, #2
   14a64:	mov	r0, r5
   14a68:	movt	r1, #2
   14a6c:	bl	2a0a4 <ftello64@plt+0x18818>
   14a70:	mov	r0, #0
   14a74:	bl	11700 <exit@plt>
   14a78:	mov	r0, #0
   14a7c:	bl	11990 <ftello64@plt+0x104>
   14a80:	movw	r1, #59416	; 0xe818
   14a84:	movt	r1, #2
   14a88:	b	149ec <ftello64@plt+0x3160>
   14a8c:	movw	r1, #59438	; 0xe82e
   14a90:	movt	r1, #2
   14a94:	b	149ec <ftello64@plt+0x3160>
   14a98:	movw	r1, #59513	; 0xe879
   14a9c:	mov	r0, #0
   14aa0:	mov	r2, #5
   14aa4:	movt	r1, #2
   14aa8:	bl	115c8 <dcgettext@plt>
   14aac:	mov	r5, r0
   14ab0:	movw	r0, #464	; 0x1d0
   14ab4:	movt	r0, #4
   14ab8:	ldr	r0, [r0]
   14abc:	ldr	r0, [r9, r0, lsl #2]
   14ac0:	bl	18070 <ftello64@plt+0x67e4>
   14ac4:	mov	r3, r0
   14ac8:	mov	r0, #0
   14acc:	mov	r1, #0
   14ad0:	mov	r2, r5
   14ad4:	bl	11670 <error@plt>
   14ad8:	mov	r0, #1
   14adc:	bl	11990 <ftello64@plt+0x104>
   14ae0:	bl	11730 <__errno_location@plt>
   14ae4:	movw	r1, #464	; 0x1d0
   14ae8:	ldr	r4, [r0]
   14aec:	mov	r0, #0
   14af0:	movt	r1, #4
   14af4:	ldr	r1, [r1]
   14af8:	ldr	r2, [r9, r1, lsl #2]
   14afc:	mov	r1, #3
   14b00:	bl	17dc4 <ftello64@plt+0x6538>
   14b04:	movw	r2, #60854	; 0xedb6
   14b08:	mov	r3, r0
   14b0c:	mov	r0, #1
   14b10:	mov	r1, r4
   14b14:	movt	r2, #2
   14b18:	bl	11670 <error@plt>
   14b1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b20:	add	fp, sp, #28
   14b24:	sub	sp, sp, #4
   14b28:	mov	r4, r0
   14b2c:	ldrb	r0, [r0]
   14b30:	cmp	r0, #0
   14b34:	beq	14e80 <ftello64@plt+0x35f4>
   14b38:	mov	r5, #92	; 0x5c
   14b3c:	mov	r6, #7
   14b40:	mov	r7, #13
   14b44:	mov	r8, #9
   14b48:	mov	r9, #11
   14b4c:	mov	r1, r4
   14b50:	b	14c38 <ftello64@plt+0x33ac>
   14b54:	sub	r1, r2, #97	; 0x61
   14b58:	uxtb	r3, r1
   14b5c:	mvn	r1, #86	; 0x56
   14b60:	cmp	r3, #6
   14b64:	bcc	14b7c <ftello64@plt+0x32f0>
   14b68:	sub	r1, r2, #65	; 0x41
   14b6c:	uxtb	r1, r1
   14b70:	cmp	r1, #6
   14b74:	mvn	r1, #47	; 0x2f
   14b78:	mvncc	r1, #54	; 0x36
   14b7c:	add	r2, r1, r2
   14b80:	mov	r1, sl
   14b84:	ldrb	r3, [r1, #3]!
   14b88:	add	r6, r0, r3, lsl #1
   14b8c:	ldrb	r6, [r6, #1]
   14b90:	tst	r6, #16
   14b94:	bne	14ba0 <ftello64@plt+0x3314>
   14b98:	mov	r6, #7
   14b9c:	b	14bf0 <ftello64@plt+0x3364>
   14ba0:	lsl	r1, r2, #4
   14ba4:	sub	r2, r3, #97	; 0x61
   14ba8:	uxtb	r6, r2
   14bac:	mvn	r2, #86	; 0x56
   14bb0:	cmp	r6, #6
   14bb4:	bcc	14bcc <ftello64@plt+0x3340>
   14bb8:	sub	r2, r3, #65	; 0x41
   14bbc:	uxtb	r2, r2
   14bc0:	cmp	r2, #6
   14bc4:	mvn	r2, #47	; 0x2f
   14bc8:	mvncc	r2, #54	; 0x36
   14bcc:	add	r2, r2, r3
   14bd0:	mov	r6, #7
   14bd4:	add	r2, r2, r1
   14bd8:	mov	r1, sl
   14bdc:	ldrb	r3, [r1, #4]!
   14be0:	add	r0, r0, r3, lsl #1
   14be4:	ldrb	r0, [r0, #1]
   14be8:	tst	r0, #16
   14bec:	bne	14bf8 <ftello64@plt+0x336c>
   14bf0:	strb	r2, [r4], #1
   14bf4:	b	14e74 <ftello64@plt+0x35e8>
   14bf8:	sub	r1, r3, #97	; 0x61
   14bfc:	lsl	r0, r2, #4
   14c00:	uxtb	r2, r1
   14c04:	mvn	r1, #86	; 0x56
   14c08:	cmp	r2, #6
   14c0c:	bcc	14c24 <ftello64@plt+0x3398>
   14c10:	sub	r1, r3, #65	; 0x41
   14c14:	uxtb	r1, r1
   14c18:	cmp	r1, #6
   14c1c:	mvn	r1, #47	; 0x2f
   14c20:	mvncc	r1, #54	; 0x36
   14c24:	add	r1, r1, r3
   14c28:	add	r2, r1, r0
   14c2c:	add	r1, sl, #5
   14c30:	strb	r2, [r4], #1
   14c34:	b	14e74 <ftello64@plt+0x35e8>
   14c38:	uxtb	r2, r0
   14c3c:	mov	sl, r1
   14c40:	add	r1, r1, #1
   14c44:	cmp	r2, #92	; 0x5c
   14c48:	bne	14de0 <ftello64@plt+0x3554>
   14c4c:	ldrb	r1, [r1]
   14c50:	sub	r0, r1, #48	; 0x30
   14c54:	cmp	r0, #72	; 0x48
   14c58:	bhi	14e58 <ftello64@plt+0x35cc>
   14c5c:	add	r1, pc, #0
   14c60:	ldr	pc, [r1, r0, lsl #2]
   14c64:	andeq	r4, r1, r8, lsl #27
   14c68:	andeq	r4, r1, r0, ror #28
   14c6c:	andeq	r4, r1, r0, ror #28
   14c70:	andeq	r4, r1, r0, ror #28
   14c74:	andeq	r4, r1, r0, ror #28
   14c78:	andeq	r4, r1, r0, ror #28
   14c7c:	andeq	r4, r1, r0, ror #28
   14c80:	andeq	r4, r1, r0, ror #28
   14c84:	andeq	r4, r1, r0, ror #28
   14c88:	andeq	r4, r1, r0, ror #28
   14c8c:	andeq	r4, r1, r0, ror #28
   14c90:	andeq	r4, r1, r0, ror #28
   14c94:	andeq	r4, r1, r0, ror #28
   14c98:	andeq	r4, r1, r0, ror #28
   14c9c:	andeq	r4, r1, r0, ror #28
   14ca0:	andeq	r4, r1, r0, ror #28
   14ca4:	andeq	r4, r1, r0, ror #28
   14ca8:	andeq	r4, r1, r0, ror #28
   14cac:	andeq	r4, r1, r0, ror #28
   14cb0:	andeq	r4, r1, r0, ror #28
   14cb4:	andeq	r4, r1, r0, ror #28
   14cb8:	andeq	r4, r1, r0, ror #28
   14cbc:	andeq	r4, r1, r0, ror #28
   14cc0:	andeq	r4, r1, r0, ror #28
   14cc4:	andeq	r4, r1, r0, ror #28
   14cc8:	andeq	r4, r1, r0, ror #28
   14ccc:	andeq	r4, r1, r0, ror #28
   14cd0:	andeq	r4, r1, r0, ror #28
   14cd4:	andeq	r4, r1, r0, ror #28
   14cd8:	andeq	r4, r1, r0, ror #28
   14cdc:	andeq	r4, r1, r0, ror #28
   14ce0:	andeq	r4, r1, r0, ror #28
   14ce4:	andeq	r4, r1, r0, ror #28
   14ce8:	andeq	r4, r1, r0, ror #28
   14cec:	andeq	r4, r1, r0, ror #28
   14cf0:	andeq	r4, r1, r0, ror #28
   14cf4:	andeq	r4, r1, r0, ror #28
   14cf8:	andeq	r4, r1, r0, ror #28
   14cfc:	andeq	r4, r1, r0, ror #28
   14d00:	andeq	r4, r1, r0, ror #28
   14d04:	andeq	r4, r1, r0, ror #28
   14d08:	andeq	r4, r1, r0, ror #28
   14d0c:	andeq	r4, r1, r0, ror #28
   14d10:	andeq	r4, r1, r0, ror #28
   14d14:	andeq	r4, r1, r0, ror #28
   14d18:	andeq	r4, r1, r0, ror #28
   14d1c:	andeq	r4, r1, r0, ror #28
   14d20:	andeq	r4, r1, r0, ror #28
   14d24:	andeq	r4, r1, r0, ror #28
   14d28:	strdeq	r4, [r1], -ip
   14d2c:	andeq	r4, r1, r4, lsl #28
   14d30:	muleq	r1, r0, lr
   14d34:	andeq	r4, r1, r0, ror #28
   14d38:	andeq	r4, r1, r0, ror #28
   14d3c:	andeq	r4, r1, r8, ror #27
   14d40:	andeq	r4, r1, r0, ror #28
   14d44:	andeq	r4, r1, r0, ror #28
   14d48:	andeq	r4, r1, r0, ror #28
   14d4c:	andeq	r4, r1, r0, ror #28
   14d50:	andeq	r4, r1, r0, ror #28
   14d54:	andeq	r4, r1, r0, ror #28
   14d58:	andeq	r4, r1, r0, ror #28
   14d5c:	andeq	r4, r1, r0, lsl lr
   14d60:	andeq	r4, r1, r0, ror #28
   14d64:	andeq	r4, r1, r0, ror #28
   14d68:	andeq	r4, r1, r0, ror #28
   14d6c:	andeq	r4, r1, ip, lsl lr
   14d70:	andeq	r4, r1, r0, ror #28
   14d74:	andeq	r4, r1, r4, lsr #28
   14d78:	andeq	r4, r1, r0, ror #28
   14d7c:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14d80:	andeq	r4, r1, r0, ror #28
   14d84:	andeq	r4, r1, ip, lsr #28
   14d88:	mov	r1, sl
   14d8c:	mov	r0, #0
   14d90:	ldrb	r2, [r1, #2]!
   14d94:	and	r3, r2, #248	; 0xf8
   14d98:	cmp	r3, #48	; 0x30
   14d9c:	bne	14de0 <ftello64@plt+0x3554>
   14da0:	mov	r1, sl
   14da4:	sub	r0, r2, #48	; 0x30
   14da8:	ldrb	r2, [r1, #3]!
   14dac:	and	r3, r2, #248	; 0xf8
   14db0:	cmp	r3, #48	; 0x30
   14db4:	bne	14de0 <ftello64@plt+0x3554>
   14db8:	mov	r1, sl
   14dbc:	add	r0, r2, r0, lsl #3
   14dc0:	ldrb	r2, [r1, #4]!
   14dc4:	sub	r0, r0, #48	; 0x30
   14dc8:	and	r3, r2, #248	; 0xf8
   14dcc:	cmp	r3, #48	; 0x30
   14dd0:	bne	14de0 <ftello64@plt+0x3554>
   14dd4:	add	r0, r2, r0, lsl #3
   14dd8:	add	r1, sl, #5
   14ddc:	sub	r0, r0, #48	; 0x30
   14de0:	strb	r0, [r4], #1
   14de4:	b	14e74 <ftello64@plt+0x35e8>
   14de8:	mov	r0, #12
   14dec:	strb	r0, [r4], #1
   14df0:	b	14e70 <ftello64@plt+0x35e4>
   14df4:	strb	r9, [r4], #1
   14df8:	b	14e70 <ftello64@plt+0x35e4>
   14dfc:	strb	r6, [r4], #1
   14e00:	b	14e70 <ftello64@plt+0x35e4>
   14e04:	mov	r0, #8
   14e08:	strb	r0, [r4], #1
   14e0c:	b	14e70 <ftello64@plt+0x35e4>
   14e10:	mov	r0, #10
   14e14:	strb	r0, [r4], #1
   14e18:	b	14e70 <ftello64@plt+0x35e4>
   14e1c:	strb	r7, [r4], #1
   14e20:	b	14e70 <ftello64@plt+0x35e4>
   14e24:	strb	r8, [r4], #1
   14e28:	b	14e70 <ftello64@plt+0x35e4>
   14e2c:	bl	116f4 <__ctype_b_loc@plt>
   14e30:	mov	r1, sl
   14e34:	ldr	r0, [r0]
   14e38:	ldrb	r2, [r1, #2]!
   14e3c:	add	r3, r0, r2, lsl #1
   14e40:	ldrb	r3, [r3, #1]
   14e44:	tst	r3, #16
   14e48:	bne	14b54 <ftello64@plt+0x32c8>
   14e4c:	movw	r0, #30812	; 0x785c
   14e50:	strh	r0, [r4], #2
   14e54:	b	14e74 <ftello64@plt+0x35e8>
   14e58:	cmp	r1, #0
   14e5c:	beq	14e80 <ftello64@plt+0x35f4>
   14e60:	strb	r5, [r4]
   14e64:	ldrb	r0, [sl, #1]
   14e68:	strb	r0, [r4, #1]
   14e6c:	add	r4, r4, #2
   14e70:	add	r1, sl, #2
   14e74:	ldrb	r0, [r1]
   14e78:	cmp	r0, #0
   14e7c:	bne	14c38 <ftello64@plt+0x33ac>
   14e80:	mov	r0, #0
   14e84:	strb	r0, [r4]
   14e88:	sub	sp, fp, #28
   14e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e90:	add	r0, sl, #2
   14e94:	ldrb	r1, [r0], #1
   14e98:	cmp	r1, #0
   14e9c:	bne	14e94 <ftello64@plt+0x3608>
   14ea0:	b	14e80 <ftello64@plt+0x35f4>
   14ea4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14ea8:	add	fp, sp, #24
   14eac:	sub	sp, sp, #8
   14eb0:	mov	r9, r1
   14eb4:	mov	r1, sp
   14eb8:	bl	14fd8 <ftello64@plt+0x374c>
   14ebc:	mov	r1, #0
   14ec0:	mov	r8, r9
   14ec4:	mov	r0, #0
   14ec8:	str	r1, [r9]
   14ecc:	str	r1, [r9, #8]
   14ed0:	str	r1, [r8, #4]!
   14ed4:	ldm	sp, {r5, r6}
   14ed8:	cmp	r5, r6
   14edc:	bcs	14fc0 <ftello64@plt+0x3734>
   14ee0:	mov	r0, #0
   14ee4:	mov	ip, #0
   14ee8:	mov	r3, #0
   14eec:	mov	r1, #0
   14ef0:	cmp	r5, r6
   14ef4:	bcs	14f30 <ftello64@plt+0x36a4>
   14ef8:	mov	r7, r5
   14efc:	ldrb	r2, [r7]
   14f00:	cmp	r2, #10
   14f04:	beq	14f3c <ftello64@plt+0x36b0>
   14f08:	add	r7, r7, #1
   14f0c:	cmp	r7, r6
   14f10:	bcc	14efc <ftello64@plt+0x3670>
   14f14:	mov	r4, #0
   14f18:	cmp	r7, r5
   14f1c:	bhi	14f48 <ftello64@plt+0x36bc>
   14f20:	cmp	r4, #0
   14f24:	mov	r2, r3
   14f28:	bne	14f98 <ftello64@plt+0x370c>
   14f2c:	mov	r5, r7
   14f30:	cmp	r5, r6
   14f34:	bcc	14ef0 <ftello64@plt+0x3664>
   14f38:	b	14fc0 <ftello64@plt+0x3734>
   14f3c:	mov	r4, #1
   14f40:	cmp	r7, r5
   14f44:	bls	14f20 <ftello64@plt+0x3694>
   14f48:	ldr	r2, [r8]
   14f4c:	cmp	r1, r2
   14f50:	mov	r2, ip
   14f54:	bne	14f78 <ftello64@plt+0x36ec>
   14f58:	mov	r0, r3
   14f5c:	mov	r1, r8
   14f60:	mov	r2, #8
   14f64:	bl	2a484 <ftello64@plt+0x18bf8>
   14f68:	str	r0, [r9]
   14f6c:	mov	r2, r0
   14f70:	mov	ip, r0
   14f74:	ldr	r1, [r9, #8]
   14f78:	mov	r3, r0
   14f7c:	cmp	r4, #0
   14f80:	str	r5, [r3, r1, lsl #3]!
   14f84:	sub	r5, r7, r5
   14f88:	add	r1, r1, #1
   14f8c:	str	r5, [r3, #4]
   14f90:	str	r1, [r9, #8]
   14f94:	beq	14fac <ftello64@plt+0x3720>
   14f98:	add	r5, r7, #1
   14f9c:	mov	r3, r2
   14fa0:	cmp	r5, r6
   14fa4:	bcc	14ef0 <ftello64@plt+0x3664>
   14fa8:	b	14fc0 <ftello64@plt+0x3734>
   14fac:	mov	r3, r2
   14fb0:	mov	ip, r2
   14fb4:	mov	r5, r7
   14fb8:	cmp	r5, r6
   14fbc:	bcc	14ef0 <ftello64@plt+0x3664>
   14fc0:	movw	r3, #20864	; 0x5180
   14fc4:	mov	r2, #8
   14fc8:	movt	r3, #1
   14fcc:	bl	11838 <qsort@plt>
   14fd0:	sub	sp, fp, #24
   14fd4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14fd8:	push	{r4, r5, r6, sl, fp, lr}
   14fdc:	add	fp, sp, #16
   14fe0:	sub	sp, sp, #8
   14fe4:	mov	r5, r0
   14fe8:	cmp	r0, #0
   14fec:	mov	r4, r1
   14ff0:	ldrbne	r0, [r5]
   14ff4:	cmpne	r0, #0
   14ff8:	bne	15054 <ftello64@plt+0x37c8>
   14ffc:	movw	r0, #480	; 0x1e0
   15000:	add	r2, sp, #4
   15004:	mov	r1, #0
   15008:	movt	r0, #4
   1500c:	ldr	r0, [r0]
   15010:	bl	181a8 <ftello64@plt+0x691c>
   15014:	str	r0, [r4]
   15018:	mov	r6, #1
   1501c:	cmp	r0, #0
   15020:	beq	1508c <ftello64@plt+0x3800>
   15024:	cmp	r6, #0
   15028:	beq	15040 <ftello64@plt+0x37b4>
   1502c:	movw	r0, #480	; 0x1e0
   15030:	movt	r0, #4
   15034:	ldr	r0, [r0]
   15038:	bl	11814 <clearerr_unlocked@plt>
   1503c:	ldr	r0, [r4]
   15040:	ldr	r1, [sp, #4]
   15044:	add	r0, r0, r1
   15048:	str	r0, [r4, #4]
   1504c:	sub	sp, fp, #16
   15050:	pop	{r4, r5, r6, sl, fp, pc}
   15054:	movw	r1, #60952	; 0xee18
   15058:	mov	r0, r5
   1505c:	movt	r1, #2
   15060:	bl	11514 <strcmp@plt>
   15064:	cmp	r0, #0
   15068:	beq	14ffc <ftello64@plt+0x3770>
   1506c:	add	r2, sp, #4
   15070:	mov	r0, r5
   15074:	mov	r1, #0
   15078:	mov	r6, #0
   1507c:	bl	18460 <ftello64@plt+0x6bd4>
   15080:	str	r0, [r4]
   15084:	cmp	r0, #0
   15088:	bne	15024 <ftello64@plt+0x3798>
   1508c:	movw	r0, #60952	; 0xee18
   15090:	cmp	r6, #0
   15094:	movt	r0, #2
   15098:	movne	r5, r0
   1509c:	bl	11730 <__errno_location@plt>
   150a0:	ldr	r4, [r0]
   150a4:	mov	r0, #0
   150a8:	mov	r1, #3
   150ac:	mov	r2, r5
   150b0:	bl	17dc4 <ftello64@plt+0x6538>
   150b4:	movw	r2, #60854	; 0xedb6
   150b8:	mov	r3, r0
   150bc:	mov	r0, #1
   150c0:	mov	r1, r4
   150c4:	movt	r2, #2
   150c8:	bl	11670 <error@plt>
   150cc:	push	{r4, r5, r6, sl, fp, lr}
   150d0:	add	fp, sp, #16
   150d4:	sub	sp, sp, #8
   150d8:	mov	r1, #0
   150dc:	mov	r6, r0
   150e0:	movw	r3, #1168	; 0x490
   150e4:	add	r2, r0, #36	; 0x24
   150e8:	str	r1, [r0, #8]
   150ec:	str	r1, [r6, #4]!
   150f0:	movw	r1, #504	; 0x1f8
   150f4:	movt	r3, #4
   150f8:	movt	r1, #4
   150fc:	ldrb	r1, [r1]
   15100:	str	r2, [r0, #20]
   15104:	cmp	r1, #0
   15108:	moveq	r3, r1
   1510c:	str	r3, [r0, #24]
   15110:	ldr	r4, [r0]
   15114:	mov	r0, r4
   15118:	bl	11718 <strlen@plt>
   1511c:	mov	r1, r0
   15120:	mov	r0, r4
   15124:	mov	r2, r6
   15128:	bl	18510 <ftello64@plt+0x6c84>
   1512c:	cmp	r0, #0
   15130:	bne	15144 <ftello64@plt+0x38b8>
   15134:	mov	r0, r6
   15138:	sub	sp, fp, #16
   1513c:	pop	{r4, r5, r6, sl, fp, lr}
   15140:	b	19a54 <ftello64@plt+0x81c8>
   15144:	movw	r1, #60211	; 0xeb33
   15148:	mov	r5, r0
   1514c:	mov	r0, #0
   15150:	mov	r2, #5
   15154:	movt	r1, #2
   15158:	bl	115c8 <dcgettext@plt>
   1515c:	mov	r6, r0
   15160:	mov	r0, r4
   15164:	bl	18070 <ftello64@plt+0x67e4>
   15168:	str	r0, [sp]
   1516c:	mov	r0, #1
   15170:	mov	r1, #0
   15174:	mov	r2, r6
   15178:	mov	r3, r5
   1517c:	bl	11670 <error@plt>
   15180:	push	{r4, r5, r6, sl, fp, lr}
   15184:	add	fp, sp, #16
   15188:	movw	r2, #504	; 0x1f8
   1518c:	ldr	lr, [r1, #4]
   15190:	ldr	ip, [r0, #4]
   15194:	movt	r2, #4
   15198:	ldrb	r2, [r2]
   1519c:	cmp	ip, lr
   151a0:	mov	r3, lr
   151a4:	movlt	r3, ip
   151a8:	cmp	r2, #0
   151ac:	beq	151f4 <ftello64@plt+0x3968>
   151b0:	cmp	r3, #1
   151b4:	blt	15224 <ftello64@plt+0x3998>
   151b8:	ldr	r1, [r1]
   151bc:	ldr	r2, [r0]
   151c0:	movw	r5, #1168	; 0x490
   151c4:	mov	r4, #0
   151c8:	movt	r5, #4
   151cc:	ldrb	r0, [r1, r4]
   151d0:	ldrb	r6, [r2, r4]
   151d4:	ldrb	r0, [r5, r0]
   151d8:	ldrb	r6, [r5, r6]
   151dc:	subs	r0, r6, r0
   151e0:	bne	15234 <ftello64@plt+0x39a8>
   151e4:	add	r4, r4, #1
   151e8:	cmp	r4, r3
   151ec:	blt	151cc <ftello64@plt+0x3940>
   151f0:	b	15224 <ftello64@plt+0x3998>
   151f4:	cmp	r3, #1
   151f8:	blt	15224 <ftello64@plt+0x3998>
   151fc:	ldr	r1, [r1]
   15200:	ldr	r2, [r0]
   15204:	mov	r4, #0
   15208:	ldrb	r0, [r1, r4]
   1520c:	ldrb	r5, [r2, r4]
   15210:	subs	r0, r5, r0
   15214:	popne	{r4, r5, r6, sl, fp, pc}
   15218:	add	r4, r4, #1
   1521c:	cmp	r4, r3
   15220:	blt	15208 <ftello64@plt+0x397c>
   15224:	mov	r0, #0
   15228:	cmp	ip, lr
   1522c:	movwgt	r0, #1
   15230:	mvnlt	r0, #0
   15234:	pop	{r4, r5, r6, sl, fp, pc}
   15238:	push	{fp, lr}
   1523c:	mov	fp, sp
   15240:	bl	11730 <__errno_location@plt>
   15244:	ldr	r4, [r0]
   15248:	movw	r1, #60287	; 0xeb7f
   1524c:	mov	r0, #0
   15250:	mov	r2, #5
   15254:	movt	r1, #2
   15258:	bl	115c8 <dcgettext@plt>
   1525c:	mov	r2, r0
   15260:	mov	r0, #1
   15264:	mov	r1, r4
   15268:	bl	11670 <error@plt>
   1526c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   15270:	add	fp, sp, #24
   15274:	movw	r2, #504	; 0x1f8
   15278:	ldr	lr, [r1, #4]
   1527c:	ldr	ip, [r0, #4]
   15280:	movt	r2, #4
   15284:	ldrb	r2, [r2]
   15288:	cmp	ip, lr
   1528c:	mov	r3, lr
   15290:	movlt	r3, ip
   15294:	cmp	r2, #0
   15298:	beq	152e0 <ftello64@plt+0x3a54>
   1529c:	cmp	r3, #1
   152a0:	blt	15310 <ftello64@plt+0x3a84>
   152a4:	ldr	r8, [r1]
   152a8:	ldr	r5, [r0]
   152ac:	movw	r7, #1168	; 0x490
   152b0:	mov	r6, #0
   152b4:	movt	r7, #4
   152b8:	ldrb	r2, [r8, r6]
   152bc:	ldrb	r4, [r5, r6]
   152c0:	ldrb	r2, [r7, r2]
   152c4:	ldrb	r4, [r7, r4]
   152c8:	subs	r2, r4, r2
   152cc:	bne	15340 <ftello64@plt+0x3ab4>
   152d0:	add	r6, r6, #1
   152d4:	cmp	r6, r3
   152d8:	blt	152b8 <ftello64@plt+0x3a2c>
   152dc:	b	15310 <ftello64@plt+0x3a84>
   152e0:	cmp	r3, #1
   152e4:	blt	15310 <ftello64@plt+0x3a84>
   152e8:	ldr	r4, [r1]
   152ec:	ldr	r5, [r0]
   152f0:	mov	r6, #0
   152f4:	ldrb	r2, [r4, r6]
   152f8:	ldrb	r7, [r5, r6]
   152fc:	subs	r2, r7, r2
   15300:	bne	15340 <ftello64@plt+0x3ab4>
   15304:	add	r6, r6, #1
   15308:	cmp	r6, r3
   1530c:	blt	152f4 <ftello64@plt+0x3a68>
   15310:	mvn	r2, #0
   15314:	cmp	ip, lr
   15318:	blt	15340 <ftello64@plt+0x3ab4>
   1531c:	mov	r2, #1
   15320:	bgt	15340 <ftello64@plt+0x3ab4>
   15324:	ldr	r1, [r1]
   15328:	ldr	r0, [r0]
   1532c:	mvn	r2, #0
   15330:	cmp	r0, r1
   15334:	bcc	15340 <ftello64@plt+0x3ab4>
   15338:	mov	r2, #0
   1533c:	movwhi	r2, #1
   15340:	mov	r0, r2
   15344:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   15348:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1534c:	add	fp, sp, #28
   15350:	sub	sp, sp, #4
   15354:	cmp	r0, r1
   15358:	bcs	155c8 <ftello64@plt+0x3d3c>
   1535c:	movw	sl, #1732	; 0x6c4
   15360:	movw	r6, #484	; 0x1e4
   15364:	mov	r4, r1
   15368:	mov	r5, r0
   1536c:	mov	r8, #34	; 0x22
   15370:	mov	r9, #92	; 0x5c
   15374:	movt	sl, #4
   15378:	movt	r6, #4
   1537c:	b	15460 <ftello64@plt+0x3bd4>
   15380:	cmp	r7, #123	; 0x7b
   15384:	cmpne	r7, #125	; 0x7d
   15388:	bne	153a4 <ftello64@plt+0x3b18>
   1538c:	movw	r1, #60329	; 0xeba9
   15390:	mov	r0, #1
   15394:	mov	r2, r7
   15398:	movt	r1, #2
   1539c:	bl	11784 <__printf_chk@plt>
   153a0:	b	155bc <ftello64@plt+0x3d30>
   153a4:	ldr	r0, [r6]
   153a8:	ldr	r1, [r0, #20]
   153ac:	ldr	r2, [r0, #24]
   153b0:	cmp	r1, r2
   153b4:	bcs	1543c <ftello64@plt+0x3bb0>
   153b8:	add	r2, r1, #1
   153bc:	str	r2, [r0, #20]
   153c0:	mov	r0, #32
   153c4:	strb	r0, [r1]
   153c8:	b	155bc <ftello64@plt+0x3d30>
   153cc:	ldr	r0, [r6]
   153d0:	ldr	r1, [r0, #20]
   153d4:	ldr	r2, [r0, #24]
   153d8:	cmp	r1, r2
   153dc:	bcs	15448 <ftello64@plt+0x3bbc>
   153e0:	add	r2, r1, #1
   153e4:	str	r2, [r0, #20]
   153e8:	strb	r8, [r1]
   153ec:	ldr	r0, [r6]
   153f0:	ldr	r1, [r0, #20]
   153f4:	ldr	r2, [r0, #24]
   153f8:	cmp	r1, r2
   153fc:	bcs	15454 <ftello64@plt+0x3bc8>
   15400:	add	r2, r1, #1
   15404:	str	r2, [r0, #20]
   15408:	strb	r8, [r1]
   1540c:	b	155bc <ftello64@plt+0x3d30>
   15410:	ldr	r1, [r6]
   15414:	movw	r0, #60335	; 0xebaf
   15418:	movt	r0, #2
   1541c:	bl	114c0 <fputs_unlocked@plt>
   15420:	b	155bc <ftello64@plt+0x3d30>
   15424:	mov	r1, r7
   15428:	bl	117d8 <__overflow@plt>
   1542c:	b	155bc <ftello64@plt+0x3d30>
   15430:	mov	r1, #92	; 0x5c
   15434:	bl	117d8 <__overflow@plt>
   15438:	b	1559c <ftello64@plt+0x3d10>
   1543c:	mov	r1, #32
   15440:	bl	117d8 <__overflow@plt>
   15444:	b	155bc <ftello64@plt+0x3d30>
   15448:	mov	r1, #34	; 0x22
   1544c:	bl	117d8 <__overflow@plt>
   15450:	b	153ec <ftello64@plt+0x3b60>
   15454:	mov	r1, #34	; 0x22
   15458:	bl	117d8 <__overflow@plt>
   1545c:	b	155bc <ftello64@plt+0x3d30>
   15460:	ldrb	r7, [r5]
   15464:	ldrb	r0, [sl, r7]
   15468:	cmp	r0, #0
   1546c:	beq	1559c <ftello64@plt+0x3d10>
   15470:	sub	r0, r7, #34	; 0x22
   15474:	cmp	r0, #61	; 0x3d
   15478:	bhi	15380 <ftello64@plt+0x3af4>
   1547c:	add	r1, pc, #0
   15480:	ldr	pc, [r1, r0, lsl #2]
   15484:	andeq	r5, r1, ip, asr #7
   15488:	andeq	r5, r1, ip, ror r5
   1548c:	andeq	r5, r1, ip, ror r5
   15490:	andeq	r5, r1, ip, ror r5
   15494:	andeq	r5, r1, ip, ror r5
   15498:	andeq	r5, r1, r4, lsr #7
   1549c:	andeq	r5, r1, r4, lsr #7
   154a0:	andeq	r5, r1, r4, lsr #7
   154a4:	andeq	r5, r1, r4, lsr #7
   154a8:	andeq	r5, r1, r4, lsr #7
   154ac:	andeq	r5, r1, r4, lsr #7
   154b0:	andeq	r5, r1, r4, lsr #7
   154b4:	andeq	r5, r1, r4, lsr #7
   154b8:	andeq	r5, r1, r4, lsr #7
   154bc:	andeq	r5, r1, r4, lsr #7
   154c0:	andeq	r5, r1, r4, lsr #7
   154c4:	andeq	r5, r1, r4, lsr #7
   154c8:	andeq	r5, r1, r4, lsr #7
   154cc:	andeq	r5, r1, r4, lsr #7
   154d0:	andeq	r5, r1, r4, lsr #7
   154d4:	andeq	r5, r1, r4, lsr #7
   154d8:	andeq	r5, r1, r4, lsr #7
   154dc:	andeq	r5, r1, r4, lsr #7
   154e0:	andeq	r5, r1, r4, lsr #7
   154e4:	andeq	r5, r1, r4, lsr #7
   154e8:	andeq	r5, r1, r4, lsr #7
   154ec:	andeq	r5, r1, r4, lsr #7
   154f0:	andeq	r5, r1, r4, lsr #7
   154f4:	andeq	r5, r1, r4, lsr #7
   154f8:	andeq	r5, r1, r4, lsr #7
   154fc:	andeq	r5, r1, r4, lsr #7
   15500:	andeq	r5, r1, r4, lsr #7
   15504:	andeq	r5, r1, r4, lsr #7
   15508:	andeq	r5, r1, r4, lsr #7
   1550c:	andeq	r5, r1, r4, lsr #7
   15510:	andeq	r5, r1, r4, lsr #7
   15514:	andeq	r5, r1, r4, lsr #7
   15518:	andeq	r5, r1, r4, lsr #7
   1551c:	andeq	r5, r1, r4, lsr #7
   15520:	andeq	r5, r1, r4, lsr #7
   15524:	andeq	r5, r1, r4, lsr #7
   15528:	andeq	r5, r1, r4, lsr #7
   1552c:	andeq	r5, r1, r4, lsr #7
   15530:	andeq	r5, r1, r4, lsr #7
   15534:	andeq	r5, r1, r4, lsr #7
   15538:	andeq	r5, r1, r4, lsr #7
   1553c:	andeq	r5, r1, r4, lsr #7
   15540:	andeq	r5, r1, r4, lsr #7
   15544:	andeq	r5, r1, r4, lsr #7
   15548:	andeq	r5, r1, r4, lsr #7
   1554c:	andeq	r5, r1, r4, lsr #7
   15550:	andeq	r5, r1, r4, lsr #7
   15554:	andeq	r5, r1, r4, lsr #7
   15558:	andeq	r5, r1, r4, lsr #7
   1555c:	andeq	r5, r1, r4, lsr #7
   15560:	andeq	r5, r1, r4, lsr #7
   15564:	andeq	r5, r1, r4, lsr #7
   15568:	andeq	r5, r1, r4, lsr #7
   1556c:	andeq	r5, r1, r0, lsl r4
   15570:	andeq	r5, r1, r4, lsr #7
   15574:	andeq	r5, r1, r4, lsr #7
   15578:	andeq	r5, r1, ip, ror r5
   1557c:	ldr	r0, [r6]
   15580:	ldr	r1, [r0, #20]
   15584:	ldr	r2, [r0, #24]
   15588:	cmp	r1, r2
   1558c:	bcs	15430 <ftello64@plt+0x3ba4>
   15590:	add	r2, r1, #1
   15594:	str	r2, [r0, #20]
   15598:	strb	r9, [r1]
   1559c:	ldr	r0, [r6]
   155a0:	ldr	r1, [r0, #20]
   155a4:	ldr	r2, [r0, #24]
   155a8:	cmp	r1, r2
   155ac:	bcs	15424 <ftello64@plt+0x3b98>
   155b0:	add	r2, r1, #1
   155b4:	str	r2, [r0, #20]
   155b8:	strb	r7, [r1]
   155bc:	add	r5, r5, #1
   155c0:	cmp	r4, r5
   155c4:	bne	15460 <ftello64@plt+0x3bd4>
   155c8:	sub	sp, fp, #28
   155cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155d0:	mov	r0, #1
   155d4:	b	11990 <ftello64@plt+0x104>
   155d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   155dc:	add	fp, sp, #28
   155e0:	sub	sp, sp, #12
   155e4:	mov	r4, r3
   155e8:	mov	r6, r2
   155ec:	mov	r5, r1
   155f0:	mov	sl, r0
   155f4:	bl	11718 <strlen@plt>
   155f8:	ldr	r8, [r5]
   155fc:	cmp	r8, #0
   15600:	beq	156bc <ftello64@plt+0x3e30>
   15604:	mov	r7, r0
   15608:	mov	r0, #0
   1560c:	add	r9, r5, #4
   15610:	mov	r5, #0
   15614:	str	r6, [sp, #4]
   15618:	str	r0, [sp]
   1561c:	mvn	r0, #0
   15620:	str	r0, [sp, #8]
   15624:	mov	r0, r8
   15628:	mov	r1, sl
   1562c:	mov	r2, r7
   15630:	bl	1185c <strncmp@plt>
   15634:	cmp	r0, #0
   15638:	bne	15690 <ftello64@plt+0x3e04>
   1563c:	mov	r0, r8
   15640:	bl	11718 <strlen@plt>
   15644:	cmp	r0, r7
   15648:	beq	156c0 <ftello64@plt+0x3e34>
   1564c:	ldr	r0, [sp, #8]
   15650:	cmn	r0, #1
   15654:	beq	1568c <ftello64@plt+0x3e00>
   15658:	ldr	r0, [sp, #4]
   1565c:	cmp	r0, #0
   15660:	beq	15680 <ftello64@plt+0x3df4>
   15664:	ldr	r1, [sp, #8]
   15668:	mov	r2, r4
   1566c:	mla	r0, r1, r4, r0
   15670:	mov	r1, r6
   15674:	bl	115b0 <memcmp@plt>
   15678:	cmp	r0, #0
   1567c:	beq	15690 <ftello64@plt+0x3e04>
   15680:	mov	r0, #1
   15684:	str	r0, [sp]
   15688:	b	15690 <ftello64@plt+0x3e04>
   1568c:	str	r5, [sp, #8]
   15690:	ldr	r8, [r9, r5, lsl #2]
   15694:	add	r6, r6, r4
   15698:	add	r5, r5, #1
   1569c:	cmp	r8, #0
   156a0:	bne	15624 <ftello64@plt+0x3d98>
   156a4:	ldr	r0, [sp]
   156a8:	tst	r0, #1
   156ac:	ldr	r0, [sp, #8]
   156b0:	mvnne	r0, #1
   156b4:	sub	sp, fp, #28
   156b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156bc:	mvn	r5, #0
   156c0:	mov	r0, r5
   156c4:	sub	sp, fp, #28
   156c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156cc:	push	{r4, r5, r6, r7, fp, lr}
   156d0:	add	fp, sp, #16
   156d4:	mov	r5, r0
   156d8:	ldr	r0, [r1]
   156dc:	mvn	r4, #0
   156e0:	cmp	r0, #0
   156e4:	beq	15714 <ftello64@plt+0x3e88>
   156e8:	add	r7, r1, #4
   156ec:	mov	r6, #0
   156f0:	mov	r1, r5
   156f4:	bl	11514 <strcmp@plt>
   156f8:	cmp	r0, #0
   156fc:	moveq	r0, r6
   15700:	popeq	{r4, r5, r6, r7, fp, pc}
   15704:	ldr	r0, [r7, r6, lsl #2]
   15708:	add	r6, r6, #1
   1570c:	cmp	r0, #0
   15710:	bne	156f0 <ftello64@plt+0x3e64>
   15714:	mov	r0, r4
   15718:	pop	{r4, r5, r6, r7, fp, pc}
   1571c:	push	{r4, r5, r6, sl, fp, lr}
   15720:	add	fp, sp, #16
   15724:	sub	sp, sp, #8
   15728:	mov	r4, r1
   1572c:	movw	r1, #60794	; 0xed7a
   15730:	mov	r5, r0
   15734:	movw	r0, #60767	; 0xed5f
   15738:	cmn	r2, #1
   1573c:	mov	r2, #5
   15740:	movt	r0, #2
   15744:	movt	r1, #2
   15748:	moveq	r1, r0
   1574c:	mov	r0, #0
   15750:	bl	115c8 <dcgettext@plt>
   15754:	mov	r6, r0
   15758:	mov	r0, #0
   1575c:	mov	r1, #8
   15760:	mov	r2, r4
   15764:	bl	17aa0 <ftello64@plt+0x6214>
   15768:	mov	r4, r0
   1576c:	mov	r0, #1
   15770:	mov	r1, r5
   15774:	bl	18060 <ftello64@plt+0x67d4>
   15778:	str	r0, [sp]
   1577c:	mov	r0, #0
   15780:	mov	r1, #0
   15784:	mov	r2, r6
   15788:	mov	r3, r4
   1578c:	bl	11670 <error@plt>
   15790:	sub	sp, fp, #16
   15794:	pop	{r4, r5, r6, sl, fp, pc}
   15798:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1579c:	add	fp, sp, #28
   157a0:	sub	sp, sp, #4
   157a4:	mov	r5, r1
   157a8:	movw	r1, #60823	; 0xed97
   157ac:	mov	sl, r2
   157b0:	mov	r7, r0
   157b4:	mov	r0, #0
   157b8:	mov	r2, #5
   157bc:	mov	r8, #0
   157c0:	movt	r1, #2
   157c4:	bl	115c8 <dcgettext@plt>
   157c8:	movw	r4, #472	; 0x1d8
   157cc:	movt	r4, #4
   157d0:	ldr	r1, [r4]
   157d4:	bl	114c0 <fputs_unlocked@plt>
   157d8:	ldr	r6, [r7]
   157dc:	cmp	r6, #0
   157e0:	beq	15880 <ftello64@plt+0x3ff4>
   157e4:	add	r9, r7, #4
   157e8:	mov	r7, #0
   157ec:	str	sl, [sp]
   157f0:	cmp	r8, #0
   157f4:	beq	15810 <ftello64@plt+0x3f84>
   157f8:	mov	r0, r7
   157fc:	mov	r1, r5
   15800:	mov	r2, sl
   15804:	bl	115b0 <memcmp@plt>
   15808:	cmp	r0, #0
   1580c:	beq	1583c <ftello64@plt+0x3fb0>
   15810:	ldr	r7, [r4]
   15814:	mov	r0, r6
   15818:	bl	18070 <ftello64@plt+0x67e4>
   1581c:	movw	r2, #60844	; 0xedac
   15820:	mov	r3, r0
   15824:	mov	r0, r7
   15828:	mov	r1, #1
   1582c:	movt	r2, #2
   15830:	bl	1179c <__fprintf_chk@plt>
   15834:	mov	r7, r5
   15838:	b	1586c <ftello64@plt+0x3fe0>
   1583c:	mov	sl, r9
   15840:	ldr	r9, [r4]
   15844:	mov	r0, r6
   15848:	bl	18070 <ftello64@plt+0x67e4>
   1584c:	mov	r3, r0
   15850:	mov	r0, r9
   15854:	mov	r9, sl
   15858:	ldr	sl, [sp]
   1585c:	movw	r2, #60852	; 0xedb4
   15860:	mov	r1, #1
   15864:	movt	r2, #2
   15868:	bl	1179c <__fprintf_chk@plt>
   1586c:	ldr	r6, [r9, -r8, lsl #2]
   15870:	add	r5, r5, sl
   15874:	sub	r8, r8, #1
   15878:	cmp	r6, #0
   1587c:	bne	157f0 <ftello64@plt+0x3f64>
   15880:	ldr	r0, [r4]
   15884:	ldr	r1, [r0, #20]
   15888:	ldr	r2, [r0, #24]
   1588c:	cmp	r1, r2
   15890:	addcc	r2, r1, #1
   15894:	strcc	r2, [r0, #20]
   15898:	movcc	r0, #10
   1589c:	strbcc	r0, [r1]
   158a0:	subcc	sp, fp, #28
   158a4:	popcc	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158a8:	mov	r1, #10
   158ac:	sub	sp, fp, #28
   158b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158b4:	b	117d8 <__overflow@plt>
   158b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   158bc:	add	fp, sp, #28
   158c0:	sub	sp, sp, #20
   158c4:	mov	r9, r0
   158c8:	ldr	r0, [fp, #16]
   158cc:	mov	r8, r3
   158d0:	mov	sl, r2
   158d4:	mov	r7, r1
   158d8:	cmp	r0, #0
   158dc:	beq	159b4 <ftello64@plt+0x4128>
   158e0:	mov	r0, r7
   158e4:	str	r9, [sp, #8]
   158e8:	str	r8, [sp, #16]
   158ec:	bl	11718 <strlen@plt>
   158f0:	ldr	r9, [sl]
   158f4:	cmp	r9, #0
   158f8:	beq	159f4 <ftello64@plt+0x4168>
   158fc:	str	sl, [sp, #4]
   15900:	add	r8, sl, #4
   15904:	ldr	sl, [sp, #16]
   15908:	mov	r4, r0
   1590c:	mov	r0, #0
   15910:	mvn	r6, #0
   15914:	mov	r5, #0
   15918:	str	r0, [sp, #12]
   1591c:	mov	r0, r9
   15920:	mov	r1, r7
   15924:	mov	r2, r4
   15928:	bl	1185c <strncmp@plt>
   1592c:	cmp	r0, #0
   15930:	bne	15980 <ftello64@plt+0x40f4>
   15934:	mov	r0, r9
   15938:	bl	11718 <strlen@plt>
   1593c:	cmp	r0, r4
   15940:	beq	15a00 <ftello64@plt+0x4174>
   15944:	cmn	r6, #1
   15948:	beq	1597c <ftello64@plt+0x40f0>
   1594c:	ldr	r0, [sp, #16]
   15950:	cmp	r0, #0
   15954:	beq	15970 <ftello64@plt+0x40e4>
   15958:	ldr	r2, [fp, #8]
   1595c:	mov	r1, sl
   15960:	mla	r0, r6, r2, r0
   15964:	bl	115b0 <memcmp@plt>
   15968:	cmp	r0, #0
   1596c:	beq	15980 <ftello64@plt+0x40f4>
   15970:	mov	r0, #1
   15974:	str	r0, [sp, #12]
   15978:	b	15980 <ftello64@plt+0x40f4>
   1597c:	mov	r6, r5
   15980:	ldr	r9, [r8, r5, lsl #2]
   15984:	ldr	r0, [fp, #8]
   15988:	add	r5, r5, #1
   1598c:	add	sl, sl, r0
   15990:	cmp	r9, #0
   15994:	bne	1591c <ftello64@plt+0x4090>
   15998:	ldr	r0, [sp, #12]
   1599c:	ldr	r8, [sp, #16]
   159a0:	ldr	sl, [sp, #4]
   159a4:	ldr	r9, [sp, #8]
   159a8:	tst	r0, #1
   159ac:	beq	15a10 <ftello64@plt+0x4184>
   159b0:	b	15a1c <ftello64@plt+0x4190>
   159b4:	ldr	r0, [sl]
   159b8:	movw	r4, #60767	; 0xed5f
   159bc:	movt	r4, #2
   159c0:	cmp	r0, #0
   159c4:	beq	15a30 <ftello64@plt+0x41a4>
   159c8:	add	r5, sl, #4
   159cc:	mov	r6, #0
   159d0:	mov	r1, r7
   159d4:	bl	11514 <strcmp@plt>
   159d8:	cmp	r0, #0
   159dc:	beq	15a10 <ftello64@plt+0x4184>
   159e0:	ldr	r0, [r5, r6, lsl #2]
   159e4:	add	r6, r6, #1
   159e8:	cmp	r0, #0
   159ec:	bne	159d0 <ftello64@plt+0x4144>
   159f0:	b	15a30 <ftello64@plt+0x41a4>
   159f4:	ldr	r8, [sp, #16]
   159f8:	ldr	r9, [sp, #8]
   159fc:	b	15a28 <ftello64@plt+0x419c>
   15a00:	ldr	r8, [sp, #16]
   15a04:	ldr	sl, [sp, #4]
   15a08:	ldr	r9, [sp, #8]
   15a0c:	mov	r6, r5
   15a10:	cmn	r6, #1
   15a14:	bgt	15a98 <ftello64@plt+0x420c>
   15a18:	beq	15a28 <ftello64@plt+0x419c>
   15a1c:	movw	r4, #60794	; 0xed7a
   15a20:	movt	r4, #2
   15a24:	b	15a30 <ftello64@plt+0x41a4>
   15a28:	movw	r4, #60767	; 0xed5f
   15a2c:	movt	r4, #2
   15a30:	ldr	r6, [fp, #12]
   15a34:	mov	r0, #0
   15a38:	mov	r1, r4
   15a3c:	mov	r2, #5
   15a40:	bl	115c8 <dcgettext@plt>
   15a44:	mov	r4, r0
   15a48:	mov	r0, #0
   15a4c:	mov	r1, #8
   15a50:	mov	r2, r7
   15a54:	bl	17aa0 <ftello64@plt+0x6214>
   15a58:	mov	r5, r0
   15a5c:	mov	r0, #1
   15a60:	mov	r1, r9
   15a64:	bl	18060 <ftello64@plt+0x67d4>
   15a68:	str	r0, [sp]
   15a6c:	mov	r0, #0
   15a70:	mov	r1, #0
   15a74:	mov	r2, r4
   15a78:	mov	r3, r5
   15a7c:	bl	11670 <error@plt>
   15a80:	ldr	r2, [fp, #8]
   15a84:	mov	r0, sl
   15a88:	mov	r1, r8
   15a8c:	bl	15798 <ftello64@plt+0x3f0c>
   15a90:	blx	r6
   15a94:	mvn	r6, #0
   15a98:	mov	r0, r6
   15a9c:	sub	sp, fp, #28
   15aa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15aa4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15aa8:	add	fp, sp, #24
   15aac:	ldr	r6, [r1]
   15ab0:	cmp	r6, #0
   15ab4:	beq	15b18 <ftello64@plt+0x428c>
   15ab8:	mov	r8, r1
   15abc:	mov	r7, r2
   15ac0:	mov	r1, r2
   15ac4:	mov	r2, r3
   15ac8:	mov	r4, r3
   15acc:	mov	r9, r0
   15ad0:	bl	115b0 <memcmp@plt>
   15ad4:	cmp	r0, #0
   15ad8:	beq	15b10 <ftello64@plt+0x4284>
   15adc:	add	r7, r7, r4
   15ae0:	add	r5, r8, #4
   15ae4:	ldr	r6, [r5]
   15ae8:	cmp	r6, #0
   15aec:	beq	15b18 <ftello64@plt+0x428c>
   15af0:	mov	r0, r9
   15af4:	mov	r1, r7
   15af8:	mov	r2, r4
   15afc:	bl	115b0 <memcmp@plt>
   15b00:	add	r7, r7, r4
   15b04:	add	r5, r5, #4
   15b08:	cmp	r0, #0
   15b0c:	bne	15ae4 <ftello64@plt+0x4258>
   15b10:	mov	r0, r6
   15b14:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15b18:	mov	r6, #0
   15b1c:	mov	r0, r6
   15b20:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15b24:	movw	r1, #2044	; 0x7fc
   15b28:	movt	r1, #4
   15b2c:	str	r0, [r1]
   15b30:	bx	lr
   15b34:	movw	r1, #2048	; 0x800
   15b38:	movt	r1, #4
   15b3c:	strb	r0, [r1]
   15b40:	bx	lr
   15b44:	push	{r4, r5, r6, sl, fp, lr}
   15b48:	add	fp, sp, #16
   15b4c:	sub	sp, sp, #8
   15b50:	movw	r0, #484	; 0x1e4
   15b54:	movt	r0, #4
   15b58:	ldr	r0, [r0]
   15b5c:	bl	2c36c <ftello64@plt+0x1aae0>
   15b60:	cmp	r0, #0
   15b64:	beq	15b8c <ftello64@plt+0x4300>
   15b68:	movw	r0, #2048	; 0x800
   15b6c:	movt	r0, #4
   15b70:	ldrb	r0, [r0]
   15b74:	cmp	r0, #0
   15b78:	beq	15bac <ftello64@plt+0x4320>
   15b7c:	bl	11730 <__errno_location@plt>
   15b80:	ldr	r0, [r0]
   15b84:	cmp	r0, #32
   15b88:	bne	15bac <ftello64@plt+0x4320>
   15b8c:	movw	r0, #472	; 0x1d8
   15b90:	movt	r0, #4
   15b94:	ldr	r0, [r0]
   15b98:	bl	2c36c <ftello64@plt+0x1aae0>
   15b9c:	cmp	r0, #0
   15ba0:	subeq	sp, fp, #16
   15ba4:	popeq	{r4, r5, r6, sl, fp, pc}
   15ba8:	b	15c1c <ftello64@plt+0x4390>
   15bac:	movw	r1, #60857	; 0xedb9
   15bb0:	mov	r0, #0
   15bb4:	mov	r2, #5
   15bb8:	movt	r1, #2
   15bbc:	bl	115c8 <dcgettext@plt>
   15bc0:	mov	r4, r0
   15bc4:	movw	r0, #2044	; 0x7fc
   15bc8:	movt	r0, #4
   15bcc:	ldr	r6, [r0]
   15bd0:	bl	11730 <__errno_location@plt>
   15bd4:	ldr	r5, [r0]
   15bd8:	cmp	r6, #0
   15bdc:	bne	15bf8 <ftello64@plt+0x436c>
   15be0:	movw	r2, #60854	; 0xedb6
   15be4:	mov	r0, #0
   15be8:	mov	r1, r5
   15bec:	mov	r3, r4
   15bf0:	movt	r2, #2
   15bf4:	b	15c18 <ftello64@plt+0x438c>
   15bf8:	mov	r0, r6
   15bfc:	bl	17ce8 <ftello64@plt+0x645c>
   15c00:	movw	r2, #60869	; 0xedc5
   15c04:	mov	r3, r0
   15c08:	str	r4, [sp]
   15c0c:	mov	r0, #0
   15c10:	mov	r1, r5
   15c14:	movt	r2, #2
   15c18:	bl	11670 <error@plt>
   15c1c:	movw	r0, #384	; 0x180
   15c20:	movt	r0, #4
   15c24:	ldr	r0, [r0]
   15c28:	bl	11574 <_exit@plt>
   15c2c:	push	{r4, r5, r6, sl, fp, lr}
   15c30:	add	fp, sp, #16
   15c34:	mov	r4, r0
   15c38:	bl	11730 <__errno_location@plt>
   15c3c:	ldr	r6, [r0]
   15c40:	mov	r5, r0
   15c44:	mov	r0, r4
   15c48:	bl	11550 <free@plt>
   15c4c:	str	r6, [r5]
   15c50:	pop	{r4, r5, r6, sl, fp, pc}
   15c54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c58:	add	fp, sp, #28
   15c5c:	sub	sp, sp, #4
   15c60:	mov	r5, r0
   15c64:	mov	r0, r2
   15c68:	mov	r4, r2
   15c6c:	mov	r9, r1
   15c70:	bl	11790 <fileno@plt>
   15c74:	mov	r7, #0
   15c78:	cmp	r0, #0
   15c7c:	beq	15cbc <ftello64@plt+0x4430>
   15c80:	cmp	r0, #1
   15c84:	beq	15cc8 <ftello64@plt+0x443c>
   15c88:	cmp	r0, #2
   15c8c:	beq	15ca4 <ftello64@plt+0x4418>
   15c90:	mov	r0, #2
   15c94:	mov	r1, #2
   15c98:	bl	115e0 <dup2@plt>
   15c9c:	subs	r7, r0, #2
   15ca0:	movwne	r7, #1
   15ca4:	mov	r0, #1
   15ca8:	mov	r1, #1
   15cac:	bl	115e0 <dup2@plt>
   15cb0:	subs	r6, r0, #1
   15cb4:	movwne	r6, #1
   15cb8:	b	15ccc <ftello64@plt+0x4440>
   15cbc:	mov	r6, #0
   15cc0:	mov	r8, #0
   15cc4:	b	15d94 <ftello64@plt+0x4508>
   15cc8:	mov	r6, #0
   15ccc:	mov	r0, #0
   15cd0:	mov	r1, #0
   15cd4:	mov	sl, #0
   15cd8:	bl	115e0 <dup2@plt>
   15cdc:	cmp	r0, #0
   15ce0:	mov	r8, #0
   15ce4:	beq	15d24 <ftello64@plt+0x4498>
   15ce8:	movw	r0, #60876	; 0xedcc
   15cec:	mov	r1, #0
   15cf0:	movt	r0, #2
   15cf4:	bl	1167c <open64@plt>
   15cf8:	cmp	r0, #0
   15cfc:	beq	15d20 <ftello64@plt+0x4494>
   15d00:	cmn	r0, #1
   15d04:	ble	15e20 <ftello64@plt+0x4594>
   15d08:	bl	11874 <close@plt>
   15d0c:	bl	11730 <__errno_location@plt>
   15d10:	mov	r4, r0
   15d14:	mov	r0, #9
   15d18:	str	r0, [r4]
   15d1c:	b	15e28 <ftello64@plt+0x459c>
   15d20:	mov	r8, #1
   15d24:	cmp	r6, #0
   15d28:	beq	15d48 <ftello64@plt+0x44bc>
   15d2c:	movw	r0, #60876	; 0xedcc
   15d30:	mov	r1, #0
   15d34:	movt	r0, #2
   15d38:	bl	1167c <open64@plt>
   15d3c:	mov	sl, #1
   15d40:	cmp	r0, #1
   15d44:	bne	15e00 <ftello64@plt+0x4574>
   15d48:	cmp	r7, #0
   15d4c:	beq	15d8c <ftello64@plt+0x4500>
   15d50:	movw	r0, #60876	; 0xedcc
   15d54:	mov	r1, #0
   15d58:	movt	r0, #2
   15d5c:	bl	1167c <open64@plt>
   15d60:	mov	r7, #1
   15d64:	cmp	r0, #2
   15d68:	beq	15d90 <ftello64@plt+0x4504>
   15d6c:	cmn	r0, #1
   15d70:	ble	15e78 <ftello64@plt+0x45ec>
   15d74:	bl	11874 <close@plt>
   15d78:	bl	11730 <__errno_location@plt>
   15d7c:	mov	r4, r0
   15d80:	mov	r0, #9
   15d84:	str	r0, [r4]
   15d88:	b	15e80 <ftello64@plt+0x45f4>
   15d8c:	mov	r7, #0
   15d90:	mov	r6, sl
   15d94:	mov	r0, r5
   15d98:	mov	r1, r9
   15d9c:	mov	r2, r4
   15da0:	bl	116dc <freopen64@plt>
   15da4:	mov	r5, r0
   15da8:	bl	11730 <__errno_location@plt>
   15dac:	ldr	r9, [r0]
   15db0:	mov	r4, r0
   15db4:	cmp	r7, #0
   15db8:	beq	15dc4 <ftello64@plt+0x4538>
   15dbc:	mov	r0, #2
   15dc0:	bl	11874 <close@plt>
   15dc4:	cmp	r6, #0
   15dc8:	beq	15dd4 <ftello64@plt+0x4548>
   15dcc:	mov	r0, #1
   15dd0:	bl	11874 <close@plt>
   15dd4:	cmp	r8, #0
   15dd8:	beq	15de4 <ftello64@plt+0x4558>
   15ddc:	mov	r0, #0
   15de0:	bl	11874 <close@plt>
   15de4:	cmp	r5, #0
   15de8:	bne	15df4 <ftello64@plt+0x4568>
   15dec:	mov	r5, #0
   15df0:	str	r9, [r4]
   15df4:	mov	r0, r5
   15df8:	sub	sp, fp, #28
   15dfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15e00:	cmn	r0, #1
   15e04:	ble	15e40 <ftello64@plt+0x45b4>
   15e08:	bl	11874 <close@plt>
   15e0c:	bl	11730 <__errno_location@plt>
   15e10:	mov	r4, r0
   15e14:	mov	r0, #9
   15e18:	str	r0, [r4]
   15e1c:	b	15e48 <ftello64@plt+0x45bc>
   15e20:	bl	11730 <__errno_location@plt>
   15e24:	mov	r4, r0
   15e28:	ldr	r9, [r4]
   15e2c:	mov	r8, #1
   15e30:	mov	r5, #0
   15e34:	cmp	r7, #0
   15e38:	bne	15dbc <ftello64@plt+0x4530>
   15e3c:	b	15dc4 <ftello64@plt+0x4538>
   15e40:	bl	11730 <__errno_location@plt>
   15e44:	mov	r4, r0
   15e48:	ldr	r9, [r4]
   15e4c:	mov	r5, #0
   15e50:	cmp	r7, #0
   15e54:	beq	15dcc <ftello64@plt+0x4540>
   15e58:	mov	r0, #2
   15e5c:	bl	11874 <close@plt>
   15e60:	mov	r0, #1
   15e64:	bl	11874 <close@plt>
   15e68:	mov	r5, #0
   15e6c:	cmp	r8, #0
   15e70:	bne	15ddc <ftello64@plt+0x4550>
   15e74:	b	15dec <ftello64@plt+0x4560>
   15e78:	bl	11730 <__errno_location@plt>
   15e7c:	mov	r4, r0
   15e80:	ldr	r9, [r4]
   15e84:	mov	r0, #2
   15e88:	bl	11874 <close@plt>
   15e8c:	mov	r5, #0
   15e90:	cmp	sl, #0
   15e94:	bne	15dcc <ftello64@plt+0x4540>
   15e98:	b	15dd4 <ftello64@plt+0x4548>
   15e9c:	push	{r4, r5, fp, lr}
   15ea0:	add	fp, sp, #8
   15ea4:	cmp	r0, #0
   15ea8:	beq	15f3c <ftello64@plt+0x46b0>
   15eac:	mov	r1, #47	; 0x2f
   15eb0:	mov	r4, r0
   15eb4:	bl	117fc <strrchr@plt>
   15eb8:	cmp	r0, #0
   15ebc:	mov	r5, r4
   15ec0:	addne	r5, r0, #1
   15ec4:	sub	r0, r5, r4
   15ec8:	cmp	r0, #7
   15ecc:	blt	15f20 <ftello64@plt+0x4694>
   15ed0:	movw	r1, #60942	; 0xee0e
   15ed4:	sub	r0, r5, #7
   15ed8:	mov	r2, #7
   15edc:	movt	r1, #2
   15ee0:	bl	1185c <strncmp@plt>
   15ee4:	cmp	r0, #0
   15ee8:	bne	15f20 <ftello64@plt+0x4694>
   15eec:	movw	r1, #60950	; 0xee16
   15ef0:	mov	r0, r5
   15ef4:	mov	r2, #3
   15ef8:	movt	r1, #2
   15efc:	bl	1185c <strncmp@plt>
   15f00:	cmp	r0, #0
   15f04:	beq	15f10 <ftello64@plt+0x4684>
   15f08:	mov	r4, r5
   15f0c:	b	15f20 <ftello64@plt+0x4694>
   15f10:	movw	r0, #456	; 0x1c8
   15f14:	add	r4, r5, #3
   15f18:	movt	r0, #4
   15f1c:	str	r4, [r0]
   15f20:	movw	r0, #460	; 0x1cc
   15f24:	movt	r0, #4
   15f28:	str	r4, [r0]
   15f2c:	movw	r0, #2052	; 0x804
   15f30:	movt	r0, #4
   15f34:	str	r4, [r0]
   15f38:	pop	{r4, r5, fp, pc}
   15f3c:	movw	r0, #472	; 0x1d8
   15f40:	mov	r1, #55	; 0x37
   15f44:	mov	r2, #1
   15f48:	movt	r0, #4
   15f4c:	ldr	r3, [r0]
   15f50:	movw	r0, #60886	; 0xedd6
   15f54:	movt	r0, #2
   15f58:	bl	11628 <fwrite@plt>
   15f5c:	bl	11868 <abort@plt>
   15f60:	push	{r4, r5, r6, sl, fp, lr}
   15f64:	add	fp, sp, #16
   15f68:	sub	sp, sp, #8
   15f6c:	mov	r4, r0
   15f70:	mov	r0, #0
   15f74:	mov	r2, #5
   15f78:	mov	r1, r4
   15f7c:	bl	115c8 <dcgettext@plt>
   15f80:	cmp	r0, r4
   15f84:	beq	15fa4 <ftello64@plt+0x4718>
   15f88:	mov	r1, r4
   15f8c:	mov	r5, r0
   15f90:	bl	15ff8 <ftello64@plt+0x476c>
   15f94:	cmp	r0, #0
   15f98:	beq	15fac <ftello64@plt+0x4720>
   15f9c:	mov	r6, r5
   15fa0:	b	15fec <ftello64@plt+0x4760>
   15fa4:	mov	r6, r4
   15fa8:	b	15fec <ftello64@plt+0x4760>
   15fac:	mov	r0, r5
   15fb0:	bl	11718 <strlen@plt>
   15fb4:	mov	r6, r0
   15fb8:	mov	r0, r4
   15fbc:	bl	11718 <strlen@plt>
   15fc0:	add	r0, r6, r0
   15fc4:	add	r0, r0, #4
   15fc8:	bl	2a2d8 <ftello64@plt+0x18a4c>
   15fcc:	movw	r3, #60954	; 0xee1a
   15fd0:	mov	r1, #1
   15fd4:	mvn	r2, #0
   15fd8:	mov	r6, r0
   15fdc:	str	r5, [sp]
   15fe0:	str	r4, [sp, #4]
   15fe4:	movt	r3, #2
   15fe8:	bl	11748 <__sprintf_chk@plt>
   15fec:	mov	r0, r6
   15ff0:	sub	sp, fp, #16
   15ff4:	pop	{r4, r5, r6, sl, fp, pc}
   15ff8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ffc:	add	fp, sp, #28
   16000:	sub	sp, sp, #124	; 0x7c
   16004:	mov	r4, r0
   16008:	mov	r0, r1
   1600c:	mov	r1, #2
   16010:	bl	29958 <ftello64@plt+0x180cc>
   16014:	mov	sl, r0
   16018:	ldrb	r0, [r4]
   1601c:	cmp	r0, #0
   16020:	beq	1628c <ftello64@plt+0x4a00>
   16024:	add	r5, sp, #12
   16028:	add	r6, sp, #68	; 0x44
   1602c:	mov	r9, #0
   16030:	add	r8, r6, #4
   16034:	add	r0, r5, #4
   16038:	str	r0, [sp, #4]
   1603c:	str	r8, [sp]
   16040:	mov	r0, r4
   16044:	mov	r1, sl
   16048:	bl	2c93c <ftello64@plt+0x1b0b0>
   1604c:	cmp	r0, #0
   16050:	beq	1628c <ftello64@plt+0x4a00>
   16054:	mov	r7, r0
   16058:	bl	11640 <__ctype_get_mb_cur_max@plt>
   1605c:	cmp	r0, #2
   16060:	bcc	16178 <ftello64@plt+0x48ec>
   16064:	mov	r0, #1
   16068:	cmp	r4, r7
   1606c:	strb	r9, [sp, #68]	; 0x44
   16070:	str	r4, [sp, #84]	; 0x54
   16074:	str	r9, [r8]
   16078:	str	r9, [r8, #4]
   1607c:	strb	r9, [sp, #80]	; 0x50
   16080:	str	r0, [sp, #8]
   16084:	bcs	160dc <ftello64@plt+0x4850>
   16088:	mov	r0, r6
   1608c:	bl	2d3b4 <ftello64@plt+0x1bb28>
   16090:	ldrb	r1, [sp, #92]	; 0x5c
   16094:	ldr	r0, [sp, #96]	; 0x60
   16098:	cmp	r1, #0
   1609c:	beq	160a8 <ftello64@plt+0x481c>
   160a0:	cmp	r0, #0
   160a4:	beq	162b0 <ftello64@plt+0x4a24>
   160a8:	strb	r9, [sp, #80]	; 0x50
   160ac:	ldr	r2, [sp, #84]	; 0x54
   160b0:	ldr	r3, [sp, #88]	; 0x58
   160b4:	add	r2, r2, r3
   160b8:	cmp	r2, r7
   160bc:	str	r2, [sp, #84]	; 0x54
   160c0:	bcc	16088 <ftello64@plt+0x47fc>
   160c4:	cmp	r1, #0
   160c8:	beq	160dc <ftello64@plt+0x4850>
   160cc:	bl	1173c <iswalnum@plt>
   160d0:	clz	r0, r0
   160d4:	lsr	r0, r0, #5
   160d8:	str	r0, [sp, #8]
   160dc:	ldr	r0, [sp, #4]
   160e0:	strb	r9, [sp, #68]	; 0x44
   160e4:	str	r7, [sp, #84]	; 0x54
   160e8:	strb	r9, [sp, #12]
   160ec:	str	sl, [sp, #28]
   160f0:	str	r9, [r8]
   160f4:	str	r9, [r8, #4]
   160f8:	strb	r9, [sp, #80]	; 0x50
   160fc:	str	r9, [r0]
   16100:	str	r9, [r0, #4]
   16104:	strb	r9, [sp, #24]
   16108:	b	16134 <ftello64@plt+0x48a8>
   1610c:	strb	r9, [sp, #80]	; 0x50
   16110:	strb	r9, [sp, #24]
   16114:	ldr	r0, [sp, #84]	; 0x54
   16118:	ldr	r1, [sp, #88]	; 0x58
   1611c:	add	r0, r0, r1
   16120:	ldr	r1, [sp, #32]
   16124:	str	r0, [sp, #84]	; 0x54
   16128:	ldr	r0, [sp, #28]
   1612c:	add	r0, r0, r1
   16130:	str	r0, [sp, #28]
   16134:	mov	r0, r5
   16138:	bl	2d3b4 <ftello64@plt+0x1bb28>
   1613c:	ldrb	r0, [sp, #36]	; 0x24
   16140:	cmp	r0, #0
   16144:	beq	16154 <ftello64@plt+0x48c8>
   16148:	ldr	r0, [sp, #40]	; 0x28
   1614c:	cmp	r0, #0
   16150:	beq	161fc <ftello64@plt+0x4970>
   16154:	mov	r0, r6
   16158:	bl	2d3b4 <ftello64@plt+0x1bb28>
   1615c:	ldrb	r0, [sp, #92]	; 0x5c
   16160:	cmp	r0, #0
   16164:	beq	1610c <ftello64@plt+0x4880>
   16168:	ldr	r0, [sp, #96]	; 0x60
   1616c:	cmp	r0, #0
   16170:	bne	1610c <ftello64@plt+0x4880>
   16174:	b	162b0 <ftello64@plt+0x4a24>
   16178:	cmp	r4, r7
   1617c:	mov	r8, #1
   16180:	mov	r4, #1
   16184:	bcs	161a4 <ftello64@plt+0x4918>
   16188:	bl	116f4 <__ctype_b_loc@plt>
   1618c:	ldrb	r1, [r7, #-1]
   16190:	ldr	r0, [r0]
   16194:	ldrb	r0, [r0, r1, lsl #1]
   16198:	mov	r1, #1
   1619c:	and	r0, r0, #8
   161a0:	eor	r4, r1, r0, lsr #3
   161a4:	mov	r0, sl
   161a8:	mov	r5, sl
   161ac:	bl	11718 <strlen@plt>
   161b0:	ldrb	sl, [r7, r0]
   161b4:	cmp	sl, #0
   161b8:	beq	161d4 <ftello64@plt+0x4948>
   161bc:	bl	116f4 <__ctype_b_loc@plt>
   161c0:	ldr	r0, [r0]
   161c4:	mov	r1, #1
   161c8:	ldrb	r0, [r0, sl, lsl #1]
   161cc:	and	r0, r0, #8
   161d0:	eor	r8, r1, r0, lsr #3
   161d4:	tst	r4, r8
   161d8:	bne	162a4 <ftello64@plt+0x4a18>
   161dc:	ldrb	r0, [r7], #1
   161e0:	ldr	r8, [sp]
   161e4:	mov	sl, r5
   161e8:	add	r5, sp, #12
   161ec:	cmp	r0, #0
   161f0:	mov	r4, r7
   161f4:	bne	16280 <ftello64@plt+0x49f4>
   161f8:	b	1628c <ftello64@plt+0x4a00>
   161fc:	mov	r0, r6
   16200:	bl	2d3b4 <ftello64@plt+0x1bb28>
   16204:	ldrb	r0, [sp, #92]	; 0x5c
   16208:	mov	r4, #1
   1620c:	mov	r1, #1
   16210:	cmp	r0, #0
   16214:	beq	16234 <ftello64@plt+0x49a8>
   16218:	ldr	r0, [sp, #96]	; 0x60
   1621c:	mov	r1, #1
   16220:	cmp	r0, #0
   16224:	beq	16234 <ftello64@plt+0x49a8>
   16228:	bl	1173c <iswalnum@plt>
   1622c:	clz	r0, r0
   16230:	lsr	r1, r0, #5
   16234:	ldr	r0, [sp, #8]
   16238:	tst	r0, r1
   1623c:	bne	16290 <ftello64@plt+0x4a04>
   16240:	mov	r4, #0
   16244:	mov	r0, r6
   16248:	strb	r4, [sp, #68]	; 0x44
   1624c:	str	r7, [sp, #84]	; 0x54
   16250:	str	r4, [r8]
   16254:	str	r4, [r8, #4]
   16258:	strb	r4, [sp, #80]	; 0x50
   1625c:	bl	2d3b4 <ftello64@plt+0x1bb28>
   16260:	ldrb	r0, [sp, #92]	; 0x5c
   16264:	cmp	r0, #0
   16268:	beq	16278 <ftello64@plt+0x49ec>
   1626c:	ldr	r0, [sp, #96]	; 0x60
   16270:	cmp	r0, #0
   16274:	beq	16290 <ftello64@plt+0x4a04>
   16278:	ldr	r0, [sp, #88]	; 0x58
   1627c:	add	r4, r7, r0
   16280:	ldrb	r0, [r4]
   16284:	cmp	r0, #0
   16288:	bne	16040 <ftello64@plt+0x47b4>
   1628c:	mov	r4, #0
   16290:	mov	r0, sl
   16294:	bl	15c2c <ftello64@plt+0x43a0>
   16298:	mov	r0, r4
   1629c:	sub	sp, fp, #28
   162a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162a4:	mov	r4, #1
   162a8:	mov	sl, r5
   162ac:	b	16290 <ftello64@plt+0x4a04>
   162b0:	bl	11868 <abort@plt>
   162b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   162b8:	add	fp, sp, #28
   162bc:	sub	sp, sp, #12
   162c0:	mov	r8, r0
   162c4:	mov	r5, r1
   162c8:	mov	r0, #0
   162cc:	mov	r2, #5
   162d0:	mov	sl, #0
   162d4:	mov	r1, r8
   162d8:	bl	115c8 <dcgettext@plt>
   162dc:	mov	r6, r0
   162e0:	bl	2c64c <ftello64@plt+0x1adc0>
   162e4:	movw	r1, #60962	; 0xee22
   162e8:	mov	r4, r0
   162ec:	movt	r1, #2
   162f0:	bl	2c318 <ftello64@plt+0x1aa8c>
   162f4:	cmp	r0, #0
   162f8:	beq	163ac <ftello64@plt+0x4b20>
   162fc:	movw	sl, #60962	; 0xee22
   16300:	mov	r0, r5
   16304:	mov	r2, r4
   16308:	str	r6, [sp, #8]
   1630c:	movt	sl, #2
   16310:	mov	r1, sl
   16314:	bl	2a8f4 <ftello64@plt+0x19068>
   16318:	mov	r7, r0
   1631c:	mov	r0, r4
   16320:	bl	11718 <strlen@plt>
   16324:	mov	r6, r0
   16328:	add	r0, r0, #11
   1632c:	bl	2a2d8 <ftello64@plt+0x18a4c>
   16330:	mov	r1, r4
   16334:	mov	r2, r6
   16338:	mov	r9, r0
   1633c:	bl	11580 <memcpy@plt>
   16340:	movw	r1, #60968	; 0xee28
   16344:	add	r0, r9, r6
   16348:	mov	r4, #0
   1634c:	mov	r2, r9
   16350:	movt	r1, #2
   16354:	strb	r4, [r0, #10]
   16358:	vldr	d16, [r1]
   1635c:	movw	r1, #21577	; 0x5449
   16360:	strh	r1, [r0, #8]
   16364:	mov	r1, sl
   16368:	vst1.8	{d16}, [r0]
   1636c:	mov	r0, r5
   16370:	bl	2a8f4 <ftello64@plt+0x19068>
   16374:	mov	sl, r0
   16378:	mov	r0, r9
   1637c:	bl	15c2c <ftello64@plt+0x43a0>
   16380:	cmp	sl, #0
   16384:	beq	163a4 <ftello64@plt+0x4b18>
   16388:	mov	r0, sl
   1638c:	mov	r1, #63	; 0x3f
   16390:	bl	11724 <strchr@plt>
   16394:	cmp	r0, #0
   16398:	beq	163bc <ftello64@plt+0x4b30>
   1639c:	mov	r0, sl
   163a0:	bl	15c2c <ftello64@plt+0x43a0>
   163a4:	mov	sl, #0
   163a8:	b	163c0 <ftello64@plt+0x4b34>
   163ac:	mov	r4, r5
   163b0:	mov	r7, r5
   163b4:	mov	r9, #0
   163b8:	b	163c8 <ftello64@plt+0x4b3c>
   163bc:	mov	r4, sl
   163c0:	ldr	r6, [sp, #8]
   163c4:	mov	r9, r7
   163c8:	cmp	r4, #0
   163cc:	mov	r5, r4
   163d0:	mov	r0, r6
   163d4:	mov	r1, r8
   163d8:	moveq	r5, r8
   163dc:	cmp	r7, #0
   163e0:	movne	r5, r7
   163e4:	bl	11514 <strcmp@plt>
   163e8:	cmp	r0, #0
   163ec:	beq	16460 <ftello64@plt+0x4bd4>
   163f0:	mov	r0, r6
   163f4:	mov	r1, r8
   163f8:	bl	15ff8 <ftello64@plt+0x476c>
   163fc:	cmp	r0, #0
   16400:	bne	1643c <ftello64@plt+0x4bb0>
   16404:	cmp	r7, #0
   16408:	beq	16420 <ftello64@plt+0x4b94>
   1640c:	mov	r0, r6
   16410:	mov	r1, r7
   16414:	bl	15ff8 <ftello64@plt+0x476c>
   16418:	cmp	r0, #0
   1641c:	bne	1643c <ftello64@plt+0x4bb0>
   16420:	cmp	r4, #0
   16424:	beq	16490 <ftello64@plt+0x4c04>
   16428:	mov	r0, r6
   1642c:	mov	r1, r4
   16430:	bl	15ff8 <ftello64@plt+0x476c>
   16434:	cmp	r0, #0
   16438:	beq	16490 <ftello64@plt+0x4c04>
   1643c:	cmp	r9, #0
   16440:	beq	1644c <ftello64@plt+0x4bc0>
   16444:	mov	r0, r9
   16448:	bl	15c2c <ftello64@plt+0x43a0>
   1644c:	cmp	sl, #0
   16450:	beq	164f4 <ftello64@plt+0x4c68>
   16454:	mov	r0, sl
   16458:	bl	15c2c <ftello64@plt+0x43a0>
   1645c:	b	164f4 <ftello64@plt+0x4c68>
   16460:	cmp	r9, #0
   16464:	cmpne	r9, r5
   16468:	beq	16474 <ftello64@plt+0x4be8>
   1646c:	mov	r0, r9
   16470:	bl	15c2c <ftello64@plt+0x43a0>
   16474:	cmp	sl, #0
   16478:	cmpne	sl, r5
   1647c:	beq	16488 <ftello64@plt+0x4bfc>
   16480:	mov	r0, sl
   16484:	bl	15c2c <ftello64@plt+0x43a0>
   16488:	mov	r6, r5
   1648c:	b	164f4 <ftello64@plt+0x4c68>
   16490:	mov	r0, r6
   16494:	bl	11718 <strlen@plt>
   16498:	mov	r4, r0
   1649c:	mov	r0, r5
   164a0:	bl	11718 <strlen@plt>
   164a4:	add	r0, r4, r0
   164a8:	add	r0, r0, #4
   164ac:	bl	2a2d8 <ftello64@plt+0x18a4c>
   164b0:	movw	r3, #60954	; 0xee1a
   164b4:	mov	r1, #1
   164b8:	mvn	r2, #0
   164bc:	mov	r4, r0
   164c0:	str	r6, [sp]
   164c4:	str	r5, [sp, #4]
   164c8:	movt	r3, #2
   164cc:	bl	11748 <__sprintf_chk@plt>
   164d0:	cmp	r9, #0
   164d4:	beq	164e0 <ftello64@plt+0x4c54>
   164d8:	mov	r0, r9
   164dc:	bl	15c2c <ftello64@plt+0x43a0>
   164e0:	cmp	sl, #0
   164e4:	beq	164f0 <ftello64@plt+0x4c64>
   164e8:	mov	r0, sl
   164ec:	bl	15c2c <ftello64@plt+0x43a0>
   164f0:	mov	r6, r4
   164f4:	mov	r0, r6
   164f8:	sub	sp, fp, #28
   164fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16500:	push	{r4, r5, r6, sl, fp, lr}
   16504:	add	fp, sp, #16
   16508:	mov	r4, r0
   1650c:	movw	r0, #2056	; 0x808
   16510:	movt	r0, #4
   16514:	cmp	r4, #0
   16518:	moveq	r4, r0
   1651c:	bl	11730 <__errno_location@plt>
   16520:	ldr	r6, [r0]
   16524:	mov	r5, r0
   16528:	mov	r0, r4
   1652c:	mov	r1, #48	; 0x30
   16530:	bl	2a738 <ftello64@plt+0x18eac>
   16534:	str	r6, [r5]
   16538:	pop	{r4, r5, r6, sl, fp, pc}
   1653c:	movw	r1, #2056	; 0x808
   16540:	cmp	r0, #0
   16544:	movt	r1, #4
   16548:	movne	r1, r0
   1654c:	ldr	r0, [r1]
   16550:	bx	lr
   16554:	movw	r2, #2056	; 0x808
   16558:	cmp	r0, #0
   1655c:	movt	r2, #4
   16560:	movne	r2, r0
   16564:	str	r1, [r2]
   16568:	bx	lr
   1656c:	movw	r3, #2056	; 0x808
   16570:	cmp	r0, #0
   16574:	movt	r3, #4
   16578:	movne	r3, r0
   1657c:	ubfx	r0, r1, #5, #3
   16580:	and	r1, r1, #31
   16584:	add	r0, r3, r0, lsl #2
   16588:	ldr	r3, [r0, #8]
   1658c:	eor	r2, r2, r3, lsr r1
   16590:	and	r2, r2, #1
   16594:	eor	r2, r3, r2, lsl r1
   16598:	str	r2, [r0, #8]
   1659c:	mov	r0, #1
   165a0:	and	r0, r0, r3, lsr r1
   165a4:	bx	lr
   165a8:	movw	r2, #2056	; 0x808
   165ac:	cmp	r0, #0
   165b0:	movt	r2, #4
   165b4:	movne	r2, r0
   165b8:	ldr	r0, [r2, #4]
   165bc:	str	r1, [r2, #4]
   165c0:	bx	lr
   165c4:	movw	r3, #2056	; 0x808
   165c8:	cmp	r0, #0
   165cc:	movt	r3, #4
   165d0:	movne	r3, r0
   165d4:	cmp	r1, #0
   165d8:	mov	r0, #10
   165dc:	cmpne	r2, #0
   165e0:	str	r0, [r3]
   165e4:	bne	165f4 <ftello64@plt+0x4d68>
   165e8:	push	{fp, lr}
   165ec:	mov	fp, sp
   165f0:	bl	11868 <abort@plt>
   165f4:	str	r1, [r3, #40]	; 0x28
   165f8:	str	r2, [r3, #44]	; 0x2c
   165fc:	bx	lr
   16600:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16604:	add	fp, sp, #28
   16608:	sub	sp, sp, #20
   1660c:	mov	r7, r0
   16610:	ldr	r0, [fp, #8]
   16614:	movw	r5, #2056	; 0x808
   16618:	mov	r8, r3
   1661c:	mov	r9, r2
   16620:	mov	sl, r1
   16624:	movt	r5, #4
   16628:	cmp	r0, #0
   1662c:	movne	r5, r0
   16630:	bl	11730 <__errno_location@plt>
   16634:	mov	r4, r0
   16638:	ldm	r5, {r0, r1}
   1663c:	ldr	r2, [r5, #40]	; 0x28
   16640:	ldr	r3, [r5, #44]	; 0x2c
   16644:	add	r5, r5, #8
   16648:	ldr	r6, [r4]
   1664c:	stm	sp, {r0, r1, r5}
   16650:	str	r2, [sp, #12]
   16654:	str	r3, [sp, #16]
   16658:	mov	r0, r7
   1665c:	mov	r1, sl
   16660:	mov	r2, r9
   16664:	mov	r3, r8
   16668:	bl	16678 <ftello64@plt+0x4dec>
   1666c:	str	r6, [r4]
   16670:	sub	sp, fp, #28
   16674:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16678:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1667c:	add	fp, sp, #28
   16680:	sub	sp, sp, #156	; 0x9c
   16684:	str	r0, [sp, #80]	; 0x50
   16688:	ldr	r0, [fp, #12]
   1668c:	mov	r6, r1
   16690:	mov	r9, r3
   16694:	str	r2, [fp, #-84]	; 0xffffffac
   16698:	and	r1, r0, #4
   1669c:	str	r1, [sp, #32]
   166a0:	and	r1, r0, #1
   166a4:	str	r1, [sp, #36]	; 0x24
   166a8:	ubfx	r4, r0, #1, #1
   166ac:	bl	11640 <__ctype_get_mb_cur_max@plt>
   166b0:	str	r0, [sp, #40]	; 0x28
   166b4:	ldr	r0, [fp, #24]
   166b8:	ldr	r7, [fp, #8]
   166bc:	mov	r1, #0
   166c0:	mov	r5, #1
   166c4:	str	r1, [fp, #-56]	; 0xffffffc8
   166c8:	mov	r1, #0
   166cc:	str	r1, [sp, #60]	; 0x3c
   166d0:	str	r0, [sp, #76]	; 0x4c
   166d4:	ldr	r0, [fp, #20]
   166d8:	str	r0, [sp, #72]	; 0x48
   166dc:	mov	r0, #0
   166e0:	str	r0, [sp, #56]	; 0x38
   166e4:	mov	r0, #0
   166e8:	str	r0, [sp, #92]	; 0x5c
   166ec:	mov	r0, #0
   166f0:	str	r0, [fp, #-76]	; 0xffffffb4
   166f4:	mov	r0, #0
   166f8:	cmp	r7, #10
   166fc:	bhi	1767c <ftello64@plt+0x5df0>
   16700:	add	r1, pc, #28
   16704:	mov	sl, r6
   16708:	ldr	r6, [sp, #80]	; 0x50
   1670c:	ldr	ip, [fp, #-84]	; 0xffffffac
   16710:	mov	r8, #0
   16714:	mov	r2, #1
   16718:	mov	r3, #0
   1671c:	mov	lr, r9
   16720:	ldr	pc, [r1, r7, lsl #2]
   16724:	andeq	r6, r1, r8, lsl #16
   16728:	andeq	r6, r1, r4, lsr r8
   1672c:	strdeq	r6, [r1], -r8
   16730:	strdeq	r6, [r1], -r0
   16734:	andeq	r6, r1, r8, lsr #16
   16738:	andeq	r6, r1, ip, ror r8
   1673c:	andeq	r6, r1, r8, lsl r8
   16740:	ldrdeq	r6, [r1], -r8
   16744:	andeq	r6, r1, r0, asr r7
   16748:	andeq	r6, r1, r0, asr r7
   1674c:	andeq	r6, r1, r8, ror r7
   16750:	movw	r0, #61060	; 0xee84
   16754:	mov	r1, r7
   16758:	movt	r0, #2
   1675c:	bl	18088 <ftello64@plt+0x67fc>
   16760:	str	r0, [sp, #72]	; 0x48
   16764:	movw	r0, #62787	; 0xf543
   16768:	mov	r1, r7
   1676c:	movt	r0, #2
   16770:	bl	18088 <ftello64@plt+0x67fc>
   16774:	str	r0, [sp, #76]	; 0x4c
   16778:	str	r5, [fp, #-48]	; 0xffffffd0
   1677c:	mov	r8, #0
   16780:	mov	r5, r7
   16784:	tst	r4, #1
   16788:	bne	167c0 <ftello64@plt+0x4f34>
   1678c:	ldr	r0, [sp, #72]	; 0x48
   16790:	ldrb	r0, [r0]
   16794:	cmp	r0, #0
   16798:	beq	167c0 <ftello64@plt+0x4f34>
   1679c:	ldr	r1, [sp, #72]	; 0x48
   167a0:	mov	r8, #0
   167a4:	add	r1, r1, #1
   167a8:	cmp	r8, sl
   167ac:	strbcc	r0, [r6, r8]
   167b0:	ldrb	r0, [r1, r8]
   167b4:	add	r8, r8, #1
   167b8:	cmp	r0, #0
   167bc:	bne	167a8 <ftello64@plt+0x4f1c>
   167c0:	ldr	r7, [sp, #76]	; 0x4c
   167c4:	mov	r0, r7
   167c8:	bl	11718 <strlen@plt>
   167cc:	str	r7, [sp, #92]	; 0x5c
   167d0:	mov	r7, r5
   167d4:	ldr	ip, [fp, #-84]	; 0xffffffac
   167d8:	ldr	r5, [fp, #-48]	; 0xffffffd0
   167dc:	str	r0, [fp, #-76]	; 0xffffffb4
   167e0:	mov	r2, #1
   167e4:	mov	r3, r4
   167e8:	mov	lr, r9
   167ec:	b	168d8 <ftello64@plt+0x504c>
   167f0:	mov	r0, #1
   167f4:	b	16834 <ftello64@plt+0x4fa8>
   167f8:	tst	r4, #1
   167fc:	bne	16834 <ftello64@plt+0x4fa8>
   16800:	mov	r2, r0
   16804:	b	1685c <ftello64@plt+0x4fd0>
   16808:	mov	r7, #0
   1680c:	mov	r8, #0
   16810:	mov	r2, r0
   16814:	b	168d4 <ftello64@plt+0x5048>
   16818:	mov	r0, #1
   1681c:	mov	r8, #0
   16820:	mov	r7, #5
   16824:	b	16890 <ftello64@plt+0x5004>
   16828:	mov	r2, #1
   1682c:	tst	r4, #1
   16830:	beq	1685c <ftello64@plt+0x4fd0>
   16834:	mov	r1, #1
   16838:	mov	r8, #0
   1683c:	mov	r7, #2
   16840:	mov	r2, r0
   16844:	mov	r3, #1
   16848:	str	r1, [fp, #-76]	; 0xffffffb4
   1684c:	movw	r1, #62787	; 0xf543
   16850:	movt	r1, #2
   16854:	str	r1, [sp, #92]	; 0x5c
   16858:	b	168d8 <ftello64@plt+0x504c>
   1685c:	cmp	sl, #0
   16860:	mov	r8, #1
   16864:	mov	r7, #2
   16868:	movne	r0, #39	; 0x27
   1686c:	strbne	r0, [r6]
   16870:	movw	r0, #62787	; 0xf543
   16874:	movt	r0, #2
   16878:	b	168c8 <ftello64@plt+0x503c>
   1687c:	mov	r7, #5
   16880:	tst	r4, #1
   16884:	beq	168ac <ftello64@plt+0x5020>
   16888:	mov	r0, #1
   1688c:	mov	r8, #0
   16890:	str	r0, [fp, #-76]	; 0xffffffb4
   16894:	movw	r0, #60352	; 0xebc0
   16898:	mov	r2, #1
   1689c:	mov	r3, #1
   168a0:	movt	r0, #2
   168a4:	str	r0, [sp, #92]	; 0x5c
   168a8:	b	168d8 <ftello64@plt+0x504c>
   168ac:	cmp	sl, #0
   168b0:	mov	r8, #1
   168b4:	mov	r2, #1
   168b8:	movne	r0, #34	; 0x22
   168bc:	strbne	r0, [r6]
   168c0:	movw	r0, #60352	; 0xebc0
   168c4:	movt	r0, #2
   168c8:	str	r0, [sp, #92]	; 0x5c
   168cc:	mov	r0, #1
   168d0:	str	r0, [fp, #-76]	; 0xffffffb4
   168d4:	mov	r3, #0
   168d8:	ldr	r0, [fp, #16]
   168dc:	str	r3, [fp, #-72]	; 0xffffffb8
   168e0:	str	r7, [fp, #-64]	; 0xffffffc0
   168e4:	str	r2, [sp, #84]	; 0x54
   168e8:	cmp	r0, #0
   168ec:	movwne	r0, #1
   168f0:	and	r0, r0, r3
   168f4:	str	r0, [fp, #-88]	; 0xffffffa8
   168f8:	ldr	r0, [fp, #-76]	; 0xffffffb4
   168fc:	cmp	r0, #0
   16900:	movwne	r0, #1
   16904:	subs	r4, r7, #2
   16908:	mov	r7, #0
   1690c:	and	r1, r0, r3
   16910:	str	r4, [fp, #-80]	; 0xffffffb0
   16914:	and	r1, r2, r1
   16918:	str	r1, [sp, #48]	; 0x30
   1691c:	clz	r1, r4
   16920:	lsr	r1, r1, #5
   16924:	and	r1, r1, r3
   16928:	eor	r3, r3, #1
   1692c:	str	r1, [sp, #64]	; 0x40
   16930:	mov	r1, r4
   16934:	str	r3, [sp, #88]	; 0x58
   16938:	movwne	r1, #1
   1693c:	orr	r3, r1, r3
   16940:	and	r1, r1, r2
   16944:	and	r0, r0, r1
   16948:	str	r3, [sp, #68]	; 0x44
   1694c:	str	r1, [fp, #-68]	; 0xffffffbc
   16950:	str	r0, [fp, #-60]	; 0xffffffc4
   16954:	eor	r0, r2, #1
   16958:	str	r0, [sp, #52]	; 0x34
   1695c:	cmn	lr, #1
   16960:	beq	16970 <ftello64@plt+0x50e4>
   16964:	cmp	r7, lr
   16968:	bne	1697c <ftello64@plt+0x50f0>
   1696c:	b	174a4 <ftello64@plt+0x5c18>
   16970:	ldrb	r0, [ip, r7]
   16974:	cmp	r0, #0
   16978:	beq	174ac <ftello64@plt+0x5c20>
   1697c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   16980:	mov	r9, #0
   16984:	str	r5, [fp, #-48]	; 0xffffffd0
   16988:	cmp	r0, #0
   1698c:	beq	169c0 <ftello64@plt+0x5134>
   16990:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16994:	add	r4, r7, r0
   16998:	cmp	r0, #2
   1699c:	bcc	169b8 <ftello64@plt+0x512c>
   169a0:	cmn	lr, #1
   169a4:	bne	169b8 <ftello64@plt+0x512c>
   169a8:	mov	r0, ip
   169ac:	bl	11718 <strlen@plt>
   169b0:	ldr	ip, [fp, #-84]	; 0xffffffac
   169b4:	mov	lr, r0
   169b8:	cmp	r4, lr
   169bc:	bls	169c8 <ftello64@plt+0x513c>
   169c0:	mov	r0, #0
   169c4:	b	16a08 <ftello64@plt+0x517c>
   169c8:	ldr	r1, [sp, #92]	; 0x5c
   169cc:	ldr	r2, [fp, #-76]	; 0xffffffb4
   169d0:	add	r0, ip, r7
   169d4:	mov	r4, lr
   169d8:	bl	115b0 <memcmp@plt>
   169dc:	ldr	r2, [sp, #88]	; 0x58
   169e0:	cmp	r0, #0
   169e4:	mov	r1, r0
   169e8:	movwne	r1, #1
   169ec:	orr	r1, r1, r2
   169f0:	tst	r1, #1
   169f4:	beq	1753c <ftello64@plt+0x5cb0>
   169f8:	ldr	ip, [fp, #-84]	; 0xffffffac
   169fc:	clz	r0, r0
   16a00:	mov	lr, r4
   16a04:	lsr	r0, r0, #5
   16a08:	str	r0, [fp, #-52]	; 0xffffffcc
   16a0c:	ldrb	r5, [ip, r7]
   16a10:	cmp	r5, #126	; 0x7e
   16a14:	bhi	16dcc <ftello64@plt+0x5540>
   16a18:	add	r3, pc, #16
   16a1c:	mov	r4, #1
   16a20:	mov	r2, #110	; 0x6e
   16a24:	mov	r0, #97	; 0x61
   16a28:	mov	r1, #0
   16a2c:	ldr	pc, [r3, r5, lsl #2]
   16a30:	andeq	r6, r1, r8, asr #25
   16a34:	andeq	r6, r1, ip, asr #27
   16a38:	andeq	r6, r1, ip, asr #27
   16a3c:	andeq	r6, r1, ip, asr #27
   16a40:	andeq	r6, r1, ip, asr #27
   16a44:	andeq	r6, r1, ip, asr #27
   16a48:	andeq	r6, r1, ip, asr #27
   16a4c:	andeq	r6, r1, r0, lsl #29
   16a50:	andeq	r6, r1, r8, lsr #25
   16a54:	andeq	r6, r1, r0, lsr #25
   16a58:			; <UNDEFINED> instruction: 0x00016cb4
   16a5c:	andeq	r6, r1, r4, lsr sp
   16a60:	muleq	r1, r8, ip
   16a64:			; <UNDEFINED> instruction: 0x00016cb0
   16a68:	andeq	r6, r1, ip, asr #27
   16a6c:	andeq	r6, r1, ip, asr #27
   16a70:	andeq	r6, r1, ip, asr #27
   16a74:	andeq	r6, r1, ip, asr #27
   16a78:	andeq	r6, r1, ip, asr #27
   16a7c:	andeq	r6, r1, ip, asr #27
   16a80:	andeq	r6, r1, ip, asr #27
   16a84:	andeq	r6, r1, ip, asr #27
   16a88:	andeq	r6, r1, ip, asr #27
   16a8c:	andeq	r6, r1, ip, asr #27
   16a90:	andeq	r6, r1, ip, asr #27
   16a94:	andeq	r6, r1, ip, asr #27
   16a98:	andeq	r6, r1, ip, asr #27
   16a9c:	andeq	r6, r1, ip, asr #27
   16aa0:	andeq	r6, r1, ip, asr #27
   16aa4:	andeq	r6, r1, ip, asr #27
   16aa8:	andeq	r6, r1, ip, asr #27
   16aac:	andeq	r6, r1, ip, asr #27
   16ab0:	andeq	r6, r1, r8, lsr lr
   16ab4:	andeq	r6, r1, ip, lsr lr
   16ab8:	andeq	r6, r1, ip, lsr lr
   16abc:	andeq	r6, r1, r0, asr #24
   16ac0:	andeq	r6, r1, ip, lsr lr
   16ac4:	andeq	r6, r1, ip, lsr #24
   16ac8:	andeq	r6, r1, ip, lsr lr
   16acc:	andeq	r6, r1, ip, lsr sp
   16ad0:	andeq	r6, r1, ip, lsr lr
   16ad4:	andeq	r6, r1, ip, lsr lr
   16ad8:	andeq	r6, r1, ip, lsr lr
   16adc:	andeq	r6, r1, ip, lsr #24
   16ae0:	andeq	r6, r1, ip, lsr #24
   16ae4:	andeq	r6, r1, ip, lsr #24
   16ae8:	andeq	r6, r1, ip, lsr #24
   16aec:	andeq	r6, r1, ip, lsr #24
   16af0:	andeq	r6, r1, ip, lsr #24
   16af4:	andeq	r6, r1, ip, lsr #24
   16af8:	andeq	r6, r1, ip, lsr #24
   16afc:	andeq	r6, r1, ip, lsr #24
   16b00:	andeq	r6, r1, ip, lsr #24
   16b04:	andeq	r6, r1, ip, lsr #24
   16b08:	andeq	r6, r1, ip, lsr #24
   16b0c:	andeq	r6, r1, ip, lsr #24
   16b10:	andeq	r6, r1, ip, lsr #24
   16b14:	andeq	r6, r1, ip, lsr #24
   16b18:	andeq	r6, r1, ip, lsr #24
   16b1c:	andeq	r6, r1, ip, lsr lr
   16b20:	andeq	r6, r1, ip, lsr lr
   16b24:	andeq	r6, r1, ip, lsr lr
   16b28:	andeq	r6, r1, ip, lsr lr
   16b2c:	andeq	r6, r1, r8, lsl #26
   16b30:	andeq	r6, r1, ip, asr #27
   16b34:	andeq	r6, r1, ip, lsr #24
   16b38:	andeq	r6, r1, ip, lsr #24
   16b3c:	andeq	r6, r1, ip, lsr #24
   16b40:	andeq	r6, r1, ip, lsr #24
   16b44:	andeq	r6, r1, ip, lsr #24
   16b48:	andeq	r6, r1, ip, lsr #24
   16b4c:	andeq	r6, r1, ip, lsr #24
   16b50:	andeq	r6, r1, ip, lsr #24
   16b54:	andeq	r6, r1, ip, lsr #24
   16b58:	andeq	r6, r1, ip, lsr #24
   16b5c:	andeq	r6, r1, ip, lsr #24
   16b60:	andeq	r6, r1, ip, lsr #24
   16b64:	andeq	r6, r1, ip, lsr #24
   16b68:	andeq	r6, r1, ip, lsr #24
   16b6c:	andeq	r6, r1, ip, lsr #24
   16b70:	andeq	r6, r1, ip, lsr #24
   16b74:	andeq	r6, r1, ip, lsr #24
   16b78:	andeq	r6, r1, ip, lsr #24
   16b7c:	andeq	r6, r1, ip, lsr #24
   16b80:	andeq	r6, r1, ip, lsr #24
   16b84:	andeq	r6, r1, ip, lsr #24
   16b88:	andeq	r6, r1, ip, lsr #24
   16b8c:	andeq	r6, r1, ip, lsr #24
   16b90:	andeq	r6, r1, ip, lsr #24
   16b94:	andeq	r6, r1, ip, lsr #24
   16b98:	andeq	r6, r1, ip, lsr #24
   16b9c:	andeq	r6, r1, ip, lsr lr
   16ba0:	andeq	r6, r1, r4, ror ip
   16ba4:	andeq	r6, r1, ip, lsr #24
   16ba8:	andeq	r6, r1, ip, lsr lr
   16bac:	andeq	r6, r1, ip, lsr #24
   16bb0:	andeq	r6, r1, ip, lsr lr
   16bb4:	andeq	r6, r1, ip, lsr #24
   16bb8:	andeq	r6, r1, ip, lsr #24
   16bbc:	andeq	r6, r1, ip, lsr #24
   16bc0:	andeq	r6, r1, ip, lsr #24
   16bc4:	andeq	r6, r1, ip, lsr #24
   16bc8:	andeq	r6, r1, ip, lsr #24
   16bcc:	andeq	r6, r1, ip, lsr #24
   16bd0:	andeq	r6, r1, ip, lsr #24
   16bd4:	andeq	r6, r1, ip, lsr #24
   16bd8:	andeq	r6, r1, ip, lsr #24
   16bdc:	andeq	r6, r1, ip, lsr #24
   16be0:	andeq	r6, r1, ip, lsr #24
   16be4:	andeq	r6, r1, ip, lsr #24
   16be8:	andeq	r6, r1, ip, lsr #24
   16bec:	andeq	r6, r1, ip, lsr #24
   16bf0:	andeq	r6, r1, ip, lsr #24
   16bf4:	andeq	r6, r1, ip, lsr #24
   16bf8:	andeq	r6, r1, ip, lsr #24
   16bfc:	andeq	r6, r1, ip, lsr #24
   16c00:	andeq	r6, r1, ip, lsr #24
   16c04:	andeq	r6, r1, ip, lsr #24
   16c08:	andeq	r6, r1, ip, lsr #24
   16c0c:	andeq	r6, r1, ip, lsr #24
   16c10:	andeq	r6, r1, ip, lsr #24
   16c14:	andeq	r6, r1, ip, lsr #24
   16c18:	andeq	r6, r1, ip, lsr #24
   16c1c:	andeq	r6, r1, r4, asr ip
   16c20:	andeq	r6, r1, ip, lsr lr
   16c24:	andeq	r6, r1, r4, asr ip
   16c28:	andeq	r6, r1, r0, asr #24
   16c2c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16c30:	cmp	r0, #0
   16c34:	beq	16e94 <ftello64@plt+0x5608>
   16c38:	ldr	r0, [fp, #16]
   16c3c:	b	16e98 <ftello64@plt+0x560c>
   16c40:	mov	r4, #0
   16c44:	cmp	r7, #0
   16c48:	beq	16e38 <ftello64@plt+0x55ac>
   16c4c:	mov	r9, #0
   16c50:	b	16c2c <ftello64@plt+0x53a0>
   16c54:	mov	r4, #0
   16c58:	cmn	lr, #1
   16c5c:	beq	16e1c <ftello64@plt+0x5590>
   16c60:	cmp	r7, #0
   16c64:	bne	16c4c <ftello64@plt+0x53c0>
   16c68:	cmp	lr, #1
   16c6c:	beq	16e38 <ftello64@plt+0x55ac>
   16c70:	b	16c4c <ftello64@plt+0x53c0>
   16c74:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16c78:	cmp	r0, #2
   16c7c:	bne	16e5c <ftello64@plt+0x55d0>
   16c80:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16c84:	tst	r0, #1
   16c88:	bne	17558 <ftello64@plt+0x5ccc>
   16c8c:	mov	r9, #0
   16c90:	mov	r0, #92	; 0x5c
   16c94:	b	16e70 <ftello64@plt+0x55e4>
   16c98:	mov	r0, #102	; 0x66
   16c9c:	b	16e80 <ftello64@plt+0x55f4>
   16ca0:	mov	r2, #116	; 0x74
   16ca4:	b	16cb4 <ftello64@plt+0x5428>
   16ca8:	mov	r0, #98	; 0x62
   16cac:	b	16e80 <ftello64@plt+0x55f4>
   16cb0:	mov	r2, #114	; 0x72
   16cb4:	ldr	r0, [sp, #68]	; 0x44
   16cb8:	tst	r0, #1
   16cbc:	mov	r0, r2
   16cc0:	bne	16e80 <ftello64@plt+0x55f4>
   16cc4:	b	17558 <ftello64@plt+0x5ccc>
   16cc8:	ldr	r0, [sp, #84]	; 0x54
   16ccc:	tst	r0, #1
   16cd0:	beq	16f70 <ftello64@plt+0x56e4>
   16cd4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16cd8:	tst	r0, #1
   16cdc:	bne	17668 <ftello64@plt+0x5ddc>
   16ce0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16ce4:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16ce8:	cmp	r0, #2
   16cec:	ldr	r0, [fp, #-80]	; 0xffffffb0
   16cf0:	movwne	r0, #1
   16cf4:	orr	r0, r0, r2
   16cf8:	tst	r0, #1
   16cfc:	beq	17340 <ftello64@plt+0x5ab4>
   16d00:	mov	r0, r8
   16d04:	b	17374 <ftello64@plt+0x5ae8>
   16d08:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16d0c:	mov	r9, #0
   16d10:	mov	r5, #63	; 0x3f
   16d14:	cmp	r0, #5
   16d18:	beq	17124 <ftello64@plt+0x5898>
   16d1c:	cmp	r0, #2
   16d20:	bne	171c8 <ftello64@plt+0x593c>
   16d24:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16d28:	tst	r0, #1
   16d2c:	beq	171cc <ftello64@plt+0x5940>
   16d30:	b	17558 <ftello64@plt+0x5ccc>
   16d34:	mov	r0, #118	; 0x76
   16d38:	b	16e80 <ftello64@plt+0x55f4>
   16d3c:	mov	r0, #1
   16d40:	mov	r5, #39	; 0x27
   16d44:	str	r0, [sp, #60]	; 0x3c
   16d48:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16d4c:	cmp	r0, #2
   16d50:	bne	16dc4 <ftello64@plt+0x5538>
   16d54:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16d58:	tst	r0, #1
   16d5c:	bne	17558 <ftello64@plt+0x5ccc>
   16d60:	ldr	r2, [sp, #56]	; 0x38
   16d64:	clz	r1, sl
   16d68:	mov	r9, #0
   16d6c:	lsr	r1, r1, #5
   16d70:	cmp	r2, #0
   16d74:	mov	r0, r2
   16d78:	movwne	r0, #1
   16d7c:	orrs	r0, r0, r1
   16d80:	moveq	r2, sl
   16d84:	moveq	sl, r0
   16d88:	cmp	r8, sl
   16d8c:	str	r2, [sp, #56]	; 0x38
   16d90:	movcc	r0, #39	; 0x27
   16d94:	strbcc	r0, [r6, r8]
   16d98:	add	r0, r8, #1
   16d9c:	cmp	r0, sl
   16da0:	movcc	r1, #92	; 0x5c
   16da4:	strbcc	r1, [r6, r0]
   16da8:	add	r0, r8, #2
   16dac:	add	r8, r8, #3
   16db0:	cmp	r0, sl
   16db4:	movcc	r1, #39	; 0x27
   16db8:	strbcc	r1, [r6, r0]
   16dbc:	mov	r0, #0
   16dc0:	str	r0, [fp, #-56]	; 0xffffffc8
   16dc4:	mov	r4, #1
   16dc8:	b	16c2c <ftello64@plt+0x53a0>
   16dcc:	ldr	r0, [sp, #40]	; 0x28
   16dd0:	cmp	r0, #1
   16dd4:	bne	16f9c <ftello64@plt+0x5710>
   16dd8:	str	lr, [sp, #28]
   16ddc:	bl	116f4 <__ctype_b_loc@plt>
   16de0:	ldr	r0, [r0]
   16de4:	ldr	ip, [fp, #-84]	; 0xffffffac
   16de8:	mov	r1, #1
   16dec:	add	r0, r0, r5, lsl #1
   16df0:	ldrb	r0, [r0, #1]
   16df4:	ubfx	r4, r0, #6, #1
   16df8:	ldr	r0, [sp, #52]	; 0x34
   16dfc:	mov	r2, r1
   16e00:	cmp	r1, #1
   16e04:	orr	r0, r4, r0
   16e08:	bhi	171d4 <ftello64@plt+0x5948>
   16e0c:	tst	r0, #1
   16e10:	beq	171d4 <ftello64@plt+0x5948>
   16e14:	ldr	lr, [sp, #28]
   16e18:	b	16c2c <ftello64@plt+0x53a0>
   16e1c:	cmp	r7, #0
   16e20:	ldrbeq	r0, [ip, #1]
   16e24:	cmpeq	r0, #0
   16e28:	beq	16e38 <ftello64@plt+0x55ac>
   16e2c:	mvn	lr, #0
   16e30:	mov	r9, #0
   16e34:	b	16c2c <ftello64@plt+0x53a0>
   16e38:	mov	r1, #1
   16e3c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16e40:	cmp	r0, #2
   16e44:	bne	16e54 <ftello64@plt+0x55c8>
   16e48:	ldr	r0, [fp, #-72]	; 0xffffffb8
   16e4c:	tst	r0, #1
   16e50:	bne	17558 <ftello64@plt+0x5ccc>
   16e54:	mov	r4, r1
   16e58:	b	16c2c <ftello64@plt+0x53a0>
   16e5c:	ldr	r1, [sp, #48]	; 0x30
   16e60:	mov	r9, #0
   16e64:	mov	r0, #92	; 0x5c
   16e68:	cmp	r1, #0
   16e6c:	beq	16e80 <ftello64@plt+0x55f4>
   16e70:	mov	r4, #0
   16e74:	cmp	r9, #0
   16e78:	beq	1740c <ftello64@plt+0x5b80>
   16e7c:	b	17448 <ftello64@plt+0x5bbc>
   16e80:	ldr	r1, [sp, #84]	; 0x54
   16e84:	mov	r4, #0
   16e88:	mov	r9, #0
   16e8c:	tst	r1, #1
   16e90:	bne	16ed0 <ftello64@plt+0x5644>
   16e94:	ldr	r0, [fp, #-88]	; 0xffffffa8
   16e98:	cmp	r0, #0
   16e9c:	mov	r0, r5
   16ea0:	beq	16ec4 <ftello64@plt+0x5638>
   16ea4:	ldr	r1, [fp, #16]
   16ea8:	ubfx	r0, r5, #5, #3
   16eac:	mov	r2, #1
   16eb0:	ldr	r0, [r1, r0, lsl #2]
   16eb4:	and	r1, r5, #31
   16eb8:	tst	r0, r2, lsl r1
   16ebc:	mov	r0, r5
   16ec0:	bne	16ed0 <ftello64@plt+0x5644>
   16ec4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   16ec8:	cmp	r1, #0
   16ecc:	beq	17404 <ftello64@plt+0x5b78>
   16ed0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   16ed4:	tst	r1, #1
   16ed8:	bne	17530 <ftello64@plt+0x5ca4>
   16edc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   16ee0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   16ee4:	cmp	r1, #2
   16ee8:	ldr	r1, [fp, #-80]	; 0xffffffb0
   16eec:	movwne	r1, #1
   16ef0:	orr	r1, r1, r2
   16ef4:	tst	r1, #1
   16ef8:	beq	16f04 <ftello64@plt+0x5678>
   16efc:	ldr	r5, [fp, #-48]	; 0xffffffd0
   16f00:	b	16f40 <ftello64@plt+0x56b4>
   16f04:	cmp	r8, sl
   16f08:	ldr	r5, [fp, #-48]	; 0xffffffd0
   16f0c:	movcc	r1, #39	; 0x27
   16f10:	strbcc	r1, [r6, r8]
   16f14:	add	r1, r8, #1
   16f18:	cmp	r1, sl
   16f1c:	movcc	r2, #36	; 0x24
   16f20:	strbcc	r2, [r6, r1]
   16f24:	add	r1, r8, #2
   16f28:	add	r8, r8, #3
   16f2c:	cmp	r1, sl
   16f30:	movcc	r2, #39	; 0x27
   16f34:	strbcc	r2, [r6, r1]
   16f38:	mov	r1, #1
   16f3c:	str	r1, [fp, #-56]	; 0xffffffc8
   16f40:	cmp	r8, sl
   16f44:	movcc	r1, #92	; 0x5c
   16f48:	strbcc	r1, [r6, r8]
   16f4c:	add	r8, r8, #1
   16f50:	cmp	r8, sl
   16f54:	and	r5, r5, r4
   16f58:	add	r7, r7, #1
   16f5c:	strbcc	r0, [r6, r8]
   16f60:	add	r8, r8, #1
   16f64:	cmn	lr, #1
   16f68:	bne	16964 <ftello64@plt+0x50d8>
   16f6c:	b	16970 <ftello64@plt+0x50e4>
   16f70:	ldr	r0, [sp, #36]	; 0x24
   16f74:	mov	r4, #0
   16f78:	mov	r9, #0
   16f7c:	mov	r5, #0
   16f80:	cmp	r0, #0
   16f84:	beq	16e94 <ftello64@plt+0x5608>
   16f88:	ldr	r5, [fp, #-48]	; 0xffffffd0
   16f8c:	add	r7, r7, #1
   16f90:	cmn	lr, #1
   16f94:	bne	16964 <ftello64@plt+0x50d8>
   16f98:	b	16970 <ftello64@plt+0x50e4>
   16f9c:	mov	r0, #0
   16fa0:	cmn	lr, #1
   16fa4:	str	r0, [fp, #-36]	; 0xffffffdc
   16fa8:	str	r0, [fp, #-40]	; 0xffffffd8
   16fac:	bne	16fc0 <ftello64@plt+0x5734>
   16fb0:	mov	r0, ip
   16fb4:	bl	11718 <strlen@plt>
   16fb8:	ldr	ip, [fp, #-84]	; 0xffffffac
   16fbc:	mov	lr, r0
   16fc0:	add	r0, ip, r7
   16fc4:	mov	r4, #1
   16fc8:	mov	r6, #0
   16fcc:	str	lr, [sp, #28]
   16fd0:	str	r0, [sp, #24]
   16fd4:	sub	r0, fp, #40	; 0x28
   16fd8:	mov	r3, r0
   16fdc:	str	r6, [sp, #44]	; 0x2c
   16fe0:	add	r6, r6, r7
   16fe4:	sub	r0, fp, #44	; 0x2c
   16fe8:	add	r1, ip, r6
   16fec:	sub	r2, lr, r6
   16ff0:	bl	2c8dc <ftello64@plt+0x1b050>
   16ff4:	cmp	r0, #0
   16ff8:	beq	17490 <ftello64@plt+0x5c04>
   16ffc:	cmn	r0, #1
   17000:	beq	17450 <ftello64@plt+0x5bc4>
   17004:	ldr	lr, [sp, #28]
   17008:	cmn	r0, #2
   1700c:	beq	17458 <ftello64@plt+0x5bcc>
   17010:	ldr	r2, [sp, #64]	; 0x40
   17014:	cmp	r0, #2
   17018:	mov	r1, #0
   1701c:	movwcc	r1, #1
   17020:	eor	r2, r2, #1
   17024:	orrs	r1, r2, r1
   17028:	bne	170e8 <ftello64@plt+0x585c>
   1702c:	ldr	r1, [sp, #44]	; 0x2c
   17030:	ldr	r2, [sp, #24]
   17034:	add	r1, r2, r1
   17038:	mov	r2, #1
   1703c:	ldrb	r3, [r1, r2]
   17040:	sub	r3, r3, #91	; 0x5b
   17044:	cmp	r3, #33	; 0x21
   17048:	bhi	170dc <ftello64@plt+0x5850>
   1704c:	add	r6, pc, #0
   17050:	ldr	pc, [r6, r3, lsl #2]
   17054:	andeq	r7, r1, r0, asr r5
   17058:	andeq	r7, r1, r0, asr r5
   1705c:	ldrdeq	r7, [r1], -ip
   17060:	andeq	r7, r1, r0, asr r5
   17064:	ldrdeq	r7, [r1], -ip
   17068:	andeq	r7, r1, r0, asr r5
   1706c:	ldrdeq	r7, [r1], -ip
   17070:	ldrdeq	r7, [r1], -ip
   17074:	ldrdeq	r7, [r1], -ip
   17078:	ldrdeq	r7, [r1], -ip
   1707c:	ldrdeq	r7, [r1], -ip
   17080:	ldrdeq	r7, [r1], -ip
   17084:	ldrdeq	r7, [r1], -ip
   17088:	ldrdeq	r7, [r1], -ip
   1708c:	ldrdeq	r7, [r1], -ip
   17090:	ldrdeq	r7, [r1], -ip
   17094:	ldrdeq	r7, [r1], -ip
   17098:	ldrdeq	r7, [r1], -ip
   1709c:	ldrdeq	r7, [r1], -ip
   170a0:	ldrdeq	r7, [r1], -ip
   170a4:	ldrdeq	r7, [r1], -ip
   170a8:	ldrdeq	r7, [r1], -ip
   170ac:	ldrdeq	r7, [r1], -ip
   170b0:	ldrdeq	r7, [r1], -ip
   170b4:	ldrdeq	r7, [r1], -ip
   170b8:	ldrdeq	r7, [r1], -ip
   170bc:	ldrdeq	r7, [r1], -ip
   170c0:	ldrdeq	r7, [r1], -ip
   170c4:	ldrdeq	r7, [r1], -ip
   170c8:	ldrdeq	r7, [r1], -ip
   170cc:	ldrdeq	r7, [r1], -ip
   170d0:	ldrdeq	r7, [r1], -ip
   170d4:	ldrdeq	r7, [r1], -ip
   170d8:	andeq	r7, r1, r0, asr r5
   170dc:	add	r2, r2, #1
   170e0:	cmp	r2, r0
   170e4:	bcc	1703c <ftello64@plt+0x57b0>
   170e8:	ldr	r6, [sp, #44]	; 0x2c
   170ec:	add	r6, r0, r6
   170f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   170f4:	bl	11610 <iswprint@plt>
   170f8:	cmp	r0, #0
   170fc:	movwne	r0, #1
   17100:	and	r4, r4, r0
   17104:	sub	r0, fp, #40	; 0x28
   17108:	bl	115a4 <mbsinit@plt>
   1710c:	ldr	lr, [sp, #28]
   17110:	ldr	ip, [fp, #-84]	; 0xffffffac
   17114:	sub	r3, fp, #40	; 0x28
   17118:	cmp	r0, #0
   1711c:	beq	16fdc <ftello64@plt+0x5750>
   17120:	b	17498 <ftello64@plt+0x5c0c>
   17124:	ldr	r0, [sp, #32]
   17128:	cmp	r0, #0
   1712c:	beq	171c8 <ftello64@plt+0x593c>
   17130:	add	r0, r7, #2
   17134:	cmp	r0, lr
   17138:	bcs	171c8 <ftello64@plt+0x593c>
   1713c:	add	r1, ip, r7
   17140:	ldrb	r1, [r1, #1]
   17144:	cmp	r1, #63	; 0x3f
   17148:	bne	171c8 <ftello64@plt+0x593c>
   1714c:	ldrb	r5, [ip, r0]
   17150:	sub	r1, r5, #33	; 0x21
   17154:	cmp	r1, #29
   17158:	bhi	171c8 <ftello64@plt+0x593c>
   1715c:	movw	r3, #20929	; 0x51c1
   17160:	mov	r2, #1
   17164:	movt	r3, #14336	; 0x3800
   17168:	tst	r3, r2, lsl r1
   1716c:	beq	171c8 <ftello64@plt+0x593c>
   17170:	ldr	r1, [fp, #-72]	; 0xffffffb8
   17174:	tst	r1, #1
   17178:	bne	17670 <ftello64@plt+0x5de4>
   1717c:	cmp	r8, sl
   17180:	mov	r7, r0
   17184:	mov	r4, #0
   17188:	movcc	r1, #63	; 0x3f
   1718c:	strbcc	r1, [r6, r8]
   17190:	add	r1, r8, #1
   17194:	cmp	r1, sl
   17198:	movcc	r2, #34	; 0x22
   1719c:	strbcc	r2, [r6, r1]
   171a0:	add	r1, r8, #2
   171a4:	cmp	r1, sl
   171a8:	movcc	r2, #34	; 0x22
   171ac:	strbcc	r2, [r6, r1]
   171b0:	add	r1, r8, #3
   171b4:	add	r8, r8, #4
   171b8:	cmp	r1, sl
   171bc:	movcc	r2, #63	; 0x3f
   171c0:	strbcc	r2, [r6, r1]
   171c4:	b	16c2c <ftello64@plt+0x53a0>
   171c8:	mov	r5, #63	; 0x3f
   171cc:	mov	r4, #0
   171d0:	b	16c2c <ftello64@plt+0x53a0>
   171d4:	add	r1, r2, r7
   171d8:	ldr	lr, [sp, #28]
   171dc:	mov	r3, #0
   171e0:	str	r1, [sp, #44]	; 0x2c
   171e4:	add	r1, r7, #1
   171e8:	ldr	r7, [fp, #-64]	; 0xffffffc0
   171ec:	tst	r0, #1
   171f0:	bne	172c4 <ftello64@plt+0x5a38>
   171f4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   171f8:	tst	r2, #1
   171fc:	bne	175b8 <ftello64@plt+0x5d2c>
   17200:	ldr	r3, [fp, #-80]	; 0xffffffb0
   17204:	ldr	r2, [fp, #-56]	; 0xffffffc8
   17208:	cmp	r7, #2
   1720c:	movwne	r3, #1
   17210:	orr	r3, r3, r2
   17214:	tst	r3, #1
   17218:	bne	17254 <ftello64@plt+0x59c8>
   1721c:	cmp	r8, sl
   17220:	add	r3, r8, #1
   17224:	movcc	r2, #39	; 0x27
   17228:	strbcc	r2, [r6, r8]
   1722c:	cmp	r3, sl
   17230:	movcc	r2, #36	; 0x24
   17234:	strbcc	r2, [r6, r3]
   17238:	add	r3, r8, #2
   1723c:	add	r8, r8, #3
   17240:	cmp	r3, sl
   17244:	movcc	r2, #39	; 0x27
   17248:	strbcc	r2, [r6, r3]
   1724c:	mov	r2, #1
   17250:	str	r2, [fp, #-56]	; 0xffffffc8
   17254:	cmp	r8, sl
   17258:	movcc	r3, #92	; 0x5c
   1725c:	strbcc	r3, [r6, r8]
   17260:	add	r3, r8, #1
   17264:	cmp	r3, sl
   17268:	andcc	r7, r5, #192	; 0xc0
   1726c:	movcc	r2, #48	; 0x30
   17270:	orrcc	r7, r2, r7, lsr #6
   17274:	strbcc	r7, [r6, r3]
   17278:	add	r3, r8, #2
   1727c:	add	r8, r8, #3
   17280:	cmp	r3, sl
   17284:	lsrcc	r7, r5, #3
   17288:	movcc	r2, #6
   1728c:	bficc	r7, r2, #3, #29
   17290:	mov	r2, #6
   17294:	strbcc	r7, [r6, r3]
   17298:	bfi	r5, r2, #3, #29
   1729c:	mov	r3, #1
   172a0:	b	172e8 <ftello64@plt+0x5a5c>
   172a4:	cmp	r8, sl
   172a8:	ldr	r7, [fp, #-64]	; 0xffffffc0
   172ac:	strbcc	r5, [r6, r8]
   172b0:	add	r8, r8, #1
   172b4:	ldrb	r5, [ip, r1]
   172b8:	add	r1, r1, #1
   172bc:	tst	r0, #1
   172c0:	beq	171f4 <ftello64@plt+0x5968>
   172c4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   172c8:	tst	r2, #1
   172cc:	beq	172e0 <ftello64@plt+0x5a54>
   172d0:	cmp	r8, sl
   172d4:	movcc	r7, #92	; 0x5c
   172d8:	strbcc	r7, [r6, r8]
   172dc:	add	r8, r8, #1
   172e0:	mov	r2, #0
   172e4:	str	r2, [fp, #-52]	; 0xffffffcc
   172e8:	ldr	r2, [sp, #44]	; 0x2c
   172ec:	and	r9, r3, #1
   172f0:	cmp	r2, r1
   172f4:	bls	173f4 <ftello64@plt+0x5b68>
   172f8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   172fc:	cmp	r9, #0
   17300:	movwne	r9, #1
   17304:	mvn	r7, r2
   17308:	orr	r7, r7, r9
   1730c:	tst	r7, #1
   17310:	bne	172a4 <ftello64@plt+0x5a18>
   17314:	cmp	r8, sl
   17318:	movcc	r7, #39	; 0x27
   1731c:	strbcc	r7, [r6, r8]
   17320:	add	r7, r8, #1
   17324:	add	r8, r8, #2
   17328:	cmp	r7, sl
   1732c:	movcc	r2, #39	; 0x27
   17330:	strbcc	r2, [r6, r7]
   17334:	mov	r2, #0
   17338:	str	r2, [fp, #-56]	; 0xffffffc8
   1733c:	b	172a4 <ftello64@plt+0x5a18>
   17340:	cmp	r8, sl
   17344:	mov	r2, #1
   17348:	movcc	r0, #39	; 0x27
   1734c:	strbcc	r0, [r6, r8]
   17350:	add	r0, r8, #1
   17354:	cmp	r0, sl
   17358:	movcc	r1, #36	; 0x24
   1735c:	strbcc	r1, [r6, r0]
   17360:	add	r0, r8, #2
   17364:	cmp	r0, sl
   17368:	movcc	r1, #39	; 0x27
   1736c:	strbcc	r1, [r6, r0]
   17370:	add	r0, r8, #3
   17374:	cmp	r0, sl
   17378:	add	r8, r0, #1
   1737c:	str	r2, [fp, #-56]	; 0xffffffc8
   17380:	movcc	r1, #92	; 0x5c
   17384:	strbcc	r1, [r6, r0]
   17388:	ldr	r1, [fp, #-64]	; 0xffffffc0
   1738c:	cmp	r1, #2
   17390:	beq	173e4 <ftello64@plt+0x5b58>
   17394:	add	r1, r7, #1
   17398:	mov	r4, #0
   1739c:	mov	r9, #1
   173a0:	mov	r5, #48	; 0x30
   173a4:	cmp	r1, lr
   173a8:	bcs	16c2c <ftello64@plt+0x53a0>
   173ac:	ldrb	r1, [ip, r1]
   173b0:	sub	r1, r1, #48	; 0x30
   173b4:	uxtb	r1, r1
   173b8:	cmp	r1, #9
   173bc:	bhi	16c2c <ftello64@plt+0x53a0>
   173c0:	cmp	r8, sl
   173c4:	movcc	r1, #48	; 0x30
   173c8:	strbcc	r1, [r6, r8]
   173cc:	add	r1, r0, #2
   173d0:	add	r8, r0, #3
   173d4:	cmp	r1, sl
   173d8:	movcc	r2, #48	; 0x30
   173dc:	strbcc	r2, [r6, r1]
   173e0:	b	16c2c <ftello64@plt+0x53a0>
   173e4:	mov	r0, #48	; 0x30
   173e8:	mov	r9, #1
   173ec:	mov	r4, #0
   173f0:	b	16ec4 <ftello64@plt+0x5638>
   173f4:	cmp	r9, #0
   173f8:	sub	r7, r1, #1
   173fc:	mov	r0, r5
   17400:	movwne	r9, #1
   17404:	cmp	r9, #0
   17408:	bne	17448 <ftello64@plt+0x5bbc>
   1740c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   17410:	tst	r1, #1
   17414:	beq	17448 <ftello64@plt+0x5bbc>
   17418:	cmp	r8, sl
   1741c:	ldr	r5, [fp, #-48]	; 0xffffffd0
   17420:	movcc	r1, #39	; 0x27
   17424:	strbcc	r1, [r6, r8]
   17428:	add	r1, r8, #1
   1742c:	add	r8, r8, #2
   17430:	cmp	r1, sl
   17434:	movcc	r2, #39	; 0x27
   17438:	strbcc	r2, [r6, r1]
   1743c:	mov	r1, #0
   17440:	str	r1, [fp, #-56]	; 0xffffffc8
   17444:	b	16f50 <ftello64@plt+0x56c4>
   17448:	ldr	r5, [fp, #-48]	; 0xffffffd0
   1744c:	b	16f50 <ftello64@plt+0x56c4>
   17450:	mov	r4, #0
   17454:	b	17490 <ftello64@plt+0x5c04>
   17458:	mov	r4, #0
   1745c:	cmp	lr, r6
   17460:	bls	17490 <ftello64@plt+0x5c04>
   17464:	ldr	ip, [fp, #-84]	; 0xffffffac
   17468:	ldr	r6, [sp, #44]	; 0x2c
   1746c:	ldr	r0, [sp, #24]
   17470:	ldrb	r0, [r0, r6]
   17474:	cmp	r0, #0
   17478:	beq	17498 <ftello64@plt+0x5c0c>
   1747c:	add	r6, r6, #1
   17480:	add	r0, r7, r6
   17484:	cmp	r0, lr
   17488:	bcc	1746c <ftello64@plt+0x5be0>
   1748c:	b	17498 <ftello64@plt+0x5c0c>
   17490:	ldr	ip, [fp, #-84]	; 0xffffffac
   17494:	ldr	r6, [sp, #44]	; 0x2c
   17498:	mov	r1, r6
   1749c:	ldr	r6, [sp, #80]	; 0x50
   174a0:	b	16df8 <ftello64@plt+0x556c>
   174a4:	mov	lr, r7
   174a8:	b	174b0 <ftello64@plt+0x5c24>
   174ac:	mvn	lr, #0
   174b0:	ldr	r7, [fp, #-64]	; 0xffffffc0
   174b4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   174b8:	eor	r0, r7, #2
   174bc:	orr	r0, r0, r8
   174c0:	clz	r0, r0
   174c4:	lsr	r0, r0, #5
   174c8:	tst	r1, r0
   174cc:	bne	17558 <ftello64@plt+0x5ccc>
   174d0:	mov	r0, r1
   174d4:	ldr	r1, [fp, #-80]	; 0xffffffb0
   174d8:	cmp	r7, #2
   174dc:	movwne	r1, #1
   174e0:	orr	r0, r0, r1
   174e4:	tst	r0, #1
   174e8:	ldreq	r0, [sp, #60]	; 0x3c
   174ec:	eoreq	r0, r0, #1
   174f0:	tsteq	r0, #1
   174f4:	bne	17604 <ftello64@plt+0x5d78>
   174f8:	mov	r9, lr
   174fc:	tst	r5, #1
   17500:	bne	175c0 <ftello64@plt+0x5d34>
   17504:	ldr	r6, [sp, #56]	; 0x38
   17508:	mov	r4, #0
   1750c:	cmp	r6, #0
   17510:	beq	175fc <ftello64@plt+0x5d70>
   17514:	ldr	r0, [sp, #84]	; 0x54
   17518:	mov	r1, #0
   1751c:	cmp	sl, #0
   17520:	mov	r5, #0
   17524:	str	r1, [fp, #-72]	; 0xffffffb8
   17528:	beq	166f8 <ftello64@plt+0x4e6c>
   1752c:	b	17604 <ftello64@plt+0x5d78>
   17530:	ldr	r7, [fp, #-64]	; 0xffffffc0
   17534:	ldr	r2, [sp, #84]	; 0x54
   17538:	b	17560 <ftello64@plt+0x5cd4>
   1753c:	ldr	ip, [fp, #-84]	; 0xffffffac
   17540:	mov	r2, #1
   17544:	mov	lr, r4
   17548:	ldr	r7, [fp, #-64]	; 0xffffffc0
   1754c:	b	17560 <ftello64@plt+0x5cd4>
   17550:	ldr	r6, [sp, #80]	; 0x50
   17554:	ldr	ip, [fp, #-84]	; 0xffffffac
   17558:	ldr	r2, [sp, #84]	; 0x54
   1755c:	mov	r7, #2
   17560:	mov	r0, #0
   17564:	ldr	r1, [fp, #12]
   17568:	tst	r2, #1
   1756c:	mov	r2, r7
   17570:	mov	r3, lr
   17574:	str	r0, [sp, #8]
   17578:	ldr	r0, [sp, #72]	; 0x48
   1757c:	movwne	r2, #4
   17580:	cmp	r7, #2
   17584:	movne	r2, r7
   17588:	str	r2, [sp]
   1758c:	mov	r2, ip
   17590:	bic	r1, r1, #2
   17594:	str	r0, [sp, #12]
   17598:	ldr	r0, [sp, #76]	; 0x4c
   1759c:	str	r1, [sp, #4]
   175a0:	mov	r1, sl
   175a4:	str	r0, [sp, #16]
   175a8:	mov	r0, r6
   175ac:	bl	16678 <ftello64@plt+0x4dec>
   175b0:	mov	r8, r0
   175b4:	b	1765c <ftello64@plt+0x5dd0>
   175b8:	ldr	r2, [sp, #84]	; 0x54
   175bc:	b	17560 <ftello64@plt+0x5cd4>
   175c0:	mov	r0, #5
   175c4:	ldr	r1, [sp, #56]	; 0x38
   175c8:	ldr	r2, [fp, #-84]	; 0xffffffac
   175cc:	mov	r3, r9
   175d0:	str	r0, [sp]
   175d4:	ldr	r0, [fp, #12]
   175d8:	str	r0, [sp, #4]
   175dc:	ldr	r0, [fp, #16]
   175e0:	str	r0, [sp, #8]
   175e4:	ldr	r0, [sp, #72]	; 0x48
   175e8:	str	r0, [sp, #12]
   175ec:	ldr	r0, [sp, #76]	; 0x4c
   175f0:	str	r0, [sp, #16]
   175f4:	ldr	r0, [sp, #80]	; 0x50
   175f8:	b	175ac <ftello64@plt+0x5d20>
   175fc:	mov	r0, #0
   17600:	str	r0, [fp, #-72]	; 0xffffffb8
   17604:	ldr	r1, [sp, #92]	; 0x5c
   17608:	cmp	r1, #0
   1760c:	beq	1764c <ftello64@plt+0x5dc0>
   17610:	ldr	r0, [fp, #-72]	; 0xffffffb8
   17614:	ldr	r2, [sp, #80]	; 0x50
   17618:	tst	r0, #1
   1761c:	bne	17650 <ftello64@plt+0x5dc4>
   17620:	ldrb	r0, [r1]
   17624:	cmp	r0, #0
   17628:	beq	17650 <ftello64@plt+0x5dc4>
   1762c:	add	r1, r1, #1
   17630:	cmp	r8, sl
   17634:	strbcc	r0, [r2, r8]
   17638:	add	r8, r8, #1
   1763c:	ldrb	r0, [r1], #1
   17640:	cmp	r0, #0
   17644:	bne	17630 <ftello64@plt+0x5da4>
   17648:	b	17650 <ftello64@plt+0x5dc4>
   1764c:	ldr	r2, [sp, #80]	; 0x50
   17650:	cmp	r8, sl
   17654:	movcc	r0, #0
   17658:	strbcc	r0, [r2, r8]
   1765c:	mov	r0, r8
   17660:	sub	sp, fp, #28
   17664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17668:	mov	r2, #1
   1766c:	b	17548 <ftello64@plt+0x5cbc>
   17670:	ldr	r2, [sp, #84]	; 0x54
   17674:	mov	r7, #5
   17678:	b	17560 <ftello64@plt+0x5cd4>
   1767c:	bl	11868 <abort@plt>
   17680:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17684:	add	fp, sp, #28
   17688:	sub	sp, sp, #28
   1768c:	movw	r5, #2056	; 0x808
   17690:	cmp	r2, #0
   17694:	mov	r4, r1
   17698:	mov	r7, r0
   1769c:	str	r0, [sp, #20]
   176a0:	movt	r5, #4
   176a4:	movne	r5, r2
   176a8:	bl	11730 <__errno_location@plt>
   176ac:	mov	sl, r0
   176b0:	ldm	r5, {r0, r1}
   176b4:	ldr	r2, [r5, #40]	; 0x28
   176b8:	ldr	r3, [r5, #44]	; 0x2c
   176bc:	add	r9, r5, #8
   176c0:	ldr	r6, [sl]
   176c4:	orr	r8, r1, #1
   176c8:	mov	r1, #0
   176cc:	str	r6, [sp, #24]
   176d0:	stm	sp, {r0, r8, r9}
   176d4:	str	r2, [sp, #12]
   176d8:	str	r3, [sp, #16]
   176dc:	mov	r0, #0
   176e0:	mov	r2, r7
   176e4:	mov	r3, r4
   176e8:	mov	r6, r4
   176ec:	bl	16678 <ftello64@plt+0x4dec>
   176f0:	add	r7, r0, #1
   176f4:	mov	r0, r7
   176f8:	bl	2a308 <ftello64@plt+0x18a7c>
   176fc:	mov	r4, r0
   17700:	ldr	r0, [r5]
   17704:	ldr	r2, [r5, #44]	; 0x2c
   17708:	ldr	r1, [r5, #40]	; 0x28
   1770c:	mov	r3, r6
   17710:	stm	sp, {r0, r8, r9}
   17714:	str	r2, [sp, #16]
   17718:	str	r1, [sp, #12]
   1771c:	mov	r0, r4
   17720:	mov	r1, r7
   17724:	ldr	r2, [sp, #20]
   17728:	bl	16678 <ftello64@plt+0x4dec>
   1772c:	ldr	r0, [sp, #24]
   17730:	str	r0, [sl]
   17734:	mov	r0, r4
   17738:	sub	sp, fp, #28
   1773c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17740:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17744:	add	fp, sp, #28
   17748:	sub	sp, sp, #36	; 0x24
   1774c:	movw	r8, #2056	; 0x808
   17750:	cmp	r3, #0
   17754:	mov	r4, r2
   17758:	str	r2, [sp, #24]
   1775c:	mov	r5, r1
   17760:	mov	r6, r0
   17764:	str	r0, [sp, #20]
   17768:	movt	r8, #4
   1776c:	movne	r8, r3
   17770:	bl	11730 <__errno_location@plt>
   17774:	str	r0, [sp, #28]
   17778:	cmp	r4, #0
   1777c:	add	sl, r8, #8
   17780:	ldm	r8, {r3, r9}
   17784:	ldr	r7, [r0]
   17788:	ldr	r1, [r8, #40]	; 0x28
   1778c:	ldr	r2, [r8, #44]	; 0x2c
   17790:	mov	r0, #0
   17794:	orreq	r9, r9, #1
   17798:	str	r7, [sp, #32]
   1779c:	mov	r7, r5
   177a0:	stm	sp, {r3, r9, sl}
   177a4:	str	r1, [sp, #12]
   177a8:	str	r2, [sp, #16]
   177ac:	mov	r1, #0
   177b0:	mov	r2, r6
   177b4:	mov	r3, r5
   177b8:	bl	16678 <ftello64@plt+0x4dec>
   177bc:	add	r4, r0, #1
   177c0:	mov	r5, r0
   177c4:	mov	r0, r4
   177c8:	bl	2a308 <ftello64@plt+0x18a7c>
   177cc:	mov	r6, r0
   177d0:	ldr	r0, [r8]
   177d4:	ldr	r2, [r8, #44]	; 0x2c
   177d8:	ldr	r1, [r8, #40]	; 0x28
   177dc:	mov	r3, r7
   177e0:	stm	sp, {r0, r9, sl}
   177e4:	str	r2, [sp, #16]
   177e8:	str	r1, [sp, #12]
   177ec:	mov	r0, r6
   177f0:	mov	r1, r4
   177f4:	ldr	r2, [sp, #20]
   177f8:	bl	16678 <ftello64@plt+0x4dec>
   177fc:	ldr	r0, [sp, #24]
   17800:	ldr	r1, [sp, #32]
   17804:	ldr	r2, [sp, #28]
   17808:	cmp	r0, #0
   1780c:	str	r1, [r2]
   17810:	strne	r5, [r0]
   17814:	mov	r0, r6
   17818:	sub	sp, fp, #28
   1781c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17820:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   17824:	add	fp, sp, #24
   17828:	movw	r5, #396	; 0x18c
   1782c:	movw	r8, #392	; 0x188
   17830:	movt	r5, #4
   17834:	movt	r8, #4
   17838:	ldr	r0, [r5]
   1783c:	ldr	r4, [r8]
   17840:	cmp	r0, #2
   17844:	blt	17870 <ftello64@plt+0x5fe4>
   17848:	add	r7, r4, #12
   1784c:	mov	r6, #0
   17850:	ldr	r0, [r7, r6, lsl #3]
   17854:	bl	15c2c <ftello64@plt+0x43a0>
   17858:	ldr	r1, [r5]
   1785c:	add	r2, r6, #2
   17860:	add	r0, r6, #1
   17864:	mov	r6, r0
   17868:	cmp	r2, r1
   1786c:	blt	17850 <ftello64@plt+0x5fc4>
   17870:	ldr	r0, [r4, #4]
   17874:	movw	r7, #2104	; 0x838
   17878:	movt	r7, #4
   1787c:	cmp	r0, r7
   17880:	beq	17898 <ftello64@plt+0x600c>
   17884:	bl	15c2c <ftello64@plt+0x43a0>
   17888:	movw	r0, #400	; 0x190
   1788c:	mov	r6, #256	; 0x100
   17890:	movt	r0, #4
   17894:	strd	r6, [r0]
   17898:	movw	r6, #400	; 0x190
   1789c:	movt	r6, #4
   178a0:	cmp	r4, r6
   178a4:	beq	178b4 <ftello64@plt+0x6028>
   178a8:	mov	r0, r4
   178ac:	bl	15c2c <ftello64@plt+0x43a0>
   178b0:	str	r6, [r8]
   178b4:	mov	r0, #1
   178b8:	str	r0, [r5]
   178bc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   178c0:	movw	r3, #2056	; 0x808
   178c4:	mvn	r2, #0
   178c8:	movt	r3, #4
   178cc:	b	178d0 <ftello64@plt+0x6044>
   178d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   178d4:	add	fp, sp, #28
   178d8:	sub	sp, sp, #44	; 0x2c
   178dc:	mov	r7, r3
   178e0:	str	r2, [sp, #36]	; 0x24
   178e4:	str	r1, [sp, #32]
   178e8:	mov	r5, r0
   178ec:	bl	11730 <__errno_location@plt>
   178f0:	cmp	r5, #0
   178f4:	blt	17a60 <ftello64@plt+0x61d4>
   178f8:	cmn	r5, #-2147483647	; 0x80000001
   178fc:	beq	17a60 <ftello64@plt+0x61d4>
   17900:	movw	r8, #396	; 0x18c
   17904:	movw	r4, #392	; 0x188
   17908:	str	r0, [sp, #28]
   1790c:	ldr	r0, [r0]
   17910:	movt	r8, #4
   17914:	movt	r4, #4
   17918:	ldr	r1, [r8]
   1791c:	ldr	r6, [r4]
   17920:	str	r0, [sp, #24]
   17924:	cmp	r1, r5
   17928:	ble	17934 <ftello64@plt+0x60a8>
   1792c:	mov	sl, r6
   17930:	b	1799c <ftello64@plt+0x6110>
   17934:	movw	r9, #400	; 0x190
   17938:	mov	r0, #8
   1793c:	add	r2, r5, #1
   17940:	str	r1, [fp, #-32]	; 0xffffffe0
   17944:	mvn	r3, #-2147483648	; 0x80000000
   17948:	movt	r9, #4
   1794c:	str	r0, [sp]
   17950:	sub	r2, r2, r1
   17954:	sub	r1, fp, #32
   17958:	subs	r0, r6, r9
   1795c:	movne	r0, r6
   17960:	bl	2a508 <ftello64@plt+0x18c7c>
   17964:	cmp	r6, r9
   17968:	mov	sl, r0
   1796c:	str	r0, [r4]
   17970:	ldrdeq	r0, [r9]
   17974:	stmeq	sl, {r0, r1}
   17978:	ldr	r1, [r8]
   1797c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17980:	add	r0, sl, r1, lsl #3
   17984:	sub	r1, r2, r1
   17988:	lsl	r2, r1, #3
   1798c:	mov	r1, #0
   17990:	bl	1176c <memset@plt>
   17994:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17998:	str	r0, [r8]
   1799c:	mov	r9, sl
   179a0:	ldr	r6, [r9, r5, lsl #3]!
   179a4:	ldr	r4, [r9, #4]!
   179a8:	ldm	r7, {r0, r1}
   179ac:	ldr	r2, [r7, #40]	; 0x28
   179b0:	ldr	r3, [r7, #44]	; 0x2c
   179b4:	orr	r8, r1, #1
   179b8:	add	r1, r7, #8
   179bc:	stm	sp, {r0, r8}
   179c0:	add	r0, sp, #8
   179c4:	str	r1, [sp, #20]
   179c8:	stm	r0, {r1, r2, r3}
   179cc:	mov	r0, r4
   179d0:	mov	r1, r6
   179d4:	ldr	r2, [sp, #32]
   179d8:	ldr	r3, [sp, #36]	; 0x24
   179dc:	bl	16678 <ftello64@plt+0x4dec>
   179e0:	cmp	r6, r0
   179e4:	bhi	17a48 <ftello64@plt+0x61bc>
   179e8:	add	r6, r0, #1
   179ec:	movw	r0, #2104	; 0x838
   179f0:	movt	r0, #4
   179f4:	str	r6, [sl, r5, lsl #3]
   179f8:	cmp	r4, r0
   179fc:	beq	17a08 <ftello64@plt+0x617c>
   17a00:	mov	r0, r4
   17a04:	bl	15c2c <ftello64@plt+0x43a0>
   17a08:	mov	r0, r6
   17a0c:	bl	2a308 <ftello64@plt+0x18a7c>
   17a10:	str	r0, [r9]
   17a14:	mov	r4, r0
   17a18:	add	r3, sp, #8
   17a1c:	ldr	r0, [r7]
   17a20:	ldr	r1, [r7, #40]	; 0x28
   17a24:	ldr	r2, [r7, #44]	; 0x2c
   17a28:	stm	sp, {r0, r8}
   17a2c:	ldr	r0, [sp, #20]
   17a30:	stm	r3, {r0, r1, r2}
   17a34:	mov	r0, r4
   17a38:	mov	r1, r6
   17a3c:	ldr	r2, [sp, #32]
   17a40:	ldr	r3, [sp, #36]	; 0x24
   17a44:	bl	16678 <ftello64@plt+0x4dec>
   17a48:	ldr	r0, [sp, #28]
   17a4c:	ldr	r1, [sp, #24]
   17a50:	str	r1, [r0]
   17a54:	mov	r0, r4
   17a58:	sub	sp, fp, #28
   17a5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17a60:	bl	11868 <abort@plt>
   17a64:	movw	r3, #2056	; 0x808
   17a68:	movt	r3, #4
   17a6c:	b	178d0 <ftello64@plt+0x6044>
   17a70:	movw	r3, #2056	; 0x808
   17a74:	mov	r1, r0
   17a78:	mov	r0, #0
   17a7c:	mvn	r2, #0
   17a80:	movt	r3, #4
   17a84:	b	178d0 <ftello64@plt+0x6044>
   17a88:	movw	r3, #2056	; 0x808
   17a8c:	mov	r2, r1
   17a90:	mov	r1, r0
   17a94:	mov	r0, #0
   17a98:	movt	r3, #4
   17a9c:	b	178d0 <ftello64@plt+0x6044>
   17aa0:	push	{fp, lr}
   17aa4:	mov	fp, sp
   17aa8:	sub	sp, sp, #48	; 0x30
   17aac:	vmov.i32	q8, #0	; 0x00000000
   17ab0:	mov	ip, #32
   17ab4:	mov	r3, sp
   17ab8:	mov	lr, r2
   17abc:	cmp	r1, #10
   17ac0:	add	r2, r3, #16
   17ac4:	vst1.64	{d16-d17}, [r3], ip
   17ac8:	vst1.64	{d16-d17}, [r3]
   17acc:	vst1.64	{d16-d17}, [r2]
   17ad0:	beq	17af0 <ftello64@plt+0x6264>
   17ad4:	str	r1, [sp]
   17ad8:	mov	r3, sp
   17adc:	mov	r1, lr
   17ae0:	mvn	r2, #0
   17ae4:	bl	178d0 <ftello64@plt+0x6044>
   17ae8:	mov	sp, fp
   17aec:	pop	{fp, pc}
   17af0:	bl	11868 <abort@plt>
   17af4:	push	{r4, sl, fp, lr}
   17af8:	add	fp, sp, #8
   17afc:	sub	sp, sp, #48	; 0x30
   17b00:	mov	ip, r3
   17b04:	mov	r3, sp
   17b08:	vmov.i32	q8, #0	; 0x00000000
   17b0c:	mov	lr, #32
   17b10:	cmp	r1, #10
   17b14:	add	r4, r3, #16
   17b18:	vst1.64	{d16-d17}, [r3], lr
   17b1c:	vst1.64	{d16-d17}, [r3]
   17b20:	vst1.64	{d16-d17}, [r4]
   17b24:	beq	17b44 <ftello64@plt+0x62b8>
   17b28:	str	r1, [sp]
   17b2c:	mov	r1, r2
   17b30:	mov	r3, sp
   17b34:	mov	r2, ip
   17b38:	bl	178d0 <ftello64@plt+0x6044>
   17b3c:	sub	sp, fp, #8
   17b40:	pop	{r4, sl, fp, pc}
   17b44:	bl	11868 <abort@plt>
   17b48:	push	{fp, lr}
   17b4c:	mov	fp, sp
   17b50:	sub	sp, sp, #48	; 0x30
   17b54:	mov	r3, sp
   17b58:	vmov.i32	q8, #0	; 0x00000000
   17b5c:	mov	ip, #32
   17b60:	cmp	r0, #10
   17b64:	add	r2, r3, #16
   17b68:	vst1.64	{d16-d17}, [r3], ip
   17b6c:	vst1.64	{d16-d17}, [r3]
   17b70:	vst1.64	{d16-d17}, [r2]
   17b74:	beq	17b94 <ftello64@plt+0x6308>
   17b78:	str	r0, [sp]
   17b7c:	mov	r3, sp
   17b80:	mov	r0, #0
   17b84:	mvn	r2, #0
   17b88:	bl	178d0 <ftello64@plt+0x6044>
   17b8c:	mov	sp, fp
   17b90:	pop	{fp, pc}
   17b94:	bl	11868 <abort@plt>
   17b98:	push	{fp, lr}
   17b9c:	mov	fp, sp
   17ba0:	sub	sp, sp, #48	; 0x30
   17ba4:	mov	r3, sp
   17ba8:	vmov.i32	q8, #0	; 0x00000000
   17bac:	mov	ip, #32
   17bb0:	cmp	r0, #10
   17bb4:	add	lr, r3, #16
   17bb8:	vst1.64	{d16-d17}, [r3], ip
   17bbc:	vst1.64	{d16-d17}, [r3]
   17bc0:	vst1.64	{d16-d17}, [lr]
   17bc4:	beq	17be0 <ftello64@plt+0x6354>
   17bc8:	str	r0, [sp]
   17bcc:	mov	r3, sp
   17bd0:	mov	r0, #0
   17bd4:	bl	178d0 <ftello64@plt+0x6044>
   17bd8:	mov	sp, fp
   17bdc:	pop	{fp, pc}
   17be0:	bl	11868 <abort@plt>
   17be4:	push	{r4, sl, fp, lr}
   17be8:	add	fp, sp, #8
   17bec:	sub	sp, sp, #48	; 0x30
   17bf0:	mov	lr, r0
   17bf4:	movw	r0, #2056	; 0x808
   17bf8:	mov	r3, #32
   17bfc:	mov	ip, r1
   17c00:	mov	r4, #1
   17c04:	movt	r0, #4
   17c08:	add	r1, r0, #16
   17c0c:	vld1.64	{d16-d17}, [r0], r3
   17c10:	mov	r3, sp
   17c14:	vld1.64	{d18-d19}, [r1]
   17c18:	add	r1, r3, #16
   17c1c:	vld1.64	{d20-d21}, [r0]
   17c20:	add	r0, r3, #32
   17c24:	vst1.64	{d18-d19}, [r1]
   17c28:	mov	r1, r3
   17c2c:	vst1.64	{d20-d21}, [r0]
   17c30:	mov	r0, #28
   17c34:	and	r0, r0, r2, lsr #3
   17c38:	and	r2, r2, #31
   17c3c:	vst1.64	{d16-d17}, [r1], r0
   17c40:	ldr	r0, [r1, #8]
   17c44:	bic	r4, r4, r0, lsr r2
   17c48:	eor	r0, r0, r4, lsl r2
   17c4c:	mov	r2, ip
   17c50:	str	r0, [r1, #8]
   17c54:	mov	r0, #0
   17c58:	mov	r1, lr
   17c5c:	bl	178d0 <ftello64@plt+0x6044>
   17c60:	sub	sp, fp, #8
   17c64:	pop	{r4, sl, fp, pc}
   17c68:	push	{fp, lr}
   17c6c:	mov	fp, sp
   17c70:	sub	sp, sp, #48	; 0x30
   17c74:	mov	ip, r0
   17c78:	movw	r0, #2056	; 0x808
   17c7c:	mov	r3, #32
   17c80:	movt	r0, #4
   17c84:	add	r2, r0, #16
   17c88:	vld1.64	{d16-d17}, [r0], r3
   17c8c:	mov	r3, sp
   17c90:	vld1.64	{d18-d19}, [r2]
   17c94:	add	r2, r3, #16
   17c98:	vld1.64	{d20-d21}, [r0]
   17c9c:	add	r0, r3, #32
   17ca0:	vst1.64	{d18-d19}, [r2]
   17ca4:	mov	r2, r3
   17ca8:	vst1.64	{d20-d21}, [r0]
   17cac:	mov	r0, #28
   17cb0:	and	r0, r0, r1, lsr #3
   17cb4:	and	r1, r1, #31
   17cb8:	vst1.64	{d16-d17}, [r2], r0
   17cbc:	mov	r0, #1
   17cc0:	ldr	lr, [r2, #8]
   17cc4:	bic	r0, r0, lr, lsr r1
   17cc8:	eor	r0, lr, r0, lsl r1
   17ccc:	mov	r1, ip
   17cd0:	str	r0, [r2, #8]
   17cd4:	mov	r0, #0
   17cd8:	mvn	r2, #0
   17cdc:	bl	178d0 <ftello64@plt+0x6044>
   17ce0:	mov	sp, fp
   17ce4:	pop	{fp, pc}
   17ce8:	push	{fp, lr}
   17cec:	mov	fp, sp
   17cf0:	sub	sp, sp, #48	; 0x30
   17cf4:	movw	r2, #2056	; 0x808
   17cf8:	mov	r3, #32
   17cfc:	mov	r1, r0
   17d00:	movt	r2, #4
   17d04:	add	r0, r2, #16
   17d08:	vld1.64	{d16-d17}, [r2], r3
   17d0c:	mov	r3, sp
   17d10:	vld1.64	{d18-d19}, [r0]
   17d14:	add	r0, r3, #16
   17d18:	vld1.64	{d20-d21}, [r2]
   17d1c:	mov	r2, r3
   17d20:	vst1.64	{d18-d19}, [r0]
   17d24:	add	r0, r3, #32
   17d28:	vst1.64	{d20-d21}, [r0]
   17d2c:	mov	r0, #12
   17d30:	vst1.64	{d16-d17}, [r2], r0
   17d34:	ldr	r0, [r2]
   17d38:	orr	r0, r0, #67108864	; 0x4000000
   17d3c:	str	r0, [r2]
   17d40:	mov	r0, #0
   17d44:	mvn	r2, #0
   17d48:	bl	178d0 <ftello64@plt+0x6044>
   17d4c:	mov	sp, fp
   17d50:	pop	{fp, pc}
   17d54:	push	{fp, lr}
   17d58:	mov	fp, sp
   17d5c:	sub	sp, sp, #48	; 0x30
   17d60:	mov	ip, r1
   17d64:	mov	r1, r0
   17d68:	movw	r0, #2056	; 0x808
   17d6c:	mov	r3, #32
   17d70:	movt	r0, #4
   17d74:	add	r2, r0, #16
   17d78:	vld1.64	{d16-d17}, [r0], r3
   17d7c:	mov	r3, sp
   17d80:	vld1.64	{d18-d19}, [r2]
   17d84:	add	r2, r3, #16
   17d88:	vld1.64	{d20-d21}, [r0]
   17d8c:	add	r0, r3, #32
   17d90:	vst1.64	{d18-d19}, [r2]
   17d94:	mov	r2, r3
   17d98:	vst1.64	{d20-d21}, [r0]
   17d9c:	mov	r0, #12
   17da0:	vst1.64	{d16-d17}, [r2], r0
   17da4:	ldr	r0, [r2]
   17da8:	orr	r0, r0, #67108864	; 0x4000000
   17dac:	str	r0, [r2]
   17db0:	mov	r0, #0
   17db4:	mov	r2, ip
   17db8:	bl	178d0 <ftello64@plt+0x6044>
   17dbc:	mov	sp, fp
   17dc0:	pop	{fp, pc}
   17dc4:	push	{r4, sl, fp, lr}
   17dc8:	add	fp, sp, #8
   17dcc:	sub	sp, sp, #96	; 0x60
   17dd0:	mov	ip, r2
   17dd4:	mov	r2, sp
   17dd8:	vmov.i32	q8, #0	; 0x00000000
   17ddc:	mov	r4, #28
   17de0:	cmp	r1, #10
   17de4:	mov	r3, r2
   17de8:	add	lr, r2, #16
   17dec:	vst1.64	{d16-d17}, [r3], r4
   17df0:	vst1.64	{d16-d17}, [lr]
   17df4:	vst1.32	{d16-d17}, [r3]
   17df8:	beq	17e48 <ftello64@plt+0x65bc>
   17dfc:	vld1.64	{d16-d17}, [r2], r4
   17e00:	vld1.64	{d18-d19}, [lr]
   17e04:	add	r3, sp, #48	; 0x30
   17e08:	add	r4, r3, #4
   17e0c:	vld1.32	{d20-d21}, [r2]
   17e10:	add	r2, r3, #20
   17e14:	vst1.32	{d16-d17}, [r4]
   17e18:	vst1.32	{d18-d19}, [r2]
   17e1c:	add	r2, r3, #32
   17e20:	vst1.32	{d20-d21}, [r2]
   17e24:	str	r1, [sp, #48]	; 0x30
   17e28:	mvn	r2, #0
   17e2c:	ldr	r1, [sp, #60]	; 0x3c
   17e30:	orr	r1, r1, #67108864	; 0x4000000
   17e34:	str	r1, [sp, #60]	; 0x3c
   17e38:	mov	r1, ip
   17e3c:	bl	178d0 <ftello64@plt+0x6044>
   17e40:	sub	sp, fp, #8
   17e44:	pop	{r4, sl, fp, pc}
   17e48:	bl	11868 <abort@plt>
   17e4c:	push	{r4, r5, fp, lr}
   17e50:	add	fp, sp, #8
   17e54:	sub	sp, sp, #48	; 0x30
   17e58:	mov	ip, r3
   17e5c:	movw	r3, #2056	; 0x808
   17e60:	mov	lr, #32
   17e64:	cmp	r1, #0
   17e68:	mov	r5, sp
   17e6c:	movt	r3, #4
   17e70:	cmpne	r2, #0
   17e74:	add	r4, r3, #16
   17e78:	vld1.64	{d16-d17}, [r3], lr
   17e7c:	vld1.64	{d18-d19}, [r4]
   17e80:	add	r4, r5, #16
   17e84:	vld1.64	{d20-d21}, [r3]
   17e88:	vst1.64	{d16-d17}, [r5], lr
   17e8c:	mov	r3, #10
   17e90:	vst1.64	{d18-d19}, [r4]
   17e94:	vst1.64	{d20-d21}, [r5]
   17e98:	str	r3, [sp]
   17e9c:	bne	17ea4 <ftello64@plt+0x6618>
   17ea0:	bl	11868 <abort@plt>
   17ea4:	str	r2, [sp, #44]	; 0x2c
   17ea8:	str	r1, [sp, #40]	; 0x28
   17eac:	mov	r3, sp
   17eb0:	mov	r1, ip
   17eb4:	mvn	r2, #0
   17eb8:	bl	178d0 <ftello64@plt+0x6044>
   17ebc:	sub	sp, fp, #8
   17ec0:	pop	{r4, r5, fp, pc}
   17ec4:	push	{r4, r5, fp, lr}
   17ec8:	add	fp, sp, #8
   17ecc:	sub	sp, sp, #48	; 0x30
   17ed0:	mov	lr, r3
   17ed4:	movw	r3, #2056	; 0x808
   17ed8:	mov	ip, #32
   17edc:	cmp	r1, #0
   17ee0:	mov	r5, sp
   17ee4:	movt	r3, #4
   17ee8:	cmpne	r2, #0
   17eec:	add	r4, r3, #16
   17ef0:	vld1.64	{d16-d17}, [r3], ip
   17ef4:	vld1.64	{d18-d19}, [r4]
   17ef8:	add	r4, r5, #16
   17efc:	vld1.64	{d20-d21}, [r3]
   17f00:	vst1.64	{d16-d17}, [r5], ip
   17f04:	mov	r3, #10
   17f08:	vst1.64	{d18-d19}, [r4]
   17f0c:	vst1.64	{d20-d21}, [r5]
   17f10:	str	r3, [sp]
   17f14:	bne	17f1c <ftello64@plt+0x6690>
   17f18:	bl	11868 <abort@plt>
   17f1c:	ldr	ip, [fp, #8]
   17f20:	str	r2, [sp, #44]	; 0x2c
   17f24:	str	r1, [sp, #40]	; 0x28
   17f28:	mov	r3, sp
   17f2c:	mov	r1, lr
   17f30:	mov	r2, ip
   17f34:	bl	178d0 <ftello64@plt+0x6044>
   17f38:	sub	sp, fp, #8
   17f3c:	pop	{r4, r5, fp, pc}
   17f40:	push	{r4, sl, fp, lr}
   17f44:	add	fp, sp, #8
   17f48:	sub	sp, sp, #48	; 0x30
   17f4c:	mov	ip, r2
   17f50:	movw	r2, #2056	; 0x808
   17f54:	mov	lr, #32
   17f58:	cmp	r0, #0
   17f5c:	mov	r4, sp
   17f60:	movt	r2, #4
   17f64:	cmpne	r1, #0
   17f68:	add	r3, r2, #16
   17f6c:	vld1.64	{d16-d17}, [r2], lr
   17f70:	vld1.64	{d18-d19}, [r3]
   17f74:	add	r3, r4, #16
   17f78:	vld1.64	{d20-d21}, [r2]
   17f7c:	vst1.64	{d16-d17}, [r4], lr
   17f80:	mov	r2, #10
   17f84:	vst1.64	{d18-d19}, [r3]
   17f88:	vst1.64	{d20-d21}, [r4]
   17f8c:	str	r2, [sp]
   17f90:	bne	17f98 <ftello64@plt+0x670c>
   17f94:	bl	11868 <abort@plt>
   17f98:	str	r1, [sp, #44]	; 0x2c
   17f9c:	str	r0, [sp, #40]	; 0x28
   17fa0:	mov	r3, sp
   17fa4:	mov	r0, #0
   17fa8:	mov	r1, ip
   17fac:	mvn	r2, #0
   17fb0:	bl	178d0 <ftello64@plt+0x6044>
   17fb4:	sub	sp, fp, #8
   17fb8:	pop	{r4, sl, fp, pc}
   17fbc:	push	{r4, r5, fp, lr}
   17fc0:	add	fp, sp, #8
   17fc4:	sub	sp, sp, #48	; 0x30
   17fc8:	mov	lr, r2
   17fcc:	movw	r2, #2056	; 0x808
   17fd0:	mov	ip, r3
   17fd4:	mov	r3, #32
   17fd8:	cmp	r0, #0
   17fdc:	mov	r5, sp
   17fe0:	movt	r2, #4
   17fe4:	cmpne	r1, #0
   17fe8:	add	r4, r2, #16
   17fec:	vld1.64	{d16-d17}, [r2], r3
   17ff0:	vld1.64	{d18-d19}, [r4]
   17ff4:	add	r4, r5, #16
   17ff8:	vld1.64	{d20-d21}, [r2]
   17ffc:	vst1.64	{d16-d17}, [r5], r3
   18000:	mov	r2, #10
   18004:	vst1.64	{d18-d19}, [r4]
   18008:	vst1.64	{d20-d21}, [r5]
   1800c:	str	r2, [sp]
   18010:	bne	18018 <ftello64@plt+0x678c>
   18014:	bl	11868 <abort@plt>
   18018:	str	r1, [sp, #44]	; 0x2c
   1801c:	str	r0, [sp, #40]	; 0x28
   18020:	mov	r3, sp
   18024:	mov	r0, #0
   18028:	mov	r1, lr
   1802c:	mov	r2, ip
   18030:	bl	178d0 <ftello64@plt+0x6044>
   18034:	sub	sp, fp, #8
   18038:	pop	{r4, r5, fp, pc}
   1803c:	movw	r3, #408	; 0x198
   18040:	movt	r3, #4
   18044:	b	178d0 <ftello64@plt+0x6044>
   18048:	movw	r3, #408	; 0x198
   1804c:	mov	r2, r1
   18050:	mov	r1, r0
   18054:	mov	r0, #0
   18058:	movt	r3, #4
   1805c:	b	178d0 <ftello64@plt+0x6044>
   18060:	movw	r3, #408	; 0x198
   18064:	mvn	r2, #0
   18068:	movt	r3, #4
   1806c:	b	178d0 <ftello64@plt+0x6044>
   18070:	movw	r3, #408	; 0x198
   18074:	mov	r1, r0
   18078:	mov	r0, #0
   1807c:	mvn	r2, #0
   18080:	movt	r3, #4
   18084:	b	178d0 <ftello64@plt+0x6044>
   18088:	push	{r4, r5, fp, lr}
   1808c:	add	fp, sp, #8
   18090:	mov	r5, r0
   18094:	mov	r4, r1
   18098:	mov	r0, #0
   1809c:	mov	r2, #5
   180a0:	mov	r1, r5
   180a4:	bl	115c8 <dcgettext@plt>
   180a8:	cmp	r0, r5
   180ac:	popne	{r4, r5, fp, pc}
   180b0:	bl	2c64c <ftello64@plt+0x1adc0>
   180b4:	ldrb	r1, [r0]
   180b8:	and	r1, r1, #223	; 0xdf
   180bc:	cmp	r1, #71	; 0x47
   180c0:	beq	18128 <ftello64@plt+0x689c>
   180c4:	cmp	r1, #85	; 0x55
   180c8:	bne	1814c <ftello64@plt+0x68c0>
   180cc:	ldrb	r1, [r0, #1]
   180d0:	and	r1, r1, #223	; 0xdf
   180d4:	cmp	r1, #84	; 0x54
   180d8:	bne	1814c <ftello64@plt+0x68c0>
   180dc:	ldrb	r1, [r0, #2]
   180e0:	and	r1, r1, #223	; 0xdf
   180e4:	cmp	r1, #70	; 0x46
   180e8:	ldrbeq	r1, [r0, #3]
   180ec:	cmpeq	r1, #45	; 0x2d
   180f0:	bne	1814c <ftello64@plt+0x68c0>
   180f4:	ldrb	r1, [r0, #4]
   180f8:	cmp	r1, #56	; 0x38
   180fc:	ldrbeq	r0, [r0, #5]
   18100:	cmpeq	r0, #0
   18104:	bne	1814c <ftello64@plt+0x68c0>
   18108:	ldrb	r1, [r5]
   1810c:	movw	r2, #61062	; 0xee86
   18110:	movw	r0, #61066	; 0xee8a
   18114:	movt	r2, #2
   18118:	movt	r0, #2
   1811c:	cmp	r1, #96	; 0x60
   18120:	moveq	r0, r2
   18124:	pop	{r4, r5, fp, pc}
   18128:	ldrb	r1, [r0, #1]
   1812c:	and	r1, r1, #223	; 0xdf
   18130:	cmp	r1, #66	; 0x42
   18134:	bne	1814c <ftello64@plt+0x68c0>
   18138:	ldrb	r1, [r0, #2]
   1813c:	cmp	r1, #49	; 0x31
   18140:	ldrbeq	r1, [r0, #3]
   18144:	cmpeq	r1, #56	; 0x38
   18148:	beq	18168 <ftello64@plt+0x68dc>
   1814c:	movw	r1, #60352	; 0xebc0
   18150:	movw	r0, #62787	; 0xf543
   18154:	cmp	r4, #9
   18158:	movt	r1, #2
   1815c:	movt	r0, #2
   18160:	moveq	r0, r1
   18164:	pop	{r4, r5, fp, pc}
   18168:	ldrb	r1, [r0, #4]
   1816c:	cmp	r1, #48	; 0x30
   18170:	ldrbeq	r1, [r0, #5]
   18174:	cmpeq	r1, #51	; 0x33
   18178:	bne	1814c <ftello64@plt+0x68c0>
   1817c:	ldrb	r1, [r0, #6]
   18180:	cmp	r1, #48	; 0x30
   18184:	ldrbeq	r0, [r0, #7]
   18188:	cmpeq	r0, #0
   1818c:	bne	1814c <ftello64@plt+0x68c0>
   18190:	ldrb	r1, [r5]
   18194:	movw	r2, #61070	; 0xee8e
   18198:	movw	r0, #61074	; 0xee92
   1819c:	movt	r2, #2
   181a0:	movt	r0, #2
   181a4:	b	1811c <ftello64@plt+0x6890>
   181a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   181ac:	add	fp, sp, #28
   181b0:	sub	sp, sp, #116	; 0x74
   181b4:	mov	r8, r2
   181b8:	mov	r9, r1
   181bc:	mov	r4, r0
   181c0:	bl	11790 <fileno@plt>
   181c4:	mov	r1, r0
   181c8:	add	r2, sp, #8
   181cc:	mov	r0, #3
   181d0:	bl	1161c <__fxstat64@plt>
   181d4:	mov	r6, #8192	; 0x2000
   181d8:	cmp	r0, #0
   181dc:	blt	18244 <ftello64@plt+0x69b8>
   181e0:	ldr	r0, [sp, #24]
   181e4:	and	r0, r0, #61440	; 0xf000
   181e8:	cmp	r0, #32768	; 0x8000
   181ec:	bne	18244 <ftello64@plt+0x69b8>
   181f0:	mov	r0, r4
   181f4:	bl	1188c <ftello64@plt>
   181f8:	cmp	r1, #0
   181fc:	blt	18244 <ftello64@plt+0x69b8>
   18200:	ldr	r2, [sp, #56]	; 0x38
   18204:	ldr	r3, [sp, #60]	; 0x3c
   18208:	subs	r7, r0, r2
   1820c:	sbcs	r7, r1, r3
   18210:	bge	18244 <ftello64@plt+0x69b8>
   18214:	subs	r0, r2, r0
   18218:	mvn	r2, #-2147483647	; 0x80000001
   1821c:	sbc	r1, r3, r1
   18220:	subs	r2, r2, r0
   18224:	rscs	r1, r1, #0
   18228:	bge	18240 <ftello64@plt+0x69b4>
   1822c:	bl	11730 <__errno_location@plt>
   18230:	mov	r1, #12
   18234:	mov	r7, #0
   18238:	str	r1, [r0]
   1823c:	b	18454 <ftello64@plt+0x6bc8>
   18240:	add	r6, r0, #1
   18244:	mov	r0, r6
   18248:	bl	2c294 <ftello64@plt+0x1aa08>
   1824c:	mov	r7, #0
   18250:	cmp	r0, #0
   18254:	beq	18454 <ftello64@plt+0x6bc8>
   18258:	mov	r1, #1
   1825c:	mov	r2, r6
   18260:	mov	r3, r4
   18264:	mov	r5, r0
   18268:	str	r8, [sp]
   1826c:	bl	1164c <fread@plt>
   18270:	cmp	r0, r6
   18274:	str	r9, [sp, #4]
   18278:	bne	1832c <ftello64@plt+0x6aa0>
   1827c:	and	r8, r9, #2
   18280:	mov	r7, r6
   18284:	cmn	r7, #-2147483647	; 0x80000001
   18288:	beq	18390 <ftello64@plt+0x6b04>
   1828c:	mvn	r0, #-2147483648	; 0x80000000
   18290:	mvn	r9, #-2147483648	; 0x80000000
   18294:	eor	r0, r0, r7, lsr #1
   18298:	cmp	r7, r0
   1829c:	addcc	r9, r7, r7, lsr #1
   182a0:	cmp	r8, #0
   182a4:	bne	182c4 <ftello64@plt+0x6a38>
   182a8:	mov	r0, r5
   182ac:	mov	r1, r9
   182b0:	bl	2c2c4 <ftello64@plt+0x1aa38>
   182b4:	mov	sl, r0
   182b8:	cmp	r0, #0
   182bc:	bne	182fc <ftello64@plt+0x6a70>
   182c0:	b	183cc <ftello64@plt+0x6b40>
   182c4:	mov	r0, r9
   182c8:	bl	2c294 <ftello64@plt+0x1aa08>
   182cc:	cmp	r0, #0
   182d0:	beq	183e0 <ftello64@plt+0x6b54>
   182d4:	mov	r1, r5
   182d8:	mov	r2, r7
   182dc:	mov	sl, r0
   182e0:	bl	11580 <memcpy@plt>
   182e4:	mov	r0, r5
   182e8:	mov	r1, r7
   182ec:	mvn	r2, #0
   182f0:	bl	117f0 <__explicit_bzero_chk@plt>
   182f4:	mov	r0, r5
   182f8:	bl	15c2c <ftello64@plt+0x43a0>
   182fc:	sub	r5, r9, r6
   18300:	add	r0, sl, r6
   18304:	mov	r1, #1
   18308:	mov	r3, r4
   1830c:	mov	r2, r5
   18310:	bl	1164c <fread@plt>
   18314:	cmp	r0, r5
   18318:	add	r6, r0, r6
   1831c:	mov	r5, sl
   18320:	mov	r7, r9
   18324:	beq	18284 <ftello64@plt+0x69f8>
   18328:	b	18338 <ftello64@plt+0x6aac>
   1832c:	mov	r9, r6
   18330:	mov	sl, r5
   18334:	mov	r6, r0
   18338:	mov	r0, r4
   1833c:	bl	11568 <ferror@plt>
   18340:	cmp	r0, #0
   18344:	beq	1835c <ftello64@plt+0x6ad0>
   18348:	ldr	r0, [sp, #4]
   1834c:	and	r8, r0, #2
   18350:	bl	11730 <__errno_location@plt>
   18354:	ldr	r4, [r0]
   18358:	b	1839c <ftello64@plt+0x6b10>
   1835c:	sub	r0, r9, #1
   18360:	cmp	r6, r0
   18364:	bcs	18440 <ftello64@plt+0x6bb4>
   18368:	ldr	r0, [sp, #4]
   1836c:	add	r1, r6, #1
   18370:	tst	r0, #2
   18374:	bne	183f4 <ftello64@plt+0x6b68>
   18378:	mov	r0, sl
   1837c:	bl	2c2c4 <ftello64@plt+0x1aa38>
   18380:	mov	r7, r0
   18384:	cmp	r0, #0
   18388:	moveq	r7, sl
   1838c:	b	18444 <ftello64@plt+0x6bb8>
   18390:	mov	r4, #12
   18394:	mov	sl, r5
   18398:	mvn	r9, #-2147483648	; 0x80000000
   1839c:	cmp	r8, #0
   183a0:	mov	r7, #0
   183a4:	beq	183b8 <ftello64@plt+0x6b2c>
   183a8:	mov	r0, sl
   183ac:	mov	r1, r9
   183b0:	mvn	r2, #0
   183b4:	bl	117f0 <__explicit_bzero_chk@plt>
   183b8:	mov	r0, sl
   183bc:	bl	15c2c <ftello64@plt+0x43a0>
   183c0:	bl	11730 <__errno_location@plt>
   183c4:	str	r4, [r0]
   183c8:	b	18454 <ftello64@plt+0x6bc8>
   183cc:	bl	11730 <__errno_location@plt>
   183d0:	ldr	r4, [r0]
   183d4:	mov	sl, r5
   183d8:	mov	r7, #0
   183dc:	b	183b8 <ftello64@plt+0x6b2c>
   183e0:	bl	11730 <__errno_location@plt>
   183e4:	ldr	r4, [r0]
   183e8:	mov	sl, r5
   183ec:	mov	r7, #0
   183f0:	b	183a8 <ftello64@plt+0x6b1c>
   183f4:	mov	r0, r1
   183f8:	bl	2c294 <ftello64@plt+0x1aa08>
   183fc:	cmp	r0, #0
   18400:	beq	18430 <ftello64@plt+0x6ba4>
   18404:	mov	r1, sl
   18408:	mov	r2, r6
   1840c:	mov	r7, r0
   18410:	bl	11580 <memcpy@plt>
   18414:	mov	r0, sl
   18418:	mov	r1, r9
   1841c:	mvn	r2, #0
   18420:	bl	117f0 <__explicit_bzero_chk@plt>
   18424:	mov	r0, sl
   18428:	bl	15c2c <ftello64@plt+0x43a0>
   1842c:	b	18444 <ftello64@plt+0x6bb8>
   18430:	add	r0, sl, r6
   18434:	sub	r1, r9, r6
   18438:	mvn	r2, #0
   1843c:	bl	117f0 <__explicit_bzero_chk@plt>
   18440:	mov	r7, sl
   18444:	ldr	r1, [sp]
   18448:	mov	r0, #0
   1844c:	strb	r0, [r7, r6]
   18450:	str	r6, [r1]
   18454:	mov	r0, r7
   18458:	sub	sp, fp, #28
   1845c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18460:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   18464:	add	fp, sp, #24
   18468:	mov	r6, r1
   1846c:	movw	r1, #61164	; 0xeeec
   18470:	mov	r5, r2
   18474:	movw	r2, #61168	; 0xeef0
   18478:	movt	r2, #2
   1847c:	movt	r1, #2
   18480:	tst	r6, #1
   18484:	moveq	r1, r2
   18488:	bl	1182c <fopen64@plt>
   1848c:	mov	r4, #0
   18490:	cmp	r0, #0
   18494:	beq	18508 <ftello64@plt+0x6c7c>
   18498:	mov	r7, r0
   1849c:	ands	r8, r6, #2
   184a0:	beq	184b8 <ftello64@plt+0x6c2c>
   184a4:	mov	r0, r7
   184a8:	mov	r1, #0
   184ac:	mov	r2, #2
   184b0:	mov	r3, #0
   184b4:	bl	11760 <setvbuf@plt>
   184b8:	mov	r0, r7
   184bc:	mov	r1, r6
   184c0:	mov	r2, r5
   184c4:	bl	181a8 <ftello64@plt+0x691c>
   184c8:	mov	r6, r0
   184cc:	mov	r0, r7
   184d0:	bl	2c4b0 <ftello64@plt+0x1ac24>
   184d4:	cmp	r0, #0
   184d8:	moveq	r0, r6
   184dc:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   184e0:	cmp	r6, #0
   184e4:	beq	18508 <ftello64@plt+0x6c7c>
   184e8:	cmp	r8, #0
   184ec:	beq	18500 <ftello64@plt+0x6c74>
   184f0:	ldr	r1, [r5]
   184f4:	mov	r0, r6
   184f8:	mvn	r2, #0
   184fc:	bl	117f0 <__explicit_bzero_chk@plt>
   18500:	mov	r0, r6
   18504:	bl	15c2c <ftello64@plt+0x43a0>
   18508:	mov	r0, r4
   1850c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   18510:	push	{fp, lr}
   18514:	mov	fp, sp
   18518:	mov	lr, r0
   1851c:	movw	r0, #2360	; 0x938
   18520:	mov	ip, r1
   18524:	ldrb	r1, [r2, #28]
   18528:	movt	r0, #4
   1852c:	ldr	r3, [r0]
   18530:	mov	r0, #16
   18534:	and	r1, r1, #111	; 0x6f
   18538:	and	r0, r0, r3, lsr #21
   1853c:	orr	r0, r1, r0
   18540:	mov	r1, lr
   18544:	orr	r0, r0, #128	; 0x80
   18548:	strb	r0, [r2, #28]
   1854c:	mov	r0, r2
   18550:	mov	r2, ip
   18554:	bl	18590 <ftello64@plt+0x6d04>
   18558:	cmp	r0, #0
   1855c:	moveq	r0, #0
   18560:	popeq	{fp, pc}
   18564:	movw	r1, #61560	; 0xf078
   18568:	mov	r2, #5
   1856c:	movt	r1, #2
   18570:	ldr	r0, [r1, r0, lsl #2]
   18574:	movw	r1, #61176	; 0xeef8
   18578:	movt	r1, #2
   1857c:	add	r1, r1, r0
   18580:	mov	r0, #0
   18584:	pop	{fp, lr}
   18588:	b	115c8 <dcgettext@plt>
   1858c:	nop	{0}
   18590:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18594:	add	fp, sp, #28
   18598:	sub	sp, sp, #140	; 0x8c
   1859c:	mov	r9, r0
   185a0:	mov	r0, #0
   185a4:	str	r1, [sp, #20]
   185a8:	str	r3, [sp, #24]
   185ac:	mov	sl, r2
   185b0:	str	r0, [fp, #-52]	; 0xffffffcc
   185b4:	str	r0, [r9, #8]
   185b8:	str	r3, [r9, #12]
   185bc:	str	r0, [r9, #24]
   185c0:	ldrb	r0, [r9, #28]
   185c4:	and	r0, r0, #144	; 0x90
   185c8:	strb	r0, [r9, #28]
   185cc:	ldm	r9, {r0, r1}
   185d0:	cmp	r1, #159	; 0x9f
   185d4:	bls	18d20 <ftello64@plt+0x7494>
   185d8:	mov	r1, #160	; 0xa0
   185dc:	mov	r2, #160	; 0xa0
   185e0:	str	r0, [sp, #28]
   185e4:	str	r1, [r9, #8]
   185e8:	mov	r1, #0
   185ec:	bl	1176c <memset@plt>
   185f0:	ldr	r3, [sp, #28]
   185f4:	mov	r0, #31
   185f8:	str	r0, [r3, #64]	; 0x40
   185fc:	movw	r0, #43689	; 0xaaa9
   18600:	movt	r0, #2730	; 0xaaa
   18604:	cmp	sl, r0
   18608:	bhi	18794 <ftello64@plt+0x6f08>
   1860c:	add	r5, sl, #1
   18610:	mov	r4, r3
   18614:	lsl	r0, r5, #3
   18618:	str	r5, [r3, #4]
   1861c:	bl	2c294 <ftello64@plt+0x1aa08>
   18620:	str	r0, [r4]
   18624:	mov	r0, #1
   18628:	mov	r4, r0
   1862c:	lsl	r0, r0, #1
   18630:	cmp	r4, sl
   18634:	bls	18628 <ftello64@plt+0x6d9c>
   18638:	mov	r0, #12
   1863c:	mov	r1, r4
   18640:	str	r5, [sp, #12]
   18644:	bl	2c240 <ftello64@plt+0x1a9b4>
   18648:	ldr	r5, [sp, #28]
   1864c:	str	r0, [r5, #32]
   18650:	sub	r0, r4, #1
   18654:	str	r0, [r5, #68]	; 0x44
   18658:	bl	11640 <__ctype_get_mb_cur_max@plt>
   1865c:	str	r0, [r5, #92]	; 0x5c
   18660:	mov	r0, #14
   18664:	bl	11808 <nl_langinfo@plt>
   18668:	ldrb	r1, [r0]
   1866c:	orr	r1, r1, #32
   18670:	cmp	r1, #117	; 0x75
   18674:	bne	186c8 <ftello64@plt+0x6e3c>
   18678:	ldrb	r1, [r0, #1]
   1867c:	orr	r1, r1, #32
   18680:	cmp	r1, #116	; 0x74
   18684:	bne	186c8 <ftello64@plt+0x6e3c>
   18688:	ldrb	r1, [r0, #2]
   1868c:	orr	r1, r1, #32
   18690:	cmp	r1, #102	; 0x66
   18694:	bne	186c8 <ftello64@plt+0x6e3c>
   18698:	ldrb	r1, [r0, #3]!
   1869c:	cmp	r1, #45	; 0x2d
   186a0:	movw	r1, #60966	; 0xee26
   186a4:	addeq	r0, r0, #1
   186a8:	movt	r1, #2
   186ac:	bl	11514 <strcmp@plt>
   186b0:	cmp	r0, #0
   186b4:	bne	186c8 <ftello64@plt+0x6e3c>
   186b8:	ldr	r1, [sp, #28]
   186bc:	ldrb	r0, [r1, #88]	; 0x58
   186c0:	orr	r0, r0, #4
   186c4:	strb	r0, [r1, #88]	; 0x58
   186c8:	ldr	r3, [sp, #28]
   186cc:	ldrb	r0, [r3, #88]	; 0x58
   186d0:	and	r1, r0, #247	; 0xf7
   186d4:	strb	r1, [r3, #88]	; 0x58
   186d8:	ldr	r1, [r3, #92]	; 0x5c
   186dc:	cmp	r1, #2
   186e0:	blt	18780 <ftello64@plt+0x6ef4>
   186e4:	tst	r0, #4
   186e8:	bne	18774 <ftello64@plt+0x6ee8>
   186ec:	mov	r0, #32
   186f0:	mov	r1, #1
   186f4:	mov	r5, #1
   186f8:	bl	2c240 <ftello64@plt+0x1a9b4>
   186fc:	ldr	r3, [sp, #28]
   18700:	cmp	r0, #0
   18704:	str	r0, [r3, #60]	; 0x3c
   18708:	beq	18794 <ftello64@plt+0x6f08>
   1870c:	mov	r6, #0
   18710:	mov	r7, #0
   18714:	mov	r8, #0
   18718:	add	r4, r6, r8
   1871c:	mov	r0, r4
   18720:	bl	11778 <btowc@plt>
   18724:	ldr	r3, [sp, #28]
   18728:	cmn	r0, #1
   1872c:	ldrne	r1, [r3, #60]	; 0x3c
   18730:	ldrne	r2, [r1, r7, lsl #2]
   18734:	orrne	r2, r2, r5, lsl r8
   18738:	strne	r2, [r1, r7, lsl #2]
   1873c:	cmp	r4, #127	; 0x7f
   18740:	bhi	18754 <ftello64@plt+0x6ec8>
   18744:	cmp	r4, r0
   18748:	ldrbne	r0, [r3, #88]	; 0x58
   1874c:	orrne	r0, r0, #8
   18750:	strbne	r0, [r3, #88]	; 0x58
   18754:	add	r8, r8, #1
   18758:	cmp	r8, #32
   1875c:	bne	18718 <ftello64@plt+0x6e8c>
   18760:	add	r7, r7, #1
   18764:	add	r6, r6, #32
   18768:	cmp	r7, #8
   1876c:	bne	18714 <ftello64@plt+0x6e88>
   18770:	b	18780 <ftello64@plt+0x6ef4>
   18774:	movw	r0, #61628	; 0xf0bc
   18778:	movt	r0, #2
   1877c:	str	r0, [r3, #60]	; 0x3c
   18780:	ldr	r0, [r3]
   18784:	cmp	r0, #0
   18788:	ldrne	r0, [r3, #32]
   1878c:	cmpne	r0, #0
   18790:	bne	187b4 <ftello64@plt+0x6f28>
   18794:	mov	r4, #12
   18798:	mov	r0, r3
   1879c:	str	r4, [fp, #-52]	; 0xffffffcc
   187a0:	bl	1a0e0 <ftello64@plt+0x8854>
   187a4:	mov	r0, #0
   187a8:	str	r0, [r9]
   187ac:	str	r0, [r9, #4]
   187b0:	b	19950 <ftello64@plt+0x80c4>
   187b4:	movw	r0, #0
   187b8:	movw	r1, #0
   187bc:	mov	r4, #0
   187c0:	movt	r0, #0
   187c4:	movt	r1, #0
   187c8:	str	r4, [fp, #-52]	; 0xffffffcc
   187cc:	orrs	r0, r1, r0
   187d0:	str	r0, [sp, #8]
   187d4:	beq	187f0 <ftello64@plt+0x6f64>
   187d8:	add	r0, r3, #136	; 0x88
   187dc:	mov	r1, #0
   187e0:	bl	1158c <pthread_mutex_init@plt>
   187e4:	ldr	r3, [sp, #28]
   187e8:	cmp	r0, #0
   187ec:	bne	18794 <ftello64@plt+0x6f08>
   187f0:	add	r1, sp, #32
   187f4:	vmov.i32	q8, #0	; 0x00000000
   187f8:	ldr	r5, [r9, #20]
   187fc:	ldr	r7, [sp, #20]
   18800:	ldr	r2, [sp, #24]
   18804:	add	r0, r1, #64	; 0x40
   18808:	vst1.32	{d16-d17}, [r0]
   1880c:	add	r0, r1, #52	; 0x34
   18810:	vst1.32	{d16-d17}, [r0]
   18814:	add	r0, r1, #36	; 0x24
   18818:	vst1.32	{d16-d17}, [r0]
   1881c:	add	r0, r1, #20
   18820:	vst1.32	{d16-d17}, [r0]
   18824:	add	r0, r1, #4
   18828:	add	r1, r1, #44	; 0x2c
   1882c:	vst1.32	{d16-d17}, [r0]
   18830:	str	r7, [sp, #32]
   18834:	ubfx	r0, r2, #22, #1
   18838:	vdup.32	q8, sl
   1883c:	strb	r0, [sp, #104]	; 0x68
   18840:	and	r0, r2, #4194304	; 0x400000
   18844:	str	r5, [sp, #96]	; 0x60
   18848:	orrs	r6, r0, r5
   1884c:	str	r0, [sp, #16]
   18850:	movwne	r6, #1
   18854:	cmp	sl, #1
   18858:	strb	r6, [sp, #107]	; 0x6b
   1885c:	ldr	r0, [r3, #92]	; 0x5c
   18860:	str	r0, [sp, #112]	; 0x70
   18864:	ldrb	r2, [r3, #88]	; 0x58
   18868:	vst1.32	{d16-d17}, [r1]
   1886c:	ubfx	r1, r2, #3, #1
   18870:	strb	r1, [sp, #106]	; 0x6a
   18874:	ubfx	r1, r2, #2, #1
   18878:	strb	r1, [sp, #105]	; 0x69
   1887c:	blt	18900 <ftello64@plt+0x7074>
   18880:	cmp	r0, #2
   18884:	blt	188b8 <ftello64@plt+0x702c>
   18888:	ldr	r0, [sp, #12]
   1888c:	mov	r8, #12
   18890:	cmn	r0, #-1073741823	; 0xc0000001
   18894:	bhi	18d18 <ftello64@plt+0x748c>
   18898:	lsl	r1, r0, #2
   1889c:	mov	r0, #0
   188a0:	bl	2c2c4 <ftello64@plt+0x1aa38>
   188a4:	ldr	r3, [sp, #28]
   188a8:	cmp	r0, #0
   188ac:	beq	18d18 <ftello64@plt+0x748c>
   188b0:	ldr	r7, [sp, #20]
   188b4:	str	r0, [sp, #40]	; 0x28
   188b8:	ldr	r8, [sp, #12]
   188bc:	cmp	r6, #0
   188c0:	mov	r4, #0
   188c4:	mov	r6, #0
   188c8:	beq	188f4 <ftello64@plt+0x7068>
   188cc:	mov	r0, #0
   188d0:	mov	r1, r8
   188d4:	bl	2c2c4 <ftello64@plt+0x1aa38>
   188d8:	cmp	r0, #0
   188dc:	beq	18d14 <ftello64@plt+0x7488>
   188e0:	ldr	r3, [sp, #28]
   188e4:	ldr	r7, [sp, #20]
   188e8:	mov	r4, r0
   188ec:	mov	r6, #1
   188f0:	str	r0, [sp, #36]	; 0x24
   188f4:	str	r8, [sp, #68]	; 0x44
   188f8:	ldr	r0, [r3, #92]	; 0x5c
   188fc:	b	18904 <ftello64@plt+0x7078>
   18900:	mov	r8, #0
   18904:	ldr	r1, [sp, #16]
   18908:	cmp	r6, #0
   1890c:	moveq	r4, r7
   18910:	str	r4, [sp, #36]	; 0x24
   18914:	cmp	r1, #0
   18918:	beq	189fc <ftello64@plt+0x7170>
   1891c:	cmp	r0, #2
   18920:	blt	18a10 <ftello64@plt+0x7184>
   18924:	add	r0, sp, #32
   18928:	bl	1d6a0 <ftello64@plt+0xbe14>
   1892c:	cmp	r0, #0
   18930:	bne	189f4 <ftello64@plt+0x7168>
   18934:	ldr	r1, [sp, #28]
   18938:	add	r5, sp, #32
   1893c:	ldr	r0, [sp, #64]	; 0x40
   18940:	cmp	r0, sl
   18944:	bge	18b00 <ftello64@plt+0x7274>
   18948:	ldr	r0, [r1, #92]	; 0x5c
   1894c:	ldr	r2, [sp, #60]	; 0x3c
   18950:	ldr	r1, [sp, #68]	; 0x44
   18954:	add	r0, r0, r2
   18958:	cmp	r1, r0
   1895c:	bgt	18b00 <ftello64@plt+0x7274>
   18960:	ldr	r0, [sp, #112]	; 0x70
   18964:	lsl	r6, r1, #1
   18968:	cmp	r0, #2
   1896c:	blt	189b8 <ftello64@plt+0x712c>
   18970:	mov	r8, #12
   18974:	cmn	r6, #-1073741823	; 0xc0000001
   18978:	bhi	18d18 <ftello64@plt+0x748c>
   1897c:	ldr	r0, [sp, #40]	; 0x28
   18980:	lsl	r4, r1, #3
   18984:	mov	r1, r4
   18988:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1898c:	cmp	r0, #0
   18990:	beq	18d18 <ftello64@plt+0x748c>
   18994:	str	r0, [sp, #40]	; 0x28
   18998:	ldr	r0, [sp, #44]	; 0x2c
   1899c:	cmp	r0, #0
   189a0:	beq	189b8 <ftello64@plt+0x712c>
   189a4:	mov	r1, r4
   189a8:	bl	2c2c4 <ftello64@plt+0x1aa38>
   189ac:	cmp	r0, #0
   189b0:	beq	18d18 <ftello64@plt+0x748c>
   189b4:	str	r0, [sp, #44]	; 0x2c
   189b8:	ldrb	r0, [sp, #107]	; 0x6b
   189bc:	cmp	r0, #0
   189c0:	beq	189dc <ftello64@plt+0x7150>
   189c4:	ldr	r0, [sp, #36]	; 0x24
   189c8:	mov	r1, r6
   189cc:	bl	2c2c4 <ftello64@plt+0x1aa38>
   189d0:	cmp	r0, #0
   189d4:	beq	18d14 <ftello64@plt+0x7488>
   189d8:	str	r0, [sp, #36]	; 0x24
   189dc:	mov	r0, r5
   189e0:	str	r6, [sp, #68]	; 0x44
   189e4:	bl	1d6a0 <ftello64@plt+0xbe14>
   189e8:	ldr	r1, [sp, #28]
   189ec:	cmp	r0, #0
   189f0:	beq	1893c <ftello64@plt+0x70b0>
   189f4:	mov	r8, r0
   189f8:	b	18d18 <ftello64@plt+0x748c>
   189fc:	cmp	r0, #2
   18a00:	blt	18a7c <ftello64@plt+0x71f0>
   18a04:	add	r0, sp, #32
   18a08:	bl	1dd60 <ftello64@plt+0xc4d4>
   18a0c:	b	18b00 <ftello64@plt+0x7274>
   18a10:	cmp	r8, sl
   18a14:	movgt	r8, sl
   18a18:	cmp	r8, #1
   18a1c:	blt	18ae4 <ftello64@plt+0x7258>
   18a20:	mov	r0, #0
   18a24:	mov	r4, #0
   18a28:	b	18a38 <ftello64@plt+0x71ac>
   18a2c:	ldr	r7, [sp, #32]
   18a30:	ldr	r0, [sp, #56]	; 0x38
   18a34:	ldr	r5, [sp, #96]	; 0x60
   18a38:	add	r0, r7, r0
   18a3c:	cmp	r5, #0
   18a40:	ldrb	r6, [r0, r4]
   18a44:	ldrbne	r6, [r5, r6]
   18a48:	add	r0, r6, #128	; 0x80
   18a4c:	lsr	r0, r0, #7
   18a50:	cmp	r0, #2
   18a54:	bhi	18a64 <ftello64@plt+0x71d8>
   18a58:	bl	116c4 <__ctype_toupper_loc@plt>
   18a5c:	ldr	r0, [r0]
   18a60:	ldr	r6, [r0, r6, lsl #2]
   18a64:	ldr	r0, [sp, #36]	; 0x24
   18a68:	strb	r6, [r0, r4]
   18a6c:	add	r4, r4, #1
   18a70:	cmp	r4, r8
   18a74:	blt	18a2c <ftello64@plt+0x71a0>
   18a78:	b	18ae8 <ftello64@plt+0x725c>
   18a7c:	cmp	r5, #0
   18a80:	beq	18ae8 <ftello64@plt+0x725c>
   18a84:	cmp	r8, sl
   18a88:	movgt	r8, sl
   18a8c:	cmp	r8, #1
   18a90:	blt	18af4 <ftello64@plt+0x7268>
   18a94:	ldrb	r0, [r7]
   18a98:	cmp	r8, #1
   18a9c:	ldrb	r0, [r5, r0]
   18aa0:	strb	r0, [r4]
   18aa4:	mov	r0, #1
   18aa8:	beq	18af8 <ftello64@plt+0x726c>
   18aac:	mov	r0, #1
   18ab0:	ldr	r1, [sp, #32]
   18ab4:	ldr	r3, [sp, #56]	; 0x38
   18ab8:	ldr	r7, [sp, #96]	; 0x60
   18abc:	ldr	r2, [sp, #36]	; 0x24
   18ac0:	add	r1, r1, r3
   18ac4:	ldrb	r1, [r1, r0]
   18ac8:	ldrb	r1, [r7, r1]
   18acc:	strb	r1, [r2, r0]
   18ad0:	add	r0, r0, #1
   18ad4:	cmp	r0, r8
   18ad8:	blt	18ab0 <ftello64@plt+0x7224>
   18adc:	mov	r0, r8
   18ae0:	b	18af8 <ftello64@plt+0x726c>
   18ae4:	mov	r8, #0
   18ae8:	str	r8, [sp, #64]	; 0x40
   18aec:	str	r8, [sp, #60]	; 0x3c
   18af0:	b	18b00 <ftello64@plt+0x7274>
   18af4:	mov	r0, #0
   18af8:	str	r0, [sp, #64]	; 0x40
   18afc:	str	r0, [sp, #60]	; 0x3c
   18b00:	mov	r5, #0
   18b04:	ldr	r4, [sp, #24]
   18b08:	sub	r8, fp, #48	; 0x30
   18b0c:	add	r6, sp, #32
   18b10:	str	r5, [fp, #-52]	; 0xffffffcc
   18b14:	str	r5, [r9, #24]
   18b18:	mov	r0, r8
   18b1c:	mov	r1, r6
   18b20:	ldr	r7, [r9]
   18b24:	orr	r2, r4, #8388608	; 0x800000
   18b28:	str	r4, [r7, #128]	; 0x80
   18b2c:	bl	1e1ac <ftello64@plt+0xc920>
   18b30:	ldr	r1, [sp, #72]	; 0x48
   18b34:	mov	r2, r8
   18b38:	mov	r3, r4
   18b3c:	str	r5, [sp]
   18b40:	add	r0, r1, r0
   18b44:	mov	r1, r9
   18b48:	str	r0, [sp, #72]	; 0x48
   18b4c:	sub	r0, fp, #52	; 0x34
   18b50:	str	r0, [sp, #4]
   18b54:	mov	r0, r6
   18b58:	bl	1df3c <ftello64@plt+0xc6b0>
   18b5c:	ldr	r5, [sp, #28]
   18b60:	mov	r4, r0
   18b64:	cmp	r0, #0
   18b68:	bne	18b78 <ftello64@plt+0x72ec>
   18b6c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   18b70:	cmp	r0, #0
   18b74:	bne	18da4 <ftello64@plt+0x7518>
   18b78:	ldr	r1, [r7, #64]	; 0x40
   18b7c:	cmp	r1, #31
   18b80:	beq	18d3c <ftello64@plt+0x74b0>
   18b84:	ldr	r0, [r7, #56]	; 0x38
   18b88:	add	r2, r1, #1
   18b8c:	add	r0, r0, r1, lsl #5
   18b90:	mov	r1, #0
   18b94:	vmov.i32	q8, #0	; 0x00000000
   18b98:	str	r2, [r7, #64]	; 0x40
   18b9c:	add	r6, r0, #4
   18ba0:	mov	r2, #2
   18ba4:	str	r1, [r0, #20]
   18ba8:	str	r1, [r0, #24]
   18bac:	str	r2, [r0, #28]
   18bb0:	mov	r0, #28
   18bb4:	mov	r1, r6
   18bb8:	vst1.32	{d16-d17}, [r1], r0
   18bbc:	mvn	r0, #0
   18bc0:	str	r0, [r1]
   18bc4:	cmp	r4, #0
   18bc8:	mov	r0, r6
   18bcc:	beq	18c20 <ftello64@plt+0x7394>
   18bd0:	ldr	r1, [r7, #64]	; 0x40
   18bd4:	cmp	r1, #31
   18bd8:	beq	18d70 <ftello64@plt+0x74e4>
   18bdc:	ldr	r0, [r7, #56]	; 0x38
   18be0:	add	r2, r1, #1
   18be4:	add	r0, r0, r1, lsl #5
   18be8:	mov	r1, #0
   18bec:	mvn	r3, #0
   18bf0:	cmp	r6, #0
   18bf4:	str	r2, [r7, #64]	; 0x40
   18bf8:	str	r1, [r0, #4]!
   18bfc:	mov	r2, #16
   18c00:	add	ip, r0, #20
   18c04:	stmib	r0, {r4, r6}
   18c08:	str	r1, [r0, #12]
   18c0c:	str	r1, [r0, #16]
   18c10:	stm	ip, {r1, r2, r3}
   18c14:	str	r0, [r4]
   18c18:	beq	18d9c <ftello64@plt+0x7510>
   18c1c:	str	r0, [r6]
   18c20:	cmp	r6, #0
   18c24:	cmpne	r0, #0
   18c28:	beq	18d9c <ftello64@plt+0x7510>
   18c2c:	str	r0, [r5, #52]	; 0x34
   18c30:	ldr	sl, [r9]
   18c34:	ldr	r0, [sl, #4]
   18c38:	lsl	r0, r0, #2
   18c3c:	bl	2c294 <ftello64@plt+0x1aa08>
   18c40:	str	r0, [sl, #12]
   18c44:	ldr	r0, [sl, #4]
   18c48:	lsl	r0, r0, #2
   18c4c:	bl	2c294 <ftello64@plt+0x1aa08>
   18c50:	str	r0, [sl, #16]
   18c54:	ldr	r0, [sl, #4]
   18c58:	add	r0, r0, r0, lsl #1
   18c5c:	lsl	r0, r0, #2
   18c60:	bl	2c294 <ftello64@plt+0x1aa08>
   18c64:	str	r0, [sl, #20]
   18c68:	ldr	r0, [sl, #4]
   18c6c:	add	r0, r0, r0, lsl #1
   18c70:	lsl	r0, r0, #2
   18c74:	bl	2c294 <ftello64@plt+0x1aa08>
   18c78:	str	r0, [sl, #24]
   18c7c:	ldr	r1, [sl, #12]
   18c80:	cmp	r1, #0
   18c84:	ldrne	r1, [sl, #16]
   18c88:	cmpne	r1, #0
   18c8c:	beq	18ca0 <ftello64@plt+0x7414>
   18c90:	cmp	r0, #0
   18c94:	ldrne	r0, [sl, #20]
   18c98:	cmpne	r0, #0
   18c9c:	bne	18cac <ftello64@plt+0x7420>
   18ca0:	mov	r0, #12
   18ca4:	str	r0, [fp, #-52]	; 0xffffffcc
   18ca8:	b	18dac <ftello64@plt+0x7520>
   18cac:	ldr	r0, [r9, #24]
   18cb0:	lsl	r0, r0, #2
   18cb4:	bl	2c294 <ftello64@plt+0x1aa08>
   18cb8:	cmp	r0, #0
   18cbc:	str	r0, [sl, #132]	; 0x84
   18cc0:	beq	18d0c <ftello64@plt+0x7480>
   18cc4:	ldr	r1, [r9, #24]
   18cc8:	cmp	r1, #0
   18ccc:	beq	18e64 <ftello64@plt+0x75d8>
   18cd0:	mov	r2, #0
   18cd4:	cmp	r1, #4
   18cd8:	bcc	18e54 <ftello64@plt+0x75c8>
   18cdc:	add	r3, pc, #876	; 0x36c
   18ce0:	bic	r2, r1, #3
   18ce4:	vmov.i32	q8, #4	; 0x00000004
   18ce8:	mov	r7, r0
   18cec:	vld1.64	{d18-d19}, [r3 :128]
   18cf0:	mov	r3, r2
   18cf4:	vadd.i32	q10, q9, q8
   18cf8:	vst1.32	{d18-d19}, [r7]!
   18cfc:	subs	r3, r3, #4
   18d00:	vorr	q9, q10, q10
   18d04:	bne	18cf4 <ftello64@plt+0x7468>
   18d08:	b	18e5c <ftello64@plt+0x75d0>
   18d0c:	add	r8, sl, #52	; 0x34
   18d10:	b	1901c <ftello64@plt+0x7790>
   18d14:	mov	r8, #12
   18d18:	str	r8, [fp, #-52]	; 0xffffffcc
   18d1c:	b	18dac <ftello64@plt+0x7520>
   18d20:	mov	r1, #160	; 0xa0
   18d24:	mov	r4, #160	; 0xa0
   18d28:	bl	2c2c4 <ftello64@plt+0x1aa38>
   18d2c:	cmp	r0, #0
   18d30:	beq	18d68 <ftello64@plt+0x74dc>
   18d34:	stm	r9, {r0, r4}
   18d38:	b	185d8 <ftello64@plt+0x6d4c>
   18d3c:	mov	r0, #996	; 0x3e4
   18d40:	bl	2c294 <ftello64@plt+0x1aa08>
   18d44:	cmp	r0, #0
   18d48:	beq	18e48 <ftello64@plt+0x75bc>
   18d4c:	ldr	r1, [r7, #56]	; 0x38
   18d50:	ldr	r5, [sp, #28]
   18d54:	str	r1, [r0]
   18d58:	mov	r1, #0
   18d5c:	str	r1, [r7, #64]	; 0x40
   18d60:	str	r0, [r7, #56]	; 0x38
   18d64:	b	18b88 <ftello64@plt+0x72fc>
   18d68:	mov	r4, #12
   18d6c:	b	19950 <ftello64@plt+0x80c4>
   18d70:	mov	r0, #996	; 0x3e4
   18d74:	bl	2c294 <ftello64@plt+0x1aa08>
   18d78:	ldr	r5, [sp, #28]
   18d7c:	cmp	r0, #0
   18d80:	beq	18d9c <ftello64@plt+0x7510>
   18d84:	ldr	r1, [r7, #56]	; 0x38
   18d88:	str	r1, [r0]
   18d8c:	mov	r1, #0
   18d90:	str	r1, [r7, #64]	; 0x40
   18d94:	str	r0, [r7, #56]	; 0x38
   18d98:	b	18be0 <ftello64@plt+0x7354>
   18d9c:	mov	r0, #12
   18da0:	str	r0, [fp, #-52]	; 0xffffffcc
   18da4:	mov	r0, #0
   18da8:	str	r0, [r5, #52]	; 0x34
   18dac:	ldr	r4, [r9]
   18db0:	ldr	r0, [r4, #56]	; 0x38
   18db4:	cmp	r0, #0
   18db8:	beq	18dd0 <ftello64@plt+0x7544>
   18dbc:	ldr	r5, [r0]
   18dc0:	bl	15c2c <ftello64@plt+0x43a0>
   18dc4:	cmp	r5, #0
   18dc8:	mov	r0, r5
   18dcc:	bne	18dbc <ftello64@plt+0x7530>
   18dd0:	mov	r0, #31
   18dd4:	mov	r5, #0
   18dd8:	str	r0, [r4, #64]	; 0x40
   18ddc:	str	r5, [r4, #52]	; 0x34
   18de0:	str	r5, [r4, #56]	; 0x38
   18de4:	ldr	r0, [r4, #16]
   18de8:	bl	15c2c <ftello64@plt+0x43a0>
   18dec:	str	r5, [r4, #16]
   18df0:	ldr	r0, [sp, #40]	; 0x28
   18df4:	bl	15c2c <ftello64@plt+0x43a0>
   18df8:	ldr	r0, [sp, #44]	; 0x2c
   18dfc:	bl	15c2c <ftello64@plt+0x43a0>
   18e00:	ldrb	r0, [sp, #107]	; 0x6b
   18e04:	cmp	r0, #0
   18e08:	beq	18e14 <ftello64@plt+0x7588>
   18e0c:	ldr	r0, [sp, #36]	; 0x24
   18e10:	bl	15c2c <ftello64@plt+0x43a0>
   18e14:	ldr	r0, [sp, #8]
   18e18:	cmp	r0, #0
   18e1c:	beq	18e2c <ftello64@plt+0x75a0>
   18e20:	ldr	r0, [sp, #28]
   18e24:	add	r0, r0, #136	; 0x88
   18e28:	bl	11520 <pthread_mutex_destroy@plt>
   18e2c:	ldr	r0, [sp, #28]
   18e30:	bl	1a0e0 <ftello64@plt+0x8854>
   18e34:	mov	r0, #0
   18e38:	str	r0, [r9]
   18e3c:	str	r0, [r9, #4]
   18e40:	ldr	r4, [fp, #-52]	; 0xffffffcc
   18e44:	b	19950 <ftello64@plt+0x80c4>
   18e48:	ldr	r5, [sp, #28]
   18e4c:	mov	r6, #0
   18e50:	b	18bc4 <ftello64@plt+0x7338>
   18e54:	str	r2, [r0, r2, lsl #2]
   18e58:	add	r2, r2, #1
   18e5c:	cmp	r1, r2
   18e60:	bne	18e54 <ftello64@plt+0x75c8>
   18e64:	mov	r8, sl
   18e68:	ldr	r2, [r8, #52]!	; 0x34
   18e6c:	ldrb	r1, [r2, #24]
   18e70:	cmp	r1, #17
   18e74:	beq	18ea0 <ftello64@plt+0x7614>
   18e78:	cmp	r1, #4
   18e7c:	bne	18ef0 <ftello64@plt+0x7664>
   18e80:	ldr	r1, [r2, #20]
   18e84:	mov	r3, #1
   18e88:	ldr	r0, [r0, r1, lsl #2]
   18e8c:	str	r0, [r2, #20]
   18e90:	ldr	r1, [sl, #80]	; 0x50
   18e94:	orr	r0, r1, r3, lsl r0
   18e98:	str	r0, [sl, #80]	; 0x50
   18e9c:	b	18ef0 <ftello64@plt+0x7664>
   18ea0:	ldr	r1, [r2, #4]
   18ea4:	cmp	r1, #0
   18ea8:	beq	18ef0 <ftello64@plt+0x7664>
   18eac:	ldrb	r3, [r1, #24]
   18eb0:	cmp	r3, #17
   18eb4:	bne	18ef0 <ftello64@plt+0x7664>
   18eb8:	ldr	r3, [r1, #4]
   18ebc:	ldr	r1, [r1, #20]
   18ec0:	cmp	r3, #0
   18ec4:	str	r3, [r2, #4]
   18ec8:	strne	r2, [r3]
   18ecc:	cmp	r1, #31
   18ed0:	ldr	r3, [r2, #20]
   18ed4:	ldr	r3, [r0, r3, lsl #2]
   18ed8:	str	r3, [r0, r1, lsl #2]
   18edc:	bgt	18ef0 <ftello64@plt+0x7664>
   18ee0:	ldr	r0, [sl, #80]	; 0x50
   18ee4:	mov	r3, #1
   18ee8:	bic	r0, r0, r3, lsl r1
   18eec:	b	18e98 <ftello64@plt+0x760c>
   18ef0:	mov	r0, #1
   18ef4:	b	18f00 <ftello64@plt+0x7674>
   18ef8:	str	r1, [sl, #80]	; 0x50
   18efc:	mov	r2, r7
   18f00:	ldr	r7, [r2, #4]
   18f04:	cmp	r7, #0
   18f08:	bne	18f38 <ftello64@plt+0x76ac>
   18f0c:	mov	r3, #0
   18f10:	ldr	r7, [r2, #8]
   18f14:	mov	r1, r2
   18f18:	cmp	r7, r3
   18f1c:	cmpne	r7, #0
   18f20:	bne	18f38 <ftello64@plt+0x76ac>
   18f24:	ldr	r2, [r1]
   18f28:	mov	r3, r1
   18f2c:	cmp	r2, #0
   18f30:	bne	18f10 <ftello64@plt+0x7684>
   18f34:	b	18fd4 <ftello64@plt+0x7748>
   18f38:	ldrb	r1, [r7, #24]
   18f3c:	cmp	r1, #17
   18f40:	beq	18f78 <ftello64@plt+0x76ec>
   18f44:	cmp	r1, #4
   18f48:	mov	r2, r7
   18f4c:	bne	18f00 <ftello64@plt+0x7674>
   18f50:	ldr	r1, [sl, #132]	; 0x84
   18f54:	mov	r2, r7
   18f58:	cmp	r1, #0
   18f5c:	beq	18f00 <ftello64@plt+0x7674>
   18f60:	ldr	r2, [r7, #20]
   18f64:	ldr	r1, [r1, r2, lsl #2]
   18f68:	str	r1, [r7, #20]
   18f6c:	ldr	r2, [sl, #80]	; 0x50
   18f70:	orr	r1, r2, r0, lsl r1
   18f74:	b	18ef8 <ftello64@plt+0x766c>
   18f78:	ldr	r3, [r7, #4]
   18f7c:	mov	r2, r7
   18f80:	cmp	r3, #0
   18f84:	beq	18f00 <ftello64@plt+0x7674>
   18f88:	ldrb	r1, [r3, #24]
   18f8c:	mov	r2, r7
   18f90:	cmp	r1, #17
   18f94:	bne	18f00 <ftello64@plt+0x7674>
   18f98:	ldr	r1, [r3, #4]
   18f9c:	ldr	r3, [r3, #20]
   18fa0:	cmp	r1, #0
   18fa4:	str	r1, [r7, #4]
   18fa8:	strne	r7, [r1]
   18fac:	cmp	r3, #31
   18fb0:	ldr	r1, [r7, #20]
   18fb4:	ldr	r2, [sl, #132]	; 0x84
   18fb8:	ldr	r1, [r2, r1, lsl #2]
   18fbc:	str	r1, [r2, r3, lsl #2]
   18fc0:	mov	r2, r7
   18fc4:	bgt	18f00 <ftello64@plt+0x7674>
   18fc8:	ldr	r1, [sl, #80]	; 0x50
   18fcc:	bic	r1, r1, r0, lsl r3
   18fd0:	b	18ef8 <ftello64@plt+0x766c>
   18fd4:	ldr	r1, [r9, #24]
   18fd8:	cmp	r1, #0
   18fdc:	beq	1900c <ftello64@plt+0x7780>
   18fe0:	ldr	r0, [sl, #132]	; 0x84
   18fe4:	mov	r2, #0
   18fe8:	ldr	r3, [r0, r2, lsl #2]
   18fec:	cmp	r2, r3
   18ff0:	bne	19000 <ftello64@plt+0x7774>
   18ff4:	add	r2, r2, #1
   18ff8:	cmp	r2, r1
   18ffc:	bcc	18fe8 <ftello64@plt+0x775c>
   19000:	cmp	r2, r1
   19004:	beq	19010 <ftello64@plt+0x7784>
   19008:	b	1901c <ftello64@plt+0x7790>
   1900c:	ldr	r0, [sl, #132]	; 0x84
   19010:	bl	15c2c <ftello64@plt+0x43a0>
   19014:	mov	r0, #0
   19018:	str	r0, [sl, #132]	; 0x84
   1901c:	ldr	r0, [r8]
   19020:	mov	r7, #0
   19024:	sub	r5, fp, #48	; 0x30
   19028:	mov	r4, r0
   1902c:	ldr	r0, [r0, #4]
   19030:	cmp	r0, #0
   19034:	bne	19028 <ftello64@plt+0x779c>
   19038:	ldr	r0, [r4, #8]
   1903c:	cmp	r0, #0
   19040:	bne	19028 <ftello64@plt+0x779c>
   19044:	mov	r2, #0
   19048:	b	19068 <ftello64@plt+0x77dc>
   1904c:	nop	{0}
   19050:	andeq	r0, r0, r0
   19054:	andeq	r0, r0, r1
   19058:	andeq	r0, r0, r2
   1905c:	andeq	r0, r0, r3
   19060:	ldr	r2, [r1, #4]
   19064:	mov	r4, r1
   19068:	cmp	r2, #0
   1906c:	str	r7, [fp, #-48]	; 0xffffffd0
   19070:	beq	19098 <ftello64@plt+0x780c>
   19074:	ldrb	r0, [r2, #24]
   19078:	cmp	r0, #17
   1907c:	bne	19098 <ftello64@plt+0x780c>
   19080:	mov	r0, r5
   19084:	mov	r1, r9
   19088:	bl	223b4 <ftello64@plt+0x10b28>
   1908c:	cmp	r0, #0
   19090:	str	r0, [r4, #4]
   19094:	strne	r4, [r0]
   19098:	ldr	r2, [r4, #8]
   1909c:	cmp	r2, #0
   190a0:	beq	190c8 <ftello64@plt+0x783c>
   190a4:	ldrb	r0, [r2, #24]
   190a8:	cmp	r0, #17
   190ac:	bne	190c8 <ftello64@plt+0x783c>
   190b0:	mov	r0, r5
   190b4:	mov	r1, r9
   190b8:	bl	223b4 <ftello64@plt+0x10b28>
   190bc:	cmp	r0, #0
   190c0:	str	r0, [r4, #8]
   190c4:	strne	r4, [r0]
   190c8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   190cc:	cmp	r0, #0
   190d0:	bne	18ca4 <ftello64@plt+0x7418>
   190d4:	ldr	r1, [r4]
   190d8:	cmp	r1, #0
   190dc:	beq	190f4 <ftello64@plt+0x7868>
   190e0:	ldr	r0, [r1, #8]
   190e4:	cmp	r0, r4
   190e8:	cmpne	r0, #0
   190ec:	beq	19060 <ftello64@plt+0x77d4>
   190f0:	b	19028 <ftello64@plt+0x779c>
   190f4:	ldr	r0, [sl, #52]	; 0x34
   190f8:	mov	r4, r0
   190fc:	ldr	r0, [r0, #4]
   19100:	cmp	r0, #0
   19104:	bne	190f8 <ftello64@plt+0x786c>
   19108:	ldr	r0, [r4, #8]
   1910c:	cmp	r0, #0
   19110:	bne	190f8 <ftello64@plt+0x786c>
   19114:	ldr	r2, [r4, #24]
   19118:	uxtb	r0, r2
   1911c:	cmp	r0, #16
   19120:	bne	1913c <ftello64@plt+0x78b0>
   19124:	ldr	r0, [r4, #4]
   19128:	ldr	r1, [r0, #12]
   1912c:	str	r1, [r4, #12]
   19130:	ldr	r0, [r0, #28]
   19134:	str	r0, [r4, #28]
   19138:	b	1917c <ftello64@plt+0x78f0>
   1913c:	str	r4, [r4, #12]
   19140:	mov	r0, sl
   19144:	ldr	r1, [r4, #20]
   19148:	bl	22670 <ftello64@plt+0x10de4>
   1914c:	cmn	r0, #1
   19150:	str	r0, [r4, #28]
   19154:	beq	18ca0 <ftello64@plt+0x7414>
   19158:	ldrb	r1, [r4, #24]
   1915c:	cmp	r1, #12
   19160:	bne	1917c <ftello64@plt+0x78f0>
   19164:	ldr	r1, [sl]
   19168:	ldr	r2, [r4, #20]
   1916c:	add	r0, r1, r0, lsl #3
   19170:	ldr	r1, [r0, #4]
   19174:	bfi	r1, r2, #8, #10
   19178:	str	r1, [r0, #4]
   1917c:	ldr	r1, [r4]
   19180:	cmp	r1, #0
   19184:	beq	191a8 <ftello64@plt+0x791c>
   19188:	ldr	r0, [r1, #8]
   1918c:	cmp	r0, r4
   19190:	mov	r4, r1
   19194:	beq	19114 <ftello64@plt+0x7888>
   19198:	cmp	r0, #0
   1919c:	mov	r4, r1
   191a0:	beq	19114 <ftello64@plt+0x7888>
   191a4:	b	190f8 <ftello64@plt+0x786c>
   191a8:	ldr	r4, [r8]
   191ac:	ldrb	r0, [r4, #24]
   191b0:	cmp	r0, #16
   191b4:	beq	191cc <ftello64@plt+0x7940>
   191b8:	cmp	r0, #11
   191bc:	bne	191dc <ftello64@plt+0x7950>
   191c0:	ldr	r0, [r4, #4]
   191c4:	str	r4, [r0, #16]
   191c8:	b	19200 <ftello64@plt+0x7974>
   191cc:	ldmib	r4, {r0, r1}
   191d0:	ldr	r2, [r1, #12]
   191d4:	str	r2, [r0, #16]
   191d8:	b	191f8 <ftello64@plt+0x796c>
   191dc:	ldr	r0, [r4, #4]
   191e0:	cmp	r0, #0
   191e4:	ldrne	r1, [r4, #16]
   191e8:	strne	r1, [r0, #16]
   191ec:	ldr	r1, [r4, #8]
   191f0:	cmp	r1, #0
   191f4:	beq	19200 <ftello64@plt+0x7974>
   191f8:	ldr	r2, [r4, #16]
   191fc:	str	r2, [r1, #16]
   19200:	mov	r1, r4
   19204:	b	19224 <ftello64@plt+0x7998>
   19208:	ldr	r3, [r1, #16]
   1920c:	str	r3, [r2, #16]
   19210:	b	19224 <ftello64@plt+0x7998>
   19214:	ldmib	r1, {r0, r2}
   19218:	ldr	r3, [r2, #12]
   1921c:	str	r3, [r0, #16]
   19220:	b	19208 <ftello64@plt+0x797c>
   19224:	cmp	r0, #0
   19228:	bne	19258 <ftello64@plt+0x79cc>
   1922c:	mov	r3, #0
   19230:	ldr	r0, [r1, #8]
   19234:	mov	r2, r1
   19238:	cmp	r0, r3
   1923c:	cmpne	r0, #0
   19240:	bne	19258 <ftello64@plt+0x79cc>
   19244:	ldr	r1, [r2]
   19248:	mov	r3, r2
   1924c:	cmp	r1, #0
   19250:	bne	19230 <ftello64@plt+0x79a4>
   19254:	b	1929c <ftello64@plt+0x7a10>
   19258:	mov	r1, r0
   1925c:	ldrb	r0, [r0, #24]
   19260:	cmp	r0, #16
   19264:	beq	19214 <ftello64@plt+0x7988>
   19268:	cmp	r0, #11
   1926c:	bne	1927c <ftello64@plt+0x79f0>
   19270:	ldr	r0, [r1, #4]
   19274:	str	r1, [r0, #16]
   19278:	b	19224 <ftello64@plt+0x7998>
   1927c:	ldr	r0, [r1, #4]
   19280:	cmp	r0, #0
   19284:	ldrne	r2, [r1, #16]
   19288:	strne	r2, [r0, #16]
   1928c:	ldr	r2, [r1, #8]
   19290:	cmp	r2, #0
   19294:	beq	19224 <ftello64@plt+0x7998>
   19298:	b	19208 <ftello64@plt+0x797c>
   1929c:	mov	r0, sl
   192a0:	mov	r1, r4
   192a4:	bl	2221c <ftello64@plt+0x10990>
   192a8:	cmp	r0, #0
   192ac:	bne	18ca4 <ftello64@plt+0x7418>
   192b0:	ldr	r7, [r4, #4]
   192b4:	cmp	r7, #0
   192b8:	bne	192e8 <ftello64@plt+0x7a5c>
   192bc:	mov	r1, #0
   192c0:	ldr	r7, [r4, #8]
   192c4:	mov	r0, r4
   192c8:	cmp	r7, r1
   192cc:	cmpne	r7, #0
   192d0:	bne	192e8 <ftello64@plt+0x7a5c>
   192d4:	ldr	r4, [r0]
   192d8:	mov	r1, r0
   192dc:	cmp	r4, #0
   192e0:	bne	192c0 <ftello64@plt+0x7a34>
   192e4:	b	19304 <ftello64@plt+0x7a78>
   192e8:	mov	r0, sl
   192ec:	mov	r1, r7
   192f0:	bl	2221c <ftello64@plt+0x10990>
   192f4:	cmp	r0, #0
   192f8:	mov	r4, r7
   192fc:	beq	192b0 <ftello64@plt+0x7a24>
   19300:	b	18ca4 <ftello64@plt+0x7418>
   19304:	ldr	r0, [sl, #8]
   19308:	cmp	r0, #0
   1930c:	beq	193b0 <ftello64@plt+0x7b24>
   19310:	mov	r5, #0
   19314:	sub	r4, fp, #48	; 0x30
   19318:	mov	r7, #0
   1931c:	ldr	r0, [sl, #24]
   19320:	add	r6, r7, r7, lsl #1
   19324:	add	r0, r0, r6, lsl #2
   19328:	ldr	r0, [r0, #4]
   1932c:	cmp	r0, #0
   19330:	beq	1933c <ftello64@plt+0x7ab0>
   19334:	mov	r1, r5
   19338:	b	1937c <ftello64@plt+0x7af0>
   1933c:	mov	r0, r4
   19340:	mov	r1, sl
   19344:	mov	r2, r7
   19348:	mov	r3, #1
   1934c:	bl	22840 <ftello64@plt+0x10fb4>
   19350:	cmp	r0, #0
   19354:	bne	18ca4 <ftello64@plt+0x7418>
   19358:	ldr	r0, [sl, #24]
   1935c:	mov	r1, r5
   19360:	add	r0, r0, r6, lsl #2
   19364:	ldr	r0, [r0, #4]
   19368:	cmp	r0, #0
   1936c:	bne	1937c <ftello64@plt+0x7af0>
   19370:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19374:	bl	15c2c <ftello64@plt+0x43a0>
   19378:	mov	r1, #1
   1937c:	ldr	r2, [sl, #8]
   19380:	add	r0, r7, #1
   19384:	subs	r3, r0, r2
   19388:	mov	r7, r3
   1938c:	movwne	r3, #1
   19390:	movne	r7, r0
   19394:	tst	r1, #1
   19398:	and	r5, r1, r3
   1939c:	cmpeq	r0, r2
   193a0:	bne	1931c <ftello64@plt+0x7a90>
   193a4:	add	r0, r0, r0, lsl #1
   193a8:	lsl	r0, r0, #2
   193ac:	b	193b4 <ftello64@plt+0x7b28>
   193b0:	mov	r0, #0
   193b4:	ldrb	r1, [r9, #28]
   193b8:	str	r9, [sp, #12]
   193bc:	tst	r1, #16
   193c0:	bne	193dc <ftello64@plt+0x7b50>
   193c4:	ldr	r1, [sp, #12]
   193c8:	ldr	r1, [r1, #24]
   193cc:	cmp	r1, #0
   193d0:	ldrbne	r1, [sl, #88]	; 0x58
   193d4:	tstne	r1, #1
   193d8:	bne	193e8 <ftello64@plt+0x7b5c>
   193dc:	ldr	r1, [sl, #76]	; 0x4c
   193e0:	cmp	r1, #0
   193e4:	beq	19520 <ftello64@plt+0x7c94>
   193e8:	bl	2c294 <ftello64@plt+0x1aa08>
   193ec:	cmp	r0, #0
   193f0:	str	r0, [sl, #28]
   193f4:	beq	1995c <ftello64@plt+0x80d0>
   193f8:	ldr	r1, [sl, #8]
   193fc:	cmp	r1, #0
   19400:	beq	19520 <ftello64@plt+0x7c94>
   19404:	mov	r1, #0
   19408:	str	r1, [r0]
   1940c:	str	r1, [r0, #4]
   19410:	str	r1, [r0, #8]
   19414:	ldr	r0, [sl, #8]
   19418:	cmp	r0, #2
   1941c:	bcc	1944c <ftello64@plt+0x7bc0>
   19420:	mov	r2, #1
   19424:	mov	r3, #12
   19428:	ldr	r0, [sl, #28]
   1942c:	add	r2, r2, #1
   19430:	str	r1, [r0, r3]!
   19434:	add	r3, r3, #12
   19438:	str	r1, [r0, #4]
   1943c:	str	r1, [r0, #8]
   19440:	ldr	r0, [sl, #8]
   19444:	cmp	r2, r0
   19448:	bcc	19428 <ftello64@plt+0x7b9c>
   1944c:	cmp	r0, #0
   19450:	beq	19520 <ftello64@plt+0x7c94>
   19454:	ldr	ip, [sl, #24]
   19458:	mov	r6, #0
   1945c:	add	lr, r6, r6, lsl #1
   19460:	add	r2, ip, lr, lsl #2
   19464:	ldr	r3, [r2, #4]
   19468:	cmp	r3, #1
   1946c:	blt	19514 <ftello64@plt+0x7c88>
   19470:	ldr	r1, [r2, #8]
   19474:	mov	r5, #0
   19478:	str	lr, [sp, #24]
   1947c:	str	r1, [sp, #20]
   19480:	ldr	r0, [r1, r5, lsl #2]
   19484:	ldr	r4, [sl, #28]
   19488:	add	r0, r0, r0, lsl #1
   1948c:	mov	r3, r4
   19490:	ldr	r7, [r3, r0, lsl #2]!
   19494:	mov	r8, r3
   19498:	ldr	r2, [r8, #4]!
   1949c:	cmp	r7, r2
   194a0:	bne	194e8 <ftello64@plt+0x7c5c>
   194a4:	mov	r1, #2
   194a8:	mov	r9, sl
   194ac:	add	sl, r4, r0, lsl #2
   194b0:	add	r1, r1, r7, lsl #1
   194b4:	str	r1, [r3]
   194b8:	lsl	r1, r1, #2
   194bc:	ldr	r0, [sl, #8]!
   194c0:	bl	2c2c4 <ftello64@plt+0x1aa38>
   194c4:	cmp	r0, #0
   194c8:	beq	1995c <ftello64@plt+0x80d0>
   194cc:	str	r0, [sl]
   194d0:	ldr	lr, [sp, #24]
   194d4:	ldr	r1, [sp, #20]
   194d8:	mov	sl, r9
   194dc:	ldr	ip, [r9, #24]
   194e0:	ldr	r2, [r8]
   194e4:	b	194f0 <ftello64@plt+0x7c64>
   194e8:	add	r0, r4, r0, lsl #2
   194ec:	ldr	r0, [r0, #8]
   194f0:	add	r3, r2, #1
   194f4:	add	r5, r5, #1
   194f8:	str	r3, [r8]
   194fc:	str	r6, [r0, r2, lsl #2]
   19500:	add	r0, ip, lr, lsl #2
   19504:	ldr	r0, [r0, #4]
   19508:	cmp	r5, r0
   1950c:	blt	19480 <ftello64@plt+0x7bf4>
   19510:	ldr	r0, [sl, #8]
   19514:	add	r6, r6, #1
   19518:	cmp	r6, r0
   1951c:	bcc	1945c <ftello64@plt+0x7bd0>
   19520:	mov	r0, #0
   19524:	str	r0, [fp, #-52]	; 0xffffffcc
   19528:	ldr	r0, [sp, #16]
   1952c:	cmp	r0, #0
   19530:	bne	1967c <ftello64@plt+0x7df0>
   19534:	ldr	r0, [sp, #28]
   19538:	ldrb	r2, [r0, #88]	; 0x58
   1953c:	ands	r0, r2, #4
   19540:	beq	1967c <ftello64@plt+0x7df0>
   19544:	ldr	r0, [sp, #12]
   19548:	ldr	r0, [r0, #20]
   1954c:	cmp	r0, #0
   19550:	bne	1967c <ftello64@plt+0x7df0>
   19554:	ldr	r5, [sp, #28]
   19558:	mov	r9, #0
   1955c:	ldr	r7, [r5, #8]
   19560:	cmp	r7, #0
   19564:	beq	19650 <ftello64@plt+0x7dc4>
   19568:	ldr	r3, [r5]
   1956c:	mov	r8, #0
   19570:	mov	ip, #1
   19574:	mov	lr, #139	; 0x8b
   19578:	mov	r6, #0
   1957c:	mov	r4, #0
   19580:	add	r5, r3, r4, lsl #3
   19584:	ldrb	r1, [r5, #4]
   19588:	sub	r1, r1, #1
   1958c:	cmp	r1, #11
   19590:	bhi	19a38 <ftello64@plt+0x81ac>
   19594:	add	r0, pc, #0
   19598:	ldr	pc, [r0, r1, lsl #2]
   1959c:	andeq	r9, r1, r0, lsr r6
   195a0:	andeq	r9, r1, ip, asr #11
   195a4:	ldrdeq	r9, [r1], -ip
   195a8:	andeq	r9, r1, ip, asr #11
   195ac:	andeq	r9, r1, r8, asr #12
   195b0:	andeq	r9, r1, ip, ror r6
   195b4:	andeq	r9, r1, r8, lsr sl
   195b8:	andeq	r9, r1, ip, asr #11
   195bc:	andeq	r9, r1, ip, asr #11
   195c0:	andeq	r9, r1, ip, asr #11
   195c4:	andeq	r9, r1, ip, asr #11
   195c8:	andeq	r9, r1, r0, lsl r6
   195cc:	add	r4, r4, #1
   195d0:	cmp	r4, r7
   195d4:	bcc	19580 <ftello64@plt+0x7cf4>
   195d8:	b	19974 <ftello64@plt+0x80e8>
   195dc:	ldr	r5, [r3, r4, lsl #3]
   195e0:	ldr	r0, [r5, #16]
   195e4:	cmp	r0, #0
   195e8:	bne	1967c <ftello64@plt+0x7df0>
   195ec:	ldr	r0, [r5, #20]
   195f0:	cmp	r0, #0
   195f4:	ldreq	r0, [r5, #24]
   195f8:	cmpeq	r0, #0
   195fc:	bne	1967c <ftello64@plt+0x7df0>
   19600:	ldr	r0, [r5, #28]
   19604:	cmp	r0, #0
   19608:	beq	195cc <ftello64@plt+0x7d40>
   1960c:	b	1967c <ftello64@plt+0x7df0>
   19610:	ldr	r0, [r3, r4, lsl #3]
   19614:	sub	r0, r0, #16
   19618:	ror	r1, r0, #4
   1961c:	cmp	r1, #7
   19620:	bhi	1967c <ftello64@plt+0x7df0>
   19624:	tst	lr, ip, lsl r1
   19628:	bne	195cc <ftello64@plt+0x7d40>
   1962c:	b	1967c <ftello64@plt+0x7df0>
   19630:	ldrsb	r0, [r5]
   19634:	cmp	r0, #0
   19638:	mov	r0, #0
   1963c:	movwlt	r0, #1
   19640:	orr	r6, r6, r0
   19644:	b	195cc <ftello64@plt+0x7d40>
   19648:	mov	r8, #1
   1964c:	b	195cc <ftello64@plt+0x7d40>
   19650:	mov	r8, #0
   19654:	mov	r0, #1
   19658:	and	r1, r2, #249	; 0xf9
   1965c:	str	r0, [r5, #92]	; 0x5c
   19660:	ldr	r0, [r5, #76]	; 0x4c
   19664:	cmp	r0, #0
   19668:	movwgt	r9, #1
   1966c:	orr	r0, r8, r9
   19670:	and	r0, r0, #1
   19674:	orr	r0, r1, r0, lsl #1
   19678:	strb	r0, [r5, #88]	; 0x58
   1967c:	ldr	r1, [sp, #28]
   19680:	ldr	r2, [r1, #52]	; 0x34
   19684:	ldr	r0, [r1, #24]
   19688:	ldr	r2, [r2, #12]
   1968c:	ldr	r2, [r2, #28]
   19690:	str	r2, [r1, #72]	; 0x48
   19694:	add	r2, r2, r2, lsl #1
   19698:	add	r5, r0, r2, lsl #2
   1969c:	mov	r4, r5
   196a0:	ldr	sl, [r4, #4]!
   196a4:	str	sl, [fp, #-44]	; 0xffffffd4
   196a8:	ldr	r0, [r4]
   196ac:	cmp	r0, #1
   196b0:	blt	197fc <ftello64@plt+0x7f70>
   196b4:	lsl	r0, sl, #2
   196b8:	str	sl, [fp, #-48]	; 0xffffffd0
   196bc:	bl	2c294 <ftello64@plt+0x1aa08>
   196c0:	cmp	r0, #0
   196c4:	str	r0, [fp, #-40]	; 0xffffffd8
   196c8:	beq	19a1c <ftello64@plt+0x8190>
   196cc:	mov	r6, r0
   196d0:	ldr	r0, [r4]
   196d4:	ldr	r1, [r5, #8]
   196d8:	lsl	r2, r0, #2
   196dc:	mov	r0, r6
   196e0:	bl	11580 <memcpy@plt>
   196e4:	ldr	r1, [sp, #28]
   196e8:	mov	r0, #0
   196ec:	cmp	sl, #1
   196f0:	str	r0, [fp, #-32]	; 0xffffffe0
   196f4:	ldrge	r0, [r1, #76]	; 0x4c
   196f8:	cmpge	r0, #1
   196fc:	blt	19810 <ftello64@plt+0x7f84>
   19700:	mov	ip, #0
   19704:	sub	r8, fp, #48	; 0x30
   19708:	mov	r9, #1
   1970c:	b	19714 <ftello64@plt+0x7e88>
   19710:	ldr	r6, [fp, #-40]	; 0xffffffd8
   19714:	ldr	r7, [r6, ip, lsl #2]
   19718:	ldr	r2, [r1]
   1971c:	add	r3, r2, r7, lsl #3
   19720:	ldrb	r3, [r3, #4]
   19724:	cmp	r3, #4
   19728:	bne	197ec <ftello64@plt+0x7f60>
   1972c:	mov	r3, #0
   19730:	cmp	sl, #1
   19734:	blt	19768 <ftello64@plt+0x7edc>
   19738:	ldr	r5, [r6, r3, lsl #2]
   1973c:	add	r4, r2, r5, lsl #3
   19740:	ldrb	r4, [r4, #4]
   19744:	cmp	r4, #9
   19748:	bne	1975c <ftello64@plt+0x7ed0>
   1974c:	ldr	r4, [r2, r7, lsl #3]
   19750:	ldr	r5, [r2, r5, lsl #3]
   19754:	cmp	r5, r4
   19758:	beq	19768 <ftello64@plt+0x7edc>
   1975c:	add	r3, r3, #1
   19760:	cmp	r3, sl
   19764:	blt	19738 <ftello64@plt+0x7eac>
   19768:	cmp	r3, sl
   1976c:	beq	197ec <ftello64@plt+0x7f60>
   19770:	ldr	r2, [r1, #20]
   19774:	add	r0, r7, r7, lsl #1
   19778:	cmp	sl, #1
   1977c:	add	r0, r2, r0, lsl #2
   19780:	ldr	r0, [r0, #8]
   19784:	ldr	r0, [r0]
   19788:	blt	197c4 <ftello64@plt+0x7f38>
   1978c:	mov	r2, #0
   19790:	subs	r3, sl, #1
   19794:	beq	197b8 <ftello64@plt+0x7f2c>
   19798:	add	r5, r2, r3
   1979c:	lsr	r4, r5, #1
   197a0:	ldr	r7, [r6, r4, lsl #2]
   197a4:	cmp	r7, r0
   197a8:	movge	r3, r4
   197ac:	addlt	r2, r9, r5, lsr #1
   197b0:	cmp	r2, r3
   197b4:	bcc	19798 <ftello64@plt+0x7f0c>
   197b8:	ldr	r2, [r6, r2, lsl #2]
   197bc:	cmp	r2, r0
   197c0:	beq	197ec <ftello64@plt+0x7f60>
   197c4:	ldr	r2, [r1, #24]
   197c8:	add	r1, r0, r0, lsl #1
   197cc:	mov	r0, r8
   197d0:	add	r1, r2, r1, lsl #2
   197d4:	bl	22f10 <ftello64@plt+0x11684>
   197d8:	cmp	r0, #0
   197dc:	bne	1996c <ftello64@plt+0x80e0>
   197e0:	ldr	sl, [fp, #-44]	; 0xffffffd4
   197e4:	ldr	r1, [sp, #28]
   197e8:	mov	ip, #0
   197ec:	add	ip, ip, #1
   197f0:	cmp	ip, sl
   197f4:	blt	19710 <ftello64@plt+0x7e84>
   197f8:	b	19810 <ftello64@plt+0x7f84>
   197fc:	mov	r0, #0
   19800:	str	r0, [fp, #-44]	; 0xffffffd4
   19804:	str	r0, [fp, #-48]	; 0xffffffd0
   19808:	str	r0, [fp, #-40]	; 0xffffffd8
   1980c:	str	r0, [fp, #-32]	; 0xffffffe0
   19810:	sub	r0, fp, #32
   19814:	sub	r2, fp, #48	; 0x30
   19818:	mov	r3, #0
   1981c:	bl	231dc <ftello64@plt+0x11950>
   19820:	ldr	r1, [sp, #28]
   19824:	ldr	r7, [sp, #12]
   19828:	cmp	r0, #0
   1982c:	str	r0, [r1, #36]	; 0x24
   19830:	beq	198b8 <ftello64@plt+0x802c>
   19834:	ldrsb	r2, [r0, #52]	; 0x34
   19838:	cmn	r2, #1
   1983c:	ble	19850 <ftello64@plt+0x7fc4>
   19840:	str	r0, [r1, #40]	; 0x28
   19844:	str	r0, [r1, #44]	; 0x2c
   19848:	str	r0, [r1, #48]	; 0x30
   1984c:	b	198cc <ftello64@plt+0x8040>
   19850:	sub	r4, fp, #32
   19854:	sub	r6, fp, #48	; 0x30
   19858:	mov	r3, #1
   1985c:	mov	r0, r4
   19860:	mov	r2, r6
   19864:	bl	231dc <ftello64@plt+0x11950>
   19868:	ldr	r1, [sp, #28]
   1986c:	mov	r2, r6
   19870:	mov	r3, #2
   19874:	str	r0, [r1, #40]	; 0x28
   19878:	ldr	r1, [sp, #28]
   1987c:	mov	r0, r4
   19880:	bl	231dc <ftello64@plt+0x11950>
   19884:	ldr	r1, [sp, #28]
   19888:	mov	r2, r6
   1988c:	mov	r3, #6
   19890:	str	r0, [r1, #44]	; 0x2c
   19894:	ldr	r1, [sp, #28]
   19898:	mov	r0, r4
   1989c:	bl	231dc <ftello64@plt+0x11950>
   198a0:	ldr	r2, [sp, #28]
   198a4:	str	r0, [r2, #48]	; 0x30
   198a8:	ldr	r1, [r2, #40]	; 0x28
   198ac:	cmp	r1, #0
   198b0:	cmpne	r0, #0
   198b4:	bne	198c0 <ftello64@plt+0x8034>
   198b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   198bc:	b	198d8 <ftello64@plt+0x804c>
   198c0:	ldr	r0, [r2, #44]	; 0x2c
   198c4:	cmp	r0, #0
   198c8:	beq	198b8 <ftello64@plt+0x802c>
   198cc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   198d0:	bl	15c2c <ftello64@plt+0x43a0>
   198d4:	mov	r0, #0
   198d8:	str	r0, [fp, #-52]	; 0xffffffcc
   198dc:	ldr	r5, [r7]
   198e0:	ldr	r0, [r5, #56]	; 0x38
   198e4:	cmp	r0, #0
   198e8:	beq	19900 <ftello64@plt+0x8074>
   198ec:	ldr	r4, [r0]
   198f0:	bl	15c2c <ftello64@plt+0x43a0>
   198f4:	cmp	r4, #0
   198f8:	mov	r0, r4
   198fc:	bne	198ec <ftello64@plt+0x8060>
   19900:	mov	r0, #31
   19904:	mov	r4, #0
   19908:	str	r0, [r5, #64]	; 0x40
   1990c:	str	r4, [r5, #52]	; 0x34
   19910:	str	r4, [r5, #56]	; 0x38
   19914:	ldr	r0, [r5, #16]
   19918:	bl	15c2c <ftello64@plt+0x43a0>
   1991c:	str	r4, [r5, #16]
   19920:	ldr	r0, [sp, #40]	; 0x28
   19924:	bl	15c2c <ftello64@plt+0x43a0>
   19928:	ldr	r0, [sp, #44]	; 0x2c
   1992c:	bl	15c2c <ftello64@plt+0x43a0>
   19930:	ldrb	r0, [sp, #107]	; 0x6b
   19934:	cmp	r0, #0
   19938:	beq	19944 <ftello64@plt+0x80b8>
   1993c:	ldr	r0, [sp, #36]	; 0x24
   19940:	bl	15c2c <ftello64@plt+0x43a0>
   19944:	ldr	r0, [fp, #-52]	; 0xffffffcc
   19948:	cmp	r0, #0
   1994c:	bne	199ec <ftello64@plt+0x8160>
   19950:	mov	r0, r4
   19954:	sub	sp, fp, #28
   19958:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1995c:	ldr	r9, [sp, #12]
   19960:	mov	r0, #12
   19964:	str	r0, [fp, #-52]	; 0xffffffcc
   19968:	b	18dac <ftello64@plt+0x7520>
   1996c:	ldr	r7, [sp, #12]
   19970:	b	198d8 <ftello64@plt+0x804c>
   19974:	orr	r0, r6, r8
   19978:	tst	r0, #1
   1997c:	beq	199e4 <ftello64@plt+0x8158>
   19980:	ldr	r5, [sp, #28]
   19984:	mov	r2, #0
   19988:	mov	r7, #7
   1998c:	b	19994 <ftello64@plt+0x8108>
   19990:	ldr	r3, [r5]
   19994:	add	r3, r3, r2, lsl #3
   19998:	ldr	r6, [r3, #4]
   1999c:	uxtb	r1, r6
   199a0:	cmp	r1, #5
   199a4:	beq	199c4 <ftello64@plt+0x8138>
   199a8:	cmp	r1, #1
   199ac:	bne	199cc <ftello64@plt+0x8140>
   199b0:	ldrsb	r0, [r3]
   199b4:	cmn	r0, #1
   199b8:	bicle	r0, r6, #2097152	; 0x200000
   199bc:	strle	r0, [r3, #4]
   199c0:	b	199cc <ftello64@plt+0x8140>
   199c4:	bfi	r6, r7, #0, #8
   199c8:	str	r6, [r3, #4]
   199cc:	ldr	r0, [r5, #8]
   199d0:	add	r2, r2, #1
   199d4:	cmp	r2, r0
   199d8:	bcc	19990 <ftello64@plt+0x8104>
   199dc:	ldrb	r2, [r5, #88]	; 0x58
   199e0:	b	19654 <ftello64@plt+0x7dc8>
   199e4:	ldr	r5, [sp, #28]
   199e8:	b	19654 <ftello64@plt+0x7dc8>
   199ec:	ldr	r0, [sp, #8]
   199f0:	cmp	r0, #0
   199f4:	beq	19a04 <ftello64@plt+0x8178>
   199f8:	ldr	r0, [sp, #28]
   199fc:	add	r0, r0, #136	; 0x88
   19a00:	bl	11520 <pthread_mutex_destroy@plt>
   19a04:	ldr	r0, [sp, #28]
   19a08:	bl	1a0e0 <ftello64@plt+0x8854>
   19a0c:	mov	r0, #0
   19a10:	str	r0, [r7]
   19a14:	str	r0, [r7, #4]
   19a18:	b	18e40 <ftello64@plt+0x75b4>
   19a1c:	ldr	r7, [sp, #12]
   19a20:	mov	r0, #0
   19a24:	str	r0, [fp, #-48]	; 0xffffffd0
   19a28:	str	r0, [fp, #-44]	; 0xffffffd4
   19a2c:	mov	r0, #12
   19a30:	str	r0, [fp, #-32]	; 0xffffffe0
   19a34:	b	198d8 <ftello64@plt+0x804c>
   19a38:	bl	11868 <abort@plt>
   19a3c:	movw	r2, #2360	; 0x938
   19a40:	movt	r2, #4
   19a44:	ldr	r1, [r2]
   19a48:	str	r0, [r2]
   19a4c:	mov	r0, r1
   19a50:	bx	lr
   19a54:	push	{r4, r5, r6, sl, fp, lr}
   19a58:	add	fp, sp, #16
   19a5c:	ldr	r5, [r0, #16]
   19a60:	ldr	r6, [r0]
   19a64:	mov	r4, r0
   19a68:	mov	r1, #0
   19a6c:	mov	r2, #256	; 0x100
   19a70:	mov	r0, r5
   19a74:	bl	1176c <memset@plt>
   19a78:	ldr	r1, [r6, #36]	; 0x24
   19a7c:	mov	r0, r4
   19a80:	mov	r2, r5
   19a84:	bl	19af0 <ftello64@plt+0x8264>
   19a88:	ldr	r0, [r6, #36]	; 0x24
   19a8c:	ldr	r1, [r6, #40]	; 0x28
   19a90:	cmp	r0, r1
   19a94:	beq	19aa8 <ftello64@plt+0x821c>
   19a98:	mov	r0, r4
   19a9c:	mov	r2, r5
   19aa0:	bl	19af0 <ftello64@plt+0x8264>
   19aa4:	ldr	r0, [r6, #36]	; 0x24
   19aa8:	ldr	r1, [r6, #44]	; 0x2c
   19aac:	cmp	r0, r1
   19ab0:	beq	19ac4 <ftello64@plt+0x8238>
   19ab4:	mov	r0, r4
   19ab8:	mov	r2, r5
   19abc:	bl	19af0 <ftello64@plt+0x8264>
   19ac0:	ldr	r0, [r6, #36]	; 0x24
   19ac4:	ldr	r1, [r6, #48]	; 0x30
   19ac8:	cmp	r0, r1
   19acc:	beq	19adc <ftello64@plt+0x8250>
   19ad0:	mov	r0, r4
   19ad4:	mov	r2, r5
   19ad8:	bl	19af0 <ftello64@plt+0x8264>
   19adc:	ldrb	r0, [r4, #28]
   19ae0:	orr	r0, r0, #8
   19ae4:	strb	r0, [r4, #28]
   19ae8:	mov	r0, #0
   19aec:	pop	{r4, r5, r6, sl, fp, pc}
   19af0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19af4:	add	fp, sp, #28
   19af8:	sub	sp, sp, #316	; 0x13c
   19afc:	ldr	r8, [r0]
   19b00:	str	r0, [sp, #20]
   19b04:	mov	r3, #0
   19b08:	str	r2, [sp, #36]	; 0x24
   19b0c:	ldr	r0, [r8, #92]	; 0x5c
   19b10:	cmp	r0, #1
   19b14:	ldreq	r0, [sp, #20]
   19b18:	ldrbeq	r0, [r0, #14]
   19b1c:	ubfxeq	r3, r0, #6, #1
   19b20:	ldr	r0, [r1, #8]
   19b24:	cmp	r0, #1
   19b28:	blt	19ebc <ftello64@plt+0x8630>
   19b2c:	add	r0, sp, #40	; 0x28
   19b30:	mov	r4, #1
   19b34:	mov	r2, #0
   19b38:	str	r3, [sp, #32]
   19b3c:	str	r1, [sp, #12]
   19b40:	str	r8, [sp, #24]
   19b44:	add	r0, r0, #1
   19b48:	str	r0, [sp, #8]
   19b4c:	movw	r0, #1
   19b50:	movt	r0, #32
   19b54:	add	r0, r0, #254	; 0xfe
   19b58:	str	r0, [sp, #4]
   19b5c:	ldr	r0, [r1, #12]
   19b60:	str	r2, [sp, #16]
   19b64:	ldr	sl, [r0, r2, lsl #2]
   19b68:	ldr	r0, [r8]
   19b6c:	add	r1, r0, sl, lsl #3
   19b70:	ldrb	r5, [r1, #4]
   19b74:	sub	r1, r5, #1
   19b78:	cmp	r1, #6
   19b7c:	bhi	19ea4 <ftello64@plt+0x8618>
   19b80:	add	r2, pc, #0
   19b84:	ldr	pc, [r2, r1, lsl #2]
   19b88:	andeq	r9, r1, r4, lsr #23
   19b8c:	andeq	r9, r1, r4, asr #29
   19b90:			; <UNDEFINED> instruction: 0x00019cb4
   19b94:	andeq	r9, r1, r4, lsr #29
   19b98:	andeq	r9, r1, r4, asr #29
   19b9c:	andeq	r9, r1, r8, asr sp
   19ba0:	andeq	r9, r1, r4, asr #29
   19ba4:	ldrb	r5, [r0, sl, lsl #3]
   19ba8:	ldr	r0, [sp, #36]	; 0x24
   19bac:	cmp	r3, #0
   19bb0:	strb	r4, [r0, r5]
   19bb4:	beq	19bd0 <ftello64@plt+0x8344>
   19bb8:	bl	116b8 <__ctype_tolower_loc@plt>
   19bbc:	ldr	r0, [r0]
   19bc0:	ldr	r3, [sp, #32]
   19bc4:	ldr	r1, [sp, #36]	; 0x24
   19bc8:	ldr	r0, [r0, r5, lsl #2]
   19bcc:	strb	r4, [r1, r0]
   19bd0:	ldr	r0, [sp, #20]
   19bd4:	ldrb	r0, [r0, #14]
   19bd8:	tst	r0, #64	; 0x40
   19bdc:	beq	19ea4 <ftello64@plt+0x8618>
   19be0:	ldr	r0, [r8, #92]	; 0x5c
   19be4:	cmp	r0, #2
   19be8:	blt	19ea4 <ftello64@plt+0x8618>
   19bec:	ldr	r0, [r8]
   19bf0:	add	r1, sl, #1
   19bf4:	ldr	r5, [sp, #4]
   19bf8:	movw	r6, #1
   19bfc:	add	r9, sp, #40	; 0x28
   19c00:	mov	r7, #0
   19c04:	movt	r6, #32
   19c08:	ldrb	r0, [r0, sl, lsl #3]
   19c0c:	strb	r0, [sp, #40]	; 0x28
   19c10:	ldr	r0, [r8, #8]
   19c14:	cmp	r1, r0
   19c18:	ldr	r0, [sp, #8]
   19c1c:	bcs	19c5c <ftello64@plt+0x83d0>
   19c20:	ldr	r0, [sp, #8]
   19c24:	ldr	r1, [r8]
   19c28:	add	r1, r1, sl, lsl #3
   19c2c:	ldr	r2, [r1, #12]
   19c30:	and	r2, r2, r5
   19c34:	cmp	r2, r6
   19c38:	bne	19c5c <ftello64@plt+0x83d0>
   19c3c:	ldrb	r1, [r1, #8]
   19c40:	add	r3, sl, #2
   19c44:	strb	r1, [r0], #1
   19c48:	add	r1, sl, #1
   19c4c:	ldr	r2, [r8, #8]
   19c50:	mov	sl, r1
   19c54:	cmp	r3, r2
   19c58:	bcc	19c24 <ftello64@plt+0x8398>
   19c5c:	sub	r6, r0, r9
   19c60:	sub	r5, fp, #48	; 0x30
   19c64:	sub	r0, fp, #36	; 0x24
   19c68:	mov	r1, r9
   19c6c:	str	r7, [fp, #-44]	; 0xffffffd4
   19c70:	str	r7, [fp, #-48]	; 0xffffffd0
   19c74:	mov	r2, r6
   19c78:	mov	r3, r5
   19c7c:	bl	2c8dc <ftello64@plt+0x1b050>
   19c80:	cmp	r0, r6
   19c84:	bne	19dd4 <ftello64@plt+0x8548>
   19c88:	ldr	r0, [fp, #-36]	; 0xffffffdc
   19c8c:	bl	11598 <towlower@plt>
   19c90:	mov	r1, r0
   19c94:	mov	r0, r9
   19c98:	mov	r2, r5
   19c9c:	bl	114e4 <wcrtomb@plt>
   19ca0:	cmn	r0, #1
   19ca4:	ldrbne	r0, [sp, #40]	; 0x28
   19ca8:	ldrne	r1, [sp, #36]	; 0x24
   19cac:	strbne	r4, [r1, r0]
   19cb0:	b	19dd4 <ftello64@plt+0x8548>
   19cb4:	ldr	r5, [sp, #36]	; 0x24
   19cb8:	mov	r7, #0
   19cbc:	mov	r6, #0
   19cc0:	mov	r9, #0
   19cc4:	str	sl, [sp, #28]
   19cc8:	b	19cdc <ftello64@plt+0x8450>
   19ccc:	ldr	r0, [r8]
   19cd0:	add	r7, r7, #128	; 0x80
   19cd4:	add	r5, r5, #32
   19cd8:	add	r6, r6, #32
   19cdc:	ldr	r0, [r0, sl, lsl #3]
   19ce0:	mov	sl, #0
   19ce4:	ldr	r8, [r0, r9, lsl #2]
   19ce8:	tst	r8, r4, lsl sl
   19cec:	beq	19d34 <ftello64@plt+0x84a8>
   19cf0:	mov	r0, r5
   19cf4:	cmp	r3, #0
   19cf8:	strb	r4, [r0, sl]!
   19cfc:	beq	19d34 <ftello64@plt+0x84a8>
   19d00:	add	r1, r6, sl
   19d04:	add	r1, r1, #128	; 0x80
   19d08:	lsr	r1, r1, #7
   19d0c:	cmp	r1, #2
   19d10:	bhi	19d30 <ftello64@plt+0x84a4>
   19d14:	bl	116b8 <__ctype_tolower_loc@plt>
   19d18:	ldr	r0, [r0]
   19d1c:	ldr	r1, [sp, #36]	; 0x24
   19d20:	ldr	r3, [sp, #32]
   19d24:	add	r0, r0, r7
   19d28:	ldr	r0, [r0, sl, lsl #2]
   19d2c:	add	r0, r1, r0
   19d30:	strb	r4, [r0]
   19d34:	add	sl, sl, #1
   19d38:	cmp	sl, #32
   19d3c:	bne	19ce8 <ftello64@plt+0x845c>
   19d40:	ldr	r8, [sp, #24]
   19d44:	ldr	sl, [sp, #28]
   19d48:	add	r9, r9, #1
   19d4c:	cmp	r9, #8
   19d50:	bne	19ccc <ftello64@plt+0x8440>
   19d54:	b	19ea4 <ftello64@plt+0x8618>
   19d58:	ldr	r6, [r0, sl, lsl #3]
   19d5c:	ldr	r0, [r8, #92]	; 0x5c
   19d60:	cmp	r0, #2
   19d64:	blt	19ddc <ftello64@plt+0x8550>
   19d68:	ldr	r0, [r6, #36]	; 0x24
   19d6c:	cmp	r0, #0
   19d70:	bne	19d88 <ftello64@plt+0x84fc>
   19d74:	ldrb	r0, [r6, #16]
   19d78:	tst	r0, #1
   19d7c:	ldreq	r0, [r6, #32]
   19d80:	cmpeq	r0, #0
   19d84:	beq	19ddc <ftello64@plt+0x8550>
   19d88:	mov	r6, #0
   19d8c:	add	r5, sp, #40	; 0x28
   19d90:	sub	r7, fp, #48	; 0x30
   19d94:	strb	r6, [fp, #-48]	; 0xffffffd0
   19d98:	mov	r0, #0
   19d9c:	mov	r1, r7
   19da0:	mov	r2, #1
   19da4:	mov	r3, r5
   19da8:	str	r6, [sp, #44]	; 0x2c
   19dac:	str	r6, [sp, #40]	; 0x28
   19db0:	bl	2c8dc <ftello64@plt+0x1b050>
   19db4:	cmn	r0, #2
   19db8:	ldrb	r1, [fp, #-48]	; 0xffffffd0
   19dbc:	ldreq	r0, [sp, #36]	; 0x24
   19dc0:	strbeq	r4, [r0, r1]
   19dc4:	add	r0, r1, #1
   19dc8:	tst	r0, #255	; 0xff
   19dcc:	strb	r0, [fp, #-48]	; 0xffffffd0
   19dd0:	bne	19d98 <ftello64@plt+0x850c>
   19dd4:	ldr	r3, [sp, #32]
   19dd8:	b	19ea4 <ftello64@plt+0x8618>
   19ddc:	ldr	r0, [r6, #20]
   19de0:	cmp	r0, #1
   19de4:	blt	19ea4 <ftello64@plt+0x8618>
   19de8:	mov	r9, #0
   19dec:	mov	r0, #0
   19df0:	add	r7, sp, #40	; 0x28
   19df4:	sub	r2, fp, #48	; 0x30
   19df8:	str	r0, [fp, #-44]	; 0xffffffd4
   19dfc:	str	r0, [fp, #-48]	; 0xffffffd0
   19e00:	ldr	r0, [r6]
   19e04:	ldr	r1, [r0, r9, lsl #2]
   19e08:	mov	r0, r7
   19e0c:	bl	114e4 <wcrtomb@plt>
   19e10:	ldr	r3, [sp, #32]
   19e14:	cmn	r0, #1
   19e18:	beq	19e48 <ftello64@plt+0x85bc>
   19e1c:	ldrb	r5, [sp, #40]	; 0x28
   19e20:	ldr	r0, [sp, #36]	; 0x24
   19e24:	cmp	r3, #0
   19e28:	strb	r4, [r0, r5]
   19e2c:	beq	19e48 <ftello64@plt+0x85bc>
   19e30:	bl	116b8 <__ctype_tolower_loc@plt>
   19e34:	ldr	r0, [r0]
   19e38:	ldr	r3, [sp, #32]
   19e3c:	ldr	r1, [sp, #36]	; 0x24
   19e40:	ldr	r0, [r0, r5, lsl #2]
   19e44:	strb	r4, [r1, r0]
   19e48:	ldr	r0, [sp, #20]
   19e4c:	ldrb	r0, [r0, #14]
   19e50:	tst	r0, #64	; 0x40
   19e54:	beq	19e94 <ftello64@plt+0x8608>
   19e58:	ldr	r0, [r8, #92]	; 0x5c
   19e5c:	cmp	r0, #2
   19e60:	blt	19e94 <ftello64@plt+0x8608>
   19e64:	ldr	r0, [r6]
   19e68:	ldr	r0, [r0, r9, lsl #2]
   19e6c:	bl	11598 <towlower@plt>
   19e70:	mov	r1, r0
   19e74:	mov	r0, r7
   19e78:	sub	r2, fp, #48	; 0x30
   19e7c:	bl	114e4 <wcrtomb@plt>
   19e80:	cmn	r0, #1
   19e84:	ldr	r3, [sp, #32]
   19e88:	ldrbne	r0, [sp, #40]	; 0x28
   19e8c:	ldrne	r1, [sp, #36]	; 0x24
   19e90:	strbne	r4, [r1, r0]
   19e94:	ldr	r0, [r6, #20]
   19e98:	add	r9, r9, #1
   19e9c:	cmp	r9, r0
   19ea0:	blt	19dec <ftello64@plt+0x8560>
   19ea4:	ldr	r1, [sp, #12]
   19ea8:	ldr	r2, [sp, #16]
   19eac:	ldr	r0, [r1, #8]
   19eb0:	add	r2, r2, #1
   19eb4:	cmp	r2, r0
   19eb8:	blt	19b5c <ftello64@plt+0x82d0>
   19ebc:	sub	sp, fp, #28
   19ec0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ec4:	ldr	r0, [sp, #36]	; 0x24
   19ec8:	mov	r1, #1
   19ecc:	mov	r2, #256	; 0x100
   19ed0:	bl	1176c <memset@plt>
   19ed4:	cmp	r5, #2
   19ed8:	ldreq	r1, [sp, #20]
   19edc:	ldrbeq	r0, [r1, #28]
   19ee0:	orreq	r0, r0, #1
   19ee4:	strbeq	r0, [r1, #28]
   19ee8:	sub	sp, fp, #28
   19eec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ef0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   19ef4:	add	fp, sp, #24
   19ef8:	mov	r4, r0
   19efc:	mov	r0, #0
   19f00:	mov	r6, r2
   19f04:	mov	r8, r1
   19f08:	str	r0, [r4]
   19f0c:	str	r0, [r4, #4]
   19f10:	str	r0, [r4, #8]
   19f14:	mov	r0, #256	; 0x100
   19f18:	bl	2c294 <ftello64@plt+0x1aa08>
   19f1c:	cmp	r0, #0
   19f20:	str	r0, [r4, #16]
   19f24:	beq	19fd4 <ftello64@plt+0x8748>
   19f28:	movw	r0, #45820	; 0xb2fc
   19f2c:	tst	r6, #1
   19f30:	and	r1, r6, #2
   19f34:	movt	r0, #3
   19f38:	movweq	r0, #710	; 0x2c6
   19f3c:	movteq	r0, #257	; 0x101
   19f40:	tst	r6, #4
   19f44:	orr	r5, r0, r1, lsl #21
   19f48:	bne	19f5c <ftello64@plt+0x86d0>
   19f4c:	ldrb	r0, [r4, #28]
   19f50:	and	r0, r0, #127	; 0x7f
   19f54:	strb	r0, [r4, #28]
   19f58:	b	19f7c <ftello64@plt+0x86f0>
   19f5c:	ldrb	r0, [r4, #28]
   19f60:	mvn	r1, #127	; 0x7f
   19f64:	orr	r0, r0, r1
   19f68:	movw	r1, #45758	; 0xb2be
   19f6c:	movt	r1, #323	; 0x143
   19f70:	strb	r0, [r4, #28]
   19f74:	and	r1, r5, r1
   19f78:	orr	r5, r1, #256	; 0x100
   19f7c:	and	r1, r6, #8
   19f80:	and	r0, r0, #239	; 0xef
   19f84:	mov	r7, #0
   19f88:	orr	r0, r0, r1, lsl #1
   19f8c:	str	r7, [r4, #20]
   19f90:	strb	r0, [r4, #28]
   19f94:	mov	r0, r8
   19f98:	bl	11718 <strlen@plt>
   19f9c:	mov	r2, r0
   19fa0:	mov	r0, r4
   19fa4:	mov	r1, r8
   19fa8:	mov	r3, r5
   19fac:	bl	18590 <ftello64@plt+0x6d04>
   19fb0:	mov	r5, r0
   19fb4:	cmp	r0, #16
   19fb8:	movweq	r5, #8
   19fbc:	cmp	r5, #0
   19fc0:	bne	19fe0 <ftello64@plt+0x8754>
   19fc4:	mov	r0, r4
   19fc8:	bl	19a54 <ftello64@plt+0x81c8>
   19fcc:	mov	r0, r7
   19fd0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19fd4:	mov	r7, #12
   19fd8:	mov	r0, r7
   19fdc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19fe0:	ldr	r0, [r4, #16]
   19fe4:	bl	15c2c <ftello64@plt+0x43a0>
   19fe8:	mov	r0, r5
   19fec:	str	r7, [r4, #16]
   19ff0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   19ff4:	push	{r4, r5, r6, r7, fp, lr}
   19ff8:	add	fp, sp, #16
   19ffc:	cmp	r0, #17
   1a000:	bcs	1a074 <ftello64@plt+0x87e8>
   1a004:	movw	r1, #61560	; 0xf078
   1a008:	mov	r4, r2
   1a00c:	mov	r2, #5
   1a010:	mov	r5, r3
   1a014:	movt	r1, #2
   1a018:	ldr	r0, [r1, r0, lsl #2]
   1a01c:	movw	r1, #61176	; 0xeef8
   1a020:	movt	r1, #2
   1a024:	add	r1, r1, r0
   1a028:	mov	r0, #0
   1a02c:	bl	115c8 <dcgettext@plt>
   1a030:	mov	r6, r0
   1a034:	bl	11718 <strlen@plt>
   1a038:	add	r7, r0, #1
   1a03c:	cmp	r5, #0
   1a040:	beq	1a05c <ftello64@plt+0x87d0>
   1a044:	cmp	r7, r5
   1a048:	mov	r2, r7
   1a04c:	bhi	1a064 <ftello64@plt+0x87d8>
   1a050:	mov	r0, r4
   1a054:	mov	r1, r6
   1a058:	bl	11580 <memcpy@plt>
   1a05c:	mov	r0, r7
   1a060:	pop	{r4, r5, r6, r7, fp, pc}
   1a064:	sub	r2, r5, #1
   1a068:	mov	r0, #0
   1a06c:	strb	r0, [r4, r2]
   1a070:	b	1a050 <ftello64@plt+0x87c4>
   1a074:	bl	11868 <abort@plt>
   1a078:	push	{r4, r5, fp, lr}
   1a07c:	add	fp, sp, #8
   1a080:	ldr	r5, [r0]
   1a084:	mov	r4, r0
   1a088:	cmp	r5, #0
   1a08c:	beq	1a0b8 <ftello64@plt+0x882c>
   1a090:	movw	r0, #0
   1a094:	movw	r1, #0
   1a098:	movt	r0, #0
   1a09c:	movt	r1, #0
   1a0a0:	orrs	r0, r1, r0
   1a0a4:	beq	1a0b0 <ftello64@plt+0x8824>
   1a0a8:	add	r0, r5, #136	; 0x88
   1a0ac:	bl	11520 <pthread_mutex_destroy@plt>
   1a0b0:	mov	r0, r5
   1a0b4:	bl	1a0e0 <ftello64@plt+0x8854>
   1a0b8:	mov	r5, #0
   1a0bc:	str	r5, [r4]
   1a0c0:	str	r5, [r4, #4]
   1a0c4:	ldr	r0, [r4, #16]
   1a0c8:	bl	15c2c <ftello64@plt+0x43a0>
   1a0cc:	str	r5, [r4, #16]
   1a0d0:	ldr	r0, [r4, #20]
   1a0d4:	bl	15c2c <ftello64@plt+0x43a0>
   1a0d8:	str	r5, [r4, #20]
   1a0dc:	pop	{r4, r5, fp, pc}
   1a0e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a0e4:	add	fp, sp, #28
   1a0e8:	sub	sp, sp, #4
   1a0ec:	mov	sl, r0
   1a0f0:	ldr	r0, [r0]
   1a0f4:	cmp	r0, #0
   1a0f8:	ldrne	r1, [sl, #8]
   1a0fc:	cmpne	r1, #0
   1a100:	beq	1a178 <ftello64@plt+0x88ec>
   1a104:	movw	r7, #255	; 0xff
   1a108:	mov	r6, #0
   1a10c:	movt	r7, #4
   1a110:	b	1a118 <ftello64@plt+0x888c>
   1a114:	ldr	r0, [sl]
   1a118:	add	r1, r0, r6, lsl #3
   1a11c:	ldr	r1, [r1, #4]
   1a120:	and	r1, r1, r7
   1a124:	cmp	r1, #3
   1a128:	beq	1a160 <ftello64@plt+0x88d4>
   1a12c:	cmp	r1, #6
   1a130:	bne	1a168 <ftello64@plt+0x88dc>
   1a134:	ldr	r5, [r0, r6, lsl #3]
   1a138:	ldr	r0, [r5]
   1a13c:	bl	15c2c <ftello64@plt+0x43a0>
   1a140:	ldr	r0, [r5, #4]
   1a144:	bl	15c2c <ftello64@plt+0x43a0>
   1a148:	ldr	r0, [r5, #8]
   1a14c:	bl	15c2c <ftello64@plt+0x43a0>
   1a150:	ldr	r0, [r5, #12]
   1a154:	bl	15c2c <ftello64@plt+0x43a0>
   1a158:	mov	r0, r5
   1a15c:	b	1a164 <ftello64@plt+0x88d8>
   1a160:	ldr	r0, [r0, r6, lsl #3]
   1a164:	bl	15c2c <ftello64@plt+0x43a0>
   1a168:	ldr	r0, [sl, #8]
   1a16c:	add	r6, r6, #1
   1a170:	cmp	r6, r0
   1a174:	bcc	1a114 <ftello64@plt+0x8888>
   1a178:	ldr	r0, [sl, #12]
   1a17c:	bl	15c2c <ftello64@plt+0x43a0>
   1a180:	ldr	r0, [sl, #8]
   1a184:	cmp	r0, #0
   1a188:	beq	1a1f4 <ftello64@plt+0x8968>
   1a18c:	add	r7, sl, #20
   1a190:	add	r8, sl, #28
   1a194:	add	r9, sl, #24
   1a198:	mov	r5, #0
   1a19c:	mov	r6, #8
   1a1a0:	ldr	r0, [r9]
   1a1a4:	cmp	r0, #0
   1a1a8:	beq	1a1b4 <ftello64@plt+0x8928>
   1a1ac:	ldr	r0, [r0, r6]
   1a1b0:	bl	15c2c <ftello64@plt+0x43a0>
   1a1b4:	ldr	r0, [r8]
   1a1b8:	cmp	r0, #0
   1a1bc:	beq	1a1c8 <ftello64@plt+0x893c>
   1a1c0:	ldr	r0, [r0, r6]
   1a1c4:	bl	15c2c <ftello64@plt+0x43a0>
   1a1c8:	ldr	r0, [r7]
   1a1cc:	cmp	r0, #0
   1a1d0:	beq	1a1dc <ftello64@plt+0x8950>
   1a1d4:	ldr	r0, [r0, r6]
   1a1d8:	bl	15c2c <ftello64@plt+0x43a0>
   1a1dc:	ldr	r0, [sl, #8]
   1a1e0:	add	r5, r5, #1
   1a1e4:	add	r6, r6, #12
   1a1e8:	cmp	r5, r0
   1a1ec:	bcc	1a1a0 <ftello64@plt+0x8914>
   1a1f0:	b	1a200 <ftello64@plt+0x8974>
   1a1f4:	add	r8, sl, #28
   1a1f8:	add	r9, sl, #24
   1a1fc:	add	r7, sl, #20
   1a200:	ldr	r0, [r7]
   1a204:	bl	15c2c <ftello64@plt+0x43a0>
   1a208:	ldr	r0, [r9]
   1a20c:	bl	15c2c <ftello64@plt+0x43a0>
   1a210:	ldr	r0, [r8]
   1a214:	bl	15c2c <ftello64@plt+0x43a0>
   1a218:	ldr	r0, [sl]
   1a21c:	bl	15c2c <ftello64@plt+0x43a0>
   1a220:	ldr	r5, [sl, #32]
   1a224:	cmp	r5, #0
   1a228:	beq	1a288 <ftello64@plt+0x89fc>
   1a22c:	mov	r6, #0
   1a230:	b	1a23c <ftello64@plt+0x89b0>
   1a234:	ldr	r5, [sl, #32]
   1a238:	add	r6, r6, #1
   1a23c:	add	r0, r6, r6, lsl #1
   1a240:	ldr	r0, [r5, r0, lsl #2]!
   1a244:	add	r7, r5, #8
   1a248:	cmp	r0, #1
   1a24c:	blt	1a270 <ftello64@plt+0x89e4>
   1a250:	mov	r4, #0
   1a254:	ldr	r0, [r7]
   1a258:	ldr	r0, [r0, r4, lsl #2]
   1a25c:	bl	1d63c <ftello64@plt+0xbdb0>
   1a260:	ldr	r0, [r5]
   1a264:	add	r4, r4, #1
   1a268:	cmp	r4, r0
   1a26c:	blt	1a254 <ftello64@plt+0x89c8>
   1a270:	ldr	r0, [r7]
   1a274:	bl	15c2c <ftello64@plt+0x43a0>
   1a278:	ldr	r0, [sl, #68]	; 0x44
   1a27c:	cmp	r6, r0
   1a280:	bcc	1a234 <ftello64@plt+0x89a8>
   1a284:	ldr	r5, [sl, #32]
   1a288:	mov	r0, r5
   1a28c:	bl	15c2c <ftello64@plt+0x43a0>
   1a290:	ldr	r0, [sl, #60]	; 0x3c
   1a294:	movw	r1, #61628	; 0xf0bc
   1a298:	movt	r1, #2
   1a29c:	cmp	r0, r1
   1a2a0:	beq	1a2a8 <ftello64@plt+0x8a1c>
   1a2a4:	bl	15c2c <ftello64@plt+0x43a0>
   1a2a8:	ldr	r0, [sl, #132]	; 0x84
   1a2ac:	bl	15c2c <ftello64@plt+0x43a0>
   1a2b0:	mov	r0, sl
   1a2b4:	sub	sp, fp, #28
   1a2b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a2bc:	b	15c2c <ftello64@plt+0x43a0>
   1a2c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a2c4:	add	fp, sp, #28
   1a2c8:	sub	sp, sp, #28
   1a2cc:	ldr	sl, [fp, #8]
   1a2d0:	mov	r7, #2
   1a2d4:	cmp	sl, #7
   1a2d8:	bhi	1a3ac <ftello64@plt+0x8b20>
   1a2dc:	mov	r5, r0
   1a2e0:	ldr	r0, [r0]
   1a2e4:	mov	r6, r3
   1a2e8:	mov	r9, r2
   1a2ec:	mov	r4, r1
   1a2f0:	tst	sl, #4
   1a2f4:	str	r0, [sp, #24]
   1a2f8:	bne	1a310 <ftello64@plt+0x8a84>
   1a2fc:	mov	r0, r4
   1a300:	bl	11718 <strlen@plt>
   1a304:	mov	r7, r0
   1a308:	mov	r8, #0
   1a30c:	b	1a318 <ftello64@plt+0x8a8c>
   1a310:	ldr	r8, [r6]
   1a314:	ldr	r7, [r6, #4]
   1a318:	movw	r0, #0
   1a31c:	movw	r1, #0
   1a320:	movt	r0, #0
   1a324:	movt	r1, #0
   1a328:	orrs	r0, r1, r0
   1a32c:	str	r0, [sp, #20]
   1a330:	beq	1a340 <ftello64@plt+0x8ab4>
   1a334:	ldr	r0, [sp, #24]
   1a338:	add	r0, r0, #136	; 0x88
   1a33c:	bl	1155c <pthread_mutex_lock@plt>
   1a340:	ldrb	r0, [r5, #28]
   1a344:	tst	r0, #16
   1a348:	bne	1a35c <ftello64@plt+0x8ad0>
   1a34c:	str	r7, [sp]
   1a350:	stmib	sp, {r7, r9}
   1a354:	str	r6, [sp, #12]
   1a358:	b	1a370 <ftello64@plt+0x8ae4>
   1a35c:	mov	r0, #0
   1a360:	str	r7, [sp]
   1a364:	str	r7, [sp, #4]
   1a368:	str	r0, [sp, #8]
   1a36c:	str	r0, [sp, #12]
   1a370:	mov	r0, r5
   1a374:	mov	r1, r4
   1a378:	mov	r2, r7
   1a37c:	mov	r3, r8
   1a380:	str	sl, [sp, #16]
   1a384:	bl	1a3b8 <ftello64@plt+0x8b2c>
   1a388:	mov	r7, r0
   1a38c:	ldr	r0, [sp, #20]
   1a390:	cmp	r0, #0
   1a394:	beq	1a3a4 <ftello64@plt+0x8b18>
   1a398:	ldr	r0, [sp, #24]
   1a39c:	add	r0, r0, #136	; 0x88
   1a3a0:	bl	114a8 <pthread_mutex_unlock@plt>
   1a3a4:	cmp	r7, #0
   1a3a8:	movwne	r7, #1
   1a3ac:	mov	r0, r7
   1a3b0:	sub	sp, fp, #28
   1a3b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a3b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a3bc:	add	fp, sp, #28
   1a3c0:	sub	sp, sp, #412	; 0x19c
   1a3c4:	ldr	r8, [r0]
   1a3c8:	str	r2, [sp, #68]	; 0x44
   1a3cc:	str	r1, [sp, #100]	; 0x64
   1a3d0:	mov	sl, r0
   1a3d4:	add	r0, sp, #104	; 0x68
   1a3d8:	mov	r1, #0
   1a3dc:	mov	r2, #136	; 0x88
   1a3e0:	mov	r6, r3
   1a3e4:	mov	r4, #0
   1a3e8:	bl	1176c <memset@plt>
   1a3ec:	str	r8, [sp, #188]	; 0xbc
   1a3f0:	ldr	r0, [fp, #8]
   1a3f4:	mov	ip, #0
   1a3f8:	ldr	r1, [sl, #16]
   1a3fc:	cmp	r1, #0
   1a400:	beq	1a41c <ftello64@plt+0x8b90>
   1a404:	ldrb	r2, [sl, #28]
   1a408:	and	r2, r2, #9
   1a40c:	cmp	r2, #8
   1a410:	movne	r1, #0
   1a414:	subs	ip, r6, r0
   1a418:	movne	ip, r1
   1a41c:	ldr	r2, [sl, #24]
   1a420:	ldr	r7, [fp, #16]
   1a424:	ldr	r1, [sl, #8]
   1a428:	mov	r9, #1
   1a42c:	mvn	r3, r2
   1a430:	cmp	r2, r7
   1a434:	addcc	r4, r3, r7
   1a438:	cmp	r1, #0
   1a43c:	str	r4, [sp, #32]
   1a440:	beq	1ce10 <ftello64@plt+0xb584>
   1a444:	ldr	r1, [r8, #36]	; 0x24
   1a448:	cmp	r1, #0
   1a44c:	ldrne	r2, [r8, #40]	; 0x28
   1a450:	cmpne	r2, #0
   1a454:	beq	1ce10 <ftello64@plt+0xb584>
   1a458:	ldr	r3, [r8, #44]	; 0x2c
   1a45c:	cmp	r3, #0
   1a460:	ldrne	r7, [r8, #48]	; 0x30
   1a464:	cmpne	r7, #0
   1a468:	beq	1ce10 <ftello64@plt+0xb584>
   1a46c:	ldr	r1, [r1, #8]
   1a470:	ldr	r7, [sl, #20]
   1a474:	cmp	r1, #0
   1a478:	bne	1a488 <ftello64@plt+0x8bfc>
   1a47c:	ldr	r1, [r2, #8]
   1a480:	cmp	r1, #0
   1a484:	beq	1c010 <ftello64@plt+0xa784>
   1a488:	str	r0, [sp, #76]	; 0x4c
   1a48c:	ldr	r0, [sp, #32]
   1a490:	ldr	r1, [fp, #16]
   1a494:	subs	lr, r1, r0
   1a498:	mov	r0, #1
   1a49c:	str	r0, [sp, #44]	; 0x2c
   1a4a0:	bne	1a4b4 <ftello64@plt+0x8c28>
   1a4a4:	ldr	r0, [r8, #76]	; 0x4c
   1a4a8:	cmp	r0, #0
   1a4ac:	movwne	r0, #1
   1a4b0:	str	r0, [sp, #44]	; 0x2c
   1a4b4:	ldr	r0, [sl, #12]
   1a4b8:	ldr	r2, [r8, #92]	; 0x5c
   1a4bc:	ldr	r3, [sp, #100]	; 0x64
   1a4c0:	ldr	r1, [r8, #8]
   1a4c4:	str	r7, [sp, #168]	; 0xa8
   1a4c8:	str	sl, [sp, #80]	; 0x50
   1a4cc:	str	r3, [sp, #104]	; 0x68
   1a4d0:	str	r2, [sp, #184]	; 0xb8
   1a4d4:	ubfx	r3, r0, #22, #1
   1a4d8:	and	r0, r0, #4194304	; 0x400000
   1a4dc:	ldr	r4, [sp, #68]	; 0x44
   1a4e0:	add	r5, r1, #1
   1a4e4:	orrs	sl, r7, r0
   1a4e8:	strb	r3, [sp, #176]	; 0xb0
   1a4ec:	add	r3, sp, #104	; 0x68
   1a4f0:	movwne	sl, #1
   1a4f4:	add	r3, r3, #44	; 0x2c
   1a4f8:	cmp	r2, r5
   1a4fc:	strb	sl, [sp, #179]	; 0xb3
   1a500:	movgt	r5, r2
   1a504:	ldrb	r0, [r8, #88]	; 0x58
   1a508:	vdup.32	q8, r4
   1a50c:	vst1.32	{d16-d17}, [r3]
   1a510:	ubfx	r3, r0, #3, #1
   1a514:	strb	r3, [sp, #178]	; 0xb2
   1a518:	ubfx	r0, r0, #2, #1
   1a51c:	str	r8, [sp, #96]	; 0x60
   1a520:	str	ip, [sp, #88]	; 0x58
   1a524:	str	r7, [sp, #84]	; 0x54
   1a528:	strb	r0, [sp, #177]	; 0xb1
   1a52c:	add	r0, r4, #1
   1a530:	cmp	r0, r5
   1a534:	movlt	r5, r0
   1a538:	cmp	r2, #2
   1a53c:	blt	1a578 <ftello64@plt+0x8cec>
   1a540:	mov	r9, #12
   1a544:	cmn	r5, #-1073741823	; 0xc0000001
   1a548:	bhi	1cdbc <ftello64@plt+0xb530>
   1a54c:	lsl	r1, r5, #2
   1a550:	mov	r0, #0
   1a554:	mov	r4, lr
   1a558:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1a55c:	ldr	r7, [sp, #84]	; 0x54
   1a560:	ldr	ip, [sp, #88]	; 0x58
   1a564:	cmp	r0, #0
   1a568:	beq	1cdbc <ftello64@plt+0xb530>
   1a56c:	ldr	r8, [sp, #96]	; 0x60
   1a570:	mov	lr, r4
   1a574:	str	r0, [sp, #112]	; 0x70
   1a578:	cmp	sl, #0
   1a57c:	ldr	sl, [sp, #80]	; 0x50
   1a580:	mov	r4, #1
   1a584:	beq	1a5b4 <ftello64@plt+0x8d28>
   1a588:	mov	r0, #0
   1a58c:	mov	r1, r5
   1a590:	mov	r9, lr
   1a594:	mov	r4, #0
   1a598:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1a59c:	cmp	r0, #0
   1a5a0:	beq	1cbe8 <ftello64@plt+0xb35c>
   1a5a4:	ldr	ip, [sp, #88]	; 0x58
   1a5a8:	ldr	r7, [sp, #84]	; 0x54
   1a5ac:	mov	lr, r9
   1a5b0:	str	r0, [sp, #108]	; 0x6c
   1a5b4:	add	r1, r8, #96	; 0x60
   1a5b8:	str	r5, [sp, #140]	; 0x8c
   1a5bc:	ldr	r0, [fp, #12]
   1a5c0:	cmp	r4, #0
   1a5c4:	str	r1, [sp, #172]	; 0xac
   1a5c8:	ldrb	r1, [r8, #88]	; 0x58
   1a5cc:	ubfx	r1, r1, #4, #1
   1a5d0:	strb	r1, [sp, #182]	; 0xb6
   1a5d4:	mov	r1, #0
   1a5d8:	beq	1a5f4 <ftello64@plt+0x8d68>
   1a5dc:	ldr	r1, [sp, #100]	; 0x64
   1a5e0:	str	r1, [sp, #108]	; 0x6c
   1a5e4:	ldr	r1, [r8, #92]	; 0x5c
   1a5e8:	cmp	r1, #1
   1a5ec:	ldr	r1, [sp, #68]	; 0x44
   1a5f0:	movwgt	r1, #0
   1a5f4:	str	r1, [sp, #136]	; 0x88
   1a5f8:	str	r1, [sp, #132]	; 0x84
   1a5fc:	str	r0, [sp, #160]	; 0xa0
   1a600:	str	r0, [sp, #156]	; 0x9c
   1a604:	str	lr, [sp, #92]	; 0x5c
   1a608:	ldrb	r0, [sl, #28]
   1a60c:	lsr	r0, r0, #7
   1a610:	strb	r0, [sp, #181]	; 0xb5
   1a614:	mvn	r0, #0
   1a618:	ldr	r8, [r8, #76]	; 0x4c
   1a61c:	str	r0, [sp, #196]	; 0xc4
   1a620:	ldr	r0, [fp, #24]
   1a624:	lsl	sl, r8, #1
   1a628:	cmp	r8, #1
   1a62c:	str	r0, [sp, #192]	; 0xc0
   1a630:	blt	1a688 <ftello64@plt+0x8dfc>
   1a634:	movw	r0, #43690	; 0xaaaa
   1a638:	mov	r9, #12
   1a63c:	movt	r0, #2730	; 0xaaa
   1a640:	cmp	sl, r0
   1a644:	bhi	1cdbc <ftello64@plt+0xb530>
   1a648:	add	r0, r8, r8, lsl #1
   1a64c:	mov	r4, r5
   1a650:	lsl	r0, r0, #4
   1a654:	bl	2c294 <ftello64@plt+0x1aa08>
   1a658:	mov	r5, r0
   1a65c:	str	r0, [sp, #220]	; 0xdc
   1a660:	lsl	r0, r8, #3
   1a664:	bl	2c294 <ftello64@plt+0x1aa08>
   1a668:	cmp	r0, #0
   1a66c:	str	r0, [sp, #236]	; 0xec
   1a670:	beq	1cdbc <ftello64@plt+0xb530>
   1a674:	add	lr, sp, #84	; 0x54
   1a678:	cmp	r5, #0
   1a67c:	mov	r5, r4
   1a680:	ldm	lr, {r7, ip, lr}
   1a684:	beq	1cdbc <ftello64@plt+0xb530>
   1a688:	mov	r0, #1
   1a68c:	cmp	lr, #1
   1a690:	str	r0, [sp, #224]	; 0xe0
   1a694:	str	sl, [sp, #216]	; 0xd8
   1a698:	str	sl, [sp, #232]	; 0xe8
   1a69c:	bhi	1a6b0 <ftello64@plt+0x8e24>
   1a6a0:	ldr	r0, [sp, #96]	; 0x60
   1a6a4:	ldrb	r0, [r0, #88]	; 0x58
   1a6a8:	tst	r0, #2
   1a6ac:	beq	1a6dc <ftello64@plt+0x8e50>
   1a6b0:	mov	r9, #12
   1a6b4:	cmn	r5, #-1073741822	; 0xc0000002
   1a6b8:	bhi	1cdbc <ftello64@plt+0xb530>
   1a6bc:	mov	r0, #4
   1a6c0:	add	r0, r0, r5, lsl #2
   1a6c4:	bl	2c294 <ftello64@plt+0x1aa08>
   1a6c8:	ldr	r7, [sp, #84]	; 0x54
   1a6cc:	ldr	ip, [sp, #88]	; 0x58
   1a6d0:	cmp	r0, #0
   1a6d4:	str	r0, [sp, #204]	; 0xcc
   1a6d8:	beq	1cdbc <ftello64@plt+0xb530>
   1a6dc:	ldr	r1, [fp, #24]
   1a6e0:	ldr	r2, [sp, #76]	; 0x4c
   1a6e4:	str	r6, [fp, #-200]	; 0xffffff38
   1a6e8:	mov	r8, #1
   1a6ec:	mov	r5, r6
   1a6f0:	mov	r0, #4
   1a6f4:	tst	r1, #1
   1a6f8:	mov	r1, #4
   1a6fc:	mov	r4, r2
   1a700:	movweq	r1, #6
   1a704:	cmp	r2, r6
   1a708:	str	r1, [sp, #164]	; 0xa4
   1a70c:	ldr	r1, [sp, #96]	; 0x60
   1a710:	mvnlt	r8, #0
   1a714:	movlt	r4, r6
   1a718:	movlt	r5, r2
   1a71c:	cmp	ip, #0
   1a720:	ldr	r1, [r1, #92]	; 0x5c
   1a724:	str	r1, [sp, #60]	; 0x3c
   1a728:	beq	1a76c <ftello64@plt+0x8ee0>
   1a72c:	cmp	r1, #1
   1a730:	beq	1a750 <ftello64@plt+0x8ec4>
   1a734:	ldr	r0, [sp, #80]	; 0x50
   1a738:	ldr	r0, [r0, #12]
   1a73c:	and	r0, r0, #4194304	; 0x400000
   1a740:	orr	r0, r7, r0
   1a744:	clz	r0, r0
   1a748:	lsr	r0, r0, #5
   1a74c:	lsl	r0, r0, #2
   1a750:	cmp	r7, #0
   1a754:	mov	r1, r7
   1a758:	movwne	r1, #1
   1a75c:	cmp	r2, r6
   1a760:	orrge	r1, r1, #2
   1a764:	orr	r0, r1, r0
   1a768:	b	1a770 <ftello64@plt+0x8ee4>
   1a76c:	mov	r0, #8
   1a770:	add	r1, sp, #104	; 0x68
   1a774:	cmp	r2, r6
   1a778:	sub	r0, r0, #4
   1a77c:	str	r4, [sp, #52]	; 0x34
   1a780:	str	r5, [sp, #48]	; 0x30
   1a784:	str	r8, [sp, #64]	; 0x40
   1a788:	add	r1, r1, #32
   1a78c:	str	r0, [sp, #76]	; 0x4c
   1a790:	str	r1, [sp, #24]
   1a794:	sub	r1, fp, #200	; 0xc8
   1a798:	movwlt	r1, #0
   1a79c:	cmp	r1, #0
   1a7a0:	str	r1, [sp, #36]	; 0x24
   1a7a4:	movwne	r1, #1
   1a7a8:	str	r1, [sp, #40]	; 0x28
   1a7ac:	sub	r1, fp, #192	; 0xc0
   1a7b0:	add	r1, r1, #16
   1a7b4:	str	r1, [sp, #28]
   1a7b8:	b	1ae88 <ftello64@plt+0x95fc>
   1a7bc:	mov	r1, #0
   1a7c0:	sub	r0, fp, #188	; 0xbc
   1a7c4:	str	r8, [fp, #-192]	; 0xffffff40
   1a7c8:	stm	r0, {r1, r6, sl}
   1a7cc:	ldr	r0, [sp, #28]
   1a7d0:	str	r1, [r0]
   1a7d4:	str	r1, [r0, #4]
   1a7d8:	str	r1, [r0, #8]
   1a7dc:	add	r0, sp, #104	; 0x68
   1a7e0:	sub	r1, fp, #192	; 0xc0
   1a7e4:	bl	27f30 <ftello64@plt+0x166a4>
   1a7e8:	mov	r9, r0
   1a7ec:	mov	r0, #0
   1a7f0:	bl	15c2c <ftello64@plt+0x43a0>
   1a7f4:	cmp	r9, #0
   1a7f8:	bne	1a8f8 <ftello64@plt+0x906c>
   1a7fc:	ldr	r0, [r8]
   1a800:	mov	r4, #0
   1a804:	cmp	r0, #0
   1a808:	beq	1acb8 <ftello64@plt+0x942c>
   1a80c:	b	1be38 <ftello64@plt+0xa5ac>
   1a810:	mov	r9, r0
   1a814:	b	1be28 <ftello64@plt+0xa59c>
   1a818:	sxtb	r0, r0
   1a81c:	cmn	r0, #1
   1a820:	ble	1a878 <ftello64@plt+0x8fec>
   1a824:	ldr	r0, [sp, #44]	; 0x2c
   1a828:	mov	lr, #1
   1a82c:	mov	r9, sl
   1a830:	cmp	r0, #0
   1a834:	bne	1b204 <ftello64@plt+0x9978>
   1a838:	mov	r9, sl
   1a83c:	ldr	r8, [sp, #64]	; 0x40
   1a840:	mov	sl, r5
   1a844:	cmn	r9, #1
   1a848:	beq	1accc <ftello64@plt+0x9440>
   1a84c:	b	1bb10 <ftello64@plt+0xa284>
   1a850:	ldr	r0, [r8, #8]
   1a854:	cmp	r0, #1
   1a858:	blt	1adfc <ftello64@plt+0x9570>
   1a85c:	ldr	r4, [sp, #188]	; 0xbc
   1a860:	mov	r9, #0
   1a864:	b	1ad68 <ftello64@plt+0x94dc>
   1a868:	ldr	r0, [sp, #192]	; 0xc0
   1a86c:	and	r0, r0, #2
   1a870:	eor	r3, r0, #10
   1a874:	b	1bb90 <ftello64@plt+0xa304>
   1a878:	cmn	sl, #1
   1a87c:	ble	1a8bc <ftello64@plt+0x9030>
   1a880:	ldr	r0, [sp, #152]	; 0x98
   1a884:	cmp	r0, sl
   1a888:	beq	1ae40 <ftello64@plt+0x95b4>
   1a88c:	ldr	r0, [sp, #184]	; 0xb8
   1a890:	cmp	r0, #2
   1a894:	blt	1a8c4 <ftello64@plt+0x9038>
   1a898:	ldr	r0, [sp, #112]	; 0x70
   1a89c:	mov	r1, sl
   1a8a0:	ldr	r4, [r0, r1, lsl #2]
   1a8a4:	cmn	r4, #1
   1a8a8:	bne	1a940 <ftello64@plt+0x90b4>
   1a8ac:	sub	r2, r1, #1
   1a8b0:	cmp	r1, #0
   1a8b4:	mov	r1, r2
   1a8b8:	bgt	1a8a0 <ftello64@plt+0x9014>
   1a8bc:	ldr	r3, [sp, #164]	; 0xa4
   1a8c0:	b	1a964 <ftello64@plt+0x90d8>
   1a8c4:	ldr	r0, [sp, #108]	; 0x6c
   1a8c8:	ldr	r1, [sp, #172]	; 0xac
   1a8cc:	mov	r3, #1
   1a8d0:	ldrb	r0, [r0, sl]
   1a8d4:	ubfx	r2, r0, #5, #3
   1a8d8:	ldr	r1, [r1, r2, lsl #2]
   1a8dc:	and	r2, r0, #31
   1a8e0:	tst	r1, r3, lsl r2
   1a8e4:	bne	1a964 <ftello64@plt+0x90d8>
   1a8e8:	mov	r3, #0
   1a8ec:	cmp	r0, #10
   1a8f0:	beq	1a958 <ftello64@plt+0x90cc>
   1a8f4:	b	1a964 <ftello64@plt+0x90d8>
   1a8f8:	mov	r0, #0
   1a8fc:	str	r0, [sp, #56]	; 0x38
   1a900:	b	1ad0c <ftello64@plt+0x9480>
   1a904:	mov	r0, r4
   1a908:	bl	1173c <iswalnum@plt>
   1a90c:	mov	r3, #1
   1a910:	cmp	r4, #95	; 0x5f
   1a914:	beq	1bc04 <ftello64@plt+0xa378>
   1a918:	cmp	r0, #0
   1a91c:	beq	1bbec <ftello64@plt+0xa360>
   1a920:	b	1bc04 <ftello64@plt+0xa378>
   1a924:	mov	r0, r5
   1a928:	bl	1173c <iswalnum@plt>
   1a92c:	cmp	r5, #95	; 0x5f
   1a930:	beq	1b1b8 <ftello64@plt+0x992c>
   1a934:	cmp	r0, #0
   1a938:	beq	1b11c <ftello64@plt+0x9890>
   1a93c:	b	1b1b8 <ftello64@plt+0x992c>
   1a940:	ldrb	r0, [sp, #182]	; 0xb6
   1a944:	cmp	r0, #0
   1a948:	bne	1ae50 <ftello64@plt+0x95c4>
   1a94c:	mov	r3, #0
   1a950:	cmp	r4, #10
   1a954:	bne	1a964 <ftello64@plt+0x90d8>
   1a958:	ldrb	r3, [sp, #181]	; 0xb5
   1a95c:	cmp	r3, #0
   1a960:	movwne	r3, #2
   1a964:	ldr	r0, [r8, #8]
   1a968:	cmp	r0, #1
   1a96c:	blt	1aa18 <ftello64@plt+0x918c>
   1a970:	ldr	r6, [sp, #188]	; 0xbc
   1a974:	str	r7, [sp, #16]
   1a978:	ldr	r7, [r8, #12]
   1a97c:	str	sl, [sp, #20]
   1a980:	and	ip, r3, #8
   1a984:	and	sl, r3, #2
   1a988:	and	r3, r3, #1
   1a98c:	mov	r2, #0
   1a990:	ldr	r6, [r6]
   1a994:	ldr	r1, [r7, r2, lsl #2]
   1a998:	add	r4, r6, r1, lsl #3
   1a99c:	mov	lr, r1
   1a9a0:	ldr	r4, [r4, #4]
   1a9a4:	uxtb	r1, r4
   1a9a8:	cmp	r1, #2
   1a9ac:	bne	1a9fc <ftello64@plt+0x9170>
   1a9b0:	movw	r1, #65280	; 0xff00
   1a9b4:	movt	r1, #3
   1a9b8:	tst	r4, r1
   1a9bc:	beq	1aa20 <ftello64@plt+0x9194>
   1a9c0:	cmp	r3, #0
   1a9c4:	bne	1a9d0 <ftello64@plt+0x9144>
   1a9c8:	ands	r1, r4, #1024	; 0x400
   1a9cc:	bne	1a9fc <ftello64@plt+0x9170>
   1a9d0:	cmp	r3, #0
   1a9d4:	andsne	r1, r4, #2048	; 0x800
   1a9d8:	bne	1a9fc <ftello64@plt+0x9170>
   1a9dc:	cmp	sl, #0
   1a9e0:	bne	1a9ec <ftello64@plt+0x9160>
   1a9e4:	ands	r1, r4, #8192	; 0x2000
   1a9e8:	bne	1a9fc <ftello64@plt+0x9170>
   1a9ec:	cmp	ip, #0
   1a9f0:	bne	1aa20 <ftello64@plt+0x9194>
   1a9f4:	ands	r1, r4, #32768	; 0x8000
   1a9f8:	beq	1aa20 <ftello64@plt+0x9194>
   1a9fc:	add	r2, r2, #1
   1aa00:	mov	lr, #0
   1aa04:	cmp	r2, r0
   1aa08:	blt	1a994 <ftello64@plt+0x9108>
   1aa0c:	ldr	sl, [sp, #20]
   1aa10:	ldr	r7, [sp, #16]
   1aa14:	b	1b204 <ftello64@plt+0x9978>
   1aa18:	mov	lr, #0
   1aa1c:	b	1b204 <ftello64@plt+0x9978>
   1aa20:	ldr	sl, [sp, #20]
   1aa24:	ldr	r1, [sp, #44]	; 0x2c
   1aa28:	clz	r0, lr
   1aa2c:	ldr	r7, [sp, #16]
   1aa30:	cmp	lr, #0
   1aa34:	lsr	r0, r0, #5
   1aa38:	movwne	lr, #1
   1aa3c:	mov	r9, sl
   1aa40:	orr	r0, r1, r0
   1aa44:	mvneq	r9, #0
   1aa48:	cmp	r0, #0
   1aa4c:	beq	1a838 <ftello64@plt+0x8fac>
   1aa50:	b	1b204 <ftello64@plt+0x9978>
   1aa54:	ldr	r3, [sp, #164]	; 0xa4
   1aa58:	movw	r9, #65280	; 0xff00
   1aa5c:	movt	r9, #3
   1aa60:	b	1aba4 <ftello64@plt+0x9318>
   1aa64:	ldr	r0, [sp, #192]	; 0xc0
   1aa68:	and	r0, r0, #2
   1aa6c:	eor	r3, r0, #10
   1aa70:	b	1aba4 <ftello64@plt+0x9318>
   1aa74:	mov	r0, r7
   1aa78:	bl	1173c <iswalnum@plt>
   1aa7c:	mov	r3, #1
   1aa80:	cmp	r7, #95	; 0x5f
   1aa84:	beq	1aa58 <ftello64@plt+0x91cc>
   1aa88:	movw	r9, #65280	; 0xff00
   1aa8c:	cmp	r0, #0
   1aa90:	movt	r9, #3
   1aa94:	beq	1ab8c <ftello64@plt+0x9300>
   1aa98:	b	1aba4 <ftello64@plt+0x9318>
   1aa9c:	ldr	r1, [r4]
   1aaa0:	cmp	r1, #0
   1aaa4:	bne	1bd84 <ftello64@plt+0xa4f8>
   1aaa8:	cmp	sl, #1
   1aaac:	blt	1acb8 <ftello64@plt+0x942c>
   1aab0:	ldr	r0, [sp, #204]	; 0xcc
   1aab4:	str	r4, [sp, #56]	; 0x38
   1aab8:	lsl	r4, sl, #2
   1aabc:	mov	r5, sl
   1aac0:	sub	r0, r0, #4
   1aac4:	ldr	r6, [r0, r5, lsl #2]
   1aac8:	cmp	r6, #0
   1aacc:	ldrbne	r1, [r6, #52]	; 0x34
   1aad0:	tstne	r1, #16
   1aad4:	bne	1aaf0 <ftello64@plt+0x9264>
   1aad8:	sub	r5, r5, #1
   1aadc:	sub	r4, r4, #4
   1aae0:	add	r1, r5, #1
   1aae4:	cmp	r1, #2
   1aae8:	bge	1aac4 <ftello64@plt+0x9238>
   1aaec:	b	1acb4 <ftello64@plt+0x9428>
   1aaf0:	cmp	r5, #0
   1aaf4:	ble	1aa54 <ftello64@plt+0x91c8>
   1aaf8:	ldr	r0, [sp, #152]	; 0x98
   1aafc:	movw	r9, #65280	; 0xff00
   1ab00:	movt	r9, #3
   1ab04:	add	r0, r0, #1
   1ab08:	cmp	r0, r5
   1ab0c:	beq	1aa64 <ftello64@plt+0x91d8>
   1ab10:	ldr	r0, [sp, #184]	; 0xb8
   1ab14:	cmp	r0, #2
   1ab18:	blt	1ab48 <ftello64@plt+0x92bc>
   1ab1c:	ldr	r0, [sp, #112]	; 0x70
   1ab20:	mov	r1, r5
   1ab24:	sub	r0, r0, #4
   1ab28:	ldr	r7, [r0, r1, lsl #2]
   1ab2c:	cmn	r7, #1
   1ab30:	bne	1ab80 <ftello64@plt+0x92f4>
   1ab34:	sub	r1, r1, #1
   1ab38:	cmp	r1, #0
   1ab3c:	bgt	1ab28 <ftello64@plt+0x929c>
   1ab40:	ldr	r3, [sp, #164]	; 0xa4
   1ab44:	b	1aba4 <ftello64@plt+0x9318>
   1ab48:	ldr	r0, [sp, #108]	; 0x6c
   1ab4c:	ldr	r1, [sp, #172]	; 0xac
   1ab50:	mov	r3, #1
   1ab54:	add	r0, r0, r5
   1ab58:	ldrb	r0, [r0, #-1]
   1ab5c:	ubfx	r2, r0, #5, #3
   1ab60:	ldr	r1, [r1, r2, lsl #2]
   1ab64:	and	r2, r0, #31
   1ab68:	tst	r1, r3, lsl r2
   1ab6c:	bne	1aba4 <ftello64@plt+0x9318>
   1ab70:	mov	r3, #0
   1ab74:	cmp	r0, #10
   1ab78:	beq	1ab98 <ftello64@plt+0x930c>
   1ab7c:	b	1aba4 <ftello64@plt+0x9318>
   1ab80:	ldrb	r0, [sp, #182]	; 0xb6
   1ab84:	cmp	r0, #0
   1ab88:	bne	1aa74 <ftello64@plt+0x91e8>
   1ab8c:	mov	r3, #0
   1ab90:	cmp	r7, #10
   1ab94:	bne	1aba4 <ftello64@plt+0x9318>
   1ab98:	ldrb	r3, [sp, #181]	; 0xb5
   1ab9c:	cmp	r3, #0
   1aba0:	movwne	r3, #2
   1aba4:	ldr	r0, [r6, #8]
   1aba8:	sub	sl, r5, #1
   1abac:	cmp	r0, #1
   1abb0:	blt	1ac48 <ftello64@plt+0x93bc>
   1abb4:	and	r1, r3, #8
   1abb8:	ldr	r7, [r6, #12]
   1abbc:	and	lr, r3, #1
   1abc0:	mov	r2, #0
   1abc4:	str	r1, [sp, #16]
   1abc8:	and	r1, r3, #2
   1abcc:	str	r1, [sp, #20]
   1abd0:	ldr	r1, [sp, #188]	; 0xbc
   1abd4:	ldr	r1, [r1]
   1abd8:	ldr	r6, [r7, r2, lsl #2]
   1abdc:	add	r3, r1, r6, lsl #3
   1abe0:	ldr	ip, [r3, #4]
   1abe4:	uxtb	r3, ip
   1abe8:	cmp	r3, #2
   1abec:	bne	1ac3c <ftello64@plt+0x93b0>
   1abf0:	tst	ip, r9
   1abf4:	beq	1ac4c <ftello64@plt+0x93c0>
   1abf8:	cmp	lr, #0
   1abfc:	bne	1ac08 <ftello64@plt+0x937c>
   1ac00:	ands	r3, ip, #1024	; 0x400
   1ac04:	bne	1ac3c <ftello64@plt+0x93b0>
   1ac08:	cmp	lr, #0
   1ac0c:	andsne	r3, ip, #2048	; 0x800
   1ac10:	bne	1ac3c <ftello64@plt+0x93b0>
   1ac14:	ldr	r3, [sp, #20]
   1ac18:	cmp	r3, #0
   1ac1c:	bne	1ac28 <ftello64@plt+0x939c>
   1ac20:	ands	r3, ip, #8192	; 0x2000
   1ac24:	bne	1ac3c <ftello64@plt+0x93b0>
   1ac28:	ldr	r3, [sp, #16]
   1ac2c:	cmp	r3, #0
   1ac30:	bne	1ac4c <ftello64@plt+0x93c0>
   1ac34:	ands	r3, ip, #32768	; 0x8000
   1ac38:	beq	1ac4c <ftello64@plt+0x93c0>
   1ac3c:	add	r2, r2, #1
   1ac40:	cmp	r2, r0
   1ac44:	blt	1abd8 <ftello64@plt+0x934c>
   1ac48:	mov	r6, #0
   1ac4c:	ldr	r0, [sp, #56]	; 0x38
   1ac50:	mov	r2, r4
   1ac54:	mov	r1, #0
   1ac58:	mov	r4, r0
   1ac5c:	bl	1176c <memset@plt>
   1ac60:	sub	r0, fp, #188	; 0xbc
   1ac64:	str	r8, [fp, #-192]	; 0xffffff40
   1ac68:	mov	r1, #0
   1ac6c:	stm	r0, {r4, r6, sl}
   1ac70:	ldr	r0, [sp, #28]
   1ac74:	str	r1, [r0]
   1ac78:	str	r1, [r0, #4]
   1ac7c:	str	r1, [r0, #8]
   1ac80:	add	r0, sp, #104	; 0x68
   1ac84:	sub	r1, fp, #192	; 0xc0
   1ac88:	bl	27f30 <ftello64@plt+0x166a4>
   1ac8c:	mov	r9, r0
   1ac90:	mov	r0, #0
   1ac94:	bl	15c2c <ftello64@plt+0x43a0>
   1ac98:	cmp	r9, #0
   1ac9c:	bne	1ad08 <ftello64@plt+0x947c>
   1aca0:	ldr	r0, [r8]
   1aca4:	cmp	r0, #0
   1aca8:	beq	1aa9c <ftello64@plt+0x9210>
   1acac:	sub	sl, r5, #1
   1acb0:	b	1bd84 <ftello64@plt+0xa4f8>
   1acb4:	ldr	r4, [sp, #56]	; 0x38
   1acb8:	mov	r0, r8
   1acbc:	bl	15c2c <ftello64@plt+0x43a0>
   1acc0:	mov	r0, r4
   1acc4:	bl	15c2c <ftello64@plt+0x43a0>
   1acc8:	ldr	r8, [sp, #64]	; 0x40
   1accc:	add	r0, sp, #104	; 0x68
   1acd0:	bl	24168 <ftello64@plt+0x128dc>
   1acd4:	ldr	r0, [fp, #-200]	; 0xffffff38
   1acd8:	ldr	r5, [sp, #48]	; 0x30
   1acdc:	ldr	r4, [sp, #52]	; 0x34
   1ace0:	mov	r9, #1
   1ace4:	add	r6, r0, r8
   1ace8:	cmp	r6, r5
   1acec:	str	r6, [fp, #-200]	; 0xffffff38
   1acf0:	blt	1cdbc <ftello64@plt+0xb530>
   1acf4:	ldr	ip, [sp, #88]	; 0x58
   1acf8:	ldr	r7, [sp, #84]	; 0x54
   1acfc:	cmp	r4, r6
   1ad00:	bge	1ae88 <ftello64@plt+0x95fc>
   1ad04:	b	1cdbc <ftello64@plt+0xb530>
   1ad08:	str	r4, [sp, #56]	; 0x38
   1ad0c:	mov	r0, r8
   1ad10:	bl	15c2c <ftello64@plt+0x43a0>
   1ad14:	ldr	r0, [sp, #56]	; 0x38
   1ad18:	bl	15c2c <ftello64@plt+0x43a0>
   1ad1c:	ldr	r8, [sp, #96]	; 0x60
   1ad20:	ldr	sl, [sp, #92]	; 0x5c
   1ad24:	ldr	r5, [sp, #80]	; 0x50
   1ad28:	cmp	r9, #0
   1ad2c:	sub	r6, fp, #48	; 0x30
   1ad30:	beq	1be6c <ftello64@plt+0xa5e0>
   1ad34:	ldr	r8, [sp, #64]	; 0x40
   1ad38:	cmp	r9, #1
   1ad3c:	beq	1accc <ftello64@plt+0x9440>
   1ad40:	b	1cdbc <ftello64@plt+0xb530>
   1ad44:	ldr	r0, [sp, #236]	; 0xec
   1ad48:	lsl	r1, r7, #3
   1ad4c:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1ad50:	cmp	r0, #0
   1ad54:	beq	1ae34 <ftello64@plt+0x95a8>
   1ad58:	str	r0, [sp, #236]	; 0xec
   1ad5c:	lsl	r0, r7, #1
   1ad60:	str	r0, [sp, #232]	; 0xe8
   1ad64:	b	1adb0 <ftello64@plt+0x9524>
   1ad68:	ldr	r1, [r8, #12]
   1ad6c:	ldr	r6, [r1, r9, lsl #2]
   1ad70:	ldr	r1, [r4]
   1ad74:	add	r2, r1, r6, lsl #3
   1ad78:	ldrb	r2, [r2, #4]
   1ad7c:	cmp	r2, #8
   1ad80:	bne	1adf0 <ftello64@plt+0x9564>
   1ad84:	ldr	r1, [r1, r6, lsl #3]
   1ad88:	cmp	r1, #31
   1ad8c:	bgt	1adf0 <ftello64@plt+0x9564>
   1ad90:	ldr	r2, [r4, #80]	; 0x50
   1ad94:	mov	r3, #1
   1ad98:	tst	r2, r3, lsl r1
   1ad9c:	beq	1adf0 <ftello64@plt+0x9564>
   1ada0:	ldr	r7, [sp, #228]	; 0xe4
   1ada4:	ldr	r0, [sp, #232]	; 0xe8
   1ada8:	cmp	r7, r0
   1adac:	beq	1ad44 <ftello64@plt+0x94b8>
   1adb0:	mov	r0, #1
   1adb4:	mov	r1, #24
   1adb8:	bl	2c240 <ftello64@plt+0x1a9b4>
   1adbc:	ldr	r1, [sp, #228]	; 0xe4
   1adc0:	ldr	r2, [sp, #236]	; 0xec
   1adc4:	str	r0, [r2, r1, lsl #2]
   1adc8:	ldr	r0, [sp, #236]	; 0xec
   1adcc:	ldr	r0, [r0, r1, lsl #2]
   1add0:	cmp	r0, #0
   1add4:	beq	1ae34 <ftello64@plt+0x95a8>
   1add8:	add	r1, r1, #1
   1addc:	str	r6, [r0, #4]
   1ade0:	str	r1, [sp, #228]	; 0xe4
   1ade4:	mov	r1, #0
   1ade8:	str	r1, [r0]
   1adec:	ldr	r0, [r8, #8]
   1adf0:	add	r9, r9, #1
   1adf4:	cmp	r9, r0
   1adf8:	blt	1ad68 <ftello64@plt+0x94dc>
   1adfc:	mov	r7, #0
   1ae00:	str	r7, [fp, #-196]	; 0xffffff3c
   1ae04:	ldrb	r0, [r8, #52]	; 0x34
   1ae08:	tst	r0, #64	; 0x40
   1ae0c:	beq	1b1f0 <ftello64@plt+0x9964>
   1ae10:	add	r1, r8, #4
   1ae14:	add	r0, sp, #104	; 0x68
   1ae18:	bl	2430c <ftello64@plt+0x12a80>
   1ae1c:	mov	r7, #0
   1ae20:	cmp	r0, #0
   1ae24:	str	r0, [fp, #-196]	; 0xffffff3c
   1ae28:	beq	1b1f0 <ftello64@plt+0x9964>
   1ae2c:	mov	r9, r0
   1ae30:	b	1a83c <ftello64@plt+0x8fb0>
   1ae34:	mov	r9, #12
   1ae38:	mov	sl, r5
   1ae3c:	b	1bb18 <ftello64@plt+0xa28c>
   1ae40:	ldr	r0, [sp, #192]	; 0xc0
   1ae44:	and	r0, r0, #2
   1ae48:	eor	r3, r0, #10
   1ae4c:	b	1a964 <ftello64@plt+0x90d8>
   1ae50:	mov	r0, r4
   1ae54:	mov	r6, r7
   1ae58:	bl	1173c <iswalnum@plt>
   1ae5c:	mov	r3, #1
   1ae60:	cmp	r4, #95	; 0x5f
   1ae64:	beq	1ae7c <ftello64@plt+0x95f0>
   1ae68:	ldr	r5, [sp, #92]	; 0x5c
   1ae6c:	cmp	r0, #0
   1ae70:	mov	r7, r6
   1ae74:	beq	1a94c <ftello64@plt+0x90c0>
   1ae78:	b	1a964 <ftello64@plt+0x90d8>
   1ae7c:	ldr	r5, [sp, #92]	; 0x5c
   1ae80:	mov	r7, r6
   1ae84:	b	1a964 <ftello64@plt+0x90d8>
   1ae88:	ldr	r1, [sp, #76]	; 0x4c
   1ae8c:	cmp	r1, #4
   1ae90:	bhi	1af94 <ftello64@plt+0x9708>
   1ae94:	add	r0, pc, #0
   1ae98:	ldr	pc, [r0, r1, lsl #2]
   1ae9c:			; <UNDEFINED> instruction: 0x0001aeb0
   1aea0:			; <UNDEFINED> instruction: 0x0001aeb0
   1aea4:	strdeq	sl, [r1], -ip
   1aea8:	andeq	sl, r1, ip, lsr #30
   1aeac:	andeq	fp, r1, ip, lsl r0
   1aeb0:	mov	r9, #1
   1aeb4:	cmp	r6, r5
   1aeb8:	blt	1cdbc <ftello64@plt+0xb530>
   1aebc:	ldr	r1, [sp, #68]	; 0x44
   1aec0:	mov	r0, #0
   1aec4:	cmp	r6, r1
   1aec8:	ldrlt	r0, [sp, #100]	; 0x64
   1aecc:	ldrblt	r0, [r0, r6]
   1aed0:	cmp	r7, #0
   1aed4:	ldrbne	r0, [r7, r0]
   1aed8:	ldrb	r0, [ip, r0]
   1aedc:	cmp	r0, #0
   1aee0:	bne	1b01c <ftello64@plt+0x9790>
   1aee4:	sub	r0, r6, #1
   1aee8:	cmp	r6, r5
   1aeec:	mov	r6, r0
   1aef0:	str	r0, [fp, #-200]	; 0xffffff38
   1aef4:	bgt	1aec0 <ftello64@plt+0x9634>
   1aef8:	b	1cdbc <ftello64@plt+0xb530>
   1aefc:	ldr	r1, [sp, #100]	; 0x64
   1af00:	cmp	r6, r4
   1af04:	bge	1af5c <ftello64@plt+0x96d0>
   1af08:	ldrb	r0, [r1, r6]
   1af0c:	ldrb	r0, [ip, r0]
   1af10:	cmp	r0, #0
   1af14:	bne	1af5c <ftello64@plt+0x96d0>
   1af18:	add	r6, r6, #1
   1af1c:	cmp	r6, r4
   1af20:	str	r6, [fp, #-200]	; 0xffffff38
   1af24:	blt	1af08 <ftello64@plt+0x967c>
   1af28:	b	1af5c <ftello64@plt+0x96d0>
   1af2c:	cmp	r6, r4
   1af30:	bge	1af5c <ftello64@plt+0x96d0>
   1af34:	ldr	r1, [sp, #100]	; 0x64
   1af38:	ldrb	r0, [r1, r6]
   1af3c:	ldrb	r0, [r7, r0]
   1af40:	ldrb	r0, [ip, r0]
   1af44:	cmp	r0, #0
   1af48:	bne	1af5c <ftello64@plt+0x96d0>
   1af4c:	add	r6, r6, #1
   1af50:	cmp	r6, r4
   1af54:	str	r6, [fp, #-200]	; 0xffffff38
   1af58:	blt	1af38 <ftello64@plt+0x96ac>
   1af5c:	cmp	r6, r4
   1af60:	bne	1b01c <ftello64@plt+0x9790>
   1af64:	ldr	r1, [sp, #68]	; 0x44
   1af68:	mov	r0, #0
   1af6c:	mov	r6, r4
   1af70:	cmp	r4, r1
   1af74:	ldr	r1, [sp, #100]	; 0x64
   1af78:	ldrblt	r0, [r1, r4]
   1af7c:	cmp	r7, #0
   1af80:	ldrbne	r0, [r7, r0]
   1af84:	ldrb	r0, [ip, r0]
   1af88:	cmp	r0, #0
   1af8c:	bne	1b01c <ftello64@plt+0x9790>
   1af90:	b	1cf64 <ftello64@plt+0xb6d8>
   1af94:	ldr	r0, [sp, #128]	; 0x80
   1af98:	ldr	r2, [sp, #136]	; 0x88
   1af9c:	sub	r1, r6, r0
   1afa0:	cmp	r1, r2
   1afa4:	bcs	1afe8 <ftello64@plt+0x975c>
   1afa8:	ldr	r3, [sp, #132]	; 0x84
   1afac:	mov	r2, #0
   1afb0:	cmp	r1, r3
   1afb4:	ldrcc	r2, [sp, #108]	; 0x6c
   1afb8:	ldrbcc	r2, [r2, r1]
   1afbc:	ldrb	r1, [ip, r2]
   1afc0:	cmp	r1, #0
   1afc4:	bne	1b01c <ftello64@plt+0x9790>
   1afc8:	add	r6, r6, r8
   1afcc:	mov	r9, #1
   1afd0:	cmp	r6, r5
   1afd4:	str	r6, [fp, #-200]	; 0xffffff38
   1afd8:	blt	1cdbc <ftello64@plt+0xb530>
   1afdc:	cmp	r6, r4
   1afe0:	ble	1af98 <ftello64@plt+0x970c>
   1afe4:	b	1cdbc <ftello64@plt+0xb530>
   1afe8:	ldr	r2, [fp, #24]
   1afec:	add	r0, sp, #104	; 0x68
   1aff0:	mov	r1, r6
   1aff4:	bl	2375c <ftello64@plt+0x11ed0>
   1aff8:	cmp	r0, #0
   1affc:	bne	1cbfc <ftello64@plt+0xb370>
   1b000:	ldr	r0, [sp, #128]	; 0x80
   1b004:	ldr	r6, [fp, #-200]	; 0xffffff38
   1b008:	ldr	ip, [sp, #88]	; 0x58
   1b00c:	ldr	r4, [sp, #52]	; 0x34
   1b010:	ldr	r5, [sp, #48]	; 0x30
   1b014:	sub	r1, r6, r0
   1b018:	b	1afa8 <ftello64@plt+0x971c>
   1b01c:	ldr	r2, [fp, #24]
   1b020:	add	r0, sp, #104	; 0x68
   1b024:	mov	r1, r6
   1b028:	bl	2375c <ftello64@plt+0x11ed0>
   1b02c:	cmp	r0, #0
   1b030:	bne	1cbfc <ftello64@plt+0xb370>
   1b034:	ldr	r0, [sp, #60]	; 0x3c
   1b038:	cmp	r0, #1
   1b03c:	ldrne	r0, [sp, #132]	; 0x84
   1b040:	cmpne	r0, #0
   1b044:	bne	1b0cc <ftello64@plt+0x9840>
   1b048:	mov	r0, #0
   1b04c:	str	r0, [sp, #212]	; 0xd4
   1b050:	str	r0, [sp, #224]	; 0xe0
   1b054:	str	r0, [sp, #208]	; 0xd0
   1b058:	str	r0, [fp, #-196]	; 0xffffff3c
   1b05c:	ldr	r4, [sp, #188]	; 0xbc
   1b060:	ldr	sl, [sp, #144]	; 0x90
   1b064:	ldr	r8, [r4, #36]	; 0x24
   1b068:	ldrsb	r0, [r8, #52]	; 0x34
   1b06c:	cmn	r0, #1
   1b070:	bgt	1b1bc <ftello64@plt+0x9930>
   1b074:	cmp	sl, #0
   1b078:	ble	1b0bc <ftello64@plt+0x9830>
   1b07c:	ldr	r1, [sp, #152]	; 0x98
   1b080:	sub	r0, sl, #1
   1b084:	cmp	r1, r0
   1b088:	beq	1b1a4 <ftello64@plt+0x9918>
   1b08c:	ldr	r1, [sp, #184]	; 0xb8
   1b090:	cmp	r1, #2
   1b094:	blt	1b0e0 <ftello64@plt+0x9854>
   1b098:	ldr	r0, [sp, #112]	; 0x70
   1b09c:	mov	r1, sl
   1b0a0:	sub	r0, r0, #4
   1b0a4:	ldr	r5, [r0, r1, lsl #2]
   1b0a8:	cmn	r5, #1
   1b0ac:	bne	1b110 <ftello64@plt+0x9884>
   1b0b0:	sub	r1, r1, #1
   1b0b4:	cmp	r1, #0
   1b0b8:	bgt	1b0a4 <ftello64@plt+0x9818>
   1b0bc:	ldr	r3, [sp, #164]	; 0xa4
   1b0c0:	tst	r3, #1
   1b0c4:	beq	1b138 <ftello64@plt+0x98ac>
   1b0c8:	b	1b1b8 <ftello64@plt+0x992c>
   1b0cc:	ldr	r0, [sp, #112]	; 0x70
   1b0d0:	ldr	r0, [r0]
   1b0d4:	cmn	r0, #1
   1b0d8:	bne	1b048 <ftello64@plt+0x97bc>
   1b0dc:	b	1acd4 <ftello64@plt+0x9448>
   1b0e0:	ldr	r1, [sp, #108]	; 0x6c
   1b0e4:	ldr	r2, [sp, #172]	; 0xac
   1b0e8:	mov	r3, #1
   1b0ec:	ldrb	r0, [r1, r0]
   1b0f0:	ubfx	r1, r0, #5, #3
   1b0f4:	ldr	r1, [r2, r1, lsl #2]
   1b0f8:	and	r2, r0, #31
   1b0fc:	tst	r1, r3, lsl r2
   1b100:	bne	1b1b8 <ftello64@plt+0x992c>
   1b104:	cmp	r0, #10
   1b108:	beq	1b124 <ftello64@plt+0x9898>
   1b10c:	b	1b1bc <ftello64@plt+0x9930>
   1b110:	ldrb	r0, [sp, #182]	; 0xb6
   1b114:	cmp	r0, #0
   1b118:	bne	1a924 <ftello64@plt+0x9098>
   1b11c:	cmp	r5, #10
   1b120:	bne	1b1bc <ftello64@plt+0x9930>
   1b124:	ldrb	r3, [sp, #181]	; 0xb5
   1b128:	cmp	r3, #0
   1b12c:	movwne	r3, #2
   1b130:	tst	r3, #1
   1b134:	bne	1b1b8 <ftello64@plt+0x992c>
   1b138:	cmp	r3, #0
   1b13c:	beq	1b1bc <ftello64@plt+0x9930>
   1b140:	ands	r1, r3, #2
   1b144:	and	r0, r3, #4
   1b148:	cmpne	r0, #0
   1b14c:	bne	1b184 <ftello64@plt+0x98f8>
   1b150:	cmp	r1, #0
   1b154:	bne	1b194 <ftello64@plt+0x9908>
   1b158:	ldr	r8, [r4, #36]	; 0x24
   1b15c:	cmp	r0, #0
   1b160:	beq	1b1bc <ftello64@plt+0x9930>
   1b164:	ldr	r2, [r8, #40]	; 0x28
   1b168:	sub	r0, fp, #196	; 0xc4
   1b16c:	mov	r1, r4
   1b170:	bl	231dc <ftello64@plt+0x11950>
   1b174:	mov	r8, r0
   1b178:	cmp	r8, #0
   1b17c:	bne	1b1c4 <ftello64@plt+0x9938>
   1b180:	b	1cbe8 <ftello64@plt+0xb35c>
   1b184:	ldr	r8, [r4, #48]	; 0x30
   1b188:	cmp	r8, #0
   1b18c:	bne	1b1c4 <ftello64@plt+0x9938>
   1b190:	b	1cbe8 <ftello64@plt+0xb35c>
   1b194:	ldr	r8, [r4, #44]	; 0x2c
   1b198:	cmp	r8, #0
   1b19c:	bne	1b1c4 <ftello64@plt+0x9938>
   1b1a0:	b	1cbe8 <ftello64@plt+0xb35c>
   1b1a4:	ldr	r0, [sp, #192]	; 0xc0
   1b1a8:	and	r0, r0, #2
   1b1ac:	eor	r3, r0, #10
   1b1b0:	tst	r3, #1
   1b1b4:	beq	1b138 <ftello64@plt+0x98ac>
   1b1b8:	ldr	r8, [r4, #40]	; 0x28
   1b1bc:	cmp	r8, #0
   1b1c0:	beq	1cbe8 <ftello64@plt+0xb35c>
   1b1c4:	ldr	r0, [sp, #204]	; 0xcc
   1b1c8:	ldr	r1, [sp, #40]	; 0x28
   1b1cc:	ldr	r5, [sp, #92]	; 0x5c
   1b1d0:	cmp	r0, #0
   1b1d4:	mov	r7, r1
   1b1d8:	beq	1b1f0 <ftello64@plt+0x9964>
   1b1dc:	str	r8, [r0, sl, lsl #2]
   1b1e0:	mov	r7, r1
   1b1e4:	ldr	r0, [r4, #76]	; 0x4c
   1b1e8:	cmp	r0, #0
   1b1ec:	bne	1a850 <ftello64@plt+0x8fc4>
   1b1f0:	ldrb	r0, [r8, #52]	; 0x34
   1b1f4:	mov	lr, #0
   1b1f8:	mvn	r9, #0
   1b1fc:	tst	r0, #16
   1b200:	bne	1a818 <ftello64@plt+0x8f8c>
   1b204:	ldr	r0, [sp, #144]	; 0x90
   1b208:	ldr	r1, [sp, #160]	; 0xa0
   1b20c:	str	lr, [sp, #56]	; 0x38
   1b210:	cmp	r1, r0
   1b214:	ble	1bae4 <ftello64@plt+0xa258>
   1b218:	ldr	r1, [sp, #36]	; 0x24
   1b21c:	str	r1, [sp, #72]	; 0x48
   1b220:	b	1b9d0 <ftello64@plt+0xa144>
   1b224:	ldr	r0, [fp, #-196]	; 0xffffff3c
   1b228:	cmp	r0, #0
   1b22c:	bne	1cbe8 <ftello64@plt+0xb35c>
   1b230:	ldr	r0, [sp, #56]	; 0x38
   1b234:	ldr	r1, [sp, #44]	; 0x2c
   1b238:	clz	r0, r0
   1b23c:	lsr	r0, r0, #5
   1b240:	orr	r0, r1, r0
   1b244:	cmp	r0, #1
   1b248:	bne	1baec <ftello64@plt+0xa260>
   1b24c:	ldr	r0, [sp, #204]	; 0xcc
   1b250:	cmp	r0, #0
   1b254:	bne	1b2ac <ftello64@plt+0x9a20>
   1b258:	b	1baec <ftello64@plt+0xa260>
   1b25c:	ldr	r0, [sp, #144]	; 0x90
   1b260:	cmn	r0, #1
   1b264:	ble	1b2a0 <ftello64@plt+0x9a14>
   1b268:	ldr	r1, [sp, #152]	; 0x98
   1b26c:	cmp	r1, r0
   1b270:	beq	1b934 <ftello64@plt+0xa0a8>
   1b274:	ldr	r1, [sp, #184]	; 0xb8
   1b278:	cmp	r1, #2
   1b27c:	blt	1b308 <ftello64@plt+0x9a7c>
   1b280:	ldr	r1, [sp, #112]	; 0x70
   1b284:	ldr	r4, [r1, r0, lsl #2]
   1b288:	cmn	r4, #1
   1b28c:	bne	1b33c <ftello64@plt+0x9ab0>
   1b290:	sub	r2, r0, #1
   1b294:	cmp	r0, #0
   1b298:	mov	r0, r2
   1b29c:	bgt	1b284 <ftello64@plt+0x99f8>
   1b2a0:	ldr	r3, [sp, #164]	; 0xa4
   1b2a4:	b	1b360 <ftello64@plt+0x9ad4>
   1b2a8:	ldr	r0, [sp, #204]	; 0xcc
   1b2ac:	ldr	r2, [sp, #144]	; 0x90
   1b2b0:	ldr	r1, [sp, #208]	; 0xd0
   1b2b4:	add	r2, r2, #1
   1b2b8:	sub	r3, r2, #1
   1b2bc:	cmp	r3, r1
   1b2c0:	bge	1baec <ftello64@plt+0xa260>
   1b2c4:	str	r2, [sp, #144]	; 0x90
   1b2c8:	ldr	r3, [r0, r2, lsl #2]
   1b2cc:	add	r2, r2, #1
   1b2d0:	cmp	r3, #0
   1b2d4:	beq	1b2b8 <ftello64@plt+0x9a2c>
   1b2d8:	sub	r0, fp, #196	; 0xc4
   1b2dc:	add	r1, sp, #104	; 0x68
   1b2e0:	mov	r2, #0
   1b2e4:	bl	24ea0 <ftello64@plt+0x13614>
   1b2e8:	cmp	r0, #0
   1b2ec:	mov	r8, r0
   1b2f0:	ldreq	r0, [fp, #-196]	; 0xffffff3c
   1b2f4:	cmpeq	r0, #0
   1b2f8:	beq	1b2a8 <ftello64@plt+0x9a1c>
   1b2fc:	cmp	r8, #0
   1b300:	bne	1ba84 <ftello64@plt+0xa1f8>
   1b304:	b	1baec <ftello64@plt+0xa260>
   1b308:	ldr	r1, [sp, #108]	; 0x6c
   1b30c:	ldr	r2, [sp, #172]	; 0xac
   1b310:	mov	r3, #1
   1b314:	ldrb	r0, [r1, r0]
   1b318:	ubfx	r1, r0, #5, #3
   1b31c:	ldr	r1, [r2, r1, lsl #2]
   1b320:	and	r2, r0, #31
   1b324:	tst	r1, r3, lsl r2
   1b328:	bne	1b360 <ftello64@plt+0x9ad4>
   1b32c:	mov	r3, #0
   1b330:	cmp	r0, #10
   1b334:	beq	1b354 <ftello64@plt+0x9ac8>
   1b338:	b	1b360 <ftello64@plt+0x9ad4>
   1b33c:	ldrb	r0, [sp, #182]	; 0xb6
   1b340:	cmp	r0, #0
   1b344:	bne	1b95c <ftello64@plt+0xa0d0>
   1b348:	mov	r3, #0
   1b34c:	cmp	r4, #10
   1b350:	bne	1b360 <ftello64@plt+0x9ad4>
   1b354:	ldrb	r3, [sp, #181]	; 0xb5
   1b358:	cmp	r3, #0
   1b35c:	movwne	r3, #2
   1b360:	ldr	r0, [r8, #8]
   1b364:	cmp	r0, #1
   1b368:	blt	1bad0 <ftello64@plt+0xa244>
   1b36c:	ldr	r1, [sp, #188]	; 0xbc
   1b370:	ldr	r6, [r8, #12]
   1b374:	and	ip, r3, #8
   1b378:	and	lr, r3, #2
   1b37c:	and	r3, r3, #1
   1b380:	mov	r4, #0
   1b384:	str	r7, [sp, #16]
   1b388:	str	sl, [sp, #20]
   1b38c:	ldr	r5, [r1]
   1b390:	ldr	r1, [r6, r4, lsl #2]
   1b394:	add	r7, r5, r1, lsl #3
   1b398:	ldr	r7, [r7, #4]
   1b39c:	uxtb	r2, r7
   1b3a0:	cmp	r2, #2
   1b3a4:	bne	1b3f4 <ftello64@plt+0x9b68>
   1b3a8:	movw	r2, #65280	; 0xff00
   1b3ac:	movt	r2, #3
   1b3b0:	tst	r7, r2
   1b3b4:	beq	1b40c <ftello64@plt+0x9b80>
   1b3b8:	cmp	r3, #0
   1b3bc:	bne	1b3c8 <ftello64@plt+0x9b3c>
   1b3c0:	ands	r2, r7, #1024	; 0x400
   1b3c4:	bne	1b3f4 <ftello64@plt+0x9b68>
   1b3c8:	cmp	r3, #0
   1b3cc:	andsne	r2, r7, #2048	; 0x800
   1b3d0:	bne	1b3f4 <ftello64@plt+0x9b68>
   1b3d4:	cmp	lr, #0
   1b3d8:	bne	1b3e4 <ftello64@plt+0x9b58>
   1b3dc:	ands	r2, r7, #8192	; 0x2000
   1b3e0:	bne	1b3f4 <ftello64@plt+0x9b68>
   1b3e4:	cmp	ip, #0
   1b3e8:	bne	1b40c <ftello64@plt+0x9b80>
   1b3ec:	ands	r2, r7, #32768	; 0x8000
   1b3f0:	beq	1b40c <ftello64@plt+0x9b80>
   1b3f4:	add	r4, r4, #1
   1b3f8:	cmp	r4, r0
   1b3fc:	blt	1b390 <ftello64@plt+0x9b04>
   1b400:	ldr	sl, [sp, #20]
   1b404:	ldr	r7, [sp, #16]
   1b408:	b	1bad0 <ftello64@plt+0xa244>
   1b40c:	ldr	sl, [sp, #20]
   1b410:	ldr	r7, [sp, #16]
   1b414:	cmp	r1, #0
   1b418:	bne	1bab0 <ftello64@plt+0xa224>
   1b41c:	b	1bad0 <ftello64@plt+0xa244>
   1b420:	ldr	r0, [r5, #8]
   1b424:	cmp	r0, #1
   1b428:	blt	1b858 <ftello64@plt+0x9fcc>
   1b42c:	ldr	lr, [sp, #188]	; 0xbc
   1b430:	mov	r3, #0
   1b434:	str	sl, [sp, #20]
   1b438:	str	r7, [sp, #16]
   1b43c:	str	lr, [sp, #4]
   1b440:	b	1b824 <ftello64@plt+0x9f98>
   1b444:	movw	r0, #65280	; 0xff00
   1b448:	str	r3, [sp, #8]
   1b44c:	movt	r0, #3
   1b450:	tst	r6, r0
   1b454:	beq	1b568 <ftello64@plt+0x9cdc>
   1b458:	ldr	r0, [sp, #144]	; 0x90
   1b45c:	cmn	r0, #1
   1b460:	ble	1b4a4 <ftello64@plt+0x9c18>
   1b464:	ldr	r1, [sp, #152]	; 0x98
   1b468:	cmp	r1, r0
   1b46c:	beq	1b77c <ftello64@plt+0x9ef0>
   1b470:	ldr	r1, [sp, #184]	; 0xb8
   1b474:	cmp	r1, #2
   1b478:	blt	1b4ac <ftello64@plt+0x9c20>
   1b47c:	ldr	r1, [sp, #112]	; 0x70
   1b480:	ldr	sl, [sp, #20]
   1b484:	ldr	r3, [sp, #8]
   1b488:	ldr	r8, [r1, r0, lsl #2]
   1b48c:	cmn	r8, #1
   1b490:	bne	1b4ec <ftello64@plt+0x9c60>
   1b494:	sub	r2, r0, #1
   1b498:	cmp	r0, #0
   1b49c:	mov	r0, r2
   1b4a0:	bgt	1b488 <ftello64@plt+0x9bfc>
   1b4a4:	ldr	r1, [sp, #164]	; 0xa4
   1b4a8:	b	1b510 <ftello64@plt+0x9c84>
   1b4ac:	ldr	r1, [sp, #108]	; 0x6c
   1b4b0:	ldr	r2, [sp, #172]	; 0xac
   1b4b4:	mov	ip, #0
   1b4b8:	ldrb	r0, [r1, r0]
   1b4bc:	ubfx	r1, r0, #5, #3
   1b4c0:	ldr	sl, [sp, #20]
   1b4c4:	ldr	r3, [r2, r1, lsl #2]
   1b4c8:	and	r2, r0, #31
   1b4cc:	mov	r1, #1
   1b4d0:	tst	r3, r1, lsl r2
   1b4d4:	ldr	r3, [sp, #8]
   1b4d8:	bne	1b528 <ftello64@plt+0x9c9c>
   1b4dc:	mov	r1, #0
   1b4e0:	cmp	r0, #10
   1b4e4:	beq	1b504 <ftello64@plt+0x9c78>
   1b4e8:	b	1b510 <ftello64@plt+0x9c84>
   1b4ec:	ldrb	r0, [sp, #182]	; 0xb6
   1b4f0:	cmp	r0, #0
   1b4f4:	bne	1b7b0 <ftello64@plt+0x9f24>
   1b4f8:	mov	r1, #0
   1b4fc:	cmp	r8, #10
   1b500:	bne	1b510 <ftello64@plt+0x9c84>
   1b504:	ldrb	r1, [sp, #181]	; 0xb5
   1b508:	cmp	r1, #0
   1b50c:	movwne	r1, #2
   1b510:	and	r0, r1, #1
   1b514:	tst	r6, #1024	; 0x400
   1b518:	eor	ip, r0, #1
   1b51c:	beq	1b528 <ftello64@plt+0x9c9c>
   1b520:	cmp	r0, #0
   1b524:	beq	1b848 <ftello64@plt+0x9fbc>
   1b528:	ldr	r0, [lr]
   1b52c:	ldr	r2, [sp, #12]
   1b530:	cmp	ip, #0
   1b534:	add	r0, r0, r2, lsl #3
   1b538:	ldr	r0, [r0, #4]
   1b53c:	bne	1b548 <ftello64@plt+0x9cbc>
   1b540:	ands	r2, r0, #2048	; 0x800
   1b544:	bne	1b848 <ftello64@plt+0x9fbc>
   1b548:	tst	r1, #2
   1b54c:	bne	1b558 <ftello64@plt+0x9ccc>
   1b550:	ands	r2, r0, #8192	; 0x2000
   1b554:	bne	1b848 <ftello64@plt+0x9fbc>
   1b558:	tst	r1, #8
   1b55c:	bne	1b568 <ftello64@plt+0x9cdc>
   1b560:	ands	r0, r0, #32768	; 0x8000
   1b564:	bne	1b848 <ftello64@plt+0x9fbc>
   1b568:	ldr	r3, [sp, #144]	; 0x90
   1b56c:	ldr	r1, [sp, #12]
   1b570:	mov	r0, lr
   1b574:	add	r2, sp, #104	; 0x68
   1b578:	bl	26930 <ftello64@plt+0x150a4>
   1b57c:	ldr	r3, [sp, #8]
   1b580:	ldr	lr, [sp, #4]
   1b584:	ldr	r7, [sp, #16]
   1b588:	cmp	r0, #0
   1b58c:	beq	1b848 <ftello64@plt+0x9fbc>
   1b590:	ldr	r1, [sp, #224]	; 0xe0
   1b594:	cmp	r1, r0
   1b598:	movlt	r1, r0
   1b59c:	str	r1, [sp, #224]	; 0xe0
   1b5a0:	ldr	r3, [sp, #144]	; 0x90
   1b5a4:	ldr	r2, [sp, #140]	; 0x8c
   1b5a8:	ldr	r1, [sp, #152]	; 0x98
   1b5ac:	ldr	r7, [sp, #208]	; 0xd0
   1b5b0:	add	r6, r3, r0
   1b5b4:	cmp	r2, r6
   1b5b8:	cmple	r2, r1
   1b5bc:	blt	1b5d0 <ftello64@plt+0x9d44>
   1b5c0:	ldr	r0, [sp, #132]	; 0x84
   1b5c4:	cmp	r0, r6
   1b5c8:	cmple	r0, r1
   1b5cc:	bge	1b5e8 <ftello64@plt+0x9d5c>
   1b5d0:	add	r1, r6, #1
   1b5d4:	add	r0, sp, #104	; 0x68
   1b5d8:	bl	24c98 <ftello64@plt+0x1340c>
   1b5dc:	ldr	lr, [sp, #4]
   1b5e0:	cmp	r0, #0
   1b5e4:	bne	1b944 <ftello64@plt+0xa0b8>
   1b5e8:	cmp	r6, r7
   1b5ec:	ble	1b614 <ftello64@plt+0x9d88>
   1b5f0:	sub	r0, r6, r7
   1b5f4:	mov	r1, #0
   1b5f8:	lsl	r2, r0, #2
   1b5fc:	ldr	r0, [sp, #204]	; 0xcc
   1b600:	add	r0, r0, r7, lsl #2
   1b604:	add	r0, r0, #4
   1b608:	bl	1176c <memset@plt>
   1b60c:	ldr	lr, [sp, #4]
   1b610:	str	r6, [sp, #208]	; 0xd0
   1b614:	mov	r0, #0
   1b618:	ldr	r2, [sp, #12]
   1b61c:	str	r0, [fp, #-48]	; 0xffffffd0
   1b620:	ldr	r0, [sp, #204]	; 0xcc
   1b624:	ldr	r1, [lr, #24]
   1b628:	ldr	r7, [r0, r6, lsl #2]
   1b62c:	ldr	r0, [lr, #12]
   1b630:	ldr	r0, [r0, r2, lsl #2]
   1b634:	cmp	r7, #0
   1b638:	add	r0, r0, r0, lsl #1
   1b63c:	add	r2, r1, r0, lsl #2
   1b640:	beq	1b664 <ftello64@plt+0x9dd8>
   1b644:	ldr	r1, [r7, #40]	; 0x28
   1b648:	sub	r0, fp, #192	; 0xc0
   1b64c:	bl	250b4 <ftello64@plt+0x13828>
   1b650:	ldr	sl, [sp, #20]
   1b654:	cmp	r0, #0
   1b658:	str	r0, [fp, #-48]	; 0xffffffd0
   1b65c:	beq	1b678 <ftello64@plt+0x9dec>
   1b660:	b	1b948 <ftello64@plt+0xa0bc>
   1b664:	vldr	d16, [r2]
   1b668:	ldr	r0, [r2, #8]
   1b66c:	ldr	sl, [sp, #20]
   1b670:	str	r0, [fp, #-184]	; 0xffffff48
   1b674:	vstr	d16, [fp, #-192]	; 0xffffff40
   1b678:	cmp	r6, #0
   1b67c:	ble	1b794 <ftello64@plt+0x9f08>
   1b680:	ldr	r1, [sp, #152]	; 0x98
   1b684:	sub	r0, r6, #1
   1b688:	cmp	r1, r0
   1b68c:	ldr	r1, [sp, #4]
   1b690:	beq	1b7a0 <ftello64@plt+0x9f14>
   1b694:	ldr	r2, [sp, #184]	; 0xb8
   1b698:	cmp	r2, #2
   1b69c:	blt	1b6cc <ftello64@plt+0x9e40>
   1b6a0:	ldr	r0, [sp, #112]	; 0x70
   1b6a4:	mov	r2, r6
   1b6a8:	sub	r0, r0, #4
   1b6ac:	ldr	r8, [r0, r2, lsl #2]
   1b6b0:	cmn	r8, #1
   1b6b4:	bne	1b708 <ftello64@plt+0x9e7c>
   1b6b8:	sub	r2, r2, #1
   1b6bc:	cmp	r2, #0
   1b6c0:	bgt	1b6ac <ftello64@plt+0x9e20>
   1b6c4:	ldr	r3, [sp, #164]	; 0xa4
   1b6c8:	b	1b72c <ftello64@plt+0x9ea0>
   1b6cc:	ldr	r3, [sp, #108]	; 0x6c
   1b6d0:	ldr	r2, [sp, #172]	; 0xac
   1b6d4:	mov	ip, r7
   1b6d8:	ldrb	r0, [r3, r0]
   1b6dc:	ubfx	r3, r0, #5, #3
   1b6e0:	ldr	r7, [r2, r3, lsl #2]
   1b6e4:	and	r2, r0, #31
   1b6e8:	mov	r3, #1
   1b6ec:	tst	r7, r3, lsl r2
   1b6f0:	mov	r7, ip
   1b6f4:	bne	1b72c <ftello64@plt+0x9ea0>
   1b6f8:	mov	r3, #0
   1b6fc:	cmp	r0, #10
   1b700:	beq	1b720 <ftello64@plt+0x9e94>
   1b704:	b	1b72c <ftello64@plt+0x9ea0>
   1b708:	ldrb	r0, [sp, #182]	; 0xb6
   1b70c:	cmp	r0, #0
   1b710:	bne	1b7e0 <ftello64@plt+0x9f54>
   1b714:	mov	r3, #0
   1b718:	cmp	r8, #10
   1b71c:	bne	1b72c <ftello64@plt+0x9ea0>
   1b720:	ldrb	r3, [sp, #181]	; 0xb5
   1b724:	cmp	r3, #0
   1b728:	movwne	r3, #2
   1b72c:	sub	r0, fp, #48	; 0x30
   1b730:	sub	r2, fp, #192	; 0xc0
   1b734:	bl	231dc <ftello64@plt+0x11950>
   1b738:	ldr	r1, [sp, #204]	; 0xcc
   1b73c:	cmp	r7, #0
   1b740:	str	r0, [r1, r6, lsl #2]
   1b744:	beq	1b750 <ftello64@plt+0x9ec4>
   1b748:	ldr	r0, [fp, #-184]	; 0xffffff48
   1b74c:	bl	15c2c <ftello64@plt+0x43a0>
   1b750:	ldr	r0, [sp, #204]	; 0xcc
   1b754:	ldr	r7, [sp, #16]
   1b758:	ldr	lr, [sp, #4]
   1b75c:	ldr	r3, [sp, #8]
   1b760:	ldr	r0, [r0, r6, lsl #2]
   1b764:	cmp	r0, #0
   1b768:	bne	1b848 <ftello64@plt+0x9fbc>
   1b76c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1b770:	cmp	r0, #0
   1b774:	beq	1b848 <ftello64@plt+0x9fbc>
   1b778:	b	1b950 <ftello64@plt+0xa0c4>
   1b77c:	ldr	r0, [sp, #192]	; 0xc0
   1b780:	ldr	sl, [sp, #20]
   1b784:	ldr	r3, [sp, #8]
   1b788:	and	r0, r0, #2
   1b78c:	eor	r1, r0, #10
   1b790:	b	1b510 <ftello64@plt+0x9c84>
   1b794:	ldr	r3, [sp, #164]	; 0xa4
   1b798:	ldr	r1, [sp, #4]
   1b79c:	b	1b72c <ftello64@plt+0x9ea0>
   1b7a0:	ldr	r0, [sp, #192]	; 0xc0
   1b7a4:	and	r0, r0, #2
   1b7a8:	eor	r3, r0, #10
   1b7ac:	b	1b72c <ftello64@plt+0x9ea0>
   1b7b0:	mov	r0, r8
   1b7b4:	bl	1173c <iswalnum@plt>
   1b7b8:	mov	r1, #1
   1b7bc:	mov	ip, #0
   1b7c0:	cmp	r8, #95	; 0x5f
   1b7c4:	beq	1b808 <ftello64@plt+0x9f7c>
   1b7c8:	ldr	sl, [sp, #20]
   1b7cc:	ldr	lr, [sp, #4]
   1b7d0:	ldr	r3, [sp, #8]
   1b7d4:	cmp	r0, #0
   1b7d8:	beq	1b4f8 <ftello64@plt+0x9c6c>
   1b7dc:	b	1b528 <ftello64@plt+0x9c9c>
   1b7e0:	mov	r0, r8
   1b7e4:	bl	1173c <iswalnum@plt>
   1b7e8:	mov	r3, #1
   1b7ec:	cmp	r8, #95	; 0x5f
   1b7f0:	beq	1b818 <ftello64@plt+0x9f8c>
   1b7f4:	ldr	sl, [sp, #20]
   1b7f8:	ldr	r1, [sp, #4]
   1b7fc:	cmp	r0, #0
   1b800:	beq	1b714 <ftello64@plt+0x9e88>
   1b804:	b	1b72c <ftello64@plt+0x9ea0>
   1b808:	ldr	sl, [sp, #20]
   1b80c:	ldr	lr, [sp, #4]
   1b810:	ldr	r3, [sp, #8]
   1b814:	b	1b528 <ftello64@plt+0x9c9c>
   1b818:	ldr	sl, [sp, #20]
   1b81c:	ldr	r1, [sp, #4]
   1b820:	b	1b72c <ftello64@plt+0x9ea0>
   1b824:	ldr	r0, [r5, #12]
   1b828:	ldr	r2, [r0, r3, lsl #2]
   1b82c:	ldr	r0, [lr]
   1b830:	add	r0, r0, r2, lsl #3
   1b834:	mov	r1, r2
   1b838:	str	r2, [sp, #12]
   1b83c:	ldr	r6, [r0, #4]
   1b840:	tst	r6, #1048576	; 0x100000
   1b844:	bne	1b444 <ftello64@plt+0x9bb8>
   1b848:	ldr	r0, [r5, #8]
   1b84c:	add	r3, r3, #1
   1b850:	cmp	r3, r0
   1b854:	blt	1b824 <ftello64@plt+0x9f98>
   1b858:	mov	r0, #0
   1b85c:	str	r0, [fp, #-196]	; 0xffffff3c
   1b860:	b	1ba10 <ftello64@plt+0xa184>
   1b864:	add	r1, r0, #2
   1b868:	add	r0, sp, #104	; 0x68
   1b86c:	bl	24c98 <ftello64@plt+0x1340c>
   1b870:	cmp	r0, #0
   1b874:	str	r0, [fp, #-196]	; 0xffffff3c
   1b878:	beq	1ba04 <ftello64@plt+0xa178>
   1b87c:	b	1cbe8 <ftello64@plt+0xb35c>
   1b880:	ldr	r0, [sp, #144]	; 0x90
   1b884:	cmp	r0, #0
   1b888:	ble	1b8c8 <ftello64@plt+0xa03c>
   1b88c:	ldr	r2, [sp, #152]	; 0x98
   1b890:	sub	r1, r0, #1
   1b894:	cmp	r2, r1
   1b898:	beq	1b98c <ftello64@plt+0xa100>
   1b89c:	ldr	r2, [sp, #184]	; 0xb8
   1b8a0:	cmp	r2, #2
   1b8a4:	blt	1b8d0 <ftello64@plt+0xa044>
   1b8a8:	ldr	r1, [sp, #112]	; 0x70
   1b8ac:	sub	r1, r1, #4
   1b8b0:	ldr	r8, [r1, r0, lsl #2]
   1b8b4:	cmn	r8, #1
   1b8b8:	bne	1b904 <ftello64@plt+0xa078>
   1b8bc:	sub	r0, r0, #1
   1b8c0:	cmp	r0, #0
   1b8c4:	bgt	1b8b0 <ftello64@plt+0xa024>
   1b8c8:	ldr	r1, [sp, #164]	; 0xa4
   1b8cc:	b	1b928 <ftello64@plt+0xa09c>
   1b8d0:	ldr	r0, [sp, #108]	; 0x6c
   1b8d4:	ldr	r2, [sp, #172]	; 0xac
   1b8d8:	ldrb	r0, [r0, r1]
   1b8dc:	ubfx	r1, r0, #5, #3
   1b8e0:	ldr	ip, [r2, r1, lsl #2]
   1b8e4:	and	r2, r0, #31
   1b8e8:	mov	r1, #1
   1b8ec:	tst	ip, r1, lsl r2
   1b8f0:	bne	1b928 <ftello64@plt+0xa09c>
   1b8f4:	mov	r1, #0
   1b8f8:	cmp	r0, #10
   1b8fc:	beq	1b91c <ftello64@plt+0xa090>
   1b900:	b	1b928 <ftello64@plt+0xa09c>
   1b904:	ldrb	r0, [sp, #182]	; 0xb6
   1b908:	cmp	r0, #0
   1b90c:	bne	1b994 <ftello64@plt+0xa108>
   1b910:	mov	r1, #0
   1b914:	cmp	r8, #10
   1b918:	bne	1b928 <ftello64@plt+0xa09c>
   1b91c:	ldrb	r1, [sp, #181]	; 0xb5
   1b920:	cmp	r1, #0
   1b924:	movwne	r1, #2
   1b928:	bfi	r6, r1, #8, #1
   1b92c:	ldr	r8, [r3, r6, lsl #2]
   1b930:	b	1ba5c <ftello64@plt+0xa1d0>
   1b934:	ldr	r0, [sp, #192]	; 0xc0
   1b938:	and	r0, r0, #2
   1b93c:	eor	r3, r0, #10
   1b940:	b	1b360 <ftello64@plt+0x9ad4>
   1b944:	str	r0, [fp, #-48]	; 0xffffffd0
   1b948:	ldr	sl, [sp, #20]
   1b94c:	ldr	r7, [sp, #16]
   1b950:	mov	r8, #0
   1b954:	str	r0, [fp, #-196]	; 0xffffff3c
   1b958:	b	1ba5c <ftello64@plt+0xa1d0>
   1b95c:	mov	r0, r4
   1b960:	mov	r5, r7
   1b964:	bl	1173c <iswalnum@plt>
   1b968:	mov	r3, #1
   1b96c:	cmp	r4, #95	; 0x5f
   1b970:	beq	1b984 <ftello64@plt+0xa0f8>
   1b974:	cmp	r0, #0
   1b978:	mov	r7, r5
   1b97c:	beq	1b348 <ftello64@plt+0x9abc>
   1b980:	b	1b360 <ftello64@plt+0x9ad4>
   1b984:	mov	r7, r5
   1b988:	b	1b360 <ftello64@plt+0x9ad4>
   1b98c:	mov	r1, #10
   1b990:	b	1b928 <ftello64@plt+0xa09c>
   1b994:	mov	r0, r8
   1b998:	str	r3, [sp, #12]
   1b99c:	str	r7, [sp, #16]
   1b9a0:	bl	1173c <iswalnum@plt>
   1b9a4:	mov	r1, #1
   1b9a8:	cmp	r8, #95	; 0x5f
   1b9ac:	beq	1b9c4 <ftello64@plt+0xa138>
   1b9b0:	ldr	r7, [sp, #16]
   1b9b4:	ldr	r3, [sp, #12]
   1b9b8:	cmp	r0, #0
   1b9bc:	beq	1b910 <ftello64@plt+0xa084>
   1b9c0:	b	1b928 <ftello64@plt+0xa09c>
   1b9c4:	ldr	r7, [sp, #16]
   1b9c8:	ldr	r3, [sp, #12]
   1b9cc:	b	1b928 <ftello64@plt+0xa09c>
   1b9d0:	ldr	r2, [sp, #140]	; 0x8c
   1b9d4:	ldr	r1, [sp, #152]	; 0x98
   1b9d8:	add	r4, r0, #1
   1b9dc:	mov	r5, r8
   1b9e0:	cmp	r4, r2
   1b9e4:	blt	1b9f0 <ftello64@plt+0xa164>
   1b9e8:	cmp	r2, r1
   1b9ec:	blt	1b864 <ftello64@plt+0x9fd8>
   1b9f0:	ldr	r2, [sp, #132]	; 0x84
   1b9f4:	cmp	r4, r2
   1b9f8:	blt	1ba04 <ftello64@plt+0xa178>
   1b9fc:	cmp	r2, r1
   1ba00:	blt	1b864 <ftello64@plt+0x9fd8>
   1ba04:	ldrb	r0, [r5, #52]	; 0x34
   1ba08:	tst	r0, #32
   1ba0c:	bne	1b420 <ftello64@plt+0x9b94>
   1ba10:	ldr	r1, [sp, #144]	; 0x90
   1ba14:	ldr	r0, [sp, #108]	; 0x6c
   1ba18:	add	r2, r1, #1
   1ba1c:	str	r2, [sp, #144]	; 0x90
   1ba20:	ldrb	r6, [r0, r1]
   1ba24:	ldr	r0, [r5, #44]	; 0x2c
   1ba28:	cmp	r0, #0
   1ba2c:	bne	1ba58 <ftello64@plt+0xa1cc>
   1ba30:	ldr	r3, [r5, #48]	; 0x30
   1ba34:	cmp	r3, #0
   1ba38:	bne	1b880 <ftello64@plt+0x9ff4>
   1ba3c:	ldr	r0, [sp, #188]	; 0xbc
   1ba40:	mov	r1, r5
   1ba44:	bl	26e34 <ftello64@plt+0x155a8>
   1ba48:	cmp	r0, #0
   1ba4c:	bne	1ba24 <ftello64@plt+0xa198>
   1ba50:	mov	r0, #12
   1ba54:	b	1b950 <ftello64@plt+0xa0c4>
   1ba58:	ldr	r8, [r0, r6, lsl #2]
   1ba5c:	ldr	r0, [sp, #204]	; 0xcc
   1ba60:	cmp	r0, #0
   1ba64:	beq	1ba7c <ftello64@plt+0xa1f0>
   1ba68:	sub	r0, fp, #196	; 0xc4
   1ba6c:	add	r1, sp, #104	; 0x68
   1ba70:	mov	r2, r8
   1ba74:	bl	24ea0 <ftello64@plt+0x13614>
   1ba78:	mov	r8, r0
   1ba7c:	cmp	r8, #0
   1ba80:	beq	1b224 <ftello64@plt+0x9998>
   1ba84:	sub	r0, r5, r8
   1ba88:	clz	r0, r0
   1ba8c:	lsr	r0, r0, #5
   1ba90:	ands	r7, r7, r0
   1ba94:	ldrb	r0, [r8, #52]	; 0x34
   1ba98:	movne	sl, r4
   1ba9c:	tst	r0, #16
   1baa0:	beq	1bad0 <ftello64@plt+0xa244>
   1baa4:	sxtb	r0, r0
   1baa8:	cmn	r0, #1
   1baac:	ble	1b25c <ftello64@plt+0x99d0>
   1bab0:	ldr	r0, [sp, #44]	; 0x2c
   1bab4:	ldr	r9, [sp, #144]	; 0x90
   1bab8:	cmp	r0, #0
   1babc:	beq	1bb00 <ftello64@plt+0xa274>
   1bac0:	mov	r0, #0
   1bac4:	str	r0, [sp, #72]	; 0x48
   1bac8:	mov	r0, #1
   1bacc:	str	r0, [sp, #56]	; 0x38
   1bad0:	ldr	r0, [sp, #144]	; 0x90
   1bad4:	ldr	r1, [sp, #160]	; 0xa0
   1bad8:	cmp	r1, r0
   1badc:	bgt	1b9d0 <ftello64@plt+0xa144>
   1bae0:	b	1baec <ftello64@plt+0xa260>
   1bae4:	ldr	r0, [sp, #36]	; 0x24
   1bae8:	str	r0, [sp, #72]	; 0x48
   1baec:	ldr	r1, [sp, #72]	; 0x48
   1baf0:	cmp	r1, #0
   1baf4:	ldrne	r0, [r1]
   1baf8:	addne	r0, r0, sl
   1bafc:	strne	r0, [r1]
   1bb00:	ldr	sl, [sp, #92]	; 0x5c
   1bb04:	ldr	r8, [sp, #64]	; 0x40
   1bb08:	cmn	r9, #1
   1bb0c:	beq	1accc <ftello64@plt+0x9440>
   1bb10:	cmn	r9, #2
   1bb14:	beq	1cbe8 <ftello64@plt+0xb35c>
   1bb18:	ldr	r5, [sp, #80]	; 0x50
   1bb1c:	str	r9, [sp, #196]	; 0xc4
   1bb20:	ldr	r8, [sp, #96]	; 0x60
   1bb24:	cmp	sl, #2
   1bb28:	ldrb	r0, [r5, #28]
   1bb2c:	bcc	1bb38 <ftello64@plt+0xa2ac>
   1bb30:	ands	r1, r0, #16
   1bb34:	beq	1bb44 <ftello64@plt+0xa2b8>
   1bb38:	ldr	r1, [r8, #76]	; 0x4c
   1bb3c:	cmp	r1, #0
   1bb40:	beq	1bca4 <ftello64@plt+0xa418>
   1bb44:	ldr	r0, [sp, #204]	; 0xcc
   1bb48:	cmn	r9, #1
   1bb4c:	ldr	r5, [r0, r9, lsl #2]
   1bb50:	ble	1bb8c <ftello64@plt+0xa300>
   1bb54:	ldr	r0, [sp, #152]	; 0x98
   1bb58:	cmp	r0, r9
   1bb5c:	beq	1a868 <ftello64@plt+0x8fdc>
   1bb60:	ldr	r0, [sp, #184]	; 0xb8
   1bb64:	cmp	r0, #2
   1bb68:	blt	1bb9c <ftello64@plt+0xa310>
   1bb6c:	ldr	r0, [sp, #112]	; 0x70
   1bb70:	ldr	r4, [r0, r9, lsl #2]
   1bb74:	cmn	r4, #1
   1bb78:	bne	1bbd8 <ftello64@plt+0xa34c>
   1bb7c:	sub	r1, r9, #1
   1bb80:	cmp	r9, #0
   1bb84:	mov	r9, r1
   1bb88:	bgt	1bb70 <ftello64@plt+0xa2e4>
   1bb8c:	ldr	r3, [sp, #164]	; 0xa4
   1bb90:	movw	r9, #65280	; 0xff00
   1bb94:	movt	r9, #3
   1bb98:	b	1bc04 <ftello64@plt+0xa378>
   1bb9c:	ldr	r0, [sp, #108]	; 0x6c
   1bba0:	ldr	r1, [sp, #172]	; 0xac
   1bba4:	mov	r3, #1
   1bba8:	ldrb	r0, [r0, r9]
   1bbac:	movw	r9, #65280	; 0xff00
   1bbb0:	movt	r9, #3
   1bbb4:	ubfx	r2, r0, #5, #3
   1bbb8:	ldr	r1, [r1, r2, lsl #2]
   1bbbc:	and	r2, r0, #31
   1bbc0:	tst	r1, r3, lsl r2
   1bbc4:	bne	1bc04 <ftello64@plt+0xa378>
   1bbc8:	mov	r3, #0
   1bbcc:	cmp	r0, #10
   1bbd0:	beq	1bbf8 <ftello64@plt+0xa36c>
   1bbd4:	b	1bc04 <ftello64@plt+0xa378>
   1bbd8:	ldrb	r0, [sp, #182]	; 0xb6
   1bbdc:	movw	r9, #65280	; 0xff00
   1bbe0:	movt	r9, #3
   1bbe4:	cmp	r0, #0
   1bbe8:	bne	1a904 <ftello64@plt+0x9078>
   1bbec:	mov	r3, #0
   1bbf0:	cmp	r4, #10
   1bbf4:	bne	1bc04 <ftello64@plt+0xa378>
   1bbf8:	ldrb	r3, [sp, #181]	; 0xb5
   1bbfc:	cmp	r3, #0
   1bc00:	movwne	r3, #2
   1bc04:	ldr	r0, [r5, #8]
   1bc08:	cmp	r0, #1
   1bc0c:	blt	1bc94 <ftello64@plt+0xa408>
   1bc10:	ldr	r1, [sp, #188]	; 0xbc
   1bc14:	ldr	r6, [r5, #12]
   1bc18:	and	ip, r3, #8
   1bc1c:	and	lr, r3, #2
   1bc20:	and	r3, r3, #1
   1bc24:	mov	r4, #0
   1bc28:	ldr	r5, [r1]
   1bc2c:	ldr	r7, [r6, r4, lsl #2]
   1bc30:	add	r1, r5, r7, lsl #3
   1bc34:	ldr	r1, [r1, #4]
   1bc38:	uxtb	r2, r1
   1bc3c:	cmp	r2, #2
   1bc40:	bne	1bc88 <ftello64@plt+0xa3fc>
   1bc44:	tst	r1, r9
   1bc48:	beq	1bc98 <ftello64@plt+0xa40c>
   1bc4c:	cmp	r3, #0
   1bc50:	bne	1bc5c <ftello64@plt+0xa3d0>
   1bc54:	ands	r2, r1, #1024	; 0x400
   1bc58:	bne	1bc88 <ftello64@plt+0xa3fc>
   1bc5c:	cmp	r3, #0
   1bc60:	andsne	r2, r1, #2048	; 0x800
   1bc64:	bne	1bc88 <ftello64@plt+0xa3fc>
   1bc68:	cmp	lr, #0
   1bc6c:	bne	1bc78 <ftello64@plt+0xa3ec>
   1bc70:	ands	r2, r1, #8192	; 0x2000
   1bc74:	bne	1bc88 <ftello64@plt+0xa3fc>
   1bc78:	cmp	ip, #0
   1bc7c:	bne	1bc98 <ftello64@plt+0xa40c>
   1bc80:	ands	r1, r1, #32768	; 0x8000
   1bc84:	beq	1bc98 <ftello64@plt+0xa40c>
   1bc88:	add	r4, r4, #1
   1bc8c:	cmp	r4, r0
   1bc90:	blt	1bc2c <ftello64@plt+0xa3a0>
   1bc94:	mov	r7, #0
   1bc98:	ldr	r5, [sp, #80]	; 0x50
   1bc9c:	str	r7, [sp, #200]	; 0xc8
   1bca0:	ldrb	r0, [r5, #28]
   1bca4:	sub	r6, fp, #48	; 0x30
   1bca8:	cmp	sl, #2
   1bcac:	bcc	1bcc4 <ftello64@plt+0xa438>
   1bcb0:	ands	r0, r0, #16
   1bcb4:	bne	1bcc4 <ftello64@plt+0xa438>
   1bcb8:	ldrb	r0, [r8, #88]	; 0x58
   1bcbc:	tst	r0, #1
   1bcc0:	bne	1bcd0 <ftello64@plt+0xa444>
   1bcc4:	ldr	r0, [r8, #76]	; 0x4c
   1bcc8:	cmp	r0, #0
   1bccc:	beq	1be6c <ftello64@plt+0xa5e0>
   1bcd0:	ldr	sl, [sp, #196]	; 0xc4
   1bcd4:	cmn	sl, #-1073741823	; 0xc0000001
   1bcd8:	bcs	1cbe8 <ftello64@plt+0xb35c>
   1bcdc:	ldr	r0, [sp, #188]	; 0xbc
   1bce0:	ldr	r6, [sp, #200]	; 0xc8
   1bce4:	str	r0, [sp, #72]	; 0x48
   1bce8:	mov	r0, #4
   1bcec:	add	r4, r0, sl, lsl #2
   1bcf0:	mov	r0, r4
   1bcf4:	bl	2c294 <ftello64@plt+0x1aa08>
   1bcf8:	mov	r8, r0
   1bcfc:	cmp	r0, #0
   1bd00:	beq	1ce1c <ftello64@plt+0xb590>
   1bd04:	ldr	r0, [sp, #72]	; 0x48
   1bd08:	ldr	r0, [r0, #76]	; 0x4c
   1bd0c:	cmp	r0, #0
   1bd10:	beq	1a7bc <ftello64@plt+0x8f30>
   1bd14:	mov	r0, r4
   1bd18:	bl	2c294 <ftello64@plt+0x1aa08>
   1bd1c:	cmp	r0, #0
   1bd20:	beq	1ce1c <ftello64@plt+0xb590>
   1bd24:	mov	r1, #0
   1bd28:	mov	r2, r4
   1bd2c:	mov	r5, r0
   1bd30:	bl	1176c <memset@plt>
   1bd34:	sub	r0, fp, #188	; 0xbc
   1bd38:	str	r8, [fp, #-192]	; 0xffffff40
   1bd3c:	mov	r1, #0
   1bd40:	stm	r0, {r5, r6, sl}
   1bd44:	ldr	r0, [sp, #28]
   1bd48:	str	r1, [r0]
   1bd4c:	str	r1, [r0, #4]
   1bd50:	str	r1, [r0, #8]
   1bd54:	add	r0, sp, #104	; 0x68
   1bd58:	sub	r1, fp, #192	; 0xc0
   1bd5c:	bl	27f30 <ftello64@plt+0x166a4>
   1bd60:	mov	r9, r0
   1bd64:	mov	r0, #0
   1bd68:	bl	15c2c <ftello64@plt+0x43a0>
   1bd6c:	cmp	r9, #0
   1bd70:	mov	r4, r5
   1bd74:	bne	1ad08 <ftello64@plt+0x947c>
   1bd78:	ldr	r0, [r8]
   1bd7c:	cmp	r0, #0
   1bd80:	beq	1aa9c <ftello64@plt+0x9210>
   1bd84:	mov	r1, #0
   1bd88:	cmp	sl, #0
   1bd8c:	mov	r9, #0
   1bd90:	str	r1, [sp, #56]	; 0x38
   1bd94:	blt	1be28 <ftello64@plt+0xa59c>
   1bd98:	mov	r7, #0
   1bd9c:	b	1bdb0 <ftello64@plt+0xa524>
   1bda0:	add	r0, r8, r7, lsl #2
   1bda4:	add	r1, r7, #1
   1bda8:	ldr	r0, [r0, #4]
   1bdac:	mov	r7, r1
   1bdb0:	ldr	r2, [r4, r7, lsl #2]
   1bdb4:	cmp	r0, #0
   1bdb8:	beq	1be18 <ftello64@plt+0xa58c>
   1bdbc:	cmp	r2, #0
   1bdc0:	beq	1be0c <ftello64@plt+0xa580>
   1bdc4:	sub	r5, fp, #48	; 0x30
   1bdc8:	add	r1, r0, #4
   1bdcc:	add	r2, r2, #4
   1bdd0:	mov	r0, r5
   1bdd4:	bl	250b4 <ftello64@plt+0x13828>
   1bdd8:	cmp	r0, #0
   1bddc:	str	r0, [fp, #-196]	; 0xffffff3c
   1bde0:	bne	1a810 <ftello64@plt+0x8f84>
   1bde4:	ldr	r1, [sp, #72]	; 0x48
   1bde8:	sub	r0, fp, #196	; 0xc4
   1bdec:	mov	r2, r5
   1bdf0:	bl	266a0 <ftello64@plt+0x14e14>
   1bdf4:	str	r0, [r8, r7, lsl #2]
   1bdf8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1bdfc:	bl	15c2c <ftello64@plt+0x43a0>
   1be00:	ldr	r9, [fp, #-196]	; 0xffffff3c
   1be04:	cmp	r9, #0
   1be08:	bne	1be28 <ftello64@plt+0xa59c>
   1be0c:	cmp	r7, sl
   1be10:	blt	1bda0 <ftello64@plt+0xa514>
   1be14:	b	1be24 <ftello64@plt+0xa598>
   1be18:	str	r2, [r8, r7, lsl #2]
   1be1c:	cmp	r7, sl
   1be20:	blt	1bda0 <ftello64@plt+0xa514>
   1be24:	mov	r9, #0
   1be28:	mov	r0, r4
   1be2c:	bl	15c2c <ftello64@plt+0x43a0>
   1be30:	cmp	r9, #0
   1be34:	bne	1ad0c <ftello64@plt+0x9480>
   1be38:	ldr	r0, [sp, #204]	; 0xcc
   1be3c:	bl	15c2c <ftello64@plt+0x43a0>
   1be40:	mov	r0, #0
   1be44:	str	r6, [sp, #200]	; 0xc8
   1be48:	str	r8, [sp, #204]	; 0xcc
   1be4c:	str	sl, [sp, #196]	; 0xc4
   1be50:	bl	15c2c <ftello64@plt+0x43a0>
   1be54:	mov	r0, #0
   1be58:	bl	15c2c <ftello64@plt+0x43a0>
   1be5c:	ldr	r8, [sp, #96]	; 0x60
   1be60:	ldr	sl, [sp, #92]	; 0x5c
   1be64:	ldr	r5, [sp, #80]	; 0x50
   1be68:	sub	r6, fp, #48	; 0x30
   1be6c:	cmp	sl, #0
   1be70:	beq	1cdb8 <ftello64@plt+0xb52c>
   1be74:	ldr	r4, [sp, #32]
   1be78:	cmp	sl, #1
   1be7c:	beq	1bea0 <ftello64@plt+0xa614>
   1be80:	ldr	r1, [fp, #16]
   1be84:	mvn	r0, r4
   1be88:	add	r0, r0, r1
   1be8c:	mov	r1, #255	; 0xff
   1be90:	lsl	r2, r0, #3
   1be94:	ldr	r0, [fp, #20]
   1be98:	add	r0, r0, #8
   1be9c:	bl	1176c <memset@plt>
   1bea0:	ldr	r0, [sp, #196]	; 0xc4
   1bea4:	ldr	r1, [fp, #20]
   1bea8:	mov	r9, #0
   1beac:	cmp	sl, #2
   1beb0:	str	r9, [r1]
   1beb4:	str	r0, [r1, #4]
   1beb8:	bcc	1cc98 <ftello64@plt+0xb40c>
   1bebc:	ldrb	r0, [r5, #28]
   1bec0:	ands	r0, r0, #16
   1bec4:	bne	1cc98 <ftello64@plt+0xb40c>
   1bec8:	ldrb	r1, [r8, #88]	; 0x58
   1becc:	mov	r0, #0
   1bed0:	tst	r1, #1
   1bed4:	mov	r1, #0
   1bed8:	beq	1beec <ftello64@plt+0xa660>
   1bedc:	ldr	r2, [r8, #76]	; 0x4c
   1bee0:	mov	r1, #0
   1bee4:	cmp	r2, #0
   1bee8:	movwgt	r1, #1
   1beec:	movw	r2, #61664	; 0xf0e0
   1bef0:	ldr	r7, [r5]
   1bef4:	cmp	r1, #0
   1bef8:	mov	r1, #0
   1befc:	movt	r2, #2
   1bf00:	vldr	d16, [r2]
   1bf04:	ldr	r2, [r2, #8]
   1bf08:	str	r2, [fp, #-40]	; 0xffffffd8
   1bf0c:	mov	r2, #16
   1bf10:	vstr	d16, [fp, #-48]	; 0xffffffd0
   1bf14:	str	r2, [fp, #-188]	; 0xffffff44
   1bf18:	sub	r2, fp, #192	; 0xc0
   1bf1c:	str	r0, [fp, #-192]	; 0xffffff40
   1bf20:	add	r5, r2, #12
   1bf24:	str	r5, [fp, #-184]	; 0xffffff48
   1bf28:	beq	1bf48 <ftello64@plt+0xa6bc>
   1bf2c:	mov	r0, #48	; 0x30
   1bf30:	bl	2c294 <ftello64@plt+0x1aa08>
   1bf34:	cmp	r0, #0
   1bf38:	str	r0, [fp, #-40]	; 0xffffffd8
   1bf3c:	beq	1cbe8 <ftello64@plt+0xb35c>
   1bf40:	ldr	r0, [fp, #-192]	; 0xffffff40
   1bf44:	mov	r1, r6
   1bf48:	str	r7, [sp, #68]	; 0x44
   1bf4c:	ldr	r7, [r7, #72]	; 0x48
   1bf50:	cmp	r0, sl
   1bf54:	str	r5, [sp, #76]	; 0x4c
   1bf58:	str	r1, [sp, #80]	; 0x50
   1bf5c:	bcs	1c048 <ftello64@plt+0xa7bc>
   1bf60:	ldr	r2, [sp, #76]	; 0x4c
   1bf64:	sub	r0, fp, #192	; 0xc0
   1bf68:	mov	r1, sl
   1bf6c:	mov	r3, #8
   1bf70:	bl	2c3f0 <ftello64@plt+0x1ab64>
   1bf74:	cmp	r0, #0
   1bf78:	bne	1c04c <ftello64@plt+0xa7c0>
   1bf7c:	ldr	r0, [fp, #-184]	; 0xffffff48
   1bf80:	ldr	r1, [sp, #76]	; 0x4c
   1bf84:	cmp	r0, r1
   1bf88:	beq	1bf90 <ftello64@plt+0xa704>
   1bf8c:	bl	15c2c <ftello64@plt+0x43a0>
   1bf90:	mov	r0, #16
   1bf94:	mov	r9, #12
   1bf98:	str	r0, [fp, #-188]	; 0xffffff44
   1bf9c:	mov	r0, #0
   1bfa0:	str	r0, [fp, #-192]	; 0xffffff40
   1bfa4:	ldr	r0, [sp, #76]	; 0x4c
   1bfa8:	str	r0, [fp, #-184]	; 0xffffff48
   1bfac:	ldr	r0, [sp, #80]	; 0x50
   1bfb0:	cmp	r0, #0
   1bfb4:	beq	1cdbc <ftello64@plt+0xb530>
   1bfb8:	ldr	r0, [sp, #80]	; 0x50
   1bfbc:	ldr	r1, [r0]
   1bfc0:	ldr	r0, [r0, #8]
   1bfc4:	cmp	r1, #1
   1bfc8:	blt	1cec4 <ftello64@plt+0xb638>
   1bfcc:	ldr	r4, [sp, #80]	; 0x50
   1bfd0:	mov	r5, #0
   1bfd4:	mov	r6, #0
   1bfd8:	add	r0, r0, r5
   1bfdc:	ldr	r0, [r0, #20]
   1bfe0:	bl	15c2c <ftello64@plt+0x43a0>
   1bfe4:	ldr	r0, [r4, #8]
   1bfe8:	add	r0, r0, r5
   1bfec:	ldr	r0, [r0, #8]
   1bff0:	bl	15c2c <ftello64@plt+0x43a0>
   1bff4:	ldr	r1, [r4]
   1bff8:	ldr	r0, [r4, #8]
   1bffc:	add	r6, r6, #1
   1c000:	add	r5, r5, #24
   1c004:	cmp	r6, r1
   1c008:	blt	1bfd8 <ftello64@plt+0xa74c>
   1c00c:	b	1cec4 <ftello64@plt+0xb638>
   1c010:	ldr	r1, [r3, #8]
   1c014:	cmp	r1, #0
   1c018:	beq	1c028 <ftello64@plt+0xa79c>
   1c01c:	ldrsb	r1, [sl, #28]
   1c020:	cmp	r1, #0
   1c024:	blt	1a488 <ftello64@plt+0x8bfc>
   1c028:	mov	r1, #0
   1c02c:	cmp	r6, #0
   1c030:	str	r1, [sp, #76]	; 0x4c
   1c034:	beq	1cbe0 <ftello64@plt+0xb354>
   1c038:	cmp	r0, #0
   1c03c:	mov	r6, #0
   1c040:	bne	1ce10 <ftello64@plt+0xb584>
   1c044:	b	1a48c <ftello64@plt+0x8c00>
   1c048:	str	sl, [fp, #-192]	; 0xffffff40
   1c04c:	ldr	r5, [fp, #20]
   1c050:	ldr	r0, [fp, #-184]	; 0xffffff48
   1c054:	lsl	r2, sl, #3
   1c058:	str	r2, [sp, #56]	; 0x38
   1c05c:	mov	r1, r5
   1c060:	str	r0, [sp, #60]	; 0x3c
   1c064:	bl	11580 <memcpy@plt>
   1c068:	ldr	r6, [r5]
   1c06c:	ldr	r0, [r5, #4]
   1c070:	mov	ip, #0
   1c074:	cmp	r6, r0
   1c078:	ble	1c108 <ftello64@plt+0xa87c>
   1c07c:	mov	r0, ip
   1c080:	bl	15c2c <ftello64@plt+0x43a0>
   1c084:	ldr	r0, [fp, #-184]	; 0xffffff48
   1c088:	ldr	r5, [sp, #76]	; 0x4c
   1c08c:	cmp	r0, r5
   1c090:	beq	1c098 <ftello64@plt+0xa80c>
   1c094:	bl	15c2c <ftello64@plt+0x43a0>
   1c098:	ldr	r6, [sp, #80]	; 0x50
   1c09c:	mov	r0, #16
   1c0a0:	str	r0, [fp, #-188]	; 0xffffff44
   1c0a4:	mov	r0, #0
   1c0a8:	str	r0, [fp, #-192]	; 0xffffff40
   1c0ac:	str	r5, [fp, #-184]	; 0xffffff48
   1c0b0:	cmp	r6, #0
   1c0b4:	beq	1cc98 <ftello64@plt+0xb40c>
   1c0b8:	ldr	r1, [r6]
   1c0bc:	ldr	r0, [r6, #8]
   1c0c0:	cmp	r1, #1
   1c0c4:	blt	1cc90 <ftello64@plt+0xb404>
   1c0c8:	mov	r4, #0
   1c0cc:	mov	r5, #0
   1c0d0:	add	r0, r0, r4
   1c0d4:	ldr	r0, [r0, #20]
   1c0d8:	bl	15c2c <ftello64@plt+0x43a0>
   1c0dc:	ldr	r0, [r6, #8]
   1c0e0:	add	r0, r0, r4
   1c0e4:	ldr	r0, [r0, #8]
   1c0e8:	bl	15c2c <ftello64@plt+0x43a0>
   1c0ec:	ldr	r1, [r6]
   1c0f0:	ldr	r0, [r6, #8]
   1c0f4:	add	r5, r5, #1
   1c0f8:	add	r4, r4, #24
   1c0fc:	cmp	r5, r1
   1c100:	blt	1c0d0 <ftello64@plt+0xa844>
   1c104:	b	1cc90 <ftello64@plt+0xb404>
   1c108:	lsl	r0, sl, #4
   1c10c:	mov	lr, #1
   1c110:	mov	r1, #0
   1c114:	mov	ip, #0
   1c118:	str	r0, [sp, #48]	; 0x30
   1c11c:	mov	r0, #0
   1c120:	str	r0, [sp, #52]	; 0x34
   1c124:	ldr	r0, [sp, #68]	; 0x44
   1c128:	mov	r5, r1
   1c12c:	ldr	r0, [r0]
   1c130:	add	r1, r0, r7, lsl #3
   1c134:	ldr	r3, [r1, #4]
   1c138:	uxtb	r2, r3
   1c13c:	cmp	r2, #9
   1c140:	beq	1c170 <ftello64@plt+0xa8e4>
   1c144:	cmp	r2, #8
   1c148:	bne	1c1e4 <ftello64@plt+0xa958>
   1c14c:	ldr	r0, [r0, r7, lsl #3]
   1c150:	add	r0, r0, #1
   1c154:	cmp	r0, sl
   1c158:	bge	1c1e4 <ftello64@plt+0xa958>
   1c15c:	ldr	r1, [fp, #20]
   1c160:	str	r6, [r1, r0, lsl #3]!
   1c164:	mvn	r0, #0
   1c168:	str	r0, [r1, #4]
   1c16c:	b	1c1e4 <ftello64@plt+0xa958>
   1c170:	ldr	r0, [r0, r7, lsl #3]
   1c174:	add	r0, r0, #1
   1c178:	cmp	r0, sl
   1c17c:	bge	1c1e4 <ftello64@plt+0xa958>
   1c180:	ldr	r1, [fp, #20]
   1c184:	ldr	r2, [r1, r0, lsl #3]
   1c188:	cmp	r2, r6
   1c18c:	bge	1c1a0 <ftello64@plt+0xa914>
   1c190:	add	r0, r1, r0, lsl #3
   1c194:	str	r6, [r0, #4]
   1c198:	ldr	r0, [sp, #60]	; 0x3c
   1c19c:	b	1c1c0 <ftello64@plt+0xa934>
   1c1a0:	tst	r3, #524288	; 0x80000
   1c1a4:	beq	1c1d8 <ftello64@plt+0xa94c>
   1c1a8:	ldr	r1, [sp, #60]	; 0x3c
   1c1ac:	ldr	r1, [r1, r0, lsl #3]
   1c1b0:	cmn	r1, #1
   1c1b4:	beq	1c1d8 <ftello64@plt+0xa94c>
   1c1b8:	ldr	r0, [fp, #20]
   1c1bc:	ldr	r1, [sp, #60]	; 0x3c
   1c1c0:	ldr	r2, [sp, #56]	; 0x38
   1c1c4:	str	ip, [sp, #64]	; 0x40
   1c1c8:	bl	11580 <memcpy@plt>
   1c1cc:	ldr	ip, [sp, #64]	; 0x40
   1c1d0:	mov	lr, #1
   1c1d4:	b	1c1e4 <ftello64@plt+0xa958>
   1c1d8:	ldr	r1, [fp, #20]
   1c1dc:	add	r0, r1, r0, lsl #3
   1c1e0:	str	r6, [r0, #4]
   1c1e4:	ldr	r0, [fp, #20]
   1c1e8:	ldr	r0, [r0, #4]
   1c1ec:	cmp	r6, r0
   1c1f0:	ldreq	r0, [sp, #200]	; 0xc8
   1c1f4:	cmpeq	r7, r0
   1c1f8:	beq	1c254 <ftello64@plt+0xa9c8>
   1c1fc:	ldr	r0, [sp, #80]	; 0x50
   1c200:	cmp	r0, #0
   1c204:	beq	1c298 <ftello64@plt+0xaa0c>
   1c208:	mov	r2, r5
   1c20c:	cmp	r5, #1
   1c210:	blt	1c334 <ftello64@plt+0xaaa8>
   1c214:	mov	r0, #0
   1c218:	subs	r1, r2, #1
   1c21c:	str	r6, [sp, #72]	; 0x48
   1c220:	beq	1c244 <ftello64@plt+0xa9b8>
   1c224:	add	r2, r0, r1
   1c228:	lsr	r3, r2, #1
   1c22c:	ldr	r6, [ip, r3, lsl #2]
   1c230:	cmp	r6, r7
   1c234:	movge	r1, r3
   1c238:	addlt	r0, lr, r2, lsr #1
   1c23c:	cmp	r0, r1
   1c240:	bcc	1c224 <ftello64@plt+0xa998>
   1c244:	ldr	r0, [ip, r0, lsl #2]
   1c248:	ldr	r6, [sp, #72]	; 0x48
   1c24c:	cmp	r0, r7
   1c250:	bne	1c298 <ftello64@plt+0xaa0c>
   1c254:	ldr	r6, [sp, #80]	; 0x50
   1c258:	cmp	r6, #0
   1c25c:	beq	1cc0c <ftello64@plt+0xb380>
   1c260:	ldr	r5, [sp, #76]	; 0x4c
   1c264:	mov	r0, #0
   1c268:	ldr	r2, [fp, #20]
   1c26c:	ldr	r1, [r2, r0, lsl #3]
   1c270:	cmp	r1, #0
   1c274:	blt	1c288 <ftello64@plt+0xa9fc>
   1c278:	add	r1, r2, r0, lsl #3
   1c27c:	ldr	r1, [r1, #4]
   1c280:	cmn	r1, #1
   1c284:	beq	1c2a0 <ftello64@plt+0xaa14>
   1c288:	add	r0, r0, #1
   1c28c:	cmp	r0, sl
   1c290:	bcc	1c268 <ftello64@plt+0xa9dc>
   1c294:	b	1cc10 <ftello64@plt+0xb384>
   1c298:	mov	r2, r5
   1c29c:	b	1c334 <ftello64@plt+0xaaa8>
   1c2a0:	ldr	r0, [r6]
   1c2a4:	cmp	r0, #0
   1c2a8:	beq	1cc10 <ftello64@plt+0xb384>
   1c2ac:	sub	r0, r0, #1
   1c2b0:	ldr	r7, [sp, #56]	; 0x38
   1c2b4:	str	ip, [sp, #64]	; 0x40
   1c2b8:	str	r0, [r6]
   1c2bc:	add	r5, r0, r0, lsl #1
   1c2c0:	ldr	r4, [r6, #8]
   1c2c4:	mov	r2, r7
   1c2c8:	ldr	r0, [r4, r5, lsl #3]!
   1c2cc:	str	r0, [sp, #72]	; 0x48
   1c2d0:	ldr	r1, [r4, #8]
   1c2d4:	ldr	r0, [fp, #20]
   1c2d8:	bl	11580 <memcpy@plt>
   1c2dc:	ldr	r0, [r4, #8]
   1c2e0:	mov	r2, r7
   1c2e4:	add	r1, r0, sl, lsl #3
   1c2e8:	ldr	r0, [sp, #60]	; 0x3c
   1c2ec:	bl	11580 <memcpy@plt>
   1c2f0:	ldr	r0, [sp, #64]	; 0x40
   1c2f4:	bl	15c2c <ftello64@plt+0x43a0>
   1c2f8:	ldr	r0, [r6, #8]
   1c2fc:	add	r0, r0, r5, lsl #3
   1c300:	ldr	r0, [r0, #8]
   1c304:	bl	15c2c <ftello64@plt+0x43a0>
   1c308:	ldr	r0, [r6, #8]
   1c30c:	add	r0, r0, r5, lsl #3
   1c310:	ldr	r7, [r0, #4]
   1c314:	ldr	ip, [r0, #20]
   1c318:	cmn	r7, #1
   1c31c:	ble	1cc04 <ftello64@plt+0xb378>
   1c320:	ldr	r1, [r0, #12]
   1c324:	ldr	r2, [r0, #16]
   1c328:	ldr	r6, [sp, #72]	; 0x48
   1c32c:	mov	lr, #1
   1c330:	str	r1, [sp, #52]	; 0x34
   1c334:	ldr	r5, [sp, #188]	; 0xbc
   1c338:	ldr	r0, [r5]
   1c33c:	add	r1, r0, r7, lsl #3
   1c340:	ldr	r1, [r1, #4]
   1c344:	tst	r1, #8
   1c348:	bne	1c3e8 <ftello64@plt+0xab5c>
   1c34c:	tst	r1, #1048576	; 0x100000
   1c350:	bne	1c470 <ftello64@plt+0xabe4>
   1c354:	uxtb	r1, r1
   1c358:	cmp	r1, #4
   1c35c:	bne	1c4a4 <ftello64@plt+0xac18>
   1c360:	ldr	r0, [r0, r7, lsl #3]
   1c364:	mov	r4, #0
   1c368:	add	r0, r0, #1
   1c36c:	cmp	r0, sl
   1c370:	bge	1c38c <ftello64@plt+0xab00>
   1c374:	ldr	r1, [fp, #20]
   1c378:	mov	r3, r2
   1c37c:	ldr	r2, [r1, r0, lsl #3]!
   1c380:	ldr	r1, [r1, #4]
   1c384:	sub	r4, r1, r2
   1c388:	mov	r2, r3
   1c38c:	ldr	r1, [sp, #80]	; 0x50
   1c390:	cmp	r1, #0
   1c394:	beq	1c7e0 <ftello64@plt+0xaf54>
   1c398:	cmp	r0, sl
   1c39c:	bge	1c3e0 <ftello64@plt+0xab54>
   1c3a0:	mov	r3, r2
   1c3a4:	ldr	r2, [fp, #20]
   1c3a8:	ldr	r1, [r2, r0, lsl #3]
   1c3ac:	cmn	r1, #1
   1c3b0:	beq	1c3e0 <ftello64@plt+0xab54>
   1c3b4:	add	r0, r2, r0, lsl #3
   1c3b8:	ldr	r0, [r0, #4]
   1c3bc:	cmn	r0, #1
   1c3c0:	beq	1c3e0 <ftello64@plt+0xab54>
   1c3c4:	cmp	r4, #0
   1c3c8:	mov	r2, r3
   1c3cc:	beq	1c804 <ftello64@plt+0xaf78>
   1c3d0:	ldr	r0, [sp, #132]	; 0x84
   1c3d4:	sub	r0, r0, r6
   1c3d8:	cmp	r0, r4
   1c3dc:	bge	1c9e4 <ftello64@plt+0xb158>
   1c3e0:	ldr	r7, [sp, #80]	; 0x50
   1c3e4:	b	1c67c <ftello64@plt+0xadf0>
   1c3e8:	ldr	r0, [sp, #204]	; 0xcc
   1c3ec:	ldr	r4, [r5, #20]
   1c3f0:	cmp	r2, #1
   1c3f4:	ldr	r0, [r0, r6, lsl #2]
   1c3f8:	str	r0, [sp, #88]	; 0x58
   1c3fc:	blt	1c450 <ftello64@plt+0xabc4>
   1c400:	str	r4, [sp, #100]	; 0x64
   1c404:	mov	r5, r6
   1c408:	mov	r4, r2
   1c40c:	mov	r0, #0
   1c410:	subs	r1, r2, #1
   1c414:	beq	1c438 <ftello64@plt+0xabac>
   1c418:	add	r2, r0, r1
   1c41c:	lsr	r3, r2, #1
   1c420:	ldr	r6, [ip, r3, lsl #2]
   1c424:	cmp	r6, r7
   1c428:	movge	r1, r3
   1c42c:	addlt	r0, lr, r2, lsr #1
   1c430:	cmp	r0, r1
   1c434:	bcc	1c418 <ftello64@plt+0xab8c>
   1c438:	ldr	r0, [ip, r0, lsl #2]
   1c43c:	mov	r2, r4
   1c440:	ldr	r4, [sp, #100]	; 0x64
   1c444:	mov	r6, r5
   1c448:	cmp	r0, r7
   1c44c:	beq	1c584 <ftello64@plt+0xacf8>
   1c450:	ldr	r0, [sp, #52]	; 0x34
   1c454:	cmp	r0, #0
   1c458:	beq	1c560 <ftello64@plt+0xacd4>
   1c45c:	cmp	r2, #0
   1c460:	bne	1ca2c <ftello64@plt+0xb1a0>
   1c464:	str	r7, [ip]
   1c468:	mov	r2, #1
   1c46c:	b	1c584 <ftello64@plt+0xacf8>
   1c470:	mov	r0, r5
   1c474:	mov	r1, r7
   1c478:	add	r2, sp, #104	; 0x68
   1c47c:	mov	r3, r6
   1c480:	str	r5, [sp, #100]	; 0x64
   1c484:	mov	r4, ip
   1c488:	bl	26930 <ftello64@plt+0x150a4>
   1c48c:	mov	lr, #1
   1c490:	mov	ip, r4
   1c494:	mov	r1, r0
   1c498:	ldr	r5, [sp, #100]	; 0x64
   1c49c:	cmp	r1, #0
   1c4a0:	bne	1c4d0 <ftello64@plt+0xac44>
   1c4a4:	ldr	r0, [r5]
   1c4a8:	mov	r2, r6
   1c4ac:	mov	r4, ip
   1c4b0:	add	r1, r0, r7, lsl #3
   1c4b4:	add	r0, sp, #104	; 0x68
   1c4b8:	bl	26c24 <ftello64@plt+0x15398>
   1c4bc:	mov	lr, #1
   1c4c0:	mov	ip, r4
   1c4c4:	mov	r1, #1
   1c4c8:	cmp	r0, #0
   1c4cc:	beq	1c670 <ftello64@plt+0xade4>
   1c4d0:	ldr	r0, [r5, #12]
   1c4d4:	add	r6, r1, r6
   1c4d8:	ldr	r5, [r0, r7, lsl #2]
   1c4dc:	ldr	r7, [sp, #80]	; 0x50
   1c4e0:	cmp	r7, #0
   1c4e4:	beq	1c71c <ftello64@plt+0xae90>
   1c4e8:	ldr	r0, [sp, #196]	; 0xc4
   1c4ec:	cmp	r6, r0
   1c4f0:	bgt	1c67c <ftello64@plt+0xadf0>
   1c4f4:	ldr	r0, [sp, #204]	; 0xcc
   1c4f8:	ldr	r0, [r0, r6, lsl #2]
   1c4fc:	cmp	r0, #0
   1c500:	beq	1c67c <ftello64@plt+0xadf0>
   1c504:	ldr	r1, [r0, #8]
   1c508:	cmp	r1, #1
   1c50c:	blt	1c67c <ftello64@plt+0xadf0>
   1c510:	ldr	r0, [r0, #12]
   1c514:	mov	r4, r6
   1c518:	subs	r1, r1, #1
   1c51c:	mov	r2, #0
   1c520:	beq	1c548 <ftello64@plt+0xacbc>
   1c524:	mov	r2, #0
   1c528:	add	r3, r2, r1
   1c52c:	lsr	r7, r3, #1
   1c530:	ldr	r6, [r0, r7, lsl #2]
   1c534:	cmp	r6, r5
   1c538:	movge	r1, r7
   1c53c:	addlt	r2, lr, r3, lsr #1
   1c540:	cmp	r2, r1
   1c544:	bcc	1c528 <ftello64@plt+0xac9c>
   1c548:	ldr	r0, [r0, r2, lsl #2]
   1c54c:	mov	r6, r4
   1c550:	mov	r1, #0
   1c554:	cmp	r0, r5
   1c558:	beq	1c8fc <ftello64@plt+0xb070>
   1c55c:	b	1c670 <ftello64@plt+0xade4>
   1c560:	mov	r0, #4
   1c564:	bl	2c294 <ftello64@plt+0x1aa08>
   1c568:	cmp	r0, #0
   1c56c:	beq	1cf6c <ftello64@plt+0xb6e0>
   1c570:	mov	ip, r0
   1c574:	str	r7, [r0]
   1c578:	mov	r0, #1
   1c57c:	mov	r2, #1
   1c580:	str	r0, [sp, #52]	; 0x34
   1c584:	add	r0, r7, r7, lsl #1
   1c588:	add	r1, r4, r0, lsl #2
   1c58c:	ldr	lr, [r1, #4]
   1c590:	cmp	lr, #1
   1c594:	blt	1c670 <ftello64@plt+0xade4>
   1c598:	ldr	r0, [r1, #8]
   1c59c:	str	r2, [sp, #44]	; 0x2c
   1c5a0:	str	r6, [sp, #72]	; 0x48
   1c5a4:	mov	r6, #0
   1c5a8:	mvn	r5, #0
   1c5ac:	str	ip, [sp, #64]	; 0x40
   1c5b0:	str	r0, [sp, #84]	; 0x54
   1c5b4:	ldr	r0, [sp, #88]	; 0x58
   1c5b8:	ldr	r2, [r0, #8]
   1c5bc:	sub	r1, r2, #1
   1c5c0:	cmp	r2, #1
   1c5c4:	blt	1c644 <ftello64@plt+0xadb8>
   1c5c8:	ldr	r0, [sp, #84]	; 0x54
   1c5cc:	str	r5, [sp, #100]	; 0x64
   1c5d0:	mov	r5, #0
   1c5d4:	cmp	r1, #0
   1c5d8:	ldr	r7, [r0, r6, lsl #2]
   1c5dc:	ldr	r0, [sp, #88]	; 0x58
   1c5e0:	ldr	r4, [r0, #12]
   1c5e4:	beq	1c610 <ftello64@plt+0xad84>
   1c5e8:	mov	r3, r1
   1c5ec:	mov	ip, #1
   1c5f0:	add	r0, r5, r3
   1c5f4:	lsr	r8, r0, #1
   1c5f8:	ldr	sl, [r4, r8, lsl #2]
   1c5fc:	cmp	sl, r7
   1c600:	movge	r3, r8
   1c604:	addlt	r5, ip, r0, lsr #1
   1c608:	cmp	r5, r3
   1c60c:	bcc	1c5f0 <ftello64@plt+0xad64>
   1c610:	ldr	r0, [r4, r5, lsl #2]
   1c614:	cmp	r0, r7
   1c618:	bne	1c638 <ftello64@plt+0xadac>
   1c61c:	ldr	r4, [sp, #100]	; 0x64
   1c620:	ldr	r8, [sp, #96]	; 0x60
   1c624:	ldr	sl, [sp, #92]	; 0x5c
   1c628:	cmn	r4, #1
   1c62c:	bne	1c72c <ftello64@plt+0xaea0>
   1c630:	mov	r5, r7
   1c634:	b	1c644 <ftello64@plt+0xadb8>
   1c638:	ldr	r8, [sp, #96]	; 0x60
   1c63c:	ldr	sl, [sp, #92]	; 0x5c
   1c640:	ldr	r5, [sp, #100]	; 0x64
   1c644:	add	r6, r6, #1
   1c648:	cmp	r6, lr
   1c64c:	blt	1c5c0 <ftello64@plt+0xad34>
   1c650:	ldr	ip, [sp, #64]	; 0x40
   1c654:	ldr	r6, [sp, #72]	; 0x48
   1c658:	ldr	r1, [sp, #44]	; 0x2c
   1c65c:	mov	lr, #1
   1c660:	cmn	r5, #1
   1c664:	bgt	1c904 <ftello64@plt+0xb078>
   1c668:	cmn	r5, #2
   1c66c:	beq	1ced0 <ftello64@plt+0xb644>
   1c670:	ldr	r7, [sp, #80]	; 0x50
   1c674:	cmp	r7, #0
   1c678:	beq	1ce34 <ftello64@plt+0xb5a8>
   1c67c:	ldr	r0, [r7]
   1c680:	mov	r4, #0
   1c684:	cmp	r0, #0
   1c688:	beq	1ce38 <ftello64@plt+0xb5ac>
   1c68c:	sub	r0, r0, #1
   1c690:	ldr	r5, [sp, #56]	; 0x38
   1c694:	str	ip, [sp, #64]	; 0x40
   1c698:	str	r0, [r7]
   1c69c:	add	r6, r0, r0, lsl #1
   1c6a0:	ldr	r4, [r7, #8]
   1c6a4:	mov	r2, r5
   1c6a8:	ldr	r0, [r4, r6, lsl #3]!
   1c6ac:	str	r0, [sp, #72]	; 0x48
   1c6b0:	ldr	r1, [r4, #8]
   1c6b4:	ldr	r0, [fp, #20]
   1c6b8:	bl	11580 <memcpy@plt>
   1c6bc:	ldr	r0, [r4, #8]
   1c6c0:	mov	r2, r5
   1c6c4:	add	r1, r0, sl, lsl #3
   1c6c8:	ldr	r0, [sp, #60]	; 0x3c
   1c6cc:	bl	11580 <memcpy@plt>
   1c6d0:	ldr	r0, [sp, #64]	; 0x40
   1c6d4:	bl	15c2c <ftello64@plt+0x43a0>
   1c6d8:	ldr	r0, [r7, #8]
   1c6dc:	add	r0, r0, r6, lsl #3
   1c6e0:	ldr	r0, [r0, #8]
   1c6e4:	bl	15c2c <ftello64@plt+0x43a0>
   1c6e8:	ldr	r0, [r7, #8]
   1c6ec:	add	r0, r0, r6, lsl #3
   1c6f0:	ldr	r7, [r0, #4]
   1c6f4:	ldr	ip, [r0, #20]
   1c6f8:	cmn	r7, #1
   1c6fc:	ble	1cbf0 <ftello64@plt+0xb364>
   1c700:	ldr	r1, [r0, #12]
   1c704:	ldr	r4, [sp, #32]
   1c708:	ldr	r6, [sp, #72]	; 0x48
   1c70c:	mov	lr, #1
   1c710:	str	r1, [sp, #52]	; 0x34
   1c714:	ldr	r1, [r0, #16]
   1c718:	b	1c90c <ftello64@plt+0xb080>
   1c71c:	mov	r1, #0
   1c720:	cmn	r5, #1
   1c724:	bgt	1c904 <ftello64@plt+0xb078>
   1c728:	b	1c668 <ftello64@plt+0xaddc>
   1c72c:	ldr	r1, [sp, #44]	; 0x2c
   1c730:	ldr	ip, [sp, #64]	; 0x40
   1c734:	mov	lr, #1
   1c738:	cmp	r1, #1
   1c73c:	blt	1c790 <ftello64@plt+0xaf04>
   1c740:	mov	r0, #0
   1c744:	subs	r1, r1, #1
   1c748:	beq	1c76c <ftello64@plt+0xaee0>
   1c74c:	add	r2, r0, r1
   1c750:	lsr	r3, r2, #1
   1c754:	ldr	r6, [ip, r3, lsl #2]
   1c758:	cmp	r6, r4
   1c75c:	movge	r1, r3
   1c760:	addlt	r0, lr, r2, lsr #1
   1c764:	cmp	r0, r1
   1c768:	bcc	1c74c <ftello64@plt+0xaec0>
   1c76c:	ldr	r0, [ip, r0, lsl #2]
   1c770:	ldr	r1, [sp, #44]	; 0x2c
   1c774:	cmp	r0, r4
   1c778:	bne	1c790 <ftello64@plt+0xaf04>
   1c77c:	ldr	r6, [sp, #72]	; 0x48
   1c780:	mov	r5, r7
   1c784:	cmn	r5, #1
   1c788:	bgt	1c904 <ftello64@plt+0xb078>
   1c78c:	b	1c668 <ftello64@plt+0xaddc>
   1c790:	ldr	r5, [sp, #80]	; 0x50
   1c794:	cmp	r5, #0
   1c798:	beq	1c8f4 <ftello64@plt+0xb068>
   1c79c:	ldr	r6, [r5]
   1c7a0:	ldr	r0, [r5, #4]
   1c7a4:	add	r1, r6, #1
   1c7a8:	cmp	r1, r0
   1c7ac:	str	r1, [r5]
   1c7b0:	bne	1c828 <ftello64@plt+0xaf9c>
   1c7b4:	ldr	r0, [r5, #8]
   1c7b8:	add	r1, r1, r1, lsl #1
   1c7bc:	lsl	r1, r1, #4
   1c7c0:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1c7c4:	cmp	r0, #0
   1c7c8:	beq	1cecc <ftello64@plt+0xb640>
   1c7cc:	str	r0, [r5, #8]
   1c7d0:	ldr	r1, [r5, #4]
   1c7d4:	lsl	r1, r1, #1
   1c7d8:	str	r1, [r5, #4]
   1c7dc:	b	1c82c <ftello64@plt+0xafa0>
   1c7e0:	cmp	r4, #0
   1c7e4:	beq	1c804 <ftello64@plt+0xaf78>
   1c7e8:	ldr	r0, [r5, #12]
   1c7ec:	add	r6, r4, r6
   1c7f0:	mov	r1, #0
   1c7f4:	ldr	r5, [r0, r7, lsl #2]
   1c7f8:	cmn	r5, #1
   1c7fc:	bgt	1c904 <ftello64@plt+0xb078>
   1c800:	b	1c668 <ftello64@plt+0xaddc>
   1c804:	ldr	r0, [sp, #52]	; 0x34
   1c808:	str	r5, [sp, #100]	; 0x64
   1c80c:	cmp	r0, #0
   1c810:	beq	1c920 <ftello64@plt+0xb094>
   1c814:	cmp	r2, #0
   1c818:	bne	1cb04 <ftello64@plt+0xb278>
   1c81c:	str	r7, [ip]
   1c820:	mov	r5, #1
   1c824:	b	1c948 <ftello64@plt+0xb0bc>
   1c828:	ldr	r0, [r5, #8]
   1c82c:	ldr	r1, [sp, #72]	; 0x48
   1c830:	add	r6, r6, r6, lsl #1
   1c834:	str	r1, [r0, r6, lsl #3]!
   1c838:	str	r7, [r0, #4]
   1c83c:	ldr	r0, [sp, #48]	; 0x30
   1c840:	bl	2c294 <ftello64@plt+0x1aa08>
   1c844:	ldr	r1, [r5, #8]
   1c848:	cmp	r0, #0
   1c84c:	add	r4, r1, r6, lsl #3
   1c850:	str	r0, [r4, #8]!
   1c854:	beq	1cecc <ftello64@plt+0xb640>
   1c858:	ldr	r7, [sp, #56]	; 0x38
   1c85c:	ldr	r1, [fp, #20]
   1c860:	mov	r2, r7
   1c864:	bl	11580 <memcpy@plt>
   1c868:	ldr	r0, [r4]
   1c86c:	ldr	r1, [sp, #60]	; 0x3c
   1c870:	mov	r2, r7
   1c874:	add	r0, r0, sl, lsl #3
   1c878:	bl	11580 <memcpy@plt>
   1c87c:	ldr	r0, [r5, #8]
   1c880:	ldr	r1, [sp, #44]	; 0x2c
   1c884:	add	r6, r0, r6, lsl #3
   1c888:	cmp	r1, #1
   1c88c:	mov	r5, r6
   1c890:	str	r1, [r5, #16]!
   1c894:	sub	r4, r5, #4
   1c898:	blt	1c8dc <ftello64@plt+0xb050>
   1c89c:	lsl	r7, r1, #2
   1c8a0:	str	r1, [r4]
   1c8a4:	mov	r0, r7
   1c8a8:	bl	2c294 <ftello64@plt+0x1aa08>
   1c8ac:	cmp	r0, #0
   1c8b0:	str	r0, [r6, #20]
   1c8b4:	beq	1cf74 <ftello64@plt+0xb6e8>
   1c8b8:	ldr	r4, [sp, #64]	; 0x40
   1c8bc:	mov	r2, r7
   1c8c0:	mov	r1, r4
   1c8c4:	bl	11580 <memcpy@plt>
   1c8c8:	ldr	r6, [sp, #72]	; 0x48
   1c8cc:	ldr	r1, [sp, #44]	; 0x2c
   1c8d0:	ldr	r5, [sp, #100]	; 0x64
   1c8d4:	mov	ip, r4
   1c8d8:	b	1c65c <ftello64@plt+0xadd0>
   1c8dc:	ldr	ip, [sp, #64]	; 0x40
   1c8e0:	mov	r0, #0
   1c8e4:	mov	lr, #1
   1c8e8:	str	r0, [r4]
   1c8ec:	str	r0, [r4, #4]
   1c8f0:	str	r0, [r4, #8]
   1c8f4:	ldr	r6, [sp, #72]	; 0x48
   1c8f8:	ldr	r5, [sp, #100]	; 0x64
   1c8fc:	cmn	r5, #1
   1c900:	ble	1c668 <ftello64@plt+0xaddc>
   1c904:	ldr	r4, [sp, #32]
   1c908:	mov	r7, r5
   1c90c:	ldr	r0, [fp, #20]
   1c910:	ldr	r0, [r0, #4]
   1c914:	cmp	r6, r0
   1c918:	ble	1c124 <ftello64@plt+0xa898>
   1c91c:	b	1c07c <ftello64@plt+0xa7f0>
   1c920:	mov	r0, #4
   1c924:	bl	2c294 <ftello64@plt+0x1aa08>
   1c928:	cmp	r0, #0
   1c92c:	beq	1cf6c <ftello64@plt+0xb6e0>
   1c930:	mov	ip, r0
   1c934:	str	r7, [r0]
   1c938:	mov	r0, #1
   1c93c:	mov	r5, #1
   1c940:	mov	lr, #1
   1c944:	str	r0, [sp, #52]	; 0x34
   1c948:	ldr	r0, [sp, #204]	; 0xcc
   1c94c:	ldr	r0, [r0, r6, lsl #2]
   1c950:	ldr	r1, [r0, #8]
   1c954:	cmp	r1, #1
   1c958:	blt	1c9dc <ftello64@plt+0xb150>
   1c95c:	ldr	r2, [sp, #100]	; 0x64
   1c960:	add	r3, r7, r7, lsl #1
   1c964:	str	r5, [sp, #44]	; 0x2c
   1c968:	ldr	r0, [r0, #12]
   1c96c:	str	r4, [sp, #88]	; 0x58
   1c970:	str	r6, [sp, #72]	; 0x48
   1c974:	ldr	r2, [r2, #20]
   1c978:	add	r2, r2, r3, lsl #2
   1c97c:	ldr	r2, [r2, #8]
   1c980:	ldr	r5, [r2]
   1c984:	subs	r2, r1, #1
   1c988:	mov	r1, #0
   1c98c:	beq	1c9b8 <ftello64@plt+0xb12c>
   1c990:	add	r3, r1, r2
   1c994:	mov	r4, r5
   1c998:	lsr	r6, r3, #1
   1c99c:	ldr	r5, [r0, r6, lsl #2]
   1c9a0:	cmp	r5, r4
   1c9a4:	mov	r5, r4
   1c9a8:	movge	r2, r6
   1c9ac:	addlt	r1, lr, r3, lsr #1
   1c9b0:	cmp	r1, r2
   1c9b4:	bcc	1c990 <ftello64@plt+0xb104>
   1c9b8:	ldr	r0, [r0, r1, lsl #2]
   1c9bc:	ldr	r6, [sp, #72]	; 0x48
   1c9c0:	ldr	r1, [sp, #88]	; 0x58
   1c9c4:	cmp	r0, r5
   1c9c8:	bne	1c498 <ftello64@plt+0xac0c>
   1c9cc:	ldr	r1, [sp, #44]	; 0x2c
   1c9d0:	cmn	r5, #1
   1c9d4:	bgt	1c904 <ftello64@plt+0xb078>
   1c9d8:	b	1c668 <ftello64@plt+0xaddc>
   1c9dc:	ldr	r5, [sp, #100]	; 0x64
   1c9e0:	b	1c4a4 <ftello64@plt+0xac18>
   1c9e4:	ldr	r2, [sp, #108]	; 0x6c
   1c9e8:	str	ip, [sp, #64]	; 0x40
   1c9ec:	add	r0, r2, r1
   1c9f0:	add	r1, r2, r6
   1c9f4:	mov	r2, r4
   1c9f8:	bl	115b0 <memcmp@plt>
   1c9fc:	cmp	r0, #0
   1ca00:	beq	1ca10 <ftello64@plt+0xb184>
   1ca04:	ldr	r7, [sp, #80]	; 0x50
   1ca08:	ldr	ip, [sp, #64]	; 0x40
   1ca0c:	b	1c67c <ftello64@plt+0xadf0>
   1ca10:	ldr	r0, [r5, #12]
   1ca14:	ldr	ip, [sp, #64]	; 0x40
   1ca18:	add	r6, r4, r6
   1ca1c:	mov	lr, #1
   1ca20:	ldr	r5, [r0, r7, lsl #2]
   1ca24:	ldr	r7, [sp, #80]	; 0x50
   1ca28:	b	1c4e8 <ftello64@plt+0xac5c>
   1ca2c:	ldr	r0, [sp, #52]	; 0x34
   1ca30:	mov	r8, r2
   1ca34:	str	r4, [sp, #100]	; 0x64
   1ca38:	cmp	r0, r2
   1ca3c:	bne	1ca70 <ftello64@plt+0xb1e4>
   1ca40:	lsl	r1, r8, #3
   1ca44:	mov	r0, ip
   1ca48:	mov	r4, r8
   1ca4c:	mov	r5, ip
   1ca50:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1ca54:	mov	ip, r5
   1ca58:	cmp	r0, #0
   1ca5c:	beq	1ced0 <ftello64@plt+0xb644>
   1ca60:	mov	r1, r8
   1ca64:	mov	ip, r0
   1ca68:	lsl	r1, r8, #1
   1ca6c:	str	r1, [sp, #52]	; 0x34
   1ca70:	ldr	r0, [ip]
   1ca74:	mov	r2, r8
   1ca78:	cmp	r0, r7
   1ca7c:	ble	1cab8 <ftello64@plt+0xb22c>
   1ca80:	cmp	r8, #1
   1ca84:	blt	1cae8 <ftello64@plt+0xb25c>
   1ca88:	mov	r0, r8
   1ca8c:	add	r1, ip, r8, lsl #2
   1ca90:	add	r0, r8, #1
   1ca94:	mov	r2, r1
   1ca98:	ldr	r3, [r2, #-4]!
   1ca9c:	sub	r0, r0, #1
   1caa0:	cmp	r0, #1
   1caa4:	str	r3, [r1]
   1caa8:	mov	r1, r2
   1caac:	bgt	1ca98 <ftello64@plt+0xb20c>
   1cab0:	sub	r2, r0, #1
   1cab4:	b	1cae8 <ftello64@plt+0xb25c>
   1cab8:	add	r0, ip, r8, lsl #2
   1cabc:	ldr	r1, [r0, #-4]
   1cac0:	cmp	r1, r7
   1cac4:	ble	1cae8 <ftello64@plt+0xb25c>
   1cac8:	sub	r2, r8, #2
   1cacc:	str	r1, [r0]
   1cad0:	sub	r2, r2, #1
   1cad4:	ldr	r1, [r0, #-8]
   1cad8:	sub	r0, r0, #4
   1cadc:	cmp	r1, r7
   1cae0:	bgt	1cacc <ftello64@plt+0xb240>
   1cae4:	add	r2, r2, #2
   1cae8:	str	r7, [ip, r2, lsl #2]
   1caec:	mov	r2, r8
   1caf0:	ldr	sl, [sp, #92]	; 0x5c
   1caf4:	ldr	r4, [sp, #100]	; 0x64
   1caf8:	add	r2, r8, #1
   1cafc:	ldr	r8, [sp, #96]	; 0x60
   1cb00:	b	1c584 <ftello64@plt+0xacf8>
   1cb04:	ldr	r0, [sp, #52]	; 0x34
   1cb08:	mov	r8, r2
   1cb0c:	str	r4, [sp, #88]	; 0x58
   1cb10:	cmp	r0, r2
   1cb14:	bne	1cb48 <ftello64@plt+0xb2bc>
   1cb18:	lsl	r1, r8, #3
   1cb1c:	mov	r0, ip
   1cb20:	mov	r5, r8
   1cb24:	mov	r4, ip
   1cb28:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1cb2c:	mov	ip, r4
   1cb30:	cmp	r0, #0
   1cb34:	beq	1ced0 <ftello64@plt+0xb644>
   1cb38:	mov	r1, r8
   1cb3c:	mov	ip, r0
   1cb40:	lsl	r1, r8, #1
   1cb44:	str	r1, [sp, #52]	; 0x34
   1cb48:	ldr	r0, [ip]
   1cb4c:	mov	r2, r8
   1cb50:	cmp	r0, r7
   1cb54:	ble	1cb90 <ftello64@plt+0xb304>
   1cb58:	cmp	r8, #1
   1cb5c:	blt	1cbc0 <ftello64@plt+0xb334>
   1cb60:	mov	r0, r8
   1cb64:	add	r1, ip, r8, lsl #2
   1cb68:	add	r0, r8, #1
   1cb6c:	mov	r2, r1
   1cb70:	ldr	r3, [r2, #-4]!
   1cb74:	sub	r0, r0, #1
   1cb78:	cmp	r0, #1
   1cb7c:	str	r3, [r1]
   1cb80:	mov	r1, r2
   1cb84:	bgt	1cb70 <ftello64@plt+0xb2e4>
   1cb88:	sub	r2, r0, #1
   1cb8c:	b	1cbc0 <ftello64@plt+0xb334>
   1cb90:	add	r0, ip, r8, lsl #2
   1cb94:	ldr	r1, [r0, #-4]
   1cb98:	cmp	r1, r7
   1cb9c:	ble	1cbc0 <ftello64@plt+0xb334>
   1cba0:	sub	r2, r8, #2
   1cba4:	str	r1, [r0]
   1cba8:	sub	r2, r2, #1
   1cbac:	ldr	r1, [r0, #-8]
   1cbb0:	sub	r0, r0, #4
   1cbb4:	cmp	r1, r7
   1cbb8:	bgt	1cba4 <ftello64@plt+0xb318>
   1cbbc:	add	r2, r2, #2
   1cbc0:	mov	r5, r8
   1cbc4:	ldr	sl, [sp, #92]	; 0x5c
   1cbc8:	ldr	r4, [sp, #88]	; 0x58
   1cbcc:	mov	lr, #1
   1cbd0:	str	r7, [ip, r2, lsl #2]
   1cbd4:	add	r5, r8, #1
   1cbd8:	ldr	r8, [sp, #96]	; 0x60
   1cbdc:	b	1c948 <ftello64@plt+0xb0bc>
   1cbe0:	mov	r6, #0
   1cbe4:	b	1a48c <ftello64@plt+0x8c00>
   1cbe8:	mov	r9, #12
   1cbec:	b	1cdbc <ftello64@plt+0xb530>
   1cbf0:	ldr	r7, [sp, #80]	; 0x50
   1cbf4:	mov	r4, #0
   1cbf8:	b	1ce38 <ftello64@plt+0xb5ac>
   1cbfc:	mov	r9, r0
   1cc00:	b	1cdbc <ftello64@plt+0xb530>
   1cc04:	ldr	r4, [sp, #32]
   1cc08:	ldr	r6, [sp, #80]	; 0x50
   1cc0c:	ldr	r5, [sp, #76]	; 0x4c
   1cc10:	mov	r0, ip
   1cc14:	bl	15c2c <ftello64@plt+0x43a0>
   1cc18:	ldr	r0, [fp, #-184]	; 0xffffff48
   1cc1c:	cmp	r0, r5
   1cc20:	beq	1cc28 <ftello64@plt+0xb39c>
   1cc24:	bl	15c2c <ftello64@plt+0x43a0>
   1cc28:	mov	r0, #16
   1cc2c:	cmp	r6, #0
   1cc30:	str	r0, [fp, #-188]	; 0xffffff44
   1cc34:	mov	r0, #0
   1cc38:	str	r0, [fp, #-192]	; 0xffffff40
   1cc3c:	str	r5, [fp, #-184]	; 0xffffff48
   1cc40:	beq	1cc98 <ftello64@plt+0xb40c>
   1cc44:	ldr	r1, [r6]
   1cc48:	ldr	r0, [r6, #8]
   1cc4c:	cmp	r1, #1
   1cc50:	blt	1cc90 <ftello64@plt+0xb404>
   1cc54:	mov	r4, #0
   1cc58:	mov	r5, #0
   1cc5c:	add	r0, r0, r4
   1cc60:	ldr	r0, [r0, #20]
   1cc64:	bl	15c2c <ftello64@plt+0x43a0>
   1cc68:	ldr	r0, [r6, #8]
   1cc6c:	add	r0, r0, r4
   1cc70:	ldr	r0, [r0, #8]
   1cc74:	bl	15c2c <ftello64@plt+0x43a0>
   1cc78:	ldr	r1, [r6]
   1cc7c:	ldr	r0, [r6, #8]
   1cc80:	add	r5, r5, #1
   1cc84:	add	r4, r4, #24
   1cc88:	cmp	r5, r1
   1cc8c:	blt	1cc5c <ftello64@plt+0xb3d0>
   1cc90:	bl	15c2c <ftello64@plt+0x43a0>
   1cc94:	ldr	r4, [sp, #32]
   1cc98:	ldr	r0, [fp, #20]
   1cc9c:	ldrb	r1, [sp, #180]	; 0xb4
   1cca0:	ldr	r2, [fp, #16]
   1cca4:	add	r0, r0, #4
   1cca8:	b	1ccf0 <ftello64@plt+0xb464>
   1ccac:	ldr	r7, [sp, #132]	; 0x84
   1ccb0:	ldr	r6, [sp, #24]
   1ccb4:	ldr	ip, [sp, #116]	; 0x74
   1ccb8:	cmp	r3, r7
   1ccbc:	mov	r5, r6
   1ccc0:	addne	r5, ip, r3, lsl #2
   1ccc4:	ldr	r3, [r5]
   1ccc8:	str	r3, [r0, #-4]
   1cccc:	ldr	r5, [r0]
   1ccd0:	cmp	r5, r7
   1ccd4:	addne	r6, ip, r5, lsl #2
   1ccd8:	ldr	r7, [r6]
   1ccdc:	ldr	r6, [fp, #20]
   1cce0:	add	r6, r6, r9, lsl #3
   1cce4:	str	r7, [r0]
   1cce8:	add	r6, r6, #4
   1ccec:	b	1cd0c <ftello64@plt+0xb480>
   1ccf0:	ldr	r3, [r0, #-4]
   1ccf4:	cmn	r3, #1
   1ccf8:	beq	1cd20 <ftello64@plt+0xb494>
   1ccfc:	cmp	r1, #0
   1cd00:	bne	1ccac <ftello64@plt+0xb420>
   1cd04:	ldr	r7, [r0]
   1cd08:	mov	r6, r0
   1cd0c:	ldr	r5, [fp, #-200]	; 0xffffff38
   1cd10:	add	r3, r3, r5
   1cd14:	str	r3, [r0, #-4]
   1cd18:	add	r3, r7, r5
   1cd1c:	str	r3, [r6]
   1cd20:	sub	r2, r2, #1
   1cd24:	add	r0, r0, #8
   1cd28:	add	r9, r9, #1
   1cd2c:	cmp	r4, r2
   1cd30:	bne	1ccf0 <ftello64@plt+0xb464>
   1cd34:	cmp	r4, #1
   1cd38:	blt	1cd50 <ftello64@plt+0xb4c4>
   1cd3c:	ldr	r0, [fp, #20]
   1cd40:	lsl	r2, r4, #3
   1cd44:	mov	r1, #255	; 0xff
   1cd48:	add	r0, r0, sl, lsl #3
   1cd4c:	bl	1176c <memset@plt>
   1cd50:	ldr	r0, [r8, #132]	; 0x84
   1cd54:	mov	r9, #0
   1cd58:	cmp	r0, #0
   1cd5c:	beq	1cdbc <ftello64@plt+0xb530>
   1cd60:	cmp	sl, #2
   1cd64:	bcc	1cdbc <ftello64@plt+0xb530>
   1cd68:	ldr	r1, [fp, #16]
   1cd6c:	ldr	r2, [sp, #32]
   1cd70:	ldr	r6, [fp, #20]
   1cd74:	sub	r1, r1, #1
   1cd78:	sub	r1, r1, r2
   1cd7c:	mov	r2, #0
   1cd80:	ldr	r3, [r0, r2, lsl #2]
   1cd84:	cmp	r2, r3
   1cd88:	beq	1cdac <ftello64@plt+0xb520>
   1cd8c:	add	r3, r6, r3, lsl #3
   1cd90:	add	r7, r6, r2, lsl #3
   1cd94:	ldr	r3, [r3, #8]
   1cd98:	str	r3, [r7, #8]
   1cd9c:	ldr	r3, [r0, r2, lsl #2]
   1cda0:	add	r3, r6, r3, lsl #3
   1cda4:	ldr	r3, [r3, #12]
   1cda8:	str	r3, [r7, #12]
   1cdac:	add	r2, r2, #1
   1cdb0:	cmp	r1, r2
   1cdb4:	bne	1cd80 <ftello64@plt+0xb4f4>
   1cdb8:	mov	r9, #0
   1cdbc:	ldr	r0, [sp, #204]	; 0xcc
   1cdc0:	bl	15c2c <ftello64@plt+0x43a0>
   1cdc4:	ldr	r0, [sp, #96]	; 0x60
   1cdc8:	ldr	r0, [r0, #76]	; 0x4c
   1cdcc:	cmp	r0, #0
   1cdd0:	beq	1cdec <ftello64@plt+0xb560>
   1cdd4:	add	r0, sp, #104	; 0x68
   1cdd8:	bl	24168 <ftello64@plt+0x128dc>
   1cddc:	ldr	r0, [sp, #236]	; 0xec
   1cde0:	bl	15c2c <ftello64@plt+0x43a0>
   1cde4:	ldr	r0, [sp, #220]	; 0xdc
   1cde8:	bl	15c2c <ftello64@plt+0x43a0>
   1cdec:	ldr	r0, [sp, #112]	; 0x70
   1cdf0:	bl	15c2c <ftello64@plt+0x43a0>
   1cdf4:	ldr	r0, [sp, #116]	; 0x74
   1cdf8:	bl	15c2c <ftello64@plt+0x43a0>
   1cdfc:	ldrb	r0, [sp, #179]	; 0xb3
   1ce00:	cmp	r0, #0
   1ce04:	beq	1ce10 <ftello64@plt+0xb584>
   1ce08:	ldr	r0, [sp, #108]	; 0x6c
   1ce0c:	bl	15c2c <ftello64@plt+0x43a0>
   1ce10:	mov	r0, r9
   1ce14:	sub	sp, fp, #28
   1ce18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ce1c:	mov	r0, r8
   1ce20:	bl	15c2c <ftello64@plt+0x43a0>
   1ce24:	mov	r0, #0
   1ce28:	bl	15c2c <ftello64@plt+0x43a0>
   1ce2c:	mov	r9, #12
   1ce30:	b	1cdbc <ftello64@plt+0xb530>
   1ce34:	mov	r4, #1
   1ce38:	mov	r0, ip
   1ce3c:	bl	15c2c <ftello64@plt+0x43a0>
   1ce40:	ldr	r0, [fp, #-184]	; 0xffffff48
   1ce44:	ldr	r1, [sp, #76]	; 0x4c
   1ce48:	cmp	r0, r1
   1ce4c:	beq	1ce54 <ftello64@plt+0xb5c8>
   1ce50:	bl	15c2c <ftello64@plt+0x43a0>
   1ce54:	mov	r0, #16
   1ce58:	mov	r9, #1
   1ce5c:	cmp	r4, #0
   1ce60:	str	r0, [fp, #-188]	; 0xffffff44
   1ce64:	mov	r0, #0
   1ce68:	str	r0, [fp, #-192]	; 0xffffff40
   1ce6c:	ldr	r0, [sp, #76]	; 0x4c
   1ce70:	str	r0, [fp, #-184]	; 0xffffff48
   1ce74:	bne	1cdbc <ftello64@plt+0xb530>
   1ce78:	ldr	r1, [r7]
   1ce7c:	ldr	r0, [r7, #8]
   1ce80:	cmp	r1, #1
   1ce84:	blt	1cec4 <ftello64@plt+0xb638>
   1ce88:	mov	r5, #0
   1ce8c:	mov	r6, #0
   1ce90:	add	r0, r0, r5
   1ce94:	ldr	r0, [r0, #20]
   1ce98:	bl	15c2c <ftello64@plt+0x43a0>
   1ce9c:	ldr	r0, [r7, #8]
   1cea0:	add	r0, r0, r5
   1cea4:	ldr	r0, [r0, #8]
   1cea8:	bl	15c2c <ftello64@plt+0x43a0>
   1ceac:	ldr	r1, [r7]
   1ceb0:	ldr	r0, [r7, #8]
   1ceb4:	add	r6, r6, #1
   1ceb8:	add	r5, r5, #24
   1cebc:	cmp	r6, r1
   1cec0:	blt	1ce90 <ftello64@plt+0xb604>
   1cec4:	bl	15c2c <ftello64@plt+0x43a0>
   1cec8:	b	1cdbc <ftello64@plt+0xb530>
   1cecc:	ldr	ip, [sp, #64]	; 0x40
   1ced0:	mov	r0, ip
   1ced4:	bl	15c2c <ftello64@plt+0x43a0>
   1ced8:	ldr	r0, [fp, #-184]	; 0xffffff48
   1cedc:	ldr	r4, [sp, #76]	; 0x4c
   1cee0:	cmp	r0, r4
   1cee4:	beq	1ceec <ftello64@plt+0xb660>
   1cee8:	bl	15c2c <ftello64@plt+0x43a0>
   1ceec:	mov	r0, #16
   1cef0:	mov	r9, #12
   1cef4:	str	r0, [fp, #-188]	; 0xffffff44
   1cef8:	mov	r0, #0
   1cefc:	str	r0, [fp, #-192]	; 0xffffff40
   1cf00:	ldr	r0, [sp, #80]	; 0x50
   1cf04:	str	r4, [fp, #-184]	; 0xffffff48
   1cf08:	cmp	r0, #0
   1cf0c:	beq	1cdbc <ftello64@plt+0xb530>
   1cf10:	ldr	r1, [r0]
   1cf14:	ldr	r0, [r0, #8]
   1cf18:	cmp	r1, #1
   1cf1c:	blt	1cec4 <ftello64@plt+0xb638>
   1cf20:	ldr	r4, [sp, #80]	; 0x50
   1cf24:	mov	r5, #0
   1cf28:	mov	r6, #0
   1cf2c:	add	r0, r0, r5
   1cf30:	ldr	r0, [r0, #20]
   1cf34:	bl	15c2c <ftello64@plt+0x43a0>
   1cf38:	ldr	r0, [r4, #8]
   1cf3c:	add	r0, r0, r5
   1cf40:	ldr	r0, [r0, #8]
   1cf44:	bl	15c2c <ftello64@plt+0x43a0>
   1cf48:	ldr	r1, [r4]
   1cf4c:	ldr	r0, [r4, #8]
   1cf50:	add	r6, r6, #1
   1cf54:	add	r5, r5, #24
   1cf58:	cmp	r6, r1
   1cf5c:	blt	1cf2c <ftello64@plt+0xb6a0>
   1cf60:	b	1cec4 <ftello64@plt+0xb638>
   1cf64:	mov	r9, #1
   1cf68:	b	1cdbc <ftello64@plt+0xb530>
   1cf6c:	mov	ip, #0
   1cf70:	b	1ced0 <ftello64@plt+0xb644>
   1cf74:	ldr	ip, [sp, #64]	; 0x40
   1cf78:	mov	r0, #0
   1cf7c:	str	r0, [r5]
   1cf80:	str	r0, [r4]
   1cf84:	b	1ced0 <ftello64@plt+0xb644>
   1cf88:	push	{fp, lr}
   1cf8c:	mov	fp, sp
   1cf90:	sub	sp, sp, #16
   1cf94:	mov	ip, #1
   1cf98:	str	r2, [sp, #4]
   1cf9c:	str	ip, [sp, #12]
   1cfa0:	mov	ip, #0
   1cfa4:	str	ip, [sp]
   1cfa8:	ldr	ip, [fp, #8]
   1cfac:	str	ip, [sp, #8]
   1cfb0:	bl	1cfbc <ftello64@plt+0xb730>
   1cfb4:	mov	sp, fp
   1cfb8:	pop	{fp, pc}
   1cfbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cfc0:	add	fp, sp, #28
   1cfc4:	sub	sp, sp, #44	; 0x2c
   1cfc8:	mvn	r6, #0
   1cfcc:	cmp	r3, #0
   1cfd0:	blt	1d138 <ftello64@plt+0xb8ac>
   1cfd4:	mov	r5, r3
   1cfd8:	mov	r9, r2
   1cfdc:	cmp	r3, r2
   1cfe0:	bgt	1d138 <ftello64@plt+0xb8ac>
   1cfe4:	mov	r7, r0
   1cfe8:	ldr	r0, [fp, #8]
   1cfec:	mov	r8, r9
   1cff0:	mov	sl, r1
   1cff4:	movw	r1, #0
   1cff8:	ldr	r6, [r7]
   1cffc:	movt	r1, #0
   1d000:	add	r0, r0, r5
   1d004:	cmp	r0, r9
   1d008:	bicle	r8, r0, r0, asr #31
   1d00c:	movw	r0, #0
   1d010:	movt	r0, #0
   1d014:	orrs	r4, r1, r0
   1d018:	beq	1d024 <ftello64@plt+0xb798>
   1d01c:	add	r0, r6, #136	; 0x88
   1d020:	bl	1155c <pthread_mutex_lock@plt>
   1d024:	ldrb	r0, [r7, #28]
   1d028:	str	r6, [sp, #24]
   1d02c:	ldr	r6, [fp, #16]
   1d030:	cmp	r8, r5
   1d034:	ubfx	r1, r0, #5, #2
   1d038:	str	r4, [sp, #36]	; 0x24
   1d03c:	str	sl, [sp, #32]
   1d040:	str	r1, [sp, #28]
   1d044:	ble	1d068 <ftello64@plt+0xb7dc>
   1d048:	tst	r0, #8
   1d04c:	bne	1d068 <ftello64@plt+0xb7dc>
   1d050:	ldr	r1, [r7, #16]
   1d054:	cmp	r1, #0
   1d058:	beq	1d068 <ftello64@plt+0xb7dc>
   1d05c:	mov	r0, r7
   1d060:	bl	19a54 <ftello64@plt+0x81c8>
   1d064:	ldrb	r0, [r7, #28]
   1d068:	mov	sl, #1
   1d06c:	mov	r4, #0
   1d070:	cmp	r6, #0
   1d074:	str	r7, [fp, #-32]	; 0xffffffe0
   1d078:	beq	1d0c4 <ftello64@plt+0xb838>
   1d07c:	ands	r1, r0, #16
   1d080:	bne	1d0c4 <ftello64@plt+0xb838>
   1d084:	and	r0, r0, #6
   1d088:	cmp	r0, #4
   1d08c:	bne	1d0b4 <ftello64@plt+0xb828>
   1d090:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d094:	ldr	sl, [r6]
   1d098:	ldr	r0, [r0, #24]
   1d09c:	cmp	sl, r0
   1d0a0:	bhi	1d0bc <ftello64@plt+0xb830>
   1d0a4:	cmp	sl, #1
   1d0a8:	movwlt	r6, #0
   1d0ac:	movwlt	sl, #1
   1d0b0:	b	1d0c0 <ftello64@plt+0xb834>
   1d0b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d0b8:	ldr	r0, [r0, #24]
   1d0bc:	add	sl, r0, #1
   1d0c0:	mov	r4, r6
   1d0c4:	lsl	r0, sl, #3
   1d0c8:	bl	2c294 <ftello64@plt+0x1aa08>
   1d0cc:	cmp	r0, #0
   1d0d0:	beq	1d34c <ftello64@plt+0xbac0>
   1d0d4:	mov	r7, r0
   1d0d8:	ldr	r0, [fp, #12]
   1d0dc:	str	r8, [sp]
   1d0e0:	mov	r2, r9
   1d0e4:	mov	r3, r5
   1d0e8:	stmib	sp, {r0, sl}
   1d0ec:	str	r7, [sp, #12]
   1d0f0:	ldr	r0, [sp, #28]
   1d0f4:	ldr	r1, [sp, #32]
   1d0f8:	str	r0, [sp, #16]
   1d0fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d100:	bl	1a3b8 <ftello64@plt+0x8b2c>
   1d104:	cmp	r0, #0
   1d108:	beq	1d144 <ftello64@plt+0xb8b8>
   1d10c:	mvn	r6, #1
   1d110:	cmp	r0, #1
   1d114:	mvneq	r6, #0
   1d118:	ldr	r4, [sp, #36]	; 0x24
   1d11c:	mov	r0, r7
   1d120:	bl	15c2c <ftello64@plt+0x43a0>
   1d124:	cmp	r4, #0
   1d128:	beq	1d138 <ftello64@plt+0xb8ac>
   1d12c:	ldr	r0, [sp, #24]
   1d130:	add	r0, r0, #136	; 0x88
   1d134:	bl	114a8 <pthread_mutex_unlock@plt>
   1d138:	mov	r0, r6
   1d13c:	sub	sp, fp, #28
   1d140:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d144:	cmp	r4, #0
   1d148:	str	r5, [sp, #32]
   1d14c:	beq	1d268 <ftello64@plt+0xb9dc>
   1d150:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d154:	add	r9, sl, #1
   1d158:	ldrb	r0, [r0, #28]
   1d15c:	ubfx	r0, r0, #1, #2
   1d160:	cmp	r0, #1
   1d164:	beq	1d1c4 <ftello64@plt+0xb938>
   1d168:	mov	ip, #2
   1d16c:	cmp	r0, #0
   1d170:	bne	1d1d4 <ftello64@plt+0xb948>
   1d174:	mov	r5, r7
   1d178:	lsl	r7, r9, #2
   1d17c:	mov	r0, r7
   1d180:	bl	2c294 <ftello64@plt+0x1aa08>
   1d184:	mov	r6, #0
   1d188:	cmp	r0, #0
   1d18c:	str	r0, [r4, #4]
   1d190:	beq	1d360 <ftello64@plt+0xbad4>
   1d194:	mov	r0, r7
   1d198:	bl	2c294 <ftello64@plt+0x1aa08>
   1d19c:	cmp	r0, #0
   1d1a0:	str	r0, [r4, #8]
   1d1a4:	beq	1d3c0 <ftello64@plt+0xbb34>
   1d1a8:	str	r9, [r4]
   1d1ac:	mov	ip, #1
   1d1b0:	mov	r7, r5
   1d1b4:	cmp	sl, #1
   1d1b8:	bge	1d1dc <ftello64@plt+0xb950>
   1d1bc:	mov	sl, #0
   1d1c0:	b	1d21c <ftello64@plt+0xb990>
   1d1c4:	ldr	r0, [r4]
   1d1c8:	mov	ip, #1
   1d1cc:	cmp	r9, r0
   1d1d0:	bhi	1d368 <ftello64@plt+0xbadc>
   1d1d4:	cmp	sl, #1
   1d1d8:	blt	1d1bc <ftello64@plt+0xb930>
   1d1dc:	mov	r8, r7
   1d1e0:	ldmib	r4, {r6, r7}
   1d1e4:	mov	r2, #0
   1d1e8:	cmp	sl, #3
   1d1ec:	bhi	1d294 <ftello64@plt+0xba08>
   1d1f0:	add	r0, r8, r2, lsl #3
   1d1f4:	add	r0, r0, #4
   1d1f8:	ldr	r1, [r0, #-4]
   1d1fc:	str	r1, [r6, r2, lsl #2]
   1d200:	ldr	r1, [r0]
   1d204:	add	r0, r0, #8
   1d208:	str	r1, [r7, r2, lsl #2]
   1d20c:	add	r2, r2, #1
   1d210:	cmp	sl, r2
   1d214:	bne	1d1f8 <ftello64@plt+0xb96c>
   1d218:	mov	r7, r8
   1d21c:	ldr	r0, [r4]
   1d220:	cmp	sl, r0
   1d224:	bcs	1d248 <ftello64@plt+0xb9bc>
   1d228:	ldmib	r4, {r0, r1}
   1d22c:	mvn	r2, #0
   1d230:	str	r2, [r1, sl, lsl #2]
   1d234:	str	r2, [r0, sl, lsl #2]
   1d238:	add	sl, sl, #1
   1d23c:	ldr	r3, [r4]
   1d240:	cmp	sl, r3
   1d244:	bcc	1d230 <ftello64@plt+0xb9a4>
   1d248:	mov	r6, ip
   1d24c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d250:	cmp	r6, #0
   1d254:	ldrb	r0, [r1, #28]
   1d258:	and	r0, r0, #249	; 0xf9
   1d25c:	orr	r0, r0, r6, lsl #1
   1d260:	strb	r0, [r1, #28]
   1d264:	beq	1d28c <ftello64@plt+0xba00>
   1d268:	ldr	r0, [fp, #20]
   1d26c:	cmp	r0, #0
   1d270:	beq	1d284 <ftello64@plt+0xb9f8>
   1d274:	ldr	r0, [r7, #4]
   1d278:	ldr	r1, [sp, #32]
   1d27c:	sub	r6, r0, r1
   1d280:	b	1d118 <ftello64@plt+0xb88c>
   1d284:	ldr	r6, [r7]
   1d288:	b	1d118 <ftello64@plt+0xb88c>
   1d28c:	mvn	r6, #1
   1d290:	b	1d118 <ftello64@plt+0xb88c>
   1d294:	str	ip, [sp, #28]
   1d298:	add	ip, r7, sl, lsl #2
   1d29c:	mov	lr, #0
   1d2a0:	add	r5, r8, sl, lsl #3
   1d2a4:	mov	r9, #0
   1d2a8:	add	r3, r6, sl, lsl #2
   1d2ac:	mov	r1, #0
   1d2b0:	mov	r0, r8
   1d2b4:	mov	r2, #0
   1d2b8:	cmp	r8, ip
   1d2bc:	mov	r0, #0
   1d2c0:	movwcc	lr, #1
   1d2c4:	cmp	r5, r7
   1d2c8:	movwhi	r9, #1
   1d2cc:	cmp	r8, r3
   1d2d0:	movwcc	r1, #1
   1d2d4:	cmp	r5, r6
   1d2d8:	mov	r5, #0
   1d2dc:	movwhi	r5, #1
   1d2e0:	cmp	r7, r3
   1d2e4:	mov	r3, #0
   1d2e8:	movwcc	r3, #1
   1d2ec:	cmp	r6, ip
   1d2f0:	movwcc	r0, #1
   1d2f4:	tst	r0, r3
   1d2f8:	bne	1d344 <ftello64@plt+0xbab8>
   1d2fc:	ands	r0, r5, r1
   1d300:	bne	1d344 <ftello64@plt+0xbab8>
   1d304:	ldr	ip, [sp, #28]
   1d308:	ands	r0, r9, lr
   1d30c:	bne	1d1f0 <ftello64@plt+0xb964>
   1d310:	bic	r2, sl, #3
   1d314:	mov	r1, r7
   1d318:	mov	r0, r6
   1d31c:	mov	r5, r8
   1d320:	mov	r3, r2
   1d324:	vld2.32	{d16-d19}, [r5]!
   1d328:	subs	r3, r3, #4
   1d32c:	vst1.32	{d16-d17}, [r0]!
   1d330:	vst1.32	{d18-d19}, [r1]!
   1d334:	bne	1d324 <ftello64@plt+0xba98>
   1d338:	cmp	sl, r2
   1d33c:	bne	1d1f0 <ftello64@plt+0xb964>
   1d340:	b	1d218 <ftello64@plt+0xb98c>
   1d344:	ldr	ip, [sp, #28]
   1d348:	b	1d1f0 <ftello64@plt+0xb964>
   1d34c:	ldr	r4, [sp, #36]	; 0x24
   1d350:	mvn	r6, #1
   1d354:	cmp	r4, #0
   1d358:	bne	1d12c <ftello64@plt+0xb8a0>
   1d35c:	b	1d138 <ftello64@plt+0xb8ac>
   1d360:	mov	r7, r5
   1d364:	b	1d24c <ftello64@plt+0xb9c0>
   1d368:	ldr	r0, [r4, #4]
   1d36c:	mov	r8, r7
   1d370:	lsl	r7, r9, #2
   1d374:	mov	r1, r7
   1d378:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1d37c:	mov	r6, #0
   1d380:	cmp	r0, #0
   1d384:	beq	1d3d0 <ftello64@plt+0xbb44>
   1d388:	mov	r5, r0
   1d38c:	ldr	r0, [r4, #8]
   1d390:	mov	r1, r7
   1d394:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1d398:	cmp	r0, #0
   1d39c:	beq	1d3d8 <ftello64@plt+0xbb4c>
   1d3a0:	mov	r7, r8
   1d3a4:	mov	ip, #1
   1d3a8:	str	r9, [r4]
   1d3ac:	str	r5, [r4, #4]
   1d3b0:	str	r0, [r4, #8]
   1d3b4:	cmp	sl, #1
   1d3b8:	bge	1d1dc <ftello64@plt+0xb950>
   1d3bc:	b	1d1bc <ftello64@plt+0xb930>
   1d3c0:	ldr	r0, [r4, #4]
   1d3c4:	bl	15c2c <ftello64@plt+0x43a0>
   1d3c8:	mov	r7, r5
   1d3cc:	b	1d24c <ftello64@plt+0xb9c0>
   1d3d0:	mov	r7, r8
   1d3d4:	b	1d24c <ftello64@plt+0xb9c0>
   1d3d8:	mov	r0, r5
   1d3dc:	bl	15c2c <ftello64@plt+0x43a0>
   1d3e0:	mov	r7, r8
   1d3e4:	b	1d24c <ftello64@plt+0xb9c0>
   1d3e8:	push	{fp, lr}
   1d3ec:	mov	fp, sp
   1d3f0:	sub	sp, sp, #16
   1d3f4:	mov	ip, #0
   1d3f8:	str	r2, [sp, #4]
   1d3fc:	str	ip, [sp, #12]
   1d400:	ldr	ip, [fp, #12]
   1d404:	str	ip, [sp, #8]
   1d408:	ldr	ip, [fp, #8]
   1d40c:	str	ip, [sp]
   1d410:	bl	1cfbc <ftello64@plt+0xb730>
   1d414:	mov	sp, fp
   1d418:	pop	{fp, pc}
   1d41c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d420:	add	fp, sp, #28
   1d424:	sub	sp, sp, #20
   1d428:	ldr	r4, [fp, #8]
   1d42c:	mov	r8, r1
   1d430:	mov	r1, r0
   1d434:	mov	r6, r2
   1d438:	orr	r0, r4, r2
   1d43c:	ldr	r2, [fp, #20]
   1d440:	orr	r0, r0, r2
   1d444:	cmp	r0, #0
   1d448:	blt	1d508 <ftello64@plt+0xbc7c>
   1d44c:	adds	sl, r6, r4
   1d450:	bvs	1d508 <ftello64@plt+0xbc7c>
   1d454:	mov	r5, #0
   1d458:	cmp	r4, #1
   1d45c:	blt	1d4b4 <ftello64@plt+0xbc28>
   1d460:	mov	r9, r3
   1d464:	cmp	r6, #1
   1d468:	blt	1d4bc <ftello64@plt+0xbc30>
   1d46c:	mov	r0, sl
   1d470:	mov	r5, r1
   1d474:	bl	2c294 <ftello64@plt+0x1aa08>
   1d478:	cmp	r0, #0
   1d47c:	beq	1d508 <ftello64@plt+0xbc7c>
   1d480:	mov	r1, r8
   1d484:	mov	r2, r6
   1d488:	mov	r7, r0
   1d48c:	bl	11580 <memcpy@plt>
   1d490:	add	r0, r7, r6
   1d494:	mov	r1, r9
   1d498:	mov	r2, r4
   1d49c:	bl	11580 <memcpy@plt>
   1d4a0:	ldr	r2, [fp, #20]
   1d4a4:	mov	r1, r5
   1d4a8:	mov	r4, r7
   1d4ac:	mov	r5, #0
   1d4b0:	b	1d4c4 <ftello64@plt+0xbc38>
   1d4b4:	mov	r7, r8
   1d4b8:	b	1d4c0 <ftello64@plt+0xbc34>
   1d4bc:	mov	r7, r9
   1d4c0:	mov	r4, #0
   1d4c4:	ldr	r0, [fp, #16]
   1d4c8:	ldr	r3, [fp, #12]
   1d4cc:	mov	r6, #1
   1d4d0:	str	r2, [sp, #4]
   1d4d4:	mov	r2, sl
   1d4d8:	str	r5, [sp]
   1d4dc:	str	r6, [sp, #12]
   1d4e0:	str	r0, [sp, #8]
   1d4e4:	mov	r0, r1
   1d4e8:	mov	r1, r7
   1d4ec:	bl	1cfbc <ftello64@plt+0xb730>
   1d4f0:	mov	r5, r0
   1d4f4:	mov	r0, r4
   1d4f8:	bl	15c2c <ftello64@plt+0x43a0>
   1d4fc:	mov	r0, r5
   1d500:	sub	sp, fp, #28
   1d504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d508:	mvn	r0, #1
   1d50c:	sub	sp, fp, #28
   1d510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d514:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d518:	add	fp, sp, #28
   1d51c:	sub	sp, sp, #20
   1d520:	ldr	r4, [fp, #8]
   1d524:	mov	r8, r1
   1d528:	mov	r1, r0
   1d52c:	mov	r6, r2
   1d530:	orr	r0, r4, r2
   1d534:	ldr	r2, [fp, #24]
   1d538:	orr	r0, r0, r2
   1d53c:	cmp	r0, #0
   1d540:	blt	1d600 <ftello64@plt+0xbd74>
   1d544:	adds	sl, r6, r4
   1d548:	bvs	1d600 <ftello64@plt+0xbd74>
   1d54c:	mov	r5, #0
   1d550:	cmp	r4, #1
   1d554:	blt	1d5ac <ftello64@plt+0xbd20>
   1d558:	mov	r9, r3
   1d55c:	cmp	r6, #1
   1d560:	blt	1d5b4 <ftello64@plt+0xbd28>
   1d564:	mov	r0, sl
   1d568:	mov	r5, r1
   1d56c:	bl	2c294 <ftello64@plt+0x1aa08>
   1d570:	cmp	r0, #0
   1d574:	beq	1d600 <ftello64@plt+0xbd74>
   1d578:	mov	r1, r8
   1d57c:	mov	r2, r6
   1d580:	mov	r7, r0
   1d584:	bl	11580 <memcpy@plt>
   1d588:	add	r0, r7, r6
   1d58c:	mov	r1, r9
   1d590:	mov	r2, r4
   1d594:	bl	11580 <memcpy@plt>
   1d598:	ldr	r2, [fp, #24]
   1d59c:	mov	r1, r5
   1d5a0:	mov	r4, r7
   1d5a4:	mov	r5, #0
   1d5a8:	b	1d5bc <ftello64@plt+0xbd30>
   1d5ac:	mov	r7, r8
   1d5b0:	b	1d5b8 <ftello64@plt+0xbd2c>
   1d5b4:	mov	r7, r9
   1d5b8:	mov	r4, #0
   1d5bc:	ldr	r0, [fp, #20]
   1d5c0:	ldr	r6, [fp, #16]
   1d5c4:	ldr	r3, [fp, #12]
   1d5c8:	str	r2, [sp, #4]
   1d5cc:	mov	r2, sl
   1d5d0:	str	r5, [sp, #12]
   1d5d4:	str	r0, [sp, #8]
   1d5d8:	mov	r0, r1
   1d5dc:	mov	r1, r7
   1d5e0:	str	r6, [sp]
   1d5e4:	bl	1cfbc <ftello64@plt+0xb730>
   1d5e8:	mov	r5, r0
   1d5ec:	mov	r0, r4
   1d5f0:	bl	15c2c <ftello64@plt+0x43a0>
   1d5f4:	mov	r0, r5
   1d5f8:	sub	sp, fp, #28
   1d5fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d600:	mvn	r0, #1
   1d604:	sub	sp, fp, #28
   1d608:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d60c:	ldrb	ip, [r0, #28]
   1d610:	cmp	r2, #0
   1d614:	bic	ip, ip, #6
   1d618:	orrne	ip, ip, #2
   1d61c:	strb	ip, [r0, #28]
   1d620:	ldr	r0, [sp]
   1d624:	moveq	r0, r2
   1d628:	cmp	r2, #0
   1d62c:	moveq	r3, r2
   1d630:	stm	r1, {r2, r3}
   1d634:	str	r0, [r1, #8]
   1d638:	bx	lr
   1d63c:	push	{r4, sl, fp, lr}
   1d640:	add	fp, sp, #8
   1d644:	mov	r4, r0
   1d648:	ldr	r0, [r0, #24]
   1d64c:	bl	15c2c <ftello64@plt+0x43a0>
   1d650:	ldr	r0, [r4, #36]	; 0x24
   1d654:	bl	15c2c <ftello64@plt+0x43a0>
   1d658:	ldr	r0, [r4, #40]	; 0x28
   1d65c:	add	r1, r4, #4
   1d660:	cmp	r0, r1
   1d664:	beq	1d678 <ftello64@plt+0xbdec>
   1d668:	ldr	r0, [r0, #8]
   1d66c:	bl	15c2c <ftello64@plt+0x43a0>
   1d670:	ldr	r0, [r4, #40]	; 0x28
   1d674:	bl	15c2c <ftello64@plt+0x43a0>
   1d678:	ldr	r0, [r4, #12]
   1d67c:	bl	15c2c <ftello64@plt+0x43a0>
   1d680:	ldr	r0, [r4, #48]	; 0x30
   1d684:	bl	15c2c <ftello64@plt+0x43a0>
   1d688:	ldr	r0, [r4, #44]	; 0x2c
   1d68c:	bl	15c2c <ftello64@plt+0x43a0>
   1d690:	mov	r0, r4
   1d694:	pop	{r4, sl, fp, lr}
   1d698:	b	15c2c <ftello64@plt+0x43a0>
   1d69c:	nop	{0}
   1d6a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d6a4:	add	fp, sp, #28
   1d6a8:	sub	sp, sp, #92	; 0x5c
   1d6ac:	mov	r9, r0
   1d6b0:	ldrb	r0, [r0, #74]	; 0x4a
   1d6b4:	ldr	r2, [r9, #36]	; 0x24
   1d6b8:	ldr	r1, [r9, #48]	; 0x30
   1d6bc:	ldr	r4, [r9, #28]
   1d6c0:	cmp	r2, r1
   1d6c4:	movgt	r2, r1
   1d6c8:	cmp	r0, #0
   1d6cc:	str	r2, [sp]
   1d6d0:	bne	1d6f0 <ftello64@plt+0xbe64>
   1d6d4:	mov	r7, r9
   1d6d8:	ldr	r0, [r7, #64]!	; 0x40
   1d6dc:	cmp	r0, #0
   1d6e0:	bne	1d6f0 <ftello64@plt+0xbe64>
   1d6e4:	ldrb	r0, [r9, #76]	; 0x4c
   1d6e8:	cmp	r0, #0
   1d6ec:	beq	1d6f8 <ftello64@plt+0xbe6c>
   1d6f0:	ldr	r6, [r9, #32]
   1d6f4:	b	1d8d4 <ftello64@plt+0xc048>
   1d6f8:	ldr	r0, [sp]
   1d6fc:	cmp	r0, r4
   1d700:	ble	1d710 <ftello64@plt+0xbe84>
   1d704:	add	r8, r9, #16
   1d708:	mov	sl, r4
   1d70c:	b	1d768 <ftello64@plt+0xbedc>
   1d710:	mov	sl, r4
   1d714:	str	r4, [sp, #4]
   1d718:	b	1d9e4 <ftello64@plt+0xc158>
   1d71c:	add	r0, r4, #1
   1d720:	cmp	r0, #2
   1d724:	bcc	1d738 <ftello64@plt+0xbeac>
   1d728:	ldr	r0, [r9, #36]	; 0x24
   1d72c:	ldr	r1, [r9, #48]	; 0x30
   1d730:	cmp	r0, r1
   1d734:	blt	1d8c0 <ftello64@plt+0xc034>
   1d738:	ldr	r0, [r9, #4]
   1d73c:	ldr	r1, [sp, #4]
   1d740:	cmn	r4, #1
   1d744:	strb	sl, [r0, r1]
   1d748:	ldr	r0, [r9, #8]
   1d74c:	str	sl, [r0, r1, lsl #2]
   1d750:	add	sl, r1, #1
   1d754:	bne	1d8a0 <ftello64@plt+0xc014>
   1d758:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1d75c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d760:	stm	r8, {r0, r1}
   1d764:	b	1d8a0 <ftello64@plt+0xc014>
   1d768:	ldr	r5, [r9, #24]
   1d76c:	ldr	r4, [r9]
   1d770:	str	sl, [sp, #4]
   1d774:	add	r0, r5, sl
   1d778:	ldrb	sl, [r4, r0]
   1d77c:	tst	sl, #128	; 0x80
   1d780:	bne	1d7c8 <ftello64@plt+0xbf3c>
   1d784:	mov	r0, r8
   1d788:	bl	115a4 <mbsinit@plt>
   1d78c:	cmp	r0, #0
   1d790:	beq	1d7c8 <ftello64@plt+0xbf3c>
   1d794:	mov	r0, sl
   1d798:	bl	11850 <towupper@plt>
   1d79c:	cmp	r0, #128	; 0x80
   1d7a0:	bcs	1d7c0 <ftello64@plt+0xbf34>
   1d7a4:	ldr	r2, [sp, #4]
   1d7a8:	ldr	r1, [r9, #4]
   1d7ac:	strb	r0, [r1, r2]
   1d7b0:	add	sl, r2, #1
   1d7b4:	ldr	r1, [r9, #8]
   1d7b8:	str	r0, [r1, r2, lsl #2]
   1d7bc:	b	1d8a0 <ftello64@plt+0xc014>
   1d7c0:	ldr	r4, [r9]
   1d7c4:	ldr	r5, [r9, #24]
   1d7c8:	ldm	r8, {r0, r1}
   1d7cc:	mov	r3, r8
   1d7d0:	str	r1, [fp, #-36]	; 0xffffffdc
   1d7d4:	str	r0, [fp, #-40]	; 0xffffffd8
   1d7d8:	ldm	sp, {r0, r1}
   1d7dc:	sub	r2, r0, r1
   1d7e0:	add	r0, r4, r5
   1d7e4:	add	r1, r0, r1
   1d7e8:	add	r0, sp, #12
   1d7ec:	bl	2c8dc <ftello64@plt+0x1b050>
   1d7f0:	mov	r4, r0
   1d7f4:	sub	r0, r0, #1
   1d7f8:	cmn	r0, #4
   1d7fc:	bhi	1d71c <ftello64@plt+0xbe90>
   1d800:	ldr	r0, [sp, #12]
   1d804:	bl	11850 <towupper@plt>
   1d808:	mov	r5, r0
   1d80c:	ldr	r0, [sp, #12]
   1d810:	cmp	r5, r0
   1d814:	bne	1d838 <ftello64@plt+0xbfac>
   1d818:	ldr	r1, [r9]
   1d81c:	ldr	r2, [r9, #24]
   1d820:	ldr	r0, [r9, #4]
   1d824:	ldr	r6, [sp, #4]
   1d828:	add	r1, r1, r2
   1d82c:	add	r0, r0, r6
   1d830:	add	r1, r1, r6
   1d834:	b	1d864 <ftello64@plt+0xbfd8>
   1d838:	add	sl, sp, #16
   1d83c:	mov	r1, r5
   1d840:	sub	r2, fp, #40	; 0x28
   1d844:	mov	r0, sl
   1d848:	bl	114e4 <wcrtomb@plt>
   1d84c:	cmp	r4, r0
   1d850:	bne	1d8b4 <ftello64@plt+0xc028>
   1d854:	ldr	r0, [r9, #4]
   1d858:	ldr	r6, [sp, #4]
   1d85c:	mov	r1, sl
   1d860:	add	r0, r0, r6
   1d864:	mov	r2, r4
   1d868:	bl	11580 <memcpy@plt>
   1d86c:	ldr	r0, [r9, #8]
   1d870:	add	sl, r6, #1
   1d874:	str	r5, [r0, r6, lsl #2]
   1d878:	add	r5, r4, r6
   1d87c:	cmp	sl, r5
   1d880:	bge	1d8a0 <ftello64@plt+0xc014>
   1d884:	add	r0, r0, r6, lsl #2
   1d888:	mvn	r1, #3
   1d88c:	add	r2, r1, r4, lsl #2
   1d890:	add	r0, r0, #4
   1d894:	mov	r1, #255	; 0xff
   1d898:	bl	1176c <memset@plt>
   1d89c:	mov	sl, r5
   1d8a0:	ldr	r0, [sp]
   1d8a4:	str	sl, [sp, #4]
   1d8a8:	cmp	r0, sl
   1d8ac:	bgt	1d768 <ftello64@plt+0xbedc>
   1d8b0:	b	1d9e4 <ftello64@plt+0xc158>
   1d8b4:	ldr	r6, [sp, #4]
   1d8b8:	mov	sl, r6
   1d8bc:	b	1d8ec <ftello64@plt+0xc060>
   1d8c0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1d8c4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d8c8:	stm	r8, {r0, r1}
   1d8cc:	ldr	sl, [sp, #4]
   1d8d0:	b	1d9e4 <ftello64@plt+0xc158>
   1d8d4:	ldr	r0, [sp]
   1d8d8:	cmp	r4, r0
   1d8dc:	bge	1d9dc <ftello64@plt+0xc150>
   1d8e0:	add	r7, r9, #64	; 0x40
   1d8e4:	add	r8, r9, #16
   1d8e8:	mov	sl, r4
   1d8ec:	ldm	r8, {r0, r1}
   1d8f0:	str	r6, [sp, #4]
   1d8f4:	str	r0, [fp, #-40]	; 0xffffffd8
   1d8f8:	ldr	r0, [sp]
   1d8fc:	str	r1, [fp, #-36]	; 0xffffffdc
   1d900:	sub	r2, r0, sl
   1d904:	ldr	r0, [r7]
   1d908:	cmp	r0, #0
   1d90c:	bne	1d9fc <ftello64@plt+0xc170>
   1d910:	ldr	r0, [r9]
   1d914:	ldr	r1, [r9, #24]
   1d918:	add	r0, r0, r1
   1d91c:	add	r4, r0, r6
   1d920:	add	r0, sp, #8
   1d924:	mov	r1, r4
   1d928:	mov	r3, r8
   1d92c:	bl	2c8dc <ftello64@plt+0x1b050>
   1d930:	sub	r6, r0, #1
   1d934:	mov	r5, r0
   1d938:	cmn	r6, #4
   1d93c:	bhi	1da4c <ftello64@plt+0xc1c0>
   1d940:	ldr	r0, [sp, #8]
   1d944:	bl	11850 <towupper@plt>
   1d948:	mov	r7, r0
   1d94c:	ldr	r0, [sp, #8]
   1d950:	cmp	r7, r0
   1d954:	bne	1d964 <ftello64@plt+0xc0d8>
   1d958:	ldr	r0, [r9, #4]
   1d95c:	mov	r1, r4
   1d960:	b	1d984 <ftello64@plt+0xc0f8>
   1d964:	add	r0, sp, #16
   1d968:	sub	r2, fp, #40	; 0x28
   1d96c:	mov	r1, r7
   1d970:	bl	114e4 <wcrtomb@plt>
   1d974:	cmp	r0, r5
   1d978:	bne	1dac8 <ftello64@plt+0xc23c>
   1d97c:	ldr	r0, [r9, #4]
   1d980:	add	r1, sp, #16
   1d984:	add	r0, r0, sl
   1d988:	mov	r2, r5
   1d98c:	bl	11580 <memcpy@plt>
   1d990:	ldrb	r0, [r9, #76]	; 0x4c
   1d994:	ldr	r6, [sp, #4]
   1d998:	cmp	r0, #0
   1d99c:	bne	1db5c <ftello64@plt+0xc2d0>
   1d9a0:	ldr	r0, [r9, #8]
   1d9a4:	add	r4, r5, sl
   1d9a8:	add	r1, sl, #1
   1d9ac:	add	r6, r5, r6
   1d9b0:	cmp	r1, r4
   1d9b4:	str	r7, [r0, sl, lsl #2]
   1d9b8:	bge	1d9d4 <ftello64@plt+0xc148>
   1d9bc:	add	r0, r0, r1, lsl #2
   1d9c0:	mvn	r1, #3
   1d9c4:	add	r2, r1, r5, lsl #2
   1d9c8:	mov	r1, #255	; 0xff
   1d9cc:	bl	1176c <memset@plt>
   1d9d0:	b	1d8d4 <ftello64@plt+0xc048>
   1d9d4:	mov	r4, r1
   1d9d8:	b	1d8d4 <ftello64@plt+0xc048>
   1d9dc:	str	r6, [sp, #4]
   1d9e0:	mov	sl, r4
   1d9e4:	ldr	r0, [sp, #4]
   1d9e8:	str	sl, [r9, #28]
   1d9ec:	str	r0, [r9, #32]
   1d9f0:	mov	r0, #0
   1d9f4:	sub	sp, fp, #28
   1d9f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d9fc:	cmp	r2, #1
   1da00:	add	r4, sp, #16
   1da04:	ldrge	r1, [r9, #80]	; 0x50
   1da08:	cmpge	r1, #1
   1da0c:	blt	1d920 <ftello64@plt+0xc094>
   1da10:	ldr	r7, [r9, #24]
   1da14:	ldr	r3, [r9]
   1da18:	add	r4, sp, #16
   1da1c:	add	r7, r6, r7
   1da20:	add	r3, r3, r7
   1da24:	mov	r7, #0
   1da28:	ldrb	r5, [r3, r7]
   1da2c:	ldrb	r5, [r0, r5]
   1da30:	strb	r5, [r4, r7]
   1da34:	add	r7, r7, #1
   1da38:	cmp	r7, r2
   1da3c:	bge	1d920 <ftello64@plt+0xc094>
   1da40:	cmp	r7, r1
   1da44:	blt	1da28 <ftello64@plt+0xc19c>
   1da48:	b	1d920 <ftello64@plt+0xc094>
   1da4c:	add	r0, r5, #1
   1da50:	cmp	r0, #2
   1da54:	bcc	1da68 <ftello64@plt+0xc1dc>
   1da58:	ldr	r0, [r9, #36]	; 0x24
   1da5c:	ldr	r1, [r9, #48]	; 0x30
   1da60:	cmp	r0, r1
   1da64:	blt	1dbc8 <ftello64@plt+0xc33c>
   1da68:	ldr	r2, [r9, #24]
   1da6c:	ldr	r6, [sp, #4]
   1da70:	ldr	r0, [r9]
   1da74:	ldr	r1, [r9, #64]	; 0x40
   1da78:	add	r4, sl, #1
   1da7c:	add	r2, r2, r6
   1da80:	cmp	r1, #0
   1da84:	ldrb	r0, [r0, r2]
   1da88:	ldrbne	r0, [r1, r0]
   1da8c:	ldr	r1, [r9, #4]
   1da90:	strb	r0, [r1, sl]
   1da94:	ldrb	r1, [r9, #76]	; 0x4c
   1da98:	cmp	r1, #0
   1da9c:	ldrne	r1, [r9, #12]
   1daa0:	strne	r6, [r1, sl, lsl #2]
   1daa4:	add	r6, r6, #1
   1daa8:	cmn	r5, #1
   1daac:	ldr	r1, [r9, #8]
   1dab0:	str	r0, [r1, sl, lsl #2]
   1dab4:	bne	1d8d4 <ftello64@plt+0xc048>
   1dab8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dabc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1dac0:	stm	r8, {r0, r1}
   1dac4:	b	1d8d4 <ftello64@plt+0xc048>
   1dac8:	mov	r3, r0
   1dacc:	cmn	r0, #1
   1dad0:	beq	1d958 <ftello64@plt+0xc0cc>
   1dad4:	ldr	r1, [r9, #36]	; 0x24
   1dad8:	add	r4, r3, sl
   1dadc:	cmp	r4, r1
   1dae0:	bhi	1dbc8 <ftello64@plt+0xc33c>
   1dae4:	ldr	r0, [r9, #12]
   1dae8:	cmp	r0, #0
   1daec:	bne	1db0c <ftello64@plt+0xc280>
   1daf0:	lsl	r0, r1, #2
   1daf4:	mov	r8, r3
   1daf8:	bl	2c294 <ftello64@plt+0x1aa08>
   1dafc:	mov	r3, r8
   1db00:	cmp	r0, #0
   1db04:	str	r0, [r9, #12]
   1db08:	beq	1dbd8 <ftello64@plt+0xc34c>
   1db0c:	ldrb	r1, [r9, #76]	; 0x4c
   1db10:	cmp	r1, #0
   1db14:	bne	1dbfc <ftello64@plt+0xc370>
   1db18:	cmp	sl, #0
   1db1c:	beq	1dbf4 <ftello64@plt+0xc368>
   1db20:	mov	r1, #0
   1db24:	cmp	sl, #4
   1db28:	bcc	1dbe4 <ftello64@plt+0xc358>
   1db2c:	add	r2, pc, #524	; 0x20c
   1db30:	bic	r1, sl, #3
   1db34:	vmov.i32	q8, #4	; 0x00000004
   1db38:	vld1.64	{d18-d19}, [r2 :128]
   1db3c:	mov	ip, r1
   1db40:	mov	r2, r0
   1db44:	vadd.i32	q10, q9, q8
   1db48:	vst1.32	{d18-d19}, [r2]!
   1db4c:	subs	ip, ip, #4
   1db50:	vorr	q9, q10, q10
   1db54:	bne	1db44 <ftello64@plt+0xc2b8>
   1db58:	b	1dbec <ftello64@plt+0xc360>
   1db5c:	ldr	r0, [r9, #12]
   1db60:	mov	r1, #0
   1db64:	cmp	r5, #4
   1db68:	bcc	1dba4 <ftello64@plt+0xc318>
   1db6c:	add	r3, pc, #460	; 0x1cc
   1db70:	bic	r1, r5, #3
   1db74:	add	r2, r0, sl, lsl #2
   1db78:	vdup.32	q8, r6
   1db7c:	vmov.i32	q10, #4	; 0x00000004
   1db80:	vld1.64	{d18-d19}, [r3 :128]
   1db84:	mov	r3, r1
   1db88:	vadd.i32	q11, q9, q8
   1db8c:	vadd.i32	q9, q9, q10
   1db90:	subs	r3, r3, #4
   1db94:	vst1.32	{d22-d23}, [r2]!
   1db98:	bne	1db88 <ftello64@plt+0xc2fc>
   1db9c:	cmp	r5, r1
   1dba0:	beq	1d9a0 <ftello64@plt+0xc114>
   1dba4:	add	r2, r6, r1
   1dba8:	sub	r3, r5, r1
   1dbac:	add	r1, sl, r1
   1dbb0:	add	r0, r0, r1, lsl #2
   1dbb4:	str	r2, [r0], #4
   1dbb8:	add	r2, r2, #1
   1dbbc:	subs	r3, r3, #1
   1dbc0:	bne	1dbb4 <ftello64@plt+0xc328>
   1dbc4:	b	1d9a0 <ftello64@plt+0xc114>
   1dbc8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dbcc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1dbd0:	stm	r8, {r0, r1}
   1dbd4:	b	1d9e4 <ftello64@plt+0xc158>
   1dbd8:	mov	r0, #12
   1dbdc:	sub	sp, fp, #28
   1dbe0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dbe4:	str	r1, [r0, r1, lsl #2]
   1dbe8:	add	r1, r1, #1
   1dbec:	cmp	sl, r1
   1dbf0:	bne	1dbe4 <ftello64@plt+0xc358>
   1dbf4:	mov	r0, #1
   1dbf8:	strb	r0, [r9, #76]	; 0x4c
   1dbfc:	ldr	r0, [r9, #4]
   1dc00:	add	r1, sp, #16
   1dc04:	mov	r2, r3
   1dc08:	mov	r8, r3
   1dc0c:	add	r0, r0, sl
   1dc10:	bl	11580 <memcpy@plt>
   1dc14:	ldr	lr, [r9, #8]
   1dc18:	ldr	ip, [sp, #4]
   1dc1c:	cmp	r8, #2
   1dc20:	str	r7, [lr, sl, lsl #2]
   1dc24:	ldr	r2, [r9, #12]
   1dc28:	str	ip, [r2, sl, lsl #2]
   1dc2c:	bcc	1dd00 <ftello64@plt+0xc474>
   1dc30:	sub	r0, r8, #1
   1dc34:	mov	r1, #1
   1dc38:	cmp	r0, #4
   1dc3c:	bcs	1dc48 <ftello64@plt+0xc3bc>
   1dc40:	ldr	ip, [sp, #4]
   1dc44:	b	1dcd0 <ftello64@plt+0xc444>
   1dc48:	str	r0, [sp]
   1dc4c:	add	r3, r8, sl
   1dc50:	add	r0, sl, #1
   1dc54:	add	r7, lr, r0, lsl #2
   1dc58:	add	ip, lr, r3, lsl #2
   1dc5c:	add	r0, r2, r0, lsl #2
   1dc60:	cmp	r0, ip
   1dc64:	ldr	ip, [sp, #4]
   1dc68:	addcc	r3, r2, r3, lsl #2
   1dc6c:	cmpcc	r7, r3
   1dc70:	bcc	1dcd0 <ftello64@plt+0xc444>
   1dc74:	add	r1, pc, #212	; 0xd4
   1dc78:	vdup.32	q8, ip
   1dc7c:	vdup.32	q9, r6
   1dc80:	vdup.32	q10, r5
   1dc84:	vmov.i32	q12, #4	; 0x00000004
   1dc88:	vmov.i8	q13, #255	; 0xff
   1dc8c:	vld1.64	{d22-d23}, [r1 :128]
   1dc90:	ldr	r1, [sp]
   1dc94:	bic	ip, r1, #3
   1dc98:	orr	r1, ip, #1
   1dc9c:	mov	r3, ip
   1dca0:	vcgt.u32	q14, q10, q11
   1dca4:	subs	r3, r3, #4
   1dca8:	vbsl	q14, q11, q9
   1dcac:	vadd.i32	q11, q11, q12
   1dcb0:	vadd.i32	q14, q14, q8
   1dcb4:	vst1.32	{d28-d29}, [r0]!
   1dcb8:	vst1.32	{d26-d27}, [r7]!
   1dcbc:	bne	1dca0 <ftello64@plt+0xc414>
   1dcc0:	ldr	r0, [sp]
   1dcc4:	cmp	r0, ip
   1dcc8:	ldr	ip, [sp, #4]
   1dccc:	beq	1dd00 <ftello64@plt+0xc474>
   1dcd0:	add	r2, r2, sl, lsl #2
   1dcd4:	add	r0, lr, sl, lsl #2
   1dcd8:	mvn	r3, #0
   1dcdc:	cmp	r1, r5
   1dce0:	mov	r7, r6
   1dce4:	movcc	r7, r1
   1dce8:	add	r7, r7, ip
   1dcec:	str	r7, [r2, r1, lsl #2]
   1dcf0:	str	r3, [r0, r1, lsl #2]
   1dcf4:	add	r1, r1, #1
   1dcf8:	cmp	r8, r1
   1dcfc:	bne	1dcdc <ftello64@plt+0xc450>
   1dd00:	ldr	r0, [r9, #48]	; 0x30
   1dd04:	ldr	r2, [r9, #52]	; 0x34
   1dd08:	sub	r1, r8, r5
   1dd0c:	mov	r6, ip
   1dd10:	add	r6, r5, r6
   1dd14:	add	r0, r0, r1
   1dd18:	cmp	r2, ip
   1dd1c:	str	r0, [r9, #48]	; 0x30
   1dd20:	ldrgt	r2, [r9, #56]	; 0x38
   1dd24:	addgt	r1, r2, r1
   1dd28:	strgt	r1, [r9, #56]	; 0x38
   1dd2c:	ldr	r1, [r9, #36]	; 0x24
   1dd30:	cmp	r1, r0
   1dd34:	movgt	r1, r0
   1dd38:	str	r1, [sp]
   1dd3c:	b	1d8d4 <ftello64@plt+0xc048>
   1dd40:	andeq	r0, r0, r0
   1dd44:	andeq	r0, r0, r1
   1dd48:	andeq	r0, r0, r2
   1dd4c:	andeq	r0, r0, r3
   1dd50:	andeq	r0, r0, r1
   1dd54:	andeq	r0, r0, r2
   1dd58:	andeq	r0, r0, r3
   1dd5c:	andeq	r0, r0, r4
   1dd60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dd64:	add	fp, sp, #28
   1dd68:	sub	sp, sp, #68	; 0x44
   1dd6c:	mov	r4, r0
   1dd70:	ldr	r6, [r0, #28]
   1dd74:	ldr	r7, [r0, #36]	; 0x24
   1dd78:	ldr	r0, [r0, #48]	; 0x30
   1dd7c:	cmp	r7, r0
   1dd80:	movgt	r7, r0
   1dd84:	cmp	r7, r6
   1dd88:	ble	1df28 <ftello64@plt+0xc69c>
   1dd8c:	add	r8, r4, #16
   1dd90:	mov	r5, sp
   1dd94:	ldm	r8, {r9, sl}
   1dd98:	ldr	r0, [r4, #64]	; 0x40
   1dd9c:	sub	r2, r7, r6
   1dda0:	cmp	r0, #0
   1dda4:	bne	1de74 <ftello64@plt+0xc5e8>
   1dda8:	ldr	r0, [r4]
   1ddac:	ldr	r1, [r4, #24]
   1ddb0:	add	r0, r0, r1
   1ddb4:	add	r1, r0, r6
   1ddb8:	mov	r0, r5
   1ddbc:	mov	r3, r8
   1ddc0:	bl	2c8dc <ftello64@plt+0x1b050>
   1ddc4:	add	r1, r0, #1
   1ddc8:	cmp	r1, #2
   1ddcc:	bcc	1dde8 <ftello64@plt+0xc55c>
   1ddd0:	cmn	r0, #2
   1ddd4:	bne	1de24 <ftello64@plt+0xc598>
   1ddd8:	ldr	r0, [r4, #36]	; 0x24
   1dddc:	ldr	r1, [r4, #48]	; 0x30
   1dde0:	cmp	r0, r1
   1dde4:	blt	1df24 <ftello64@plt+0xc698>
   1dde8:	ldr	r1, [r4, #24]
   1ddec:	ldr	r0, [r4]
   1ddf0:	mov	r2, sl
   1ddf4:	mov	sl, r5
   1ddf8:	add	r1, r1, r6
   1ddfc:	ldrb	r1, [r0, r1]
   1de00:	str	r1, [sp]
   1de04:	ldr	r0, [r4, #64]	; 0x40
   1de08:	cmp	r0, #0
   1de0c:	ldrbne	r1, [r0, r1]
   1de10:	mov	r0, #1
   1de14:	strne	r1, [sp]
   1de18:	str	r9, [r8]
   1de1c:	str	r2, [r8, #4]
   1de20:	b	1de2c <ftello64@plt+0xc5a0>
   1de24:	ldr	r1, [sp]
   1de28:	mov	sl, r5
   1de2c:	ldr	r3, [r4, #8]
   1de30:	add	r5, r0, r6
   1de34:	str	r1, [r3, r6, lsl #2]
   1de38:	add	r1, r6, #1
   1de3c:	cmp	r1, r5
   1de40:	bge	1de60 <ftello64@plt+0xc5d4>
   1de44:	mvn	r1, #3
   1de48:	add	r2, r1, r0, lsl #2
   1de4c:	add	r0, r3, r6, lsl #2
   1de50:	mov	r1, #255	; 0xff
   1de54:	add	r0, r0, #4
   1de58:	bl	1176c <memset@plt>
   1de5c:	mov	r1, r5
   1de60:	cmp	r7, r1
   1de64:	mov	r6, r1
   1de68:	mov	r5, sl
   1de6c:	bgt	1dd94 <ftello64@plt+0xc508>
   1de70:	b	1df2c <ftello64@plt+0xc6a0>
   1de74:	cmp	r2, #1
   1de78:	add	r1, sp, #4
   1de7c:	blt	1ddb8 <ftello64@plt+0xc52c>
   1de80:	ldr	r1, [r4, #80]	; 0x50
   1de84:	cmp	r1, #1
   1de88:	add	r1, sp, #4
   1de8c:	blt	1ddb8 <ftello64@plt+0xc52c>
   1de90:	ldm	r4, {r1, r3}
   1de94:	mov	lr, r5
   1de98:	ldr	r5, [r4, #24]
   1de9c:	cmp	r2, #2
   1dea0:	add	r5, r6, r5
   1dea4:	ldrb	r1, [r1, r5]
   1dea8:	mov	r5, lr
   1deac:	ldrb	r0, [r0, r1]
   1deb0:	add	r1, sp, #4
   1deb4:	strb	r0, [r3, r6]
   1deb8:	strb	r0, [sp, #4]
   1debc:	blt	1ddb8 <ftello64@plt+0xc52c>
   1dec0:	ldr	r0, [r4, #80]	; 0x50
   1dec4:	add	r1, sp, #4
   1dec8:	cmp	r0, #2
   1decc:	blt	1ddb8 <ftello64@plt+0xc52c>
   1ded0:	mov	r0, #1
   1ded4:	ldm	r4, {r1, ip}
   1ded8:	ldr	r5, [r4, #24]
   1dedc:	ldr	r3, [r4, #64]	; 0x40
   1dee0:	add	r1, r1, r5
   1dee4:	add	r1, r1, r6
   1dee8:	ldrb	r1, [r1, r0]
   1deec:	ldrb	r1, [r3, r1]
   1def0:	add	r3, ip, r6
   1def4:	strb	r1, [r3, r0]
   1def8:	add	r3, sp, #4
   1defc:	strb	r1, [r3, r0]
   1df00:	add	r0, r0, #1
   1df04:	cmp	r0, r2
   1df08:	bge	1df18 <ftello64@plt+0xc68c>
   1df0c:	ldr	r1, [r4, #80]	; 0x50
   1df10:	cmp	r0, r1
   1df14:	blt	1ded4 <ftello64@plt+0xc648>
   1df18:	add	r1, sp, #4
   1df1c:	mov	r5, lr
   1df20:	b	1ddb8 <ftello64@plt+0xc52c>
   1df24:	stm	r8, {r9, sl}
   1df28:	mov	r1, r6
   1df2c:	str	r1, [r4, #28]
   1df30:	str	r1, [r4, #32]
   1df34:	sub	sp, fp, #28
   1df38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1df3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1df40:	add	fp, sp, #28
   1df44:	sub	sp, sp, #28
   1df48:	ldr	r9, [r1]
   1df4c:	mov	r5, r0
   1df50:	ldr	r4, [fp, #12]
   1df54:	mov	r6, r2
   1df58:	str	r1, [sp, #16]
   1df5c:	str	r3, [sp, #20]
   1df60:	ldr	r0, [r9, #84]	; 0x54
   1df64:	str	r4, [sp, #4]
   1df68:	str	r0, [sp, #12]
   1df6c:	ldr	r0, [fp, #8]
   1df70:	str	r0, [sp]
   1df74:	mov	r0, r5
   1df78:	bl	1e9e4 <ftello64@plt+0xd158>
   1df7c:	mov	r7, r0
   1df80:	cmp	r0, #0
   1df84:	bne	1df94 <ftello64@plt+0xc708>
   1df88:	ldr	r0, [r4]
   1df8c:	cmp	r0, #0
   1df90:	bne	1e1a4 <ftello64@plt+0xc918>
   1df94:	ldrb	r0, [r6, #4]
   1df98:	cmp	r0, #10
   1df9c:	bne	1e0e0 <ftello64@plt+0xc854>
   1dfa0:	ldr	r0, [sp, #20]
   1dfa4:	mov	sl, #0
   1dfa8:	orr	r0, r0, #8388608	; 0x800000
   1dfac:	str	r0, [sp, #24]
   1dfb0:	b	1e050 <ftello64@plt+0xc7c4>
   1dfb4:	ldr	r1, [fp, #8]
   1dfb8:	cmp	r1, #0
   1dfbc:	beq	1dfcc <ftello64@plt+0xc740>
   1dfc0:	cmp	r0, #9
   1dfc4:	mov	r8, #0
   1dfc8:	beq	1e080 <ftello64@plt+0xc7f4>
   1dfcc:	ldr	r0, [sp, #12]
   1dfd0:	ldr	r4, [r9, #84]	; 0x54
   1dfd4:	ldr	r1, [sp, #16]
   1dfd8:	ldr	r3, [sp, #20]
   1dfdc:	mov	r2, r6
   1dfe0:	str	r0, [r9, #84]	; 0x54
   1dfe4:	ldr	r0, [fp, #8]
   1dfe8:	str	r0, [sp]
   1dfec:	ldr	r0, [fp, #12]
   1dff0:	str	r0, [sp, #4]
   1dff4:	mov	r0, r5
   1dff8:	bl	1e9e4 <ftello64@plt+0xd158>
   1dffc:	mov	r8, r0
   1e000:	cmp	r0, #0
   1e004:	bne	1e018 <ftello64@plt+0xc78c>
   1e008:	ldr	r0, [fp, #12]
   1e00c:	ldr	r0, [r0]
   1e010:	cmp	r0, #0
   1e014:	bne	1e0f0 <ftello64@plt+0xc864>
   1e018:	ldr	r0, [r9, #84]	; 0x54
   1e01c:	orr	r0, r0, r4
   1e020:	str	r0, [r9, #84]	; 0x54
   1e024:	b	1e080 <ftello64@plt+0xc7f4>
   1e028:	mov	r0, #996	; 0x3e4
   1e02c:	bl	2c294 <ftello64@plt+0x1aa08>
   1e030:	cmp	r0, #0
   1e034:	beq	1e198 <ftello64@plt+0xc90c>
   1e038:	ldr	r1, [r9, #56]	; 0x38
   1e03c:	str	r1, [r0]
   1e040:	mov	r1, #0
   1e044:	str	r1, [r9, #64]	; 0x40
   1e048:	str	r0, [r9, #56]	; 0x38
   1e04c:	b	1e090 <ftello64@plt+0xc804>
   1e050:	ldr	r2, [sp, #24]
   1e054:	mov	r0, r6
   1e058:	mov	r1, r5
   1e05c:	bl	1e1ac <ftello64@plt+0xc920>
   1e060:	ldr	r1, [r5, #40]	; 0x28
   1e064:	mov	r8, #0
   1e068:	add	r0, r1, r0
   1e06c:	str	r0, [r5, #40]	; 0x28
   1e070:	ldrb	r0, [r6, #4]
   1e074:	orr	r1, r0, #8
   1e078:	cmp	r1, #10
   1e07c:	bne	1dfb4 <ftello64@plt+0xc728>
   1e080:	ldr	r1, [r9, #64]	; 0x40
   1e084:	cmp	r1, #31
   1e088:	beq	1e028 <ftello64@plt+0xc79c>
   1e08c:	ldr	r0, [r9, #56]	; 0x38
   1e090:	add	r2, r1, #1
   1e094:	add	r4, r0, r1, lsl #5
   1e098:	mov	r0, #10
   1e09c:	cmp	r7, #0
   1e0a0:	str	r2, [r9, #64]	; 0x40
   1e0a4:	str	sl, [r4, #4]!
   1e0a8:	stmib	r4, {r7, r8, sl}
   1e0ac:	str	sl, [r4, #16]
   1e0b0:	str	sl, [r4, #20]
   1e0b4:	str	r0, [r4, #24]
   1e0b8:	mvn	r0, #0
   1e0bc:	str	r0, [r4, #28]
   1e0c0:	strne	r4, [r7]
   1e0c4:	cmp	r8, #0
   1e0c8:	mov	r7, r4
   1e0cc:	strne	r4, [r8]
   1e0d0:	ldrb	r0, [r6, #4]
   1e0d4:	cmp	r0, #10
   1e0d8:	beq	1e050 <ftello64@plt+0xc7c4>
   1e0dc:	b	1e0e4 <ftello64@plt+0xc858>
   1e0e0:	mov	r4, r7
   1e0e4:	mov	r0, r4
   1e0e8:	sub	sp, fp, #28
   1e0ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e0f0:	mov	r4, #0
   1e0f4:	cmp	r7, #0
   1e0f8:	beq	1e0e4 <ftello64@plt+0xc858>
   1e0fc:	movw	r8, #255	; 0xff
   1e100:	movt	r8, #4
   1e104:	mov	r6, r7
   1e108:	ldr	r7, [r7, #4]
   1e10c:	cmp	r7, #0
   1e110:	bne	1e104 <ftello64@plt+0xc878>
   1e114:	ldr	r7, [r6, #8]
   1e118:	cmp	r7, #0
   1e11c:	bne	1e104 <ftello64@plt+0xc878>
   1e120:	ldr	r0, [r6, #24]
   1e124:	and	r0, r0, r8
   1e128:	cmp	r0, #3
   1e12c:	beq	1e164 <ftello64@plt+0xc8d8>
   1e130:	cmp	r0, #6
   1e134:	bne	1e16c <ftello64@plt+0xc8e0>
   1e138:	ldr	r5, [r6, #20]
   1e13c:	ldr	r0, [r5]
   1e140:	bl	15c2c <ftello64@plt+0x43a0>
   1e144:	ldr	r0, [r5, #4]
   1e148:	bl	15c2c <ftello64@plt+0x43a0>
   1e14c:	ldr	r0, [r5, #8]
   1e150:	bl	15c2c <ftello64@plt+0x43a0>
   1e154:	ldr	r0, [r5, #12]
   1e158:	bl	15c2c <ftello64@plt+0x43a0>
   1e15c:	mov	r0, r5
   1e160:	b	1e168 <ftello64@plt+0xc8dc>
   1e164:	ldr	r0, [r6, #20]
   1e168:	bl	15c2c <ftello64@plt+0x43a0>
   1e16c:	ldr	r0, [r6]
   1e170:	cmp	r0, #0
   1e174:	beq	1e0e4 <ftello64@plt+0xc858>
   1e178:	ldr	r7, [r0, #8]
   1e17c:	cmp	r7, r6
   1e180:	mov	r6, r0
   1e184:	beq	1e120 <ftello64@plt+0xc894>
   1e188:	cmp	r7, #0
   1e18c:	mov	r6, r0
   1e190:	beq	1e120 <ftello64@plt+0xc894>
   1e194:	b	1e104 <ftello64@plt+0xc878>
   1e198:	ldr	r1, [fp, #12]
   1e19c:	mov	r0, #12
   1e1a0:	str	r0, [r1]
   1e1a4:	mov	r4, #0
   1e1a8:	b	1e0e4 <ftello64@plt+0xc858>
   1e1ac:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1e1b0:	add	fp, sp, #24
   1e1b4:	sub	sp, sp, #8
   1e1b8:	mov	r9, r0
   1e1bc:	mov	r7, r1
   1e1c0:	ldr	r0, [r1, #40]	; 0x28
   1e1c4:	ldr	r1, [r1, #56]	; 0x38
   1e1c8:	cmp	r1, r0
   1e1cc:	ble	1e2b4 <ftello64@plt+0xca28>
   1e1d0:	ldr	r1, [r7, #4]
   1e1d4:	mov	r5, r9
   1e1d8:	mov	r8, r2
   1e1dc:	ldrb	r6, [r1, r0]
   1e1e0:	strb	r6, [r5], #4
   1e1e4:	ldr	r0, [r5]
   1e1e8:	bic	r1, r0, #6291456	; 0x600000
   1e1ec:	str	r1, [r5]
   1e1f0:	ldr	r3, [r7, #80]	; 0x50
   1e1f4:	cmp	r3, #2
   1e1f8:	blt	1e21c <ftello64@plt+0xc990>
   1e1fc:	ldr	r2, [r7, #28]
   1e200:	ldr	r1, [r7, #40]	; 0x28
   1e204:	cmp	r1, r2
   1e208:	beq	1e21c <ftello64@plt+0xc990>
   1e20c:	ldr	r2, [r7, #8]
   1e210:	ldr	r1, [r2, r1, lsl #2]
   1e214:	cmn	r1, #1
   1e218:	beq	1e6f0 <ftello64@plt+0xce64>
   1e21c:	movw	r1, #65280	; 0xff00
   1e220:	cmp	r6, #92	; 0x5c
   1e224:	movt	r1, #65439	; 0xff9f
   1e228:	bne	1e2c4 <ftello64@plt+0xca38>
   1e22c:	ldr	r6, [r7, #40]	; 0x28
   1e230:	ldr	r4, [r7, #48]	; 0x30
   1e234:	add	r2, r6, #1
   1e238:	cmp	r2, r4
   1e23c:	bge	1e318 <ftello64@plt+0xca8c>
   1e240:	ldrb	r4, [r7, #75]	; 0x4b
   1e244:	cmp	r4, #0
   1e248:	bne	1e974 <ftello64@plt+0xd0e8>
   1e24c:	ldr	r3, [r7, #4]
   1e250:	ldrb	r6, [r3, r2]
   1e254:	and	r0, r0, r1
   1e258:	strb	r6, [r9]
   1e25c:	orr	r4, r0, #1
   1e260:	str	r4, [r9, #4]
   1e264:	ldr	r0, [r7, #80]	; 0x50
   1e268:	cmp	r0, #2
   1e26c:	blt	1e53c <ftello64@plt+0xccb0>
   1e270:	ldr	r0, [r7, #8]
   1e274:	ldr	r1, [r7, #40]	; 0x28
   1e278:	add	r0, r0, r1, lsl #2
   1e27c:	ldr	r4, [r0, #4]
   1e280:	mov	r0, r4
   1e284:	bl	1173c <iswalnum@plt>
   1e288:	sub	r1, r4, #95	; 0x5f
   1e28c:	cmp	r0, #0
   1e290:	clz	r1, r1
   1e294:	movwne	r0, #1
   1e298:	lsr	r1, r1, #5
   1e29c:	orr	r0, r1, r0
   1e2a0:	ldr	r1, [r5]
   1e2a4:	bic	r1, r1, #4194304	; 0x400000
   1e2a8:	orr	r0, r1, r0, lsl #22
   1e2ac:	uxtb	r1, r6
   1e2b0:	b	1e560 <ftello64@plt+0xccd4>
   1e2b4:	mov	r0, #2
   1e2b8:	mov	r4, #0
   1e2bc:	strb	r0, [r9, #4]
   1e2c0:	b	1e968 <ftello64@plt+0xd0dc>
   1e2c4:	and	r0, r0, r1
   1e2c8:	orr	r4, r0, #1
   1e2cc:	str	r4, [r5]
   1e2d0:	ldr	r0, [r7, #80]	; 0x50
   1e2d4:	cmp	r0, #2
   1e2d8:	blt	1e324 <ftello64@plt+0xca98>
   1e2dc:	ldr	r0, [r7, #8]
   1e2e0:	ldr	r1, [r7, #40]	; 0x28
   1e2e4:	ldr	r4, [r0, r1, lsl #2]
   1e2e8:	mov	r0, r4
   1e2ec:	bl	1173c <iswalnum@plt>
   1e2f0:	sub	r1, r4, #95	; 0x5f
   1e2f4:	cmp	r0, #0
   1e2f8:	clz	r1, r1
   1e2fc:	movwne	r0, #1
   1e300:	lsr	r1, r1, #5
   1e304:	orr	r0, r1, r0
   1e308:	ldr	r1, [r5]
   1e30c:	bic	r1, r1, #4194304	; 0x400000
   1e310:	orr	r0, r1, r0, lsl #22
   1e314:	b	1e344 <ftello64@plt+0xcab8>
   1e318:	and	r0, r0, r1
   1e31c:	orr	r0, r0, #36	; 0x24
   1e320:	b	1e704 <ftello64@plt+0xce78>
   1e324:	bl	116f4 <__ctype_b_loc@plt>
   1e328:	ldr	r0, [r0]
   1e32c:	cmp	r6, #95	; 0x5f
   1e330:	add	r0, r0, r6, lsl #1
   1e334:	ldrh	r0, [r0]
   1e338:	ubfx	r0, r0, #3, #1
   1e33c:	movweq	r0, #1
   1e340:	orr	r0, r4, r0, lsl #22
   1e344:	sub	r1, r6, #10
   1e348:	mov	r4, #1
   1e34c:	str	r0, [r5]
   1e350:	cmp	r1, #115	; 0x73
   1e354:	bhi	1e968 <ftello64@plt+0xd0dc>
   1e358:	add	r2, pc, #0
   1e35c:	ldr	pc, [r2, r1, lsl #2]
   1e360:	andeq	lr, r1, r0, lsr r5
   1e364:	andeq	lr, r1, r8, ror #18
   1e368:	andeq	lr, r1, r8, ror #18
   1e36c:	andeq	lr, r1, r8, ror #18
   1e370:	andeq	lr, r1, r8, ror #18
   1e374:	andeq	lr, r1, r8, ror #18
   1e378:	andeq	lr, r1, r8, ror #18
   1e37c:	andeq	lr, r1, r8, ror #18
   1e380:	andeq	lr, r1, r8, ror #18
   1e384:	andeq	lr, r1, r8, ror #18
   1e388:	andeq	lr, r1, r8, ror #18
   1e38c:	andeq	lr, r1, r8, ror #18
   1e390:	andeq	lr, r1, r8, ror #18
   1e394:	andeq	lr, r1, r8, ror #18
   1e398:	andeq	lr, r1, r8, ror #18
   1e39c:	andeq	lr, r1, r8, ror #18
   1e3a0:	andeq	lr, r1, r8, ror #18
   1e3a4:	andeq	lr, r1, r8, ror #18
   1e3a8:	andeq	lr, r1, r8, ror #18
   1e3ac:	andeq	lr, r1, r8, ror #18
   1e3b0:	andeq	lr, r1, r8, ror #18
   1e3b4:	andeq	lr, r1, r8, ror #18
   1e3b8:	andeq	lr, r1, r8, ror #18
   1e3bc:	andeq	lr, r1, r8, ror #18
   1e3c0:	andeq	lr, r1, r8, ror #18
   1e3c4:	andeq	lr, r1, r8, ror #18
   1e3c8:	andeq	lr, r1, r0, lsl r7
   1e3cc:	andeq	lr, r1, r8, ror #18
   1e3d0:	andeq	lr, r1, r8, ror #18
   1e3d4:	andeq	lr, r1, r8, ror #18
   1e3d8:	andeq	lr, r1, r8, ror #14
   1e3dc:	andeq	lr, r1, r4, ror r7
   1e3e0:	andeq	lr, r1, r0, lsl #15
   1e3e4:	andeq	lr, r1, r8, lsl #15
   1e3e8:	andeq	lr, r1, r8, ror #18
   1e3ec:	andeq	lr, r1, r8, ror #18
   1e3f0:	muleq	r1, r8, r7
   1e3f4:	andeq	lr, r1, r8, ror #18
   1e3f8:	andeq	lr, r1, r8, ror #18
   1e3fc:	andeq	lr, r1, r8, ror #18
   1e400:	andeq	lr, r1, r8, ror #18
   1e404:	andeq	lr, r1, r8, ror #18
   1e408:	andeq	lr, r1, r8, ror #18
   1e40c:	andeq	lr, r1, r8, ror #18
   1e410:	andeq	lr, r1, r8, ror #18
   1e414:	andeq	lr, r1, r8, ror #18
   1e418:	andeq	lr, r1, r8, ror #18
   1e41c:	andeq	lr, r1, r8, ror #18
   1e420:	andeq	lr, r1, r8, ror #18
   1e424:	andeq	lr, r1, r8, ror #18
   1e428:	andeq	lr, r1, r8, ror #18
   1e42c:	andeq	lr, r1, r8, ror #18
   1e430:	andeq	lr, r1, r8, ror #18
   1e434:	andeq	lr, r1, r0, lsr #15
   1e438:	andeq	lr, r1, r8, ror #18
   1e43c:	andeq	lr, r1, r8, ror #18
   1e440:	andeq	lr, r1, r8, ror #18
   1e444:	andeq	lr, r1, r8, ror #18
   1e448:	andeq	lr, r1, r8, ror #18
   1e44c:	andeq	lr, r1, r8, ror #18
   1e450:	andeq	lr, r1, r8, ror #18
   1e454:	andeq	lr, r1, r8, ror #18
   1e458:	andeq	lr, r1, r8, ror #18
   1e45c:	andeq	lr, r1, r8, ror #18
   1e460:	andeq	lr, r1, r8, ror #18
   1e464:	andeq	lr, r1, r8, ror #18
   1e468:	andeq	lr, r1, r8, ror #18
   1e46c:	andeq	lr, r1, r8, ror #18
   1e470:	andeq	lr, r1, r8, ror #18
   1e474:	andeq	lr, r1, r8, ror #18
   1e478:	andeq	lr, r1, r8, ror #18
   1e47c:	andeq	lr, r1, r8, ror #18
   1e480:	andeq	lr, r1, r8, ror #18
   1e484:	andeq	lr, r1, r8, ror #18
   1e488:	andeq	lr, r1, r8, ror #18
   1e48c:	andeq	lr, r1, r8, ror #18
   1e490:	andeq	lr, r1, r8, ror #18
   1e494:	andeq	lr, r1, r8, ror #18
   1e498:	andeq	lr, r1, r8, ror #18
   1e49c:	andeq	lr, r1, r8, ror #18
   1e4a0:	andeq	lr, r1, r8, ror #18
   1e4a4:			; <UNDEFINED> instruction: 0x0001e7b0
   1e4a8:	andeq	lr, r1, r8, ror #18
   1e4ac:	andeq	lr, r1, r8, ror #18
   1e4b0:			; <UNDEFINED> instruction: 0x0001e7b8
   1e4b4:	andeq	lr, r1, r8, ror #18
   1e4b8:	andeq	lr, r1, r8, ror #18
   1e4bc:	andeq	lr, r1, r8, ror #18
   1e4c0:	andeq	lr, r1, r8, ror #18
   1e4c4:	andeq	lr, r1, r8, ror #18
   1e4c8:	andeq	lr, r1, r8, ror #18
   1e4cc:	andeq	lr, r1, r8, ror #18
   1e4d0:	andeq	lr, r1, r8, ror #18
   1e4d4:	andeq	lr, r1, r8, ror #18
   1e4d8:	andeq	lr, r1, r8, ror #18
   1e4dc:	andeq	lr, r1, r8, ror #18
   1e4e0:	andeq	lr, r1, r8, ror #18
   1e4e4:	andeq	lr, r1, r8, ror #18
   1e4e8:	andeq	lr, r1, r8, ror #18
   1e4ec:	andeq	lr, r1, r8, ror #18
   1e4f0:	andeq	lr, r1, r8, ror #18
   1e4f4:	andeq	lr, r1, r8, ror #18
   1e4f8:	andeq	lr, r1, r8, ror #18
   1e4fc:	andeq	lr, r1, r8, ror #18
   1e500:	andeq	lr, r1, r8, ror #18
   1e504:	andeq	lr, r1, r8, ror #18
   1e508:	andeq	lr, r1, r8, ror #18
   1e50c:	andeq	lr, r1, r8, ror #18
   1e510:	andeq	lr, r1, r8, ror #18
   1e514:	andeq	lr, r1, r8, ror #18
   1e518:	andeq	lr, r1, r8, ror #18
   1e51c:	andeq	lr, r1, r8, ror #18
   1e520:	andeq	lr, r1, r8, ror #18
   1e524:	andeq	lr, r1, r0, ror #15
   1e528:	strdeq	lr, [r1], -r0
   1e52c:	andeq	lr, r1, r4, lsl #16
   1e530:	tst	r8, #2048	; 0x800
   1e534:	bne	1e7fc <ftello64@plt+0xcf70>
   1e538:	b	1e968 <ftello64@plt+0xd0dc>
   1e53c:	bl	116f4 <__ctype_b_loc@plt>
   1e540:	ldr	r0, [r0]
   1e544:	uxtb	r1, r6
   1e548:	cmp	r1, #95	; 0x5f
   1e54c:	add	r0, r0, r1, lsl #1
   1e550:	ldrh	r0, [r0]
   1e554:	ubfx	r0, r0, #3, #1
   1e558:	movweq	r0, #1
   1e55c:	orr	r0, r4, r0, lsl #22
   1e560:	mvn	r2, #38	; 0x26
   1e564:	mov	r4, #2
   1e568:	str	r0, [r5]
   1e56c:	uxtab	r2, r2, r6
   1e570:	cmp	r2, #86	; 0x56
   1e574:	bhi	1e968 <ftello64@plt+0xd0dc>
   1e578:	add	r3, pc, #0
   1e57c:	ldr	pc, [r3, r2, lsl #2]
   1e580:	andeq	lr, r1, r0, asr #16
   1e584:	andeq	lr, r1, r0, asr r8
   1e588:	andeq	lr, r1, r0, ror #16
   1e58c:	andeq	lr, r1, r8, ror #18
   1e590:	andeq	lr, r1, r0, ror r8
   1e594:	andeq	lr, r1, r8, ror #18
   1e598:	andeq	lr, r1, r8, ror #18
   1e59c:	andeq	lr, r1, r8, ror #18
   1e5a0:	andeq	lr, r1, r8, ror #18
   1e5a4:	andeq	lr, r1, r8, ror #18
   1e5a8:	ldrdeq	lr, [r1], -ip
   1e5ac:	ldrdeq	lr, [r1], -ip
   1e5b0:	ldrdeq	lr, [r1], -ip
   1e5b4:	ldrdeq	lr, [r1], -ip
   1e5b8:	ldrdeq	lr, [r1], -ip
   1e5bc:	ldrdeq	lr, [r1], -ip
   1e5c0:	ldrdeq	lr, [r1], -ip
   1e5c4:	ldrdeq	lr, [r1], -ip
   1e5c8:	ldrdeq	lr, [r1], -ip
   1e5cc:	andeq	lr, r1, r8, ror #18
   1e5d0:	andeq	lr, r1, r8, ror #18
   1e5d4:	andeq	lr, r1, r8, lsl #17
   1e5d8:	andeq	lr, r1, r8, ror #18
   1e5dc:	muleq	r1, r8, r8
   1e5e0:	andeq	lr, r1, r8, lsr #17
   1e5e4:	andeq	lr, r1, r8, ror #18
   1e5e8:	andeq	lr, r1, r8, ror #18
   1e5ec:	andeq	lr, r1, r0, asr #17
   1e5f0:	andeq	lr, r1, r8, ror #18
   1e5f4:	andeq	lr, r1, r8, ror #18
   1e5f8:	andeq	lr, r1, r8, ror #18
   1e5fc:	andeq	lr, r1, r8, ror #18
   1e600:	andeq	lr, r1, r8, ror #18
   1e604:	andeq	lr, r1, r8, ror #18
   1e608:	andeq	lr, r1, r8, ror #18
   1e60c:	andeq	lr, r1, r8, ror #18
   1e610:	andeq	lr, r1, r8, ror #18
   1e614:	andeq	lr, r1, r8, ror #18
   1e618:	andeq	lr, r1, r8, ror #18
   1e61c:	andeq	lr, r1, r8, ror #18
   1e620:	andeq	lr, r1, r8, ror #18
   1e624:	andeq	lr, r1, r8, ror #18
   1e628:	andeq	lr, r1, r8, ror #18
   1e62c:	andeq	lr, r1, r8, ror #18
   1e630:	ldrdeq	lr, [r1], -r0
   1e634:	andeq	lr, r1, r8, ror #18
   1e638:	andeq	lr, r1, r8, ror #18
   1e63c:	andeq	lr, r1, r8, ror #18
   1e640:	andeq	lr, r1, r0, ror #17
   1e644:	andeq	lr, r1, r8, ror #18
   1e648:	andeq	lr, r1, r8, ror #18
   1e64c:	andeq	lr, r1, r8, ror #18
   1e650:	andeq	lr, r1, r8, ror #18
   1e654:	andeq	lr, r1, r8, ror #18
   1e658:	andeq	lr, r1, r8, ror #18
   1e65c:	andeq	lr, r1, r8, ror #18
   1e660:	andeq	lr, r1, r8, ror #18
   1e664:	strdeq	lr, [r1], -r0
   1e668:	andeq	lr, r1, r8, ror #18
   1e66c:	andeq	lr, r1, r0, lsl #18
   1e670:	andeq	lr, r1, r8, ror #18
   1e674:	andeq	lr, r1, r8, ror #18
   1e678:	andeq	lr, r1, r8, ror #18
   1e67c:	andeq	lr, r1, r8, ror #18
   1e680:	andeq	lr, r1, r8, ror #18
   1e684:	andeq	lr, r1, r8, ror #18
   1e688:	andeq	lr, r1, r8, ror #18
   1e68c:	andeq	lr, r1, r8, ror #18
   1e690:	andeq	lr, r1, r8, ror #18
   1e694:	andeq	lr, r1, r8, ror #18
   1e698:	andeq	lr, r1, r8, ror #18
   1e69c:	andeq	lr, r1, r8, ror #18
   1e6a0:	andeq	lr, r1, r8, ror #18
   1e6a4:	andeq	lr, r1, r8, ror #18
   1e6a8:	andeq	lr, r1, r8, ror #18
   1e6ac:	andeq	lr, r1, r8, ror #18
   1e6b0:	andeq	lr, r1, r0, lsl r9
   1e6b4:	andeq	lr, r1, r8, ror #18
   1e6b8:	andeq	lr, r1, r8, ror #18
   1e6bc:	andeq	lr, r1, r8, ror #18
   1e6c0:	andeq	lr, r1, r0, lsr #18
   1e6c4:	andeq	lr, r1, r8, ror #18
   1e6c8:	andeq	lr, r1, r8, ror #18
   1e6cc:	andeq	lr, r1, r8, ror #18
   1e6d0:	andeq	lr, r1, r0, lsr r9
   1e6d4:	andeq	lr, r1, r4, asr #18
   1e6d8:	andeq	lr, r1, r0, asr r9
   1e6dc:	tst	r8, #16384	; 0x4000
   1e6e0:	bne	1e968 <ftello64@plt+0xd0dc>
   1e6e4:	sub	r1, r1, #49	; 0x31
   1e6e8:	mov	r2, #4
   1e6ec:	b	1e7d0 <ftello64@plt+0xcf44>
   1e6f0:	movw	r1, #65280	; 0xff00
   1e6f4:	movt	r1, #65439	; 0xff9f
   1e6f8:	and	r0, r0, r1
   1e6fc:	orr	r0, r0, #1
   1e700:	orr	r0, r0, #2097152	; 0x200000
   1e704:	str	r0, [r5]
   1e708:	mov	r4, #1
   1e70c:	b	1e968 <ftello64@plt+0xd0dc>
   1e710:	tst	r8, #8
   1e714:	bne	1e760 <ftello64@plt+0xced4>
   1e718:	ldr	r1, [r7, #40]	; 0x28
   1e71c:	ldr	r2, [r7, #48]	; 0x30
   1e720:	add	r1, r1, #1
   1e724:	cmp	r1, r2
   1e728:	beq	1e760 <ftello64@plt+0xced4>
   1e72c:	str	r1, [r7, #40]	; 0x28
   1e730:	mov	r0, sp
   1e734:	mov	r1, r7
   1e738:	mov	r2, r8
   1e73c:	bl	1e1ac <ftello64@plt+0xc920>
   1e740:	ldr	r0, [r7, #40]	; 0x28
   1e744:	sub	r0, r0, #1
   1e748:	str	r0, [r7, #40]	; 0x28
   1e74c:	ldrb	r0, [sp, #4]
   1e750:	sub	r0, r0, #9
   1e754:	cmp	r0, #1
   1e758:	bhi	1e968 <ftello64@plt+0xd0dc>
   1e75c:	ldr	r0, [r5]
   1e760:	mov	r1, #32
   1e764:	b	1e7cc <ftello64@plt+0xcf40>
   1e768:	tst	r8, #8192	; 0x2000
   1e76c:	bne	1e858 <ftello64@plt+0xcfcc>
   1e770:	b	1e968 <ftello64@plt+0xd0dc>
   1e774:	tst	r8, #8192	; 0x2000
   1e778:	bne	1e868 <ftello64@plt+0xcfdc>
   1e77c:	b	1e968 <ftello64@plt+0xd0dc>
   1e780:	mov	r1, #11
   1e784:	b	1e960 <ftello64@plt+0xd0d4>
   1e788:	movw	r1, #1026	; 0x402
   1e78c:	tst	r8, r1
   1e790:	bne	1e968 <ftello64@plt+0xd0dc>
   1e794:	b	1e880 <ftello64@plt+0xcff4>
   1e798:	mov	r1, #5
   1e79c:	b	1e960 <ftello64@plt+0xd0d4>
   1e7a0:	movw	r1, #1026	; 0x402
   1e7a4:	tst	r8, r1
   1e7a8:	bne	1e968 <ftello64@plt+0xd0dc>
   1e7ac:	b	1e8b8 <ftello64@plt+0xd02c>
   1e7b0:	mov	r1, #20
   1e7b4:	b	1e960 <ftello64@plt+0xd0d4>
   1e7b8:	movw	r1, #8
   1e7bc:	movt	r1, #128	; 0x80
   1e7c0:	tst	r8, r1
   1e7c4:	beq	1e814 <ftello64@plt+0xcf88>
   1e7c8:	mov	r1, #16
   1e7cc:	mov	r2, #12
   1e7d0:	bfi	r0, r2, #0, #8
   1e7d4:	str	r1, [r9]
   1e7d8:	str	r0, [r9, #4]
   1e7dc:	b	1e968 <ftello64@plt+0xd0dc>
   1e7e0:	and	r1, r8, #4608	; 0x1200
   1e7e4:	cmp	r1, #4608	; 0x1200
   1e7e8:	beq	1e93c <ftello64@plt+0xd0b0>
   1e7ec:	b	1e968 <ftello64@plt+0xd0dc>
   1e7f0:	and	r1, r8, #33792	; 0x8400
   1e7f4:	cmp	r1, #32768	; 0x8000
   1e7f8:	bne	1e968 <ftello64@plt+0xd0dc>
   1e7fc:	mov	r1, #10
   1e800:	b	1e960 <ftello64@plt+0xd0d4>
   1e804:	and	r1, r8, #4608	; 0x1200
   1e808:	cmp	r1, #4608	; 0x1200
   1e80c:	beq	1e95c <ftello64@plt+0xd0d0>
   1e810:	b	1e968 <ftello64@plt+0xd0dc>
   1e814:	ldr	r1, [r7, #40]	; 0x28
   1e818:	cmp	r1, #0
   1e81c:	beq	1e7c8 <ftello64@plt+0xcf3c>
   1e820:	tst	r8, #2048	; 0x800
   1e824:	beq	1e968 <ftello64@plt+0xd0dc>
   1e828:	ldr	r2, [r7, #4]
   1e82c:	add	r1, r2, r1
   1e830:	ldrb	r1, [r1, #-1]
   1e834:	cmp	r1, #10
   1e838:	beq	1e7c8 <ftello64@plt+0xcf3c>
   1e83c:	b	1e968 <ftello64@plt+0xd0dc>
   1e840:	tst	r8, #524288	; 0x80000
   1e844:	bne	1e968 <ftello64@plt+0xd0dc>
   1e848:	mov	r1, #128	; 0x80
   1e84c:	b	1e7cc <ftello64@plt+0xcf40>
   1e850:	tst	r8, #8192	; 0x2000
   1e854:	bne	1e968 <ftello64@plt+0xd0dc>
   1e858:	mov	r1, #8
   1e85c:	b	1e960 <ftello64@plt+0xd0d4>
   1e860:	tst	r8, #8192	; 0x2000
   1e864:	bne	1e968 <ftello64@plt+0xd0dc>
   1e868:	mov	r1, #9
   1e86c:	b	1e960 <ftello64@plt+0xd0d4>
   1e870:	movw	r1, #1026	; 0x402
   1e874:	and	r1, r8, r1
   1e878:	cmp	r1, #2
   1e87c:	bne	1e968 <ftello64@plt+0xd0dc>
   1e880:	mov	r1, #18
   1e884:	b	1e960 <ftello64@plt+0xd0d4>
   1e888:	tst	r8, #524288	; 0x80000
   1e88c:	bne	1e968 <ftello64@plt+0xd0dc>
   1e890:	mov	r1, #6
   1e894:	b	1e7cc <ftello64@plt+0xcf40>
   1e898:	tst	r8, #524288	; 0x80000
   1e89c:	bne	1e968 <ftello64@plt+0xd0dc>
   1e8a0:	mov	r1, #9
   1e8a4:	b	1e7cc <ftello64@plt+0xcf40>
   1e8a8:	movw	r1, #1026	; 0x402
   1e8ac:	and	r1, r8, r1
   1e8b0:	cmp	r1, #2
   1e8b4:	bne	1e968 <ftello64@plt+0xd0dc>
   1e8b8:	mov	r1, #19
   1e8bc:	b	1e960 <ftello64@plt+0xd0d4>
   1e8c0:	tst	r8, #524288	; 0x80000
   1e8c4:	bne	1e968 <ftello64@plt+0xd0dc>
   1e8c8:	mov	r1, #512	; 0x200
   1e8cc:	b	1e7cc <ftello64@plt+0xcf40>
   1e8d0:	tst	r8, #524288	; 0x80000
   1e8d4:	bne	1e968 <ftello64@plt+0xd0dc>
   1e8d8:	mov	r1, #35	; 0x23
   1e8dc:	b	1e960 <ftello64@plt+0xd0d4>
   1e8e0:	tst	r8, #524288	; 0x80000
   1e8e4:	bne	1e968 <ftello64@plt+0xd0dc>
   1e8e8:	mov	r1, #33	; 0x21
   1e8ec:	b	1e960 <ftello64@plt+0xd0d4>
   1e8f0:	tst	r8, #524288	; 0x80000
   1e8f4:	bne	1e968 <ftello64@plt+0xd0dc>
   1e8f8:	mov	r1, #64	; 0x40
   1e8fc:	b	1e7cc <ftello64@plt+0xcf40>
   1e900:	tst	r8, #524288	; 0x80000
   1e904:	bne	1e968 <ftello64@plt+0xd0dc>
   1e908:	mov	r1, #256	; 0x100
   1e90c:	b	1e7cc <ftello64@plt+0xcf40>
   1e910:	tst	r8, #524288	; 0x80000
   1e914:	bne	1e968 <ftello64@plt+0xd0dc>
   1e918:	mov	r1, #34	; 0x22
   1e91c:	b	1e960 <ftello64@plt+0xd0d4>
   1e920:	tst	r8, #524288	; 0x80000
   1e924:	bne	1e968 <ftello64@plt+0xd0dc>
   1e928:	mov	r1, #32
   1e92c:	b	1e960 <ftello64@plt+0xd0d4>
   1e930:	and	r1, r8, #4608	; 0x1200
   1e934:	cmp	r1, #512	; 0x200
   1e938:	bne	1e968 <ftello64@plt+0xd0dc>
   1e93c:	mov	r1, #23
   1e940:	b	1e960 <ftello64@plt+0xd0d4>
   1e944:	tst	r8, #33792	; 0x8400
   1e948:	bne	1e968 <ftello64@plt+0xd0dc>
   1e94c:	b	1e7fc <ftello64@plt+0xcf70>
   1e950:	and	r1, r8, #4608	; 0x1200
   1e954:	cmp	r1, #512	; 0x200
   1e958:	bne	1e968 <ftello64@plt+0xd0dc>
   1e95c:	mov	r1, #24
   1e960:	bfi	r0, r1, #0, #8
   1e964:	str	r0, [r5]
   1e968:	mov	r0, r4
   1e96c:	sub	sp, fp, #24
   1e970:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1e974:	cmp	r3, #2
   1e978:	blt	1e9a8 <ftello64@plt+0xd11c>
   1e97c:	ldr	r3, [r7, #8]
   1e980:	ldr	r4, [r3, r2, lsl #2]
   1e984:	cmn	r4, #1
   1e988:	beq	1e24c <ftello64@plt+0xc9c0>
   1e98c:	ldr	r4, [r7, #28]
   1e990:	add	r6, r6, #2
   1e994:	cmp	r4, r6
   1e998:	beq	1e9a8 <ftello64@plt+0xd11c>
   1e99c:	ldr	r3, [r3, r6, lsl #2]
   1e9a0:	cmn	r3, #1
   1e9a4:	beq	1e24c <ftello64@plt+0xc9c0>
   1e9a8:	ldrb	r3, [r7, #76]	; 0x4c
   1e9ac:	mov	r6, r2
   1e9b0:	ldr	r4, [r7, #24]
   1e9b4:	ldr	ip, [r7]
   1e9b8:	cmp	r3, #0
   1e9bc:	ldrne	r6, [r7, #12]
   1e9c0:	ldrne	r6, [r6, r2, lsl #2]
   1e9c4:	cmp	r3, #0
   1e9c8:	add	r6, r4, r6
   1e9cc:	add	r6, ip, r6
   1e9d0:	ldrsb	r6, [r6]
   1e9d4:	beq	1e254 <ftello64@plt+0xc9c8>
   1e9d8:	cmn	r6, #1
   1e9dc:	ble	1e24c <ftello64@plt+0xc9c0>
   1e9e0:	b	1e254 <ftello64@plt+0xc9c8>
   1e9e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e9e8:	add	fp, sp, #28
   1e9ec:	sub	sp, sp, #20
   1e9f0:	ldr	r4, [fp, #12]
   1e9f4:	ldr	r7, [fp, #8]
   1e9f8:	ldr	sl, [r1]
   1e9fc:	mov	r6, r2
   1ea00:	str	r0, [sp, #12]
   1ea04:	str	r1, [sp, #8]
   1ea08:	str	r3, [sp, #16]
   1ea0c:	str	r4, [sp, #4]
   1ea10:	str	r7, [sp]
   1ea14:	bl	1ed30 <ftello64@plt+0xd4a4>
   1ea18:	mov	r3, r4
   1ea1c:	mov	r4, r0
   1ea20:	cmp	r0, #0
   1ea24:	bne	1ea44 <ftello64@plt+0xd1b8>
   1ea28:	ldr	r0, [r3]
   1ea2c:	cmp	r0, #0
   1ea30:	beq	1ea44 <ftello64@plt+0xd1b8>
   1ea34:	b	1ed1c <ftello64@plt+0xd490>
   1ea38:	cmp	r4, #0
   1ea3c:	mov	r7, r8
   1ea40:	moveq	r4, r5
   1ea44:	ldrb	r0, [r6, #4]
   1ea48:	orr	r1, r0, #8
   1ea4c:	cmp	r1, #10
   1ea50:	beq	1ed20 <ftello64@plt+0xd494>
   1ea54:	cmp	r7, #0
   1ea58:	beq	1ea64 <ftello64@plt+0xd1d8>
   1ea5c:	cmp	r0, #9
   1ea60:	beq	1ed20 <ftello64@plt+0xd494>
   1ea64:	str	r3, [sp, #4]
   1ea68:	mov	r9, r3
   1ea6c:	ldr	r0, [sp, #12]
   1ea70:	ldr	r1, [sp, #8]
   1ea74:	ldr	r3, [sp, #16]
   1ea78:	mov	r2, r6
   1ea7c:	mov	r8, r7
   1ea80:	str	r7, [sp]
   1ea84:	bl	1ed30 <ftello64@plt+0xd4a4>
   1ea88:	mov	r3, r9
   1ea8c:	mov	r5, r0
   1ea90:	cmp	r0, #0
   1ea94:	bne	1eaa4 <ftello64@plt+0xd218>
   1ea98:	ldr	r0, [r3]
   1ea9c:	cmp	r0, #0
   1eaa0:	bne	1eb34 <ftello64@plt+0xd2a8>
   1eaa4:	cmp	r4, #0
   1eaa8:	cmpne	r5, #0
   1eaac:	beq	1ea38 <ftello64@plt+0xd1ac>
   1eab0:	ldr	r1, [sl, #64]	; 0x40
   1eab4:	cmp	r1, #31
   1eab8:	beq	1eb08 <ftello64@plt+0xd27c>
   1eabc:	ldr	r0, [sl, #56]	; 0x38
   1eac0:	add	r2, r1, #1
   1eac4:	add	r0, r0, r1, lsl #5
   1eac8:	mov	r1, #0
   1eacc:	mov	r7, r8
   1ead0:	str	r2, [sl, #64]	; 0x40
   1ead4:	str	r1, [r0, #4]!
   1ead8:	stmib	r0, {r4, r5}
   1eadc:	str	r1, [r0, #12]
   1eae0:	str	r1, [r0, #16]
   1eae4:	str	r1, [r0, #20]
   1eae8:	mov	r1, #16
   1eaec:	str	r1, [r0, #24]
   1eaf0:	mvn	r1, #0
   1eaf4:	str	r1, [r0, #28]
   1eaf8:	str	r0, [r4]
   1eafc:	str	r0, [r5]
   1eb00:	mov	r4, r0
   1eb04:	b	1ea44 <ftello64@plt+0xd1b8>
   1eb08:	mov	r0, #996	; 0x3e4
   1eb0c:	bl	2c294 <ftello64@plt+0x1aa08>
   1eb10:	cmp	r0, #0
   1eb14:	beq	1ebd8 <ftello64@plt+0xd34c>
   1eb18:	ldr	r1, [sl, #56]	; 0x38
   1eb1c:	mov	r3, r9
   1eb20:	str	r1, [r0]
   1eb24:	mov	r1, #0
   1eb28:	str	r1, [sl, #64]	; 0x40
   1eb2c:	str	r0, [sl, #56]	; 0x38
   1eb30:	b	1eac0 <ftello64@plt+0xd234>
   1eb34:	cmp	r4, #0
   1eb38:	beq	1ed1c <ftello64@plt+0xd490>
   1eb3c:	movw	r5, #255	; 0xff
   1eb40:	movt	r5, #4
   1eb44:	mov	r6, r4
   1eb48:	ldr	r4, [r4, #4]
   1eb4c:	cmp	r4, #0
   1eb50:	bne	1eb44 <ftello64@plt+0xd2b8>
   1eb54:	ldr	r4, [r6, #8]
   1eb58:	cmp	r4, #0
   1eb5c:	bne	1eb44 <ftello64@plt+0xd2b8>
   1eb60:	ldr	r0, [r6, #24]
   1eb64:	and	r0, r0, r5
   1eb68:	cmp	r0, #3
   1eb6c:	beq	1eba4 <ftello64@plt+0xd318>
   1eb70:	cmp	r0, #6
   1eb74:	bne	1ebac <ftello64@plt+0xd320>
   1eb78:	ldr	r4, [r6, #20]
   1eb7c:	ldr	r0, [r4]
   1eb80:	bl	15c2c <ftello64@plt+0x43a0>
   1eb84:	ldr	r0, [r4, #4]
   1eb88:	bl	15c2c <ftello64@plt+0x43a0>
   1eb8c:	ldr	r0, [r4, #8]
   1eb90:	bl	15c2c <ftello64@plt+0x43a0>
   1eb94:	ldr	r0, [r4, #12]
   1eb98:	bl	15c2c <ftello64@plt+0x43a0>
   1eb9c:	mov	r0, r4
   1eba0:	b	1eba8 <ftello64@plt+0xd31c>
   1eba4:	ldr	r0, [r6, #20]
   1eba8:	bl	15c2c <ftello64@plt+0x43a0>
   1ebac:	ldr	r0, [r6]
   1ebb0:	cmp	r0, #0
   1ebb4:	beq	1ed1c <ftello64@plt+0xd490>
   1ebb8:	ldr	r4, [r0, #8]
   1ebbc:	cmp	r4, r6
   1ebc0:	mov	r6, r0
   1ebc4:	beq	1eb60 <ftello64@plt+0xd2d4>
   1ebc8:	cmp	r4, #0
   1ebcc:	mov	r6, r0
   1ebd0:	beq	1eb60 <ftello64@plt+0xd2d4>
   1ebd4:	b	1eb44 <ftello64@plt+0xd2b8>
   1ebd8:	movw	r6, #255	; 0xff
   1ebdc:	mov	r1, r9
   1ebe0:	movt	r6, #4
   1ebe4:	mov	r7, r5
   1ebe8:	ldr	r5, [r5, #4]
   1ebec:	cmp	r5, #0
   1ebf0:	bne	1ebe4 <ftello64@plt+0xd358>
   1ebf4:	ldr	r5, [r7, #8]
   1ebf8:	cmp	r5, #0
   1ebfc:	bne	1ebe4 <ftello64@plt+0xd358>
   1ec00:	ldr	r0, [r7, #24]
   1ec04:	and	r0, r0, r6
   1ec08:	cmp	r0, #3
   1ec0c:	beq	1ec44 <ftello64@plt+0xd3b8>
   1ec10:	cmp	r0, #6
   1ec14:	bne	1ec50 <ftello64@plt+0xd3c4>
   1ec18:	ldr	r5, [r7, #20]
   1ec1c:	ldr	r0, [r5]
   1ec20:	bl	15c2c <ftello64@plt+0x43a0>
   1ec24:	ldr	r0, [r5, #4]
   1ec28:	bl	15c2c <ftello64@plt+0x43a0>
   1ec2c:	ldr	r0, [r5, #8]
   1ec30:	bl	15c2c <ftello64@plt+0x43a0>
   1ec34:	ldr	r0, [r5, #12]
   1ec38:	bl	15c2c <ftello64@plt+0x43a0>
   1ec3c:	mov	r0, r5
   1ec40:	b	1ec48 <ftello64@plt+0xd3bc>
   1ec44:	ldr	r0, [r7, #20]
   1ec48:	bl	15c2c <ftello64@plt+0x43a0>
   1ec4c:	mov	r1, r9
   1ec50:	ldr	r0, [r7]
   1ec54:	cmp	r0, #0
   1ec58:	beq	1ec7c <ftello64@plt+0xd3f0>
   1ec5c:	ldr	r5, [r0, #8]
   1ec60:	cmp	r5, r7
   1ec64:	mov	r7, r0
   1ec68:	beq	1ec00 <ftello64@plt+0xd374>
   1ec6c:	cmp	r5, #0
   1ec70:	mov	r7, r0
   1ec74:	beq	1ec00 <ftello64@plt+0xd374>
   1ec78:	b	1ebe4 <ftello64@plt+0xd358>
   1ec7c:	mov	r5, r4
   1ec80:	ldr	r4, [r4, #4]
   1ec84:	cmp	r4, #0
   1ec88:	bne	1ec7c <ftello64@plt+0xd3f0>
   1ec8c:	ldr	r4, [r5, #8]
   1ec90:	cmp	r4, #0
   1ec94:	bne	1ec7c <ftello64@plt+0xd3f0>
   1ec98:	ldr	r0, [r5, #24]
   1ec9c:	and	r0, r0, r6
   1eca0:	cmp	r0, #3
   1eca4:	beq	1ecdc <ftello64@plt+0xd450>
   1eca8:	cmp	r0, #6
   1ecac:	bne	1ece8 <ftello64@plt+0xd45c>
   1ecb0:	ldr	r4, [r5, #20]
   1ecb4:	ldr	r0, [r4]
   1ecb8:	bl	15c2c <ftello64@plt+0x43a0>
   1ecbc:	ldr	r0, [r4, #4]
   1ecc0:	bl	15c2c <ftello64@plt+0x43a0>
   1ecc4:	ldr	r0, [r4, #8]
   1ecc8:	bl	15c2c <ftello64@plt+0x43a0>
   1eccc:	ldr	r0, [r4, #12]
   1ecd0:	bl	15c2c <ftello64@plt+0x43a0>
   1ecd4:	mov	r0, r4
   1ecd8:	b	1ece0 <ftello64@plt+0xd454>
   1ecdc:	ldr	r0, [r5, #20]
   1ece0:	bl	15c2c <ftello64@plt+0x43a0>
   1ece4:	mov	r1, r9
   1ece8:	ldr	r0, [r5]
   1ecec:	cmp	r0, #0
   1ecf0:	beq	1ed14 <ftello64@plt+0xd488>
   1ecf4:	ldr	r4, [r0, #8]
   1ecf8:	cmp	r4, r5
   1ecfc:	mov	r5, r0
   1ed00:	beq	1ec98 <ftello64@plt+0xd40c>
   1ed04:	cmp	r4, #0
   1ed08:	mov	r5, r0
   1ed0c:	beq	1ec98 <ftello64@plt+0xd40c>
   1ed10:	b	1ec7c <ftello64@plt+0xd3f0>
   1ed14:	mov	r0, #12
   1ed18:	str	r0, [r1]
   1ed1c:	mov	r4, #0
   1ed20:	mov	r0, r4
   1ed24:	sub	sp, fp, #28
   1ed28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ed2c:	nop	{0}
   1ed30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ed34:	add	fp, sp, #28
   1ed38:	sub	sp, sp, #148	; 0x94
   1ed3c:	str	r0, [sp, #24]
   1ed40:	ldr	r0, [r2, #4]
   1ed44:	mov	r7, r1
   1ed48:	mov	lr, r2
   1ed4c:	mvn	r1, #0
   1ed50:	mov	r6, r3
   1ed54:	mov	sl, #0
   1ed58:	ldr	r2, [fp, #12]
   1ed5c:	ldr	r8, [r7]
   1ed60:	uxtab	r1, r1, r0
   1ed64:	cmp	r1, #35	; 0x23
   1ed68:	str	r2, [sp, #16]
   1ed6c:	str	lr, [sp, #44]	; 0x2c
   1ed70:	bhi	1ee9c <ftello64@plt+0xd610>
   1ed74:	add	r2, pc, #0
   1ed78:	ldr	pc, [r2, r1, lsl #2]
   1ed7c:	andeq	pc, r1, r8, asr r1	; <UNPREDICTABLE>
   1ed80:	andeq	r0, r2, r8, lsr #22
   1ed84:	muleq	r1, ip, lr
   1ed88:	andeq	lr, r1, r0, lsr #30
   1ed8c:	andeq	lr, r1, r0, lsr #31
   1ed90:	muleq	r1, ip, lr
   1ed94:	muleq	r1, ip, lr
   1ed98:	andeq	pc, r1, r8
   1ed9c:	andeq	lr, r1, ip, lsr #29
   1eda0:	andeq	r0, r2, r8, lsr #22
   1eda4:	muleq	r1, ip, lr
   1eda8:	muleq	r1, r0, r0
   1edac:	muleq	r1, ip, lr
   1edb0:	muleq	r1, ip, lr
   1edb4:	muleq	r1, ip, lr
   1edb8:	muleq	r1, ip, lr
   1edbc:	muleq	r1, ip, lr
   1edc0:	muleq	r1, ip, lr
   1edc4:	muleq	r1, ip, lr
   1edc8:	andeq	pc, r1, r8, lsr #6
   1edcc:	muleq	r1, ip, lr
   1edd0:	muleq	r1, ip, lr
   1edd4:	muleq	r1, r4, lr
   1edd8:			; <UNDEFINED> instruction: 0x0001eebc
   1eddc:	muleq	r1, ip, lr
   1ede0:	muleq	r1, ip, lr
   1ede4:	muleq	r1, ip, lr
   1ede8:	muleq	r1, ip, lr
   1edec:	muleq	r1, ip, lr
   1edf0:	muleq	r1, ip, lr
   1edf4:	muleq	r1, ip, lr
   1edf8:	andeq	lr, r1, ip, lsl #28
   1edfc:	andeq	lr, r1, ip, lsl #28
   1ee00:	andeq	lr, r1, r0, lsr lr
   1ee04:	andeq	lr, r1, r0, lsr lr
   1ee08:	andeq	pc, r1, r0, lsr #6
   1ee0c:	ldr	r1, [sp, #24]
   1ee10:	mvn	r2, #32
   1ee14:	movw	r3, #59821	; 0xe9ad
   1ee18:	uxtab	r0, r2, r0
   1ee1c:	movw	r2, #61676	; 0xf0ec
   1ee20:	movt	r3, #2
   1ee24:	clz	r0, r0
   1ee28:	movt	r2, #2
   1ee2c:	b	1ee50 <ftello64@plt+0xd5c4>
   1ee30:	ldr	r1, [sp, #24]
   1ee34:	mvn	r2, #34	; 0x22
   1ee38:	movw	r3, #58288	; 0xe3b0
   1ee3c:	uxtab	r0, r2, r0
   1ee40:	movw	r2, #61682	; 0xf0f2
   1ee44:	movt	r3, #2
   1ee48:	clz	r0, r0
   1ee4c:	movt	r2, #2
   1ee50:	lsr	r0, r0, #5
   1ee54:	ldr	r1, [r1, #64]	; 0x40
   1ee58:	str	r0, [sp]
   1ee5c:	ldr	r4, [sp, #16]
   1ee60:	str	r4, [sp, #4]
   1ee64:	mov	r0, r8
   1ee68:	bl	2116c <ftello64@plt+0xf8e0>
   1ee6c:	mov	r7, r0
   1ee70:	cmp	r0, #0
   1ee74:	bne	1ee8c <ftello64@plt+0xd600>
   1ee78:	ldr	r0, [r4]
   1ee7c:	cmp	r0, #0
   1ee80:	ldr	lr, [sp, #44]	; 0x2c
   1ee84:	beq	1fdc4 <ftello64@plt+0xe538>
   1ee88:	b	20b28 <ftello64@plt+0xf29c>
   1ee8c:	ldr	lr, [sp, #44]	; 0x2c
   1ee90:	b	1fdc4 <ftello64@plt+0xe538>
   1ee94:	tst	r6, #16777216	; 0x1000000
   1ee98:	bne	1ef18 <ftello64@plt+0xd68c>
   1ee9c:	tst	r6, #32
   1eea0:	bne	1ef18 <ftello64@plt+0xd68c>
   1eea4:	tst	r6, #16
   1eea8:	bne	1f3a4 <ftello64@plt+0xdb18>
   1eeac:	tst	r6, #131072	; 0x20000
   1eeb0:	uxtbeq	r1, r0
   1eeb4:	cmpeq	r1, #9
   1eeb8:	beq	1f3ec <ftello64@plt+0xdb60>
   1eebc:	mov	r1, #1
   1eec0:	bfi	r0, r1, #0, #8
   1eec4:	str	r0, [lr, #4]
   1eec8:	ldr	r1, [r8, #64]	; 0x40
   1eecc:	cmp	r1, #31
   1eed0:	beq	20c80 <ftello64@plt+0xf3f4>
   1eed4:	ldr	r0, [r8, #56]	; 0x38
   1eed8:	add	r2, r1, #1
   1eedc:	add	r7, r0, r1, lsl #5
   1eee0:	mov	r0, #0
   1eee4:	str	r2, [r8, #64]	; 0x40
   1eee8:	str	r0, [r7, #4]!
   1eeec:	str	r0, [r7, #4]
   1eef0:	str	r0, [r7, #8]
   1eef4:	ldm	lr, {r1, r2}
   1eef8:	str	r0, [r7, #12]
   1eefc:	str	r0, [r7, #16]
   1ef00:	mvn	r0, #0
   1ef04:	str	r0, [r7, #28]
   1ef08:	bic	r0, r2, #786432	; 0xc0000
   1ef0c:	str	r1, [r7, #20]
   1ef10:	str	r0, [r7, #24]
   1ef14:	b	1fdc4 <ftello64@plt+0xe538>
   1ef18:	mov	r0, #13
   1ef1c:	b	1fcc8 <ftello64@plt+0xe43c>
   1ef20:	ldr	r0, [lr]
   1ef24:	ldr	r2, [r8, #84]	; 0x54
   1ef28:	mov	r1, #1
   1ef2c:	tst	r2, r1, lsl r0
   1ef30:	beq	20cc4 <ftello64@plt+0xf438>
   1ef34:	lsl	r0, r1, r0
   1ef38:	ldr	r1, [r8, #64]	; 0x40
   1ef3c:	ldr	r2, [r8, #80]	; 0x50
   1ef40:	orr	r0, r2, r0
   1ef44:	cmp	r1, #31
   1ef48:	str	r0, [r8, #80]	; 0x50
   1ef4c:	beq	20d3c <ftello64@plt+0xf4b0>
   1ef50:	ldr	r0, [r8, #56]	; 0x38
   1ef54:	add	r2, r1, #1
   1ef58:	add	r7, r0, r1, lsl #5
   1ef5c:	mov	r0, #0
   1ef60:	str	r2, [r8, #64]	; 0x40
   1ef64:	str	r0, [r7, #4]!
   1ef68:	str	r0, [r7, #4]
   1ef6c:	str	r0, [r7, #8]
   1ef70:	ldm	lr, {r1, r2}
   1ef74:	str	r0, [r7, #12]
   1ef78:	str	r0, [r7, #16]
   1ef7c:	mvn	r0, #0
   1ef80:	str	r0, [r7, #28]
   1ef84:	bic	r0, r2, #786432	; 0xc0000
   1ef88:	str	r1, [r7, #20]
   1ef8c:	str	r0, [r7, #24]
   1ef90:	ldr	r0, [r8, #76]	; 0x4c
   1ef94:	add	r0, r0, #1
   1ef98:	str	r0, [r8, #76]	; 0x4c
   1ef9c:	b	1eff8 <ftello64@plt+0xd76c>
   1efa0:	ldr	r1, [r8, #64]	; 0x40
   1efa4:	cmp	r1, #31
   1efa8:	beq	20ccc <ftello64@plt+0xf440>
   1efac:	ldr	r0, [r8, #56]	; 0x38
   1efb0:	add	r2, r1, #1
   1efb4:	add	r7, r0, r1, lsl #5
   1efb8:	mov	r0, #0
   1efbc:	str	r2, [r8, #64]	; 0x40
   1efc0:	str	r0, [r7, #4]!
   1efc4:	str	r0, [r7, #4]
   1efc8:	str	r0, [r7, #8]
   1efcc:	ldm	lr, {r1, r2}
   1efd0:	str	r0, [r7, #12]
   1efd4:	str	r0, [r7, #16]
   1efd8:	mvn	r0, #0
   1efdc:	str	r0, [r7, #28]
   1efe0:	bic	r0, r2, #786432	; 0xc0000
   1efe4:	str	r1, [r7, #20]
   1efe8:	str	r0, [r7, #24]
   1efec:	ldr	r0, [r8, #92]	; 0x5c
   1eff0:	cmp	r0, #2
   1eff4:	blt	1fdc4 <ftello64@plt+0xe538>
   1eff8:	ldrb	r0, [r8, #88]	; 0x58
   1effc:	orr	r0, r0, #2
   1f000:	strb	r0, [r8, #88]	; 0x58
   1f004:	b	1fdc4 <ftello64@plt+0xe538>
   1f008:	ldr	r4, [r7, #24]
   1f00c:	mov	sl, r6
   1f010:	orr	r2, r6, #8388608	; 0x800000
   1f014:	ldr	r6, [sp, #24]
   1f018:	ldr	r5, [fp, #8]
   1f01c:	add	r0, r4, #1
   1f020:	mov	r1, r6
   1f024:	str	r0, [r7, #24]
   1f028:	mov	r0, lr
   1f02c:	bl	1e1ac <ftello64@plt+0xc920>
   1f030:	ldr	r1, [r6, #40]	; 0x28
   1f034:	ldr	lr, [sp, #44]	; 0x2c
   1f038:	mov	r9, #0
   1f03c:	add	r0, r1, r0
   1f040:	str	r0, [r6, #40]	; 0x28
   1f044:	ldrb	r0, [lr, #4]
   1f048:	cmp	r0, #9
   1f04c:	beq	1fd58 <ftello64@plt+0xe4cc>
   1f050:	add	r0, r5, #1
   1f054:	mov	r1, r7
   1f058:	mov	r2, lr
   1f05c:	mov	r3, sl
   1f060:	mov	r6, lr
   1f064:	str	r0, [sp]
   1f068:	ldr	r5, [sp, #16]
   1f06c:	str	r5, [sp, #4]
   1f070:	ldr	r0, [sp, #24]
   1f074:	bl	1df3c <ftello64@plt+0xc6b0>
   1f078:	mov	r9, r0
   1f07c:	ldr	r0, [r5]
   1f080:	cmp	r0, #0
   1f084:	beq	1fd48 <ftello64@plt+0xe4bc>
   1f088:	mov	sl, #0
   1f08c:	b	20b28 <ftello64@plt+0xf29c>
   1f090:	ldr	r0, [lr]
   1f094:	ldr	r7, [sp, #24]
   1f098:	movw	r1, #783	; 0x30f
   1f09c:	tst	r0, r1
   1f0a0:	beq	1f0e8 <ftello64@plt+0xd85c>
   1f0a4:	ldrb	r0, [r8, #88]	; 0x58
   1f0a8:	tst	r0, #16
   1f0ac:	bne	1f0e4 <ftello64@plt+0xd858>
   1f0b0:	orr	r1, r0, #16
   1f0b4:	tst	r0, #8
   1f0b8:	strb	r1, [r8, #88]	; 0x58
   1f0bc:	bne	20f98 <ftello64@plt+0xf70c>
   1f0c0:	add	r1, pc, #824	; 0x338
   1f0c4:	tst	r0, #4
   1f0c8:	vld1.64	{d16-d17}, [r1 :128]
   1f0cc:	add	r1, r8, #96	; 0x60
   1f0d0:	vst1.32	{d16-d17}, [r1]
   1f0d4:	beq	20fa4 <ftello64@plt+0xf718>
   1f0d8:	vmov.i32	q8, #0	; 0x00000000
   1f0dc:	add	r0, r8, #112	; 0x70
   1f0e0:	vst1.32	{d16-d17}, [r0]
   1f0e4:	ldr	r0, [lr]
   1f0e8:	cmp	r0, #512	; 0x200
   1f0ec:	beq	1fbbc <ftello64@plt+0xe330>
   1f0f0:	cmp	r0, #256	; 0x100
   1f0f4:	bne	1fcd4 <ftello64@plt+0xe448>
   1f0f8:	mov	r0, #6
   1f0fc:	mov	r4, r8
   1f100:	str	r0, [lr]
   1f104:	ldr	r1, [r4, #64]!	; 0x40
   1f108:	cmp	r1, #31
   1f10c:	beq	20eec <ftello64@plt+0xf660>
   1f110:	ldr	r0, [r8, #56]	; 0x38
   1f114:	add	r2, r1, #1
   1f118:	add	r5, r0, r1, lsl #5
   1f11c:	mov	r0, #0
   1f120:	str	r2, [r4]
   1f124:	str	r0, [r5, #4]!
   1f128:	str	r0, [r5, #4]
   1f12c:	str	r0, [r5, #8]
   1f130:	ldm	lr, {r1, r2}
   1f134:	str	r0, [r5, #12]
   1f138:	str	r0, [r5, #16]
   1f13c:	mvn	r0, #0
   1f140:	str	r0, [r5, #28]
   1f144:	bic	r0, r2, #786432	; 0xc0000
   1f148:	str	r1, [r5, #20]
   1f14c:	str	r0, [r5, #24]
   1f150:	mov	r0, #9
   1f154:	b	1fc18 <ftello64@plt+0xe38c>
   1f158:	ldr	r1, [r8, #64]	; 0x40
   1f15c:	cmp	r1, #31
   1f160:	beq	20cf8 <ftello64@plt+0xf46c>
   1f164:	ldr	r0, [r8, #56]	; 0x38
   1f168:	ldr	r3, [sp, #24]
   1f16c:	add	r2, r1, #1
   1f170:	add	r4, r0, r1, lsl #5
   1f174:	mov	r0, #0
   1f178:	str	r2, [r8, #64]	; 0x40
   1f17c:	str	r0, [r4, #4]!
   1f180:	str	r0, [r4, #4]
   1f184:	str	r0, [r4, #8]
   1f188:	ldm	lr, {r1, r2}
   1f18c:	str	r0, [r4, #12]
   1f190:	str	r0, [r4, #16]
   1f194:	mvn	r0, #0
   1f198:	str	r0, [r4, #28]
   1f19c:	bic	r0, r2, #786432	; 0xc0000
   1f1a0:	str	r1, [r4, #20]
   1f1a4:	str	r0, [r4, #24]
   1f1a8:	ldr	r0, [r8, #92]	; 0x5c
   1f1ac:	cmp	r0, #2
   1f1b0:	blt	1f3e4 <ftello64@plt+0xdb58>
   1f1b4:	ldr	r0, [r3, #40]	; 0x28
   1f1b8:	ldr	r1, [r3, #56]	; 0x38
   1f1bc:	cmp	r1, r0
   1f1c0:	ble	1f3e4 <ftello64@plt+0xdb58>
   1f1c4:	mov	r5, #0
   1f1c8:	mvn	sl, #0
   1f1cc:	mov	r9, r6
   1f1d0:	ldr	r6, [sp, #24]
   1f1d4:	ldr	r1, [r6, #28]
   1f1d8:	cmp	r0, r1
   1f1dc:	beq	20b34 <ftello64@plt+0xf2a8>
   1f1e0:	ldr	r1, [r6, #8]
   1f1e4:	ldr	r0, [r1, r0, lsl #2]
   1f1e8:	cmn	r0, #1
   1f1ec:	bne	20b34 <ftello64@plt+0xf2a8>
   1f1f0:	mov	r0, lr
   1f1f4:	mov	r1, r6
   1f1f8:	mov	r2, r9
   1f1fc:	bl	1e1ac <ftello64@plt+0xc920>
   1f200:	ldr	r1, [r6, #40]	; 0x28
   1f204:	add	r0, r1, r0
   1f208:	str	r0, [r6, #40]	; 0x28
   1f20c:	ldr	r1, [r8, #64]	; 0x40
   1f210:	cmp	r1, #31
   1f214:	beq	1f2c0 <ftello64@plt+0xda34>
   1f218:	ldr	r0, [r8, #56]	; 0x38
   1f21c:	ldr	lr, [sp, #44]	; 0x2c
   1f220:	add	r2, r1, #1
   1f224:	add	r6, r0, r1, lsl #5
   1f228:	str	r2, [r8, #64]	; 0x40
   1f22c:	str	r5, [r6, #4]!
   1f230:	str	r5, [r6, #4]
   1f234:	str	r5, [r6, #8]
   1f238:	ldm	lr, {r0, r1}
   1f23c:	str	r5, [r6, #12]
   1f240:	str	r5, [r6, #16]
   1f244:	str	sl, [r6, #28]
   1f248:	str	r0, [r6, #20]
   1f24c:	bic	r0, r1, #786432	; 0xc0000
   1f250:	str	r0, [r6, #24]
   1f254:	ldr	r1, [r8, #64]	; 0x40
   1f258:	cmp	r1, #31
   1f25c:	beq	1f2e8 <ftello64@plt+0xda5c>
   1f260:	ldr	r0, [r8, #56]	; 0x38
   1f264:	add	r2, r1, #1
   1f268:	add	r7, r0, r1, lsl #5
   1f26c:	mov	r0, #16
   1f270:	cmp	r6, #0
   1f274:	str	r2, [r8, #64]	; 0x40
   1f278:	str	r5, [r7, #4]!
   1f27c:	stmib	r7, {r4, r6}
   1f280:	str	r5, [r7, #12]
   1f284:	str	r5, [r7, #16]
   1f288:	str	r5, [r7, #20]
   1f28c:	str	r0, [r7, #24]
   1f290:	str	sl, [r7, #28]
   1f294:	str	r7, [r4]
   1f298:	beq	20f84 <ftello64@plt+0xf6f8>
   1f29c:	ldr	r1, [sp, #24]
   1f2a0:	str	r7, [r6]
   1f2a4:	mov	r4, r7
   1f2a8:	mov	r6, r9
   1f2ac:	ldr	r0, [r1, #40]	; 0x28
   1f2b0:	ldr	r1, [r1, #56]	; 0x38
   1f2b4:	cmp	r1, r0
   1f2b8:	bgt	1f1cc <ftello64@plt+0xd940>
   1f2bc:	b	1fdc4 <ftello64@plt+0xe538>
   1f2c0:	mov	r0, #996	; 0x3e4
   1f2c4:	bl	2c294 <ftello64@plt+0x1aa08>
   1f2c8:	cmp	r0, #0
   1f2cc:	beq	1f314 <ftello64@plt+0xda88>
   1f2d0:	ldr	r1, [r8, #56]	; 0x38
   1f2d4:	str	r1, [r0]
   1f2d8:	mov	r1, #0
   1f2dc:	str	r1, [r8, #64]	; 0x40
   1f2e0:	str	r0, [r8, #56]	; 0x38
   1f2e4:	b	1f21c <ftello64@plt+0xd990>
   1f2e8:	mov	r0, #996	; 0x3e4
   1f2ec:	bl	2c294 <ftello64@plt+0x1aa08>
   1f2f0:	ldr	lr, [sp, #44]	; 0x2c
   1f2f4:	cmp	r0, #0
   1f2f8:	beq	20f84 <ftello64@plt+0xf6f8>
   1f2fc:	ldr	r1, [r8, #56]	; 0x38
   1f300:	str	r1, [r0]
   1f304:	mov	r1, #0
   1f308:	str	r1, [r8, #64]	; 0x40
   1f30c:	str	r0, [r8, #56]	; 0x38
   1f310:	b	1f264 <ftello64@plt+0xd9d8>
   1f314:	ldr	lr, [sp, #44]	; 0x2c
   1f318:	mov	r6, #0
   1f31c:	b	1f254 <ftello64@plt+0xd9c8>
   1f320:	mov	r0, #5
   1f324:	b	1fcc8 <ftello64@plt+0xe43c>
   1f328:	mov	sl, #0
   1f32c:	mov	r0, #32
   1f330:	mov	r1, #1
   1f334:	str	sl, [fp, #-32]	; 0xffffffe0
   1f338:	bl	2c240 <ftello64@plt+0x1a9b4>
   1f33c:	mov	r4, r0
   1f340:	mov	r0, #40	; 0x28
   1f344:	mov	r1, #1
   1f348:	bl	2c240 <ftello64@plt+0x1a9b4>
   1f34c:	mov	r5, r0
   1f350:	cmp	r4, #0
   1f354:	cmpne	r5, #0
   1f358:	beq	20d28 <ftello64@plt+0xf49c>
   1f35c:	str	r5, [sp, #48]	; 0x30
   1f360:	mov	r2, r6
   1f364:	ldr	r5, [sp, #44]	; 0x2c
   1f368:	ldr	r7, [sp, #24]
   1f36c:	mov	r0, r5
   1f370:	mov	r1, r7
   1f374:	bl	21528 <ftello64@plt+0xfc9c>
   1f378:	mov	r3, r0
   1f37c:	ldr	r0, [r5, #4]
   1f380:	mov	r2, r5
   1f384:	uxtb	r1, r0
   1f388:	cmp	r1, #25
   1f38c:	beq	1f410 <ftello64@plt+0xdb84>
   1f390:	ldr	sl, [sp, #48]	; 0x30
   1f394:	cmp	r1, #2
   1f398:	beq	20cbc <ftello64@plt+0xf430>
   1f39c:	mov	r1, #0
   1f3a0:	b	1f468 <ftello64@plt+0xdbdc>
   1f3a4:	ldr	r4, [sp, #24]
   1f3a8:	mov	r0, lr
   1f3ac:	mov	r2, r6
   1f3b0:	mov	r5, lr
   1f3b4:	mov	r1, r4
   1f3b8:	bl	1e1ac <ftello64@plt+0xc920>
   1f3bc:	ldr	r1, [r4, #40]	; 0x28
   1f3c0:	mov	r2, r5
   1f3c4:	mov	r3, r6
   1f3c8:	add	r0, r1, r0
   1f3cc:	mov	r1, r7
   1f3d0:	str	r0, [r4, #40]	; 0x28
   1f3d4:	mov	r0, r4
   1f3d8:	sub	sp, fp, #28
   1f3dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f3e0:	b	1ed30 <ftello64@plt+0xd4a4>
   1f3e4:	mov	r7, r4
   1f3e8:	b	1fdc4 <ftello64@plt+0xe538>
   1f3ec:	mov	r0, #16
   1f3f0:	b	1fcc8 <ftello64@plt+0xe43c>
   1f3f4:	nop	{0}
   1f3f8:	nop	{0}
   1f3fc:	nop	{0}
   1f400:	andeq	r0, r0, r0
   1f404:	mvnseq	r0, #0
   1f408:			; <UNDEFINED> instruction: 0x87fffffe
   1f40c:			; <UNDEFINED> instruction: 0x07fffffe
   1f410:	ldr	sl, [sp, #48]	; 0x30
   1f414:	tst	r6, #256	; 0x100
   1f418:	mov	r1, r7
   1f41c:	ldrb	r0, [sl, #16]
   1f420:	orr	r0, r0, #1
   1f424:	strb	r0, [sl, #16]
   1f428:	ldrne	r0, [r4]
   1f42c:	orrne	r0, r0, #1024	; 0x400
   1f430:	strne	r0, [r4]
   1f434:	ldr	r0, [r7, #40]	; 0x28
   1f438:	add	r0, r0, r3
   1f43c:	str	r0, [r7, #40]	; 0x28
   1f440:	mov	r0, r2
   1f444:	mov	r2, r6
   1f448:	bl	21528 <ftello64@plt+0xfc9c>
   1f44c:	ldr	r2, [sp, #44]	; 0x2c
   1f450:	mov	r3, r0
   1f454:	ldr	r0, [r2, #4]
   1f458:	uxtb	r1, r0
   1f45c:	cmp	r1, #2
   1f460:	beq	20cbc <ftello64@plt+0xf430>
   1f464:	mov	r1, #1
   1f468:	str	r1, [sp, #36]	; 0x24
   1f46c:	uxtb	r1, r0
   1f470:	str	r4, [sp, #52]	; 0x34
   1f474:	str	r6, [sp, #40]	; 0x28
   1f478:	cmp	r1, #21
   1f47c:	ldr	r5, [sp, #40]	; 0x28
   1f480:	moveq	r1, #1
   1f484:	bfieq	r0, r1, #0, #8
   1f488:	mov	r1, r7
   1f48c:	streq	r0, [r2, #4]
   1f490:	mov	r0, #3
   1f494:	str	r0, [fp, #-40]	; 0xffffffd8
   1f498:	sub	r0, fp, #80	; 0x50
   1f49c:	str	r0, [fp, #-36]	; 0xffffffdc
   1f4a0:	mov	r0, #1
   1f4a4:	str	r5, [sp]
   1f4a8:	str	r0, [sp, #4]
   1f4ac:	sub	r0, fp, #40	; 0x28
   1f4b0:	bl	216a0 <ftello64@plt+0xfe14>
   1f4b4:	cmp	r0, #0
   1f4b8:	bne	20cac <ftello64@plt+0xf420>
   1f4bc:	and	r0, r5, #65536	; 0x10000
   1f4c0:	str	r0, [sp, #32]
   1f4c4:	mov	r0, #0
   1f4c8:	str	r0, [sp, #28]
   1f4cc:	mov	r0, #0
   1f4d0:	str	r0, [sp, #20]
   1f4d4:	ldr	r6, [sp, #24]
   1f4d8:	ldr	r7, [sp, #44]	; 0x2c
   1f4dc:	mov	r0, r7
   1f4e0:	mov	r1, r6
   1f4e4:	mov	r2, r5
   1f4e8:	bl	21528 <ftello64@plt+0xfc9c>
   1f4ec:	ldr	r5, [fp, #-40]	; 0xffffffd8
   1f4f0:	ldr	r4, [sp, #52]	; 0x34
   1f4f4:	mov	r9, r0
   1f4f8:	cmp	r5, #2
   1f4fc:	beq	1f6c8 <ftello64@plt+0xde3c>
   1f500:	cmp	r5, #4
   1f504:	bne	1f544 <ftello64@plt+0xdcb8>
   1f508:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1f50c:	ldr	r0, [r6, #64]	; 0x40
   1f510:	mov	r2, sl
   1f514:	sub	r3, fp, #32
   1f518:	str	r1, [sp]
   1f51c:	ldr	r1, [sp, #40]	; 0x28
   1f520:	str	r1, [sp, #4]
   1f524:	mov	r1, r4
   1f528:	bl	21964 <ftello64@plt+0x100d8>
   1f52c:	ldr	r1, [sp, #16]
   1f530:	ldr	lr, [sp, #44]	; 0x2c
   1f534:	cmp	r0, #0
   1f538:	str	r0, [r1]
   1f53c:	beq	1f708 <ftello64@plt+0xde7c>
   1f540:	b	20d7c <ftello64@plt+0xf4f0>
   1f544:	ldr	lr, [sp, #44]	; 0x2c
   1f548:	mov	r7, r9
   1f54c:	mov	r9, #7
   1f550:	ldrb	r0, [lr, #4]
   1f554:	cmp	r0, #22
   1f558:	beq	1f568 <ftello64@plt+0xdcdc>
   1f55c:	cmp	r0, #2
   1f560:	bne	1f680 <ftello64@plt+0xddf4>
   1f564:	b	20d6c <ftello64@plt+0xf4e0>
   1f568:	ldr	r4, [sp, #24]
   1f56c:	ldr	r2, [sp, #40]	; 0x28
   1f570:	mov	r6, r7
   1f574:	ldr	r0, [r4, #40]	; 0x28
   1f578:	mov	r1, r4
   1f57c:	add	r0, r0, r7
   1f580:	str	r0, [r4, #40]	; 0x28
   1f584:	add	r0, sp, #56	; 0x38
   1f588:	bl	21528 <ftello64@plt+0xfc9c>
   1f58c:	mov	r3, r0
   1f590:	ldrb	r0, [sp, #60]	; 0x3c
   1f594:	cmp	r0, #21
   1f598:	beq	1f668 <ftello64@plt+0xdddc>
   1f59c:	cmp	r0, #2
   1f5a0:	beq	20d6c <ftello64@plt+0xf4e0>
   1f5a4:	ldr	r7, [sp, #40]	; 0x28
   1f5a8:	mov	r0, #3
   1f5ac:	add	r2, sp, #56	; 0x38
   1f5b0:	str	r0, [fp, #-48]	; 0xffffffd0
   1f5b4:	add	r0, sp, #64	; 0x40
   1f5b8:	str	r0, [fp, #-44]	; 0xffffffd4
   1f5bc:	mov	r0, #1
   1f5c0:	str	r0, [sp, #4]
   1f5c4:	sub	r0, fp, #48	; 0x30
   1f5c8:	str	r7, [sp]
   1f5cc:	ldr	r4, [sp, #24]
   1f5d0:	mov	r1, r4
   1f5d4:	bl	216a0 <ftello64@plt+0xfe14>
   1f5d8:	cmp	r0, #0
   1f5dc:	bne	20cac <ftello64@plt+0xf420>
   1f5e0:	ldr	r0, [sp, #44]	; 0x2c
   1f5e4:	mov	r1, r4
   1f5e8:	mov	r2, r7
   1f5ec:	bl	21528 <ftello64@plt+0xfc9c>
   1f5f0:	ldr	r4, [fp, #-48]	; 0xffffffd0
   1f5f4:	mov	r9, #11
   1f5f8:	str	r0, [sp, #12]
   1f5fc:	cmp	r4, #2
   1f600:	cmpne	r4, #4
   1f604:	beq	20d6c <ftello64@plt+0xf4e0>
   1f608:	cmp	r5, #3
   1f60c:	bne	1f620 <ftello64@plt+0xdd94>
   1f610:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f614:	bl	11718 <strlen@plt>
   1f618:	cmp	r0, #1
   1f61c:	bhi	20d68 <ftello64@plt+0xf4dc>
   1f620:	cmp	r4, #3
   1f624:	bne	1f638 <ftello64@plt+0xddac>
   1f628:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f62c:	bl	11718 <strlen@plt>
   1f630:	cmp	r0, #1
   1f634:	bhi	20d68 <ftello64@plt+0xf4dc>
   1f638:	ldr	lr, [sp, #44]	; 0x2c
   1f63c:	cmp	r5, #3
   1f640:	beq	1f7bc <ftello64@plt+0xdf30>
   1f644:	mov	r7, #0
   1f648:	cmp	r5, #0
   1f64c:	ldrbeq	r7, [fp, #-36]	; 0xffffffdc
   1f650:	cmp	r4, #3
   1f654:	beq	1f7cc <ftello64@plt+0xdf40>
   1f658:	mov	sl, #0
   1f65c:	cmp	r4, #0
   1f660:	ldrbeq	sl, [fp, #-44]	; 0xffffffd4
   1f664:	b	1f7d4 <ftello64@plt+0xdf48>
   1f668:	ldr	r0, [r4, #40]	; 0x28
   1f66c:	ldr	lr, [sp, #44]	; 0x2c
   1f670:	sub	r0, r0, r6
   1f674:	str	r0, [r4, #40]	; 0x28
   1f678:	mov	r0, #1
   1f67c:	strb	r0, [lr, #4]
   1f680:	cmp	r5, #1
   1f684:	beq	1f760 <ftello64@plt+0xded4>
   1f688:	ldr	r6, [sp, #24]
   1f68c:	ldr	r4, [sp, #52]	; 0x34
   1f690:	ldr	sl, [sp, #48]	; 0x30
   1f694:	cmp	r5, #2
   1f698:	mov	r9, r7
   1f69c:	beq	1f6c8 <ftello64@plt+0xde3c>
   1f6a0:	cmp	r5, #3
   1f6a4:	bne	1f798 <ftello64@plt+0xdf0c>
   1f6a8:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1f6ac:	mov	r0, r7
   1f6b0:	bl	11718 <strlen@plt>
   1f6b4:	cmp	r0, #1
   1f6b8:	mov	r3, #1
   1f6bc:	bne	20d68 <ftello64@plt+0xf4dc>
   1f6c0:	ldrb	r0, [r7]
   1f6c4:	b	1f6e4 <ftello64@plt+0xde58>
   1f6c8:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1f6cc:	mov	r0, r7
   1f6d0:	bl	11718 <strlen@plt>
   1f6d4:	cmp	r0, #1
   1f6d8:	bne	20d68 <ftello64@plt+0xf4dc>
   1f6dc:	ldrb	r0, [r7]
   1f6e0:	mov	r3, #1
   1f6e4:	ubfx	r1, r0, #5, #3
   1f6e8:	and	r0, r0, #31
   1f6ec:	ldr	r2, [r4, r1, lsl #2]
   1f6f0:	orr	r0, r2, r3, lsl r0
   1f6f4:	str	r0, [r4, r1, lsl #2]
   1f6f8:	mov	r1, #0
   1f6fc:	ldr	r0, [sp, #16]
   1f700:	ldr	lr, [sp, #44]	; 0x2c
   1f704:	str	r1, [r0]
   1f708:	ldrb	r0, [lr, #4]
   1f70c:	cmp	r0, #21
   1f710:	beq	1f980 <ftello64@plt+0xe0f4>
   1f714:	cmp	r0, #2
   1f718:	beq	20cb4 <ftello64@plt+0xf428>
   1f71c:	mov	r0, #3
   1f720:	ldr	r5, [sp, #40]	; 0x28
   1f724:	mov	r1, r6
   1f728:	mov	r2, lr
   1f72c:	mov	r3, r9
   1f730:	mov	r7, lr
   1f734:	str	r0, [fp, #-40]	; 0xffffffd8
   1f738:	sub	r0, fp, #80	; 0x50
   1f73c:	str	r0, [fp, #-36]	; 0xffffffdc
   1f740:	mov	r0, #0
   1f744:	str	r0, [sp, #4]
   1f748:	sub	r0, fp, #40	; 0x28
   1f74c:	str	r5, [sp]
   1f750:	bl	216a0 <ftello64@plt+0xfe14>
   1f754:	cmp	r0, #0
   1f758:	beq	1f4dc <ftello64@plt+0xdc50>
   1f75c:	b	20cac <ftello64@plt+0xf420>
   1f760:	ldr	sl, [sp, #48]	; 0x30
   1f764:	ldr	r0, [sp, #28]
   1f768:	ldr	r4, [sp, #52]	; 0x34
   1f76c:	ldr	r1, [sl, #20]
   1f770:	cmp	r0, r1
   1f774:	beq	1f8ec <ftello64@plt+0xe060>
   1f778:	ldr	r0, [sl]
   1f77c:	ldr	r6, [sp, #24]
   1f780:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f784:	add	r2, r1, #1
   1f788:	mov	r9, r7
   1f78c:	str	r2, [sl, #20]
   1f790:	str	r3, [r0, r1, lsl #2]
   1f794:	b	1f708 <ftello64@plt+0xde7c>
   1f798:	ldrb	r0, [fp, #-36]	; 0xffffffdc
   1f79c:	mov	r3, #1
   1f7a0:	ubfx	r1, r0, #5, #3
   1f7a4:	ldr	lr, [sp, #44]	; 0x2c
   1f7a8:	and	r0, r0, #31
   1f7ac:	ldr	r2, [r4, r1, lsl #2]
   1f7b0:	orr	r0, r2, r3, lsl r0
   1f7b4:	str	r0, [r4, r1, lsl #2]
   1f7b8:	b	1f708 <ftello64@plt+0xde7c>
   1f7bc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1f7c0:	ldrb	r7, [r0]
   1f7c4:	cmp	r4, #3
   1f7c8:	bne	1f658 <ftello64@plt+0xddcc>
   1f7cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f7d0:	ldrb	sl, [r0]
   1f7d4:	cmp	r5, #3
   1f7d8:	cmpne	r5, #0
   1f7dc:	bne	1f800 <ftello64@plt+0xdf74>
   1f7e0:	ldr	r0, [r8, #92]	; 0x5c
   1f7e4:	cmp	r0, #2
   1f7e8:	blt	1f804 <ftello64@plt+0xdf78>
   1f7ec:	mov	r0, r7
   1f7f0:	bl	11778 <btowc@plt>
   1f7f4:	ldr	lr, [sp, #44]	; 0x2c
   1f7f8:	mov	r7, r0
   1f7fc:	b	1f804 <ftello64@plt+0xdf78>
   1f800:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1f804:	cmp	r4, #3
   1f808:	cmpne	r4, #0
   1f80c:	bne	1f830 <ftello64@plt+0xdfa4>
   1f810:	ldr	r0, [r8, #92]	; 0x5c
   1f814:	cmp	r0, #2
   1f818:	blt	1f834 <ftello64@plt+0xdfa8>
   1f81c:	mov	r0, sl
   1f820:	bl	11778 <btowc@plt>
   1f824:	ldr	lr, [sp, #44]	; 0x2c
   1f828:	mov	sl, r0
   1f82c:	b	1f834 <ftello64@plt+0xdfa8>
   1f830:	ldr	sl, [fp, #-44]	; 0xffffffd4
   1f834:	cmn	r7, #1
   1f838:	mov	r9, #3
   1f83c:	cmnne	sl, #1
   1f840:	beq	20d6c <ftello64@plt+0xf4e0>
   1f844:	ldr	r0, [sp, #32]
   1f848:	cmp	r0, #0
   1f84c:	beq	1f85c <ftello64@plt+0xdfd0>
   1f850:	cmp	r7, sl
   1f854:	mov	r9, #11
   1f858:	bhi	20d6c <ftello64@plt+0xf4e0>
   1f85c:	ldr	r0, [r8, #92]	; 0x5c
   1f860:	cmp	r0, #2
   1f864:	blt	1f8a0 <ftello64@plt+0xe014>
   1f868:	ldr	r4, [sp, #48]	; 0x30
   1f86c:	ldr	r1, [sp, #20]
   1f870:	mov	r5, #1
   1f874:	ldr	r0, [r4, #32]
   1f878:	cmp	r1, r0
   1f87c:	beq	1f92c <ftello64@plt+0xe0a0>
   1f880:	ldmib	r4, {r6, r9}
   1f884:	str	r7, [r6, r0, lsl #2]
   1f888:	ldr	r0, [r4, #32]
   1f88c:	add	r1, r0, #1
   1f890:	str	r1, [r4, #32]
   1f894:	ldr	r4, [sp, #52]	; 0x34
   1f898:	str	sl, [r9, r0, lsl #2]
   1f89c:	b	1f8a8 <ftello64@plt+0xe01c>
   1f8a0:	ldr	r4, [sp, #52]	; 0x34
   1f8a4:	mov	r5, #1
   1f8a8:	ldr	r6, [sp, #24]
   1f8ac:	ldr	r9, [sp, #12]
   1f8b0:	mov	r0, #0
   1f8b4:	cmp	r7, r0
   1f8b8:	cmpls	r0, sl
   1f8bc:	ubfxls	r1, r0, #5, #3
   1f8c0:	andls	r3, r0, #31
   1f8c4:	add	r0, r0, #1
   1f8c8:	ldrls	r2, [r4, r1, lsl #2]
   1f8cc:	orrls	r2, r2, r5, lsl r3
   1f8d0:	strls	r2, [r4, r1, lsl #2]
   1f8d4:	cmp	r0, #256	; 0x100
   1f8d8:	bne	1f8b4 <ftello64@plt+0xe028>
   1f8dc:	ldr	r0, [sp, #16]
   1f8e0:	ldr	sl, [sp, #48]	; 0x30
   1f8e4:	mov	r1, #0
   1f8e8:	b	1f704 <ftello64@plt+0xde78>
   1f8ec:	ldr	r1, [sp, #28]
   1f8f0:	mov	r0, #1
   1f8f4:	orr	r1, r0, r1, lsl #1
   1f8f8:	ldr	r0, [sl]
   1f8fc:	str	r1, [sp, #28]
   1f900:	lsl	r1, r1, #2
   1f904:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1f908:	cmp	r0, #0
   1f90c:	beq	21138 <ftello64@plt+0xf8ac>
   1f910:	ldr	sl, [sp, #48]	; 0x30
   1f914:	ldr	r6, [sp, #24]
   1f918:	ldr	lr, [sp, #44]	; 0x2c
   1f91c:	ldr	r4, [sp, #52]	; 0x34
   1f920:	str	r0, [sl]
   1f924:	ldr	r1, [sl, #20]
   1f928:	b	1f780 <ftello64@plt+0xdef4>
   1f92c:	ldr	r0, [sp, #20]
   1f930:	orr	r0, r5, r0, lsl #1
   1f934:	lsl	r9, r0, #2
   1f938:	str	r0, [sp, #20]
   1f93c:	ldr	r0, [r4, #4]
   1f940:	mov	r1, r9
   1f944:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1f948:	mov	r6, r0
   1f94c:	ldr	r0, [r4, #8]
   1f950:	mov	r1, r9
   1f954:	bl	2c2c4 <ftello64@plt+0x1aa38>
   1f958:	mov	r9, r0
   1f95c:	cmp	r6, #0
   1f960:	cmpne	r9, #0
   1f964:	beq	21154 <ftello64@plt+0xf8c8>
   1f968:	ldr	r4, [sp, #48]	; 0x30
   1f96c:	mov	r5, #1
   1f970:	stmib	r4, {r6, r9}
   1f974:	ldr	r0, [r4, #32]
   1f978:	ldr	lr, [sp, #44]	; 0x2c
   1f97c:	b	1f884 <ftello64@plt+0xdff8>
   1f980:	ldr	r0, [r6, #40]	; 0x28
   1f984:	add	r0, r0, r9
   1f988:	str	r0, [r6, #40]	; 0x28
   1f98c:	ldr	r0, [sp, #36]	; 0x24
   1f990:	cmp	r0, #0
   1f994:	beq	1f9b4 <ftello64@plt+0xe128>
   1f998:	vld1.32	{d16-d17}, [r4]
   1f99c:	mov	r0, r4
   1f9a0:	vmvn	q8, q8
   1f9a4:	vst1.32	{d16-d17}, [r0]!
   1f9a8:	vld1.32	{d16-d17}, [r0]
   1f9ac:	vmvn	q8, q8
   1f9b0:	vst1.32	{d16-d17}, [r0]
   1f9b4:	ldr	r0, [r8, #92]	; 0x5c
   1f9b8:	cmp	r0, #2
   1f9bc:	blt	1fa38 <ftello64@plt+0xe1ac>
   1f9c0:	ldm	r4, {r1, r2, r3, r7}
   1f9c4:	ldr	r6, [r8, #60]	; 0x3c
   1f9c8:	ldr	r5, [r6]
   1f9cc:	and	r1, r1, r5
   1f9d0:	str	r1, [r4]
   1f9d4:	ldr	r1, [r6, #4]
   1f9d8:	and	r1, r2, r1
   1f9dc:	str	r1, [r4, #4]
   1f9e0:	ldr	r1, [r6, #8]
   1f9e4:	and	r1, r3, r1
   1f9e8:	str	r1, [r4, #8]
   1f9ec:	ldr	r1, [r6, #12]
   1f9f0:	and	r1, r7, r1
   1f9f4:	str	r1, [r4, #12]
   1f9f8:	ldr	r1, [r4, #16]
   1f9fc:	ldr	r2, [r6, #16]
   1fa00:	and	r1, r1, r2
   1fa04:	str	r1, [r4, #16]
   1fa08:	ldr	r1, [r6, #20]
   1fa0c:	ldr	r2, [r4, #20]
   1fa10:	and	r1, r2, r1
   1fa14:	str	r1, [r4, #20]
   1fa18:	ldr	r1, [r6, #24]
   1fa1c:	ldr	r2, [r4, #24]
   1fa20:	and	r1, r2, r1
   1fa24:	str	r1, [r4, #24]
   1fa28:	ldr	r1, [r6, #28]
   1fa2c:	ldr	r2, [r4, #28]
   1fa30:	and	r1, r2, r1
   1fa34:	str	r1, [r4, #28]
   1fa38:	ldr	r1, [sl, #20]
   1fa3c:	ldr	r6, [sp, #40]	; 0x28
   1fa40:	cmp	r1, #0
   1fa44:	bne	1fa6c <ftello64@plt+0xe1e0>
   1fa48:	ldr	r1, [sl, #24]
   1fa4c:	cmp	r1, #0
   1fa50:	bne	1fa6c <ftello64@plt+0xe1e0>
   1fa54:	ldr	r1, [sl, #28]
   1fa58:	cmp	r1, #0
   1fa5c:	bne	1fa6c <ftello64@plt+0xe1e0>
   1fa60:	ldr	r1, [sl, #32]
   1fa64:	cmp	r1, #0
   1fa68:	beq	20be4 <ftello64@plt+0xf358>
   1fa6c:	ldrb	r0, [r8, #88]	; 0x58
   1fa70:	orr	r0, r0, #2
   1fa74:	strb	r0, [r8, #88]	; 0x58
   1fa78:	ldr	r1, [r8, #64]	; 0x40
   1fa7c:	cmp	r1, #31
   1fa80:	beq	20dc4 <ftello64@plt+0xf538>
   1fa84:	ldr	r0, [r8, #56]	; 0x38
   1fa88:	add	r2, r1, #1
   1fa8c:	add	r0, r0, r1, lsl #5
   1fa90:	mov	r1, #6
   1fa94:	vmov.i32	q8, #0	; 0x00000000
   1fa98:	str	r2, [r8, #64]	; 0x40
   1fa9c:	mov	r2, #0
   1faa0:	add	r9, r0, #4
   1faa4:	str	r2, [r0, #20]
   1faa8:	str	sl, [r0, #24]
   1faac:	str	r1, [r0, #28]
   1fab0:	mov	r0, #28
   1fab4:	mov	r1, r9
   1fab8:	vst1.32	{d16-d17}, [r1], r0
   1fabc:	mvn	r0, #0
   1fac0:	str	r0, [r1]
   1fac4:	ldr	r0, [r4]
   1fac8:	cmp	r0, #0
   1facc:	bne	1fb24 <ftello64@plt+0xe298>
   1fad0:	ldr	r0, [r4, #4]
   1fad4:	cmp	r0, #0
   1fad8:	bne	1fb24 <ftello64@plt+0xe298>
   1fadc:	ldr	r0, [r4, #8]
   1fae0:	cmp	r0, #0
   1fae4:	bne	1fb24 <ftello64@plt+0xe298>
   1fae8:	ldr	r0, [r4, #12]
   1faec:	cmp	r0, #0
   1faf0:	bne	1fb24 <ftello64@plt+0xe298>
   1faf4:	ldr	r0, [r4, #16]
   1faf8:	cmp	r0, #0
   1fafc:	bne	1fb24 <ftello64@plt+0xe298>
   1fb00:	ldr	r0, [r4, #20]
   1fb04:	cmp	r0, #0
   1fb08:	bne	1fb24 <ftello64@plt+0xe298>
   1fb0c:	ldr	r0, [r4, #24]
   1fb10:	cmp	r0, #0
   1fb14:	bne	1fb24 <ftello64@plt+0xe298>
   1fb18:	ldr	r0, [r4, #28]
   1fb1c:	cmp	r0, #0
   1fb20:	beq	20e78 <ftello64@plt+0xf5ec>
   1fb24:	ldr	r1, [r8, #64]	; 0x40
   1fb28:	cmp	r1, #31
   1fb2c:	beq	20df0 <ftello64@plt+0xf564>
   1fb30:	ldr	r0, [r8, #56]	; 0x38
   1fb34:	add	r2, r1, #1
   1fb38:	add	r0, r0, r1, lsl #5
   1fb3c:	mov	r1, #3
   1fb40:	vmov.i32	q8, #0	; 0x00000000
   1fb44:	str	r2, [r8, #64]	; 0x40
   1fb48:	mov	r2, #0
   1fb4c:	add	r5, r0, #4
   1fb50:	str	r2, [r0, #20]
   1fb54:	str	r4, [r0, #24]
   1fb58:	str	r1, [r0, #28]
   1fb5c:	mov	r0, #28
   1fb60:	mov	r1, r5
   1fb64:	vst1.32	{d16-d17}, [r1], r0
   1fb68:	mvn	r0, #0
   1fb6c:	str	r0, [r1]
   1fb70:	ldr	r1, [r8, #64]	; 0x40
   1fb74:	cmp	r1, #31
   1fb78:	beq	20e1c <ftello64@plt+0xf590>
   1fb7c:	ldr	r0, [r8, #56]	; 0x38
   1fb80:	add	r2, r1, #1
   1fb84:	add	r7, r0, r1, lsl #5
   1fb88:	mov	r0, #0
   1fb8c:	mov	r1, #10
   1fb90:	str	r2, [r8, #64]	; 0x40
   1fb94:	str	r0, [r7, #4]!
   1fb98:	mvn	r2, #0
   1fb9c:	add	r3, r7, #20
   1fba0:	stmib	r7, {r5, r9}
   1fba4:	str	r0, [r7, #12]
   1fba8:	str	r0, [r7, #16]
   1fbac:	stm	r3, {r0, r1, r2}
   1fbb0:	str	r7, [r5]
   1fbb4:	str	r7, [r9]
   1fbb8:	b	1fdc4 <ftello64@plt+0xe538>
   1fbbc:	mov	r0, #5
   1fbc0:	mov	r4, r8
   1fbc4:	str	r0, [lr]
   1fbc8:	ldr	r1, [r4, #64]!	; 0x40
   1fbcc:	cmp	r1, #31
   1fbd0:	beq	20f20 <ftello64@plt+0xf694>
   1fbd4:	ldr	r0, [r8, #56]	; 0x38
   1fbd8:	add	r2, r1, #1
   1fbdc:	add	r5, r0, r1, lsl #5
   1fbe0:	mov	r0, #0
   1fbe4:	str	r2, [r4]
   1fbe8:	str	r0, [r5, #4]!
   1fbec:	str	r0, [r5, #4]
   1fbf0:	str	r0, [r5, #8]
   1fbf4:	ldm	lr, {r1, r2}
   1fbf8:	str	r0, [r5, #12]
   1fbfc:	str	r0, [r5, #16]
   1fc00:	mvn	r0, #0
   1fc04:	str	r0, [r5, #28]
   1fc08:	bic	r0, r2, #786432	; 0xc0000
   1fc0c:	str	r1, [r5, #20]
   1fc10:	str	r0, [r5, #24]
   1fc14:	mov	r0, #10
   1fc18:	str	r0, [lr]
   1fc1c:	mov	r9, r6
   1fc20:	ldr	r1, [r4]
   1fc24:	cmp	r1, #31
   1fc28:	beq	20e8c <ftello64@plt+0xf600>
   1fc2c:	ldr	r0, [r8, #56]	; 0x38
   1fc30:	add	r2, r1, #1
   1fc34:	add	r6, r0, r1, lsl #5
   1fc38:	mov	r0, #0
   1fc3c:	str	r2, [r4]
   1fc40:	str	r0, [r6, #4]!
   1fc44:	str	r0, [r6, #4]
   1fc48:	str	r0, [r6, #8]
   1fc4c:	ldm	lr, {r1, r2}
   1fc50:	str	r0, [r6, #12]
   1fc54:	str	r0, [r6, #16]
   1fc58:	mvn	r0, #0
   1fc5c:	str	r0, [r6, #28]
   1fc60:	bic	r0, r2, #786432	; 0xc0000
   1fc64:	str	r1, [r6, #20]
   1fc68:	str	r0, [r6, #24]
   1fc6c:	ldr	r1, [r4]
   1fc70:	cmp	r1, #31
   1fc74:	beq	20ec0 <ftello64@plt+0xf634>
   1fc78:	ldr	r0, [r8, #56]	; 0x38
   1fc7c:	add	r2, r1, #1
   1fc80:	cmp	r5, #0
   1fc84:	str	r2, [r4]
   1fc88:	add	r4, r0, r1, lsl #5
   1fc8c:	mov	r0, #0
   1fc90:	mov	r1, #10
   1fc94:	mvn	r2, #0
   1fc98:	str	r0, [r4, #4]!
   1fc9c:	add	r3, r4, #20
   1fca0:	stmib	r4, {r5, r6}
   1fca4:	str	r0, [r4, #12]
   1fca8:	str	r0, [r4, #16]
   1fcac:	stm	r3, {r0, r1, r2}
   1fcb0:	strne	r4, [r5]
   1fcb4:	cmp	r6, #0
   1fcb8:	strne	r4, [r6]
   1fcbc:	cmpne	r5, #0
   1fcc0:	bne	1fd24 <ftello64@plt+0xe498>
   1fcc4:	mov	r0, #12
   1fcc8:	ldr	r1, [sp, #16]
   1fccc:	str	r0, [r1]
   1fcd0:	b	20b28 <ftello64@plt+0xf29c>
   1fcd4:	ldr	r1, [r8, #64]	; 0x40
   1fcd8:	mov	r9, r6
   1fcdc:	cmp	r1, #31
   1fce0:	beq	20f54 <ftello64@plt+0xf6c8>
   1fce4:	ldr	r0, [r8, #56]	; 0x38
   1fce8:	add	r2, r1, #1
   1fcec:	add	r4, r0, r1, lsl #5
   1fcf0:	mov	r0, #0
   1fcf4:	str	r2, [r8, #64]	; 0x40
   1fcf8:	str	r0, [r4, #4]!
   1fcfc:	str	r0, [r4, #4]
   1fd00:	str	r0, [r4, #8]
   1fd04:	ldm	lr, {r1, r2}
   1fd08:	str	r0, [r4, #12]
   1fd0c:	str	r0, [r4, #16]
   1fd10:	mvn	r0, #0
   1fd14:	str	r0, [r4, #28]
   1fd18:	bic	r0, r2, #786432	; 0xc0000
   1fd1c:	str	r1, [r4, #20]
   1fd20:	str	r0, [r4, #24]
   1fd24:	mov	r0, lr
   1fd28:	mov	r1, r7
   1fd2c:	mov	r2, r9
   1fd30:	bl	1e1ac <ftello64@plt+0xc920>
   1fd34:	ldr	r1, [r7, #40]	; 0x28
   1fd38:	mov	sl, r4
   1fd3c:	add	r0, r1, r0
   1fd40:	str	r0, [r7, #40]	; 0x28
   1fd44:	b	20b28 <ftello64@plt+0xf29c>
   1fd48:	ldrb	r0, [r6, #4]
   1fd4c:	cmp	r0, #9
   1fd50:	bne	21040 <ftello64@plt+0xf7b4>
   1fd54:	mov	lr, r6
   1fd58:	cmp	r4, #8
   1fd5c:	ldrls	r0, [r8, #84]	; 0x54
   1fd60:	movls	r1, #1
   1fd64:	orrls	r0, r0, r1, lsl r4
   1fd68:	strls	r0, [r8, #84]	; 0x54
   1fd6c:	ldr	r1, [r8, #64]	; 0x40
   1fd70:	cmp	r1, #31
   1fd74:	beq	20e48 <ftello64@plt+0xf5bc>
   1fd78:	ldr	r0, [r8, #56]	; 0x38
   1fd7c:	mov	r6, sl
   1fd80:	add	r0, r0, r1, lsl #5
   1fd84:	add	r2, r1, #1
   1fd88:	mov	r1, #0
   1fd8c:	mvn	r3, #0
   1fd90:	cmp	r9, #0
   1fd94:	mov	r7, r0
   1fd98:	str	r2, [r8, #64]	; 0x40
   1fd9c:	mov	r2, #17
   1fda0:	str	r1, [r7, #4]!
   1fda4:	add	ip, r7, #20
   1fda8:	str	r9, [r7, #4]
   1fdac:	str	r1, [r7, #8]
   1fdb0:	str	r1, [r7, #12]
   1fdb4:	str	r1, [r7, #16]
   1fdb8:	stm	ip, {r1, r2, r3}
   1fdbc:	strne	r7, [r9]
   1fdc0:	str	r4, [r0, #24]
   1fdc4:	mov	r4, r6
   1fdc8:	ldr	r6, [sp, #24]
   1fdcc:	mov	r0, lr
   1fdd0:	mov	r2, r4
   1fdd4:	mov	r1, r6
   1fdd8:	bl	1e1ac <ftello64@plt+0xc920>
   1fddc:	ldr	r1, [r6, #40]	; 0x28
   1fde0:	ldr	ip, [sp, #44]	; 0x2c
   1fde4:	add	r0, r1, r0
   1fde8:	str	r0, [r6, #40]	; 0x28
   1fdec:	add	r0, r8, #56	; 0x38
   1fdf0:	add	r8, r8, #64	; 0x40
   1fdf4:	str	r0, [sp, #20]
   1fdf8:	and	r0, r4, #2097152	; 0x200000
   1fdfc:	str	r0, [sp, #12]
   1fe00:	str	r4, [sp, #40]	; 0x28
   1fe04:	and	r0, r4, #16777216	; 0x1000000
   1fe08:	mov	r4, #0
   1fe0c:	str	r0, [sp, #28]
   1fe10:	ldrb	r0, [ip, #4]
   1fe14:	mov	sl, r7
   1fe18:	cmp	r0, #23
   1fe1c:	bhi	20b28 <ftello64@plt+0xf29c>
   1fe20:	movw	r2, #2048	; 0x800
   1fe24:	mov	r1, #1
   1fe28:	movt	r2, #140	; 0x8c
   1fe2c:	tst	r2, r1, lsl r0
   1fe30:	beq	20b28 <ftello64@plt+0xf29c>
   1fe34:	cmp	r0, #23
   1fe38:	str	sl, [sp, #36]	; 0x24
   1fe3c:	bne	1fe50 <ftello64@plt+0xe5c4>
   1fe40:	ldm	ip, {r5, sl}
   1fe44:	ldr	r7, [r6, #40]	; 0x28
   1fe48:	mvn	r2, #0
   1fe4c:	b	1fe84 <ftello64@plt+0xe5f8>
   1fe50:	cmp	r0, #19
   1fe54:	sub	r0, r0, #18
   1fe58:	mvn	r5, #0
   1fe5c:	clz	r0, r0
   1fe60:	movweq	r5, #1
   1fe64:	lsr	r9, r0, #5
   1fe68:	b	20068 <ftello64@plt+0xe7dc>
   1fe6c:	add	r0, r9, r9, lsl #2
   1fe70:	add	r0, r1, r0, lsl #1
   1fe74:	movw	r1, #32816	; 0x8030
   1fe78:	sub	r2, r0, #48	; 0x30
   1fe7c:	cmp	r0, r1
   1fe80:	movwgt	r2, #32768	; 0x8000
   1fe84:	mov	r9, r2
   1fe88:	ldr	r2, [sp, #40]	; 0x28
   1fe8c:	mov	r0, ip
   1fe90:	mov	r1, r6
   1fe94:	bl	1e1ac <ftello64@plt+0xc920>
   1fe98:	ldr	r1, [r6, #40]	; 0x28
   1fe9c:	ldr	ip, [sp, #44]	; 0x2c
   1fea0:	add	r0, r1, r0
   1fea4:	str	r0, [r6, #40]	; 0x28
   1fea8:	ldrb	r0, [ip, #4]
   1feac:	ldrb	r1, [ip]
   1feb0:	cmp	r0, #24
   1feb4:	beq	1fefc <ftello64@plt+0xe670>
   1feb8:	cmp	r0, #2
   1febc:	beq	1ff4c <ftello64@plt+0xe6c0>
   1fec0:	cmp	r1, #44	; 0x2c
   1fec4:	beq	1fefc <ftello64@plt+0xe670>
   1fec8:	mvn	r2, #1
   1fecc:	cmp	r1, #48	; 0x30
   1fed0:	bcc	1fe84 <ftello64@plt+0xe5f8>
   1fed4:	cmp	r0, #1
   1fed8:	bne	1fe84 <ftello64@plt+0xe5f8>
   1fedc:	cmn	r9, #2
   1fee0:	beq	1fe84 <ftello64@plt+0xe5f8>
   1fee4:	cmp	r1, #57	; 0x39
   1fee8:	bhi	1fe84 <ftello64@plt+0xe5f8>
   1feec:	cmn	r9, #1
   1fef0:	bne	1fe6c <ftello64@plt+0xe5e0>
   1fef4:	sub	r2, r1, #48	; 0x30
   1fef8:	b	1fe84 <ftello64@plt+0xe5f8>
   1fefc:	cmn	r9, #1
   1ff00:	bne	1ff2c <ftello64@plt+0xe6a0>
   1ff04:	cmp	r1, #44	; 0x2c
   1ff08:	moveq	r9, #0
   1ff0c:	cmpeq	r0, #1
   1ff10:	beq	1ff74 <ftello64@plt+0xe6e8>
   1ff14:	ldr	r0, [sp, #16]
   1ff18:	mov	r1, #10
   1ff1c:	str	r1, [r0]
   1ff20:	ldr	sl, [sp, #36]	; 0x24
   1ff24:	mov	r7, #0
   1ff28:	b	20a38 <ftello64@plt+0xf1ac>
   1ff2c:	cmn	r9, #2
   1ff30:	mov	r2, r9
   1ff34:	beq	1ff4c <ftello64@plt+0xe6c0>
   1ff38:	cmp	r0, #24
   1ff3c:	beq	1ff80 <ftello64@plt+0xe6f4>
   1ff40:	cmp	r0, #1
   1ff44:	cmpeq	r1, #44	; 0x2c
   1ff48:	beq	1ff74 <ftello64@plt+0xe6e8>
   1ff4c:	ldr	r1, [sp, #12]
   1ff50:	cmp	r1, #0
   1ff54:	beq	20614 <ftello64@plt+0xed88>
   1ff58:	mov	r0, #1
   1ff5c:	str	r7, [r6, #40]	; 0x28
   1ff60:	bfi	sl, r0, #0, #8
   1ff64:	stm	ip, {r5, sl}
   1ff68:	ldr	sl, [sp, #36]	; 0x24
   1ff6c:	mov	r7, sl
   1ff70:	b	20a38 <ftello64@plt+0xf1ac>
   1ff74:	mvn	r2, #0
   1ff78:	str	sl, [sp, #52]	; 0x34
   1ff7c:	b	1ffac <ftello64@plt+0xe720>
   1ff80:	ldr	sl, [sp, #36]	; 0x24
   1ff84:	mov	r5, r9
   1ff88:	cmp	r0, #24
   1ff8c:	beq	20054 <ftello64@plt+0xe7c8>
   1ff90:	b	205f4 <ftello64@plt+0xed68>
   1ff94:	add	r0, sl, sl, lsl #2
   1ff98:	add	r0, r1, r0, lsl #1
   1ff9c:	movw	r1, #32816	; 0x8030
   1ffa0:	sub	r2, r0, #48	; 0x30
   1ffa4:	cmp	r0, r1
   1ffa8:	movwgt	r2, #32768	; 0x8000
   1ffac:	mov	sl, r2
   1ffb0:	ldr	r2, [sp, #40]	; 0x28
   1ffb4:	mov	r0, ip
   1ffb8:	mov	r1, r6
   1ffbc:	bl	1e1ac <ftello64@plt+0xc920>
   1ffc0:	ldr	r1, [r6, #40]	; 0x28
   1ffc4:	ldr	ip, [sp, #44]	; 0x2c
   1ffc8:	add	r0, r1, r0
   1ffcc:	str	r0, [r6, #40]	; 0x28
   1ffd0:	ldrb	r0, [ip, #4]
   1ffd4:	cmp	r0, #24
   1ffd8:	beq	20024 <ftello64@plt+0xe798>
   1ffdc:	cmp	r0, #2
   1ffe0:	beq	205bc <ftello64@plt+0xed30>
   1ffe4:	ldrb	r1, [ip]
   1ffe8:	cmp	r1, #44	; 0x2c
   1ffec:	beq	20024 <ftello64@plt+0xe798>
   1fff0:	mvn	r2, #1
   1fff4:	cmp	r1, #48	; 0x30
   1fff8:	bcc	1ffac <ftello64@plt+0xe720>
   1fffc:	cmp	r0, #1
   20000:	bne	1ffac <ftello64@plt+0xe720>
   20004:	cmn	sl, #2
   20008:	beq	1ffac <ftello64@plt+0xe720>
   2000c:	cmp	r1, #57	; 0x39
   20010:	bhi	1ffac <ftello64@plt+0xe720>
   20014:	cmn	sl, #1
   20018:	bne	1ff94 <ftello64@plt+0xe708>
   2001c:	sub	r2, r1, #48	; 0x30
   20020:	b	1ffac <ftello64@plt+0xe720>
   20024:	cmn	sl, #2
   20028:	beq	205bc <ftello64@plt+0xed30>
   2002c:	cmn	sl, #1
   20030:	mov	r5, sl
   20034:	beq	20048 <ftello64@plt+0xe7bc>
   20038:	ldr	sl, [sp, #36]	; 0x24
   2003c:	cmp	r9, r5
   20040:	ble	2004c <ftello64@plt+0xe7c0>
   20044:	b	205f4 <ftello64@plt+0xed68>
   20048:	ldr	sl, [sp, #36]	; 0x24
   2004c:	cmp	r0, #24
   20050:	bne	205f4 <ftello64@plt+0xed68>
   20054:	cmn	r5, #1
   20058:	mov	r0, r5
   2005c:	moveq	r0, r9
   20060:	cmp	r0, #32768	; 0x8000
   20064:	bge	20600 <ftello64@plt+0xed74>
   20068:	ldr	r2, [sp, #40]	; 0x28
   2006c:	mov	r0, ip
   20070:	mov	r1, r6
   20074:	bl	1e1ac <ftello64@plt+0xc920>
   20078:	ldr	r1, [r6, #40]	; 0x28
   2007c:	mov	r7, #0
   20080:	cmp	sl, #0
   20084:	add	r0, r1, r0
   20088:	str	r0, [r6, #40]	; 0x28
   2008c:	beq	204b8 <ftello64@plt+0xec2c>
   20090:	ldr	lr, [sp, #20]
   20094:	orrs	r0, r5, r9
   20098:	beq	204c0 <ftello64@plt+0xec34>
   2009c:	mov	r0, #0
   200a0:	cmp	r9, #1
   200a4:	mov	r7, sl
   200a8:	str	r0, [sp, #32]
   200ac:	ldr	ip, [sp, #44]	; 0x2c
   200b0:	str	r5, [sp, #48]	; 0x30
   200b4:	bge	20568 <ftello64@plt+0xecdc>
   200b8:	ldrb	r0, [r7, #24]
   200bc:	cmp	r0, #17
   200c0:	bne	20130 <ftello64@plt+0xe8a4>
   200c4:	ldr	r0, [r7, #20]
   200c8:	mov	r2, r7
   200cc:	mov	r1, r2
   200d0:	ldr	r2, [r2, #4]
   200d4:	cmp	r2, #0
   200d8:	bne	200cc <ftello64@plt+0xe840>
   200dc:	ldr	r2, [r1, #8]
   200e0:	cmp	r2, #0
   200e4:	bne	200cc <ftello64@plt+0xe840>
   200e8:	ldr	r2, [r1, #24]
   200ec:	uxtb	r3, r2
   200f0:	cmp	r3, #17
   200f4:	ldreq	r3, [r1, #20]
   200f8:	cmpeq	r3, r0
   200fc:	orreq	r2, r2, #524288	; 0x80000
   20100:	streq	r2, [r1, #24]
   20104:	ldr	r3, [r1]
   20108:	cmp	r3, #0
   2010c:	beq	20130 <ftello64@plt+0xe8a4>
   20110:	ldr	r2, [r3, #8]
   20114:	cmp	r2, r1
   20118:	mov	r1, r3
   2011c:	beq	200e8 <ftello64@plt+0xe85c>
   20120:	cmp	r2, #0
   20124:	mov	r1, r3
   20128:	beq	200e8 <ftello64@plt+0xe85c>
   2012c:	b	200cc <ftello64@plt+0xe840>
   20130:	ldr	r1, [r8]
   20134:	cmn	r5, #1
   20138:	mov	r6, #10
   2013c:	movweq	r6, #11
   20140:	cmp	r1, #31
   20144:	beq	20588 <ftello64@plt+0xecfc>
   20148:	ldr	r0, [lr]
   2014c:	add	r2, r1, #1
   20150:	add	sl, r0, r1, lsl #5
   20154:	mvn	r0, #0
   20158:	str	r2, [r8]
   2015c:	str	r4, [sl, #4]!
   20160:	str	r7, [sl, #4]
   20164:	str	r4, [sl, #8]
   20168:	str	r4, [sl, #12]
   2016c:	str	r4, [sl, #16]
   20170:	str	r4, [sl, #20]
   20174:	str	r6, [sl, #24]
   20178:	str	r0, [sl, #28]
   2017c:	add	r0, r9, #2
   20180:	str	sl, [r7]
   20184:	cmp	r0, r5
   20188:	bgt	2044c <ftello64@plt+0xebc0>
   2018c:	mov	r6, sl
   20190:	b	201a0 <ftello64@plt+0xe914>
   20194:	ldr	sl, [r7]
   20198:	mov	r0, r1
   2019c:	add	r0, r1, #1
   201a0:	ldr	r1, [r8]
   201a4:	str	r0, [sp, #52]	; 0x34
   201a8:	cmp	r1, #31
   201ac:	beq	20398 <ftello64@plt+0xeb0c>
   201b0:	ldr	r0, [lr]
   201b4:	add	r3, r1, #1
   201b8:	add	r9, r0, r1, lsl #5
   201bc:	add	r2, r7, #20
   201c0:	sub	r5, fp, #80	; 0x50
   201c4:	str	r3, [r8]
   201c8:	str	r4, [r9, #4]!
   201cc:	str	r4, [r9, #4]
   201d0:	str	r4, [r9, #8]
   201d4:	ldm	r2, {r0, r1}
   201d8:	mvn	r2, #0
   201dc:	str	r4, [r9, #12]
   201e0:	str	r4, [r9, #16]
   201e4:	str	r2, [r9, #28]
   201e8:	str	r0, [r9, #20]
   201ec:	bic	r0, r1, #786432	; 0xc0000
   201f0:	str	r0, [r9, #24]
   201f4:	mov	r0, r9
   201f8:	str	r9, [fp, #-80]	; 0xffffffb0
   201fc:	b	20240 <ftello64@plt+0xe9b4>
   20200:	add	r3, r1, #1
   20204:	add	r0, r0, r1, lsl #5
   20208:	add	r2, r7, #20
   2020c:	str	r3, [r8]
   20210:	str	r4, [r0, #4]!
   20214:	mvn	r3, #0
   20218:	str	r4, [r0, #4]
   2021c:	str	r4, [r0, #8]
   20220:	ldm	r2, {r1, r2}
   20224:	str	r4, [r0, #12]
   20228:	str	r4, [r0, #16]
   2022c:	str	r3, [r0, #28]
   20230:	str	r1, [r0, #20]
   20234:	bic	r1, r2, #786432	; 0xc0000
   20238:	str	r1, [r0, #24]
   2023c:	str	r0, [r5]
   20240:	str	sl, [r0]
   20244:	ldr	r0, [r5]
   20248:	ldr	r1, [r0, #24]
   2024c:	orr	r1, r1, #262144	; 0x40000
   20250:	str	r1, [r0, #24]
   20254:	ldr	r0, [r7, #4]
   20258:	ldr	sl, [r5]
   2025c:	cmp	r0, #0
   20260:	beq	20270 <ftello64@plt+0xe9e4>
   20264:	add	r5, sl, #4
   20268:	mov	r7, r0
   2026c:	b	202a4 <ftello64@plt+0xea18>
   20270:	mov	r1, #0
   20274:	mov	r0, r7
   20278:	ldr	r7, [r7, #8]
   2027c:	cmp	r7, r1
   20280:	cmpne	r7, #0
   20284:	bne	202a0 <ftello64@plt+0xea14>
   20288:	ldr	r7, [r0]
   2028c:	ldr	sl, [sl]
   20290:	mov	r1, r0
   20294:	cmp	r7, #0
   20298:	bne	20274 <ftello64@plt+0xe9e8>
   2029c:	b	202e8 <ftello64@plt+0xea5c>
   202a0:	add	r5, sl, #8
   202a4:	ldr	r1, [r8]
   202a8:	cmp	r1, #31
   202ac:	beq	202b8 <ftello64@plt+0xea2c>
   202b0:	ldr	r0, [lr]
   202b4:	b	20200 <ftello64@plt+0xe974>
   202b8:	mov	r0, #996	; 0x3e4
   202bc:	bl	2c294 <ftello64@plt+0x1aa08>
   202c0:	cmp	r0, #0
   202c4:	beq	20434 <ftello64@plt+0xeba8>
   202c8:	ldr	lr, [sp, #20]
   202cc:	ldr	ip, [sp, #44]	; 0x2c
   202d0:	ldr	r1, [lr]
   202d4:	str	r1, [r0]
   202d8:	mov	r1, #0
   202dc:	str	r0, [lr]
   202e0:	str	r1, [r8]
   202e4:	b	20200 <ftello64@plt+0xe974>
   202e8:	mov	r7, r9
   202ec:	ldr	r1, [r8]
   202f0:	cmp	r1, #31
   202f4:	beq	203c8 <ftello64@plt+0xeb3c>
   202f8:	ldr	r0, [lr]
   202fc:	add	r2, r1, #1
   20300:	add	r5, r0, r1, lsl #5
   20304:	mov	r0, #16
   20308:	cmp	r7, #0
   2030c:	str	r2, [r8]
   20310:	str	r4, [r5, #4]!
   20314:	stmib	r5, {r6, r7}
   20318:	str	r4, [r5, #12]
   2031c:	str	r4, [r5, #16]
   20320:	str	r4, [r5, #20]
   20324:	str	r0, [r5, #24]
   20328:	mvn	r0, #0
   2032c:	str	r0, [r5, #28]
   20330:	str	r5, [r6]
   20334:	beq	20a20 <ftello64@plt+0xf194>
   20338:	str	r5, [r7]
   2033c:	ldr	r1, [r8]
   20340:	cmp	r1, #31
   20344:	beq	203f8 <ftello64@plt+0xeb6c>
   20348:	ldr	r0, [lr]
   2034c:	add	r2, r1, #1
   20350:	add	r6, r0, r1, lsl #5
   20354:	mov	r0, #10
   20358:	ldr	r1, [sp, #52]	; 0x34
   2035c:	str	r2, [r8]
   20360:	str	r4, [r6, #4]!
   20364:	str	r5, [r6, #4]
   20368:	str	r4, [r6, #8]
   2036c:	str	r4, [r6, #12]
   20370:	str	r4, [r6, #16]
   20374:	str	r4, [r6, #20]
   20378:	str	r0, [r6, #24]
   2037c:	mvn	r0, #0
   20380:	str	r0, [r6, #28]
   20384:	ldr	r0, [sp, #48]	; 0x30
   20388:	str	r6, [r5]
   2038c:	cmp	r1, r0
   20390:	blt	20194 <ftello64@plt+0xe908>
   20394:	b	20448 <ftello64@plt+0xebbc>
   20398:	mov	r0, #996	; 0x3e4
   2039c:	bl	2c294 <ftello64@plt+0x1aa08>
   203a0:	cmp	r0, #0
   203a4:	beq	20428 <ftello64@plt+0xeb9c>
   203a8:	ldr	lr, [sp, #20]
   203ac:	ldr	ip, [sp, #44]	; 0x2c
   203b0:	ldr	r1, [lr]
   203b4:	str	r1, [r0]
   203b8:	mov	r1, #0
   203bc:	str	r0, [lr]
   203c0:	str	r1, [r8]
   203c4:	b	201b4 <ftello64@plt+0xe928>
   203c8:	mov	r0, #996	; 0x3e4
   203cc:	bl	2c294 <ftello64@plt+0x1aa08>
   203d0:	ldr	lr, [sp, #20]
   203d4:	ldr	ip, [sp, #44]	; 0x2c
   203d8:	cmp	r0, #0
   203dc:	beq	20a20 <ftello64@plt+0xf194>
   203e0:	ldr	r1, [lr]
   203e4:	str	r1, [r0]
   203e8:	mov	r1, #0
   203ec:	str	r0, [lr]
   203f0:	str	r1, [r8]
   203f4:	b	202fc <ftello64@plt+0xea70>
   203f8:	mov	r0, #996	; 0x3e4
   203fc:	bl	2c294 <ftello64@plt+0x1aa08>
   20400:	ldr	lr, [sp, #20]
   20404:	ldr	ip, [sp, #44]	; 0x2c
   20408:	cmp	r0, #0
   2040c:	beq	20a20 <ftello64@plt+0xf194>
   20410:	ldr	r1, [lr]
   20414:	str	r1, [r0]
   20418:	mov	r1, #0
   2041c:	str	r0, [lr]
   20420:	str	r1, [r8]
   20424:	b	2034c <ftello64@plt+0xeac0>
   20428:	mov	r7, #0
   2042c:	str	r7, [fp, #-80]	; 0xffffffb0
   20430:	b	2043c <ftello64@plt+0xebb0>
   20434:	mov	r7, #0
   20438:	str	r7, [r5]
   2043c:	ldr	ip, [sp, #44]	; 0x2c
   20440:	ldr	lr, [sp, #20]
   20444:	b	202ec <ftello64@plt+0xea60>
   20448:	mov	sl, r6
   2044c:	ldr	r5, [sp, #32]
   20450:	ldr	r6, [sp, #24]
   20454:	cmp	r5, #0
   20458:	beq	204ac <ftello64@plt+0xec20>
   2045c:	ldr	r1, [r8]
   20460:	cmp	r1, #31
   20464:	beq	205c4 <ftello64@plt+0xed38>
   20468:	ldr	r0, [lr]
   2046c:	add	r2, r1, #1
   20470:	add	r7, r0, r1, lsl #5
   20474:	mov	r0, #0
   20478:	mov	r1, #16
   2047c:	str	r2, [r8]
   20480:	str	r0, [r7, #4]!
   20484:	stmib	r7, {r5, sl}
   20488:	str	r0, [r7, #12]
   2048c:	str	r0, [r7, #16]
   20490:	str	r0, [r7, #20]
   20494:	str	r1, [r7, #24]
   20498:	mvn	r1, #0
   2049c:	str	r1, [r7, #28]
   204a0:	str	r7, [r5]
   204a4:	str	r7, [sl]
   204a8:	b	20a58 <ftello64@plt+0xf1cc>
   204ac:	mov	r0, #0
   204b0:	mov	r7, sl
   204b4:	b	20a58 <ftello64@plt+0xf1cc>
   204b8:	ldr	ip, [sp, #44]	; 0x2c
   204bc:	b	20a38 <ftello64@plt+0xf1ac>
   204c0:	ldr	ip, [sp, #44]	; 0x2c
   204c4:	mov	r0, sl
   204c8:	mov	r5, r0
   204cc:	ldr	r0, [r0, #4]
   204d0:	cmp	r0, #0
   204d4:	bne	204c8 <ftello64@plt+0xec3c>
   204d8:	ldr	r0, [r5, #8]
   204dc:	cmp	r0, #0
   204e0:	bne	204c8 <ftello64@plt+0xec3c>
   204e4:	ldr	r0, [r5, #24]
   204e8:	movw	r1, #255	; 0xff
   204ec:	movt	r1, #4
   204f0:	and	r0, r0, r1
   204f4:	cmp	r0, #3
   204f8:	beq	20530 <ftello64@plt+0xeca4>
   204fc:	cmp	r0, #6
   20500:	bne	2053c <ftello64@plt+0xecb0>
   20504:	ldr	r9, [r5, #20]
   20508:	ldr	r0, [r9]
   2050c:	bl	15c2c <ftello64@plt+0x43a0>
   20510:	ldr	r0, [r9, #4]
   20514:	bl	15c2c <ftello64@plt+0x43a0>
   20518:	ldr	r0, [r9, #8]
   2051c:	bl	15c2c <ftello64@plt+0x43a0>
   20520:	ldr	r0, [r9, #12]
   20524:	bl	15c2c <ftello64@plt+0x43a0>
   20528:	mov	r0, r9
   2052c:	b	20534 <ftello64@plt+0xeca8>
   20530:	ldr	r0, [r5, #20]
   20534:	bl	15c2c <ftello64@plt+0x43a0>
   20538:	ldr	ip, [sp, #44]	; 0x2c
   2053c:	ldr	r1, [r5]
   20540:	cmp	r1, #0
   20544:	beq	20a38 <ftello64@plt+0xf1ac>
   20548:	ldr	r0, [r1, #8]
   2054c:	cmp	r0, r5
   20550:	mov	r5, r1
   20554:	beq	204e4 <ftello64@plt+0xec58>
   20558:	cmp	r0, #0
   2055c:	mov	r5, r1
   20560:	beq	204e4 <ftello64@plt+0xec58>
   20564:	b	204c8 <ftello64@plt+0xec3c>
   20568:	mov	r5, sl
   2056c:	str	r9, [sp, #8]
   20570:	beq	2086c <ftello64@plt+0xefe0>
   20574:	ldr	r9, [sp, #36]	; 0x24
   20578:	mov	r0, #2
   2057c:	ldr	r5, [r9]
   20580:	mov	sl, r9
   20584:	b	206b4 <ftello64@plt+0xee28>
   20588:	mov	r0, #996	; 0x3e4
   2058c:	bl	2c294 <ftello64@plt+0x1aa08>
   20590:	ldr	lr, [sp, #20]
   20594:	ldr	ip, [sp, #44]	; 0x2c
   20598:	cmp	r0, #0
   2059c:	beq	20a20 <ftello64@plt+0xf194>
   205a0:	ldr	r1, [lr]
   205a4:	ldr	r5, [sp, #48]	; 0x30
   205a8:	str	r1, [r0]
   205ac:	mov	r1, #0
   205b0:	str	r0, [lr]
   205b4:	str	r1, [r8]
   205b8:	b	2014c <ftello64@plt+0xe8c0>
   205bc:	ldr	sl, [sp, #52]	; 0x34
   205c0:	b	1ff4c <ftello64@plt+0xe6c0>
   205c4:	mov	r0, #996	; 0x3e4
   205c8:	bl	2c294 <ftello64@plt+0x1aa08>
   205cc:	cmp	r0, #0
   205d0:	beq	2062c <ftello64@plt+0xeda0>
   205d4:	ldr	r2, [sp, #20]
   205d8:	ldr	ip, [sp, #44]	; 0x2c
   205dc:	ldr	r1, [r2]
   205e0:	str	r1, [r0]
   205e4:	mov	r1, #0
   205e8:	str	r0, [r2]
   205ec:	str	r1, [r8]
   205f0:	b	2046c <ftello64@plt+0xebe0>
   205f4:	ldr	r0, [sp, #16]
   205f8:	mov	r1, #10
   205fc:	b	20608 <ftello64@plt+0xed7c>
   20600:	ldr	r0, [sp, #16]
   20604:	mov	r1, #15
   20608:	str	r1, [r0]
   2060c:	mov	r7, #0
   20610:	b	20a38 <ftello64@plt+0xf1ac>
   20614:	ldr	r1, [sp, #16]
   20618:	cmp	r0, #2
   2061c:	mov	r0, #10
   20620:	movweq	r0, #9
   20624:	str	r0, [r1]
   20628:	b	1ff20 <ftello64@plt+0xe694>
   2062c:	ldr	ip, [sp, #44]	; 0x2c
   20630:	b	1ff20 <ftello64@plt+0xe694>
   20634:	mov	r0, #996	; 0x3e4
   20638:	bl	2c294 <ftello64@plt+0x1aa08>
   2063c:	cmp	r0, #0
   20640:	beq	20694 <ftello64@plt+0xee08>
   20644:	ldr	lr, [sp, #20]
   20648:	ldr	ip, [sp, #44]	; 0x2c
   2064c:	ldr	r1, [lr]
   20650:	str	r1, [r0]
   20654:	mov	r1, #0
   20658:	str	r0, [lr]
   2065c:	str	r1, [r8]
   20660:	b	206c8 <ftello64@plt+0xee3c>
   20664:	mov	r0, #996	; 0x3e4
   20668:	bl	2c294 <ftello64@plt+0x1aa08>
   2066c:	ldr	lr, [sp, #20]
   20670:	ldr	ip, [sp, #44]	; 0x2c
   20674:	cmp	r0, #0
   20678:	beq	20a20 <ftello64@plt+0xf194>
   2067c:	ldr	r1, [lr]
   20680:	str	r1, [r0]
   20684:	mov	r1, #0
   20688:	str	r0, [lr]
   2068c:	str	r1, [r8]
   20690:	b	20810 <ftello64@plt+0xef84>
   20694:	mov	sl, #0
   20698:	str	sl, [fp, #-80]	; 0xffffffb0
   2069c:	b	206a8 <ftello64@plt+0xee1c>
   206a0:	mov	sl, #0
   206a4:	str	sl, [r6]
   206a8:	ldr	ip, [sp, #44]	; 0x2c
   206ac:	ldr	lr, [sp, #20]
   206b0:	b	20800 <ftello64@plt+0xef74>
   206b4:	ldr	r1, [r8]
   206b8:	str	r0, [sp, #52]	; 0x34
   206bc:	cmp	r1, #31
   206c0:	beq	20634 <ftello64@plt+0xeda8>
   206c4:	ldr	r0, [lr]
   206c8:	add	r3, r1, #1
   206cc:	add	r7, r0, r1, lsl #5
   206d0:	add	r2, sl, #20
   206d4:	sub	r6, fp, #80	; 0x50
   206d8:	str	r3, [r8]
   206dc:	str	r4, [r7, #4]!
   206e0:	str	r4, [r7, #4]
   206e4:	str	r4, [r7, #8]
   206e8:	ldm	r2, {r0, r1}
   206ec:	mvn	r2, #0
   206f0:	str	r4, [r7, #12]
   206f4:	str	r4, [r7, #16]
   206f8:	str	r2, [r7, #28]
   206fc:	str	r0, [r7, #20]
   20700:	bic	r0, r1, #786432	; 0xc0000
   20704:	str	r0, [r7, #24]
   20708:	mov	r0, r7
   2070c:	str	r7, [fp, #-80]	; 0xffffffb0
   20710:	b	20754 <ftello64@plt+0xeec8>
   20714:	add	r3, r1, #1
   20718:	add	r0, r0, r1, lsl #5
   2071c:	add	r2, sl, #20
   20720:	str	r3, [r8]
   20724:	str	r4, [r0, #4]!
   20728:	mvn	r3, #0
   2072c:	str	r4, [r0, #4]
   20730:	str	r4, [r0, #8]
   20734:	ldm	r2, {r1, r2}
   20738:	str	r4, [r0, #12]
   2073c:	str	r4, [r0, #16]
   20740:	str	r3, [r0, #28]
   20744:	str	r1, [r0, #20]
   20748:	bic	r1, r2, #786432	; 0xc0000
   2074c:	str	r1, [r0, #24]
   20750:	str	r0, [r6]
   20754:	str	r5, [r0]
   20758:	ldr	r0, [r6]
   2075c:	ldr	r1, [r0, #24]
   20760:	orr	r1, r1, #262144	; 0x40000
   20764:	str	r1, [r0, #24]
   20768:	ldr	r0, [sl, #4]
   2076c:	ldr	r5, [r6]
   20770:	cmp	r0, #0
   20774:	beq	20784 <ftello64@plt+0xeef8>
   20778:	add	r6, r5, #4
   2077c:	mov	sl, r0
   20780:	b	207b8 <ftello64@plt+0xef2c>
   20784:	mov	r1, #0
   20788:	mov	r0, sl
   2078c:	ldr	sl, [sl, #8]
   20790:	cmp	sl, r1
   20794:	cmpne	sl, #0
   20798:	bne	207b4 <ftello64@plt+0xef28>
   2079c:	ldr	sl, [r0]
   207a0:	ldr	r5, [r5]
   207a4:	mov	r1, r0
   207a8:	cmp	sl, #0
   207ac:	bne	20788 <ftello64@plt+0xeefc>
   207b0:	b	207fc <ftello64@plt+0xef70>
   207b4:	add	r6, r5, #8
   207b8:	ldr	r1, [r8]
   207bc:	cmp	r1, #31
   207c0:	beq	207cc <ftello64@plt+0xef40>
   207c4:	ldr	r0, [lr]
   207c8:	b	20714 <ftello64@plt+0xee88>
   207cc:	mov	r0, #996	; 0x3e4
   207d0:	bl	2c294 <ftello64@plt+0x1aa08>
   207d4:	cmp	r0, #0
   207d8:	beq	206a0 <ftello64@plt+0xee14>
   207dc:	ldr	lr, [sp, #20]
   207e0:	ldr	ip, [sp, #44]	; 0x2c
   207e4:	ldr	r1, [lr]
   207e8:	str	r1, [r0]
   207ec:	mov	r1, #0
   207f0:	str	r0, [lr]
   207f4:	str	r1, [r8]
   207f8:	b	20714 <ftello64@plt+0xee88>
   207fc:	mov	sl, r7
   20800:	ldr	r1, [r8]
   20804:	cmp	r1, #31
   20808:	beq	20664 <ftello64@plt+0xedd8>
   2080c:	ldr	r0, [lr]
   20810:	add	r2, r1, #1
   20814:	add	r1, r0, r1, lsl #5
   20818:	mov	r0, #16
   2081c:	cmp	sl, #0
   20820:	str	r2, [r8]
   20824:	str	r4, [r1, #4]!
   20828:	stmib	r1, {r9, sl}
   2082c:	str	r4, [r1, #12]
   20830:	str	r4, [r1, #16]
   20834:	str	r4, [r1, #20]
   20838:	str	r0, [r1, #24]
   2083c:	mvn	r0, #0
   20840:	str	r0, [r1, #28]
   20844:	str	r1, [r9]
   20848:	beq	20a20 <ftello64@plt+0xf194>
   2084c:	mov	r5, r1
   20850:	str	r1, [sl]
   20854:	ldr	r2, [sp, #52]	; 0x34
   20858:	ldr	r1, [sp, #8]
   2085c:	mov	r9, r5
   20860:	add	r0, r2, #1
   20864:	cmp	r2, r1
   20868:	blt	206b4 <ftello64@plt+0xee28>
   2086c:	ldr	r1, [sp, #48]	; 0x30
   20870:	ldr	r2, [sp, #8]
   20874:	mov	r0, #0
   20878:	cmp	r2, r1
   2087c:	bne	2088c <ftello64@plt+0xf000>
   20880:	ldr	r6, [sp, #24]
   20884:	mov	r7, r5
   20888:	b	20a58 <ftello64@plt+0xf1cc>
   2088c:	mov	r9, sl
   20890:	ldr	r1, [r8]
   20894:	str	r5, [sp, #32]
   20898:	ldr	r6, [r9], #20
   2089c:	cmp	r1, #31
   208a0:	beq	209e0 <ftello64@plt+0xf154>
   208a4:	ldr	r0, [lr]
   208a8:	add	r2, r1, #1
   208ac:	add	r7, r0, r1, lsl #5
   208b0:	str	r2, [r8]
   208b4:	str	r4, [r7, #4]!
   208b8:	mvn	r2, #0
   208bc:	str	r4, [r7, #4]
   208c0:	str	r4, [r7, #8]
   208c4:	ldm	r9, {r0, r1}
   208c8:	str	r4, [r7, #12]
   208cc:	str	r4, [r7, #16]
   208d0:	str	r2, [r7, #28]
   208d4:	sub	r9, fp, #80	; 0x50
   208d8:	str	r0, [r7, #20]
   208dc:	bic	r0, r1, #786432	; 0xc0000
   208e0:	str	r0, [r7, #24]
   208e4:	mov	r0, r7
   208e8:	str	r7, [fp, #-80]	; 0xffffffb0
   208ec:	b	20930 <ftello64@plt+0xf0a4>
   208f0:	add	r3, r1, #1
   208f4:	add	r0, r0, r1, lsl #5
   208f8:	add	r2, sl, #20
   208fc:	str	r3, [r8]
   20900:	str	r4, [r0, #4]!
   20904:	mvn	r3, #0
   20908:	str	r4, [r0, #4]
   2090c:	str	r4, [r0, #8]
   20910:	ldm	r2, {r1, r2}
   20914:	str	r4, [r0, #12]
   20918:	str	r4, [r0, #16]
   2091c:	str	r3, [r0, #28]
   20920:	str	r1, [r0, #20]
   20924:	bic	r1, r2, #786432	; 0xc0000
   20928:	str	r1, [r0, #24]
   2092c:	str	r0, [r9]
   20930:	str	r6, [r0]
   20934:	ldr	r0, [r9]
   20938:	ldr	r1, [r0, #24]
   2093c:	orr	r1, r1, #262144	; 0x40000
   20940:	str	r1, [r0, #24]
   20944:	ldr	r0, [sl, #4]
   20948:	ldr	r6, [r9]
   2094c:	cmp	r0, #0
   20950:	beq	20960 <ftello64@plt+0xf0d4>
   20954:	add	r9, r6, #4
   20958:	mov	sl, r0
   2095c:	b	2099c <ftello64@plt+0xf110>
   20960:	ldr	r5, [sp, #48]	; 0x30
   20964:	ldr	r9, [sp, #8]
   20968:	mov	r1, #0
   2096c:	mov	r0, sl
   20970:	ldr	sl, [sl, #8]
   20974:	cmp	sl, r1
   20978:	cmpne	sl, #0
   2097c:	bne	20998 <ftello64@plt+0xf10c>
   20980:	ldr	sl, [r0]
   20984:	ldr	r6, [r6]
   20988:	mov	r1, r0
   2098c:	cmp	sl, #0
   20990:	bne	2096c <ftello64@plt+0xf0e0>
   20994:	b	200b8 <ftello64@plt+0xe82c>
   20998:	add	r9, r6, #8
   2099c:	ldr	r1, [r8]
   209a0:	cmp	r1, #31
   209a4:	beq	209b0 <ftello64@plt+0xf124>
   209a8:	ldr	r0, [lr]
   209ac:	b	208f0 <ftello64@plt+0xf064>
   209b0:	mov	r0, #996	; 0x3e4
   209b4:	bl	2c294 <ftello64@plt+0x1aa08>
   209b8:	cmp	r0, #0
   209bc:	beq	20a18 <ftello64@plt+0xf18c>
   209c0:	ldr	lr, [sp, #20]
   209c4:	ldr	ip, [sp, #44]	; 0x2c
   209c8:	ldr	r1, [lr]
   209cc:	str	r1, [r0]
   209d0:	mov	r1, #0
   209d4:	str	r0, [lr]
   209d8:	str	r1, [r8]
   209dc:	b	208f0 <ftello64@plt+0xf064>
   209e0:	mov	r0, #996	; 0x3e4
   209e4:	bl	2c294 <ftello64@plt+0x1aa08>
   209e8:	cmp	r0, #0
   209ec:	beq	20a10 <ftello64@plt+0xf184>
   209f0:	ldr	lr, [sp, #20]
   209f4:	ldr	ip, [sp, #44]	; 0x2c
   209f8:	ldr	r1, [lr]
   209fc:	str	r1, [r0]
   20a00:	mov	r1, #0
   20a04:	str	r0, [lr]
   20a08:	str	r1, [r8]
   20a0c:	b	208a8 <ftello64@plt+0xf01c>
   20a10:	str	r4, [fp, #-80]	; 0xffffffb0
   20a14:	b	20a1c <ftello64@plt+0xf190>
   20a18:	str	r4, [r9]
   20a1c:	ldr	ip, [sp, #44]	; 0x2c
   20a20:	ldr	r0, [sp, #16]
   20a24:	ldr	r6, [sp, #24]
   20a28:	ldr	sl, [sp, #36]	; 0x24
   20a2c:	mov	r1, #12
   20a30:	mov	r7, #0
   20a34:	str	r1, [r0]
   20a38:	clz	r0, r7
   20a3c:	cmp	r7, #0
   20a40:	lsr	r0, r0, #5
   20a44:	bne	20a58 <ftello64@plt+0xf1cc>
   20a48:	ldr	r1, [sp, #16]
   20a4c:	ldr	r1, [r1]
   20a50:	cmp	r1, #0
   20a54:	bne	20b40 <ftello64@plt+0xf2b4>
   20a58:	ldr	r1, [sp, #28]
   20a5c:	cmp	r1, #0
   20a60:	beq	1fe10 <ftello64@plt+0xe584>
   20a64:	ldrb	r1, [ip, #4]
   20a68:	cmp	r1, #23
   20a6c:	cmpne	r1, #11
   20a70:	bne	1fe10 <ftello64@plt+0xe584>
   20a74:	ldr	r8, [sp, #16]
   20a78:	movw	r6, #255	; 0xff
   20a7c:	cmp	r0, #0
   20a80:	movt	r6, #4
   20a84:	bne	20b1c <ftello64@plt+0xf290>
   20a88:	mov	r5, r7
   20a8c:	ldr	r7, [r7, #4]
   20a90:	cmp	r7, #0
   20a94:	bne	20a88 <ftello64@plt+0xf1fc>
   20a98:	ldr	r7, [r5, #8]
   20a9c:	cmp	r7, #0
   20aa0:	bne	20a88 <ftello64@plt+0xf1fc>
   20aa4:	ldr	r0, [r5, #24]
   20aa8:	and	r0, r0, r6
   20aac:	cmp	r0, #3
   20ab0:	beq	20ae8 <ftello64@plt+0xf25c>
   20ab4:	cmp	r0, #6
   20ab8:	bne	20af0 <ftello64@plt+0xf264>
   20abc:	ldr	r4, [r5, #20]
   20ac0:	ldr	r0, [r4]
   20ac4:	bl	15c2c <ftello64@plt+0x43a0>
   20ac8:	ldr	r0, [r4, #4]
   20acc:	bl	15c2c <ftello64@plt+0x43a0>
   20ad0:	ldr	r0, [r4, #8]
   20ad4:	bl	15c2c <ftello64@plt+0x43a0>
   20ad8:	ldr	r0, [r4, #12]
   20adc:	bl	15c2c <ftello64@plt+0x43a0>
   20ae0:	mov	r0, r4
   20ae4:	b	20aec <ftello64@plt+0xf260>
   20ae8:	ldr	r0, [r5, #20]
   20aec:	bl	15c2c <ftello64@plt+0x43a0>
   20af0:	ldr	r0, [r5]
   20af4:	cmp	r0, #0
   20af8:	beq	20b1c <ftello64@plt+0xf290>
   20afc:	ldr	r7, [r0, #8]
   20b00:	cmp	r7, r5
   20b04:	mov	r5, r0
   20b08:	beq	20aa4 <ftello64@plt+0xf218>
   20b0c:	cmp	r7, #0
   20b10:	mov	r5, r0
   20b14:	beq	20aa4 <ftello64@plt+0xf218>
   20b18:	b	20a88 <ftello64@plt+0xf1fc>
   20b1c:	mov	r0, #13
   20b20:	mov	sl, #0
   20b24:	str	r0, [r8]
   20b28:	mov	r0, sl
   20b2c:	sub	sp, fp, #28
   20b30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20b34:	mov	r7, r4
   20b38:	mov	r6, r9
   20b3c:	b	1fdc4 <ftello64@plt+0xe538>
   20b40:	cmp	sl, #0
   20b44:	beq	1f088 <ftello64@plt+0xd7fc>
   20b48:	movw	r6, #255	; 0xff
   20b4c:	movt	r6, #4
   20b50:	mov	r5, sl
   20b54:	ldr	sl, [sl, #4]
   20b58:	cmp	sl, #0
   20b5c:	bne	20b50 <ftello64@plt+0xf2c4>
   20b60:	ldr	sl, [r5, #8]
   20b64:	cmp	sl, #0
   20b68:	bne	20b50 <ftello64@plt+0xf2c4>
   20b6c:	ldr	r0, [r5, #24]
   20b70:	and	r0, r0, r6
   20b74:	cmp	r0, #3
   20b78:	beq	20bb0 <ftello64@plt+0xf324>
   20b7c:	cmp	r0, #6
   20b80:	bne	20bb8 <ftello64@plt+0xf32c>
   20b84:	ldr	r4, [r5, #20]
   20b88:	ldr	r0, [r4]
   20b8c:	bl	15c2c <ftello64@plt+0x43a0>
   20b90:	ldr	r0, [r4, #4]
   20b94:	bl	15c2c <ftello64@plt+0x43a0>
   20b98:	ldr	r0, [r4, #8]
   20b9c:	bl	15c2c <ftello64@plt+0x43a0>
   20ba0:	ldr	r0, [r4, #12]
   20ba4:	bl	15c2c <ftello64@plt+0x43a0>
   20ba8:	mov	r0, r4
   20bac:	b	20bb4 <ftello64@plt+0xf328>
   20bb0:	ldr	r0, [r5, #20]
   20bb4:	bl	15c2c <ftello64@plt+0x43a0>
   20bb8:	ldr	r0, [r5]
   20bbc:	cmp	r0, #0
   20bc0:	beq	1f088 <ftello64@plt+0xd7fc>
   20bc4:	ldr	sl, [r0, #8]
   20bc8:	cmp	sl, r5
   20bcc:	mov	r5, r0
   20bd0:	beq	20b6c <ftello64@plt+0xf2e0>
   20bd4:	cmp	sl, #0
   20bd8:	mov	r5, r0
   20bdc:	beq	20b6c <ftello64@plt+0xf2e0>
   20be0:	b	20b50 <ftello64@plt+0xf2c4>
   20be4:	cmp	r0, #2
   20be8:	blt	20c04 <ftello64@plt+0xf378>
   20bec:	ldr	r0, [sl, #36]	; 0x24
   20bf0:	cmp	r0, #0
   20bf4:	bne	1fa6c <ftello64@plt+0xe1e0>
   20bf8:	ldrb	r0, [sl, #16]
   20bfc:	tst	r0, #1
   20c00:	bne	1fa6c <ftello64@plt+0xe1e0>
   20c04:	ldr	r0, [sl]
   20c08:	bl	15c2c <ftello64@plt+0x43a0>
   20c0c:	ldr	r0, [sl, #4]
   20c10:	bl	15c2c <ftello64@plt+0x43a0>
   20c14:	ldr	r0, [sl, #8]
   20c18:	bl	15c2c <ftello64@plt+0x43a0>
   20c1c:	ldr	r0, [sl, #12]
   20c20:	bl	15c2c <ftello64@plt+0x43a0>
   20c24:	mov	r0, sl
   20c28:	bl	15c2c <ftello64@plt+0x43a0>
   20c2c:	ldr	r1, [r8, #64]	; 0x40
   20c30:	cmp	r1, #31
   20c34:	beq	21110 <ftello64@plt+0xf884>
   20c38:	ldr	r0, [r8, #56]	; 0x38
   20c3c:	add	r2, r1, #1
   20c40:	add	r0, r0, r1, lsl #5
   20c44:	ldr	lr, [sp, #44]	; 0x2c
   20c48:	mov	r1, #3
   20c4c:	vmov.i32	q8, #0	; 0x00000000
   20c50:	str	r2, [r8, #64]	; 0x40
   20c54:	mov	r2, #0
   20c58:	add	r7, r0, #4
   20c5c:	str	r2, [r0, #20]
   20c60:	str	r4, [r0, #24]
   20c64:	str	r1, [r0, #28]
   20c68:	mov	r0, #28
   20c6c:	mov	r1, r7
   20c70:	vst1.32	{d16-d17}, [r1], r0
   20c74:	mvn	r0, #0
   20c78:	str	r0, [r1]
   20c7c:	b	1fdc4 <ftello64@plt+0xe538>
   20c80:	mov	r0, #996	; 0x3e4
   20c84:	bl	2c294 <ftello64@plt+0x1aa08>
   20c88:	cmp	r0, #0
   20c8c:	beq	20f84 <ftello64@plt+0xf6f8>
   20c90:	ldr	r1, [r8, #56]	; 0x38
   20c94:	ldr	lr, [sp, #44]	; 0x2c
   20c98:	str	r1, [r0]
   20c9c:	mov	r1, #0
   20ca0:	str	r1, [r8, #64]	; 0x40
   20ca4:	str	r0, [r8, #56]	; 0x38
   20ca8:	b	1eed8 <ftello64@plt+0xd64c>
   20cac:	mov	r9, r0
   20cb0:	b	20d6c <ftello64@plt+0xf4e0>
   20cb4:	mov	r9, #7
   20cb8:	b	20d6c <ftello64@plt+0xf4e0>
   20cbc:	mov	r0, #2
   20cc0:	b	21148 <ftello64@plt+0xf8bc>
   20cc4:	mov	r0, #6
   20cc8:	b	1fcc8 <ftello64@plt+0xe43c>
   20ccc:	mov	r0, #996	; 0x3e4
   20cd0:	bl	2c294 <ftello64@plt+0x1aa08>
   20cd4:	cmp	r0, #0
   20cd8:	beq	20f84 <ftello64@plt+0xf6f8>
   20cdc:	ldr	r1, [r8, #56]	; 0x38
   20ce0:	ldr	lr, [sp, #44]	; 0x2c
   20ce4:	str	r1, [r0]
   20ce8:	mov	r1, #0
   20cec:	str	r1, [r8, #64]	; 0x40
   20cf0:	str	r0, [r8, #56]	; 0x38
   20cf4:	b	1efb0 <ftello64@plt+0xd724>
   20cf8:	mov	r0, #996	; 0x3e4
   20cfc:	bl	2c294 <ftello64@plt+0x1aa08>
   20d00:	cmp	r0, #0
   20d04:	beq	20f84 <ftello64@plt+0xf6f8>
   20d08:	ldr	r1, [r8, #56]	; 0x38
   20d0c:	ldr	r3, [sp, #24]
   20d10:	ldr	lr, [sp, #44]	; 0x2c
   20d14:	str	r1, [r0]
   20d18:	mov	r1, #0
   20d1c:	str	r1, [r8, #64]	; 0x40
   20d20:	str	r0, [r8, #56]	; 0x38
   20d24:	b	1f16c <ftello64@plt+0xd8e0>
   20d28:	mov	r0, r4
   20d2c:	bl	15c2c <ftello64@plt+0x43a0>
   20d30:	mov	r0, r5
   20d34:	bl	15c2c <ftello64@plt+0x43a0>
   20d38:	b	1fcc4 <ftello64@plt+0xe438>
   20d3c:	mov	r0, #996	; 0x3e4
   20d40:	bl	2c294 <ftello64@plt+0x1aa08>
   20d44:	cmp	r0, #0
   20d48:	beq	20f84 <ftello64@plt+0xf6f8>
   20d4c:	ldr	r1, [r8, #56]	; 0x38
   20d50:	ldr	lr, [sp, #44]	; 0x2c
   20d54:	str	r1, [r0]
   20d58:	mov	r1, #0
   20d5c:	str	r1, [r8, #64]	; 0x40
   20d60:	str	r0, [r8, #56]	; 0x38
   20d64:	b	1ef54 <ftello64@plt+0xd6c8>
   20d68:	mov	r9, #3
   20d6c:	ldr	r0, [sp, #16]
   20d70:	ldr	r4, [sp, #52]	; 0x34
   20d74:	ldr	sl, [sp, #48]	; 0x30
   20d78:	str	r9, [r0]
   20d7c:	ldr	r6, [sp, #40]	; 0x28
   20d80:	mov	r0, r4
   20d84:	bl	15c2c <ftello64@plt+0x43a0>
   20d88:	ldr	r0, [sl]
   20d8c:	bl	15c2c <ftello64@plt+0x43a0>
   20d90:	ldr	r0, [sl, #4]
   20d94:	bl	15c2c <ftello64@plt+0x43a0>
   20d98:	ldr	r0, [sl, #8]
   20d9c:	bl	15c2c <ftello64@plt+0x43a0>
   20da0:	ldr	r0, [sl, #12]
   20da4:	bl	15c2c <ftello64@plt+0x43a0>
   20da8:	mov	r0, sl
   20dac:	bl	15c2c <ftello64@plt+0x43a0>
   20db0:	ldr	r0, [sp, #16]
   20db4:	mov	r7, #0
   20db8:	mov	sl, #0
   20dbc:	ldr	r0, [r0]
   20dc0:	b	1ee7c <ftello64@plt+0xd5f0>
   20dc4:	mov	r0, #996	; 0x3e4
   20dc8:	bl	2c294 <ftello64@plt+0x1aa08>
   20dcc:	cmp	r0, #0
   20dd0:	beq	21144 <ftello64@plt+0xf8b8>
   20dd4:	ldr	r1, [r8, #56]	; 0x38
   20dd8:	ldr	lr, [sp, #44]	; 0x2c
   20ddc:	str	r1, [r0]
   20de0:	mov	r1, #0
   20de4:	str	r1, [r8, #64]	; 0x40
   20de8:	str	r0, [r8, #56]	; 0x38
   20dec:	b	1fa88 <ftello64@plt+0xe1fc>
   20df0:	mov	r0, #996	; 0x3e4
   20df4:	bl	2c294 <ftello64@plt+0x1aa08>
   20df8:	cmp	r0, #0
   20dfc:	beq	21144 <ftello64@plt+0xf8b8>
   20e00:	ldr	r1, [r8, #56]	; 0x38
   20e04:	ldr	lr, [sp, #44]	; 0x2c
   20e08:	str	r1, [r0]
   20e0c:	mov	r1, #0
   20e10:	str	r1, [r8, #64]	; 0x40
   20e14:	str	r0, [r8, #56]	; 0x38
   20e18:	b	1fb34 <ftello64@plt+0xe2a8>
   20e1c:	mov	r0, #996	; 0x3e4
   20e20:	bl	2c294 <ftello64@plt+0x1aa08>
   20e24:	cmp	r0, #0
   20e28:	beq	21144 <ftello64@plt+0xf8b8>
   20e2c:	ldr	r1, [r8, #56]	; 0x38
   20e30:	ldr	lr, [sp, #44]	; 0x2c
   20e34:	str	r1, [r0]
   20e38:	mov	r1, #0
   20e3c:	str	r1, [r8, #64]	; 0x40
   20e40:	str	r0, [r8, #56]	; 0x38
   20e44:	b	1fb80 <ftello64@plt+0xe2f4>
   20e48:	mov	r0, #996	; 0x3e4
   20e4c:	bl	2c294 <ftello64@plt+0x1aa08>
   20e50:	cmp	r0, #0
   20e54:	beq	20f84 <ftello64@plt+0xf6f8>
   20e58:	ldr	r1, [r8, #56]	; 0x38
   20e5c:	ldr	lr, [sp, #44]	; 0x2c
   20e60:	mov	r6, sl
   20e64:	str	r1, [r0]
   20e68:	mov	r1, #0
   20e6c:	str	r1, [r8, #64]	; 0x40
   20e70:	str	r0, [r8, #56]	; 0x38
   20e74:	b	1fd80 <ftello64@plt+0xe4f4>
   20e78:	mov	r0, r4
   20e7c:	bl	15c2c <ftello64@plt+0x43a0>
   20e80:	ldr	lr, [sp, #44]	; 0x2c
   20e84:	mov	r7, r9
   20e88:	b	1fdc4 <ftello64@plt+0xe538>
   20e8c:	mov	r0, #996	; 0x3e4
   20e90:	bl	2c294 <ftello64@plt+0x1aa08>
   20e94:	cmp	r0, #0
   20e98:	beq	2102c <ftello64@plt+0xf7a0>
   20e9c:	ldr	r1, [r8, #56]	; 0x38
   20ea0:	ldr	r7, [sp, #24]
   20ea4:	ldr	lr, [sp, #44]	; 0x2c
   20ea8:	mov	sl, #0
   20eac:	str	r1, [r0]
   20eb0:	mov	r1, #0
   20eb4:	str	r1, [r8, #64]	; 0x40
   20eb8:	str	r0, [r8, #56]	; 0x38
   20ebc:	b	1fc30 <ftello64@plt+0xe3a4>
   20ec0:	mov	r0, #996	; 0x3e4
   20ec4:	bl	2c294 <ftello64@plt+0x1aa08>
   20ec8:	ldr	lr, [sp, #44]	; 0x2c
   20ecc:	cmp	r0, #0
   20ed0:	beq	1fcc4 <ftello64@plt+0xe438>
   20ed4:	ldr	r1, [r8, #56]	; 0x38
   20ed8:	str	r1, [r0]
   20edc:	mov	r1, #0
   20ee0:	str	r1, [r8, #64]	; 0x40
   20ee4:	str	r0, [r8, #56]	; 0x38
   20ee8:	b	1fc7c <ftello64@plt+0xe3f0>
   20eec:	mov	r0, #996	; 0x3e4
   20ef0:	bl	2c294 <ftello64@plt+0x1aa08>
   20ef4:	cmp	r0, #0
   20ef8:	beq	210ec <ftello64@plt+0xf860>
   20efc:	ldr	r1, [r8, #56]	; 0x38
   20f00:	ldr	r7, [sp, #24]
   20f04:	ldr	lr, [sp, #44]	; 0x2c
   20f08:	mov	sl, #0
   20f0c:	str	r1, [r0]
   20f10:	mov	r1, #0
   20f14:	str	r1, [r8, #64]	; 0x40
   20f18:	str	r0, [r8, #56]	; 0x38
   20f1c:	b	1f114 <ftello64@plt+0xd888>
   20f20:	mov	r0, #996	; 0x3e4
   20f24:	bl	2c294 <ftello64@plt+0x1aa08>
   20f28:	cmp	r0, #0
   20f2c:	beq	210f8 <ftello64@plt+0xf86c>
   20f30:	ldr	r1, [r8, #56]	; 0x38
   20f34:	ldr	r7, [sp, #24]
   20f38:	ldr	lr, [sp, #44]	; 0x2c
   20f3c:	mov	sl, #0
   20f40:	str	r1, [r0]
   20f44:	mov	r1, #0
   20f48:	str	r1, [r8, #64]	; 0x40
   20f4c:	str	r0, [r8, #56]	; 0x38
   20f50:	b	1fbd8 <ftello64@plt+0xe34c>
   20f54:	mov	r0, #996	; 0x3e4
   20f58:	bl	2c294 <ftello64@plt+0x1aa08>
   20f5c:	cmp	r0, #0
   20f60:	beq	20f84 <ftello64@plt+0xf6f8>
   20f64:	ldr	r1, [r8, #56]	; 0x38
   20f68:	ldr	r7, [sp, #24]
   20f6c:	ldr	lr, [sp, #44]	; 0x2c
   20f70:	str	r1, [r0]
   20f74:	mov	r1, #0
   20f78:	str	r1, [r8, #64]	; 0x40
   20f7c:	str	r0, [r8, #56]	; 0x38
   20f80:	b	1fce8 <ftello64@plt+0xe45c>
   20f84:	mov	r0, #12
   20f88:	ldr	r1, [sp, #16]
   20f8c:	mov	sl, #0
   20f90:	str	r0, [r1]
   20f94:	b	20b28 <ftello64@plt+0xf29c>
   20f98:	mov	r4, #0
   20f9c:	mov	r9, #0
   20fa0:	b	20fac <ftello64@plt+0xf720>
   20fa4:	mov	r9, #4
   20fa8:	mov	r4, #128	; 0x80
   20fac:	bl	116f4 <__ctype_b_loc@plt>
   20fb0:	ldr	r0, [r0]
   20fb4:	ldr	r7, [sp, #24]
   20fb8:	ldr	lr, [sp, #44]	; 0x2c
   20fbc:	mov	r1, #1
   20fc0:	mov	sl, #0
   20fc4:	add	r5, r0, r4, lsl #1
   20fc8:	add	r0, r8, r9, lsl #2
   20fcc:	mov	ip, r6
   20fd0:	mov	r3, #0
   20fd4:	add	r2, r0, #96	; 0x60
   20fd8:	mov	r0, r5
   20fdc:	add	r6, r4, r3
   20fe0:	cmp	r6, #95	; 0x5f
   20fe4:	beq	20ff4 <ftello64@plt+0xf768>
   20fe8:	ldrh	r6, [r0]
   20fec:	ands	r6, r6, #8
   20ff0:	beq	21000 <ftello64@plt+0xf774>
   20ff4:	ldr	r6, [r2]
   20ff8:	orr	r6, r6, r1, lsl r3
   20ffc:	str	r6, [r2]
   21000:	add	r3, r3, #1
   21004:	add	r0, r0, #2
   21008:	cmp	r3, #32
   2100c:	bne	20fdc <ftello64@plt+0xf750>
   21010:	add	r9, r9, #1
   21014:	add	r5, r5, #64	; 0x40
   21018:	add	r4, r4, #32
   2101c:	mov	r6, ip
   21020:	cmp	r9, #8
   21024:	bne	20fc8 <ftello64@plt+0xf73c>
   21028:	b	1f0e4 <ftello64@plt+0xd858>
   2102c:	ldr	r7, [sp, #24]
   21030:	ldr	lr, [sp, #44]	; 0x2c
   21034:	mov	r6, #0
   21038:	mov	sl, #0
   2103c:	b	1fc6c <ftello64@plt+0xe3e0>
   21040:	cmp	r9, #0
   21044:	beq	210e4 <ftello64@plt+0xf858>
   21048:	movw	r5, #255	; 0xff
   2104c:	movt	r5, #4
   21050:	mov	r6, r9
   21054:	ldr	r9, [r9, #4]
   21058:	cmp	r9, #0
   2105c:	bne	21050 <ftello64@plt+0xf7c4>
   21060:	ldr	r9, [r6, #8]
   21064:	cmp	r9, #0
   21068:	bne	21050 <ftello64@plt+0xf7c4>
   2106c:	ldr	r0, [r6, #24]
   21070:	and	r0, r0, r5
   21074:	cmp	r0, #3
   21078:	beq	210b0 <ftello64@plt+0xf824>
   2107c:	cmp	r0, #6
   21080:	bne	210b8 <ftello64@plt+0xf82c>
   21084:	ldr	r4, [r6, #20]
   21088:	ldr	r0, [r4]
   2108c:	bl	15c2c <ftello64@plt+0x43a0>
   21090:	ldr	r0, [r4, #4]
   21094:	bl	15c2c <ftello64@plt+0x43a0>
   21098:	ldr	r0, [r4, #8]
   2109c:	bl	15c2c <ftello64@plt+0x43a0>
   210a0:	ldr	r0, [r4, #12]
   210a4:	bl	15c2c <ftello64@plt+0x43a0>
   210a8:	mov	r0, r4
   210ac:	b	210b4 <ftello64@plt+0xf828>
   210b0:	ldr	r0, [r6, #20]
   210b4:	bl	15c2c <ftello64@plt+0x43a0>
   210b8:	ldr	r0, [r6]
   210bc:	cmp	r0, #0
   210c0:	beq	210e4 <ftello64@plt+0xf858>
   210c4:	ldr	r9, [r0, #8]
   210c8:	cmp	r9, r6
   210cc:	mov	r6, r0
   210d0:	beq	2106c <ftello64@plt+0xf7e0>
   210d4:	cmp	r9, #0
   210d8:	mov	r6, r0
   210dc:	beq	2106c <ftello64@plt+0xf7e0>
   210e0:	b	21050 <ftello64@plt+0xf7c4>
   210e4:	mov	r0, #8
   210e8:	b	20f88 <ftello64@plt+0xf6fc>
   210ec:	mov	r5, #0
   210f0:	mov	r0, #9
   210f4:	b	21100 <ftello64@plt+0xf874>
   210f8:	mov	r5, #0
   210fc:	mov	r0, #10
   21100:	ldr	r7, [sp, #24]
   21104:	ldr	lr, [sp, #44]	; 0x2c
   21108:	mov	sl, #0
   2110c:	b	1fc18 <ftello64@plt+0xe38c>
   21110:	mov	r0, #996	; 0x3e4
   21114:	bl	2c294 <ftello64@plt+0x1aa08>
   21118:	cmp	r0, #0
   2111c:	beq	21144 <ftello64@plt+0xf8b8>
   21120:	ldr	r1, [r8, #56]	; 0x38
   21124:	str	r1, [r0]
   21128:	mov	r1, #0
   2112c:	str	r1, [r8, #64]	; 0x40
   21130:	str	r0, [r8, #56]	; 0x38
   21134:	b	20c3c <ftello64@plt+0xf3b0>
   21138:	ldr	r6, [sp, #40]	; 0x28
   2113c:	ldr	r4, [sp, #52]	; 0x34
   21140:	ldr	sl, [sp, #48]	; 0x30
   21144:	mov	r0, #12
   21148:	ldr	r1, [sp, #16]
   2114c:	str	r0, [r1]
   21150:	b	20d80 <ftello64@plt+0xf4f4>
   21154:	mov	r0, r6
   21158:	bl	15c2c <ftello64@plt+0x43a0>
   2115c:	mov	r0, r9
   21160:	bl	15c2c <ftello64@plt+0x43a0>
   21164:	mov	r9, #12
   21168:	b	20d6c <ftello64@plt+0xf4e0>
   2116c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21170:	add	fp, sp, #28
   21174:	sub	sp, sp, #12
   21178:	mov	r9, r1
   2117c:	mov	r6, r0
   21180:	mov	r4, #0
   21184:	mov	r0, #32
   21188:	mov	r1, #1
   2118c:	mov	sl, r3
   21190:	mov	r5, r2
   21194:	str	r4, [sp, #8]
   21198:	bl	2c240 <ftello64@plt+0x1a9b4>
   2119c:	ldr	r1, [fp, #12]
   211a0:	cmp	r0, #0
   211a4:	beq	214f4 <ftello64@plt+0xfc68>
   211a8:	mov	r7, r0
   211ac:	mov	r0, #40	; 0x28
   211b0:	mov	r1, #1
   211b4:	bl	2c240 <ftello64@plt+0x1a9b4>
   211b8:	cmp	r0, #0
   211bc:	beq	21414 <ftello64@plt+0xfb88>
   211c0:	mov	r8, r0
   211c4:	ldrb	r0, [r0, #16]
   211c8:	ldr	r1, [fp, #8]
   211cc:	mov	r4, #0
   211d0:	add	r3, sp, #8
   211d4:	str	r5, [sp]
   211d8:	mov	r2, r8
   211dc:	str	r4, [sp, #4]
   211e0:	and	r0, r0, #254	; 0xfe
   211e4:	orr	r0, r0, r1
   211e8:	mov	r1, r7
   211ec:	strb	r0, [r8, #16]
   211f0:	mov	r0, r9
   211f4:	bl	21964 <ftello64@plt+0x100d8>
   211f8:	cmp	r0, #0
   211fc:	bne	21430 <ftello64@plt+0xfba4>
   21200:	ldrb	r0, [sl]
   21204:	cmp	r0, #0
   21208:	beq	21234 <ftello64@plt+0xf9a8>
   2120c:	add	r1, sl, #1
   21210:	mov	r2, #1
   21214:	ubfx	r3, r0, #5, #3
   21218:	and	r0, r0, #31
   2121c:	ldr	r5, [r7, r3, lsl #2]
   21220:	orr	r0, r5, r2, lsl r0
   21224:	str	r0, [r7, r3, lsl #2]
   21228:	ldrb	r0, [r1], #1
   2122c:	cmp	r0, #0
   21230:	bne	21214 <ftello64@plt+0xf988>
   21234:	ldr	r0, [fp, #8]
   21238:	cmp	r0, #0
   2123c:	beq	2125c <ftello64@plt+0xf9d0>
   21240:	vld1.32	{d16-d17}, [r7]
   21244:	mov	r0, r7
   21248:	vmvn	q8, q8
   2124c:	vst1.32	{d16-d17}, [r0]!
   21250:	vld1.32	{d16-d17}, [r0]
   21254:	vmvn	q8, q8
   21258:	vst1.32	{d16-d17}, [r0]
   2125c:	ldr	r0, [r6, #92]	; 0x5c
   21260:	cmp	r0, #2
   21264:	blt	212e0 <ftello64@plt+0xfa54>
   21268:	ldm	r7, {r0, r1, r2, ip}
   2126c:	ldr	r5, [r6, #60]	; 0x3c
   21270:	ldr	r3, [r5]
   21274:	and	r0, r0, r3
   21278:	str	r0, [r7]
   2127c:	ldr	r0, [r5, #4]
   21280:	and	r0, r1, r0
   21284:	str	r0, [r7, #4]
   21288:	ldr	r0, [r5, #8]
   2128c:	and	r0, r2, r0
   21290:	str	r0, [r7, #8]
   21294:	ldr	r0, [r5, #12]
   21298:	and	r0, ip, r0
   2129c:	str	r0, [r7, #12]
   212a0:	ldr	r0, [r7, #16]
   212a4:	ldr	r1, [r5, #16]
   212a8:	and	r0, r0, r1
   212ac:	str	r0, [r7, #16]
   212b0:	ldr	r0, [r5, #20]
   212b4:	ldr	r1, [r7, #20]
   212b8:	and	r0, r1, r0
   212bc:	str	r0, [r7, #20]
   212c0:	ldr	r0, [r5, #24]
   212c4:	ldr	r1, [r7, #24]
   212c8:	and	r0, r1, r0
   212cc:	str	r0, [r7, #24]
   212d0:	ldr	r0, [r5, #28]
   212d4:	ldr	r1, [r7, #28]
   212d8:	and	r0, r1, r0
   212dc:	str	r0, [r7, #28]
   212e0:	ldr	r1, [r6, #64]	; 0x40
   212e4:	cmp	r1, #31
   212e8:	beq	21470 <ftello64@plt+0xfbe4>
   212ec:	ldr	r0, [r6, #56]	; 0x38
   212f0:	add	r2, r1, #1
   212f4:	add	r0, r0, r1, lsl #5
   212f8:	mov	r1, #3
   212fc:	vmov.i32	q8, #0	; 0x00000000
   21300:	str	r2, [r6, #64]	; 0x40
   21304:	mov	r2, #0
   21308:	add	r5, r0, #4
   2130c:	str	r2, [r0, #20]
   21310:	str	r7, [r0, #24]
   21314:	str	r1, [r0, #28]
   21318:	mov	r0, #28
   2131c:	mov	r1, r5
   21320:	vst1.32	{d16-d17}, [r1], r0
   21324:	mvn	r0, #0
   21328:	str	r0, [r1]
   2132c:	ldr	r0, [r6, #92]	; 0x5c
   21330:	cmp	r0, #2
   21334:	blt	213dc <ftello64@plt+0xfb50>
   21338:	ldrb	r0, [r6, #88]	; 0x58
   2133c:	orr	r0, r0, #2
   21340:	strb	r0, [r6, #88]	; 0x58
   21344:	ldr	r1, [r6, #64]	; 0x40
   21348:	cmp	r1, #31
   2134c:	beq	21498 <ftello64@plt+0xfc0c>
   21350:	ldr	r0, [r6, #56]	; 0x38
   21354:	add	r0, r0, r1, lsl #5
   21358:	add	r2, r1, #1
   2135c:	mov	r1, #6
   21360:	mov	r4, #0
   21364:	vmov.i32	q8, #0	; 0x00000000
   21368:	add	r7, r0, #4
   2136c:	str	r2, [r6, #64]	; 0x40
   21370:	str	r4, [r0, #20]
   21374:	str	r8, [r0, #24]
   21378:	str	r1, [r0, #28]
   2137c:	mov	r0, #28
   21380:	mov	r1, r7
   21384:	vst1.32	{d16-d17}, [r1], r0
   21388:	mvn	r0, #0
   2138c:	str	r0, [r1]
   21390:	ldr	r1, [r6, #64]	; 0x40
   21394:	cmp	r1, #31
   21398:	beq	21500 <ftello64@plt+0xfc74>
   2139c:	ldr	r0, [r6, #56]	; 0x38
   213a0:	add	r2, r1, #1
   213a4:	add	r4, r0, r1, lsl #5
   213a8:	mov	r0, #0
   213ac:	mov	r1, #10
   213b0:	str	r2, [r6, #64]	; 0x40
   213b4:	str	r0, [r4, #4]!
   213b8:	mvn	r2, #0
   213bc:	add	r3, r4, #20
   213c0:	stmib	r4, {r5, r7}
   213c4:	str	r0, [r4, #12]
   213c8:	str	r0, [r4, #16]
   213cc:	stm	r3, {r0, r1, r2}
   213d0:	str	r4, [r5]
   213d4:	str	r4, [r7]
   213d8:	b	21408 <ftello64@plt+0xfb7c>
   213dc:	ldr	r0, [r8]
   213e0:	bl	15c2c <ftello64@plt+0x43a0>
   213e4:	ldr	r0, [r8, #4]
   213e8:	bl	15c2c <ftello64@plt+0x43a0>
   213ec:	ldr	r0, [r8, #8]
   213f0:	bl	15c2c <ftello64@plt+0x43a0>
   213f4:	ldr	r0, [r8, #12]
   213f8:	bl	15c2c <ftello64@plt+0x43a0>
   213fc:	mov	r0, r8
   21400:	bl	15c2c <ftello64@plt+0x43a0>
   21404:	mov	r4, r5
   21408:	mov	r0, r4
   2140c:	sub	sp, fp, #28
   21410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21414:	mov	r0, r7
   21418:	bl	15c2c <ftello64@plt+0x43a0>
   2141c:	ldr	r1, [fp, #12]
   21420:	mov	r0, #12
   21424:	mov	r4, #0
   21428:	str	r0, [r1]
   2142c:	b	21408 <ftello64@plt+0xfb7c>
   21430:	mov	r5, r0
   21434:	mov	r0, r7
   21438:	bl	15c2c <ftello64@plt+0x43a0>
   2143c:	ldr	r0, [r8]
   21440:	bl	15c2c <ftello64@plt+0x43a0>
   21444:	ldr	r0, [r8, #4]
   21448:	bl	15c2c <ftello64@plt+0x43a0>
   2144c:	ldr	r0, [r8, #8]
   21450:	bl	15c2c <ftello64@plt+0x43a0>
   21454:	ldr	r0, [r8, #12]
   21458:	bl	15c2c <ftello64@plt+0x43a0>
   2145c:	mov	r0, r8
   21460:	bl	15c2c <ftello64@plt+0x43a0>
   21464:	ldr	r0, [fp, #12]
   21468:	str	r5, [r0]
   2146c:	b	21408 <ftello64@plt+0xfb7c>
   21470:	mov	r0, #996	; 0x3e4
   21474:	bl	2c294 <ftello64@plt+0x1aa08>
   21478:	cmp	r0, #0
   2147c:	beq	214c0 <ftello64@plt+0xfc34>
   21480:	ldr	r1, [r6, #56]	; 0x38
   21484:	str	r1, [r0]
   21488:	mov	r1, #0
   2148c:	str	r1, [r6, #64]	; 0x40
   21490:	str	r0, [r6, #56]	; 0x38
   21494:	b	212f0 <ftello64@plt+0xfa64>
   21498:	mov	r0, #996	; 0x3e4
   2149c:	bl	2c294 <ftello64@plt+0x1aa08>
   214a0:	cmp	r0, #0
   214a4:	beq	214c0 <ftello64@plt+0xfc34>
   214a8:	ldr	r1, [r6, #56]	; 0x38
   214ac:	str	r1, [r0]
   214b0:	mov	r1, #0
   214b4:	str	r1, [r6, #64]	; 0x40
   214b8:	str	r0, [r6, #56]	; 0x38
   214bc:	b	21354 <ftello64@plt+0xfac8>
   214c0:	mov	r0, r7
   214c4:	bl	15c2c <ftello64@plt+0x43a0>
   214c8:	ldr	r0, [r8]
   214cc:	bl	15c2c <ftello64@plt+0x43a0>
   214d0:	ldr	r0, [r8, #4]
   214d4:	bl	15c2c <ftello64@plt+0x43a0>
   214d8:	ldr	r0, [r8, #8]
   214dc:	bl	15c2c <ftello64@plt+0x43a0>
   214e0:	ldr	r0, [r8, #12]
   214e4:	bl	15c2c <ftello64@plt+0x43a0>
   214e8:	mov	r0, r8
   214ec:	bl	15c2c <ftello64@plt+0x43a0>
   214f0:	ldr	r1, [fp, #12]
   214f4:	mov	r0, #12
   214f8:	str	r0, [r1]
   214fc:	b	21408 <ftello64@plt+0xfb7c>
   21500:	mov	r0, #996	; 0x3e4
   21504:	bl	2c294 <ftello64@plt+0x1aa08>
   21508:	cmp	r0, #0
   2150c:	beq	21408 <ftello64@plt+0xfb7c>
   21510:	ldr	r1, [r6, #56]	; 0x38
   21514:	str	r1, [r0]
   21518:	mov	r1, #0
   2151c:	str	r1, [r6, #64]	; 0x40
   21520:	str	r0, [r6, #56]	; 0x38
   21524:	b	213a0 <ftello64@plt+0xfb14>
   21528:	push	{fp, lr}
   2152c:	mov	fp, sp
   21530:	ldr	ip, [r1, #40]	; 0x28
   21534:	ldr	r3, [r1, #56]	; 0x38
   21538:	cmp	r3, ip
   2153c:	ble	215bc <ftello64@plt+0xfd30>
   21540:	ldr	r3, [r1, #4]
   21544:	ldrb	lr, [r3, ip]
   21548:	strb	lr, [r0]
   2154c:	ldr	r3, [r1, #80]	; 0x50
   21550:	cmp	r3, #2
   21554:	blt	21578 <ftello64@plt+0xfcec>
   21558:	ldr	r3, [r1, #28]
   2155c:	ldr	ip, [r1, #40]	; 0x28
   21560:	cmp	ip, r3
   21564:	beq	21578 <ftello64@plt+0xfcec>
   21568:	ldr	r3, [r1, #8]
   2156c:	ldr	r3, [r3, ip, lsl #2]
   21570:	cmn	r3, #1
   21574:	beq	2166c <ftello64@plt+0xfde0>
   21578:	tst	r2, #1
   2157c:	beq	215d0 <ftello64@plt+0xfd44>
   21580:	cmp	lr, #92	; 0x5c
   21584:	bne	215d0 <ftello64@plt+0xfd44>
   21588:	ldr	r2, [r1, #40]	; 0x28
   2158c:	ldr	r3, [r1, #48]	; 0x30
   21590:	add	r2, r2, #1
   21594:	cmp	r2, r3
   21598:	bge	2166c <ftello64@plt+0xfde0>
   2159c:	str	r2, [r1, #40]	; 0x28
   215a0:	ldr	r1, [r1, #4]
   215a4:	ldrb	r2, [r1, r2]
   215a8:	mov	r1, #1
   215ac:	strb	r1, [r0, #4]
   215b0:	strb	r2, [r0]
   215b4:	mov	r0, r1
   215b8:	pop	{fp, pc}
   215bc:	mov	r1, #2
   215c0:	strb	r1, [r0, #4]
   215c4:	mov	r1, #0
   215c8:	mov	r0, r1
   215cc:	pop	{fp, pc}
   215d0:	cmp	lr, #92	; 0x5c
   215d4:	bgt	21628 <ftello64@plt+0xfd9c>
   215d8:	cmp	lr, #45	; 0x2d
   215dc:	beq	21640 <ftello64@plt+0xfdb4>
   215e0:	cmp	lr, #91	; 0x5b
   215e4:	bne	2166c <ftello64@plt+0xfde0>
   215e8:	ldr	r3, [r1, #40]	; 0x28
   215ec:	ldr	ip, [r1, #48]	; 0x30
   215f0:	add	r3, r3, #1
   215f4:	cmp	r3, ip
   215f8:	bge	2165c <ftello64@plt+0xfdd0>
   215fc:	ldr	r1, [r1, #4]
   21600:	ldrb	r1, [r1, r3]
   21604:	cmp	r1, #61	; 0x3d
   21608:	strb	r1, [r0]
   2160c:	beq	2167c <ftello64@plt+0xfdf0>
   21610:	cmp	r1, #58	; 0x3a
   21614:	beq	21684 <ftello64@plt+0xfdf8>
   21618:	cmp	r1, #46	; 0x2e
   2161c:	bne	21664 <ftello64@plt+0xfdd8>
   21620:	mov	r1, #26
   21624:	b	21690 <ftello64@plt+0xfe04>
   21628:	cmp	lr, #93	; 0x5d
   2162c:	beq	21648 <ftello64@plt+0xfdbc>
   21630:	cmp	lr, #94	; 0x5e
   21634:	bne	2166c <ftello64@plt+0xfde0>
   21638:	mov	r1, #25
   2163c:	b	2164c <ftello64@plt+0xfdc0>
   21640:	mov	r1, #22
   21644:	b	2164c <ftello64@plt+0xfdc0>
   21648:	mov	r1, #21
   2164c:	strb	r1, [r0, #4]
   21650:	mov	r1, #1
   21654:	mov	r0, r1
   21658:	pop	{fp, pc}
   2165c:	mov	r1, #0
   21660:	strb	r1, [r0]
   21664:	mov	r1, #91	; 0x5b
   21668:	strb	r1, [r0]
   2166c:	mov	r1, #1
   21670:	strb	r1, [r0, #4]
   21674:	mov	r0, r1
   21678:	pop	{fp, pc}
   2167c:	mov	r1, #28
   21680:	b	21690 <ftello64@plt+0xfe04>
   21684:	tst	r2, #4
   21688:	beq	21664 <ftello64@plt+0xfdd8>
   2168c:	mov	r1, #30
   21690:	strb	r1, [r0, #4]
   21694:	mov	r1, #2
   21698:	mov	r0, r1
   2169c:	pop	{fp, pc}
   216a0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   216a4:	add	fp, sp, #24
   216a8:	sub	sp, sp, #8
   216ac:	mov	r5, r2
   216b0:	ldr	r2, [r1, #80]	; 0x50
   216b4:	mov	r9, r0
   216b8:	ldr	r0, [r1, #40]	; 0x28
   216bc:	cmp	r2, #1
   216c0:	beq	21730 <ftello64@plt+0xfea4>
   216c4:	ldr	r4, [r1, #28]
   216c8:	add	r2, r0, #1
   216cc:	cmp	r2, r4
   216d0:	bge	21730 <ftello64@plt+0xfea4>
   216d4:	ldr	ip, [r1, #8]
   216d8:	mov	r2, #1
   216dc:	add	r6, ip, r0, lsl #2
   216e0:	ldr	r7, [r6, r2, lsl #2]
   216e4:	cmn	r7, #1
   216e8:	bne	21700 <ftello64@plt+0xfe74>
   216ec:	add	r2, r2, #1
   216f0:	add	r7, r0, r2
   216f4:	cmp	r7, r4
   216f8:	blt	216e0 <ftello64@plt+0xfe54>
   216fc:	b	21708 <ftello64@plt+0xfe7c>
   21700:	cmp	r2, #2
   21704:	bcc	21730 <ftello64@plt+0xfea4>
   21708:	mov	r3, #1
   2170c:	str	r3, [r9]
   21710:	ldr	r0, [ip, r0, lsl #2]
   21714:	str	r0, [r9, #4]
   21718:	ldr	r0, [r1, #40]	; 0x28
   2171c:	add	r0, r0, r2
   21720:	str	r0, [r1, #40]	; 0x28
   21724:	mov	r0, #0
   21728:	sub	sp, fp, #24
   2172c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21730:	add	r2, r0, r3
   21734:	str	r2, [r1, #40]	; 0x28
   21738:	ldrb	r6, [r5, #4]
   2173c:	sub	r0, r6, #22
   21740:	cmp	r0, #8
   21744:	bhi	2194c <ftello64@plt+0x100c0>
   21748:	add	r3, pc, #0
   2174c:	ldr	pc, [r3, r0, lsl #2]
   21750:	andeq	r1, r2, r4, lsr #18
   21754:	andeq	r1, r2, ip, asr #18
   21758:	andeq	r1, r2, ip, asr #18
   2175c:	andeq	r1, r2, ip, asr #18
   21760:	andeq	r1, r2, r4, ror r7
   21764:	andeq	r1, r2, ip, asr #18
   21768:	andeq	r1, r2, r4, ror r7
   2176c:	andeq	r1, r2, ip, asr #18
   21770:	andeq	r1, r2, r4, ror r7
   21774:	ldr	r3, [r1, #56]	; 0x38
   21778:	mov	r0, #7
   2177c:	cmp	r3, r2
   21780:	ble	2195c <ftello64@plt+0x100d0>
   21784:	ldrb	r3, [r5]
   21788:	mov	r2, #0
   2178c:	b	21798 <ftello64@plt+0xff0c>
   21790:	ldrb	r6, [r5, #4]
   21794:	add	r2, r2, #1
   21798:	uxtb	r7, r6
   2179c:	cmp	r7, #30
   217a0:	bne	217b0 <ftello64@plt+0xff24>
   217a4:	ldrb	r7, [r1, #75]	; 0x4b
   217a8:	cmp	r7, #0
   217ac:	bne	21800 <ftello64@plt+0xff74>
   217b0:	ldr	r4, [r1, #40]	; 0x28
   217b4:	ldr	r7, [r1, #4]
   217b8:	add	r6, r4, #1
   217bc:	str	r6, [r1, #40]	; 0x28
   217c0:	ldrb	r4, [r7, r4]
   217c4:	ldr	r7, [r1, #56]	; 0x38
   217c8:	cmp	r7, r6
   217cc:	ble	2195c <ftello64@plt+0x100d0>
   217d0:	uxtb	r7, r4
   217d4:	cmp	r7, r3
   217d8:	bne	217ec <ftello64@plt+0xff60>
   217dc:	ldr	r7, [r1, #4]
   217e0:	ldrb	r7, [r7, r6]
   217e4:	cmp	r7, #93	; 0x5d
   217e8:	beq	218d4 <ftello64@plt+0x10048>
   217ec:	ldr	r7, [r9, #4]
   217f0:	cmp	r2, #30
   217f4:	strb	r4, [r7, r2]
   217f8:	bls	21790 <ftello64@plt+0xff04>
   217fc:	b	2195c <ftello64@plt+0x100d0>
   21800:	ldrb	r7, [r1, #76]	; 0x4c
   21804:	cmp	r7, #0
   21808:	beq	218a0 <ftello64@plt+0x10014>
   2180c:	ldr	lr, [r1, #28]
   21810:	ldr	ip, [r1, #40]	; 0x28
   21814:	cmp	ip, lr
   21818:	beq	2182c <ftello64@plt+0xffa0>
   2181c:	ldr	r4, [r1, #8]
   21820:	ldr	r4, [r4, ip, lsl #2]
   21824:	cmn	r4, #1
   21828:	beq	218c0 <ftello64@plt+0x10034>
   2182c:	ldr	r6, [r1, #12]
   21830:	ldr	r7, [r1, #24]
   21834:	ldr	r4, [r1]
   21838:	ldr	r6, [r6, ip, lsl #2]
   2183c:	add	r6, r7, r6
   21840:	add	r4, r4, r6
   21844:	ldrsb	r4, [r4]
   21848:	cmn	r4, #1
   2184c:	ble	218c0 <ftello64@plt+0x10034>
   21850:	ldr	r7, [r1, #80]	; 0x50
   21854:	mov	r6, #1
   21858:	cmp	r7, #1
   2185c:	beq	21894 <ftello64@plt+0x10008>
   21860:	add	r7, ip, #1
   21864:	cmp	r7, lr
   21868:	bge	21894 <ftello64@plt+0x10008>
   2186c:	ldr	r6, [r1, #8]
   21870:	add	r8, r6, ip, lsl #2
   21874:	mov	r6, #1
   21878:	ldr	r7, [r8, r6, lsl #2]
   2187c:	cmn	r7, #1
   21880:	bne	21894 <ftello64@plt+0x10008>
   21884:	add	r6, r6, #1
   21888:	add	r7, ip, r6
   2188c:	cmp	r7, lr
   21890:	blt	21878 <ftello64@plt+0xffec>
   21894:	add	r6, r6, ip
   21898:	str	r6, [r1, #40]	; 0x28
   2189c:	b	217c4 <ftello64@plt+0xff38>
   218a0:	ldr	r7, [r1, #40]	; 0x28
   218a4:	ldr	r4, [r1, #24]
   218a8:	ldr	ip, [r1]
   218ac:	add	r6, r7, #1
   218b0:	add	r7, r7, r4
   218b4:	str	r6, [r1, #40]	; 0x28
   218b8:	ldrb	r4, [ip, r7]
   218bc:	b	217c4 <ftello64@plt+0xff38>
   218c0:	add	r6, ip, #1
   218c4:	str	r6, [r1, #40]	; 0x28
   218c8:	ldr	r7, [r1, #4]
   218cc:	ldrb	r4, [r7, ip]
   218d0:	b	217c4 <ftello64@plt+0xff38>
   218d4:	add	r0, r6, #1
   218d8:	str	r0, [r1, #40]	; 0x28
   218dc:	mov	r0, #0
   218e0:	ldr	r1, [r9, #4]
   218e4:	strb	r0, [r1, r2]
   218e8:	ldrb	r1, [r5, #4]
   218ec:	cmp	r1, #30
   218f0:	beq	2190c <ftello64@plt+0x10080>
   218f4:	cmp	r1, #28
   218f8:	beq	21914 <ftello64@plt+0x10088>
   218fc:	cmp	r1, #26
   21900:	bne	2195c <ftello64@plt+0x100d0>
   21904:	mov	r1, #3
   21908:	b	21918 <ftello64@plt+0x1008c>
   2190c:	mov	r1, #4
   21910:	b	21918 <ftello64@plt+0x1008c>
   21914:	mov	r1, #2
   21918:	str	r1, [r9]
   2191c:	sub	sp, fp, #24
   21920:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21924:	ldr	r0, [fp, #12]
   21928:	cmp	r0, #0
   2192c:	bne	2194c <ftello64@plt+0x100c0>
   21930:	ldr	r2, [fp, #8]
   21934:	mov	r0, sp
   21938:	bl	21528 <ftello64@plt+0xfc9c>
   2193c:	ldrb	r1, [sp, #4]
   21940:	mov	r0, #11
   21944:	cmp	r1, #21
   21948:	bne	2195c <ftello64@plt+0x100d0>
   2194c:	mov	r0, #0
   21950:	str	r0, [r9]
   21954:	ldrb	r1, [r5]
   21958:	strb	r1, [r9, #4]
   2195c:	sub	sp, fp, #24
   21960:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21964:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21968:	add	fp, sp, #24
   2196c:	mov	r8, r0
   21970:	ldrb	r0, [fp, #14]
   21974:	ldr	r6, [fp, #8]
   21978:	mov	r5, r3
   2197c:	mov	r7, r2
   21980:	mov	r4, r1
   21984:	tst	r0, #64	; 0x40
   21988:	beq	219c4 <ftello64@plt+0x10138>
   2198c:	movw	r1, #61688	; 0xf0f8
   21990:	mov	r0, r6
   21994:	movt	r1, #2
   21998:	bl	11514 <strcmp@plt>
   2199c:	cmp	r0, #0
   219a0:	beq	219bc <ftello64@plt+0x10130>
   219a4:	movw	r1, #61694	; 0xf0fe
   219a8:	mov	r0, r6
   219ac:	movt	r1, #2
   219b0:	bl	11514 <strcmp@plt>
   219b4:	cmp	r0, #0
   219b8:	bne	219c4 <ftello64@plt+0x10138>
   219bc:	movw	r6, #61700	; 0xf104
   219c0:	movt	r6, #2
   219c4:	ldr	r0, [r5]
   219c8:	ldr	r1, [r7, #36]	; 0x24
   219cc:	cmp	r0, r1
   219d0:	beq	21ef0 <ftello64@plt+0x10664>
   219d4:	mov	r0, r6
   219d8:	bl	114cc <wctype@plt>
   219dc:	ldr	r2, [r7, #36]	; 0x24
   219e0:	ldr	r1, [r7, #12]
   219e4:	add	r3, r2, #1
   219e8:	str	r3, [r7, #36]	; 0x24
   219ec:	str	r0, [r1, r2, lsl #2]
   219f0:	movw	r1, #61676	; 0xf0ec
   219f4:	mov	r0, r6
   219f8:	movt	r1, #2
   219fc:	bl	11514 <strcmp@plt>
   21a00:	cmp	r0, #0
   21a04:	beq	21b68 <ftello64@plt+0x102dc>
   21a08:	movw	r1, #61706	; 0xf10a
   21a0c:	mov	r0, r6
   21a10:	movt	r1, #2
   21a14:	bl	11514 <strcmp@plt>
   21a18:	cmp	r0, #0
   21a1c:	beq	21bbc <ftello64@plt+0x10330>
   21a20:	movw	r1, #61694	; 0xf0fe
   21a24:	mov	r0, r6
   21a28:	movt	r1, #2
   21a2c:	bl	11514 <strcmp@plt>
   21a30:	cmp	r0, #0
   21a34:	beq	21c10 <ftello64@plt+0x10384>
   21a38:	movw	r1, #61682	; 0xf0f2
   21a3c:	mov	r0, r6
   21a40:	movt	r1, #2
   21a44:	bl	11514 <strcmp@plt>
   21a48:	cmp	r0, #0
   21a4c:	beq	21c64 <ftello64@plt+0x103d8>
   21a50:	movw	r1, #61700	; 0xf104
   21a54:	mov	r0, r6
   21a58:	movt	r1, #2
   21a5c:	bl	11514 <strcmp@plt>
   21a60:	cmp	r0, #0
   21a64:	beq	21cb8 <ftello64@plt+0x1042c>
   21a68:	movw	r1, #61737	; 0xf129
   21a6c:	mov	r0, r6
   21a70:	movt	r1, #2
   21a74:	bl	11514 <strcmp@plt>
   21a78:	cmp	r0, #0
   21a7c:	beq	21d0c <ftello64@plt+0x10480>
   21a80:	movw	r1, #61712	; 0xf110
   21a84:	mov	r0, r6
   21a88:	movt	r1, #2
   21a8c:	bl	11514 <strcmp@plt>
   21a90:	cmp	r0, #0
   21a94:	beq	21d60 <ftello64@plt+0x104d4>
   21a98:	movw	r1, #61688	; 0xf0f8
   21a9c:	mov	r0, r6
   21aa0:	movt	r1, #2
   21aa4:	bl	11514 <strcmp@plt>
   21aa8:	cmp	r0, #0
   21aac:	beq	21db0 <ftello64@plt+0x10524>
   21ab0:	movw	r1, #61718	; 0xf116
   21ab4:	mov	r0, r6
   21ab8:	movt	r1, #2
   21abc:	bl	11514 <strcmp@plt>
   21ac0:	cmp	r0, #0
   21ac4:	beq	21e00 <ftello64@plt+0x10574>
   21ac8:	movw	r1, #61724	; 0xf11c
   21acc:	mov	r0, r6
   21ad0:	movt	r1, #2
   21ad4:	bl	11514 <strcmp@plt>
   21ad8:	cmp	r0, #0
   21adc:	beq	21e50 <ftello64@plt+0x105c4>
   21ae0:	movw	r1, #61730	; 0xf122
   21ae4:	mov	r0, r6
   21ae8:	movt	r1, #2
   21aec:	bl	11514 <strcmp@plt>
   21af0:	cmp	r0, #0
   21af4:	beq	21ea0 <ftello64@plt+0x10614>
   21af8:	movw	r1, #61736	; 0xf128
   21afc:	mov	r0, r6
   21b00:	movt	r1, #2
   21b04:	bl	11514 <strcmp@plt>
   21b08:	mov	r1, r0
   21b0c:	mov	r0, #4
   21b10:	cmp	r1, #0
   21b14:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   21b18:	bl	116f4 <__ctype_b_loc@plt>
   21b1c:	ldr	r1, [r0]
   21b20:	mov	r2, #0
   21b24:	mov	r3, #1
   21b28:	cmp	r8, #0
   21b2c:	bne	22058 <ftello64@plt+0x107cc>
   21b30:	ldrb	r0, [r1, #1]
   21b34:	tst	r0, #16
   21b38:	beq	21b50 <ftello64@plt+0x102c4>
   21b3c:	ubfx	r0, r2, #5, #3
   21b40:	and	r6, r2, #31
   21b44:	ldr	r7, [r4, r0, lsl #2]
   21b48:	orr	r7, r7, r3, lsl r6
   21b4c:	str	r7, [r4, r0, lsl #2]
   21b50:	add	r2, r2, #1
   21b54:	add	r1, r1, #2
   21b58:	mov	r0, #0
   21b5c:	cmp	r2, #256	; 0x100
   21b60:	bne	21b30 <ftello64@plt+0x102a4>
   21b64:	b	21eec <ftello64@plt+0x10660>
   21b68:	bl	116f4 <__ctype_b_loc@plt>
   21b6c:	ldr	r1, [r0]
   21b70:	cmp	r8, #0
   21b74:	bne	21f94 <ftello64@plt+0x10708>
   21b78:	mov	r0, #0
   21b7c:	mov	r2, #1
   21b80:	b	21b98 <ftello64@plt+0x1030c>
   21b84:	add	r0, r0, #1
   21b88:	add	r1, r1, #2
   21b8c:	cmp	r0, #256	; 0x100
   21b90:	moveq	r0, #0
   21b94:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   21b98:	ldrb	r3, [r1]
   21b9c:	tst	r3, #8
   21ba0:	beq	21b84 <ftello64@plt+0x102f8>
   21ba4:	ubfx	r3, r0, #5, #3
   21ba8:	and	r6, r0, #31
   21bac:	ldr	r7, [r4, r3, lsl #2]
   21bb0:	orr	r7, r7, r2, lsl r6
   21bb4:	str	r7, [r4, r3, lsl #2]
   21bb8:	b	21b84 <ftello64@plt+0x102f8>
   21bbc:	bl	116f4 <__ctype_b_loc@plt>
   21bc0:	ldr	r1, [r0]
   21bc4:	cmp	r8, #0
   21bc8:	bne	22014 <ftello64@plt+0x10788>
   21bcc:	mov	r0, #0
   21bd0:	mov	r2, #1
   21bd4:	b	21bec <ftello64@plt+0x10360>
   21bd8:	add	r0, r0, #1
   21bdc:	add	r1, r1, #2
   21be0:	cmp	r0, #256	; 0x100
   21be4:	moveq	r0, #0
   21be8:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   21bec:	ldrb	r3, [r1]
   21bf0:	tst	r3, #2
   21bf4:	beq	21bd8 <ftello64@plt+0x1034c>
   21bf8:	ubfx	r3, r0, #5, #3
   21bfc:	and	r6, r0, #31
   21c00:	ldr	r7, [r4, r3, lsl #2]
   21c04:	orr	r7, r7, r2, lsl r6
   21c08:	str	r7, [r4, r3, lsl #2]
   21c0c:	b	21bd8 <ftello64@plt+0x1034c>
   21c10:	bl	116f4 <__ctype_b_loc@plt>
   21c14:	ldr	r1, [r0]
   21c18:	cmp	r8, #0
   21c1c:	bne	220d0 <ftello64@plt+0x10844>
   21c20:	mov	r0, #0
   21c24:	mov	r2, #1
   21c28:	b	21c40 <ftello64@plt+0x103b4>
   21c2c:	add	r0, r0, #1
   21c30:	add	r1, r1, #2
   21c34:	cmp	r0, #256	; 0x100
   21c38:	moveq	r0, #0
   21c3c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   21c40:	ldrb	r3, [r1, #1]
   21c44:	tst	r3, #2
   21c48:	beq	21c2c <ftello64@plt+0x103a0>
   21c4c:	ubfx	r3, r0, #5, #3
   21c50:	and	r6, r0, #31
   21c54:	ldr	r7, [r4, r3, lsl #2]
   21c58:	orr	r7, r7, r2, lsl r6
   21c5c:	str	r7, [r4, r3, lsl #2]
   21c60:	b	21c2c <ftello64@plt+0x103a0>
   21c64:	bl	116f4 <__ctype_b_loc@plt>
   21c68:	ldr	r1, [r0]
   21c6c:	cmp	r8, #0
   21c70:	bne	22150 <ftello64@plt+0x108c4>
   21c74:	mov	r0, #0
   21c78:	mov	r2, #1
   21c7c:	b	21c94 <ftello64@plt+0x10408>
   21c80:	add	r0, r0, #1
   21c84:	add	r1, r1, #2
   21c88:	cmp	r0, #256	; 0x100
   21c8c:	moveq	r0, #0
   21c90:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   21c94:	ldrb	r3, [r1, #1]
   21c98:	tst	r3, #32
   21c9c:	beq	21c80 <ftello64@plt+0x103f4>
   21ca0:	ubfx	r3, r0, #5, #3
   21ca4:	and	r6, r0, #31
   21ca8:	ldr	r7, [r4, r3, lsl #2]
   21cac:	orr	r7, r7, r2, lsl r6
   21cb0:	str	r7, [r4, r3, lsl #2]
   21cb4:	b	21c80 <ftello64@plt+0x103f4>
   21cb8:	bl	116f4 <__ctype_b_loc@plt>
   21cbc:	ldr	r1, [r0]
   21cc0:	cmp	r8, #0
   21cc4:	bne	22194 <ftello64@plt+0x10908>
   21cc8:	mov	r0, #0
   21ccc:	mov	r2, #1
   21cd0:	b	21ce8 <ftello64@plt+0x1045c>
   21cd4:	add	r0, r0, #1
   21cd8:	add	r1, r1, #2
   21cdc:	cmp	r0, #256	; 0x100
   21ce0:	moveq	r0, #0
   21ce4:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   21ce8:	ldrb	r3, [r1, #1]
   21cec:	tst	r3, #4
   21cf0:	beq	21cd4 <ftello64@plt+0x10448>
   21cf4:	ubfx	r3, r0, #5, #3
   21cf8:	and	r6, r0, #31
   21cfc:	ldr	r7, [r4, r3, lsl #2]
   21d00:	orr	r7, r7, r2, lsl r6
   21d04:	str	r7, [r4, r3, lsl #2]
   21d08:	b	21cd4 <ftello64@plt+0x10448>
   21d0c:	bl	116f4 <__ctype_b_loc@plt>
   21d10:	ldr	r1, [r0]
   21d14:	cmp	r8, #0
   21d18:	bne	221d8 <ftello64@plt+0x1094c>
   21d1c:	mov	r0, #0
   21d20:	mov	r2, #1
   21d24:	b	21d3c <ftello64@plt+0x104b0>
   21d28:	add	r0, r0, #1
   21d2c:	add	r1, r1, #2
   21d30:	cmp	r0, #256	; 0x100
   21d34:	moveq	r0, #0
   21d38:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   21d3c:	ldrb	r3, [r1, #1]
   21d40:	tst	r3, #8
   21d44:	beq	21d28 <ftello64@plt+0x1049c>
   21d48:	ubfx	r3, r0, #5, #3
   21d4c:	and	r6, r0, #31
   21d50:	ldr	r7, [r4, r3, lsl #2]
   21d54:	orr	r7, r7, r2, lsl r6
   21d58:	str	r7, [r4, r3, lsl #2]
   21d5c:	b	21d28 <ftello64@plt+0x1049c>
   21d60:	bl	116f4 <__ctype_b_loc@plt>
   21d64:	ldr	r1, [r0]
   21d68:	mov	r2, #0
   21d6c:	mov	r3, #1
   21d70:	cmp	r8, #0
   21d74:	bne	21f1c <ftello64@plt+0x10690>
   21d78:	ldrb	r0, [r1, #1]
   21d7c:	tst	r0, #64	; 0x40
   21d80:	beq	21d98 <ftello64@plt+0x1050c>
   21d84:	ubfx	r0, r2, #5, #3
   21d88:	and	r6, r2, #31
   21d8c:	ldr	r7, [r4, r0, lsl #2]
   21d90:	orr	r7, r7, r3, lsl r6
   21d94:	str	r7, [r4, r0, lsl #2]
   21d98:	add	r2, r2, #1
   21d9c:	add	r1, r1, #2
   21da0:	mov	r0, #0
   21da4:	cmp	r2, #256	; 0x100
   21da8:	bne	21d78 <ftello64@plt+0x104ec>
   21dac:	b	21eec <ftello64@plt+0x10660>
   21db0:	bl	116f4 <__ctype_b_loc@plt>
   21db4:	ldr	r1, [r0]
   21db8:	mov	r2, #0
   21dbc:	mov	r3, #1
   21dc0:	cmp	r8, #0
   21dc4:	bne	21f58 <ftello64@plt+0x106cc>
   21dc8:	ldrb	r0, [r1, #1]
   21dcc:	tst	r0, #1
   21dd0:	beq	21de8 <ftello64@plt+0x1055c>
   21dd4:	ubfx	r0, r2, #5, #3
   21dd8:	and	r6, r2, #31
   21ddc:	ldr	r7, [r4, r0, lsl #2]
   21de0:	orr	r7, r7, r3, lsl r6
   21de4:	str	r7, [r4, r0, lsl #2]
   21de8:	add	r2, r2, #1
   21dec:	add	r1, r1, #2
   21df0:	mov	r0, #0
   21df4:	cmp	r2, #256	; 0x100
   21df8:	bne	21dc8 <ftello64@plt+0x1053c>
   21dfc:	b	21eec <ftello64@plt+0x10660>
   21e00:	bl	116f4 <__ctype_b_loc@plt>
   21e04:	ldr	r1, [r0]
   21e08:	mov	r2, #0
   21e0c:	mov	r3, #1
   21e10:	cmp	r8, #0
   21e14:	bne	21fd8 <ftello64@plt+0x1074c>
   21e18:	ldrb	r0, [r1]
   21e1c:	tst	r0, #1
   21e20:	beq	21e38 <ftello64@plt+0x105ac>
   21e24:	ubfx	r0, r2, #5, #3
   21e28:	and	r6, r2, #31
   21e2c:	ldr	r7, [r4, r0, lsl #2]
   21e30:	orr	r7, r7, r3, lsl r6
   21e34:	str	r7, [r4, r0, lsl #2]
   21e38:	add	r2, r2, #1
   21e3c:	add	r1, r1, #2
   21e40:	mov	r0, #0
   21e44:	cmp	r2, #256	; 0x100
   21e48:	bne	21e18 <ftello64@plt+0x1058c>
   21e4c:	b	21eec <ftello64@plt+0x10660>
   21e50:	bl	116f4 <__ctype_b_loc@plt>
   21e54:	ldr	r1, [r0]
   21e58:	mov	r2, #0
   21e5c:	mov	r3, #1
   21e60:	cmp	r8, #0
   21e64:	bne	22094 <ftello64@plt+0x10808>
   21e68:	ldrsh	r0, [r1]
   21e6c:	cmn	r0, #1
   21e70:	bgt	21e88 <ftello64@plt+0x105fc>
   21e74:	ubfx	r0, r2, #5, #3
   21e78:	and	r6, r2, #31
   21e7c:	ldr	r7, [r4, r0, lsl #2]
   21e80:	orr	r7, r7, r3, lsl r6
   21e84:	str	r7, [r4, r0, lsl #2]
   21e88:	add	r2, r2, #1
   21e8c:	add	r1, r1, #2
   21e90:	mov	r0, #0
   21e94:	cmp	r2, #256	; 0x100
   21e98:	bne	21e68 <ftello64@plt+0x105dc>
   21e9c:	b	21eec <ftello64@plt+0x10660>
   21ea0:	bl	116f4 <__ctype_b_loc@plt>
   21ea4:	ldr	r1, [r0]
   21ea8:	mov	r2, #0
   21eac:	mov	r3, #1
   21eb0:	cmp	r8, #0
   21eb4:	bne	22114 <ftello64@plt+0x10888>
   21eb8:	ldrb	r0, [r1]
   21ebc:	tst	r0, #4
   21ec0:	beq	21ed8 <ftello64@plt+0x1064c>
   21ec4:	ubfx	r0, r2, #5, #3
   21ec8:	and	r6, r2, #31
   21ecc:	ldr	r7, [r4, r0, lsl #2]
   21ed0:	orr	r7, r7, r3, lsl r6
   21ed4:	str	r7, [r4, r0, lsl #2]
   21ed8:	add	r2, r2, #1
   21edc:	add	r1, r1, #2
   21ee0:	mov	r0, #0
   21ee4:	cmp	r2, #256	; 0x100
   21ee8:	bne	21eb8 <ftello64@plt+0x1062c>
   21eec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21ef0:	mov	r1, #1
   21ef4:	orr	r9, r1, r0, lsl #1
   21ef8:	ldr	r0, [r7, #12]
   21efc:	lsl	r1, r9, #2
   21f00:	bl	2c2c4 <ftello64@plt+0x1aa38>
   21f04:	cmp	r0, #0
   21f08:	moveq	r0, #12
   21f0c:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   21f10:	str	r0, [r7, #12]
   21f14:	str	r9, [r5]
   21f18:	b	219d4 <ftello64@plt+0x10148>
   21f1c:	ldrb	r0, [r1, #1]
   21f20:	tst	r0, #64	; 0x40
   21f24:	beq	21f40 <ftello64@plt+0x106b4>
   21f28:	ldrb	r0, [r8, r2]
   21f2c:	ubfx	r7, r0, #5, #3
   21f30:	and	r0, r0, #31
   21f34:	ldr	r6, [r4, r7, lsl #2]
   21f38:	orr	r0, r6, r3, lsl r0
   21f3c:	str	r0, [r4, r7, lsl #2]
   21f40:	add	r2, r2, #1
   21f44:	add	r1, r1, #2
   21f48:	mov	r0, #0
   21f4c:	cmp	r2, #256	; 0x100
   21f50:	bne	21f1c <ftello64@plt+0x10690>
   21f54:	b	21eec <ftello64@plt+0x10660>
   21f58:	ldrb	r0, [r1, #1]
   21f5c:	tst	r0, #1
   21f60:	beq	21f7c <ftello64@plt+0x106f0>
   21f64:	ldrb	r0, [r8, r2]
   21f68:	ubfx	r7, r0, #5, #3
   21f6c:	and	r0, r0, #31
   21f70:	ldr	r6, [r4, r7, lsl #2]
   21f74:	orr	r0, r6, r3, lsl r0
   21f78:	str	r0, [r4, r7, lsl #2]
   21f7c:	add	r2, r2, #1
   21f80:	add	r1, r1, #2
   21f84:	mov	r0, #0
   21f88:	cmp	r2, #256	; 0x100
   21f8c:	bne	21f58 <ftello64@plt+0x106cc>
   21f90:	b	21eec <ftello64@plt+0x10660>
   21f94:	mov	r2, #0
   21f98:	mov	r3, #1
   21f9c:	ldrb	r0, [r1]
   21fa0:	tst	r0, #8
   21fa4:	beq	21fc0 <ftello64@plt+0x10734>
   21fa8:	ldrb	r0, [r8, r2]
   21fac:	ubfx	r7, r0, #5, #3
   21fb0:	and	r0, r0, #31
   21fb4:	ldr	r6, [r4, r7, lsl #2]
   21fb8:	orr	r0, r6, r3, lsl r0
   21fbc:	str	r0, [r4, r7, lsl #2]
   21fc0:	add	r2, r2, #1
   21fc4:	add	r1, r1, #2
   21fc8:	mov	r0, #0
   21fcc:	cmp	r2, #256	; 0x100
   21fd0:	bne	21f9c <ftello64@plt+0x10710>
   21fd4:	b	21eec <ftello64@plt+0x10660>
   21fd8:	ldrb	r0, [r1]
   21fdc:	tst	r0, #1
   21fe0:	beq	21ffc <ftello64@plt+0x10770>
   21fe4:	ldrb	r0, [r8, r2]
   21fe8:	ubfx	r7, r0, #5, #3
   21fec:	and	r0, r0, #31
   21ff0:	ldr	r6, [r4, r7, lsl #2]
   21ff4:	orr	r0, r6, r3, lsl r0
   21ff8:	str	r0, [r4, r7, lsl #2]
   21ffc:	add	r2, r2, #1
   22000:	add	r1, r1, #2
   22004:	mov	r0, #0
   22008:	cmp	r2, #256	; 0x100
   2200c:	bne	21fd8 <ftello64@plt+0x1074c>
   22010:	b	21eec <ftello64@plt+0x10660>
   22014:	mov	r2, #0
   22018:	mov	r3, #1
   2201c:	ldrb	r0, [r1]
   22020:	tst	r0, #2
   22024:	beq	22040 <ftello64@plt+0x107b4>
   22028:	ldrb	r0, [r8, r2]
   2202c:	ubfx	r7, r0, #5, #3
   22030:	and	r0, r0, #31
   22034:	ldr	r6, [r4, r7, lsl #2]
   22038:	orr	r0, r6, r3, lsl r0
   2203c:	str	r0, [r4, r7, lsl #2]
   22040:	add	r2, r2, #1
   22044:	add	r1, r1, #2
   22048:	mov	r0, #0
   2204c:	cmp	r2, #256	; 0x100
   22050:	bne	2201c <ftello64@plt+0x10790>
   22054:	b	21eec <ftello64@plt+0x10660>
   22058:	ldrb	r0, [r1, #1]
   2205c:	tst	r0, #16
   22060:	beq	2207c <ftello64@plt+0x107f0>
   22064:	ldrb	r0, [r8, r2]
   22068:	ubfx	r7, r0, #5, #3
   2206c:	and	r0, r0, #31
   22070:	ldr	r6, [r4, r7, lsl #2]
   22074:	orr	r0, r6, r3, lsl r0
   22078:	str	r0, [r4, r7, lsl #2]
   2207c:	add	r2, r2, #1
   22080:	add	r1, r1, #2
   22084:	mov	r0, #0
   22088:	cmp	r2, #256	; 0x100
   2208c:	bne	22058 <ftello64@plt+0x107cc>
   22090:	b	21eec <ftello64@plt+0x10660>
   22094:	ldrsh	r0, [r1]
   22098:	cmn	r0, #1
   2209c:	bgt	220b8 <ftello64@plt+0x1082c>
   220a0:	ldrb	r0, [r8, r2]
   220a4:	ubfx	r7, r0, #5, #3
   220a8:	and	r0, r0, #31
   220ac:	ldr	r6, [r4, r7, lsl #2]
   220b0:	orr	r0, r6, r3, lsl r0
   220b4:	str	r0, [r4, r7, lsl #2]
   220b8:	add	r2, r2, #1
   220bc:	add	r1, r1, #2
   220c0:	mov	r0, #0
   220c4:	cmp	r2, #256	; 0x100
   220c8:	bne	22094 <ftello64@plt+0x10808>
   220cc:	b	21eec <ftello64@plt+0x10660>
   220d0:	mov	r2, #0
   220d4:	mov	r3, #1
   220d8:	ldrb	r0, [r1, #1]
   220dc:	tst	r0, #2
   220e0:	beq	220fc <ftello64@plt+0x10870>
   220e4:	ldrb	r0, [r8, r2]
   220e8:	ubfx	r7, r0, #5, #3
   220ec:	and	r0, r0, #31
   220f0:	ldr	r6, [r4, r7, lsl #2]
   220f4:	orr	r0, r6, r3, lsl r0
   220f8:	str	r0, [r4, r7, lsl #2]
   220fc:	add	r2, r2, #1
   22100:	add	r1, r1, #2
   22104:	mov	r0, #0
   22108:	cmp	r2, #256	; 0x100
   2210c:	bne	220d8 <ftello64@plt+0x1084c>
   22110:	b	21eec <ftello64@plt+0x10660>
   22114:	ldrb	r0, [r1]
   22118:	tst	r0, #4
   2211c:	beq	22138 <ftello64@plt+0x108ac>
   22120:	ldrb	r0, [r8, r2]
   22124:	ubfx	r7, r0, #5, #3
   22128:	and	r0, r0, #31
   2212c:	ldr	r6, [r4, r7, lsl #2]
   22130:	orr	r0, r6, r3, lsl r0
   22134:	str	r0, [r4, r7, lsl #2]
   22138:	add	r2, r2, #1
   2213c:	add	r1, r1, #2
   22140:	mov	r0, #0
   22144:	cmp	r2, #256	; 0x100
   22148:	bne	22114 <ftello64@plt+0x10888>
   2214c:	b	21eec <ftello64@plt+0x10660>
   22150:	mov	r2, #0
   22154:	mov	r3, #1
   22158:	ldrb	r0, [r1, #1]
   2215c:	tst	r0, #32
   22160:	beq	2217c <ftello64@plt+0x108f0>
   22164:	ldrb	r0, [r8, r2]
   22168:	ubfx	r7, r0, #5, #3
   2216c:	and	r0, r0, #31
   22170:	ldr	r6, [r4, r7, lsl #2]
   22174:	orr	r0, r6, r3, lsl r0
   22178:	str	r0, [r4, r7, lsl #2]
   2217c:	add	r2, r2, #1
   22180:	add	r1, r1, #2
   22184:	mov	r0, #0
   22188:	cmp	r2, #256	; 0x100
   2218c:	bne	22158 <ftello64@plt+0x108cc>
   22190:	b	21eec <ftello64@plt+0x10660>
   22194:	mov	r2, #0
   22198:	mov	r3, #1
   2219c:	ldrb	r0, [r1, #1]
   221a0:	tst	r0, #4
   221a4:	beq	221c0 <ftello64@plt+0x10934>
   221a8:	ldrb	r0, [r8, r2]
   221ac:	ubfx	r7, r0, #5, #3
   221b0:	and	r0, r0, #31
   221b4:	ldr	r6, [r4, r7, lsl #2]
   221b8:	orr	r0, r6, r3, lsl r0
   221bc:	str	r0, [r4, r7, lsl #2]
   221c0:	add	r2, r2, #1
   221c4:	add	r1, r1, #2
   221c8:	mov	r0, #0
   221cc:	cmp	r2, #256	; 0x100
   221d0:	bne	2219c <ftello64@plt+0x10910>
   221d4:	b	21eec <ftello64@plt+0x10660>
   221d8:	mov	r2, #0
   221dc:	mov	r3, #1
   221e0:	ldrb	r0, [r1, #1]
   221e4:	tst	r0, #8
   221e8:	beq	22204 <ftello64@plt+0x10978>
   221ec:	ldrb	r0, [r8, r2]
   221f0:	ubfx	r7, r0, #5, #3
   221f4:	and	r0, r0, #31
   221f8:	ldr	r6, [r4, r7, lsl #2]
   221fc:	orr	r0, r6, r3, lsl r0
   22200:	str	r0, [r4, r7, lsl #2]
   22204:	add	r2, r2, #1
   22208:	add	r1, r1, #2
   2220c:	mov	r0, #0
   22210:	cmp	r2, #256	; 0x100
   22214:	bne	221e0 <ftello64@plt+0x10954>
   22218:	b	21eec <ftello64@plt+0x10660>
   2221c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22220:	add	fp, sp, #24
   22224:	ldrb	r3, [r1, #24]
   22228:	ldr	r2, [r1, #28]
   2222c:	mov	r4, #0
   22230:	sub	r3, r3, #2
   22234:	cmp	r3, #14
   22238:	bhi	2235c <ftello64@plt+0x10ad0>
   2223c:	add	r7, pc, #0
   22240:	ldr	pc, [r7, r3, lsl #2]
   22244:	muleq	r2, r0, r3
   22248:	andeq	r2, r2, ip, asr r3
   2224c:	andeq	r2, r2, r4, ror r3
   22250:	andeq	r2, r2, ip, asr r3
   22254:	andeq	r2, r2, ip, asr r3
   22258:	andeq	r2, r2, ip, asr r3
   2225c:	andeq	r2, r2, r0, lsl #5
   22260:	andeq	r2, r2, r0, lsl #5
   22264:	ldrdeq	r2, [r2], -r4
   22268:	ldrdeq	r2, [r2], -r4
   2226c:	andeq	r2, r2, r0, lsl #5
   22270:	andeq	r2, r2, ip, asr r3
   22274:	andeq	r2, r2, ip, asr r3
   22278:	andeq	r2, r2, ip, asr r3
   2227c:	muleq	r2, r0, r3
   22280:	ldr	r1, [r1, #16]
   22284:	ldr	r5, [r1, #28]
   22288:	ldr	r6, [r0, #20]
   2228c:	add	r0, r2, r2, lsl #1
   22290:	mov	r1, #1
   22294:	str	r1, [r6, r0, lsl #2]!
   22298:	mov	r0, #4
   2229c:	mov	r7, r6
   222a0:	str	r1, [r7, #4]!
   222a4:	bl	2c294 <ftello64@plt+0x1aa08>
   222a8:	cmp	r0, #0
   222ac:	str	r0, [r6, #8]
   222b0:	strne	r5, [r0]
   222b4:	movne	r0, r4
   222b8:	popne	{r4, r5, r6, r7, r8, r9, fp, pc}
   222bc:	mov	r0, #0
   222c0:	str	r0, [r7]
   222c4:	str	r0, [r6]
   222c8:	mov	r4, #12
   222cc:	mov	r0, r4
   222d0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   222d4:	ldrb	r3, [r0, #88]	; 0x58
   222d8:	add	r6, r1, #16
   222dc:	add	r5, r2, r2, lsl #1
   222e0:	orr	r3, r3, #1
   222e4:	strb	r3, [r0, #88]	; 0x58
   222e8:	mov	r3, r6
   222ec:	ldr	r7, [r1, #4]
   222f0:	ldr	r1, [r1, #8]
   222f4:	cmp	r1, #0
   222f8:	addne	r3, r1, #12
   222fc:	cmp	r7, #0
   22300:	ldr	r1, [r3]
   22304:	addne	r6, r7, #12
   22308:	ldr	r8, [r1, #28]
   2230c:	ldr	r1, [r6]
   22310:	ldr	r6, [r0, #20]
   22314:	mov	r0, #2
   22318:	ldr	r9, [r1, #28]
   2231c:	mov	r7, r6
   22320:	str	r0, [r7, r5, lsl #2]!
   22324:	mov	r0, #8
   22328:	bl	2c294 <ftello64@plt+0x1aa08>
   2232c:	cmp	r0, #0
   22330:	str	r0, [r7, #8]
   22334:	beq	222c8 <ftello64@plt+0x10a3c>
   22338:	add	r1, r6, r5, lsl #2
   2233c:	cmp	r9, r8
   22340:	add	r1, r1, #4
   22344:	bne	22398 <ftello64@plt+0x10b0c>
   22348:	mov	r2, #1
   2234c:	str	r2, [r1]
   22350:	str	r9, [r0]
   22354:	mov	r0, r4
   22358:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2235c:	ldr	r1, [r1, #16]
   22360:	ldr	r0, [r0, #12]
   22364:	ldr	r1, [r1, #28]
   22368:	str	r1, [r0, r2, lsl #2]
   2236c:	mov	r0, r4
   22370:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22374:	ldr	r7, [r1, #16]
   22378:	ldr	r3, [r0, #12]
   2237c:	ldr	r5, [r7, #28]
   22380:	str	r5, [r3, r2, lsl #2]
   22384:	ldrb	r1, [r1, #24]
   22388:	cmp	r1, #4
   2238c:	beq	22288 <ftello64@plt+0x109fc>
   22390:	mov	r0, r4
   22394:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   22398:	mov	r2, #2
   2239c:	str	r2, [r1]
   223a0:	stmge	r0, {r8, r9}
   223a4:	strlt	r9, [r0]
   223a8:	strlt	r8, [r0, #4]
   223ac:	mov	r0, r4
   223b0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   223b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   223b8:	add	fp, sp, #28
   223bc:	sub	sp, sp, #4
   223c0:	ldr	r6, [r2, #4]
   223c4:	mov	r8, r0
   223c8:	ldr	r5, [r1]
   223cc:	mov	r9, r2
   223d0:	cmp	r6, #0
   223d4:	ldrbne	r0, [r1, #28]
   223d8:	andsne	r0, r0, #16
   223dc:	bne	22580 <ftello64@plt+0x10cf4>
   223e0:	ldr	r1, [r5, #64]	; 0x40
   223e4:	cmp	r1, #31
   223e8:	beq	225a8 <ftello64@plt+0x10d1c>
   223ec:	ldr	r0, [r5, #56]	; 0x38
   223f0:	add	r2, r1, #1
   223f4:	add	r0, r0, r1, lsl #5
   223f8:	mov	r1, #0
   223fc:	vmov.i32	q8, #0	; 0x00000000
   22400:	str	r2, [r5, #64]	; 0x40
   22404:	add	sl, r0, #4
   22408:	mov	r2, #8
   2240c:	str	r1, [r0, #20]
   22410:	str	r1, [r0, #24]
   22414:	str	r2, [r0, #28]
   22418:	mov	r0, #28
   2241c:	mov	r1, sl
   22420:	vst1.32	{d16-d17}, [r1], r0
   22424:	mvn	r0, #0
   22428:	str	r0, [r1]
   2242c:	ldr	r1, [r5, #64]	; 0x40
   22430:	cmp	r1, #31
   22434:	beq	225d0 <ftello64@plt+0x10d44>
   22438:	ldr	r0, [r5, #56]	; 0x38
   2243c:	add	r2, r1, #1
   22440:	add	r0, r0, r1, lsl #5
   22444:	mov	r1, #0
   22448:	vmov.i32	q8, #0	; 0x00000000
   2244c:	str	r2, [r5, #64]	; 0x40
   22450:	add	r7, r0, #4
   22454:	mov	r2, #9
   22458:	str	r1, [r0, #20]
   2245c:	str	r1, [r0, #24]
   22460:	str	r2, [r0, #28]
   22464:	mov	r0, #28
   22468:	mov	r1, r7
   2246c:	vst1.32	{d16-d17}, [r1], r0
   22470:	mvn	r0, #0
   22474:	str	r0, [r1]
   22478:	cmp	r6, #0
   2247c:	mov	r4, r7
   22480:	beq	224d0 <ftello64@plt+0x10c44>
   22484:	ldr	r1, [r5, #64]	; 0x40
   22488:	cmp	r1, #31
   2248c:	beq	22620 <ftello64@plt+0x10d94>
   22490:	ldr	r0, [r5, #56]	; 0x38
   22494:	add	r2, r1, #1
   22498:	add	r4, r0, r1, lsl #5
   2249c:	mov	r0, #0
   224a0:	mov	r1, #16
   224a4:	cmp	r7, #0
   224a8:	str	r2, [r5, #64]	; 0x40
   224ac:	str	r0, [r4, #4]!
   224b0:	mvn	r2, #0
   224b4:	add	r3, r4, #20
   224b8:	stmib	r4, {r6, r7}
   224bc:	str	r0, [r4, #12]
   224c0:	str	r0, [r4, #16]
   224c4:	stm	r3, {r0, r1, r2}
   224c8:	str	r4, [r6]
   224cc:	strne	r4, [r7]
   224d0:	ldr	r1, [r5, #64]	; 0x40
   224d4:	cmp	r1, #31
   224d8:	beq	225f8 <ftello64@plt+0x10d6c>
   224dc:	ldr	r0, [r5, #56]	; 0x38
   224e0:	add	r2, r1, #1
   224e4:	add	r6, r0, r1, lsl #5
   224e8:	mov	r0, #0
   224ec:	mov	r1, #16
   224f0:	cmp	sl, #0
   224f4:	str	r2, [r5, #64]	; 0x40
   224f8:	str	r0, [r6, #4]!
   224fc:	mvn	r2, #0
   22500:	add	r3, r6, #20
   22504:	str	sl, [r6, #4]
   22508:	str	r4, [r6, #8]
   2250c:	str	r0, [r6, #12]
   22510:	str	r0, [r6, #16]
   22514:	stm	r3, {r0, r1, r2}
   22518:	strne	r6, [sl]
   2251c:	cmp	r4, #0
   22520:	strne	r6, [r4]
   22524:	cmp	r7, #0
   22528:	beq	22538 <ftello64@plt+0x10cac>
   2252c:	cmp	sl, #0
   22530:	cmpne	r4, #0
   22534:	bne	22548 <ftello64@plt+0x10cbc>
   22538:	mov	r0, #12
   2253c:	mov	r6, #0
   22540:	str	r0, [r8]
   22544:	b	2259c <ftello64@plt+0x10d10>
   22548:	cmp	r6, #0
   2254c:	beq	22538 <ftello64@plt+0x10cac>
   22550:	ldr	r0, [r9, #20]
   22554:	str	r0, [r7, #20]
   22558:	str	r0, [sl, #20]
   2255c:	ldr	r1, [r9, #24]
   22560:	ldr	r0, [r7, #24]
   22564:	lsr	r1, r1, #19
   22568:	bfi	r0, r1, #19, #1
   2256c:	str	r0, [r7, #24]
   22570:	ldr	r0, [sl, #24]
   22574:	bfi	r0, r1, #19, #1
   22578:	str	r0, [sl, #24]
   2257c:	b	2259c <ftello64@plt+0x10d10>
   22580:	ldr	r0, [r9, #20]
   22584:	cmp	r0, #31
   22588:	bgt	2259c <ftello64@plt+0x10d10>
   2258c:	ldr	r1, [r5, #80]	; 0x50
   22590:	mov	r2, #1
   22594:	tst	r1, r2, lsl r0
   22598:	bne	223e0 <ftello64@plt+0x10b54>
   2259c:	mov	r0, r6
   225a0:	sub	sp, fp, #28
   225a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   225a8:	mov	r0, #996	; 0x3e4
   225ac:	bl	2c294 <ftello64@plt+0x1aa08>
   225b0:	cmp	r0, #0
   225b4:	beq	22648 <ftello64@plt+0x10dbc>
   225b8:	ldr	r1, [r5, #56]	; 0x38
   225bc:	str	r1, [r0]
   225c0:	mov	r1, #0
   225c4:	str	r1, [r5, #64]	; 0x40
   225c8:	str	r0, [r5, #56]	; 0x38
   225cc:	b	223f0 <ftello64@plt+0x10b64>
   225d0:	mov	r0, #996	; 0x3e4
   225d4:	bl	2c294 <ftello64@plt+0x1aa08>
   225d8:	cmp	r0, #0
   225dc:	beq	22650 <ftello64@plt+0x10dc4>
   225e0:	ldr	r1, [r5, #56]	; 0x38
   225e4:	str	r1, [r0]
   225e8:	mov	r1, #0
   225ec:	str	r1, [r5, #64]	; 0x40
   225f0:	str	r0, [r5, #56]	; 0x38
   225f4:	b	2243c <ftello64@plt+0x10bb0>
   225f8:	mov	r0, #996	; 0x3e4
   225fc:	bl	2c294 <ftello64@plt+0x1aa08>
   22600:	cmp	r0, #0
   22604:	beq	22658 <ftello64@plt+0x10dcc>
   22608:	ldr	r1, [r5, #56]	; 0x38
   2260c:	str	r1, [r0]
   22610:	mov	r1, #0
   22614:	str	r1, [r5, #64]	; 0x40
   22618:	str	r0, [r5, #56]	; 0x38
   2261c:	b	224e0 <ftello64@plt+0x10c54>
   22620:	mov	r0, #996	; 0x3e4
   22624:	bl	2c294 <ftello64@plt+0x1aa08>
   22628:	cmp	r0, #0
   2262c:	beq	22668 <ftello64@plt+0x10ddc>
   22630:	ldr	r1, [r5, #56]	; 0x38
   22634:	str	r1, [r0]
   22638:	mov	r1, #0
   2263c:	str	r1, [r5, #64]	; 0x40
   22640:	str	r0, [r5, #56]	; 0x38
   22644:	b	22494 <ftello64@plt+0x10c08>
   22648:	mov	sl, #0
   2264c:	b	2242c <ftello64@plt+0x10ba0>
   22650:	mov	r7, #0
   22654:	b	22478 <ftello64@plt+0x10bec>
   22658:	mov	r6, #0
   2265c:	cmp	r7, #0
   22660:	bne	2252c <ftello64@plt+0x10ca0>
   22664:	b	22538 <ftello64@plt+0x10cac>
   22668:	mov	r4, #0
   2266c:	b	224d0 <ftello64@plt+0x10c44>
   22670:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22674:	add	fp, sp, #28
   22678:	sub	sp, sp, #12
   2267c:	mov	r4, r0
   22680:	ldr	r7, [r0, #4]
   22684:	ldr	r0, [r0, #8]
   22688:	mov	r5, r2
   2268c:	mov	r9, r1
   22690:	cmp	r0, r7
   22694:	bcs	22760 <ftello64@plt+0x10ed4>
   22698:	ldr	r1, [r4]
   2269c:	str	r9, [r1, r0, lsl #3]!
   226a0:	str	r5, [r1, #4]
   226a4:	ldr	r0, [r4]
   226a8:	ldr	r1, [r4, #8]
   226ac:	add	r0, r0, r1, lsl #3
   226b0:	ldr	r1, [r0, #4]
   226b4:	bfc	r1, #8, #10
   226b8:	str	r1, [r0, #4]
   226bc:	uxtb	r1, r5
   226c0:	cmp	r1, #5
   226c4:	bne	226d8 <ftello64@plt+0x10e4c>
   226c8:	ldr	r2, [r4, #92]	; 0x5c
   226cc:	mov	r0, #1048576	; 0x100000
   226d0:	cmp	r2, #1
   226d4:	bgt	226e8 <ftello64@plt+0x10e5c>
   226d8:	sub	r0, r1, #6
   226dc:	clz	r0, r0
   226e0:	lsr	r0, r0, #5
   226e4:	lsl	r0, r0, #20
   226e8:	ldr	r1, [r4]
   226ec:	ldr	r2, [r4, #8]
   226f0:	add	r1, r1, r2, lsl #3
   226f4:	ldr	r2, [r1, #4]
   226f8:	bic	r2, r2, #1048576	; 0x100000
   226fc:	orr	r0, r2, r0
   22700:	mvn	r2, #0
   22704:	str	r0, [r1, #4]
   22708:	ldr	r0, [r4, #8]
   2270c:	ldr	r1, [r4, #12]
   22710:	str	r2, [r1, r0, lsl #2]
   22714:	mov	r2, #0
   22718:	ldr	r0, [r4, #8]
   2271c:	ldr	r1, [r4, #20]
   22720:	add	r0, r0, r0, lsl #1
   22724:	str	r2, [r1, r0, lsl #2]!
   22728:	str	r2, [r1, #4]
   2272c:	str	r2, [r1, #8]
   22730:	ldr	r0, [r4, #8]
   22734:	ldr	r1, [r4, #24]
   22738:	add	r0, r0, r0, lsl #1
   2273c:	str	r2, [r1, r0, lsl #2]!
   22740:	str	r2, [r1, #4]
   22744:	str	r2, [r1, #8]
   22748:	ldr	r6, [r4, #8]
   2274c:	add	r0, r6, #1
   22750:	str	r0, [r4, #8]
   22754:	mov	r0, r6
   22758:	sub	sp, fp, #28
   2275c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22760:	movw	r0, #21845	; 0x5555
   22764:	lsl	r1, r7, #1
   22768:	mvn	r6, #0
   2276c:	movt	r0, #5461	; 0x1555
   22770:	cmp	r1, r0
   22774:	bhi	22754 <ftello64@plt+0x10ec8>
   22778:	ldr	r0, [r4]
   2277c:	str	r1, [sp, #8]
   22780:	lsl	r1, r7, #4
   22784:	bl	2c2c4 <ftello64@plt+0x1aa38>
   22788:	cmp	r0, #0
   2278c:	beq	22754 <ftello64@plt+0x10ec8>
   22790:	str	r0, [r4]
   22794:	lsl	r8, r7, #3
   22798:	ldr	r0, [r4, #12]
   2279c:	mov	r1, r8
   227a0:	bl	2c2c4 <ftello64@plt+0x1aa38>
   227a4:	str	r0, [sp, #4]
   227a8:	ldr	r0, [r4, #16]
   227ac:	mov	r1, r8
   227b0:	bl	2c2c4 <ftello64@plt+0x1aa38>
   227b4:	mov	r2, r0
   227b8:	ldr	r0, [r4, #20]
   227bc:	add	r1, r7, r7, lsl #1
   227c0:	lsl	r8, r1, #3
   227c4:	mov	r7, r2
   227c8:	mov	r1, r8
   227cc:	bl	2c2c4 <ftello64@plt+0x1aa38>
   227d0:	mov	sl, r0
   227d4:	ldr	r0, [r4, #24]
   227d8:	mov	r1, r8
   227dc:	bl	2c2c4 <ftello64@plt+0x1aa38>
   227e0:	mov	r8, r0
   227e4:	ldr	r0, [sp, #4]
   227e8:	cmp	r0, #0
   227ec:	beq	227fc <ftello64@plt+0x10f70>
   227f0:	cmp	r7, #0
   227f4:	cmpne	sl, #0
   227f8:	bne	2281c <ftello64@plt+0x10f90>
   227fc:	bl	15c2c <ftello64@plt+0x43a0>
   22800:	mov	r0, r7
   22804:	bl	15c2c <ftello64@plt+0x43a0>
   22808:	mov	r0, sl
   2280c:	bl	15c2c <ftello64@plt+0x43a0>
   22810:	mov	r0, r8
   22814:	bl	15c2c <ftello64@plt+0x43a0>
   22818:	b	22754 <ftello64@plt+0x10ec8>
   2281c:	cmp	r8, #0
   22820:	beq	227fc <ftello64@plt+0x10f70>
   22824:	add	r1, r4, #12
   22828:	stm	r1, {r0, r7, sl}
   2282c:	str	r8, [r4, #24]
   22830:	ldr	r0, [sp, #8]
   22834:	str	r0, [r4, #4]
   22838:	ldr	r0, [r4, #8]
   2283c:	b	22698 <ftello64@plt+0x10e0c>
   22840:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22844:	add	fp, sp, #28
   22848:	sub	sp, sp, #44	; 0x2c
   2284c:	mov	r8, r0
   22850:	ldr	r0, [r1, #20]
   22854:	add	r4, r2, r2, lsl #1
   22858:	mov	r5, r1
   2285c:	mov	r1, #0
   22860:	mov	r9, r3
   22864:	mov	r6, r2
   22868:	add	r0, r0, r4, lsl #2
   2286c:	ldr	r0, [r0, #4]
   22870:	str	r1, [sp, #36]	; 0x24
   22874:	add	r0, r0, #1
   22878:	str	r0, [sp, #32]
   2287c:	lsl	r0, r0, #2
   22880:	bl	2c294 <ftello64@plt+0x1aa08>
   22884:	cmp	r0, #0
   22888:	str	r0, [sp, #40]	; 0x28
   2288c:	beq	22a54 <ftello64@plt+0x111c8>
   22890:	mov	r1, #1
   22894:	str	r6, [r0]
   22898:	str	r1, [sp, #36]	; 0x24
   2289c:	mvn	r1, #0
   228a0:	ldr	r0, [r5, #24]
   228a4:	add	r0, r0, r4, lsl #2
   228a8:	str	r1, [r0, #4]
   228ac:	ldr	r2, [r5]
   228b0:	add	r0, r2, r6, lsl #3
   228b4:	ldr	r0, [r0, #4]
   228b8:	ubfx	r1, r0, #8, #10
   228bc:	cmp	r1, #0
   228c0:	beq	2291c <ftello64@plt+0x11090>
   228c4:	ldr	r3, [r5, #20]
   228c8:	add	r3, r3, r4, lsl #2
   228cc:	ldr	r7, [r3, #4]
   228d0:	cmp	r7, #0
   228d4:	beq	2291c <ftello64@plt+0x11090>
   228d8:	ldr	r3, [r3, #8]
   228dc:	ldr	r3, [r3]
   228e0:	add	r2, r2, r3, lsl #3
   228e4:	ldrb	r2, [r2, #6]
   228e8:	tst	r2, #4
   228ec:	bne	2291c <ftello64@plt+0x11090>
   228f0:	str	r1, [sp]
   228f4:	mov	r0, r5
   228f8:	mov	r1, r6
   228fc:	mov	r2, r6
   22900:	mov	r3, r6
   22904:	bl	22a60 <ftello64@plt+0x111d4>
   22908:	cmp	r0, #0
   2290c:	bne	22a4c <ftello64@plt+0x111c0>
   22910:	ldr	r0, [r5]
   22914:	add	r0, r0, r6, lsl #3
   22918:	ldr	r0, [r0, #4]
   2291c:	tst	r0, #8
   22920:	beq	22a20 <ftello64@plt+0x11194>
   22924:	ldr	r0, [r5, #20]
   22928:	add	r1, r0, r4, lsl #2
   2292c:	ldr	r1, [r1, #4]
   22930:	cmp	r1, #1
   22934:	blt	22a20 <ftello64@plt+0x11194>
   22938:	str	r8, [sp, #12]
   2293c:	mov	r8, #0
   22940:	add	r7, sp, #16
   22944:	add	sl, sp, #32
   22948:	mov	r6, #0
   2294c:	str	r9, [sp, #8]
   22950:	add	r0, r0, r4, lsl #2
   22954:	ldr	r0, [r0, #8]
   22958:	ldr	r2, [r0, r6, lsl #2]
   2295c:	ldr	r0, [r5, #24]
   22960:	add	r9, r2, r2, lsl #1
   22964:	add	r0, r0, r9, lsl #2
   22968:	ldr	r1, [r0, #4]
   2296c:	cmn	r1, #1
   22970:	beq	229d8 <ftello64@plt+0x1114c>
   22974:	cmp	r1, #0
   22978:	bne	22998 <ftello64@plt+0x1110c>
   2297c:	mov	r0, r7
   22980:	mov	r1, r5
   22984:	mov	r3, #0
   22988:	bl	22840 <ftello64@plt+0x10fb4>
   2298c:	cmp	r0, #0
   22990:	beq	229a8 <ftello64@plt+0x1111c>
   22994:	b	22a4c <ftello64@plt+0x111c0>
   22998:	vldr	d16, [r0]
   2299c:	ldr	r0, [r0, #8]
   229a0:	str	r0, [sp, #24]
   229a4:	vstr	d16, [sp, #16]
   229a8:	mov	r0, sl
   229ac:	mov	r1, r7
   229b0:	bl	22f10 <ftello64@plt+0x11684>
   229b4:	cmp	r0, #0
   229b8:	bne	22a4c <ftello64@plt+0x111c0>
   229bc:	ldr	r0, [r5, #24]
   229c0:	add	r0, r0, r9, lsl #2
   229c4:	ldr	r0, [r0, #4]
   229c8:	cmp	r0, #0
   229cc:	bne	229dc <ftello64@plt+0x11150>
   229d0:	ldr	r0, [sp, #24]
   229d4:	bl	15c2c <ftello64@plt+0x43a0>
   229d8:	mov	r8, #1
   229dc:	ldr	r0, [r5, #20]
   229e0:	add	r6, r6, #1
   229e4:	add	r1, r0, r4, lsl #2
   229e8:	ldr	r1, [r1, #4]
   229ec:	cmp	r6, r1
   229f0:	blt	22950 <ftello64@plt+0x110c4>
   229f4:	tst	r8, #1
   229f8:	ldr	r8, [sp, #12]
   229fc:	ldr	r0, [sp, #8]
   22a00:	beq	22a20 <ftello64@plt+0x11194>
   22a04:	cmp	r0, #0
   22a08:	bne	22a20 <ftello64@plt+0x11194>
   22a0c:	ldr	r0, [r5, #24]
   22a10:	mov	r1, #0
   22a14:	add	r0, r0, r4, lsl #2
   22a18:	str	r1, [r0, #4]
   22a1c:	b	22a38 <ftello64@plt+0x111ac>
   22a20:	ldr	r0, [r5, #24]
   22a24:	vldr	d16, [sp, #32]
   22a28:	ldr	r1, [sp, #40]	; 0x28
   22a2c:	add	r0, r0, r4, lsl #2
   22a30:	str	r1, [r0, #8]
   22a34:	vstr	d16, [r0]
   22a38:	ldr	r0, [sp, #40]	; 0x28
   22a3c:	vldr	d16, [sp, #32]
   22a40:	str	r0, [r8, #8]
   22a44:	mov	r0, #0
   22a48:	vstr	d16, [r8]
   22a4c:	sub	sp, fp, #28
   22a50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22a54:	mov	r0, #12
   22a58:	sub	sp, fp, #28
   22a5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22a60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22a64:	add	fp, sp, #28
   22a68:	sub	sp, sp, #20
   22a6c:	mov	r9, r0
   22a70:	ldr	r0, [fp, #8]
   22a74:	mov	sl, r2
   22a78:	mov	r8, r1
   22a7c:	str	r3, [sp, #8]
   22a80:	str	r0, [sp, #16]
   22a84:	ldr	r2, [r9]
   22a88:	add	r3, r2, r8, lsl #3
   22a8c:	ldrb	r0, [r3, #4]!
   22a90:	cmp	r0, #4
   22a94:	bne	22b84 <ftello64@plt+0x112f8>
   22a98:	ldr	r0, [r9, #12]
   22a9c:	ldr	r1, [r9, #20]
   22aa0:	add	r6, sl, sl, lsl #1
   22aa4:	ldr	r4, [r0, r8, lsl #2]
   22aa8:	add	r0, r1, r6, lsl #2
   22aac:	mov	r1, #0
   22ab0:	str	r1, [r0, #4]
   22ab4:	mov	r0, r9
   22ab8:	ldr	r1, [r2, r4, lsl #3]!
   22abc:	ldr	r2, [r2, #4]
   22ac0:	bl	22670 <ftello64@plt+0x10de4>
   22ac4:	mov	r7, r0
   22ac8:	mov	r0, #12
   22acc:	cmn	r7, #1
   22ad0:	str	r0, [sp, #12]
   22ad4:	beq	22f04 <ftello64@plt+0x11678>
   22ad8:	ldr	r1, [r9]
   22adc:	movw	r0, #65280	; 0xff00
   22ae0:	movw	r3, #255	; 0xff
   22ae4:	movt	r0, #3
   22ae8:	movt	r3, #65532	; 0xfffc
   22aec:	mov	ip, r0
   22af0:	ldr	r0, [sp, #16]
   22af4:	add	r1, r1, r7, lsl #3
   22af8:	ldr	r2, [r1, #4]
   22afc:	and	r0, ip, r0, lsl #8
   22b00:	and	r2, r2, r3
   22b04:	orr	r0, r2, r0
   22b08:	str	r0, [r1, #4]
   22b0c:	ldr	r0, [r9]
   22b10:	add	r1, r0, r4, lsl #3
   22b14:	add	r0, r0, r7, lsl #3
   22b18:	ldr	r1, [r1, #4]
   22b1c:	ldr	r2, [r0, #4]
   22b20:	and	r1, r1, ip
   22b24:	orr	r1, r1, r2
   22b28:	str	r1, [r0, #4]
   22b2c:	ldr	r0, [r9]
   22b30:	add	r0, r0, r7, lsl #3
   22b34:	ldr	r1, [r0, #4]
   22b38:	orr	r1, r1, #262144	; 0x40000
   22b3c:	str	r1, [r0, #4]
   22b40:	ldr	r0, [r9, #16]
   22b44:	str	r4, [r0, r7, lsl #2]
   22b48:	ldr	r0, [r9, #12]
   22b4c:	ldr	r1, [r0, r8, lsl #2]
   22b50:	str	r1, [r0, sl, lsl #2]
   22b54:	mov	r1, r7
   22b58:	ldr	r0, [r9, #20]
   22b5c:	add	r0, r0, r6, lsl #2
   22b60:	bl	230a0 <ftello64@plt+0x11814>
   22b64:	mov	r1, #0
   22b68:	cmp	r0, #0
   22b6c:	mov	r8, r4
   22b70:	mov	sl, r7
   22b74:	beq	22f04 <ftello64@plt+0x11678>
   22b78:	cmp	r1, #0
   22b7c:	beq	22a84 <ftello64@plt+0x111f8>
   22b80:	b	22edc <ftello64@plt+0x11650>
   22b84:	ldr	r0, [r9, #20]
   22b88:	add	ip, r8, r8, lsl #1
   22b8c:	add	r7, r0, ip, lsl #2
   22b90:	ldr	r1, [r7, #4]
   22b94:	cmp	r1, #0
   22b98:	beq	22ef0 <ftello64@plt+0x11664>
   22b9c:	ldr	r7, [r7, #8]
   22ba0:	add	r6, sl, sl, lsl #1
   22ba4:	cmp	r1, #1
   22ba8:	add	r0, r0, r6, lsl #2
   22bac:	ldr	r5, [r7]
   22bb0:	mov	r7, #0
   22bb4:	str	r7, [r0, #4]
   22bb8:	bne	22bf4 <ftello64@plt+0x11368>
   22bbc:	ldr	r1, [sp, #8]
   22bc0:	cmp	r8, r1
   22bc4:	bne	22df4 <ftello64@plt+0x11568>
   22bc8:	cmp	sl, r8
   22bcc:	beq	22df4 <ftello64@plt+0x11568>
   22bd0:	mov	r1, r5
   22bd4:	bl	230a0 <ftello64@plt+0x11814>
   22bd8:	ldr	r8, [sp, #8]
   22bdc:	cmp	r0, #0
   22be0:	mov	r1, #1
   22be4:	movwne	r1, #2
   22be8:	cmp	r1, #0
   22bec:	beq	22a84 <ftello64@plt+0x111f8>
   22bf0:	b	22edc <ftello64@plt+0x11650>
   22bf4:	ldr	r1, [r9, #8]
   22bf8:	ldr	r8, [sp, #16]
   22bfc:	str	r6, [sp, #4]
   22c00:	sub	r3, r1, #1
   22c04:	cmp	r3, #1
   22c08:	blt	22c58 <ftello64@plt+0x113cc>
   22c0c:	add	r3, r2, r3, lsl #3
   22c10:	ldr	r6, [r3, #4]
   22c14:	ands	r3, r6, #262144	; 0x40000
   22c18:	beq	22c58 <ftello64@plt+0x113cc>
   22c1c:	ldr	r4, [r9, #16]
   22c20:	sub	r3, r2, #12
   22c24:	sub	r4, r4, #4
   22c28:	ldr	r7, [r4, r1, lsl #2]
   22c2c:	cmp	r7, r5
   22c30:	ubfxeq	r7, r6, #8, #10
   22c34:	cmpeq	r7, r8
   22c38:	beq	22ebc <ftello64@plt+0x11630>
   22c3c:	sub	r7, r1, #2
   22c40:	cmp	r7, #1
   22c44:	blt	22c58 <ftello64@plt+0x113cc>
   22c48:	ldr	r6, [r3, r1, lsl #3]
   22c4c:	sub	r1, r1, #1
   22c50:	ands	r7, r6, #262144	; 0x40000
   22c54:	bne	22c28 <ftello64@plt+0x1139c>
   22c58:	ldr	r1, [r2, r5, lsl #3]!
   22c5c:	mov	r0, r9
   22c60:	mov	sl, ip
   22c64:	ldr	r2, [r2, #4]
   22c68:	bl	22670 <ftello64@plt+0x10de4>
   22c6c:	mov	r4, r0
   22c70:	mov	r0, #12
   22c74:	cmn	r4, #1
   22c78:	str	r0, [sp, #12]
   22c7c:	beq	22f04 <ftello64@plt+0x11678>
   22c80:	ldr	r1, [r9]
   22c84:	movw	r0, #65280	; 0xff00
   22c88:	movw	r7, #255	; 0xff
   22c8c:	ldr	r6, [sp, #4]
   22c90:	movt	r0, #3
   22c94:	movt	r7, #65532	; 0xfffc
   22c98:	mov	r3, r0
   22c9c:	and	r0, r0, r8, lsl #8
   22ca0:	add	r1, r1, r4, lsl #3
   22ca4:	ldr	r2, [r1, #4]
   22ca8:	and	r2, r2, r7
   22cac:	orr	r0, r2, r0
   22cb0:	str	r0, [r1, #4]
   22cb4:	ldr	r0, [r9]
   22cb8:	add	r1, r0, r5, lsl #3
   22cbc:	add	r0, r0, r4, lsl #3
   22cc0:	ldr	r1, [r1, #4]
   22cc4:	ldr	r2, [r0, #4]
   22cc8:	and	r1, r1, r3
   22ccc:	orr	r1, r1, r2
   22cd0:	str	r1, [r0, #4]
   22cd4:	ldr	r0, [r9]
   22cd8:	add	r0, r0, r4, lsl #3
   22cdc:	ldr	r1, [r0, #4]
   22ce0:	orr	r1, r1, #262144	; 0x40000
   22ce4:	str	r1, [r0, #4]
   22ce8:	mov	r1, r4
   22cec:	ldr	r0, [r9, #16]
   22cf0:	str	r5, [r0, r4, lsl #2]
   22cf4:	ldr	r0, [r9, #20]
   22cf8:	add	r0, r0, r6, lsl #2
   22cfc:	bl	230a0 <ftello64@plt+0x11814>
   22d00:	cmp	r0, #0
   22d04:	beq	22f04 <ftello64@plt+0x11678>
   22d08:	ldr	r0, [sp, #16]
   22d0c:	ldr	r3, [sp, #8]
   22d10:	mov	r1, r5
   22d14:	mov	r2, r4
   22d18:	str	r0, [sp]
   22d1c:	mov	r0, r9
   22d20:	bl	22a60 <ftello64@plt+0x111d4>
   22d24:	cmp	r0, #0
   22d28:	bne	22f00 <ftello64@plt+0x11674>
   22d2c:	ldr	r1, [r9, #20]
   22d30:	ldr	r0, [r9]
   22d34:	add	r1, r1, sl, lsl #2
   22d38:	ldr	r1, [r1, #8]
   22d3c:	ldr	r8, [r1, #4]
   22d40:	ldr	r1, [r0, r8, lsl #3]!
   22d44:	ldr	r2, [r0, #4]
   22d48:	mov	r0, r9
   22d4c:	bl	22670 <ftello64@plt+0x10de4>
   22d50:	mov	sl, r0
   22d54:	mov	r0, #12
   22d58:	cmn	sl, #1
   22d5c:	str	r0, [sp, #12]
   22d60:	beq	22f04 <ftello64@plt+0x11678>
   22d64:	ldr	r1, [r9]
   22d68:	movw	r0, #65280	; 0xff00
   22d6c:	movw	r7, #255	; 0xff
   22d70:	movt	r0, #3
   22d74:	movt	r7, #65532	; 0xfffc
   22d78:	mov	r3, r0
   22d7c:	ldr	r0, [sp, #16]
   22d80:	add	r1, r1, sl, lsl #3
   22d84:	ldr	r2, [r1, #4]
   22d88:	and	r0, r3, r0, lsl #8
   22d8c:	and	r2, r2, r7
   22d90:	orr	r0, r2, r0
   22d94:	str	r0, [r1, #4]
   22d98:	ldr	r0, [r9]
   22d9c:	add	r1, r0, r8, lsl #3
   22da0:	add	r0, r0, sl, lsl #3
   22da4:	ldr	r1, [r1, #4]
   22da8:	ldr	r2, [r0, #4]
   22dac:	and	r1, r1, r3
   22db0:	orr	r1, r1, r2
   22db4:	str	r1, [r0, #4]
   22db8:	ldr	r0, [r9]
   22dbc:	add	r0, r0, sl, lsl #3
   22dc0:	ldr	r1, [r0, #4]
   22dc4:	orr	r1, r1, #262144	; 0x40000
   22dc8:	str	r1, [r0, #4]
   22dcc:	mov	r1, sl
   22dd0:	ldr	r0, [r9, #16]
   22dd4:	str	r8, [r0, sl, lsl #2]
   22dd8:	ldr	r0, [r9, #20]
   22ddc:	add	r0, r0, r6, lsl #2
   22de0:	bl	230a0 <ftello64@plt+0x11814>
   22de4:	mov	r1, #0
   22de8:	cmp	r0, #0
   22dec:	bne	22b78 <ftello64@plt+0x112ec>
   22df0:	b	22f04 <ftello64@plt+0x11678>
   22df4:	ldr	r1, [r2, r5, lsl #3]!
   22df8:	ldr	r4, [r3]
   22dfc:	mov	r0, r9
   22e00:	ldr	r2, [r2, #4]
   22e04:	bl	22670 <ftello64@plt+0x10de4>
   22e08:	mov	sl, r0
   22e0c:	ubfx	r0, r4, #8, #10
   22e10:	mov	r1, #12
   22e14:	cmn	sl, #1
   22e18:	str	r1, [sp, #12]
   22e1c:	beq	22f04 <ftello64@plt+0x11678>
   22e20:	ldr	r1, [sp, #16]
   22e24:	movw	r7, #255	; 0xff
   22e28:	movt	r7, #65532	; 0xfffc
   22e2c:	orr	r1, r0, r1
   22e30:	movw	r0, #65280	; 0xff00
   22e34:	movt	r0, #3
   22e38:	str	r1, [sp, #16]
   22e3c:	mov	r3, r0
   22e40:	and	r0, r0, r1, lsl #8
   22e44:	ldr	r1, [r9]
   22e48:	add	r1, r1, sl, lsl #3
   22e4c:	ldr	r2, [r1, #4]
   22e50:	and	r2, r2, r7
   22e54:	orr	r0, r2, r0
   22e58:	str	r0, [r1, #4]
   22e5c:	ldr	r0, [r9]
   22e60:	add	r1, r0, r5, lsl #3
   22e64:	add	r0, r0, sl, lsl #3
   22e68:	ldr	r1, [r1, #4]
   22e6c:	ldr	r2, [r0, #4]
   22e70:	and	r1, r1, r3
   22e74:	orr	r1, r1, r2
   22e78:	str	r1, [r0, #4]
   22e7c:	ldr	r0, [r9]
   22e80:	add	r0, r0, sl, lsl #3
   22e84:	ldr	r1, [r0, #4]
   22e88:	orr	r1, r1, #262144	; 0x40000
   22e8c:	str	r1, [r0, #4]
   22e90:	mov	r1, sl
   22e94:	ldr	r0, [r9, #16]
   22e98:	str	r5, [r0, sl, lsl #2]
   22e9c:	ldr	r0, [r9, #20]
   22ea0:	add	r0, r0, r6, lsl #2
   22ea4:	bl	230a0 <ftello64@plt+0x11814>
   22ea8:	mov	r1, #0
   22eac:	cmp	r0, #0
   22eb0:	mov	r8, r5
   22eb4:	bne	22b78 <ftello64@plt+0x112ec>
   22eb8:	b	22f04 <ftello64@plt+0x11678>
   22ebc:	sub	r1, r1, #1
   22ec0:	mov	sl, ip
   22ec4:	bl	230a0 <ftello64@plt+0x11814>
   22ec8:	ldr	r6, [sp, #4]
   22ecc:	cmp	r0, #0
   22ed0:	bne	22d2c <ftello64@plt+0x114a0>
   22ed4:	mov	r0, #12
   22ed8:	b	22f00 <ftello64@plt+0x11674>
   22edc:	mov	r0, #12
   22ee0:	cmp	r1, #2
   22ee4:	str	r0, [sp, #12]
   22ee8:	beq	22efc <ftello64@plt+0x11670>
   22eec:	b	22f04 <ftello64@plt+0x11678>
   22ef0:	ldr	r0, [r9, #12]
   22ef4:	ldr	r1, [r0, r8, lsl #2]
   22ef8:	str	r1, [r0, sl, lsl #2]
   22efc:	mov	r0, #0
   22f00:	str	r0, [sp, #12]
   22f04:	ldr	r0, [sp, #12]
   22f08:	sub	sp, fp, #28
   22f0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22f10:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   22f14:	add	fp, sp, #24
   22f18:	mov	r8, #0
   22f1c:	cmp	r1, #0
   22f20:	beq	23078 <ftello64@plt+0x117ec>
   22f24:	mov	r5, r0
   22f28:	ldr	r0, [r1, #4]
   22f2c:	mov	r9, r1
   22f30:	cmp	r0, #0
   22f34:	beq	23078 <ftello64@plt+0x117ec>
   22f38:	ldr	r1, [r5, #4]
   22f3c:	ldr	r2, [r5]
   22f40:	add	r3, r1, r0, lsl #1
   22f44:	cmp	r2, r3
   22f48:	bge	22f78 <ftello64@plt+0x116ec>
   22f4c:	add	r7, r2, r0
   22f50:	ldr	r0, [r5, #8]
   22f54:	lsl	r1, r7, #3
   22f58:	bl	2c2c4 <ftello64@plt+0x1aa38>
   22f5c:	cmp	r0, #0
   22f60:	beq	23094 <ftello64@plt+0x11808>
   22f64:	str	r0, [r5, #8]
   22f68:	lsl	r0, r7, #1
   22f6c:	str	r0, [r5]
   22f70:	ldr	r1, [r5, #4]
   22f74:	ldr	r0, [r9, #4]
   22f78:	cmp	r1, #0
   22f7c:	beq	23080 <ftello64@plt+0x117f4>
   22f80:	add	r7, r1, r0, lsl #1
   22f84:	sub	r1, r1, #1
   22f88:	sub	r0, r0, #1
   22f8c:	orr	r2, r0, r1
   22f90:	cmp	r2, #0
   22f94:	blt	22fe0 <ftello64@plt+0x11754>
   22f98:	ldr	r2, [r9, #8]
   22f9c:	ldr	r3, [r5, #8]
   22fa0:	ldr	r4, [r2, r0, lsl #2]
   22fa4:	ldr	r6, [r3, r1, lsl #2]
   22fa8:	cmp	r6, r4
   22fac:	bne	22fbc <ftello64@plt+0x11730>
   22fb0:	sub	r1, r1, #1
   22fb4:	sub	r0, r0, #1
   22fb8:	b	22fd4 <ftello64@plt+0x11748>
   22fbc:	bge	22fd0 <ftello64@plt+0x11744>
   22fc0:	sub	r7, r7, #1
   22fc4:	sub	r0, r0, #1
   22fc8:	str	r4, [r3, r7, lsl #2]
   22fcc:	b	22fd4 <ftello64@plt+0x11748>
   22fd0:	sub	r1, r1, #1
   22fd4:	orr	r6, r0, r1
   22fd8:	cmn	r6, #1
   22fdc:	bgt	22fa0 <ftello64@plt+0x11714>
   22fe0:	cmp	r0, #0
   22fe4:	blt	23004 <ftello64@plt+0x11778>
   22fe8:	add	r2, r0, #1
   22fec:	ldr	r0, [r5, #8]
   22ff0:	ldr	r1, [r9, #8]
   22ff4:	sub	r7, r7, r2
   22ff8:	lsl	r2, r2, #2
   22ffc:	add	r0, r0, r7, lsl #2
   23000:	bl	11580 <memcpy@plt>
   23004:	ldr	r0, [r5, #4]
   23008:	ldr	r2, [r9, #4]
   2300c:	sub	r1, r0, #1
   23010:	add	r3, r1, r2, lsl #1
   23014:	sub	r2, r3, r7
   23018:	adds	r2, r2, #1
   2301c:	beq	23078 <ftello64@plt+0x117ec>
   23020:	add	r0, r2, r0
   23024:	str	r0, [r5, #4]
   23028:	ldr	r0, [r5, #8]
   2302c:	ldr	r6, [r0, r1, lsl #2]
   23030:	ldr	r5, [r0, r3, lsl #2]
   23034:	cmp	r5, r6
   23038:	ble	23054 <ftello64@plt+0x117c8>
   2303c:	add	r6, r2, r1
   23040:	subs	r2, r2, #1
   23044:	sub	r3, r3, #1
   23048:	str	r5, [r0, r6, lsl #2]
   2304c:	bne	2302c <ftello64@plt+0x117a0>
   23050:	b	23078 <ftello64@plt+0x117ec>
   23054:	add	r5, r2, r1
   23058:	cmp	r1, #0
   2305c:	str	r6, [r0, r5, lsl #2]
   23060:	sub	r6, r1, #1
   23064:	mov	r1, r6
   23068:	bgt	2302c <ftello64@plt+0x117a0>
   2306c:	add	r1, r0, r7, lsl #2
   23070:	lsl	r2, r2, #2
   23074:	bl	11580 <memcpy@plt>
   23078:	mov	r0, r8
   2307c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   23080:	str	r0, [r5, #4]
   23084:	ldr	r0, [r5, #8]
   23088:	ldr	r2, [r9, #4]
   2308c:	ldr	r1, [r9, #8]
   23090:	b	23070 <ftello64@plt+0x117e4>
   23094:	mov	r8, #12
   23098:	mov	r0, r8
   2309c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   230a0:	push	{r4, r5, r6, sl, fp, lr}
   230a4:	add	fp, sp, #16
   230a8:	ldr	r2, [r0]
   230ac:	mov	r5, r1
   230b0:	mov	r4, r0
   230b4:	cmp	r2, #0
   230b8:	beq	230e8 <ftello64@plt+0x1185c>
   230bc:	ldr	r1, [r4, #4]
   230c0:	cmp	r1, #0
   230c4:	bne	23124 <ftello64@plt+0x11898>
   230c8:	ldr	r0, [r4, #8]
   230cc:	str	r5, [r0]
   230d0:	ldr	r0, [r4, #4]
   230d4:	mov	r6, #1
   230d8:	add	r0, r0, #1
   230dc:	str	r0, [r4, #4]
   230e0:	mov	r0, r6
   230e4:	pop	{r4, r5, r6, sl, fp, pc}
   230e8:	mov	r6, #1
   230ec:	mov	r0, #4
   230f0:	str	r6, [r4]
   230f4:	str	r6, [r4, #4]
   230f8:	bl	2c294 <ftello64@plt+0x1aa08>
   230fc:	cmp	r0, #0
   23100:	str	r0, [r4, #8]
   23104:	strne	r5, [r0]
   23108:	movne	r0, r6
   2310c:	popne	{r4, r5, r6, sl, fp, pc}
   23110:	mov	r6, #0
   23114:	mov	r0, r6
   23118:	str	r6, [r4]
   2311c:	str	r6, [r4, #4]
   23120:	pop	{r4, r5, r6, sl, fp, pc}
   23124:	cmp	r2, r1
   23128:	bne	23154 <ftello64@plt+0x118c8>
   2312c:	lsl	r0, r2, #1
   23130:	lsl	r1, r2, #3
   23134:	str	r0, [r4]
   23138:	ldr	r0, [r4, #8]
   2313c:	bl	2c2c4 <ftello64@plt+0x1aa38>
   23140:	cmp	r0, #0
   23144:	beq	231d0 <ftello64@plt+0x11944>
   23148:	str	r0, [r4, #8]
   2314c:	ldr	r1, [r4, #4]
   23150:	b	23158 <ftello64@plt+0x118cc>
   23154:	ldr	r0, [r4, #8]
   23158:	ldr	r2, [r0]
   2315c:	cmp	r2, r5
   23160:	ble	23198 <ftello64@plt+0x1190c>
   23164:	cmp	r1, #1
   23168:	blt	231c8 <ftello64@plt+0x1193c>
   2316c:	add	r2, r0, r1, lsl #2
   23170:	add	r1, r1, #1
   23174:	mov	r3, r2
   23178:	ldr	r6, [r3, #-4]!
   2317c:	sub	r1, r1, #1
   23180:	cmp	r1, #1
   23184:	str	r6, [r2]
   23188:	mov	r2, r3
   2318c:	bgt	23178 <ftello64@plt+0x118ec>
   23190:	sub	r1, r1, #1
   23194:	b	231c8 <ftello64@plt+0x1193c>
   23198:	add	r2, r0, r1, lsl #2
   2319c:	ldr	r3, [r2, #-4]
   231a0:	cmp	r3, r5
   231a4:	ble	231c8 <ftello64@plt+0x1193c>
   231a8:	sub	r1, r1, #2
   231ac:	str	r3, [r2]
   231b0:	sub	r1, r1, #1
   231b4:	ldr	r3, [r2, #-8]
   231b8:	sub	r2, r2, #4
   231bc:	cmp	r3, r5
   231c0:	bgt	231ac <ftello64@plt+0x11920>
   231c4:	add	r1, r1, #2
   231c8:	str	r5, [r0, r1, lsl #2]
   231cc:	b	230d0 <ftello64@plt+0x11844>
   231d0:	mov	r6, #0
   231d4:	mov	r0, r6
   231d8:	pop	{r4, r5, r6, sl, fp, pc}
   231dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   231e0:	add	fp, sp, #28
   231e4:	sub	sp, sp, #28
   231e8:	ldr	lr, [r2, #4]
   231ec:	str	r2, [sp, #24]
   231f0:	cmp	lr, #0
   231f4:	beq	23390 <ftello64@plt+0x11b04>
   231f8:	mov	r9, r3
   231fc:	add	r7, lr, r3
   23200:	cmp	lr, #1
   23204:	str	r0, [sp, #4]
   23208:	blt	2327c <ftello64@plt+0x119f0>
   2320c:	ldr	r0, [sp, #24]
   23210:	mov	r2, #0
   23214:	cmp	lr, #4
   23218:	ldr	r5, [r0, #8]
   2321c:	bcc	23264 <ftello64@plt+0x119d8>
   23220:	mov	r0, #0
   23224:	bic	r2, lr, #3
   23228:	vdup.32	q8, r0
   2322c:	mov	r3, r2
   23230:	mov	r0, r5
   23234:	vmov.32	d16[0], r7
   23238:	vld1.32	{d18-d19}, [r0]!
   2323c:	subs	r3, r3, #4
   23240:	vadd.i32	q8, q9, q8
   23244:	bne	23238 <ftello64@plt+0x119ac>
   23248:	vext.8	q9, q8, q8, #8
   2324c:	cmp	lr, r2
   23250:	vadd.i32	q8, q8, q9
   23254:	vdup.32	q9, d16[1]
   23258:	vadd.i32	q8, q8, q9
   2325c:	vmov.32	r7, d16[0]
   23260:	beq	2327c <ftello64@plt+0x119f0>
   23264:	add	r3, r5, r2, lsl #2
   23268:	sub	r2, lr, r2
   2326c:	ldr	r0, [r3], #4
   23270:	subs	r2, r2, #1
   23274:	add	r7, r0, r7
   23278:	bne	2326c <ftello64@plt+0x119e0>
   2327c:	ldr	r0, [r1, #32]
   23280:	mov	sl, r1
   23284:	ldr	r1, [r1, #68]	; 0x44
   23288:	and	r1, r1, r7
   2328c:	add	r2, r1, r1, lsl #1
   23290:	ldr	r1, [r0, r2, lsl #2]
   23294:	cmp	r1, #1
   23298:	blt	23330 <ftello64@plt+0x11aa4>
   2329c:	add	r0, r0, r2, lsl #2
   232a0:	sub	ip, lr, #1
   232a4:	mov	r3, #0
   232a8:	ldr	r8, [r0, #8]
   232ac:	b	232f0 <ftello64@plt+0x11a64>
   232b0:	ldr	r0, [r5, #4]
   232b4:	cmp	r0, lr
   232b8:	bne	23324 <ftello64@plt+0x11a98>
   232bc:	mov	r0, ip
   232c0:	add	r6, r0, #1
   232c4:	cmp	r6, #1
   232c8:	blt	235d4 <ftello64@plt+0x11d48>
   232cc:	ldr	r2, [sp, #24]
   232d0:	ldr	r6, [r2, #8]
   232d4:	ldr	r2, [r5, #8]
   232d8:	ldr	r6, [r6, r0, lsl #2]
   232dc:	ldr	r2, [r2, r0, lsl #2]
   232e0:	sub	r0, r0, #1
   232e4:	cmp	r2, r6
   232e8:	beq	232c0 <ftello64@plt+0x11a34>
   232ec:	b	23324 <ftello64@plt+0x11a98>
   232f0:	ldr	r4, [r8, r3, lsl #2]
   232f4:	ldr	r0, [r4]
   232f8:	cmp	r0, r7
   232fc:	bne	23324 <ftello64@plt+0x11a98>
   23300:	ldrb	r0, [r4, #52]	; 0x34
   23304:	and	r0, r0, #15
   23308:	cmp	r0, r9
   2330c:	bne	23324 <ftello64@plt+0x11a98>
   23310:	ldr	r0, [sp, #24]
   23314:	cmp	r0, #0
   23318:	ldrne	r5, [r4, #40]	; 0x28
   2331c:	cmpne	r5, #0
   23320:	bne	232b0 <ftello64@plt+0x11a24>
   23324:	add	r3, r3, #1
   23328:	cmp	r3, r1
   2332c:	blt	232f0 <ftello64@plt+0x11a64>
   23330:	mov	r0, #56	; 0x38
   23334:	mov	r1, #1
   23338:	bl	2c240 <ftello64@plt+0x1a9b4>
   2333c:	cmp	r0, #0
   23340:	beq	235f4 <ftello64@plt+0x11d68>
   23344:	mov	r4, r0
   23348:	ldr	r0, [sp, #24]
   2334c:	add	r6, r4, #4
   23350:	ldr	r8, [r0, #4]
   23354:	cmp	r8, #1
   23358:	str	r8, [r4, #8]
   2335c:	blt	2339c <ftello64@plt+0x11b10>
   23360:	lsl	r0, r8, #2
   23364:	str	r8, [r4, #4]
   23368:	bl	2c294 <ftello64@plt+0x1aa08>
   2336c:	cmp	r0, #0
   23370:	str	r0, [r4, #12]
   23374:	beq	23608 <ftello64@plt+0x11d7c>
   23378:	ldr	r1, [sp, #24]
   2337c:	ldr	r8, [r1, #4]
   23380:	ldr	r1, [r1, #8]
   23384:	lsl	r2, r8, #2
   23388:	bl	11580 <memcpy@plt>
   2338c:	b	233ac <ftello64@plt+0x11b20>
   23390:	mov	r4, #0
   23394:	str	r4, [r0]
   23398:	b	235d4 <ftello64@plt+0x11d48>
   2339c:	mov	r0, #0
   233a0:	str	r0, [r6]
   233a4:	str	r0, [r6, #4]
   233a8:	str	r0, [r6, #8]
   233ac:	str	r6, [r4, #40]	; 0x28
   233b0:	and	r0, r9, #15
   233b4:	cmp	r8, #1
   233b8:	ldrb	r1, [r4, #52]	; 0x34
   233bc:	and	r1, r1, #240	; 0xf0
   233c0:	orr	r0, r1, r0
   233c4:	strb	r0, [r4, #52]	; 0x34
   233c8:	mov	r0, sl
   233cc:	blt	235c0 <ftello64@plt+0x11d34>
   233d0:	movw	lr, #65280	; 0xff00
   233d4:	and	r1, r9, #4
   233d8:	and	ip, r9, #1
   233dc:	mov	r5, #0
   233e0:	str	r0, [sp, #16]
   233e4:	str	r1, [sp]
   233e8:	and	r1, r9, #2
   233ec:	movt	lr, #3
   233f0:	mov	r9, #0
   233f4:	str	ip, [sp, #12]
   233f8:	str	r1, [sp, #8]
   233fc:	add	r1, lr, #255	; 0xff
   23400:	str	r1, [sp, #20]
   23404:	b	23444 <ftello64@plt+0x11bb8>
   23408:	sub	r2, r2, #1
   2340c:	cmp	r2, r1
   23410:	str	r2, [r4, #8]
   23414:	ble	235b0 <ftello64@plt+0x11d24>
   23418:	ldr	r2, [r4, #12]
   2341c:	add	r3, r2, r1, lsl #2
   23420:	ldr	r3, [r3, #4]
   23424:	str	r3, [r2, r1, lsl #2]
   23428:	add	r1, r1, #1
   2342c:	ldr	r3, [r4, #8]
   23430:	cmp	r1, r3
   23434:	blt	2341c <ftello64@plt+0x11b90>
   23438:	ldr	r1, [sp, #24]
   2343c:	ldr	r8, [r1, #4]
   23440:	b	235b0 <ftello64@plt+0x11d24>
   23444:	ldr	r1, [sp, #24]
   23448:	ldr	r2, [r0]
   2344c:	ldr	r1, [r1, #8]
   23450:	ldr	r1, [r1, r9, lsl #2]
   23454:	add	r1, r2, r1, lsl #3
   23458:	ldr	sl, [r1, #4]
   2345c:	ldr	r1, [sp, #20]
   23460:	and	r1, sl, r1
   23464:	cmp	r1, #1
   23468:	beq	235b4 <ftello64@plt+0x11d28>
   2346c:	ldrb	r3, [r4, #52]	; 0x34
   23470:	mov	r2, #32
   23474:	and	r1, sl, lr
   23478:	and	r2, r2, sl, lsr #15
   2347c:	orr	r2, r3, r2
   23480:	uxtb	r3, sl
   23484:	cmp	r3, #2
   23488:	strb	r2, [r4, #52]	; 0x34
   2348c:	beq	234a0 <ftello64@plt+0x11c14>
   23490:	cmp	r3, #4
   23494:	bne	234ac <ftello64@plt+0x11c20>
   23498:	mov	r3, #64	; 0x40
   2349c:	b	234a4 <ftello64@plt+0x11c18>
   234a0:	mov	r3, #16
   234a4:	orr	r2, r2, r3
   234a8:	strb	r2, [r4, #52]	; 0x34
   234ac:	cmp	r1, #0
   234b0:	beq	235b4 <ftello64@plt+0x11d28>
   234b4:	ldr	r1, [r4, #40]	; 0x28
   234b8:	cmp	r1, r6
   234bc:	beq	234d4 <ftello64@plt+0x11c48>
   234c0:	cmp	ip, #0
   234c4:	bne	23568 <ftello64@plt+0x11cdc>
   234c8:	ands	r1, sl, #256	; 0x100
   234cc:	bne	2359c <ftello64@plt+0x11d10>
   234d0:	b	23568 <ftello64@plt+0x11cdc>
   234d4:	mov	r0, #12
   234d8:	bl	2c294 <ftello64@plt+0x1aa08>
   234dc:	cmp	r0, #0
   234e0:	beq	235ec <ftello64@plt+0x11d60>
   234e4:	mov	r5, r0
   234e8:	str	r0, [r4, #40]	; 0x28
   234ec:	ldr	r0, [sp, #24]
   234f0:	ldr	r8, [r0, #4]
   234f4:	cmp	r8, #1
   234f8:	str	r8, [r5, #4]
   234fc:	blt	23530 <ftello64@plt+0x11ca4>
   23500:	lsl	r0, r8, #2
   23504:	str	r8, [r5]
   23508:	bl	2c294 <ftello64@plt+0x1aa08>
   2350c:	cmp	r0, #0
   23510:	str	r0, [r5, #8]
   23514:	beq	235e0 <ftello64@plt+0x11d54>
   23518:	ldr	r1, [sp, #24]
   2351c:	ldr	r8, [r1, #4]
   23520:	ldr	r1, [r1, #8]
   23524:	lsl	r2, r8, #2
   23528:	bl	11580 <memcpy@plt>
   2352c:	b	23540 <ftello64@plt+0x11cb4>
   23530:	mov	r0, #0
   23534:	str	r0, [r5]
   23538:	str	r0, [r5, #4]
   2353c:	str	r0, [r5, #8]
   23540:	ldrb	r0, [r4, #52]	; 0x34
   23544:	ldr	ip, [sp, #12]
   23548:	movw	lr, #65280	; 0xff00
   2354c:	mov	r5, #0
   23550:	movt	lr, #3
   23554:	orr	r0, r0, #128	; 0x80
   23558:	strb	r0, [r4, #52]	; 0x34
   2355c:	ldr	r0, [sp, #16]
   23560:	cmp	ip, #0
   23564:	beq	234c8 <ftello64@plt+0x11c3c>
   23568:	cmp	ip, #0
   2356c:	andsne	r1, sl, #512	; 0x200
   23570:	bne	2359c <ftello64@plt+0x11d10>
   23574:	ldr	r1, [sp, #8]
   23578:	cmp	r1, #0
   2357c:	bne	23588 <ftello64@plt+0x11cfc>
   23580:	ands	r1, sl, #4096	; 0x1000
   23584:	bne	2359c <ftello64@plt+0x11d10>
   23588:	ldr	r1, [sp]
   2358c:	cmp	r1, #0
   23590:	bne	235b4 <ftello64@plt+0x11d28>
   23594:	ands	r1, sl, #16384	; 0x4000
   23598:	beq	235b4 <ftello64@plt+0x11d28>
   2359c:	sub	r1, r9, r5
   235a0:	cmp	r1, #0
   235a4:	ldrge	r2, [r4, #8]
   235a8:	cmpge	r2, r1
   235ac:	bgt	23408 <ftello64@plt+0x11b7c>
   235b0:	add	r5, r5, #1
   235b4:	add	r9, r9, #1
   235b8:	cmp	r9, r8
   235bc:	blt	23444 <ftello64@plt+0x11bb8>
   235c0:	mov	r1, r4
   235c4:	mov	r2, r7
   235c8:	bl	23620 <ftello64@plt+0x11d94>
   235cc:	cmp	r0, #0
   235d0:	bne	235ec <ftello64@plt+0x11d60>
   235d4:	mov	r0, r4
   235d8:	sub	sp, fp, #28
   235dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   235e0:	mov	r0, #0
   235e4:	str	r0, [r5]
   235e8:	str	r0, [r5, #4]
   235ec:	mov	r0, r4
   235f0:	bl	1d63c <ftello64@plt+0xbdb0>
   235f4:	ldr	r1, [sp, #4]
   235f8:	mov	r0, #12
   235fc:	mov	r4, #0
   23600:	str	r0, [r1]
   23604:	b	235d4 <ftello64@plt+0x11d48>
   23608:	mov	r0, #0
   2360c:	str	r0, [r4, #4]
   23610:	str	r0, [r4, #8]
   23614:	mov	r0, r4
   23618:	bl	15c2c <ftello64@plt+0x43a0>
   2361c:	b	235f4 <ftello64@plt+0x11d68>
   23620:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23624:	add	fp, sp, #28
   23628:	sub	sp, sp, #4
   2362c:	str	r2, [r1]
   23630:	mov	r4, r1
   23634:	mov	r7, r0
   23638:	mov	r0, #0
   2363c:	mov	r9, r2
   23640:	ldr	r1, [r1, #8]
   23644:	str	r1, [r4, #16]
   23648:	str	r0, [r4, #20]
   2364c:	lsl	r0, r1, #2
   23650:	bl	2c294 <ftello64@plt+0x1aa08>
   23654:	mov	r8, #12
   23658:	cmp	r0, #0
   2365c:	str	r0, [r4, #24]
   23660:	beq	23720 <ftello64@plt+0x11e94>
   23664:	ldr	r1, [r4, #8]
   23668:	cmp	r1, #1
   2366c:	blt	236e0 <ftello64@plt+0x11e54>
   23670:	mov	r5, #0
   23674:	mov	sl, #2
   23678:	ldr	r2, [r4, #12]
   2367c:	ldr	r6, [r2, r5, lsl #2]
   23680:	ldr	r2, [r7]
   23684:	add	r2, r2, r6, lsl #3
   23688:	ldrb	r2, [r2, #4]
   2368c:	tst	r2, #8
   23690:	bne	236d4 <ftello64@plt+0x11e48>
   23694:	ldr	r2, [r4, #16]
   23698:	ldr	r1, [r4, #20]
   2369c:	cmp	r2, r1
   236a0:	bne	236c4 <ftello64@plt+0x11e38>
   236a4:	add	r1, sl, r2, lsl #1
   236a8:	str	r1, [r4, #16]
   236ac:	lsl	r1, r1, #2
   236b0:	bl	2c2c4 <ftello64@plt+0x1aa38>
   236b4:	cmp	r0, #0
   236b8:	beq	23720 <ftello64@plt+0x11e94>
   236bc:	str	r0, [r4, #24]
   236c0:	ldr	r1, [r4, #20]
   236c4:	add	r2, r1, #1
   236c8:	str	r2, [r4, #20]
   236cc:	str	r6, [r0, r1, lsl #2]
   236d0:	ldr	r1, [r4, #8]
   236d4:	add	r5, r5, #1
   236d8:	cmp	r5, r1
   236dc:	blt	23678 <ftello64@plt+0x11dec>
   236e0:	ldr	r1, [r7, #68]	; 0x44
   236e4:	ldr	r0, [r7, #32]
   236e8:	and	r1, r1, r9
   236ec:	mov	r5, r0
   236f0:	add	r2, r1, r1, lsl #1
   236f4:	ldr	r1, [r5, r2, lsl #2]!
   236f8:	mov	r6, r5
   236fc:	ldr	r3, [r6, #4]!
   23700:	cmp	r3, r1
   23704:	ble	2372c <ftello64@plt+0x11ea0>
   23708:	add	r0, r0, r2, lsl #2
   2370c:	ldr	r0, [r0, #8]
   23710:	add	r2, r1, #1
   23714:	mov	r8, #0
   23718:	str	r2, [r5]
   2371c:	str	r4, [r0, r1, lsl #2]
   23720:	mov	r0, r8
   23724:	sub	sp, fp, #28
   23728:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2372c:	add	r7, r0, r2, lsl #2
   23730:	mov	r2, #2
   23734:	ldr	r0, [r7, #8]!
   23738:	add	r9, r2, r1, lsl #1
   2373c:	lsl	r1, r9, #2
   23740:	bl	2c2c4 <ftello64@plt+0x1aa38>
   23744:	cmp	r0, #0
   23748:	beq	23720 <ftello64@plt+0x11e94>
   2374c:	str	r0, [r7]
   23750:	str	r9, [r6]
   23754:	ldr	r1, [r5]
   23758:	b	23710 <ftello64@plt+0x11e84>
   2375c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23760:	add	fp, sp, #28
   23764:	sub	sp, sp, #36	; 0x24
   23768:	mov	r4, r0
   2376c:	ldr	r0, [r0, #24]
   23770:	mov	r6, r2
   23774:	mov	r9, r1
   23778:	cmp	r0, r1
   2377c:	ble	2397c <ftello64@plt+0x120f0>
   23780:	ldr	r0, [r4, #80]	; 0x50
   23784:	mov	r1, #4
   23788:	mov	r5, r9
   2378c:	cmp	r0, #2
   23790:	movge	r0, #0
   23794:	strge	r0, [r4, #16]
   23798:	strge	r0, [r4, #20]
   2379c:	mov	r0, #0
   237a0:	tst	r6, #1
   237a4:	str	r0, [r4, #24]
   237a8:	str	r0, [r4, #28]
   237ac:	str	r0, [r4, #32]
   237b0:	strb	r0, [r4, #76]	; 0x4c
   237b4:	movweq	r1, #6
   237b8:	ldr	r2, [r4, #44]	; 0x2c
   237bc:	ldr	r3, [r4, #52]	; 0x34
   237c0:	str	r2, [r4, #48]	; 0x30
   237c4:	str	r3, [r4, #56]	; 0x38
   237c8:	str	r1, [r4, #60]	; 0x3c
   237cc:	ldrb	r1, [r4, #75]	; 0x4b
   237d0:	cmp	r1, #0
   237d4:	ldreq	r1, [r4]
   237d8:	streq	r1, [r4, #4]
   237dc:	cmp	r5, #0
   237e0:	beq	23904 <ftello64@plt+0x12078>
   237e4:	ldr	r1, [r4, #32]
   237e8:	cmp	r5, r1
   237ec:	bge	2398c <ftello64@plt+0x12100>
   237f0:	ldrb	r0, [r4, #76]	; 0x4c
   237f4:	cmp	r0, #0
   237f8:	bne	23a8c <ftello64@plt+0x12200>
   237fc:	cmp	r5, #0
   23800:	ble	23844 <ftello64@plt+0x11fb8>
   23804:	ldr	r1, [r4, #48]	; 0x30
   23808:	sub	r0, r5, #1
   2380c:	cmp	r1, r0
   23810:	beq	23b44 <ftello64@plt+0x122b8>
   23814:	ldr	r1, [r4, #80]	; 0x50
   23818:	cmp	r1, #2
   2381c:	blt	2384c <ftello64@plt+0x11fc0>
   23820:	ldr	r0, [r4, #8]
   23824:	mov	r1, r5
   23828:	sub	r0, r0, #4
   2382c:	ldr	r6, [r0, r1, lsl #2]
   23830:	cmn	r6, #1
   23834:	bne	23880 <ftello64@plt+0x11ff4>
   23838:	sub	r1, r1, #1
   2383c:	cmp	r1, #0
   23840:	bgt	2382c <ftello64@plt+0x11fa0>
   23844:	ldr	r1, [r4, #60]	; 0x3c
   23848:	b	238a4 <ftello64@plt+0x12018>
   2384c:	ldr	r1, [r4, #4]
   23850:	ldr	r2, [r4, #68]	; 0x44
   23854:	ldrb	r0, [r1, r0]
   23858:	ubfx	r1, r0, #5, #3
   2385c:	and	r3, r0, #31
   23860:	ldr	r2, [r2, r1, lsl #2]
   23864:	mov	r1, #1
   23868:	tst	r2, r1, lsl r3
   2386c:	bne	238a4 <ftello64@plt+0x12018>
   23870:	mov	r1, #0
   23874:	cmp	r0, #10
   23878:	beq	23898 <ftello64@plt+0x1200c>
   2387c:	b	238a4 <ftello64@plt+0x12018>
   23880:	ldrb	r0, [r4, #78]	; 0x4e
   23884:	cmp	r0, #0
   23888:	bne	23e00 <ftello64@plt+0x12574>
   2388c:	mov	r1, #0
   23890:	cmp	r6, #10
   23894:	bne	238a4 <ftello64@plt+0x12018>
   23898:	ldrb	r1, [r4, #77]	; 0x4d
   2389c:	cmp	r1, #0
   238a0:	movwne	r1, #2
   238a4:	str	r1, [r4, #60]	; 0x3c
   238a8:	ldr	r0, [r4, #80]	; 0x50
   238ac:	cmp	r0, #2
   238b0:	blt	238cc <ftello64@plt+0x12040>
   238b4:	ldr	r2, [r4, #28]
   238b8:	ldr	r0, [r4, #8]
   238bc:	sub	r2, r2, r5
   238c0:	add	r1, r0, r5, lsl #2
   238c4:	lsl	r2, r2, #2
   238c8:	bl	11544 <memmove@plt>
   238cc:	ldrb	r0, [r4, #75]	; 0x4b
   238d0:	cmp	r0, #0
   238d4:	bne	23b2c <ftello64@plt+0x122a0>
   238d8:	ldr	r0, [r4, #28]
   238dc:	ldr	r1, [r4, #32]
   238e0:	sub	r0, r0, r5
   238e4:	sub	r1, r1, r5
   238e8:	str	r0, [r4, #28]
   238ec:	str	r1, [r4, #32]
   238f0:	ldrb	r0, [r4, #75]	; 0x4b
   238f4:	cmp	r0, #0
   238f8:	ldreq	r0, [r4, #4]
   238fc:	addeq	r0, r0, r5
   23900:	streq	r0, [r4, #4]
   23904:	str	r9, [r4, #24]
   23908:	ldr	r0, [r4, #48]	; 0x30
   2390c:	ldr	r3, [r4, #80]	; 0x50
   23910:	ldr	r2, [r4, #56]	; 0x38
   23914:	sub	r1, r0, r5
   23918:	cmp	r3, #2
   2391c:	sub	r0, r2, r5
   23920:	str	r1, [r4, #48]	; 0x30
   23924:	str	r0, [r4, #56]	; 0x38
   23928:	blt	23950 <ftello64@plt+0x120c4>
   2392c:	ldrb	r0, [r4, #72]	; 0x48
   23930:	cmp	r0, #0
   23934:	beq	23964 <ftello64@plt+0x120d8>
   23938:	mov	r0, r4
   2393c:	bl	1d6a0 <ftello64@plt+0xbe14>
   23940:	cmp	r0, #0
   23944:	beq	2396c <ftello64@plt+0x120e0>
   23948:	sub	sp, fp, #28
   2394c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23950:	ldrb	r0, [r4, #75]	; 0x4b
   23954:	cmp	r0, #0
   23958:	bne	23b50 <ftello64@plt+0x122c4>
   2395c:	str	r1, [r4, #28]
   23960:	b	2396c <ftello64@plt+0x120e0>
   23964:	mov	r0, r4
   23968:	bl	1dd60 <ftello64@plt+0xc4d4>
   2396c:	mov	r0, #0
   23970:	str	r0, [r4, #40]	; 0x28
   23974:	sub	sp, fp, #28
   23978:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2397c:	sub	r5, r9, r0
   23980:	cmp	r5, #0
   23984:	bne	237e4 <ftello64@plt+0x11f58>
   23988:	b	23904 <ftello64@plt+0x12078>
   2398c:	ldrb	r2, [r4, #76]	; 0x4c
   23990:	ldr	lr, [r4, #28]
   23994:	cmp	r2, #0
   23998:	bne	24020 <ftello64@plt+0x12794>
   2399c:	mov	r2, #0
   239a0:	str	r2, [r4, #28]
   239a4:	ldr	r3, [r4, #80]	; 0x50
   239a8:	cmp	r3, #2
   239ac:	blt	23bd4 <ftello64@plt+0x12348>
   239b0:	ldrb	r2, [r4, #73]	; 0x49
   239b4:	cmp	r2, #0
   239b8:	beq	23a74 <ftello64@plt+0x121e8>
   239bc:	ldr	r7, [r4]
   239c0:	sub	r3, r5, r3
   239c4:	add	ip, r7, r0
   239c8:	add	r3, ip, r3
   239cc:	add	r8, ip, r5
   239d0:	cmp	r3, r7
   239d4:	movcc	r3, r7
   239d8:	mov	r7, r8
   239dc:	sub	r7, r7, #1
   239e0:	cmp	r7, r3
   239e4:	bcc	23a74 <ftello64@plt+0x121e8>
   239e8:	ldrb	r2, [r7]
   239ec:	and	r2, r2, #192	; 0xc0
   239f0:	cmp	r2, #128	; 0x80
   239f4:	beq	239dc <ftello64@plt+0x12150>
   239f8:	ldr	r0, [r4, #48]	; 0x30
   239fc:	mov	sl, lr
   23a00:	mov	r1, r7
   23a04:	add	r3, ip, r0
   23a08:	ldr	r0, [r4, #64]	; 0x40
   23a0c:	sub	r2, r3, r7
   23a10:	cmp	r0, #0
   23a14:	bne	240f8 <ftello64@plt+0x1286c>
   23a18:	mov	r0, #0
   23a1c:	add	r3, sp, #24
   23a20:	str	r0, [sp, #28]
   23a24:	str	r0, [sp, #24]
   23a28:	add	r0, sp, #20
   23a2c:	bl	2c8dc <ftello64@plt+0x1b050>
   23a30:	sub	r1, r8, r7
   23a34:	mvn	r7, #0
   23a38:	cmp	r0, r1
   23a3c:	bcc	23a60 <ftello64@plt+0x121d4>
   23a40:	cmn	r0, #3
   23a44:	bhi	23a60 <ftello64@plt+0x121d4>
   23a48:	mov	r2, #0
   23a4c:	sub	r0, r0, r1
   23a50:	str	r2, [r4, #16]
   23a54:	str	r2, [r4, #20]
   23a58:	str	r0, [r4, #28]
   23a5c:	ldr	r7, [sp, #20]
   23a60:	cmn	r7, #1
   23a64:	bne	23f44 <ftello64@plt+0x126b8>
   23a68:	ldr	r0, [r4, #24]
   23a6c:	ldr	r1, [r4, #32]
   23a70:	mov	lr, sl
   23a74:	add	r8, r1, r0
   23a78:	cmp	r8, r9
   23a7c:	bge	23e20 <ftello64@plt+0x12594>
   23a80:	add	sl, r4, #16
   23a84:	str	lr, [sp]
   23a88:	b	23ee4 <ftello64@plt+0x12658>
   23a8c:	ldr	ip, [r4, #12]
   23a90:	ldr	r0, [r4, #28]
   23a94:	mov	r1, #0
   23a98:	add	r2, r1, r0
   23a9c:	add	r2, r2, r2, lsr #31
   23aa0:	asr	r7, r2, #1
   23aa4:	ldr	r3, [ip, r7, lsl #2]
   23aa8:	mov	r2, r7
   23aac:	cmp	r3, r5
   23ab0:	bgt	23ac0 <ftello64@plt+0x12234>
   23ab4:	bge	23acc <ftello64@plt+0x12240>
   23ab8:	add	r1, r7, #1
   23abc:	mov	r2, r0
   23ac0:	cmp	r1, r2
   23ac4:	mov	r0, r2
   23ac8:	blt	23a98 <ftello64@plt+0x1220c>
   23acc:	mov	r8, #0
   23ad0:	cmp	r3, r5
   23ad4:	movwlt	r8, #1
   23ad8:	add	sl, r7, r8
   23adc:	cmp	sl, #0
   23ae0:	ble	23b24 <ftello64@plt+0x12298>
   23ae4:	ldr	r1, [r4, #48]	; 0x30
   23ae8:	sub	r0, sl, #1
   23aec:	cmp	r1, r0
   23af0:	beq	24048 <ftello64@plt+0x127bc>
   23af4:	ldr	r1, [r4, #80]	; 0x50
   23af8:	cmp	r1, #2
   23afc:	blt	23c30 <ftello64@plt+0x123a4>
   23b00:	ldr	r0, [r4, #8]
   23b04:	mov	r1, sl
   23b08:	sub	r0, r0, #4
   23b0c:	ldr	r6, [r0, r1, lsl #2]
   23b10:	cmn	r6, #1
   23b14:	bne	23c64 <ftello64@plt+0x123d8>
   23b18:	sub	r1, r1, #1
   23b1c:	cmp	r1, #0
   23b20:	bgt	23b0c <ftello64@plt+0x12280>
   23b24:	ldr	r1, [r4, #60]	; 0x3c
   23b28:	b	23c88 <ftello64@plt+0x123fc>
   23b2c:	ldr	r2, [r4, #28]
   23b30:	ldr	r0, [r4, #4]
   23b34:	add	r1, r0, r5
   23b38:	sub	r2, r2, r5
   23b3c:	bl	11544 <memmove@plt>
   23b40:	b	238d8 <ftello64@plt+0x1204c>
   23b44:	and	r0, r6, #2
   23b48:	eor	r1, r0, #10
   23b4c:	b	238a4 <ftello64@plt+0x12018>
   23b50:	ldrb	r0, [r4, #72]	; 0x48
   23b54:	cmp	r0, #0
   23b58:	beq	23e2c <ftello64@plt+0x125a0>
   23b5c:	ldr	r6, [r4, #36]	; 0x24
   23b60:	ldr	r5, [r4, #28]
   23b64:	cmp	r6, r1
   23b68:	movgt	r6, r1
   23b6c:	cmp	r5, r6
   23b70:	blt	23b7c <ftello64@plt+0x122f0>
   23b74:	b	23bc8 <ftello64@plt+0x1233c>
   23b78:	ldr	r9, [r4, #24]
   23b7c:	ldr	r1, [r4]
   23b80:	ldr	r0, [r4, #64]	; 0x40
   23b84:	add	r1, r1, r9
   23b88:	cmp	r0, #0
   23b8c:	ldrb	r7, [r1, r5]
   23b90:	ldrbne	r7, [r0, r7]
   23b94:	add	r0, r7, #128	; 0x80
   23b98:	lsr	r0, r0, #7
   23b9c:	cmp	r0, #2
   23ba0:	bhi	23bb0 <ftello64@plt+0x12324>
   23ba4:	bl	116c4 <__ctype_toupper_loc@plt>
   23ba8:	ldr	r0, [r0]
   23bac:	ldr	r7, [r0, r7, lsl #2]
   23bb0:	ldr	r0, [r4, #4]
   23bb4:	strb	r7, [r0, r5]
   23bb8:	add	r5, r5, #1
   23bbc:	cmp	r5, r6
   23bc0:	blt	23b78 <ftello64@plt+0x122ec>
   23bc4:	mov	r5, r6
   23bc8:	str	r5, [r4, #28]
   23bcc:	str	r5, [r4, #32]
   23bd0:	b	2396c <ftello64@plt+0x120e0>
   23bd4:	ldr	r3, [r4]
   23bd8:	add	r0, r5, r0
   23bdc:	ldr	r1, [r4, #64]	; 0x40
   23be0:	add	r0, r3, r0
   23be4:	cmp	r1, #0
   23be8:	ldrb	r0, [r0, #-1]
   23bec:	str	r2, [r4, #32]
   23bf0:	ldrbne	r0, [r1, r0]
   23bf4:	ldr	r1, [r4, #68]	; 0x44
   23bf8:	ubfx	r2, r0, #5, #3
   23bfc:	and	r3, r0, #31
   23c00:	ldr	r2, [r1, r2, lsl #2]
   23c04:	mov	r1, #1
   23c08:	tst	r2, r1, lsl r3
   23c0c:	bne	23c28 <ftello64@plt+0x1239c>
   23c10:	mov	r1, #0
   23c14:	cmp	r0, #10
   23c18:	bne	23c28 <ftello64@plt+0x1239c>
   23c1c:	ldrb	r1, [r4, #77]	; 0x4d
   23c20:	cmp	r1, #0
   23c24:	movwne	r1, #2
   23c28:	str	r1, [r4, #60]	; 0x3c
   23c2c:	b	238f0 <ftello64@plt+0x12064>
   23c30:	ldr	r1, [r4, #4]
   23c34:	ldr	r2, [r4, #68]	; 0x44
   23c38:	ldrb	r0, [r1, r0]
   23c3c:	ubfx	r1, r0, #5, #3
   23c40:	and	r3, r0, #31
   23c44:	ldr	r2, [r2, r1, lsl #2]
   23c48:	mov	r1, #1
   23c4c:	tst	r2, r1, lsl r3
   23c50:	bne	23c88 <ftello64@plt+0x123fc>
   23c54:	mov	r1, #0
   23c58:	cmp	r0, #10
   23c5c:	beq	23c7c <ftello64@plt+0x123f0>
   23c60:	b	23c88 <ftello64@plt+0x123fc>
   23c64:	ldrb	r0, [r4, #78]	; 0x4e
   23c68:	cmp	r0, #0
   23c6c:	bne	240a8 <ftello64@plt+0x1281c>
   23c70:	mov	r1, #0
   23c74:	cmp	r6, #10
   23c78:	bne	23c88 <ftello64@plt+0x123fc>
   23c7c:	ldrb	r1, [r4, #77]	; 0x4d
   23c80:	cmp	r1, #0
   23c84:	movwne	r1, #2
   23c88:	str	r1, [r4, #60]	; 0x3c
   23c8c:	cmp	sl, r5
   23c90:	ldr	r2, [r4, #28]
   23c94:	bne	23d24 <ftello64@plt+0x12498>
   23c98:	cmp	r2, r5
   23c9c:	ble	23d24 <ftello64@plt+0x12498>
   23ca0:	ldr	r0, [r4, #12]
   23ca4:	ldr	r0, [r0, r5, lsl #2]
   23ca8:	cmp	r0, r5
   23cac:	bne	23d24 <ftello64@plt+0x12498>
   23cb0:	ldr	r0, [r4, #8]
   23cb4:	sub	r2, r2, r5
   23cb8:	lsl	r2, r2, #2
   23cbc:	add	r1, r0, r5, lsl #2
   23cc0:	bl	11544 <memmove@plt>
   23cc4:	ldr	r2, [r4, #28]
   23cc8:	ldr	r0, [r4, #4]
   23ccc:	add	r1, r0, r5
   23cd0:	sub	r2, r2, r5
   23cd4:	bl	11544 <memmove@plt>
   23cd8:	ldr	r0, [r4, #28]
   23cdc:	ldr	r1, [r4, #32]
   23ce0:	sub	r0, r0, r5
   23ce4:	sub	r1, r1, r5
   23ce8:	cmp	r0, #1
   23cec:	str	r0, [r4, #28]
   23cf0:	str	r1, [r4, #32]
   23cf4:	blt	238f0 <ftello64@plt+0x12064>
   23cf8:	ldr	r0, [r4, #12]
   23cfc:	mov	r2, #0
   23d00:	add	r1, r0, r5, lsl #2
   23d04:	ldr	r3, [r1, r2, lsl #2]
   23d08:	sub	r3, r3, r5
   23d0c:	str	r3, [r0, r2, lsl #2]
   23d10:	add	r2, r2, #1
   23d14:	ldr	r3, [r4, #28]
   23d18:	cmp	r2, r3
   23d1c:	blt	23d04 <ftello64@plt+0x12478>
   23d20:	b	238f0 <ftello64@plt+0x12064>
   23d24:	mov	r0, #0
   23d28:	strb	r0, [r4, #76]	; 0x4c
   23d2c:	sub	r0, r5, r9
   23d30:	ldr	r1, [r4, #44]	; 0x2c
   23d34:	ldr	r3, [r4, #52]	; 0x34
   23d38:	add	r1, r0, r1
   23d3c:	add	r0, r0, r3
   23d40:	str	r1, [r4, #48]	; 0x30
   23d44:	str	r0, [r4, #56]	; 0x38
   23d48:	add	r0, r7, r8
   23d4c:	sub	r1, r0, #1
   23d50:	add	r0, r1, #1
   23d54:	cmp	r0, #1
   23d58:	blt	23d70 <ftello64@plt+0x124e4>
   23d5c:	ldr	r3, [r4, #12]
   23d60:	ldr	r3, [r3, r1, lsl #2]
   23d64:	sub	r1, r1, #1
   23d68:	cmp	r3, r5
   23d6c:	beq	23d50 <ftello64@plt+0x124c4>
   23d70:	cmp	r0, r2
   23d74:	bge	23d94 <ftello64@plt+0x12508>
   23d78:	ldr	r1, [r4, #8]
   23d7c:	ldr	r3, [r1, r0, lsl #2]
   23d80:	cmn	r3, #1
   23d84:	bne	23d94 <ftello64@plt+0x12508>
   23d88:	add	r0, r0, #1
   23d8c:	cmp	r0, r2
   23d90:	blt	23d7c <ftello64@plt+0x124f0>
   23d94:	cmp	r0, r2
   23d98:	bne	23dac <ftello64@plt+0x12520>
   23d9c:	mov	r0, #0
   23da0:	str	r0, [r4, #28]
   23da4:	str	r0, [r4, #32]
   23da8:	b	238f0 <ftello64@plt+0x12064>
   23dac:	ldr	r1, [r4, #12]
   23db0:	ldr	r0, [r1, r0, lsl #2]
   23db4:	subs	r2, r0, r5
   23db8:	str	r2, [r4, #28]
   23dbc:	beq	23eac <ftello64@plt+0x12620>
   23dc0:	cmp	r2, #1
   23dc4:	blt	23de8 <ftello64@plt+0x1255c>
   23dc8:	ldr	r0, [r4, #8]
   23dcc:	mov	r1, #0
   23dd0:	mvn	r3, #0
   23dd4:	str	r3, [r0, r1, lsl #2]
   23dd8:	add	r1, r1, #1
   23ddc:	ldr	r2, [r4, #28]
   23de0:	cmp	r1, r2
   23de4:	blt	23dd4 <ftello64@plt+0x12548>
   23de8:	ldr	r0, [r4, #4]
   23dec:	mov	r1, #255	; 0xff
   23df0:	bl	1176c <memset@plt>
   23df4:	ldr	r0, [r4, #28]
   23df8:	str	r0, [r4, #32]
   23dfc:	b	238f0 <ftello64@plt+0x12064>
   23e00:	mov	r0, r6
   23e04:	bl	1173c <iswalnum@plt>
   23e08:	mov	r1, #1
   23e0c:	cmp	r6, #95	; 0x5f
   23e10:	beq	238a4 <ftello64@plt+0x12018>
   23e14:	cmp	r0, #0
   23e18:	beq	2388c <ftello64@plt+0x12000>
   23e1c:	b	238a4 <ftello64@plt+0x12018>
   23e20:	sub	r0, r8, r9
   23e24:	str	r0, [r4, #28]
   23e28:	b	23f60 <ftello64@plt+0x126d4>
   23e2c:	ldr	r3, [r4, #64]	; 0x40
   23e30:	cmp	r3, #0
   23e34:	beq	2396c <ftello64@plt+0x120e0>
   23e38:	ldr	r0, [r4, #36]	; 0x24
   23e3c:	ldr	r2, [r4, #28]
   23e40:	cmp	r0, r1
   23e44:	movgt	r0, r1
   23e48:	cmp	r2, r0
   23e4c:	bge	23ea0 <ftello64@plt+0x12614>
   23e50:	ldr	r7, [r4]
   23e54:	add	r1, r2, r9
   23e58:	ldr	r6, [r4, #4]
   23e5c:	ldrb	r1, [r7, r1]
   23e60:	ldrb	r1, [r3, r1]
   23e64:	strb	r1, [r6, r2]
   23e68:	add	r1, r2, #1
   23e6c:	cmp	r1, r0
   23e70:	bge	23e9c <ftello64@plt+0x12610>
   23e74:	ldm	r4, {r2, r3}
   23e78:	ldr	r7, [r4, #24]
   23e7c:	ldr	r6, [r4, #64]	; 0x40
   23e80:	add	r2, r2, r7
   23e84:	ldrb	r2, [r2, r1]
   23e88:	ldrb	r2, [r6, r2]
   23e8c:	strb	r2, [r3, r1]
   23e90:	add	r1, r1, #1
   23e94:	cmp	r1, r0
   23e98:	blt	23e74 <ftello64@plt+0x125e8>
   23e9c:	mov	r2, r0
   23ea0:	str	r2, [r4, #28]
   23ea4:	str	r2, [r4, #32]
   23ea8:	b	2396c <ftello64@plt+0x120e0>
   23eac:	mov	r0, #0
   23eb0:	str	r0, [r4, #32]
   23eb4:	b	238f0 <ftello64@plt+0x12064>
   23eb8:	cmp	r7, #0
   23ebc:	mov	r1, #0
   23ec0:	ldr	r3, [sp, #4]
   23ec4:	ldr	r2, [sp, #8]
   23ec8:	cmpne	r0, #0
   23ecc:	ldrne	r0, [r4]
   23ed0:	ldrbne	r1, [r0, r8]
   23ed4:	stm	sl, {r2, r3}
   23ed8:	mov	r0, #1
   23edc:	mov	r7, r1
   23ee0:	b	23f24 <ftello64@plt+0x12698>
   23ee4:	ldr	r0, [r4]
   23ee8:	ldr	r2, [r4, #44]	; 0x2c
   23eec:	mov	r3, sl
   23ef0:	add	r1, r0, r8
   23ef4:	ldr	r0, [sl]
   23ef8:	sub	r7, r2, r8
   23efc:	mov	r2, r7
   23f00:	str	r0, [sp, #8]
   23f04:	ldr	r0, [sl, #4]
   23f08:	str	r0, [sp, #4]
   23f0c:	add	r0, sp, #24
   23f10:	bl	2c8dc <ftello64@plt+0x1b050>
   23f14:	sub	r1, r0, #1
   23f18:	cmn	r1, #3
   23f1c:	bcs	23eb8 <ftello64@plt+0x1262c>
   23f20:	ldr	r7, [sp, #24]
   23f24:	add	r8, r0, r8
   23f28:	cmp	r8, r9
   23f2c:	blt	23ee4 <ftello64@plt+0x12658>
   23f30:	ldr	lr, [sp]
   23f34:	sub	r0, r8, r9
   23f38:	cmn	r7, #1
   23f3c:	str	r0, [r4, #28]
   23f40:	beq	23f60 <ftello64@plt+0x126d4>
   23f44:	ldrb	r0, [r4, #78]	; 0x4e
   23f48:	cmp	r0, #0
   23f4c:	bne	240c8 <ftello64@plt+0x1283c>
   23f50:	mov	r1, #0
   23f54:	cmp	r7, #10
   23f58:	beq	23ff8 <ftello64@plt+0x1276c>
   23f5c:	b	24004 <ftello64@plt+0x12778>
   23f60:	cmp	lr, #0
   23f64:	ble	23fa4 <ftello64@plt+0x12718>
   23f68:	ldr	r1, [r4, #48]	; 0x30
   23f6c:	sub	r0, lr, #1
   23f70:	cmp	r1, r0
   23f74:	beq	2409c <ftello64@plt+0x12810>
   23f78:	ldr	r1, [r4, #80]	; 0x50
   23f7c:	cmp	r1, #2
   23f80:	blt	23fac <ftello64@plt+0x12720>
   23f84:	ldr	r0, [r4, #8]
   23f88:	sub	r0, r0, #4
   23f8c:	ldr	r6, [r0, lr, lsl #2]
   23f90:	cmn	r6, #1
   23f94:	bne	23fe0 <ftello64@plt+0x12754>
   23f98:	sub	lr, lr, #1
   23f9c:	cmp	lr, #0
   23fa0:	bgt	23f8c <ftello64@plt+0x12700>
   23fa4:	ldr	r1, [r4, #60]	; 0x3c
   23fa8:	b	24004 <ftello64@plt+0x12778>
   23fac:	ldr	r1, [r4, #4]
   23fb0:	ldr	r2, [r4, #68]	; 0x44
   23fb4:	ldrb	r0, [r1, r0]
   23fb8:	ubfx	r1, r0, #5, #3
   23fbc:	and	r3, r0, #31
   23fc0:	ldr	r2, [r2, r1, lsl #2]
   23fc4:	mov	r1, #1
   23fc8:	tst	r2, r1, lsl r3
   23fcc:	bne	24004 <ftello64@plt+0x12778>
   23fd0:	mov	r1, #0
   23fd4:	cmp	r0, #10
   23fd8:	beq	23ff8 <ftello64@plt+0x1276c>
   23fdc:	b	24004 <ftello64@plt+0x12778>
   23fe0:	ldrb	r0, [r4, #78]	; 0x4e
   23fe4:	cmp	r0, #0
   23fe8:	bne	24140 <ftello64@plt+0x128b4>
   23fec:	mov	r1, #0
   23ff0:	cmp	r6, #10
   23ff4:	bne	24004 <ftello64@plt+0x12778>
   23ff8:	ldrb	r1, [r4, #77]	; 0x4d
   23ffc:	cmp	r1, #0
   24000:	movwne	r1, #2
   24004:	str	r1, [r4, #60]	; 0x3c
   24008:	mov	r0, #0
   2400c:	ldr	r2, [r4, #28]
   24010:	cmp	r2, #0
   24014:	bne	24054 <ftello64@plt+0x127c8>
   24018:	str	r0, [r4, #32]
   2401c:	b	238f0 <ftello64@plt+0x12064>
   24020:	mov	r2, #0
   24024:	strb	r2, [r4, #76]	; 0x4c
   24028:	sub	r2, r5, r9
   2402c:	ldr	r3, [r4, #44]	; 0x2c
   24030:	ldr	r7, [r4, #52]	; 0x34
   24034:	add	r3, r2, r3
   24038:	add	r2, r2, r7
   2403c:	str	r3, [r4, #48]	; 0x30
   24040:	str	r2, [r4, #56]	; 0x38
   24044:	b	2399c <ftello64@plt+0x12110>
   24048:	and	r0, r6, #2
   2404c:	eor	r1, r0, #10
   24050:	b	23c88 <ftello64@plt+0x123fc>
   24054:	cmp	r2, #1
   24058:	blt	2407c <ftello64@plt+0x127f0>
   2405c:	ldr	r0, [r4, #8]
   24060:	mov	r1, #0
   24064:	mvn	r3, #0
   24068:	str	r3, [r0, r1, lsl #2]
   2406c:	add	r1, r1, #1
   24070:	ldr	r2, [r4, #28]
   24074:	cmp	r1, r2
   24078:	blt	24068 <ftello64@plt+0x127dc>
   2407c:	ldrb	r0, [r4, #75]	; 0x4b
   24080:	cmp	r0, #0
   24084:	beq	240ec <ftello64@plt+0x12860>
   24088:	ldr	r0, [r4, #4]
   2408c:	mov	r1, #255	; 0xff
   24090:	bl	1176c <memset@plt>
   24094:	ldr	r0, [r4, #28]
   24098:	b	24018 <ftello64@plt+0x1278c>
   2409c:	and	r0, r6, #2
   240a0:	eor	r1, r0, #10
   240a4:	b	24004 <ftello64@plt+0x12778>
   240a8:	mov	r0, r6
   240ac:	bl	1173c <iswalnum@plt>
   240b0:	mov	r1, #1
   240b4:	cmp	r6, #95	; 0x5f
   240b8:	beq	23c88 <ftello64@plt+0x123fc>
   240bc:	cmp	r0, #0
   240c0:	beq	23c70 <ftello64@plt+0x123e4>
   240c4:	b	23c88 <ftello64@plt+0x123fc>
   240c8:	mov	r0, r7
   240cc:	bl	1173c <iswalnum@plt>
   240d0:	mov	r1, #1
   240d4:	cmp	r7, #95	; 0x5f
   240d8:	beq	24004 <ftello64@plt+0x12778>
   240dc:	cmp	r0, #0
   240e0:	mov	r2, r7
   240e4:	beq	23f50 <ftello64@plt+0x126c4>
   240e8:	b	24004 <ftello64@plt+0x12778>
   240ec:	mov	r0, r2
   240f0:	str	r2, [r4, #32]
   240f4:	b	238f0 <ftello64@plt+0x12064>
   240f8:	cmp	r2, #1
   240fc:	blt	24160 <ftello64@plt+0x128d4>
   24100:	sub	r1, r7, #1
   24104:	sub	r1, r1, r3
   24108:	mvn	r3, #1
   2410c:	cmn	r1, #7
   24110:	mvnle	r1, #6
   24114:	sub	ip, r3, r1
   24118:	add	r1, sp, #14
   2411c:	ldrb	r3, [r7, ip]
   24120:	sub	lr, ip, #1
   24124:	ldrb	r3, [r0, r3]
   24128:	strb	r3, [r1, ip]
   2412c:	add	r3, ip, #1
   24130:	mov	ip, lr
   24134:	cmp	r3, #1
   24138:	bgt	2411c <ftello64@plt+0x12890>
   2413c:	b	23a18 <ftello64@plt+0x1218c>
   24140:	mov	r0, r6
   24144:	bl	1173c <iswalnum@plt>
   24148:	mov	r1, #1
   2414c:	cmp	r6, #95	; 0x5f
   24150:	beq	24004 <ftello64@plt+0x12778>
   24154:	cmp	r0, #0
   24158:	beq	23fec <ftello64@plt+0x12760>
   2415c:	b	24004 <ftello64@plt+0x12778>
   24160:	add	r1, sp, #14
   24164:	b	23a18 <ftello64@plt+0x1218c>
   24168:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2416c:	add	fp, sp, #24
   24170:	mov	r8, r0
   24174:	ldr	r0, [r0, #124]	; 0x7c
   24178:	cmp	r0, #1
   2417c:	blt	24200 <ftello64@plt+0x12974>
   24180:	mov	r7, #0
   24184:	ldr	r0, [r8, #132]	; 0x84
   24188:	ldr	r5, [r0, r7, lsl #2]
   2418c:	ldr	r0, [r5, #16]
   24190:	cmp	r0, #1
   24194:	blt	241c4 <ftello64@plt+0x12938>
   24198:	mov	r4, #0
   2419c:	ldr	r0, [r5, #20]
   241a0:	ldr	r6, [r0, r4, lsl #2]
   241a4:	ldr	r0, [r6, #16]
   241a8:	bl	15c2c <ftello64@plt+0x43a0>
   241ac:	mov	r0, r6
   241b0:	bl	15c2c <ftello64@plt+0x43a0>
   241b4:	ldr	r0, [r5, #16]
   241b8:	add	r4, r4, #1
   241bc:	cmp	r4, r0
   241c0:	blt	2419c <ftello64@plt+0x12910>
   241c4:	ldr	r0, [r5, #20]
   241c8:	bl	15c2c <ftello64@plt+0x43a0>
   241cc:	ldr	r0, [r5, #8]
   241d0:	cmp	r0, #0
   241d4:	beq	241e8 <ftello64@plt+0x1295c>
   241d8:	ldr	r0, [r0, #8]
   241dc:	bl	15c2c <ftello64@plt+0x43a0>
   241e0:	ldr	r0, [r5, #8]
   241e4:	bl	15c2c <ftello64@plt+0x43a0>
   241e8:	mov	r0, r5
   241ec:	bl	15c2c <ftello64@plt+0x43a0>
   241f0:	ldr	r0, [r8, #124]	; 0x7c
   241f4:	add	r7, r7, #1
   241f8:	cmp	r7, r0
   241fc:	blt	24184 <ftello64@plt+0x128f8>
   24200:	mov	r0, #0
   24204:	str	r0, [r8, #108]	; 0x6c
   24208:	str	r0, [r8, #124]	; 0x7c
   2420c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   24210:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24214:	add	fp, sp, #28
   24218:	sub	sp, sp, #4
   2421c:	mov	sl, r0
   24220:	ldr	r0, [r1, #4]
   24224:	cmp	r0, #1
   24228:	blt	242f4 <ftello64@plt+0x12a68>
   2422c:	ldr	r7, [sl, #84]	; 0x54
   24230:	mov	r8, r2
   24234:	mov	r5, r1
   24238:	mov	r4, #0
   2423c:	b	24264 <ftello64@plt+0x129d8>
   24240:	ldr	r0, [sl, #132]	; 0x84
   24244:	lsl	r1, r9, #3
   24248:	bl	2c2c4 <ftello64@plt+0x1aa38>
   2424c:	cmp	r0, #0
   24250:	beq	24300 <ftello64@plt+0x12a74>
   24254:	lsl	r1, r9, #1
   24258:	str	r1, [sl, #128]	; 0x80
   2425c:	str	r0, [sl, #132]	; 0x84
   24260:	b	242ac <ftello64@plt+0x12a20>
   24264:	ldr	r1, [r5, #8]
   24268:	ldr	r6, [r1, r4, lsl #2]
   2426c:	ldr	r1, [r7]
   24270:	add	r2, r1, r6, lsl #3
   24274:	ldrb	r2, [r2, #4]
   24278:	cmp	r2, #8
   2427c:	bne	242e8 <ftello64@plt+0x12a5c>
   24280:	ldr	r1, [r1, r6, lsl #3]
   24284:	cmp	r1, #31
   24288:	bgt	242e8 <ftello64@plt+0x12a5c>
   2428c:	ldr	r2, [r7, #80]	; 0x50
   24290:	mov	r3, #1
   24294:	tst	r2, r3, lsl r1
   24298:	beq	242e8 <ftello64@plt+0x12a5c>
   2429c:	ldr	r9, [sl, #124]	; 0x7c
   242a0:	ldr	r0, [sl, #128]	; 0x80
   242a4:	cmp	r9, r0
   242a8:	beq	24240 <ftello64@plt+0x129b4>
   242ac:	mov	r0, #1
   242b0:	mov	r1, #24
   242b4:	bl	2c240 <ftello64@plt+0x1a9b4>
   242b8:	ldr	r1, [sl, #124]	; 0x7c
   242bc:	ldr	r2, [sl, #132]	; 0x84
   242c0:	str	r0, [r2, r1, lsl #2]
   242c4:	ldr	r0, [sl, #132]	; 0x84
   242c8:	ldr	r0, [r0, r1, lsl #2]
   242cc:	cmp	r0, #0
   242d0:	beq	24300 <ftello64@plt+0x12a74>
   242d4:	add	r1, r1, #1
   242d8:	str	r6, [r0, #4]
   242dc:	str	r1, [sl, #124]	; 0x7c
   242e0:	str	r8, [r0]
   242e4:	ldr	r0, [r5, #4]
   242e8:	add	r4, r4, #1
   242ec:	cmp	r4, r0
   242f0:	blt	24264 <ftello64@plt+0x129d8>
   242f4:	mov	r0, #0
   242f8:	sub	sp, fp, #28
   242fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24300:	mov	r0, #12
   24304:	sub	sp, fp, #28
   24308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2430c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24310:	add	fp, sp, #28
   24314:	sub	sp, sp, #76	; 0x4c
   24318:	mov	r9, r0
   2431c:	ldr	r0, [r1, #4]
   24320:	cmp	r0, #1
   24324:	blt	24c5c <ftello64@plt+0x133d0>
   24328:	ldr	r2, [r9, #84]	; 0x54
   2432c:	ldr	r8, [r9, #40]	; 0x28
   24330:	mov	r3, #0
   24334:	str	r9, [sp, #40]	; 0x28
   24338:	str	r1, [sp, #16]
   2433c:	str	r8, [sp, #52]	; 0x34
   24340:	str	r2, [sp, #20]
   24344:	b	2437c <ftello64@plt+0x12af0>
   24348:	ldr	r0, [r9, #88]	; 0x58
   2434c:	and	r0, r0, #2
   24350:	eor	r1, r0, #10
   24354:	b	24460 <ftello64@plt+0x12bd4>
   24358:	mov	r0, r4
   2435c:	bl	1173c <iswalnum@plt>
   24360:	mov	r1, #1
   24364:	mov	r2, #0
   24368:	cmp	r4, #95	; 0x5f
   2436c:	beq	24478 <ftello64@plt+0x12bec>
   24370:	cmp	r0, #0
   24374:	beq	24448 <ftello64@plt+0x12bbc>
   24378:	b	24478 <ftello64@plt+0x12bec>
   2437c:	ldr	r0, [r1, #8]
   24380:	str	r3, [sp, #24]
   24384:	ldr	r3, [r0, r3, lsl #2]
   24388:	ldr	r0, [r2]
   2438c:	add	r5, r0, r3, lsl #3
   24390:	mov	r1, r3
   24394:	str	r3, [sp, #48]	; 0x30
   24398:	ldr	r6, [r5, #4]!
   2439c:	uxtb	r0, r6
   243a0:	cmp	r0, #4
   243a4:	bne	24c40 <ftello64@plt+0x133b4>
   243a8:	movw	r0, #65280	; 0xff00
   243ac:	movt	r0, #3
   243b0:	tst	r6, r0
   243b4:	beq	244ac <ftello64@plt+0x12c20>
   243b8:	cmn	r8, #1
   243bc:	ble	243fc <ftello64@plt+0x12b70>
   243c0:	ldr	r0, [r9, #48]	; 0x30
   243c4:	cmp	r0, r8
   243c8:	beq	24348 <ftello64@plt+0x12abc>
   243cc:	ldr	r0, [r9, #80]	; 0x50
   243d0:	cmp	r0, #2
   243d4:	blt	24404 <ftello64@plt+0x12b78>
   243d8:	ldr	r0, [r9, #8]
   243dc:	mov	r1, r8
   243e0:	ldr	r4, [r0, r1, lsl #2]
   243e4:	cmn	r4, #1
   243e8:	bne	2443c <ftello64@plt+0x12bb0>
   243ec:	sub	r2, r1, #1
   243f0:	cmp	r1, #0
   243f4:	mov	r1, r2
   243f8:	bgt	243e0 <ftello64@plt+0x12b54>
   243fc:	ldr	r1, [r9, #60]	; 0x3c
   24400:	b	24460 <ftello64@plt+0x12bd4>
   24404:	ldr	r0, [r9, #4]
   24408:	ldr	r1, [r9, #68]	; 0x44
   2440c:	ldrb	r0, [r0, r8]
   24410:	ubfx	r2, r0, #5, #3
   24414:	and	r7, r0, #31
   24418:	ldr	r3, [r1, r2, lsl #2]
   2441c:	mov	r1, #1
   24420:	mov	r2, #0
   24424:	tst	r3, r1, lsl r7
   24428:	bne	24478 <ftello64@plt+0x12bec>
   2442c:	mov	r1, #0
   24430:	cmp	r0, #10
   24434:	beq	24454 <ftello64@plt+0x12bc8>
   24438:	b	24460 <ftello64@plt+0x12bd4>
   2443c:	ldrb	r0, [r9, #78]	; 0x4e
   24440:	cmp	r0, #0
   24444:	bne	24358 <ftello64@plt+0x12acc>
   24448:	mov	r1, #0
   2444c:	cmp	r4, #10
   24450:	bne	24460 <ftello64@plt+0x12bd4>
   24454:	ldrb	r1, [r9, #77]	; 0x4d
   24458:	cmp	r1, #0
   2445c:	movwne	r1, #2
   24460:	and	r0, r1, #1
   24464:	tst	r6, #1024	; 0x400
   24468:	eor	r2, r0, #1
   2446c:	beq	24478 <ftello64@plt+0x12bec>
   24470:	cmp	r0, #0
   24474:	beq	24c40 <ftello64@plt+0x133b4>
   24478:	ldr	r0, [r5]
   2447c:	cmp	r2, #0
   24480:	bne	2448c <ftello64@plt+0x12c00>
   24484:	ands	r2, r0, #2048	; 0x800
   24488:	bne	24c40 <ftello64@plt+0x133b4>
   2448c:	tst	r1, #2
   24490:	bne	2449c <ftello64@plt+0x12c10>
   24494:	ands	r2, r0, #8192	; 0x2000
   24498:	bne	24c40 <ftello64@plt+0x133b4>
   2449c:	tst	r1, #8
   244a0:	bne	244ac <ftello64@plt+0x12c20>
   244a4:	ands	r0, r0, #32768	; 0x8000
   244a8:	bne	24c40 <ftello64@plt+0x133b4>
   244ac:	ldr	r2, [r9, #108]	; 0x6c
   244b0:	ldr	r0, [r9, #84]	; 0x54
   244b4:	ldr	ip, [r9, #4]
   244b8:	cmp	r2, #1
   244bc:	str	r0, [sp, #28]
   244c0:	str	r2, [sp, #12]
   244c4:	blt	24504 <ftello64@plt+0x12c78>
   244c8:	ldr	r1, [r9, #116]	; 0x74
   244cc:	mov	r0, #0
   244d0:	mov	r5, #1
   244d4:	add	r3, r2, r0
   244d8:	add	r3, r3, r3, lsr #31
   244dc:	asr	r7, r3, #1
   244e0:	add	r6, r7, r7, lsl #1
   244e4:	add	r6, r1, r6, lsl #3
   244e8:	ldr	r6, [r6, #4]
   244ec:	cmp	r6, r8
   244f0:	addlt	r0, r5, r3, asr #1
   244f4:	movge	r2, r7
   244f8:	cmp	r0, r2
   244fc:	blt	244d4 <ftello64@plt+0x12c48>
   24500:	b	24508 <ftello64@plt+0x12c7c>
   24504:	mov	r0, #0
   24508:	ldr	r1, [sp, #12]
   2450c:	ldr	r5, [sp, #28]
   24510:	cmp	r0, r1
   24514:	bge	24558 <ftello64@plt+0x12ccc>
   24518:	cmn	r0, #1
   2451c:	beq	24558 <ftello64@plt+0x12ccc>
   24520:	ldr	r1, [r9, #116]	; 0x74
   24524:	add	r0, r0, r0, lsl #1
   24528:	add	r0, r1, r0, lsl #3
   2452c:	ldr	r1, [r0, #4]
   24530:	cmp	r1, r8
   24534:	bne	24558 <ftello64@plt+0x12ccc>
   24538:	ldr	r1, [r0]
   2453c:	ldr	r2, [sp, #48]	; 0x30
   24540:	cmp	r1, r2
   24544:	beq	24968 <ftello64@plt+0x130dc>
   24548:	ldrb	r1, [r0, #20]
   2454c:	add	r0, r0, #24
   24550:	cmp	r1, #0
   24554:	bne	24538 <ftello64@plt+0x12cac>
   24558:	ldr	r0, [r9, #124]	; 0x7c
   2455c:	cmp	r0, #1
   24560:	blt	24968 <ftello64@plt+0x130dc>
   24564:	ldr	r0, [r5]
   24568:	ldr	r1, [sp, #48]	; 0x30
   2456c:	mov	r2, #0
   24570:	ldr	r1, [r0, r1, lsl #3]
   24574:	str	r1, [sp, #36]	; 0x24
   24578:	b	24580 <ftello64@plt+0x12cf4>
   2457c:	ldr	r0, [r5]
   24580:	ldr	r1, [r9, #132]	; 0x84
   24584:	str	r2, [sp, #32]
   24588:	ldr	lr, [r1, r2, lsl #2]
   2458c:	ldr	r1, [lr, #4]
   24590:	ldr	r0, [r0, r1, lsl #3]
   24594:	ldr	r1, [sp, #36]	; 0x24
   24598:	cmp	r0, r1
   2459c:	bne	24938 <ftello64@plt+0x130ac>
   245a0:	ldr	r0, [lr, #16]
   245a4:	ldr	r2, [lr]
   245a8:	mov	r8, #0
   245ac:	str	lr, [sp, #44]	; 0x2c
   245b0:	cmp	r0, #1
   245b4:	blt	245c4 <ftello64@plt+0x12d38>
   245b8:	ldr	r6, [sp, #52]	; 0x34
   245bc:	mov	r7, r2
   245c0:	b	24648 <ftello64@plt+0x12dbc>
   245c4:	ldr	r6, [sp, #52]	; 0x34
   245c8:	b	246f4 <ftello64@plt+0x12e68>
   245cc:	ldr	r2, [r9, #48]	; 0x30
   245d0:	cmp	r5, r2
   245d4:	bgt	246f0 <ftello64@plt+0x12e64>
   245d8:	ldr	r0, [r9, #36]	; 0x24
   245dc:	ldr	r3, [r9, #104]	; 0x68
   245e0:	cmp	r0, r5
   245e4:	cmple	r0, r2
   245e8:	blt	245f8 <ftello64@plt+0x12d6c>
   245ec:	cmp	r1, r5
   245f0:	cmple	r1, r2
   245f4:	bge	24614 <ftello64@plt+0x12d88>
   245f8:	ldr	r0, [sp, #40]	; 0x28
   245fc:	add	r1, r5, #1
   24600:	mov	r9, r3
   24604:	bl	24c98 <ftello64@plt+0x1340c>
   24608:	mov	r3, r9
   2460c:	cmp	r0, #0
   24610:	bne	24c70 <ftello64@plt+0x133e4>
   24614:	ldr	r9, [sp, #40]	; 0x28
   24618:	cmp	r5, r3
   2461c:	ble	24640 <ftello64@plt+0x12db4>
   24620:	sub	r0, r5, r3
   24624:	mov	r1, #0
   24628:	lsl	r2, r0, #2
   2462c:	ldr	r0, [r9, #100]	; 0x64
   24630:	add	r0, r0, r3, lsl #2
   24634:	add	r0, r0, #4
   24638:	bl	1176c <memset@plt>
   2463c:	str	r5, [r9, #104]	; 0x68
   24640:	ldr	ip, [r9, #4]
   24644:	b	24674 <ftello64@plt+0x12de8>
   24648:	ldr	r1, [lr, #20]
   2464c:	ldr	sl, [r1, r8, lsl #2]
   24650:	ldr	r1, [sl, #4]
   24654:	sub	r4, r1, r7
   24658:	str	r1, [fp, #-48]	; 0xffffffd0
   2465c:	cmp	r4, #1
   24660:	blt	24694 <ftello64@plt+0x12e08>
   24664:	ldr	r1, [r9, #28]
   24668:	add	r5, r4, r6
   2466c:	cmp	r5, r1
   24670:	bgt	245cc <ftello64@plt+0x12d40>
   24674:	add	r0, ip, r6
   24678:	add	r1, ip, r7
   2467c:	mov	r2, r4
   24680:	mov	r5, ip
   24684:	bl	115b0 <memcmp@plt>
   24688:	ldr	lr, [sp, #44]	; 0x2c
   2468c:	cmp	r0, #0
   24690:	bne	246e8 <ftello64@plt+0x12e5c>
   24694:	ldr	r0, [sp, #52]	; 0x34
   24698:	ldr	r3, [sp, #48]	; 0x30
   2469c:	mov	r1, lr
   246a0:	mov	r2, sl
   246a4:	mov	r5, lr
   246a8:	str	r0, [sp]
   246ac:	mov	r0, r9
   246b0:	bl	25338 <ftello64@plt+0x13aac>
   246b4:	cmp	r0, #1
   246b8:	bhi	24c70 <ftello64@plt+0x133e4>
   246bc:	ldr	r2, [fp, #-48]	; 0xffffffd0
   246c0:	ldr	r0, [r5, #16]
   246c4:	ldr	ip, [r9, #4]
   246c8:	add	r8, r8, #1
   246cc:	add	r6, r4, r6
   246d0:	mov	lr, r5
   246d4:	mov	r1, r9
   246d8:	cmp	r8, r0
   246dc:	mov	r7, r2
   246e0:	blt	24648 <ftello64@plt+0x12dbc>
   246e4:	b	246f4 <ftello64@plt+0x12e68>
   246e8:	ldr	r0, [lr, #16]
   246ec:	mov	ip, r5
   246f0:	mov	r2, r7
   246f4:	ldr	r5, [sp, #28]
   246f8:	cmp	r8, r0
   246fc:	bge	24708 <ftello64@plt+0x12e7c>
   24700:	ldr	r8, [sp, #52]	; 0x34
   24704:	b	24938 <ftello64@plt+0x130ac>
   24708:	cmp	r8, #0
   2470c:	ldr	r8, [sp, #52]	; 0x34
   24710:	addne	r2, r2, #1
   24714:	cmp	r2, r8
   24718:	bgt	24938 <ftello64@plt+0x130ac>
   2471c:	b	2488c <ftello64@plt+0x13000>
   24720:	cmn	r4, #1
   24724:	beq	24924 <ftello64@plt+0x13098>
   24728:	ldr	r1, [lr, #8]
   2472c:	str	r6, [fp, #-48]	; 0xffffffd0
   24730:	mov	r6, ip
   24734:	mov	r5, r9
   24738:	cmp	r1, #0
   2473c:	bne	2476c <ftello64@plt+0x12ee0>
   24740:	ldr	r0, [lr]
   24744:	add	r1, sl, #1
   24748:	mov	r9, #12
   2474c:	sub	r1, r1, r0
   24750:	mov	r0, #12
   24754:	bl	2c240 <ftello64@plt+0x1a9b4>
   24758:	ldr	lr, [sp, #44]	; 0x2c
   2475c:	mov	r1, r0
   24760:	cmp	r0, #0
   24764:	str	r0, [lr, #8]
   24768:	beq	24c60 <ftello64@plt+0x133d4>
   2476c:	ldr	r3, [lr]
   24770:	ldr	r2, [lr, #4]
   24774:	stm	sp, {r4, sl}
   24778:	mov	r0, #9
   2477c:	str	r0, [sp, #8]
   24780:	ldr	r0, [sp, #40]	; 0x28
   24784:	bl	254fc <ftello64@plt+0x13c70>
   24788:	mov	ip, r6
   2478c:	ldr	lr, [sp, #44]	; 0x2c
   24790:	ldr	r6, [fp, #-48]	; 0xffffffd0
   24794:	cmp	r0, #1
   24798:	beq	24928 <ftello64@plt+0x1309c>
   2479c:	mov	r9, r0
   247a0:	cmp	r0, #0
   247a4:	bne	24c60 <ftello64@plt+0x133d4>
   247a8:	ldr	r1, [lr, #12]
   247ac:	ldr	r0, [lr, #16]
   247b0:	ldr	r7, [sp, #40]	; 0x28
   247b4:	cmp	r0, r1
   247b8:	beq	2485c <ftello64@plt+0x12fd0>
   247bc:	mov	r0, #1
   247c0:	mov	r1, #20
   247c4:	bl	2c240 <ftello64@plt+0x1a9b4>
   247c8:	cmp	r0, #0
   247cc:	beq	24c78 <ftello64@plt+0x133ec>
   247d0:	ldr	r1, [sp, #44]	; 0x2c
   247d4:	mov	r2, r0
   247d8:	ldr	r0, [r1, #16]
   247dc:	ldr	r3, [r1, #20]
   247e0:	str	r2, [r3, r0, lsl #2]
   247e4:	stm	r2, {r4, sl}
   247e8:	add	r0, r0, #1
   247ec:	ldr	r3, [sp, #48]	; 0x30
   247f0:	str	r0, [r1, #16]
   247f4:	mov	r0, r7
   247f8:	str	r8, [sp]
   247fc:	bl	25338 <ftello64@plt+0x13aac>
   24800:	cmp	r0, #1
   24804:	bhi	24c70 <ftello64@plt+0x133e4>
   24808:	ldr	ip, [r7, #4]
   2480c:	ldr	lr, [sp, #44]	; 0x2c
   24810:	ldr	r6, [fp, #-48]	; 0xffffffd0
   24814:	b	24928 <ftello64@plt+0x1309c>
   24818:	ldr	r0, [r9, #48]	; 0x30
   2481c:	cmp	r6, r0
   24820:	bge	24938 <ftello64@plt+0x130ac>
   24824:	add	r4, r6, #1
   24828:	mov	r0, r9
   2482c:	mov	r7, r5
   24830:	mov	r5, r6
   24834:	mov	r1, r4
   24838:	bl	24c98 <ftello64@plt+0x1340c>
   2483c:	cmp	r0, #0
   24840:	bne	24c70 <ftello64@plt+0x133e4>
   24844:	ldr	ip, [r9, #4]
   24848:	ldr	lr, [sp, #44]	; 0x2c
   2484c:	mov	r6, r5
   24850:	mov	r5, r7
   24854:	mov	r1, r9
   24858:	b	248ac <ftello64@plt+0x13020>
   2485c:	mov	r1, #1
   24860:	mov	r5, lr
   24864:	orr	r6, r1, r0, lsl #1
   24868:	ldr	r0, [lr, #20]
   2486c:	lsl	r1, r6, #2
   24870:	bl	2c2c4 <ftello64@plt+0x1aa38>
   24874:	cmp	r0, #0
   24878:	beq	24c78 <ftello64@plt+0x133ec>
   2487c:	str	r6, [r5, #12]
   24880:	str	r0, [r5, #20]
   24884:	ldr	r5, [sp, #28]
   24888:	b	247bc <ftello64@plt+0x12f30>
   2488c:	ldr	r0, [lr]
   24890:	mov	sl, r2
   24894:	cmp	r2, r0
   24898:	ble	248c4 <ftello64@plt+0x13038>
   2489c:	ldr	r0, [r9, #28]
   248a0:	cmp	r6, r0
   248a4:	bge	24818 <ftello64@plt+0x12f8c>
   248a8:	add	r4, r6, #1
   248ac:	add	r1, ip, sl
   248b0:	ldrb	r0, [ip, r6]
   248b4:	ldrb	r1, [r1, #-1]
   248b8:	cmp	r0, r1
   248bc:	beq	248c8 <ftello64@plt+0x1303c>
   248c0:	b	24938 <ftello64@plt+0x130ac>
   248c4:	mov	r4, r6
   248c8:	ldr	r0, [r9, #100]	; 0x64
   248cc:	mov	r6, r4
   248d0:	ldr	r2, [r0, sl, lsl #2]
   248d4:	cmp	r2, #0
   248d8:	beq	24928 <ftello64@plt+0x1309c>
   248dc:	ldr	r0, [r2, #8]
   248e0:	cmp	r0, #1
   248e4:	blt	24928 <ftello64@plt+0x1309c>
   248e8:	mov	r9, r5
   248ec:	ldr	r1, [r5]
   248f0:	ldr	r2, [r2, #12]
   248f4:	ldr	r5, [sp, #36]	; 0x24
   248f8:	mov	r3, #0
   248fc:	ldr	r4, [r2, r3, lsl #2]
   24900:	add	r7, r1, r4, lsl #3
   24904:	ldrb	r7, [r7, #4]
   24908:	cmp	r7, #9
   2490c:	ldreq	r7, [r1, r4, lsl #3]
   24910:	cmpeq	r7, r5
   24914:	beq	24720 <ftello64@plt+0x12e94>
   24918:	add	r3, r3, #1
   2491c:	cmp	r3, r0
   24920:	blt	248fc <ftello64@plt+0x13070>
   24924:	mov	r5, r9
   24928:	ldr	r9, [sp, #40]	; 0x28
   2492c:	add	r2, sl, #1
   24930:	cmp	sl, r8
   24934:	blt	2488c <ftello64@plt+0x13000>
   24938:	ldr	r2, [sp, #32]
   2493c:	ldr	r0, [r9, #124]	; 0x7c
   24940:	add	r2, r2, #1
   24944:	cmp	r2, r0
   24948:	blt	2457c <ftello64@plt+0x12cf0>
   2494c:	mov	r1, #0
   24950:	ldr	r0, [r9, #108]	; 0x6c
   24954:	str	r1, [fp, #-32]	; 0xffffffe0
   24958:	ldr	r1, [sp, #12]
   2495c:	cmp	r1, r0
   24960:	bge	24c40 <ftello64@plt+0x133b4>
   24964:	b	249b0 <ftello64@plt+0x13124>
   24968:	mov	r0, #0
   2496c:	str	r0, [fp, #-32]	; 0xffffffe0
   24970:	b	24c40 <ftello64@plt+0x133b4>
   24974:	ldr	r0, [r3, #88]	; 0x58
   24978:	and	r0, r0, #2
   2497c:	eor	sl, r0, #10
   24980:	b	24ae4 <ftello64@plt+0x13258>
   24984:	mov	r0, r4
   24988:	bl	1173c <iswalnum@plt>
   2498c:	mov	sl, #1
   24990:	cmp	r4, #95	; 0x5f
   24994:	beq	249a8 <ftello64@plt+0x1311c>
   24998:	ldr	r3, [sp, #40]	; 0x28
   2499c:	cmp	r0, #0
   249a0:	beq	24acc <ftello64@plt+0x13240>
   249a4:	b	24ae4 <ftello64@plt+0x13258>
   249a8:	ldr	r3, [sp, #40]	; 0x28
   249ac:	b	24ae4 <ftello64@plt+0x13258>
   249b0:	ldr	r0, [r9, #116]	; 0x74
   249b4:	mov	r5, r1
   249b8:	add	r1, r1, r1, lsl #1
   249bc:	ldr	r3, [sp, #48]	; 0x30
   249c0:	ldr	r2, [r0, r1, lsl #3]
   249c4:	cmp	r2, r3
   249c8:	bne	24c24 <ftello64@plt+0x13398>
   249cc:	add	r0, r0, r1, lsl #3
   249d0:	ldr	r2, [sp, #52]	; 0x34
   249d4:	ldr	r1, [r0, #4]
   249d8:	cmp	r1, r2
   249dc:	bne	24c24 <ftello64@plt+0x13398>
   249e0:	ldr	r2, [r0, #8]
   249e4:	ldr	r6, [r0, #12]
   249e8:	ldr	r0, [sp, #20]
   249ec:	ldr	r8, [r0, #24]
   249f0:	cmp	r6, r2
   249f4:	bne	24a10 <ftello64@plt+0x13184>
   249f8:	ldr	r1, [sp, #48]	; 0x30
   249fc:	ldr	r0, [r0, #20]
   24a00:	add	r1, r1, r1, lsl #1
   24a04:	add	r0, r0, r1, lsl #2
   24a08:	ldr	r0, [r0, #8]
   24a0c:	b	24a1c <ftello64@plt+0x13190>
   24a10:	ldr	r0, [r0, #12]
   24a14:	ldr	r1, [sp, #48]	; 0x30
   24a18:	add	r0, r0, r1, lsl #2
   24a1c:	ldr	r9, [r0]
   24a20:	ldr	r0, [sp, #52]	; 0x34
   24a24:	str	r2, [fp, #-48]	; 0xffffffd0
   24a28:	add	r0, r6, r0
   24a2c:	sub	r7, r0, r2
   24a30:	cmp	r7, #0
   24a34:	ble	24a7c <ftello64@plt+0x131f0>
   24a38:	ldr	r3, [sp, #40]	; 0x28
   24a3c:	sub	r0, r7, #1
   24a40:	ldr	r1, [r3, #48]	; 0x30
   24a44:	cmp	r1, r0
   24a48:	beq	24974 <ftello64@plt+0x130e8>
   24a4c:	ldr	r1, [r3, #80]	; 0x50
   24a50:	cmp	r1, #2
   24a54:	blt	24a88 <ftello64@plt+0x131fc>
   24a58:	ldr	r0, [r3, #8]
   24a5c:	mov	r1, r7
   24a60:	sub	r0, r0, #4
   24a64:	ldr	r4, [r0, r1, lsl #2]
   24a68:	cmn	r4, #1
   24a6c:	bne	24abc <ftello64@plt+0x13230>
   24a70:	sub	r1, r1, #1
   24a74:	cmp	r1, #0
   24a78:	bgt	24a64 <ftello64@plt+0x131d8>
   24a7c:	ldr	r3, [sp, #40]	; 0x28
   24a80:	ldr	sl, [r3, #60]	; 0x3c
   24a84:	b	24ae4 <ftello64@plt+0x13258>
   24a88:	ldr	r1, [r3, #4]
   24a8c:	ldr	r2, [r3, #68]	; 0x44
   24a90:	mov	sl, #1
   24a94:	ldrb	r0, [r1, r0]
   24a98:	ubfx	r1, r0, #5, #3
   24a9c:	ldr	r1, [r2, r1, lsl #2]
   24aa0:	and	r2, r0, #31
   24aa4:	tst	r1, sl, lsl r2
   24aa8:	bne	24ae4 <ftello64@plt+0x13258>
   24aac:	mov	sl, #0
   24ab0:	cmp	r0, #10
   24ab4:	beq	24ad8 <ftello64@plt+0x1324c>
   24ab8:	b	24ae4 <ftello64@plt+0x13258>
   24abc:	ldr	r3, [sp, #40]	; 0x28
   24ac0:	ldrb	r0, [r3, #78]	; 0x4e
   24ac4:	cmp	r0, #0
   24ac8:	bne	24984 <ftello64@plt+0x130f8>
   24acc:	mov	sl, #0
   24ad0:	cmp	r4, #10
   24ad4:	bne	24ae4 <ftello64@plt+0x13258>
   24ad8:	ldrb	sl, [r3, #77]	; 0x4d
   24adc:	cmp	sl, #0
   24ae0:	movwne	sl, #2
   24ae4:	ldr	r0, [r3, #100]	; 0x64
   24ae8:	ldr	r2, [sp, #52]	; 0x34
   24aec:	add	r1, r9, r9, lsl #1
   24af0:	mov	r4, r3
   24af4:	add	r8, r8, r1, lsl #2
   24af8:	ldr	r2, [r0, r2, lsl #2]
   24afc:	ldr	r0, [r0, r7, lsl #2]
   24b00:	cmp	r2, #0
   24b04:	ldrne	r2, [r2, #8]
   24b08:	moveq	r2, #0
   24b0c:	cmp	r0, #0
   24b10:	str	r2, [sp, #44]	; 0x2c
   24b14:	beq	24b80 <ftello64@plt+0x132f4>
   24b18:	ldr	r1, [r0, #40]	; 0x28
   24b1c:	sub	r4, fp, #44	; 0x2c
   24b20:	mov	r2, r8
   24b24:	mov	r0, r4
   24b28:	bl	250b4 <ftello64@plt+0x13828>
   24b2c:	cmp	r0, #0
   24b30:	str	r0, [fp, #-32]	; 0xffffffe0
   24b34:	bne	24c80 <ftello64@plt+0x133f4>
   24b38:	ldr	r1, [sp, #20]
   24b3c:	sub	r0, fp, #32
   24b40:	mov	r2, r4
   24b44:	mov	r3, sl
   24b48:	bl	231dc <ftello64@plt+0x11950>
   24b4c:	ldr	r4, [sp, #40]	; 0x28
   24b50:	ldr	r1, [r4, #100]	; 0x64
   24b54:	str	r0, [r1, r7, lsl #2]
   24b58:	ldr	r0, [fp, #-36]	; 0xffffffdc
   24b5c:	bl	15c2c <ftello64@plt+0x43a0>
   24b60:	ldr	r0, [r4, #100]	; 0x64
   24b64:	ldr	r1, [r0, r7, lsl #2]
   24b68:	cmp	r1, #0
   24b6c:	bne	24bc8 <ftello64@plt+0x1333c>
   24b70:	ldr	r9, [fp, #-32]	; 0xffffffe0
   24b74:	cmp	r9, #0
   24b78:	beq	24bc8 <ftello64@plt+0x1333c>
   24b7c:	b	24c64 <ftello64@plt+0x133d8>
   24b80:	ldr	r1, [sp, #20]
   24b84:	sub	r0, fp, #32
   24b88:	mov	r2, r8
   24b8c:	mov	r3, sl
   24b90:	bl	231dc <ftello64@plt+0x11950>
   24b94:	ldr	r1, [r4, #100]	; 0x64
   24b98:	str	r0, [r1, r7, lsl #2]
   24b9c:	ldr	r0, [r4, #100]	; 0x64
   24ba0:	ldr	r1, [r0, r7, lsl #2]
   24ba4:	cmp	r1, #0
   24ba8:	bne	24bc8 <ftello64@plt+0x1333c>
   24bac:	ldr	r9, [fp, #-32]	; 0xffffffe0
   24bb0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   24bb4:	cmp	r9, #0
   24bb8:	bne	24c64 <ftello64@plt+0x133d8>
   24bbc:	cmp	r6, r1
   24bc0:	bne	24c24 <ftello64@plt+0x13398>
   24bc4:	b	24bd4 <ftello64@plt+0x13348>
   24bc8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   24bcc:	cmp	r6, r1
   24bd0:	bne	24c24 <ftello64@plt+0x13398>
   24bd4:	ldr	r1, [sp, #52]	; 0x34
   24bd8:	ldr	r0, [r0, r1, lsl #2]
   24bdc:	ldr	r1, [sp, #44]	; 0x2c
   24be0:	ldr	r0, [r0, #8]
   24be4:	cmp	r0, r1
   24be8:	ble	24c24 <ftello64@plt+0x13398>
   24bec:	ldr	r4, [sp, #40]	; 0x28
   24bf0:	ldr	r2, [sp, #52]	; 0x34
   24bf4:	mov	r1, r8
   24bf8:	mov	r0, r4
   24bfc:	bl	24210 <ftello64@plt+0x12984>
   24c00:	cmp	r0, #0
   24c04:	str	r0, [fp, #-32]	; 0xffffffe0
   24c08:	bne	24c90 <ftello64@plt+0x13404>
   24c0c:	mov	r0, r4
   24c10:	mov	r1, r8
   24c14:	bl	2430c <ftello64@plt+0x12a80>
   24c18:	cmp	r0, #0
   24c1c:	str	r0, [fp, #-32]	; 0xffffffe0
   24c20:	bne	24c90 <ftello64@plt+0x13404>
   24c24:	ldr	r9, [sp, #40]	; 0x28
   24c28:	ldr	r8, [sp, #52]	; 0x34
   24c2c:	mov	r1, r5
   24c30:	add	r1, r5, #1
   24c34:	ldr	r0, [r9, #108]	; 0x6c
   24c38:	cmp	r1, r0
   24c3c:	blt	249b0 <ftello64@plt+0x13124>
   24c40:	ldr	r1, [sp, #16]
   24c44:	ldr	r3, [sp, #24]
   24c48:	ldr	r2, [sp, #20]
   24c4c:	ldr	r0, [r1, #4]
   24c50:	add	r3, r3, #1
   24c54:	cmp	r3, r0
   24c58:	blt	2437c <ftello64@plt+0x12af0>
   24c5c:	mov	r9, #0
   24c60:	str	r9, [fp, #-32]	; 0xffffffe0
   24c64:	mov	r0, r9
   24c68:	sub	sp, fp, #28
   24c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24c70:	mov	r9, r0
   24c74:	b	24c60 <ftello64@plt+0x133d4>
   24c78:	mov	r9, #12
   24c7c:	b	24c60 <ftello64@plt+0x133d4>
   24c80:	mov	r9, r0
   24c84:	ldr	r0, [fp, #-36]	; 0xffffffdc
   24c88:	bl	15c2c <ftello64@plt+0x43a0>
   24c8c:	b	24c64 <ftello64@plt+0x133d8>
   24c90:	mov	r9, r0
   24c94:	b	24c64 <ftello64@plt+0x133d8>
   24c98:	push	{r4, r5, r6, r7, fp, lr}
   24c9c:	add	fp, sp, #16
   24ca0:	mov	r4, r0
   24ca4:	ldr	r0, [r0, #36]	; 0x24
   24ca8:	mov	r5, #12
   24cac:	cmn	r0, #-536870910	; 0xe0000002
   24cb0:	bhi	24e98 <ftello64@plt+0x1360c>
   24cb4:	ldr	r6, [r4, #48]	; 0x30
   24cb8:	ldr	r2, [r4, #80]	; 0x50
   24cbc:	cmp	r6, r0, lsl #1
   24cc0:	lslge	r6, r0, #1
   24cc4:	cmp	r6, r1
   24cc8:	movle	r6, r1
   24ccc:	cmp	r2, #2
   24cd0:	blt	24d18 <ftello64@plt+0x1348c>
   24cd4:	cmn	r6, #-1073741823	; 0xc0000001
   24cd8:	bhi	24e98 <ftello64@plt+0x1360c>
   24cdc:	ldr	r0, [r4, #8]
   24ce0:	lsl	r7, r6, #2
   24ce4:	mov	r1, r7
   24ce8:	bl	2c2c4 <ftello64@plt+0x1aa38>
   24cec:	cmp	r0, #0
   24cf0:	beq	24e98 <ftello64@plt+0x1360c>
   24cf4:	str	r0, [r4, #8]
   24cf8:	ldr	r0, [r4, #12]
   24cfc:	cmp	r0, #0
   24d00:	beq	24d18 <ftello64@plt+0x1348c>
   24d04:	mov	r1, r7
   24d08:	bl	2c2c4 <ftello64@plt+0x1aa38>
   24d0c:	cmp	r0, #0
   24d10:	beq	24e98 <ftello64@plt+0x1360c>
   24d14:	str	r0, [r4, #12]
   24d18:	ldrb	r0, [r4, #75]	; 0x4b
   24d1c:	cmp	r0, #0
   24d20:	beq	24d3c <ftello64@plt+0x134b0>
   24d24:	ldr	r0, [r4, #4]
   24d28:	mov	r1, r6
   24d2c:	bl	2c2c4 <ftello64@plt+0x1aa38>
   24d30:	cmp	r0, #0
   24d34:	beq	24e98 <ftello64@plt+0x1360c>
   24d38:	str	r0, [r4, #4]
   24d3c:	str	r6, [r4, #36]	; 0x24
   24d40:	ldr	r0, [r4, #100]	; 0x64
   24d44:	cmp	r0, #0
   24d48:	beq	24d64 <ftello64@plt+0x134d8>
   24d4c:	mov	r1, #4
   24d50:	add	r1, r1, r6, lsl #2
   24d54:	bl	2c2c4 <ftello64@plt+0x1aa38>
   24d58:	cmp	r0, #0
   24d5c:	beq	24e98 <ftello64@plt+0x1360c>
   24d60:	str	r0, [r4, #100]	; 0x64
   24d64:	ldrb	r1, [r4, #72]	; 0x48
   24d68:	ldr	r0, [r4, #80]	; 0x50
   24d6c:	cmp	r1, #0
   24d70:	beq	24d90 <ftello64@plt+0x13504>
   24d74:	cmp	r0, #2
   24d78:	blt	24da4 <ftello64@plt+0x13518>
   24d7c:	mov	r0, r4
   24d80:	bl	1d6a0 <ftello64@plt+0xbe14>
   24d84:	cmp	r0, #0
   24d88:	popne	{r4, r5, r6, r7, fp, pc}
   24d8c:	b	24e94 <ftello64@plt+0x13608>
   24d90:	cmp	r0, #2
   24d94:	blt	24e1c <ftello64@plt+0x13590>
   24d98:	mov	r0, r4
   24d9c:	bl	1dd60 <ftello64@plt+0xc4d4>
   24da0:	b	24e94 <ftello64@plt+0x13608>
   24da4:	ldr	r6, [r4, #36]	; 0x24
   24da8:	ldr	r0, [r4, #48]	; 0x30
   24dac:	ldr	r5, [r4, #28]
   24db0:	cmp	r6, r0
   24db4:	movgt	r6, r0
   24db8:	cmp	r5, r6
   24dbc:	bge	24e10 <ftello64@plt+0x13584>
   24dc0:	ldr	r1, [r4]
   24dc4:	ldr	r2, [r4, #24]
   24dc8:	ldr	r0, [r4, #64]	; 0x40
   24dcc:	add	r1, r1, r2
   24dd0:	cmp	r0, #0
   24dd4:	ldrb	r7, [r1, r5]
   24dd8:	ldrbne	r7, [r0, r7]
   24ddc:	add	r0, r7, #128	; 0x80
   24de0:	lsr	r0, r0, #7
   24de4:	cmp	r0, #2
   24de8:	bhi	24df8 <ftello64@plt+0x1356c>
   24dec:	bl	116c4 <__ctype_toupper_loc@plt>
   24df0:	ldr	r0, [r0]
   24df4:	ldr	r7, [r0, r7, lsl #2]
   24df8:	ldr	r0, [r4, #4]
   24dfc:	strb	r7, [r0, r5]
   24e00:	add	r5, r5, #1
   24e04:	cmp	r5, r6
   24e08:	blt	24dc0 <ftello64@plt+0x13534>
   24e0c:	mov	r5, r6
   24e10:	str	r5, [r4, #28]
   24e14:	str	r5, [r4, #32]
   24e18:	b	24e94 <ftello64@plt+0x13608>
   24e1c:	ldr	r2, [r4, #64]	; 0x40
   24e20:	cmp	r2, #0
   24e24:	beq	24e94 <ftello64@plt+0x13608>
   24e28:	ldr	r0, [r4, #36]	; 0x24
   24e2c:	ldr	r3, [r4, #48]	; 0x30
   24e30:	ldr	r1, [r4, #28]
   24e34:	cmp	r0, r3
   24e38:	movgt	r0, r3
   24e3c:	cmp	r1, r0
   24e40:	bge	24e8c <ftello64@plt+0x13600>
   24e44:	ldm	r4, {r3, r7}
   24e48:	ldr	r6, [r4, #24]
   24e4c:	add	r6, r6, r1
   24e50:	ldrb	r3, [r3, r6]
   24e54:	ldrb	r2, [r2, r3]
   24e58:	strb	r2, [r7, r1]
   24e5c:	b	24e7c <ftello64@plt+0x135f0>
   24e60:	ldm	r4, {r2, r3}
   24e64:	ldr	r7, [r4, #24]
   24e68:	ldr	r6, [r4, #64]	; 0x40
   24e6c:	add	r2, r2, r7
   24e70:	ldrb	r2, [r2, r1]
   24e74:	ldrb	r2, [r6, r2]
   24e78:	strb	r2, [r3, r1]
   24e7c:	add	r1, r1, #1
   24e80:	cmp	r1, r0
   24e84:	blt	24e60 <ftello64@plt+0x135d4>
   24e88:	mov	r1, r0
   24e8c:	str	r1, [r4, #28]
   24e90:	str	r1, [r4, #32]
   24e94:	mov	r5, #0
   24e98:	mov	r0, r5
   24e9c:	pop	{r4, r5, r6, r7, fp, pc}
   24ea0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   24ea4:	add	fp, sp, #24
   24ea8:	sub	sp, sp, #16
   24eac:	mov	r9, r0
   24eb0:	mov	r4, r1
   24eb4:	ldr	r5, [r1, #40]	; 0x28
   24eb8:	ldr	r7, [r1, #84]	; 0x54
   24ebc:	ldr	r0, [r1, #100]	; 0x64
   24ec0:	ldr	r1, [r1, #104]	; 0x68
   24ec4:	mov	r6, r2
   24ec8:	cmp	r5, r1
   24ecc:	ble	24edc <ftello64@plt+0x13650>
   24ed0:	str	r6, [r0, r5, lsl #2]
   24ed4:	str	r5, [r4, #104]	; 0x68
   24ed8:	b	25010 <ftello64@plt+0x13784>
   24edc:	ldr	r1, [r0, r5, lsl #2]
   24ee0:	cmp	r1, #0
   24ee4:	beq	24f20 <ftello64@plt+0x13694>
   24ee8:	ldr	r2, [r1, #40]	; 0x28
   24eec:	cmp	r6, #0
   24ef0:	beq	24f28 <ftello64@plt+0x1369c>
   24ef4:	ldr	r8, [r6, #40]	; 0x28
   24ef8:	mov	r0, sp
   24efc:	mov	r1, r8
   24f00:	bl	250b4 <ftello64@plt+0x13828>
   24f04:	cmp	r0, #0
   24f08:	str	r0, [r9]
   24f0c:	bne	2507c <ftello64@plt+0x137f0>
   24f10:	ldr	r0, [r4, #40]	; 0x28
   24f14:	cmp	r0, #0
   24f18:	bgt	24f48 <ftello64@plt+0x136bc>
   24f1c:	b	24f84 <ftello64@plt+0x136f8>
   24f20:	str	r6, [r0, r5, lsl #2]
   24f24:	b	25010 <ftello64@plt+0x13784>
   24f28:	ldr	r0, [r2, #8]
   24f2c:	vldr	d16, [r2]
   24f30:	mov	r8, #0
   24f34:	str	r0, [sp, #8]
   24f38:	mov	r0, r5
   24f3c:	vstr	d16, [sp]
   24f40:	cmp	r0, #0
   24f44:	ble	24f84 <ftello64@plt+0x136f8>
   24f48:	ldr	r2, [r4, #48]	; 0x30
   24f4c:	sub	r1, r0, #1
   24f50:	cmp	r2, r1
   24f54:	beq	25084 <ftello64@plt+0x137f8>
   24f58:	ldr	r2, [r4, #80]	; 0x50
   24f5c:	cmp	r2, #2
   24f60:	blt	24f8c <ftello64@plt+0x13700>
   24f64:	ldr	r1, [r4, #8]
   24f68:	sub	r1, r1, #4
   24f6c:	ldr	r6, [r1, r0, lsl #2]
   24f70:	cmn	r6, #1
   24f74:	bne	24fc0 <ftello64@plt+0x13734>
   24f78:	sub	r0, r0, #1
   24f7c:	cmp	r0, #0
   24f80:	bgt	24f6c <ftello64@plt+0x136e0>
   24f84:	ldr	r3, [r4, #60]	; 0x3c
   24f88:	b	24fe4 <ftello64@plt+0x13758>
   24f8c:	ldr	r0, [r4, #4]
   24f90:	ldr	r2, [r4, #68]	; 0x44
   24f94:	mov	r3, #1
   24f98:	ldrb	r0, [r0, r1]
   24f9c:	ubfx	r1, r0, #5, #3
   24fa0:	ldr	r1, [r2, r1, lsl #2]
   24fa4:	and	r2, r0, #31
   24fa8:	tst	r1, r3, lsl r2
   24fac:	bne	24fe4 <ftello64@plt+0x13758>
   24fb0:	mov	r3, #0
   24fb4:	cmp	r0, #10
   24fb8:	beq	24fd8 <ftello64@plt+0x1374c>
   24fbc:	b	24fe4 <ftello64@plt+0x13758>
   24fc0:	ldrb	r0, [r4, #78]	; 0x4e
   24fc4:	cmp	r0, #0
   24fc8:	bne	25094 <ftello64@plt+0x13808>
   24fcc:	mov	r3, #0
   24fd0:	cmp	r6, #10
   24fd4:	bne	24fe4 <ftello64@plt+0x13758>
   24fd8:	ldrb	r3, [r4, #77]	; 0x4d
   24fdc:	cmp	r3, #0
   24fe0:	movwne	r3, #2
   24fe4:	mov	r2, sp
   24fe8:	mov	r0, r9
   24fec:	mov	r1, r7
   24ff0:	bl	231dc <ftello64@plt+0x11950>
   24ff4:	mov	r6, r0
   24ff8:	ldr	r0, [r4, #100]	; 0x64
   24ffc:	cmp	r8, #0
   25000:	str	r6, [r0, r5, lsl #2]
   25004:	beq	25010 <ftello64@plt+0x13784>
   25008:	ldr	r0, [sp, #8]
   2500c:	bl	15c2c <ftello64@plt+0x43a0>
   25010:	cmp	r6, #0
   25014:	ldrne	r0, [r7, #76]	; 0x4c
   25018:	cmpne	r0, #0
   2501c:	bne	2502c <ftello64@plt+0x137a0>
   25020:	mov	r0, r6
   25024:	sub	sp, fp, #24
   25028:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2502c:	add	r7, r6, #4
   25030:	mov	r0, r4
   25034:	mov	r2, r5
   25038:	mov	r1, r7
   2503c:	bl	24210 <ftello64@plt+0x12984>
   25040:	cmp	r0, #0
   25044:	str	r0, [r9]
   25048:	bne	2507c <ftello64@plt+0x137f0>
   2504c:	ldrb	r0, [r6, #52]	; 0x34
   25050:	tst	r0, #64	; 0x40
   25054:	beq	25020 <ftello64@plt+0x13794>
   25058:	mov	r0, r4
   2505c:	mov	r1, r7
   25060:	bl	2430c <ftello64@plt+0x12a80>
   25064:	str	r0, [r9]
   25068:	cmp	r0, #0
   2506c:	mov	r6, #0
   25070:	ldreq	r0, [r4, #100]	; 0x64
   25074:	ldreq	r6, [r0, r5, lsl #2]
   25078:	b	25020 <ftello64@plt+0x13794>
   2507c:	mov	r6, #0
   25080:	b	25020 <ftello64@plt+0x13794>
   25084:	ldr	r0, [r4, #88]	; 0x58
   25088:	and	r0, r0, #2
   2508c:	eor	r3, r0, #10
   25090:	b	24fe4 <ftello64@plt+0x13758>
   25094:	mov	r0, r6
   25098:	bl	1173c <iswalnum@plt>
   2509c:	mov	r3, #1
   250a0:	cmp	r6, #95	; 0x5f
   250a4:	beq	24fe4 <ftello64@plt+0x13758>
   250a8:	cmp	r0, #0
   250ac:	beq	24fcc <ftello64@plt+0x13740>
   250b0:	b	24fe4 <ftello64@plt+0x13758>
   250b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   250b8:	add	fp, sp, #28
   250bc:	sub	sp, sp, #20
   250c0:	mov	sl, r2
   250c4:	cmp	r1, #0
   250c8:	str	r0, [sp, #16]
   250cc:	beq	25134 <ftello64@plt+0x138a8>
   250d0:	ldr	r0, [r1, #4]
   250d4:	mov	r8, r1
   250d8:	cmp	sl, #0
   250dc:	beq	250f0 <ftello64@plt+0x13864>
   250e0:	cmp	r0, #1
   250e4:	ldrge	r1, [sl, #4]
   250e8:	cmpge	r1, #1
   250ec:	bge	251a8 <ftello64@plt+0x1391c>
   250f0:	cmp	r0, #1
   250f4:	blt	25134 <ftello64@plt+0x138a8>
   250f8:	ldr	r1, [sp, #16]
   250fc:	str	r0, [r1, #4]
   25100:	ldr	r1, [r8, #4]
   25104:	cmp	r1, #1
   25108:	blt	2518c <ftello64@plt+0x13900>
   2510c:	ldr	r4, [sp, #16]
   25110:	str	r0, [r4]
   25114:	lsl	r0, r0, #2
   25118:	bl	2c294 <ftello64@plt+0x1aa08>
   2511c:	cmp	r0, #0
   25120:	str	r0, [r4, #8]
   25124:	beq	2531c <ftello64@plt+0x13a90>
   25128:	ldr	r2, [r8, #4]
   2512c:	ldr	r1, [r8, #8]
   25130:	b	25180 <ftello64@plt+0x138f4>
   25134:	cmp	sl, #0
   25138:	beq	2518c <ftello64@plt+0x13900>
   2513c:	ldr	r0, [sl, #4]
   25140:	cmp	r0, #1
   25144:	blt	2518c <ftello64@plt+0x13900>
   25148:	ldr	r1, [sp, #16]
   2514c:	str	r0, [r1, #4]
   25150:	ldr	r1, [sl, #4]
   25154:	cmp	r1, #1
   25158:	blt	2518c <ftello64@plt+0x13900>
   2515c:	ldr	r4, [sp, #16]
   25160:	str	r0, [r4]
   25164:	lsl	r0, r0, #2
   25168:	bl	2c294 <ftello64@plt+0x1aa08>
   2516c:	cmp	r0, #0
   25170:	str	r0, [r4, #8]
   25174:	beq	2531c <ftello64@plt+0x13a90>
   25178:	ldr	r2, [sl, #4]
   2517c:	ldr	r1, [sl, #8]
   25180:	lsl	r2, r2, #2
   25184:	bl	11580 <memcpy@plt>
   25188:	b	25310 <ftello64@plt+0x13a84>
   2518c:	ldr	r1, [sp, #16]
   25190:	mov	r0, #0
   25194:	str	r0, [r1]
   25198:	str	r0, [r1, #4]
   2519c:	str	r0, [r1, #8]
   251a0:	sub	sp, fp, #28
   251a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   251a8:	ldr	r4, [sp, #16]
   251ac:	add	r0, r1, r0
   251b0:	str	r0, [r4]
   251b4:	lsl	r0, r0, #2
   251b8:	bl	2c294 <ftello64@plt+0x1aa08>
   251bc:	cmp	r0, #0
   251c0:	str	r0, [r4, #8]
   251c4:	beq	2532c <ftello64@plt+0x13aa0>
   251c8:	ldr	r9, [sl, #4]
   251cc:	ldr	lr, [r8, #4]
   251d0:	mov	r1, #0
   251d4:	mov	r7, #0
   251d8:	cmp	r9, #0
   251dc:	movwgt	r1, #1
   251e0:	cmp	lr, #1
   251e4:	blt	252b0 <ftello64@plt+0x13a24>
   251e8:	mov	r2, #0
   251ec:	mov	ip, #0
   251f0:	str	r2, [sp, #8]
   251f4:	mov	r2, #0
   251f8:	str	r2, [sp, #12]
   251fc:	mov	r2, #0
   25200:	ldr	r4, [sp, #12]
   25204:	mov	r7, ip
   25208:	tst	r1, #1
   2520c:	beq	252e0 <ftello64@plt+0x13a54>
   25210:	ldr	r1, [sl, #8]
   25214:	ldr	r5, [r1, r7, lsl #2]
   25218:	ldr	r1, [r8, #8]
   2521c:	ldr	r3, [r1, r2, lsl #2]
   25220:	cmp	r3, r5
   25224:	ble	2524c <ftello64@plt+0x139c0>
   25228:	add	r7, r7, #1
   2522c:	mov	r1, #0
   25230:	str	r5, [r0, r4, lsl #2]
   25234:	add	r4, r4, #1
   25238:	cmp	r9, r7
   2523c:	movwgt	r1, #1
   25240:	cmp	lr, r2
   25244:	bgt	25208 <ftello64@plt+0x1397c>
   25248:	b	252b4 <ftello64@plt+0x13a28>
   2524c:	str	r3, [r0, r4, lsl #2]
   25250:	ldr	r6, [sp, #8]
   25254:	add	r1, r7, #1
   25258:	mov	ip, r7
   2525c:	add	r2, r2, #1
   25260:	ldr	r9, [sl, #4]
   25264:	ldr	lr, [r8, #4]
   25268:	moveq	ip, r1
   2526c:	str	r1, [sp, #4]
   25270:	mov	r1, #0
   25274:	sub	r6, r6, #1
   25278:	cmp	r9, ip
   2527c:	str	r6, [sp, #8]
   25280:	add	r6, r4, #1
   25284:	movwgt	r1, #1
   25288:	cmp	lr, r2
   2528c:	str	r6, [sp, #12]
   25290:	bgt	25200 <ftello64@plt+0x13974>
   25294:	ldr	r2, [sp, #4]
   25298:	cmp	r3, r5
   2529c:	add	r4, r4, #1
   252a0:	moveq	r7, r2
   252a4:	cmp	r1, #0
   252a8:	bne	252bc <ftello64@plt+0x13a30>
   252ac:	b	25308 <ftello64@plt+0x13a7c>
   252b0:	mov	r4, #0
   252b4:	cmp	r1, #0
   252b8:	beq	25308 <ftello64@plt+0x13a7c>
   252bc:	ldr	r1, [sl, #8]
   252c0:	sub	r2, r9, r7
   252c4:	add	r0, r0, r4, lsl #2
   252c8:	lsl	r2, r2, #2
   252cc:	add	r1, r1, r7, lsl #2
   252d0:	bl	11580 <memcpy@plt>
   252d4:	sub	r0, r4, r7
   252d8:	add	r4, r0, r9
   252dc:	b	25308 <ftello64@plt+0x13a7c>
   252e0:	ldr	r1, [r8, #8]
   252e4:	add	r0, r0, r4, lsl #2
   252e8:	add	r1, r1, r2, lsl #2
   252ec:	sub	r2, lr, r2
   252f0:	lsl	r2, r2, #2
   252f4:	bl	11580 <memcpy@plt>
   252f8:	ldr	r0, [r8, #4]
   252fc:	ldr	r1, [sp, #8]
   25300:	add	r0, r0, r1
   25304:	add	r4, r0, r4
   25308:	ldr	r0, [sp, #16]
   2530c:	str	r4, [r0, #4]
   25310:	mov	r0, #0
   25314:	sub	sp, fp, #28
   25318:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2531c:	ldr	r1, [sp, #16]
   25320:	mov	r0, #0
   25324:	str	r0, [r1]
   25328:	str	r0, [r1, #4]
   2532c:	mov	r0, #12
   25330:	sub	sp, fp, #28
   25334:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25338:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2533c:	add	fp, sp, #28
   25340:	sub	sp, sp, #12
   25344:	mov	r6, r2
   25348:	mov	r7, r3
   2534c:	ldr	r2, [r2]
   25350:	ldr	r9, [fp, #8]
   25354:	mov	r4, r0
   25358:	mov	r0, #8
   2535c:	mov	r8, r1
   25360:	ldr	r3, [r6, #4]
   25364:	str	r0, [sp, #8]
   25368:	add	r1, r6, #8
   2536c:	mov	r0, r4
   25370:	stm	sp, {r7, r9}
   25374:	bl	254fc <ftello64@plt+0x13c70>
   25378:	mov	r5, r0
   2537c:	cmp	r0, #0
   25380:	beq	25390 <ftello64@plt+0x13b04>
   25384:	mov	r0, r5
   25388:	sub	sp, fp, #28
   2538c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25390:	ldr	r0, [r4, #108]	; 0x6c
   25394:	ldr	r1, [r4, #112]	; 0x70
   25398:	ldr	sl, [r6, #4]
   2539c:	ldr	r5, [r8]
   253a0:	cmp	r0, r1
   253a4:	blt	253f4 <ftello64@plt+0x13b68>
   253a8:	ldr	r0, [r4, #116]	; 0x74
   253ac:	add	r1, r1, r1, lsl #1
   253b0:	lsl	r1, r1, #4
   253b4:	bl	2c2c4 <ftello64@plt+0x1aa38>
   253b8:	cmp	r0, #0
   253bc:	beq	254ec <ftello64@plt+0x13c60>
   253c0:	str	r0, [r4, #116]	; 0x74
   253c4:	ldr	r1, [r4, #108]	; 0x6c
   253c8:	ldr	r2, [r4, #112]	; 0x70
   253cc:	add	r1, r1, r1, lsl #1
   253d0:	add	r0, r0, r1, lsl #3
   253d4:	add	r1, r2, r2, lsl #1
   253d8:	lsl	r2, r1, #3
   253dc:	mov	r1, #0
   253e0:	bl	1176c <memset@plt>
   253e4:	ldr	r1, [r4, #112]	; 0x70
   253e8:	ldr	r0, [r4, #108]	; 0x6c
   253ec:	lsl	r1, r1, #1
   253f0:	str	r1, [r4, #112]	; 0x70
   253f4:	ldr	r1, [r4, #116]	; 0x74
   253f8:	cmp	r0, #1
   253fc:	blt	2541c <ftello64@plt+0x13b90>
   25400:	sub	r2, r0, #1
   25404:	add	r2, r2, r2, lsl #1
   25408:	add	r2, r1, r2, lsl #3
   2540c:	ldr	r3, [r2, #4]
   25410:	cmp	r3, r9
   25414:	moveq	r3, #1
   25418:	strbeq	r3, [r2, #20]
   2541c:	add	r2, r0, r0, lsl #1
   25420:	cmp	sl, r5
   25424:	mov	r3, #0
   25428:	add	r0, r0, #1
   2542c:	str	r7, [r1, r2, lsl #3]!
   25430:	mov	r2, #0
   25434:	mvneq	r3, #0
   25438:	str	r9, [r1, #4]
   2543c:	str	r5, [r1, #8]
   25440:	str	sl, [r1, #12]
   25444:	str	r3, [r1, #16]
   25448:	str	r0, [r4, #108]	; 0x6c
   2544c:	strb	r2, [r1, #20]
   25450:	sub	r0, sl, r5
   25454:	ldr	r1, [r4, #120]	; 0x78
   25458:	cmp	r1, r0
   2545c:	strlt	r0, [r4, #120]	; 0x78
   25460:	ldr	r0, [r6, #4]
   25464:	ldr	r1, [r8]
   25468:	ldr	r7, [r4, #104]	; 0x68
   2546c:	add	r0, r0, r9
   25470:	sub	r6, r0, r1
   25474:	ldr	r0, [r4, #36]	; 0x24
   25478:	cmp	r0, r6
   2547c:	ldrle	r1, [r4, #48]	; 0x30
   25480:	cmple	r0, r1
   25484:	blt	254d0 <ftello64@plt+0x13c44>
   25488:	ldr	r0, [r4, #28]
   2548c:	cmp	r0, r6
   25490:	ldrle	r1, [r4, #48]	; 0x30
   25494:	cmple	r0, r1
   25498:	blt	254d0 <ftello64@plt+0x13c44>
   2549c:	mov	r5, #0
   254a0:	cmp	r6, r7
   254a4:	ble	25384 <ftello64@plt+0x13af8>
   254a8:	sub	r0, r6, r7
   254ac:	mov	r1, #0
   254b0:	mov	r5, #0
   254b4:	lsl	r2, r0, #2
   254b8:	ldr	r0, [r4, #100]	; 0x64
   254bc:	add	r0, r0, r7, lsl #2
   254c0:	add	r0, r0, #4
   254c4:	bl	1176c <memset@plt>
   254c8:	str	r6, [r4, #104]	; 0x68
   254cc:	b	25384 <ftello64@plt+0x13af8>
   254d0:	add	r1, r6, #1
   254d4:	mov	r0, r4
   254d8:	bl	24c98 <ftello64@plt+0x1340c>
   254dc:	mov	r5, r0
   254e0:	cmp	r0, #0
   254e4:	bne	25384 <ftello64@plt+0x13af8>
   254e8:	b	2549c <ftello64@plt+0x13c10>
   254ec:	ldr	r0, [r4, #116]	; 0x74
   254f0:	bl	15c2c <ftello64@plt+0x43a0>
   254f4:	mov	r5, #12
   254f8:	b	25384 <ftello64@plt+0x13af8>
   254fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25500:	add	fp, sp, #28
   25504:	sub	sp, sp, #84	; 0x54
   25508:	ldr	sl, [r0, #84]	; 0x54
   2550c:	mov	r8, r2
   25510:	mov	r2, #0
   25514:	mov	r9, r3
   25518:	ldr	r3, [fp, #12]
   2551c:	str	r0, [sp, #40]	; 0x28
   25520:	str	r2, [fp, #-52]	; 0xffffffcc
   25524:	ldr	r5, [r1, #4]
   25528:	ldr	r2, [sl]
   2552c:	str	sl, [sp, #20]
   25530:	ldr	r2, [r2, r8, lsl #3]
   25534:	str	r2, [sp, #24]
   25538:	ldr	r2, [r0, #120]	; 0x78
   2553c:	add	r2, r2, r3
   25540:	cmp	r5, r2
   25544:	ble	25e18 <ftello64@plt+0x1458c>
   25548:	add	r4, r1, #8
   2554c:	ldr	r2, [r0, #40]	; 0x28
   25550:	ldr	r5, [r1]
   25554:	ldr	r3, [r0, #88]	; 0x58
   25558:	str	r1, [sp, #16]
   2555c:	str	r2, [sp, #12]
   25560:	ldr	r2, [r0, #100]	; 0x64
   25564:	cmp	r5, #0
   25568:	moveq	r5, r9
   2556c:	cmp	r5, #0
   25570:	str	r2, [sp, #8]
   25574:	ldr	r2, [r4]
   25578:	str	r2, [r0, #100]	; 0x64
   2557c:	str	r5, [r0, #40]	; 0x28
   25580:	ble	255c4 <ftello64@plt+0x13d38>
   25584:	ldr	r2, [r0, #48]	; 0x30
   25588:	sub	r7, r5, #1
   2558c:	cmp	r2, r7
   25590:	beq	25e88 <ftello64@plt+0x145fc>
   25594:	ldr	r2, [r0, #80]	; 0x50
   25598:	cmp	r2, #2
   2559c:	blt	25608 <ftello64@plt+0x13d7c>
   255a0:	ldr	r2, [r0, #8]
   255a4:	mov	r3, r5
   255a8:	sub	r2, r2, #4
   255ac:	ldr	r6, [r2, r3, lsl #2]
   255b0:	cmn	r6, #1
   255b4:	bne	2563c <ftello64@plt+0x13db0>
   255b8:	sub	r3, r3, #1
   255bc:	cmp	r3, #0
   255c0:	bgt	255ac <ftello64@plt+0x13d20>
   255c4:	ldr	r7, [r0, #60]	; 0x3c
   255c8:	cmp	r5, r9
   255cc:	beq	2566c <ftello64@plt+0x13de0>
   255d0:	ldr	r0, [sp, #40]	; 0x28
   255d4:	ldr	r0, [r0, #100]	; 0x64
   255d8:	ldr	r4, [r0, r5, lsl #2]
   255dc:	cmp	r4, #0
   255e0:	beq	25728 <ftello64@plt+0x13e9c>
   255e4:	ldrb	r0, [r4, #52]	; 0x34
   255e8:	ldr	r8, [fp, #16]
   255ec:	tst	r0, #64	; 0x40
   255f0:	bne	25740 <ftello64@plt+0x13eb4>
   255f4:	mov	r0, #0
   255f8:	str	r0, [sp, #52]	; 0x34
   255fc:	str	r0, [sp, #48]	; 0x30
   25600:	str	r0, [sp, #56]	; 0x38
   25604:	b	2578c <ftello64@plt+0x13f00>
   25608:	ldr	r3, [r0, #4]
   2560c:	ldr	r2, [r0, #68]	; 0x44
   25610:	ldrb	r0, [r3, r7]
   25614:	mov	r7, #1
   25618:	ubfx	r1, r0, #5, #3
   2561c:	ldr	r1, [r2, r1, lsl #2]
   25620:	and	r2, r0, #31
   25624:	tst	r1, r7, lsl r2
   25628:	bne	25664 <ftello64@plt+0x13dd8>
   2562c:	mov	r7, #0
   25630:	cmp	r0, #10
   25634:	beq	25654 <ftello64@plt+0x13dc8>
   25638:	b	25664 <ftello64@plt+0x13dd8>
   2563c:	ldrb	r0, [r0, #78]	; 0x4e
   25640:	cmp	r0, #0
   25644:	bne	25ec4 <ftello64@plt+0x14638>
   25648:	mov	r7, #0
   2564c:	cmp	r6, #10
   25650:	bne	25664 <ftello64@plt+0x13dd8>
   25654:	ldr	r0, [sp, #40]	; 0x28
   25658:	ldrb	r7, [r0, #77]	; 0x4d
   2565c:	cmp	r7, #0
   25660:	movwne	r7, #2
   25664:	cmp	r5, r9
   25668:	bne	255d0 <ftello64@plt+0x13d44>
   2566c:	mov	r0, #1
   25670:	str	r0, [sp, #52]	; 0x34
   25674:	str	r0, [sp, #48]	; 0x30
   25678:	mov	r0, #4
   2567c:	bl	2c294 <ftello64@plt+0x1aa08>
   25680:	cmp	r0, #0
   25684:	str	r0, [sp, #56]	; 0x38
   25688:	beq	25eac <ftello64@plt+0x14620>
   2568c:	str	r8, [r0]
   25690:	ldr	r8, [fp, #16]
   25694:	ldr	r2, [sp, #24]
   25698:	mov	r0, #0
   2569c:	add	r1, sp, #48	; 0x30
   256a0:	str	r0, [fp, #-52]	; 0xffffffcc
   256a4:	mov	r0, sl
   256a8:	mov	r3, r8
   256ac:	bl	25ee4 <ftello64@plt+0x14658>
   256b0:	cmp	r0, #0
   256b4:	str	r0, [fp, #-52]	; 0xffffffcc
   256b8:	bne	25e9c <ftello64@plt+0x14610>
   256bc:	ldr	r0, [sp, #52]	; 0x34
   256c0:	cmp	r0, #0
   256c4:	beq	256ec <ftello64@plt+0x13e60>
   256c8:	ldr	r0, [sp, #40]	; 0x28
   256cc:	ldr	r3, [sp, #24]
   256d0:	add	r1, sp, #48	; 0x30
   256d4:	mov	r2, r5
   256d8:	str	r8, [sp]
   256dc:	bl	26020 <ftello64@plt+0x14794>
   256e0:	cmp	r0, #0
   256e4:	str	r0, [fp, #-52]	; 0xffffffcc
   256e8:	bne	25e9c <ftello64@plt+0x14610>
   256ec:	ldr	r1, [sp, #20]
   256f0:	sub	r0, fp, #52	; 0x34
   256f4:	add	r2, sp, #48	; 0x30
   256f8:	mov	r3, r7
   256fc:	bl	231dc <ftello64@plt+0x11950>
   25700:	mov	r4, r0
   25704:	cmp	r0, #0
   25708:	bne	25718 <ftello64@plt+0x13e8c>
   2570c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   25710:	cmp	r0, #0
   25714:	bne	25e08 <ftello64@plt+0x1457c>
   25718:	ldr	r0, [sp, #40]	; 0x28
   2571c:	ldr	r0, [r0, #100]	; 0x64
   25720:	str	r4, [r0, r5, lsl #2]
   25724:	b	2578c <ftello64@plt+0x13f00>
   25728:	ldr	r8, [fp, #16]
   2572c:	mov	r4, #0
   25730:	str	r4, [sp, #52]	; 0x34
   25734:	str	r4, [sp, #48]	; 0x30
   25738:	str	r4, [sp, #56]	; 0x38
   2573c:	b	2578c <ftello64@plt+0x13f00>
   25740:	ldr	r0, [r4, #8]
   25744:	cmp	r0, #1
   25748:	str	r0, [sp, #52]	; 0x34
   2574c:	blt	25db4 <ftello64@plt+0x14528>
   25750:	str	r0, [sp, #48]	; 0x30
   25754:	lsl	r0, r0, #2
   25758:	bl	2c294 <ftello64@plt+0x1aa08>
   2575c:	cmp	r0, #0
   25760:	str	r0, [sp, #56]	; 0x38
   25764:	beq	25eac <ftello64@plt+0x14620>
   25768:	ldr	r2, [r4, #8]
   2576c:	ldr	r1, [r4, #12]
   25770:	lsl	r2, r2, #2
   25774:	bl	11580 <memcpy@plt>
   25778:	ldrb	r0, [r4, #52]	; 0x34
   2577c:	mov	r1, #0
   25780:	str	r1, [fp, #-52]	; 0xffffffcc
   25784:	tst	r0, #64	; 0x40
   25788:	bne	256c8 <ftello64@plt+0x13e3c>
   2578c:	str	r4, [sp, #36]	; 0x24
   25790:	ldr	r4, [fp, #12]
   25794:	mov	r9, r4
   25798:	cmp	r5, r4
   2579c:	bge	25d04 <ftello64@plt+0x14478>
   257a0:	ldr	r7, [sp, #40]	; 0x28
   257a4:	ldr	r4, [sp, #20]
   257a8:	ldr	sl, [sp, #24]
   257ac:	mov	r0, #0
   257b0:	str	r0, [sp, #32]
   257b4:	ldr	r0, [r7, #120]	; 0x78
   257b8:	ldr	r1, [sp, #32]
   257bc:	cmp	r1, r0
   257c0:	bgt	25d08 <ftello64@plt+0x1447c>
   257c4:	mov	r0, #0
   257c8:	add	r1, r5, #1
   257cc:	str	r0, [sp, #52]	; 0x34
   257d0:	str	r1, [sp, #28]
   257d4:	ldr	r0, [r7, #100]	; 0x64
   257d8:	ldr	r0, [r0, r1, lsl #2]
   257dc:	cmp	r0, #0
   257e0:	beq	257fc <ftello64@plt+0x13f70>
   257e4:	add	r1, r0, #4
   257e8:	add	r0, sp, #48	; 0x30
   257ec:	bl	22f10 <ftello64@plt+0x11684>
   257f0:	cmp	r0, #0
   257f4:	str	r0, [fp, #-52]	; 0xffffffcc
   257f8:	bne	25e08 <ftello64@plt+0x1457c>
   257fc:	ldr	r1, [sp, #36]	; 0x24
   25800:	cmp	r1, #0
   25804:	beq	25b78 <ftello64@plt+0x142ec>
   25808:	mov	r0, #0
   2580c:	ldr	r8, [r7, #84]	; 0x54
   25810:	str	r0, [fp, #-32]	; 0xffffffe0
   25814:	str	r0, [fp, #-44]	; 0xffffffd4
   25818:	str	r0, [fp, #-48]	; 0xffffffd0
   2581c:	str	r0, [fp, #-40]	; 0xffffffd8
   25820:	ldr	r1, [r1, #20]
   25824:	cmp	r1, #1
   25828:	blt	25b68 <ftello64@plt+0x142dc>
   2582c:	str	r5, [sp, #44]	; 0x2c
   25830:	ldr	r5, [sp, #36]	; 0x24
   25834:	mov	r4, #0
   25838:	b	259ac <ftello64@plt+0x14120>
   2583c:	cmp	r2, r1
   25840:	bne	2586c <ftello64@plt+0x13fe0>
   25844:	lsl	r0, r2, #1
   25848:	lsl	r1, r2, #3
   2584c:	str	r0, [sp, #48]	; 0x30
   25850:	ldr	r0, [sp, #56]	; 0x38
   25854:	bl	2c2c4 <ftello64@plt+0x1aa38>
   25858:	cmp	r0, #0
   2585c:	beq	25dd8 <ftello64@plt+0x1454c>
   25860:	str	r0, [sp, #56]	; 0x38
   25864:	ldr	r1, [sp, #52]	; 0x34
   25868:	b	25870 <ftello64@plt+0x13fe4>
   2586c:	ldr	r0, [sp, #56]	; 0x38
   25870:	ldr	r2, [r0]
   25874:	cmp	r2, r6
   25878:	ble	258b4 <ftello64@plt+0x14028>
   2587c:	cmp	r1, #1
   25880:	blt	258e4 <ftello64@plt+0x14058>
   25884:	add	r2, r0, r1, lsl #2
   25888:	add	r1, r1, #1
   2588c:	mov	r3, r2
   25890:	ldr	r7, [r3, #-4]!
   25894:	sub	r1, r1, #1
   25898:	cmp	r1, #1
   2589c:	str	r7, [r2]
   258a0:	mov	r2, r3
   258a4:	bgt	25890 <ftello64@plt+0x14004>
   258a8:	ldr	r7, [sp, #40]	; 0x28
   258ac:	sub	r1, r1, #1
   258b0:	b	258e4 <ftello64@plt+0x14058>
   258b4:	add	r2, r0, r1, lsl #2
   258b8:	ldr	r3, [r2, #-4]
   258bc:	cmp	r3, r6
   258c0:	ble	258e4 <ftello64@plt+0x14058>
   258c4:	sub	r1, r1, #2
   258c8:	str	r3, [r2]
   258cc:	sub	r1, r1, #1
   258d0:	ldr	r3, [r2, #-8]
   258d4:	sub	r2, r2, #4
   258d8:	cmp	r3, r6
   258dc:	bgt	258c8 <ftello64@plt+0x1403c>
   258e0:	add	r1, r1, #2
   258e4:	str	r6, [r0, r1, lsl #2]
   258e8:	b	25b0c <ftello64@plt+0x14280>
   258ec:	cmp	r2, r1
   258f0:	bne	2591c <ftello64@plt+0x14090>
   258f4:	lsl	r0, r2, #1
   258f8:	lsl	r1, r2, #3
   258fc:	str	r0, [fp, #-48]	; 0xffffffd0
   25900:	ldr	r0, [fp, #-40]	; 0xffffffd8
   25904:	bl	2c2c4 <ftello64@plt+0x1aa38>
   25908:	cmp	r0, #0
   2590c:	beq	25dd8 <ftello64@plt+0x1454c>
   25910:	str	r0, [fp, #-40]	; 0xffffffd8
   25914:	ldr	r1, [fp, #-44]	; 0xffffffd4
   25918:	b	25920 <ftello64@plt+0x14094>
   2591c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   25920:	ldr	r2, [r0]
   25924:	cmp	r2, r5
   25928:	ble	25964 <ftello64@plt+0x140d8>
   2592c:	cmp	r1, #1
   25930:	blt	2595c <ftello64@plt+0x140d0>
   25934:	add	r2, r0, r1, lsl #2
   25938:	add	r1, r1, #1
   2593c:	mov	r3, r2
   25940:	ldr	r7, [r3, #-4]!
   25944:	sub	r1, r1, #1
   25948:	cmp	r1, #1
   2594c:	str	r7, [r2]
   25950:	mov	r2, r3
   25954:	bgt	25940 <ftello64@plt+0x140b4>
   25958:	sub	r1, r1, #1
   2595c:	ldr	r7, [sp, #40]	; 0x28
   25960:	b	25998 <ftello64@plt+0x1410c>
   25964:	add	r2, r0, r1, lsl #2
   25968:	ldr	r7, [sp, #40]	; 0x28
   2596c:	ldr	r3, [r2, #-4]
   25970:	cmp	r3, r5
   25974:	ble	25998 <ftello64@plt+0x1410c>
   25978:	sub	r1, r1, #2
   2597c:	str	r3, [r2]
   25980:	sub	r1, r1, #1
   25984:	ldr	r3, [r2, #-8]
   25988:	sub	r2, r2, #4
   2598c:	cmp	r3, r5
   25990:	bgt	2597c <ftello64@plt+0x140f0>
   25994:	add	r1, r1, #2
   25998:	str	r5, [r0, r1, lsl #2]
   2599c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   259a0:	add	r0, r0, #1
   259a4:	str	r0, [fp, #-44]	; 0xffffffd4
   259a8:	b	25a84 <ftello64@plt+0x141f8>
   259ac:	ldr	r0, [r5, #24]
   259b0:	ldr	sl, [r0, r4, lsl #2]
   259b4:	ldr	r0, [r8]
   259b8:	add	r1, r0, sl, lsl #3
   259bc:	ldrb	r1, [r1, #6]
   259c0:	tst	r1, #16
   259c4:	beq	25acc <ftello64@plt+0x14240>
   259c8:	ldr	r5, [sp, #44]	; 0x2c
   259cc:	mov	r0, r8
   259d0:	mov	r1, sl
   259d4:	mov	r2, r7
   259d8:	mov	r3, r5
   259dc:	bl	26930 <ftello64@plt+0x150a4>
   259e0:	mov	r9, r0
   259e4:	cmp	r0, #2
   259e8:	blt	25ab8 <ftello64@plt+0x1422c>
   259ec:	ldr	r0, [sp, #40]	; 0x28
   259f0:	ldr	r1, [r8, #12]
   259f4:	add	r6, r9, r5
   259f8:	ldr	r0, [r0, #100]	; 0x64
   259fc:	ldr	r5, [r1, sl, lsl #2]
   25a00:	mov	r1, #0
   25a04:	ldr	r0, [r0, r6, lsl #2]
   25a08:	str	r1, [fp, #-44]	; 0xffffffd4
   25a0c:	cmp	r0, #0
   25a10:	beq	25a2c <ftello64@plt+0x141a0>
   25a14:	add	r1, r0, #4
   25a18:	sub	r0, fp, #48	; 0x30
   25a1c:	bl	22f10 <ftello64@plt+0x11684>
   25a20:	cmp	r0, #0
   25a24:	str	r0, [fp, #-32]	; 0xffffffe0
   25a28:	bne	25de0 <ftello64@plt+0x14554>
   25a2c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   25a30:	cmp	r2, #0
   25a34:	beq	25a5c <ftello64@plt+0x141d0>
   25a38:	ldr	r1, [fp, #-44]	; 0xffffffd4
   25a3c:	cmp	r1, #0
   25a40:	bne	258ec <ftello64@plt+0x14060>
   25a44:	ldr	r0, [fp, #-40]	; 0xffffffd8
   25a48:	str	r5, [r0]
   25a4c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   25a50:	add	r0, r0, #1
   25a54:	str	r0, [fp, #-44]	; 0xffffffd4
   25a58:	b	25a80 <ftello64@plt+0x141f4>
   25a5c:	mov	r0, #1
   25a60:	str	r0, [fp, #-44]	; 0xffffffd4
   25a64:	str	r0, [fp, #-48]	; 0xffffffd0
   25a68:	mov	r0, #4
   25a6c:	bl	2c294 <ftello64@plt+0x1aa08>
   25a70:	cmp	r0, #0
   25a74:	str	r0, [fp, #-40]	; 0xffffffd8
   25a78:	beq	25df0 <ftello64@plt+0x14564>
   25a7c:	str	r5, [r0]
   25a80:	ldr	r7, [sp, #40]	; 0x28
   25a84:	sub	r0, fp, #32
   25a88:	mov	r1, r8
   25a8c:	sub	r2, fp, #48	; 0x30
   25a90:	bl	266a0 <ftello64@plt+0x14e14>
   25a94:	ldr	r1, [r7, #100]	; 0x64
   25a98:	str	r0, [r1, r6, lsl #2]
   25a9c:	ldr	r0, [r7, #100]	; 0x64
   25aa0:	ldr	r0, [r0, r6, lsl #2]
   25aa4:	cmp	r0, #0
   25aa8:	bne	25ab8 <ftello64@plt+0x1422c>
   25aac:	ldr	r7, [fp, #-32]	; 0xffffffe0
   25ab0:	cmp	r7, #0
   25ab4:	bne	25de4 <ftello64@plt+0x14558>
   25ab8:	ldr	r7, [sp, #40]	; 0x28
   25abc:	ldr	r5, [sp, #36]	; 0x24
   25ac0:	cmp	r9, #0
   25ac4:	bne	25ae4 <ftello64@plt+0x14258>
   25ac8:	ldr	r0, [r8]
   25acc:	ldr	r2, [sp, #44]	; 0x2c
   25ad0:	add	r1, r0, sl, lsl #3
   25ad4:	mov	r0, r7
   25ad8:	bl	26c24 <ftello64@plt+0x15398>
   25adc:	cmp	r0, #0
   25ae0:	beq	25b40 <ftello64@plt+0x142b4>
   25ae4:	ldr	r0, [r8, #12]
   25ae8:	ldr	r2, [sp, #48]	; 0x30
   25aec:	ldr	r6, [r0, sl, lsl #2]
   25af0:	cmp	r2, #0
   25af4:	beq	25b1c <ftello64@plt+0x14290>
   25af8:	ldr	r1, [sp, #52]	; 0x34
   25afc:	cmp	r1, #0
   25b00:	bne	2583c <ftello64@plt+0x13fb0>
   25b04:	ldr	r0, [sp, #56]	; 0x38
   25b08:	str	r6, [r0]
   25b0c:	ldr	r0, [sp, #52]	; 0x34
   25b10:	add	r0, r0, #1
   25b14:	str	r0, [sp, #52]	; 0x34
   25b18:	b	25b40 <ftello64@plt+0x142b4>
   25b1c:	mov	r0, #1
   25b20:	str	r0, [sp, #52]	; 0x34
   25b24:	str	r0, [sp, #48]	; 0x30
   25b28:	mov	r0, #4
   25b2c:	bl	2c294 <ftello64@plt+0x1aa08>
   25b30:	cmp	r0, #0
   25b34:	str	r0, [sp, #56]	; 0x38
   25b38:	beq	25dcc <ftello64@plt+0x14540>
   25b3c:	str	r6, [r0]
   25b40:	ldr	r0, [r5, #20]
   25b44:	add	r4, r4, #1
   25b48:	cmp	r4, r0
   25b4c:	blt	259ac <ftello64@plt+0x14120>
   25b50:	ldr	r4, [fp, #12]
   25b54:	ldr	r0, [fp, #-40]	; 0xffffffd8
   25b58:	ldr	sl, [sp, #24]
   25b5c:	ldr	r5, [sp, #44]	; 0x2c
   25b60:	mov	r9, r4
   25b64:	ldr	r4, [sp, #20]
   25b68:	bl	15c2c <ftello64@plt+0x43a0>
   25b6c:	ldr	r8, [fp, #16]
   25b70:	mov	r0, #0
   25b74:	str	r0, [fp, #-52]	; 0xffffffcc
   25b78:	ldr	r0, [sp, #52]	; 0x34
   25b7c:	cmp	r0, #0
   25b80:	beq	25bcc <ftello64@plt+0x14340>
   25b84:	add	r6, sp, #48	; 0x30
   25b88:	mov	r0, r4
   25b8c:	mov	r2, sl
   25b90:	mov	r3, r8
   25b94:	mov	r1, r6
   25b98:	bl	25ee4 <ftello64@plt+0x14658>
   25b9c:	cmp	r0, #0
   25ba0:	str	r0, [fp, #-52]	; 0xffffffcc
   25ba4:	bne	25e08 <ftello64@plt+0x1457c>
   25ba8:	ldr	r2, [sp, #28]
   25bac:	mov	r0, r7
   25bb0:	mov	r1, r6
   25bb4:	mov	r3, sl
   25bb8:	str	r8, [sp]
   25bbc:	bl	26020 <ftello64@plt+0x14794>
   25bc0:	cmp	r0, #0
   25bc4:	str	r0, [fp, #-52]	; 0xffffffcc
   25bc8:	bne	25e08 <ftello64@plt+0x1457c>
   25bcc:	cmn	r5, #1
   25bd0:	ble	25c0c <ftello64@plt+0x14380>
   25bd4:	ldr	r0, [r7, #48]	; 0x30
   25bd8:	cmp	r0, r5
   25bdc:	beq	25cd0 <ftello64@plt+0x14444>
   25be0:	ldr	r0, [r7, #80]	; 0x50
   25be4:	cmp	r0, #2
   25be8:	blt	25c18 <ftello64@plt+0x1438c>
   25bec:	ldr	r0, [r7, #8]
   25bf0:	ldr	r6, [r0, r5, lsl #2]
   25bf4:	cmn	r6, #1
   25bf8:	bne	25c50 <ftello64@plt+0x143c4>
   25bfc:	sub	r1, r5, #1
   25c00:	cmp	r5, #0
   25c04:	mov	r5, r1
   25c08:	bgt	25bf0 <ftello64@plt+0x14364>
   25c0c:	ldr	r3, [r7, #60]	; 0x3c
   25c10:	add	r5, sp, #48	; 0x30
   25c14:	b	25c78 <ftello64@plt+0x143ec>
   25c18:	ldr	r0, [r7, #4]
   25c1c:	ldr	r1, [r7, #68]	; 0x44
   25c20:	mov	r3, #1
   25c24:	ldrb	r0, [r0, r5]
   25c28:	add	r5, sp, #48	; 0x30
   25c2c:	ubfx	r2, r0, #5, #3
   25c30:	ldr	r1, [r1, r2, lsl #2]
   25c34:	and	r2, r0, #31
   25c38:	tst	r1, r3, lsl r2
   25c3c:	bne	25c78 <ftello64@plt+0x143ec>
   25c40:	mov	r3, #0
   25c44:	cmp	r0, #10
   25c48:	beq	25c6c <ftello64@plt+0x143e0>
   25c4c:	b	25c78 <ftello64@plt+0x143ec>
   25c50:	ldrb	r0, [r7, #78]	; 0x4e
   25c54:	add	r5, sp, #48	; 0x30
   25c58:	cmp	r0, #0
   25c5c:	bne	25ce4 <ftello64@plt+0x14458>
   25c60:	mov	r3, #0
   25c64:	cmp	r6, #10
   25c68:	bne	25c78 <ftello64@plt+0x143ec>
   25c6c:	ldrb	r3, [r7, #77]	; 0x4d
   25c70:	cmp	r3, #0
   25c74:	movwne	r3, #2
   25c78:	sub	r0, fp, #52	; 0x34
   25c7c:	mov	r1, r4
   25c80:	mov	r2, r5
   25c84:	bl	231dc <ftello64@plt+0x11950>
   25c88:	cmp	r0, #0
   25c8c:	str	r0, [sp, #36]	; 0x24
   25c90:	bne	25ca0 <ftello64@plt+0x14414>
   25c94:	ldr	r0, [fp, #-52]	; 0xffffffcc
   25c98:	cmp	r0, #0
   25c9c:	bne	25e08 <ftello64@plt+0x1457c>
   25ca0:	ldr	r1, [sp, #28]
   25ca4:	ldr	r2, [sp, #36]	; 0x24
   25ca8:	ldr	r0, [r7, #100]	; 0x64
   25cac:	str	r2, [r0, r1, lsl #2]
   25cb0:	cmp	r2, #0
   25cb4:	ldr	r2, [sp, #32]
   25cb8:	mov	r0, #0
   25cbc:	mov	r5, r1
   25cc0:	addeq	r0, r2, #1
   25cc4:	cmp	r1, r9
   25cc8:	blt	257b0 <ftello64@plt+0x13f24>
   25ccc:	b	25d0c <ftello64@plt+0x14480>
   25cd0:	ldr	r0, [r7, #88]	; 0x58
   25cd4:	add	r5, sp, #48	; 0x30
   25cd8:	and	r0, r0, #2
   25cdc:	eor	r3, r0, #10
   25ce0:	b	25c78 <ftello64@plt+0x143ec>
   25ce4:	mov	r0, r6
   25ce8:	bl	1173c <iswalnum@plt>
   25cec:	mov	r3, #1
   25cf0:	cmp	r6, #95	; 0x5f
   25cf4:	beq	25c78 <ftello64@plt+0x143ec>
   25cf8:	cmp	r0, #0
   25cfc:	beq	25c60 <ftello64@plt+0x143d4>
   25d00:	b	25c78 <ftello64@plt+0x143ec>
   25d04:	ldr	r7, [sp, #40]	; 0x28
   25d08:	mov	r1, r5
   25d0c:	ldr	r0, [sp, #56]	; 0x38
   25d10:	mov	r4, r1
   25d14:	bl	15c2c <ftello64@plt+0x43a0>
   25d18:	ldr	r0, [r7, #100]	; 0x64
   25d1c:	mov	sl, #1
   25d20:	ldr	r1, [r0, r9, lsl #2]
   25d24:	ldr	r0, [sp, #16]
   25d28:	str	r4, [r0]
   25d2c:	ldr	r0, [sp, #12]
   25d30:	cmp	r1, #0
   25d34:	addne	r1, r1, #4
   25d38:	str	r0, [r7, #40]	; 0x28
   25d3c:	ldr	r0, [sp, #8]
   25d40:	str	r0, [r7, #100]	; 0x64
   25d44:	beq	25da8 <ftello64@plt+0x1451c>
   25d48:	ldr	r2, [r1, #4]
   25d4c:	cmp	r2, #1
   25d50:	blt	25da4 <ftello64@plt+0x14518>
   25d54:	ldr	r0, [fp, #8]
   25d58:	ldr	r1, [r1, #8]
   25d5c:	subs	r2, r2, #1
   25d60:	mov	sl, #0
   25d64:	mov	r3, #0
   25d68:	beq	25d94 <ftello64@plt+0x14508>
   25d6c:	mov	r3, #0
   25d70:	mov	r7, #1
   25d74:	add	r5, r3, r2
   25d78:	lsr	r4, r5, #1
   25d7c:	ldr	r6, [r1, r4, lsl #2]
   25d80:	cmp	r6, r0
   25d84:	movge	r2, r4
   25d88:	addlt	r3, r7, r5, lsr #1
   25d8c:	cmp	r3, r2
   25d90:	bcc	25d74 <ftello64@plt+0x144e8>
   25d94:	ldr	r1, [r1, r3, lsl #2]
   25d98:	cmp	r1, r0
   25d9c:	movne	sl, #1
   25da0:	b	25da8 <ftello64@plt+0x1451c>
   25da4:	mov	sl, #1
   25da8:	mov	r0, sl
   25dac:	sub	sp, fp, #28
   25db0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25db4:	mov	r0, #0
   25db8:	str	r0, [sp, #52]	; 0x34
   25dbc:	str	r0, [sp, #48]	; 0x30
   25dc0:	str	r0, [sp, #56]	; 0x38
   25dc4:	str	r0, [fp, #-52]	; 0xffffffcc
   25dc8:	b	256ec <ftello64@plt+0x13e60>
   25dcc:	mov	r0, #0
   25dd0:	str	r0, [sp, #48]	; 0x30
   25dd4:	str	r0, [sp, #52]	; 0x34
   25dd8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   25ddc:	b	25dfc <ftello64@plt+0x14570>
   25de0:	mov	r7, r0
   25de4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   25de8:	bl	15c2c <ftello64@plt+0x43a0>
   25dec:	b	25e04 <ftello64@plt+0x14578>
   25df0:	mov	r0, #0
   25df4:	str	r0, [fp, #-48]	; 0xffffffd0
   25df8:	str	r0, [fp, #-44]	; 0xffffffd4
   25dfc:	bl	15c2c <ftello64@plt+0x43a0>
   25e00:	mov	r7, #12
   25e04:	str	r7, [fp, #-52]	; 0xffffffcc
   25e08:	ldr	r0, [sp, #56]	; 0x38
   25e0c:	bl	15c2c <ftello64@plt+0x43a0>
   25e10:	ldr	sl, [fp, #-52]	; 0xffffffcc
   25e14:	b	25da8 <ftello64@plt+0x1451c>
   25e18:	mov	r6, r1
   25e1c:	mvn	r1, #-2147483648	; 0x80000000
   25e20:	mov	sl, #12
   25e24:	sub	r1, r1, r5
   25e28:	cmp	r1, r2
   25e2c:	ble	25da8 <ftello64@plt+0x1451c>
   25e30:	add	r0, r2, #1
   25e34:	add	r7, r0, r5
   25e38:	str	r0, [sp, #44]	; 0x2c
   25e3c:	cmn	r7, #-1073741823	; 0xc0000001
   25e40:	bhi	25da8 <ftello64@plt+0x1451c>
   25e44:	mov	r4, r6
   25e48:	lsl	r1, r7, #2
   25e4c:	ldr	r0, [r4, #8]!
   25e50:	bl	2c2c4 <ftello64@plt+0x1aa38>
   25e54:	cmp	r0, #0
   25e58:	beq	25da8 <ftello64@plt+0x1451c>
   25e5c:	ldr	r1, [sp, #44]	; 0x2c
   25e60:	str	r7, [r6, #4]
   25e64:	str	r0, [r6, #8]
   25e68:	add	r0, r0, r5, lsl #2
   25e6c:	lsl	r2, r1, #2
   25e70:	mov	r1, #0
   25e74:	bl	1176c <memset@plt>
   25e78:	ldr	r0, [sp, #40]	; 0x28
   25e7c:	ldr	sl, [sp, #20]
   25e80:	mov	r1, r6
   25e84:	b	2554c <ftello64@plt+0x13cc0>
   25e88:	and	r0, r3, #2
   25e8c:	eor	r7, r0, #10
   25e90:	cmp	r5, r9
   25e94:	beq	2566c <ftello64@plt+0x13de0>
   25e98:	b	255d0 <ftello64@plt+0x13d44>
   25e9c:	mov	sl, r0
   25ea0:	ldr	r0, [sp, #56]	; 0x38
   25ea4:	bl	15c2c <ftello64@plt+0x43a0>
   25ea8:	b	25da8 <ftello64@plt+0x1451c>
   25eac:	mov	r0, #0
   25eb0:	mov	sl, #12
   25eb4:	str	r0, [sp, #48]	; 0x30
   25eb8:	str	r0, [sp, #52]	; 0x34
   25ebc:	str	sl, [fp, #-52]	; 0xffffffcc
   25ec0:	b	25da8 <ftello64@plt+0x1451c>
   25ec4:	mov	r0, r6
   25ec8:	bl	1173c <iswalnum@plt>
   25ecc:	mov	r7, #1
   25ed0:	cmp	r6, #95	; 0x5f
   25ed4:	beq	25664 <ftello64@plt+0x13dd8>
   25ed8:	cmp	r0, #0
   25edc:	beq	25648 <ftello64@plt+0x13dbc>
   25ee0:	b	25664 <ftello64@plt+0x13dd8>
   25ee4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25ee8:	add	fp, sp, #28
   25eec:	sub	sp, sp, #28
   25ef0:	str	r0, [sp, #12]
   25ef4:	ldr	r0, [r1, #4]
   25ef8:	mov	r4, r1
   25efc:	mov	r1, #0
   25f00:	mov	sl, r3
   25f04:	mov	r8, r2
   25f08:	str	r1, [sp, #20]
   25f0c:	str	r0, [sp, #16]
   25f10:	lsl	r0, r0, #2
   25f14:	bl	2c294 <ftello64@plt+0x1aa08>
   25f18:	cmp	r0, #0
   25f1c:	str	r0, [sp, #24]
   25f20:	beq	26018 <ftello64@plt+0x1478c>
   25f24:	ldr	r0, [r4, #4]
   25f28:	cmp	r0, #1
   25f2c:	blt	25ff0 <ftello64@plt+0x14764>
   25f30:	mov	r9, #0
   25f34:	str	r4, [sp, #8]
   25f38:	ldr	r0, [r4, #8]
   25f3c:	ldr	r1, [sp, #12]
   25f40:	ldr	r2, [r0, r9, lsl #2]
   25f44:	ldr	r1, [r1, #24]
   25f48:	add	r0, r2, r2, lsl #1
   25f4c:	add	r1, r1, r0, lsl #2
   25f50:	ldr	r0, [r1, #4]
   25f54:	cmp	r0, #1
   25f58:	blt	25f94 <ftello64@plt+0x14708>
   25f5c:	ldr	r7, [sp, #12]
   25f60:	ldr	r3, [r1, #8]
   25f64:	mov	r6, #0
   25f68:	ldr	r7, [r7]
   25f6c:	ldr	r4, [r3, r6, lsl #2]
   25f70:	add	r5, r7, r4, lsl #3
   25f74:	ldrb	r5, [r5, #4]
   25f78:	cmp	r5, sl
   25f7c:	ldreq	r5, [r7, r4, lsl #3]
   25f80:	cmpeq	r5, r8
   25f84:	beq	25fbc <ftello64@plt+0x14730>
   25f88:	add	r6, r6, #1
   25f8c:	cmp	r6, r0
   25f90:	blt	25f6c <ftello64@plt+0x146e0>
   25f94:	add	r0, sp, #16
   25f98:	bl	22f10 <ftello64@plt+0x11684>
   25f9c:	cmp	r0, #0
   25fa0:	bne	25fe0 <ftello64@plt+0x14754>
   25fa4:	ldr	r4, [sp, #8]
   25fa8:	add	r9, r9, #1
   25fac:	ldr	r0, [r4, #4]
   25fb0:	cmp	r9, r0
   25fb4:	blt	25f38 <ftello64@plt+0x146ac>
   25fb8:	b	25ff0 <ftello64@plt+0x14764>
   25fbc:	cmn	r4, #1
   25fc0:	beq	25f94 <ftello64@plt+0x14708>
   25fc4:	ldr	r0, [sp, #12]
   25fc8:	add	r1, sp, #16
   25fcc:	mov	r3, r8
   25fd0:	str	sl, [sp]
   25fd4:	bl	26568 <ftello64@plt+0x14cdc>
   25fd8:	cmp	r0, #0
   25fdc:	beq	25fa4 <ftello64@plt+0x14718>
   25fe0:	mov	r7, r0
   25fe4:	ldr	r0, [sp, #24]
   25fe8:	bl	15c2c <ftello64@plt+0x43a0>
   25fec:	b	2600c <ftello64@plt+0x14780>
   25ff0:	ldr	r0, [r4, #8]
   25ff4:	bl	15c2c <ftello64@plt+0x43a0>
   25ff8:	vldr	d16, [sp, #16]
   25ffc:	ldr	r0, [sp, #24]
   26000:	mov	r7, #0
   26004:	str	r0, [r4, #8]
   26008:	vstr	d16, [r4]
   2600c:	mov	r0, r7
   26010:	sub	sp, fp, #28
   26014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26018:	mov	r7, #12
   2601c:	b	2600c <ftello64@plt+0x14780>
   26020:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26024:	add	fp, sp, #28
   26028:	sub	sp, sp, #52	; 0x34
   2602c:	ldr	ip, [r0, #108]	; 0x6c
   26030:	mov	lr, r1
   26034:	ldr	r1, [r0, #84]	; 0x54
   26038:	str	r0, [sp, #24]
   2603c:	mov	sl, r2
   26040:	mov	r8, #0
   26044:	mov	r0, #0
   26048:	cmp	ip, #1
   2604c:	str	r1, [sp, #28]
   26050:	blt	26094 <ftello64@plt+0x14808>
   26054:	ldr	r0, [sp, #24]
   26058:	mov	r7, #1
   2605c:	mov	r1, ip
   26060:	ldr	r2, [r0, #116]	; 0x74
   26064:	mov	r0, #0
   26068:	add	r6, r1, r0
   2606c:	add	r6, r6, r6, lsr #31
   26070:	asr	r4, r6, #1
   26074:	add	r5, r4, r4, lsl #1
   26078:	add	r5, r2, r5, lsl #3
   2607c:	ldr	r5, [r5, #4]
   26080:	cmp	r5, sl
   26084:	addlt	r0, r7, r6, asr #1
   26088:	movge	r1, r4
   2608c:	cmp	r0, r1
   26090:	blt	26068 <ftello64@plt+0x147dc>
   26094:	cmp	r0, ip
   26098:	bge	2655c <ftello64@plt+0x14cd0>
   2609c:	cmn	r0, #1
   260a0:	beq	2655c <ftello64@plt+0x14cd0>
   260a4:	ldr	r1, [sp, #24]
   260a8:	add	r0, r0, r0, lsl #1
   260ac:	str	r0, [sp, #8]
   260b0:	ldr	r1, [r1, #116]	; 0x74
   260b4:	add	r0, r1, r0, lsl #3
   260b8:	ldr	r0, [r0, #4]
   260bc:	cmp	r0, sl
   260c0:	bne	2655c <ftello64@plt+0x14cd0>
   260c4:	str	r3, [sp, #12]
   260c8:	mov	r9, #1
   260cc:	str	lr, [sp, #16]
   260d0:	b	260dc <ftello64@plt+0x14850>
   260d4:	ldr	r0, [sp, #24]
   260d8:	ldr	r1, [r0, #116]	; 0x74
   260dc:	ldr	r0, [sp, #8]
   260e0:	add	r0, r1, r0, lsl #3
   260e4:	mov	r8, r0
   260e8:	ldr	r0, [lr, #4]
   260ec:	cmp	r0, #1
   260f0:	blt	263ec <ftello64@plt+0x14b60>
   260f4:	subs	r6, r0, #1
   260f8:	ldr	r2, [r8]
   260fc:	ldr	r0, [lr, #8]
   26100:	mov	r3, #0
   26104:	beq	2612c <ftello64@plt+0x148a0>
   26108:	mov	r1, r6
   2610c:	add	r7, r3, r1
   26110:	lsr	r5, r7, #1
   26114:	ldr	r4, [r0, r5, lsl #2]
   26118:	cmp	r4, r2
   2611c:	movge	r1, r5
   26120:	addlt	r3, r9, r7, lsr #1
   26124:	cmp	r3, r1
   26128:	bcc	2610c <ftello64@plt+0x14880>
   2612c:	ldr	r1, [r0, r3, lsl #2]
   26130:	cmp	r1, r2
   26134:	bne	263ec <ftello64@plt+0x14b60>
   26138:	ldr	r3, [r8, #12]
   2613c:	ldr	r1, [r8, #8]
   26140:	add	r3, r3, sl
   26144:	sub	r7, r3, r1
   26148:	cmp	r7, sl
   2614c:	bne	26238 <ftello64@plt+0x149ac>
   26150:	ldr	r1, [sp, #28]
   26154:	add	r2, r2, r2, lsl #1
   26158:	cmp	r6, #0
   2615c:	ldr	r1, [r1, #20]
   26160:	add	r1, r1, r2, lsl #2
   26164:	mov	r2, #0
   26168:	ldr	r1, [r1, #8]
   2616c:	ldr	r4, [r1]
   26170:	beq	26194 <ftello64@plt+0x14908>
   26174:	add	r1, r2, r6
   26178:	lsr	r3, r1, #1
   2617c:	ldr	r7, [r0, r3, lsl #2]
   26180:	cmp	r7, r4
   26184:	movge	r6, r3
   26188:	addlt	r2, r9, r1, lsr #1
   2618c:	cmp	r2, r6
   26190:	bcc	26174 <ftello64@plt+0x148e8>
   26194:	ldr	r1, [r0, r2, lsl #2]
   26198:	mov	r0, #4
   2619c:	cmp	r1, r4
   261a0:	beq	263e0 <ftello64@plt+0x14b54>
   261a4:	mov	r0, #4
   261a8:	str	r9, [sp, #36]	; 0x24
   261ac:	str	r9, [sp, #32]
   261b0:	bl	2c294 <ftello64@plt+0x1aa08>
   261b4:	cmp	r0, #0
   261b8:	str	r0, [sp, #40]	; 0x28
   261bc:	beq	26400 <ftello64@plt+0x14b74>
   261c0:	mov	r6, #0
   261c4:	str	r4, [r0]
   261c8:	ldr	r0, [sp, #28]
   261cc:	ldr	r2, [sp, #12]
   261d0:	ldr	r3, [fp, #8]
   261d4:	add	r4, sp, #32
   261d8:	str	r6, [fp, #-32]	; 0xffffffe0
   261dc:	mov	r1, r4
   261e0:	bl	25ee4 <ftello64@plt+0x14658>
   261e4:	ldr	r5, [sp, #16]
   261e8:	mov	r7, r0
   261ec:	mov	r1, r4
   261f0:	mov	r0, r5
   261f4:	bl	22f10 <ftello64@plt+0x11684>
   261f8:	mov	r4, r0
   261fc:	ldr	r0, [sp, #40]	; 0x28
   26200:	bl	15c2c <ftello64@plt+0x43a0>
   26204:	orr	r0, r7, r6
   26208:	mov	lr, r5
   2620c:	orrs	r0, r0, r4
   26210:	mov	r0, #2
   26214:	beq	263e0 <ftello64@plt+0x14b54>
   26218:	cmp	r7, #0
   2621c:	mov	r0, #1
   26220:	movne	r4, r7
   26224:	cmp	r6, #0
   26228:	movne	r4, r6
   2622c:	str	r4, [fp, #-32]	; 0xffffffe0
   26230:	str	r4, [sp, #20]
   26234:	b	263e0 <ftello64@plt+0x14b54>
   26238:	ldr	r0, [sp, #24]
   2623c:	ldr	r0, [r0, #100]	; 0x64
   26240:	ldr	r5, [r0, r7, lsl #2]
   26244:	ldr	r0, [sp, #28]
   26248:	ldr	r0, [r0, #12]
   2624c:	cmp	r5, #0
   26250:	ldr	r4, [r0, r2, lsl #2]
   26254:	beq	2631c <ftello64@plt+0x14a90>
   26258:	ldr	ip, [r5, #8]
   2625c:	cmp	ip, #0
   26260:	ble	26348 <ftello64@plt+0x14abc>
   26264:	ldr	r0, [r5, #12]
   26268:	subs	r3, ip, #1
   2626c:	mov	r2, #0
   26270:	str	r7, [sp, #4]
   26274:	beq	26298 <ftello64@plt+0x14a0c>
   26278:	add	r6, r2, r3
   2627c:	lsr	r7, r6, #1
   26280:	ldr	r1, [r0, r7, lsl #2]
   26284:	cmp	r1, r4
   26288:	movge	r3, r7
   2628c:	addlt	r2, r9, r6, lsr #1
   26290:	cmp	r2, r3
   26294:	bcc	26278 <ftello64@plt+0x149ec>
   26298:	ldr	r1, [r0, r2, lsl #2]
   2629c:	mov	r0, #4
   262a0:	cmp	r1, r4
   262a4:	beq	263e0 <ftello64@plt+0x14b54>
   262a8:	ldr	r7, [sp, #4]
   262ac:	cmp	ip, #1
   262b0:	str	ip, [sp, #36]	; 0x24
   262b4:	blt	2634c <ftello64@plt+0x14ac0>
   262b8:	lsl	r0, ip, #2
   262bc:	str	ip, [sp, #32]
   262c0:	bl	2c294 <ftello64@plt+0x1aa08>
   262c4:	cmp	r0, #0
   262c8:	str	r0, [sp, #40]	; 0x28
   262cc:	beq	26468 <ftello64@plt+0x14bdc>
   262d0:	ldr	r2, [r5, #8]
   262d4:	ldr	r1, [r5, #12]
   262d8:	mov	r5, r0
   262dc:	lsl	r2, r2, #2
   262e0:	bl	11580 <memcpy@plt>
   262e4:	ldr	r1, [sp, #32]
   262e8:	mov	r6, #0
   262ec:	str	r6, [fp, #-32]	; 0xffffffe0
   262f0:	cmp	r1, #0
   262f4:	beq	26360 <ftello64@plt+0x14ad4>
   262f8:	ldr	r0, [sp, #36]	; 0x24
   262fc:	cmp	r0, #0
   26300:	bne	2647c <ftello64@plt+0x14bf0>
   26304:	str	r4, [r5]
   26308:	str	r9, [sp, #36]	; 0x24
   2630c:	mov	r6, #0
   26310:	cmp	r6, #0
   26314:	beq	26388 <ftello64@plt+0x14afc>
   26318:	b	26440 <ftello64@plt+0x14bb4>
   2631c:	mov	r0, #4
   26320:	str	r9, [sp, #36]	; 0x24
   26324:	str	r9, [sp, #32]
   26328:	bl	2c294 <ftello64@plt+0x1aa08>
   2632c:	cmp	r0, #0
   26330:	str	r0, [sp, #40]	; 0x28
   26334:	beq	26414 <ftello64@plt+0x14b88>
   26338:	str	r4, [r0]
   2633c:	mov	r0, #0
   26340:	str	r0, [fp, #-32]	; 0xffffffe0
   26344:	b	26388 <ftello64@plt+0x14afc>
   26348:	str	ip, [sp, #36]	; 0x24
   2634c:	mov	r6, #0
   26350:	str	r6, [sp, #36]	; 0x24
   26354:	str	r6, [sp, #32]
   26358:	str	r6, [sp, #40]	; 0x28
   2635c:	str	r6, [fp, #-32]	; 0xffffffe0
   26360:	mov	r0, #4
   26364:	str	r9, [sp, #36]	; 0x24
   26368:	str	r9, [sp, #32]
   2636c:	bl	2c294 <ftello64@plt+0x1aa08>
   26370:	cmp	r0, #0
   26374:	str	r0, [sp, #40]	; 0x28
   26378:	beq	26434 <ftello64@plt+0x14ba8>
   2637c:	str	r4, [r0]
   26380:	cmp	r6, #0
   26384:	bne	26440 <ftello64@plt+0x14bb4>
   26388:	ldr	r1, [sp, #28]
   2638c:	sub	r0, fp, #32
   26390:	add	r2, sp, #32
   26394:	bl	266a0 <ftello64@plt+0x14e14>
   26398:	ldr	r4, [sp, #24]
   2639c:	ldr	r1, [r4, #100]	; 0x64
   263a0:	str	r0, [r1, r7, lsl #2]
   263a4:	ldr	r0, [sp, #40]	; 0x28
   263a8:	bl	15c2c <ftello64@plt+0x43a0>
   263ac:	ldr	r0, [r4, #100]	; 0x64
   263b0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   263b4:	ldr	r0, [r0, r7, lsl #2]
   263b8:	cmp	r1, #0
   263bc:	mov	r2, r1
   263c0:	movwne	r2, #1
   263c4:	clz	r0, r0
   263c8:	lsr	r0, r0, #5
   263cc:	ands	r0, r0, r2
   263d0:	ldr	r2, [sp, #20]
   263d4:	movne	r2, r1
   263d8:	str	r2, [sp, #20]
   263dc:	ldr	lr, [sp, #16]
   263e0:	cmp	r0, #0
   263e4:	cmpne	r0, #4
   263e8:	bne	26548 <ftello64@plt+0x14cbc>
   263ec:	ldrb	r1, [r8, #20]
   263f0:	add	r0, r8, #24
   263f4:	cmp	r1, #0
   263f8:	bne	260e4 <ftello64@plt+0x14858>
   263fc:	b	26558 <ftello64@plt+0x14ccc>
   26400:	mov	r0, #0
   26404:	mov	r6, #12
   26408:	str	r0, [sp, #32]
   2640c:	str	r0, [sp, #36]	; 0x24
   26410:	b	261c8 <ftello64@plt+0x1493c>
   26414:	mov	r0, #0
   26418:	mov	r1, #12
   2641c:	str	r0, [sp, #32]
   26420:	str	r0, [sp, #36]	; 0x24
   26424:	mov	r0, #12
   26428:	str	r1, [fp, #-32]	; 0xffffffe0
   2642c:	str	r0, [sp, #20]
   26430:	b	26460 <ftello64@plt+0x14bd4>
   26434:	mov	r0, #0
   26438:	str	r0, [sp, #32]
   2643c:	str	r0, [sp, #36]	; 0x24
   26440:	clz	r0, r6
   26444:	lsr	r4, r0, #5
   26448:	ldr	r0, [sp, #40]	; 0x28
   2644c:	bl	15c2c <ftello64@plt+0x43a0>
   26450:	cmp	r4, #0
   26454:	movwne	r6, #12
   26458:	str	r6, [sp, #20]
   2645c:	str	r6, [fp, #-32]	; 0xffffffe0
   26460:	mov	r0, #1
   26464:	b	263dc <ftello64@plt+0x14b50>
   26468:	mov	r0, #0
   2646c:	mov	r6, #12
   26470:	str	r0, [sp, #32]
   26474:	str	r0, [sp, #36]	; 0x24
   26478:	b	2635c <ftello64@plt+0x14ad0>
   2647c:	cmp	r1, r0
   26480:	bne	264ac <ftello64@plt+0x14c20>
   26484:	lsl	r0, r1, #1
   26488:	lsl	r1, r1, #3
   2648c:	str	r0, [sp, #32]
   26490:	mov	r0, r5
   26494:	bl	2c2c4 <ftello64@plt+0x1aa38>
   26498:	cmp	r0, #0
   2649c:	beq	26540 <ftello64@plt+0x14cb4>
   264a0:	str	r0, [sp, #40]	; 0x28
   264a4:	mov	r5, r0
   264a8:	ldr	r0, [sp, #36]	; 0x24
   264ac:	ldr	r1, [r5]
   264b0:	cmp	r1, r4
   264b4:	ble	264ec <ftello64@plt+0x14c60>
   264b8:	cmp	r0, #1
   264bc:	blt	2651c <ftello64@plt+0x14c90>
   264c0:	add	r1, r5, r0, lsl #2
   264c4:	add	r0, r0, #1
   264c8:	mov	r2, r1
   264cc:	ldr	r3, [r2, #-4]!
   264d0:	sub	r0, r0, #1
   264d4:	cmp	r0, #1
   264d8:	str	r3, [r1]
   264dc:	mov	r1, r2
   264e0:	bgt	264cc <ftello64@plt+0x14c40>
   264e4:	sub	r0, r0, #1
   264e8:	b	2651c <ftello64@plt+0x14c90>
   264ec:	add	r1, r5, r0, lsl #2
   264f0:	ldr	r2, [r1, #-4]
   264f4:	cmp	r2, r4
   264f8:	ble	2651c <ftello64@plt+0x14c90>
   264fc:	sub	r0, r0, #2
   26500:	str	r2, [r1]
   26504:	sub	r0, r0, #1
   26508:	ldr	r2, [r1, #-8]
   2650c:	sub	r1, r1, #4
   26510:	cmp	r2, r4
   26514:	bgt	26500 <ftello64@plt+0x14c74>
   26518:	add	r0, r0, #2
   2651c:	str	r4, [r5, r0, lsl #2]
   26520:	ldr	r7, [sp, #4]
   26524:	mov	r6, #0
   26528:	ldr	r0, [sp, #36]	; 0x24
   2652c:	add	r0, r0, #1
   26530:	str	r0, [sp, #36]	; 0x24
   26534:	cmp	r6, #0
   26538:	beq	26388 <ftello64@plt+0x14afc>
   2653c:	b	26440 <ftello64@plt+0x14bb4>
   26540:	mov	r6, #0
   26544:	b	26440 <ftello64@plt+0x14bb4>
   26548:	cmp	r0, #2
   2654c:	beq	260d4 <ftello64@plt+0x14848>
   26550:	ldr	r8, [sp, #20]
   26554:	b	2655c <ftello64@plt+0x14cd0>
   26558:	mov	r8, #0
   2655c:	mov	r0, r8
   26560:	sub	sp, fp, #28
   26564:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26568:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2656c:	add	fp, sp, #28
   26570:	sub	sp, sp, #4
   26574:	ldr	r4, [fp, #8]
   26578:	mov	r9, r3
   2657c:	mov	r7, r2
   26580:	mov	r8, r1
   26584:	mov	sl, r0
   26588:	mov	r5, #1
   2658c:	b	2659c <ftello64@plt+0x14d10>
   26590:	add	r0, r0, r7, lsl #2
   26594:	ldr	r0, [r0, #8]
   26598:	ldr	r7, [r0]
   2659c:	ldr	r0, [r8, #4]
   265a0:	cmp	r0, #1
   265a4:	blt	265ec <ftello64@plt+0x14d60>
   265a8:	subs	r2, r0, #1
   265ac:	ldr	r0, [r8, #8]
   265b0:	mov	ip, r4
   265b4:	mov	r1, #0
   265b8:	beq	265dc <ftello64@plt+0x14d50>
   265bc:	add	r3, r1, r2
   265c0:	lsr	r6, r3, #1
   265c4:	ldr	r4, [r0, r6, lsl #2]
   265c8:	cmp	r4, r7
   265cc:	movge	r2, r6
   265d0:	addlt	r1, r5, r3, lsr #1
   265d4:	cmp	r1, r2
   265d8:	bcc	265bc <ftello64@plt+0x14d30>
   265dc:	ldr	r0, [r0, r1, lsl #2]
   265e0:	mov	r4, ip
   265e4:	cmp	r0, r7
   265e8:	beq	26688 <ftello64@plt+0x14dfc>
   265ec:	ldr	r0, [sl]
   265f0:	add	r1, r0, r7, lsl #3
   265f4:	ldrb	r1, [r1, #4]
   265f8:	cmp	r1, r4
   265fc:	ldreq	r0, [r0, r7, lsl #3]
   26600:	cmpeq	r0, r9
   26604:	beq	2666c <ftello64@plt+0x14de0>
   26608:	mov	r0, r8
   2660c:	mov	r1, r7
   26610:	bl	230a0 <ftello64@plt+0x11814>
   26614:	cmp	r0, #0
   26618:	beq	26694 <ftello64@plt+0x14e08>
   2661c:	ldr	r0, [sl, #20]
   26620:	add	r7, r7, r7, lsl #1
   26624:	add	r1, r0, r7, lsl #2
   26628:	ldr	r2, [r1, #4]
   2662c:	cmp	r2, #2
   26630:	beq	26640 <ftello64@plt+0x14db4>
   26634:	cmp	r2, #0
   26638:	bne	26590 <ftello64@plt+0x14d04>
   2663c:	b	26688 <ftello64@plt+0x14dfc>
   26640:	ldr	r0, [r1, #8]
   26644:	mov	r1, r8
   26648:	mov	r3, r9
   2664c:	ldr	r2, [r0, #4]
   26650:	mov	r0, sl
   26654:	str	r4, [sp]
   26658:	bl	26568 <ftello64@plt+0x14cdc>
   2665c:	cmp	r0, #0
   26660:	bne	2668c <ftello64@plt+0x14e00>
   26664:	ldr	r0, [sl, #20]
   26668:	b	26590 <ftello64@plt+0x14d04>
   2666c:	cmp	r4, #9
   26670:	bne	26688 <ftello64@plt+0x14dfc>
   26674:	mov	r0, r8
   26678:	mov	r1, r7
   2667c:	bl	230a0 <ftello64@plt+0x11814>
   26680:	cmp	r0, #0
   26684:	beq	26694 <ftello64@plt+0x14e08>
   26688:	mov	r0, #0
   2668c:	sub	sp, fp, #28
   26690:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26694:	mov	r0, #12
   26698:	sub	sp, fp, #28
   2669c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   266a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   266a4:	add	fp, sp, #28
   266a8:	sub	sp, sp, #4
   266ac:	ldr	sl, [r2, #4]
   266b0:	cmp	sl, #0
   266b4:	beq	268f0 <ftello64@plt+0x15064>
   266b8:	mov	r7, r2
   266bc:	mov	r9, r1
   266c0:	cmp	sl, #1
   266c4:	mov	r6, sl
   266c8:	blt	2673c <ftello64@plt+0x14eb0>
   266cc:	ldr	r5, [r7, #8]
   266d0:	mov	r2, #0
   266d4:	cmp	sl, #4
   266d8:	mov	r6, sl
   266dc:	bcc	26724 <ftello64@plt+0x14e98>
   266e0:	mov	r1, #0
   266e4:	bic	r2, sl, #3
   266e8:	vdup.32	q8, r1
   266ec:	mov	r3, r2
   266f0:	mov	r1, r5
   266f4:	vmov.32	d16[0], sl
   266f8:	vld1.32	{d18-d19}, [r1]!
   266fc:	subs	r3, r3, #4
   26700:	vadd.i32	q8, q9, q8
   26704:	bne	266f8 <ftello64@plt+0x14e6c>
   26708:	vext.8	q9, q8, q8, #8
   2670c:	cmp	sl, r2
   26710:	vadd.i32	q8, q8, q9
   26714:	vdup.32	q9, d16[1]
   26718:	vadd.i32	q8, q8, q9
   2671c:	vmov.32	r6, d16[0]
   26720:	beq	2673c <ftello64@plt+0x14eb0>
   26724:	add	r1, r5, r2, lsl #2
   26728:	sub	r2, sl, r2
   2672c:	ldr	r3, [r1], #4
   26730:	subs	r2, r2, #1
   26734:	add	r6, r3, r6
   26738:	bne	2672c <ftello64@plt+0x14ea0>
   2673c:	ldr	r1, [r9, #68]	; 0x44
   26740:	ldr	r2, [r9, #32]
   26744:	str	r0, [sp]
   26748:	and	r1, r1, r6
   2674c:	add	r3, r1, r1, lsl #1
   26750:	ldr	r1, [r2, r3, lsl #2]
   26754:	cmp	r1, #1
   26758:	blt	267cc <ftello64@plt+0x14f40>
   2675c:	add	r2, r2, r3, lsl #2
   26760:	sub	ip, sl, #1
   26764:	mov	r5, #0
   26768:	ldr	lr, [r2, #8]
   2676c:	b	267a0 <ftello64@plt+0x14f14>
   26770:	mov	r3, ip
   26774:	add	r2, r3, #1
   26778:	cmp	r2, #1
   2677c:	blt	268e4 <ftello64@plt+0x15058>
   26780:	ldr	r2, [r7, #8]
   26784:	ldr	r0, [r4, #12]
   26788:	ldr	r2, [r2, r3, lsl #2]
   2678c:	ldr	r0, [r0, r3, lsl #2]
   26790:	sub	r3, r3, #1
   26794:	cmp	r0, r2
   26798:	beq	26774 <ftello64@plt+0x14ee8>
   2679c:	b	267c0 <ftello64@plt+0x14f34>
   267a0:	cmp	r7, #0
   267a4:	beq	267c0 <ftello64@plt+0x14f34>
   267a8:	ldr	r4, [lr, r5, lsl #2]
   267ac:	ldr	r3, [r4]
   267b0:	cmp	r6, r3
   267b4:	ldreq	r3, [r4, #8]
   267b8:	cmpeq	r3, sl
   267bc:	beq	26770 <ftello64@plt+0x14ee4>
   267c0:	add	r5, r5, #1
   267c4:	cmp	r5, r1
   267c8:	blt	267a0 <ftello64@plt+0x14f14>
   267cc:	mov	r0, #56	; 0x38
   267d0:	mov	r1, #1
   267d4:	bl	2c240 <ftello64@plt+0x1a9b4>
   267d8:	cmp	r0, #0
   267dc:	beq	2691c <ftello64@plt+0x15090>
   267e0:	mov	r4, r0
   267e4:	ldr	r0, [r7, #4]
   267e8:	add	sl, r4, #4
   267ec:	cmp	r0, #1
   267f0:	str	r0, [r4, #8]
   267f4:	blt	268b8 <ftello64@plt+0x1502c>
   267f8:	str	r0, [r4, #4]
   267fc:	lsl	r0, r0, #2
   26800:	bl	2c294 <ftello64@plt+0x1aa08>
   26804:	cmp	r0, #0
   26808:	str	r0, [r4, #12]
   2680c:	beq	26908 <ftello64@plt+0x1507c>
   26810:	ldmib	r7, {r5, r7}
   26814:	lsl	r2, r5, #2
   26818:	mov	r1, r7
   2681c:	bl	11580 <memcpy@plt>
   26820:	cmp	r5, #1
   26824:	str	sl, [r4, #40]	; 0x28
   26828:	blt	268cc <ftello64@plt+0x15040>
   2682c:	ldr	sl, [r9]
   26830:	movw	ip, #65280	; 0xff00
   26834:	mov	lr, #32
   26838:	movt	ip, #3
   2683c:	add	r2, ip, #255	; 0xff
   26840:	ldr	r0, [r7]
   26844:	add	r1, sl, r0, lsl #3
   26848:	ldr	r0, [r1, #4]!
   2684c:	and	r3, r0, r2
   26850:	cmp	r3, #1
   26854:	beq	268a8 <ftello64@plt+0x1501c>
   26858:	ldrb	r8, [r4, #52]	; 0x34
   2685c:	and	r3, lr, r0, lsr #15
   26860:	uxtb	r0, r0
   26864:	cmp	r0, #12
   26868:	orr	r3, r8, r3
   2686c:	strb	r3, [r4, #52]	; 0x34
   26870:	beq	268a0 <ftello64@plt+0x15014>
   26874:	cmp	r0, #4
   26878:	beq	2688c <ftello64@plt+0x15000>
   2687c:	cmp	r0, #2
   26880:	bne	26894 <ftello64@plt+0x15008>
   26884:	orr	r0, r3, #16
   26888:	b	268a4 <ftello64@plt+0x15018>
   2688c:	orr	r0, r3, #64	; 0x40
   26890:	b	268a4 <ftello64@plt+0x15018>
   26894:	ldr	r0, [r1]
   26898:	tst	r0, ip
   2689c:	beq	268a8 <ftello64@plt+0x1501c>
   268a0:	orr	r0, r3, #128	; 0x80
   268a4:	strb	r0, [r4, #52]	; 0x34
   268a8:	add	r7, r7, #4
   268ac:	subs	r5, r5, #1
   268b0:	bne	26840 <ftello64@plt+0x14fb4>
   268b4:	b	268cc <ftello64@plt+0x15040>
   268b8:	mov	r0, #0
   268bc:	str	r0, [sl]
   268c0:	str	r0, [sl, #4]
   268c4:	str	r0, [sl, #8]
   268c8:	str	sl, [r4, #40]	; 0x28
   268cc:	mov	r0, r9
   268d0:	mov	r1, r4
   268d4:	mov	r2, r6
   268d8:	bl	23620 <ftello64@plt+0x11d94>
   268dc:	cmp	r0, #0
   268e0:	bne	268fc <ftello64@plt+0x15070>
   268e4:	mov	r0, r4
   268e8:	sub	sp, fp, #28
   268ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   268f0:	mov	r4, #0
   268f4:	str	r4, [r0]
   268f8:	b	268e4 <ftello64@plt+0x15058>
   268fc:	mov	r0, r4
   26900:	bl	1d63c <ftello64@plt+0xbdb0>
   26904:	b	2691c <ftello64@plt+0x15090>
   26908:	mov	r0, #0
   2690c:	str	r0, [r4, #4]
   26910:	str	r0, [r4, #8]
   26914:	mov	r0, r4
   26918:	bl	15c2c <ftello64@plt+0x43a0>
   2691c:	ldr	r1, [sp]
   26920:	mov	r0, #12
   26924:	mov	r4, #0
   26928:	str	r0, [r1]
   2692c:	b	268e4 <ftello64@plt+0x15058>
   26930:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   26934:	add	fp, sp, #24
   26938:	ldr	lr, [r0]
   2693c:	add	r7, lr, r1, lsl #3
   26940:	ldrb	r9, [r7, #4]
   26944:	cmp	r9, #7
   26948:	beq	26b14 <ftello64@plt+0x15288>
   2694c:	ldr	ip, [r2, #80]	; 0x50
   26950:	mov	r6, #1
   26954:	cmp	ip, #1
   26958:	beq	26994 <ftello64@plt+0x15108>
   2695c:	ldr	r5, [r2, #28]
   26960:	add	r7, r3, #1
   26964:	cmp	r7, r5
   26968:	bge	26994 <ftello64@plt+0x15108>
   2696c:	ldr	r6, [r2, #8]
   26970:	add	r7, r6, r3, lsl #2
   26974:	mov	r6, #1
   26978:	ldr	r4, [r7, r6, lsl #2]
   2697c:	cmn	r4, #1
   26980:	bne	26994 <ftello64@plt+0x15108>
   26984:	add	r6, r6, #1
   26988:	add	r4, r3, r6
   2698c:	cmp	r4, r5
   26990:	blt	26978 <ftello64@plt+0x150ec>
   26994:	mov	r8, #0
   26998:	cmp	r9, #5
   2699c:	bne	269e4 <ftello64@plt+0x15158>
   269a0:	cmp	r6, #2
   269a4:	blt	26b04 <ftello64@plt+0x15278>
   269a8:	ldr	r0, [r0, #128]	; 0x80
   269ac:	tst	r0, #64	; 0x40
   269b0:	bne	269c4 <ftello64@plt+0x15138>
   269b4:	ldr	r1, [r2, #4]
   269b8:	ldrb	r1, [r1, r3]
   269bc:	cmp	r1, #10
   269c0:	beq	26b04 <ftello64@plt+0x15278>
   269c4:	tst	r0, #128	; 0x80
   269c8:	beq	26b00 <ftello64@plt+0x15274>
   269cc:	ldr	r0, [r2, #4]
   269d0:	ldrb	r0, [r0, r3]
   269d4:	cmp	r0, #0
   269d8:	movne	r8, r6
   269dc:	mov	r0, r8
   269e0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   269e4:	cmp	r9, #6
   269e8:	bne	26b04 <ftello64@plt+0x15278>
   269ec:	cmp	r6, #2
   269f0:	blt	26b04 <ftello64@plt+0x15278>
   269f4:	ldr	r7, [lr, r1, lsl #3]
   269f8:	ldr	r0, [r7, #32]
   269fc:	cmp	r0, #0
   26a00:	bne	26a1c <ftello64@plt+0x15190>
   26a04:	ldr	r1, [r7, #36]	; 0x24
   26a08:	cmp	r1, #0
   26a0c:	bne	26a1c <ftello64@plt+0x15190>
   26a10:	ldr	r1, [r7, #20]
   26a14:	cmp	r1, #0
   26a18:	beq	26b0c <ftello64@plt+0x15280>
   26a1c:	cmp	ip, #1
   26a20:	bne	26a30 <ftello64@plt+0x151a4>
   26a24:	ldr	r1, [r2, #4]
   26a28:	ldrb	r5, [r1, r3]
   26a2c:	b	26a38 <ftello64@plt+0x151ac>
   26a30:	ldr	r1, [r2, #8]
   26a34:	ldr	r5, [r1, r3, lsl #2]
   26a38:	ldr	r1, [r7, #20]
   26a3c:	cmp	r1, #1
   26a40:	blt	26a64 <ftello64@plt+0x151d8>
   26a44:	ldr	r2, [r7]
   26a48:	mov	r3, #0
   26a4c:	ldr	r4, [r2, r3, lsl #2]
   26a50:	cmp	r5, r4
   26a54:	beq	26ae0 <ftello64@plt+0x15254>
   26a58:	add	r3, r3, #1
   26a5c:	cmp	r3, r1
   26a60:	blt	26a4c <ftello64@plt+0x151c0>
   26a64:	ldr	r1, [r7, #36]	; 0x24
   26a68:	cmp	r1, #1
   26a6c:	blt	26aa0 <ftello64@plt+0x15214>
   26a70:	mov	r4, #0
   26a74:	ldr	r0, [r7, #12]
   26a78:	ldr	r1, [r0, r4, lsl #2]
   26a7c:	mov	r0, r5
   26a80:	bl	114fc <iswctype@plt>
   26a84:	cmp	r0, #0
   26a88:	bne	26ae0 <ftello64@plt+0x15254>
   26a8c:	ldr	r0, [r7, #36]	; 0x24
   26a90:	add	r4, r4, #1
   26a94:	cmp	r4, r0
   26a98:	blt	26a74 <ftello64@plt+0x151e8>
   26a9c:	ldr	r0, [r7, #32]
   26aa0:	cmp	r0, #1
   26aa4:	blt	26ad8 <ftello64@plt+0x1524c>
   26aa8:	ldr	r1, [r7, #4]
   26aac:	mov	r2, #0
   26ab0:	ldr	r3, [r1, r2, lsl #2]
   26ab4:	cmp	r3, r5
   26ab8:	bhi	26acc <ftello64@plt+0x15240>
   26abc:	ldr	r3, [r7, #8]
   26ac0:	ldr	r3, [r3, r2, lsl #2]
   26ac4:	cmp	r5, r3
   26ac8:	bls	26ae0 <ftello64@plt+0x15254>
   26acc:	add	r2, r2, #1
   26ad0:	cmp	r2, r0
   26ad4:	blt	26ab0 <ftello64@plt+0x15224>
   26ad8:	mov	r0, #0
   26adc:	b	26ae4 <ftello64@plt+0x15258>
   26ae0:	mov	r0, r6
   26ae4:	ldrb	r1, [r7, #16]
   26ae8:	tst	r1, #1
   26aec:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   26af0:	cmp	r0, #0
   26af4:	bgt	26b04 <ftello64@plt+0x15278>
   26af8:	cmp	r6, #1
   26afc:	movle	r6, #1
   26b00:	mov	r8, r6
   26b04:	mov	r0, r8
   26b08:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26b0c:	mov	r5, #0
   26b10:	b	26a38 <ftello64@plt+0x151ac>
   26b14:	ldr	r0, [r2, #4]
   26b18:	mov	r8, #0
   26b1c:	ldrb	r6, [r0, r3]
   26b20:	cmp	r6, #194	; 0xc2
   26b24:	bcc	26b04 <ftello64@plt+0x15278>
   26b28:	ldr	r1, [r2, #48]	; 0x30
   26b2c:	add	r2, r3, #2
   26b30:	cmp	r2, r1
   26b34:	bgt	26b04 <ftello64@plt+0x15278>
   26b38:	add	r0, r0, r3
   26b3c:	cmp	r6, #223	; 0xdf
   26b40:	ldrb	r7, [r0, #1]
   26b44:	bhi	26b68 <ftello64@plt+0x152dc>
   26b48:	mov	r8, #2
   26b4c:	cmp	r7, #191	; 0xbf
   26b50:	sxtb	r0, r7
   26b54:	movwhi	r8, #0
   26b58:	cmn	r0, #1
   26b5c:	movwgt	r8, #0
   26b60:	mov	r0, r8
   26b64:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26b68:	cmp	r6, #239	; 0xef
   26b6c:	bhi	26b88 <ftello64@plt+0x152fc>
   26b70:	mov	r2, #3
   26b74:	cmp	r6, #224	; 0xe0
   26b78:	bne	26be4 <ftello64@plt+0x15358>
   26b7c:	cmp	r7, #160	; 0xa0
   26b80:	bcc	26b04 <ftello64@plt+0x15278>
   26b84:	b	26be4 <ftello64@plt+0x15358>
   26b88:	cmp	r6, #247	; 0xf7
   26b8c:	bhi	26ba8 <ftello64@plt+0x1531c>
   26b90:	mov	r2, #4
   26b94:	cmp	r6, #240	; 0xf0
   26b98:	bne	26be4 <ftello64@plt+0x15358>
   26b9c:	cmp	r7, #144	; 0x90
   26ba0:	bcc	26b04 <ftello64@plt+0x15278>
   26ba4:	b	26be4 <ftello64@plt+0x15358>
   26ba8:	cmp	r6, #251	; 0xfb
   26bac:	bhi	26bc8 <ftello64@plt+0x1533c>
   26bb0:	mov	r2, #5
   26bb4:	cmp	r6, #248	; 0xf8
   26bb8:	bne	26be4 <ftello64@plt+0x15358>
   26bbc:	cmp	r7, #136	; 0x88
   26bc0:	bcc	26b04 <ftello64@plt+0x15278>
   26bc4:	b	26be4 <ftello64@plt+0x15358>
   26bc8:	cmp	r6, #253	; 0xfd
   26bcc:	bhi	26b04 <ftello64@plt+0x15278>
   26bd0:	mov	r2, #6
   26bd4:	cmp	r6, #252	; 0xfc
   26bd8:	bne	26be4 <ftello64@plt+0x15358>
   26bdc:	cmp	r7, #132	; 0x84
   26be0:	bcc	26b04 <ftello64@plt+0x15278>
   26be4:	add	r3, r2, r3
   26be8:	cmp	r3, r1
   26bec:	bgt	26b04 <ftello64@plt+0x15278>
   26bf0:	mov	r1, #1
   26bf4:	b	26c08 <ftello64@plt+0x1537c>
   26bf8:	add	r1, r1, #1
   26bfc:	cmp	r1, r2
   26c00:	movcs	r0, r2
   26c04:	popcs	{r4, r5, r6, r7, r8, r9, fp, pc}
   26c08:	ldrb	r3, [r0, r1]
   26c0c:	sxtb	r7, r3
   26c10:	cmn	r7, #1
   26c14:	bgt	26b04 <ftello64@plt+0x15278>
   26c18:	cmp	r3, #191	; 0xbf
   26c1c:	bls	26bf8 <ftello64@plt+0x1536c>
   26c20:	b	26b04 <ftello64@plt+0x15278>
   26c24:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   26c28:	add	fp, sp, #24
   26c2c:	ldr	r4, [r1, #4]
   26c30:	mov	r6, r0
   26c34:	mvn	r0, #0
   26c38:	mov	r8, #0
   26c3c:	uxtab	r3, r0, r4
   26c40:	cmp	r3, #6
   26c44:	bhi	26de0 <ftello64@plt+0x15554>
   26c48:	ldr	r0, [r6, #4]
   26c4c:	mov	r9, r1
   26c50:	ldrb	r1, [r0, r2]
   26c54:	add	r7, pc, #4
   26c58:	sxtb	r0, r1
   26c5c:	ldr	pc, [r7, r3, lsl #2]
   26c60:	andeq	r6, r2, ip, ror ip
   26c64:	andeq	r6, r2, r0, ror #27
   26c68:	muleq	r2, r0, ip
   26c6c:	andeq	r6, r2, r0, ror #27
   26c70:			; <UNDEFINED> instruction: 0x00026cb8
   26c74:	andeq	r6, r2, r0, ror #27
   26c78:			; <UNDEFINED> instruction: 0x00026cb0
   26c7c:	ldrb	r3, [r9]
   26c80:	uxtb	r7, r0
   26c84:	cmp	r3, r7
   26c88:	beq	26cec <ftello64@plt+0x15460>
   26c8c:	b	26de0 <ftello64@plt+0x15554>
   26c90:	ldr	r3, [r9]
   26c94:	ubfx	r7, r1, #5, #3
   26c98:	mov	r5, #1
   26c9c:	ldr	r3, [r3, r7, lsl #2]
   26ca0:	and	r7, r1, #31
   26ca4:	tst	r3, r5, lsl r7
   26ca8:	bne	26cec <ftello64@plt+0x15460>
   26cac:	b	26de0 <ftello64@plt+0x15554>
   26cb0:	cmp	r0, #0
   26cb4:	blt	26de0 <ftello64@plt+0x15554>
   26cb8:	cmp	r1, #0
   26cbc:	beq	26cdc <ftello64@plt+0x15450>
   26cc0:	cmp	r1, #10
   26cc4:	bne	26cec <ftello64@plt+0x15460>
   26cc8:	ldr	r3, [r6, #84]	; 0x54
   26ccc:	ldrb	r3, [r3, #128]	; 0x80
   26cd0:	tst	r3, #64	; 0x40
   26cd4:	beq	26de0 <ftello64@plt+0x15554>
   26cd8:	b	26cec <ftello64@plt+0x15460>
   26cdc:	ldr	r3, [r6, #84]	; 0x54
   26ce0:	ldrb	r3, [r3, #128]	; 0x80
   26ce4:	tst	r3, #128	; 0x80
   26ce8:	bne	26de0 <ftello64@plt+0x15554>
   26cec:	movw	r3, #65280	; 0xff00
   26cf0:	movt	r3, #3
   26cf4:	tst	r4, r3
   26cf8:	beq	26d44 <ftello64@plt+0x154b8>
   26cfc:	cmn	r2, #1
   26d00:	ble	26d3c <ftello64@plt+0x154b0>
   26d04:	ldr	r3, [r6, #48]	; 0x30
   26d08:	cmp	r3, r2
   26d0c:	beq	26e00 <ftello64@plt+0x15574>
   26d10:	ldr	r3, [r6, #80]	; 0x50
   26d14:	cmp	r3, #2
   26d18:	blt	26d50 <ftello64@plt+0x154c4>
   26d1c:	ldr	r0, [r6, #8]
   26d20:	ldr	r7, [r0, r2, lsl #2]
   26d24:	cmn	r7, #1
   26d28:	bne	26d80 <ftello64@plt+0x154f4>
   26d2c:	sub	r1, r2, #1
   26d30:	cmp	r2, #0
   26d34:	mov	r2, r1
   26d38:	bgt	26d20 <ftello64@plt+0x15494>
   26d3c:	ldr	r1, [r6, #60]	; 0x3c
   26d40:	b	26da4 <ftello64@plt+0x15518>
   26d44:	mov	r8, #1
   26d48:	mov	r0, r8
   26d4c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26d50:	ldr	r2, [r6, #68]	; 0x44
   26d54:	ubfx	r3, r1, #5, #3
   26d58:	and	r7, r1, #31
   26d5c:	mov	r1, #1
   26d60:	ldr	r3, [r2, r3, lsl #2]
   26d64:	mov	r2, #0
   26d68:	tst	r3, r1, lsl r7
   26d6c:	bne	26dbc <ftello64@plt+0x15530>
   26d70:	mov	r1, #0
   26d74:	cmp	r0, #10
   26d78:	beq	26d98 <ftello64@plt+0x1550c>
   26d7c:	b	26da4 <ftello64@plt+0x15518>
   26d80:	ldrb	r0, [r6, #78]	; 0x4e
   26d84:	cmp	r0, #0
   26d88:	bne	26e10 <ftello64@plt+0x15584>
   26d8c:	mov	r1, #0
   26d90:	cmp	r7, #10
   26d94:	bne	26da4 <ftello64@plt+0x15518>
   26d98:	ldrb	r1, [r6, #77]	; 0x4d
   26d9c:	cmp	r1, #0
   26da0:	movwne	r1, #2
   26da4:	and	r0, r1, #1
   26da8:	tst	r4, #1024	; 0x400
   26dac:	eor	r2, r0, #1
   26db0:	beq	26dbc <ftello64@plt+0x15530>
   26db4:	cmp	r0, #0
   26db8:	beq	26de0 <ftello64@plt+0x15554>
   26dbc:	ldr	r0, [r9, #4]
   26dc0:	cmp	r2, #0
   26dc4:	bne	26dd0 <ftello64@plt+0x15544>
   26dc8:	ands	r2, r0, #2048	; 0x800
   26dcc:	bne	26de0 <ftello64@plt+0x15554>
   26dd0:	tst	r1, #2
   26dd4:	bne	26de8 <ftello64@plt+0x1555c>
   26dd8:	ands	r2, r0, #8192	; 0x2000
   26ddc:	beq	26de8 <ftello64@plt+0x1555c>
   26de0:	mov	r0, r8
   26de4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26de8:	and	r0, r0, #32768	; 0x8000
   26dec:	mov	r2, #1
   26df0:	and	r1, r1, #8
   26df4:	eor	r0, r2, r0, lsr #15
   26df8:	orr	r0, r0, r1, lsr #3
   26dfc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   26e00:	ldr	r0, [r6, #88]	; 0x58
   26e04:	and	r0, r0, #2
   26e08:	eor	r1, r0, #10
   26e0c:	b	26da4 <ftello64@plt+0x15518>
   26e10:	mov	r0, r7
   26e14:	bl	1173c <iswalnum@plt>
   26e18:	mov	r1, #1
   26e1c:	mov	r2, #0
   26e20:	cmp	r7, #95	; 0x5f
   26e24:	beq	26dbc <ftello64@plt+0x15530>
   26e28:	cmp	r0, #0
   26e2c:	beq	26d8c <ftello64@plt+0x15500>
   26e30:	b	26dbc <ftello64@plt+0x15530>
   26e34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26e38:	add	fp, sp, #28
   26e3c:	sub	sp, sp, #4
   26e40:	vpush	{d8-d9}
   26e44:	sub	sp, sp, #2256	; 0x8d0
   26e48:	sub	sp, sp, #12288	; 0x3000
   26e4c:	mov	r6, #0
   26e50:	sub	lr, fp, #1024	; 0x400
   26e54:	mov	r8, r1
   26e58:	str	r0, [sp, #148]	; 0x94
   26e5c:	vmov.i32	q4, #0	; 0x00000000
   26e60:	str	r6, [r1, #44]	; 0x2c
   26e64:	str	r6, [r1, #48]	; 0x30
   26e68:	sub	r1, lr, #56	; 0x38
   26e6c:	mov	r0, r1
   26e70:	vst1.64	{d8-d9}, [r0]!
   26e74:	vst1.64	{d8-d9}, [r0]
   26e78:	ldr	r0, [r8, #8]
   26e7c:	cmp	r0, #1
   26e80:	blt	27df0 <ftello64@plt+0x16564>
   26e84:	ldr	r2, [sp, #148]	; 0x94
   26e88:	mov	r7, #0
   26e8c:	mov	r6, #0
   26e90:	str	r8, [sp, #24]
   26e94:	add	r0, r2, #112	; 0x70
   26e98:	str	r0, [sp, #4]
   26e9c:	add	r0, r2, #96	; 0x60
   26ea0:	str	r0, [sp]
   26ea4:	add	r0, r1, #16
   26ea8:	str	r0, [sp, #8]
   26eac:	ldr	r0, [r8, #12]
   26eb0:	ldr	r1, [sp, #148]	; 0x94
   26eb4:	ldr	r0, [r0, r7, lsl #2]
   26eb8:	ldr	r2, [r1]
   26ebc:	add	r9, r2, r0, lsl #3
   26ec0:	ldr	r1, [r9, #4]!
   26ec4:	uxtb	r3, r1
   26ec8:	cmp	r3, #1
   26ecc:	str	r3, [sp, #92]	; 0x5c
   26ed0:	bne	26f14 <ftello64@plt+0x15688>
   26ed4:	str	r2, [sp, #16]
   26ed8:	ldrb	r2, [r2, r0, lsl #3]
   26edc:	sub	lr, fp, #1024	; 0x400
   26ee0:	str	r0, [sp, #20]
   26ee4:	mov	r0, r7
   26ee8:	mov	r4, #1
   26eec:	sub	r7, lr, #56	; 0x38
   26ef0:	mov	r5, r7
   26ef4:	ubfx	r3, r2, #5, #3
   26ef8:	ldr	r8, [sp, #24]
   26efc:	and	r2, r2, #31
   26f00:	ldr	r7, [r7, r3, lsl #2]
   26f04:	orr	r2, r7, r4, lsl r2
   26f08:	mov	r7, r0
   26f0c:	str	r2, [r5, r3, lsl #2]
   26f10:	b	27070 <ftello64@plt+0x157e4>
   26f14:	cmp	r3, #7
   26f18:	beq	26f68 <ftello64@plt+0x156dc>
   26f1c:	cmp	r3, #5
   26f20:	beq	26fc0 <ftello64@plt+0x15734>
   26f24:	cmp	r3, #3
   26f28:	bne	277ec <ftello64@plt+0x15f60>
   26f2c:	str	r2, [sp, #16]
   26f30:	ldr	r2, [r2, r0, lsl #3]
   26f34:	sub	lr, fp, #1024	; 0x400
   26f38:	str	r0, [sp, #20]
   26f3c:	sub	r3, lr, #56	; 0x38
   26f40:	vld1.64	{d16-d17}, [r3]
   26f44:	vld1.32	{d18-d19}, [r2]!
   26f48:	vorr	q8, q8, q9
   26f4c:	vst1.64	{d16-d17}, [r3]
   26f50:	vld1.32	{d16-d17}, [r2]
   26f54:	ldr	r2, [sp, #8]
   26f58:	vld1.32	{d18-d19}, [r2]
   26f5c:	vorr	q8, q9, q8
   26f60:	vst1.32	{d16-d17}, [r2]
   26f64:	b	27070 <ftello64@plt+0x157e4>
   26f68:	str	r0, [sp, #20]
   26f6c:	ldr	r0, [sp, #148]	; 0x94
   26f70:	str	r2, [sp, #16]
   26f74:	mvn	r2, #0
   26f78:	str	r2, [fp, #-1068]	; 0xfffffbd4
   26f7c:	str	r2, [fp, #-1072]	; 0xfffffbd0
   26f80:	str	r2, [fp, #-1076]	; 0xfffffbcc
   26f84:	str	r2, [fp, #-1080]	; 0xfffffbc8
   26f88:	ldr	r3, [r0, #128]	; 0x80
   26f8c:	and	r2, r3, #128	; 0x80
   26f90:	ands	r3, r3, #64	; 0x40
   26f94:	beq	26fa0 <ftello64@plt+0x15714>
   26f98:	cmp	r2, #0
   26f9c:	beq	27070 <ftello64@plt+0x157e4>
   26fa0:	cmp	r3, #0
   26fa4:	mvn	r3, #1
   26fa8:	movweq	r3, #64510	; 0xfbfe
   26fac:	movteq	r3, #65535	; 0xffff
   26fb0:	cmp	r2, #0
   26fb4:	mvneq	r3, #1024	; 0x400
   26fb8:	str	r3, [fp, #-1080]	; 0xfffffbc8
   26fbc:	b	27070 <ftello64@plt+0x157e4>
   26fc0:	str	r2, [sp, #16]
   26fc4:	ldr	r2, [sp, #148]	; 0x94
   26fc8:	mov	r4, r7
   26fcc:	str	r0, [sp, #20]
   26fd0:	ldr	r2, [r2, #92]	; 0x5c
   26fd4:	cmp	r2, #2
   26fd8:	blt	27018 <ftello64@plt+0x1578c>
   26fdc:	ldr	r0, [sp, #148]	; 0x94
   26fe0:	sub	lr, fp, #1024	; 0x400
   26fe4:	sub	r3, lr, #56	; 0x38
   26fe8:	vld1.64	{d16-d17}, [r3]
   26fec:	ldr	r2, [r0, #60]	; 0x3c
   26ff0:	vld1.32	{d18-d19}, [r2]!
   26ff4:	vorr	q8, q8, q9
   26ff8:	vst1.64	{d16-d17}, [r3]
   26ffc:	vld1.32	{d18-d19}, [r2]
   27000:	ldr	r2, [sp, #8]
   27004:	vld1.32	{d20-d21}, [r2]
   27008:	vorr	q9, q10, q9
   2700c:	vst1.32	{d18-d19}, [r2]
   27010:	vmov.32	r2, d16[0]
   27014:	b	2703c <ftello64@plt+0x157b0>
   27018:	mvn	r2, #0
   2701c:	str	r2, [fp, #-1052]	; 0xfffffbe4
   27020:	str	r2, [fp, #-1056]	; 0xfffffbe0
   27024:	str	r2, [fp, #-1060]	; 0xfffffbdc
   27028:	str	r2, [fp, #-1064]	; 0xfffffbd8
   2702c:	str	r2, [fp, #-1068]	; 0xfffffbd4
   27030:	str	r2, [fp, #-1072]	; 0xfffffbd0
   27034:	str	r2, [fp, #-1076]	; 0xfffffbcc
   27038:	str	r2, [fp, #-1080]	; 0xfffffbc8
   2703c:	ldr	r0, [sp, #148]	; 0x94
   27040:	ldr	r8, [sp, #24]
   27044:	ldr	r3, [r0, #128]	; 0x80
   27048:	ands	r7, r3, #64	; 0x40
   2704c:	and	r3, r3, #128	; 0x80
   27050:	biceq	r2, r2, #1024	; 0x400
   27054:	mov	r7, r4
   27058:	beq	27064 <ftello64@plt+0x157d8>
   2705c:	cmp	r3, #0
   27060:	beq	27070 <ftello64@plt+0x157e4>
   27064:	cmp	r3, #0
   27068:	bicne	r2, r2, #1
   2706c:	str	r2, [fp, #-1080]	; 0xfffffbc8
   27070:	ldr	sl, [sp, #92]	; 0x5c
   27074:	movw	r2, #65280	; 0xff00
   27078:	movt	r2, #3
   2707c:	ands	r2, r1, r2
   27080:	beq	27330 <ftello64@plt+0x15aa4>
   27084:	tst	r1, #8192	; 0x2000
   27088:	beq	270b4 <ftello64@plt+0x15828>
   2708c:	ldr	r2, [fp, #-1080]	; 0xfffffbc8
   27090:	sub	lr, fp, #1024	; 0x400
   27094:	sub	r3, lr, #56	; 0x38
   27098:	vst1.64	{d8-d9}, [r3]!
   2709c:	vst1.64	{d8-d9}, [r3]
   270a0:	tst	r2, #1024	; 0x400
   270a4:	beq	277ec <ftello64@plt+0x15f60>
   270a8:	ldr	sl, [sp, #92]	; 0x5c
   270ac:	mov	r2, #1024	; 0x400
   270b0:	str	r2, [fp, #-1080]	; 0xfffffbc8
   270b4:	tst	r1, #32768	; 0x8000
   270b8:	bne	272b8 <ftello64@plt+0x15a2c>
   270bc:	tst	r1, #1024	; 0x400
   270c0:	beq	27240 <ftello64@plt+0x159b4>
   270c4:	cmp	sl, #1
   270c8:	ldrbeq	r2, [r9, #2]
   270cc:	tsteq	r2, #64	; 0x40
   270d0:	beq	272b8 <ftello64@plt+0x15a2c>
   270d4:	ldr	r0, [sp, #148]	; 0x94
   270d8:	ldr	r2, [r0, #92]	; 0x5c
   270dc:	cmp	r2, #1
   270e0:	ble	27170 <ftello64@plt+0x158e4>
   270e4:	ldr	r0, [sp, #148]	; 0x94
   270e8:	ldr	r3, [sp]
   270ec:	sub	lr, fp, #1024	; 0x400
   270f0:	ldr	r2, [r0, #60]	; 0x3c
   270f4:	vld1.32	{d16-d17}, [r3]
   270f8:	sub	r3, lr, #56	; 0x38
   270fc:	vld1.64	{d20-d21}, [r3]
   27100:	vld1.32	{d18-d19}, [r2]!
   27104:	vorn	q8, q8, q9
   27108:	vand	q8, q10, q8
   2710c:	vst1.64	{d16-d17}, [r3]
   27110:	vmov.32	r3, d16[1]
   27114:	vld1.32	{d18-d19}, [r2]
   27118:	ldr	r2, [sp, #4]
   2711c:	vld1.32	{d20-d21}, [r2]
   27120:	ldr	r2, [sp, #8]
   27124:	vld1.32	{d22-d23}, [r2]
   27128:	vorn	q9, q10, q9
   2712c:	vand	q9, q11, q9
   27130:	vst1.32	{d18-d19}, [r2]
   27134:	vmov.32	r2, d16[0]
   27138:	orr	r2, r3, r2
   2713c:	vmov.32	r3, d17[0]
   27140:	orr	r2, r2, r3
   27144:	vmov.32	r3, d17[1]
   27148:	orr	r2, r2, r3
   2714c:	vmov.32	r3, d18[0]
   27150:	orr	r2, r2, r3
   27154:	vmov.32	r3, d18[1]
   27158:	orr	r2, r2, r3
   2715c:	vmov.32	r3, d19[0]
   27160:	orr	r2, r2, r3
   27164:	vmov.32	r3, d19[1]
   27168:	orr	r2, r2, r3
   2716c:	b	27234 <ftello64@plt+0x159a8>
   27170:	ldr	r4, [sp, #148]	; 0x94
   27174:	str	r6, [sp, #144]	; 0x90
   27178:	ldr	r6, [fp, #-1072]	; 0xfffffbd0
   2717c:	ldr	r2, [fp, #-1068]	; 0xfffffbd4
   27180:	str	r7, [sp, #12]
   27184:	ldr	r5, [r4, #116]	; 0x74
   27188:	ldr	ip, [r4, #104]	; 0x68
   2718c:	ldr	r0, [r4, #108]	; 0x6c
   27190:	ldr	r3, [r4, #96]	; 0x60
   27194:	ldr	lr, [r4, #100]	; 0x64
   27198:	ldr	r8, [r4, #112]	; 0x70
   2719c:	ldr	sl, [r4, #124]	; 0x7c
   271a0:	str	r5, [sp, #136]	; 0x88
   271a4:	ldr	r5, [r4, #120]	; 0x78
   271a8:	ldr	r4, [fp, #-1080]	; 0xfffffbc8
   271ac:	and	r2, r2, r0
   271b0:	and	ip, r6, ip
   271b4:	ldr	r0, [sp, #136]	; 0x88
   271b8:	str	r5, [sp, #140]	; 0x8c
   271bc:	ldr	r5, [fp, #-1076]	; 0xfffffbcc
   271c0:	and	r7, r4, r3
   271c4:	str	r7, [fp, #-1080]	; 0xfffffbc8
   271c8:	and	lr, r5, lr
   271cc:	str	lr, [fp, #-1076]	; 0xfffffbcc
   271d0:	str	ip, [fp, #-1072]	; 0xfffffbd0
   271d4:	str	r2, [fp, #-1068]	; 0xfffffbd4
   271d8:	orr	r7, lr, r7
   271dc:	ldr	r6, [fp, #-1064]	; 0xfffffbd8
   271e0:	orr	r7, r7, ip
   271e4:	orr	r2, r7, r2
   271e8:	ldr	r7, [sp, #12]
   271ec:	and	r6, r6, r8
   271f0:	ldr	r8, [sp, #24]
   271f4:	str	r6, [fp, #-1064]	; 0xfffffbd8
   271f8:	orr	r2, r2, r6
   271fc:	ldr	r6, [sp, #144]	; 0x90
   27200:	ldr	r4, [fp, #-1060]	; 0xfffffbdc
   27204:	and	r4, r4, r0
   27208:	ldr	r0, [sp, #140]	; 0x8c
   2720c:	str	r4, [fp, #-1060]	; 0xfffffbdc
   27210:	orr	r2, r2, r4
   27214:	ldr	r3, [fp, #-1056]	; 0xfffffbe0
   27218:	and	r3, r3, r0
   2721c:	str	r3, [fp, #-1056]	; 0xfffffbe0
   27220:	orr	r2, r2, r3
   27224:	ldr	r5, [fp, #-1052]	; 0xfffffbe4
   27228:	and	r5, r5, sl
   2722c:	str	r5, [fp, #-1052]	; 0xfffffbe4
   27230:	orr	r2, r2, r5
   27234:	ldr	sl, [sp, #92]	; 0x5c
   27238:	cmp	r2, #0
   2723c:	beq	277ec <ftello64@plt+0x15f60>
   27240:	tst	r1, #2048	; 0x800
   27244:	beq	27330 <ftello64@plt+0x15aa4>
   27248:	cmp	sl, #1
   2724c:	bne	2725c <ftello64@plt+0x159d0>
   27250:	ldrb	r0, [r9, #2]
   27254:	tst	r0, #64	; 0x40
   27258:	bne	272b8 <ftello64@plt+0x15a2c>
   2725c:	ldr	r0, [sp, #148]	; 0x94
   27260:	sub	lr, fp, #1024	; 0x400
   27264:	sub	r1, lr, #56	; 0x38
   27268:	ldr	r0, [r0, #92]	; 0x5c
   2726c:	cmp	r0, #1
   27270:	ble	272c4 <ftello64@plt+0x15a38>
   27274:	ldr	r0, [sp, #148]	; 0x94
   27278:	ldr	r2, [sp]
   2727c:	vld1.64	{d20-d21}, [r1]
   27280:	ldr	r0, [r0, #60]	; 0x3c
   27284:	vld1.32	{d16-d17}, [r2]
   27288:	vld1.32	{d18-d19}, [r0]!
   2728c:	vand	q8, q9, q8
   27290:	vbic	q9, q10, q8
   27294:	vst1.64	{d18-d19}, [r1]
   27298:	ldr	r1, [sp, #4]
   2729c:	vld1.32	{d20-d21}, [r0]
   272a0:	ldr	r0, [sp, #8]
   272a4:	vld1.32	{d16-d17}, [r1]
   272a8:	vld1.32	{d22-d23}, [r0]
   272ac:	vand	q8, q10, q8
   272b0:	vbic	q8, q11, q8
   272b4:	b	272ec <ftello64@plt+0x15a60>
   272b8:	sub	lr, fp, #1024	; 0x400
   272bc:	sub	r0, lr, #56	; 0x38
   272c0:	b	277e4 <ftello64@plt+0x15f58>
   272c4:	ldr	r0, [sp]
   272c8:	vld1.64	{d18-d19}, [r1]
   272cc:	vld1.32	{d16-d17}, [r0]
   272d0:	ldr	r0, [sp, #4]
   272d4:	vbic	q9, q9, q8
   272d8:	vst1.64	{d18-d19}, [r1]
   272dc:	vld1.32	{d16-d17}, [r0]
   272e0:	ldr	r0, [sp, #8]
   272e4:	vld1.32	{d20-d21}, [r0]
   272e8:	vbic	q8, q10, q8
   272ec:	vst1.32	{d16-d17}, [r0]
   272f0:	vmov.32	r0, d18[0]
   272f4:	vmov.32	r1, d18[1]
   272f8:	orr	r0, r1, r0
   272fc:	vmov.32	r1, d19[0]
   27300:	orr	r0, r0, r1
   27304:	vmov.32	r1, d19[1]
   27308:	orr	r0, r0, r1
   2730c:	vmov.32	r1, d16[0]
   27310:	orr	r0, r0, r1
   27314:	vmov.32	r1, d16[1]
   27318:	orr	r0, r0, r1
   2731c:	vmov.32	r1, d17[0]
   27320:	orr	r0, r0, r1
   27324:	vmov.32	r1, d17[1]
   27328:	orrs	r0, r0, r1
   2732c:	beq	277ec <ftello64@plt+0x15f60>
   27330:	cmp	r6, #1
   27334:	blt	27700 <ftello64@plt+0x15e74>
   27338:	ldr	r0, [fp, #-1052]	; 0xfffffbe4
   2733c:	ldr	lr, [fp, #-1080]	; 0xfffffbc8
   27340:	ldr	r5, [fp, #-1076]	; 0xfffffbcc
   27344:	ldr	r1, [fp, #-1072]	; 0xfffffbd0
   27348:	ldr	r8, [fp, #-1068]	; 0xfffffbd4
   2734c:	str	r7, [sp, #12]
   27350:	mov	r9, #0
   27354:	add	r7, sp, #152	; 0x98
   27358:	str	r0, [sp, #96]	; 0x60
   2735c:	ldr	r0, [fp, #-1056]	; 0xfffffbe0
   27360:	str	r0, [sp, #136]	; 0x88
   27364:	ldr	r0, [fp, #-1060]	; 0xfffffbdc
   27368:	str	r0, [sp, #128]	; 0x80
   2736c:	ldr	r0, [fp, #-1064]	; 0xfffffbd8
   27370:	str	r0, [sp, #132]	; 0x84
   27374:	sub	r0, fp, #6144	; 0x1800
   27378:	sub	r4, r0, #104	; 0x68
   2737c:	mov	ip, r1
   27380:	cmp	sl, #1
   27384:	str	r5, [sp, #140]	; 0x8c
   27388:	bne	273b0 <ftello64@plt+0x15b24>
   2738c:	ldr	r0, [sp, #20]
   27390:	ldr	r1, [sp, #16]
   27394:	mov	r2, #1
   27398:	ldrb	r0, [r1, r0, lsl #3]
   2739c:	ubfx	r1, r0, #5, #3
   273a0:	and	r0, r0, #31
   273a4:	ldr	r1, [r7, r1, lsl #2]
   273a8:	tst	r1, r2, lsl r0
   273ac:	beq	2762c <ftello64@plt+0x15da0>
   273b0:	str	r4, [sp, #112]	; 0x70
   273b4:	str	r6, [sp, #144]	; 0x90
   273b8:	str	r9, [sp, #108]	; 0x6c
   273bc:	mov	r3, r8
   273c0:	mov	r5, lr
   273c4:	ldm	r7, {r0, r2, sl}
   273c8:	ldr	r8, [sp, #140]	; 0x8c
   273cc:	ldr	r1, [r7, #12]
   273d0:	str	ip, [sp, #100]	; 0x64
   273d4:	ldr	r4, [sp, #132]	; 0x84
   273d8:	ldr	r9, [r7, #20]
   273dc:	str	r3, [sp, #104]	; 0x68
   273e0:	and	r6, sl, ip
   273e4:	ldr	ip, [r7, #16]
   273e8:	str	r0, [sp, #124]	; 0x7c
   273ec:	and	r0, r0, lr
   273f0:	str	r2, [sp, #116]	; 0x74
   273f4:	and	r2, r2, r8
   273f8:	str	r1, [sp, #120]	; 0x78
   273fc:	ldr	lr, [r7, #24]
   27400:	str	r0, [sp, #84]	; 0x54
   27404:	orr	r0, r2, r0
   27408:	str	r2, [sp, #80]	; 0x50
   2740c:	and	r2, r1, r3
   27410:	ldr	r1, [sp, #136]	; 0x88
   27414:	str	r6, [sp, #88]	; 0x58
   27418:	orr	r0, r0, r6
   2741c:	str	r2, [sp, #76]	; 0x4c
   27420:	ldr	r6, [sp, #96]	; 0x60
   27424:	orr	r0, r0, r2
   27428:	and	r2, ip, r4
   2742c:	str	r2, [sp, #72]	; 0x48
   27430:	orr	r0, r0, r2
   27434:	ldr	r2, [sp, #128]	; 0x80
   27438:	and	r2, r9, r2
   2743c:	str	r2, [sp, #68]	; 0x44
   27440:	orr	r0, r0, r2
   27444:	and	r2, lr, r1
   27448:	str	r2, [sp, #64]	; 0x40
   2744c:	orr	r0, r0, r2
   27450:	ldr	r2, [r7, #28]
   27454:	and	r3, r2, r6
   27458:	orrs	r0, r0, r3
   2745c:	beq	275f4 <ftello64@plt+0x15d68>
   27460:	ldr	r0, [sp, #124]	; 0x7c
   27464:	str	r3, [sp, #28]
   27468:	ldr	r3, [sp, #104]	; 0x68
   2746c:	str	r4, [sp, #132]	; 0x84
   27470:	bic	r0, r5, r0
   27474:	str	r0, [sp, #56]	; 0x38
   27478:	ldr	r0, [sp, #116]	; 0x74
   2747c:	bic	r0, r8, r0
   27480:	ldr	r8, [sp, #100]	; 0x64
   27484:	str	r0, [sp, #52]	; 0x34
   27488:	bic	r0, r8, sl
   2748c:	bic	r1, sl, r8
   27490:	str	r0, [sp, #60]	; 0x3c
   27494:	ldr	r0, [sp, #120]	; 0x78
   27498:	bic	r0, r3, r0
   2749c:	str	r0, [sp, #48]	; 0x30
   274a0:	bic	r0, r4, ip
   274a4:	ldr	r4, [sp, #128]	; 0x80
   274a8:	str	r0, [sp, #44]	; 0x2c
   274ac:	bic	r0, r4, r9
   274b0:	str	r0, [sp, #40]	; 0x28
   274b4:	ldr	r0, [sp, #136]	; 0x88
   274b8:	bic	r0, r0, lr
   274bc:	str	r0, [sp, #36]	; 0x24
   274c0:	bic	r0, r6, r2
   274c4:	bic	r2, r2, r6
   274c8:	str	r0, [sp, #32]
   274cc:	ldr	r0, [sp, #124]	; 0x7c
   274d0:	bic	r8, r0, r5
   274d4:	ldr	r5, [sp, #140]	; 0x8c
   274d8:	ldr	r0, [sp, #116]	; 0x74
   274dc:	str	r1, [sp, #140]	; 0x8c
   274e0:	bic	r5, r0, r5
   274e4:	orr	r0, r5, r8
   274e8:	orr	r0, r0, r1
   274ec:	ldr	r1, [sp, #120]	; 0x78
   274f0:	bic	sl, r1, r3
   274f4:	ldr	r1, [sp, #132]	; 0x84
   274f8:	orr	r0, r0, sl
   274fc:	bic	r1, ip, r1
   27500:	orr	r3, r0, r1
   27504:	bic	r0, r9, r4
   27508:	orr	r4, r3, r0
   2750c:	ldr	r3, [sp, #136]	; 0x88
   27510:	bic	r3, lr, r3
   27514:	orr	r4, r4, r3
   27518:	orrs	r4, r4, r2
   2751c:	beq	2761c <ftello64@plt+0x15d90>
   27520:	ldr	r6, [sp, #144]	; 0x90
   27524:	add	r4, sp, #152	; 0x98
   27528:	sub	lr, fp, #6144	; 0x1800
   2752c:	mov	ip, r4
   27530:	str	r8, [r4, r6, lsl #5]
   27534:	mov	r4, r5
   27538:	add	r5, ip, r6, lsl #5
   2753c:	str	r4, [r5, #4]
   27540:	ldr	r4, [sp, #140]	; 0x8c
   27544:	str	r4, [r5, #8]
   27548:	str	sl, [r5, #12]
   2754c:	str	r1, [r5, #16]
   27550:	str	r0, [r5, #20]
   27554:	ldr	r0, [sp, #84]	; 0x54
   27558:	str	r3, [r5, #24]
   2755c:	str	r2, [r5, #28]
   27560:	ldr	r4, [sp, #112]	; 0x70
   27564:	sub	r1, lr, #104	; 0x68
   27568:	str	r0, [r7]
   2756c:	ldr	r0, [sp, #80]	; 0x50
   27570:	str	r0, [r7, #4]
   27574:	ldr	r0, [sp, #88]	; 0x58
   27578:	str	r0, [r7, #8]
   2757c:	ldr	r0, [sp, #76]	; 0x4c
   27580:	str	r0, [r7, #12]
   27584:	ldr	r0, [sp, #72]	; 0x48
   27588:	str	r0, [r7, #16]
   2758c:	ldr	r0, [sp, #68]	; 0x44
   27590:	str	r0, [r7, #20]
   27594:	ldr	r0, [sp, #64]	; 0x40
   27598:	str	r0, [r7, #24]
   2759c:	ldr	r0, [sp, #28]
   275a0:	str	r0, [r7, #28]
   275a4:	add	r0, r6, r6, lsl #1
   275a8:	add	r5, r1, r0, lsl #2
   275ac:	ldr	r0, [r4, #4]
   275b0:	mov	r8, r5
   275b4:	str	r0, [r8, #4]!
   275b8:	ldr	sl, [r4, #4]
   275bc:	cmp	sl, #1
   275c0:	blt	27638 <ftello64@plt+0x15dac>
   275c4:	str	r0, [r5]
   275c8:	lsl	r0, r0, #2
   275cc:	bl	2c294 <ftello64@plt+0x1aa08>
   275d0:	ldr	r9, [sp, #108]	; 0x6c
   275d4:	ldr	r6, [sp, #60]	; 0x3c
   275d8:	cmp	r0, #0
   275dc:	str	r0, [r5, #8]
   275e0:	beq	27d78 <ftello64@plt+0x164ec>
   275e4:	ldr	r1, [r4, #8]
   275e8:	lsl	r2, sl, #2
   275ec:	bl	11580 <memcpy@plt>
   275f0:	b	27650 <ftello64@plt+0x15dc4>
   275f4:	ldr	r0, [sp, #104]	; 0x68
   275f8:	ldr	r9, [sp, #108]	; 0x6c
   275fc:	ldr	r6, [sp, #144]	; 0x90
   27600:	ldr	r4, [sp, #112]	; 0x70
   27604:	ldr	sl, [sp, #92]	; 0x5c
   27608:	ldr	r1, [sp, #100]	; 0x64
   2760c:	mov	lr, r5
   27610:	mov	r5, r8
   27614:	mov	r8, r0
   27618:	b	276e8 <ftello64@plt+0x15e5c>
   2761c:	ldr	r9, [sp, #108]	; 0x6c
   27620:	ldr	r4, [sp, #112]	; 0x70
   27624:	ldr	r6, [sp, #60]	; 0x3c
   27628:	b	2765c <ftello64@plt+0x15dd0>
   2762c:	ldr	r5, [sp, #140]	; 0x8c
   27630:	mov	r1, ip
   27634:	b	276e8 <ftello64@plt+0x15e5c>
   27638:	ldr	r9, [sp, #108]	; 0x6c
   2763c:	ldr	r6, [sp, #60]	; 0x3c
   27640:	mov	r0, #0
   27644:	str	r0, [r5]
   27648:	str	r0, [r5, #4]
   2764c:	str	r0, [r5, #8]
   27650:	ldr	r0, [sp, #144]	; 0x90
   27654:	add	r0, r0, #1
   27658:	str	r0, [sp, #144]	; 0x90
   2765c:	ldr	r0, [sp, #24]
   27660:	ldr	r1, [sp, #12]
   27664:	ldr	r0, [r0, #12]
   27668:	ldr	r1, [r0, r1, lsl #2]
   2766c:	mov	r0, r4
   27670:	bl	230a0 <ftello64@plt+0x11814>
   27674:	cmp	r0, #0
   27678:	beq	27cf4 <ftello64@plt+0x16468>
   2767c:	ldr	lr, [sp, #56]	; 0x38
   27680:	ldr	ip, [sp, #52]	; 0x34
   27684:	ldr	r8, [sp, #48]	; 0x30
   27688:	ldr	r2, [sp, #44]	; 0x2c
   2768c:	mov	sl, r6
   27690:	ldr	r3, [sp, #36]	; 0x24
   27694:	ldr	r5, [sp, #32]
   27698:	mov	r1, #0
   2769c:	orr	r0, ip, lr
   276a0:	orr	r0, r0, r6
   276a4:	ldr	r6, [sp, #40]	; 0x28
   276a8:	orr	r0, r0, r8
   276ac:	orr	r0, r0, r2
   276b0:	orr	r0, r0, r6
   276b4:	orr	r0, r0, r3
   276b8:	orrs	r0, r0, r5
   276bc:	movweq	r1, #17
   276c0:	cmp	r1, #0
   276c4:	bne	27708 <ftello64@plt+0x15e7c>
   276c8:	str	r6, [sp, #128]	; 0x80
   276cc:	mov	r1, sl
   276d0:	ldr	sl, [sp, #92]	; 0x5c
   276d4:	ldr	r6, [sp, #144]	; 0x90
   276d8:	str	r5, [sp, #96]	; 0x60
   276dc:	mov	r5, ip
   276e0:	str	r3, [sp, #136]	; 0x88
   276e4:	str	r2, [sp, #132]	; 0x84
   276e8:	add	r9, r9, #1
   276ec:	add	r4, r4, #12
   276f0:	add	r7, r7, #32
   276f4:	cmp	r9, r6
   276f8:	blt	2737c <ftello64@plt+0x15af0>
   276fc:	b	2772c <ftello64@plt+0x15ea0>
   27700:	mov	r9, #0
   27704:	b	27764 <ftello64@plt+0x15ed8>
   27708:	cmp	r1, #17
   2770c:	bne	27800 <ftello64@plt+0x15f74>
   27710:	str	r6, [sp, #128]	; 0x80
   27714:	ldr	r1, [sp, #60]	; 0x3c
   27718:	ldr	r6, [sp, #144]	; 0x90
   2771c:	str	r5, [sp, #96]	; 0x60
   27720:	mov	r5, ip
   27724:	str	r3, [sp, #136]	; 0x88
   27728:	str	r2, [sp, #132]	; 0x84
   2772c:	ldr	r0, [sp, #132]	; 0x84
   27730:	str	r1, [fp, #-1072]	; 0xfffffbd0
   27734:	str	r5, [fp, #-1076]	; 0xfffffbcc
   27738:	str	r8, [fp, #-1068]	; 0xfffffbd4
   2773c:	ldr	r8, [sp, #24]
   27740:	ldr	r7, [sp, #12]
   27744:	str	r0, [fp, #-1064]	; 0xfffffbd8
   27748:	ldr	r0, [sp, #128]	; 0x80
   2774c:	str	r0, [fp, #-1060]	; 0xfffffbdc
   27750:	ldr	r0, [sp, #136]	; 0x88
   27754:	str	r0, [fp, #-1056]	; 0xfffffbe0
   27758:	ldr	r0, [sp, #96]	; 0x60
   2775c:	str	r0, [fp, #-1052]	; 0xfffffbe4
   27760:	str	lr, [fp, #-1080]	; 0xfffffbc8
   27764:	sub	lr, fp, #1024	; 0x400
   27768:	cmp	r9, r6
   2776c:	sub	r1, lr, #56	; 0x38
   27770:	bne	277ec <ftello64@plt+0x15f60>
   27774:	mov	r0, r1
   27778:	sub	lr, fp, #6144	; 0x1800
   2777c:	mov	r2, #1
   27780:	mov	sl, r7
   27784:	vld1.32	{d16-d17}, [r0]!
   27788:	sub	r3, lr, #104	; 0x68
   2778c:	vld1.64	{d18-d19}, [r0]
   27790:	add	r0, sp, #152	; 0x98
   27794:	add	r0, r0, r9, lsl #5
   27798:	vst1.32	{d16-d17}, [r0]!
   2779c:	vst1.32	{d18-d19}, [r0]
   277a0:	ldr	r0, [r8, #12]
   277a4:	ldr	r6, [r0, r7, lsl #2]
   277a8:	add	r0, r9, r9, lsl #1
   277ac:	mov	r7, r1
   277b0:	add	r4, r3, r0, lsl #2
   277b4:	str	r2, [r3, r0, lsl #2]
   277b8:	mov	r0, #4
   277bc:	mov	r5, r4
   277c0:	str	r2, [r5, #4]!
   277c4:	bl	2c294 <ftello64@plt+0x1aa08>
   277c8:	cmp	r0, #0
   277cc:	str	r0, [r4, #8]
   277d0:	beq	27e24 <ftello64@plt+0x16598>
   277d4:	str	r6, [r0]
   277d8:	mov	r0, r7
   277dc:	add	r6, r9, #1
   277e0:	mov	r7, sl
   277e4:	vst1.64	{d8-d9}, [r0]!
   277e8:	vst1.64	{d8-d9}, [r0]
   277ec:	ldr	r0, [r8, #8]
   277f0:	add	r7, r7, #1
   277f4:	cmp	r7, r0
   277f8:	blt	26eac <ftello64@plt+0x15620>
   277fc:	b	2783c <ftello64@plt+0x15fb0>
   27800:	ldr	r1, [sp, #60]	; 0x3c
   27804:	ldr	r7, [sp, #12]
   27808:	cmp	r0, #0
   2780c:	str	r1, [fp, #-1072]	; 0xfffffbd0
   27810:	str	ip, [fp, #-1076]	; 0xfffffbcc
   27814:	str	r8, [fp, #-1068]	; 0xfffffbd4
   27818:	str	r2, [fp, #-1064]	; 0xfffffbd8
   2781c:	str	r6, [fp, #-1060]	; 0xfffffbdc
   27820:	ldr	r8, [sp, #24]
   27824:	ldr	r6, [sp, #144]	; 0x90
   27828:	str	r3, [fp, #-1056]	; 0xfffffbe0
   2782c:	str	r5, [fp, #-1052]	; 0xfffffbe4
   27830:	str	lr, [fp, #-1080]	; 0xfffffbc8
   27834:	bne	277ec <ftello64@plt+0x15f60>
   27838:	b	27844 <ftello64@plt+0x15fb8>
   2783c:	cmp	r6, #0
   27840:	ble	27df0 <ftello64@plt+0x16564>
   27844:	mov	r0, #0
   27848:	str	r0, [fp, #-3136]	; 0xfffff3c0
   2784c:	add	r0, r6, #1
   27850:	str	r0, [fp, #-3140]	; 0xfffff3bc
   27854:	lsl	r0, r0, #2
   27858:	bl	2c294 <ftello64@plt+0x1aa08>
   2785c:	cmp	r0, #0
   27860:	str	r0, [fp, #-3132]	; 0xfffff3c4
   27864:	mov	r0, #0
   27868:	movweq	r0, #12
   2786c:	str	r0, [fp, #-56]	; 0xffffffc8
   27870:	beq	27e3c <ftello64@plt+0x165b0>
   27874:	sub	lr, fp, #3072	; 0xc00
   27878:	vmov.i32	q8, #0	; 0x00000000
   2787c:	mov	r1, #0
   27880:	mov	r2, #0
   27884:	mov	r4, #0
   27888:	mov	r3, #0
   2788c:	mov	r8, #0
   27890:	sub	r0, lr, #104	; 0x68
   27894:	sub	lr, fp, #3072	; 0xc00
   27898:	vst1.64	{d16-d17}, [r0]!
   2789c:	sub	r5, lr, #68	; 0x44
   278a0:	vst1.64	{d16-d17}, [r0]
   278a4:	mov	r0, #0
   278a8:	str	r0, [sp, #140]	; 0x8c
   278ac:	mov	r0, #0
   278b0:	str	r0, [sp, #136]	; 0x88
   278b4:	mov	r0, #0
   278b8:	str	r0, [sp, #132]	; 0x84
   278bc:	mov	r0, #0
   278c0:	str	r0, [sp, #128]	; 0x80
   278c4:	mov	r0, #0
   278c8:	str	r0, [sp, #144]	; 0x90
   278cc:	mov	r0, #0
   278d0:	str	r0, [sp, #112]	; 0x70
   278d4:	mov	r0, #0
   278d8:	sub	lr, fp, #6144	; 0x1800
   278dc:	str	r2, [sp, #124]	; 0x7c
   278e0:	str	r3, [sp, #116]	; 0x74
   278e4:	str	r4, [sp, #120]	; 0x78
   278e8:	str	r0, [fp, #-3136]	; 0xfffff3c0
   278ec:	add	r0, r8, r8, lsl #1
   278f0:	sub	r2, lr, #104	; 0x68
   278f4:	add	r0, r2, r0, lsl #2
   278f8:	ldr	r7, [r0, #4]
   278fc:	cmp	r7, #1
   27900:	blt	27958 <ftello64@plt+0x160cc>
   27904:	ldr	r4, [r0, #8]
   27908:	mov	r9, #0
   2790c:	ldr	r2, [sp, #148]	; 0x94
   27910:	ldr	r0, [r4, r9, lsl #2]
   27914:	ldr	r2, [r2, #12]
   27918:	ldr	r0, [r2, r0, lsl #2]
   2791c:	cmn	r0, #1
   27920:	beq	27948 <ftello64@plt+0x160bc>
   27924:	ldr	r1, [sp, #148]	; 0x94
   27928:	add	r0, r0, r0, lsl #1
   2792c:	ldr	r1, [r1, #24]
   27930:	add	r1, r1, r0, lsl #2
   27934:	mov	r0, r5
   27938:	bl	22f10 <ftello64@plt+0x11684>
   2793c:	mov	r1, #0
   27940:	cmp	r0, #0
   27944:	bne	27c7c <ftello64@plt+0x163f0>
   27948:	add	r9, r9, #1
   2794c:	cmp	r9, r7
   27950:	blt	2790c <ftello64@plt+0x16080>
   27954:	str	r1, [fp, #-56]	; 0xffffffc8
   27958:	ldr	r1, [sp, #148]	; 0x94
   2795c:	sub	r0, fp, #56	; 0x38
   27960:	mov	r2, r5
   27964:	mov	r3, #0
   27968:	bl	231dc <ftello64@plt+0x11950>
   2796c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   27970:	mov	r7, r0
   27974:	sub	lr, fp, #1024	; 0x400
   27978:	add	r4, sp, #152	; 0x98
   2797c:	sub	r0, lr, #56	; 0x38
   27980:	cmp	r7, #0
   27984:	str	r7, [r0, r8, lsl #2]
   27988:	bne	27994 <ftello64@plt+0x16108>
   2798c:	cmp	r1, #0
   27990:	bne	27d34 <ftello64@plt+0x164a8>
   27994:	ldrsb	r0, [r7, #52]	; 0x34
   27998:	cmn	r0, #1
   2799c:	ble	279bc <ftello64@plt+0x16130>
   279a0:	sub	lr, fp, #3072	; 0xc00
   279a4:	sub	r0, lr, #56	; 0x38
   279a8:	sub	lr, fp, #2048	; 0x800
   279ac:	str	r7, [r0, r8, lsl #2]
   279b0:	sub	r0, lr, #56	; 0x38
   279b4:	str	r7, [r0, r8, lsl #2]
   279b8:	b	27a4c <ftello64@plt+0x161c0>
   279bc:	ldr	r1, [sp, #148]	; 0x94
   279c0:	sub	r0, fp, #56	; 0x38
   279c4:	mov	r2, r5
   279c8:	mov	r3, #1
   279cc:	bl	231dc <ftello64@plt+0x11950>
   279d0:	sub	lr, fp, #2048	; 0x800
   279d4:	cmp	r0, #0
   279d8:	sub	r1, lr, #56	; 0x38
   279dc:	str	r0, [r1, r8, lsl #2]
   279e0:	bne	279f0 <ftello64@plt+0x16164>
   279e4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   279e8:	cmp	r1, #0
   279ec:	bne	27d34 <ftello64@plt+0x164a8>
   279f0:	cmp	r7, r0
   279f4:	beq	27a18 <ftello64@plt+0x1618c>
   279f8:	ldr	r0, [sp, #148]	; 0x94
   279fc:	ldr	r1, [sp, #112]	; 0x70
   27a00:	ldr	r0, [r0, #92]	; 0x5c
   27a04:	cmp	r0, #1
   27a08:	mov	r0, #0
   27a0c:	movwgt	r0, #1
   27a10:	orr	r1, r1, r0
   27a14:	str	r1, [sp, #112]	; 0x70
   27a18:	ldr	r1, [sp, #148]	; 0x94
   27a1c:	sub	r0, fp, #56	; 0x38
   27a20:	mov	r2, r5
   27a24:	mov	r3, #2
   27a28:	bl	231dc <ftello64@plt+0x11950>
   27a2c:	sub	lr, fp, #3072	; 0xc00
   27a30:	cmp	r0, #0
   27a34:	sub	r1, lr, #56	; 0x38
   27a38:	str	r0, [r1, r8, lsl #2]
   27a3c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   27a40:	bne	27a4c <ftello64@plt+0x161c0>
   27a44:	cmp	r1, #0
   27a48:	bne	27d34 <ftello64@plt+0x164a8>
   27a4c:	ldr	r0, [r4, r8, lsl #5]
   27a50:	ldr	r2, [sp, #144]	; 0x90
   27a54:	mov	r9, r6
   27a58:	orr	r2, r2, r0
   27a5c:	add	r0, r4, r8, lsl #5
   27a60:	mov	r4, r5
   27a64:	add	r8, r8, #1
   27a68:	str	r2, [sp, #144]	; 0x90
   27a6c:	cmp	r8, r9
   27a70:	ldmib	r0, {ip, lr}
   27a74:	ldr	r7, [r0, #12]
   27a78:	ldr	r3, [r0, #16]
   27a7c:	ldr	r5, [r0, #20]
   27a80:	ldr	r6, [r0, #24]
   27a84:	ldr	r0, [r0, #28]
   27a88:	ldr	r2, [sp, #140]	; 0x8c
   27a8c:	orr	r2, r2, r0
   27a90:	mov	r0, r9
   27a94:	str	r2, [sp, #140]	; 0x8c
   27a98:	ldr	r2, [sp, #124]	; 0x7c
   27a9c:	orr	r2, r2, r6
   27aa0:	ldr	r6, [sp, #136]	; 0x88
   27aa4:	orr	r6, r6, r5
   27aa8:	mov	r5, r4
   27aac:	ldr	r4, [sp, #120]	; 0x78
   27ab0:	str	r6, [sp, #136]	; 0x88
   27ab4:	mov	r6, r9
   27ab8:	orr	r4, r4, r3
   27abc:	ldr	r3, [sp, #132]	; 0x84
   27ac0:	orr	r3, r3, r7
   27ac4:	str	r3, [sp, #132]	; 0x84
   27ac8:	ldr	r3, [sp, #128]	; 0x80
   27acc:	orr	r3, r3, lr
   27ad0:	str	r3, [sp, #128]	; 0x80
   27ad4:	ldr	r3, [sp, #116]	; 0x74
   27ad8:	orr	r3, r3, ip
   27adc:	blt	278d4 <ftello64@plt+0x16048>
   27ae0:	ldr	r7, [sp, #144]	; 0x90
   27ae4:	ldr	r0, [sp, #128]	; 0x80
   27ae8:	str	r3, [fp, #-3172]	; 0xfffff39c
   27aec:	ldr	sl, [sp, #112]	; 0x70
   27af0:	str	r7, [fp, #-3176]	; 0xfffff398
   27af4:	str	r0, [fp, #-3168]	; 0xfffff3a0
   27af8:	ldr	r0, [sp, #132]	; 0x84
   27afc:	tst	sl, #1
   27b00:	str	r0, [fp, #-3164]	; 0xfffff3a4
   27b04:	ldr	r0, [sp, #136]	; 0x88
   27b08:	str	r4, [fp, #-3160]	; 0xfffff3a8
   27b0c:	str	r0, [fp, #-3156]	; 0xfffff3ac
   27b10:	ldr	r0, [sp, #140]	; 0x8c
   27b14:	str	r2, [fp, #-3152]	; 0xfffff3b0
   27b18:	str	r0, [fp, #-3148]	; 0xfffff3b4
   27b1c:	mov	r0, #4
   27b20:	bne	27e48 <ftello64@plt+0x165bc>
   27b24:	mov	r1, #256	; 0x100
   27b28:	bl	2c240 <ftello64@plt+0x1a9b4>
   27b2c:	ldr	r1, [sp, #24]
   27b30:	sub	lr, fp, #3072	; 0xc00
   27b34:	cmp	r0, #0
   27b38:	sub	r8, lr, #104	; 0x68
   27b3c:	str	r0, [r1, #44]	; 0x2c
   27b40:	beq	27cc0 <ftello64@plt+0x16434>
   27b44:	mov	r1, #0
   27b48:	mov	r3, r7
   27b4c:	mov	r2, #0
   27b50:	add	r4, sp, #152	; 0x98
   27b54:	cmp	r3, #0
   27b58:	beq	27bf8 <ftello64@plt+0x1636c>
   27b5c:	ldr	r7, [sp, #148]	; 0x94
   27b60:	lsl	r6, r2, #5
   27b64:	mov	r5, #1
   27b68:	add	r7, r7, r2, lsl #2
   27b6c:	add	ip, r7, #96	; 0x60
   27b70:	b	27bc4 <ftello64@plt+0x16338>
   27b74:	mov	lr, #0
   27b78:	str	sl, [sp, #112]	; 0x70
   27b7c:	ldr	r7, [r4, lr, lsl #3]
   27b80:	add	lr, lr, #4
   27b84:	tst	r7, r5
   27b88:	beq	27b7c <ftello64@plt+0x162f0>
   27b8c:	ldr	r7, [ip]
   27b90:	mov	sl, r4
   27b94:	sub	r4, fp, #1024	; 0x400
   27b98:	sub	r4, r4, #56	; 0x38
   27b9c:	tst	r7, r5
   27ba0:	sub	r7, fp, #2048	; 0x800
   27ba4:	sub	r7, r7, #56	; 0x38
   27ba8:	moveq	r7, r4
   27bac:	mov	r4, sl
   27bb0:	ldr	sl, [sp, #112]	; 0x70
   27bb4:	add	r7, r7, lr
   27bb8:	ldr	r7, [r7, #-4]
   27bbc:	str	r7, [r0, r6, lsl #2]
   27bc0:	b	27bcc <ftello64@plt+0x16340>
   27bc4:	tst	r3, #1
   27bc8:	bne	27b74 <ftello64@plt+0x162e8>
   27bcc:	lsr	r7, r3, #1
   27bd0:	cmp	r1, r3, lsr #1
   27bd4:	add	r6, r6, #1
   27bd8:	lsl	r5, r5, #1
   27bdc:	mov	r3, r7
   27be0:	bne	27bc4 <ftello64@plt+0x16338>
   27be4:	b	27bf8 <ftello64@plt+0x1636c>
   27be8:	ldr	r3, [r8, r2, lsl #2]
   27bec:	add	r4, r4, #4
   27bf0:	cmp	r3, #0
   27bf4:	bne	27b5c <ftello64@plt+0x162d0>
   27bf8:	add	r2, r2, #1
   27bfc:	cmp	r2, #8
   27c00:	bne	27be8 <ftello64@plt+0x1635c>
   27c04:	ldr	r7, [sp, #144]	; 0x90
   27c08:	tst	r7, #1024	; 0x400
   27c0c:	beq	27c50 <ftello64@plt+0x163c4>
   27c10:	mov	r1, #0
   27c14:	add	r2, sp, #152	; 0x98
   27c18:	add	r3, r2, r1, lsl #5
   27c1c:	ldrb	r3, [r3, #1]
   27c20:	tst	r3, #4
   27c24:	bne	27c38 <ftello64@plt+0x163ac>
   27c28:	add	r1, r1, #1
   27c2c:	cmp	r1, r9
   27c30:	blt	27c18 <ftello64@plt+0x1638c>
   27c34:	b	27c50 <ftello64@plt+0x163c4>
   27c38:	sub	lr, fp, #3072	; 0xc00
   27c3c:	tst	sl, #1
   27c40:	sub	r2, lr, #56	; 0x38
   27c44:	ldr	r1, [r2, r1, lsl #2]
   27c48:	str	r1, [r0, #40]	; 0x28
   27c4c:	strne	r1, [r0, #1064]	; 0x428
   27c50:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   27c54:	bl	15c2c <ftello64@plt+0x43a0>
   27c58:	sub	lr, fp, #6144	; 0x1800
   27c5c:	sub	r0, lr, #104	; 0x68
   27c60:	add	r4, r0, #8
   27c64:	ldr	r0, [r4], #12
   27c68:	bl	15c2c <ftello64@plt+0x43a0>
   27c6c:	subs	r9, r9, #1
   27c70:	bne	27c64 <ftello64@plt+0x163d8>
   27c74:	mov	r0, #1
   27c78:	b	27e14 <ftello64@plt+0x16588>
   27c7c:	ldr	r1, [sp, #116]	; 0x74
   27c80:	str	r0, [fp, #-56]	; 0xffffffc8
   27c84:	str	r1, [fp, #-3172]	; 0xfffff39c
   27c88:	ldr	r1, [sp, #144]	; 0x90
   27c8c:	str	r1, [fp, #-3176]	; 0xfffff398
   27c90:	ldr	r1, [sp, #128]	; 0x80
   27c94:	str	r1, [fp, #-3168]	; 0xfffff3a0
   27c98:	ldr	r1, [sp, #132]	; 0x84
   27c9c:	str	r1, [fp, #-3164]	; 0xfffff3a4
   27ca0:	ldr	r1, [sp, #120]	; 0x78
   27ca4:	str	r1, [fp, #-3160]	; 0xfffff3a8
   27ca8:	ldr	r1, [sp, #136]	; 0x88
   27cac:	str	r1, [fp, #-3156]	; 0xfffff3ac
   27cb0:	ldr	r1, [sp, #124]	; 0x7c
   27cb4:	str	r1, [fp, #-3152]	; 0xfffff3b0
   27cb8:	ldr	r1, [sp, #140]	; 0x8c
   27cbc:	str	r1, [fp, #-3148]	; 0xfffff3b4
   27cc0:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   27cc4:	bl	15c2c <ftello64@plt+0x43a0>
   27cc8:	cmp	r6, #1
   27ccc:	blt	27cec <ftello64@plt+0x16460>
   27cd0:	sub	lr, fp, #6144	; 0x1800
   27cd4:	sub	r0, lr, #104	; 0x68
   27cd8:	add	r4, r0, #8
   27cdc:	ldr	r0, [r4], #12
   27ce0:	bl	15c2c <ftello64@plt+0x43a0>
   27ce4:	subs	r6, r6, #1
   27ce8:	bne	27cdc <ftello64@plt+0x16450>
   27cec:	mov	r0, #0
   27cf0:	b	27e14 <ftello64@plt+0x16588>
   27cf4:	ldr	r0, [sp, #52]	; 0x34
   27cf8:	str	r6, [fp, #-1072]	; 0xfffffbd0
   27cfc:	str	r0, [fp, #-1076]	; 0xfffffbcc
   27d00:	ldr	r0, [sp, #48]	; 0x30
   27d04:	str	r0, [fp, #-1068]	; 0xfffffbd4
   27d08:	ldr	r0, [sp, #44]	; 0x2c
   27d0c:	str	r0, [fp, #-1064]	; 0xfffffbd8
   27d10:	ldr	r0, [sp, #40]	; 0x28
   27d14:	str	r0, [fp, #-1060]	; 0xfffffbdc
   27d18:	ldr	r0, [sp, #36]	; 0x24
   27d1c:	str	r0, [fp, #-1056]	; 0xfffffbe0
   27d20:	ldr	r0, [sp, #32]
   27d24:	str	r0, [fp, #-1052]	; 0xfffffbe4
   27d28:	ldr	r0, [sp, #56]	; 0x38
   27d2c:	str	r0, [fp, #-1080]	; 0xfffffbc8
   27d30:	b	27dc0 <ftello64@plt+0x16534>
   27d34:	ldr	r0, [sp, #116]	; 0x74
   27d38:	str	r0, [fp, #-3172]	; 0xfffff39c
   27d3c:	ldr	r0, [sp, #144]	; 0x90
   27d40:	str	r0, [fp, #-3176]	; 0xfffff398
   27d44:	ldr	r0, [sp, #128]	; 0x80
   27d48:	str	r0, [fp, #-3168]	; 0xfffff3a0
   27d4c:	ldr	r0, [sp, #132]	; 0x84
   27d50:	str	r0, [fp, #-3164]	; 0xfffff3a4
   27d54:	ldr	r0, [sp, #120]	; 0x78
   27d58:	str	r0, [fp, #-3160]	; 0xfffff3a8
   27d5c:	ldr	r0, [sp, #136]	; 0x88
   27d60:	str	r0, [fp, #-3156]	; 0xfffff3ac
   27d64:	ldr	r0, [sp, #124]	; 0x7c
   27d68:	str	r0, [fp, #-3152]	; 0xfffff3b0
   27d6c:	ldr	r0, [sp, #140]	; 0x8c
   27d70:	str	r0, [fp, #-3148]	; 0xfffff3b4
   27d74:	b	27cc0 <ftello64@plt+0x16434>
   27d78:	ldr	r0, [sp, #52]	; 0x34
   27d7c:	str	r6, [fp, #-1072]	; 0xfffffbd0
   27d80:	str	r0, [fp, #-1076]	; 0xfffffbcc
   27d84:	ldr	r0, [sp, #48]	; 0x30
   27d88:	str	r0, [fp, #-1068]	; 0xfffffbd4
   27d8c:	ldr	r0, [sp, #44]	; 0x2c
   27d90:	str	r0, [fp, #-1064]	; 0xfffffbd8
   27d94:	ldr	r0, [sp, #40]	; 0x28
   27d98:	str	r0, [fp, #-1060]	; 0xfffffbdc
   27d9c:	ldr	r0, [sp, #36]	; 0x24
   27da0:	str	r0, [fp, #-1056]	; 0xfffffbe0
   27da4:	ldr	r0, [sp, #32]
   27da8:	str	r0, [fp, #-1052]	; 0xfffffbe4
   27dac:	ldr	r0, [sp, #56]	; 0x38
   27db0:	str	r0, [fp, #-1080]	; 0xfffffbc8
   27db4:	mov	r0, #0
   27db8:	str	r0, [r8]
   27dbc:	str	r0, [r5]
   27dc0:	ldr	r8, [sp, #24]
   27dc4:	ldr	r9, [sp, #144]	; 0x90
   27dc8:	cmp	r9, #1
   27dcc:	blt	27dec <ftello64@plt+0x16560>
   27dd0:	sub	lr, fp, #6144	; 0x1800
   27dd4:	sub	r0, lr, #104	; 0x68
   27dd8:	add	r4, r0, #8
   27ddc:	ldr	r0, [r4], #12
   27de0:	bl	15c2c <ftello64@plt+0x43a0>
   27de4:	subs	r9, r9, #1
   27de8:	bne	27ddc <ftello64@plt+0x16550>
   27dec:	mvn	r6, #0
   27df0:	mov	r0, #0
   27df4:	cmp	r6, #0
   27df8:	bne	27e14 <ftello64@plt+0x16588>
   27dfc:	mov	r0, #4
   27e00:	mov	r1, #256	; 0x100
   27e04:	bl	2c240 <ftello64@plt+0x1a9b4>
   27e08:	cmp	r0, #0
   27e0c:	str	r0, [r8, #44]	; 0x2c
   27e10:	movwne	r0, #1
   27e14:	sub	sp, fp, #48	; 0x30
   27e18:	vpop	{d8-d9}
   27e1c:	add	sp, sp, #4
   27e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27e24:	mov	r0, #0
   27e28:	str	r0, [r5]
   27e2c:	str	r0, [r4]
   27e30:	cmp	r9, #1
   27e34:	bge	27dd0 <ftello64@plt+0x16544>
   27e38:	b	27dec <ftello64@plt+0x16560>
   27e3c:	ldr	r0, [fp, #-3132]	; 0xfffff3c4
   27e40:	bl	15c2c <ftello64@plt+0x43a0>
   27e44:	b	27cd0 <ftello64@plt+0x16444>
   27e48:	mov	r1, #512	; 0x200
   27e4c:	bl	2c240 <ftello64@plt+0x1a9b4>
   27e50:	ldr	r1, [sp, #24]
   27e54:	cmp	r0, #0
   27e58:	str	r0, [r1, #48]	; 0x30
   27e5c:	beq	27cc0 <ftello64@plt+0x16434>
   27e60:	sub	lr, fp, #1024	; 0x400
   27e64:	mov	r3, #0
   27e68:	add	r8, sp, #152	; 0x98
   27e6c:	mov	r5, r7
   27e70:	mov	r6, #0
   27e74:	sub	r1, lr, #56	; 0x38
   27e78:	sub	lr, r1, #4
   27e7c:	sub	r1, fp, #2048	; 0x800
   27e80:	sub	r1, r1, #56	; 0x38
   27e84:	sub	ip, r1, #4
   27e88:	cmp	r5, #0
   27e8c:	beq	27f20 <ftello64@plt+0x16694>
   27e90:	lsl	r4, r6, #5
   27e94:	mov	r1, #1
   27e98:	b	27ee4 <ftello64@plt+0x16658>
   27e9c:	mov	r2, r8
   27ea0:	str	lr, [sp, #148]	; 0x94
   27ea4:	mov	sl, lr
   27ea8:	mov	lr, ip
   27eac:	ldr	r7, [r2], #32
   27eb0:	add	sl, sl, #4
   27eb4:	add	lr, lr, #4
   27eb8:	tst	r7, r1
   27ebc:	beq	27eac <ftello64@plt+0x16620>
   27ec0:	ldr	r2, [sl]
   27ec4:	mov	r7, r0
   27ec8:	str	r2, [r7, r4, lsl #2]!
   27ecc:	ldr	r2, [lr]
   27ed0:	ldr	sl, [sp, #112]	; 0x70
   27ed4:	ldr	lr, [sp, #148]	; 0x94
   27ed8:	str	r2, [r7, #1024]	; 0x400
   27edc:	ldr	r7, [sp, #144]	; 0x90
   27ee0:	b	27eec <ftello64@plt+0x16660>
   27ee4:	tst	r5, #1
   27ee8:	bne	27e9c <ftello64@plt+0x16610>
   27eec:	lsr	r2, r5, #1
   27ef0:	cmp	r3, r5, lsr #1
   27ef4:	add	r4, r4, #1
   27ef8:	lsl	r1, r1, #1
   27efc:	mov	r5, r2
   27f00:	bne	27ee4 <ftello64@plt+0x16658>
   27f04:	b	27f20 <ftello64@plt+0x16694>
   27f08:	sub	r1, fp, #3072	; 0xc00
   27f0c:	add	r8, r8, #4
   27f10:	sub	r1, r1, #104	; 0x68
   27f14:	ldr	r5, [r1, r6, lsl #2]
   27f18:	cmp	r5, #0
   27f1c:	bne	27e90 <ftello64@plt+0x16604>
   27f20:	add	r6, r6, #1
   27f24:	cmp	r6, #8
   27f28:	bne	27f08 <ftello64@plt+0x1667c>
   27f2c:	b	27c08 <ftello64@plt+0x1637c>
   27f30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27f34:	add	fp, sp, #28
   27f38:	sub	sp, sp, #52	; 0x34
   27f3c:	ldr	r4, [r1, #8]
   27f40:	ldr	r8, [r1, #12]
   27f44:	mov	r6, r0
   27f48:	mov	r0, #1
   27f4c:	mov	r5, r1
   27f50:	str	r0, [sp, #44]	; 0x2c
   27f54:	str	r0, [sp, #40]	; 0x28
   27f58:	mov	r0, #4
   27f5c:	bl	2c294 <ftello64@plt+0x1aa08>
   27f60:	cmp	r0, #0
   27f64:	str	r0, [sp, #48]	; 0x30
   27f68:	beq	28364 <ftello64@plt+0x16ad8>
   27f6c:	str	r4, [r0]
   27f70:	add	r3, sp, #40	; 0x28
   27f74:	mov	r0, r6
   27f78:	mov	r1, r5
   27f7c:	mov	r2, r8
   27f80:	str	r6, [sp, #24]
   27f84:	bl	28380 <ftello64@plt+0x16af4>
   27f88:	cmp	r0, #0
   27f8c:	bne	2831c <ftello64@plt+0x16a90>
   27f90:	add	r0, r5, #16
   27f94:	mov	r1, #0
   27f98:	str	r5, [sp, #16]
   27f9c:	str	r0, [sp, #20]
   27fa0:	cmp	r8, #1
   27fa4:	blt	28324 <ftello64@plt+0x16a98>
   27fa8:	ldr	r0, [r5]
   27fac:	ldr	r7, [sp, #24]
   27fb0:	ldr	r2, [r0, r8, lsl #2]
   27fb4:	cmp	r2, #0
   27fb8:	mov	r2, #0
   27fbc:	addeq	r2, r1, #1
   27fc0:	ldr	r1, [r7, #120]	; 0x78
   27fc4:	cmp	r2, r1
   27fc8:	bgt	2832c <ftello64@plt+0x16aa0>
   27fcc:	mov	r0, #0
   27fd0:	str	r8, [sp, #28]
   27fd4:	sub	r8, r8, #1
   27fd8:	str	r2, [sp, #12]
   27fdc:	str	r0, [sp, #44]	; 0x2c
   27fe0:	ldr	r0, [r7, #100]	; 0x64
   27fe4:	ldr	r6, [r0, r8, lsl #2]
   27fe8:	cmp	r6, #0
   27fec:	beq	282fc <ftello64@plt+0x16a70>
   27ff0:	ldr	r0, [r6, #20]
   27ff4:	cmp	r0, #1
   27ff8:	blt	282fc <ftello64@plt+0x16a70>
   27ffc:	ldr	r0, [r7, #84]	; 0x54
   28000:	mov	r9, #0
   28004:	str	r6, [sp, #32]
   28008:	str	r0, [sp, #36]	; 0x24
   2800c:	b	280c0 <ftello64@plt+0x16834>
   28010:	cmp	r2, r1
   28014:	bne	28040 <ftello64@plt+0x167b4>
   28018:	lsl	r0, r2, #1
   2801c:	lsl	r1, r2, #3
   28020:	str	r0, [sp, #40]	; 0x28
   28024:	ldr	r0, [sp, #48]	; 0x30
   28028:	bl	2c2c4 <ftello64@plt+0x1aa38>
   2802c:	cmp	r0, #0
   28030:	beq	28378 <ftello64@plt+0x16aec>
   28034:	str	r0, [sp, #48]	; 0x30
   28038:	ldr	r1, [sp, #44]	; 0x2c
   2803c:	b	28044 <ftello64@plt+0x167b8>
   28040:	ldr	r0, [sp, #48]	; 0x30
   28044:	ldr	r2, [r0]
   28048:	cmp	r2, sl
   2804c:	ble	28088 <ftello64@plt+0x167fc>
   28050:	cmp	r1, #1
   28054:	blt	280b8 <ftello64@plt+0x1682c>
   28058:	add	r2, r0, r1, lsl #2
   2805c:	add	r1, r1, #1
   28060:	mov	r3, r2
   28064:	ldr	r7, [r3, #-4]!
   28068:	sub	r1, r1, #1
   2806c:	cmp	r1, #1
   28070:	str	r7, [r2]
   28074:	mov	r2, r3
   28078:	bgt	28064 <ftello64@plt+0x167d8>
   2807c:	ldr	r7, [sp, #24]
   28080:	sub	r1, r1, #1
   28084:	b	280b8 <ftello64@plt+0x1682c>
   28088:	add	r2, r0, r1, lsl #2
   2808c:	ldr	r3, [r2, #-4]
   28090:	cmp	r3, sl
   28094:	ble	280b8 <ftello64@plt+0x1682c>
   28098:	sub	r1, r1, #2
   2809c:	str	r3, [r2]
   280a0:	sub	r1, r1, #1
   280a4:	ldr	r3, [r2, #-8]
   280a8:	sub	r2, r2, #4
   280ac:	cmp	r3, sl
   280b0:	bgt	2809c <ftello64@plt+0x16810>
   280b4:	add	r1, r1, #2
   280b8:	str	sl, [r0, r1, lsl #2]
   280bc:	b	282b8 <ftello64@plt+0x16a2c>
   280c0:	ldr	r0, [r6, #24]
   280c4:	ldr	sl, [r0, r9, lsl #2]
   280c8:	ldr	r0, [sp, #36]	; 0x24
   280cc:	ldr	r0, [r0]
   280d0:	add	r0, r0, sl, lsl #3
   280d4:	ldrb	r0, [r0, #6]
   280d8:	tst	r0, #16
   280dc:	bne	28180 <ftello64@plt+0x168f4>
   280e0:	ldr	r0, [sp, #36]	; 0x24
   280e4:	mov	r2, r8
   280e8:	ldr	r0, [r0]
   280ec:	add	r1, r0, sl, lsl #3
   280f0:	mov	r0, r7
   280f4:	bl	26c24 <ftello64@plt+0x15398>
   280f8:	cmp	r0, #0
   280fc:	beq	282ec <ftello64@plt+0x16a60>
   28100:	ldr	r0, [r5]
   28104:	ldr	r1, [sp, #28]
   28108:	ldr	r0, [r0, r1, lsl #2]
   2810c:	cmp	r0, #0
   28110:	beq	282ec <ftello64@plt+0x16a60>
   28114:	ldr	r2, [r0, #8]
   28118:	cmp	r2, #1
   2811c:	blt	282ec <ftello64@plt+0x16a60>
   28120:	ldr	r1, [sp, #36]	; 0x24
   28124:	ldr	r0, [r0, #12]
   28128:	subs	r3, r2, #1
   2812c:	mov	r2, #0
   28130:	ldr	r1, [r1, #12]
   28134:	ldr	r1, [r1, sl, lsl #2]
   28138:	beq	28160 <ftello64@plt+0x168d4>
   2813c:	mov	r5, #1
   28140:	add	r7, r2, r3
   28144:	lsr	r6, r7, #1
   28148:	ldr	r4, [r0, r6, lsl #2]
   2814c:	cmp	r4, r1
   28150:	movge	r3, r6
   28154:	addlt	r2, r5, r7, lsr #1
   28158:	cmp	r2, r3
   2815c:	bcc	28140 <ftello64@plt+0x168b4>
   28160:	ldr	r2, [r0, r2, lsl #2]
   28164:	ldr	r5, [sp, #16]
   28168:	ldr	r7, [sp, #24]
   2816c:	ldr	r6, [sp, #32]
   28170:	mov	r0, #1
   28174:	cmp	r2, r1
   28178:	beq	28260 <ftello64@plt+0x169d4>
   2817c:	b	282ec <ftello64@plt+0x16a60>
   28180:	ldr	r4, [r7, #84]	; 0x54
   28184:	mov	r6, r5
   28188:	ldr	r5, [r5, #12]
   2818c:	mov	r1, sl
   28190:	mov	r2, r7
   28194:	mov	r3, r8
   28198:	mov	r0, r4
   2819c:	bl	26930 <ftello64@plt+0x150a4>
   281a0:	cmp	r0, #1
   281a4:	blt	281c8 <ftello64@plt+0x1693c>
   281a8:	add	r1, r0, r8
   281ac:	mov	r3, r8
   281b0:	cmp	r1, r5
   281b4:	ble	281dc <ftello64@plt+0x16950>
   281b8:	mov	r5, r6
   281bc:	ldr	r6, [sp, #32]
   281c0:	mov	r8, r3
   281c4:	b	28260 <ftello64@plt+0x169d4>
   281c8:	mov	r5, r6
   281cc:	ldr	r6, [sp, #32]
   281d0:	cmp	r0, #0
   281d4:	bne	28260 <ftello64@plt+0x169d4>
   281d8:	b	280e0 <ftello64@plt+0x16854>
   281dc:	ldr	r2, [r6]
   281e0:	mov	r5, r6
   281e4:	ldr	r6, [sp, #32]
   281e8:	mov	r8, r3
   281ec:	ldr	r2, [r2, r1, lsl #2]
   281f0:	cmp	r2, #0
   281f4:	beq	280e0 <ftello64@plt+0x16854>
   281f8:	ldr	r3, [r2, #8]
   281fc:	cmp	r3, #1
   28200:	blt	280e0 <ftello64@plt+0x16854>
   28204:	ldr	r1, [r4, #12]
   28208:	ldr	r2, [r2, #12]
   2820c:	subs	r4, r3, #1
   28210:	mov	r3, #0
   28214:	ldr	ip, [r1, sl, lsl #2]
   28218:	beq	28240 <ftello64@plt+0x169b4>
   2821c:	mov	r5, #1
   28220:	add	r6, r3, r4
   28224:	lsr	r7, r6, #1
   28228:	ldr	r1, [r2, r7, lsl #2]
   2822c:	cmp	r1, ip
   28230:	movge	r4, r7
   28234:	addlt	r3, r5, r6, lsr #1
   28238:	cmp	r3, r4
   2823c:	bcc	28220 <ftello64@plt+0x16994>
   28240:	ldr	r5, [sp, #16]
   28244:	ldr	r7, [sp, #24]
   28248:	ldr	r6, [sp, #32]
   2824c:	cmp	r0, #0
   28250:	beq	280e0 <ftello64@plt+0x16854>
   28254:	ldr	r1, [r2, r3, lsl #2]
   28258:	cmp	r1, ip
   2825c:	bne	280e0 <ftello64@plt+0x16854>
   28260:	ldr	r1, [r5, #20]
   28264:	cmp	r1, #0
   28268:	beq	28298 <ftello64@plt+0x16a0c>
   2826c:	ldr	r1, [sp, #36]	; 0x24
   28270:	add	r3, r0, r8
   28274:	mov	r0, r7
   28278:	ldr	r1, [r1, #12]
   2827c:	ldr	r2, [r1, sl, lsl #2]
   28280:	ldr	r1, [sp, #20]
   28284:	str	sl, [sp]
   28288:	str	r8, [sp, #4]
   2828c:	bl	29498 <ftello64@plt+0x17c0c>
   28290:	cmp	r0, #0
   28294:	bne	282ec <ftello64@plt+0x16a60>
   28298:	ldr	r2, [sp, #40]	; 0x28
   2829c:	cmp	r2, #0
   282a0:	beq	282c8 <ftello64@plt+0x16a3c>
   282a4:	ldr	r1, [sp, #44]	; 0x2c
   282a8:	cmp	r1, #0
   282ac:	bne	28010 <ftello64@plt+0x16784>
   282b0:	ldr	r0, [sp, #48]	; 0x30
   282b4:	str	sl, [r0]
   282b8:	ldr	r0, [sp, #44]	; 0x2c
   282bc:	add	r0, r0, #1
   282c0:	str	r0, [sp, #44]	; 0x2c
   282c4:	b	282ec <ftello64@plt+0x16a60>
   282c8:	mov	r0, #1
   282cc:	str	r0, [sp, #44]	; 0x2c
   282d0:	str	r0, [sp, #40]	; 0x28
   282d4:	mov	r0, #4
   282d8:	bl	2c294 <ftello64@plt+0x1aa08>
   282dc:	cmp	r0, #0
   282e0:	str	r0, [sp, #48]	; 0x30
   282e4:	beq	28350 <ftello64@plt+0x16ac4>
   282e8:	str	sl, [r0]
   282ec:	ldr	r0, [r6, #20]
   282f0:	add	r9, r9, #1
   282f4:	cmp	r9, r0
   282f8:	blt	280c0 <ftello64@plt+0x16834>
   282fc:	mov	r0, r7
   28300:	mov	r1, r5
   28304:	mov	r2, r8
   28308:	add	r3, sp, #40	; 0x28
   2830c:	bl	28380 <ftello64@plt+0x16af4>
   28310:	ldr	r1, [sp, #12]
   28314:	cmp	r0, #0
   28318:	beq	27fa0 <ftello64@plt+0x16714>
   2831c:	mov	r7, r0
   28320:	b	2833c <ftello64@plt+0x16ab0>
   28324:	mov	r7, #0
   28328:	b	2833c <ftello64@plt+0x16ab0>
   2832c:	lsl	r2, r8, #2
   28330:	mov	r1, #0
   28334:	mov	r7, #0
   28338:	bl	1176c <memset@plt>
   2833c:	ldr	r0, [sp, #48]	; 0x30
   28340:	bl	15c2c <ftello64@plt+0x43a0>
   28344:	mov	r0, r7
   28348:	sub	sp, fp, #28
   2834c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28350:	mov	r0, #0
   28354:	mov	r7, #12
   28358:	str	r0, [sp, #40]	; 0x28
   2835c:	str	r0, [sp, #44]	; 0x2c
   28360:	b	2833c <ftello64@plt+0x16ab0>
   28364:	mov	r0, #0
   28368:	mov	r7, #12
   2836c:	str	r0, [sp, #40]	; 0x28
   28370:	str	r0, [sp, #44]	; 0x2c
   28374:	b	28344 <ftello64@plt+0x16ab8>
   28378:	mov	r7, #12
   2837c:	b	2833c <ftello64@plt+0x16ab0>
   28380:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28384:	add	fp, sp, #28
   28388:	sub	sp, sp, #132	; 0x84
   2838c:	mov	r9, r0
   28390:	ldr	r8, [r0, #84]	; 0x54
   28394:	mov	r0, #0
   28398:	mov	sl, r1
   2839c:	mov	r5, r2
   283a0:	str	r0, [fp, #-76]	; 0xffffffb4
   283a4:	str	r5, [sp, #68]	; 0x44
   283a8:	ldr	r1, [r9, #100]	; 0x64
   283ac:	ldr	r2, [r1, r2, lsl #2]
   283b0:	cmp	r2, #0
   283b4:	mov	r1, r2
   283b8:	addne	r1, r1, #4
   283bc:	str	r1, [sp, #80]	; 0x50
   283c0:	ldr	r1, [r3, #4]
   283c4:	cmp	r1, #0
   283c8:	beq	287d0 <ftello64@plt+0x16f44>
   283cc:	mov	lr, r3
   283d0:	cmp	r2, #0
   283d4:	str	r2, [sp, #48]	; 0x30
   283d8:	beq	2879c <ftello64@plt+0x16f10>
   283dc:	mov	r0, #0
   283e0:	mov	r1, r8
   283e4:	mov	r2, lr
   283e8:	str	r8, [sp, #76]	; 0x4c
   283ec:	str	lr, [sp, #56]	; 0x38
   283f0:	str	r0, [fp, #-72]	; 0xffffffb8
   283f4:	sub	r0, fp, #72	; 0x48
   283f8:	bl	266a0 <ftello64@plt+0x14e14>
   283fc:	ldr	r8, [fp, #-72]	; 0xffffffb8
   28400:	cmp	r8, #0
   28404:	bne	28ea4 <ftello64@plt+0x17618>
   28408:	mov	r5, r0
   2840c:	mov	r4, r0
   28410:	ldr	r2, [sp, #56]	; 0x38
   28414:	ldr	r0, [r5, #28]!
   28418:	cmp	r0, #0
   2841c:	bne	284b0 <ftello64@plt+0x16c24>
   28420:	ldr	r0, [r2, #4]
   28424:	mov	r6, #0
   28428:	mov	r7, r2
   2842c:	str	r0, [r4, #28]
   28430:	lsl	r0, r0, #2
   28434:	str	r6, [r4, #32]
   28438:	bl	2c294 <ftello64@plt+0x1aa08>
   2843c:	cmp	r0, #0
   28440:	mov	r8, #12
   28444:	str	r0, [r4, #36]	; 0x24
   28448:	movweq	r6, #12
   2844c:	str	r6, [fp, #-72]	; 0xffffffb8
   28450:	beq	28ea4 <ftello64@plt+0x17618>
   28454:	ldr	r0, [r7, #4]
   28458:	mov	r2, r7
   2845c:	cmp	r0, #1
   28460:	blt	284b0 <ftello64@plt+0x16c24>
   28464:	mov	r4, #0
   28468:	ldr	r0, [r2, #8]
   2846c:	ldr	r1, [sp, #76]	; 0x4c
   28470:	mov	r6, r2
   28474:	ldr	r0, [r0, r4, lsl #2]
   28478:	ldr	r1, [r1, #28]
   2847c:	add	r0, r0, r0, lsl #1
   28480:	add	r1, r1, r0, lsl #2
   28484:	mov	r0, r5
   28488:	bl	22f10 <ftello64@plt+0x11684>
   2848c:	cmp	r0, #0
   28490:	bne	28ea0 <ftello64@plt+0x17614>
   28494:	ldr	r0, [r6, #4]
   28498:	add	r4, r4, #1
   2849c:	mov	r2, r6
   284a0:	cmp	r4, r0
   284a4:	blt	28468 <ftello64@plt+0x16bdc>
   284a8:	mov	r0, #0
   284ac:	str	r0, [fp, #-72]	; 0xffffffb8
   284b0:	ldr	r1, [sp, #80]	; 0x50
   284b4:	mov	r0, r2
   284b8:	mov	r2, r5
   284bc:	bl	28f04 <ftello64@plt+0x17678>
   284c0:	cmp	r0, #0
   284c4:	str	r0, [fp, #-76]	; 0xffffffb4
   284c8:	bne	28ed8 <ftello64@plt+0x1764c>
   284cc:	ldr	r0, [sl, #20]
   284d0:	ldr	r5, [sp, #68]	; 0x44
   284d4:	ldr	lr, [sp, #56]	; 0x38
   284d8:	ldr	r8, [sp, #76]	; 0x4c
   284dc:	cmp	r0, #0
   284e0:	beq	2879c <ftello64@plt+0x16f10>
   284e4:	ldr	r3, [sp, #80]	; 0x50
   284e8:	cmp	r0, #1
   284ec:	str	r9, [sp, #52]	; 0x34
   284f0:	blt	28790 <ftello64@plt+0x16f04>
   284f4:	ldr	r0, [sp, #52]	; 0x34
   284f8:	mov	r1, #0
   284fc:	str	sl, [sp, #60]	; 0x3c
   28500:	ldr	r0, [r0, #116]	; 0x74
   28504:	str	r0, [sp, #64]	; 0x40
   28508:	ldr	r0, [sl, #24]
   2850c:	str	r1, [sp, #72]	; 0x48
   28510:	ldr	r0, [r0, r1, lsl #2]
   28514:	ldr	r1, [sp, #64]	; 0x40
   28518:	add	r0, r0, r0, lsl #1
   2851c:	add	r1, r1, r0, lsl #3
   28520:	ldr	r2, [r1, #8]
   28524:	cmp	r2, r5
   28528:	bge	28778 <ftello64@plt+0x16eec>
   2852c:	ldr	r1, [r1, #4]
   28530:	cmp	r1, r5
   28534:	blt	28778 <ftello64@plt+0x16eec>
   28538:	ldr	r1, [sp, #64]	; 0x40
   2853c:	ldr	r2, [r8]
   28540:	ldr	r0, [r1, r0, lsl #3]!
   28544:	ldr	r1, [r1, #12]
   28548:	ldr	sl, [r2, r0, lsl #3]
   2854c:	ldr	r0, [lr, #4]
   28550:	cmp	r1, r5
   28554:	bne	28700 <ftello64@plt+0x16e74>
   28558:	cmp	r0, #1
   2855c:	blt	28778 <ftello64@plt+0x16eec>
   28560:	ldr	r3, [lr, #8]
   28564:	mvn	r9, #0
   28568:	mvn	r1, #0
   2856c:	ldr	r6, [r3]
   28570:	add	r7, r2, r6, lsl #3
   28574:	ldrb	r7, [r7, #4]
   28578:	cmp	r7, #9
   2857c:	beq	28598 <ftello64@plt+0x16d0c>
   28580:	cmp	r7, #8
   28584:	bne	285a4 <ftello64@plt+0x16d18>
   28588:	ldr	r7, [r2, r6, lsl #3]
   2858c:	cmp	sl, r7
   28590:	moveq	r1, r6
   28594:	b	285a4 <ftello64@plt+0x16d18>
   28598:	ldr	r7, [r2, r6, lsl #3]
   2859c:	cmp	sl, r7
   285a0:	moveq	r9, r6
   285a4:	add	r3, r3, #4
   285a8:	subs	r0, r0, #1
   285ac:	bne	2856c <ftello64@plt+0x16ce0>
   285b0:	cmp	r1, #0
   285b4:	blt	285d4 <ftello64@plt+0x16d48>
   285b8:	ldr	r0, [sp, #76]	; 0x4c
   285bc:	ldr	r3, [sp, #80]	; 0x50
   285c0:	mov	r2, lr
   285c4:	bl	29120 <ftello64@plt+0x17894>
   285c8:	ldr	lr, [sp, #56]	; 0x38
   285cc:	cmp	r0, #0
   285d0:	bne	28e8c <ftello64@plt+0x17600>
   285d4:	cmp	r9, #0
   285d8:	ldr	r3, [sp, #80]	; 0x50
   285dc:	ldr	r8, [sp, #76]	; 0x4c
   285e0:	ldrge	ip, [lr, #4]
   285e4:	cmpge	ip, #1
   285e8:	blt	28778 <ftello64@plt+0x16eec>
   285ec:	mov	sl, #0
   285f0:	ldr	r0, [lr, #8]
   285f4:	ldr	r1, [r0, sl, lsl #2]
   285f8:	ldr	r0, [r8, #28]
   285fc:	add	lr, r1, r1, lsl #1
   28600:	add	r2, r0, lr, lsl #2
   28604:	ldr	r0, [r2, #4]
   28608:	cmp	r0, #1
   2860c:	blt	28668 <ftello64@plt+0x16ddc>
   28610:	ldr	r4, [r2, #8]
   28614:	mov	r3, ip
   28618:	mov	r7, #0
   2861c:	subs	r0, r0, #1
   28620:	beq	28648 <ftello64@plt+0x16dbc>
   28624:	add	r6, r7, r0
   28628:	mov	ip, #1
   2862c:	lsr	r5, r6, #1
   28630:	ldr	r2, [r4, r5, lsl #2]
   28634:	cmp	r2, r9
   28638:	movge	r0, r5
   2863c:	addlt	r7, ip, r6, lsr #1
   28640:	cmp	r7, r0
   28644:	bcc	28624 <ftello64@plt+0x16d98>
   28648:	ldr	r0, [r4, r7, lsl #2]
   2864c:	mov	ip, r3
   28650:	ldr	r5, [sp, #68]	; 0x44
   28654:	ldr	r3, [sp, #80]	; 0x50
   28658:	cmp	r0, r9
   2865c:	bne	28668 <ftello64@plt+0x16ddc>
   28660:	ldr	lr, [sp, #56]	; 0x38
   28664:	b	286f0 <ftello64@plt+0x16e64>
   28668:	ldr	r0, [r8, #24]
   2866c:	add	r2, r0, lr, lsl #2
   28670:	ldr	lr, [sp, #56]	; 0x38
   28674:	ldr	r0, [r2, #4]
   28678:	cmp	r0, #1
   2867c:	blt	286c4 <ftello64@plt+0x16e38>
   28680:	ldr	r2, [r2, #8]
   28684:	mov	r4, #0
   28688:	subs	r0, r0, #1
   2868c:	beq	286b4 <ftello64@plt+0x16e28>
   28690:	add	r7, r4, r0
   28694:	lsr	r6, r7, #1
   28698:	ldr	r5, [r2, r6, lsl #2]
   2869c:	cmp	r5, r9
   286a0:	movge	r0, r6
   286a4:	mov	r6, #1
   286a8:	addlt	r4, r6, r7, lsr #1
   286ac:	cmp	r4, r0
   286b0:	bcc	28690 <ftello64@plt+0x16e04>
   286b4:	ldr	r0, [r2, r4, lsl #2]
   286b8:	ldr	r5, [sp, #68]	; 0x44
   286bc:	cmp	r0, r9
   286c0:	beq	286f0 <ftello64@plt+0x16e64>
   286c4:	mov	r0, r8
   286c8:	mov	r2, lr
   286cc:	mov	r4, lr
   286d0:	bl	29120 <ftello64@plt+0x17894>
   286d4:	cmp	r0, #0
   286d8:	bne	28e8c <ftello64@plt+0x17600>
   286dc:	ldr	ip, [r4, #4]
   286e0:	ldr	r3, [sp, #80]	; 0x50
   286e4:	ldr	r8, [sp, #76]	; 0x4c
   286e8:	sub	sl, sl, #1
   286ec:	mov	lr, r4
   286f0:	add	sl, sl, #1
   286f4:	cmp	sl, ip
   286f8:	blt	285f0 <ftello64@plt+0x16d64>
   286fc:	b	28778 <ftello64@plt+0x16eec>
   28700:	cmp	r0, #1
   28704:	blt	28778 <ftello64@plt+0x16eec>
   28708:	mov	r4, #0
   2870c:	b	28714 <ftello64@plt+0x16e88>
   28710:	ldr	r2, [r8]
   28714:	ldr	r1, [lr, #8]
   28718:	ldr	r1, [r1, r4, lsl #2]
   2871c:	add	r7, r2, r1, lsl #3
   28720:	ldr	r7, [r7, #4]
   28724:	and	r7, r7, #254	; 0xfe
   28728:	orr	r7, r7, #1
   2872c:	cmp	r7, #9
   28730:	ldreq	r2, [r2, r1, lsl #3]
   28734:	cmpeq	sl, r2
   28738:	beq	2874c <ftello64@plt+0x16ec0>
   2873c:	add	r4, r4, #1
   28740:	cmp	r4, r0
   28744:	blt	28710 <ftello64@plt+0x16e84>
   28748:	b	28778 <ftello64@plt+0x16eec>
   2874c:	mov	r0, r8
   28750:	mov	r2, lr
   28754:	mov	r6, lr
   28758:	bl	29120 <ftello64@plt+0x17894>
   2875c:	cmp	r0, #0
   28760:	bne	28e8c <ftello64@plt+0x17600>
   28764:	ldr	r0, [r6, #4]
   28768:	ldr	r3, [sp, #80]	; 0x50
   2876c:	ldr	r8, [sp, #76]	; 0x4c
   28770:	mov	lr, r6
   28774:	b	2873c <ftello64@plt+0x16eb0>
   28778:	ldr	sl, [sp, #60]	; 0x3c
   2877c:	ldr	r1, [sp, #72]	; 0x48
   28780:	ldr	r0, [sl, #20]
   28784:	add	r1, r1, #1
   28788:	cmp	r1, r0
   2878c:	blt	28508 <ftello64@plt+0x16c7c>
   28790:	ldr	r9, [sp, #52]	; 0x34
   28794:	mov	r0, #0
   28798:	str	r0, [fp, #-76]	; 0xffffffb4
   2879c:	sub	r0, fp, #76	; 0x4c
   287a0:	mov	r1, r8
   287a4:	mov	r2, lr
   287a8:	bl	266a0 <ftello64@plt+0x14e14>
   287ac:	ldr	r1, [sl]
   287b0:	ldr	r2, [sp, #48]	; 0x30
   287b4:	str	r0, [r1, r5, lsl #2]
   287b8:	ldr	r8, [fp, #-76]	; 0xffffffb4
   287bc:	cmp	r8, #0
   287c0:	bne	28e80 <ftello64@plt+0x175f4>
   287c4:	cmp	r2, #0
   287c8:	bne	287e0 <ftello64@plt+0x16f54>
   287cc:	b	28e7c <ftello64@plt+0x175f0>
   287d0:	ldr	r1, [sl]
   287d4:	str	r0, [r1, r5, lsl #2]
   287d8:	cmp	r2, #0
   287dc:	beq	28e7c <ftello64@plt+0x175f0>
   287e0:	ldr	r0, [r9, #100]	; 0x64
   287e4:	ldr	r0, [r0, r5, lsl #2]
   287e8:	ldrb	r0, [r0, #52]	; 0x34
   287ec:	tst	r0, #64	; 0x40
   287f0:	beq	28e7c <ftello64@plt+0x175f0>
   287f4:	ldr	r0, [r9, #84]	; 0x54
   287f8:	str	r0, [sp, #56]	; 0x38
   287fc:	ldr	r0, [r9, #108]	; 0x6c
   28800:	cmp	r0, #1
   28804:	blt	28e64 <ftello64@plt+0x175d8>
   28808:	ldr	r1, [r9, #116]	; 0x74
   2880c:	ldr	r8, [sp, #80]	; 0x50
   28810:	mov	lr, #0
   28814:	mov	r2, #1
   28818:	mov	r3, r0
   2881c:	add	r7, r3, lr
   28820:	add	r7, r7, r7, lsr #31
   28824:	asr	r6, r7, #1
   28828:	add	r4, r6, r6, lsl #1
   2882c:	add	r4, r1, r4, lsl #3
   28830:	ldr	r4, [r4, #4]
   28834:	cmp	r4, r5
   28838:	addlt	lr, r2, r7, asr #1
   2883c:	movge	r3, r6
   28840:	cmp	lr, r3
   28844:	blt	2881c <ftello64@plt+0x16f90>
   28848:	cmp	lr, r0
   2884c:	bge	28e74 <ftello64@plt+0x175e8>
   28850:	cmn	lr, #1
   28854:	beq	28e74 <ftello64@plt+0x175e8>
   28858:	ldr	r0, [r9, #116]	; 0x74
   2885c:	add	r1, lr, lr, lsl #1
   28860:	str	r1, [sp, #28]
   28864:	add	r0, r0, r1, lsl #3
   28868:	ldr	r0, [r0, #4]
   2886c:	cmp	r0, r5
   28870:	bne	28e74 <ftello64@plt+0x175e8>
   28874:	mov	r1, #0
   28878:	ldr	r7, [sp, #56]	; 0x38
   2887c:	str	r1, [fp, #-72]	; 0xffffffb8
   28880:	ldr	r0, [r8, #4]
   28884:	cmp	r0, #0
   28888:	ble	28e98 <ftello64@plt+0x1760c>
   2888c:	sub	r0, fp, #72	; 0x48
   28890:	mov	r2, #0
   28894:	str	sl, [sp, #60]	; 0x3c
   28898:	str	r9, [sp, #52]	; 0x34
   2889c:	str	lr, [sp, #48]	; 0x30
   288a0:	add	r0, r0, #16
   288a4:	str	r0, [sp, #12]
   288a8:	add	r0, sl, #16
   288ac:	str	r0, [sp, #36]	; 0x24
   288b0:	mov	r0, #0
   288b4:	str	r0, [sp, #64]	; 0x40
   288b8:	ldr	r0, [r8, #8]
   288bc:	ldr	r1, [sl, #8]
   288c0:	str	r4, [sp, #76]	; 0x4c
   288c4:	str	r2, [sp, #44]	; 0x2c
   288c8:	ldr	r3, [r0, r2, lsl #2]
   288cc:	ldr	r0, [r7]
   288d0:	add	r0, r0, r3, lsl #3
   288d4:	cmp	r3, r1
   288d8:	str	r3, [sp, #72]	; 0x48
   288dc:	ldrb	r0, [r0, #4]
   288e0:	bne	288fc <ftello64@plt+0x17070>
   288e4:	cmp	r0, #4
   288e8:	bne	28e40 <ftello64@plt+0x175b4>
   288ec:	ldr	r0, [sl, #12]
   288f0:	cmp	r0, r5
   288f4:	bne	28904 <ftello64@plt+0x17078>
   288f8:	b	28e40 <ftello64@plt+0x175b4>
   288fc:	cmp	r0, #4
   28900:	bne	28e40 <ftello64@plt+0x175b4>
   28904:	ldr	r0, [r9, #116]	; 0x74
   28908:	ldr	r1, [sp, #28]
   2890c:	ldr	r4, [sp, #72]	; 0x48
   28910:	mov	r9, lr
   28914:	add	r6, r0, r1, lsl #3
   28918:	b	28d50 <ftello64@plt+0x174c4>
   2891c:	ldr	r5, [sp, #68]	; 0x44
   28920:	ldr	r7, [sp, #56]	; 0x38
   28924:	ldr	r4, [sp, #72]	; 0x48
   28928:	mov	r0, r6
   2892c:	b	28e2c <ftello64@plt+0x175a0>
   28930:	ldr	r0, [sp, #64]	; 0x40
   28934:	cmp	r0, #0
   28938:	beq	2897c <ftello64@plt+0x170f0>
   2893c:	ldr	r0, [sp, #20]
   28940:	str	r5, [fp, #-60]	; 0xffffffc4
   28944:	str	r4, [fp, #-64]	; 0xffffffc0
   28948:	cmp	r0, #0
   2894c:	beq	28a80 <ftello64@plt+0x171f4>
   28950:	ldr	r6, [sp, #40]	; 0x28
   28954:	cmp	r6, #0
   28958:	bne	28d38 <ftello64@plt+0x174ac>
   2895c:	ldr	r4, [sp, #76]	; 0x4c
   28960:	mov	r0, #1
   28964:	mov	r1, #1
   28968:	str	r0, [sp, #40]	; 0x28
   2896c:	str	r9, [r4]
   28970:	str	r1, [fp, #-52]	; 0xffffffcc
   28974:	str	r4, [sp, #24]
   28978:	b	28b0c <ftello64@plt+0x17280>
   2897c:	add	r0, sl, #12
   28980:	mov	r3, #20
   28984:	sub	r2, fp, #72	; 0x48
   28988:	vld1.32	{d16-d17}, [r0]
   2898c:	mov	r0, sl
   28990:	add	r1, r2, #12
   28994:	vld1.32	{d18-d19}, [r0], r3
   28998:	vst1.32	{d16-d17}, [r1]
   2899c:	mov	r1, r2
   289a0:	vst1.64	{d18-d19}, [r1], r3
   289a4:	ldr	r6, [r0]
   289a8:	mov	r0, #0
   289ac:	cmp	r6, #1
   289b0:	str	r6, [r1]
   289b4:	blt	28a68 <ftello64@plt+0x171dc>
   289b8:	lsl	r0, r6, #2
   289bc:	str	r6, [fp, #-56]	; 0xffffffc8
   289c0:	bl	2c294 <ftello64@plt+0x1aa08>
   289c4:	cmp	r0, #0
   289c8:	str	r0, [fp, #-48]	; 0xffffffd0
   289cc:	beq	28ee8 <ftello64@plt+0x1765c>
   289d0:	mov	r8, r0
   289d4:	ldr	r0, [sl, #20]
   289d8:	ldr	r1, [sl, #24]
   289dc:	lsl	r2, r0, #2
   289e0:	mov	r0, r8
   289e4:	bl	11580 <memcpy@plt>
   289e8:	str	r4, [fp, #-64]	; 0xffffffc0
   289ec:	str	r5, [fp, #-60]	; 0xffffffc4
   289f0:	mov	r4, r8
   289f4:	lsl	r0, r6, #1
   289f8:	lsl	r1, r6, #3
   289fc:	str	r0, [sp, #20]
   28a00:	str	r0, [fp, #-56]	; 0xffffffc8
   28a04:	mov	r0, r8
   28a08:	bl	2c2c4 <ftello64@plt+0x1aa38>
   28a0c:	cmp	r0, #0
   28a10:	beq	28efc <ftello64@plt+0x17670>
   28a14:	mov	r4, r0
   28a18:	mov	r8, r0
   28a1c:	str	r0, [fp, #-48]	; 0xffffffd0
   28a20:	str	r0, [sp, #16]
   28a24:	ldr	r0, [r4]
   28a28:	cmp	r0, r9
   28a2c:	ble	28ac4 <ftello64@plt+0x17238>
   28a30:	cmp	r6, #1
   28a34:	mov	r2, r6
   28a38:	blt	28af8 <ftello64@plt+0x1726c>
   28a3c:	add	r1, r4, r6, lsl #2
   28a40:	add	r0, r6, #1
   28a44:	mov	r2, r1
   28a48:	ldr	r3, [r2, #-4]!
   28a4c:	sub	r0, r0, #1
   28a50:	cmp	r0, #1
   28a54:	str	r3, [r1]
   28a58:	mov	r1, r2
   28a5c:	bgt	28a48 <ftello64@plt+0x171bc>
   28a60:	sub	r2, r0, #1
   28a64:	b	28af8 <ftello64@plt+0x1726c>
   28a68:	ldr	r1, [sp, #12]
   28a6c:	str	r0, [r1]
   28a70:	str	r0, [r1, #4]
   28a74:	str	r0, [r1, #8]
   28a78:	str	r5, [fp, #-60]	; 0xffffffc4
   28a7c:	str	r4, [fp, #-64]	; 0xffffffc0
   28a80:	mov	r0, #1
   28a84:	str	r0, [fp, #-52]	; 0xffffffcc
   28a88:	str	r0, [fp, #-56]	; 0xffffffc8
   28a8c:	mov	r0, #4
   28a90:	bl	2c294 <ftello64@plt+0x1aa08>
   28a94:	cmp	r0, #0
   28a98:	str	r0, [fp, #-48]	; 0xffffffd0
   28a9c:	beq	28ee8 <ftello64@plt+0x1765c>
   28aa0:	mov	r4, r0
   28aa4:	str	r9, [r0]
   28aa8:	mov	r0, #1
   28aac:	str	r0, [sp, #40]	; 0x28
   28ab0:	mov	r0, #1
   28ab4:	str	r4, [sp, #16]
   28ab8:	str	r4, [sp, #24]
   28abc:	str	r0, [sp, #20]
   28ac0:	b	28b0c <ftello64@plt+0x17280>
   28ac4:	add	r0, r4, r6, lsl #2
   28ac8:	mov	r2, r6
   28acc:	ldr	r1, [r0, #-4]
   28ad0:	cmp	r1, r9
   28ad4:	ble	28af8 <ftello64@plt+0x1726c>
   28ad8:	sub	r2, r6, #2
   28adc:	str	r1, [r0]
   28ae0:	sub	r2, r2, #1
   28ae4:	ldr	r1, [r0, #-8]
   28ae8:	sub	r0, r0, #4
   28aec:	cmp	r1, r9
   28af0:	bgt	28adc <ftello64@plt+0x17250>
   28af4:	add	r2, r2, #2
   28af8:	add	r6, r6, #1
   28afc:	str	r9, [r4, r2, lsl #2]
   28b00:	str	r8, [sp, #24]
   28b04:	str	r6, [sp, #40]	; 0x28
   28b08:	str	r6, [fp, #-52]	; 0xffffffcc
   28b0c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   28b10:	sub	r1, fp, #72	; 0x48
   28b14:	str	r0, [sp, #64]	; 0x40
   28b18:	ldr	r0, [r0, r5, lsl #2]
   28b1c:	str	r0, [sp, #32]
   28b20:	ldr	r0, [sp, #52]	; 0x34
   28b24:	bl	27f30 <ftello64@plt+0x166a4>
   28b28:	cmp	r0, #0
   28b2c:	bne	28ee0 <ftello64@plt+0x17654>
   28b30:	ldr	r6, [sl, #4]
   28b34:	str	r4, [sp, #76]	; 0x4c
   28b38:	ldr	lr, [sp, #48]	; 0x30
   28b3c:	ldr	r4, [sp, #72]	; 0x48
   28b40:	ldr	r2, [sp, #64]	; 0x40
   28b44:	cmp	r6, #0
   28b48:	beq	28be0 <ftello64@plt+0x17354>
   28b4c:	cmp	r5, #0
   28b50:	blt	28bdc <ftello64@plt+0x17350>
   28b54:	mov	r0, #0
   28b58:	mov	sl, r0
   28b5c:	ldr	r0, [r2, r0, lsl #2]
   28b60:	ldr	r1, [r6, sl, lsl #2]
   28b64:	cmp	r1, #0
   28b68:	beq	28bcc <ftello64@plt+0x17340>
   28b6c:	cmp	r0, #0
   28b70:	beq	28bd0 <ftello64@plt+0x17344>
   28b74:	sub	r4, fp, #44	; 0x2c
   28b78:	add	r2, r0, #4
   28b7c:	add	r1, r1, #4
   28b80:	mov	r0, r4
   28b84:	bl	250b4 <ftello64@plt+0x13828>
   28b88:	cmp	r0, #0
   28b8c:	str	r0, [fp, #-32]	; 0xffffffe0
   28b90:	bne	28eac <ftello64@plt+0x17620>
   28b94:	sub	r0, fp, #32
   28b98:	mov	r1, r7
   28b9c:	mov	r2, r4
   28ba0:	bl	266a0 <ftello64@plt+0x14e14>
   28ba4:	str	r0, [r6, sl, lsl #2]
   28ba8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   28bac:	bl	15c2c <ftello64@plt+0x43a0>
   28bb0:	ldr	r8, [fp, #-32]	; 0xffffffe0
   28bb4:	ldr	lr, [sp, #48]	; 0x30
   28bb8:	ldr	r4, [sp, #72]	; 0x48
   28bbc:	ldr	r2, [sp, #64]	; 0x40
   28bc0:	cmp	r8, #0
   28bc4:	beq	28bd0 <ftello64@plt+0x17344>
   28bc8:	b	28eb0 <ftello64@plt+0x17624>
   28bcc:	str	r0, [r6, sl, lsl #2]
   28bd0:	add	r0, sl, #1
   28bd4:	cmp	sl, r5
   28bd8:	blt	28b58 <ftello64@plt+0x172cc>
   28bdc:	ldr	sl, [sp, #60]	; 0x3c
   28be0:	ldr	r0, [sp, #32]
   28be4:	str	r0, [r2, r5, lsl #2]
   28be8:	ldr	r0, [sp, #40]	; 0x28
   28bec:	cmp	r0, #1
   28bf0:	blt	28c38 <ftello64@plt+0x173ac>
   28bf4:	ldr	r8, [sp, #80]	; 0x50
   28bf8:	subs	r0, r0, #1
   28bfc:	mov	r4, #1
   28c00:	mov	r1, #0
   28c04:	beq	28c40 <ftello64@plt+0x173b4>
   28c08:	mov	r2, r0
   28c0c:	ldr	r6, [sp, #76]	; 0x4c
   28c10:	add	r3, r1, r2
   28c14:	lsr	r7, r3, #1
   28c18:	ldr	r6, [r6, r7, lsl #2]
   28c1c:	cmp	r6, r9
   28c20:	ldr	r6, [sp, #76]	; 0x4c
   28c24:	movge	r2, r7
   28c28:	addlt	r1, r4, r3, lsr #1
   28c2c:	cmp	r1, r2
   28c30:	bcc	28c0c <ftello64@plt+0x17380>
   28c34:	b	28c44 <ftello64@plt+0x173b8>
   28c38:	ldr	r8, [sp, #80]	; 0x50
   28c3c:	b	28d24 <ftello64@plt+0x17498>
   28c40:	ldr	r6, [sp, #76]	; 0x4c
   28c44:	ldr	r2, [r6, r1, lsl #2]
   28c48:	cmp	r2, r9
   28c4c:	mov	r2, r1
   28c50:	mvnne	r2, #0
   28c54:	cmp	r2, #0
   28c58:	blt	28c98 <ftello64@plt+0x1740c>
   28c5c:	ldr	r3, [sp, #40]	; 0x28
   28c60:	ldr	r7, [sp, #56]	; 0x38
   28c64:	ldr	r4, [sp, #72]	; 0x48
   28c68:	cmp	r3, r2
   28c6c:	ble	28cac <ftello64@plt+0x17420>
   28c70:	cmp	r0, r2
   28c74:	str	r0, [fp, #-52]	; 0xffffffcc
   28c78:	ble	28cb8 <ftello64@plt+0x1742c>
   28c7c:	ldr	r3, [sp, #40]	; 0x28
   28c80:	mvn	r2, r1
   28c84:	add	r3, r3, r2
   28c88:	cmp	r3, #4
   28c8c:	bcs	28cc4 <ftello64@plt+0x17438>
   28c90:	mov	r2, r1
   28c94:	b	28d04 <ftello64@plt+0x17478>
   28c98:	ldr	r0, [sp, #16]
   28c9c:	ldr	r7, [sp, #56]	; 0x38
   28ca0:	ldr	r4, [sp, #72]	; 0x48
   28ca4:	str	r0, [sp, #24]
   28ca8:	b	28d24 <ftello64@plt+0x17498>
   28cac:	ldr	r0, [sp, #16]
   28cb0:	str	r0, [sp, #24]
   28cb4:	b	28d24 <ftello64@plt+0x17498>
   28cb8:	ldr	r1, [sp, #16]
   28cbc:	str	r1, [sp, #24]
   28cc0:	b	28d20 <ftello64@plt+0x17494>
   28cc4:	mov	r7, r6
   28cc8:	bic	r6, r3, #3
   28ccc:	add	r2, r1, r6
   28cd0:	add	r1, r7, r1, lsl #2
   28cd4:	mov	r7, r6
   28cd8:	add	r1, r1, #4
   28cdc:	sub	r5, r1, #4
   28ce0:	vld1.32	{d16-d17}, [r1]!
   28ce4:	subs	r7, r7, #4
   28ce8:	vst1.32	{d16-d17}, [r5]
   28cec:	bne	28cdc <ftello64@plt+0x17450>
   28cf0:	cmp	r3, r6
   28cf4:	ldr	r5, [sp, #68]	; 0x44
   28cf8:	ldr	r7, [sp, #56]	; 0x38
   28cfc:	ldr	r6, [sp, #76]	; 0x4c
   28d00:	beq	28d1c <ftello64@plt+0x17490>
   28d04:	add	r1, r6, r2, lsl #2
   28d08:	ldr	r1, [r1, #4]
   28d0c:	str	r1, [r6, r2, lsl #2]
   28d10:	add	r2, r2, #1
   28d14:	cmp	r0, r2
   28d18:	bne	28d04 <ftello64@plt+0x17478>
   28d1c:	str	r6, [sp, #24]
   28d20:	str	r0, [sp, #40]	; 0x28
   28d24:	ldr	r0, [sp, #52]	; 0x34
   28d28:	add	r1, r9, r9, lsl #1
   28d2c:	ldr	r0, [r0, #116]	; 0x74
   28d30:	add	r0, r0, r1, lsl #3
   28d34:	b	28e2c <ftello64@plt+0x175a0>
   28d38:	ldr	r0, [sp, #20]
   28d3c:	ldr	r4, [sp, #76]	; 0x4c
   28d40:	ldr	r8, [sp, #24]
   28d44:	cmp	r0, r6
   28d48:	beq	289f4 <ftello64@plt+0x17168>
   28d4c:	b	28a24 <ftello64@plt+0x17198>
   28d50:	ldr	r0, [r6]
   28d54:	cmp	r0, r4
   28d58:	bne	28e28 <ftello64@plt+0x1759c>
   28d5c:	ldr	r0, [r6, #8]
   28d60:	ldr	r1, [r6, #12]
   28d64:	subs	r0, r1, r0
   28d68:	add	ip, r0, r5
   28d6c:	beq	28d7c <ftello64@plt+0x174f0>
   28d70:	ldr	r1, [r7, #12]
   28d74:	add	r1, r1, r4, lsl #2
   28d78:	b	28d8c <ftello64@plt+0x17500>
   28d7c:	ldr	r1, [r7, #20]
   28d80:	add	r2, r4, r4, lsl #1
   28d84:	add	r1, r1, r2, lsl #2
   28d88:	ldr	r1, [r1, #8]
   28d8c:	ldr	r2, [sl, #12]
   28d90:	cmp	ip, r2
   28d94:	bgt	28e28 <ftello64@plt+0x1759c>
   28d98:	ldr	r2, [sl]
   28d9c:	ldr	r2, [r2, ip, lsl #2]
   28da0:	cmp	r2, #0
   28da4:	beq	28e28 <ftello64@plt+0x1759c>
   28da8:	ldr	r3, [r2, #8]
   28dac:	cmp	r3, #1
   28db0:	blt	28e28 <ftello64@plt+0x1759c>
   28db4:	ldr	r1, [r1]
   28db8:	ldr	r2, [r2, #12]
   28dbc:	subs	r7, r3, #1
   28dc0:	mov	r3, #0
   28dc4:	beq	28dec <ftello64@plt+0x17560>
   28dc8:	add	r5, r3, r7
   28dcc:	lsr	r4, r5, #1
   28dd0:	ldr	r0, [r2, r4, lsl #2]
   28dd4:	cmp	r0, r1
   28dd8:	mov	r0, #1
   28ddc:	movge	r7, r4
   28de0:	addlt	r3, r0, r5, lsr #1
   28de4:	cmp	r3, r7
   28de8:	bcc	28dc8 <ftello64@plt+0x1753c>
   28dec:	ldr	r0, [r2, r3, lsl #2]
   28df0:	cmp	r0, r1
   28df4:	bne	2891c <ftello64@plt+0x17090>
   28df8:	stm	sp, {r1, ip}
   28dfc:	ldr	r4, [sp, #72]	; 0x48
   28e00:	ldr	r5, [sp, #68]	; 0x44
   28e04:	ldr	r0, [sp, #52]	; 0x34
   28e08:	ldr	r1, [sp, #36]	; 0x24
   28e0c:	mov	r2, r4
   28e10:	mov	r3, r5
   28e14:	bl	29498 <ftello64@plt+0x17c0c>
   28e18:	ldr	r7, [sp, #56]	; 0x38
   28e1c:	cmp	r0, #0
   28e20:	beq	28930 <ftello64@plt+0x170a4>
   28e24:	ldr	lr, [sp, #48]	; 0x30
   28e28:	mov	r0, r6
   28e2c:	add	r6, r0, #24
   28e30:	ldrb	r0, [r0, #20]
   28e34:	add	r9, r9, #1
   28e38:	cmp	r0, #0
   28e3c:	bne	28d50 <ftello64@plt+0x174c4>
   28e40:	ldr	r2, [sp, #44]	; 0x2c
   28e44:	ldr	r0, [r8, #4]
   28e48:	ldr	r9, [sp, #52]	; 0x34
   28e4c:	ldr	r4, [sp, #76]	; 0x4c
   28e50:	add	r2, r2, #1
   28e54:	cmp	r2, r0
   28e58:	blt	288b8 <ftello64@plt+0x1702c>
   28e5c:	mov	r8, #0
   28e60:	b	28eb4 <ftello64@plt+0x17628>
   28e64:	ldr	r8, [sp, #80]	; 0x50
   28e68:	mov	lr, #0
   28e6c:	cmp	lr, r0
   28e70:	blt	28850 <ftello64@plt+0x16fc4>
   28e74:	mov	r0, #0
   28e78:	str	r0, [fp, #-76]	; 0xffffffb4
   28e7c:	mov	r8, #0
   28e80:	mov	r0, r8
   28e84:	sub	sp, fp, #28
   28e88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28e8c:	mov	r8, r0
   28e90:	str	r0, [fp, #-76]	; 0xffffffb4
   28e94:	b	28e80 <ftello64@plt+0x175f4>
   28e98:	str	r1, [fp, #-76]	; 0xffffffb4
   28e9c:	b	28e7c <ftello64@plt+0x175f0>
   28ea0:	str	r0, [fp, #-72]	; 0xffffffb8
   28ea4:	str	r8, [fp, #-76]	; 0xffffffb4
   28ea8:	b	28e80 <ftello64@plt+0x175f4>
   28eac:	mov	r8, r0
   28eb0:	ldr	r4, [sp, #76]	; 0x4c
   28eb4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   28eb8:	cmp	r0, #0
   28ebc:	beq	28ec8 <ftello64@plt+0x1763c>
   28ec0:	mov	r0, r4
   28ec4:	bl	15c2c <ftello64@plt+0x43a0>
   28ec8:	cmp	r8, #0
   28ecc:	str	r8, [fp, #-76]	; 0xffffffb4
   28ed0:	moveq	r8, #0
   28ed4:	b	28e80 <ftello64@plt+0x175f4>
   28ed8:	mov	r8, r0
   28edc:	b	28e80 <ftello64@plt+0x175f4>
   28ee0:	mov	r8, r0
   28ee4:	b	28eb4 <ftello64@plt+0x17628>
   28ee8:	mov	r4, #0
   28eec:	mov	r8, #12
   28ef0:	str	r4, [fp, #-56]	; 0xffffffc8
   28ef4:	str	r4, [fp, #-52]	; 0xffffffcc
   28ef8:	b	28eb4 <ftello64@plt+0x17628>
   28efc:	mov	r8, #12
   28f00:	b	28eb4 <ftello64@plt+0x17628>
   28f04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28f08:	add	fp, sp, #28
   28f0c:	sub	sp, sp, #12
   28f10:	ldr	ip, [r1, #4]
   28f14:	mov	sl, r0
   28f18:	mov	r0, #0
   28f1c:	cmp	ip, #0
   28f20:	ldrne	lr, [r2, #4]
   28f24:	cmpne	lr, #0
   28f28:	bne	28f34 <ftello64@plt+0x176a8>
   28f2c:	sub	sp, fp, #28
   28f30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28f34:	mov	r7, r1
   28f38:	ldr	r1, [sl, #4]
   28f3c:	ldr	r6, [sl]
   28f40:	add	r3, lr, ip
   28f44:	add	r4, r1, r3
   28f48:	cmp	r4, r6
   28f4c:	ble	28f90 <ftello64@plt+0x17704>
   28f50:	mov	r5, r2
   28f54:	mov	r2, sl
   28f58:	add	r4, r6, r3
   28f5c:	ldr	r0, [r2, #8]!
   28f60:	lsl	r1, r4, #2
   28f64:	str	r2, [sp, #8]
   28f68:	bl	2c2c4 <ftello64@plt+0x1aa38>
   28f6c:	cmp	r0, #0
   28f70:	beq	29114 <ftello64@plt+0x17888>
   28f74:	str	r4, [sl]
   28f78:	str	r0, [sl, #8]
   28f7c:	mov	r2, r5
   28f80:	ldr	r1, [sl, #4]
   28f84:	ldr	lr, [r5, #4]
   28f88:	ldr	ip, [r7, #4]
   28f8c:	b	28f98 <ftello64@plt+0x1770c>
   28f90:	add	r0, sl, #8
   28f94:	str	r0, [sp, #8]
   28f98:	str	r2, [sp, #4]
   28f9c:	ldr	r2, [r2, #8]
   28fa0:	ldr	r4, [r7, #8]
   28fa4:	add	r3, ip, r1
   28fa8:	sub	r8, r1, #1
   28fac:	add	r9, r3, lr
   28fb0:	sub	ip, ip, #1
   28fb4:	sub	r3, lr, #1
   28fb8:	ldr	r1, [r2, r3, lsl #2]
   28fbc:	ldr	r6, [r4, ip, lsl #2]
   28fc0:	cmp	r6, r1
   28fc4:	beq	28ff0 <ftello64@plt+0x17764>
   28fc8:	blt	28fe0 <ftello64@plt+0x17754>
   28fcc:	sub	r5, ip, #1
   28fd0:	cmp	ip, #0
   28fd4:	mov	ip, r5
   28fd8:	bgt	28fbc <ftello64@plt+0x17730>
   28fdc:	b	2906c <ftello64@plt+0x177e0>
   28fe0:	cmp	lr, #2
   28fe4:	mov	lr, r3
   28fe8:	bge	28fb4 <ftello64@plt+0x17728>
   28fec:	b	2906c <ftello64@plt+0x177e0>
   28ff0:	mov	r0, r9
   28ff4:	cmp	r8, #0
   28ff8:	blt	29044 <ftello64@plt+0x177b8>
   28ffc:	ldr	r1, [sp, #8]
   29000:	ldr	r9, [r1]
   29004:	mov	r1, r8
   29008:	ldr	r5, [r9, r1, lsl #2]
   2900c:	cmp	r5, r6
   29010:	ble	29028 <ftello64@plt+0x1779c>
   29014:	sub	r8, r1, #1
   29018:	cmp	r1, #0
   2901c:	mov	r1, r8
   29020:	bgt	29008 <ftello64@plt+0x1777c>
   29024:	b	29044 <ftello64@plt+0x177b8>
   29028:	mov	r8, r1
   2902c:	bne	29044 <ftello64@plt+0x177b8>
   29030:	mov	r8, r1
   29034:	mov	r9, r0
   29038:	cmp	ip, #1
   2903c:	bge	29060 <ftello64@plt+0x177d4>
   29040:	b	2906c <ftello64@plt+0x177e0>
   29044:	ldr	r1, [sp, #8]
   29048:	mov	r9, r0
   2904c:	sub	r9, r0, #1
   29050:	ldr	r1, [r1]
   29054:	str	r6, [r1, r9, lsl #2]
   29058:	cmp	ip, #1
   2905c:	blt	2906c <ftello64@plt+0x177e0>
   29060:	cmp	lr, #2
   29064:	mov	lr, r3
   29068:	bge	28fb0 <ftello64@plt+0x17724>
   2906c:	ldr	lr, [r7, #4]
   29070:	ldr	r7, [sp, #4]
   29074:	ldr	r2, [sl, #4]
   29078:	ldr	r0, [sl, #8]
   2907c:	ldr	r4, [r7, #4]
   29080:	subs	r1, r2, #1
   29084:	add	r3, r1, lr
   29088:	add	r3, r3, r4
   2908c:	sub	r5, r3, r9
   29090:	add	r6, r5, #1
   29094:	cmpge	r5, #0
   29098:	add	r7, r6, r2
   2909c:	str	r7, [sl, #4]
   290a0:	blt	290f8 <ftello64@plt+0x1786c>
   290a4:	add	r2, r2, r4
   290a8:	add	r2, r2, lr
   290ac:	sub	r2, r2, r9
   290b0:	add	r7, r0, r2, lsl #2
   290b4:	ldr	r2, [r0, r1, lsl #2]
   290b8:	ldr	r5, [r0, r3, lsl #2]
   290bc:	cmp	r5, r2
   290c0:	bgt	290dc <ftello64@plt+0x17850>
   290c4:	str	r2, [r7, r1, lsl #2]
   290c8:	sub	r2, r1, #1
   290cc:	cmp	r1, #0
   290d0:	mov	r1, r2
   290d4:	bgt	290b4 <ftello64@plt+0x17828>
   290d8:	b	290f8 <ftello64@plt+0x1786c>
   290dc:	str	r5, [r7, r1, lsl #2]
   290e0:	sub	r7, r7, #4
   290e4:	subs	r6, r6, #1
   290e8:	sub	r3, r3, #1
   290ec:	mov	r2, #0
   290f0:	bne	290b4 <ftello64@plt+0x17828>
   290f4:	b	290fc <ftello64@plt+0x17870>
   290f8:	mov	r2, r6
   290fc:	add	r1, r0, r9, lsl #2
   29100:	lsl	r2, r2, #2
   29104:	bl	11580 <memcpy@plt>
   29108:	mov	r0, #0
   2910c:	sub	sp, fp, #28
   29110:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29114:	mov	r0, #12
   29118:	sub	sp, fp, #28
   2911c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29120:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29124:	add	fp, sp, #28
   29128:	sub	sp, sp, #44	; 0x2c
   2912c:	mov	ip, r0
   29130:	ldr	r0, [r0, #28]
   29134:	mov	r8, r2
   29138:	add	r2, r1, r1, lsl #1
   2913c:	mov	r9, #0
   29140:	str	r3, [sp, #4]
   29144:	str	r9, [sp, #36]	; 0x24
   29148:	str	r9, [sp, #32]
   2914c:	str	r9, [sp, #40]	; 0x28
   29150:	add	r2, r0, r2, lsl #2
   29154:	mov	r0, r2
   29158:	ldr	r6, [r0, #4]!
   2915c:	cmp	r6, #1
   29160:	str	r0, [sp, #28]
   29164:	blt	29470 <ftello64@plt+0x17be4>
   29168:	add	r4, r2, #8
   2916c:	mov	sl, #1
   29170:	str	r2, [sp]
   29174:	str	r1, [sp, #12]
   29178:	str	ip, [sp, #8]
   2917c:	str	r4, [sp, #20]
   29180:	ldr	r3, [r4]
   29184:	ldr	r0, [r3, r9, lsl #2]
   29188:	cmp	r0, r1
   2918c:	beq	2933c <ftello64@plt+0x17ab0>
   29190:	ldr	r2, [ip]
   29194:	add	r2, r2, r0, lsl #3
   29198:	ldrb	r2, [r2, #4]
   2919c:	tst	r2, #8
   291a0:	beq	2933c <ftello64@plt+0x17ab0>
   291a4:	ldr	r2, [ip, #20]
   291a8:	add	r0, r0, r0, lsl #1
   291ac:	mvn	lr, #0
   291b0:	str	r6, [sp, #24]
   291b4:	str	r0, [sp, #16]
   291b8:	add	r0, r2, r0, lsl #2
   291bc:	ldr	r7, [r0, #4]
   291c0:	ldr	r0, [r0, #8]
   291c4:	cmp	r7, #2
   291c8:	ldr	r5, [r0]
   291cc:	ldrge	lr, [r0, #4]
   291d0:	cmp	r6, #1
   291d4:	blt	29218 <ftello64@plt+0x1798c>
   291d8:	mov	r2, #0
   291dc:	subs	r7, r6, #1
   291e0:	beq	29204 <ftello64@plt+0x17978>
   291e4:	add	r4, r2, r7
   291e8:	lsr	r6, r4, #1
   291ec:	ldr	r0, [r3, r6, lsl #2]
   291f0:	cmp	r0, r5
   291f4:	movge	r7, r6
   291f8:	addlt	r2, sl, r4, lsr #1
   291fc:	cmp	r2, r7
   29200:	bcc	291e4 <ftello64@plt+0x17958>
   29204:	ldr	r0, [r3, r2, lsl #2]
   29208:	ldr	r4, [sp, #20]
   2920c:	ldr	r6, [sp, #24]
   29210:	cmp	r0, r5
   29214:	beq	29270 <ftello64@plt+0x179e4>
   29218:	ldr	r0, [r8, #4]
   2921c:	cmp	r0, #1
   29220:	blt	29270 <ftello64@plt+0x179e4>
   29224:	ldr	r1, [r8, #8]
   29228:	subs	r4, r0, #1
   2922c:	mov	r7, #0
   29230:	beq	29254 <ftello64@plt+0x179c8>
   29234:	add	r0, r7, r4
   29238:	lsr	r6, r0, #1
   2923c:	ldr	ip, [r1, r6, lsl #2]
   29240:	cmp	ip, r5
   29244:	movge	r4, r6
   29248:	addlt	r7, sl, r0, lsr #1
   2924c:	cmp	r7, r4
   29250:	bcc	29234 <ftello64@plt+0x179a8>
   29254:	ldr	r0, [r1, r7, lsl #2]
   29258:	ldr	r1, [sp, #12]
   2925c:	ldr	ip, [sp, #8]
   29260:	ldr	r4, [sp, #20]
   29264:	ldr	r6, [sp, #24]
   29268:	cmp	r0, r5
   2926c:	beq	2930c <ftello64@plt+0x17a80>
   29270:	cmp	lr, #1
   29274:	blt	2933c <ftello64@plt+0x17ab0>
   29278:	cmp	r6, #1
   2927c:	blt	292bc <ftello64@plt+0x17a30>
   29280:	mov	r2, #0
   29284:	subs	r7, r6, #1
   29288:	beq	292ac <ftello64@plt+0x17a20>
   2928c:	add	r0, r2, r7
   29290:	lsr	r6, r0, #1
   29294:	ldr	r5, [r3, r6, lsl #2]
   29298:	cmp	r5, lr
   2929c:	movge	r7, r6
   292a0:	addlt	r2, sl, r0, lsr #1
   292a4:	cmp	r2, r7
   292a8:	bcc	2928c <ftello64@plt+0x17a00>
   292ac:	ldr	r0, [r3, r2, lsl #2]
   292b0:	ldr	r6, [sp, #24]
   292b4:	cmp	r0, lr
   292b8:	beq	2933c <ftello64@plt+0x17ab0>
   292bc:	ldr	r0, [r8, #4]
   292c0:	cmp	r0, #1
   292c4:	blt	2933c <ftello64@plt+0x17ab0>
   292c8:	ldr	r4, [r8, #8]
   292cc:	subs	r7, r0, #1
   292d0:	mov	r3, #0
   292d4:	beq	292f8 <ftello64@plt+0x17a6c>
   292d8:	add	r0, r3, r7
   292dc:	lsr	r6, r0, #1
   292e0:	ldr	r5, [r4, r6, lsl #2]
   292e4:	cmp	r5, lr
   292e8:	movge	r7, r6
   292ec:	addlt	r3, sl, r0, lsr #1
   292f0:	cmp	r3, r7
   292f4:	bcc	292d8 <ftello64@plt+0x17a4c>
   292f8:	ldr	r0, [r4, r3, lsl #2]
   292fc:	ldr	r4, [sp, #20]
   29300:	ldr	r6, [sp, #24]
   29304:	cmp	r0, lr
   29308:	bne	2933c <ftello64@plt+0x17ab0>
   2930c:	ldr	r0, [ip, #28]
   29310:	ldr	r1, [sp, #16]
   29314:	add	r2, r0, r1, lsl #2
   29318:	ldr	r1, [sp, #4]
   2931c:	add	r0, sp, #32
   29320:	bl	28f04 <ftello64@plt+0x17678>
   29324:	cmp	r0, #0
   29328:	bne	29488 <ftello64@plt+0x17bfc>
   2932c:	ldr	r0, [sp, #28]
   29330:	ldr	r1, [sp, #12]
   29334:	ldr	ip, [sp, #8]
   29338:	ldr	r6, [r0]
   2933c:	add	r9, r9, #1
   29340:	cmp	r9, r6
   29344:	blt	29180 <ftello64@plt+0x178f4>
   29348:	ldr	r0, [sp]
   2934c:	cmp	r6, #0
   29350:	ble	29470 <ftello64@plt+0x17be4>
   29354:	ldr	r9, [sp, #36]	; 0x24
   29358:	ldr	lr, [r0, #8]
   2935c:	ldr	r0, [sp, #40]	; 0x28
   29360:	mov	ip, #0
   29364:	mov	r6, #1
   29368:	sub	r1, r9, #1
   2936c:	str	lr, [sp, #20]
   29370:	str	r9, [sp, #16]
   29374:	str	r1, [sp, #24]
   29378:	b	2939c <ftello64@plt+0x17b10>
   2937c:	add	r3, r1, r2, lsl #2
   29380:	ldr	r3, [r3, #4]
   29384:	str	r3, [r1, r2, lsl #2]
   29388:	add	r2, r2, #1
   2938c:	ldr	r3, [r8, #4]
   29390:	cmp	r2, r3
   29394:	blt	2937c <ftello64@plt+0x17af0>
   29398:	b	29458 <ftello64@plt+0x17bcc>
   2939c:	ldr	r5, [lr, ip, lsl #2]
   293a0:	cmp	r9, #1
   293a4:	blt	293e4 <ftello64@plt+0x17b58>
   293a8:	ldr	r2, [sp, #24]
   293ac:	mov	r1, #0
   293b0:	cmp	r2, #0
   293b4:	beq	293d8 <ftello64@plt+0x17b4c>
   293b8:	add	r3, r1, r2
   293bc:	lsr	r4, r3, #1
   293c0:	ldr	r7, [r0, r4, lsl #2]
   293c4:	cmp	r7, r5
   293c8:	movge	r2, r4
   293cc:	addlt	r1, r6, r3, lsr #1
   293d0:	cmp	r1, r2
   293d4:	bcc	293b8 <ftello64@plt+0x17b2c>
   293d8:	ldr	r1, [r0, r1, lsl #2]
   293dc:	cmp	r1, r5
   293e0:	beq	29458 <ftello64@plt+0x17bcc>
   293e4:	ldr	r3, [r8, #4]
   293e8:	cmp	r3, #1
   293ec:	blt	29458 <ftello64@plt+0x17bcc>
   293f0:	mov	r1, r8
   293f4:	subs	sl, r3, #1
   293f8:	mov	r2, #0
   293fc:	ldr	r1, [r8, #8]
   29400:	beq	29428 <ftello64@plt+0x17b9c>
   29404:	mov	r4, sl
   29408:	add	r7, r2, r4
   2940c:	lsr	lr, r7, #1
   29410:	ldr	r9, [r1, lr, lsl #2]
   29414:	cmp	r9, r5
   29418:	movge	r4, lr
   2941c:	addlt	r2, r6, r7, lsr #1
   29420:	cmp	r2, r4
   29424:	bcc	29408 <ftello64@plt+0x17b7c>
   29428:	ldr	r7, [r1, r2, lsl #2]
   2942c:	ldr	lr, [sp, #20]
   29430:	ldr	r9, [sp, #16]
   29434:	mov	r4, r2
   29438:	cmp	r7, r5
   2943c:	mvnne	r4, #0
   29440:	cmp	r4, #0
   29444:	blt	29458 <ftello64@plt+0x17bcc>
   29448:	cmp	r3, r4
   2944c:	strgt	sl, [r8, #4]
   29450:	cmpgt	sl, r4
   29454:	bgt	2937c <ftello64@plt+0x17af0>
   29458:	ldr	r1, [sp, #28]
   2945c:	add	ip, ip, #1
   29460:	ldr	r1, [r1]
   29464:	cmp	ip, r1
   29468:	blt	2939c <ftello64@plt+0x17b10>
   2946c:	b	29474 <ftello64@plt+0x17be8>
   29470:	ldr	r0, [sp, #40]	; 0x28
   29474:	bl	15c2c <ftello64@plt+0x43a0>
   29478:	mov	r5, #0
   2947c:	mov	r0, r5
   29480:	sub	sp, fp, #28
   29484:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29488:	mov	r5, r0
   2948c:	ldr	r0, [sp, #40]	; 0x28
   29490:	bl	15c2c <ftello64@plt+0x43a0>
   29494:	b	2947c <ftello64@plt+0x17bf0>
   29498:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2949c:	add	fp, sp, #28
   294a0:	sub	sp, sp, #28
   294a4:	ldr	ip, [r0, #108]	; 0x6c
   294a8:	str	r1, [sp, #24]
   294ac:	ldr	r1, [r0, #84]	; 0x54
   294b0:	mov	r4, r3
   294b4:	str	r2, [sp, #8]
   294b8:	str	r0, [sp, #16]
   294bc:	cmp	ip, #1
   294c0:	str	r1, [sp, #20]
   294c4:	blt	2952c <ftello64@plt+0x17ca0>
   294c8:	ldr	r1, [r0, #116]	; 0x74
   294cc:	mov	r9, #0
   294d0:	mov	r2, #1
   294d4:	mov	r3, ip
   294d8:	add	r7, r3, r9
   294dc:	add	r7, r7, r7, lsr #31
   294e0:	asr	r6, r7, #1
   294e4:	add	r5, r6, r6, lsl #1
   294e8:	add	r5, r1, r5, lsl #3
   294ec:	ldr	r5, [r5, #4]
   294f0:	cmp	r5, r4
   294f4:	addlt	r9, r2, r7, asr #1
   294f8:	movge	r3, r6
   294fc:	cmp	r9, r3
   29500:	blt	294d8 <ftello64@plt+0x17c4c>
   29504:	cmp	r9, ip
   29508:	bge	29538 <ftello64@plt+0x17cac>
   2950c:	ldr	r0, [sp, #16]
   29510:	add	r2, r9, r9, lsl #1
   29514:	ldr	r1, [r0, #116]	; 0x74
   29518:	add	r1, r1, r2, lsl #3
   2951c:	ldr	r1, [r1, #4]
   29520:	cmp	r1, r4
   29524:	mvnne	r9, #0
   29528:	b	2953c <ftello64@plt+0x17cb0>
   2952c:	mov	r9, #0
   29530:	cmp	r9, ip
   29534:	blt	2950c <ftello64@plt+0x17c80>
   29538:	mvn	r9, #0
   2953c:	ldr	r8, [fp, #12]
   29540:	cmp	ip, #1
   29544:	blt	2958c <ftello64@plt+0x17d00>
   29548:	ldr	r0, [sp, #16]
   2954c:	mov	r6, #0
   29550:	mov	r2, #1
   29554:	mov	r3, ip
   29558:	ldr	r1, [r0, #116]	; 0x74
   2955c:	add	r7, r3, r6
   29560:	add	r7, r7, r7, lsr #31
   29564:	asr	r5, r7, #1
   29568:	add	r0, r5, r5, lsl #1
   2956c:	add	r0, r1, r0, lsl #3
   29570:	ldr	r0, [r0, #4]
   29574:	cmp	r0, r8
   29578:	addlt	r6, r2, r7, asr #1
   2957c:	movge	r3, r5
   29580:	cmp	r6, r3
   29584:	blt	2955c <ftello64@plt+0x17cd0>
   29588:	b	29590 <ftello64@plt+0x17d04>
   2958c:	mov	r6, #0
   29590:	cmp	r6, ip
   29594:	ldr	ip, [sp, #16]
   29598:	bge	295b8 <ftello64@plt+0x17d2c>
   2959c:	ldr	r0, [ip, #116]	; 0x74
   295a0:	add	r1, r6, r6, lsl #1
   295a4:	add	r0, r0, r1, lsl #3
   295a8:	ldr	r0, [r0, #4]
   295ac:	cmp	r0, r8
   295b0:	mvnne	r6, #0
   295b4:	b	295bc <ftello64@plt+0x17d30>
   295b8:	mvn	r6, #0
   295bc:	ldr	r0, [sp, #24]
   295c0:	ldr	r0, [r0, #4]
   295c4:	cmp	r0, #1
   295c8:	blt	29748 <ftello64@plt+0x17ebc>
   295cc:	mov	sl, #0
   295d0:	str	r4, [sp, #12]
   295d4:	ldr	r0, [sp, #24]
   295d8:	ldr	r3, [ip, #116]	; 0x74
   295dc:	ldr	r5, [sp, #20]
   295e0:	ldr	r0, [r0, #8]
   295e4:	ldr	r5, [r5]
   295e8:	ldr	r2, [r0, sl, lsl #2]
   295ec:	mov	r0, r3
   295f0:	add	r1, r2, r2, lsl #1
   295f4:	ldr	r7, [r0, r1, lsl #3]!
   295f8:	ldr	r0, [r0, #8]
   295fc:	ldr	r5, [r5, r7, lsl #3]
   29600:	mvn	r7, #0
   29604:	cmp	r0, r4
   29608:	ble	29614 <ftello64@plt+0x17d88>
   2960c:	mvn	r8, #0
   29610:	b	296a0 <ftello64@plt+0x17e14>
   29614:	add	r1, r3, r1, lsl #3
   29618:	mov	r8, #1
   2961c:	ldr	r1, [r1, #12]
   29620:	cmp	r1, r4
   29624:	blt	296a0 <ftello64@plt+0x17e14>
   29628:	sub	r1, r1, r4
   2962c:	mov	lr, r5
   29630:	cmp	r0, r4
   29634:	mov	r4, #1
   29638:	clz	r1, r1
   2963c:	lsr	r5, r1, #5
   29640:	lsl	r1, r5, #1
   29644:	orreq	r1, r4, r5, lsl #1
   29648:	cmp	r1, #0
   2964c:	beq	29694 <ftello64@plt+0x17e08>
   29650:	ldr	r3, [sp, #8]
   29654:	mov	r0, ip
   29658:	mov	r2, lr
   2965c:	str	r9, [sp]
   29660:	mov	r5, lr
   29664:	bl	29754 <ftello64@plt+0x17ec8>
   29668:	mov	r8, r0
   2966c:	ldr	r0, [sp, #24]
   29670:	ldr	ip, [sp, #16]
   29674:	ldr	r4, [sp, #12]
   29678:	ldr	r0, [r0, #8]
   2967c:	ldr	r3, [ip, #116]	; 0x74
   29680:	ldr	r2, [r0, sl, lsl #2]
   29684:	add	r0, r2, r2, lsl #1
   29688:	add	r0, r3, r0, lsl #3
   2968c:	ldr	r0, [r0, #8]
   29690:	b	296a0 <ftello64@plt+0x17e14>
   29694:	ldr	r4, [sp, #12]
   29698:	mov	r8, #0
   2969c:	mov	r5, lr
   296a0:	ldr	r1, [fp, #12]
   296a4:	cmp	r0, r1
   296a8:	bgt	29710 <ftello64@plt+0x17e84>
   296ac:	add	r1, r2, r2, lsl #1
   296b0:	ldr	r2, [fp, #12]
   296b4:	mov	r7, #1
   296b8:	add	r1, r3, r1, lsl #3
   296bc:	ldr	r1, [r1, #12]
   296c0:	cmp	r1, r2
   296c4:	blt	29710 <ftello64@plt+0x17e84>
   296c8:	ldr	r2, [fp, #12]
   296cc:	sub	r1, r1, r2
   296d0:	mov	r3, r2
   296d4:	clz	r1, r1
   296d8:	cmp	r0, r3
   296dc:	mov	r0, #1
   296e0:	lsr	r2, r1, #5
   296e4:	lsl	r1, r2, #1
   296e8:	orreq	r1, r0, r2, lsl #1
   296ec:	cmp	r1, #0
   296f0:	beq	29730 <ftello64@plt+0x17ea4>
   296f4:	ldr	r3, [fp, #8]
   296f8:	mov	r0, ip
   296fc:	mov	r2, r5
   29700:	str	r6, [sp]
   29704:	bl	29754 <ftello64@plt+0x17ec8>
   29708:	ldr	ip, [sp, #16]
   2970c:	mov	r7, r0
   29710:	cmp	r7, r8
   29714:	bne	2973c <ftello64@plt+0x17eb0>
   29718:	ldr	r0, [sp, #24]
   2971c:	add	sl, sl, #1
   29720:	ldr	r0, [r0, #4]
   29724:	cmp	sl, r0
   29728:	blt	295d4 <ftello64@plt+0x17d48>
   2972c:	b	29748 <ftello64@plt+0x17ebc>
   29730:	mov	r7, #0
   29734:	cmp	r7, r8
   29738:	beq	29718 <ftello64@plt+0x17e8c>
   2973c:	mov	r0, #1
   29740:	sub	sp, fp, #28
   29744:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29748:	mov	r0, #0
   2974c:	sub	sp, fp, #28
   29750:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29754:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29758:	add	fp, sp, #28
   2975c:	sub	sp, sp, #36	; 0x24
   29760:	ldr	r4, [r0, #84]	; 0x54
   29764:	mov	r7, r0
   29768:	mov	r5, r1
   2976c:	add	r1, r3, r3, lsl #1
   29770:	str	r3, [sp, #32]
   29774:	ldr	r0, [r4, #24]
   29778:	add	r1, r0, r1, lsl #2
   2977c:	mov	lr, r1
   29780:	ldr	r0, [lr, #4]!
   29784:	cmp	r0, #1
   29788:	blt	29924 <ftello64@plt+0x18098>
   2978c:	mov	ip, #1
   29790:	mov	r6, r2
   29794:	and	r3, r5, #2
   29798:	mov	sl, #0
   2979c:	mvn	r2, ip, lsl r2
   297a0:	cmp	r6, #31
   297a4:	str	r3, [sp, #16]
   297a8:	str	r2, [sp, #24]
   297ac:	lsl	r2, ip, r6
   297b0:	and	ip, r5, #1
   297b4:	str	r2, [sp, #28]
   297b8:	mov	r2, #0
   297bc:	str	ip, [sp, #12]
   297c0:	movwgt	r2, #1
   297c4:	orr	r2, r2, r3, lsr #1
   297c8:	add	r3, r1, #8
   297cc:	str	r2, [sp, #20]
   297d0:	stmib	sp, {r3, lr}
   297d4:	ldr	r1, [r3]
   297d8:	ldr	r9, [r1, sl, lsl #2]
   297dc:	ldr	r1, [r4]
   297e0:	add	r2, r1, r9, lsl #3
   297e4:	ldrb	r2, [r2, #4]
   297e8:	cmp	r2, #9
   297ec:	beq	298e8 <ftello64@plt+0x1805c>
   297f0:	cmp	r2, #8
   297f4:	beq	29904 <ftello64@plt+0x18078>
   297f8:	cmp	r2, #4
   297fc:	bne	29918 <ftello64@plt+0x1808c>
   29800:	ldr	r1, [fp, #8]
   29804:	cmn	r1, #1
   29808:	beq	29918 <ftello64@plt+0x1808c>
   2980c:	ldr	r1, [fp, #8]
   29810:	ldr	r0, [r7, #116]	; 0x74
   29814:	add	r1, r1, r1, lsl #1
   29818:	add	r0, r0, r1, lsl #3
   2981c:	add	r8, r0, #16
   29820:	ldr	r0, [r8, #-16]
   29824:	cmp	r0, r9
   29828:	bne	298c4 <ftello64@plt+0x18038>
   2982c:	cmp	r6, #31
   29830:	bgt	29844 <ftello64@plt+0x17fb8>
   29834:	ldr	r0, [r8]
   29838:	ldr	r1, [sp, #28]
   2983c:	tst	r0, r1
   29840:	beq	298c4 <ftello64@plt+0x18038>
   29844:	ldr	r0, [r4, #20]
   29848:	add	r1, r9, r9, lsl #1
   2984c:	add	r0, r0, r1, lsl #2
   29850:	ldr	r0, [r0, #8]
   29854:	ldr	r3, [r0]
   29858:	ldr	r0, [sp, #32]
   2985c:	cmp	r3, r0
   29860:	beq	29930 <ftello64@plt+0x180a4>
   29864:	ldr	r0, [fp, #8]
   29868:	mov	r1, r5
   2986c:	mov	r2, r6
   29870:	str	r0, [sp]
   29874:	mov	r0, r7
   29878:	bl	29754 <ftello64@plt+0x17ec8>
   2987c:	cmp	r0, #0
   29880:	beq	29898 <ftello64@plt+0x1800c>
   29884:	cmn	r0, #1
   29888:	beq	29944 <ftello64@plt+0x180b8>
   2988c:	cmp	r6, #31
   29890:	ble	298b4 <ftello64@plt+0x18028>
   29894:	b	298c4 <ftello64@plt+0x18038>
   29898:	ldr	r0, [sp, #20]
   2989c:	cmp	r0, #0
   298a0:	beq	298b4 <ftello64@plt+0x18028>
   298a4:	ldr	r0, [sp, #16]
   298a8:	cmp	r0, #0
   298ac:	beq	298c4 <ftello64@plt+0x18038>
   298b0:	b	29940 <ftello64@plt+0x180b4>
   298b4:	ldr	r0, [r8]
   298b8:	ldr	r1, [sp, #24]
   298bc:	and	r0, r0, r1
   298c0:	str	r0, [r8]
   298c4:	ldrb	r0, [r8, #4]
   298c8:	add	r8, r8, #24
   298cc:	cmp	r0, #0
   298d0:	bne	29820 <ftello64@plt+0x17f94>
   298d4:	ldr	lr, [sp, #8]
   298d8:	ldr	ip, [sp, #12]
   298dc:	ldr	r3, [sp, #4]
   298e0:	ldr	r0, [lr]
   298e4:	b	29918 <ftello64@plt+0x1808c>
   298e8:	ldr	r2, [sp, #16]
   298ec:	cmp	r2, #0
   298f0:	beq	29918 <ftello64@plt+0x1808c>
   298f4:	ldr	r1, [r1, r9, lsl #3]
   298f8:	cmp	r1, r6
   298fc:	bne	29918 <ftello64@plt+0x1808c>
   29900:	b	29940 <ftello64@plt+0x180b4>
   29904:	cmp	ip, #0
   29908:	beq	29918 <ftello64@plt+0x1808c>
   2990c:	ldr	r1, [r1, r9, lsl #3]
   29910:	cmp	r1, r6
   29914:	beq	2994c <ftello64@plt+0x180c0>
   29918:	add	sl, sl, #1
   2991c:	cmp	sl, r0
   29920:	blt	297d4 <ftello64@plt+0x17f48>
   29924:	ubfx	r0, r5, #1, #1
   29928:	sub	sp, fp, #28
   2992c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29930:	ldr	r0, [sp, #12]
   29934:	rsb	r0, r0, #0
   29938:	sub	sp, fp, #28
   2993c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29940:	mov	r0, #0
   29944:	sub	sp, fp, #28
   29948:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2994c:	mvn	r0, #0
   29950:	sub	sp, fp, #28
   29954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29958:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2995c:	add	fp, sp, #24
   29960:	sub	sp, sp, #64	; 0x40
   29964:	mov	r5, r1
   29968:	bl	115d4 <strdup@plt>
   2996c:	cmp	r0, #0
   29970:	beq	29c1c <ftello64@plt+0x18390>
   29974:	mov	r4, r0
   29978:	bl	11640 <__ctype_get_mb_cur_max@plt>
   2997c:	cmp	r0, #2
   29980:	bcc	29b6c <ftello64@plt+0x182e0>
   29984:	cmp	r5, #0
   29988:	beq	29a2c <ftello64@plt+0x181a0>
   2998c:	mov	r0, r4
   29990:	str	r4, [sp, #24]
   29994:	bl	11718 <strlen@plt>
   29998:	mov	r7, #0
   2999c:	add	r1, r4, r0
   299a0:	cmp	r0, #1
   299a4:	mov	r6, r4
   299a8:	str	r7, [sp, #16]
   299ac:	str	r7, [sp, #12]
   299b0:	strb	r7, [sp, #8]
   299b4:	strb	r7, [sp, #20]
   299b8:	str	r1, [sp, #4]
   299bc:	blt	29a0c <ftello64@plt+0x18180>
   299c0:	add	r6, sp, #4
   299c4:	mov	r0, r6
   299c8:	bl	2c684 <ftello64@plt+0x1adf8>
   299cc:	ldrb	r0, [sp, #32]
   299d0:	cmp	r0, #0
   299d4:	beq	29a08 <ftello64@plt+0x1817c>
   299d8:	ldr	r0, [sp, #36]	; 0x24
   299dc:	bl	1170c <iswspace@plt>
   299e0:	cmp	r0, #0
   299e4:	beq	29a08 <ftello64@plt+0x1817c>
   299e8:	strb	r7, [sp, #20]
   299ec:	ldr	r1, [sp, #24]
   299f0:	ldr	r2, [sp, #28]
   299f4:	ldr	r0, [sp, #4]
   299f8:	add	r1, r1, r2
   299fc:	cmp	r1, r0
   29a00:	str	r1, [sp, #24]
   29a04:	bcc	299c4 <ftello64@plt+0x18138>
   29a08:	ldr	r6, [sp, #24]
   29a0c:	mov	r0, r6
   29a10:	bl	11718 <strlen@plt>
   29a14:	add	r2, r0, #1
   29a18:	mov	r0, r4
   29a1c:	mov	r1, r6
   29a20:	bl	11544 <memmove@plt>
   29a24:	cmp	r5, #1
   29a28:	beq	29c10 <ftello64@plt+0x18384>
   29a2c:	add	r0, sp, #4
   29a30:	str	r4, [sp, #24]
   29a34:	add	r5, r0, #8
   29a38:	mov	r0, r4
   29a3c:	bl	11718 <strlen@plt>
   29a40:	mov	r6, #0
   29a44:	cmp	r0, #1
   29a48:	add	r1, r4, r0
   29a4c:	strb	r6, [sp, #8]
   29a50:	str	r1, [sp, #4]
   29a54:	str	r6, [r5]
   29a58:	str	r6, [r5, #4]
   29a5c:	strb	r6, [sp, #20]
   29a60:	blt	29c10 <ftello64@plt+0x18384>
   29a64:	add	r5, sp, #4
   29a68:	mov	r7, #0
   29a6c:	b	29a90 <ftello64@plt+0x18204>
   29a70:	ldrb	r0, [sp, #32]
   29a74:	cmp	r0, #0
   29a78:	beq	29b3c <ftello64@plt+0x182b0>
   29a7c:	ldr	r0, [sp, #36]	; 0x24
   29a80:	bl	1170c <iswspace@plt>
   29a84:	cmp	r0, #0
   29a88:	movne	r7, #1
   29a8c:	b	29b3c <ftello64@plt+0x182b0>
   29a90:	mov	r0, r5
   29a94:	bl	2c684 <ftello64@plt+0x1adf8>
   29a98:	cmp	r7, #1
   29a9c:	beq	29ad0 <ftello64@plt+0x18244>
   29aa0:	cmp	r7, #0
   29aa4:	bne	29b18 <ftello64@plt+0x1828c>
   29aa8:	ldrb	r0, [sp, #32]
   29aac:	mov	r7, #1
   29ab0:	cmp	r0, #0
   29ab4:	beq	29b3c <ftello64@plt+0x182b0>
   29ab8:	ldr	r0, [sp, #36]	; 0x24
   29abc:	bl	1170c <iswspace@plt>
   29ac0:	cmp	r0, #0
   29ac4:	beq	29a70 <ftello64@plt+0x181e4>
   29ac8:	mov	r7, #0
   29acc:	b	29b3c <ftello64@plt+0x182b0>
   29ad0:	ldrb	r0, [sp, #32]
   29ad4:	mov	r7, #1
   29ad8:	cmp	r0, #0
   29adc:	beq	29b3c <ftello64@plt+0x182b0>
   29ae0:	ldr	r0, [sp, #36]	; 0x24
   29ae4:	bl	1170c <iswspace@plt>
   29ae8:	cmp	r0, #0
   29aec:	beq	29b3c <ftello64@plt+0x182b0>
   29af0:	ldrb	r0, [sp, #32]
   29af4:	cmp	r0, #0
   29af8:	beq	29b38 <ftello64@plt+0x182ac>
   29afc:	ldr	r0, [sp, #36]	; 0x24
   29b00:	bl	1170c <iswspace@plt>
   29b04:	cmp	r0, #0
   29b08:	beq	29b38 <ftello64@plt+0x182ac>
   29b0c:	ldr	r8, [sp, #24]
   29b10:	mov	r7, #2
   29b14:	b	29b3c <ftello64@plt+0x182b0>
   29b18:	ldrb	r0, [sp, #32]
   29b1c:	cmp	r0, #0
   29b20:	beq	29b38 <ftello64@plt+0x182ac>
   29b24:	ldr	r0, [sp, #36]	; 0x24
   29b28:	bl	1170c <iswspace@plt>
   29b2c:	mov	r7, #2
   29b30:	cmp	r0, #0
   29b34:	bne	29b3c <ftello64@plt+0x182b0>
   29b38:	mov	r7, #1
   29b3c:	strb	r6, [sp, #20]
   29b40:	ldr	r1, [sp, #24]
   29b44:	ldr	r2, [sp, #28]
   29b48:	ldr	r0, [sp, #4]
   29b4c:	add	r1, r1, r2
   29b50:	cmp	r1, r0
   29b54:	str	r1, [sp, #24]
   29b58:	bcc	29a90 <ftello64@plt+0x18204>
   29b5c:	cmp	r7, #2
   29b60:	moveq	r0, #0
   29b64:	strbeq	r0, [r8]
   29b68:	b	29c10 <ftello64@plt+0x18384>
   29b6c:	cmp	r5, #0
   29b70:	beq	29bcc <ftello64@plt+0x18340>
   29b74:	ldrb	r7, [r4]
   29b78:	mov	r6, r4
   29b7c:	cmp	r7, #0
   29b80:	beq	29bac <ftello64@plt+0x18320>
   29b84:	bl	116f4 <__ctype_b_loc@plt>
   29b88:	ldr	r0, [r0]
   29b8c:	mov	r6, r4
   29b90:	uxtb	r1, r7
   29b94:	add	r1, r0, r1, lsl #1
   29b98:	ldrb	r1, [r1, #1]
   29b9c:	tst	r1, #32
   29ba0:	ldrbne	r7, [r6, #1]!
   29ba4:	cmpne	r7, #0
   29ba8:	bne	29b90 <ftello64@plt+0x18304>
   29bac:	mov	r0, r6
   29bb0:	bl	11718 <strlen@plt>
   29bb4:	add	r2, r0, #1
   29bb8:	mov	r0, r4
   29bbc:	mov	r1, r6
   29bc0:	bl	11544 <memmove@plt>
   29bc4:	cmp	r5, #1
   29bc8:	beq	29c10 <ftello64@plt+0x18384>
   29bcc:	mov	r0, r4
   29bd0:	bl	11718 <strlen@plt>
   29bd4:	add	r0, r4, r0
   29bd8:	sub	r5, r0, #1
   29bdc:	cmp	r5, r4
   29be0:	bcc	29c10 <ftello64@plt+0x18384>
   29be4:	bl	116f4 <__ctype_b_loc@plt>
   29be8:	mov	r1, #0
   29bec:	ldrb	r2, [r5]
   29bf0:	ldr	r3, [r0]
   29bf4:	add	r2, r3, r2, lsl #1
   29bf8:	ldrb	r2, [r2, #1]
   29bfc:	tst	r2, #32
   29c00:	beq	29c10 <ftello64@plt+0x18384>
   29c04:	strb	r1, [r5], #-1
   29c08:	cmp	r5, r4
   29c0c:	bcs	29bec <ftello64@plt+0x18360>
   29c10:	mov	r0, r4
   29c14:	sub	sp, fp, #24
   29c18:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   29c1c:	bl	2a838 <ftello64@plt+0x18fac>
   29c20:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   29c24:	add	fp, sp, #24
   29c28:	sub	sp, sp, #32
   29c2c:	ldr	r6, [fp, #12]
   29c30:	ldr	r7, [fp, #8]
   29c34:	mov	r4, r2
   29c38:	mov	r8, r0
   29c3c:	cmp	r1, #0
   29c40:	beq	29c68 <ftello64@plt+0x183dc>
   29c44:	movw	r2, #61743	; 0xf12f
   29c48:	mov	r5, r1
   29c4c:	str	r3, [sp, #4]
   29c50:	str	r4, [sp]
   29c54:	mov	r0, r8
   29c58:	mov	r1, #1
   29c5c:	movt	r2, #2
   29c60:	mov	r3, r5
   29c64:	b	29c80 <ftello64@plt+0x183f4>
   29c68:	movw	r2, #61755	; 0xf13b
   29c6c:	str	r3, [sp]
   29c70:	mov	r0, r8
   29c74:	mov	r1, #1
   29c78:	mov	r3, r4
   29c7c:	movt	r2, #2
   29c80:	bl	1179c <__fprintf_chk@plt>
   29c84:	movw	r1, #61762	; 0xf142
   29c88:	mov	r0, #0
   29c8c:	mov	r2, #5
   29c90:	movt	r1, #2
   29c94:	bl	115c8 <dcgettext@plt>
   29c98:	movw	r2, #62480	; 0xf410
   29c9c:	mov	r3, r0
   29ca0:	movw	r0, #2022	; 0x7e6
   29ca4:	mov	r1, #1
   29ca8:	str	r0, [sp]
   29cac:	movt	r2, #2
   29cb0:	mov	r0, r8
   29cb4:	bl	1179c <__fprintf_chk@plt>
   29cb8:	movw	r4, #58287	; 0xe3af
   29cbc:	mov	r1, r8
   29cc0:	movt	r4, #2
   29cc4:	mov	r0, r4
   29cc8:	bl	114c0 <fputs_unlocked@plt>
   29ccc:	movw	r1, #61766	; 0xf146
   29cd0:	mov	r0, #0
   29cd4:	mov	r2, #5
   29cd8:	movt	r1, #2
   29cdc:	bl	115c8 <dcgettext@plt>
   29ce0:	movw	r3, #61937	; 0xf1f1
   29ce4:	mov	r2, r0
   29ce8:	mov	r0, r8
   29cec:	mov	r1, #1
   29cf0:	movt	r3, #2
   29cf4:	bl	1179c <__fprintf_chk@plt>
   29cf8:	mov	r0, r4
   29cfc:	mov	r1, r8
   29d00:	bl	114c0 <fputs_unlocked@plt>
   29d04:	cmp	r6, #9
   29d08:	bhi	29d44 <ftello64@plt+0x184b8>
   29d0c:	add	r0, pc, #0
   29d10:	ldr	pc, [r0, r6, lsl #2]
   29d14:	andeq	r9, r2, ip, lsr sp
   29d18:	andeq	r9, r2, r0, asr sp
   29d1c:	andeq	r9, r2, r0, lsl #27
   29d20:	andeq	r9, r2, r8, lsr #27
   29d24:	ldrdeq	r9, [r2], -r0
   29d28:	strdeq	r9, [r2], -r8
   29d2c:	andeq	r9, r2, r0, lsr #28
   29d30:	andeq	r9, r2, r8, asr lr
   29d34:	strdeq	r9, [r2], -r8
   29d38:	andeq	r9, r2, r0, lsr #29
   29d3c:	sub	sp, fp, #24
   29d40:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   29d44:	movw	r1, #62290	; 0xf352
   29d48:	movt	r1, #2
   29d4c:	b	29ea8 <ftello64@plt+0x1861c>
   29d50:	movw	r1, #61971	; 0xf213
   29d54:	mov	r0, #0
   29d58:	mov	r2, #5
   29d5c:	movt	r1, #2
   29d60:	bl	115c8 <dcgettext@plt>
   29d64:	ldr	r3, [r7]
   29d68:	mov	r2, r0
   29d6c:	mov	r0, r8
   29d70:	mov	r1, #1
   29d74:	sub	sp, fp, #24
   29d78:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   29d7c:	b	1179c <__fprintf_chk@plt>
   29d80:	movw	r1, #61987	; 0xf223
   29d84:	mov	r0, #0
   29d88:	mov	r2, #5
   29d8c:	movt	r1, #2
   29d90:	bl	115c8 <dcgettext@plt>
   29d94:	mov	r2, r0
   29d98:	ldr	r3, [r7]
   29d9c:	ldr	r0, [r7, #4]
   29da0:	str	r0, [sp]
   29da4:	b	29e94 <ftello64@plt+0x18608>
   29da8:	movw	r1, #62010	; 0xf23a
   29dac:	mov	r0, #0
   29db0:	mov	r2, #5
   29db4:	movt	r1, #2
   29db8:	bl	115c8 <dcgettext@plt>
   29dbc:	ldr	r3, [r7]
   29dc0:	mov	r2, r0
   29dc4:	ldmib	r7, {r0, r1}
   29dc8:	stm	sp, {r0, r1}
   29dcc:	b	29e94 <ftello64@plt+0x18608>
   29dd0:	movw	r1, #62038	; 0xf256
   29dd4:	mov	r0, #0
   29dd8:	mov	r2, #5
   29ddc:	movt	r1, #2
   29de0:	bl	115c8 <dcgettext@plt>
   29de4:	ldr	r3, [r7]
   29de8:	mov	r2, r0
   29dec:	ldmib	r7, {r0, r1, r7}
   29df0:	stm	sp, {r0, r1, r7}
   29df4:	b	29e94 <ftello64@plt+0x18608>
   29df8:	movw	r1, #62070	; 0xf276
   29dfc:	mov	r0, #0
   29e00:	mov	r2, #5
   29e04:	movt	r1, #2
   29e08:	bl	115c8 <dcgettext@plt>
   29e0c:	ldr	r3, [r7]
   29e10:	mov	r2, r0
   29e14:	ldmib	r7, {r0, r1, r6, r7}
   29e18:	stm	sp, {r0, r1, r6, r7}
   29e1c:	b	29e94 <ftello64@plt+0x18608>
   29e20:	movw	r1, #62106	; 0xf29a
   29e24:	mov	r0, #0
   29e28:	mov	r2, #5
   29e2c:	movt	r1, #2
   29e30:	bl	115c8 <dcgettext@plt>
   29e34:	ldr	r3, [r7]
   29e38:	mov	r2, r0
   29e3c:	ldmib	r7, {r0, r1, r6}
   29e40:	ldr	r5, [r7, #16]
   29e44:	ldr	r7, [r7, #20]
   29e48:	stm	sp, {r0, r1, r6}
   29e4c:	str	r5, [sp, #12]
   29e50:	str	r7, [sp, #16]
   29e54:	b	29e94 <ftello64@plt+0x18608>
   29e58:	movw	r1, #62146	; 0xf2c2
   29e5c:	mov	r0, #0
   29e60:	mov	r2, #5
   29e64:	movt	r1, #2
   29e68:	bl	115c8 <dcgettext@plt>
   29e6c:	ldr	r3, [r7]
   29e70:	mov	r2, r0
   29e74:	ldmib	r7, {r0, r1, r6}
   29e78:	ldr	r5, [r7, #16]
   29e7c:	ldr	r4, [r7, #20]
   29e80:	ldr	r7, [r7, #24]
   29e84:	stm	sp, {r0, r1, r6}
   29e88:	str	r5, [sp, #12]
   29e8c:	str	r4, [sp, #16]
   29e90:	str	r7, [sp, #20]
   29e94:	mov	r0, r8
   29e98:	mov	r1, #1
   29e9c:	b	29f48 <ftello64@plt+0x186bc>
   29ea0:	movw	r1, #62238	; 0xf31e
   29ea4:	movt	r1, #2
   29ea8:	mov	r0, #0
   29eac:	mov	r2, #5
   29eb0:	bl	115c8 <dcgettext@plt>
   29eb4:	mov	ip, r0
   29eb8:	ldr	r3, [r7]
   29ebc:	ldr	r0, [r7, #4]
   29ec0:	ldr	r1, [r7, #8]
   29ec4:	ldr	r6, [r7, #12]
   29ec8:	ldr	r5, [r7, #16]
   29ecc:	ldr	r4, [r7, #20]
   29ed0:	ldr	r2, [r7, #24]
   29ed4:	ldr	lr, [r7, #28]
   29ed8:	ldr	r7, [r7, #32]
   29edc:	stm	sp, {r0, r1, r6}
   29ee0:	str	r5, [sp, #12]
   29ee4:	str	r4, [sp, #16]
   29ee8:	str	r2, [sp, #20]
   29eec:	str	lr, [sp, #24]
   29ef0:	str	r7, [sp, #28]
   29ef4:	b	29f3c <ftello64@plt+0x186b0>
   29ef8:	movw	r1, #62190	; 0xf2ee
   29efc:	mov	r0, #0
   29f00:	mov	r2, #5
   29f04:	movt	r1, #2
   29f08:	bl	115c8 <dcgettext@plt>
   29f0c:	mov	ip, r0
   29f10:	ldr	r3, [r7]
   29f14:	ldmib	r7, {r0, r1, r6}
   29f18:	ldr	r5, [r7, #16]
   29f1c:	ldr	r4, [r7, #20]
   29f20:	ldr	r2, [r7, #24]
   29f24:	ldr	r7, [r7, #28]
   29f28:	stm	sp, {r0, r1, r6}
   29f2c:	str	r5, [sp, #12]
   29f30:	str	r4, [sp, #16]
   29f34:	str	r2, [sp, #20]
   29f38:	str	r7, [sp, #24]
   29f3c:	mov	r0, r8
   29f40:	mov	r1, #1
   29f44:	mov	r2, ip
   29f48:	bl	1179c <__fprintf_chk@plt>
   29f4c:	sub	sp, fp, #24
   29f50:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   29f54:	push	{r4, sl, fp, lr}
   29f58:	add	fp, sp, #8
   29f5c:	sub	sp, sp, #8
   29f60:	ldr	ip, [fp, #8]
   29f64:	mov	lr, #0
   29f68:	ldr	r4, [ip, lr, lsl #2]
   29f6c:	add	lr, lr, #1
   29f70:	cmp	r4, #0
   29f74:	bne	29f68 <ftello64@plt+0x186dc>
   29f78:	sub	r4, lr, #1
   29f7c:	str	ip, [sp]
   29f80:	str	r4, [sp, #4]
   29f84:	bl	29c20 <ftello64@plt+0x18394>
   29f88:	sub	sp, fp, #8
   29f8c:	pop	{r4, sl, fp, pc}
   29f90:	push	{fp, lr}
   29f94:	mov	fp, sp
   29f98:	sub	sp, sp, #48	; 0x30
   29f9c:	ldr	ip, [fp, #8]
   29fa0:	ldr	lr, [ip]
   29fa4:	cmp	lr, #0
   29fa8:	str	lr, [sp, #8]
   29fac:	beq	2a048 <ftello64@plt+0x187bc>
   29fb0:	ldr	lr, [ip, #4]
   29fb4:	cmp	lr, #0
   29fb8:	str	lr, [sp, #12]
   29fbc:	beq	2a050 <ftello64@plt+0x187c4>
   29fc0:	ldr	lr, [ip, #8]
   29fc4:	cmp	lr, #0
   29fc8:	str	lr, [sp, #16]
   29fcc:	beq	2a058 <ftello64@plt+0x187cc>
   29fd0:	ldr	lr, [ip, #12]
   29fd4:	cmp	lr, #0
   29fd8:	str	lr, [sp, #20]
   29fdc:	beq	2a060 <ftello64@plt+0x187d4>
   29fe0:	ldr	lr, [ip, #16]
   29fe4:	cmp	lr, #0
   29fe8:	str	lr, [sp, #24]
   29fec:	beq	2a068 <ftello64@plt+0x187dc>
   29ff0:	ldr	lr, [ip, #20]
   29ff4:	cmp	lr, #0
   29ff8:	str	lr, [sp, #28]
   29ffc:	beq	2a070 <ftello64@plt+0x187e4>
   2a000:	ldr	lr, [ip, #24]
   2a004:	cmp	lr, #0
   2a008:	str	lr, [sp, #32]
   2a00c:	beq	2a078 <ftello64@plt+0x187ec>
   2a010:	ldr	lr, [ip, #28]
   2a014:	cmp	lr, #0
   2a018:	str	lr, [sp, #36]	; 0x24
   2a01c:	beq	2a080 <ftello64@plt+0x187f4>
   2a020:	ldr	lr, [ip, #32]
   2a024:	cmp	lr, #0
   2a028:	str	lr, [sp, #40]	; 0x28
   2a02c:	beq	2a088 <ftello64@plt+0x187fc>
   2a030:	ldr	lr, [ip, #36]	; 0x24
   2a034:	mov	ip, #10
   2a038:	cmp	lr, #0
   2a03c:	str	lr, [sp, #44]	; 0x2c
   2a040:	movweq	ip, #9
   2a044:	b	2a08c <ftello64@plt+0x18800>
   2a048:	mov	ip, #0
   2a04c:	b	2a08c <ftello64@plt+0x18800>
   2a050:	mov	ip, #1
   2a054:	b	2a08c <ftello64@plt+0x18800>
   2a058:	mov	ip, #2
   2a05c:	b	2a08c <ftello64@plt+0x18800>
   2a060:	mov	ip, #3
   2a064:	b	2a08c <ftello64@plt+0x18800>
   2a068:	mov	ip, #4
   2a06c:	b	2a08c <ftello64@plt+0x18800>
   2a070:	mov	ip, #5
   2a074:	b	2a08c <ftello64@plt+0x18800>
   2a078:	mov	ip, #6
   2a07c:	b	2a08c <ftello64@plt+0x18800>
   2a080:	mov	ip, #7
   2a084:	b	2a08c <ftello64@plt+0x18800>
   2a088:	mov	ip, #8
   2a08c:	add	lr, sp, #8
   2a090:	str	ip, [sp, #4]
   2a094:	str	lr, [sp]
   2a098:	bl	29c20 <ftello64@plt+0x18394>
   2a09c:	mov	sp, fp
   2a0a0:	pop	{fp, pc}
   2a0a4:	push	{fp, lr}
   2a0a8:	mov	fp, sp
   2a0ac:	sub	sp, sp, #56	; 0x38
   2a0b0:	add	ip, fp, #8
   2a0b4:	str	ip, [sp, #12]
   2a0b8:	ldr	lr, [fp, #8]
   2a0bc:	cmp	lr, #0
   2a0c0:	str	lr, [sp, #16]
   2a0c4:	beq	2a160 <ftello64@plt+0x188d4>
   2a0c8:	ldr	lr, [ip, #4]
   2a0cc:	cmp	lr, #0
   2a0d0:	str	lr, [sp, #20]
   2a0d4:	beq	2a168 <ftello64@plt+0x188dc>
   2a0d8:	ldr	lr, [ip, #8]
   2a0dc:	cmp	lr, #0
   2a0e0:	str	lr, [sp, #24]
   2a0e4:	beq	2a170 <ftello64@plt+0x188e4>
   2a0e8:	ldr	lr, [ip, #12]
   2a0ec:	cmp	lr, #0
   2a0f0:	str	lr, [sp, #28]
   2a0f4:	beq	2a178 <ftello64@plt+0x188ec>
   2a0f8:	ldr	lr, [ip, #16]
   2a0fc:	cmp	lr, #0
   2a100:	str	lr, [sp, #32]
   2a104:	beq	2a180 <ftello64@plt+0x188f4>
   2a108:	ldr	lr, [ip, #20]
   2a10c:	cmp	lr, #0
   2a110:	str	lr, [sp, #36]	; 0x24
   2a114:	beq	2a188 <ftello64@plt+0x188fc>
   2a118:	ldr	lr, [ip, #24]
   2a11c:	cmp	lr, #0
   2a120:	str	lr, [sp, #40]	; 0x28
   2a124:	beq	2a190 <ftello64@plt+0x18904>
   2a128:	ldr	lr, [ip, #28]
   2a12c:	cmp	lr, #0
   2a130:	str	lr, [sp, #44]	; 0x2c
   2a134:	beq	2a198 <ftello64@plt+0x1890c>
   2a138:	ldr	lr, [ip, #32]
   2a13c:	cmp	lr, #0
   2a140:	str	lr, [sp, #48]	; 0x30
   2a144:	beq	2a1a0 <ftello64@plt+0x18914>
   2a148:	ldr	lr, [ip, #36]	; 0x24
   2a14c:	mov	ip, #10
   2a150:	cmp	lr, #0
   2a154:	str	lr, [sp, #52]	; 0x34
   2a158:	movweq	ip, #9
   2a15c:	b	2a1a4 <ftello64@plt+0x18918>
   2a160:	mov	ip, #0
   2a164:	b	2a1a4 <ftello64@plt+0x18918>
   2a168:	mov	ip, #1
   2a16c:	b	2a1a4 <ftello64@plt+0x18918>
   2a170:	mov	ip, #2
   2a174:	b	2a1a4 <ftello64@plt+0x18918>
   2a178:	mov	ip, #3
   2a17c:	b	2a1a4 <ftello64@plt+0x18918>
   2a180:	mov	ip, #4
   2a184:	b	2a1a4 <ftello64@plt+0x18918>
   2a188:	mov	ip, #5
   2a18c:	b	2a1a4 <ftello64@plt+0x18918>
   2a190:	mov	ip, #6
   2a194:	b	2a1a4 <ftello64@plt+0x18918>
   2a198:	mov	ip, #7
   2a19c:	b	2a1a4 <ftello64@plt+0x18918>
   2a1a0:	mov	ip, #8
   2a1a4:	add	lr, sp, #16
   2a1a8:	str	ip, [sp, #4]
   2a1ac:	str	lr, [sp]
   2a1b0:	bl	29c20 <ftello64@plt+0x18394>
   2a1b4:	mov	sp, fp
   2a1b8:	pop	{fp, pc}
   2a1bc:	push	{fp, lr}
   2a1c0:	mov	fp, sp
   2a1c4:	movw	r0, #484	; 0x1e4
   2a1c8:	movt	r0, #4
   2a1cc:	ldr	r1, [r0]
   2a1d0:	movw	r0, #58287	; 0xe3af
   2a1d4:	movt	r0, #2
   2a1d8:	bl	114c0 <fputs_unlocked@plt>
   2a1dc:	movw	r1, #62350	; 0xf38e
   2a1e0:	mov	r0, #0
   2a1e4:	mov	r2, #5
   2a1e8:	movt	r1, #2
   2a1ec:	bl	115c8 <dcgettext@plt>
   2a1f0:	movw	r2, #62370	; 0xf3a2
   2a1f4:	mov	r1, r0
   2a1f8:	mov	r0, #1
   2a1fc:	movt	r2, #2
   2a200:	bl	11784 <__printf_chk@plt>
   2a204:	movw	r1, #62392	; 0xf3b8
   2a208:	mov	r0, #0
   2a20c:	mov	r2, #5
   2a210:	movt	r1, #2
   2a214:	bl	115c8 <dcgettext@plt>
   2a218:	movw	r2, #59470	; 0xe84e
   2a21c:	movw	r3, #59779	; 0xe983
   2a220:	mov	r1, r0
   2a224:	mov	r0, #1
   2a228:	movt	r2, #2
   2a22c:	movt	r3, #2
   2a230:	bl	11784 <__printf_chk@plt>
   2a234:	movw	r1, #62412	; 0xf3cc
   2a238:	mov	r0, #0
   2a23c:	mov	r2, #5
   2a240:	movt	r1, #2
   2a244:	bl	115c8 <dcgettext@plt>
   2a248:	movw	r2, #62451	; 0xf3f3
   2a24c:	mov	r1, r0
   2a250:	mov	r0, #1
   2a254:	movt	r2, #2
   2a258:	pop	{fp, lr}
   2a25c:	b	11784 <__printf_chk@plt>
   2a260:	push	{r4, r5, r6, sl, fp, lr}
   2a264:	add	fp, sp, #16
   2a268:	mov	r4, r2
   2a26c:	mov	r5, r1
   2a270:	mov	r6, r0
   2a274:	bl	2d5f0 <ftello64@plt+0x1bd64>
   2a278:	cmp	r0, #0
   2a27c:	popne	{r4, r5, r6, sl, fp, pc}
   2a280:	cmp	r6, #0
   2a284:	beq	2a298 <ftello64@plt+0x18a0c>
   2a288:	cmp	r5, #0
   2a28c:	cmpne	r4, #0
   2a290:	bne	2a298 <ftello64@plt+0x18a0c>
   2a294:	pop	{r4, r5, r6, sl, fp, pc}
   2a298:	bl	2a838 <ftello64@plt+0x18fac>
   2a29c:	push	{r4, r5, r6, sl, fp, lr}
   2a2a0:	add	fp, sp, #16
   2a2a4:	mov	r4, r2
   2a2a8:	mov	r5, r1
   2a2ac:	mov	r6, r0
   2a2b0:	bl	2d5f0 <ftello64@plt+0x1bd64>
   2a2b4:	cmp	r0, #0
   2a2b8:	popne	{r4, r5, r6, sl, fp, pc}
   2a2bc:	cmp	r6, #0
   2a2c0:	beq	2a2d4 <ftello64@plt+0x18a48>
   2a2c4:	cmp	r5, #0
   2a2c8:	cmpne	r4, #0
   2a2cc:	bne	2a2d4 <ftello64@plt+0x18a48>
   2a2d0:	pop	{r4, r5, r6, sl, fp, pc}
   2a2d4:	bl	2a838 <ftello64@plt+0x18fac>
   2a2d8:	push	{fp, lr}
   2a2dc:	mov	fp, sp
   2a2e0:	bl	2c294 <ftello64@plt+0x1aa08>
   2a2e4:	cmp	r0, #0
   2a2e8:	popne	{fp, pc}
   2a2ec:	bl	2a838 <ftello64@plt+0x18fac>
   2a2f0:	push	{fp, lr}
   2a2f4:	mov	fp, sp
   2a2f8:	bl	2c294 <ftello64@plt+0x1aa08>
   2a2fc:	cmp	r0, #0
   2a300:	popne	{fp, pc}
   2a304:	bl	2a838 <ftello64@plt+0x18fac>
   2a308:	push	{fp, lr}
   2a30c:	mov	fp, sp
   2a310:	bl	2c294 <ftello64@plt+0x1aa08>
   2a314:	cmp	r0, #0
   2a318:	popne	{fp, pc}
   2a31c:	bl	2a838 <ftello64@plt+0x18fac>
   2a320:	push	{r4, r5, fp, lr}
   2a324:	add	fp, sp, #8
   2a328:	mov	r4, r1
   2a32c:	mov	r5, r0
   2a330:	bl	2c2c4 <ftello64@plt+0x1aa38>
   2a334:	cmp	r0, #0
   2a338:	popne	{r4, r5, fp, pc}
   2a33c:	cmp	r5, #0
   2a340:	beq	2a350 <ftello64@plt+0x18ac4>
   2a344:	cmp	r4, #0
   2a348:	bne	2a350 <ftello64@plt+0x18ac4>
   2a34c:	pop	{r4, r5, fp, pc}
   2a350:	bl	2a838 <ftello64@plt+0x18fac>
   2a354:	push	{fp, lr}
   2a358:	mov	fp, sp
   2a35c:	cmp	r1, #0
   2a360:	orreq	r1, r1, #1
   2a364:	bl	2c2c4 <ftello64@plt+0x1aa38>
   2a368:	cmp	r0, #0
   2a36c:	popne	{fp, pc}
   2a370:	bl	2a838 <ftello64@plt+0x18fac>
   2a374:	push	{fp, lr}
   2a378:	mov	fp, sp
   2a37c:	clz	r3, r2
   2a380:	lsr	ip, r3, #5
   2a384:	clz	r3, r1
   2a388:	lsr	r3, r3, #5
   2a38c:	orrs	r3, r3, ip
   2a390:	movwne	r1, #1
   2a394:	movwne	r2, #1
   2a398:	bl	2d5f0 <ftello64@plt+0x1bd64>
   2a39c:	cmp	r0, #0
   2a3a0:	popne	{fp, pc}
   2a3a4:	bl	2a838 <ftello64@plt+0x18fac>
   2a3a8:	push	{fp, lr}
   2a3ac:	mov	fp, sp
   2a3b0:	mov	r2, r1
   2a3b4:	mov	r1, r0
   2a3b8:	mov	r0, #0
   2a3bc:	bl	2d5f0 <ftello64@plt+0x1bd64>
   2a3c0:	cmp	r0, #0
   2a3c4:	popne	{fp, pc}
   2a3c8:	bl	2a838 <ftello64@plt+0x18fac>
   2a3cc:	push	{fp, lr}
   2a3d0:	mov	fp, sp
   2a3d4:	mov	r2, r1
   2a3d8:	mov	r1, r0
   2a3dc:	clz	r0, r2
   2a3e0:	clz	r3, r1
   2a3e4:	lsr	r0, r0, #5
   2a3e8:	lsr	r3, r3, #5
   2a3ec:	orrs	r0, r3, r0
   2a3f0:	movwne	r1, #1
   2a3f4:	movwne	r2, #1
   2a3f8:	mov	r0, #0
   2a3fc:	bl	2d5f0 <ftello64@plt+0x1bd64>
   2a400:	cmp	r0, #0
   2a404:	popne	{fp, pc}
   2a408:	bl	2a838 <ftello64@plt+0x18fac>
   2a40c:	push	{r4, r5, r6, sl, fp, lr}
   2a410:	add	fp, sp, #16
   2a414:	ldr	r5, [r1]
   2a418:	mov	r4, r1
   2a41c:	mov	r6, r0
   2a420:	cmp	r0, #0
   2a424:	beq	2a43c <ftello64@plt+0x18bb0>
   2a428:	mov	r0, #1
   2a42c:	add	r0, r0, r5, lsr #1
   2a430:	adds	r5, r5, r0
   2a434:	bcc	2a444 <ftello64@plt+0x18bb8>
   2a438:	b	2a480 <ftello64@plt+0x18bf4>
   2a43c:	cmp	r5, #0
   2a440:	movweq	r5, #64	; 0x40
   2a444:	mov	r0, r6
   2a448:	mov	r1, r5
   2a44c:	mov	r2, #1
   2a450:	bl	2d5f0 <ftello64@plt+0x1bd64>
   2a454:	cmp	r5, #0
   2a458:	mov	r1, r5
   2a45c:	movwne	r1, #1
   2a460:	cmp	r0, #0
   2a464:	bne	2a478 <ftello64@plt+0x18bec>
   2a468:	clz	r2, r6
   2a46c:	lsr	r2, r2, #5
   2a470:	orrs	r1, r2, r1
   2a474:	bne	2a480 <ftello64@plt+0x18bf4>
   2a478:	str	r5, [r4]
   2a47c:	pop	{r4, r5, r6, sl, fp, pc}
   2a480:	bl	2a838 <ftello64@plt+0x18fac>
   2a484:	push	{r4, r5, r6, r7, fp, lr}
   2a488:	add	fp, sp, #16
   2a48c:	ldr	r5, [r1]
   2a490:	mov	r6, r2
   2a494:	mov	r4, r1
   2a498:	mov	r7, r0
   2a49c:	cmp	r0, #0
   2a4a0:	beq	2a4b8 <ftello64@plt+0x18c2c>
   2a4a4:	mov	r0, #1
   2a4a8:	add	r0, r0, r5, lsr #1
   2a4ac:	adds	r5, r5, r0
   2a4b0:	bcc	2a4d0 <ftello64@plt+0x18c44>
   2a4b4:	b	2a504 <ftello64@plt+0x18c78>
   2a4b8:	cmp	r5, #0
   2a4bc:	bne	2a4d0 <ftello64@plt+0x18c44>
   2a4c0:	mov	r0, #64	; 0x40
   2a4c4:	cmp	r6, #64	; 0x40
   2a4c8:	udiv	r5, r0, r6
   2a4cc:	addhi	r5, r5, #1
   2a4d0:	mov	r0, r7
   2a4d4:	mov	r1, r5
   2a4d8:	mov	r2, r6
   2a4dc:	bl	2d5f0 <ftello64@plt+0x1bd64>
   2a4e0:	cmp	r0, #0
   2a4e4:	bne	2a4fc <ftello64@plt+0x18c70>
   2a4e8:	cmp	r7, #0
   2a4ec:	beq	2a504 <ftello64@plt+0x18c78>
   2a4f0:	cmp	r6, #0
   2a4f4:	cmpne	r5, #0
   2a4f8:	bne	2a504 <ftello64@plt+0x18c78>
   2a4fc:	str	r5, [r4]
   2a500:	pop	{r4, r5, r6, r7, fp, pc}
   2a504:	bl	2a838 <ftello64@plt+0x18fac>
   2a508:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2a50c:	add	fp, sp, #24
   2a510:	mov	r8, r1
   2a514:	ldr	r1, [r1]
   2a518:	mov	r5, r0
   2a51c:	add	r0, r1, r1, asr #1
   2a520:	cmp	r0, r1
   2a524:	mvnvs	r0, #-2147483648	; 0x80000000
   2a528:	cmp	r0, r3
   2a52c:	mov	r7, r0
   2a530:	movgt	r7, r3
   2a534:	cmn	r3, #1
   2a538:	movle	r7, r0
   2a53c:	ldr	r0, [fp, #8]
   2a540:	cmn	r0, #1
   2a544:	ble	2a56c <ftello64@plt+0x18ce0>
   2a548:	cmp	r0, #0
   2a54c:	beq	2a5c0 <ftello64@plt+0x18d34>
   2a550:	cmn	r7, #1
   2a554:	ble	2a594 <ftello64@plt+0x18d08>
   2a558:	mvn	r4, #-2147483648	; 0x80000000
   2a55c:	udiv	r6, r4, r0
   2a560:	cmp	r6, r7
   2a564:	bge	2a5c0 <ftello64@plt+0x18d34>
   2a568:	b	2a5d0 <ftello64@plt+0x18d44>
   2a56c:	cmn	r7, #1
   2a570:	ble	2a5b0 <ftello64@plt+0x18d24>
   2a574:	cmn	r0, #1
   2a578:	beq	2a5c0 <ftello64@plt+0x18d34>
   2a57c:	mov	r6, #-2147483648	; 0x80000000
   2a580:	mvn	r4, #-2147483648	; 0x80000000
   2a584:	sdiv	r6, r6, r0
   2a588:	cmp	r6, r7
   2a58c:	bge	2a5c0 <ftello64@plt+0x18d34>
   2a590:	b	2a5d0 <ftello64@plt+0x18d44>
   2a594:	beq	2a5c0 <ftello64@plt+0x18d34>
   2a598:	mov	r6, #-2147483648	; 0x80000000
   2a59c:	mvn	r4, #-2147483648	; 0x80000000
   2a5a0:	sdiv	r6, r6, r7
   2a5a4:	cmp	r6, r0
   2a5a8:	bge	2a5c0 <ftello64@plt+0x18d34>
   2a5ac:	b	2a5d0 <ftello64@plt+0x18d44>
   2a5b0:	mvn	r4, #-2147483648	; 0x80000000
   2a5b4:	sdiv	r6, r4, r0
   2a5b8:	cmp	r7, r6
   2a5bc:	blt	2a5d0 <ftello64@plt+0x18d44>
   2a5c0:	mul	r6, r7, r0
   2a5c4:	mov	r4, #64	; 0x40
   2a5c8:	cmp	r6, #63	; 0x3f
   2a5cc:	bgt	2a5d8 <ftello64@plt+0x18d4c>
   2a5d0:	sdiv	r7, r4, r0
   2a5d4:	mul	r6, r7, r0
   2a5d8:	cmp	r5, #0
   2a5dc:	moveq	r4, #0
   2a5e0:	streq	r4, [r8]
   2a5e4:	sub	r4, r7, r1
   2a5e8:	cmp	r4, r2
   2a5ec:	bge	2a698 <ftello64@plt+0x18e0c>
   2a5f0:	add	r7, r1, r2
   2a5f4:	mov	r6, #0
   2a5f8:	mov	r2, #0
   2a5fc:	cmp	r7, r3
   2a600:	movwgt	r6, #1
   2a604:	cmn	r3, #1
   2a608:	movwgt	r2, #1
   2a60c:	cmp	r7, r1
   2a610:	bvs	2a6cc <ftello64@plt+0x18e40>
   2a614:	ands	r1, r2, r6
   2a618:	bne	2a6cc <ftello64@plt+0x18e40>
   2a61c:	cmn	r0, #1
   2a620:	ble	2a648 <ftello64@plt+0x18dbc>
   2a624:	cmp	r0, #0
   2a628:	beq	2a694 <ftello64@plt+0x18e08>
   2a62c:	cmn	r7, #1
   2a630:	ble	2a66c <ftello64@plt+0x18de0>
   2a634:	mvn	r1, #-2147483648	; 0x80000000
   2a638:	udiv	r1, r1, r0
   2a63c:	cmp	r1, r7
   2a640:	bge	2a694 <ftello64@plt+0x18e08>
   2a644:	b	2a6cc <ftello64@plt+0x18e40>
   2a648:	cmn	r7, #1
   2a64c:	ble	2a684 <ftello64@plt+0x18df8>
   2a650:	cmn	r0, #1
   2a654:	beq	2a694 <ftello64@plt+0x18e08>
   2a658:	mov	r1, #-2147483648	; 0x80000000
   2a65c:	sdiv	r1, r1, r0
   2a660:	cmp	r1, r7
   2a664:	bge	2a694 <ftello64@plt+0x18e08>
   2a668:	b	2a6cc <ftello64@plt+0x18e40>
   2a66c:	beq	2a694 <ftello64@plt+0x18e08>
   2a670:	mov	r1, #-2147483648	; 0x80000000
   2a674:	sdiv	r1, r1, r7
   2a678:	cmp	r1, r0
   2a67c:	bge	2a694 <ftello64@plt+0x18e08>
   2a680:	b	2a6cc <ftello64@plt+0x18e40>
   2a684:	mvn	r1, #-2147483648	; 0x80000000
   2a688:	sdiv	r1, r1, r0
   2a68c:	cmp	r7, r1
   2a690:	blt	2a6cc <ftello64@plt+0x18e40>
   2a694:	mul	r6, r7, r0
   2a698:	mov	r0, r5
   2a69c:	mov	r1, r6
   2a6a0:	bl	2c2c4 <ftello64@plt+0x1aa38>
   2a6a4:	cmp	r6, #0
   2a6a8:	movwne	r6, #1
   2a6ac:	cmp	r0, #0
   2a6b0:	bne	2a6c4 <ftello64@plt+0x18e38>
   2a6b4:	clz	r1, r5
   2a6b8:	lsr	r1, r1, #5
   2a6bc:	orrs	r1, r1, r6
   2a6c0:	bne	2a6cc <ftello64@plt+0x18e40>
   2a6c4:	str	r7, [r8]
   2a6c8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2a6cc:	bl	2a838 <ftello64@plt+0x18fac>
   2a6d0:	push	{fp, lr}
   2a6d4:	mov	fp, sp
   2a6d8:	mov	r1, #1
   2a6dc:	bl	2c240 <ftello64@plt+0x1a9b4>
   2a6e0:	cmp	r0, #0
   2a6e4:	popne	{fp, pc}
   2a6e8:	bl	2a838 <ftello64@plt+0x18fac>
   2a6ec:	push	{fp, lr}
   2a6f0:	mov	fp, sp
   2a6f4:	bl	2c240 <ftello64@plt+0x1a9b4>
   2a6f8:	cmp	r0, #0
   2a6fc:	popne	{fp, pc}
   2a700:	bl	2a838 <ftello64@plt+0x18fac>
   2a704:	push	{fp, lr}
   2a708:	mov	fp, sp
   2a70c:	mov	r1, #1
   2a710:	bl	2c240 <ftello64@plt+0x1a9b4>
   2a714:	cmp	r0, #0
   2a718:	popne	{fp, pc}
   2a71c:	bl	2a838 <ftello64@plt+0x18fac>
   2a720:	push	{fp, lr}
   2a724:	mov	fp, sp
   2a728:	bl	2c240 <ftello64@plt+0x1a9b4>
   2a72c:	cmp	r0, #0
   2a730:	popne	{fp, pc}
   2a734:	bl	2a838 <ftello64@plt+0x18fac>
   2a738:	push	{r4, r5, r6, sl, fp, lr}
   2a73c:	add	fp, sp, #16
   2a740:	mov	r5, r0
   2a744:	mov	r0, r1
   2a748:	mov	r4, r1
   2a74c:	bl	2c294 <ftello64@plt+0x1aa08>
   2a750:	cmp	r0, #0
   2a754:	beq	2a770 <ftello64@plt+0x18ee4>
   2a758:	mov	r1, r5
   2a75c:	mov	r2, r4
   2a760:	mov	r6, r0
   2a764:	bl	11580 <memcpy@plt>
   2a768:	mov	r0, r6
   2a76c:	pop	{r4, r5, r6, sl, fp, pc}
   2a770:	bl	2a838 <ftello64@plt+0x18fac>
   2a774:	push	{r4, r5, r6, sl, fp, lr}
   2a778:	add	fp, sp, #16
   2a77c:	mov	r5, r0
   2a780:	mov	r0, r1
   2a784:	mov	r4, r1
   2a788:	bl	2c294 <ftello64@plt+0x1aa08>
   2a78c:	cmp	r0, #0
   2a790:	beq	2a7ac <ftello64@plt+0x18f20>
   2a794:	mov	r1, r5
   2a798:	mov	r2, r4
   2a79c:	mov	r6, r0
   2a7a0:	bl	11580 <memcpy@plt>
   2a7a4:	mov	r0, r6
   2a7a8:	pop	{r4, r5, r6, sl, fp, pc}
   2a7ac:	bl	2a838 <ftello64@plt+0x18fac>
   2a7b0:	push	{r4, r5, r6, sl, fp, lr}
   2a7b4:	add	fp, sp, #16
   2a7b8:	mov	r5, r0
   2a7bc:	add	r0, r1, #1
   2a7c0:	mov	r4, r1
   2a7c4:	bl	2c294 <ftello64@plt+0x1aa08>
   2a7c8:	cmp	r0, #0
   2a7cc:	beq	2a7f4 <ftello64@plt+0x18f68>
   2a7d0:	mov	r6, r0
   2a7d4:	mov	r0, #0
   2a7d8:	mov	r1, r5
   2a7dc:	mov	r2, r4
   2a7e0:	strb	r0, [r6, r4]
   2a7e4:	mov	r0, r6
   2a7e8:	bl	11580 <memcpy@plt>
   2a7ec:	mov	r0, r6
   2a7f0:	pop	{r4, r5, r6, sl, fp, pc}
   2a7f4:	bl	2a838 <ftello64@plt+0x18fac>
   2a7f8:	push	{r4, r5, r6, sl, fp, lr}
   2a7fc:	add	fp, sp, #16
   2a800:	mov	r4, r0
   2a804:	bl	11718 <strlen@plt>
   2a808:	add	r5, r0, #1
   2a80c:	mov	r0, r5
   2a810:	bl	2c294 <ftello64@plt+0x1aa08>
   2a814:	cmp	r0, #0
   2a818:	beq	2a834 <ftello64@plt+0x18fa8>
   2a81c:	mov	r1, r4
   2a820:	mov	r2, r5
   2a824:	mov	r6, r0
   2a828:	bl	11580 <memcpy@plt>
   2a82c:	mov	r0, r6
   2a830:	pop	{r4, r5, r6, sl, fp, pc}
   2a834:	bl	2a838 <ftello64@plt+0x18fac>
   2a838:	push	{fp, lr}
   2a83c:	mov	fp, sp
   2a840:	movw	r0, #384	; 0x180
   2a844:	movw	r1, #62527	; 0xf43f
   2a848:	mov	r2, #5
   2a84c:	movt	r0, #4
   2a850:	movt	r1, #2
   2a854:	ldr	r4, [r0]
   2a858:	mov	r0, #0
   2a85c:	bl	115c8 <dcgettext@plt>
   2a860:	movw	r2, #60854	; 0xedb6
   2a864:	mov	r3, r0
   2a868:	mov	r0, r4
   2a86c:	mov	r1, #0
   2a870:	movt	r2, #2
   2a874:	bl	11670 <error@plt>
   2a878:	bl	11868 <abort@plt>
   2a87c:	push	{r4, sl, fp, lr}
   2a880:	add	fp, sp, #8
   2a884:	sub	sp, sp, #8
   2a888:	ldr	r4, [fp, #8]
   2a88c:	str	r4, [sp]
   2a890:	bl	2d62c <ftello64@plt+0x1bda0>
   2a894:	mov	r4, r0
   2a898:	cmn	r0, #1
   2a89c:	bgt	2a8b0 <ftello64@plt+0x19024>
   2a8a0:	bl	11730 <__errno_location@plt>
   2a8a4:	ldr	r0, [r0]
   2a8a8:	cmp	r0, #12
   2a8ac:	beq	2a8bc <ftello64@plt+0x19030>
   2a8b0:	mov	r0, r4
   2a8b4:	sub	sp, fp, #8
   2a8b8:	pop	{r4, sl, fp, pc}
   2a8bc:	bl	2a838 <ftello64@plt+0x18fac>
   2a8c0:	push	{r4, sl, fp, lr}
   2a8c4:	add	fp, sp, #8
   2a8c8:	bl	2d8b0 <ftello64@plt+0x1c024>
   2a8cc:	mov	r4, r0
   2a8d0:	cmp	r0, #0
   2a8d4:	bne	2a8e8 <ftello64@plt+0x1905c>
   2a8d8:	bl	11730 <__errno_location@plt>
   2a8dc:	ldr	r0, [r0]
   2a8e0:	cmp	r0, #12
   2a8e4:	beq	2a8f0 <ftello64@plt+0x19064>
   2a8e8:	mov	r0, r4
   2a8ec:	pop	{r4, sl, fp, pc}
   2a8f0:	bl	2a838 <ftello64@plt+0x18fac>
   2a8f4:	push	{r4, sl, fp, lr}
   2a8f8:	add	fp, sp, #8
   2a8fc:	bl	2daec <ftello64@plt+0x1c260>
   2a900:	mov	r4, r0
   2a904:	cmp	r0, #0
   2a908:	bne	2a91c <ftello64@plt+0x19090>
   2a90c:	bl	11730 <__errno_location@plt>
   2a910:	ldr	r0, [r0]
   2a914:	cmp	r0, #12
   2a918:	beq	2a924 <ftello64@plt+0x19098>
   2a91c:	mov	r0, r4
   2a920:	pop	{r4, sl, fp, pc}
   2a924:	bl	2a838 <ftello64@plt+0x18fac>
   2a928:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a92c:	add	fp, sp, #28
   2a930:	sub	sp, sp, #36	; 0x24
   2a934:	cmp	r2, #37	; 0x25
   2a938:	bcs	2c220 <ftello64@plt+0x1a994>
   2a93c:	ldr	r8, [fp, #8]
   2a940:	mov	r9, r3
   2a944:	mov	r6, r2
   2a948:	mov	r7, r1
   2a94c:	mov	r4, r0
   2a950:	bl	11730 <__errno_location@plt>
   2a954:	add	sl, sp, #32
   2a958:	cmp	r7, #0
   2a95c:	mov	r5, r0
   2a960:	mov	r0, #0
   2a964:	mov	r2, r6
   2a968:	mov	r3, #0
   2a96c:	movne	sl, r7
   2a970:	str	r0, [r5]
   2a974:	mov	r0, r4
   2a978:	mov	r1, sl
   2a97c:	bl	11820 <__strtoll_internal@plt>
   2a980:	mov	r7, r1
   2a984:	ldr	r1, [sl]
   2a988:	cmp	r1, r4
   2a98c:	beq	2a9bc <ftello64@plt+0x19130>
   2a990:	mov	r6, r0
   2a994:	ldr	r0, [r5]
   2a998:	cmp	r0, #0
   2a99c:	beq	2a9fc <ftello64@plt+0x19170>
   2a9a0:	mov	r5, #4
   2a9a4:	cmp	r0, #34	; 0x22
   2a9a8:	bne	2be30 <ftello64@plt+0x1a5a4>
   2a9ac:	mov	r5, #1
   2a9b0:	cmp	r8, #0
   2a9b4:	bne	2aa08 <ftello64@plt+0x1917c>
   2a9b8:	b	2be2c <ftello64@plt+0x1a5a0>
   2a9bc:	mov	r5, #4
   2a9c0:	cmp	r8, #0
   2a9c4:	beq	2be30 <ftello64@plt+0x1a5a4>
   2a9c8:	mov	r6, r1
   2a9cc:	ldrb	r1, [r4]
   2a9d0:	cmp	r1, #0
   2a9d4:	beq	2be30 <ftello64@plt+0x1a5a4>
   2a9d8:	mov	r0, r8
   2a9dc:	bl	11724 <strchr@plt>
   2a9e0:	cmp	r0, #0
   2a9e4:	beq	2be30 <ftello64@plt+0x1a5a4>
   2a9e8:	mov	r1, r6
   2a9ec:	mov	r5, #0
   2a9f0:	mov	r6, #1
   2a9f4:	mov	r7, #0
   2a9f8:	b	2aa08 <ftello64@plt+0x1917c>
   2a9fc:	mov	r5, r0
   2aa00:	cmp	r8, #0
   2aa04:	beq	2be2c <ftello64@plt+0x1a5a0>
   2aa08:	ldrb	r4, [r1]
   2aa0c:	cmp	r4, #0
   2aa10:	beq	2be2c <ftello64@plt+0x1a5a0>
   2aa14:	str	r1, [sp, #20]
   2aa18:	mov	r0, r8
   2aa1c:	mov	r1, r4
   2aa20:	bl	11724 <strchr@plt>
   2aa24:	cmp	r0, #0
   2aa28:	beq	2acb4 <ftello64@plt+0x19428>
   2aa2c:	sub	r0, r4, #69	; 0x45
   2aa30:	mov	r1, #1
   2aa34:	mov	r3, #0
   2aa38:	mov	r2, #1024	; 0x400
   2aa3c:	cmp	r0, #47	; 0x2f
   2aa40:	str	r1, [sp, #16]
   2aa44:	bhi	2ab80 <ftello64@plt+0x192f4>
   2aa48:	add	r1, pc, #0
   2aa4c:	ldr	pc, [r1, r0, lsl #2]
   2aa50:	andeq	sl, r2, r0, lsl fp
   2aa54:	andeq	sl, r2, r0, lsl #23
   2aa58:	andeq	sl, r2, r0, lsl fp
   2aa5c:	andeq	sl, r2, r0, lsl #23
   2aa60:	andeq	sl, r2, r0, lsl #23
   2aa64:	andeq	sl, r2, r0, lsl #23
   2aa68:	andeq	sl, r2, r0, lsl fp
   2aa6c:	andeq	sl, r2, r0, lsl #23
   2aa70:	andeq	sl, r2, r0, lsl fp
   2aa74:	andeq	sl, r2, r0, lsl #23
   2aa78:	andeq	sl, r2, r0, lsl #23
   2aa7c:	andeq	sl, r2, r0, lsl fp
   2aa80:	andeq	sl, r2, r0, lsl #23
   2aa84:	andeq	sl, r2, r0, lsl #23
   2aa88:	andeq	sl, r2, r0, lsl #23
   2aa8c:	andeq	sl, r2, r0, lsl fp
   2aa90:	andeq	sl, r2, r0, lsl #23
   2aa94:	andeq	sl, r2, r0, lsl #23
   2aa98:	andeq	sl, r2, r0, lsl #23
   2aa9c:	andeq	sl, r2, r0, lsl #23
   2aaa0:	andeq	sl, r2, r0, lsl fp
   2aaa4:	andeq	sl, r2, r0, lsl fp
   2aaa8:	andeq	sl, r2, r0, lsl #23
   2aaac:	andeq	sl, r2, r0, lsl #23
   2aab0:	andeq	sl, r2, r0, lsl #23
   2aab4:	andeq	sl, r2, r0, lsl #23
   2aab8:	andeq	sl, r2, r0, lsl #23
   2aabc:	andeq	sl, r2, r0, lsl #23
   2aac0:	andeq	sl, r2, r0, lsl #23
   2aac4:	andeq	sl, r2, r0, lsl #23
   2aac8:	andeq	sl, r2, r0, lsl #23
   2aacc:	andeq	sl, r2, r0, lsl #23
   2aad0:	andeq	sl, r2, r0, lsl #23
   2aad4:	andeq	sl, r2, r0, lsl #23
   2aad8:	andeq	sl, r2, r0, lsl fp
   2aadc:	andeq	sl, r2, r0, lsl #23
   2aae0:	andeq	sl, r2, r0, lsl #23
   2aae4:	andeq	sl, r2, r0, lsl #23
   2aae8:	andeq	sl, r2, r0, lsl fp
   2aaec:	andeq	sl, r2, r0, lsl #23
   2aaf0:	andeq	sl, r2, r0, lsl fp
   2aaf4:	andeq	sl, r2, r0, lsl #23
   2aaf8:	andeq	sl, r2, r0, lsl #23
   2aafc:	andeq	sl, r2, r0, lsl #23
   2ab00:	andeq	sl, r2, r0, lsl #23
   2ab04:	andeq	sl, r2, r0, lsl #23
   2ab08:	andeq	sl, r2, r0, lsl #23
   2ab0c:	andeq	sl, r2, r0, lsl fp
   2ab10:	mov	r0, r8
   2ab14:	mov	r1, #48	; 0x30
   2ab18:	bl	11724 <strchr@plt>
   2ab1c:	cmp	r0, #0
   2ab20:	beq	2ab4c <ftello64@plt+0x192c0>
   2ab24:	ldr	r1, [sp, #20]
   2ab28:	ldrb	r0, [r1, #1]
   2ab2c:	cmp	r0, #66	; 0x42
   2ab30:	cmpne	r0, #68	; 0x44
   2ab34:	bne	2ab54 <ftello64@plt+0x192c8>
   2ab38:	mov	r0, #2
   2ab3c:	mov	r2, #1000	; 0x3e8
   2ab40:	mov	r3, #0
   2ab44:	str	r0, [sp, #16]
   2ab48:	b	2ab80 <ftello64@plt+0x192f4>
   2ab4c:	mov	r3, #0
   2ab50:	b	2ab7c <ftello64@plt+0x192f0>
   2ab54:	cmp	r0, #105	; 0x69
   2ab58:	mov	r3, #0
   2ab5c:	bne	2ab7c <ftello64@plt+0x192f0>
   2ab60:	ldrb	r0, [r1, #2]
   2ab64:	mov	r1, #1
   2ab68:	mov	r2, #1024	; 0x400
   2ab6c:	cmp	r0, #66	; 0x42
   2ab70:	movweq	r1, #3
   2ab74:	str	r1, [sp, #16]
   2ab78:	b	2ab80 <ftello64@plt+0x192f4>
   2ab7c:	mov	r2, #1024	; 0x400
   2ab80:	sub	r0, r4, #66	; 0x42
   2ab84:	cmp	r0, #53	; 0x35
   2ab88:	bhi	2acb4 <ftello64@plt+0x19428>
   2ab8c:	add	r1, pc, #8
   2ab90:	str	r3, [sp, #28]
   2ab94:	str	r2, [sp, #24]
   2ab98:	ldr	pc, [r1, r0, lsl #2]
   2ab9c:			; <UNDEFINED> instruction: 0x0002adb4
   2aba0:			; <UNDEFINED> instruction: 0x0002acb4
   2aba4:			; <UNDEFINED> instruction: 0x0002acb4
   2aba8:	andeq	sl, r2, r8, asr #27
   2abac:			; <UNDEFINED> instruction: 0x0002acb4
   2abb0:	andeq	sl, r2, r4, ror ip
   2abb4:			; <UNDEFINED> instruction: 0x0002acb4
   2abb8:			; <UNDEFINED> instruction: 0x0002acb4
   2abbc:			; <UNDEFINED> instruction: 0x0002acb4
   2abc0:			; <UNDEFINED> instruction: 0x0002acbc
   2abc4:			; <UNDEFINED> instruction: 0x0002acb4
   2abc8:	andeq	sl, r2, ip, ror #25
   2abcc:			; <UNDEFINED> instruction: 0x0002acb4
   2abd0:			; <UNDEFINED> instruction: 0x0002acb4
   2abd4:	andeq	sl, r2, ip, lsl #28
   2abd8:			; <UNDEFINED> instruction: 0x0002acb4
   2abdc:			; <UNDEFINED> instruction: 0x0002acb4
   2abe0:			; <UNDEFINED> instruction: 0x0002acb4
   2abe4:	andeq	sl, r2, ip, lsr #26
   2abe8:			; <UNDEFINED> instruction: 0x0002acb4
   2abec:			; <UNDEFINED> instruction: 0x0002acb4
   2abf0:			; <UNDEFINED> instruction: 0x0002acb4
   2abf4:			; <UNDEFINED> instruction: 0x0002acb4
   2abf8:	andeq	sl, r2, r0, asr lr
   2abfc:	andeq	sl, r2, r0, ror sp
   2ac00:			; <UNDEFINED> instruction: 0x0002acb4
   2ac04:			; <UNDEFINED> instruction: 0x0002acb4
   2ac08:			; <UNDEFINED> instruction: 0x0002acb4
   2ac0c:			; <UNDEFINED> instruction: 0x0002acb4
   2ac10:			; <UNDEFINED> instruction: 0x0002acb4
   2ac14:			; <UNDEFINED> instruction: 0x0002acb4
   2ac18:			; <UNDEFINED> instruction: 0x0002acb4
   2ac1c:	muleq	r2, r4, lr
   2ac20:	andeq	fp, r2, ip, lsl #28
   2ac24:			; <UNDEFINED> instruction: 0x0002acb4
   2ac28:			; <UNDEFINED> instruction: 0x0002acb4
   2ac2c:			; <UNDEFINED> instruction: 0x0002acb4
   2ac30:	andeq	sl, r2, r4, ror ip
   2ac34:			; <UNDEFINED> instruction: 0x0002acb4
   2ac38:			; <UNDEFINED> instruction: 0x0002acb4
   2ac3c:			; <UNDEFINED> instruction: 0x0002acb4
   2ac40:			; <UNDEFINED> instruction: 0x0002acbc
   2ac44:			; <UNDEFINED> instruction: 0x0002acb4
   2ac48:	andeq	sl, r2, ip, ror #25
   2ac4c:			; <UNDEFINED> instruction: 0x0002acb4
   2ac50:			; <UNDEFINED> instruction: 0x0002acb4
   2ac54:			; <UNDEFINED> instruction: 0x0002acb4
   2ac58:			; <UNDEFINED> instruction: 0x0002acb4
   2ac5c:			; <UNDEFINED> instruction: 0x0002acb4
   2ac60:			; <UNDEFINED> instruction: 0x0002acb4
   2ac64:	andeq	sl, r2, ip, lsr #26
   2ac68:			; <UNDEFINED> instruction: 0x0002acb4
   2ac6c:			; <UNDEFINED> instruction: 0x0002acb4
   2ac70:	andeq	sl, r2, r8, lsr #29
   2ac74:	cmn	r7, #1
   2ac78:	str	r9, [sp, #12]
   2ac7c:	ble	2aebc <ftello64@plt+0x19630>
   2ac80:	ldr	r3, [sp, #28]
   2ac84:	mvn	r0, #0
   2ac88:	mvn	r1, #-2147483648	; 0x80000000
   2ac8c:	mvn	r8, #0
   2ac90:	mvn	r9, #-2147483648	; 0x80000000
   2ac94:	bl	2dfd4 <ftello64@plt+0x1c748>
   2ac98:	ldr	r2, [sp, #24]
   2ac9c:	ldr	r3, [sp, #28]
   2aca0:	subs	r0, r0, r6
   2aca4:	mov	r4, #1
   2aca8:	sbcs	r0, r1, r7
   2acac:	bge	2aefc <ftello64@plt+0x19670>
   2acb0:	b	2af14 <ftello64@plt+0x19688>
   2acb4:	orr	r5, r5, #2
   2acb8:	b	2be2c <ftello64@plt+0x1a5a0>
   2acbc:	cmn	r7, #1
   2acc0:	ble	2af50 <ftello64@plt+0x196c4>
   2acc4:	ldr	r3, [sp, #28]
   2acc8:	mvn	r0, #0
   2accc:	mvn	r1, #-2147483648	; 0x80000000
   2acd0:	bl	2dfd4 <ftello64@plt+0x1c748>
   2acd4:	ldr	r2, [sp, #24]
   2acd8:	ldr	r3, [sp, #28]
   2acdc:	subs	r0, r0, r6
   2ace0:	sbcs	r0, r1, r7
   2ace4:	bge	2af84 <ftello64@plt+0x196f8>
   2ace8:	b	2b694 <ftello64@plt+0x19e08>
   2acec:	cmn	r7, #1
   2acf0:	str	r9, [sp, #12]
   2acf4:	ble	2af98 <ftello64@plt+0x1970c>
   2acf8:	ldr	r3, [sp, #28]
   2acfc:	mvn	r0, #0
   2ad00:	mvn	r1, #-2147483648	; 0x80000000
   2ad04:	mvn	r8, #0
   2ad08:	mvn	r9, #-2147483648	; 0x80000000
   2ad0c:	bl	2dfd4 <ftello64@plt+0x1c748>
   2ad10:	ldr	r2, [sp, #24]
   2ad14:	ldr	r3, [sp, #28]
   2ad18:	subs	r0, r0, r6
   2ad1c:	mov	r4, #1
   2ad20:	sbcs	r0, r1, r7
   2ad24:	bge	2afd8 <ftello64@plt+0x1974c>
   2ad28:	b	2aff0 <ftello64@plt+0x19764>
   2ad2c:	cmn	r7, #1
   2ad30:	str	r9, [sp, #12]
   2ad34:	ble	2b028 <ftello64@plt+0x1979c>
   2ad38:	ldr	r3, [sp, #28]
   2ad3c:	mvn	r0, #0
   2ad40:	mvn	r1, #-2147483648	; 0x80000000
   2ad44:	mvn	r9, #-2147483648	; 0x80000000
   2ad48:	str	r0, [sp, #8]
   2ad4c:	mvn	r0, #0
   2ad50:	bl	2dfd4 <ftello64@plt+0x1c748>
   2ad54:	ldr	r2, [sp, #24]
   2ad58:	ldr	r3, [sp, #28]
   2ad5c:	subs	r0, r0, r6
   2ad60:	mov	r4, #1
   2ad64:	sbcs	r0, r1, r7
   2ad68:	bge	2b06c <ftello64@plt+0x197e0>
   2ad6c:	b	2b088 <ftello64@plt+0x197fc>
   2ad70:	cmp	r7, #0
   2ad74:	str	r9, [sp, #12]
   2ad78:	blt	2b370 <ftello64@plt+0x19ae4>
   2ad7c:	ldr	r3, [sp, #28]
   2ad80:	mvn	r0, #0
   2ad84:	mvn	r1, #-2147483648	; 0x80000000
   2ad88:	mvn	r9, #-2147483648	; 0x80000000
   2ad8c:	str	r0, [sp, #8]
   2ad90:	mvn	r0, #0
   2ad94:	bl	2dfd4 <ftello64@plt+0x1c748>
   2ad98:	ldr	r2, [sp, #24]
   2ad9c:	ldr	r3, [sp, #28]
   2ada0:	subs	r0, r0, r6
   2ada4:	mov	r4, #1
   2ada8:	sbcs	r0, r1, r7
   2adac:	bge	2b3b4 <ftello64@plt+0x19b28>
   2adb0:	b	2b3d0 <ftello64@plt+0x19b44>
   2adb4:	cmn	r7, #1
   2adb8:	ble	2b40c <ftello64@plt+0x19b80>
   2adbc:	cmp	r7, #2097152	; 0x200000
   2adc0:	blt	2b43c <ftello64@plt+0x19bb0>
   2adc4:	b	2b694 <ftello64@plt+0x19e08>
   2adc8:	cmp	r7, #0
   2adcc:	str	r9, [sp, #12]
   2add0:	blt	2b44c <ftello64@plt+0x19bc0>
   2add4:	ldr	r3, [sp, #28]
   2add8:	mvn	r0, #0
   2addc:	mvn	r1, #-2147483648	; 0x80000000
   2ade0:	mvn	r9, #-2147483648	; 0x80000000
   2ade4:	str	r0, [sp, #8]
   2ade8:	mvn	r0, #0
   2adec:	bl	2dfd4 <ftello64@plt+0x1c748>
   2adf0:	ldr	r2, [sp, #24]
   2adf4:	ldr	r3, [sp, #28]
   2adf8:	subs	r0, r0, r6
   2adfc:	mov	r4, #1
   2ae00:	sbcs	r0, r1, r7
   2ae04:	bge	2b490 <ftello64@plt+0x19c04>
   2ae08:	b	2b4ac <ftello64@plt+0x19c20>
   2ae0c:	cmp	r7, #0
   2ae10:	str	r9, [sp, #12]
   2ae14:	blt	2b4e8 <ftello64@plt+0x19c5c>
   2ae18:	ldr	r3, [sp, #28]
   2ae1c:	mvn	r0, #0
   2ae20:	mvn	r1, #-2147483648	; 0x80000000
   2ae24:	mvn	r8, #-2147483648	; 0x80000000
   2ae28:	str	r0, [sp, #8]
   2ae2c:	mvn	r0, #0
   2ae30:	bl	2dfd4 <ftello64@plt+0x1c748>
   2ae34:	ldr	r2, [sp, #24]
   2ae38:	ldr	r3, [sp, #28]
   2ae3c:	subs	r0, r0, r6
   2ae40:	mov	r4, #1
   2ae44:	sbcs	r0, r1, r7
   2ae48:	bge	2b52c <ftello64@plt+0x19ca0>
   2ae4c:	b	2b548 <ftello64@plt+0x19cbc>
   2ae50:	cmp	r7, #0
   2ae54:	str	r9, [sp, #12]
   2ae58:	blt	2b584 <ftello64@plt+0x19cf8>
   2ae5c:	ldr	r3, [sp, #28]
   2ae60:	mvn	r0, #0
   2ae64:	mvn	r1, #-2147483648	; 0x80000000
   2ae68:	mvn	r9, #-2147483648	; 0x80000000
   2ae6c:	str	r0, [sp, #8]
   2ae70:	mvn	r0, #0
   2ae74:	bl	2dfd4 <ftello64@plt+0x1c748>
   2ae78:	ldr	r2, [sp, #24]
   2ae7c:	ldr	r3, [sp, #28]
   2ae80:	subs	r0, r0, r6
   2ae84:	mov	r4, #1
   2ae88:	sbcs	r0, r1, r7
   2ae8c:	bge	2b5c8 <ftello64@plt+0x19d3c>
   2ae90:	b	2b5e4 <ftello64@plt+0x19d58>
   2ae94:	cmn	r7, #1
   2ae98:	ble	2b624 <ftello64@plt+0x19d98>
   2ae9c:	cmp	r7, #4194304	; 0x400000
   2aea0:	blt	2b654 <ftello64@plt+0x19dc8>
   2aea4:	b	2b694 <ftello64@plt+0x19e08>
   2aea8:	cmn	r7, #1
   2aeac:	ble	2b664 <ftello64@plt+0x19dd8>
   2aeb0:	cmp	r7, #1073741824	; 0x40000000
   2aeb4:	bge	2b694 <ftello64@plt+0x19e08>
   2aeb8:	b	2b6b4 <ftello64@plt+0x19e28>
   2aebc:	and	r0, r6, r7
   2aec0:	cmn	r0, #1
   2aec4:	beq	2aefc <ftello64@plt+0x19670>
   2aec8:	mov	r0, #0
   2aecc:	mov	r1, #-2147483648	; 0x80000000
   2aed0:	mov	r2, r6
   2aed4:	mov	r3, r7
   2aed8:	mov	r8, #0
   2aedc:	mov	r9, #-2147483648	; 0x80000000
   2aee0:	bl	2df00 <ftello64@plt+0x1c674>
   2aee4:	ldr	r2, [sp, #24]
   2aee8:	ldr	r3, [sp, #28]
   2aeec:	mov	r4, #1
   2aef0:	subs	r0, r0, r2
   2aef4:	sbcs	r0, r1, r3
   2aef8:	blt	2b0c4 <ftello64@plt+0x19838>
   2aefc:	umull	r8, r0, r6, r2
   2af00:	mov	r4, #0
   2af04:	mla	r0, r6, r3, r0
   2af08:	mla	r9, r7, r2, r0
   2af0c:	cmp	r9, #0
   2af10:	blt	2b0c4 <ftello64@plt+0x19838>
   2af14:	ldr	r3, [sp, #28]
   2af18:	mvn	r0, #-2147483648	; 0x80000000
   2af1c:	mvn	r1, #-2147483648	; 0x80000000
   2af20:	mov	r6, r4
   2af24:	mvn	r4, #0
   2af28:	str	r0, [sp, #8]
   2af2c:	mvn	r0, #0
   2af30:	bl	2dfd4 <ftello64@plt+0x1c748>
   2af34:	ldr	r2, [sp, #24]
   2af38:	ldr	r3, [sp, #28]
   2af3c:	subs	r0, r0, r8
   2af40:	mov	r7, #1
   2af44:	sbcs	r0, r1, r9
   2af48:	bge	2b100 <ftello64@plt+0x19874>
   2af4c:	b	2b11c <ftello64@plt+0x19890>
   2af50:	and	r0, r6, r7
   2af54:	cmn	r0, #1
   2af58:	beq	2af84 <ftello64@plt+0x196f8>
   2af5c:	mov	r0, #0
   2af60:	mov	r1, #-2147483648	; 0x80000000
   2af64:	mov	r2, r6
   2af68:	mov	r3, r7
   2af6c:	bl	2df00 <ftello64@plt+0x1c674>
   2af70:	ldr	r2, [sp, #24]
   2af74:	ldr	r3, [sp, #28]
   2af78:	subs	r0, r0, r2
   2af7c:	sbcs	r0, r1, r3
   2af80:	blt	2b694 <ftello64@plt+0x19e08>
   2af84:	umull	r0, r1, r6, r2
   2af88:	mla	r1, r6, r3, r1
   2af8c:	mov	r6, r0
   2af90:	mla	r7, r7, r2, r1
   2af94:	b	2be0c <ftello64@plt+0x1a580>
   2af98:	and	r0, r6, r7
   2af9c:	cmn	r0, #1
   2afa0:	beq	2afd8 <ftello64@plt+0x1974c>
   2afa4:	mov	r0, #0
   2afa8:	mov	r1, #-2147483648	; 0x80000000
   2afac:	mov	r2, r6
   2afb0:	mov	r3, r7
   2afb4:	mov	r8, #0
   2afb8:	mov	r9, #-2147483648	; 0x80000000
   2afbc:	bl	2df00 <ftello64@plt+0x1c674>
   2afc0:	ldr	r2, [sp, #24]
   2afc4:	ldr	r3, [sp, #28]
   2afc8:	mov	r4, #1
   2afcc:	subs	r0, r0, r2
   2afd0:	sbcs	r0, r1, r3
   2afd4:	blt	2b1b0 <ftello64@plt+0x19924>
   2afd8:	umull	r8, r0, r6, r2
   2afdc:	mov	r4, #0
   2afe0:	mla	r0, r6, r3, r0
   2afe4:	mla	r9, r7, r2, r0
   2afe8:	cmp	r9, #0
   2afec:	blt	2b1b0 <ftello64@plt+0x19924>
   2aff0:	ldr	r3, [sp, #28]
   2aff4:	mvn	r0, #0
   2aff8:	mvn	r1, #-2147483648	; 0x80000000
   2affc:	str	r4, [sp, #8]
   2b000:	mvn	r6, #0
   2b004:	mvn	r7, #-2147483648	; 0x80000000
   2b008:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b00c:	ldr	r4, [sp, #24]
   2b010:	ldr	r3, [sp, #28]
   2b014:	subs	r0, r0, r8
   2b018:	mov	r2, #1
   2b01c:	sbcs	r0, r1, r9
   2b020:	bge	2b1e8 <ftello64@plt+0x1995c>
   2b024:	b	2b320 <ftello64@plt+0x19a94>
   2b028:	and	r0, r6, r7
   2b02c:	cmn	r0, #1
   2b030:	beq	2b06c <ftello64@plt+0x197e0>
   2b034:	mov	r0, #0
   2b038:	mov	r1, #-2147483648	; 0x80000000
   2b03c:	mov	r2, r6
   2b040:	mov	r3, r7
   2b044:	bl	2df00 <ftello64@plt+0x1c674>
   2b048:	ldr	r2, [sp, #24]
   2b04c:	ldr	r3, [sp, #28]
   2b050:	mov	r4, #1
   2b054:	mov	r9, #-2147483648	; 0x80000000
   2b058:	subs	r0, r0, r2
   2b05c:	sbcs	r0, r1, r3
   2b060:	mov	r0, #0
   2b064:	str	r0, [sp, #8]
   2b068:	blt	2b1fc <ftello64@plt+0x19970>
   2b06c:	umull	r1, r0, r6, r2
   2b070:	mov	r4, #0
   2b074:	mla	r0, r6, r3, r0
   2b078:	str	r1, [sp, #8]
   2b07c:	mla	r9, r7, r2, r0
   2b080:	cmp	r9, #0
   2b084:	blt	2b1fc <ftello64@plt+0x19970>
   2b088:	ldr	r3, [sp, #28]
   2b08c:	mvn	r0, #0
   2b090:	mvn	r1, #-2147483648	; 0x80000000
   2b094:	str	r4, [sp, #4]
   2b098:	mvn	r6, #0
   2b09c:	mvn	r8, #-2147483648	; 0x80000000
   2b0a0:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b0a4:	ldr	r4, [sp, #8]
   2b0a8:	ldr	r2, [sp, #24]
   2b0ac:	ldr	r3, [sp, #28]
   2b0b0:	mov	r7, #1
   2b0b4:	subs	r0, r0, r4
   2b0b8:	sbcs	r0, r1, r9
   2b0bc:	bge	2b238 <ftello64@plt+0x199ac>
   2b0c0:	b	2b250 <ftello64@plt+0x199c4>
   2b0c4:	mov	r0, #-2147483648	; 0x80000000
   2b0c8:	mov	r1, #-2147483648	; 0x80000000
   2b0cc:	mov	r2, r8
   2b0d0:	mov	r3, r9
   2b0d4:	mov	r6, r4
   2b0d8:	mov	r4, #0
   2b0dc:	str	r0, [sp, #8]
   2b0e0:	mov	r0, #0
   2b0e4:	bl	2df00 <ftello64@plt+0x1c674>
   2b0e8:	ldr	r2, [sp, #24]
   2b0ec:	ldr	r3, [sp, #28]
   2b0f0:	mov	r7, #1
   2b0f4:	subs	r0, r0, r2
   2b0f8:	sbcs	r0, r1, r3
   2b0fc:	blt	2b170 <ftello64@plt+0x198e4>
   2b100:	umull	r4, r0, r8, r2
   2b104:	mov	r7, r6
   2b108:	mla	r0, r8, r3, r0
   2b10c:	mla	r0, r9, r2, r0
   2b110:	cmp	r0, #0
   2b114:	str	r0, [sp, #8]
   2b118:	blt	2b170 <ftello64@plt+0x198e4>
   2b11c:	ldr	r3, [sp, #28]
   2b120:	mvn	r0, #0
   2b124:	mvn	r1, #-2147483648	; 0x80000000
   2b128:	mov	r9, r7
   2b12c:	mvn	r6, #0
   2b130:	mvn	r7, #-2147483648	; 0x80000000
   2b134:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b138:	ldr	r8, [sp, #8]
   2b13c:	ldr	r3, [sp, #24]
   2b140:	ldr	ip, [sp, #28]
   2b144:	subs	r0, r0, r4
   2b148:	mov	r2, #1
   2b14c:	sbcs	r0, r1, r8
   2b150:	blt	2b164 <ftello64@plt+0x198d8>
   2b154:	umull	r6, r0, r4, r3
   2b158:	mov	r2, #0
   2b15c:	mla	r0, r4, ip, r0
   2b160:	mla	r7, r8, r3, r0
   2b164:	orr	r3, r2, r9
   2b168:	ldr	r9, [sp, #12]
   2b16c:	b	2be0c <ftello64@plt+0x1a580>
   2b170:	ldr	r8, [sp, #8]
   2b174:	mov	r0, #0
   2b178:	mov	r1, #-2147483648	; 0x80000000
   2b17c:	mov	r2, r4
   2b180:	mov	r9, r7
   2b184:	mov	r6, #0
   2b188:	mov	r7, #-2147483648	; 0x80000000
   2b18c:	mov	r3, r8
   2b190:	bl	2df00 <ftello64@plt+0x1c674>
   2b194:	ldr	r3, [sp, #24]
   2b198:	ldr	ip, [sp, #28]
   2b19c:	mov	r2, #1
   2b1a0:	subs	r0, r0, r3
   2b1a4:	sbcs	r0, r1, ip
   2b1a8:	bge	2b154 <ftello64@plt+0x198c8>
   2b1ac:	b	2b164 <ftello64@plt+0x198d8>
   2b1b0:	mov	r0, #0
   2b1b4:	mov	r1, #-2147483648	; 0x80000000
   2b1b8:	mov	r2, r8
   2b1bc:	mov	r3, r9
   2b1c0:	str	r4, [sp, #8]
   2b1c4:	mov	r6, #0
   2b1c8:	mov	r7, #-2147483648	; 0x80000000
   2b1cc:	bl	2df00 <ftello64@plt+0x1c674>
   2b1d0:	ldr	r4, [sp, #24]
   2b1d4:	ldr	r3, [sp, #28]
   2b1d8:	mov	r2, #1
   2b1dc:	subs	r0, r0, r4
   2b1e0:	sbcs	r0, r1, r3
   2b1e4:	blt	2b320 <ftello64@plt+0x19a94>
   2b1e8:	umull	r6, r0, r8, r4
   2b1ec:	mov	r2, #0
   2b1f0:	mla	r0, r8, r3, r0
   2b1f4:	mla	r7, r9, r4, r0
   2b1f8:	b	2b320 <ftello64@plt+0x19a94>
   2b1fc:	str	r4, [sp, #4]
   2b200:	ldr	r4, [sp, #8]
   2b204:	mov	r0, #0
   2b208:	mov	r1, #-2147483648	; 0x80000000
   2b20c:	mov	r3, r9
   2b210:	mov	r2, r4
   2b214:	bl	2df00 <ftello64@plt+0x1c674>
   2b218:	ldr	r2, [sp, #24]
   2b21c:	ldr	r3, [sp, #28]
   2b220:	mov	r7, #1
   2b224:	mov	r6, #0
   2b228:	mov	r8, #-2147483648	; 0x80000000
   2b22c:	subs	r0, r0, r2
   2b230:	sbcs	r0, r1, r3
   2b234:	blt	2b288 <ftello64@plt+0x199fc>
   2b238:	umull	r6, r0, r4, r2
   2b23c:	ldr	r7, [sp, #4]
   2b240:	mla	r0, r4, r3, r0
   2b244:	mla	r8, r9, r2, r0
   2b248:	cmp	r8, #0
   2b24c:	blt	2b288 <ftello64@plt+0x199fc>
   2b250:	ldr	r3, [sp, #28]
   2b254:	mvn	r0, #0
   2b258:	mvn	r1, #-2147483648	; 0x80000000
   2b25c:	str	r7, [sp, #8]
   2b260:	mvn	r4, #0
   2b264:	mvn	r9, #-2147483648	; 0x80000000
   2b268:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b26c:	ldr	r2, [sp, #24]
   2b270:	ldr	r3, [sp, #28]
   2b274:	subs	r0, r0, r6
   2b278:	mov	r7, #1
   2b27c:	sbcs	r0, r1, r8
   2b280:	bge	2b2c0 <ftello64@plt+0x19a34>
   2b284:	b	2b2d8 <ftello64@plt+0x19a4c>
   2b288:	mov	r0, #0
   2b28c:	mov	r1, #-2147483648	; 0x80000000
   2b290:	mov	r2, r6
   2b294:	mov	r3, r8
   2b298:	str	r7, [sp, #8]
   2b29c:	bl	2df00 <ftello64@plt+0x1c674>
   2b2a0:	ldr	r2, [sp, #24]
   2b2a4:	ldr	r3, [sp, #28]
   2b2a8:	mov	r7, #1
   2b2ac:	mov	r4, #0
   2b2b0:	mov	r9, #-2147483648	; 0x80000000
   2b2b4:	subs	r0, r0, r2
   2b2b8:	sbcs	r0, r1, r3
   2b2bc:	blt	2b330 <ftello64@plt+0x19aa4>
   2b2c0:	umull	r4, r0, r6, r2
   2b2c4:	ldr	r7, [sp, #8]
   2b2c8:	mla	r0, r6, r3, r0
   2b2cc:	mla	r9, r8, r2, r0
   2b2d0:	cmp	r9, #0
   2b2d4:	blt	2b330 <ftello64@plt+0x19aa4>
   2b2d8:	ldr	r3, [sp, #28]
   2b2dc:	mvn	r0, #0
   2b2e0:	mvn	r1, #-2147483648	; 0x80000000
   2b2e4:	str	r7, [sp, #8]
   2b2e8:	mvn	r6, #0
   2b2ec:	mvn	r7, #-2147483648	; 0x80000000
   2b2f0:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b2f4:	ldr	r3, [sp, #24]
   2b2f8:	ldr	ip, [sp, #28]
   2b2fc:	subs	r0, r0, r4
   2b300:	mov	r2, #1
   2b304:	mov	r8, r4
   2b308:	sbcs	r0, r1, r9
   2b30c:	blt	2b320 <ftello64@plt+0x19a94>
   2b310:	umull	r6, r0, r8, r3
   2b314:	mov	r2, #0
   2b318:	mla	r0, r8, ip, r0
   2b31c:	mla	r7, r9, r3, r0
   2b320:	ldr	r0, [sp, #8]
   2b324:	ldr	r9, [sp, #12]
   2b328:	orr	r3, r2, r0
   2b32c:	b	2be0c <ftello64@plt+0x1a580>
   2b330:	mov	r0, #0
   2b334:	mov	r1, #-2147483648	; 0x80000000
   2b338:	mov	r2, r4
   2b33c:	mov	r3, r9
   2b340:	str	r7, [sp, #8]
   2b344:	mov	r8, r4
   2b348:	bl	2df00 <ftello64@plt+0x1c674>
   2b34c:	ldr	r3, [sp, #24]
   2b350:	ldr	ip, [sp, #28]
   2b354:	mov	r2, #1
   2b358:	mov	r6, #0
   2b35c:	mov	r7, #-2147483648	; 0x80000000
   2b360:	subs	r0, r0, r3
   2b364:	sbcs	r0, r1, ip
   2b368:	bge	2b310 <ftello64@plt+0x19a84>
   2b36c:	b	2b320 <ftello64@plt+0x19a94>
   2b370:	and	r0, r6, r7
   2b374:	cmn	r0, #1
   2b378:	beq	2b3b4 <ftello64@plt+0x19b28>
   2b37c:	mov	r0, #0
   2b380:	mov	r1, #-2147483648	; 0x80000000
   2b384:	mov	r2, r6
   2b388:	mov	r3, r7
   2b38c:	bl	2df00 <ftello64@plt+0x1c674>
   2b390:	ldr	r2, [sp, #24]
   2b394:	ldr	r3, [sp, #28]
   2b398:	mov	r4, #1
   2b39c:	mov	r9, #-2147483648	; 0x80000000
   2b3a0:	subs	r0, r0, r2
   2b3a4:	sbcs	r0, r1, r3
   2b3a8:	mov	r0, #0
   2b3ac:	str	r0, [sp, #8]
   2b3b0:	blt	2b6c4 <ftello64@plt+0x19e38>
   2b3b4:	umull	r1, r0, r6, r2
   2b3b8:	mov	r4, #0
   2b3bc:	mla	r0, r6, r3, r0
   2b3c0:	str	r1, [sp, #8]
   2b3c4:	mla	r9, r7, r2, r0
   2b3c8:	cmp	r9, #0
   2b3cc:	blt	2b6c4 <ftello64@plt+0x19e38>
   2b3d0:	ldr	r3, [sp, #28]
   2b3d4:	mvn	r0, #0
   2b3d8:	mvn	r1, #-2147483648	; 0x80000000
   2b3dc:	str	r4, [sp, #4]
   2b3e0:	mvn	r8, #0
   2b3e4:	mvn	r4, #-2147483648	; 0x80000000
   2b3e8:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b3ec:	ldr	r6, [sp, #8]
   2b3f0:	ldr	r2, [sp, #24]
   2b3f4:	ldr	r3, [sp, #28]
   2b3f8:	mov	r7, #1
   2b3fc:	subs	r0, r0, r6
   2b400:	sbcs	r0, r1, r9
   2b404:	bge	2b700 <ftello64@plt+0x19e74>
   2b408:	b	2b718 <ftello64@plt+0x19e8c>
   2b40c:	and	r0, r6, r7
   2b410:	cmn	r0, #1
   2b414:	beq	2b43c <ftello64@plt+0x19bb0>
   2b418:	mov	r0, #0
   2b41c:	mov	r1, #-2147483648	; 0x80000000
   2b420:	mov	r2, r6
   2b424:	mov	r3, r7
   2b428:	bl	2df00 <ftello64@plt+0x1c674>
   2b42c:	ldr	r3, [sp, #28]
   2b430:	subs	r0, r0, #1024	; 0x400
   2b434:	sbcs	r0, r1, #0
   2b438:	blt	2b694 <ftello64@plt+0x19e08>
   2b43c:	lsl	r0, r7, #10
   2b440:	orr	r7, r0, r6, lsr #22
   2b444:	lsl	r6, r6, #10
   2b448:	b	2be0c <ftello64@plt+0x1a580>
   2b44c:	and	r0, r6, r7
   2b450:	cmn	r0, #1
   2b454:	beq	2b490 <ftello64@plt+0x19c04>
   2b458:	mov	r0, #0
   2b45c:	mov	r1, #-2147483648	; 0x80000000
   2b460:	mov	r2, r6
   2b464:	mov	r3, r7
   2b468:	bl	2df00 <ftello64@plt+0x1c674>
   2b46c:	ldr	r2, [sp, #24]
   2b470:	ldr	r3, [sp, #28]
   2b474:	mov	r4, #1
   2b478:	mov	r9, #-2147483648	; 0x80000000
   2b47c:	subs	r0, r0, r2
   2b480:	sbcs	r0, r1, r3
   2b484:	mov	r0, #0
   2b488:	str	r0, [sp, #8]
   2b48c:	blt	2b9dc <ftello64@plt+0x1a150>
   2b490:	umull	r1, r0, r6, r2
   2b494:	mov	r4, #0
   2b498:	mla	r0, r6, r3, r0
   2b49c:	str	r1, [sp, #8]
   2b4a0:	mla	r9, r7, r2, r0
   2b4a4:	cmp	r9, #0
   2b4a8:	blt	2b9dc <ftello64@plt+0x1a150>
   2b4ac:	ldr	r3, [sp, #28]
   2b4b0:	mvn	r0, #0
   2b4b4:	mvn	r1, #-2147483648	; 0x80000000
   2b4b8:	str	r4, [sp, #4]
   2b4bc:	mvn	r8, #0
   2b4c0:	mvn	r4, #-2147483648	; 0x80000000
   2b4c4:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b4c8:	ldr	r6, [sp, #8]
   2b4cc:	ldr	r2, [sp, #24]
   2b4d0:	ldr	r3, [sp, #28]
   2b4d4:	mov	r7, #1
   2b4d8:	subs	r0, r0, r6
   2b4dc:	sbcs	r0, r1, r9
   2b4e0:	bge	2ba18 <ftello64@plt+0x1a18c>
   2b4e4:	b	2ba30 <ftello64@plt+0x1a1a4>
   2b4e8:	and	r0, r6, r7
   2b4ec:	cmn	r0, #1
   2b4f0:	beq	2b52c <ftello64@plt+0x19ca0>
   2b4f4:	mov	r0, #0
   2b4f8:	mov	r1, #-2147483648	; 0x80000000
   2b4fc:	mov	r2, r6
   2b500:	mov	r3, r7
   2b504:	bl	2df00 <ftello64@plt+0x1c674>
   2b508:	ldr	r2, [sp, #24]
   2b50c:	ldr	r3, [sp, #28]
   2b510:	mov	r4, #1
   2b514:	mov	r8, #-2147483648	; 0x80000000
   2b518:	subs	r0, r0, r2
   2b51c:	sbcs	r0, r1, r3
   2b520:	mov	r0, #0
   2b524:	str	r0, [sp, #8]
   2b528:	blt	2bc58 <ftello64@plt+0x1a3cc>
   2b52c:	umull	r1, r0, r6, r2
   2b530:	mov	r4, #0
   2b534:	mla	r0, r6, r3, r0
   2b538:	str	r1, [sp, #8]
   2b53c:	mla	r8, r7, r2, r0
   2b540:	cmp	r8, #0
   2b544:	blt	2bc58 <ftello64@plt+0x1a3cc>
   2b548:	ldr	r3, [sp, #28]
   2b54c:	mvn	r0, #0
   2b550:	mvn	r1, #-2147483648	; 0x80000000
   2b554:	str	r4, [sp, #4]
   2b558:	mvn	r9, #0
   2b55c:	mvn	r4, #-2147483648	; 0x80000000
   2b560:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b564:	ldr	r6, [sp, #8]
   2b568:	ldr	r2, [sp, #24]
   2b56c:	ldr	r3, [sp, #28]
   2b570:	mov	r7, #1
   2b574:	subs	r0, r0, r6
   2b578:	sbcs	r0, r1, r8
   2b57c:	bge	2bc94 <ftello64@plt+0x1a408>
   2b580:	b	2bcac <ftello64@plt+0x1a420>
   2b584:	and	r0, r6, r7
   2b588:	cmn	r0, #1
   2b58c:	beq	2b5c8 <ftello64@plt+0x19d3c>
   2b590:	mov	r0, #0
   2b594:	mov	r1, #-2147483648	; 0x80000000
   2b598:	mov	r2, r6
   2b59c:	mov	r3, r7
   2b5a0:	bl	2df00 <ftello64@plt+0x1c674>
   2b5a4:	ldr	r2, [sp, #24]
   2b5a8:	ldr	r3, [sp, #28]
   2b5ac:	mov	r4, #1
   2b5b0:	mov	r9, #-2147483648	; 0x80000000
   2b5b4:	subs	r0, r0, r2
   2b5b8:	sbcs	r0, r1, r3
   2b5bc:	mov	r0, #0
   2b5c0:	str	r0, [sp, #8]
   2b5c4:	blt	2be74 <ftello64@plt+0x1a5e8>
   2b5c8:	umull	r1, r0, r6, r2
   2b5cc:	mov	r4, #0
   2b5d0:	mla	r0, r6, r3, r0
   2b5d4:	str	r1, [sp, #8]
   2b5d8:	mla	r9, r7, r2, r0
   2b5dc:	cmp	r9, #0
   2b5e0:	blt	2be74 <ftello64@plt+0x1a5e8>
   2b5e4:	ldr	r3, [sp, #28]
   2b5e8:	mvn	r0, #0
   2b5ec:	mvn	r1, #-2147483648	; 0x80000000
   2b5f0:	str	r4, [sp]
   2b5f4:	mvn	r8, #-2147483648	; 0x80000000
   2b5f8:	str	r0, [sp, #4]
   2b5fc:	mvn	r0, #0
   2b600:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b604:	ldr	r6, [sp, #8]
   2b608:	ldr	r2, [sp, #24]
   2b60c:	ldr	r3, [sp, #28]
   2b610:	mov	r7, #1
   2b614:	subs	r0, r0, r6
   2b618:	sbcs	r0, r1, r9
   2b61c:	bge	2beb4 <ftello64@plt+0x1a628>
   2b620:	b	2bed0 <ftello64@plt+0x1a644>
   2b624:	and	r0, r6, r7
   2b628:	cmn	r0, #1
   2b62c:	beq	2b654 <ftello64@plt+0x19dc8>
   2b630:	mov	r0, #0
   2b634:	mov	r1, #-2147483648	; 0x80000000
   2b638:	mov	r2, r6
   2b63c:	mov	r3, r7
   2b640:	bl	2df00 <ftello64@plt+0x1c674>
   2b644:	ldr	r3, [sp, #28]
   2b648:	subs	r0, r0, #512	; 0x200
   2b64c:	sbcs	r0, r1, #0
   2b650:	blt	2b694 <ftello64@plt+0x19e08>
   2b654:	lsl	r0, r7, #9
   2b658:	orr	r7, r0, r6, lsr #23
   2b65c:	lsl	r6, r6, #9
   2b660:	b	2be0c <ftello64@plt+0x1a580>
   2b664:	and	r0, r6, r7
   2b668:	cmn	r0, #1
   2b66c:	beq	2b6b4 <ftello64@plt+0x19e28>
   2b670:	mov	r0, #0
   2b674:	mov	r1, #-2147483648	; 0x80000000
   2b678:	mov	r2, r6
   2b67c:	mov	r3, r7
   2b680:	bl	2df00 <ftello64@plt+0x1c674>
   2b684:	ldr	r3, [sp, #28]
   2b688:	subs	r0, r0, #2
   2b68c:	sbcs	r0, r1, #0
   2b690:	bge	2b6b4 <ftello64@plt+0x19e28>
   2b694:	mvn	r0, #-2147483648	; 0x80000000
   2b698:	cmp	r7, #0
   2b69c:	mvn	r6, #0
   2b6a0:	mov	r3, #1
   2b6a4:	movlt	r0, #-2147483648	; 0x80000000
   2b6a8:	movwlt	r6, #0
   2b6ac:	mov	r7, r0
   2b6b0:	b	2be0c <ftello64@plt+0x1a580>
   2b6b4:	lsl	r0, r7, #1
   2b6b8:	orr	r7, r0, r6, lsr #31
   2b6bc:	lsl	r6, r6, #1
   2b6c0:	b	2be0c <ftello64@plt+0x1a580>
   2b6c4:	ldr	r6, [sp, #8]
   2b6c8:	mov	r0, #0
   2b6cc:	mov	r1, #-2147483648	; 0x80000000
   2b6d0:	mov	r3, r9
   2b6d4:	str	r4, [sp, #4]
   2b6d8:	mov	r2, r6
   2b6dc:	bl	2df00 <ftello64@plt+0x1c674>
   2b6e0:	ldr	r2, [sp, #24]
   2b6e4:	ldr	r3, [sp, #28]
   2b6e8:	mov	r7, #1
   2b6ec:	mov	r8, #0
   2b6f0:	mov	r4, #-2147483648	; 0x80000000
   2b6f4:	subs	r0, r0, r2
   2b6f8:	sbcs	r0, r1, r3
   2b6fc:	blt	2b750 <ftello64@plt+0x19ec4>
   2b700:	umull	r8, r0, r6, r2
   2b704:	ldr	r7, [sp, #4]
   2b708:	mla	r0, r6, r3, r0
   2b70c:	mla	r4, r9, r2, r0
   2b710:	cmp	r4, #0
   2b714:	blt	2b750 <ftello64@plt+0x19ec4>
   2b718:	ldr	r3, [sp, #28]
   2b71c:	mvn	r0, #0
   2b720:	mvn	r1, #-2147483648	; 0x80000000
   2b724:	str	r7, [sp, #8]
   2b728:	mvn	r7, #0
   2b72c:	mvn	r9, #-2147483648	; 0x80000000
   2b730:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b734:	ldr	r2, [sp, #24]
   2b738:	ldr	r3, [sp, #28]
   2b73c:	subs	r0, r0, r8
   2b740:	mov	r6, #1
   2b744:	sbcs	r0, r1, r4
   2b748:	bge	2b788 <ftello64@plt+0x19efc>
   2b74c:	b	2b7a0 <ftello64@plt+0x19f14>
   2b750:	mov	r0, #0
   2b754:	mov	r1, #-2147483648	; 0x80000000
   2b758:	mov	r2, r8
   2b75c:	mov	r3, r4
   2b760:	str	r7, [sp, #8]
   2b764:	bl	2df00 <ftello64@plt+0x1c674>
   2b768:	ldr	r2, [sp, #24]
   2b76c:	ldr	r3, [sp, #28]
   2b770:	mov	r6, #1
   2b774:	mov	r7, #0
   2b778:	mov	r9, #-2147483648	; 0x80000000
   2b77c:	subs	r0, r0, r2
   2b780:	sbcs	r0, r1, r3
   2b784:	blt	2b7e0 <ftello64@plt+0x19f54>
   2b788:	umull	r7, r0, r8, r2
   2b78c:	ldr	r6, [sp, #8]
   2b790:	mla	r0, r8, r3, r0
   2b794:	mla	r9, r4, r2, r0
   2b798:	cmp	r9, #0
   2b79c:	blt	2b7e0 <ftello64@plt+0x19f54>
   2b7a0:	ldr	r3, [sp, #28]
   2b7a4:	mvn	r0, #0
   2b7a8:	mvn	r1, #-2147483648	; 0x80000000
   2b7ac:	str	r6, [sp, #8]
   2b7b0:	mvn	r8, #0
   2b7b4:	mvn	r4, #-2147483648	; 0x80000000
   2b7b8:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b7bc:	ldr	r2, [sp, #24]
   2b7c0:	ldr	r3, [sp, #28]
   2b7c4:	subs	r0, r0, r7
   2b7c8:	sbcs	r0, r1, r9
   2b7cc:	bge	2b824 <ftello64@plt+0x19f98>
   2b7d0:	mov	r0, #1
   2b7d4:	mov	r6, #0
   2b7d8:	str	r0, [sp, #8]
   2b7dc:	b	2b83c <ftello64@plt+0x19fb0>
   2b7e0:	mov	r0, #0
   2b7e4:	mov	r1, #-2147483648	; 0x80000000
   2b7e8:	mov	r2, r7
   2b7ec:	mov	r3, r9
   2b7f0:	str	r6, [sp, #8]
   2b7f4:	bl	2df00 <ftello64@plt+0x1c674>
   2b7f8:	ldr	r2, [sp, #24]
   2b7fc:	ldr	r3, [sp, #28]
   2b800:	subs	r0, r0, r2
   2b804:	sbcs	r0, r1, r3
   2b808:	bge	2b824 <ftello64@plt+0x19f98>
   2b80c:	mov	r0, #1
   2b810:	mov	r8, #0
   2b814:	mov	r4, #-2147483648	; 0x80000000
   2b818:	mov	r6, #0
   2b81c:	str	r0, [sp, #8]
   2b820:	b	2b874 <ftello64@plt+0x19fe8>
   2b824:	umull	r8, r0, r7, r2
   2b828:	mov	r6, #0
   2b82c:	mla	r0, r7, r3, r0
   2b830:	mla	r4, r9, r2, r0
   2b834:	cmp	r4, #0
   2b838:	blt	2b874 <ftello64@plt+0x19fe8>
   2b83c:	ldr	r3, [sp, #28]
   2b840:	mvn	r0, #0
   2b844:	mvn	r1, #-2147483648	; 0x80000000
   2b848:	mvn	r9, #0
   2b84c:	mvn	r7, #-2147483648	; 0x80000000
   2b850:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b854:	ldr	r2, [sp, #24]
   2b858:	ldr	r3, [sp, #28]
   2b85c:	subs	r0, r0, r8
   2b860:	sbcs	r0, r1, r4
   2b864:	bge	2b8b0 <ftello64@plt+0x1a024>
   2b868:	mov	r0, #1
   2b86c:	str	r0, [sp, #8]
   2b870:	b	2b8c4 <ftello64@plt+0x1a038>
   2b874:	mov	r0, #0
   2b878:	mov	r1, #-2147483648	; 0x80000000
   2b87c:	mov	r2, r8
   2b880:	mov	r3, r4
   2b884:	bl	2df00 <ftello64@plt+0x1c674>
   2b888:	ldr	r2, [sp, #24]
   2b88c:	ldr	r3, [sp, #28]
   2b890:	subs	r0, r0, r2
   2b894:	sbcs	r0, r1, r3
   2b898:	bge	2b8b0 <ftello64@plt+0x1a024>
   2b89c:	mov	r0, #1
   2b8a0:	mov	r9, #0
   2b8a4:	mov	r7, #-2147483648	; 0x80000000
   2b8a8:	str	r0, [sp, #8]
   2b8ac:	b	2b900 <ftello64@plt+0x1a074>
   2b8b0:	umull	r9, r0, r8, r2
   2b8b4:	mla	r0, r8, r3, r0
   2b8b8:	mla	r7, r4, r2, r0
   2b8bc:	cmp	r7, #0
   2b8c0:	blt	2b900 <ftello64@plt+0x1a074>
   2b8c4:	ldr	r3, [sp, #28]
   2b8c8:	mvn	r0, #0
   2b8cc:	mvn	r1, #-2147483648	; 0x80000000
   2b8d0:	mvn	r8, #0
   2b8d4:	mvn	r4, #-2147483648	; 0x80000000
   2b8d8:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b8dc:	ldr	r2, [sp, #24]
   2b8e0:	ldr	r3, [sp, #28]
   2b8e4:	subs	r0, r0, r9
   2b8e8:	sbcs	r0, r1, r7
   2b8ec:	bge	2b940 <ftello64@plt+0x1a0b4>
   2b8f0:	ldr	r9, [sp, #12]
   2b8f4:	mov	r0, #1
   2b8f8:	str	r0, [sp, #8]
   2b8fc:	b	2b958 <ftello64@plt+0x1a0cc>
   2b900:	mov	r0, #0
   2b904:	mov	r1, #-2147483648	; 0x80000000
   2b908:	mov	r2, r9
   2b90c:	mov	r3, r7
   2b910:	bl	2df00 <ftello64@plt+0x1c674>
   2b914:	ldr	r2, [sp, #24]
   2b918:	ldr	r3, [sp, #28]
   2b91c:	subs	r0, r0, r2
   2b920:	sbcs	r0, r1, r3
   2b924:	bge	2b940 <ftello64@plt+0x1a0b4>
   2b928:	ldr	r9, [sp, #12]
   2b92c:	mov	r0, #1
   2b930:	mov	r8, #0
   2b934:	mov	r4, #-2147483648	; 0x80000000
   2b938:	str	r0, [sp, #8]
   2b93c:	b	2b9a8 <ftello64@plt+0x1a11c>
   2b940:	umull	r8, r0, r9, r2
   2b944:	mla	r0, r9, r3, r0
   2b948:	ldr	r9, [sp, #12]
   2b94c:	mla	r4, r7, r2, r0
   2b950:	cmp	r4, #0
   2b954:	blt	2b9a8 <ftello64@plt+0x1a11c>
   2b958:	ldr	r3, [sp, #28]
   2b95c:	mvn	r0, #0
   2b960:	mvn	r1, #-2147483648	; 0x80000000
   2b964:	mvn	r6, #0
   2b968:	bl	2dfd4 <ftello64@plt+0x1c748>
   2b96c:	ldr	r7, [sp, #24]
   2b970:	ldr	r3, [sp, #28]
   2b974:	subs	r0, r0, r8
   2b978:	mov	r2, #1
   2b97c:	sbcs	r0, r1, r4
   2b980:	mvn	r0, #-2147483648	; 0x80000000
   2b984:	blt	2b998 <ftello64@plt+0x1a10c>
   2b988:	umull	r6, r0, r8, r7
   2b98c:	mov	r2, #0
   2b990:	mla	r0, r8, r3, r0
   2b994:	mla	r0, r4, r7, r0
   2b998:	ldr	r1, [sp, #8]
   2b99c:	mov	r7, r0
   2b9a0:	orr	r3, r2, r1
   2b9a4:	b	2be0c <ftello64@plt+0x1a580>
   2b9a8:	mov	r0, #0
   2b9ac:	mov	r1, #-2147483648	; 0x80000000
   2b9b0:	mov	r2, r8
   2b9b4:	mov	r3, r4
   2b9b8:	bl	2df00 <ftello64@plt+0x1c674>
   2b9bc:	ldr	r7, [sp, #24]
   2b9c0:	ldr	r3, [sp, #28]
   2b9c4:	mov	r2, #1
   2b9c8:	subs	r0, r0, r7
   2b9cc:	sbcs	r0, r1, r3
   2b9d0:	mov	r0, #-2147483648	; 0x80000000
   2b9d4:	bge	2b988 <ftello64@plt+0x1a0fc>
   2b9d8:	b	2b998 <ftello64@plt+0x1a10c>
   2b9dc:	ldr	r6, [sp, #8]
   2b9e0:	mov	r0, #0
   2b9e4:	mov	r1, #-2147483648	; 0x80000000
   2b9e8:	mov	r3, r9
   2b9ec:	str	r4, [sp, #4]
   2b9f0:	mov	r2, r6
   2b9f4:	bl	2df00 <ftello64@plt+0x1c674>
   2b9f8:	ldr	r2, [sp, #24]
   2b9fc:	ldr	r3, [sp, #28]
   2ba00:	mov	r7, #1
   2ba04:	mov	r8, #0
   2ba08:	mov	r4, #-2147483648	; 0x80000000
   2ba0c:	subs	r0, r0, r2
   2ba10:	sbcs	r0, r1, r3
   2ba14:	blt	2ba6c <ftello64@plt+0x1a1e0>
   2ba18:	umull	r8, r0, r6, r2
   2ba1c:	ldr	r7, [sp, #4]
   2ba20:	mla	r0, r6, r3, r0
   2ba24:	mla	r4, r9, r2, r0
   2ba28:	cmp	r4, #0
   2ba2c:	blt	2ba6c <ftello64@plt+0x1a1e0>
   2ba30:	ldr	r3, [sp, #28]
   2ba34:	mvn	r0, #0
   2ba38:	mvn	r1, #-2147483648	; 0x80000000
   2ba3c:	str	r7, [sp, #4]
   2ba40:	mvn	r7, #0
   2ba44:	mvn	r9, #-2147483648	; 0x80000000
   2ba48:	bl	2dfd4 <ftello64@plt+0x1c748>
   2ba4c:	ldr	r2, [sp, #24]
   2ba50:	ldr	r3, [sp, #28]
   2ba54:	subs	r0, r0, r8
   2ba58:	mov	r6, #1
   2ba5c:	sbcs	r0, r1, r4
   2ba60:	str	r6, [sp, #8]
   2ba64:	bge	2baa8 <ftello64@plt+0x1a21c>
   2ba68:	b	2bac4 <ftello64@plt+0x1a238>
   2ba6c:	mov	r0, #0
   2ba70:	mov	r1, #-2147483648	; 0x80000000
   2ba74:	mov	r2, r8
   2ba78:	mov	r3, r4
   2ba7c:	str	r7, [sp, #4]
   2ba80:	bl	2df00 <ftello64@plt+0x1c674>
   2ba84:	ldr	r2, [sp, #24]
   2ba88:	ldr	r3, [sp, #28]
   2ba8c:	mov	r7, #1
   2ba90:	mov	r9, #-2147483648	; 0x80000000
   2ba94:	str	r7, [sp, #8]
   2ba98:	mov	r7, #0
   2ba9c:	subs	r0, r0, r2
   2baa0:	sbcs	r0, r1, r3
   2baa4:	blt	2bafc <ftello64@plt+0x1a270>
   2baa8:	umull	r7, r0, r8, r2
   2baac:	mla	r0, r8, r3, r0
   2bab0:	mla	r9, r4, r2, r0
   2bab4:	ldr	r0, [sp, #4]
   2bab8:	cmp	r9, #0
   2babc:	str	r0, [sp, #8]
   2bac0:	blt	2bafc <ftello64@plt+0x1a270>
   2bac4:	ldr	r3, [sp, #28]
   2bac8:	mvn	r0, #0
   2bacc:	mvn	r1, #-2147483648	; 0x80000000
   2bad0:	mvn	r4, #0
   2bad4:	mvn	r8, #-2147483648	; 0x80000000
   2bad8:	bl	2dfd4 <ftello64@plt+0x1c748>
   2badc:	ldr	r2, [sp, #24]
   2bae0:	ldr	r3, [sp, #28]
   2bae4:	subs	r0, r0, r7
   2bae8:	sbcs	r0, r1, r9
   2baec:	bge	2bb38 <ftello64@plt+0x1a2ac>
   2baf0:	mov	r0, #1
   2baf4:	str	r0, [sp, #8]
   2baf8:	b	2bb4c <ftello64@plt+0x1a2c0>
   2bafc:	mov	r0, #0
   2bb00:	mov	r1, #-2147483648	; 0x80000000
   2bb04:	mov	r2, r7
   2bb08:	mov	r3, r9
   2bb0c:	bl	2df00 <ftello64@plt+0x1c674>
   2bb10:	ldr	r2, [sp, #24]
   2bb14:	ldr	r3, [sp, #28]
   2bb18:	subs	r0, r0, r2
   2bb1c:	sbcs	r0, r1, r3
   2bb20:	bge	2bb38 <ftello64@plt+0x1a2ac>
   2bb24:	mov	r0, #1
   2bb28:	mov	r4, #0
   2bb2c:	mov	r8, #-2147483648	; 0x80000000
   2bb30:	str	r0, [sp, #8]
   2bb34:	b	2bb80 <ftello64@plt+0x1a2f4>
   2bb38:	umull	r4, r0, r7, r2
   2bb3c:	mla	r0, r7, r3, r0
   2bb40:	mla	r8, r9, r2, r0
   2bb44:	cmp	r8, #0
   2bb48:	blt	2bb80 <ftello64@plt+0x1a2f4>
   2bb4c:	ldr	r3, [sp, #28]
   2bb50:	mvn	r0, #0
   2bb54:	mvn	r1, #-2147483648	; 0x80000000
   2bb58:	mvn	r6, #0
   2bb5c:	mvn	r9, #-2147483648	; 0x80000000
   2bb60:	bl	2dfd4 <ftello64@plt+0x1c748>
   2bb64:	ldr	r2, [sp, #24]
   2bb68:	ldr	r3, [sp, #28]
   2bb6c:	subs	r0, r0, r4
   2bb70:	sbcs	r0, r1, r8
   2bb74:	bge	2bbb8 <ftello64@plt+0x1a32c>
   2bb78:	mov	r8, #1
   2bb7c:	b	2bbd0 <ftello64@plt+0x1a344>
   2bb80:	mov	r0, #0
   2bb84:	mov	r1, #-2147483648	; 0x80000000
   2bb88:	mov	r2, r4
   2bb8c:	mov	r3, r8
   2bb90:	bl	2df00 <ftello64@plt+0x1c674>
   2bb94:	ldr	r2, [sp, #24]
   2bb98:	ldr	r3, [sp, #28]
   2bb9c:	subs	r0, r0, r2
   2bba0:	sbcs	r0, r1, r3
   2bba4:	bge	2bbb8 <ftello64@plt+0x1a32c>
   2bba8:	mov	r8, #1
   2bbac:	mov	r6, #0
   2bbb0:	mov	r9, #-2147483648	; 0x80000000
   2bbb4:	b	2bc20 <ftello64@plt+0x1a394>
   2bbb8:	umull	r6, r0, r4, r2
   2bbbc:	mla	r0, r4, r3, r0
   2bbc0:	mla	r9, r8, r2, r0
   2bbc4:	ldr	r8, [sp, #8]
   2bbc8:	cmp	r9, #0
   2bbcc:	blt	2bc20 <ftello64@plt+0x1a394>
   2bbd0:	ldr	r3, [sp, #28]
   2bbd4:	mvn	r0, #0
   2bbd8:	mvn	r1, #-2147483648	; 0x80000000
   2bbdc:	mvn	r4, #0
   2bbe0:	mvn	r7, #-2147483648	; 0x80000000
   2bbe4:	bl	2dfd4 <ftello64@plt+0x1c748>
   2bbe8:	ldr	r3, [sp, #24]
   2bbec:	ldr	ip, [sp, #28]
   2bbf0:	subs	r0, r0, r6
   2bbf4:	mov	r2, #1
   2bbf8:	sbcs	r0, r1, r9
   2bbfc:	blt	2bc10 <ftello64@plt+0x1a384>
   2bc00:	umull	r4, r0, r6, r3
   2bc04:	mov	r2, #0
   2bc08:	mla	r0, r6, ip, r0
   2bc0c:	mla	r7, r9, r3, r0
   2bc10:	ldr	r9, [sp, #12]
   2bc14:	orr	r3, r2, r8
   2bc18:	mov	r6, r4
   2bc1c:	b	2be0c <ftello64@plt+0x1a580>
   2bc20:	mov	r0, #0
   2bc24:	mov	r1, #-2147483648	; 0x80000000
   2bc28:	mov	r2, r6
   2bc2c:	mov	r3, r9
   2bc30:	bl	2df00 <ftello64@plt+0x1c674>
   2bc34:	ldr	r3, [sp, #24]
   2bc38:	ldr	ip, [sp, #28]
   2bc3c:	mov	r2, #1
   2bc40:	mov	r4, #0
   2bc44:	mov	r7, #-2147483648	; 0x80000000
   2bc48:	subs	r0, r0, r3
   2bc4c:	sbcs	r0, r1, ip
   2bc50:	bge	2bc00 <ftello64@plt+0x1a374>
   2bc54:	b	2bc10 <ftello64@plt+0x1a384>
   2bc58:	ldr	r6, [sp, #8]
   2bc5c:	mov	r0, #0
   2bc60:	mov	r1, #-2147483648	; 0x80000000
   2bc64:	mov	r3, r8
   2bc68:	str	r4, [sp, #4]
   2bc6c:	mov	r2, r6
   2bc70:	bl	2df00 <ftello64@plt+0x1c674>
   2bc74:	ldr	r2, [sp, #24]
   2bc78:	ldr	r3, [sp, #28]
   2bc7c:	mov	r7, #1
   2bc80:	mov	r9, #0
   2bc84:	mov	r4, #-2147483648	; 0x80000000
   2bc88:	subs	r0, r0, r2
   2bc8c:	sbcs	r0, r1, r3
   2bc90:	blt	2bce8 <ftello64@plt+0x1a45c>
   2bc94:	umull	r9, r0, r6, r2
   2bc98:	ldr	r7, [sp, #4]
   2bc9c:	mla	r0, r6, r3, r0
   2bca0:	mla	r4, r8, r2, r0
   2bca4:	cmp	r4, #0
   2bca8:	blt	2bce8 <ftello64@plt+0x1a45c>
   2bcac:	ldr	r3, [sp, #28]
   2bcb0:	mvn	r0, #0
   2bcb4:	mvn	r1, #-2147483648	; 0x80000000
   2bcb8:	str	r7, [sp, #4]
   2bcbc:	mvn	r8, #0
   2bcc0:	mvn	r7, #-2147483648	; 0x80000000
   2bcc4:	bl	2dfd4 <ftello64@plt+0x1c748>
   2bcc8:	ldr	r2, [sp, #24]
   2bccc:	ldr	r3, [sp, #28]
   2bcd0:	subs	r0, r0, r9
   2bcd4:	mov	r6, #1
   2bcd8:	sbcs	r0, r1, r4
   2bcdc:	str	r6, [sp, #8]
   2bce0:	bge	2bd24 <ftello64@plt+0x1a498>
   2bce4:	b	2bd40 <ftello64@plt+0x1a4b4>
   2bce8:	mov	r0, #0
   2bcec:	mov	r1, #-2147483648	; 0x80000000
   2bcf0:	mov	r2, r9
   2bcf4:	mov	r3, r4
   2bcf8:	str	r7, [sp, #4]
   2bcfc:	bl	2df00 <ftello64@plt+0x1c674>
   2bd00:	ldr	r2, [sp, #24]
   2bd04:	ldr	r3, [sp, #28]
   2bd08:	mov	r7, #1
   2bd0c:	mov	r8, #0
   2bd10:	str	r7, [sp, #8]
   2bd14:	mov	r7, #-2147483648	; 0x80000000
   2bd18:	subs	r0, r0, r2
   2bd1c:	sbcs	r0, r1, r3
   2bd20:	blt	2bd74 <ftello64@plt+0x1a4e8>
   2bd24:	umull	r8, r0, r9, r2
   2bd28:	mla	r0, r9, r3, r0
   2bd2c:	mla	r7, r4, r2, r0
   2bd30:	ldr	r0, [sp, #4]
   2bd34:	cmp	r7, #0
   2bd38:	str	r0, [sp, #8]
   2bd3c:	blt	2bd74 <ftello64@plt+0x1a4e8>
   2bd40:	ldr	r3, [sp, #28]
   2bd44:	mvn	r0, #0
   2bd48:	mvn	r1, #-2147483648	; 0x80000000
   2bd4c:	mvn	r4, #0
   2bd50:	mvn	r9, #-2147483648	; 0x80000000
   2bd54:	bl	2dfd4 <ftello64@plt+0x1c748>
   2bd58:	ldr	r2, [sp, #24]
   2bd5c:	ldr	r3, [sp, #28]
   2bd60:	subs	r0, r0, r8
   2bd64:	sbcs	r0, r1, r7
   2bd68:	bge	2bdac <ftello64@plt+0x1a520>
   2bd6c:	mov	r8, #1
   2bd70:	b	2bdc4 <ftello64@plt+0x1a538>
   2bd74:	mov	r0, #0
   2bd78:	mov	r1, #-2147483648	; 0x80000000
   2bd7c:	mov	r2, r8
   2bd80:	mov	r3, r7
   2bd84:	bl	2df00 <ftello64@plt+0x1c674>
   2bd88:	ldr	r2, [sp, #24]
   2bd8c:	ldr	r3, [sp, #28]
   2bd90:	subs	r0, r0, r2
   2bd94:	sbcs	r0, r1, r3
   2bd98:	bge	2bdac <ftello64@plt+0x1a520>
   2bd9c:	mov	r8, #1
   2bda0:	mov	r4, #0
   2bda4:	mov	r9, #-2147483648	; 0x80000000
   2bda8:	b	2be3c <ftello64@plt+0x1a5b0>
   2bdac:	umull	r4, r0, r8, r2
   2bdb0:	mla	r0, r8, r3, r0
   2bdb4:	ldr	r8, [sp, #8]
   2bdb8:	mla	r9, r7, r2, r0
   2bdbc:	cmp	r9, #0
   2bdc0:	blt	2be3c <ftello64@plt+0x1a5b0>
   2bdc4:	ldr	r3, [sp, #28]
   2bdc8:	mvn	r0, #0
   2bdcc:	mvn	r1, #-2147483648	; 0x80000000
   2bdd0:	mvn	r6, #0
   2bdd4:	mvn	r7, #-2147483648	; 0x80000000
   2bdd8:	bl	2dfd4 <ftello64@plt+0x1c748>
   2bddc:	ldr	r3, [sp, #24]
   2bde0:	ldr	ip, [sp, #28]
   2bde4:	subs	r0, r0, r4
   2bde8:	mov	r2, #1
   2bdec:	sbcs	r0, r1, r9
   2bdf0:	blt	2be04 <ftello64@plt+0x1a578>
   2bdf4:	umull	r6, r0, r4, r3
   2bdf8:	mov	r2, #0
   2bdfc:	mla	r0, r4, ip, r0
   2be00:	mla	r7, r9, r3, r0
   2be04:	ldr	r9, [sp, #12]
   2be08:	orr	r3, r2, r8
   2be0c:	ldr	r1, [sp, #20]
   2be10:	ldr	r2, [sp, #16]
   2be14:	orr	r5, r3, r5
   2be18:	add	r0, r1, r2
   2be1c:	str	r0, [sl]
   2be20:	ldrb	r0, [r1, r2]
   2be24:	cmp	r0, #0
   2be28:	orrne	r5, r5, #2
   2be2c:	strd	r6, [r9]
   2be30:	mov	r0, r5
   2be34:	sub	sp, fp, #28
   2be38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2be3c:	mov	r0, #0
   2be40:	mov	r1, #-2147483648	; 0x80000000
   2be44:	mov	r2, r4
   2be48:	mov	r3, r9
   2be4c:	bl	2df00 <ftello64@plt+0x1c674>
   2be50:	ldr	r3, [sp, #24]
   2be54:	ldr	ip, [sp, #28]
   2be58:	mov	r2, #1
   2be5c:	mov	r6, #0
   2be60:	mov	r7, #-2147483648	; 0x80000000
   2be64:	subs	r0, r0, r3
   2be68:	sbcs	r0, r1, ip
   2be6c:	bge	2bdf4 <ftello64@plt+0x1a568>
   2be70:	b	2be04 <ftello64@plt+0x1a578>
   2be74:	ldr	r6, [sp, #8]
   2be78:	mov	r0, #0
   2be7c:	mov	r1, #-2147483648	; 0x80000000
   2be80:	mov	r3, r9
   2be84:	str	r4, [sp]
   2be88:	mov	r2, r6
   2be8c:	bl	2df00 <ftello64@plt+0x1c674>
   2be90:	ldr	r2, [sp, #24]
   2be94:	ldr	r3, [sp, #28]
   2be98:	mov	r7, #1
   2be9c:	mov	r8, #-2147483648	; 0x80000000
   2bea0:	subs	r0, r0, r2
   2bea4:	sbcs	r0, r1, r3
   2bea8:	mov	r0, #0
   2beac:	str	r0, [sp, #4]
   2beb0:	blt	2bf10 <ftello64@plt+0x1a684>
   2beb4:	umull	r1, r0, r6, r2
   2beb8:	ldr	r7, [sp]
   2bebc:	mla	r0, r6, r3, r0
   2bec0:	str	r1, [sp, #4]
   2bec4:	mla	r8, r9, r2, r0
   2bec8:	cmp	r8, #0
   2becc:	blt	2bf10 <ftello64@plt+0x1a684>
   2bed0:	ldr	r3, [sp, #28]
   2bed4:	mvn	r0, #0
   2bed8:	mvn	r1, #-2147483648	; 0x80000000
   2bedc:	str	r7, [sp]
   2bee0:	mvn	r7, #0
   2bee4:	mvn	r4, #-2147483648	; 0x80000000
   2bee8:	bl	2dfd4 <ftello64@plt+0x1c748>
   2beec:	mov	r6, #1
   2bef0:	ldr	r2, [sp, #24]
   2bef4:	ldr	r3, [sp, #28]
   2bef8:	str	r6, [sp, #8]
   2befc:	ldr	r6, [sp, #4]
   2bf00:	subs	r0, r0, r6
   2bf04:	sbcs	r0, r1, r8
   2bf08:	bge	2bf50 <ftello64@plt+0x1a6c4>
   2bf0c:	b	2bf6c <ftello64@plt+0x1a6e0>
   2bf10:	ldr	r6, [sp, #4]
   2bf14:	mov	r0, #0
   2bf18:	mov	r1, #-2147483648	; 0x80000000
   2bf1c:	mov	r3, r8
   2bf20:	str	r7, [sp]
   2bf24:	mov	r2, r6
   2bf28:	bl	2df00 <ftello64@plt+0x1c674>
   2bf2c:	ldr	r2, [sp, #24]
   2bf30:	ldr	r3, [sp, #28]
   2bf34:	mov	r7, #1
   2bf38:	mov	r4, #-2147483648	; 0x80000000
   2bf3c:	str	r7, [sp, #8]
   2bf40:	mov	r7, #0
   2bf44:	subs	r0, r0, r2
   2bf48:	sbcs	r0, r1, r3
   2bf4c:	blt	2bfa4 <ftello64@plt+0x1a718>
   2bf50:	umull	r7, r0, r6, r2
   2bf54:	mla	r0, r6, r3, r0
   2bf58:	mla	r4, r8, r2, r0
   2bf5c:	ldr	r0, [sp]
   2bf60:	cmp	r4, #0
   2bf64:	str	r0, [sp, #8]
   2bf68:	blt	2bfa4 <ftello64@plt+0x1a718>
   2bf6c:	ldr	r3, [sp, #28]
   2bf70:	mvn	r0, #0
   2bf74:	mvn	r1, #-2147483648	; 0x80000000
   2bf78:	mvn	r9, #0
   2bf7c:	mvn	r8, #-2147483648	; 0x80000000
   2bf80:	bl	2dfd4 <ftello64@plt+0x1c748>
   2bf84:	ldr	r2, [sp, #24]
   2bf88:	ldr	r3, [sp, #28]
   2bf8c:	subs	r0, r0, r7
   2bf90:	sbcs	r0, r1, r4
   2bf94:	bge	2bfe0 <ftello64@plt+0x1a754>
   2bf98:	mov	r0, #1
   2bf9c:	str	r0, [sp, #8]
   2bfa0:	b	2bff4 <ftello64@plt+0x1a768>
   2bfa4:	mov	r0, #0
   2bfa8:	mov	r1, #-2147483648	; 0x80000000
   2bfac:	mov	r2, r7
   2bfb0:	mov	r3, r4
   2bfb4:	bl	2df00 <ftello64@plt+0x1c674>
   2bfb8:	ldr	r2, [sp, #24]
   2bfbc:	ldr	r3, [sp, #28]
   2bfc0:	subs	r0, r0, r2
   2bfc4:	sbcs	r0, r1, r3
   2bfc8:	bge	2bfe0 <ftello64@plt+0x1a754>
   2bfcc:	mov	r0, #1
   2bfd0:	mov	r9, #0
   2bfd4:	mov	r8, #-2147483648	; 0x80000000
   2bfd8:	str	r0, [sp, #8]
   2bfdc:	b	2c02c <ftello64@plt+0x1a7a0>
   2bfe0:	umull	r9, r0, r7, r2
   2bfe4:	mla	r0, r7, r3, r0
   2bfe8:	mla	r8, r4, r2, r0
   2bfec:	cmp	r8, #0
   2bff0:	blt	2c02c <ftello64@plt+0x1a7a0>
   2bff4:	ldr	r3, [sp, #28]
   2bff8:	mvn	r0, #0
   2bffc:	mvn	r1, #-2147483648	; 0x80000000
   2c000:	mvn	r4, #0
   2c004:	mvn	r7, #-2147483648	; 0x80000000
   2c008:	bl	2dfd4 <ftello64@plt+0x1c748>
   2c00c:	ldr	r2, [sp, #24]
   2c010:	ldr	r3, [sp, #28]
   2c014:	subs	r0, r0, r9
   2c018:	sbcs	r0, r1, r8
   2c01c:	bge	2c068 <ftello64@plt+0x1a7dc>
   2c020:	mov	r0, #1
   2c024:	str	r0, [sp, #8]
   2c028:	b	2c07c <ftello64@plt+0x1a7f0>
   2c02c:	mov	r0, #0
   2c030:	mov	r1, #-2147483648	; 0x80000000
   2c034:	mov	r2, r9
   2c038:	mov	r3, r8
   2c03c:	bl	2df00 <ftello64@plt+0x1c674>
   2c040:	ldr	r2, [sp, #24]
   2c044:	ldr	r3, [sp, #28]
   2c048:	subs	r0, r0, r2
   2c04c:	sbcs	r0, r1, r3
   2c050:	bge	2c068 <ftello64@plt+0x1a7dc>
   2c054:	mov	r0, #1
   2c058:	mov	r4, #0
   2c05c:	mov	r7, #-2147483648	; 0x80000000
   2c060:	str	r0, [sp, #8]
   2c064:	b	2c0b4 <ftello64@plt+0x1a828>
   2c068:	umull	r4, r0, r9, r2
   2c06c:	mla	r0, r9, r3, r0
   2c070:	mla	r7, r8, r2, r0
   2c074:	cmp	r7, #0
   2c078:	blt	2c0b4 <ftello64@plt+0x1a828>
   2c07c:	ldr	r3, [sp, #28]
   2c080:	mvn	r0, #0
   2c084:	mvn	r1, #-2147483648	; 0x80000000
   2c088:	mvn	r8, #0
   2c08c:	mvn	r9, #-2147483648	; 0x80000000
   2c090:	bl	2dfd4 <ftello64@plt+0x1c748>
   2c094:	ldr	r2, [sp, #24]
   2c098:	ldr	r3, [sp, #28]
   2c09c:	subs	r0, r0, r4
   2c0a0:	sbcs	r0, r1, r7
   2c0a4:	bge	2c0f0 <ftello64@plt+0x1a864>
   2c0a8:	mov	r0, #1
   2c0ac:	str	r0, [sp, #8]
   2c0b0:	b	2c104 <ftello64@plt+0x1a878>
   2c0b4:	mov	r0, #0
   2c0b8:	mov	r1, #-2147483648	; 0x80000000
   2c0bc:	mov	r2, r4
   2c0c0:	mov	r3, r7
   2c0c4:	bl	2df00 <ftello64@plt+0x1c674>
   2c0c8:	ldr	r2, [sp, #24]
   2c0cc:	ldr	r3, [sp, #28]
   2c0d0:	subs	r0, r0, r2
   2c0d4:	sbcs	r0, r1, r3
   2c0d8:	bge	2c0f0 <ftello64@plt+0x1a864>
   2c0dc:	mov	r0, #1
   2c0e0:	mov	r8, #0
   2c0e4:	mov	r9, #-2147483648	; 0x80000000
   2c0e8:	str	r0, [sp, #8]
   2c0ec:	b	2c140 <ftello64@plt+0x1a8b4>
   2c0f0:	umull	r8, r0, r4, r2
   2c0f4:	mla	r0, r4, r3, r0
   2c0f8:	mla	r9, r7, r2, r0
   2c0fc:	cmp	r9, #0
   2c100:	blt	2c140 <ftello64@plt+0x1a8b4>
   2c104:	ldr	r3, [sp, #28]
   2c108:	mvn	r0, #0
   2c10c:	mvn	r1, #-2147483648	; 0x80000000
   2c110:	mvn	r4, #0
   2c114:	mvn	r6, #-2147483648	; 0x80000000
   2c118:	bl	2dfd4 <ftello64@plt+0x1c748>
   2c11c:	ldr	r2, [sp, #24]
   2c120:	ldr	r3, [sp, #28]
   2c124:	subs	r0, r0, r8
   2c128:	sbcs	r0, r1, r9
   2c12c:	bge	2c180 <ftello64@plt+0x1a8f4>
   2c130:	ldr	r9, [sp, #12]
   2c134:	mov	r0, #1
   2c138:	str	r0, [sp, #8]
   2c13c:	b	2c198 <ftello64@plt+0x1a90c>
   2c140:	mov	r0, #0
   2c144:	mov	r1, #-2147483648	; 0x80000000
   2c148:	mov	r2, r8
   2c14c:	mov	r3, r9
   2c150:	bl	2df00 <ftello64@plt+0x1c674>
   2c154:	ldr	r2, [sp, #24]
   2c158:	ldr	r3, [sp, #28]
   2c15c:	subs	r0, r0, r2
   2c160:	sbcs	r0, r1, r3
   2c164:	bge	2c180 <ftello64@plt+0x1a8f4>
   2c168:	ldr	r9, [sp, #12]
   2c16c:	mov	r0, #1
   2c170:	mov	r4, #0
   2c174:	mov	r6, #-2147483648	; 0x80000000
   2c178:	str	r0, [sp, #8]
   2c17c:	b	2c1e4 <ftello64@plt+0x1a958>
   2c180:	umull	r4, r0, r8, r2
   2c184:	mla	r0, r8, r3, r0
   2c188:	mla	r6, r9, r2, r0
   2c18c:	ldr	r9, [sp, #12]
   2c190:	cmp	r6, #0
   2c194:	blt	2c1e4 <ftello64@plt+0x1a958>
   2c198:	ldr	r3, [sp, #28]
   2c19c:	mvn	r0, #0
   2c1a0:	mvn	r1, #-2147483648	; 0x80000000
   2c1a4:	mov	r8, r6
   2c1a8:	mvn	r6, #0
   2c1ac:	mvn	r7, #-2147483648	; 0x80000000
   2c1b0:	bl	2dfd4 <ftello64@plt+0x1c748>
   2c1b4:	ldr	r3, [sp, #24]
   2c1b8:	ldr	ip, [sp, #28]
   2c1bc:	subs	r0, r0, r4
   2c1c0:	mov	r2, #1
   2c1c4:	sbcs	r0, r1, r8
   2c1c8:	blt	2c1dc <ftello64@plt+0x1a950>
   2c1cc:	umull	r6, r0, r4, r3
   2c1d0:	mov	r2, #0
   2c1d4:	mla	r0, r4, ip, r0
   2c1d8:	mla	r7, r8, r3, r0
   2c1dc:	ldr	r0, [sp, #8]
   2c1e0:	b	2b328 <ftello64@plt+0x19a9c>
   2c1e4:	mov	r0, #0
   2c1e8:	mov	r1, #-2147483648	; 0x80000000
   2c1ec:	mov	r2, r4
   2c1f0:	mov	r3, r6
   2c1f4:	bl	2df00 <ftello64@plt+0x1c674>
   2c1f8:	ldr	r3, [sp, #24]
   2c1fc:	ldr	ip, [sp, #28]
   2c200:	mov	r8, r6
   2c204:	mov	r2, #1
   2c208:	mov	r6, #0
   2c20c:	mov	r7, #-2147483648	; 0x80000000
   2c210:	subs	r0, r0, r3
   2c214:	sbcs	r0, r1, ip
   2c218:	bge	2c1cc <ftello64@plt+0x1a940>
   2c21c:	b	2c1dc <ftello64@plt+0x1a950>
   2c220:	movw	r0, #62544	; 0xf450
   2c224:	movw	r1, #62582	; 0xf476
   2c228:	movw	r3, #62598	; 0xf486
   2c22c:	mov	r2, #85	; 0x55
   2c230:	movt	r0, #2
   2c234:	movt	r1, #2
   2c238:	movt	r3, #2
   2c23c:	bl	11880 <__assert_fail@plt>
   2c240:	clz	r2, r1
   2c244:	clz	r3, r0
   2c248:	lsr	r2, r2, #5
   2c24c:	lsr	r3, r3, #5
   2c250:	orrs	r2, r3, r2
   2c254:	movwne	r1, #1
   2c258:	movwne	r0, #1
   2c25c:	cmp	r1, #0
   2c260:	beq	2c290 <ftello64@plt+0x1aa04>
   2c264:	mvn	r2, #-2147483648	; 0x80000000
   2c268:	udiv	r2, r2, r1
   2c26c:	cmp	r2, r0
   2c270:	bcs	2c290 <ftello64@plt+0x1aa04>
   2c274:	push	{fp, lr}
   2c278:	mov	fp, sp
   2c27c:	bl	11730 <__errno_location@plt>
   2c280:	mov	r1, #12
   2c284:	str	r1, [r0]
   2c288:	mov	r0, #0
   2c28c:	pop	{fp, pc}
   2c290:	b	114b4 <calloc@plt>
   2c294:	cmp	r0, #0
   2c298:	movweq	r0, #1
   2c29c:	cmn	r0, #1
   2c2a0:	ble	2c2a8 <ftello64@plt+0x1aa1c>
   2c2a4:	b	11688 <malloc@plt>
   2c2a8:	push	{fp, lr}
   2c2ac:	mov	fp, sp
   2c2b0:	bl	11730 <__errno_location@plt>
   2c2b4:	mov	r1, #12
   2c2b8:	str	r1, [r0]
   2c2bc:	mov	r0, #0
   2c2c0:	pop	{fp, pc}
   2c2c4:	push	{fp, lr}
   2c2c8:	mov	fp, sp
   2c2cc:	cmp	r0, #0
   2c2d0:	beq	2c2ec <ftello64@plt+0x1aa60>
   2c2d4:	cmp	r1, #0
   2c2d8:	beq	2c2f8 <ftello64@plt+0x1aa6c>
   2c2dc:	cmn	r1, #1
   2c2e0:	ble	2c304 <ftello64@plt+0x1aa78>
   2c2e4:	pop	{fp, lr}
   2c2e8:	b	115ec <realloc@plt>
   2c2ec:	mov	r0, r1
   2c2f0:	pop	{fp, lr}
   2c2f4:	b	2c294 <ftello64@plt+0x1aa08>
   2c2f8:	bl	15c2c <ftello64@plt+0x43a0>
   2c2fc:	mov	r0, #0
   2c300:	pop	{fp, pc}
   2c304:	bl	11730 <__errno_location@plt>
   2c308:	mov	r1, #12
   2c30c:	str	r1, [r0]
   2c310:	mov	r0, #0
   2c314:	pop	{fp, pc}
   2c318:	cmp	r0, r1
   2c31c:	moveq	r0, #0
   2c320:	bxeq	lr
   2c324:	ldrb	r3, [r1]
   2c328:	ldrb	ip, [r0]
   2c32c:	sub	r2, r3, #65	; 0x41
   2c330:	cmp	r2, #26
   2c334:	sub	r2, ip, #65	; 0x41
   2c338:	addcc	r3, r3, #32
   2c33c:	cmp	r2, #26
   2c340:	addcc	ip, ip, #32
   2c344:	uxtb	r3, r3
   2c348:	uxtb	r2, ip
   2c34c:	cmp	r2, #0
   2c350:	beq	2c364 <ftello64@plt+0x1aad8>
   2c354:	add	r1, r1, #1
   2c358:	add	r0, r0, #1
   2c35c:	cmp	r2, r3
   2c360:	beq	2c324 <ftello64@plt+0x1aa98>
   2c364:	sub	r0, r2, r3
   2c368:	bx	lr
   2c36c:	push	{r4, r5, r6, sl, fp, lr}
   2c370:	add	fp, sp, #16
   2c374:	mov	r4, r0
   2c378:	bl	11658 <__fpending@plt>
   2c37c:	ldr	r6, [r4]
   2c380:	mov	r5, r0
   2c384:	mov	r0, r4
   2c388:	bl	2c4b0 <ftello64@plt+0x1ac24>
   2c38c:	tst	r6, #32
   2c390:	bne	2c3c8 <ftello64@plt+0x1ab3c>
   2c394:	cmp	r0, #0
   2c398:	mov	r4, r0
   2c39c:	mvnne	r4, #0
   2c3a0:	cmp	r5, #0
   2c3a4:	bne	2c3d4 <ftello64@plt+0x1ab48>
   2c3a8:	cmp	r0, #0
   2c3ac:	beq	2c3d4 <ftello64@plt+0x1ab48>
   2c3b0:	bl	11730 <__errno_location@plt>
   2c3b4:	ldr	r0, [r0]
   2c3b8:	subs	r4, r0, #9
   2c3bc:	mvnne	r4, #0
   2c3c0:	mov	r0, r4
   2c3c4:	pop	{r4, r5, r6, sl, fp, pc}
   2c3c8:	mvn	r4, #0
   2c3cc:	cmp	r0, #0
   2c3d0:	beq	2c3dc <ftello64@plt+0x1ab50>
   2c3d4:	mov	r0, r4
   2c3d8:	pop	{r4, r5, r6, sl, fp, pc}
   2c3dc:	bl	11730 <__errno_location@plt>
   2c3e0:	mov	r1, #0
   2c3e4:	str	r1, [r0]
   2c3e8:	mov	r0, r4
   2c3ec:	pop	{r4, r5, r6, sl, fp, pc}
   2c3f0:	push	{r4, r5, r6, r7, fp, lr}
   2c3f4:	add	fp, sp, #16
   2c3f8:	mov	r4, r0
   2c3fc:	ldr	r0, [r0, #4]
   2c400:	mov	r5, r1
   2c404:	cmp	r0, r1
   2c408:	movcs	r0, #1
   2c40c:	strcs	r5, [r4]
   2c410:	popcs	{r4, r5, r6, r7, fp, pc}
   2c414:	mov	r6, r3
   2c418:	cmp	r3, #0
   2c41c:	beq	2c444 <ftello64@plt+0x1abb8>
   2c420:	mvn	r0, #0
   2c424:	udiv	r0, r0, r6
   2c428:	cmp	r0, r5
   2c42c:	bcs	2c444 <ftello64@plt+0x1abb8>
   2c430:	bl	11730 <__errno_location@plt>
   2c434:	mov	r1, #12
   2c438:	str	r1, [r0]
   2c43c:	mov	r0, #0
   2c440:	pop	{r4, r5, r6, r7, fp, pc}
   2c444:	ldr	r0, [r4, #8]
   2c448:	mul	r1, r6, r5
   2c44c:	cmp	r0, r2
   2c450:	beq	2c468 <ftello64@plt+0x1abdc>
   2c454:	bl	2c2c4 <ftello64@plt+0x1aa38>
   2c458:	mov	r7, r0
   2c45c:	cmp	r0, #0
   2c460:	bne	2c498 <ftello64@plt+0x1ac0c>
   2c464:	b	2c4a8 <ftello64@plt+0x1ac1c>
   2c468:	mov	r0, r1
   2c46c:	bl	2c294 <ftello64@plt+0x1aa08>
   2c470:	cmp	r0, #0
   2c474:	beq	2c4a8 <ftello64@plt+0x1ac1c>
   2c478:	ldr	r1, [r4, #8]
   2c47c:	mov	r7, r0
   2c480:	cmp	r1, #0
   2c484:	beq	2c498 <ftello64@plt+0x1ac0c>
   2c488:	ldr	r0, [r4]
   2c48c:	mul	r2, r0, r6
   2c490:	mov	r0, r7
   2c494:	bl	11580 <memcpy@plt>
   2c498:	mov	r0, #1
   2c49c:	str	r5, [r4]
   2c4a0:	stmib	r4, {r5, r7}
   2c4a4:	pop	{r4, r5, r6, r7, fp, pc}
   2c4a8:	mov	r0, #0
   2c4ac:	pop	{r4, r5, r6, r7, fp, pc}
   2c4b0:	push	{r4, r5, r6, sl, fp, lr}
   2c4b4:	add	fp, sp, #16
   2c4b8:	sub	sp, sp, #8
   2c4bc:	mov	r4, r0
   2c4c0:	bl	11790 <fileno@plt>
   2c4c4:	cmn	r0, #1
   2c4c8:	ble	2c53c <ftello64@plt+0x1acb0>
   2c4cc:	mov	r0, r4
   2c4d0:	bl	116ac <__freading@plt>
   2c4d4:	cmp	r0, #0
   2c4d8:	beq	2c504 <ftello64@plt+0x1ac78>
   2c4dc:	mov	r0, r4
   2c4e0:	bl	11790 <fileno@plt>
   2c4e4:	mov	r1, #1
   2c4e8:	mov	r2, #0
   2c4ec:	mov	r3, #0
   2c4f0:	str	r1, [sp]
   2c4f4:	bl	11634 <lseek64@plt>
   2c4f8:	and	r0, r0, r1
   2c4fc:	cmn	r0, #1
   2c500:	beq	2c53c <ftello64@plt+0x1acb0>
   2c504:	mov	r0, r4
   2c508:	bl	2c54c <ftello64@plt+0x1acc0>
   2c50c:	cmp	r0, #0
   2c510:	beq	2c53c <ftello64@plt+0x1acb0>
   2c514:	bl	11730 <__errno_location@plt>
   2c518:	ldr	r6, [r0]
   2c51c:	mov	r5, r0
   2c520:	mov	r0, r4
   2c524:	bl	117b4 <fclose@plt>
   2c528:	cmp	r6, #0
   2c52c:	strne	r6, [r5]
   2c530:	mvnne	r0, #0
   2c534:	sub	sp, fp, #16
   2c538:	pop	{r4, r5, r6, sl, fp, pc}
   2c53c:	mov	r0, r4
   2c540:	sub	sp, fp, #16
   2c544:	pop	{r4, r5, r6, sl, fp, lr}
   2c548:	b	117b4 <fclose@plt>
   2c54c:	push	{r4, sl, fp, lr}
   2c550:	add	fp, sp, #8
   2c554:	sub	sp, sp, #8
   2c558:	mov	r4, r0
   2c55c:	cmp	r0, #0
   2c560:	beq	2c57c <ftello64@plt+0x1acf0>
   2c564:	mov	r0, r4
   2c568:	bl	116ac <__freading@plt>
   2c56c:	cmp	r0, #0
   2c570:	ldrbne	r0, [r4, #1]
   2c574:	tstne	r0, #1
   2c578:	bne	2c58c <ftello64@plt+0x1ad00>
   2c57c:	mov	r0, r4
   2c580:	sub	sp, fp, #8
   2c584:	pop	{r4, sl, fp, lr}
   2c588:	b	1152c <fflush@plt>
   2c58c:	mov	r0, #1
   2c590:	mov	r2, #0
   2c594:	mov	r3, #0
   2c598:	str	r0, [sp]
   2c59c:	mov	r0, r4
   2c5a0:	bl	2c5a8 <ftello64@plt+0x1ad1c>
   2c5a4:	b	2c57c <ftello64@plt+0x1acf0>
   2c5a8:	push	{r4, r5, r6, r7, fp, lr}
   2c5ac:	add	fp, sp, #16
   2c5b0:	sub	sp, sp, #8
   2c5b4:	mov	r4, r0
   2c5b8:	ldr	r0, [r0, #4]
   2c5bc:	mov	r5, r3
   2c5c0:	mov	r6, r2
   2c5c4:	ldr	r1, [r4, #8]
   2c5c8:	cmp	r1, r0
   2c5cc:	bne	2c5e8 <ftello64@plt+0x1ad5c>
   2c5d0:	ldrd	r0, [r4, #16]
   2c5d4:	cmp	r1, r0
   2c5d8:	bne	2c5e8 <ftello64@plt+0x1ad5c>
   2c5dc:	ldr	r0, [r4, #36]	; 0x24
   2c5e0:	cmp	r0, #0
   2c5e4:	beq	2c600 <ftello64@plt+0x1ad74>
   2c5e8:	mov	r0, r4
   2c5ec:	mov	r2, r6
   2c5f0:	mov	r3, r5
   2c5f4:	sub	sp, fp, #16
   2c5f8:	pop	{r4, r5, r6, r7, fp, lr}
   2c5fc:	b	117cc <fseeko64@plt>
   2c600:	ldr	r7, [fp, #8]
   2c604:	mov	r0, r4
   2c608:	bl	11790 <fileno@plt>
   2c60c:	mov	r2, r6
   2c610:	mov	r3, r5
   2c614:	str	r7, [sp]
   2c618:	bl	11634 <lseek64@plt>
   2c61c:	and	r2, r0, r1
   2c620:	cmn	r2, #1
   2c624:	mvneq	r0, #0
   2c628:	subeq	sp, fp, #16
   2c62c:	popeq	{r4, r5, r6, r7, fp, pc}
   2c630:	strd	r0, [r4, #80]	; 0x50
   2c634:	ldr	r0, [r4]
   2c638:	bic	r0, r0, #16
   2c63c:	str	r0, [r4]
   2c640:	mov	r0, #0
   2c644:	sub	sp, fp, #16
   2c648:	pop	{r4, r5, r6, r7, fp, pc}
   2c64c:	push	{fp, lr}
   2c650:	mov	fp, sp
   2c654:	mov	r0, #14
   2c658:	bl	11808 <nl_langinfo@plt>
   2c65c:	movw	r1, #58288	; 0xe3b0
   2c660:	cmp	r0, #0
   2c664:	movt	r1, #2
   2c668:	movne	r1, r0
   2c66c:	movw	r0, #62676	; 0xf4d4
   2c670:	ldrb	r2, [r1]
   2c674:	movt	r0, #2
   2c678:	cmp	r2, #0
   2c67c:	movne	r0, r1
   2c680:	pop	{fp, pc}
   2c684:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2c688:	add	fp, sp, #24
   2c68c:	mov	r4, r0
   2c690:	ldrb	r0, [r0, #16]
   2c694:	cmp	r0, #0
   2c698:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   2c69c:	ldrb	r0, [r4, #4]
   2c6a0:	cmp	r0, #0
   2c6a4:	beq	2c6fc <ftello64@plt+0x1ae70>
   2c6a8:	mov	r5, r4
   2c6ac:	ldr	r6, [r5, #20]!
   2c6b0:	sub	r8, r5, #12
   2c6b4:	ldr	r0, [r4]
   2c6b8:	add	r7, r4, #32
   2c6bc:	mov	r1, r6
   2c6c0:	mov	r3, r8
   2c6c4:	sub	r2, r0, r6
   2c6c8:	mov	r0, r7
   2c6cc:	bl	2c8dc <ftello64@plt+0x1b050>
   2c6d0:	cmn	r0, #2
   2c6d4:	str	r0, [r4, #24]
   2c6d8:	beq	2c77c <ftello64@plt+0x1aef0>
   2c6dc:	cmp	r0, #0
   2c6e0:	beq	2c738 <ftello64@plt+0x1aeac>
   2c6e4:	cmn	r0, #1
   2c6e8:	bne	2c75c <ftello64@plt+0x1aed0>
   2c6ec:	mov	r0, #0
   2c6f0:	strb	r0, [r4, #28]
   2c6f4:	mov	r0, #1
   2c6f8:	b	2c790 <ftello64@plt+0x1af04>
   2c6fc:	ldr	r6, [r4, #20]
   2c700:	movw	r2, #62880	; 0xf5a0
   2c704:	movt	r2, #2
   2c708:	ldrb	r0, [r6]
   2c70c:	ubfx	r1, r0, #5, #3
   2c710:	ldr	r1, [r2, r1, lsl #2]
   2c714:	and	r2, r0, #31
   2c718:	mov	r0, #1
   2c71c:	tst	r1, r0, lsl r2
   2c720:	beq	2c7a0 <ftello64@plt+0x1af14>
   2c724:	str	r0, [r4, #24]
   2c728:	ldrb	r1, [r6]
   2c72c:	strb	r0, [r4, #28]
   2c730:	str	r1, [r4, #32]
   2c734:	b	2c794 <ftello64@plt+0x1af08>
   2c738:	mov	r0, #1
   2c73c:	str	r0, [r4, #24]
   2c740:	ldr	r0, [r4, #20]
   2c744:	ldrb	r0, [r0]
   2c748:	cmp	r0, #0
   2c74c:	bne	2c7c4 <ftello64@plt+0x1af38>
   2c750:	ldr	r0, [r7]
   2c754:	cmp	r0, #0
   2c758:	bne	2c7e4 <ftello64@plt+0x1af58>
   2c75c:	mov	r0, #1
   2c760:	strb	r0, [r4, #28]
   2c764:	mov	r0, r8
   2c768:	bl	115a4 <mbsinit@plt>
   2c76c:	cmp	r0, #0
   2c770:	movne	r0, #0
   2c774:	strbne	r0, [r4, #4]
   2c778:	b	2c794 <ftello64@plt+0x1af08>
   2c77c:	mov	r1, #0
   2c780:	ldr	r0, [r5]
   2c784:	strb	r1, [r4, #28]
   2c788:	ldr	r1, [r4]
   2c78c:	sub	r0, r1, r0
   2c790:	str	r0, [r4, #24]
   2c794:	mov	r0, #1
   2c798:	strb	r0, [r4, #16]
   2c79c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2c7a0:	add	r8, r4, #8
   2c7a4:	mov	r0, r8
   2c7a8:	bl	115a4 <mbsinit@plt>
   2c7ac:	cmp	r0, #0
   2c7b0:	beq	2c804 <ftello64@plt+0x1af78>
   2c7b4:	mov	r0, #1
   2c7b8:	add	r5, r4, #20
   2c7bc:	strb	r0, [r4, #4]
   2c7c0:	b	2c6b4 <ftello64@plt+0x1ae28>
   2c7c4:	movw	r0, #62766	; 0xf52e
   2c7c8:	movw	r1, #62705	; 0xf4f1
   2c7cc:	movw	r3, #62720	; 0xf500
   2c7d0:	mov	r2, #162	; 0xa2
   2c7d4:	movt	r0, #2
   2c7d8:	movt	r1, #2
   2c7dc:	movt	r3, #2
   2c7e0:	bl	11880 <__assert_fail@plt>
   2c7e4:	movw	r0, #62789	; 0xf545
   2c7e8:	movw	r1, #62705	; 0xf4f1
   2c7ec:	movw	r3, #62720	; 0xf500
   2c7f0:	mov	r2, #163	; 0xa3
   2c7f4:	movt	r0, #2
   2c7f8:	movt	r1, #2
   2c7fc:	movt	r3, #2
   2c800:	bl	11880 <__assert_fail@plt>
   2c804:	movw	r0, #62682	; 0xf4da
   2c808:	movw	r1, #62705	; 0xf4f1
   2c80c:	movw	r3, #62720	; 0xf500
   2c810:	mov	r2, #135	; 0x87
   2c814:	movt	r0, #2
   2c818:	movt	r1, #2
   2c81c:	movt	r3, #2
   2c820:	bl	11880 <__assert_fail@plt>
   2c824:	ldr	r3, [r0, #20]
   2c828:	ldr	r2, [r0]
   2c82c:	add	r3, r3, r1
   2c830:	add	r1, r2, r1
   2c834:	str	r3, [r0, #20]
   2c838:	str	r1, [r0]
   2c83c:	bx	lr
   2c840:	push	{r4, r5, r6, sl, fp, lr}
   2c844:	add	fp, sp, #16
   2c848:	mov	r4, r0
   2c84c:	ldr	r0, [r1]
   2c850:	mov	r5, r1
   2c854:	str	r0, [r4]
   2c858:	add	r0, r4, #8
   2c85c:	ldrb	r1, [r1, #4]
   2c860:	cmp	r1, #0
   2c864:	strb	r1, [r4, #4]
   2c868:	beq	2c87c <ftello64@plt+0x1aff0>
   2c86c:	ldr	r1, [r5, #8]
   2c870:	ldr	r2, [r5, #12]
   2c874:	stm	r0, {r1, r2}
   2c878:	b	2c888 <ftello64@plt+0x1affc>
   2c87c:	mov	r1, #0
   2c880:	str	r1, [r0]
   2c884:	str	r1, [r0, #4]
   2c888:	ldrb	r0, [r5, #16]
   2c88c:	strb	r0, [r4, #16]
   2c890:	add	r0, r5, #36	; 0x24
   2c894:	ldr	r1, [r5, #20]
   2c898:	cmp	r1, r0
   2c89c:	beq	2c8a8 <ftello64@plt+0x1b01c>
   2c8a0:	mov	r6, r1
   2c8a4:	b	2c8b8 <ftello64@plt+0x1b02c>
   2c8a8:	ldr	r2, [r5, #24]
   2c8ac:	add	r6, r4, #36	; 0x24
   2c8b0:	mov	r0, r6
   2c8b4:	bl	11580 <memcpy@plt>
   2c8b8:	str	r6, [r4, #20]
   2c8bc:	ldr	r0, [r5, #24]
   2c8c0:	str	r0, [r4, #24]
   2c8c4:	ldrb	r0, [r5, #28]
   2c8c8:	strb	r0, [r4, #28]
   2c8cc:	cmp	r0, #0
   2c8d0:	ldrne	r0, [r5, #32]
   2c8d4:	strne	r0, [r4, #32]
   2c8d8:	pop	{r4, r5, r6, sl, fp, pc}
   2c8dc:	push	{r4, r5, r6, r7, fp, lr}
   2c8e0:	add	fp, sp, #16
   2c8e4:	sub	sp, sp, #8
   2c8e8:	add	r5, sp, #4
   2c8ec:	cmp	r0, #0
   2c8f0:	mov	r7, r2
   2c8f4:	mov	r4, r1
   2c8f8:	movne	r5, r0
   2c8fc:	mov	r0, r5
   2c900:	bl	11664 <mbrtowc@plt>
   2c904:	mov	r6, r0
   2c908:	cmp	r7, #0
   2c90c:	beq	2c930 <ftello64@plt+0x1b0a4>
   2c910:	cmn	r6, #2
   2c914:	bcc	2c930 <ftello64@plt+0x1b0a4>
   2c918:	mov	r0, #0
   2c91c:	bl	2dbfc <ftello64@plt+0x1c370>
   2c920:	cmp	r0, #0
   2c924:	ldrbeq	r0, [r4]
   2c928:	moveq	r6, #1
   2c92c:	streq	r0, [r5]
   2c930:	mov	r0, r6
   2c934:	sub	sp, fp, #16
   2c938:	pop	{r4, r5, r6, r7, fp, pc}
   2c93c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c940:	add	fp, sp, #28
   2c944:	sub	sp, sp, #308	; 0x134
   2c948:	mov	r5, r1
   2c94c:	mov	r6, r0
   2c950:	bl	11640 <__ctype_get_mb_cur_max@plt>
   2c954:	cmp	r0, #2
   2c958:	bcc	2cd00 <ftello64@plt+0x1b474>
   2c95c:	mov	r4, #0
   2c960:	sub	r0, fp, #88	; 0x58
   2c964:	str	r4, [fp, #-80]	; 0xffffffb0
   2c968:	str	r4, [fp, #-84]	; 0xffffffac
   2c96c:	strb	r4, [fp, #-88]	; 0xffffffa8
   2c970:	str	r5, [fp, #-72]	; 0xffffffb8
   2c974:	strb	r4, [fp, #-76]	; 0xffffffb4
   2c978:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2c97c:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2c980:	cmp	r0, #0
   2c984:	beq	2c994 <ftello64@plt+0x1b108>
   2c988:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2c98c:	cmp	r0, #0
   2c990:	beq	2ce20 <ftello64@plt+0x1b594>
   2c994:	add	r0, sp, #136	; 0x88
   2c998:	str	r4, [fp, #-136]	; 0xffffff78
   2c99c:	str	r4, [fp, #-140]	; 0xffffff74
   2c9a0:	strb	r4, [fp, #-144]	; 0xffffff70
   2c9a4:	str	r5, [fp, #-128]	; 0xffffff80
   2c9a8:	str	r4, [sp, #144]	; 0x90
   2c9ac:	str	r4, [sp, #140]	; 0x8c
   2c9b0:	str	r6, [sp, #152]	; 0x98
   2c9b4:	strb	r4, [sp, #136]	; 0x88
   2c9b8:	str	r5, [sp, #16]
   2c9bc:	strb	r4, [fp, #-132]	; 0xffffff7c
   2c9c0:	strb	r4, [sp, #148]	; 0x94
   2c9c4:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2c9c8:	ldrb	r0, [sp, #160]	; 0xa0
   2c9cc:	cmp	r0, #0
   2c9d0:	beq	2c9e0 <ftello64@plt+0x1b154>
   2c9d4:	ldr	r0, [sp, #164]	; 0xa4
   2c9d8:	cmp	r0, #0
   2c9dc:	beq	2ce2c <ftello64@plt+0x1b5a0>
   2c9e0:	add	r0, sp, #24
   2c9e4:	mov	r8, #1
   2c9e8:	mov	sl, #0
   2c9ec:	sub	r5, fp, #144	; 0x90
   2c9f0:	mov	r1, #0
   2c9f4:	mov	r7, #0
   2c9f8:	mov	r9, #0
   2c9fc:	add	r0, r0, #4
   2ca00:	str	r0, [sp, #12]
   2ca04:	add	r0, sp, #136	; 0x88
   2ca08:	add	r0, r0, #16
   2ca0c:	str	r0, [sp, #8]
   2ca10:	add	r0, r9, r9, lsl #2
   2ca14:	mov	r4, r7
   2ca18:	cmp	r7, r0
   2ca1c:	bcc	2cac4 <ftello64@plt+0x1b238>
   2ca20:	tst	r8, #1
   2ca24:	beq	2cac4 <ftello64@plt+0x1b238>
   2ca28:	cmp	r9, #10
   2ca2c:	bcc	2cac4 <ftello64@plt+0x1b238>
   2ca30:	subs	r0, r4, r1
   2ca34:	beq	2ca78 <ftello64@plt+0x1b1ec>
   2ca38:	sub	r7, r1, r4
   2ca3c:	mov	r0, r5
   2ca40:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2ca44:	ldrb	r0, [fp, #-120]	; 0xffffff88
   2ca48:	cmp	r0, #0
   2ca4c:	beq	2ca5c <ftello64@plt+0x1b1d0>
   2ca50:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2ca54:	cmp	r0, #0
   2ca58:	beq	2ca78 <ftello64@plt+0x1b1ec>
   2ca5c:	strb	sl, [fp, #-132]	; 0xffffff7c
   2ca60:	adds	r7, r7, #1
   2ca64:	ldr	r0, [fp, #-128]	; 0xffffff80
   2ca68:	ldr	r1, [fp, #-124]	; 0xffffff84
   2ca6c:	add	r0, r0, r1
   2ca70:	str	r0, [fp, #-128]	; 0xffffff80
   2ca74:	bne	2ca3c <ftello64@plt+0x1b1b0>
   2ca78:	mov	r0, r5
   2ca7c:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2ca80:	ldrb	r0, [fp, #-120]	; 0xffffff88
   2ca84:	cmp	r0, #0
   2ca88:	beq	2cac0 <ftello64@plt+0x1b234>
   2ca8c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2ca90:	mov	r1, r4
   2ca94:	cmp	r0, #0
   2ca98:	bne	2cac4 <ftello64@plt+0x1b238>
   2ca9c:	ldr	r1, [sp, #16]
   2caa0:	mov	r0, r6
   2caa4:	add	r2, sp, #80	; 0x50
   2caa8:	bl	2ce54 <ftello64@plt+0x1b5c8>
   2caac:	mov	r8, #0
   2cab0:	cmp	r0, #0
   2cab4:	mov	r1, r4
   2cab8:	beq	2cac4 <ftello64@plt+0x1b238>
   2cabc:	b	2ce48 <ftello64@plt+0x1b5bc>
   2cac0:	mov	r1, r4
   2cac4:	ldrb	r0, [sp, #160]	; 0xa0
   2cac8:	add	r7, r4, #1
   2cacc:	str	r1, [sp, #20]
   2cad0:	cmp	r0, #0
   2cad4:	ldrbne	r0, [fp, #-64]	; 0xffffffc0
   2cad8:	cmpne	r0, #0
   2cadc:	bne	2cb08 <ftello64@plt+0x1b27c>
   2cae0:	ldr	r2, [sp, #156]	; 0x9c
   2cae4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2cae8:	cmp	r2, r0
   2caec:	bne	2ccbc <ftello64@plt+0x1b430>
   2caf0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2caf4:	ldr	r0, [sp, #152]	; 0x98
   2caf8:	bl	115b0 <memcmp@plt>
   2cafc:	cmp	r0, #0
   2cb00:	bne	2ccbc <ftello64@plt+0x1b430>
   2cb04:	b	2cb18 <ftello64@plt+0x1b28c>
   2cb08:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2cb0c:	ldr	r1, [sp, #164]	; 0xa4
   2cb10:	cmp	r1, r0
   2cb14:	bne	2ccbc <ftello64@plt+0x1b430>
   2cb18:	add	r2, sp, #136	; 0x88
   2cb1c:	mov	r1, #48	; 0x30
   2cb20:	add	r3, sp, #80	; 0x50
   2cb24:	str	r9, [sp]
   2cb28:	str	r8, [sp, #4]
   2cb2c:	mov	r0, r2
   2cb30:	add	r2, r2, #32
   2cb34:	vld1.64	{d16-d17}, [r0], r1
   2cb38:	ldr	r1, [sp, #8]
   2cb3c:	vld1.64	{d20-d21}, [r2]
   2cb40:	vld1.64	{d18-d19}, [r1]
   2cb44:	add	r1, r3, #16
   2cb48:	vldr	d22, [r0]
   2cb4c:	add	r0, r3, #32
   2cb50:	vst1.64	{d20-d21}, [r0]
   2cb54:	mov	r0, r3
   2cb58:	vst1.64	{d18-d19}, [r1]
   2cb5c:	mov	r1, #12
   2cb60:	vst1.64	{d16-d17}, [r0], r1
   2cb64:	strb	sl, [r0]
   2cb68:	ldr	r0, [sp, #16]
   2cb6c:	vstr	d22, [sp, #128]	; 0x80
   2cb70:	ldr	r1, [sp, #100]	; 0x64
   2cb74:	str	r0, [sp, #40]	; 0x28
   2cb78:	ldr	r0, [sp, #96]	; 0x60
   2cb7c:	strb	sl, [sp, #24]
   2cb80:	add	r0, r0, r1
   2cb84:	str	r0, [sp, #96]	; 0x60
   2cb88:	ldr	r0, [sp, #12]
   2cb8c:	str	sl, [r0]
   2cb90:	str	sl, [r0, #4]
   2cb94:	add	r0, sp, #24
   2cb98:	strb	sl, [sp, #36]	; 0x24
   2cb9c:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2cba0:	ldrb	r0, [sp, #48]	; 0x30
   2cba4:	cmp	r0, #0
   2cba8:	beq	2cbb8 <ftello64@plt+0x1b32c>
   2cbac:	ldr	r0, [sp, #52]	; 0x34
   2cbb0:	cmp	r0, #0
   2cbb4:	beq	2ce50 <ftello64@plt+0x1b5c4>
   2cbb8:	strb	sl, [sp, #36]	; 0x24
   2cbbc:	ldr	r0, [sp, #40]	; 0x28
   2cbc0:	ldr	r1, [sp, #44]	; 0x2c
   2cbc4:	add	r0, r0, r1
   2cbc8:	str	r0, [sp, #40]	; 0x28
   2cbcc:	add	r0, sp, #24
   2cbd0:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2cbd4:	ldrb	r0, [sp, #48]	; 0x30
   2cbd8:	cmp	r0, #0
   2cbdc:	beq	2cbec <ftello64@plt+0x1b360>
   2cbe0:	ldr	r0, [sp, #52]	; 0x34
   2cbe4:	cmp	r0, #0
   2cbe8:	beq	2ce38 <ftello64@plt+0x1b5ac>
   2cbec:	add	r7, r4, #2
   2cbf0:	add	r0, sp, #80	; 0x50
   2cbf4:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2cbf8:	ldr	r0, [sp, #108]	; 0x6c
   2cbfc:	ldrb	r1, [sp, #104]	; 0x68
   2cc00:	cmp	r0, #0
   2cc04:	bne	2cc10 <ftello64@plt+0x1b384>
   2cc08:	cmp	r1, #0
   2cc0c:	bne	2ce28 <ftello64@plt+0x1b59c>
   2cc10:	cmp	r1, #0
   2cc14:	ldrbne	r1, [sp, #48]	; 0x30
   2cc18:	cmpne	r1, #0
   2cc1c:	bne	2cc58 <ftello64@plt+0x1b3cc>
   2cc20:	ldr	r4, [sp, #100]	; 0x64
   2cc24:	ldr	r0, [sp, #44]	; 0x2c
   2cc28:	cmp	r4, r0
   2cc2c:	bne	2ccb4 <ftello64@plt+0x1b428>
   2cc30:	ldr	r8, [sp, #40]	; 0x28
   2cc34:	ldr	r9, [sp, #96]	; 0x60
   2cc38:	mov	r2, r4
   2cc3c:	mov	r0, r9
   2cc40:	mov	r1, r8
   2cc44:	bl	115b0 <memcmp@plt>
   2cc48:	cmp	r0, #0
   2cc4c:	mov	r0, r4
   2cc50:	beq	2cc74 <ftello64@plt+0x1b3e8>
   2cc54:	b	2ccb4 <ftello64@plt+0x1b428>
   2cc58:	ldr	r1, [sp, #52]	; 0x34
   2cc5c:	cmp	r0, r1
   2cc60:	bne	2ccb4 <ftello64@plt+0x1b428>
   2cc64:	ldr	r8, [sp, #40]	; 0x28
   2cc68:	ldr	r4, [sp, #44]	; 0x2c
   2cc6c:	ldr	r9, [sp, #96]	; 0x60
   2cc70:	ldr	r0, [sp, #100]	; 0x64
   2cc74:	add	r0, r9, r0
   2cc78:	strb	sl, [sp, #92]	; 0x5c
   2cc7c:	strb	sl, [sp, #36]	; 0x24
   2cc80:	str	r0, [sp, #96]	; 0x60
   2cc84:	add	r0, r8, r4
   2cc88:	str	r0, [sp, #40]	; 0x28
   2cc8c:	add	r0, sp, #24
   2cc90:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2cc94:	ldrb	r0, [sp, #48]	; 0x30
   2cc98:	add	r7, r7, #1
   2cc9c:	cmp	r0, #0
   2cca0:	beq	2cbf0 <ftello64@plt+0x1b364>
   2cca4:	ldr	r0, [sp, #52]	; 0x34
   2cca8:	cmp	r0, #0
   2ccac:	bne	2cbf0 <ftello64@plt+0x1b364>
   2ccb0:	b	2ce38 <ftello64@plt+0x1b5ac>
   2ccb4:	ldr	r8, [sp, #4]
   2ccb8:	ldr	r9, [sp]
   2ccbc:	mov	r4, #0
   2ccc0:	add	r9, r9, #1
   2ccc4:	strb	r4, [sp, #148]	; 0x94
   2ccc8:	ldr	r0, [sp, #152]	; 0x98
   2cccc:	ldr	r1, [sp, #156]	; 0x9c
   2ccd0:	add	r0, r0, r1
   2ccd4:	str	r0, [sp, #152]	; 0x98
   2ccd8:	add	r0, sp, #136	; 0x88
   2ccdc:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2cce0:	ldrb	r0, [sp, #160]	; 0xa0
   2cce4:	ldr	r1, [sp, #20]
   2cce8:	cmp	r0, #0
   2ccec:	beq	2ca10 <ftello64@plt+0x1b184>
   2ccf0:	ldr	r0, [sp, #164]	; 0xa4
   2ccf4:	cmp	r0, #0
   2ccf8:	bne	2ca10 <ftello64@plt+0x1b184>
   2ccfc:	b	2ce2c <ftello64@plt+0x1b5a0>
   2cd00:	ldrb	r7, [r5]
   2cd04:	cmp	r7, #0
   2cd08:	beq	2ce20 <ftello64@plt+0x1b594>
   2cd0c:	ldrb	r9, [r6]
   2cd10:	cmp	r9, #0
   2cd14:	beq	2ce28 <ftello64@plt+0x1b59c>
   2cd18:	mov	r3, #1
   2cd1c:	mov	ip, #0
   2cd20:	mov	lr, r5
   2cd24:	mov	r8, #0
   2cd28:	mov	sl, #0
   2cd2c:	str	r7, [sp, #16]
   2cd30:	add	r0, sl, sl, lsl #2
   2cd34:	cmp	r8, r0
   2cd38:	bcc	2cdc8 <ftello64@plt+0x1b53c>
   2cd3c:	tst	r3, #1
   2cd40:	beq	2cdc8 <ftello64@plt+0x1b53c>
   2cd44:	cmp	sl, #10
   2cd48:	bcc	2cdc8 <ftello64@plt+0x1b53c>
   2cd4c:	cmp	lr, #0
   2cd50:	str	r3, [sp, #20]
   2cd54:	beq	2cd88 <ftello64@plt+0x1b4fc>
   2cd58:	sub	r1, r8, ip
   2cd5c:	mov	r0, lr
   2cd60:	mov	r7, lr
   2cd64:	bl	117c0 <strnlen@plt>
   2cd68:	mov	lr, r7
   2cd6c:	mov	ip, r8
   2cd70:	ldrb	r0, [lr, r0]!
   2cd74:	cmp	r0, #0
   2cd78:	beq	2cd88 <ftello64@plt+0x1b4fc>
   2cd7c:	ldr	r3, [sp, #20]
   2cd80:	mov	ip, r8
   2cd84:	b	2cdc4 <ftello64@plt+0x1b538>
   2cd88:	mov	r0, r5
   2cd8c:	mov	r4, ip
   2cd90:	bl	11718 <strlen@plt>
   2cd94:	mov	r2, r0
   2cd98:	mov	r0, r6
   2cd9c:	mov	r1, r5
   2cda0:	sub	r3, fp, #88	; 0x58
   2cda4:	bl	2d25c <ftello64@plt+0x1b9d0>
   2cda8:	cmp	r0, #0
   2cdac:	bne	2ce40 <ftello64@plt+0x1b5b4>
   2cdb0:	ldr	r3, [sp, #20]
   2cdb4:	ldrb	r9, [r6]
   2cdb8:	mov	lr, #0
   2cdbc:	mov	ip, r4
   2cdc0:	and	r3, r3, r0
   2cdc4:	ldr	r7, [sp, #16]
   2cdc8:	uxtb	r0, r9
   2cdcc:	cmp	r0, r7
   2cdd0:	bne	2ce04 <ftello64@plt+0x1b578>
   2cdd4:	mov	r0, #1
   2cdd8:	ldrb	r1, [r5, r0]
   2cddc:	cmp	r1, #0
   2cde0:	beq	2ce20 <ftello64@plt+0x1b594>
   2cde4:	ldrb	r2, [r6, r0]
   2cde8:	cmp	r2, #0
   2cdec:	beq	2ce28 <ftello64@plt+0x1b59c>
   2cdf0:	add	r0, r0, #1
   2cdf4:	cmp	r2, r1
   2cdf8:	beq	2cdd8 <ftello64@plt+0x1b54c>
   2cdfc:	add	r8, r8, r0
   2ce00:	b	2ce08 <ftello64@plt+0x1b57c>
   2ce04:	add	r8, r8, #1
   2ce08:	ldrb	r9, [r6, #1]!
   2ce0c:	add	sl, sl, #1
   2ce10:	mov	r4, #0
   2ce14:	cmp	r9, #0
   2ce18:	bne	2cd30 <ftello64@plt+0x1b4a4>
   2ce1c:	b	2ce2c <ftello64@plt+0x1b5a0>
   2ce20:	mov	r4, r6
   2ce24:	b	2ce2c <ftello64@plt+0x1b5a0>
   2ce28:	mov	r4, #0
   2ce2c:	mov	r0, r4
   2ce30:	sub	sp, fp, #28
   2ce34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ce38:	ldr	r4, [sp, #152]	; 0x98
   2ce3c:	b	2ce2c <ftello64@plt+0x1b5a0>
   2ce40:	ldr	r4, [fp, #-88]	; 0xffffffa8
   2ce44:	b	2ce2c <ftello64@plt+0x1b5a0>
   2ce48:	ldr	r4, [sp, #80]	; 0x50
   2ce4c:	b	2ce2c <ftello64@plt+0x1b5a0>
   2ce50:	bl	11868 <abort@plt>
   2ce54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ce58:	add	fp, sp, #28
   2ce5c:	sub	sp, sp, #132	; 0x84
   2ce60:	mov	r4, r0
   2ce64:	mov	r0, r1
   2ce68:	mov	r8, r2
   2ce6c:	mov	r7, r1
   2ce70:	bl	2dda8 <ftello64@plt+0x1c51c>
   2ce74:	mov	sl, r0
   2ce78:	movw	r0, #47662	; 0xba2e
   2ce7c:	mov	r5, #0
   2ce80:	movt	r0, #744	; 0x2e8
   2ce84:	cmp	sl, r0
   2ce88:	bhi	2d24c <ftello64@plt+0x1b9c0>
   2ce8c:	mov	r0, #44	; 0x2c
   2ce90:	mul	r0, sl, r0
   2ce94:	cmp	r0, #4016	; 0xfb0
   2ce98:	bhi	2cec0 <ftello64@plt+0x1b634>
   2ce9c:	add	r0, r0, #22
   2cea0:	bic	r0, r0, #7
   2cea4:	sub	r0, sp, r0
   2cea8:	add	r1, r0, #15
   2ceac:	bic	r9, r1, #15
   2ceb0:	mov	sp, r0
   2ceb4:	cmp	r9, #0
   2ceb8:	bne	2ced0 <ftello64@plt+0x1b644>
   2cebc:	b	2d24c <ftello64@plt+0x1b9c0>
   2cec0:	bl	2dc60 <ftello64@plt+0x1c3d4>
   2cec4:	mov	r9, r0
   2cec8:	cmp	r9, #0
   2cecc:	beq	2d24c <ftello64@plt+0x1b9c0>
   2ced0:	sub	r6, fp, #88	; 0x58
   2ced4:	str	r4, [fp, #-160]	; 0xffffff60
   2ced8:	mov	r4, #0
   2cedc:	mov	r0, r6
   2cee0:	str	r4, [fp, #-80]	; 0xffffffb0
   2cee4:	str	r4, [fp, #-84]	; 0xffffffac
   2cee8:	strb	r4, [fp, #-88]	; 0xffffffa8
   2ceec:	str	r7, [fp, #-72]	; 0xffffffb8
   2cef0:	strb	r4, [fp, #-76]	; 0xffffffb4
   2cef4:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2cef8:	add	r0, sl, sl, lsl #2
   2cefc:	add	r3, r9, r0, lsl #3
   2cf00:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2cf04:	str	r3, [fp, #-148]	; 0xffffff6c
   2cf08:	cmp	r0, #0
   2cf0c:	beq	2cf1c <ftello64@plt+0x1b690>
   2cf10:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2cf14:	cmp	r0, #0
   2cf18:	beq	2cfa0 <ftello64@plt+0x1b714>
   2cf1c:	add	r7, r9, #16
   2cf20:	add	r5, r6, #32
   2cf24:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2cf28:	cmp	r0, r5
   2cf2c:	bne	2cf44 <ftello64@plt+0x1b6b8>
   2cf30:	ldr	r2, [fp, #-68]	; 0xffffffbc
   2cf34:	mov	r0, r7
   2cf38:	mov	r1, r5
   2cf3c:	bl	11580 <memcpy@plt>
   2cf40:	mov	r0, r7
   2cf44:	str	r0, [r7, #-16]
   2cf48:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2cf4c:	str	r0, [r7, #-12]
   2cf50:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2cf54:	strb	r0, [r7, #-8]
   2cf58:	cmp	r0, #0
   2cf5c:	ldrne	r0, [fp, #-60]	; 0xffffffc4
   2cf60:	strne	r0, [r7, #-4]
   2cf64:	strb	r4, [fp, #-76]	; 0xffffffb4
   2cf68:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2cf6c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2cf70:	add	r0, r0, r1
   2cf74:	str	r0, [fp, #-72]	; 0xffffffb8
   2cf78:	mov	r0, r6
   2cf7c:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2cf80:	ldrb	r1, [fp, #-64]	; 0xffffffc0
   2cf84:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2cf88:	ldr	r3, [fp, #-148]	; 0xffffff6c
   2cf8c:	add	r7, r7, #40	; 0x28
   2cf90:	cmp	r1, #0
   2cf94:	beq	2cf24 <ftello64@plt+0x1b698>
   2cf98:	cmp	r0, #0
   2cf9c:	bne	2cf24 <ftello64@plt+0x1b698>
   2cfa0:	mov	r0, #1
   2cfa4:	cmp	sl, #3
   2cfa8:	str	r8, [fp, #-156]	; 0xffffff64
   2cfac:	str	sl, [fp, #-152]	; 0xffffff68
   2cfb0:	str	r0, [r3, #4]
   2cfb4:	bcc	2d07c <ftello64@plt+0x1b7f0>
   2cfb8:	mov	r4, #2
   2cfbc:	mov	r5, #0
   2cfc0:	add	r0, r4, r4, lsl #2
   2cfc4:	add	r0, r9, r0, lsl #3
   2cfc8:	ldrb	r8, [r0, #-32]	; 0xffffffe0
   2cfcc:	sub	r7, r0, #28
   2cfd0:	sub	sl, r0, #40	; 0x28
   2cfd4:	sub	r6, r0, #36	; 0x24
   2cfd8:	cmp	r8, #0
   2cfdc:	bne	2cff4 <ftello64@plt+0x1b768>
   2cfe0:	b	2d01c <ftello64@plt+0x1b790>
   2cfe4:	ldr	r0, [r3, r5, lsl #2]
   2cfe8:	sub	r5, r5, r0
   2cfec:	cmp	r8, #0
   2cff0:	beq	2d01c <ftello64@plt+0x1b790>
   2cff4:	add	r0, r5, r5, lsl #2
   2cff8:	add	r0, r9, r0, lsl #3
   2cffc:	ldrb	r1, [r0, #8]
   2d000:	cmp	r1, #0
   2d004:	beq	2d01c <ftello64@plt+0x1b790>
   2d008:	ldr	r0, [r0, #12]
   2d00c:	ldr	r1, [r7]
   2d010:	cmp	r1, r0
   2d014:	bne	2d04c <ftello64@plt+0x1b7c0>
   2d018:	b	2d060 <ftello64@plt+0x1b7d4>
   2d01c:	add	r0, r5, r5, lsl #2
   2d020:	ldr	r2, [r6]
   2d024:	add	r1, r9, r0, lsl #3
   2d028:	ldr	r1, [r1, #4]
   2d02c:	cmp	r2, r1
   2d030:	bne	2d04c <ftello64@plt+0x1b7c0>
   2d034:	ldr	r1, [r9, r0, lsl #3]
   2d038:	ldr	r0, [sl]
   2d03c:	bl	115b0 <memcmp@plt>
   2d040:	ldr	r3, [fp, #-148]	; 0xffffff6c
   2d044:	cmp	r0, #0
   2d048:	beq	2d060 <ftello64@plt+0x1b7d4>
   2d04c:	cmp	r5, #0
   2d050:	bne	2cfe4 <ftello64@plt+0x1b758>
   2d054:	mov	r5, #0
   2d058:	mov	r0, r4
   2d05c:	b	2d068 <ftello64@plt+0x1b7dc>
   2d060:	add	r5, r5, #1
   2d064:	sub	r0, r4, r5
   2d068:	str	r0, [r3, r4, lsl #2]
   2d06c:	ldr	r0, [fp, #-152]	; 0xffffff68
   2d070:	add	r4, r4, #1
   2d074:	cmp	r4, r0
   2d078:	bne	2cfc0 <ftello64@plt+0x1b734>
   2d07c:	ldr	r8, [fp, #-156]	; 0xffffff64
   2d080:	ldr	r0, [fp, #-160]	; 0xffffff60
   2d084:	mov	r6, #0
   2d088:	str	r6, [r8]
   2d08c:	str	r6, [fp, #-80]	; 0xffffffb0
   2d090:	str	r6, [fp, #-84]	; 0xffffffac
   2d094:	strb	r6, [fp, #-88]	; 0xffffffa8
   2d098:	str	r0, [fp, #-72]	; 0xffffffb8
   2d09c:	str	r6, [fp, #-136]	; 0xffffff78
   2d0a0:	str	r6, [fp, #-140]	; 0xffffff74
   2d0a4:	str	r0, [fp, #-128]	; 0xffffff80
   2d0a8:	sub	r0, fp, #144	; 0x90
   2d0ac:	strb	r6, [fp, #-144]	; 0xffffff70
   2d0b0:	strb	r6, [fp, #-76]	; 0xffffffb4
   2d0b4:	strb	r6, [fp, #-132]	; 0xffffff7c
   2d0b8:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2d0bc:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2d0c0:	ldrb	r1, [fp, #-120]	; 0xffffff88
   2d0c4:	cmp	r0, #0
   2d0c8:	bne	2d0d4 <ftello64@plt+0x1b848>
   2d0cc:	cmp	r1, #0
   2d0d0:	bne	2d240 <ftello64@plt+0x1b9b4>
   2d0d4:	clz	r1, r1
   2d0d8:	sub	r4, fp, #88	; 0x58
   2d0dc:	mov	sl, #0
   2d0e0:	lsr	r1, r1, #5
   2d0e4:	add	r2, sl, sl, lsl #2
   2d0e8:	tst	r1, #1
   2d0ec:	add	r3, r9, r2, lsl #3
   2d0f0:	bne	2d118 <ftello64@plt+0x1b88c>
   2d0f4:	ldrb	r1, [r3, #8]
   2d0f8:	cmp	r1, #0
   2d0fc:	beq	2d118 <ftello64@plt+0x1b88c>
   2d100:	ldr	r1, [r3, #12]
   2d104:	cmp	r1, r0
   2d108:	bne	2d144 <ftello64@plt+0x1b8b8>
   2d10c:	ldr	r7, [fp, #-128]	; 0xffffff80
   2d110:	ldr	r5, [fp, #-124]	; 0xffffff84
   2d114:	b	2d1a0 <ftello64@plt+0x1b914>
   2d118:	ldr	r5, [r3, #4]
   2d11c:	ldr	r0, [fp, #-124]	; 0xffffff84
   2d120:	cmp	r5, r0
   2d124:	bne	2d144 <ftello64@plt+0x1b8b8>
   2d128:	ldr	r7, [fp, #-128]	; 0xffffff80
   2d12c:	ldr	r0, [r9, r2, lsl #3]
   2d130:	mov	r2, r5
   2d134:	mov	r1, r7
   2d138:	bl	115b0 <memcmp@plt>
   2d13c:	cmp	r0, #0
   2d140:	beq	2d1a0 <ftello64@plt+0x1b914>
   2d144:	cmp	sl, #0
   2d148:	beq	2d1c0 <ftello64@plt+0x1b934>
   2d14c:	ldr	r0, [fp, #-148]	; 0xffffff6c
   2d150:	ldr	r5, [r0, sl, lsl #2]
   2d154:	sub	sl, sl, r5
   2d158:	cmp	r5, #0
   2d15c:	beq	2d20c <ftello64@plt+0x1b980>
   2d160:	mov	r0, r4
   2d164:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2d168:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2d16c:	cmp	r0, #0
   2d170:	beq	2d180 <ftello64@plt+0x1b8f4>
   2d174:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2d178:	cmp	r0, #0
   2d17c:	beq	2d258 <ftello64@plt+0x1b9cc>
   2d180:	strb	r6, [fp, #-76]	; 0xffffffb4
   2d184:	subs	r5, r5, #1
   2d188:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2d18c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2d190:	add	r0, r0, r1
   2d194:	str	r0, [fp, #-72]	; 0xffffffb8
   2d198:	bne	2d160 <ftello64@plt+0x1b8d4>
   2d19c:	b	2d20c <ftello64@plt+0x1b980>
   2d1a0:	add	r0, r7, r5
   2d1a4:	strb	r6, [fp, #-132]	; 0xffffff7c
   2d1a8:	add	sl, sl, #1
   2d1ac:	str	r0, [fp, #-128]	; 0xffffff80
   2d1b0:	ldr	r0, [fp, #-152]	; 0xffffff68
   2d1b4:	cmp	sl, r0
   2d1b8:	bne	2d20c <ftello64@plt+0x1b980>
   2d1bc:	b	2d238 <ftello64@plt+0x1b9ac>
   2d1c0:	mov	r0, r4
   2d1c4:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2d1c8:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   2d1cc:	cmp	r0, #0
   2d1d0:	beq	2d1e0 <ftello64@plt+0x1b954>
   2d1d4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2d1d8:	cmp	r0, #0
   2d1dc:	beq	2d258 <ftello64@plt+0x1b9cc>
   2d1e0:	mov	sl, #0
   2d1e4:	strb	sl, [fp, #-76]	; 0xffffffb4
   2d1e8:	strb	sl, [fp, #-132]	; 0xffffff7c
   2d1ec:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2d1f0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2d1f4:	add	r0, r0, r1
   2d1f8:	ldr	r1, [fp, #-124]	; 0xffffff84
   2d1fc:	str	r0, [fp, #-72]	; 0xffffffb8
   2d200:	ldr	r0, [fp, #-128]	; 0xffffff80
   2d204:	add	r0, r0, r1
   2d208:	str	r0, [fp, #-128]	; 0xffffff80
   2d20c:	sub	r0, fp, #144	; 0x90
   2d210:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2d214:	ldrb	r2, [fp, #-120]	; 0xffffff88
   2d218:	clz	r0, r2
   2d21c:	lsr	r1, r0, #5
   2d220:	ldr	r0, [fp, #-116]	; 0xffffff8c
   2d224:	cmp	r0, #0
   2d228:	bne	2d0e4 <ftello64@plt+0x1b858>
   2d22c:	cmp	r2, #0
   2d230:	beq	2d0e4 <ftello64@plt+0x1b858>
   2d234:	b	2d240 <ftello64@plt+0x1b9b4>
   2d238:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2d23c:	str	r0, [r8]
   2d240:	mov	r0, r9
   2d244:	bl	2dcd0 <ftello64@plt+0x1c444>
   2d248:	mov	r5, #1
   2d24c:	mov	r0, r5
   2d250:	sub	sp, fp, #28
   2d254:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d258:	bl	11868 <abort@plt>
   2d25c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2d260:	add	fp, sp, #24
   2d264:	mov	r4, #0
   2d268:	cmn	r2, #-536870911	; 0xe0000001
   2d26c:	bhi	2d3a8 <ftello64@plt+0x1bb1c>
   2d270:	mov	r7, r0
   2d274:	lsl	r0, r2, #2
   2d278:	mov	r8, r3
   2d27c:	mov	r5, r2
   2d280:	mov	r6, r1
   2d284:	cmp	r0, #4016	; 0xfb0
   2d288:	bhi	2d2b0 <ftello64@plt+0x1ba24>
   2d28c:	add	r0, r0, #22
   2d290:	bic	r0, r0, #7
   2d294:	sub	r1, sp, r0
   2d298:	add	r0, r1, #15
   2d29c:	bic	r0, r0, #15
   2d2a0:	mov	sp, r1
   2d2a4:	cmp	r0, #0
   2d2a8:	bne	2d2bc <ftello64@plt+0x1ba30>
   2d2ac:	b	2d3a8 <ftello64@plt+0x1bb1c>
   2d2b0:	bl	2dc60 <ftello64@plt+0x1c3d4>
   2d2b4:	cmp	r0, #0
   2d2b8:	beq	2d3a8 <ftello64@plt+0x1bb1c>
   2d2bc:	mov	r1, #1
   2d2c0:	cmp	r5, #3
   2d2c4:	str	r1, [r0, #4]
   2d2c8:	bcc	2d32c <ftello64@plt+0x1baa0>
   2d2cc:	mov	r1, #2
   2d2d0:	mov	r2, #0
   2d2d4:	add	r3, r6, r1
   2d2d8:	ldrb	r4, [r6, r2]
   2d2dc:	ldrb	r3, [r3, #-1]
   2d2e0:	cmp	r3, r4
   2d2e4:	bne	2d300 <ftello64@plt+0x1ba74>
   2d2e8:	b	2d314 <ftello64@plt+0x1ba88>
   2d2ec:	ldr	r4, [r0, r2, lsl #2]
   2d2f0:	sub	r2, r2, r4
   2d2f4:	ldrb	r4, [r6, r2]
   2d2f8:	cmp	r3, r4
   2d2fc:	beq	2d314 <ftello64@plt+0x1ba88>
   2d300:	cmp	r2, #0
   2d304:	bne	2d2ec <ftello64@plt+0x1ba60>
   2d308:	mov	r2, #0
   2d30c:	mov	r3, r1
   2d310:	b	2d31c <ftello64@plt+0x1ba90>
   2d314:	add	r2, r2, #1
   2d318:	sub	r3, r1, r2
   2d31c:	str	r3, [r0, r1, lsl #2]
   2d320:	add	r1, r1, #1
   2d324:	cmp	r1, r5
   2d328:	bne	2d2d4 <ftello64@plt+0x1ba48>
   2d32c:	mov	r1, #0
   2d330:	str	r1, [r8]
   2d334:	ldrb	r3, [r7]
   2d338:	cmp	r3, #0
   2d33c:	beq	2d3a0 <ftello64@plt+0x1bb14>
   2d340:	mov	r2, r7
   2d344:	ldrb	r4, [r6, r1]
   2d348:	uxtb	r3, r3
   2d34c:	cmp	r4, r3
   2d350:	bne	2d368 <ftello64@plt+0x1badc>
   2d354:	add	r1, r1, #1
   2d358:	cmp	r1, r5
   2d35c:	beq	2d39c <ftello64@plt+0x1bb10>
   2d360:	add	r7, r7, #1
   2d364:	b	2d38c <ftello64@plt+0x1bb00>
   2d368:	cmp	r1, #0
   2d36c:	beq	2d380 <ftello64@plt+0x1baf4>
   2d370:	ldr	r3, [r0, r1, lsl #2]
   2d374:	sub	r1, r1, r3
   2d378:	add	r2, r2, r3
   2d37c:	b	2d38c <ftello64@plt+0x1bb00>
   2d380:	add	r7, r7, #1
   2d384:	add	r2, r2, #1
   2d388:	mov	r1, #0
   2d38c:	ldrb	r3, [r7]
   2d390:	cmp	r3, #0
   2d394:	bne	2d344 <ftello64@plt+0x1bab8>
   2d398:	b	2d3a0 <ftello64@plt+0x1bb14>
   2d39c:	str	r2, [r8]
   2d3a0:	bl	2dcd0 <ftello64@plt+0x1c444>
   2d3a4:	mov	r4, #1
   2d3a8:	mov	r0, r4
   2d3ac:	sub	sp, fp, #24
   2d3b0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2d3b4:	push	{r4, r5, r6, r7, fp, lr}
   2d3b8:	add	fp, sp, #16
   2d3bc:	mov	r4, r0
   2d3c0:	ldrb	r0, [r0, #12]
   2d3c4:	cmp	r0, #0
   2d3c8:	popne	{r4, r5, r6, r7, fp, pc}
   2d3cc:	ldrb	r0, [r4]
   2d3d0:	ldr	r6, [r4, #16]
   2d3d4:	cmp	r0, #0
   2d3d8:	beq	2d438 <ftello64@plt+0x1bbac>
   2d3dc:	add	r5, r4, #4
   2d3e0:	bl	11640 <__ctype_get_mb_cur_max@plt>
   2d3e4:	mov	r1, r0
   2d3e8:	mov	r0, r6
   2d3ec:	bl	2dbcc <ftello64@plt+0x1c340>
   2d3f0:	add	r7, r4, #28
   2d3f4:	mov	r2, r0
   2d3f8:	mov	r1, r6
   2d3fc:	mov	r3, r5
   2d400:	mov	r0, r7
   2d404:	bl	2c8dc <ftello64@plt+0x1b050>
   2d408:	cmn	r0, #2
   2d40c:	str	r0, [r4, #20]
   2d410:	beq	2d4b4 <ftello64@plt+0x1bc28>
   2d414:	cmp	r0, #0
   2d418:	beq	2d470 <ftello64@plt+0x1bbe4>
   2d41c:	cmn	r0, #1
   2d420:	bne	2d494 <ftello64@plt+0x1bc08>
   2d424:	mov	r0, #0
   2d428:	strb	r0, [r4, #24]
   2d42c:	mov	r0, #1
   2d430:	str	r0, [r4, #20]
   2d434:	b	2d4c8 <ftello64@plt+0x1bc3c>
   2d438:	ldrb	r0, [r6]
   2d43c:	movw	r2, #62880	; 0xf5a0
   2d440:	movt	r2, #2
   2d444:	ubfx	r1, r0, #5, #3
   2d448:	ldr	r1, [r2, r1, lsl #2]
   2d44c:	and	r2, r0, #31
   2d450:	mov	r0, #1
   2d454:	tst	r1, r0, lsl r2
   2d458:	beq	2d4d4 <ftello64@plt+0x1bc48>
   2d45c:	str	r0, [r4, #20]
   2d460:	ldrb	r1, [r6]
   2d464:	strb	r0, [r4, #24]
   2d468:	str	r1, [r4, #28]
   2d46c:	b	2d4c8 <ftello64@plt+0x1bc3c>
   2d470:	mov	r0, #1
   2d474:	str	r0, [r4, #20]
   2d478:	ldr	r0, [r4, #16]
   2d47c:	ldrb	r0, [r0]
   2d480:	cmp	r0, #0
   2d484:	bne	2d4f4 <ftello64@plt+0x1bc68>
   2d488:	ldr	r0, [r7]
   2d48c:	cmp	r0, #0
   2d490:	bne	2d514 <ftello64@plt+0x1bc88>
   2d494:	mov	r0, #1
   2d498:	strb	r0, [r4, #24]
   2d49c:	mov	r0, r5
   2d4a0:	bl	115a4 <mbsinit@plt>
   2d4a4:	cmp	r0, #0
   2d4a8:	movne	r0, #0
   2d4ac:	strbne	r0, [r4]
   2d4b0:	b	2d4c8 <ftello64@plt+0x1bc3c>
   2d4b4:	ldr	r0, [r4, #16]
   2d4b8:	bl	11718 <strlen@plt>
   2d4bc:	str	r0, [r4, #20]
   2d4c0:	mov	r0, #0
   2d4c4:	strb	r0, [r4, #24]
   2d4c8:	mov	r0, #1
   2d4cc:	strb	r0, [r4, #12]
   2d4d0:	pop	{r4, r5, r6, r7, fp, pc}
   2d4d4:	add	r5, r4, #4
   2d4d8:	mov	r0, r5
   2d4dc:	bl	115a4 <mbsinit@plt>
   2d4e0:	cmp	r0, #0
   2d4e4:	beq	2d534 <ftello64@plt+0x1bca8>
   2d4e8:	mov	r0, #1
   2d4ec:	strb	r0, [r4]
   2d4f0:	b	2d3e0 <ftello64@plt+0x1bb54>
   2d4f4:	movw	r0, #62766	; 0xf52e
   2d4f8:	movw	r1, #62807	; 0xf557
   2d4fc:	movw	r3, #62823	; 0xf567
   2d500:	mov	r2, #171	; 0xab
   2d504:	movt	r0, #2
   2d508:	movt	r1, #2
   2d50c:	movt	r3, #2
   2d510:	bl	11880 <__assert_fail@plt>
   2d514:	movw	r0, #62789	; 0xf545
   2d518:	movw	r1, #62807	; 0xf557
   2d51c:	movw	r3, #62823	; 0xf567
   2d520:	mov	r2, #172	; 0xac
   2d524:	movt	r0, #2
   2d528:	movt	r1, #2
   2d52c:	movt	r3, #2
   2d530:	bl	11880 <__assert_fail@plt>
   2d534:	movw	r0, #62682	; 0xf4da
   2d538:	movw	r1, #62807	; 0xf557
   2d53c:	movw	r3, #62823	; 0xf567
   2d540:	mov	r2, #143	; 0x8f
   2d544:	movt	r0, #2
   2d548:	movt	r1, #2
   2d54c:	movt	r3, #2
   2d550:	bl	11880 <__assert_fail@plt>
   2d554:	ldr	r2, [r0, #16]
   2d558:	add	r1, r2, r1
   2d55c:	str	r1, [r0, #16]
   2d560:	bx	lr
   2d564:	push	{r4, r5, r6, sl, fp, lr}
   2d568:	add	fp, sp, #16
   2d56c:	mov	r5, r1
   2d570:	ldrb	r1, [r1]
   2d574:	mov	r4, r0
   2d578:	strb	r1, [r0], #4
   2d57c:	cmp	r1, #0
   2d580:	beq	2d590 <ftello64@plt+0x1bd04>
   2d584:	ldmib	r5, {r1, r2}
   2d588:	stm	r0, {r1, r2}
   2d58c:	b	2d59c <ftello64@plt+0x1bd10>
   2d590:	mov	r1, #0
   2d594:	str	r1, [r0]
   2d598:	str	r1, [r0, #4]
   2d59c:	ldrb	r0, [r5, #12]
   2d5a0:	strb	r0, [r4, #12]
   2d5a4:	add	r0, r5, #32
   2d5a8:	ldr	r1, [r5, #16]
   2d5ac:	cmp	r1, r0
   2d5b0:	beq	2d5bc <ftello64@plt+0x1bd30>
   2d5b4:	mov	r6, r1
   2d5b8:	b	2d5cc <ftello64@plt+0x1bd40>
   2d5bc:	ldr	r2, [r5, #20]
   2d5c0:	add	r6, r4, #32
   2d5c4:	mov	r0, r6
   2d5c8:	bl	11580 <memcpy@plt>
   2d5cc:	str	r6, [r4, #16]
   2d5d0:	ldr	r0, [r5, #20]
   2d5d4:	str	r0, [r4, #20]
   2d5d8:	ldrb	r0, [r5, #24]
   2d5dc:	strb	r0, [r4, #24]
   2d5e0:	cmp	r0, #0
   2d5e4:	ldrne	r0, [r5, #28]
   2d5e8:	strne	r0, [r4, #28]
   2d5ec:	pop	{r4, r5, r6, sl, fp, pc}
   2d5f0:	cmp	r2, #0
   2d5f4:	beq	2d624 <ftello64@plt+0x1bd98>
   2d5f8:	mvn	r3, #0
   2d5fc:	udiv	r3, r3, r2
   2d600:	cmp	r3, r1
   2d604:	bcs	2d624 <ftello64@plt+0x1bd98>
   2d608:	push	{fp, lr}
   2d60c:	mov	fp, sp
   2d610:	bl	11730 <__errno_location@plt>
   2d614:	mov	r1, #12
   2d618:	str	r1, [r0]
   2d61c:	mov	r0, #0
   2d620:	pop	{fp, pc}
   2d624:	mul	r1, r2, r1
   2d628:	b	2c2c4 <ftello64@plt+0x1aa38>
   2d62c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d630:	add	fp, sp, #28
   2d634:	sub	sp, sp, #44	; 0x2c
   2d638:	sub	sp, sp, #4096	; 0x1000
   2d63c:	str	r3, [sp, #16]
   2d640:	mov	r4, r1
   2d644:	mov	r6, r0
   2d648:	mov	r5, #0
   2d64c:	str	r2, [sp, #20]
   2d650:	mov	r0, r2
   2d654:	mov	r1, #0
   2d658:	mov	r2, #0
   2d65c:	mov	r3, #0
   2d660:	str	r5, [sp]
   2d664:	bl	11508 <iconv@plt>
   2d668:	cmp	r4, #0
   2d66c:	str	r6, [sp, #8]
   2d670:	str	r6, [sp, #36]	; 0x24
   2d674:	str	r4, [sp, #32]
   2d678:	str	r4, [sp, #12]
   2d67c:	beq	2d6ec <ftello64@plt+0x1be60>
   2d680:	mov	r5, #0
   2d684:	add	r4, sp, #40	; 0x28
   2d688:	mov	r8, #4096	; 0x1000
   2d68c:	add	sl, sp, #24
   2d690:	add	r9, sp, #36	; 0x24
   2d694:	add	r7, sp, #32
   2d698:	add	r6, sp, #28
   2d69c:	ldr	r0, [sp, #20]
   2d6a0:	mov	r1, r9
   2d6a4:	mov	r2, r7
   2d6a8:	mov	r3, r6
   2d6ac:	str	r4, [sp, #28]
   2d6b0:	str	r8, [sp, #24]
   2d6b4:	str	sl, [sp]
   2d6b8:	bl	11508 <iconv@plt>
   2d6bc:	cmn	r0, #1
   2d6c0:	bne	2d6d4 <ftello64@plt+0x1be48>
   2d6c4:	bl	11730 <__errno_location@plt>
   2d6c8:	ldr	r0, [r0]
   2d6cc:	cmp	r0, #7
   2d6d0:	bne	2d73c <ftello64@plt+0x1beb0>
   2d6d4:	ldr	r1, [sp, #28]
   2d6d8:	sub	r0, r5, r4
   2d6dc:	add	r5, r0, r1
   2d6e0:	ldr	r0, [sp, #32]
   2d6e4:	cmp	r0, #0
   2d6e8:	bne	2d69c <ftello64@plt+0x1be10>
   2d6ec:	mov	r0, #4096	; 0x1000
   2d6f0:	add	r6, sp, #40	; 0x28
   2d6f4:	add	r3, sp, #28
   2d6f8:	mov	r1, #0
   2d6fc:	mov	r2, #0
   2d700:	mov	r4, #0
   2d704:	str	r0, [sp, #24]
   2d708:	add	r0, sp, #24
   2d70c:	str	r6, [sp, #28]
   2d710:	str	r0, [sp]
   2d714:	ldr	r0, [sp, #20]
   2d718:	bl	11508 <iconv@plt>
   2d71c:	cmn	r0, #1
   2d720:	beq	2d734 <ftello64@plt+0x1bea8>
   2d724:	ldr	r1, [sp, #28]
   2d728:	sub	r0, r5, r6
   2d72c:	add	r5, r0, r1
   2d730:	b	2d748 <ftello64@plt+0x1bebc>
   2d734:	mov	r4, #1
   2d738:	b	2d748 <ftello64@plt+0x1bebc>
   2d73c:	cmp	r0, #22
   2d740:	beq	2d6ec <ftello64@plt+0x1be60>
   2d744:	mov	r4, #1
   2d748:	mvn	r9, #0
   2d74c:	cmp	r4, #0
   2d750:	beq	2d760 <ftello64@plt+0x1bed4>
   2d754:	mov	r0, r9
   2d758:	sub	sp, fp, #28
   2d75c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d760:	ldr	r1, [fp, #8]
   2d764:	cmp	r5, #0
   2d768:	beq	2d81c <ftello64@plt+0x1bf90>
   2d76c:	ldr	r0, [sp, #16]
   2d770:	ldr	r4, [r0]
   2d774:	cmp	r4, #0
   2d778:	beq	2d788 <ftello64@plt+0x1befc>
   2d77c:	ldr	r0, [r1]
   2d780:	cmp	r0, r5
   2d784:	bcs	2d79c <ftello64@plt+0x1bf10>
   2d788:	mov	r0, r5
   2d78c:	bl	2c294 <ftello64@plt+0x1aa08>
   2d790:	mov	r4, r0
   2d794:	cmp	r0, #0
   2d798:	beq	2d828 <ftello64@plt+0x1bf9c>
   2d79c:	mov	r0, #0
   2d7a0:	mov	r1, #0
   2d7a4:	mov	r2, #0
   2d7a8:	mov	r3, #0
   2d7ac:	str	r0, [sp]
   2d7b0:	ldr	r0, [sp, #20]
   2d7b4:	bl	11508 <iconv@plt>
   2d7b8:	ldr	r0, [sp, #8]
   2d7bc:	mov	sl, r4
   2d7c0:	str	r4, [sp, #32]
   2d7c4:	str	r5, [sp, #28]
   2d7c8:	str	r0, [sp, #40]	; 0x28
   2d7cc:	ldr	r0, [sp, #12]
   2d7d0:	cmp	r0, #0
   2d7d4:	str	r0, [sp, #36]	; 0x24
   2d7d8:	beq	2d848 <ftello64@plt+0x1bfbc>
   2d7dc:	add	r8, sp, #28
   2d7e0:	add	r7, sp, #40	; 0x28
   2d7e4:	add	r6, sp, #36	; 0x24
   2d7e8:	add	r4, sp, #32
   2d7ec:	ldr	r0, [sp, #20]
   2d7f0:	mov	r1, r7
   2d7f4:	mov	r2, r6
   2d7f8:	mov	r3, r4
   2d7fc:	str	r8, [sp]
   2d800:	bl	11508 <iconv@plt>
   2d804:	cmn	r0, #1
   2d808:	beq	2d838 <ftello64@plt+0x1bfac>
   2d80c:	ldr	r0, [sp, #36]	; 0x24
   2d810:	cmp	r0, #0
   2d814:	bne	2d7ec <ftello64@plt+0x1bf60>
   2d818:	b	2d848 <ftello64@plt+0x1bfbc>
   2d81c:	mov	r9, #0
   2d820:	str	r9, [r1]
   2d824:	b	2d754 <ftello64@plt+0x1bec8>
   2d828:	bl	11730 <__errno_location@plt>
   2d82c:	mov	r1, #12
   2d830:	str	r1, [r0]
   2d834:	b	2d754 <ftello64@plt+0x1bec8>
   2d838:	bl	11730 <__errno_location@plt>
   2d83c:	ldr	r0, [r0]
   2d840:	cmp	r0, #22
   2d844:	bne	2d890 <ftello64@plt+0x1c004>
   2d848:	add	r0, sp, #28
   2d84c:	add	r3, sp, #32
   2d850:	mov	r1, #0
   2d854:	mov	r2, #0
   2d858:	str	r0, [sp]
   2d85c:	ldr	r0, [sp, #20]
   2d860:	bl	11508 <iconv@plt>
   2d864:	cmn	r0, #1
   2d868:	beq	2d890 <ftello64@plt+0x1c004>
   2d86c:	ldr	r0, [sp, #28]
   2d870:	cmp	r0, #0
   2d874:	bne	2d8ac <ftello64@plt+0x1c020>
   2d878:	ldr	r0, [sp, #16]
   2d87c:	mov	r9, #0
   2d880:	str	sl, [r0]
   2d884:	ldr	r0, [fp, #8]
   2d888:	str	r5, [r0]
   2d88c:	b	2d754 <ftello64@plt+0x1bec8>
   2d890:	ldr	r0, [sp, #16]
   2d894:	ldr	r0, [r0]
   2d898:	cmp	sl, r0
   2d89c:	beq	2d754 <ftello64@plt+0x1bec8>
   2d8a0:	mov	r0, sl
   2d8a4:	bl	15c2c <ftello64@plt+0x43a0>
   2d8a8:	b	2d754 <ftello64@plt+0x1bec8>
   2d8ac:	bl	11868 <abort@plt>
   2d8b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d8b4:	add	fp, sp, #28
   2d8b8:	sub	sp, sp, #20
   2d8bc:	mov	r8, r1
   2d8c0:	str	r0, [sp, #16]
   2d8c4:	bl	11718 <strlen@plt>
   2d8c8:	mov	r5, r0
   2d8cc:	cmp	r0, #4096	; 0x1000
   2d8d0:	str	r0, [sp, #12]
   2d8d4:	lslcc	r5, r0, #4
   2d8d8:	add	r4, r5, #1
   2d8dc:	mov	r0, r4
   2d8e0:	bl	2c294 <ftello64@plt+0x1aa08>
   2d8e4:	cmp	r0, #0
   2d8e8:	beq	2d9a0 <ftello64@plt+0x1c114>
   2d8ec:	mov	r6, r0
   2d8f0:	mov	r0, #0
   2d8f4:	mov	r1, #0
   2d8f8:	mov	r2, #0
   2d8fc:	mov	r3, #0
   2d900:	str	r0, [sp]
   2d904:	mov	r0, r8
   2d908:	bl	11508 <iconv@plt>
   2d90c:	stmib	sp, {r5, r6}
   2d910:	add	r5, sp, #4
   2d914:	add	r1, sp, #16
   2d918:	add	r2, sp, #12
   2d91c:	add	r3, sp, #8
   2d920:	mov	r0, r8
   2d924:	str	r5, [sp]
   2d928:	bl	11508 <iconv@plt>
   2d92c:	cmn	r0, #1
   2d930:	beq	2d9b0 <ftello64@plt+0x1c124>
   2d934:	mov	r7, r6
   2d938:	add	r3, sp, #8
   2d93c:	mov	r0, r8
   2d940:	mov	r1, #0
   2d944:	mov	r2, #0
   2d948:	str	r5, [sp]
   2d94c:	bl	11508 <iconv@plt>
   2d950:	cmn	r0, #1
   2d954:	beq	2da30 <ftello64@plt+0x1c1a4>
   2d958:	mov	r5, r7
   2d95c:	ldr	r0, [sp, #8]
   2d960:	add	r1, r0, #1
   2d964:	str	r1, [sp, #8]
   2d968:	mov	r1, #0
   2d96c:	strb	r1, [r0]
   2d970:	ldr	r0, [sp, #8]
   2d974:	sub	r1, r0, r5
   2d978:	cmp	r1, r4
   2d97c:	movcs	r0, r5
   2d980:	subcs	sp, fp, #28
   2d984:	popcs	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d988:	mov	r0, r5
   2d98c:	bl	2c2c4 <ftello64@plt+0x1aa38>
   2d990:	cmp	r0, #0
   2d994:	moveq	r0, r5
   2d998:	sub	sp, fp, #28
   2d99c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d9a0:	bl	11730 <__errno_location@plt>
   2d9a4:	mov	r1, #12
   2d9a8:	str	r1, [r0]
   2d9ac:	b	2dad4 <ftello64@plt+0x1c248>
   2d9b0:	bl	11730 <__errno_location@plt>
   2d9b4:	mov	r9, r0
   2d9b8:	ldr	r0, [r9]
   2d9bc:	cmp	r0, #7
   2d9c0:	bne	2dae0 <ftello64@plt+0x1c254>
   2d9c4:	cmp	r4, r4, lsl #1
   2d9c8:	bcs	2dab4 <ftello64@plt+0x1c228>
   2d9cc:	ldr	sl, [sp, #8]
   2d9d0:	lsl	r4, r4, #1
   2d9d4:	mov	r0, r6
   2d9d8:	mov	r1, r4
   2d9dc:	bl	2c2c4 <ftello64@plt+0x1aa38>
   2d9e0:	cmp	r0, #0
   2d9e4:	beq	2dab4 <ftello64@plt+0x1c228>
   2d9e8:	mov	r7, r0
   2d9ec:	sub	r0, sl, r6
   2d9f0:	add	r5, sp, #4
   2d9f4:	add	r2, sp, #12
   2d9f8:	add	r3, sp, #8
   2d9fc:	add	r1, r7, r0
   2da00:	mvn	r0, r0
   2da04:	str	r5, [sp]
   2da08:	add	r0, r4, r0
   2da0c:	str	r1, [sp, #8]
   2da10:	add	r1, sp, #16
   2da14:	str	r0, [sp, #4]
   2da18:	mov	r0, r8
   2da1c:	bl	11508 <iconv@plt>
   2da20:	cmn	r0, #1
   2da24:	mov	r6, r7
   2da28:	beq	2d9b8 <ftello64@plt+0x1c12c>
   2da2c:	b	2d938 <ftello64@plt+0x1c0ac>
   2da30:	bl	11730 <__errno_location@plt>
   2da34:	mov	r6, r0
   2da38:	add	r9, sp, #8
   2da3c:	ldr	r0, [r6]
   2da40:	cmp	r0, #7
   2da44:	bne	2dac8 <ftello64@plt+0x1c23c>
   2da48:	cmp	r4, r4, lsl #1
   2da4c:	bcs	2dac0 <ftello64@plt+0x1c234>
   2da50:	ldr	sl, [sp, #8]
   2da54:	lsl	r4, r4, #1
   2da58:	mov	r0, r7
   2da5c:	mov	r1, r4
   2da60:	bl	2c2c4 <ftello64@plt+0x1aa38>
   2da64:	cmp	r0, #0
   2da68:	beq	2dac0 <ftello64@plt+0x1c234>
   2da6c:	mov	r5, r0
   2da70:	sub	r0, sl, r7
   2da74:	mov	r2, #0
   2da78:	mov	r3, r9
   2da7c:	add	r1, r5, r0
   2da80:	mvn	r0, r0
   2da84:	add	r0, r4, r0
   2da88:	str	r1, [sp, #8]
   2da8c:	mov	r1, #0
   2da90:	str	r0, [sp, #4]
   2da94:	add	r0, sp, #4
   2da98:	str	r0, [sp]
   2da9c:	mov	r0, r8
   2daa0:	bl	11508 <iconv@plt>
   2daa4:	cmn	r0, #1
   2daa8:	mov	r7, r5
   2daac:	beq	2da3c <ftello64@plt+0x1c1b0>
   2dab0:	b	2d95c <ftello64@plt+0x1c0d0>
   2dab4:	mov	r0, #12
   2dab8:	str	r0, [r9]
   2dabc:	b	2dacc <ftello64@plt+0x1c240>
   2dac0:	mov	r0, #12
   2dac4:	str	r0, [r6]
   2dac8:	mov	r6, r7
   2dacc:	mov	r0, r6
   2dad0:	bl	15c2c <ftello64@plt+0x43a0>
   2dad4:	mov	r0, #0
   2dad8:	sub	sp, fp, #28
   2dadc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dae0:	cmp	r0, #22
   2dae4:	beq	2d934 <ftello64@plt+0x1c0a8>
   2dae8:	b	2dacc <ftello64@plt+0x1c240>
   2daec:	push	{r4, r5, r6, r7, fp, lr}
   2daf0:	add	fp, sp, #16
   2daf4:	mov	r5, r0
   2daf8:	ldrb	r0, [r0]
   2dafc:	cmp	r0, #0
   2db00:	beq	2db78 <ftello64@plt+0x1c2ec>
   2db04:	mov	r4, r1
   2db08:	mov	r0, r1
   2db0c:	mov	r1, r2
   2db10:	mov	r6, r2
   2db14:	bl	2c318 <ftello64@plt+0x1aa8c>
   2db18:	cmp	r0, #0
   2db1c:	beq	2db78 <ftello64@plt+0x1c2ec>
   2db20:	mov	r0, r6
   2db24:	mov	r1, r4
   2db28:	bl	11694 <iconv_open@plt>
   2db2c:	mov	r4, #0
   2db30:	cmn	r0, #1
   2db34:	beq	2db8c <ftello64@plt+0x1c300>
   2db38:	mov	r6, r0
   2db3c:	mov	r0, r5
   2db40:	mov	r1, r6
   2db44:	bl	2d8b0 <ftello64@plt+0x1c024>
   2db48:	cmp	r0, #0
   2db4c:	beq	2dbac <ftello64@plt+0x1c320>
   2db50:	mov	r5, r0
   2db54:	mov	r0, r6
   2db58:	bl	114f0 <iconv_close@plt>
   2db5c:	cmn	r0, #1
   2db60:	movgt	r0, r5
   2db64:	popgt	{r4, r5, r6, r7, fp, pc}
   2db68:	mov	r0, r5
   2db6c:	bl	15c2c <ftello64@plt+0x43a0>
   2db70:	mov	r0, r4
   2db74:	pop	{r4, r5, r6, r7, fp, pc}
   2db78:	mov	r0, r5
   2db7c:	bl	115d4 <strdup@plt>
   2db80:	mov	r4, r0
   2db84:	cmp	r0, #0
   2db88:	beq	2db94 <ftello64@plt+0x1c308>
   2db8c:	mov	r0, r4
   2db90:	pop	{r4, r5, r6, r7, fp, pc}
   2db94:	bl	11730 <__errno_location@plt>
   2db98:	mov	r1, #12
   2db9c:	mov	r4, #0
   2dba0:	str	r1, [r0]
   2dba4:	mov	r0, r4
   2dba8:	pop	{r4, r5, r6, r7, fp, pc}
   2dbac:	bl	11730 <__errno_location@plt>
   2dbb0:	ldr	r7, [r0]
   2dbb4:	mov	r5, r0
   2dbb8:	mov	r0, r6
   2dbbc:	bl	114f0 <iconv_close@plt>
   2dbc0:	mov	r0, r4
   2dbc4:	str	r7, [r5]
   2dbc8:	pop	{r4, r5, r6, r7, fp, pc}
   2dbcc:	push	{r4, r5, fp, lr}
   2dbd0:	add	fp, sp, #8
   2dbd4:	mov	r4, r1
   2dbd8:	mov	r1, #0
   2dbdc:	mov	r5, r0
   2dbe0:	mov	r2, r4
   2dbe4:	bl	117a8 <memchr@plt>
   2dbe8:	rsb	r1, r5, #1
   2dbec:	cmp	r0, #0
   2dbf0:	addne	r4, r1, r0
   2dbf4:	mov	r0, r4
   2dbf8:	pop	{r4, r5, fp, pc}
   2dbfc:	push	{r4, sl, fp, lr}
   2dc00:	add	fp, sp, #8
   2dc04:	sub	sp, sp, #264	; 0x108
   2dc08:	add	r1, sp, #7
   2dc0c:	movw	r2, #257	; 0x101
   2dc10:	bl	2de5c <ftello64@plt+0x1c5d0>
   2dc14:	mov	r4, #0
   2dc18:	cmp	r0, #0
   2dc1c:	bne	2dc54 <ftello64@plt+0x1c3c8>
   2dc20:	movw	r1, #62871	; 0xf597
   2dc24:	add	r0, sp, #7
   2dc28:	movt	r1, #2
   2dc2c:	bl	11514 <strcmp@plt>
   2dc30:	cmp	r0, #0
   2dc34:	beq	2dc54 <ftello64@plt+0x1c3c8>
   2dc38:	movw	r1, #62873	; 0xf599
   2dc3c:	add	r0, sp, #7
   2dc40:	movt	r1, #2
   2dc44:	bl	11514 <strcmp@plt>
   2dc48:	mov	r4, r0
   2dc4c:	cmp	r0, #0
   2dc50:	movwne	r4, #1
   2dc54:	mov	r0, r4
   2dc58:	sub	sp, fp, #8
   2dc5c:	pop	{r4, sl, fp, pc}
   2dc60:	push	{r4, sl, fp, lr}
   2dc64:	add	fp, sp, #8
   2dc68:	mov	r4, #0
   2dc6c:	adds	r0, r0, #16
   2dc70:	adc	r1, r4, #0
   2dc74:	rsb	r2, r1, #0
   2dc78:	eors	r2, r2, r1
   2dc7c:	movwne	r2, #1
   2dc80:	cmp	r0, #0
   2dc84:	blt	2dca4 <ftello64@plt+0x1c418>
   2dc88:	cmp	r2, #0
   2dc8c:	asreq	r2, r0, #31
   2dc90:	eoreq	r3, r0, r0
   2dc94:	andeq	r2, r2, #1
   2dc98:	eoreq	r1, r1, r2
   2dc9c:	orrseq	r1, r3, r1
   2dca0:	beq	2dcac <ftello64@plt+0x1c420>
   2dca4:	mov	r0, r4
   2dca8:	pop	{r4, sl, fp, pc}
   2dcac:	bl	11688 <malloc@plt>
   2dcb0:	cmp	r0, #0
   2dcb4:	addne	r4, r0, #8
   2dcb8:	movne	r1, #8
   2dcbc:	bfine	r4, r1, #0, #4
   2dcc0:	subne	r0, r4, r0
   2dcc4:	strbne	r0, [r4, #-1]
   2dcc8:	mov	r0, r4
   2dccc:	pop	{r4, sl, fp, pc}
   2dcd0:	tst	r0, #7
   2dcd4:	bne	2dcec <ftello64@plt+0x1c460>
   2dcd8:	tst	r0, #8
   2dcdc:	bxeq	lr
   2dce0:	ldrb	r1, [r0, #-1]
   2dce4:	sub	r0, r0, r1
   2dce8:	b	15c2c <ftello64@plt+0x43a0>
   2dcec:	push	{fp, lr}
   2dcf0:	mov	fp, sp
   2dcf4:	bl	11868 <abort@plt>
   2dcf8:	push	{r4, sl, fp, lr}
   2dcfc:	add	fp, sp, #8
   2dd00:	mov	r4, r0
   2dd04:	bl	11538 <wcwidth@plt>
   2dd08:	cmn	r0, #1
   2dd0c:	popgt	{r4, sl, fp, pc}
   2dd10:	mov	r0, r4
   2dd14:	bl	11604 <iswcntrl@plt>
   2dd18:	clz	r0, r0
   2dd1c:	lsr	r0, r0, #5
   2dd20:	pop	{r4, sl, fp, pc}
   2dd24:	push	{r4, r5, r6, sl, fp, lr}
   2dd28:	add	fp, sp, #16
   2dd2c:	mov	r4, r0
   2dd30:	mov	r0, r1
   2dd34:	mov	r5, r1
   2dd38:	ldr	r1, [r0], #16
   2dd3c:	cmp	r1, r0
   2dd40:	beq	2dd4c <ftello64@plt+0x1c4c0>
   2dd44:	mov	r6, r1
   2dd48:	b	2dd5c <ftello64@plt+0x1c4d0>
   2dd4c:	ldr	r2, [r5, #4]
   2dd50:	add	r6, r4, #16
   2dd54:	mov	r0, r6
   2dd58:	bl	11580 <memcpy@plt>
   2dd5c:	str	r6, [r4]
   2dd60:	ldr	r0, [r5, #4]
   2dd64:	str	r0, [r4, #4]
   2dd68:	ldrb	r0, [r5, #8]
   2dd6c:	strb	r0, [r4, #8]
   2dd70:	cmp	r0, #0
   2dd74:	ldrne	r0, [r5, #12]
   2dd78:	strne	r0, [r4, #12]
   2dd7c:	pop	{r4, r5, r6, sl, fp, pc}
   2dd80:	movw	r2, #62880	; 0xf5a0
   2dd84:	ubfx	r1, r0, #5, #3
   2dd88:	and	r0, r0, #31
   2dd8c:	movt	r2, #2
   2dd90:	ldr	r1, [r2, r1, lsl #2]
   2dd94:	mov	r2, #1
   2dd98:	and	r0, r1, r2, lsl r0
   2dd9c:	cmp	r0, #0
   2dda0:	movwne	r0, #1
   2dda4:	bx	lr
   2dda8:	push	{r4, r5, r6, sl, fp, lr}
   2ddac:	add	fp, sp, #16
   2ddb0:	sub	sp, sp, #56	; 0x38
   2ddb4:	mov	r5, r0
   2ddb8:	bl	11640 <__ctype_get_mb_cur_max@plt>
   2ddbc:	cmp	r0, #2
   2ddc0:	bcc	2de4c <ftello64@plt+0x1c5c0>
   2ddc4:	mov	r4, #0
   2ddc8:	mov	r0, sp
   2ddcc:	str	r4, [sp, #8]
   2ddd0:	str	r4, [sp, #4]
   2ddd4:	strb	r4, [sp]
   2ddd8:	str	r5, [sp, #16]
   2dddc:	strb	r4, [sp, #12]
   2dde0:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2dde4:	ldrb	r0, [sp, #24]
   2dde8:	cmp	r0, #0
   2ddec:	beq	2ddfc <ftello64@plt+0x1c570>
   2ddf0:	ldr	r0, [sp, #28]
   2ddf4:	cmp	r0, #0
   2ddf8:	beq	2de40 <ftello64@plt+0x1c5b4>
   2ddfc:	mov	r6, #0
   2de00:	mov	r5, sp
   2de04:	mov	r4, #0
   2de08:	strb	r6, [sp, #12]
   2de0c:	ldr	r0, [sp, #16]
   2de10:	ldr	r1, [sp, #20]
   2de14:	add	r0, r0, r1
   2de18:	str	r0, [sp, #16]
   2de1c:	mov	r0, r5
   2de20:	bl	2d3b4 <ftello64@plt+0x1bb28>
   2de24:	ldrb	r1, [sp, #24]
   2de28:	ldr	r0, [sp, #28]
   2de2c:	add	r4, r4, #1
   2de30:	cmp	r1, #0
   2de34:	beq	2de08 <ftello64@plt+0x1c57c>
   2de38:	cmp	r0, #0
   2de3c:	bne	2de08 <ftello64@plt+0x1c57c>
   2de40:	mov	r0, r4
   2de44:	sub	sp, fp, #16
   2de48:	pop	{r4, r5, r6, sl, fp, pc}
   2de4c:	mov	r0, r5
   2de50:	sub	sp, fp, #16
   2de54:	pop	{r4, r5, r6, sl, fp, lr}
   2de58:	b	11718 <strlen@plt>
   2de5c:	push	{r4, r5, r6, r7, fp, lr}
   2de60:	add	fp, sp, #16
   2de64:	mov	r4, r1
   2de68:	mov	r1, #0
   2de6c:	mov	r6, r2
   2de70:	bl	117e4 <setlocale@plt>
   2de74:	cmp	r0, #0
   2de78:	beq	2dea8 <ftello64@plt+0x1c61c>
   2de7c:	mov	r7, r0
   2de80:	bl	11718 <strlen@plt>
   2de84:	cmp	r0, r6
   2de88:	bcs	2dec8 <ftello64@plt+0x1c63c>
   2de8c:	add	r2, r0, #1
   2de90:	mov	r0, r4
   2de94:	mov	r1, r7
   2de98:	bl	11580 <memcpy@plt>
   2de9c:	mov	r5, #0
   2dea0:	mov	r0, r5
   2dea4:	pop	{r4, r5, r6, r7, fp, pc}
   2dea8:	cmp	r6, #0
   2deac:	mov	r5, #22
   2deb0:	movne	r0, #0
   2deb4:	strbne	r0, [r4]
   2deb8:	movne	r0, r5
   2debc:	popne	{r4, r5, r6, r7, fp, pc}
   2dec0:	mov	r0, r5
   2dec4:	pop	{r4, r5, r6, r7, fp, pc}
   2dec8:	mov	r5, #34	; 0x22
   2decc:	cmp	r6, #0
   2ded0:	beq	2def0 <ftello64@plt+0x1c664>
   2ded4:	sub	r6, r6, #1
   2ded8:	mov	r0, r4
   2dedc:	mov	r1, r7
   2dee0:	mov	r2, r6
   2dee4:	bl	11580 <memcpy@plt>
   2dee8:	mov	r0, #0
   2deec:	strb	r0, [r4, r6]
   2def0:	mov	r0, r5
   2def4:	pop	{r4, r5, r6, r7, fp, pc}
   2def8:	mov	r1, #0
   2defc:	b	117e4 <setlocale@plt>
   2df00:	cmp	r3, #0
   2df04:	cmpeq	r2, #0
   2df08:	bne	2df2c <ftello64@plt+0x1c6a0>
   2df0c:	cmp	r1, #0
   2df10:	movlt	r1, #-2147483648	; 0x80000000
   2df14:	movlt	r0, #0
   2df18:	blt	2df28 <ftello64@plt+0x1c69c>
   2df1c:	cmpeq	r0, #0
   2df20:	mvnne	r1, #-2147483648	; 0x80000000
   2df24:	mvnne	r0, #0
   2df28:	b	2e010 <ftello64@plt+0x1c784>
   2df2c:	sub	sp, sp, #8
   2df30:	push	{sp, lr}
   2df34:	cmp	r1, #0
   2df38:	blt	2df58 <ftello64@plt+0x1c6cc>
   2df3c:	cmp	r3, #0
   2df40:	blt	2df8c <ftello64@plt+0x1c700>
   2df44:	bl	2e020 <ftello64@plt+0x1c794>
   2df48:	ldr	lr, [sp, #4]
   2df4c:	add	sp, sp, #8
   2df50:	pop	{r2, r3}
   2df54:	bx	lr
   2df58:	rsbs	r0, r0, #0
   2df5c:	sbc	r1, r1, r1, lsl #1
   2df60:	cmp	r3, #0
   2df64:	blt	2dfb0 <ftello64@plt+0x1c724>
   2df68:	bl	2e020 <ftello64@plt+0x1c794>
   2df6c:	ldr	lr, [sp, #4]
   2df70:	add	sp, sp, #8
   2df74:	pop	{r2, r3}
   2df78:	rsbs	r0, r0, #0
   2df7c:	sbc	r1, r1, r1, lsl #1
   2df80:	rsbs	r2, r2, #0
   2df84:	sbc	r3, r3, r3, lsl #1
   2df88:	bx	lr
   2df8c:	rsbs	r2, r2, #0
   2df90:	sbc	r3, r3, r3, lsl #1
   2df94:	bl	2e020 <ftello64@plt+0x1c794>
   2df98:	ldr	lr, [sp, #4]
   2df9c:	add	sp, sp, #8
   2dfa0:	pop	{r2, r3}
   2dfa4:	rsbs	r0, r0, #0
   2dfa8:	sbc	r1, r1, r1, lsl #1
   2dfac:	bx	lr
   2dfb0:	rsbs	r2, r2, #0
   2dfb4:	sbc	r3, r3, r3, lsl #1
   2dfb8:	bl	2e020 <ftello64@plt+0x1c794>
   2dfbc:	ldr	lr, [sp, #4]
   2dfc0:	add	sp, sp, #8
   2dfc4:	pop	{r2, r3}
   2dfc8:	rsbs	r2, r2, #0
   2dfcc:	sbc	r3, r3, r3, lsl #1
   2dfd0:	bx	lr
   2dfd4:	cmp	r3, #0
   2dfd8:	cmpeq	r2, #0
   2dfdc:	bne	2dff4 <ftello64@plt+0x1c768>
   2dfe0:	cmp	r1, #0
   2dfe4:	cmpeq	r0, #0
   2dfe8:	mvnne	r1, #0
   2dfec:	mvnne	r0, #0
   2dff0:	b	2e010 <ftello64@plt+0x1c784>
   2dff4:	sub	sp, sp, #8
   2dff8:	push	{sp, lr}
   2dffc:	bl	2e020 <ftello64@plt+0x1c794>
   2e000:	ldr	lr, [sp, #4]
   2e004:	add	sp, sp, #8
   2e008:	pop	{r2, r3}
   2e00c:	bx	lr
   2e010:	push	{r1, lr}
   2e014:	mov	r0, #8
   2e018:	bl	114d8 <raise@plt>
   2e01c:	pop	{r1, pc}
   2e020:	cmp	r1, r3
   2e024:	cmpeq	r0, r2
   2e028:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e02c:	mov	r4, r0
   2e030:	movcc	r0, #0
   2e034:	mov	r5, r1
   2e038:	ldr	lr, [sp, #36]	; 0x24
   2e03c:	movcc	r1, r0
   2e040:	bcc	2e13c <ftello64@plt+0x1c8b0>
   2e044:	cmp	r3, #0
   2e048:	clzeq	ip, r2
   2e04c:	clzne	ip, r3
   2e050:	addeq	ip, ip, #32
   2e054:	cmp	r5, #0
   2e058:	clzeq	r1, r4
   2e05c:	addeq	r1, r1, #32
   2e060:	clzne	r1, r5
   2e064:	sub	ip, ip, r1
   2e068:	sub	sl, ip, #32
   2e06c:	lsl	r9, r3, ip
   2e070:	rsb	fp, ip, #32
   2e074:	orr	r9, r9, r2, lsl sl
   2e078:	orr	r9, r9, r2, lsr fp
   2e07c:	lsl	r8, r2, ip
   2e080:	cmp	r5, r9
   2e084:	cmpeq	r4, r8
   2e088:	movcc	r0, #0
   2e08c:	movcc	r1, r0
   2e090:	bcc	2e0ac <ftello64@plt+0x1c820>
   2e094:	mov	r0, #1
   2e098:	subs	r4, r4, r8
   2e09c:	lsl	r1, r0, sl
   2e0a0:	orr	r1, r1, r0, lsr fp
   2e0a4:	lsl	r0, r0, ip
   2e0a8:	sbc	r5, r5, r9
   2e0ac:	cmp	ip, #0
   2e0b0:	beq	2e13c <ftello64@plt+0x1c8b0>
   2e0b4:	lsr	r6, r8, #1
   2e0b8:	orr	r6, r6, r9, lsl #31
   2e0bc:	lsr	r7, r9, #1
   2e0c0:	mov	r2, ip
   2e0c4:	b	2e0e8 <ftello64@plt+0x1c85c>
   2e0c8:	subs	r3, r4, r6
   2e0cc:	sbc	r8, r5, r7
   2e0d0:	adds	r3, r3, r3
   2e0d4:	adc	r8, r8, r8
   2e0d8:	adds	r4, r3, #1
   2e0dc:	adc	r5, r8, #0
   2e0e0:	subs	r2, r2, #1
   2e0e4:	beq	2e104 <ftello64@plt+0x1c878>
   2e0e8:	cmp	r5, r7
   2e0ec:	cmpeq	r4, r6
   2e0f0:	bcs	2e0c8 <ftello64@plt+0x1c83c>
   2e0f4:	adds	r4, r4, r4
   2e0f8:	adc	r5, r5, r5
   2e0fc:	subs	r2, r2, #1
   2e100:	bne	2e0e8 <ftello64@plt+0x1c85c>
   2e104:	lsr	r3, r4, ip
   2e108:	orr	r3, r3, r5, lsl fp
   2e10c:	lsr	r2, r5, ip
   2e110:	orr	r3, r3, r5, lsr sl
   2e114:	adds	r0, r0, r4
   2e118:	mov	r4, r3
   2e11c:	lsl	r3, r2, ip
   2e120:	orr	r3, r3, r4, lsl sl
   2e124:	lsl	ip, r4, ip
   2e128:	orr	r3, r3, r4, lsr fp
   2e12c:	adc	r1, r1, r5
   2e130:	subs	r0, r0, ip
   2e134:	mov	r5, r2
   2e138:	sbc	r1, r1, r3
   2e13c:	cmp	lr, #0
   2e140:	strdne	r4, [lr]
   2e144:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e148:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e14c:	mov	r7, r0
   2e150:	ldr	r6, [pc, #72]	; 2e1a0 <ftello64@plt+0x1c914>
   2e154:	ldr	r5, [pc, #72]	; 2e1a4 <ftello64@plt+0x1c918>
   2e158:	add	r6, pc, r6
   2e15c:	add	r5, pc, r5
   2e160:	sub	r6, r6, r5
   2e164:	mov	r8, r1
   2e168:	mov	r9, r2
   2e16c:	bl	11488 <pthread_mutex_unlock@plt-0x20>
   2e170:	asrs	r6, r6, #2
   2e174:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e178:	mov	r4, #0
   2e17c:	add	r4, r4, #1
   2e180:	ldr	r3, [r5], #4
   2e184:	mov	r2, r9
   2e188:	mov	r1, r8
   2e18c:	mov	r0, r7
   2e190:	blx	r3
   2e194:	cmp	r6, r4
   2e198:	bne	2e17c <ftello64@plt+0x1c8f0>
   2e19c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e1a0:	andeq	r1, r1, ip, lsr #27
   2e1a4:	andeq	r1, r1, r4, lsr #27
   2e1a8:	bx	lr
   2e1ac:	ldr	r3, [pc, #12]	; 2e1c0 <ftello64@plt+0x1c934>
   2e1b0:	mov	r1, #0
   2e1b4:	add	r3, pc, r3
   2e1b8:	ldr	r2, [r3]
   2e1bc:	b	11754 <__cxa_atexit@plt>
   2e1c0:	andeq	r1, r1, r8, lsr #31

Disassembly of section .fini:

0002e1c4 <.fini>:
   2e1c4:	push	{r3, lr}
   2e1c8:	pop	{r3, pc}
