// Seed: 267592754
module module_0;
  wire id_1;
  wire id_2, id_3 = id_1;
  assign module_2.type_4 = 0;
  wire id_4, id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    input wand id_2,
    input supply1 id_3
);
  module_0 modCall_1 ();
  always id_0 <= 1'd0;
  wire id_5, id_6, id_7;
  tri id_8 = 1, id_9, id_10;
  assign id_8 = id_2;
endmodule
module module_2 (
    input  tri0 id_0,
    output wand id_1
);
  always id_1 = 1;
  module_0 modCall_1 ();
  wire id_3;
  assign id_1 = 1;
endmodule
