{"Source Block": ["oh/elink/hdl/etx_io.v@87:102@HdlStmProcess", "\t\t\t.slowclk\t(tx_lclk_div4)\n\t\t\t);\n      \n   //Sample on aligned edge\n   reg \t\t  tx_burst_reg;   \n   always @ (posedge tx_lclk_io)\n     if(firstedge)\n       begin\n\t  tx_access_reg    <= tx_access & ~tx_wait;\n\t  tx_burst_reg     <= tx_burst;\t  //need early indicator for first cycle\n       end\n   //Pushback on wait\n   always @ (posedge tx_lclk_io)\n     if(firstedge & ~tx_wait & ~(~tx_burst_reg & tx_state[2:0]==`CYCLE3))\n       tx_packet_reg[PW-1:0] <= tx_packet[PW-1:0];\t \n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[93, "     if(firstedge)\n"], [95, "\t  tx_access_reg    <= tx_access & ~tx_wait;\n"], [96, "\t  tx_burst_reg     <= tx_burst;\t  //need early indicator for first cycle\n"]], "Add": [[93, "     if(firstedge) //\"load\"\n"], [96, "\t  tx_data[63:0]   <= tx_data_slow[63:0]; //changes every 4 cycles\n"], [96, "\t  tx_frame[3:0]   <= tx_frame_slow[3:0];\t\n"], [96, "       end\n"], [96, "     else //\"shift\"\n"], [96, "       begin\n"], [96, "\t  tx_data[63:0]   <= {16'b0,tx_data[63:16]};\n"], [96, "\t  tx_frame[3:0]   <= {tx_frame[2:0],1'b0};\t  \n"]]}}