`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 30.05.2022 19:31:08
// Design Name: 
// Module Name: tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module tb();

reg [31:0]a,b;
wire [31:0]c;

esa dut (a,b,c);

initial
begin
#10
a=32'b01000010111111100001000000000000;
b=32'b01000001100001111000000000000000;

#10
a = 32'b01000001000000000000000000000000;
b = 32'b00000000000000000000000000000000;

#10
b = 32'b01000001000000000000000000000000;
a = 32'b00000000000000000000000000000000;

#10
a = 32'b01001010001111111010011010000000;
b = 32'b00111011001011010011011000101110;

#10  $stop;
end

endmodule
