<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>d:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml G200_top.twx G200_top.ncd -o G200_top.twr G200_top.pcf
-ucf gvision200_evm_top.ucf

</twCmdLine><twDesign>G200_top.ncd</twDesign><twDesignPath>G200_top.ncd</twDesignPath><twPCF>G200_top.pcf</twPCF><twPcfPath>G200_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg900"><twDevName>xc6slx150</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2011-02-03</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="3">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="4" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_50M = PERIOD &quot;clk_50M&quot; 20 ns;" ScopeName="">TS_clk_50M = PERIOD TIMEGRP &quot;clk_50M&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="5"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_50M = PERIOD TIMEGRP &quot;clk_50M&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="6" type="MINPERIOD" name="Tdcmper_CLKFX" slack="3.997" period="6.667" constraintValue="6.667" deviceLimit="2.670" freqLimit="374.532" physResource="clocking/DCM_SP_DCM4/CLKFX" logResource="clocking/DCM_SP_DCM4/CLKFX" locationPin="DCM_X0Y10.CLKFX" clockNet="clocking/clk_lvds_sdr_in_unbuf"/><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="clocking/DCM_SP_DCM3/CLKIN" logResource="clocking/DCM_SP_DCM3/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="clocking/clk_50M_bufg"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="clocking/DCM_SP_DCM3/CLKIN" logResource="clocking/DCM_SP_DCM3/CLKIN" locationPin="DCM_X0Y3.CLKIN" clockNet="clocking/clk_50M_bufg"/></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_col_out = PERIOD &quot;clk_col_out&quot; 20 ns;" ScopeName="">TS_clk_col_out = PERIOD TIMEGRP &quot;clk_col_out&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>175236</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5169</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.985</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_4 (SLICE_X90Y36.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.504</twSlack><twSrc BELType="FF">image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q2_4</twSrc><twDest BELType="FF">image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_4</twDest><twTotPathDel>2.804</twTotPathDel><twClkSkew dest = "0.842" src = "4.202">3.360</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.213" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q2_4</twSrc><twDest BELType='FF'>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X106Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">image_rx/clk_rxg_x2_b1</twSrcClk><twPathDel><twSite>SLICE_X106Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q2&lt;5&gt;</twComp><twBEL>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q2_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y36.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y36.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>image_rx/training/loop1[18].receiver_iserdes_bank1/data_par2&lt;7&gt;</twComp><twBEL>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_4</twBEL></twPathDel><twLogDel>0.494</twLogDel><twRouteDel>2.310</twRouteDel><twTotDel>2.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_col_out1</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_9 (SLICE_X34Y42.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.594</twSlack><twSrc BELType="FF">image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q1_3</twSrc><twDest BELType="FF">image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_9</twDest><twTotPathDel>2.716</twTotPathDel><twClkSkew dest = "1.017" src = "4.375">3.358</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.213" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q1_3</twSrc><twDest BELType='FF'>image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">image_rx/clk_rxg_x2_b1</twSrcClk><twPathDel><twSite>SLICE_X21Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q1&lt;3&gt;</twComp><twBEL>image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.189</twDelInfo><twComp>image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y42.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>image_rx/training/loop1[2].receiver_iserdes_bank1/data_par2&lt;11&gt;</twComp><twBEL>image_rx/training/loop1[2].receiver_iserdes_bank1/gearbox/data_q_9</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>2.189</twRouteDel><twTotDel>2.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_col_out1</twDestClk><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_8 (SLICE_X89Y45.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.594</twSlack><twSrc BELType="FF">image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q1_2</twSrc><twDest BELType="FF">image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_8</twDest><twTotPathDel>2.719</twTotPathDel><twClkSkew dest = "0.845" src = "4.200">3.355</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.213" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q1_2</twSrc><twDest BELType='FF'>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X104Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">image_rx/clk_rxg_x2_b1</twSrcClk><twPathDel><twSite>SLICE_X104Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q1&lt;3&gt;</twComp><twBEL>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y45.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.209</twDelInfo><twComp>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y45.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>image_rx/training/loop1[18].receiver_iserdes_bank1/data_par2&lt;11&gt;</twComp><twBEL>image_rx/training/loop1[18].receiver_iserdes_bank1/gearbox/data_q_8</twBEL></twPathDel><twLogDel>0.510</twLogDel><twRouteDel>2.209</twRouteDel><twTotDel>2.719</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_col_out1</twDestClk><twPctLog>18.8</twPctLog><twPctRoute>81.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_col_out = PERIOD TIMEGRP &quot;clk_col_out&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/gen_image_val/cnt_sync_3 (SLICE_X62Y96.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.396</twSlack><twSrc BELType="FF">image_rx/gen_image_val/cnt_sync_2</twSrc><twDest BELType="FF">image_rx/gen_image_val/cnt_sync_3</twDest><twTotPathDel>0.396</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>image_rx/gen_image_val/cnt_sync_2</twSrc><twDest BELType='FF'>image_rx/gen_image_val/cnt_sync_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X62Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X62Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>image_rx/gen_image_val/cnt_sync&lt;2&gt;</twComp><twBEL>image_rx/gen_image_val/cnt_sync_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y96.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.075</twDelInfo><twComp>image_rx/gen_image_val/cnt_sync&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y96.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>image_rx/gen_image_val/cnt_sync&lt;2&gt;</twComp><twBEL>image_rx/gen_image_val/Mmux_fsm_gen_cnt_sync[3]_wide_mux_21_OUT41</twBEL><twBEL>image_rx/gen_image_val/cnt_sync_3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.075</twRouteDel><twTotDel>0.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_col_out1</twDestClk><twPctLog>81.1</twPctLog><twPctRoute>18.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/image_buffer/dram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y65.DIBDI12), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.397</twSlack><twSrc BELType="FF">image_rx/image_buffer/reg_din3_22</twSrc><twDest BELType="RAM">image_rx/image_buffer/dram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.401</twTotPathDel><twClkSkew dest = "0.075" src = "0.071">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>image_rx/image_buffer/reg_din3_22</twSrc><twDest BELType='RAM'>image_rx/image_buffer/dram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X45Y131.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>image_rx/image_buffer/reg_din3&lt;23&gt;</twComp><twBEL>image_rx/image_buffer/reg_din3_22</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y65.DIBDI12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.256</twDelInfo><twComp>image_rx/image_buffer/reg_din3&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y65.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>image_rx/image_buffer/dram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>image_rx/image_buffer/dram3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_col_out1</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4 (SLICE_X89Y56.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4</twSrc><twDest BELType="FF">cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4</twDest><twTotPathDel>0.407</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4</twSrc><twDest BELType='FF'>cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X88Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="30.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X88Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;5&gt;</twComp><twBEL>cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y56.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;4&gt;</twComp><twBEL>cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.407</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="30.000">clk_col_out1</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="22"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_col_out = PERIOD TIMEGRP &quot;clk_col_out&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="23" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="image_rx/clock_generator_b1/PLL_BASE_INST/PLL_ADV/CLKOUT0" logResource="image_rx/clock_generator_b1/PLL_BASE_INST/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y3.CLKOUT0" clockNet="image_rx/clock_generator_b1/ioclk_unbuf"/><twPinLimit anchorID="24" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.980" period="1.905" constraintValue="1.905" deviceLimit="0.925" freqLimit="1081.081" physResource="clocking/PLL_BASE_INST/PLL_ADV/CLKOUT0" logResource="clocking/PLL_BASE_INST/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="clocking/clk_txio_unbuf"/><twPinLimit anchorID="25" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="9.075" period="10.000" constraintValue="10.000" deviceLimit="0.925" freqLimit="1081.081" physResource="image_rx/clock_generator_b1/PLL_BASE_INST/PLL_ADV/CLKOUT1" logResource="image_rx/clock_generator_b1/PLL_BASE_INST/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y3.CLKOUT1" clockNet="image_rx/clock_generator_b1/gclk2_unbuf"/></twPinLimitRpt></twConst><twConst anchorID="26" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_50M = PERIOD &quot;clk_50M&quot; 20 ns;" ScopeName="">TS_clocking_clk_dcm4_unbuf = PERIOD TIMEGRP &quot;clocking_clk_dcm4_unbuf&quot;         TS_clk_50M / 0.357142857 HIGH 50%;</twConstName><twItemCnt>13978</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3654</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>26.944</twMinPer></twConstHead><twPathRptBanner iPaths="206" iCriticalPaths="0" sType="EndPoint">Paths for end point cl_serial/cl_protocol_decoder/training_word_2 (SLICE_X65Y54.C1), 206 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.528</twSlack><twSrc BELType="FF">cl_serial/cl_serial_in/reg_addr_1</twSrc><twDest BELType="FF">cl_serial/cl_protocol_decoder/training_word_2</twDest><twTotPathDel>12.798</twTotPathDel><twClkSkew dest = "0.781" src = "0.760">-0.021</twClkSkew><twDelConst>28.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.320" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.695</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cl_serial/cl_serial_in/reg_addr_1</twSrc><twDest BELType='FF'>cl_serial/cl_protocol_decoder/training_word_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X80Y89.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="28.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X80Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>cl_serial/reg_addr&lt;4&gt;</twComp><twBEL>cl_serial/cl_serial_in/reg_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.207</twDelInfo><twComp>cl_serial/reg_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>spi_register&lt;212&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_4_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y68.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.933</twDelInfo><twComp>cl_serial/cl_protocol_decoder/Mmux__n05671212</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11214</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11215</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11215</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11218</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.974</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>training_word&lt;3&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_training_word[11]_select_28_OUT&lt;2&gt;1</twBEL><twBEL>cl_serial/cl_protocol_decoder/training_word_2</twBEL></twPathDel><twLogDel>1.380</twLogDel><twRouteDel>11.418</twRouteDel><twTotDel>12.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.065</twSlack><twSrc BELType="FF">cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType="FF">cl_serial/cl_protocol_decoder/training_word_2</twDest><twTotPathDel>12.261</twTotPathDel><twClkSkew dest = "0.781" src = "0.760">-0.021</twClkSkew><twDelConst>28.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.320" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.695</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType='FF'>cl_serial/cl_protocol_decoder/training_word_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X78Y89.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="28.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X78Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cl_serial/cl_serial_in/rx_cnt_byte&lt;0&gt;</twComp><twBEL>cl_serial/cl_serial_in/reg_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.215</twDelInfo><twComp>cl_serial/reg_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>training_word&lt;8&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.341</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>cl_serial/cl_protocol_decoder/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11213</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11218</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.974</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>training_word&lt;3&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_training_word[11]_select_28_OUT&lt;2&gt;1</twBEL><twBEL>cl_serial/cl_protocol_decoder/training_word_2</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>10.401</twRouteDel><twTotDel>12.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.440</twSlack><twSrc BELType="FF">cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType="FF">cl_serial/cl_protocol_decoder/training_word_2</twDest><twTotPathDel>11.886</twTotPathDel><twClkSkew dest = "0.781" src = "0.760">-0.021</twClkSkew><twDelConst>28.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.320" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.695</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType='FF'>cl_serial/cl_protocol_decoder/training_word_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X78Y89.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="28.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X78Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cl_serial/cl_serial_in/rx_cnt_byte&lt;0&gt;</twComp><twBEL>cl_serial/cl_serial_in/reg_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.215</twDelInfo><twComp>cl_serial/reg_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>training_word&lt;8&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.070</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_12_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>cl_serial/cl_protocol_decoder/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11213</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11218</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.974</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>training_word&lt;3&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_training_word[11]_select_28_OUT&lt;2&gt;1</twBEL><twBEL>cl_serial/cl_protocol_decoder/training_word_2</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>10.026</twRouteDel><twTotDel>11.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="206" iCriticalPaths="0" sType="EndPoint">Paths for end point cl_serial/cl_protocol_decoder/training_word_1 (SLICE_X65Y54.B3), 206 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.648</twSlack><twSrc BELType="FF">cl_serial/cl_serial_in/reg_addr_1</twSrc><twDest BELType="FF">cl_serial/cl_protocol_decoder/training_word_1</twDest><twTotPathDel>12.678</twTotPathDel><twClkSkew dest = "0.781" src = "0.760">-0.021</twClkSkew><twDelConst>28.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.320" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.695</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cl_serial/cl_serial_in/reg_addr_1</twSrc><twDest BELType='FF'>cl_serial/cl_protocol_decoder/training_word_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X80Y89.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="28.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X80Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>cl_serial/reg_addr&lt;4&gt;</twComp><twBEL>cl_serial/cl_serial_in/reg_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.207</twDelInfo><twComp>cl_serial/reg_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>spi_register&lt;212&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_4_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y68.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.933</twDelInfo><twComp>cl_serial/cl_protocol_decoder/Mmux__n05671212</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11214</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11215</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11215</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11218</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.854</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>training_word&lt;3&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_training_word[11]_select_28_OUT&lt;1&gt;1</twBEL><twBEL>cl_serial/cl_protocol_decoder/training_word_1</twBEL></twPathDel><twLogDel>1.380</twLogDel><twRouteDel>11.298</twRouteDel><twTotDel>12.678</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.185</twSlack><twSrc BELType="FF">cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType="FF">cl_serial/cl_protocol_decoder/training_word_1</twDest><twTotPathDel>12.141</twTotPathDel><twClkSkew dest = "0.781" src = "0.760">-0.021</twClkSkew><twDelConst>28.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.320" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.695</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType='FF'>cl_serial/cl_protocol_decoder/training_word_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X78Y89.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="28.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X78Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cl_serial/cl_serial_in/rx_cnt_byte&lt;0&gt;</twComp><twBEL>cl_serial/cl_serial_in/reg_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.215</twDelInfo><twComp>cl_serial/reg_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>training_word&lt;8&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.341</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>cl_serial/cl_protocol_decoder/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11213</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11218</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.854</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>training_word&lt;3&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_training_word[11]_select_28_OUT&lt;1&gt;1</twBEL><twBEL>cl_serial/cl_protocol_decoder/training_word_1</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>10.281</twRouteDel><twTotDel>12.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.560</twSlack><twSrc BELType="FF">cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType="FF">cl_serial/cl_protocol_decoder/training_word_1</twDest><twTotPathDel>11.766</twTotPathDel><twClkSkew dest = "0.781" src = "0.760">-0.021</twClkSkew><twDelConst>28.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.320" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.695</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType='FF'>cl_serial/cl_protocol_decoder/training_word_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X78Y89.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="28.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X78Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cl_serial/cl_serial_in/rx_cnt_byte&lt;0&gt;</twComp><twBEL>cl_serial/cl_serial_in/reg_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.215</twDelInfo><twComp>cl_serial/reg_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>training_word&lt;8&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.070</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_12_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>cl_serial/cl_protocol_decoder/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11213</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11218</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.854</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>training_word&lt;3&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_training_word[11]_select_28_OUT&lt;1&gt;1</twBEL><twBEL>cl_serial/cl_protocol_decoder/training_word_1</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>9.906</twRouteDel><twTotDel>11.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="206" iCriticalPaths="0" sType="EndPoint">Paths for end point cl_serial/cl_protocol_decoder/training_word_0 (SLICE_X65Y54.A3), 206 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.656</twSlack><twSrc BELType="FF">cl_serial/cl_serial_in/reg_addr_1</twSrc><twDest BELType="FF">cl_serial/cl_protocol_decoder/training_word_0</twDest><twTotPathDel>12.670</twTotPathDel><twClkSkew dest = "0.781" src = "0.760">-0.021</twClkSkew><twDelConst>28.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.320" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.695</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cl_serial/cl_serial_in/reg_addr_1</twSrc><twDest BELType='FF'>cl_serial/cl_protocol_decoder/training_word_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X80Y89.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="28.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X80Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>cl_serial/reg_addr&lt;4&gt;</twComp><twBEL>cl_serial/cl_serial_in/reg_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y109.D3</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">5.207</twDelInfo><twComp>cl_serial/reg_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X94Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>spi_register&lt;212&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_4_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y68.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.933</twDelInfo><twComp>cl_serial/cl_protocol_decoder/Mmux__n05671212</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11214</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11215</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11215</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11218</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>training_word&lt;3&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_training_word[11]_select_28_OUT&lt;0&gt;1</twBEL><twBEL>cl_serial/cl_protocol_decoder/training_word_0</twBEL></twPathDel><twLogDel>1.380</twLogDel><twRouteDel>11.290</twRouteDel><twTotDel>12.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.193</twSlack><twSrc BELType="FF">cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType="FF">cl_serial/cl_protocol_decoder/training_word_0</twDest><twTotPathDel>12.133</twTotPathDel><twClkSkew dest = "0.781" src = "0.760">-0.021</twClkSkew><twDelConst>28.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.320" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.695</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType='FF'>cl_serial/cl_protocol_decoder/training_word_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X78Y89.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="28.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X78Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cl_serial/cl_serial_in/rx_cnt_byte&lt;0&gt;</twComp><twBEL>cl_serial/cl_serial_in/reg_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.215</twDelInfo><twComp>cl_serial/reg_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>training_word&lt;8&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.341</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>cl_serial/cl_protocol_decoder/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11213</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11218</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>training_word&lt;3&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_training_word[11]_select_28_OUT&lt;0&gt;1</twBEL><twBEL>cl_serial/cl_protocol_decoder/training_word_0</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>10.273</twRouteDel><twTotDel>12.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.568</twSlack><twSrc BELType="FF">cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType="FF">cl_serial/cl_protocol_decoder/training_word_0</twDest><twTotPathDel>11.758</twTotPathDel><twClkSkew dest = "0.781" src = "0.760">-0.021</twClkSkew><twDelConst>28.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.320" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.695</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cl_serial/cl_serial_in/reg_addr_5</twSrc><twDest BELType='FF'>cl_serial/cl_protocol_decoder/training_word_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X78Y89.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="28.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X78Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>cl_serial/cl_serial_in/rx_cnt_byte&lt;0&gt;</twComp><twBEL>cl_serial/cl_serial_in/reg_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y63.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.215</twDelInfo><twComp>cl_serial/reg_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y63.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>training_word&lt;8&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.070</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o&lt;7&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_12_o&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y86.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cl_serial/cl_protocol_decoder/reg_addr[7]_GND_17_o_equal_10_o</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.377</twDelInfo><twComp>cl_serial/cl_protocol_decoder/N2</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11213</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y68.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n11213</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y68.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp><twBEL>cl_serial/cl_protocol_decoder/_n11218</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>cl_serial/cl_protocol_decoder/_n1121</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>training_word&lt;3&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/reg_addr[7]_training_word[11]_select_28_OUT&lt;0&gt;1</twBEL><twBEL>cl_serial/cl_protocol_decoder/training_word_0</twBEL></twPathDel><twLogDel>1.860</twLogDel><twRouteDel>9.898</twRouteDel><twTotDel>11.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocking_clk_dcm4_unbuf = PERIOD TIMEGRP &quot;clocking_clk_dcm4_unbuf&quot;
        TS_clk_50M / 0.357142857 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cl_serial/cl_protocol_decoder/fot_sig_timing/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y40.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.299</twSlack><twSrc BELType="FF">cl_serial/cl_protocol_decoder/fot_sig_bram_din_0</twSrc><twDest BELType="RAM">cl_serial/cl_protocol_decoder/fot_sig_timing/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.302</twTotPathDel><twClkSkew dest = "0.078" src = "0.075">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cl_serial/cl_protocol_decoder/fot_sig_bram_din_0</twSrc><twDest BELType='RAM'>cl_serial/cl_protocol_decoder/fot_sig_timing/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X85Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>cl_serial/cl_protocol_decoder/fot_sig_bram_din&lt;3&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/fot_sig_bram_din_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y40.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>cl_serial/cl_protocol_decoder/fot_sig_bram_din&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y40.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>cl_serial/cl_protocol_decoder/fot_sig_timing/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>cl_serial/cl_protocol_decoder/fot_sig_timing/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y42.DIADI4), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.344</twSlack><twSrc BELType="FF">cl_serial/cl_protocol_decoder/timing_bram_din_4</twSrc><twDest BELType="RAM">cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.345</twTotPathDel><twClkSkew dest = "0.072" src = "0.071">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cl_serial/cl_protocol_decoder/timing_bram_din_4</twSrc><twDest BELType='RAM'>cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X26Y84.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>cl_serial/cl_protocol_decoder/timing_bram_din&lt;15&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/timing_bram_din_4</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y42.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>cl_serial/cl_protocol_decoder/timing_bram_din&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y42.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.213</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y42.DIADI5), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.344</twSlack><twSrc BELType="FF">cl_serial/cl_protocol_decoder/timing_bram_din_5</twSrc><twDest BELType="RAM">cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.345</twTotPathDel><twClkSkew dest = "0.072" src = "0.071">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cl_serial/cl_protocol_decoder/timing_bram_din_5</twSrc><twDest BELType='RAM'>cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fix</twSrcClk><twPathDel><twSite>SLICE_X26Y84.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>cl_serial/cl_protocol_decoder/timing_bram_din&lt;15&gt;</twComp><twBEL>cl_serial/cl_protocol_decoder/timing_bram_din_5</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y42.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>cl_serial/cl_protocol_decoder/timing_bram_din&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y42.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.213</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="56.000">clk_fix</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="51"><twPinLimitBanner>Component Switching Limit Checks: TS_clocking_clk_dcm4_unbuf = PERIOD TIMEGRP &quot;clocking_clk_dcm4_unbuf&quot;
        TS_clk_50M / 0.357142857 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="52" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="52.876" period="56.000" constraintValue="56.000" deviceLimit="3.124" freqLimit="320.102" physResource="cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" logResource="cl_serial/cl_protocol_decoder/timing_bram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y42.CLKAWRCLK" clockNet="clk_fix"/><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="52.876" period="56.000" constraintValue="56.000" deviceLimit="3.124" freqLimit="320.102" physResource="cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="cl_serial/fifo_mapping/fifo_train/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X3Y33.CLKBRDCLK" clockNet="clk_fix"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="52.876" period="56.000" constraintValue="56.000" deviceLimit="3.124" freqLimit="320.102" physResource="cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="cl_serial/fifo_mapping/fifo_sensor/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X5Y50.CLKBRDCLK" clockNet="clk_fix"/></twPinLimitRpt></twConst><twConst anchorID="55" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_clk_50M = PERIOD &quot;clk_50M&quot; 20 ns;" ScopeName="">TS_clocking_clk_lvds_sdr_in_unbuf = PERIOD TIMEGRP         &quot;clocking_clk_lvds_sdr_in_unbuf&quot; TS_clk_50M / 3 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_clocking_clk_lvds_sdr_in_unbuf = PERIOD TIMEGRP
        &quot;clocking_clk_lvds_sdr_in_unbuf&quot; TS_clk_50M / 3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Tbcper_I" slack="4.936" period="6.666" constraintValue="6.666" deviceLimit="1.730" freqLimit="578.035" physResource="clocking/BUFG_INST11/I0" logResource="clocking/BUFG_INST11/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="clocking/clk_lvds_sdr_in_unbuf"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tockper" slack="5.027" period="6.666" constraintValue="6.666" deviceLimit="1.639" freqLimit="610.128" physResource="clocking/clk_lvds_sdr/CLK0" logResource="clocking/_i000001/ODDR2_INST/CK0" locationPin="OLOGIC_X1Y175.CLK0" clockNet="clocking/clk_lvds_sdr_in"/><twPinLimit anchorID="59" type="MINPERIOD" name="Tockper" slack="5.263" period="6.666" constraintValue="6.666" deviceLimit="1.403" freqLimit="712.758" physResource="clocking/clk_lvds_sdr/CLK1" logResource="clocking/_i000001/ODDR2_INST/CK1" locationPin="OLOGIC_X1Y175.CLK1" clockNet="clocking/clk_lvds_sdr_in"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_clk_50M = PERIOD &quot;clk_50M&quot; 20 ns;" ScopeName="">TS_clocking_clk_dcm3_unbuf = PERIOD TIMEGRP &quot;clocking_clk_dcm3_unbuf&quot;         TS_clk_50M HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.097</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocking/rst_dcm3_n_pipe_0 (SLICE_X67Y82.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>17.903</twSlack><twSrc BELType="FF">clocking/rst_dcm3_n_pipe_1</twSrc><twDest BELType="FF">clocking/rst_dcm3_n_pipe_0</twDest><twTotPathDel>1.762</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocking/rst_dcm3_n_pipe_1</twSrc><twDest BELType='FF'>clocking/rst_dcm3_n_pipe_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clocking/clk_dcm3_unbuf_BUFG</twSrcClk><twPathDel><twSite>SLICE_X67Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y82.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_0</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>1.308</twRouteDel><twTotDel>1.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clocking/clk_dcm3_unbuf_BUFG</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocking/rst_dcm3_n_pipe_2 (SLICE_X67Y82.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.575</twSlack><twSrc BELType="FF">clocking/rst_dcm3_n_pipe_3</twSrc><twDest BELType="FF">clocking/rst_dcm3_n_pipe_2</twDest><twTotPathDel>1.090</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocking/rst_dcm3_n_pipe_3</twSrc><twDest BELType='FF'>clocking/rst_dcm3_n_pipe_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clocking/clk_dcm3_unbuf_BUFG</twSrcClk><twPathDel><twSite>SLICE_X67Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_2</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.636</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clocking/clk_dcm3_unbuf_BUFG</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocking/rst_dcm3_n_pipe_1 (SLICE_X67Y82.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.680</twSlack><twSrc BELType="FF">clocking/rst_dcm3_n_pipe_2</twSrc><twDest BELType="FF">clocking/rst_dcm3_n_pipe_1</twDest><twTotPathDel>0.985</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clocking/rst_dcm3_n_pipe_2</twSrc><twDest BELType='FF'>clocking/rst_dcm3_n_pipe_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clocking/clk_dcm3_unbuf_BUFG</twSrcClk><twPathDel><twSite>SLICE_X67Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y82.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_1</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.531</twRouteDel><twTotDel>0.985</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clocking/clk_dcm3_unbuf_BUFG</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocking_clk_dcm3_unbuf = PERIOD TIMEGRP &quot;clocking_clk_dcm3_unbuf&quot;
        TS_clk_50M HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocking/rst_dcm3_n_pipe_3 (SLICE_X67Y82.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">clocking/rst_dcm3_n_pipe_4</twSrc><twDest BELType="FF">clocking/rst_dcm3_n_pipe_3</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocking/rst_dcm3_n_pipe_4</twSrc><twDest BELType='FF'>clocking/rst_dcm3_n_pipe_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clocking/clk_dcm3_unbuf_BUFG</twSrcClk><twPathDel><twSite>SLICE_X67Y82.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y82.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_3</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.183</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clocking/clk_dcm3_unbuf_BUFG</twDestClk><twPctLog>62.3</twPctLog><twPctRoute>37.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocking/rst_dcm3_n_pipe_1 (SLICE_X67Y82.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.519</twSlack><twSrc BELType="FF">clocking/rst_dcm3_n_pipe_2</twSrc><twDest BELType="FF">clocking/rst_dcm3_n_pipe_1</twDest><twTotPathDel>0.519</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocking/rst_dcm3_n_pipe_2</twSrc><twDest BELType='FF'>clocking/rst_dcm3_n_pipe_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clocking/clk_dcm3_unbuf_BUFG</twSrcClk><twPathDel><twSite>SLICE_X67Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y82.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clocking/clk_dcm3_unbuf_BUFG</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clocking/rst_dcm3_n_pipe_2 (SLICE_X67Y82.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.524</twSlack><twSrc BELType="FF">clocking/rst_dcm3_n_pipe_3</twSrc><twDest BELType="FF">clocking/rst_dcm3_n_pipe_2</twDest><twTotPathDel>0.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocking/rst_dcm3_n_pipe_3</twSrc><twDest BELType='FF'>clocking/rst_dcm3_n_pipe_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clocking/clk_dcm3_unbuf_BUFG</twSrcClk><twPathDel><twSite>SLICE_X67Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y82.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.267</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clocking/rst_dcm3_n_pipe&lt;3&gt;</twComp><twBEL>clocking/rst_dcm3_n_pipe_2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.267</twRouteDel><twTotDel>0.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clocking/clk_dcm3_unbuf_BUFG</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_clocking_clk_dcm3_unbuf = PERIOD TIMEGRP &quot;clocking_clk_dcm3_unbuf&quot;
        TS_clk_50M HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="clocking/clk_dcm3_unbuf_BUFG/I0" logResource="clocking/clk_dcm3_unbuf_BUFG/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="clocking/clk_dcm3_unbuf"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tcp" slack="19.606" period="20.000" constraintValue="20.000" deviceLimit="0.394" freqLimit="2538.071" physResource="clocking/rst_dcm3_n_pipe&lt;3&gt;/CLK" logResource="clocking/rst_dcm3_n_pipe_4/CK" locationPin="SLICE_X67Y82.CLK" clockNet="clocking/clk_dcm3_unbuf_BUFG"/><twPinLimit anchorID="76" type="MINHIGHPULSE" name="Trpw" slack="19.606" period="20.000" constraintValue="10.000" deviceLimit="0.197" physResource="clocking/rst_dcm3_n_pipe&lt;3&gt;/SR" logResource="clocking/rst_dcm3_n_pipe_4/SR" locationPin="SLICE_X67Y82.SR" clockNet="clocking/rst_n_dcm3_locked_OR_2_o"/></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_clk_col_out = PERIOD &quot;clk_col_out&quot; 20 ns;" ScopeName="">TS_image_rx_clock_generator_b1_gclk2_unbuf = PERIOD TIMEGRP         &quot;image_rx_clock_generator_b1_gclk2_unbuf&quot; TS_clk_col_out / 2 HIGH 50%;</twConstName><twItemCnt>16544</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7200</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.816</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip_1 (SLICE_X16Y8.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.156</twSlack><twSrc BELType="FF">image_rx/training/reset_0</twSrc><twDest BELType="FF">image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip_1</twDest><twTotPathDel>7.196</twTotPathDel><twClkSkew dest = "3.782" src = "1.098">-2.684</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.213" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/training/reset_0</twSrc><twDest BELType='FF'>image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X74Y42.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>image_rx/training/chan_sel&lt;2&gt;</twComp><twBEL>image_rx/training/reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>860</twFanCnt><twDelInfo twEdge="twRising">6.286</twDelInfo><twComp>image_rx/training/reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip&lt;1&gt;</twComp><twBEL>image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip_1</twBEL></twPathDel><twLogDel>0.910</twLogDel><twRouteDel>6.286</twRouteDel><twTotDel>7.196</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">image_rx/clk_rxg_x2_b1</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip_0 (SLICE_X16Y8.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.167</twSlack><twSrc BELType="FF">image_rx/training/reset_0</twSrc><twDest BELType="FF">image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip_0</twDest><twTotPathDel>7.185</twTotPathDel><twClkSkew dest = "3.782" src = "1.098">-2.684</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.213" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/training/reset_0</twSrc><twDest BELType='FF'>image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X74Y42.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>image_rx/training/chan_sel&lt;2&gt;</twComp><twBEL>image_rx/training/reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>860</twFanCnt><twDelInfo twEdge="twRising">6.286</twDelInfo><twComp>image_rx/training/reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y8.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip&lt;1&gt;</twComp><twBEL>image_rx/training/loop1[0].receiver_iserdes_bank1/cnt_bitslip_0</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>6.286</twRouteDel><twTotDel>7.185</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">image_rx/clk_rxg_x2_b1</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_2 (SLICE_X55Y2.CE), 17 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.184</twSlack><twSrc BELType="FF">image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_4</twSrc><twDest BELType="FF">image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_2</twDest><twTotPathDel>9.685</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_4</twSrc><twDest BELType='FF'>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">image_rx/clk_rxg_x2_b1</twSrcClk><twPathDel><twSite>SLICE_X33Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter&lt;4&gt;</twComp><twBEL>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/pdcounter[4]_PWR_45_o_equal_51_o</twComp><twBEL>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter[4]_PWR_45_o_equal_51_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y2.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.798</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter[4]_PWR_45_o_equal_51_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/rst_data</twComp><twBEL>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/_n0193_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.866</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/_n0193_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter&lt;3&gt;</twComp><twBEL>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_2</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>8.546</twRouteDel><twTotDel>9.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">image_rx/clk_rxg_x2_b1</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.251</twSlack><twSrc BELType="FF">image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_4</twSrc><twDest BELType="FF">image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_2</twDest><twTotPathDel>9.618</twTotPathDel><twClkSkew dest = "0.243" src = "0.256">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.118</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_4</twSrc><twDest BELType='FF'>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">image_rx/clk_rxg_x2_b1</twSrcClk><twPathDel><twSite>SLICE_X33Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter&lt;4&gt;</twComp><twBEL>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.882</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>image_rx/training/loop1[10].receiver_iserdes_bank1/iserdes/pdcounter[4]_PWR_45_o_equal_51_o</twComp><twBEL>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter[4]_GND_39_o_equal_52_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y2.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.673</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter[4]_GND_39_o_equal_52_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/rst_data</twComp><twBEL>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/_n0193_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.866</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/_n0193_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter&lt;3&gt;</twComp><twBEL>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_2</twBEL></twPathDel><twLogDel>1.197</twLogDel><twRouteDel>8.421</twRouteDel><twTotDel>9.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">image_rx/clk_rxg_x2_b1</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.971</twSlack><twSrc BELType="FF">image_rx/training/reset_0</twSrc><twDest BELType="FF">image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_2</twDest><twTotPathDel>10.389</twTotPathDel><twClkSkew dest = "3.790" src = "1.098">-2.692</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.213" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/training/reset_0</twSrc><twDest BELType='FF'>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X74Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X74Y42.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>image_rx/training/chan_sel&lt;2&gt;</twComp><twBEL>image_rx/training/reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y2.D1</twSite><twDelType>net</twDelType><twFanCnt>860</twFanCnt><twDelInfo twEdge="twRising">6.523</twDelInfo><twComp>image_rx/training/reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y2.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/rst_data</twComp><twBEL>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/_n0193_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y2.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.866</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/_n0193_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y2.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter&lt;3&gt;</twComp><twBEL>image_rx/training/loop1[7].receiver_iserdes_bank1/iserdes/pdcounter_2</twBEL></twPathDel><twLogDel>1.000</twLogDel><twRouteDel>9.389</twRouteDel><twTotDel>10.389</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">image_rx/clk_rxg_x2_b1</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_image_rx_clock_generator_b1_gclk2_unbuf = PERIOD TIMEGRP
        &quot;image_rx_clock_generator_b1_gclk2_unbuf&quot; TS_clk_col_out / 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/inc_data (SLICE_X48Y17.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">image_rx/training/reset_0</twSrc><twDest BELType="FF">image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/inc_data</twDest><twTotPathDel>3.876</twTotPathDel><twClkSkew dest = "4.381" src = "0.841">-3.540</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.213" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/training/reset_0</twSrc><twDest BELType='FF'>image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/inc_data</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X74Y42.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.428</twDelInfo><twComp>image_rx/training/chan_sel&lt;2&gt;</twComp><twBEL>image_rx/training/reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>860</twFanCnt><twDelInfo twEdge="twFalling">3.432</twDelInfo><twComp>image_rx/training/reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y17.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.016</twDelInfo><twComp>image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/inc_data</twComp><twBEL>image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/inc_data</twBEL></twPathDel><twLogDel>0.444</twLogDel><twRouteDel>3.432</twRouteDel><twTotDel>3.876</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">image_rx/clk_rxg_x2_b1</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/cal_data_slave (SLICE_X50Y12.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.012</twSlack><twSrc BELType="FF">image_rx/training/reset_0</twSrc><twDest BELType="FF">image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/cal_data_slave</twDest><twTotPathDel>3.947</twTotPathDel><twClkSkew dest = "4.444" src = "0.841">-3.603</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.213" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/training/reset_0</twSrc><twDest BELType='FF'>image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/cal_data_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X74Y42.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.428</twDelInfo><twComp>image_rx/training/chan_sel&lt;2&gt;</twComp><twBEL>image_rx/training/reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.SR</twSite><twDelType>net</twDelType><twFanCnt>860</twFanCnt><twDelInfo twEdge="twFalling">3.594</twDelInfo><twComp>image_rx/training/reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y12.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/cal_data_slave</twComp><twBEL>image_rx/training/loop1[8].receiver_iserdes_bank1/iserdes/cal_data_slave</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>3.594</twRouteDel><twTotDel>3.947</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">image_rx/clk_rxg_x2_b1</twDestClk><twPctLog>8.9</twPctLog><twPctRoute>91.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q2_0 (SLICE_X101Y18.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">image_rx/training/reset_0</twSrc><twDest BELType="FF">image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q2_0</twDest><twTotPathDel>3.702</twTotPathDel><twClkSkew dest = "4.198" src = "0.841">-3.357</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.224" fPhaseErr="0.213" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/training/reset_0</twSrc><twDest BELType='FF'>image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q2_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X74Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X74Y42.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.428</twDelInfo><twComp>image_rx/training/chan_sel&lt;2&gt;</twComp><twBEL>image_rx/training/reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y18.SR</twSite><twDelType>net</twDelType><twFanCnt>860</twFanCnt><twDelInfo twEdge="twFalling">3.322</twDelInfo><twComp>image_rx/training/reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X101Y18.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.048</twDelInfo><twComp>image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q2&lt;3&gt;</twComp><twBEL>image_rx/training/loop1[16].receiver_iserdes_bank1/gearbox/data_q2_0</twBEL></twPathDel><twLogDel>0.380</twLogDel><twRouteDel>3.322</twRouteDel><twTotDel>3.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">image_rx/clk_rxg_x2_b1</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="94"><twPinLimitBanner>Component Switching Limit Checks: TS_image_rx_clock_generator_b1_gclk2_unbuf = PERIOD TIMEGRP
        &quot;image_rx_clock_generator_b1_gclk2_unbuf&quot; TS_clk_col_out / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="95" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="image_rx/clock_generator_b1/BUFG_INST/I0" logResource="image_rx/clock_generator_b1/BUFG_INST/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="image_rx/clock_generator_b1/gclk2_unbuf"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter&lt;3&gt;/CLK" logResource="image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter_0/CK" locationPin="SLICE_X0Y17.CLK" clockNet="image_rx/clk_rxg_x2_b1"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter&lt;3&gt;/CLK" logResource="image_rx/training/loop1[0].receiver_iserdes_bank1/iserdes/counter_1/CK" locationPin="SLICE_X0Y17.CLK" clockNet="image_rx/clk_rxg_x2_b1"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_clk_col_out = PERIOD &quot;clk_col_out&quot; 20 ns;" ScopeName="">TS_image_rx_clock_generator_b1_ioclk_unbuf = PERIOD TIMEGRP         &quot;image_rx_clock_generator_b1_ioclk_unbuf&quot; TS_clk_col_out / 12 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="99"><twPinLimitBanner>Component Switching Limit Checks: TS_image_rx_clock_generator_b1_ioclk_unbuf = PERIOD TIMEGRP
        &quot;image_rx_clock_generator_b1_ioclk_unbuf&quot; TS_clk_col_out / 12 HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_clk_col_out = PERIOD &quot;clk_col_out&quot; 20 ns;" ScopeName="">TS_clocking_clk_txg_unbuf = PERIOD TIMEGRP &quot;clocking_clk_txg_unbuf&quot;         TS_clk_col_out / 1.5 HIGH 50%;</twConstName><twItemCnt>1187</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>710</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.023</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/image_buffer/chan_3_3 (SLICE_X43Y148.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.325</twSlack><twSrc BELType="FF">image_rx/clock_generator_b1/rst_pll_pipe_0</twSrc><twDest BELType="FF">image_rx/image_buffer/chan_3_3</twDest><twTotPathDel>7.478</twTotPathDel><twClkSkew dest = "3.589" src = "1.181">-2.408</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.166" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/clock_generator_b1/rst_pll_pipe_0</twSrc><twDest BELType='FF'>image_rx/image_buffer/chan_3_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X110Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X110Y127.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>image_rx/clock_generator_b1/rst_pll_pipe&lt;4&gt;</twComp><twBEL>image_rx/clock_generator_b1/rst_pll_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>170</twFanCnt><twDelInfo twEdge="twRising">6.577</twDelInfo><twComp>image_rx/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y148.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>chan_3&lt;3&gt;</twComp><twBEL>image_rx/image_buffer/chan_3_3</twBEL></twPathDel><twLogDel>0.901</twLogDel><twRouteDel>6.577</twRouteDel><twTotDel>7.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">clk_txg</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/image_buffer/chan_3_2 (SLICE_X43Y148.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.349</twSlack><twSrc BELType="FF">image_rx/clock_generator_b1/rst_pll_pipe_0</twSrc><twDest BELType="FF">image_rx/image_buffer/chan_3_2</twDest><twTotPathDel>7.454</twTotPathDel><twClkSkew dest = "3.589" src = "1.181">-2.408</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.166" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/clock_generator_b1/rst_pll_pipe_0</twSrc><twDest BELType='FF'>image_rx/image_buffer/chan_3_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X110Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X110Y127.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>image_rx/clock_generator_b1/rst_pll_pipe&lt;4&gt;</twComp><twBEL>image_rx/clock_generator_b1/rst_pll_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>170</twFanCnt><twDelInfo twEdge="twRising">6.577</twDelInfo><twComp>image_rx/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y148.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>chan_3&lt;3&gt;</twComp><twBEL>image_rx/image_buffer/chan_3_2</twBEL></twPathDel><twLogDel>0.877</twLogDel><twRouteDel>6.577</twRouteDel><twTotDel>7.454</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">clk_txg</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/image_buffer/chan_3_1 (SLICE_X43Y148.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.369</twSlack><twSrc BELType="FF">image_rx/clock_generator_b1/rst_pll_pipe_0</twSrc><twDest BELType="FF">image_rx/image_buffer/chan_3_1</twDest><twTotPathDel>7.434</twTotPathDel><twClkSkew dest = "3.589" src = "1.181">-2.408</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.196" fPhaseErr="0.166" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.271</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>image_rx/clock_generator_b1/rst_pll_pipe_0</twSrc><twDest BELType='FF'>image_rx/image_buffer/chan_3_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X110Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_col_out1</twSrcClk><twPathDel><twSite>SLICE_X110Y127.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>image_rx/clock_generator_b1/rst_pll_pipe&lt;4&gt;</twComp><twBEL>image_rx/clock_generator_b1/rst_pll_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y148.SR</twSite><twDelType>net</twDelType><twFanCnt>170</twFanCnt><twDelInfo twEdge="twRising">6.577</twDelInfo><twComp>image_rx/reset</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y148.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>chan_3&lt;3&gt;</twComp><twBEL>image_rx/image_buffer/chan_3_1</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>6.577</twRouteDel><twTotDel>7.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">clk_txg</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocking_clk_txg_unbuf = PERIOD TIMEGRP &quot;clocking_clk_txg_unbuf&quot;
        TS_clk_col_out / 1.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/image_buffer/fsm_rd_0 (SLICE_X70Y127.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">image_rx/image_buffer/rd_addr_7</twSrc><twDest BELType="FF">image_rx/image_buffer/fsm_rd_0</twDest><twTotPathDel>0.543</twTotPathDel><twClkSkew dest = "0.429" src = "0.338">-0.091</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>image_rx/image_buffer/rd_addr_7</twSrc><twDest BELType='FF'>image_rx/image_buffer/fsm_rd_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_txg</twSrcClk><twPathDel><twSite>SLICE_X70Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>image_rx/image_buffer/rd_addr&lt;7&gt;</twComp><twBEL>image_rx/image_buffer/rd_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y127.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>image_rx/image_buffer/rd_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y127.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>image_rx/image_buffer/fsm_rd&lt;0&gt;</twComp><twBEL>image_rx/image_buffer/Mmux__n04151</twBEL><twBEL>image_rx/image_buffer/fsm_rd_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.153</twRouteDel><twTotDel>0.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_txg</twDestClk><twPctLog>71.8</twPctLog><twPctRoute>28.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/image_buffer/rd_addr_7 (SLICE_X70Y129.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">image_rx/image_buffer/rd_addr_7</twSrc><twDest BELType="FF">image_rx/image_buffer/rd_addr_7</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>image_rx/image_buffer/rd_addr_7</twSrc><twDest BELType='FF'>image_rx/image_buffer/rd_addr_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_txg</twSrcClk><twPathDel><twSite>SLICE_X70Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>image_rx/image_buffer/rd_addr&lt;7&gt;</twComp><twBEL>image_rx/image_buffer/rd_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y129.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.042</twDelInfo><twComp>image_rx/image_buffer/rd_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y129.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>image_rx/image_buffer/rd_addr&lt;7&gt;</twComp><twBEL>image_rx/image_buffer/Mcount_rd_addr_lut&lt;7&gt;</twBEL><twBEL>image_rx/image_buffer/Mcount_rd_addr_xor&lt;7&gt;</twBEL><twBEL>image_rx/image_buffer/rd_addr_7</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>0.042</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_txg</twDestClk><twPctLog>91.2</twPctLog><twPctRoute>8.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point image_rx/image_buffer/fsm_rd_0 (SLICE_X70Y127.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.495</twSlack><twSrc BELType="FF">image_rx/image_buffer/rd_addr_6</twSrc><twDest BELType="FF">image_rx/image_buffer/fsm_rd_0</twDest><twTotPathDel>0.586</twTotPathDel><twClkSkew dest = "0.429" src = "0.338">-0.091</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>image_rx/image_buffer/rd_addr_6</twSrc><twDest BELType='FF'>image_rx/image_buffer/fsm_rd_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_txg</twSrcClk><twPathDel><twSite>SLICE_X70Y129.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>image_rx/image_buffer/rd_addr&lt;7&gt;</twComp><twBEL>image_rx/image_buffer/rd_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y127.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.196</twDelInfo><twComp>image_rx/image_buffer/rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y127.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>image_rx/image_buffer/fsm_rd&lt;0&gt;</twComp><twBEL>image_rx/image_buffer/Mmux__n04151</twBEL><twBEL>image_rx/image_buffer/fsm_rd_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_txg</twDestClk><twPctLog>66.6</twPctLog><twPctRoute>33.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="113"><twPinLimitBanner>Component Switching Limit Checks: TS_clocking_clk_txg_unbuf = PERIOD TIMEGRP &quot;clocking_clk_txg_unbuf&quot;
        TS_clk_col_out / 1.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="114" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="10.209" period="13.333" constraintValue="13.333" deviceLimit="3.124" freqLimit="320.102" physResource="image_rx/image_buffer/dram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="image_rx/image_buffer/dram0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y57.CLKBRDCLK" clockNet="clk_txg"/><twPinLimit anchorID="115" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="10.209" period="13.333" constraintValue="13.333" deviceLimit="3.124" freqLimit="320.102" physResource="image_rx/image_buffer/dram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="image_rx/image_buffer/dram1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y56.CLKBRDCLK" clockNet="clk_txg"/><twPinLimit anchorID="116" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="10.209" period="13.333" constraintValue="13.333" deviceLimit="3.124" freqLimit="320.102" physResource="image_rx/image_buffer/dram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="image_rx/image_buffer/dram2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y58.CLKBRDCLK" clockNet="clk_txg"/></twPinLimitRpt></twConst><twConst anchorID="117" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_clk_col_out = PERIOD &quot;clk_col_out&quot; 20 ns;" ScopeName="">TS_clocking_clk_txio_unbuf = PERIOD TIMEGRP &quot;clocking_clk_txio_unbuf&quot;         TS_clk_col_out / 10.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: TS_clocking_clk_txio_unbuf = PERIOD TIMEGRP &quot;clocking_clk_txio_unbuf&quot;
        TS_clk_col_out / 10.5 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="119"><twConstRollup name="TS_clk_50M" fullName="TS_clk_50M = PERIOD TIMEGRP &quot;clk_50M&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="9.623" errors="0" errorRollup="0" items="0" itemsRollup="13982"/><twConstRollup name="TS_clocking_clk_dcm4_unbuf" fullName="TS_clocking_clk_dcm4_unbuf = PERIOD TIMEGRP &quot;clocking_clk_dcm4_unbuf&quot;         TS_clk_50M / 0.357142857 HIGH 50%;" type="child" depth="1" requirement="56.000" prefType="period" actual="26.944" actualRollup="N/A" errors="0" errorRollup="0" items="13978" itemsRollup="0"/><twConstRollup name="TS_clocking_clk_lvds_sdr_in_unbuf" fullName="TS_clocking_clk_lvds_sdr_in_unbuf = PERIOD TIMEGRP         &quot;clocking_clk_lvds_sdr_in_unbuf&quot; TS_clk_50M / 3 HIGH 50%;" type="child" depth="1" requirement="6.667" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clocking_clk_dcm3_unbuf" fullName="TS_clocking_clk_dcm3_unbuf = PERIOD TIMEGRP &quot;clocking_clk_dcm3_unbuf&quot;         TS_clk_50M HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="2.097" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="120"><twConstRollup name="TS_clk_col_out" fullName="TS_clk_col_out = PERIOD TIMEGRP &quot;clk_col_out&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="13.985" actualRollup="19.632" errors="0" errorRollup="0" items="175236" itemsRollup="17731"/><twConstRollup name="TS_image_rx_clock_generator_b1_gclk2_unbuf" fullName="TS_image_rx_clock_generator_b1_gclk2_unbuf = PERIOD TIMEGRP         &quot;image_rx_clock_generator_b1_gclk2_unbuf&quot; TS_clk_col_out / 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.816" actualRollup="N/A" errors="0" errorRollup="0" items="16544" itemsRollup="0"/><twConstRollup name="TS_image_rx_clock_generator_b1_ioclk_unbuf" fullName="TS_image_rx_clock_generator_b1_ioclk_unbuf = PERIOD TIMEGRP         &quot;image_rx_clock_generator_b1_ioclk_unbuf&quot; TS_clk_col_out / 12 HIGH         50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clocking_clk_txg_unbuf" fullName="TS_clocking_clk_txg_unbuf = PERIOD TIMEGRP &quot;clocking_clk_txg_unbuf&quot;         TS_clk_col_out / 1.5 HIGH 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="11.023" actualRollup="N/A" errors="0" errorRollup="0" items="1187" itemsRollup="0"/><twConstRollup name="TS_clocking_clk_txio_unbuf" fullName="TS_clocking_clk_txio_unbuf = PERIOD TIMEGRP &quot;clocking_clk_txio_unbuf&quot;         TS_clk_col_out / 10.5 HIGH 50%;" type="child" depth="1" requirement="1.905" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="121">0</twUnmetConstCnt><twDataSheet anchorID="122" twNameLen="15"><twClk2SUList anchorID="123" twDestWidth="7"><twDest>clk_50M</twDest><twClk2SU><twSrc>clk_50M</twSrc><twRiseRise>13.203</twRiseRise><twFallRise>13.472</twFallRise><twRiseFall>5.407</twRiseFall><twFallFall>5.609</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="124" twDestWidth="11"><twDest>clk_col_out</twDest><twClk2SU><twSrc>clk_col_out</twSrc><twRiseRise>13.985</twRiseRise><twFallRise>5.920</twFallRise><twRiseFall>4.844</twRiseFall><twFallFall>4.787</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="125"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>206949</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>19224</twConnCnt></twConstCov><twStats anchorID="126"><twMinPer>26.944</twMinPer><twFootnote number="1" /><twMaxFreq>37.114</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jun 23 09:02:22 2015 </twTimestamp></twFoot><twClientInfo anchorID="127"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 454 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
