
STMF103C8_Clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b04  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  08006c14  08006c14  00016c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006dd0  08006dd0  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08006dd0  08006dd0  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006dd0  08006dd0  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006dd0  08006dd0  00016dd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006dd4  08006dd4  00016dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08006dd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e3c  20000088  08006e60  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ec4  08006e60  00020ec4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015a80  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036c4  00000000  00000000  00035b31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001310  00000000  00000000  000391f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011a8  00000000  00000000  0003a508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ab43  00000000  00000000  0003b6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000152f3  00000000  00000000  000561f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000967fb  00000000  00000000  0006b4e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00101ce1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057d8  00000000  00000000  00101d34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	08006bfc 	.word	0x08006bfc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	08006bfc 	.word	0x08006bfc

08000150 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000156:	4b1a      	ldr	r3, [pc, #104]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000158:	699b      	ldr	r3, [r3, #24]
 800015a:	4a19      	ldr	r2, [pc, #100]	; (80001c0 <MX_GPIO_Init+0x70>)
 800015c:	f043 0310 	orr.w	r3, r3, #16
 8000160:	6193      	str	r3, [r2, #24]
 8000162:	4b17      	ldr	r3, [pc, #92]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000164:	699b      	ldr	r3, [r3, #24]
 8000166:	f003 0310 	and.w	r3, r3, #16
 800016a:	60fb      	str	r3, [r7, #12]
 800016c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800016e:	4b14      	ldr	r3, [pc, #80]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000170:	699b      	ldr	r3, [r3, #24]
 8000172:	4a13      	ldr	r2, [pc, #76]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000174:	f043 0320 	orr.w	r3, r3, #32
 8000178:	6193      	str	r3, [r2, #24]
 800017a:	4b11      	ldr	r3, [pc, #68]	; (80001c0 <MX_GPIO_Init+0x70>)
 800017c:	699b      	ldr	r3, [r3, #24]
 800017e:	f003 0320 	and.w	r3, r3, #32
 8000182:	60bb      	str	r3, [r7, #8]
 8000184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000186:	4b0e      	ldr	r3, [pc, #56]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000188:	699b      	ldr	r3, [r3, #24]
 800018a:	4a0d      	ldr	r2, [pc, #52]	; (80001c0 <MX_GPIO_Init+0x70>)
 800018c:	f043 0304 	orr.w	r3, r3, #4
 8000190:	6193      	str	r3, [r2, #24]
 8000192:	4b0b      	ldr	r3, [pc, #44]	; (80001c0 <MX_GPIO_Init+0x70>)
 8000194:	699b      	ldr	r3, [r3, #24]
 8000196:	f003 0304 	and.w	r3, r3, #4
 800019a:	607b      	str	r3, [r7, #4]
 800019c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800019e:	4b08      	ldr	r3, [pc, #32]	; (80001c0 <MX_GPIO_Init+0x70>)
 80001a0:	699b      	ldr	r3, [r3, #24]
 80001a2:	4a07      	ldr	r2, [pc, #28]	; (80001c0 <MX_GPIO_Init+0x70>)
 80001a4:	f043 0308 	orr.w	r3, r3, #8
 80001a8:	6193      	str	r3, [r2, #24]
 80001aa:	4b05      	ldr	r3, [pc, #20]	; (80001c0 <MX_GPIO_Init+0x70>)
 80001ac:	699b      	ldr	r3, [r3, #24]
 80001ae:	f003 0308 	and.w	r3, r3, #8
 80001b2:	603b      	str	r3, [r7, #0]
 80001b4:	683b      	ldr	r3, [r7, #0]

}
 80001b6:	bf00      	nop
 80001b8:	3714      	adds	r7, #20
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bc80      	pop	{r7}
 80001be:	4770      	bx	lr
 80001c0:	40021000 	.word	0x40021000

080001c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80001c4:	b480      	push	{r7}
 80001c6:	b083      	sub	sp, #12
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80001cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80001d4:	f003 0301 	and.w	r3, r3, #1
 80001d8:	2b00      	cmp	r3, #0
 80001da:	d013      	beq.n	8000204 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80001dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80001e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	d00b      	beq.n	8000204 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80001ec:	e000      	b.n	80001f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80001ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80001f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	d0f9      	beq.n	80001ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80001fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80001fe:	687a      	ldr	r2, [r7, #4]
 8000200:	b2d2      	uxtb	r2, r2
 8000202:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000204:	687b      	ldr	r3, [r7, #4]
}
 8000206:	4618      	mov	r0, r3
 8000208:	370c      	adds	r7, #12
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr

08000210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000216:	f000 fc4f 	bl	8000ab8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800021a:	f000 f859 	bl	80002d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800021e:	f7ff ff97 	bl	8000150 <MX_GPIO_Init>
  MX_RTC_Init();
 8000222:	f000 fa31 	bl	8000688 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8000226:	f000 fba3 	bl	8000970 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  Time_Queue_Handler = xQueueCreate(1,sizeof(RTC_TimeTypeDef));
 800022a:	2200      	movs	r2, #0
 800022c:	2103      	movs	r1, #3
 800022e:	2001      	movs	r0, #1
 8000230:	f003 fb99 	bl	8003966 <xQueueGenericCreate>
 8000234:	4603      	mov	r3, r0
 8000236:	4a1a      	ldr	r2, [pc, #104]	; (80002a0 <main+0x90>)
 8000238:	6013      	str	r3, [r2, #0]
  Time_UART_Rx_Queue_Handler = xQueueCreate(1,sizeof(UART1_rxBuffer));
 800023a:	2200      	movs	r2, #0
 800023c:	2108      	movs	r1, #8
 800023e:	2001      	movs	r0, #1
 8000240:	f003 fb91 	bl	8003966 <xQueueGenericCreate>
 8000244:	4603      	mov	r3, r0
 8000246:	4a17      	ldr	r2, [pc, #92]	; (80002a4 <main+0x94>)
 8000248:	6013      	str	r3, [r2, #0]

  Status = xTaskCreate(Get_Time_RTC_Runnable, "Get Time ", 100, NULL, 2, &Get_Time_Handler);
 800024a:	4b17      	ldr	r3, [pc, #92]	; (80002a8 <main+0x98>)
 800024c:	9301      	str	r3, [sp, #4]
 800024e:	2302      	movs	r3, #2
 8000250:	9300      	str	r3, [sp, #0]
 8000252:	2300      	movs	r3, #0
 8000254:	2264      	movs	r2, #100	; 0x64
 8000256:	4915      	ldr	r1, [pc, #84]	; (80002ac <main+0x9c>)
 8000258:	4815      	ldr	r0, [pc, #84]	; (80002b0 <main+0xa0>)
 800025a:	f003 fe8f 	bl	8003f7c <xTaskCreate>
 800025e:	4603      	mov	r3, r0
 8000260:	4a14      	ldr	r2, [pc, #80]	; (80002b4 <main+0xa4>)
 8000262:	6013      	str	r3, [r2, #0]
  Status = xTaskCreate(Print_Time_Runnable, "Print Time", 100, NULL, 2, &Print_Time_Handler);
 8000264:	4b14      	ldr	r3, [pc, #80]	; (80002b8 <main+0xa8>)
 8000266:	9301      	str	r3, [sp, #4]
 8000268:	2302      	movs	r3, #2
 800026a:	9300      	str	r3, [sp, #0]
 800026c:	2300      	movs	r3, #0
 800026e:	2264      	movs	r2, #100	; 0x64
 8000270:	4912      	ldr	r1, [pc, #72]	; (80002bc <main+0xac>)
 8000272:	4813      	ldr	r0, [pc, #76]	; (80002c0 <main+0xb0>)
 8000274:	f003 fe82 	bl	8003f7c <xTaskCreate>
 8000278:	4603      	mov	r3, r0
 800027a:	4a0e      	ldr	r2, [pc, #56]	; (80002b4 <main+0xa4>)
 800027c:	6013      	str	r3, [r2, #0]
  Status = xTaskCreate(Process_UART_Data_unnable, "UART Rx", 100, NULL, 2, &Process_Rx_Data_Handler);
 800027e:	4b11      	ldr	r3, [pc, #68]	; (80002c4 <main+0xb4>)
 8000280:	9301      	str	r3, [sp, #4]
 8000282:	2302      	movs	r3, #2
 8000284:	9300      	str	r3, [sp, #0]
 8000286:	2300      	movs	r3, #0
 8000288:	2264      	movs	r2, #100	; 0x64
 800028a:	490f      	ldr	r1, [pc, #60]	; (80002c8 <main+0xb8>)
 800028c:	480f      	ldr	r0, [pc, #60]	; (80002cc <main+0xbc>)
 800028e:	f003 fe75 	bl	8003f7c <xTaskCreate>
 8000292:	4603      	mov	r3, r0
 8000294:	4a07      	ldr	r2, [pc, #28]	; (80002b4 <main+0xa4>)
 8000296:	6013      	str	r3, [r2, #0]


  vTaskStartScheduler();
 8000298:	f004 f924 	bl	80044e4 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800029c:	e7fe      	b.n	800029c <main+0x8c>
 800029e:	bf00      	nop
 80002a0:	200000b0 	.word	0x200000b0
 80002a4:	200000b4 	.word	0x200000b4
 80002a8:	200000a4 	.word	0x200000a4
 80002ac:	08006c14 	.word	0x08006c14
 80002b0:	08000529 	.word	0x08000529
 80002b4:	20000e0c 	.word	0x20000e0c
 80002b8:	200000a8 	.word	0x200000a8
 80002bc:	08006c20 	.word	0x08006c20
 80002c0:	08000579 	.word	0x08000579
 80002c4:	200000ac 	.word	0x200000ac
 80002c8:	08006c2c 	.word	0x08006c2c
 80002cc:	08000411 	.word	0x08000411

080002d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b094      	sub	sp, #80	; 0x50
 80002d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002da:	2228      	movs	r2, #40	; 0x28
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f005 fac4 	bl	800586c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e4:	f107 0314 	add.w	r3, r7, #20
 80002e8:	2200      	movs	r2, #0
 80002ea:	601a      	str	r2, [r3, #0]
 80002ec:	605a      	str	r2, [r3, #4]
 80002ee:	609a      	str	r2, [r3, #8]
 80002f0:	60da      	str	r2, [r3, #12]
 80002f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002f4:	1d3b      	adds	r3, r7, #4
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
 80002fa:	605a      	str	r2, [r3, #4]
 80002fc:	609a      	str	r2, [r3, #8]
 80002fe:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000300:	2305      	movs	r3, #5
 8000302:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000304:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000308:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800030a:	2301      	movs	r3, #1
 800030c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800030e:	2300      	movs	r3, #0
 8000310:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000312:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000316:	4618      	mov	r0, r3
 8000318:	f000 ff20 	bl	800115c <HAL_RCC_OscConfig>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d001      	beq.n	8000326 <SystemClock_Config+0x56>
  {
    Error_Handler();
 8000322:	f000 f9ab 	bl	800067c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000326:	230f      	movs	r3, #15
 8000328:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800032a:	2301      	movs	r3, #1
 800032c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800032e:	2300      	movs	r3, #0
 8000330:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000332:	2300      	movs	r3, #0
 8000334:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000336:	2300      	movs	r3, #0
 8000338:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800033a:	f107 0314 	add.w	r3, r7, #20
 800033e:	2100      	movs	r1, #0
 8000340:	4618      	mov	r0, r3
 8000342:	f001 f98b 	bl	800165c <HAL_RCC_ClockConfig>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800034c:	f000 f996 	bl	800067c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000350:	2301      	movs	r3, #1
 8000352:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000354:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000358:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	4618      	mov	r0, r3
 800035e:	f001 fb47 	bl	80019f0 <HAL_RCCEx_PeriphCLKConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000368:	f000 f988 	bl	800067c <Error_Handler>
  }
}
 800036c:	bf00      	nop
 800036e:	3750      	adds	r7, #80	; 0x50
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}

08000374 <Format_to_12>:

/* USER CODE BEGIN 4 */


static uint16_t Format_to_12(RTC_TimeTypeDef const *RTC_Struct_Info)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b086      	sub	sp, #24
 8000378:	af02      	add	r7, sp, #8
 800037a:	6078      	str	r0, [r7, #4]
	uint8_t lhours = 0U;
 800037c:	2300      	movs	r3, #0
 800037e:	73fb      	strb	r3, [r7, #15]
	uint8_t time_format[] = "am";
 8000380:	4a1f      	ldr	r2, [pc, #124]	; (8000400 <Format_to_12+0x8c>)
 8000382:	f107 0308 	add.w	r3, r7, #8
 8000386:	6812      	ldr	r2, [r2, #0]
 8000388:	4611      	mov	r1, r2
 800038a:	8019      	strh	r1, [r3, #0]
 800038c:	3302      	adds	r3, #2
 800038e:	0c12      	lsrs	r2, r2, #16
 8000390:	701a      	strb	r2, [r3, #0]

	if(RTC_Struct_Info->Hours > 12U && RTC_Struct_Info->Hours < 24U)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	2b0c      	cmp	r3, #12
 8000398:	d911      	bls.n	80003be <Format_to_12+0x4a>
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	781b      	ldrb	r3, [r3, #0]
 800039e:	2b17      	cmp	r3, #23
 80003a0:	d80d      	bhi.n	80003be <Format_to_12+0x4a>
	{
		strcpy((char*)time_format, "pm");
 80003a2:	4a18      	ldr	r2, [pc, #96]	; (8000404 <Format_to_12+0x90>)
 80003a4:	f107 0308 	add.w	r3, r7, #8
 80003a8:	6812      	ldr	r2, [r2, #0]
 80003aa:	4611      	mov	r1, r2
 80003ac:	8019      	strh	r1, [r3, #0]
 80003ae:	3302      	adds	r3, #2
 80003b0:	0c12      	lsrs	r2, r2, #16
 80003b2:	701a      	strb	r2, [r3, #0]
		lhours = RTC_Struct_Info->Hours - 12U;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	781b      	ldrb	r3, [r3, #0]
 80003b8:	3b0c      	subs	r3, #12
 80003ba:	73fb      	strb	r3, [r7, #15]
 80003bc:	e009      	b.n	80003d2 <Format_to_12+0x5e>
	}
	else if(RTC_Struct_Info->Hours  == 0x00U)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	781b      	ldrb	r3, [r3, #0]
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d102      	bne.n	80003cc <Format_to_12+0x58>
	{
		lhours = 12U;
 80003c6:	230c      	movs	r3, #12
 80003c8:	73fb      	strb	r3, [r7, #15]
 80003ca:	e002      	b.n	80003d2 <Format_to_12+0x5e>
	}
	else
	{
		lhours = RTC_Struct_Info->Hours;
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	73fb      	strb	r3, [r7, #15]
	}

	uint16_t leng_message_uart = sprintf((char *)Buffer_time, "t0.txt=\"%02d:%02d:%02d %s\"", lhours, RTC_Struct_Info->Minutes, RTC_Struct_Info->Seconds, time_format);
 80003d2:	7bfa      	ldrb	r2, [r7, #15]
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	785b      	ldrb	r3, [r3, #1]
 80003d8:	4618      	mov	r0, r3
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	789b      	ldrb	r3, [r3, #2]
 80003de:	4619      	mov	r1, r3
 80003e0:	f107 0308 	add.w	r3, r7, #8
 80003e4:	9301      	str	r3, [sp, #4]
 80003e6:	9100      	str	r1, [sp, #0]
 80003e8:	4603      	mov	r3, r0
 80003ea:	4907      	ldr	r1, [pc, #28]	; (8000408 <Format_to_12+0x94>)
 80003ec:	4807      	ldr	r0, [pc, #28]	; (800040c <Format_to_12+0x98>)
 80003ee:	f005 fad3 	bl	8005998 <siprintf>
 80003f2:	4603      	mov	r3, r0
 80003f4:	81bb      	strh	r3, [r7, #12]

	return leng_message_uart;
 80003f6:	89bb      	ldrh	r3, [r7, #12]
}
 80003f8:	4618      	mov	r0, r3
 80003fa:	3710      	adds	r7, #16
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	08006c54 	.word	0x08006c54
 8000404:	08006c34 	.word	0x08006c34
 8000408:	08006c38 	.word	0x08006c38
 800040c:	200000b8 	.word	0x200000b8

08000410 <Process_UART_Data_unnable>:

static void Process_UART_Data_unnable(void * parameters)
{
 8000410:	b580      	push	{r7, lr}
 8000412:	b086      	sub	sp, #24
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
	uint8_t UART1_rxBuffer_Runnable[SIZE_RX] = {0};
 8000418:	2300      	movs	r3, #0
 800041a:	60fb      	str	r3, [r7, #12]
 800041c:	2300      	movs	r3, #0
 800041e:	613b      	str	r3, [r7, #16]
	char * found_str = NULL;
 8000420:	2300      	movs	r3, #0
 8000422:	617b      	str	r3, [r7, #20]
	//BaseType_t L_Status_UART_Rx;
	for(;;)
	{
		printf("UART Rx alive\n");
 8000424:	4833      	ldr	r0, [pc, #204]	; (80004f4 <Process_UART_Data_unnable+0xe4>)
 8000426:	f005 faaf 	bl	8005988 <puts>
		HAL_UART_Receive(&huart1, UART1_rxBuffer_Runnable, SIZE_RX, 1000);
 800042a:	f107 010c 	add.w	r1, r7, #12
 800042e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000432:	2208      	movs	r2, #8
 8000434:	4830      	ldr	r0, [pc, #192]	; (80004f8 <Process_UART_Data_unnable+0xe8>)
 8000436:	f002 fcdc 	bl	8002df2 <HAL_UART_Receive>
		found_str = strstr((char *)UART1_rxBuffer_Runnable, (char *)String_Search_Nextion);
 800043a:	f107 030c 	add.w	r3, r7, #12
 800043e:	492f      	ldr	r1, [pc, #188]	; (80004fc <Process_UART_Data_unnable+0xec>)
 8000440:	4618      	mov	r0, r3
 8000442:	f005 fac9 	bl	80059d8 <strstr>
 8000446:	6178      	str	r0, [r7, #20]
		if(found_str)
 8000448:	697b      	ldr	r3, [r7, #20]
 800044a:	2b00      	cmp	r3, #0
 800044c:	d01a      	beq.n	8000484 <Process_UART_Data_unnable+0x74>
		{
			printf("Setting found\n");
 800044e:	482c      	ldr	r0, [pc, #176]	; (8000500 <Process_UART_Data_unnable+0xf0>)
 8000450:	f005 fa9a 	bl	8005988 <puts>
			vTaskSuspend(Get_Time_Handler);
 8000454:	4b2b      	ldr	r3, [pc, #172]	; (8000504 <Process_UART_Data_unnable+0xf4>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4618      	mov	r0, r3
 800045a:	f003 fefd 	bl	8004258 <vTaskSuspend>
			printf("Suspending Get_Time\n");
 800045e:	482a      	ldr	r0, [pc, #168]	; (8000508 <Process_UART_Data_unnable+0xf8>)
 8000460:	f005 fa92 	bl	8005988 <puts>
			vTaskSuspend(Print_Time_Handler);
 8000464:	4b29      	ldr	r3, [pc, #164]	; (800050c <Process_UART_Data_unnable+0xfc>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	4618      	mov	r0, r3
 800046a:	f003 fef5 	bl	8004258 <vTaskSuspend>
			printf("Suspending Print_Time\n");
 800046e:	4828      	ldr	r0, [pc, #160]	; (8000510 <Process_UART_Data_unnable+0x100>)
 8000470:	f005 fa8a 	bl	8005988 <puts>
			memset(UART1_rxBuffer_Runnable, 0x00, sizeof(UART1_rxBuffer_Runnable));
 8000474:	f107 030c 	add.w	r3, r7, #12
 8000478:	2208      	movs	r2, #8
 800047a:	2100      	movs	r1, #0
 800047c:	4618      	mov	r0, r3
 800047e:	f005 f9f5 	bl	800586c <memset>
 8000482:	e02e      	b.n	80004e2 <Process_UART_Data_unnable+0xd2>
		}
		else if(strstr((char *)UART1_rxBuffer_Runnable, "am") || strstr((char *)UART1_rxBuffer_Runnable, "pm"))
 8000484:	f107 030c 	add.w	r3, r7, #12
 8000488:	4922      	ldr	r1, [pc, #136]	; (8000514 <Process_UART_Data_unnable+0x104>)
 800048a:	4618      	mov	r0, r3
 800048c:	f005 faa4 	bl	80059d8 <strstr>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d108      	bne.n	80004a8 <Process_UART_Data_unnable+0x98>
 8000496:	f107 030c 	add.w	r3, r7, #12
 800049a:	491f      	ldr	r1, [pc, #124]	; (8000518 <Process_UART_Data_unnable+0x108>)
 800049c:	4618      	mov	r0, r3
 800049e:	f005 fa9b 	bl	80059d8 <strstr>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d01c      	beq.n	80004e2 <Process_UART_Data_unnable+0xd2>
		{
			printf("Current time to be set is %s\n", UART1_rxBuffer_Runnable);
 80004a8:	f107 030c 	add.w	r3, r7, #12
 80004ac:	4619      	mov	r1, r3
 80004ae:	481b      	ldr	r0, [pc, #108]	; (800051c <Process_UART_Data_unnable+0x10c>)
 80004b0:	f005 f9e4 	bl	800587c <iprintf>
			vTaskResume(Get_Time_Handler);
 80004b4:	4b13      	ldr	r3, [pc, #76]	; (8000504 <Process_UART_Data_unnable+0xf4>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4618      	mov	r0, r3
 80004ba:	f003 ff9d 	bl	80043f8 <vTaskResume>
			printf("Resuming Get_Time\n");
 80004be:	4818      	ldr	r0, [pc, #96]	; (8000520 <Process_UART_Data_unnable+0x110>)
 80004c0:	f005 fa62 	bl	8005988 <puts>
			vTaskResume(Print_Time_Handler);
 80004c4:	4b11      	ldr	r3, [pc, #68]	; (800050c <Process_UART_Data_unnable+0xfc>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4618      	mov	r0, r3
 80004ca:	f003 ff95 	bl	80043f8 <vTaskResume>
			printf("Resuming Get_Time\n");
 80004ce:	4814      	ldr	r0, [pc, #80]	; (8000520 <Process_UART_Data_unnable+0x110>)
 80004d0:	f005 fa5a 	bl	8005988 <puts>
			memset(UART1_rxBuffer_Runnable, 0x00, sizeof(UART1_rxBuffer_Runnable));
 80004d4:	f107 030c 	add.w	r3, r7, #12
 80004d8:	2208      	movs	r2, #8
 80004da:	2100      	movs	r1, #0
 80004dc:	4618      	mov	r0, r3
 80004de:	f005 f9c5 	bl	800586c <memset>
		}
		taskYIELD();
 80004e2:	4b10      	ldr	r3, [pc, #64]	; (8000524 <Process_UART_Data_unnable+0x114>)
 80004e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80004e8:	601a      	str	r2, [r3, #0]
 80004ea:	f3bf 8f4f 	dsb	sy
 80004ee:	f3bf 8f6f 	isb	sy
		printf("UART Rx alive\n");
 80004f2:	e797      	b.n	8000424 <Process_UART_Data_unnable+0x14>
 80004f4:	08006c58 	.word	0x08006c58
 80004f8:	20000e6c 	.word	0x20000e6c
 80004fc:	20000004 	.word	0x20000004
 8000500:	08006c68 	.word	0x08006c68
 8000504:	200000a4 	.word	0x200000a4
 8000508:	08006c78 	.word	0x08006c78
 800050c:	200000a8 	.word	0x200000a8
 8000510:	08006c8c 	.word	0x08006c8c
 8000514:	08006c54 	.word	0x08006c54
 8000518:	08006c34 	.word	0x08006c34
 800051c:	08006ca4 	.word	0x08006ca4
 8000520:	08006cc4 	.word	0x08006cc4
 8000524:	e000ed04 	.word	0xe000ed04

08000528 <Get_Time_RTC_Runnable>:
	}
}

static void Get_Time_RTC_Runnable(void * parameters)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef Local_RTC_Data;
	for(;;)
	{
		printf("Getting Time Alive\n");
 8000530:	480d      	ldr	r0, [pc, #52]	; (8000568 <Get_Time_RTC_Runnable+0x40>)
 8000532:	f005 fa29 	bl	8005988 <puts>
		HAL_RTC_GetTime(&hrtc, &Local_RTC_Data, RTC_FORMAT_BIN);
 8000536:	f107 030c 	add.w	r3, r7, #12
 800053a:	2200      	movs	r2, #0
 800053c:	4619      	mov	r1, r3
 800053e:	480b      	ldr	r0, [pc, #44]	; (800056c <Get_Time_RTC_Runnable+0x44>)
 8000540:	f001 fcfe 	bl	8001f40 <HAL_RTC_GetTime>
		xQueueSend(Time_Queue_Handler, &Local_RTC_Data, 0);
 8000544:	4b0a      	ldr	r3, [pc, #40]	; (8000570 <Get_Time_RTC_Runnable+0x48>)
 8000546:	6818      	ldr	r0, [r3, #0]
 8000548:	f107 010c 	add.w	r1, r7, #12
 800054c:	2300      	movs	r3, #0
 800054e:	2200      	movs	r2, #0
 8000550:	f003 fa7a 	bl	8003a48 <xQueueGenericSend>
		taskYIELD();
 8000554:	4b07      	ldr	r3, [pc, #28]	; (8000574 <Get_Time_RTC_Runnable+0x4c>)
 8000556:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800055a:	601a      	str	r2, [r3, #0]
 800055c:	f3bf 8f4f 	dsb	sy
 8000560:	f3bf 8f6f 	isb	sy
		printf("Getting Time Alive\n");
 8000564:	e7e4      	b.n	8000530 <Get_Time_RTC_Runnable+0x8>
 8000566:	bf00      	nop
 8000568:	08006cd8 	.word	0x08006cd8
 800056c:	20000e10 	.word	0x20000e10
 8000570:	200000b0 	.word	0x200000b0
 8000574:	e000ed04 	.word	0xe000ed04

08000578 <Print_Time_Runnable>:
	}
}

static void Print_Time_Runnable(void * parameters)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef L_RTC_Data;
	for(;;)
	{
		xQueueReceive(Time_Queue_Handler, &L_RTC_Data, portMAX_DELAY);
 8000580:	4b17      	ldr	r3, [pc, #92]	; (80005e0 <Print_Time_Runnable+0x68>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	f107 0108 	add.w	r1, r7, #8
 8000588:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800058c:	4618      	mov	r0, r3
 800058e:	f003 fb29 	bl	8003be4 <xQueueReceive>
		//uint16_t leng_message_uart = sprintf((char *)Buffer_time, "t0.txt=\"%02d:%02d:%02d\"", L_RTC_Data.Hours, L_RTC_Data.Minutes, L_RTC_Data.Seconds);
#if 0
		HAL_UART_Transmit_IT(&huart1, &Buffer_time, 16);
		HAL_UART_Transmit_IT(&huart1, &fixed_end_nextion, 3);
#endif
		uint16_t leng_message_uart = Format_to_12(&L_RTC_Data);
 8000592:	f107 0308 	add.w	r3, r7, #8
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff feec 	bl	8000374 <Format_to_12>
 800059c:	4603      	mov	r3, r0
 800059e:	81fb      	strh	r3, [r7, #14]
		HAL_UART_Transmit(&huart1, Buffer_time, leng_message_uart, 1000);
 80005a0:	89fa      	ldrh	r2, [r7, #14]
 80005a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005a6:	490f      	ldr	r1, [pc, #60]	; (80005e4 <Print_Time_Runnable+0x6c>)
 80005a8:	480f      	ldr	r0, [pc, #60]	; (80005e8 <Print_Time_Runnable+0x70>)
 80005aa:	f002 fb90 	bl	8002cce <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, fixed_end_nextion, 3, 1000);
 80005ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005b2:	2203      	movs	r2, #3
 80005b4:	490d      	ldr	r1, [pc, #52]	; (80005ec <Print_Time_Runnable+0x74>)
 80005b6:	480c      	ldr	r0, [pc, #48]	; (80005e8 <Print_Time_Runnable+0x70>)
 80005b8:	f002 fb89 	bl	8002cce <HAL_UART_Transmit>
		printf("%d:%d:%d\n", L_RTC_Data.Hours, L_RTC_Data.Minutes, L_RTC_Data.Seconds);
 80005bc:	7a3b      	ldrb	r3, [r7, #8]
 80005be:	4619      	mov	r1, r3
 80005c0:	7a7b      	ldrb	r3, [r7, #9]
 80005c2:	461a      	mov	r2, r3
 80005c4:	7abb      	ldrb	r3, [r7, #10]
 80005c6:	480a      	ldr	r0, [pc, #40]	; (80005f0 <Print_Time_Runnable+0x78>)
 80005c8:	f005 f958 	bl	800587c <iprintf>
		taskYIELD();
 80005cc:	4b09      	ldr	r3, [pc, #36]	; (80005f4 <Print_Time_Runnable+0x7c>)
 80005ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005d2:	601a      	str	r2, [r3, #0]
 80005d4:	f3bf 8f4f 	dsb	sy
 80005d8:	f3bf 8f6f 	isb	sy
	{
 80005dc:	e7d0      	b.n	8000580 <Print_Time_Runnable+0x8>
 80005de:	bf00      	nop
 80005e0:	200000b0 	.word	0x200000b0
 80005e4:	200000b8 	.word	0x200000b8
 80005e8:	20000e6c 	.word	0x20000e6c
 80005ec:	20000000 	.word	0x20000000
 80005f0:	08006cec 	.word	0x08006cec
 80005f4:	e000ed04 	.word	0xe000ed04

080005f8 <_write>:
}



int _write(int file, char *ptr, int len)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b086      	sub	sp, #24
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	60f8      	str	r0, [r7, #12]
 8000600:	60b9      	str	r1, [r7, #8]
 8000602:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
 8000608:	e009      	b.n	800061e <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	1c5a      	adds	r2, r3, #1
 800060e:	60ba      	str	r2, [r7, #8]
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	4618      	mov	r0, r3
 8000614:	f7ff fdd6 	bl	80001c4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000618:	697b      	ldr	r3, [r7, #20]
 800061a:	3301      	adds	r3, #1
 800061c:	617b      	str	r3, [r7, #20]
 800061e:	697a      	ldr	r2, [r7, #20]
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	429a      	cmp	r2, r3
 8000624:	dbf1      	blt.n	800060a <_write+0x12>
	}
	return len;
 8000626:	687b      	ldr	r3, [r7, #4]
}
 8000628:	4618      	mov	r0, r3
 800062a:	3718      	adds	r7, #24
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
   __NOP();// do nothing here
 8000638:	bf00      	nop
}
 800063a:	bf00      	nop
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr

08000644 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
	__NOP();// do nothing here
 800064c:	bf00      	nop
}
 800064e:	bf00      	nop
 8000650:	370c      	adds	r7, #12
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr

08000658 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	4a04      	ldr	r2, [pc, #16]	; (8000678 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000666:	4293      	cmp	r3, r2
 8000668:	d101      	bne.n	800066e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800066a:	f000 fa3b 	bl	8000ae4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40000800 	.word	0x40000800

0800067c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000680:	b672      	cpsid	i
}
 8000682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000684:	e7fe      	b.n	8000684 <Error_Handler+0x8>
	...

08000688 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	2100      	movs	r1, #0
 8000692:	460a      	mov	r2, r1
 8000694:	801a      	strh	r2, [r3, #0]
 8000696:	460a      	mov	r2, r1
 8000698:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800069a:	2300      	movs	r3, #0
 800069c:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800069e:	4b1d      	ldr	r3, [pc, #116]	; (8000714 <MX_RTC_Init+0x8c>)
 80006a0:	4a1d      	ldr	r2, [pc, #116]	; (8000718 <MX_RTC_Init+0x90>)
 80006a2:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80006a4:	4b1b      	ldr	r3, [pc, #108]	; (8000714 <MX_RTC_Init+0x8c>)
 80006a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80006aa:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80006ac:	4b19      	ldr	r3, [pc, #100]	; (8000714 <MX_RTC_Init+0x8c>)
 80006ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006b2:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006b4:	4817      	ldr	r0, [pc, #92]	; (8000714 <MX_RTC_Init+0x8c>)
 80006b6:	f001 fb15 	bl	8001ce4 <HAL_RTC_Init>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80006c0:	f7ff ffdc 	bl	800067c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 23;
 80006c4:	2317      	movs	r3, #23
 80006c6:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 57;
 80006c8:	2339      	movs	r3, #57	; 0x39
 80006ca:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80006d0:	1d3b      	adds	r3, r7, #4
 80006d2:	2200      	movs	r2, #0
 80006d4:	4619      	mov	r1, r3
 80006d6:	480f      	ldr	r0, [pc, #60]	; (8000714 <MX_RTC_Init+0x8c>)
 80006d8:	f001 fb9a 	bl	8001e10 <HAL_RTC_SetTime>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 80006e2:	f7ff ffcb 	bl	800067c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80006e6:	2301      	movs	r3, #1
 80006e8:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80006ea:	2301      	movs	r3, #1
 80006ec:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 1;
 80006ee:	2301      	movs	r3, #1
 80006f0:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 80006f6:	463b      	mov	r3, r7
 80006f8:	2200      	movs	r2, #0
 80006fa:	4619      	mov	r1, r3
 80006fc:	4805      	ldr	r0, [pc, #20]	; (8000714 <MX_RTC_Init+0x8c>)
 80006fe:	f001 fcf7 	bl	80020f0 <HAL_RTC_SetDate>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8000708:	f7ff ffb8 	bl	800067c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800070c:	bf00      	nop
 800070e:	3708      	adds	r7, #8
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	20000e10 	.word	0x20000e10
 8000718:	40002800 	.word	0x40002800

0800071c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b084      	sub	sp, #16
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a0b      	ldr	r2, [pc, #44]	; (8000758 <HAL_RTC_MspInit+0x3c>)
 800072a:	4293      	cmp	r3, r2
 800072c:	d110      	bne.n	8000750 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800072e:	f000 fd09 	bl	8001144 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000732:	4b0a      	ldr	r3, [pc, #40]	; (800075c <HAL_RTC_MspInit+0x40>)
 8000734:	69db      	ldr	r3, [r3, #28]
 8000736:	4a09      	ldr	r2, [pc, #36]	; (800075c <HAL_RTC_MspInit+0x40>)
 8000738:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800073c:	61d3      	str	r3, [r2, #28]
 800073e:	4b07      	ldr	r3, [pc, #28]	; (800075c <HAL_RTC_MspInit+0x40>)
 8000740:	69db      	ldr	r3, [r3, #28]
 8000742:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800074a:	4b05      	ldr	r3, [pc, #20]	; (8000760 <HAL_RTC_MspInit+0x44>)
 800074c:	2201      	movs	r2, #1
 800074e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000750:	bf00      	nop
 8000752:	3710      	adds	r7, #16
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	40002800 	.word	0x40002800
 800075c:	40021000 	.word	0x40021000
 8000760:	4242043c 	.word	0x4242043c

08000764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800076a:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <HAL_MspInit+0x5c>)
 800076c:	699b      	ldr	r3, [r3, #24]
 800076e:	4a14      	ldr	r2, [pc, #80]	; (80007c0 <HAL_MspInit+0x5c>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6193      	str	r3, [r2, #24]
 8000776:	4b12      	ldr	r3, [pc, #72]	; (80007c0 <HAL_MspInit+0x5c>)
 8000778:	699b      	ldr	r3, [r3, #24]
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000782:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <HAL_MspInit+0x5c>)
 8000784:	69db      	ldr	r3, [r3, #28]
 8000786:	4a0e      	ldr	r2, [pc, #56]	; (80007c0 <HAL_MspInit+0x5c>)
 8000788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800078c:	61d3      	str	r3, [r2, #28]
 800078e:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <HAL_MspInit+0x5c>)
 8000790:	69db      	ldr	r3, [r3, #28]
 8000792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800079a:	4b0a      	ldr	r3, [pc, #40]	; (80007c4 <HAL_MspInit+0x60>)
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80007a6:	60fb      	str	r3, [r7, #12]
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	4a04      	ldr	r2, [pc, #16]	; (80007c4 <HAL_MspInit+0x60>)
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b6:	bf00      	nop
 80007b8:	3714      	adds	r7, #20
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bc80      	pop	{r7}
 80007be:	4770      	bx	lr
 80007c0:	40021000 	.word	0x40021000
 80007c4:	40010000 	.word	0x40010000

080007c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b08c      	sub	sp, #48	; 0x30
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80007d8:	2200      	movs	r2, #0
 80007da:	6879      	ldr	r1, [r7, #4]
 80007dc:	201e      	movs	r0, #30
 80007de:	f000 fa52 	bl	8000c86 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80007e2:	201e      	movs	r0, #30
 80007e4:	f000 fa6b 	bl	8000cbe <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80007e8:	4b1e      	ldr	r3, [pc, #120]	; (8000864 <HAL_InitTick+0x9c>)
 80007ea:	69db      	ldr	r3, [r3, #28]
 80007ec:	4a1d      	ldr	r2, [pc, #116]	; (8000864 <HAL_InitTick+0x9c>)
 80007ee:	f043 0304 	orr.w	r3, r3, #4
 80007f2:	61d3      	str	r3, [r2, #28]
 80007f4:	4b1b      	ldr	r3, [pc, #108]	; (8000864 <HAL_InitTick+0x9c>)
 80007f6:	69db      	ldr	r3, [r3, #28]
 80007f8:	f003 0304 	and.w	r3, r3, #4
 80007fc:	60fb      	str	r3, [r7, #12]
 80007fe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000800:	f107 0210 	add.w	r2, r7, #16
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	4611      	mov	r1, r2
 800080a:	4618      	mov	r0, r3
 800080c:	f001 f8a2 	bl	8001954 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000810:	f001 f878 	bl	8001904 <HAL_RCC_GetPCLK1Freq>
 8000814:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000818:	4a13      	ldr	r2, [pc, #76]	; (8000868 <HAL_InitTick+0xa0>)
 800081a:	fba2 2303 	umull	r2, r3, r2, r3
 800081e:	0c9b      	lsrs	r3, r3, #18
 8000820:	3b01      	subs	r3, #1
 8000822:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000824:	4b11      	ldr	r3, [pc, #68]	; (800086c <HAL_InitTick+0xa4>)
 8000826:	4a12      	ldr	r2, [pc, #72]	; (8000870 <HAL_InitTick+0xa8>)
 8000828:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800082a:	4b10      	ldr	r3, [pc, #64]	; (800086c <HAL_InitTick+0xa4>)
 800082c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000830:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000832:	4a0e      	ldr	r2, [pc, #56]	; (800086c <HAL_InitTick+0xa4>)
 8000834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000836:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000838:	4b0c      	ldr	r3, [pc, #48]	; (800086c <HAL_InitTick+0xa4>)
 800083a:	2200      	movs	r2, #0
 800083c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800083e:	4b0b      	ldr	r3, [pc, #44]	; (800086c <HAL_InitTick+0xa4>)
 8000840:	2200      	movs	r2, #0
 8000842:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8000844:	4809      	ldr	r0, [pc, #36]	; (800086c <HAL_InitTick+0xa4>)
 8000846:	f001 ffab 	bl	80027a0 <HAL_TIM_Base_Init>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d104      	bne.n	800085a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000850:	4806      	ldr	r0, [pc, #24]	; (800086c <HAL_InitTick+0xa4>)
 8000852:	f001 fffd 	bl	8002850 <HAL_TIM_Base_Start_IT>
 8000856:	4603      	mov	r3, r0
 8000858:	e000      	b.n	800085c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 800085a:	2301      	movs	r3, #1
}
 800085c:	4618      	mov	r0, r3
 800085e:	3730      	adds	r7, #48	; 0x30
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40021000 	.word	0x40021000
 8000868:	431bde83 	.word	0x431bde83
 800086c:	20000e24 	.word	0x20000e24
 8000870:	40000800 	.word	0x40000800

08000874 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000878:	e7fe      	b.n	8000878 <NMI_Handler+0x4>

0800087a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800087a:	b480      	push	{r7}
 800087c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800087e:	e7fe      	b.n	800087e <HardFault_Handler+0x4>

08000880 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000884:	e7fe      	b.n	8000884 <MemManage_Handler+0x4>

08000886 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800088a:	e7fe      	b.n	800088a <BusFault_Handler+0x4>

0800088c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000890:	e7fe      	b.n	8000890 <UsageFault_Handler+0x4>

08000892 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000892:	b480      	push	{r7}
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000896:	bf00      	nop
 8000898:	46bd      	mov	sp, r7
 800089a:	bc80      	pop	{r7}
 800089c:	4770      	bx	lr
	...

080008a0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80008a4:	4802      	ldr	r0, [pc, #8]	; (80008b0 <TIM4_IRQHandler+0x10>)
 80008a6:	f002 f825 	bl	80028f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000e24 	.word	0x20000e24

080008b4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80008b8:	4802      	ldr	r0, [pc, #8]	; (80008c4 <USART1_IRQHandler+0x10>)
 80008ba:	f002 fb3d 	bl	8002f38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20000e6c 	.word	0x20000e6c

080008c8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	60f8      	str	r0, [r7, #12]
 80008d0:	60b9      	str	r1, [r7, #8]
 80008d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008d4:	2300      	movs	r3, #0
 80008d6:	617b      	str	r3, [r7, #20]
 80008d8:	e00a      	b.n	80008f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80008da:	f3af 8000 	nop.w
 80008de:	4601      	mov	r1, r0
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	1c5a      	adds	r2, r3, #1
 80008e4:	60ba      	str	r2, [r7, #8]
 80008e6:	b2ca      	uxtb	r2, r1
 80008e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	3301      	adds	r3, #1
 80008ee:	617b      	str	r3, [r7, #20]
 80008f0:	697a      	ldr	r2, [r7, #20]
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	dbf0      	blt.n	80008da <_read+0x12>
	}

return len;
 80008f8:	687b      	ldr	r3, [r7, #4]
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3718      	adds	r7, #24
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}

08000902 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000902:	b480      	push	{r7}
 8000904:	b083      	sub	sp, #12
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
	return -1;
 800090a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800090e:	4618      	mov	r0, r3
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr

08000918 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000928:	605a      	str	r2, [r3, #4]
	return 0;
 800092a:	2300      	movs	r3, #0
}
 800092c:	4618      	mov	r0, r3
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr

08000936 <_isatty>:

int _isatty(int file)
{
 8000936:	b480      	push	{r7}
 8000938:	b083      	sub	sp, #12
 800093a:	af00      	add	r7, sp, #0
 800093c:	6078      	str	r0, [r7, #4]
	return 1;
 800093e:	2301      	movs	r3, #1
}
 8000940:	4618      	mov	r0, r3
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	bc80      	pop	{r7}
 8000948:	4770      	bx	lr

0800094a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800094a:	b480      	push	{r7}
 800094c:	b085      	sub	sp, #20
 800094e:	af00      	add	r7, sp, #0
 8000950:	60f8      	str	r0, [r7, #12]
 8000952:	60b9      	str	r1, [r7, #8]
 8000954:	607a      	str	r2, [r7, #4]
	return 0;
 8000956:	2300      	movs	r3, #0
}
 8000958:	4618      	mov	r0, r3
 800095a:	3714      	adds	r7, #20
 800095c:	46bd      	mov	sp, r7
 800095e:	bc80      	pop	{r7}
 8000960:	4770      	bx	lr

08000962 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000962:	b480      	push	{r7}
 8000964:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000966:	bf00      	nop
 8000968:	46bd      	mov	sp, r7
 800096a:	bc80      	pop	{r7}
 800096c:	4770      	bx	lr
	...

08000970 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000974:	4b11      	ldr	r3, [pc, #68]	; (80009bc <MX_USART1_UART_Init+0x4c>)
 8000976:	4a12      	ldr	r2, [pc, #72]	; (80009c0 <MX_USART1_UART_Init+0x50>)
 8000978:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800097a:	4b10      	ldr	r3, [pc, #64]	; (80009bc <MX_USART1_UART_Init+0x4c>)
 800097c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000980:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000982:	4b0e      	ldr	r3, [pc, #56]	; (80009bc <MX_USART1_UART_Init+0x4c>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000988:	4b0c      	ldr	r3, [pc, #48]	; (80009bc <MX_USART1_UART_Init+0x4c>)
 800098a:	2200      	movs	r2, #0
 800098c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <MX_USART1_UART_Init+0x4c>)
 8000990:	2200      	movs	r2, #0
 8000992:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000994:	4b09      	ldr	r3, [pc, #36]	; (80009bc <MX_USART1_UART_Init+0x4c>)
 8000996:	220c      	movs	r2, #12
 8000998:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800099a:	4b08      	ldr	r3, [pc, #32]	; (80009bc <MX_USART1_UART_Init+0x4c>)
 800099c:	2200      	movs	r2, #0
 800099e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009a0:	4b06      	ldr	r3, [pc, #24]	; (80009bc <MX_USART1_UART_Init+0x4c>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009a6:	4805      	ldr	r0, [pc, #20]	; (80009bc <MX_USART1_UART_Init+0x4c>)
 80009a8:	f002 f944 	bl	8002c34 <HAL_UART_Init>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009b2:	f7ff fe63 	bl	800067c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009b6:	bf00      	nop
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000e6c 	.word	0x20000e6c
 80009c0:	40013800 	.word	0x40013800

080009c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b088      	sub	sp, #32
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	f107 0310 	add.w	r3, r7, #16
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a20      	ldr	r2, [pc, #128]	; (8000a60 <HAL_UART_MspInit+0x9c>)
 80009e0:	4293      	cmp	r3, r2
 80009e2:	d139      	bne.n	8000a58 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80009e4:	4b1f      	ldr	r3, [pc, #124]	; (8000a64 <HAL_UART_MspInit+0xa0>)
 80009e6:	699b      	ldr	r3, [r3, #24]
 80009e8:	4a1e      	ldr	r2, [pc, #120]	; (8000a64 <HAL_UART_MspInit+0xa0>)
 80009ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009ee:	6193      	str	r3, [r2, #24]
 80009f0:	4b1c      	ldr	r3, [pc, #112]	; (8000a64 <HAL_UART_MspInit+0xa0>)
 80009f2:	699b      	ldr	r3, [r3, #24]
 80009f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009f8:	60fb      	str	r3, [r7, #12]
 80009fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fc:	4b19      	ldr	r3, [pc, #100]	; (8000a64 <HAL_UART_MspInit+0xa0>)
 80009fe:	699b      	ldr	r3, [r3, #24]
 8000a00:	4a18      	ldr	r2, [pc, #96]	; (8000a64 <HAL_UART_MspInit+0xa0>)
 8000a02:	f043 0304 	orr.w	r3, r3, #4
 8000a06:	6193      	str	r3, [r2, #24]
 8000a08:	4b16      	ldr	r3, [pc, #88]	; (8000a64 <HAL_UART_MspInit+0xa0>)
 8000a0a:	699b      	ldr	r3, [r3, #24]
 8000a0c:	f003 0304 	and.w	r3, r3, #4
 8000a10:	60bb      	str	r3, [r7, #8]
 8000a12:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a18:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a1e:	2303      	movs	r3, #3
 8000a20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a22:	f107 0310 	add.w	r3, r7, #16
 8000a26:	4619      	mov	r1, r3
 8000a28:	480f      	ldr	r0, [pc, #60]	; (8000a68 <HAL_UART_MspInit+0xa4>)
 8000a2a:	f000 fa07 	bl	8000e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a32:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a34:	2300      	movs	r3, #0
 8000a36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a3c:	f107 0310 	add.w	r3, r7, #16
 8000a40:	4619      	mov	r1, r3
 8000a42:	4809      	ldr	r0, [pc, #36]	; (8000a68 <HAL_UART_MspInit+0xa4>)
 8000a44:	f000 f9fa 	bl	8000e3c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2106      	movs	r1, #6
 8000a4c:	2025      	movs	r0, #37	; 0x25
 8000a4e:	f000 f91a 	bl	8000c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000a52:	2025      	movs	r0, #37	; 0x25
 8000a54:	f000 f933 	bl	8000cbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000a58:	bf00      	nop
 8000a5a:	3720      	adds	r7, #32
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	40013800 	.word	0x40013800
 8000a64:	40021000 	.word	0x40021000
 8000a68:	40010800 	.word	0x40010800

08000a6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a6c:	480c      	ldr	r0, [pc, #48]	; (8000aa0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a6e:	490d      	ldr	r1, [pc, #52]	; (8000aa4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a70:	4a0d      	ldr	r2, [pc, #52]	; (8000aa8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a74:	e002      	b.n	8000a7c <LoopCopyDataInit>

08000a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a7a:	3304      	adds	r3, #4

08000a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a80:	d3f9      	bcc.n	8000a76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a82:	4a0a      	ldr	r2, [pc, #40]	; (8000aac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a84:	4c0a      	ldr	r4, [pc, #40]	; (8000ab0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a88:	e001      	b.n	8000a8e <LoopFillZerobss>

08000a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a8c:	3204      	adds	r2, #4

08000a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a90:	d3fb      	bcc.n	8000a8a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a92:	f7ff ff66 	bl	8000962 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a96:	f004 feb7 	bl	8005808 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a9a:	f7ff fbb9 	bl	8000210 <main>
  bx lr
 8000a9e:	4770      	bx	lr
  ldr r0, =_sdata
 8000aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000aa4:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000aa8:	08006dd8 	.word	0x08006dd8
  ldr r2, =_sbss
 8000aac:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000ab0:	20000ec4 	.word	0x20000ec4

08000ab4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ab4:	e7fe      	b.n	8000ab4 <ADC1_2_IRQHandler>
	...

08000ab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000abc:	4b08      	ldr	r3, [pc, #32]	; (8000ae0 <HAL_Init+0x28>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a07      	ldr	r2, [pc, #28]	; (8000ae0 <HAL_Init+0x28>)
 8000ac2:	f043 0310 	orr.w	r3, r3, #16
 8000ac6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ac8:	2003      	movs	r0, #3
 8000aca:	f000 f8d1 	bl	8000c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ace:	200f      	movs	r0, #15
 8000ad0:	f7ff fe7a 	bl	80007c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ad4:	f7ff fe46 	bl	8000764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ad8:	2300      	movs	r3, #0
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	40022000 	.word	0x40022000

08000ae4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae8:	4b05      	ldr	r3, [pc, #20]	; (8000b00 <HAL_IncTick+0x1c>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	461a      	mov	r2, r3
 8000aee:	4b05      	ldr	r3, [pc, #20]	; (8000b04 <HAL_IncTick+0x20>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4413      	add	r3, r2
 8000af4:	4a03      	ldr	r2, [pc, #12]	; (8000b04 <HAL_IncTick+0x20>)
 8000af6:	6013      	str	r3, [r2, #0]
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bc80      	pop	{r7}
 8000afe:	4770      	bx	lr
 8000b00:	20000018 	.word	0x20000018
 8000b04:	20000eb0 	.word	0x20000eb0

08000b08 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b0c:	4b02      	ldr	r3, [pc, #8]	; (8000b18 <HAL_GetTick+0x10>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr
 8000b18:	20000eb0 	.word	0x20000eb0

08000b1c <__NVIC_SetPriorityGrouping>:
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f003 0307 	and.w	r3, r3, #7
 8000b2a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b2c:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <__NVIC_SetPriorityGrouping+0x44>)
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b38:	4013      	ands	r3, r2
 8000b3a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b4e:	4a04      	ldr	r2, [pc, #16]	; (8000b60 <__NVIC_SetPriorityGrouping+0x44>)
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	60d3      	str	r3, [r2, #12]
}
 8000b54:	bf00      	nop
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bc80      	pop	{r7}
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <__NVIC_GetPriorityGrouping>:
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b68:	4b04      	ldr	r3, [pc, #16]	; (8000b7c <__NVIC_GetPriorityGrouping+0x18>)
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	0a1b      	lsrs	r3, r3, #8
 8000b6e:	f003 0307 	and.w	r3, r3, #7
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bc80      	pop	{r7}
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <__NVIC_EnableIRQ>:
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	db0b      	blt.n	8000baa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	f003 021f 	and.w	r2, r3, #31
 8000b98:	4906      	ldr	r1, [pc, #24]	; (8000bb4 <__NVIC_EnableIRQ+0x34>)
 8000b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9e:	095b      	lsrs	r3, r3, #5
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000baa:	bf00      	nop
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bc80      	pop	{r7}
 8000bb2:	4770      	bx	lr
 8000bb4:	e000e100 	.word	0xe000e100

08000bb8 <__NVIC_SetPriority>:
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	6039      	str	r1, [r7, #0]
 8000bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	db0a      	blt.n	8000be2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	b2da      	uxtb	r2, r3
 8000bd0:	490c      	ldr	r1, [pc, #48]	; (8000c04 <__NVIC_SetPriority+0x4c>)
 8000bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd6:	0112      	lsls	r2, r2, #4
 8000bd8:	b2d2      	uxtb	r2, r2
 8000bda:	440b      	add	r3, r1
 8000bdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000be0:	e00a      	b.n	8000bf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	b2da      	uxtb	r2, r3
 8000be6:	4908      	ldr	r1, [pc, #32]	; (8000c08 <__NVIC_SetPriority+0x50>)
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	f003 030f 	and.w	r3, r3, #15
 8000bee:	3b04      	subs	r3, #4
 8000bf0:	0112      	lsls	r2, r2, #4
 8000bf2:	b2d2      	uxtb	r2, r2
 8000bf4:	440b      	add	r3, r1
 8000bf6:	761a      	strb	r2, [r3, #24]
}
 8000bf8:	bf00      	nop
 8000bfa:	370c      	adds	r7, #12
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bc80      	pop	{r7}
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	e000e100 	.word	0xe000e100
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <NVIC_EncodePriority>:
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b089      	sub	sp, #36	; 0x24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	f003 0307 	and.w	r3, r3, #7
 8000c1e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c20:	69fb      	ldr	r3, [r7, #28]
 8000c22:	f1c3 0307 	rsb	r3, r3, #7
 8000c26:	2b04      	cmp	r3, #4
 8000c28:	bf28      	it	cs
 8000c2a:	2304      	movcs	r3, #4
 8000c2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	3304      	adds	r3, #4
 8000c32:	2b06      	cmp	r3, #6
 8000c34:	d902      	bls.n	8000c3c <NVIC_EncodePriority+0x30>
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	3b03      	subs	r3, #3
 8000c3a:	e000      	b.n	8000c3e <NVIC_EncodePriority+0x32>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c40:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c44:	69bb      	ldr	r3, [r7, #24]
 8000c46:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4a:	43da      	mvns	r2, r3
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	401a      	ands	r2, r3
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c54:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5e:	43d9      	mvns	r1, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c64:	4313      	orrs	r3, r2
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3724      	adds	r7, #36	; 0x24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr

08000c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f7ff ff4f 	bl	8000b1c <__NVIC_SetPriorityGrouping>
}
 8000c7e:	bf00      	nop
 8000c80:	3708      	adds	r7, #8
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b086      	sub	sp, #24
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	60b9      	str	r1, [r7, #8]
 8000c90:	607a      	str	r2, [r7, #4]
 8000c92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c94:	2300      	movs	r3, #0
 8000c96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c98:	f7ff ff64 	bl	8000b64 <__NVIC_GetPriorityGrouping>
 8000c9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c9e:	687a      	ldr	r2, [r7, #4]
 8000ca0:	68b9      	ldr	r1, [r7, #8]
 8000ca2:	6978      	ldr	r0, [r7, #20]
 8000ca4:	f7ff ffb2 	bl	8000c0c <NVIC_EncodePriority>
 8000ca8:	4602      	mov	r2, r0
 8000caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cae:	4611      	mov	r1, r2
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff ff81 	bl	8000bb8 <__NVIC_SetPriority>
}
 8000cb6:	bf00      	nop
 8000cb8:	3718      	adds	r7, #24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b082      	sub	sp, #8
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff ff57 	bl	8000b80 <__NVIC_EnableIRQ>
}
 8000cd2:	bf00      	nop
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	b085      	sub	sp, #20
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000cec:	2b02      	cmp	r3, #2
 8000cee:	d008      	beq.n	8000d02 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2204      	movs	r2, #4
 8000cf4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	e020      	b.n	8000d44 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f022 020e 	bic.w	r2, r2, #14
 8000d10:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f022 0201 	bic.w	r2, r2, #1
 8000d20:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d2a:	2101      	movs	r1, #1
 8000d2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d30:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2201      	movs	r2, #1
 8000d36:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bc80      	pop	{r7}
 8000d4c:	4770      	bx	lr
	...

08000d50 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d005      	beq.n	8000d72 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2204      	movs	r2, #4
 8000d6a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	73fb      	strb	r3, [r7, #15]
 8000d70:	e051      	b.n	8000e16 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f022 020e 	bic.w	r2, r2, #14
 8000d80:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f022 0201 	bic.w	r2, r2, #1
 8000d90:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a22      	ldr	r2, [pc, #136]	; (8000e20 <HAL_DMA_Abort_IT+0xd0>)
 8000d98:	4293      	cmp	r3, r2
 8000d9a:	d029      	beq.n	8000df0 <HAL_DMA_Abort_IT+0xa0>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a20      	ldr	r2, [pc, #128]	; (8000e24 <HAL_DMA_Abort_IT+0xd4>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d022      	beq.n	8000dec <HAL_DMA_Abort_IT+0x9c>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a1f      	ldr	r2, [pc, #124]	; (8000e28 <HAL_DMA_Abort_IT+0xd8>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d01a      	beq.n	8000de6 <HAL_DMA_Abort_IT+0x96>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a1d      	ldr	r2, [pc, #116]	; (8000e2c <HAL_DMA_Abort_IT+0xdc>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d012      	beq.n	8000de0 <HAL_DMA_Abort_IT+0x90>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a1c      	ldr	r2, [pc, #112]	; (8000e30 <HAL_DMA_Abort_IT+0xe0>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d00a      	beq.n	8000dda <HAL_DMA_Abort_IT+0x8a>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a1a      	ldr	r2, [pc, #104]	; (8000e34 <HAL_DMA_Abort_IT+0xe4>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d102      	bne.n	8000dd4 <HAL_DMA_Abort_IT+0x84>
 8000dce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000dd2:	e00e      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000dd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000dd8:	e00b      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000dda:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dde:	e008      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000de0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000de4:	e005      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000de6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dea:	e002      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000dec:	2310      	movs	r3, #16
 8000dee:	e000      	b.n	8000df2 <HAL_DMA_Abort_IT+0xa2>
 8000df0:	2301      	movs	r3, #1
 8000df2:	4a11      	ldr	r2, [pc, #68]	; (8000e38 <HAL_DMA_Abort_IT+0xe8>)
 8000df4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2200      	movs	r2, #0
 8000e02:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d003      	beq.n	8000e16 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	4798      	blx	r3
    } 
  }
  return status;
 8000e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3710      	adds	r7, #16
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40020008 	.word	0x40020008
 8000e24:	4002001c 	.word	0x4002001c
 8000e28:	40020030 	.word	0x40020030
 8000e2c:	40020044 	.word	0x40020044
 8000e30:	40020058 	.word	0x40020058
 8000e34:	4002006c 	.word	0x4002006c
 8000e38:	40020000 	.word	0x40020000

08000e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b08b      	sub	sp, #44	; 0x2c
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
 8000e44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e46:	2300      	movs	r3, #0
 8000e48:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e4e:	e169      	b.n	8001124 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e50:	2201      	movs	r2, #1
 8000e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	69fa      	ldr	r2, [r7, #28]
 8000e60:	4013      	ands	r3, r2
 8000e62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e64:	69ba      	ldr	r2, [r7, #24]
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	f040 8158 	bne.w	800111e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	4a9a      	ldr	r2, [pc, #616]	; (80010dc <HAL_GPIO_Init+0x2a0>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d05e      	beq.n	8000f36 <HAL_GPIO_Init+0xfa>
 8000e78:	4a98      	ldr	r2, [pc, #608]	; (80010dc <HAL_GPIO_Init+0x2a0>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d875      	bhi.n	8000f6a <HAL_GPIO_Init+0x12e>
 8000e7e:	4a98      	ldr	r2, [pc, #608]	; (80010e0 <HAL_GPIO_Init+0x2a4>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d058      	beq.n	8000f36 <HAL_GPIO_Init+0xfa>
 8000e84:	4a96      	ldr	r2, [pc, #600]	; (80010e0 <HAL_GPIO_Init+0x2a4>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d86f      	bhi.n	8000f6a <HAL_GPIO_Init+0x12e>
 8000e8a:	4a96      	ldr	r2, [pc, #600]	; (80010e4 <HAL_GPIO_Init+0x2a8>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d052      	beq.n	8000f36 <HAL_GPIO_Init+0xfa>
 8000e90:	4a94      	ldr	r2, [pc, #592]	; (80010e4 <HAL_GPIO_Init+0x2a8>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d869      	bhi.n	8000f6a <HAL_GPIO_Init+0x12e>
 8000e96:	4a94      	ldr	r2, [pc, #592]	; (80010e8 <HAL_GPIO_Init+0x2ac>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d04c      	beq.n	8000f36 <HAL_GPIO_Init+0xfa>
 8000e9c:	4a92      	ldr	r2, [pc, #584]	; (80010e8 <HAL_GPIO_Init+0x2ac>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d863      	bhi.n	8000f6a <HAL_GPIO_Init+0x12e>
 8000ea2:	4a92      	ldr	r2, [pc, #584]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8000ea4:	4293      	cmp	r3, r2
 8000ea6:	d046      	beq.n	8000f36 <HAL_GPIO_Init+0xfa>
 8000ea8:	4a90      	ldr	r2, [pc, #576]	; (80010ec <HAL_GPIO_Init+0x2b0>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d85d      	bhi.n	8000f6a <HAL_GPIO_Init+0x12e>
 8000eae:	2b12      	cmp	r3, #18
 8000eb0:	d82a      	bhi.n	8000f08 <HAL_GPIO_Init+0xcc>
 8000eb2:	2b12      	cmp	r3, #18
 8000eb4:	d859      	bhi.n	8000f6a <HAL_GPIO_Init+0x12e>
 8000eb6:	a201      	add	r2, pc, #4	; (adr r2, 8000ebc <HAL_GPIO_Init+0x80>)
 8000eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ebc:	08000f37 	.word	0x08000f37
 8000ec0:	08000f11 	.word	0x08000f11
 8000ec4:	08000f23 	.word	0x08000f23
 8000ec8:	08000f65 	.word	0x08000f65
 8000ecc:	08000f6b 	.word	0x08000f6b
 8000ed0:	08000f6b 	.word	0x08000f6b
 8000ed4:	08000f6b 	.word	0x08000f6b
 8000ed8:	08000f6b 	.word	0x08000f6b
 8000edc:	08000f6b 	.word	0x08000f6b
 8000ee0:	08000f6b 	.word	0x08000f6b
 8000ee4:	08000f6b 	.word	0x08000f6b
 8000ee8:	08000f6b 	.word	0x08000f6b
 8000eec:	08000f6b 	.word	0x08000f6b
 8000ef0:	08000f6b 	.word	0x08000f6b
 8000ef4:	08000f6b 	.word	0x08000f6b
 8000ef8:	08000f6b 	.word	0x08000f6b
 8000efc:	08000f6b 	.word	0x08000f6b
 8000f00:	08000f19 	.word	0x08000f19
 8000f04:	08000f2d 	.word	0x08000f2d
 8000f08:	4a79      	ldr	r2, [pc, #484]	; (80010f0 <HAL_GPIO_Init+0x2b4>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d013      	beq.n	8000f36 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000f0e:	e02c      	b.n	8000f6a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	623b      	str	r3, [r7, #32]
          break;
 8000f16:	e029      	b.n	8000f6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	3304      	adds	r3, #4
 8000f1e:	623b      	str	r3, [r7, #32]
          break;
 8000f20:	e024      	b.n	8000f6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	68db      	ldr	r3, [r3, #12]
 8000f26:	3308      	adds	r3, #8
 8000f28:	623b      	str	r3, [r7, #32]
          break;
 8000f2a:	e01f      	b.n	8000f6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	330c      	adds	r3, #12
 8000f32:	623b      	str	r3, [r7, #32]
          break;
 8000f34:	e01a      	b.n	8000f6c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d102      	bne.n	8000f44 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000f3e:	2304      	movs	r3, #4
 8000f40:	623b      	str	r3, [r7, #32]
          break;
 8000f42:	e013      	b.n	8000f6c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d105      	bne.n	8000f58 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f4c:	2308      	movs	r3, #8
 8000f4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	69fa      	ldr	r2, [r7, #28]
 8000f54:	611a      	str	r2, [r3, #16]
          break;
 8000f56:	e009      	b.n	8000f6c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000f58:	2308      	movs	r3, #8
 8000f5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	69fa      	ldr	r2, [r7, #28]
 8000f60:	615a      	str	r2, [r3, #20]
          break;
 8000f62:	e003      	b.n	8000f6c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000f64:	2300      	movs	r3, #0
 8000f66:	623b      	str	r3, [r7, #32]
          break;
 8000f68:	e000      	b.n	8000f6c <HAL_GPIO_Init+0x130>
          break;
 8000f6a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	2bff      	cmp	r3, #255	; 0xff
 8000f70:	d801      	bhi.n	8000f76 <HAL_GPIO_Init+0x13a>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	e001      	b.n	8000f7a <HAL_GPIO_Init+0x13e>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	3304      	adds	r3, #4
 8000f7a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000f7c:	69bb      	ldr	r3, [r7, #24]
 8000f7e:	2bff      	cmp	r3, #255	; 0xff
 8000f80:	d802      	bhi.n	8000f88 <HAL_GPIO_Init+0x14c>
 8000f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	e002      	b.n	8000f8e <HAL_GPIO_Init+0x152>
 8000f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f8a:	3b08      	subs	r3, #8
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	210f      	movs	r1, #15
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	401a      	ands	r2, r3
 8000fa0:	6a39      	ldr	r1, [r7, #32]
 8000fa2:	693b      	ldr	r3, [r7, #16]
 8000fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa8:	431a      	orrs	r2, r3
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	f000 80b1 	beq.w	800111e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000fbc:	4b4d      	ldr	r3, [pc, #308]	; (80010f4 <HAL_GPIO_Init+0x2b8>)
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	4a4c      	ldr	r2, [pc, #304]	; (80010f4 <HAL_GPIO_Init+0x2b8>)
 8000fc2:	f043 0301 	orr.w	r3, r3, #1
 8000fc6:	6193      	str	r3, [r2, #24]
 8000fc8:	4b4a      	ldr	r3, [pc, #296]	; (80010f4 <HAL_GPIO_Init+0x2b8>)
 8000fca:	699b      	ldr	r3, [r3, #24]
 8000fcc:	f003 0301 	and.w	r3, r3, #1
 8000fd0:	60bb      	str	r3, [r7, #8]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000fd4:	4a48      	ldr	r2, [pc, #288]	; (80010f8 <HAL_GPIO_Init+0x2bc>)
 8000fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd8:	089b      	lsrs	r3, r3, #2
 8000fda:	3302      	adds	r3, #2
 8000fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fe0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	220f      	movs	r2, #15
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	68fa      	ldr	r2, [r7, #12]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a40      	ldr	r2, [pc, #256]	; (80010fc <HAL_GPIO_Init+0x2c0>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d013      	beq.n	8001028 <HAL_GPIO_Init+0x1ec>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	4a3f      	ldr	r2, [pc, #252]	; (8001100 <HAL_GPIO_Init+0x2c4>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d00d      	beq.n	8001024 <HAL_GPIO_Init+0x1e8>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4a3e      	ldr	r2, [pc, #248]	; (8001104 <HAL_GPIO_Init+0x2c8>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d007      	beq.n	8001020 <HAL_GPIO_Init+0x1e4>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	4a3d      	ldr	r2, [pc, #244]	; (8001108 <HAL_GPIO_Init+0x2cc>)
 8001014:	4293      	cmp	r3, r2
 8001016:	d101      	bne.n	800101c <HAL_GPIO_Init+0x1e0>
 8001018:	2303      	movs	r3, #3
 800101a:	e006      	b.n	800102a <HAL_GPIO_Init+0x1ee>
 800101c:	2304      	movs	r3, #4
 800101e:	e004      	b.n	800102a <HAL_GPIO_Init+0x1ee>
 8001020:	2302      	movs	r3, #2
 8001022:	e002      	b.n	800102a <HAL_GPIO_Init+0x1ee>
 8001024:	2301      	movs	r3, #1
 8001026:	e000      	b.n	800102a <HAL_GPIO_Init+0x1ee>
 8001028:	2300      	movs	r3, #0
 800102a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800102c:	f002 0203 	and.w	r2, r2, #3
 8001030:	0092      	lsls	r2, r2, #2
 8001032:	4093      	lsls	r3, r2
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	4313      	orrs	r3, r2
 8001038:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800103a:	492f      	ldr	r1, [pc, #188]	; (80010f8 <HAL_GPIO_Init+0x2bc>)
 800103c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800103e:	089b      	lsrs	r3, r3, #2
 8001040:	3302      	adds	r3, #2
 8001042:	68fa      	ldr	r2, [r7, #12]
 8001044:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001050:	2b00      	cmp	r3, #0
 8001052:	d006      	beq.n	8001062 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001054:	4b2d      	ldr	r3, [pc, #180]	; (800110c <HAL_GPIO_Init+0x2d0>)
 8001056:	681a      	ldr	r2, [r3, #0]
 8001058:	492c      	ldr	r1, [pc, #176]	; (800110c <HAL_GPIO_Init+0x2d0>)
 800105a:	69bb      	ldr	r3, [r7, #24]
 800105c:	4313      	orrs	r3, r2
 800105e:	600b      	str	r3, [r1, #0]
 8001060:	e006      	b.n	8001070 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001062:	4b2a      	ldr	r3, [pc, #168]	; (800110c <HAL_GPIO_Init+0x2d0>)
 8001064:	681a      	ldr	r2, [r3, #0]
 8001066:	69bb      	ldr	r3, [r7, #24]
 8001068:	43db      	mvns	r3, r3
 800106a:	4928      	ldr	r1, [pc, #160]	; (800110c <HAL_GPIO_Init+0x2d0>)
 800106c:	4013      	ands	r3, r2
 800106e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d006      	beq.n	800108a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800107c:	4b23      	ldr	r3, [pc, #140]	; (800110c <HAL_GPIO_Init+0x2d0>)
 800107e:	685a      	ldr	r2, [r3, #4]
 8001080:	4922      	ldr	r1, [pc, #136]	; (800110c <HAL_GPIO_Init+0x2d0>)
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	4313      	orrs	r3, r2
 8001086:	604b      	str	r3, [r1, #4]
 8001088:	e006      	b.n	8001098 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800108a:	4b20      	ldr	r3, [pc, #128]	; (800110c <HAL_GPIO_Init+0x2d0>)
 800108c:	685a      	ldr	r2, [r3, #4]
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	43db      	mvns	r3, r3
 8001092:	491e      	ldr	r1, [pc, #120]	; (800110c <HAL_GPIO_Init+0x2d0>)
 8001094:	4013      	ands	r3, r2
 8001096:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d006      	beq.n	80010b2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80010a4:	4b19      	ldr	r3, [pc, #100]	; (800110c <HAL_GPIO_Init+0x2d0>)
 80010a6:	689a      	ldr	r2, [r3, #8]
 80010a8:	4918      	ldr	r1, [pc, #96]	; (800110c <HAL_GPIO_Init+0x2d0>)
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	608b      	str	r3, [r1, #8]
 80010b0:	e006      	b.n	80010c0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80010b2:	4b16      	ldr	r3, [pc, #88]	; (800110c <HAL_GPIO_Init+0x2d0>)
 80010b4:	689a      	ldr	r2, [r3, #8]
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	43db      	mvns	r3, r3
 80010ba:	4914      	ldr	r1, [pc, #80]	; (800110c <HAL_GPIO_Init+0x2d0>)
 80010bc:	4013      	ands	r3, r2
 80010be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d021      	beq.n	8001110 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80010cc:	4b0f      	ldr	r3, [pc, #60]	; (800110c <HAL_GPIO_Init+0x2d0>)
 80010ce:	68da      	ldr	r2, [r3, #12]
 80010d0:	490e      	ldr	r1, [pc, #56]	; (800110c <HAL_GPIO_Init+0x2d0>)
 80010d2:	69bb      	ldr	r3, [r7, #24]
 80010d4:	4313      	orrs	r3, r2
 80010d6:	60cb      	str	r3, [r1, #12]
 80010d8:	e021      	b.n	800111e <HAL_GPIO_Init+0x2e2>
 80010da:	bf00      	nop
 80010dc:	10320000 	.word	0x10320000
 80010e0:	10310000 	.word	0x10310000
 80010e4:	10220000 	.word	0x10220000
 80010e8:	10210000 	.word	0x10210000
 80010ec:	10120000 	.word	0x10120000
 80010f0:	10110000 	.word	0x10110000
 80010f4:	40021000 	.word	0x40021000
 80010f8:	40010000 	.word	0x40010000
 80010fc:	40010800 	.word	0x40010800
 8001100:	40010c00 	.word	0x40010c00
 8001104:	40011000 	.word	0x40011000
 8001108:	40011400 	.word	0x40011400
 800110c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001110:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <HAL_GPIO_Init+0x304>)
 8001112:	68da      	ldr	r2, [r3, #12]
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	43db      	mvns	r3, r3
 8001118:	4909      	ldr	r1, [pc, #36]	; (8001140 <HAL_GPIO_Init+0x304>)
 800111a:	4013      	ands	r3, r2
 800111c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800111e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001120:	3301      	adds	r3, #1
 8001122:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	681a      	ldr	r2, [r3, #0]
 8001128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800112a:	fa22 f303 	lsr.w	r3, r2, r3
 800112e:	2b00      	cmp	r3, #0
 8001130:	f47f ae8e 	bne.w	8000e50 <HAL_GPIO_Init+0x14>
  }
}
 8001134:	bf00      	nop
 8001136:	bf00      	nop
 8001138:	372c      	adds	r7, #44	; 0x2c
 800113a:	46bd      	mov	sp, r7
 800113c:	bc80      	pop	{r7}
 800113e:	4770      	bx	lr
 8001140:	40010400 	.word	0x40010400

08001144 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001148:	4b03      	ldr	r3, [pc, #12]	; (8001158 <HAL_PWR_EnableBkUpAccess+0x14>)
 800114a:	2201      	movs	r2, #1
 800114c:	601a      	str	r2, [r3, #0]
}
 800114e:	bf00      	nop
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	420e0020 	.word	0x420e0020

0800115c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b086      	sub	sp, #24
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d101      	bne.n	800116e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e26c      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 0301 	and.w	r3, r3, #1
 8001176:	2b00      	cmp	r3, #0
 8001178:	f000 8087 	beq.w	800128a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800117c:	4b92      	ldr	r3, [pc, #584]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f003 030c 	and.w	r3, r3, #12
 8001184:	2b04      	cmp	r3, #4
 8001186:	d00c      	beq.n	80011a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001188:	4b8f      	ldr	r3, [pc, #572]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f003 030c 	and.w	r3, r3, #12
 8001190:	2b08      	cmp	r3, #8
 8001192:	d112      	bne.n	80011ba <HAL_RCC_OscConfig+0x5e>
 8001194:	4b8c      	ldr	r3, [pc, #560]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800119c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011a0:	d10b      	bne.n	80011ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a2:	4b89      	ldr	r3, [pc, #548]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d06c      	beq.n	8001288 <HAL_RCC_OscConfig+0x12c>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d168      	bne.n	8001288 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e246      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011c2:	d106      	bne.n	80011d2 <HAL_RCC_OscConfig+0x76>
 80011c4:	4b80      	ldr	r3, [pc, #512]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a7f      	ldr	r2, [pc, #508]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80011ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011ce:	6013      	str	r3, [r2, #0]
 80011d0:	e02e      	b.n	8001230 <HAL_RCC_OscConfig+0xd4>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d10c      	bne.n	80011f4 <HAL_RCC_OscConfig+0x98>
 80011da:	4b7b      	ldr	r3, [pc, #492]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a7a      	ldr	r2, [pc, #488]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80011e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011e4:	6013      	str	r3, [r2, #0]
 80011e6:	4b78      	ldr	r3, [pc, #480]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a77      	ldr	r2, [pc, #476]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80011ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011f0:	6013      	str	r3, [r2, #0]
 80011f2:	e01d      	b.n	8001230 <HAL_RCC_OscConfig+0xd4>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011fc:	d10c      	bne.n	8001218 <HAL_RCC_OscConfig+0xbc>
 80011fe:	4b72      	ldr	r3, [pc, #456]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a71      	ldr	r2, [pc, #452]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 8001204:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001208:	6013      	str	r3, [r2, #0]
 800120a:	4b6f      	ldr	r3, [pc, #444]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a6e      	ldr	r2, [pc, #440]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 8001210:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001214:	6013      	str	r3, [r2, #0]
 8001216:	e00b      	b.n	8001230 <HAL_RCC_OscConfig+0xd4>
 8001218:	4b6b      	ldr	r3, [pc, #428]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a6a      	ldr	r2, [pc, #424]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 800121e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001222:	6013      	str	r3, [r2, #0]
 8001224:	4b68      	ldr	r3, [pc, #416]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a67      	ldr	r2, [pc, #412]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 800122a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800122e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d013      	beq.n	8001260 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001238:	f7ff fc66 	bl	8000b08 <HAL_GetTick>
 800123c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800123e:	e008      	b.n	8001252 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001240:	f7ff fc62 	bl	8000b08 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	2b64      	cmp	r3, #100	; 0x64
 800124c:	d901      	bls.n	8001252 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e1fa      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001252:	4b5d      	ldr	r3, [pc, #372]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d0f0      	beq.n	8001240 <HAL_RCC_OscConfig+0xe4>
 800125e:	e014      	b.n	800128a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001260:	f7ff fc52 	bl	8000b08 <HAL_GetTick>
 8001264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001266:	e008      	b.n	800127a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001268:	f7ff fc4e 	bl	8000b08 <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b64      	cmp	r3, #100	; 0x64
 8001274:	d901      	bls.n	800127a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e1e6      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800127a:	4b53      	ldr	r3, [pc, #332]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d1f0      	bne.n	8001268 <HAL_RCC_OscConfig+0x10c>
 8001286:	e000      	b.n	800128a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001288:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d063      	beq.n	800135e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001296:	4b4c      	ldr	r3, [pc, #304]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f003 030c 	and.w	r3, r3, #12
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d00b      	beq.n	80012ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80012a2:	4b49      	ldr	r3, [pc, #292]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f003 030c 	and.w	r3, r3, #12
 80012aa:	2b08      	cmp	r3, #8
 80012ac:	d11c      	bne.n	80012e8 <HAL_RCC_OscConfig+0x18c>
 80012ae:	4b46      	ldr	r3, [pc, #280]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d116      	bne.n	80012e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012ba:	4b43      	ldr	r3, [pc, #268]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d005      	beq.n	80012d2 <HAL_RCC_OscConfig+0x176>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	691b      	ldr	r3, [r3, #16]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d001      	beq.n	80012d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e1ba      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012d2:	4b3d      	ldr	r3, [pc, #244]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	695b      	ldr	r3, [r3, #20]
 80012de:	00db      	lsls	r3, r3, #3
 80012e0:	4939      	ldr	r1, [pc, #228]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 80012e2:	4313      	orrs	r3, r2
 80012e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012e6:	e03a      	b.n	800135e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	691b      	ldr	r3, [r3, #16]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d020      	beq.n	8001332 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012f0:	4b36      	ldr	r3, [pc, #216]	; (80013cc <HAL_RCC_OscConfig+0x270>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f6:	f7ff fc07 	bl	8000b08 <HAL_GetTick>
 80012fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012fc:	e008      	b.n	8001310 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012fe:	f7ff fc03 	bl	8000b08 <HAL_GetTick>
 8001302:	4602      	mov	r2, r0
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e19b      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001310:	4b2d      	ldr	r3, [pc, #180]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	2b00      	cmp	r3, #0
 800131a:	d0f0      	beq.n	80012fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800131c:	4b2a      	ldr	r3, [pc, #168]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	695b      	ldr	r3, [r3, #20]
 8001328:	00db      	lsls	r3, r3, #3
 800132a:	4927      	ldr	r1, [pc, #156]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 800132c:	4313      	orrs	r3, r2
 800132e:	600b      	str	r3, [r1, #0]
 8001330:	e015      	b.n	800135e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001332:	4b26      	ldr	r3, [pc, #152]	; (80013cc <HAL_RCC_OscConfig+0x270>)
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001338:	f7ff fbe6 	bl	8000b08 <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001340:	f7ff fbe2 	bl	8000b08 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e17a      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001352:	4b1d      	ldr	r3, [pc, #116]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1f0      	bne.n	8001340 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0308 	and.w	r3, r3, #8
 8001366:	2b00      	cmp	r3, #0
 8001368:	d03a      	beq.n	80013e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	699b      	ldr	r3, [r3, #24]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d019      	beq.n	80013a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001372:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <HAL_RCC_OscConfig+0x274>)
 8001374:	2201      	movs	r2, #1
 8001376:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001378:	f7ff fbc6 	bl	8000b08 <HAL_GetTick>
 800137c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800137e:	e008      	b.n	8001392 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001380:	f7ff fbc2 	bl	8000b08 <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	2b02      	cmp	r3, #2
 800138c:	d901      	bls.n	8001392 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800138e:	2303      	movs	r3, #3
 8001390:	e15a      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001392:	4b0d      	ldr	r3, [pc, #52]	; (80013c8 <HAL_RCC_OscConfig+0x26c>)
 8001394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	2b00      	cmp	r3, #0
 800139c:	d0f0      	beq.n	8001380 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800139e:	2001      	movs	r0, #1
 80013a0:	f000 fb08 	bl	80019b4 <RCC_Delay>
 80013a4:	e01c      	b.n	80013e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013a6:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <HAL_RCC_OscConfig+0x274>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ac:	f7ff fbac 	bl	8000b08 <HAL_GetTick>
 80013b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b2:	e00f      	b.n	80013d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013b4:	f7ff fba8 	bl	8000b08 <HAL_GetTick>
 80013b8:	4602      	mov	r2, r0
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d908      	bls.n	80013d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e140      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
 80013c6:	bf00      	nop
 80013c8:	40021000 	.word	0x40021000
 80013cc:	42420000 	.word	0x42420000
 80013d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013d4:	4b9e      	ldr	r3, [pc, #632]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80013d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d1e9      	bne.n	80013b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f003 0304 	and.w	r3, r3, #4
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	f000 80a6 	beq.w	800153a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ee:	2300      	movs	r3, #0
 80013f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013f2:	4b97      	ldr	r3, [pc, #604]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80013f4:	69db      	ldr	r3, [r3, #28]
 80013f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d10d      	bne.n	800141a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013fe:	4b94      	ldr	r3, [pc, #592]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001400:	69db      	ldr	r3, [r3, #28]
 8001402:	4a93      	ldr	r2, [pc, #588]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001408:	61d3      	str	r3, [r2, #28]
 800140a:	4b91      	ldr	r3, [pc, #580]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 800140c:	69db      	ldr	r3, [r3, #28]
 800140e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001412:	60bb      	str	r3, [r7, #8]
 8001414:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001416:	2301      	movs	r3, #1
 8001418:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800141a:	4b8e      	ldr	r3, [pc, #568]	; (8001654 <HAL_RCC_OscConfig+0x4f8>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001422:	2b00      	cmp	r3, #0
 8001424:	d118      	bne.n	8001458 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001426:	4b8b      	ldr	r3, [pc, #556]	; (8001654 <HAL_RCC_OscConfig+0x4f8>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a8a      	ldr	r2, [pc, #552]	; (8001654 <HAL_RCC_OscConfig+0x4f8>)
 800142c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001430:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001432:	f7ff fb69 	bl	8000b08 <HAL_GetTick>
 8001436:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001438:	e008      	b.n	800144c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800143a:	f7ff fb65 	bl	8000b08 <HAL_GetTick>
 800143e:	4602      	mov	r2, r0
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b64      	cmp	r3, #100	; 0x64
 8001446:	d901      	bls.n	800144c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e0fd      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800144c:	4b81      	ldr	r3, [pc, #516]	; (8001654 <HAL_RCC_OscConfig+0x4f8>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001454:	2b00      	cmp	r3, #0
 8001456:	d0f0      	beq.n	800143a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d106      	bne.n	800146e <HAL_RCC_OscConfig+0x312>
 8001460:	4b7b      	ldr	r3, [pc, #492]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001462:	6a1b      	ldr	r3, [r3, #32]
 8001464:	4a7a      	ldr	r2, [pc, #488]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001466:	f043 0301 	orr.w	r3, r3, #1
 800146a:	6213      	str	r3, [r2, #32]
 800146c:	e02d      	b.n	80014ca <HAL_RCC_OscConfig+0x36e>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	68db      	ldr	r3, [r3, #12]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d10c      	bne.n	8001490 <HAL_RCC_OscConfig+0x334>
 8001476:	4b76      	ldr	r3, [pc, #472]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001478:	6a1b      	ldr	r3, [r3, #32]
 800147a:	4a75      	ldr	r2, [pc, #468]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 800147c:	f023 0301 	bic.w	r3, r3, #1
 8001480:	6213      	str	r3, [r2, #32]
 8001482:	4b73      	ldr	r3, [pc, #460]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001484:	6a1b      	ldr	r3, [r3, #32]
 8001486:	4a72      	ldr	r2, [pc, #456]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001488:	f023 0304 	bic.w	r3, r3, #4
 800148c:	6213      	str	r3, [r2, #32]
 800148e:	e01c      	b.n	80014ca <HAL_RCC_OscConfig+0x36e>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	2b05      	cmp	r3, #5
 8001496:	d10c      	bne.n	80014b2 <HAL_RCC_OscConfig+0x356>
 8001498:	4b6d      	ldr	r3, [pc, #436]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 800149a:	6a1b      	ldr	r3, [r3, #32]
 800149c:	4a6c      	ldr	r2, [pc, #432]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 800149e:	f043 0304 	orr.w	r3, r3, #4
 80014a2:	6213      	str	r3, [r2, #32]
 80014a4:	4b6a      	ldr	r3, [pc, #424]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80014a6:	6a1b      	ldr	r3, [r3, #32]
 80014a8:	4a69      	ldr	r2, [pc, #420]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80014aa:	f043 0301 	orr.w	r3, r3, #1
 80014ae:	6213      	str	r3, [r2, #32]
 80014b0:	e00b      	b.n	80014ca <HAL_RCC_OscConfig+0x36e>
 80014b2:	4b67      	ldr	r3, [pc, #412]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80014b4:	6a1b      	ldr	r3, [r3, #32]
 80014b6:	4a66      	ldr	r2, [pc, #408]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80014b8:	f023 0301 	bic.w	r3, r3, #1
 80014bc:	6213      	str	r3, [r2, #32]
 80014be:	4b64      	ldr	r3, [pc, #400]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80014c0:	6a1b      	ldr	r3, [r3, #32]
 80014c2:	4a63      	ldr	r2, [pc, #396]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80014c4:	f023 0304 	bic.w	r3, r3, #4
 80014c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	68db      	ldr	r3, [r3, #12]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d015      	beq.n	80014fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d2:	f7ff fb19 	bl	8000b08 <HAL_GetTick>
 80014d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014d8:	e00a      	b.n	80014f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014da:	f7ff fb15 	bl	8000b08 <HAL_GetTick>
 80014de:	4602      	mov	r2, r0
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d901      	bls.n	80014f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e0ab      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014f0:	4b57      	ldr	r3, [pc, #348]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80014f2:	6a1b      	ldr	r3, [r3, #32]
 80014f4:	f003 0302 	and.w	r3, r3, #2
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d0ee      	beq.n	80014da <HAL_RCC_OscConfig+0x37e>
 80014fc:	e014      	b.n	8001528 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014fe:	f7ff fb03 	bl	8000b08 <HAL_GetTick>
 8001502:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001504:	e00a      	b.n	800151c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001506:	f7ff faff 	bl	8000b08 <HAL_GetTick>
 800150a:	4602      	mov	r2, r0
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	f241 3288 	movw	r2, #5000	; 0x1388
 8001514:	4293      	cmp	r3, r2
 8001516:	d901      	bls.n	800151c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e095      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800151c:	4b4c      	ldr	r3, [pc, #304]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	f003 0302 	and.w	r3, r3, #2
 8001524:	2b00      	cmp	r3, #0
 8001526:	d1ee      	bne.n	8001506 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001528:	7dfb      	ldrb	r3, [r7, #23]
 800152a:	2b01      	cmp	r3, #1
 800152c:	d105      	bne.n	800153a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800152e:	4b48      	ldr	r3, [pc, #288]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001530:	69db      	ldr	r3, [r3, #28]
 8001532:	4a47      	ldr	r2, [pc, #284]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001534:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001538:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	2b00      	cmp	r3, #0
 8001540:	f000 8081 	beq.w	8001646 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001544:	4b42      	ldr	r3, [pc, #264]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f003 030c 	and.w	r3, r3, #12
 800154c:	2b08      	cmp	r3, #8
 800154e:	d061      	beq.n	8001614 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	69db      	ldr	r3, [r3, #28]
 8001554:	2b02      	cmp	r3, #2
 8001556:	d146      	bne.n	80015e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001558:	4b3f      	ldr	r3, [pc, #252]	; (8001658 <HAL_RCC_OscConfig+0x4fc>)
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155e:	f7ff fad3 	bl	8000b08 <HAL_GetTick>
 8001562:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001564:	e008      	b.n	8001578 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001566:	f7ff facf 	bl	8000b08 <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d901      	bls.n	8001578 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	e067      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001578:	4b35      	ldr	r3, [pc, #212]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d1f0      	bne.n	8001566 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6a1b      	ldr	r3, [r3, #32]
 8001588:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800158c:	d108      	bne.n	80015a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800158e:	4b30      	ldr	r3, [pc, #192]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	492d      	ldr	r1, [pc, #180]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 800159c:	4313      	orrs	r3, r2
 800159e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015a0:	4b2b      	ldr	r3, [pc, #172]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6a19      	ldr	r1, [r3, #32]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b0:	430b      	orrs	r3, r1
 80015b2:	4927      	ldr	r1, [pc, #156]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80015b4:	4313      	orrs	r3, r2
 80015b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015b8:	4b27      	ldr	r3, [pc, #156]	; (8001658 <HAL_RCC_OscConfig+0x4fc>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015be:	f7ff faa3 	bl	8000b08 <HAL_GetTick>
 80015c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015c4:	e008      	b.n	80015d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015c6:	f7ff fa9f 	bl	8000b08 <HAL_GetTick>
 80015ca:	4602      	mov	r2, r0
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e037      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015d8:	4b1d      	ldr	r3, [pc, #116]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0f0      	beq.n	80015c6 <HAL_RCC_OscConfig+0x46a>
 80015e4:	e02f      	b.n	8001646 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015e6:	4b1c      	ldr	r3, [pc, #112]	; (8001658 <HAL_RCC_OscConfig+0x4fc>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ec:	f7ff fa8c 	bl	8000b08 <HAL_GetTick>
 80015f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015f2:	e008      	b.n	8001606 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015f4:	f7ff fa88 	bl	8000b08 <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	2b02      	cmp	r3, #2
 8001600:	d901      	bls.n	8001606 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001602:	2303      	movs	r3, #3
 8001604:	e020      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001606:	4b12      	ldr	r3, [pc, #72]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d1f0      	bne.n	80015f4 <HAL_RCC_OscConfig+0x498>
 8001612:	e018      	b.n	8001646 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	69db      	ldr	r3, [r3, #28]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d101      	bne.n	8001620 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	e013      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001620:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <HAL_RCC_OscConfig+0x4f4>)
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a1b      	ldr	r3, [r3, #32]
 8001630:	429a      	cmp	r2, r3
 8001632:	d106      	bne.n	8001642 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800163e:	429a      	cmp	r2, r3
 8001640:	d001      	beq.n	8001646 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e000      	b.n	8001648 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001646:	2300      	movs	r3, #0
}
 8001648:	4618      	mov	r0, r3
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40021000 	.word	0x40021000
 8001654:	40007000 	.word	0x40007000
 8001658:	42420060 	.word	0x42420060

0800165c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d101      	bne.n	8001670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e0d0      	b.n	8001812 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001670:	4b6a      	ldr	r3, [pc, #424]	; (800181c <HAL_RCC_ClockConfig+0x1c0>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0307 	and.w	r3, r3, #7
 8001678:	683a      	ldr	r2, [r7, #0]
 800167a:	429a      	cmp	r2, r3
 800167c:	d910      	bls.n	80016a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800167e:	4b67      	ldr	r3, [pc, #412]	; (800181c <HAL_RCC_ClockConfig+0x1c0>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f023 0207 	bic.w	r2, r3, #7
 8001686:	4965      	ldr	r1, [pc, #404]	; (800181c <HAL_RCC_ClockConfig+0x1c0>)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	4313      	orrs	r3, r2
 800168c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800168e:	4b63      	ldr	r3, [pc, #396]	; (800181c <HAL_RCC_ClockConfig+0x1c0>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	429a      	cmp	r2, r3
 800169a:	d001      	beq.n	80016a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e0b8      	b.n	8001812 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0302 	and.w	r3, r3, #2
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d020      	beq.n	80016ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	f003 0304 	and.w	r3, r3, #4
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d005      	beq.n	80016c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016b8:	4b59      	ldr	r3, [pc, #356]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	4a58      	ldr	r2, [pc, #352]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80016be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80016c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0308 	and.w	r3, r3, #8
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d005      	beq.n	80016dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016d0:	4b53      	ldr	r3, [pc, #332]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	4a52      	ldr	r2, [pc, #328]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80016d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80016da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016dc:	4b50      	ldr	r3, [pc, #320]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	689b      	ldr	r3, [r3, #8]
 80016e8:	494d      	ldr	r1, [pc, #308]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80016ea:	4313      	orrs	r3, r2
 80016ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d040      	beq.n	800177c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d107      	bne.n	8001712 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001702:	4b47      	ldr	r3, [pc, #284]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800170a:	2b00      	cmp	r3, #0
 800170c:	d115      	bne.n	800173a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e07f      	b.n	8001812 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	2b02      	cmp	r3, #2
 8001718:	d107      	bne.n	800172a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800171a:	4b41      	ldr	r3, [pc, #260]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d109      	bne.n	800173a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e073      	b.n	8001812 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800172a:	4b3d      	ldr	r3, [pc, #244]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d101      	bne.n	800173a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e06b      	b.n	8001812 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800173a:	4b39      	ldr	r3, [pc, #228]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f023 0203 	bic.w	r2, r3, #3
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	4936      	ldr	r1, [pc, #216]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 8001748:	4313      	orrs	r3, r2
 800174a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800174c:	f7ff f9dc 	bl	8000b08 <HAL_GetTick>
 8001750:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001752:	e00a      	b.n	800176a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001754:	f7ff f9d8 	bl	8000b08 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001762:	4293      	cmp	r3, r2
 8001764:	d901      	bls.n	800176a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e053      	b.n	8001812 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800176a:	4b2d      	ldr	r3, [pc, #180]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f003 020c 	and.w	r2, r3, #12
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	429a      	cmp	r2, r3
 800177a:	d1eb      	bne.n	8001754 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800177c:	4b27      	ldr	r3, [pc, #156]	; (800181c <HAL_RCC_ClockConfig+0x1c0>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0307 	and.w	r3, r3, #7
 8001784:	683a      	ldr	r2, [r7, #0]
 8001786:	429a      	cmp	r2, r3
 8001788:	d210      	bcs.n	80017ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178a:	4b24      	ldr	r3, [pc, #144]	; (800181c <HAL_RCC_ClockConfig+0x1c0>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f023 0207 	bic.w	r2, r3, #7
 8001792:	4922      	ldr	r1, [pc, #136]	; (800181c <HAL_RCC_ClockConfig+0x1c0>)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	4313      	orrs	r3, r2
 8001798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800179a:	4b20      	ldr	r3, [pc, #128]	; (800181c <HAL_RCC_ClockConfig+0x1c0>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0307 	and.w	r3, r3, #7
 80017a2:	683a      	ldr	r2, [r7, #0]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d001      	beq.n	80017ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e032      	b.n	8001812 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0304 	and.w	r3, r3, #4
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d008      	beq.n	80017ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017b8:	4b19      	ldr	r3, [pc, #100]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	68db      	ldr	r3, [r3, #12]
 80017c4:	4916      	ldr	r1, [pc, #88]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80017c6:	4313      	orrs	r3, r2
 80017c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0308 	and.w	r3, r3, #8
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d009      	beq.n	80017ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017d6:	4b12      	ldr	r3, [pc, #72]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	691b      	ldr	r3, [r3, #16]
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	490e      	ldr	r1, [pc, #56]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80017e6:	4313      	orrs	r3, r2
 80017e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017ea:	f000 f821 	bl	8001830 <HAL_RCC_GetSysClockFreq>
 80017ee:	4602      	mov	r2, r0
 80017f0:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <HAL_RCC_ClockConfig+0x1c4>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	091b      	lsrs	r3, r3, #4
 80017f6:	f003 030f 	and.w	r3, r3, #15
 80017fa:	490a      	ldr	r1, [pc, #40]	; (8001824 <HAL_RCC_ClockConfig+0x1c8>)
 80017fc:	5ccb      	ldrb	r3, [r1, r3]
 80017fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001802:	4a09      	ldr	r2, [pc, #36]	; (8001828 <HAL_RCC_ClockConfig+0x1cc>)
 8001804:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <HAL_RCC_ClockConfig+0x1d0>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe ffdc 	bl	80007c8 <HAL_InitTick>

  return HAL_OK;
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	3710      	adds	r7, #16
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	40022000 	.word	0x40022000
 8001820:	40021000 	.word	0x40021000
 8001824:	08006d20 	.word	0x08006d20
 8001828:	20000010 	.word	0x20000010
 800182c:	20000014 	.word	0x20000014

08001830 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001830:	b490      	push	{r4, r7}
 8001832:	b08a      	sub	sp, #40	; 0x28
 8001834:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001836:	4b2a      	ldr	r3, [pc, #168]	; (80018e0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001838:	1d3c      	adds	r4, r7, #4
 800183a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800183c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001840:	f240 2301 	movw	r3, #513	; 0x201
 8001844:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001846:	2300      	movs	r3, #0
 8001848:	61fb      	str	r3, [r7, #28]
 800184a:	2300      	movs	r3, #0
 800184c:	61bb      	str	r3, [r7, #24]
 800184e:	2300      	movs	r3, #0
 8001850:	627b      	str	r3, [r7, #36]	; 0x24
 8001852:	2300      	movs	r3, #0
 8001854:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001856:	2300      	movs	r3, #0
 8001858:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800185a:	4b22      	ldr	r3, [pc, #136]	; (80018e4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	f003 030c 	and.w	r3, r3, #12
 8001866:	2b04      	cmp	r3, #4
 8001868:	d002      	beq.n	8001870 <HAL_RCC_GetSysClockFreq+0x40>
 800186a:	2b08      	cmp	r3, #8
 800186c:	d003      	beq.n	8001876 <HAL_RCC_GetSysClockFreq+0x46>
 800186e:	e02d      	b.n	80018cc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001870:	4b1d      	ldr	r3, [pc, #116]	; (80018e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001872:	623b      	str	r3, [r7, #32]
      break;
 8001874:	e02d      	b.n	80018d2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	0c9b      	lsrs	r3, r3, #18
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001882:	4413      	add	r3, r2
 8001884:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001888:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001890:	2b00      	cmp	r3, #0
 8001892:	d013      	beq.n	80018bc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001894:	4b13      	ldr	r3, [pc, #76]	; (80018e4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	0c5b      	lsrs	r3, r3, #17
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80018a2:	4413      	add	r3, r2
 80018a4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80018a8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	4a0e      	ldr	r2, [pc, #56]	; (80018e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80018ae:	fb02 f203 	mul.w	r2, r2, r3
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b8:	627b      	str	r3, [r7, #36]	; 0x24
 80018ba:	e004      	b.n	80018c6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	4a0b      	ldr	r2, [pc, #44]	; (80018ec <HAL_RCC_GetSysClockFreq+0xbc>)
 80018c0:	fb02 f303 	mul.w	r3, r2, r3
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	623b      	str	r3, [r7, #32]
      break;
 80018ca:	e002      	b.n	80018d2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80018cc:	4b06      	ldr	r3, [pc, #24]	; (80018e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80018ce:	623b      	str	r3, [r7, #32]
      break;
 80018d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018d2:	6a3b      	ldr	r3, [r7, #32]
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3728      	adds	r7, #40	; 0x28
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc90      	pop	{r4, r7}
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	08006cf8 	.word	0x08006cf8
 80018e4:	40021000 	.word	0x40021000
 80018e8:	007a1200 	.word	0x007a1200
 80018ec:	003d0900 	.word	0x003d0900

080018f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018f4:	4b02      	ldr	r3, [pc, #8]	; (8001900 <HAL_RCC_GetHCLKFreq+0x10>)
 80018f6:	681b      	ldr	r3, [r3, #0]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr
 8001900:	20000010 	.word	0x20000010

08001904 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001908:	f7ff fff2 	bl	80018f0 <HAL_RCC_GetHCLKFreq>
 800190c:	4602      	mov	r2, r0
 800190e:	4b05      	ldr	r3, [pc, #20]	; (8001924 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	0a1b      	lsrs	r3, r3, #8
 8001914:	f003 0307 	and.w	r3, r3, #7
 8001918:	4903      	ldr	r1, [pc, #12]	; (8001928 <HAL_RCC_GetPCLK1Freq+0x24>)
 800191a:	5ccb      	ldrb	r3, [r1, r3]
 800191c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001920:	4618      	mov	r0, r3
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40021000 	.word	0x40021000
 8001928:	08006d30 	.word	0x08006d30

0800192c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001930:	f7ff ffde 	bl	80018f0 <HAL_RCC_GetHCLKFreq>
 8001934:	4602      	mov	r2, r0
 8001936:	4b05      	ldr	r3, [pc, #20]	; (800194c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	0adb      	lsrs	r3, r3, #11
 800193c:	f003 0307 	and.w	r3, r3, #7
 8001940:	4903      	ldr	r1, [pc, #12]	; (8001950 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001942:	5ccb      	ldrb	r3, [r1, r3]
 8001944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001948:	4618      	mov	r0, r3
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40021000 	.word	0x40021000
 8001950:	08006d30 	.word	0x08006d30

08001954 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	220f      	movs	r2, #15
 8001962:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001964:	4b11      	ldr	r3, [pc, #68]	; (80019ac <HAL_RCC_GetClockConfig+0x58>)
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0203 	and.w	r2, r3, #3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001970:	4b0e      	ldr	r3, [pc, #56]	; (80019ac <HAL_RCC_GetClockConfig+0x58>)
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800197c:	4b0b      	ldr	r3, [pc, #44]	; (80019ac <HAL_RCC_GetClockConfig+0x58>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001988:	4b08      	ldr	r3, [pc, #32]	; (80019ac <HAL_RCC_GetClockConfig+0x58>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	08db      	lsrs	r3, r3, #3
 800198e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001996:	4b06      	ldr	r3, [pc, #24]	; (80019b0 <HAL_RCC_GetClockConfig+0x5c>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 0207 	and.w	r2, r3, #7
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80019a2:	bf00      	nop
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bc80      	pop	{r7}
 80019aa:	4770      	bx	lr
 80019ac:	40021000 	.word	0x40021000
 80019b0:	40022000 	.word	0x40022000

080019b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019bc:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <RCC_Delay+0x34>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a0a      	ldr	r2, [pc, #40]	; (80019ec <RCC_Delay+0x38>)
 80019c2:	fba2 2303 	umull	r2, r3, r2, r3
 80019c6:	0a5b      	lsrs	r3, r3, #9
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	fb02 f303 	mul.w	r3, r2, r3
 80019ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80019d0:	bf00      	nop
  }
  while (Delay --);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	1e5a      	subs	r2, r3, #1
 80019d6:	60fa      	str	r2, [r7, #12]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d1f9      	bne.n	80019d0 <RCC_Delay+0x1c>
}
 80019dc:	bf00      	nop
 80019de:	bf00      	nop
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bc80      	pop	{r7}
 80019e6:	4770      	bx	lr
 80019e8:	20000010 	.word	0x20000010
 80019ec:	10624dd3 	.word	0x10624dd3

080019f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80019f8:	2300      	movs	r3, #0
 80019fa:	613b      	str	r3, [r7, #16]
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d07d      	beq.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a10:	4b4f      	ldr	r3, [pc, #316]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a12:	69db      	ldr	r3, [r3, #28]
 8001a14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d10d      	bne.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a1c:	4b4c      	ldr	r3, [pc, #304]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a1e:	69db      	ldr	r3, [r3, #28]
 8001a20:	4a4b      	ldr	r2, [pc, #300]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a26:	61d3      	str	r3, [r2, #28]
 8001a28:	4b49      	ldr	r3, [pc, #292]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a2a:	69db      	ldr	r3, [r3, #28]
 8001a2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a30:	60bb      	str	r3, [r7, #8]
 8001a32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a34:	2301      	movs	r3, #1
 8001a36:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a38:	4b46      	ldr	r3, [pc, #280]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d118      	bne.n	8001a76 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a44:	4b43      	ldr	r3, [pc, #268]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a42      	ldr	r2, [pc, #264]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a4e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a50:	f7ff f85a 	bl	8000b08 <HAL_GetTick>
 8001a54:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a56:	e008      	b.n	8001a6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a58:	f7ff f856 	bl	8000b08 <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b64      	cmp	r3, #100	; 0x64
 8001a64:	d901      	bls.n	8001a6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e06d      	b.n	8001b46 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6a:	4b3a      	ldr	r3, [pc, #232]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d0f0      	beq.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a76:	4b36      	ldr	r3, [pc, #216]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a78:	6a1b      	ldr	r3, [r3, #32]
 8001a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a7e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d02e      	beq.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d027      	beq.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a94:	4b2e      	ldr	r3, [pc, #184]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a96:	6a1b      	ldr	r3, [r3, #32]
 8001a98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a9c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a9e:	4b2e      	ldr	r3, [pc, #184]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001aa4:	4b2c      	ldr	r3, [pc, #176]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001aaa:	4a29      	ldr	r2, [pc, #164]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d014      	beq.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aba:	f7ff f825 	bl	8000b08 <HAL_GetTick>
 8001abe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ac0:	e00a      	b.n	8001ad8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac2:	f7ff f821 	bl	8000b08 <HAL_GetTick>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d901      	bls.n	8001ad8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e036      	b.n	8001b46 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ad8:	4b1d      	ldr	r3, [pc, #116]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ada:	6a1b      	ldr	r3, [r3, #32]
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d0ee      	beq.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ae4:	4b1a      	ldr	r3, [pc, #104]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ae6:	6a1b      	ldr	r3, [r3, #32]
 8001ae8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	4917      	ldr	r1, [pc, #92]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001af2:	4313      	orrs	r3, r2
 8001af4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001af6:	7dfb      	ldrb	r3, [r7, #23]
 8001af8:	2b01      	cmp	r3, #1
 8001afa:	d105      	bne.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001afc:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001afe:	69db      	ldr	r3, [r3, #28]
 8001b00:	4a13      	ldr	r2, [pc, #76]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b02:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b06:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d008      	beq.n	8001b26 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b14:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	490b      	ldr	r1, [pc, #44]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0310 	and.w	r3, r3, #16
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d008      	beq.n	8001b44 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b32:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	4904      	ldr	r1, [pc, #16]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001b40:	4313      	orrs	r3, r2
 8001b42:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3718      	adds	r7, #24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40021000 	.word	0x40021000
 8001b54:	40007000 	.word	0x40007000
 8001b58:	42420440 	.word	0x42420440

08001b5c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001b5c:	b590      	push	{r4, r7, lr}
 8001b5e:	b08d      	sub	sp, #52	; 0x34
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b64:	4b5a      	ldr	r3, [pc, #360]	; (8001cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8001b66:	f107 040c 	add.w	r4, r7, #12
 8001b6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b70:	f240 2301 	movw	r3, #513	; 0x201
 8001b74:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001b76:	2300      	movs	r3, #0
 8001b78:	627b      	str	r3, [r7, #36]	; 0x24
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b7e:	2300      	movs	r3, #0
 8001b80:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61fb      	str	r3, [r7, #28]
 8001b86:	2300      	movs	r3, #0
 8001b88:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2b10      	cmp	r3, #16
 8001b8e:	d00a      	beq.n	8001ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2b10      	cmp	r3, #16
 8001b94:	f200 8091 	bhi.w	8001cba <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d04c      	beq.n	8001c38 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d07c      	beq.n	8001c9e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001ba4:	e089      	b.n	8001cba <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 8001ba6:	4b4b      	ldr	r3, [pc, #300]	; (8001cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001bac:	4b49      	ldr	r3, [pc, #292]	; (8001cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f000 8082 	beq.w	8001cbe <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	0c9b      	lsrs	r3, r3, #18
 8001bbe:	f003 030f 	and.w	r3, r3, #15
 8001bc2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001bc6:	4413      	add	r3, r2
 8001bc8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001bcc:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d018      	beq.n	8001c0a <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001bd8:	4b3e      	ldr	r3, [pc, #248]	; (8001cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	0c5b      	lsrs	r3, r3, #17
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001be6:	4413      	add	r3, r2
 8001be8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001bec:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d00d      	beq.n	8001c14 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001bf8:	4a37      	ldr	r2, [pc, #220]	; (8001cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfc:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c00:	6a3b      	ldr	r3, [r7, #32]
 8001c02:	fb02 f303 	mul.w	r3, r2, r3
 8001c06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c08:	e004      	b.n	8001c14 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001c0a:	6a3b      	ldr	r3, [r7, #32]
 8001c0c:	4a33      	ldr	r2, [pc, #204]	; (8001cdc <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8001c0e:	fb02 f303 	mul.w	r3, r2, r3
 8001c12:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001c14:	4b2f      	ldr	r3, [pc, #188]	; (8001cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c20:	d102      	bne.n	8001c28 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8001c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c24:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001c26:	e04a      	b.n	8001cbe <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8001c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	4a2c      	ldr	r2, [pc, #176]	; (8001ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8001c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c32:	085b      	lsrs	r3, r3, #1
 8001c34:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001c36:	e042      	b.n	8001cbe <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8001c38:	4b26      	ldr	r3, [pc, #152]	; (8001cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001c3a:	6a1b      	ldr	r3, [r3, #32]
 8001c3c:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c48:	d108      	bne.n	8001c5c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	f003 0302 	and.w	r3, r3, #2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 8001c54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c58:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c5a:	e01f      	b.n	8001c9c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001c5c:	69fb      	ldr	r3, [r7, #28]
 8001c5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c66:	d109      	bne.n	8001c7c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8001c68:	4b1a      	ldr	r3, [pc, #104]	; (8001cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c6c:	f003 0302 	and.w	r3, r3, #2
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 8001c74:	f649 4340 	movw	r3, #40000	; 0x9c40
 8001c78:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c7a:	e00f      	b.n	8001c9c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c86:	d11c      	bne.n	8001cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8001c88:	4b12      	ldr	r3, [pc, #72]	; (8001cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d016      	beq.n	8001cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 8001c94:	f24f 4324 	movw	r3, #62500	; 0xf424
 8001c98:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001c9a:	e012      	b.n	8001cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8001c9c:	e011      	b.n	8001cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001c9e:	f7ff fe45 	bl	800192c <HAL_RCC_GetPCLK2Freq>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	4b0b      	ldr	r3, [pc, #44]	; (8001cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	0b9b      	lsrs	r3, r3, #14
 8001caa:	f003 0303 	and.w	r3, r3, #3
 8001cae:	3301      	adds	r3, #1
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001cb8:	e004      	b.n	8001cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001cba:	bf00      	nop
 8001cbc:	e002      	b.n	8001cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001cbe:	bf00      	nop
 8001cc0:	e000      	b.n	8001cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8001cc2:	bf00      	nop
    }
  }
  return (frequency);
 8001cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3734      	adds	r7, #52	; 0x34
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd90      	pop	{r4, r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	08006d08 	.word	0x08006d08
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	007a1200 	.word	0x007a1200
 8001cdc:	003d0900 	.word	0x003d0900
 8001ce0:	aaaaaaab 	.word	0xaaaaaaab

08001ce4 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8001cec:	2300      	movs	r3, #0
 8001cee:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d101      	bne.n	8001cfa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e084      	b.n	8001e04 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	7c5b      	ldrb	r3, [r3, #17]
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d105      	bne.n	8001d10 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f7fe fd06 	bl	800071c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2202      	movs	r2, #2
 8001d14:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 faa0 	bl	800225c <HAL_RTC_WaitForSynchro>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d004      	beq.n	8001d2c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2204      	movs	r2, #4
 8001d26:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e06b      	b.n	8001e04 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f000 fb59 	bl	80023e4 <RTC_EnterInitMode>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d004      	beq.n	8001d42 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2204      	movs	r2, #4
 8001d3c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e060      	b.n	8001e04 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	685a      	ldr	r2, [r3, #4]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f022 0207 	bic.w	r2, r2, #7
 8001d50:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d005      	beq.n	8001d66 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8001d5a:	4b2c      	ldr	r3, [pc, #176]	; (8001e0c <HAL_RTC_Init+0x128>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	4a2b      	ldr	r2, [pc, #172]	; (8001e0c <HAL_RTC_Init+0x128>)
 8001d60:	f023 0301 	bic.w	r3, r3, #1
 8001d64:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8001d66:	4b29      	ldr	r3, [pc, #164]	; (8001e0c <HAL_RTC_Init+0x128>)
 8001d68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d6a:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	4926      	ldr	r1, [pc, #152]	; (8001e0c <HAL_RTC_Init+0x128>)
 8001d74:	4313      	orrs	r3, r2
 8001d76:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d80:	d003      	beq.n	8001d8a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	60fb      	str	r3, [r7, #12]
 8001d88:	e00e      	b.n	8001da8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8001d8a:	2001      	movs	r0, #1
 8001d8c:	f7ff fee6 	bl	8001b5c <HAL_RCCEx_GetPeriphCLKFreq>
 8001d90:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d104      	bne.n	8001da2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2204      	movs	r2, #4
 8001d9c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e030      	b.n	8001e04 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	3b01      	subs	r3, #1
 8001da6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f023 010f 	bic.w	r1, r3, #15
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	0c1a      	lsrs	r2, r3, #16
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	0c1b      	lsrs	r3, r3, #16
 8001dc6:	041b      	lsls	r3, r3, #16
 8001dc8:	68fa      	ldr	r2, [r7, #12]
 8001dca:	b291      	uxth	r1, r2
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6812      	ldr	r2, [r2, #0]
 8001dd0:	430b      	orrs	r3, r1
 8001dd2:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f000 fb2d 	bl	8002434 <RTC_ExitInitMode>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d004      	beq.n	8001dea <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2204      	movs	r2, #4
 8001de4:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e00c      	b.n	8001e04 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2201      	movs	r2, #1
 8001df4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2201      	movs	r2, #1
 8001dfa:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8001e02:	2300      	movs	r3, #0
  }
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3710      	adds	r7, #16
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	40006c00 	.word	0x40006c00

08001e10 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001e10:	b590      	push	{r4, r7, lr}
 8001e12:	b087      	sub	sp, #28
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	60f8      	str	r0, [r7, #12]
 8001e18:	60b9      	str	r1, [r7, #8]
 8001e1a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
 8001e20:	2300      	movs	r3, #0
 8001e22:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d002      	beq.n	8001e30 <HAL_RTC_SetTime+0x20>
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d101      	bne.n	8001e34 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e080      	b.n	8001f36 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	7c1b      	ldrb	r3, [r3, #16]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d101      	bne.n	8001e40 <HAL_RTC_SetTime+0x30>
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	e07a      	b.n	8001f36 <HAL_RTC_SetTime+0x126>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2201      	movs	r2, #1
 8001e44:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	2202      	movs	r2, #2
 8001e4a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d113      	bne.n	8001e7a <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	461a      	mov	r2, r3
 8001e58:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001e5c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	785b      	ldrb	r3, [r3, #1]
 8001e64:	4619      	mov	r1, r3
 8001e66:	460b      	mov	r3, r1
 8001e68:	011b      	lsls	r3, r3, #4
 8001e6a:	1a5b      	subs	r3, r3, r1
 8001e6c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001e6e:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8001e70:	68ba      	ldr	r2, [r7, #8]
 8001e72:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8001e74:	4413      	add	r3, r2
 8001e76:	617b      	str	r3, [r7, #20]
 8001e78:	e01e      	b.n	8001eb8 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 fb1d 	bl	80024be <RTC_Bcd2ToByte>
 8001e84:	4603      	mov	r3, r0
 8001e86:	461a      	mov	r2, r3
 8001e88:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001e8c:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	785b      	ldrb	r3, [r3, #1]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f000 fb12 	bl	80024be <RTC_Bcd2ToByte>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	011b      	lsls	r3, r3, #4
 8001ea2:	1a9b      	subs	r3, r3, r2
 8001ea4:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001ea6:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	789b      	ldrb	r3, [r3, #2]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 fb06 	bl	80024be <RTC_Bcd2ToByte>
 8001eb2:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8001eb4:	4423      	add	r3, r4
 8001eb6:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8001eb8:	6979      	ldr	r1, [r7, #20]
 8001eba:	68f8      	ldr	r0, [r7, #12]
 8001ebc:	f000 fa2b 	bl	8002316 <RTC_WriteTimeCounter>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d007      	beq.n	8001ed6 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2204      	movs	r2, #4
 8001eca:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e02f      	b.n	8001f36 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f022 0205 	bic.w	r2, r2, #5
 8001ee4:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f000 fa3c 	bl	8002364 <RTC_ReadAlarmCounter>
 8001eec:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ef4:	d018      	beq.n	8001f28 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d214      	bcs.n	8001f28 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8001f04:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001f08:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8001f0a:	6939      	ldr	r1, [r7, #16]
 8001f0c:	68f8      	ldr	r0, [r7, #12]
 8001f0e:	f000 fa42 	bl	8002396 <RTC_WriteAlarmCounter>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d007      	beq.n	8001f28 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2204      	movs	r2, #4
 8001f1c:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2200      	movs	r2, #0
 8001f22:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e006      	b.n	8001f36 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2200      	movs	r2, #0
 8001f32:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8001f34:	2300      	movs	r3, #0
  }
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	371c      	adds	r7, #28
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd90      	pop	{r4, r7, pc}
	...

08001f40 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b088      	sub	sp, #32
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61bb      	str	r3, [r7, #24]
 8001f50:	2300      	movs	r3, #0
 8001f52:	61fb      	str	r3, [r7, #28]
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d002      	beq.n	8001f68 <HAL_RTC_GetTime+0x28>
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d101      	bne.n	8001f6c <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e0b5      	b.n	80020d8 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f003 0304 	and.w	r3, r3, #4
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e0ac      	b.n	80020d8 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	f000 f999 	bl	80022b6 <RTC_ReadTimeCounter>
 8001f84:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	4a55      	ldr	r2, [pc, #340]	; (80020e0 <HAL_RTC_GetTime+0x1a0>)
 8001f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f8e:	0adb      	lsrs	r3, r3, #11
 8001f90:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8001f92:	69ba      	ldr	r2, [r7, #24]
 8001f94:	4b52      	ldr	r3, [pc, #328]	; (80020e0 <HAL_RTC_GetTime+0x1a0>)
 8001f96:	fba3 1302 	umull	r1, r3, r3, r2
 8001f9a:	0adb      	lsrs	r3, r3, #11
 8001f9c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001fa0:	fb01 f303 	mul.w	r3, r1, r3
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	4a4f      	ldr	r2, [pc, #316]	; (80020e4 <HAL_RTC_GetTime+0x1a4>)
 8001fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fac:	095b      	lsrs	r3, r3, #5
 8001fae:	b2da      	uxtb	r2, r3
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8001fb4:	69bb      	ldr	r3, [r7, #24]
 8001fb6:	4a4a      	ldr	r2, [pc, #296]	; (80020e0 <HAL_RTC_GetTime+0x1a0>)
 8001fb8:	fba2 1203 	umull	r1, r2, r2, r3
 8001fbc:	0ad2      	lsrs	r2, r2, #11
 8001fbe:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001fc2:	fb01 f202 	mul.w	r2, r1, r2
 8001fc6:	1a9a      	subs	r2, r3, r2
 8001fc8:	4b46      	ldr	r3, [pc, #280]	; (80020e4 <HAL_RTC_GetTime+0x1a4>)
 8001fca:	fba3 1302 	umull	r1, r3, r3, r2
 8001fce:	0959      	lsrs	r1, r3, #5
 8001fd0:	460b      	mov	r3, r1
 8001fd2:	011b      	lsls	r3, r3, #4
 8001fd4:	1a5b      	subs	r3, r3, r1
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	1ad1      	subs	r1, r2, r3
 8001fda:	b2ca      	uxtb	r2, r1
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	2b17      	cmp	r3, #23
 8001fe4:	d955      	bls.n	8002092 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	4a3f      	ldr	r2, [pc, #252]	; (80020e8 <HAL_RTC_GetTime+0x1a8>)
 8001fea:	fba2 2303 	umull	r2, r3, r2, r3
 8001fee:	091b      	lsrs	r3, r3, #4
 8001ff0:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8001ff2:	6939      	ldr	r1, [r7, #16]
 8001ff4:	4b3c      	ldr	r3, [pc, #240]	; (80020e8 <HAL_RTC_GetTime+0x1a8>)
 8001ff6:	fba3 2301 	umull	r2, r3, r3, r1
 8001ffa:	091a      	lsrs	r2, r3, #4
 8001ffc:	4613      	mov	r3, r2
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	4413      	add	r3, r2
 8002002:	00db      	lsls	r3, r3, #3
 8002004:	1aca      	subs	r2, r1, r3
 8002006:	b2d2      	uxtb	r2, r2
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800200c:	68f8      	ldr	r0, [r7, #12]
 800200e:	f000 f9a9 	bl	8002364 <RTC_ReadAlarmCounter>
 8002012:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800201a:	d008      	beq.n	800202e <HAL_RTC_GetTime+0xee>
 800201c:	69fa      	ldr	r2, [r7, #28]
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	429a      	cmp	r2, r3
 8002022:	d904      	bls.n	800202e <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8002024:	69fa      	ldr	r2, [r7, #28]
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	61fb      	str	r3, [r7, #28]
 800202c:	e002      	b.n	8002034 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800202e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002032:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	4a2d      	ldr	r2, [pc, #180]	; (80020ec <HAL_RTC_GetTime+0x1ac>)
 8002038:	fb02 f303 	mul.w	r3, r2, r3
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002042:	69b9      	ldr	r1, [r7, #24]
 8002044:	68f8      	ldr	r0, [r7, #12]
 8002046:	f000 f966 	bl	8002316 <RTC_WriteTimeCounter>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e041      	b.n	80020d8 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800205a:	d00c      	beq.n	8002076 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 800205c:	69fa      	ldr	r2, [r7, #28]
 800205e:	69bb      	ldr	r3, [r7, #24]
 8002060:	4413      	add	r3, r2
 8002062:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002064:	69f9      	ldr	r1, [r7, #28]
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f000 f995 	bl	8002396 <RTC_WriteAlarmCounter>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d00a      	beq.n	8002088 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e030      	b.n	80020d8 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002076:	69f9      	ldr	r1, [r7, #28]
 8002078:	68f8      	ldr	r0, [r7, #12]
 800207a:	f000 f98c 	bl	8002396 <RTC_WriteAlarmCounter>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e027      	b.n	80020d8 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8002088:	6979      	ldr	r1, [r7, #20]
 800208a:	68f8      	ldr	r0, [r7, #12]
 800208c:	f000 fa34 	bl	80024f8 <RTC_DateUpdate>
 8002090:	e003      	b.n	800209a <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d01a      	beq.n	80020d6 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f000 f9ed 	bl	8002484 <RTC_ByteToBcd2>
 80020aa:	4603      	mov	r3, r0
 80020ac:	461a      	mov	r2, r3
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	785b      	ldrb	r3, [r3, #1]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f000 f9e4 	bl	8002484 <RTC_ByteToBcd2>
 80020bc:	4603      	mov	r3, r0
 80020be:	461a      	mov	r2, r3
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	789b      	ldrb	r3, [r3, #2]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f000 f9db 	bl	8002484 <RTC_ByteToBcd2>
 80020ce:	4603      	mov	r3, r0
 80020d0:	461a      	mov	r2, r3
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3720      	adds	r7, #32
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	91a2b3c5 	.word	0x91a2b3c5
 80020e4:	88888889 	.word	0x88888889
 80020e8:	aaaaaaab 	.word	0xaaaaaaab
 80020ec:	00015180 	.word	0x00015180

080020f0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b088      	sub	sp, #32
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	60b9      	str	r1, [r7, #8]
 80020fa:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
 8002100:	2300      	movs	r3, #0
 8002102:	61bb      	str	r3, [r7, #24]
 8002104:	2300      	movs	r3, #0
 8002106:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d002      	beq.n	8002114 <HAL_RTC_SetDate+0x24>
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d101      	bne.n	8002118 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e097      	b.n	8002248 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	7c1b      	ldrb	r3, [r3, #16]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d101      	bne.n	8002124 <HAL_RTC_SetDate+0x34>
 8002120:	2302      	movs	r3, #2
 8002122:	e091      	b.n	8002248 <HAL_RTC_SetDate+0x158>
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2201      	movs	r2, #1
 8002128:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2202      	movs	r2, #2
 800212e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10c      	bne.n	8002150 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	78da      	ldrb	r2, [r3, #3]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	785a      	ldrb	r2, [r3, #1]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	789a      	ldrb	r2, [r3, #2]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	739a      	strb	r2, [r3, #14]
 800214e:	e01a      	b.n	8002186 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	78db      	ldrb	r3, [r3, #3]
 8002154:	4618      	mov	r0, r3
 8002156:	f000 f9b2 	bl	80024be <RTC_Bcd2ToByte>
 800215a:	4603      	mov	r3, r0
 800215c:	461a      	mov	r2, r3
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	785b      	ldrb	r3, [r3, #1]
 8002166:	4618      	mov	r0, r3
 8002168:	f000 f9a9 	bl	80024be <RTC_Bcd2ToByte>
 800216c:	4603      	mov	r3, r0
 800216e:	461a      	mov	r2, r3
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	789b      	ldrb	r3, [r3, #2]
 8002178:	4618      	mov	r0, r3
 800217a:	f000 f9a0 	bl	80024be <RTC_Bcd2ToByte>
 800217e:	4603      	mov	r3, r0
 8002180:	461a      	mov	r2, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	7bdb      	ldrb	r3, [r3, #15]
 800218a:	4618      	mov	r0, r3
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	7b59      	ldrb	r1, [r3, #13]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	7b9b      	ldrb	r3, [r3, #14]
 8002194:	461a      	mov	r2, r3
 8002196:	f000 fa8b 	bl	80026b0 <RTC_WeekDayNum>
 800219a:	4603      	mov	r3, r0
 800219c:	461a      	mov	r2, r3
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	7b1a      	ldrb	r2, [r3, #12]
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 80021aa:	68f8      	ldr	r0, [r7, #12]
 80021ac:	f000 f883 	bl	80022b6 <RTC_ReadTimeCounter>
 80021b0:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	4a26      	ldr	r2, [pc, #152]	; (8002250 <HAL_RTC_SetDate+0x160>)
 80021b6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ba:	0adb      	lsrs	r3, r3, #11
 80021bc:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	2b18      	cmp	r3, #24
 80021c2:	d93a      	bls.n	800223a <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	4a23      	ldr	r2, [pc, #140]	; (8002254 <HAL_RTC_SetDate+0x164>)
 80021c8:	fba2 2303 	umull	r2, r3, r2, r3
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	4a22      	ldr	r2, [pc, #136]	; (8002258 <HAL_RTC_SetDate+0x168>)
 80021d0:	fb02 f303 	mul.w	r3, r2, r3
 80021d4:	69fa      	ldr	r2, [r7, #28]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80021da:	69f9      	ldr	r1, [r7, #28]
 80021dc:	68f8      	ldr	r0, [r7, #12]
 80021de:	f000 f89a 	bl	8002316 <RTC_WriteTimeCounter>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d007      	beq.n	80021f8 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2204      	movs	r2, #4
 80021ec:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2200      	movs	r2, #0
 80021f2:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e027      	b.n	8002248 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f000 f8b3 	bl	8002364 <RTC_ReadAlarmCounter>
 80021fe:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002206:	d018      	beq.n	800223a <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8002208:	69ba      	ldr	r2, [r7, #24]
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	429a      	cmp	r2, r3
 800220e:	d214      	bcs.n	800223a <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8002216:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800221a:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800221c:	69b9      	ldr	r1, [r7, #24]
 800221e:	68f8      	ldr	r0, [r7, #12]
 8002220:	f000 f8b9 	bl	8002396 <RTC_WriteAlarmCounter>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d007      	beq.n	800223a <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2204      	movs	r2, #4
 800222e:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2200      	movs	r2, #0
 8002234:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e006      	b.n	8002248 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2201      	movs	r2, #1
 800223e:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2200      	movs	r2, #0
 8002244:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002246:	2300      	movs	r3, #0
}
 8002248:	4618      	mov	r0, r3
 800224a:	3720      	adds	r7, #32
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	91a2b3c5 	.word	0x91a2b3c5
 8002254:	aaaaaaab 	.word	0xaaaaaaab
 8002258:	00015180 	.word	0x00015180

0800225c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002264:	2300      	movs	r3, #0
 8002266:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e01d      	b.n	80022ae <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	685a      	ldr	r2, [r3, #4]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f022 0208 	bic.w	r2, r2, #8
 8002280:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002282:	f7fe fc41 	bl	8000b08 <HAL_GetTick>
 8002286:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8002288:	e009      	b.n	800229e <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800228a:	f7fe fc3d 	bl	8000b08 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002298:	d901      	bls.n	800229e <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e007      	b.n	80022ae <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f003 0308 	and.w	r3, r3, #8
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d0ee      	beq.n	800228a <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80022b6:	b480      	push	{r7}
 80022b8:	b087      	sub	sp, #28
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80022be:	2300      	movs	r3, #0
 80022c0:	827b      	strh	r3, [r7, #18]
 80022c2:	2300      	movs	r3, #0
 80022c4:	823b      	strh	r3, [r7, #16]
 80022c6:	2300      	movs	r3, #0
 80022c8:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80022ca:	2300      	movs	r3, #0
 80022cc:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	699b      	ldr	r3, [r3, #24]
 80022e4:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 80022e6:	8a7a      	ldrh	r2, [r7, #18]
 80022e8:	8a3b      	ldrh	r3, [r7, #16]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d008      	beq.n	8002300 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 80022ee:	8a3b      	ldrh	r3, [r7, #16]
 80022f0:	041a      	lsls	r2, r3, #16
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	69db      	ldr	r3, [r3, #28]
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	4313      	orrs	r3, r2
 80022fc:	617b      	str	r3, [r7, #20]
 80022fe:	e004      	b.n	800230a <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8002300:	8a7b      	ldrh	r3, [r7, #18]
 8002302:	041a      	lsls	r2, r3, #16
 8002304:	89fb      	ldrh	r3, [r7, #14]
 8002306:	4313      	orrs	r3, r2
 8002308:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800230a:	697b      	ldr	r3, [r7, #20]
}
 800230c:	4618      	mov	r0, r3
 800230e:	371c      	adds	r7, #28
 8002310:	46bd      	mov	sp, r7
 8002312:	bc80      	pop	{r7}
 8002314:	4770      	bx	lr

08002316 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8002316:	b580      	push	{r7, lr}
 8002318:	b084      	sub	sp, #16
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
 800231e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002320:	2300      	movs	r3, #0
 8002322:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	f000 f85d 	bl	80023e4 <RTC_EnterInitMode>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d002      	beq.n	8002336 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	73fb      	strb	r3, [r7, #15]
 8002334:	e011      	b.n	800235a <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	0c12      	lsrs	r2, r2, #16
 800233e:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	b292      	uxth	r2, r2
 8002348:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 f872 	bl	8002434 <RTC_ExitInitMode>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800235a:	7bfb      	ldrb	r3, [r7, #15]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8002364:	b480      	push	{r7}
 8002366:	b085      	sub	sp, #20
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800236c:	2300      	movs	r3, #0
 800236e:	81fb      	strh	r3, [r7, #14]
 8002370:	2300      	movs	r3, #0
 8002372:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	6a1b      	ldr	r3, [r3, #32]
 800237a:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002382:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8002384:	89fb      	ldrh	r3, [r7, #14]
 8002386:	041a      	lsls	r2, r3, #16
 8002388:	89bb      	ldrh	r3, [r7, #12]
 800238a:	4313      	orrs	r3, r2
}
 800238c:	4618      	mov	r0, r3
 800238e:	3714      	adds	r7, #20
 8002390:	46bd      	mov	sp, r7
 8002392:	bc80      	pop	{r7}
 8002394:	4770      	bx	lr

08002396 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b084      	sub	sp, #16
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
 800239e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023a0:	2300      	movs	r3, #0
 80023a2:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f000 f81d 	bl	80023e4 <RTC_EnterInitMode>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d002      	beq.n	80023b6 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	73fb      	strb	r3, [r7, #15]
 80023b4:	e011      	b.n	80023da <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	0c12      	lsrs	r2, r2, #16
 80023be:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	683a      	ldr	r2, [r7, #0]
 80023c6:	b292      	uxth	r2, r2
 80023c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f000 f832 	bl	8002434 <RTC_ExitInitMode>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80023da:	7bfb      	ldrb	r3, [r7, #15]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023ec:	2300      	movs	r3, #0
 80023ee:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 80023f0:	f7fe fb8a 	bl	8000b08 <HAL_GetTick>
 80023f4:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80023f6:	e009      	b.n	800240c <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80023f8:	f7fe fb86 	bl	8000b08 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002406:	d901      	bls.n	800240c <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002408:	2303      	movs	r3, #3
 800240a:	e00f      	b.n	800242c <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f003 0320 	and.w	r3, r3, #32
 8002416:	2b00      	cmp	r3, #0
 8002418:	d0ee      	beq.n	80023f8 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f042 0210 	orr.w	r2, r2, #16
 8002428:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800243c:	2300      	movs	r3, #0
 800243e:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	685a      	ldr	r2, [r3, #4]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f022 0210 	bic.w	r2, r2, #16
 800244e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002450:	f7fe fb5a 	bl	8000b08 <HAL_GetTick>
 8002454:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002456:	e009      	b.n	800246c <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002458:	f7fe fb56 	bl	8000b08 <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002466:	d901      	bls.n	800246c <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8002468:	2303      	movs	r3, #3
 800246a:	e007      	b.n	800247c <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f003 0320 	and.w	r3, r3, #32
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0ee      	beq.n	8002458 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800247a:	2300      	movs	r3, #0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800248e:	2300      	movs	r3, #0
 8002490:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 8002492:	e005      	b.n	80024a0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	3301      	adds	r3, #1
 8002498:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	3b0a      	subs	r3, #10
 800249e:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80024a0:	79fb      	ldrb	r3, [r7, #7]
 80024a2:	2b09      	cmp	r3, #9
 80024a4:	d8f6      	bhi.n	8002494 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	011b      	lsls	r3, r3, #4
 80024ac:	b2da      	uxtb	r2, r3
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	b2db      	uxtb	r3, r3
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3714      	adds	r7, #20
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bc80      	pop	{r7}
 80024bc:	4770      	bx	lr

080024be <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80024be:	b480      	push	{r7}
 80024c0:	b085      	sub	sp, #20
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	4603      	mov	r3, r0
 80024c6:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80024c8:	2300      	movs	r3, #0
 80024ca:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80024cc:	79fb      	ldrb	r3, [r7, #7]
 80024ce:	091b      	lsrs	r3, r3, #4
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	461a      	mov	r2, r3
 80024d4:	4613      	mov	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	4413      	add	r3, r2
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	f003 030f 	and.w	r3, r3, #15
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	4413      	add	r3, r2
 80024ec:	b2db      	uxtb	r3, r3
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3714      	adds	r7, #20
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bc80      	pop	{r7}
 80024f6:	4770      	bx	lr

080024f8 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8002502:	2300      	movs	r3, #0
 8002504:	617b      	str	r3, [r7, #20]
 8002506:	2300      	movs	r3, #0
 8002508:	613b      	str	r3, [r7, #16]
 800250a:	2300      	movs	r3, #0
 800250c:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800250e:	2300      	movs	r3, #0
 8002510:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	7bdb      	ldrb	r3, [r3, #15]
 8002516:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	7b5b      	ldrb	r3, [r3, #13]
 800251c:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	7b9b      	ldrb	r3, [r3, #14]
 8002522:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8002524:	2300      	movs	r3, #0
 8002526:	60bb      	str	r3, [r7, #8]
 8002528:	e06f      	b.n	800260a <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	2b01      	cmp	r3, #1
 800252e:	d011      	beq.n	8002554 <RTC_DateUpdate+0x5c>
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	2b03      	cmp	r3, #3
 8002534:	d00e      	beq.n	8002554 <RTC_DateUpdate+0x5c>
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	2b05      	cmp	r3, #5
 800253a:	d00b      	beq.n	8002554 <RTC_DateUpdate+0x5c>
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	2b07      	cmp	r3, #7
 8002540:	d008      	beq.n	8002554 <RTC_DateUpdate+0x5c>
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	2b08      	cmp	r3, #8
 8002546:	d005      	beq.n	8002554 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8002548:	693b      	ldr	r3, [r7, #16]
 800254a:	2b0a      	cmp	r3, #10
 800254c:	d002      	beq.n	8002554 <RTC_DateUpdate+0x5c>
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	2b0c      	cmp	r3, #12
 8002552:	d117      	bne.n	8002584 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2b1e      	cmp	r3, #30
 8002558:	d803      	bhi.n	8002562 <RTC_DateUpdate+0x6a>
      {
        day++;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	3301      	adds	r3, #1
 800255e:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002560:	e050      	b.n	8002604 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	2b0c      	cmp	r3, #12
 8002566:	d005      	beq.n	8002574 <RTC_DateUpdate+0x7c>
        {
          month++;
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	3301      	adds	r3, #1
 800256c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800256e:	2301      	movs	r3, #1
 8002570:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002572:	e047      	b.n	8002604 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8002574:	2301      	movs	r3, #1
 8002576:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002578:	2301      	movs	r3, #1
 800257a:	60fb      	str	r3, [r7, #12]
          year++;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	3301      	adds	r3, #1
 8002580:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 8002582:	e03f      	b.n	8002604 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	2b04      	cmp	r3, #4
 8002588:	d008      	beq.n	800259c <RTC_DateUpdate+0xa4>
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	2b06      	cmp	r3, #6
 800258e:	d005      	beq.n	800259c <RTC_DateUpdate+0xa4>
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	2b09      	cmp	r3, #9
 8002594:	d002      	beq.n	800259c <RTC_DateUpdate+0xa4>
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	2b0b      	cmp	r3, #11
 800259a:	d10c      	bne.n	80025b6 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2b1d      	cmp	r3, #29
 80025a0:	d803      	bhi.n	80025aa <RTC_DateUpdate+0xb2>
      {
        day++;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	3301      	adds	r3, #1
 80025a6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80025a8:	e02c      	b.n	8002604 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	3301      	adds	r3, #1
 80025ae:	613b      	str	r3, [r7, #16]
        day = 1U;
 80025b0:	2301      	movs	r3, #1
 80025b2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80025b4:	e026      	b.n	8002604 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d123      	bne.n	8002604 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2b1b      	cmp	r3, #27
 80025c0:	d803      	bhi.n	80025ca <RTC_DateUpdate+0xd2>
      {
        day++;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	3301      	adds	r3, #1
 80025c6:	60fb      	str	r3, [r7, #12]
 80025c8:	e01c      	b.n	8002604 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2b1c      	cmp	r3, #28
 80025ce:	d111      	bne.n	80025f4 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	4618      	mov	r0, r3
 80025d6:	f000 f839 	bl	800264c <RTC_IsLeapYear>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d003      	beq.n	80025e8 <RTC_DateUpdate+0xf0>
        {
          day++;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	3301      	adds	r3, #1
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	e00d      	b.n	8002604 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	3301      	adds	r3, #1
 80025ec:	613b      	str	r3, [r7, #16]
          day = 1U;
 80025ee:	2301      	movs	r3, #1
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	e007      	b.n	8002604 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2b1d      	cmp	r3, #29
 80025f8:	d104      	bne.n	8002604 <RTC_DateUpdate+0x10c>
      {
        month++;
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	3301      	adds	r3, #1
 80025fe:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002600:	2301      	movs	r3, #1
 8002602:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	3301      	adds	r3, #1
 8002608:	60bb      	str	r3, [r7, #8]
 800260a:	68ba      	ldr	r2, [r7, #8]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	429a      	cmp	r2, r3
 8002610:	d38b      	bcc.n	800252a <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	b2da      	uxtb	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	b2da      	uxtb	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	b2da      	uxtb	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	b2db      	uxtb	r3, r3
 800262e:	68fa      	ldr	r2, [r7, #12]
 8002630:	b2d2      	uxtb	r2, r2
 8002632:	4619      	mov	r1, r3
 8002634:	6978      	ldr	r0, [r7, #20]
 8002636:	f000 f83b 	bl	80026b0 <RTC_WeekDayNum>
 800263a:	4603      	mov	r3, r0
 800263c:	461a      	mov	r2, r3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	731a      	strb	r2, [r3, #12]
}
 8002642:	bf00      	nop
 8002644:	3718      	adds	r7, #24
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
	...

0800264c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8002656:	88fb      	ldrh	r3, [r7, #6]
 8002658:	f003 0303 	and.w	r3, r3, #3
 800265c:	b29b      	uxth	r3, r3
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8002662:	2300      	movs	r3, #0
 8002664:	e01d      	b.n	80026a2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8002666:	88fb      	ldrh	r3, [r7, #6]
 8002668:	4a10      	ldr	r2, [pc, #64]	; (80026ac <RTC_IsLeapYear+0x60>)
 800266a:	fba2 1203 	umull	r1, r2, r2, r3
 800266e:	0952      	lsrs	r2, r2, #5
 8002670:	2164      	movs	r1, #100	; 0x64
 8002672:	fb01 f202 	mul.w	r2, r1, r2
 8002676:	1a9b      	subs	r3, r3, r2
 8002678:	b29b      	uxth	r3, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800267e:	2301      	movs	r3, #1
 8002680:	e00f      	b.n	80026a2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8002682:	88fb      	ldrh	r3, [r7, #6]
 8002684:	4a09      	ldr	r2, [pc, #36]	; (80026ac <RTC_IsLeapYear+0x60>)
 8002686:	fba2 1203 	umull	r1, r2, r2, r3
 800268a:	09d2      	lsrs	r2, r2, #7
 800268c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002690:	fb01 f202 	mul.w	r2, r1, r2
 8002694:	1a9b      	subs	r3, r3, r2
 8002696:	b29b      	uxth	r3, r3
 8002698:	2b00      	cmp	r3, #0
 800269a:	d101      	bne.n	80026a0 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 800269c:	2301      	movs	r3, #1
 800269e:	e000      	b.n	80026a2 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80026a0:	2300      	movs	r3, #0
  }
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	370c      	adds	r7, #12
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr
 80026ac:	51eb851f 	.word	0x51eb851f

080026b0 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	460b      	mov	r3, r1
 80026ba:	70fb      	strb	r3, [r7, #3]
 80026bc:	4613      	mov	r3, r2
 80026be:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	60bb      	str	r3, [r7, #8]
 80026c4:	2300      	movs	r3, #0
 80026c6:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80026ce:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 80026d0:	78fb      	ldrb	r3, [r7, #3]
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d82d      	bhi.n	8002732 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 80026d6:	78fa      	ldrb	r2, [r7, #3]
 80026d8:	4613      	mov	r3, r2
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	4413      	add	r3, r2
 80026de:	00db      	lsls	r3, r3, #3
 80026e0:	1a9b      	subs	r3, r3, r2
 80026e2:	4a2c      	ldr	r2, [pc, #176]	; (8002794 <RTC_WeekDayNum+0xe4>)
 80026e4:	fba2 2303 	umull	r2, r3, r2, r3
 80026e8:	085a      	lsrs	r2, r3, #1
 80026ea:	78bb      	ldrb	r3, [r7, #2]
 80026ec:	441a      	add	r2, r3
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	441a      	add	r2, r3
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	3b01      	subs	r3, #1
 80026f6:	089b      	lsrs	r3, r3, #2
 80026f8:	441a      	add	r2, r3
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	3b01      	subs	r3, #1
 80026fe:	4926      	ldr	r1, [pc, #152]	; (8002798 <RTC_WeekDayNum+0xe8>)
 8002700:	fba1 1303 	umull	r1, r3, r1, r3
 8002704:	095b      	lsrs	r3, r3, #5
 8002706:	1ad2      	subs	r2, r2, r3
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	3b01      	subs	r3, #1
 800270c:	4922      	ldr	r1, [pc, #136]	; (8002798 <RTC_WeekDayNum+0xe8>)
 800270e:	fba1 1303 	umull	r1, r3, r1, r3
 8002712:	09db      	lsrs	r3, r3, #7
 8002714:	4413      	add	r3, r2
 8002716:	1d1a      	adds	r2, r3, #4
 8002718:	4b20      	ldr	r3, [pc, #128]	; (800279c <RTC_WeekDayNum+0xec>)
 800271a:	fba3 1302 	umull	r1, r3, r3, r2
 800271e:	1ad1      	subs	r1, r2, r3
 8002720:	0849      	lsrs	r1, r1, #1
 8002722:	440b      	add	r3, r1
 8002724:	0899      	lsrs	r1, r3, #2
 8002726:	460b      	mov	r3, r1
 8002728:	00db      	lsls	r3, r3, #3
 800272a:	1a5b      	subs	r3, r3, r1
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	60fb      	str	r3, [r7, #12]
 8002730:	e029      	b.n	8002786 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8002732:	78fa      	ldrb	r2, [r7, #3]
 8002734:	4613      	mov	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	4413      	add	r3, r2
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	4a15      	ldr	r2, [pc, #84]	; (8002794 <RTC_WeekDayNum+0xe4>)
 8002740:	fba2 2303 	umull	r2, r3, r2, r3
 8002744:	085a      	lsrs	r2, r3, #1
 8002746:	78bb      	ldrb	r3, [r7, #2]
 8002748:	441a      	add	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	441a      	add	r2, r3
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	089b      	lsrs	r3, r3, #2
 8002752:	441a      	add	r2, r3
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	4910      	ldr	r1, [pc, #64]	; (8002798 <RTC_WeekDayNum+0xe8>)
 8002758:	fba1 1303 	umull	r1, r3, r1, r3
 800275c:	095b      	lsrs	r3, r3, #5
 800275e:	1ad2      	subs	r2, r2, r3
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	490d      	ldr	r1, [pc, #52]	; (8002798 <RTC_WeekDayNum+0xe8>)
 8002764:	fba1 1303 	umull	r1, r3, r1, r3
 8002768:	09db      	lsrs	r3, r3, #7
 800276a:	4413      	add	r3, r2
 800276c:	1c9a      	adds	r2, r3, #2
 800276e:	4b0b      	ldr	r3, [pc, #44]	; (800279c <RTC_WeekDayNum+0xec>)
 8002770:	fba3 1302 	umull	r1, r3, r3, r2
 8002774:	1ad1      	subs	r1, r2, r3
 8002776:	0849      	lsrs	r1, r1, #1
 8002778:	440b      	add	r3, r1
 800277a:	0899      	lsrs	r1, r3, #2
 800277c:	460b      	mov	r3, r1
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	1a5b      	subs	r3, r3, r1
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	b2db      	uxtb	r3, r3
}
 800278a:	4618      	mov	r0, r3
 800278c:	3714      	adds	r7, #20
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr
 8002794:	38e38e39 	.word	0x38e38e39
 8002798:	51eb851f 	.word	0x51eb851f
 800279c:	24924925 	.word	0x24924925

080027a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d101      	bne.n	80027b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e041      	b.n	8002836 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d106      	bne.n	80027cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f839 	bl	800283e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2202      	movs	r2, #2
 80027d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3304      	adds	r3, #4
 80027dc:	4619      	mov	r1, r3
 80027de:	4610      	mov	r0, r2
 80027e0:	f000 f9b4 	bl	8002b4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002834:	2300      	movs	r3, #0
}
 8002836:	4618      	mov	r0, r3
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr

08002850 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b01      	cmp	r3, #1
 8002862:	d001      	beq.n	8002868 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e03a      	b.n	80028de <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2202      	movs	r2, #2
 800286c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68da      	ldr	r2, [r3, #12]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 0201 	orr.w	r2, r2, #1
 800287e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a18      	ldr	r2, [pc, #96]	; (80028e8 <HAL_TIM_Base_Start_IT+0x98>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d00e      	beq.n	80028a8 <HAL_TIM_Base_Start_IT+0x58>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002892:	d009      	beq.n	80028a8 <HAL_TIM_Base_Start_IT+0x58>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a14      	ldr	r2, [pc, #80]	; (80028ec <HAL_TIM_Base_Start_IT+0x9c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d004      	beq.n	80028a8 <HAL_TIM_Base_Start_IT+0x58>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a13      	ldr	r2, [pc, #76]	; (80028f0 <HAL_TIM_Base_Start_IT+0xa0>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d111      	bne.n	80028cc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f003 0307 	and.w	r3, r3, #7
 80028b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2b06      	cmp	r3, #6
 80028b8:	d010      	beq.n	80028dc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f042 0201 	orr.w	r2, r2, #1
 80028c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028ca:	e007      	b.n	80028dc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f042 0201 	orr.w	r2, r2, #1
 80028da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3714      	adds	r7, #20
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr
 80028e8:	40012c00 	.word	0x40012c00
 80028ec:	40000400 	.word	0x40000400
 80028f0:	40000800 	.word	0x40000800

080028f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	f003 0302 	and.w	r3, r3, #2
 8002906:	2b02      	cmp	r3, #2
 8002908:	d122      	bne.n	8002950 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68db      	ldr	r3, [r3, #12]
 8002910:	f003 0302 	and.w	r3, r3, #2
 8002914:	2b02      	cmp	r3, #2
 8002916:	d11b      	bne.n	8002950 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f06f 0202 	mvn.w	r2, #2
 8002920:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	f003 0303 	and.w	r3, r3, #3
 8002932:	2b00      	cmp	r3, #0
 8002934:	d003      	beq.n	800293e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 f8ed 	bl	8002b16 <HAL_TIM_IC_CaptureCallback>
 800293c:	e005      	b.n	800294a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f8e0 	bl	8002b04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f000 f8ef 	bl	8002b28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	691b      	ldr	r3, [r3, #16]
 8002956:	f003 0304 	and.w	r3, r3, #4
 800295a:	2b04      	cmp	r3, #4
 800295c:	d122      	bne.n	80029a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	f003 0304 	and.w	r3, r3, #4
 8002968:	2b04      	cmp	r3, #4
 800296a:	d11b      	bne.n	80029a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f06f 0204 	mvn.w	r2, #4
 8002974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2202      	movs	r2, #2
 800297a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002986:	2b00      	cmp	r3, #0
 8002988:	d003      	beq.n	8002992 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f000 f8c3 	bl	8002b16 <HAL_TIM_IC_CaptureCallback>
 8002990:	e005      	b.n	800299e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 f8b6 	bl	8002b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f000 f8c5 	bl	8002b28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	691b      	ldr	r3, [r3, #16]
 80029aa:	f003 0308 	and.w	r3, r3, #8
 80029ae:	2b08      	cmp	r3, #8
 80029b0:	d122      	bne.n	80029f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	f003 0308 	and.w	r3, r3, #8
 80029bc:	2b08      	cmp	r3, #8
 80029be:	d11b      	bne.n	80029f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f06f 0208 	mvn.w	r2, #8
 80029c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2204      	movs	r2, #4
 80029ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	69db      	ldr	r3, [r3, #28]
 80029d6:	f003 0303 	and.w	r3, r3, #3
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f899 	bl	8002b16 <HAL_TIM_IC_CaptureCallback>
 80029e4:	e005      	b.n	80029f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f88c 	bl	8002b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 f89b 	bl	8002b28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	f003 0310 	and.w	r3, r3, #16
 8002a02:	2b10      	cmp	r3, #16
 8002a04:	d122      	bne.n	8002a4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f003 0310 	and.w	r3, r3, #16
 8002a10:	2b10      	cmp	r3, #16
 8002a12:	d11b      	bne.n	8002a4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f06f 0210 	mvn.w	r2, #16
 8002a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2208      	movs	r2, #8
 8002a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f86f 	bl	8002b16 <HAL_TIM_IC_CaptureCallback>
 8002a38:	e005      	b.n	8002a46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f862 	bl	8002b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 f871 	bl	8002b28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	f003 0301 	and.w	r3, r3, #1
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d10e      	bne.n	8002a78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	f003 0301 	and.w	r3, r3, #1
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d107      	bne.n	8002a78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f06f 0201 	mvn.w	r2, #1
 8002a70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f7fd fdf0 	bl	8000658 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a82:	2b80      	cmp	r3, #128	; 0x80
 8002a84:	d10e      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a90:	2b80      	cmp	r3, #128	; 0x80
 8002a92:	d107      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 f8bf 	bl	8002c22 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aae:	2b40      	cmp	r3, #64	; 0x40
 8002ab0:	d10e      	bne.n	8002ad0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002abc:	2b40      	cmp	r3, #64	; 0x40
 8002abe:	d107      	bne.n	8002ad0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f835 	bl	8002b3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	f003 0320 	and.w	r3, r3, #32
 8002ada:	2b20      	cmp	r3, #32
 8002adc:	d10e      	bne.n	8002afc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	f003 0320 	and.w	r3, r3, #32
 8002ae8:	2b20      	cmp	r3, #32
 8002aea:	d107      	bne.n	8002afc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f06f 0220 	mvn.w	r2, #32
 8002af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f88a 	bl	8002c10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002afc:	bf00      	nop
 8002afe:	3708      	adds	r7, #8
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bc80      	pop	{r7}
 8002b14:	4770      	bx	lr

08002b16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b16:	b480      	push	{r7}
 8002b18:	b083      	sub	sp, #12
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b1e:	bf00      	nop
 8002b20:	370c      	adds	r7, #12
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bc80      	pop	{r7}
 8002b26:	4770      	bx	lr

08002b28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bc80      	pop	{r7}
 8002b38:	4770      	bx	lr

08002b3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bc80      	pop	{r7}
 8002b4a:	4770      	bx	lr

08002b4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	4a29      	ldr	r2, [pc, #164]	; (8002c04 <TIM_Base_SetConfig+0xb8>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d00b      	beq.n	8002b7c <TIM_Base_SetConfig+0x30>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b6a:	d007      	beq.n	8002b7c <TIM_Base_SetConfig+0x30>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a26      	ldr	r2, [pc, #152]	; (8002c08 <TIM_Base_SetConfig+0xbc>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d003      	beq.n	8002b7c <TIM_Base_SetConfig+0x30>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	4a25      	ldr	r2, [pc, #148]	; (8002c0c <TIM_Base_SetConfig+0xc0>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d108      	bne.n	8002b8e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a1c      	ldr	r2, [pc, #112]	; (8002c04 <TIM_Base_SetConfig+0xb8>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d00b      	beq.n	8002bae <TIM_Base_SetConfig+0x62>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b9c:	d007      	beq.n	8002bae <TIM_Base_SetConfig+0x62>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a19      	ldr	r2, [pc, #100]	; (8002c08 <TIM_Base_SetConfig+0xbc>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d003      	beq.n	8002bae <TIM_Base_SetConfig+0x62>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a18      	ldr	r2, [pc, #96]	; (8002c0c <TIM_Base_SetConfig+0xc0>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d108      	bne.n	8002bc0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	68fa      	ldr	r2, [r7, #12]
 8002bd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a07      	ldr	r2, [pc, #28]	; (8002c04 <TIM_Base_SetConfig+0xb8>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d103      	bne.n	8002bf4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	691a      	ldr	r2, [r3, #16]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	615a      	str	r2, [r3, #20]
}
 8002bfa:	bf00      	nop
 8002bfc:	3714      	adds	r7, #20
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr
 8002c04:	40012c00 	.word	0x40012c00
 8002c08:	40000400 	.word	0x40000400
 8002c0c:	40000800 	.word	0x40000800

08002c10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bc80      	pop	{r7}
 8002c20:	4770      	bx	lr

08002c22 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c22:	b480      	push	{r7}
 8002c24:	b083      	sub	sp, #12
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c2a:	bf00      	nop
 8002c2c:	370c      	adds	r7, #12
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bc80      	pop	{r7}
 8002c32:	4770      	bx	lr

08002c34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e03f      	b.n	8002cc6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d106      	bne.n	8002c60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f7fd feb2 	bl	80009c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2224      	movs	r2, #36	; 0x24
 8002c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68da      	ldr	r2, [r3, #12]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 fcb5 	bl	80035e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	691a      	ldr	r2, [r3, #16]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	695a      	ldr	r2, [r3, #20]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68da      	ldr	r2, [r3, #12]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002cac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2220      	movs	r2, #32
 8002cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2220      	movs	r2, #32
 8002cc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b08a      	sub	sp, #40	; 0x28
 8002cd2:	af02      	add	r7, sp, #8
 8002cd4:	60f8      	str	r0, [r7, #12]
 8002cd6:	60b9      	str	r1, [r7, #8]
 8002cd8:	603b      	str	r3, [r7, #0]
 8002cda:	4613      	mov	r3, r2
 8002cdc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b20      	cmp	r3, #32
 8002cec:	d17c      	bne.n	8002de8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d002      	beq.n	8002cfa <HAL_UART_Transmit+0x2c>
 8002cf4:	88fb      	ldrh	r3, [r7, #6]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e075      	b.n	8002dea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d101      	bne.n	8002d0c <HAL_UART_Transmit+0x3e>
 8002d08:	2302      	movs	r3, #2
 8002d0a:	e06e      	b.n	8002dea <HAL_UART_Transmit+0x11c>
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2221      	movs	r2, #33	; 0x21
 8002d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d22:	f7fd fef1 	bl	8000b08 <HAL_GetTick>
 8002d26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	88fa      	ldrh	r2, [r7, #6]
 8002d2c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	88fa      	ldrh	r2, [r7, #6]
 8002d32:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d3c:	d108      	bne.n	8002d50 <HAL_UART_Transmit+0x82>
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d104      	bne.n	8002d50 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	61bb      	str	r3, [r7, #24]
 8002d4e:	e003      	b.n	8002d58 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d54:	2300      	movs	r3, #0
 8002d56:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002d60:	e02a      	b.n	8002db8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	9300      	str	r3, [sp, #0]
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	2180      	movs	r1, #128	; 0x80
 8002d6c:	68f8      	ldr	r0, [r7, #12]
 8002d6e:	f000 faa1 	bl	80032b4 <UART_WaitOnFlagUntilTimeout>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e036      	b.n	8002dea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d10b      	bne.n	8002d9a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	881b      	ldrh	r3, [r3, #0]
 8002d86:	461a      	mov	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	3302      	adds	r3, #2
 8002d96:	61bb      	str	r3, [r7, #24]
 8002d98:	e007      	b.n	8002daa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	781a      	ldrb	r2, [r3, #0]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	3301      	adds	r3, #1
 8002da8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	3b01      	subs	r3, #1
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1cf      	bne.n	8002d62 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	2140      	movs	r1, #64	; 0x40
 8002dcc:	68f8      	ldr	r0, [r7, #12]
 8002dce:	f000 fa71 	bl	80032b4 <UART_WaitOnFlagUntilTimeout>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e006      	b.n	8002dea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2220      	movs	r2, #32
 8002de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002de4:	2300      	movs	r3, #0
 8002de6:	e000      	b.n	8002dea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002de8:	2302      	movs	r3, #2
  }
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3720      	adds	r7, #32
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b08a      	sub	sp, #40	; 0x28
 8002df6:	af02      	add	r7, sp, #8
 8002df8:	60f8      	str	r0, [r7, #12]
 8002dfa:	60b9      	str	r1, [r7, #8]
 8002dfc:	603b      	str	r3, [r7, #0]
 8002dfe:	4613      	mov	r3, r2
 8002e00:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002e02:	2300      	movs	r3, #0
 8002e04:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b20      	cmp	r3, #32
 8002e10:	f040 808c 	bne.w	8002f2c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d002      	beq.n	8002e20 <HAL_UART_Receive+0x2e>
 8002e1a:	88fb      	ldrh	r3, [r7, #6]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d101      	bne.n	8002e24 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e084      	b.n	8002f2e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d101      	bne.n	8002e32 <HAL_UART_Receive+0x40>
 8002e2e:	2302      	movs	r3, #2
 8002e30:	e07d      	b.n	8002f2e <HAL_UART_Receive+0x13c>
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2201      	movs	r2, #1
 8002e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2222      	movs	r2, #34	; 0x22
 8002e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e4e:	f7fd fe5b 	bl	8000b08 <HAL_GetTick>
 8002e52:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	88fa      	ldrh	r2, [r7, #6]
 8002e58:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	88fa      	ldrh	r2, [r7, #6]
 8002e5e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e68:	d108      	bne.n	8002e7c <HAL_UART_Receive+0x8a>
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d104      	bne.n	8002e7c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	61bb      	str	r3, [r7, #24]
 8002e7a:	e003      	b.n	8002e84 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e80:	2300      	movs	r3, #0
 8002e82:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002e8c:	e043      	b.n	8002f16 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	2200      	movs	r2, #0
 8002e96:	2120      	movs	r1, #32
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f000 fa0b 	bl	80032b4 <UART_WaitOnFlagUntilTimeout>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002ea4:	2303      	movs	r3, #3
 8002ea6:	e042      	b.n	8002f2e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d10c      	bne.n	8002ec8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	b29b      	uxth	r3, r3
 8002eb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002eba:	b29a      	uxth	r2, r3
 8002ebc:	69bb      	ldr	r3, [r7, #24]
 8002ebe:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002ec0:	69bb      	ldr	r3, [r7, #24]
 8002ec2:	3302      	adds	r3, #2
 8002ec4:	61bb      	str	r3, [r7, #24]
 8002ec6:	e01f      	b.n	8002f08 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ed0:	d007      	beq.n	8002ee2 <HAL_UART_Receive+0xf0>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d10a      	bne.n	8002ef0 <HAL_UART_Receive+0xfe>
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d106      	bne.n	8002ef0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	b2da      	uxtb	r2, r3
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	701a      	strb	r2, [r3, #0]
 8002eee:	e008      	b.n	8002f02 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002efc:	b2da      	uxtb	r2, r3
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	3301      	adds	r3, #1
 8002f06:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1b6      	bne.n	8002e8e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2220      	movs	r2, #32
 8002f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	e000      	b.n	8002f2e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002f2c:	2302      	movs	r3, #2
  }
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3720      	adds	r7, #32
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b08a      	sub	sp, #40	; 0x28
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	695b      	ldr	r3, [r3, #20]
 8002f56:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f62:	f003 030f 	and.w	r3, r3, #15
 8002f66:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10d      	bne.n	8002f8a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f70:	f003 0320 	and.w	r3, r3, #32
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d008      	beq.n	8002f8a <HAL_UART_IRQHandler+0x52>
 8002f78:	6a3b      	ldr	r3, [r7, #32]
 8002f7a:	f003 0320 	and.w	r3, r3, #32
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d003      	beq.n	8002f8a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 fa87 	bl	8003496 <UART_Receive_IT>
      return;
 8002f88:	e17b      	b.n	8003282 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 80b1 	beq.w	80030f4 <HAL_UART_IRQHandler+0x1bc>
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	f003 0301 	and.w	r3, r3, #1
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d105      	bne.n	8002fa8 <HAL_UART_IRQHandler+0x70>
 8002f9c:	6a3b      	ldr	r3, [r7, #32]
 8002f9e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 80a6 	beq.w	80030f4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002faa:	f003 0301 	and.w	r3, r3, #1
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d00a      	beq.n	8002fc8 <HAL_UART_IRQHandler+0x90>
 8002fb2:	6a3b      	ldr	r3, [r7, #32]
 8002fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d005      	beq.n	8002fc8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	f043 0201 	orr.w	r2, r3, #1
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fca:	f003 0304 	and.w	r3, r3, #4
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00a      	beq.n	8002fe8 <HAL_UART_IRQHandler+0xb0>
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	f003 0301 	and.w	r3, r3, #1
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d005      	beq.n	8002fe8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe0:	f043 0202 	orr.w	r2, r3, #2
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00a      	beq.n	8003008 <HAL_UART_IRQHandler+0xd0>
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d005      	beq.n	8003008 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003000:	f043 0204 	orr.w	r2, r3, #4
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300a:	f003 0308 	and.w	r3, r3, #8
 800300e:	2b00      	cmp	r3, #0
 8003010:	d00f      	beq.n	8003032 <HAL_UART_IRQHandler+0xfa>
 8003012:	6a3b      	ldr	r3, [r7, #32]
 8003014:	f003 0320 	and.w	r3, r3, #32
 8003018:	2b00      	cmp	r3, #0
 800301a:	d104      	bne.n	8003026 <HAL_UART_IRQHandler+0xee>
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d005      	beq.n	8003032 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	f043 0208 	orr.w	r2, r3, #8
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	2b00      	cmp	r3, #0
 8003038:	f000 811e 	beq.w	8003278 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800303c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303e:	f003 0320 	and.w	r3, r3, #32
 8003042:	2b00      	cmp	r3, #0
 8003044:	d007      	beq.n	8003056 <HAL_UART_IRQHandler+0x11e>
 8003046:	6a3b      	ldr	r3, [r7, #32]
 8003048:	f003 0320 	and.w	r3, r3, #32
 800304c:	2b00      	cmp	r3, #0
 800304e:	d002      	beq.n	8003056 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8003050:	6878      	ldr	r0, [r7, #4]
 8003052:	f000 fa20 	bl	8003496 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	695b      	ldr	r3, [r3, #20]
 800305c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003060:	2b00      	cmp	r3, #0
 8003062:	bf14      	ite	ne
 8003064:	2301      	movne	r3, #1
 8003066:	2300      	moveq	r3, #0
 8003068:	b2db      	uxtb	r3, r3
 800306a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003070:	f003 0308 	and.w	r3, r3, #8
 8003074:	2b00      	cmp	r3, #0
 8003076:	d102      	bne.n	800307e <HAL_UART_IRQHandler+0x146>
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d031      	beq.n	80030e2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f962 	bl	8003348 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	695b      	ldr	r3, [r3, #20]
 800308a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800308e:	2b00      	cmp	r3, #0
 8003090:	d023      	beq.n	80030da <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	695a      	ldr	r2, [r3, #20]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030a0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d013      	beq.n	80030d2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030ae:	4a76      	ldr	r2, [pc, #472]	; (8003288 <HAL_UART_IRQHandler+0x350>)
 80030b0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7fd fe4a 	bl	8000d50 <HAL_DMA_Abort_IT>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d016      	beq.n	80030f0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030cc:	4610      	mov	r0, r2
 80030ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030d0:	e00e      	b.n	80030f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80030d2:	6878      	ldr	r0, [r7, #4]
 80030d4:	f000 f8da 	bl	800328c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030d8:	e00a      	b.n	80030f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 f8d6 	bl	800328c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030e0:	e006      	b.n	80030f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f000 f8d2 	bl	800328c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80030ee:	e0c3      	b.n	8003278 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030f0:	bf00      	nop
    return;
 80030f2:	e0c1      	b.n	8003278 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	f040 80a1 	bne.w	8003240 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80030fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003100:	f003 0310 	and.w	r3, r3, #16
 8003104:	2b00      	cmp	r3, #0
 8003106:	f000 809b 	beq.w	8003240 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800310a:	6a3b      	ldr	r3, [r7, #32]
 800310c:	f003 0310 	and.w	r3, r3, #16
 8003110:	2b00      	cmp	r3, #0
 8003112:	f000 8095 	beq.w	8003240 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003116:	2300      	movs	r3, #0
 8003118:	60fb      	str	r3, [r7, #12]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	60fb      	str	r3, [r7, #12]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	60fb      	str	r3, [r7, #12]
 800312a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003136:	2b00      	cmp	r3, #0
 8003138:	d04e      	beq.n	80031d8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8003144:	8a3b      	ldrh	r3, [r7, #16]
 8003146:	2b00      	cmp	r3, #0
 8003148:	f000 8098 	beq.w	800327c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003150:	8a3a      	ldrh	r2, [r7, #16]
 8003152:	429a      	cmp	r2, r3
 8003154:	f080 8092 	bcs.w	800327c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	8a3a      	ldrh	r2, [r7, #16]
 800315c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	2b20      	cmp	r3, #32
 8003166:	d02b      	beq.n	80031c0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68da      	ldr	r2, [r3, #12]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003176:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	695a      	ldr	r2, [r3, #20]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f022 0201 	bic.w	r2, r2, #1
 8003186:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	695a      	ldr	r2, [r3, #20]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003196:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2220      	movs	r2, #32
 800319c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f022 0210 	bic.w	r2, r2, #16
 80031b4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7fd fd8d 	bl	8000cda <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	4619      	mov	r1, r3
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f864 	bl	800329e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80031d6:	e051      	b.n	800327c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d047      	beq.n	8003280 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80031f0:	8a7b      	ldrh	r3, [r7, #18]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d044      	beq.n	8003280 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68da      	ldr	r2, [r3, #12]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003204:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	695a      	ldr	r2, [r3, #20]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0201 	bic.w	r2, r2, #1
 8003214:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2220      	movs	r2, #32
 800321a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68da      	ldr	r2, [r3, #12]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 0210 	bic.w	r2, r2, #16
 8003232:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003234:	8a7b      	ldrh	r3, [r7, #18]
 8003236:	4619      	mov	r1, r3
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 f830 	bl	800329e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800323e:	e01f      	b.n	8003280 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003246:	2b00      	cmp	r3, #0
 8003248:	d008      	beq.n	800325c <HAL_UART_IRQHandler+0x324>
 800324a:	6a3b      	ldr	r3, [r7, #32]
 800324c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003250:	2b00      	cmp	r3, #0
 8003252:	d003      	beq.n	800325c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f8b7 	bl	80033c8 <UART_Transmit_IT>
    return;
 800325a:	e012      	b.n	8003282 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800325c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00d      	beq.n	8003282 <HAL_UART_IRQHandler+0x34a>
 8003266:	6a3b      	ldr	r3, [r7, #32]
 8003268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800326c:	2b00      	cmp	r3, #0
 800326e:	d008      	beq.n	8003282 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f000 f8f8 	bl	8003466 <UART_EndTransmit_IT>
    return;
 8003276:	e004      	b.n	8003282 <HAL_UART_IRQHandler+0x34a>
    return;
 8003278:	bf00      	nop
 800327a:	e002      	b.n	8003282 <HAL_UART_IRQHandler+0x34a>
      return;
 800327c:	bf00      	nop
 800327e:	e000      	b.n	8003282 <HAL_UART_IRQHandler+0x34a>
      return;
 8003280:	bf00      	nop
  }
}
 8003282:	3728      	adds	r7, #40	; 0x28
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	080033a1 	.word	0x080033a1

0800328c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	bc80      	pop	{r7}
 800329c:	4770      	bx	lr

0800329e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800329e:	b480      	push	{r7}
 80032a0:	b083      	sub	sp, #12
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
 80032a6:	460b      	mov	r3, r1
 80032a8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80032aa:	bf00      	nop
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr

080032b4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	603b      	str	r3, [r7, #0]
 80032c0:	4613      	mov	r3, r2
 80032c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032c4:	e02c      	b.n	8003320 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032cc:	d028      	beq.n	8003320 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d007      	beq.n	80032e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80032d4:	f7fd fc18 	bl	8000b08 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	69ba      	ldr	r2, [r7, #24]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d21d      	bcs.n	8003320 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68da      	ldr	r2, [r3, #12]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80032f2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	695a      	ldr	r2, [r3, #20]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0201 	bic.w	r2, r2, #1
 8003302:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2220      	movs	r2, #32
 8003308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2220      	movs	r2, #32
 8003310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e00f      	b.n	8003340 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	68bb      	ldr	r3, [r7, #8]
 8003328:	4013      	ands	r3, r2
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	429a      	cmp	r2, r3
 800332e:	bf0c      	ite	eq
 8003330:	2301      	moveq	r3, #1
 8003332:	2300      	movne	r3, #0
 8003334:	b2db      	uxtb	r3, r3
 8003336:	461a      	mov	r2, r3
 8003338:	79fb      	ldrb	r3, [r7, #7]
 800333a:	429a      	cmp	r2, r3
 800333c:	d0c3      	beq.n	80032c6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003348:	b480      	push	{r7}
 800334a:	b083      	sub	sp, #12
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800335e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	695a      	ldr	r2, [r3, #20]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0201 	bic.w	r2, r2, #1
 800336e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003374:	2b01      	cmp	r3, #1
 8003376:	d107      	bne.n	8003388 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68da      	ldr	r2, [r3, #12]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0210 	bic.w	r2, r2, #16
 8003386:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2220      	movs	r2, #32
 800338c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003396:	bf00      	nop
 8003398:	370c      	adds	r7, #12
 800339a:	46bd      	mov	sp, r7
 800339c:	bc80      	pop	{r7}
 800339e:	4770      	bx	lr

080033a0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2200      	movs	r2, #0
 80033b2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2200      	movs	r2, #0
 80033b8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f7ff ff66 	bl	800328c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80033c0:	bf00      	nop
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b21      	cmp	r3, #33	; 0x21
 80033da:	d13e      	bne.n	800345a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033e4:	d114      	bne.n	8003410 <UART_Transmit_IT+0x48>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	691b      	ldr	r3, [r3, #16]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d110      	bne.n	8003410 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	881b      	ldrh	r3, [r3, #0]
 80033f8:	461a      	mov	r2, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003402:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	1c9a      	adds	r2, r3, #2
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	621a      	str	r2, [r3, #32]
 800340e:	e008      	b.n	8003422 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	1c59      	adds	r1, r3, #1
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6211      	str	r1, [r2, #32]
 800341a:	781a      	ldrb	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003426:	b29b      	uxth	r3, r3
 8003428:	3b01      	subs	r3, #1
 800342a:	b29b      	uxth	r3, r3
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	4619      	mov	r1, r3
 8003430:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10f      	bne.n	8003456 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	68da      	ldr	r2, [r3, #12]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003444:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	68da      	ldr	r2, [r3, #12]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003454:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003456:	2300      	movs	r3, #0
 8003458:	e000      	b.n	800345c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800345a:	2302      	movs	r3, #2
  }
}
 800345c:	4618      	mov	r0, r3
 800345e:	3714      	adds	r7, #20
 8003460:	46bd      	mov	sp, r7
 8003462:	bc80      	pop	{r7}
 8003464:	4770      	bx	lr

08003466 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b082      	sub	sp, #8
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68da      	ldr	r2, [r3, #12]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800347c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2220      	movs	r2, #32
 8003482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f7fd f8d2 	bl	8000630 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b086      	sub	sp, #24
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b22      	cmp	r3, #34	; 0x22
 80034a8:	f040 8099 	bne.w	80035de <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034b4:	d117      	bne.n	80034e6 <UART_Receive_IT+0x50>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d113      	bne.n	80034e6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80034be:	2300      	movs	r3, #0
 80034c0:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c6:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	b29b      	uxth	r3, r3
 80034d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034d4:	b29a      	uxth	r2, r3
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034de:	1c9a      	adds	r2, r3, #2
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	629a      	str	r2, [r3, #40]	; 0x28
 80034e4:	e026      	b.n	8003534 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ea:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80034ec:	2300      	movs	r3, #0
 80034ee:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034f8:	d007      	beq.n	800350a <UART_Receive_IT+0x74>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10a      	bne.n	8003518 <UART_Receive_IT+0x82>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d106      	bne.n	8003518 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	b2da      	uxtb	r2, r3
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	701a      	strb	r2, [r3, #0]
 8003516:	e008      	b.n	800352a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	b2db      	uxtb	r3, r3
 8003520:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003524:	b2da      	uxtb	r2, r3
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352e:	1c5a      	adds	r2, r3, #1
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003538:	b29b      	uxth	r3, r3
 800353a:	3b01      	subs	r3, #1
 800353c:	b29b      	uxth	r3, r3
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	4619      	mov	r1, r3
 8003542:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003544:	2b00      	cmp	r3, #0
 8003546:	d148      	bne.n	80035da <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f022 0220 	bic.w	r2, r2, #32
 8003556:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	68da      	ldr	r2, [r3, #12]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003566:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	695a      	ldr	r2, [r3, #20]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f022 0201 	bic.w	r2, r2, #1
 8003576:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2220      	movs	r2, #32
 800357c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003584:	2b01      	cmp	r3, #1
 8003586:	d123      	bne.n	80035d0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2200      	movs	r2, #0
 800358c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68da      	ldr	r2, [r3, #12]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 0210 	bic.w	r2, r2, #16
 800359c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0310 	and.w	r3, r3, #16
 80035a8:	2b10      	cmp	r3, #16
 80035aa:	d10a      	bne.n	80035c2 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80035ac:	2300      	movs	r3, #0
 80035ae:	60fb      	str	r3, [r7, #12]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	60fb      	str	r3, [r7, #12]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	60fb      	str	r3, [r7, #12]
 80035c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80035c6:	4619      	mov	r1, r3
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f7ff fe68 	bl	800329e <HAL_UARTEx_RxEventCallback>
 80035ce:	e002      	b.n	80035d6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	f7fd f837 	bl	8000644 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80035d6:	2300      	movs	r3, #0
 80035d8:	e002      	b.n	80035e0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80035da:	2300      	movs	r3, #0
 80035dc:	e000      	b.n	80035e0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80035de:	2302      	movs	r3, #2
  }
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3718      	adds	r7, #24
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	68da      	ldr	r2, [r3, #12]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	430a      	orrs	r2, r1
 8003604:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	689a      	ldr	r2, [r3, #8]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	431a      	orrs	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	4313      	orrs	r3, r2
 8003616:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003622:	f023 030c 	bic.w	r3, r3, #12
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	6812      	ldr	r2, [r2, #0]
 800362a:	68b9      	ldr	r1, [r7, #8]
 800362c:	430b      	orrs	r3, r1
 800362e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	699a      	ldr	r2, [r3, #24]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a2c      	ldr	r2, [pc, #176]	; (80036fc <UART_SetConfig+0x114>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d103      	bne.n	8003658 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003650:	f7fe f96c 	bl	800192c <HAL_RCC_GetPCLK2Freq>
 8003654:	60f8      	str	r0, [r7, #12]
 8003656:	e002      	b.n	800365e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003658:	f7fe f954 	bl	8001904 <HAL_RCC_GetPCLK1Freq>
 800365c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	4613      	mov	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4413      	add	r3, r2
 8003666:	009a      	lsls	r2, r3, #2
 8003668:	441a      	add	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	fbb2 f3f3 	udiv	r3, r2, r3
 8003674:	4a22      	ldr	r2, [pc, #136]	; (8003700 <UART_SetConfig+0x118>)
 8003676:	fba2 2303 	umull	r2, r3, r2, r3
 800367a:	095b      	lsrs	r3, r3, #5
 800367c:	0119      	lsls	r1, r3, #4
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	4613      	mov	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	009a      	lsls	r2, r3, #2
 8003688:	441a      	add	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	fbb2 f2f3 	udiv	r2, r2, r3
 8003694:	4b1a      	ldr	r3, [pc, #104]	; (8003700 <UART_SetConfig+0x118>)
 8003696:	fba3 0302 	umull	r0, r3, r3, r2
 800369a:	095b      	lsrs	r3, r3, #5
 800369c:	2064      	movs	r0, #100	; 0x64
 800369e:	fb00 f303 	mul.w	r3, r0, r3
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	011b      	lsls	r3, r3, #4
 80036a6:	3332      	adds	r3, #50	; 0x32
 80036a8:	4a15      	ldr	r2, [pc, #84]	; (8003700 <UART_SetConfig+0x118>)
 80036aa:	fba2 2303 	umull	r2, r3, r2, r3
 80036ae:	095b      	lsrs	r3, r3, #5
 80036b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036b4:	4419      	add	r1, r3
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	4613      	mov	r3, r2
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	4413      	add	r3, r2
 80036be:	009a      	lsls	r2, r3, #2
 80036c0:	441a      	add	r2, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80036cc:	4b0c      	ldr	r3, [pc, #48]	; (8003700 <UART_SetConfig+0x118>)
 80036ce:	fba3 0302 	umull	r0, r3, r3, r2
 80036d2:	095b      	lsrs	r3, r3, #5
 80036d4:	2064      	movs	r0, #100	; 0x64
 80036d6:	fb00 f303 	mul.w	r3, r0, r3
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	3332      	adds	r3, #50	; 0x32
 80036e0:	4a07      	ldr	r2, [pc, #28]	; (8003700 <UART_SetConfig+0x118>)
 80036e2:	fba2 2303 	umull	r2, r3, r2, r3
 80036e6:	095b      	lsrs	r3, r3, #5
 80036e8:	f003 020f 	and.w	r2, r3, #15
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	440a      	add	r2, r1
 80036f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80036f4:	bf00      	nop
 80036f6:	3710      	adds	r7, #16
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	40013800 	.word	0x40013800
 8003700:	51eb851f 	.word	0x51eb851f

08003704 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f103 0208 	add.w	r2, r3, #8
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800371c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f103 0208 	add.w	r2, r3, #8
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f103 0208 	add.w	r2, r3, #8
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003738:	bf00      	nop
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	bc80      	pop	{r7}
 8003740:	4770      	bx	lr

08003742 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003742:	b480      	push	{r7}
 8003744:	b083      	sub	sp, #12
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2200      	movs	r2, #0
 800374e:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003750:	bf00      	nop
 8003752:	370c      	adds	r7, #12
 8003754:	46bd      	mov	sp, r7
 8003756:	bc80      	pop	{r7}
 8003758:	4770      	bx	lr

0800375a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800375a:	b480      	push	{r7}
 800375c:	b085      	sub	sp, #20
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
 8003762:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	689b      	ldr	r3, [r3, #8]
 800377c:	683a      	ldr	r2, [r7, #0]
 800377e:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	683a      	ldr	r2, [r7, #0]
 8003784:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	687a      	ldr	r2, [r7, #4]
 800378a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	1c5a      	adds	r2, r3, #1
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	601a      	str	r2, [r3, #0]
}
 8003796:	bf00      	nop
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	bc80      	pop	{r7}
 800379e:	4770      	bx	lr

080037a0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037b6:	d103      	bne.n	80037c0 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	e00c      	b.n	80037da <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	3308      	adds	r3, #8
 80037c4:	60fb      	str	r3, [r7, #12]
 80037c6:	e002      	b.n	80037ce <vListInsert+0x2e>
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	60fb      	str	r3, [r7, #12]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68ba      	ldr	r2, [r7, #8]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d2f6      	bcs.n	80037c8 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	685a      	ldr	r2, [r3, #4]
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	68fa      	ldr	r2, [r7, #12]
 80037ee:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	683a      	ldr	r2, [r7, #0]
 80037f4:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	1c5a      	adds	r2, r3, #1
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	601a      	str	r2, [r3, #0]
}
 8003806:	bf00      	nop
 8003808:	3714      	adds	r7, #20
 800380a:	46bd      	mov	sp, r7
 800380c:	bc80      	pop	{r7}
 800380e:	4770      	bx	lr

08003810 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	6892      	ldr	r2, [r2, #8]
 8003826:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	6852      	ldr	r2, [r2, #4]
 8003830:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	429a      	cmp	r2, r3
 800383a:	d103      	bne.n	8003844 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	689a      	ldr	r2, [r3, #8]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	1e5a      	subs	r2, r3, #1
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3714      	adds	r7, #20
 800385c:	46bd      	mov	sp, r7
 800385e:	bc80      	pop	{r7}
 8003860:	4770      	bx	lr

08003862 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003862:	b580      	push	{r7, lr}
 8003864:	b086      	sub	sp, #24
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
 800386a:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800386c:	2301      	movs	r3, #1
 800386e:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d10a      	bne.n	8003890 <xQueueGenericReset+0x2e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800387a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800387e:	f383 8811 	msr	BASEPRI, r3
 8003882:	f3bf 8f6f 	isb	sy
 8003886:	f3bf 8f4f 	dsb	sy
 800388a:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800388c:	bf00      	nop
 800388e:	e7fe      	b.n	800388e <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d052      	beq.n	800393c <xQueueGenericReset+0xda>
        ( pxQueue->uxLength >= 1U ) &&
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 800389a:	2b00      	cmp	r3, #0
 800389c:	d04e      	beq.n	800393c <xQueueGenericReset+0xda>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a6:	2100      	movs	r1, #0
 80038a8:	fba3 2302 	umull	r2, r3, r3, r2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d000      	beq.n	80038b2 <xQueueGenericReset+0x50>
 80038b0:	2101      	movs	r1, #1
 80038b2:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d141      	bne.n	800393c <xQueueGenericReset+0xda>
    {
        taskENTER_CRITICAL();
 80038b8:	f001 fcea 	bl	8005290 <vPortEnterCritical>

        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038c4:	6939      	ldr	r1, [r7, #16]
 80038c6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80038c8:	fb01 f303 	mul.w	r3, r1, r3
 80038cc:	441a      	add	r2, r3
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	2200      	movs	r2, #0
 80038d6:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038e8:	3b01      	subs	r3, #1
 80038ea:	6939      	ldr	r1, [r7, #16]
 80038ec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80038ee:	fb01 f303 	mul.w	r3, r1, r3
 80038f2:	441a      	add	r2, r3
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	22ff      	movs	r2, #255	; 0xff
 80038fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	22ff      	movs	r2, #255	; 0xff
 8003904:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d109      	bne.n	8003922 <xQueueGenericReset+0xc0>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00f      	beq.n	8003936 <xQueueGenericReset+0xd4>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	3310      	adds	r3, #16
 800391a:	4618      	mov	r0, r3
 800391c:	f001 f89c 	bl	8004a58 <xTaskRemoveFromEventList>
 8003920:	e009      	b.n	8003936 <xQueueGenericReset+0xd4>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	3310      	adds	r3, #16
 8003926:	4618      	mov	r0, r3
 8003928:	f7ff feec 	bl	8003704 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	3324      	adds	r3, #36	; 0x24
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff fee7 	bl	8003704 <vListInitialise>
        }
        taskEXIT_CRITICAL();
 8003936:	f001 fcdb 	bl	80052f0 <vPortExitCritical>
 800393a:	e001      	b.n	8003940 <xQueueGenericReset+0xde>
    }
    else
    {
        xReturn = pdFAIL;
 800393c:	2300      	movs	r3, #0
 800393e:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10a      	bne.n	800395c <xQueueGenericReset+0xfa>
        __asm volatile
 8003946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800394a:	f383 8811 	msr	BASEPRI, r3
 800394e:	f3bf 8f6f 	isb	sy
 8003952:	f3bf 8f4f 	dsb	sy
 8003956:	60bb      	str	r3, [r7, #8]
    }
 8003958:	bf00      	nop
 800395a:	e7fe      	b.n	800395a <xQueueGenericReset+0xf8>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 800395c:	697b      	ldr	r3, [r7, #20]
}
 800395e:	4618      	mov	r0, r3
 8003960:	3718      	adds	r7, #24
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}

08003966 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003966:	b580      	push	{r7, lr}
 8003968:	b08a      	sub	sp, #40	; 0x28
 800396a:	af02      	add	r7, sp, #8
 800396c:	60f8      	str	r0, [r7, #12]
 800396e:	60b9      	str	r1, [r7, #8]
 8003970:	4613      	mov	r3, r2
 8003972:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8003974:	2300      	movs	r3, #0
 8003976:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d02e      	beq.n	80039dc <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800397e:	2100      	movs	r1, #0
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	fba3 2302 	umull	r2, r3, r3, r2
 8003988:	2b00      	cmp	r3, #0
 800398a:	d000      	beq.n	800398e <xQueueGenericCreate+0x28>
 800398c:	2101      	movs	r1, #1
 800398e:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8003990:	2b00      	cmp	r3, #0
 8003992:	d123      	bne.n	80039dc <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	68ba      	ldr	r2, [r7, #8]
 8003998:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800399c:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80039a0:	d81c      	bhi.n	80039dc <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	68ba      	ldr	r2, [r7, #8]
 80039a6:	fb02 f303 	mul.w	r3, r2, r3
 80039aa:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	3350      	adds	r3, #80	; 0x50
 80039b0:	4618      	mov	r0, r3
 80039b2:	f001 fd2d 	bl	8005410 <pvPortMalloc>
 80039b6:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d01c      	beq.n	80039f8 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	3350      	adds	r3, #80	; 0x50
 80039c6:	617b      	str	r3, [r7, #20]
                         * deleted. */
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
                    }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80039c8:	79fa      	ldrb	r2, [r7, #7]
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	4613      	mov	r3, r2
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	68b9      	ldr	r1, [r7, #8]
 80039d4:	68f8      	ldr	r0, [r7, #12]
 80039d6:	f000 f814 	bl	8003a02 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80039da:	e00d      	b.n	80039f8 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d10a      	bne.n	80039f8 <xQueueGenericCreate+0x92>
        __asm volatile
 80039e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039e6:	f383 8811 	msr	BASEPRI, r3
 80039ea:	f3bf 8f6f 	isb	sy
 80039ee:	f3bf 8f4f 	dsb	sy
 80039f2:	613b      	str	r3, [r7, #16]
    }
 80039f4:	bf00      	nop
 80039f6:	e7fe      	b.n	80039f6 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80039f8:	69fb      	ldr	r3, [r7, #28]
    }
 80039fa:	4618      	mov	r0, r3
 80039fc:	3720      	adds	r7, #32
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b084      	sub	sp, #16
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	60f8      	str	r0, [r7, #12]
 8003a0a:	60b9      	str	r1, [r7, #8]
 8003a0c:	607a      	str	r2, [r7, #4]
 8003a0e:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d103      	bne.n	8003a1e <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	601a      	str	r2, [r3, #0]
 8003a1c:	e002      	b.n	8003a24 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003a30:	2101      	movs	r1, #1
 8003a32:	69b8      	ldr	r0, [r7, #24]
 8003a34:	f7ff ff15 	bl	8003862 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	78fa      	ldrb	r2, [r7, #3]
 8003a3c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003a40:	bf00      	nop
 8003a42:	3710      	adds	r7, #16
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b08c      	sub	sp, #48	; 0x30
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
 8003a54:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003a56:	2300      	movs	r3, #0
 8003a58:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	62bb      	str	r3, [r7, #40]	; 0x28

    configASSERT( pxQueue );
 8003a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d10a      	bne.n	8003a7a <xQueueGenericSend+0x32>
        __asm volatile
 8003a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a68:	f383 8811 	msr	BASEPRI, r3
 8003a6c:	f3bf 8f6f 	isb	sy
 8003a70:	f3bf 8f4f 	dsb	sy
 8003a74:	623b      	str	r3, [r7, #32]
    }
 8003a76:	bf00      	nop
 8003a78:	e7fe      	b.n	8003a78 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d103      	bne.n	8003a88 <xQueueGenericSend+0x40>
 8003a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d101      	bne.n	8003a8c <xQueueGenericSend+0x44>
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e000      	b.n	8003a8e <xQueueGenericSend+0x46>
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10a      	bne.n	8003aa8 <xQueueGenericSend+0x60>
        __asm volatile
 8003a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a96:	f383 8811 	msr	BASEPRI, r3
 8003a9a:	f3bf 8f6f 	isb	sy
 8003a9e:	f3bf 8f4f 	dsb	sy
 8003aa2:	61fb      	str	r3, [r7, #28]
    }
 8003aa4:	bf00      	nop
 8003aa6:	e7fe      	b.n	8003aa6 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d103      	bne.n	8003ab6 <xQueueGenericSend+0x6e>
 8003aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d101      	bne.n	8003aba <xQueueGenericSend+0x72>
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e000      	b.n	8003abc <xQueueGenericSend+0x74>
 8003aba:	2300      	movs	r3, #0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d10a      	bne.n	8003ad6 <xQueueGenericSend+0x8e>
        __asm volatile
 8003ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac4:	f383 8811 	msr	BASEPRI, r3
 8003ac8:	f3bf 8f6f 	isb	sy
 8003acc:	f3bf 8f4f 	dsb	sy
 8003ad0:	61bb      	str	r3, [r7, #24]
    }
 8003ad2:	bf00      	nop
 8003ad4:	e7fe      	b.n	8003ad4 <xQueueGenericSend+0x8c>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003ad6:	f001 fbdb 	bl	8005290 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ada:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003adc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d302      	bcc.n	8003aec <xQueueGenericSend+0xa4>
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d112      	bne.n	8003b12 <xQueueGenericSend+0xca>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	68b9      	ldr	r1, [r7, #8]
 8003af0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003af2:	f000 f933 	bl	8003d5c <prvCopyDataToQueue>
 8003af6:	6278      	str	r0, [r7, #36]	; 0x24

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d004      	beq.n	8003b0a <xQueueGenericSend+0xc2>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b02:	3324      	adds	r3, #36	; 0x24
 8003b04:	4618      	mov	r0, r3
 8003b06:	f000 ffa7 	bl	8004a58 <xTaskRemoveFromEventList>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003b0a:	f001 fbf1 	bl	80052f0 <vPortExitCritical>
                return pdPASS;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e062      	b.n	8003bd8 <xQueueGenericSend+0x190>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d103      	bne.n	8003b20 <xQueueGenericSend+0xd8>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003b18:	f001 fbea 	bl	80052f0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	e05b      	b.n	8003bd8 <xQueueGenericSend+0x190>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003b20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d106      	bne.n	8003b34 <xQueueGenericSend+0xec>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003b26:	f107 0310 	add.w	r3, r7, #16
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f001 f86a 	bl	8004c04 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003b30:	2301      	movs	r3, #1
 8003b32:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003b34:	f001 fbdc 	bl	80052f0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003b38:	f000 fd20 	bl	800457c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003b3c:	f001 fba8 	bl	8005290 <vPortEnterCritical>
 8003b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b46:	b25b      	sxtb	r3, r3
 8003b48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b4c:	d103      	bne.n	8003b56 <xQueueGenericSend+0x10e>
 8003b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b5c:	b25b      	sxtb	r3, r3
 8003b5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b62:	d103      	bne.n	8003b6c <xQueueGenericSend+0x124>
 8003b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b6c:	f001 fbc0 	bl	80052f0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003b70:	1d3a      	adds	r2, r7, #4
 8003b72:	f107 0310 	add.w	r3, r7, #16
 8003b76:	4611      	mov	r1, r2
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f001 f859 	bl	8004c30 <xTaskCheckForTimeOut>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d123      	bne.n	8003bcc <xQueueGenericSend+0x184>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003b84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003b86:	f000 f9e1 	bl	8003f4c <prvIsQueueFull>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d017      	beq.n	8003bc0 <xQueueGenericSend+0x178>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b92:	3310      	adds	r3, #16
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	4611      	mov	r1, r2
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f000 ff39 	bl	8004a10 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8003b9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003ba0:	f000 f96c 	bl	8003e7c <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003ba4:	f000 fcf8 	bl	8004598 <xTaskResumeAll>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d193      	bne.n	8003ad6 <xQueueGenericSend+0x8e>
                {
                    portYIELD_WITHIN_API();
 8003bae:	4b0c      	ldr	r3, [pc, #48]	; (8003be0 <xQueueGenericSend+0x198>)
 8003bb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bb4:	601a      	str	r2, [r3, #0]
 8003bb6:	f3bf 8f4f 	dsb	sy
 8003bba:	f3bf 8f6f 	isb	sy
 8003bbe:	e78a      	b.n	8003ad6 <xQueueGenericSend+0x8e>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003bc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003bc2:	f000 f95b 	bl	8003e7c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003bc6:	f000 fce7 	bl	8004598 <xTaskResumeAll>
 8003bca:	e784      	b.n	8003ad6 <xQueueGenericSend+0x8e>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003bcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003bce:	f000 f955 	bl	8003e7c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003bd2:	f000 fce1 	bl	8004598 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8003bd6:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3730      	adds	r7, #48	; 0x30
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	e000ed04 	.word	0xe000ed04

08003be4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b08c      	sub	sp, #48	; 0x30
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10a      	bne.n	8003c14 <xQueueReceive+0x30>
        __asm volatile
 8003bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c02:	f383 8811 	msr	BASEPRI, r3
 8003c06:	f3bf 8f6f 	isb	sy
 8003c0a:	f3bf 8f4f 	dsb	sy
 8003c0e:	623b      	str	r3, [r7, #32]
    }
 8003c10:	bf00      	nop
 8003c12:	e7fe      	b.n	8003c12 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d103      	bne.n	8003c22 <xQueueReceive+0x3e>
 8003c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <xQueueReceive+0x42>
 8003c22:	2301      	movs	r3, #1
 8003c24:	e000      	b.n	8003c28 <xQueueReceive+0x44>
 8003c26:	2300      	movs	r3, #0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d10a      	bne.n	8003c42 <xQueueReceive+0x5e>
        __asm volatile
 8003c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c30:	f383 8811 	msr	BASEPRI, r3
 8003c34:	f3bf 8f6f 	isb	sy
 8003c38:	f3bf 8f4f 	dsb	sy
 8003c3c:	61fb      	str	r3, [r7, #28]
    }
 8003c3e:	bf00      	nop
 8003c40:	e7fe      	b.n	8003c40 <xQueueReceive+0x5c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003c42:	f001 fb25 	bl	8005290 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c4a:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d014      	beq.n	8003c7c <xQueueReceive+0x98>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003c52:	68b9      	ldr	r1, [r7, #8]
 8003c54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003c56:	f000 f8eb 	bl	8003e30 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5c:	1e5a      	subs	r2, r3, #1
 8003c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c60:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d004      	beq.n	8003c74 <xQueueReceive+0x90>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c6c:	3310      	adds	r3, #16
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f000 fef2 	bl	8004a58 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003c74:	f001 fb3c 	bl	80052f0 <vPortExitCritical>
                return pdPASS;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e069      	b.n	8003d50 <xQueueReceive+0x16c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d103      	bne.n	8003c8a <xQueueReceive+0xa6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003c82:	f001 fb35 	bl	80052f0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8003c86:	2300      	movs	r3, #0
 8003c88:	e062      	b.n	8003d50 <xQueueReceive+0x16c>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d106      	bne.n	8003c9e <xQueueReceive+0xba>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003c90:	f107 0314 	add.w	r3, r7, #20
 8003c94:	4618      	mov	r0, r3
 8003c96:	f000 ffb5 	bl	8004c04 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003c9e:	f001 fb27 	bl	80052f0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003ca2:	f000 fc6b 	bl	800457c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003ca6:	f001 faf3 	bl	8005290 <vPortEnterCritical>
 8003caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003cb0:	b25b      	sxtb	r3, r3
 8003cb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cb6:	d103      	bne.n	8003cc0 <xQueueReceive+0xdc>
 8003cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003cc6:	b25b      	sxtb	r3, r3
 8003cc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ccc:	d103      	bne.n	8003cd6 <xQueueReceive+0xf2>
 8003cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003cd6:	f001 fb0b 	bl	80052f0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003cda:	1d3a      	adds	r2, r7, #4
 8003cdc:	f107 0314 	add.w	r3, r7, #20
 8003ce0:	4611      	mov	r1, r2
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f000 ffa4 	bl	8004c30 <xTaskCheckForTimeOut>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d123      	bne.n	8003d36 <xQueueReceive+0x152>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003cee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003cf0:	f000 f916 	bl	8003f20 <prvIsQueueEmpty>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d017      	beq.n	8003d2a <xQueueReceive+0x146>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cfc:	3324      	adds	r3, #36	; 0x24
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	4611      	mov	r1, r2
 8003d02:	4618      	mov	r0, r3
 8003d04:	f000 fe84 	bl	8004a10 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003d08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d0a:	f000 f8b7 	bl	8003e7c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003d0e:	f000 fc43 	bl	8004598 <xTaskResumeAll>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d194      	bne.n	8003c42 <xQueueReceive+0x5e>
                {
                    portYIELD_WITHIN_API();
 8003d18:	4b0f      	ldr	r3, [pc, #60]	; (8003d58 <xQueueReceive+0x174>)
 8003d1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d1e:	601a      	str	r2, [r3, #0]
 8003d20:	f3bf 8f4f 	dsb	sy
 8003d24:	f3bf 8f6f 	isb	sy
 8003d28:	e78b      	b.n	8003c42 <xQueueReceive+0x5e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003d2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d2c:	f000 f8a6 	bl	8003e7c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003d30:	f000 fc32 	bl	8004598 <xTaskResumeAll>
 8003d34:	e785      	b.n	8003c42 <xQueueReceive+0x5e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003d36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d38:	f000 f8a0 	bl	8003e7c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003d3c:	f000 fc2c 	bl	8004598 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003d42:	f000 f8ed 	bl	8003f20 <prvIsQueueEmpty>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	f43f af7a 	beq.w	8003c42 <xQueueReceive+0x5e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8003d4e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3730      	adds	r7, #48	; 0x30
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	e000ed04 	.word	0xe000ed04

08003d5c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d70:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10d      	bne.n	8003d96 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d14d      	bne.n	8003e1e <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f001 f86e 	bl	8004e68 <xTaskPriorityDisinherit>
 8003d8c:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2200      	movs	r2, #0
 8003d92:	609a      	str	r2, [r3, #8]
 8003d94:	e043      	b.n	8003e1e <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d119      	bne.n	8003dd0 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6858      	ldr	r0, [r3, #4]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da4:	461a      	mov	r2, r3
 8003da6:	68b9      	ldr	r1, [r7, #8]
 8003da8:	f001 fd52 	bl	8005850 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	685a      	ldr	r2, [r3, #4]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db4:	441a      	add	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d32b      	bcc.n	8003e1e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	605a      	str	r2, [r3, #4]
 8003dce:	e026      	b.n	8003e1e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	68d8      	ldr	r0, [r3, #12]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd8:	461a      	mov	r2, r3
 8003dda:	68b9      	ldr	r1, [r7, #8]
 8003ddc:	f001 fd38 	bl	8005850 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	68da      	ldr	r2, [r3, #12]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de8:	425b      	negs	r3, r3
 8003dea:	441a      	add	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	68da      	ldr	r2, [r3, #12]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d207      	bcs.n	8003e0c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e04:	425b      	negs	r3, r3
 8003e06:	441a      	add	r2, r3
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d105      	bne.n	8003e1e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d002      	beq.n	8003e1e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1c5a      	adds	r2, r3, #1
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8003e26:	697b      	ldr	r3, [r7, #20]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3718      	adds	r7, #24
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b082      	sub	sp, #8
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d018      	beq.n	8003e74 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	68da      	ldr	r2, [r3, #12]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4a:	441a      	add	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	68da      	ldr	r2, [r3, #12]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d303      	bcc.n	8003e64 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	68d9      	ldr	r1, [r3, #12]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	6838      	ldr	r0, [r7, #0]
 8003e70:	f001 fcee 	bl	8005850 <memcpy>
    }
}
 8003e74:	bf00      	nop
 8003e76:	3708      	adds	r7, #8
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}

08003e7c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003e84:	f001 fa04 	bl	8005290 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003e8e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e90:	e011      	b.n	8003eb6 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d012      	beq.n	8003ec0 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	3324      	adds	r3, #36	; 0x24
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f000 fdda 	bl	8004a58 <xTaskRemoveFromEventList>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8003eaa:	f000 ff27 	bl	8004cfc <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003eae:	7bfb      	ldrb	r3, [r7, #15]
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003eb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	dce9      	bgt.n	8003e92 <prvUnlockQueue+0x16>
 8003ebe:	e000      	b.n	8003ec2 <prvUnlockQueue+0x46>
                        break;
 8003ec0:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	22ff      	movs	r2, #255	; 0xff
 8003ec6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8003eca:	f001 fa11 	bl	80052f0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003ece:	f001 f9df 	bl	8005290 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ed8:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003eda:	e011      	b.n	8003f00 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	691b      	ldr	r3, [r3, #16]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d012      	beq.n	8003f0a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	3310      	adds	r3, #16
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f000 fdb5 	bl	8004a58 <xTaskRemoveFromEventList>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d001      	beq.n	8003ef8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8003ef4:	f000 ff02 	bl	8004cfc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003ef8:	7bbb      	ldrb	r3, [r7, #14]
 8003efa:	3b01      	subs	r3, #1
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003f00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	dce9      	bgt.n	8003edc <prvUnlockQueue+0x60>
 8003f08:	e000      	b.n	8003f0c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8003f0a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	22ff      	movs	r2, #255	; 0xff
 8003f10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8003f14:	f001 f9ec 	bl	80052f0 <vPortExitCritical>
}
 8003f18:	bf00      	nop
 8003f1a:	3710      	adds	r7, #16
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003f28:	f001 f9b2 	bl	8005290 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d102      	bne.n	8003f3a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8003f34:	2301      	movs	r3, #1
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	e001      	b.n	8003f3e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003f3e:	f001 f9d7 	bl	80052f0 <vPortExitCritical>

    return xReturn;
 8003f42:	68fb      	ldr	r3, [r7, #12]
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3710      	adds	r7, #16
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}

08003f4c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003f54:	f001 f99c 	bl	8005290 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d102      	bne.n	8003f6a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8003f64:	2301      	movs	r3, #1
 8003f66:	60fb      	str	r3, [r7, #12]
 8003f68:	e001      	b.n	8003f6e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003f6e:	f001 f9bf 	bl	80052f0 <vPortExitCritical>

    return xReturn;
 8003f72:	68fb      	ldr	r3, [r7, #12]
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3710      	adds	r7, #16
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b08c      	sub	sp, #48	; 0x30
 8003f80:	af04      	add	r7, sp, #16
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	603b      	str	r3, [r7, #0]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003f8c:	88fb      	ldrh	r3, [r7, #6]
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4618      	mov	r0, r3
 8003f92:	f001 fa3d 	bl	8005410 <pvPortMalloc>
 8003f96:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00e      	beq.n	8003fbc <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003f9e:	2058      	movs	r0, #88	; 0x58
 8003fa0:	f001 fa36 	bl	8005410 <pvPortMalloc>
 8003fa4:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d003      	beq.n	8003fb4 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	697a      	ldr	r2, [r7, #20]
 8003fb0:	631a      	str	r2, [r3, #48]	; 0x30
 8003fb2:	e005      	b.n	8003fc0 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 8003fb4:	6978      	ldr	r0, [r7, #20]
 8003fb6:	f001 fb0b 	bl	80055d0 <vPortFree>
 8003fba:	e001      	b.n	8003fc0 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d013      	beq.n	8003fee <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003fc6:	88fa      	ldrh	r2, [r7, #6]
 8003fc8:	2300      	movs	r3, #0
 8003fca:	9303      	str	r3, [sp, #12]
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	9302      	str	r3, [sp, #8]
 8003fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fd2:	9301      	str	r3, [sp, #4]
 8003fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fd6:	9300      	str	r3, [sp, #0]
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	68b9      	ldr	r1, [r7, #8]
 8003fdc:	68f8      	ldr	r0, [r7, #12]
 8003fde:	f000 f80e 	bl	8003ffe <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003fe2:	69f8      	ldr	r0, [r7, #28]
 8003fe4:	f000 f8b0 	bl	8004148 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	61bb      	str	r3, [r7, #24]
 8003fec:	e002      	b.n	8003ff4 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003fee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ff2:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003ff4:	69bb      	ldr	r3, [r7, #24]
    }
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3720      	adds	r7, #32
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b088      	sub	sp, #32
 8004002:	af00      	add	r7, sp, #0
 8004004:	60f8      	str	r0, [r7, #12]
 8004006:	60b9      	str	r1, [r7, #8]
 8004008:	607a      	str	r2, [r7, #4]
 800400a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800400c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800400e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	009b      	lsls	r3, r3, #2
 8004014:	461a      	mov	r2, r3
 8004016:	21a5      	movs	r1, #165	; 0xa5
 8004018:	f001 fc28 	bl	800586c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800401c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800401e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004026:	3b01      	subs	r3, #1
 8004028:	009b      	lsls	r3, r3, #2
 800402a:	4413      	add	r3, r2
 800402c:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	f023 0307 	bic.w	r3, r3, #7
 8004034:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	f003 0307 	and.w	r3, r3, #7
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00a      	beq.n	8004056 <prvInitialiseNewTask+0x58>
        __asm volatile
 8004040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004044:	f383 8811 	msr	BASEPRI, r3
 8004048:	f3bf 8f6f 	isb	sy
 800404c:	f3bf 8f4f 	dsb	sy
 8004050:	617b      	str	r3, [r7, #20]
    }
 8004052:	bf00      	nop
 8004054:	e7fe      	b.n	8004054 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d01f      	beq.n	800409c <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800405c:	2300      	movs	r3, #0
 800405e:	61fb      	str	r3, [r7, #28]
 8004060:	e012      	b.n	8004088 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004062:	68ba      	ldr	r2, [r7, #8]
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	4413      	add	r3, r2
 8004068:	7819      	ldrb	r1, [r3, #0]
 800406a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	4413      	add	r3, r2
 8004070:	3334      	adds	r3, #52	; 0x34
 8004072:	460a      	mov	r2, r1
 8004074:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004076:	68ba      	ldr	r2, [r7, #8]
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	4413      	add	r3, r2
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d006      	beq.n	8004090 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	3301      	adds	r3, #1
 8004086:	61fb      	str	r3, [r7, #28]
 8004088:	69fb      	ldr	r3, [r7, #28]
 800408a:	2b09      	cmp	r3, #9
 800408c:	d9e9      	bls.n	8004062 <prvInitialiseNewTask+0x64>
 800408e:	e000      	b.n	8004092 <prvInitialiseNewTask+0x94>
            {
                break;
 8004090:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004094:	2200      	movs	r2, #0
 8004096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800409a:	e003      	b.n	80040a4 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800409c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80040a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040a6:	2b04      	cmp	r3, #4
 80040a8:	d90a      	bls.n	80040c0 <prvInitialiseNewTask+0xc2>
        __asm volatile
 80040aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ae:	f383 8811 	msr	BASEPRI, r3
 80040b2:	f3bf 8f6f 	isb	sy
 80040b6:	f3bf 8f4f 	dsb	sy
 80040ba:	613b      	str	r3, [r7, #16]
    }
 80040bc:	bf00      	nop
 80040be:	e7fe      	b.n	80040be <prvInitialiseNewTask+0xc0>
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80040c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040c2:	2b04      	cmp	r3, #4
 80040c4:	d901      	bls.n	80040ca <prvInitialiseNewTask+0xcc>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80040c6:	2304      	movs	r3, #4
 80040c8:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80040ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040ce:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80040d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040d4:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80040d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d8:	2200      	movs	r2, #0
 80040da:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80040dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040de:	3304      	adds	r3, #4
 80040e0:	4618      	mov	r0, r3
 80040e2:	f7ff fb2e 	bl	8003742 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80040e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040e8:	3318      	adds	r3, #24
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7ff fb29 	bl	8003742 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80040f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040f4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f8:	f1c3 0205 	rsb	r2, r3, #5
 80040fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040fe:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004102:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004104:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8004106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004108:	3350      	adds	r3, #80	; 0x50
 800410a:	2204      	movs	r2, #4
 800410c:	2100      	movs	r1, #0
 800410e:	4618      	mov	r0, r3
 8004110:	f001 fbac 	bl	800586c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8004114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004116:	3354      	adds	r3, #84	; 0x54
 8004118:	2201      	movs	r2, #1
 800411a:	2100      	movs	r1, #0
 800411c:	4618      	mov	r0, r3
 800411e:	f001 fba5 	bl	800586c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004122:	683a      	ldr	r2, [r7, #0]
 8004124:	68f9      	ldr	r1, [r7, #12]
 8004126:	69b8      	ldr	r0, [r7, #24]
 8004128:	f000 ffc2 	bl	80050b0 <pxPortInitialiseStack>
 800412c:	4602      	mov	r2, r0
 800412e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004130:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8004132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004134:	2b00      	cmp	r3, #0
 8004136:	d002      	beq.n	800413e <prvInitialiseNewTask+0x140>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004138:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800413a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800413c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800413e:	bf00      	nop
 8004140:	3720      	adds	r7, #32
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
	...

08004148 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8004150:	f001 f89e 	bl	8005290 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8004154:	4b3a      	ldr	r3, [pc, #232]	; (8004240 <prvAddNewTaskToReadyList+0xf8>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	3301      	adds	r3, #1
 800415a:	4a39      	ldr	r2, [pc, #228]	; (8004240 <prvAddNewTaskToReadyList+0xf8>)
 800415c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800415e:	4b39      	ldr	r3, [pc, #228]	; (8004244 <prvAddNewTaskToReadyList+0xfc>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d109      	bne.n	800417a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8004166:	4a37      	ldr	r2, [pc, #220]	; (8004244 <prvAddNewTaskToReadyList+0xfc>)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800416c:	4b34      	ldr	r3, [pc, #208]	; (8004240 <prvAddNewTaskToReadyList+0xf8>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d110      	bne.n	8004196 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8004174:	f000 fde0 	bl	8004d38 <prvInitialiseTaskLists>
 8004178:	e00d      	b.n	8004196 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800417a:	4b33      	ldr	r3, [pc, #204]	; (8004248 <prvAddNewTaskToReadyList+0x100>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d109      	bne.n	8004196 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004182:	4b30      	ldr	r3, [pc, #192]	; (8004244 <prvAddNewTaskToReadyList+0xfc>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418c:	429a      	cmp	r2, r3
 800418e:	d802      	bhi.n	8004196 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8004190:	4a2c      	ldr	r2, [pc, #176]	; (8004244 <prvAddNewTaskToReadyList+0xfc>)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8004196:	4b2d      	ldr	r3, [pc, #180]	; (800424c <prvAddNewTaskToReadyList+0x104>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	3301      	adds	r3, #1
 800419c:	4a2b      	ldr	r2, [pc, #172]	; (800424c <prvAddNewTaskToReadyList+0x104>)
 800419e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80041a0:	4b2a      	ldr	r3, [pc, #168]	; (800424c <prvAddNewTaskToReadyList+0x104>)
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ac:	2201      	movs	r2, #1
 80041ae:	409a      	lsls	r2, r3
 80041b0:	4b27      	ldr	r3, [pc, #156]	; (8004250 <prvAddNewTaskToReadyList+0x108>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	4a26      	ldr	r2, [pc, #152]	; (8004250 <prvAddNewTaskToReadyList+0x108>)
 80041b8:	6013      	str	r3, [r2, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041be:	4925      	ldr	r1, [pc, #148]	; (8004254 <prvAddNewTaskToReadyList+0x10c>)
 80041c0:	4613      	mov	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	4413      	add	r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	440b      	add	r3, r1
 80041ca:	3304      	adds	r3, #4
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	60fb      	str	r3, [r7, #12]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	609a      	str	r2, [r3, #8]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	689a      	ldr	r2, [r3, #8]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	60da      	str	r2, [r3, #12]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	3204      	adds	r2, #4
 80041e6:	605a      	str	r2, [r3, #4]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	1d1a      	adds	r2, r3, #4
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	609a      	str	r2, [r3, #8]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041f4:	4613      	mov	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4413      	add	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	4a15      	ldr	r2, [pc, #84]	; (8004254 <prvAddNewTaskToReadyList+0x10c>)
 80041fe:	441a      	add	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	615a      	str	r2, [r3, #20]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004208:	4912      	ldr	r1, [pc, #72]	; (8004254 <prvAddNewTaskToReadyList+0x10c>)
 800420a:	4613      	mov	r3, r2
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	4413      	add	r3, r2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	440b      	add	r3, r1
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	1c59      	adds	r1, r3, #1
 8004218:	480e      	ldr	r0, [pc, #56]	; (8004254 <prvAddNewTaskToReadyList+0x10c>)
 800421a:	4613      	mov	r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	4413      	add	r3, r2
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	4403      	add	r3, r0
 8004224:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8004226:	f001 f863 	bl	80052f0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800422a:	4b07      	ldr	r3, [pc, #28]	; (8004248 <prvAddNewTaskToReadyList+0x100>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d001      	beq.n	8004236 <prvAddNewTaskToReadyList+0xee>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004232:	4b04      	ldr	r3, [pc, #16]	; (8004244 <prvAddNewTaskToReadyList+0xfc>)
 8004234:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004236:	bf00      	nop
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	200001ac 	.word	0x200001ac
 8004244:	200000d4 	.word	0x200000d4
 8004248:	200001b8 	.word	0x200001b8
 800424c:	200001c8 	.word	0x200001c8
 8004250:	200001b4 	.word	0x200001b4
 8004254:	200000d8 	.word	0x200000d8

08004258 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskSuspend( TaskHandle_t xTaskToSuspend )
    {
 8004258:	b580      	push	{r7, lr}
 800425a:	b086      	sub	sp, #24
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 8004260:	f001 f816 	bl	8005290 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the running task that is
             * being suspended. */
            pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d102      	bne.n	8004270 <vTaskSuspend+0x18>
 800426a:	4b43      	ldr	r3, [pc, #268]	; (8004378 <vTaskSuspend+0x120>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	e000      	b.n	8004272 <vTaskSuspend+0x1a>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	613b      	str	r3, [r7, #16]

            traceTASK_SUSPEND( pxTCB );

            /* Remove task from the ready/delayed list and place in the
             * suspended list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	3304      	adds	r3, #4
 8004278:	4618      	mov	r0, r3
 800427a:	f7ff fac9 	bl	8003810 <uxListRemove>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d115      	bne.n	80042b0 <vTaskSuspend+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004288:	493c      	ldr	r1, [pc, #240]	; (800437c <vTaskSuspend+0x124>)
 800428a:	4613      	mov	r3, r2
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	4413      	add	r3, r2
 8004290:	009b      	lsls	r3, r3, #2
 8004292:	440b      	add	r3, r1
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10a      	bne.n	80042b0 <vTaskSuspend+0x58>
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800429e:	2201      	movs	r2, #1
 80042a0:	fa02 f303 	lsl.w	r3, r2, r3
 80042a4:	43da      	mvns	r2, r3
 80042a6:	4b36      	ldr	r3, [pc, #216]	; (8004380 <vTaskSuspend+0x128>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4013      	ands	r3, r2
 80042ac:	4a34      	ldr	r2, [pc, #208]	; (8004380 <vTaskSuspend+0x128>)
 80042ae:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d004      	beq.n	80042c2 <vTaskSuspend+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	3318      	adds	r3, #24
 80042bc:	4618      	mov	r0, r3
 80042be:	f7ff faa7 	bl	8003810 <uxListRemove>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	3304      	adds	r3, #4
 80042c6:	4619      	mov	r1, r3
 80042c8:	482e      	ldr	r0, [pc, #184]	; (8004384 <vTaskSuspend+0x12c>)
 80042ca:	f7ff fa46 	bl	800375a <vListInsertEnd>

            #if ( configUSE_TASK_NOTIFICATIONS == 1 )
                {
                    BaseType_t x;

                    for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 80042ce:	2300      	movs	r3, #0
 80042d0:	617b      	str	r3, [r7, #20]
 80042d2:	e010      	b.n	80042f6 <vTaskSuspend+0x9e>
                    {
                        if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 80042d4:	693a      	ldr	r2, [r7, #16]
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	4413      	add	r3, r2
 80042da:	3354      	adds	r3, #84	; 0x54
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	b2db      	uxtb	r3, r3
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d105      	bne.n	80042f0 <vTaskSuspend+0x98>
                        {
                            /* The task was blocked to wait for a notification, but is
                             * now suspended, so no notification was received. */
                            pxTCB->ucNotifyState[ x ] = taskNOT_WAITING_NOTIFICATION;
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	4413      	add	r3, r2
 80042ea:	3354      	adds	r3, #84	; 0x54
 80042ec:	2200      	movs	r2, #0
 80042ee:	701a      	strb	r2, [r3, #0]
                    for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	3301      	adds	r3, #1
 80042f4:	617b      	str	r3, [r7, #20]
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	ddeb      	ble.n	80042d4 <vTaskSuspend+0x7c>
                        }
                    }
                }
            #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
        }
        taskEXIT_CRITICAL();
 80042fc:	f000 fff8 	bl	80052f0 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8004300:	4b21      	ldr	r3, [pc, #132]	; (8004388 <vTaskSuspend+0x130>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d005      	beq.n	8004314 <vTaskSuspend+0xbc>
        {
            /* Reset the next expected unblock time in case it referred to the
             * task that is now in the Suspended state. */
            taskENTER_CRITICAL();
 8004308:	f000 ffc2 	bl	8005290 <vPortEnterCritical>
            {
                prvResetNextTaskUnblockTime();
 800430c:	f000 fd92 	bl	8004e34 <prvResetNextTaskUnblockTime>
            }
            taskEXIT_CRITICAL();
 8004310:	f000 ffee 	bl	80052f0 <vPortExitCritical>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( pxTCB == pxCurrentTCB )
 8004314:	4b18      	ldr	r3, [pc, #96]	; (8004378 <vTaskSuspend+0x120>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	429a      	cmp	r2, r3
 800431c:	d127      	bne.n	800436e <vTaskSuspend+0x116>
        {
            if( xSchedulerRunning != pdFALSE )
 800431e:	4b1a      	ldr	r3, [pc, #104]	; (8004388 <vTaskSuspend+0x130>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d017      	beq.n	8004356 <vTaskSuspend+0xfe>
            {
                /* The current task has just been suspended. */
                configASSERT( uxSchedulerSuspended == 0 );
 8004326:	4b19      	ldr	r3, [pc, #100]	; (800438c <vTaskSuspend+0x134>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00a      	beq.n	8004344 <vTaskSuspend+0xec>
        __asm volatile
 800432e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004332:	f383 8811 	msr	BASEPRI, r3
 8004336:	f3bf 8f6f 	isb	sy
 800433a:	f3bf 8f4f 	dsb	sy
 800433e:	60fb      	str	r3, [r7, #12]
    }
 8004340:	bf00      	nop
 8004342:	e7fe      	b.n	8004342 <vTaskSuspend+0xea>
                portYIELD_WITHIN_API();
 8004344:	4b12      	ldr	r3, [pc, #72]	; (8004390 <vTaskSuspend+0x138>)
 8004346:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800434a:	601a      	str	r2, [r3, #0]
 800434c:	f3bf 8f4f 	dsb	sy
 8004350:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8004354:	e00b      	b.n	800436e <vTaskSuspend+0x116>
                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8004356:	4b0b      	ldr	r3, [pc, #44]	; (8004384 <vTaskSuspend+0x12c>)
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	4b0e      	ldr	r3, [pc, #56]	; (8004394 <vTaskSuspend+0x13c>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	429a      	cmp	r2, r3
 8004360:	d103      	bne.n	800436a <vTaskSuspend+0x112>
                    pxCurrentTCB = NULL;
 8004362:	4b05      	ldr	r3, [pc, #20]	; (8004378 <vTaskSuspend+0x120>)
 8004364:	2200      	movs	r2, #0
 8004366:	601a      	str	r2, [r3, #0]
    }
 8004368:	e001      	b.n	800436e <vTaskSuspend+0x116>
                    vTaskSwitchContext();
 800436a:	f000 faf7 	bl	800495c <vTaskSwitchContext>
    }
 800436e:	bf00      	nop
 8004370:	3718      	adds	r7, #24
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	200000d4 	.word	0x200000d4
 800437c:	200000d8 	.word	0x200000d8
 8004380:	200001b4 	.word	0x200001b4
 8004384:	20000198 	.word	0x20000198
 8004388:	200001b8 	.word	0x200001b8
 800438c:	200001d4 	.word	0x200001d4
 8004390:	e000ed04 	.word	0xe000ed04
 8004394:	200001ac 	.word	0x200001ac

08004398 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
    {
 8004398:	b480      	push	{r7}
 800439a:	b087      	sub	sp, #28
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 80043a0:	2300      	movs	r3, #0
 80043a2:	617b      	str	r3, [r7, #20]
        const TCB_t * const pxTCB = xTask;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	613b      	str	r3, [r7, #16]

        /* Accesses xPendingReadyList so must be called from a critical
         * section. */

        /* It does not make sense to check if the calling task is suspended. */
        configASSERT( xTask );
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10a      	bne.n	80043c4 <prvTaskIsTaskSuspended+0x2c>
        __asm volatile
 80043ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b2:	f383 8811 	msr	BASEPRI, r3
 80043b6:	f3bf 8f6f 	isb	sy
 80043ba:	f3bf 8f4f 	dsb	sy
 80043be:	60fb      	str	r3, [r7, #12]
    }
 80043c0:	bf00      	nop
 80043c2:	e7fe      	b.n	80043c2 <prvTaskIsTaskSuspended+0x2a>

        /* Is the task being resumed actually in the suspended list? */
        if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	4a09      	ldr	r2, [pc, #36]	; (80043f0 <prvTaskIsTaskSuspended+0x58>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d10a      	bne.n	80043e4 <prvTaskIsTaskSuspended+0x4c>
        {
            /* Has the task already been resumed from within an ISR? */
            if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d2:	4a08      	ldr	r2, [pc, #32]	; (80043f4 <prvTaskIsTaskSuspended+0x5c>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d005      	beq.n	80043e4 <prvTaskIsTaskSuspended+0x4c>
            {
                /* Is it in the suspended list because it is in the Suspended
                 * state, or because is is blocked with no timeout? */
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d101      	bne.n	80043e4 <prvTaskIsTaskSuspended+0x4c>
                {
                    xReturn = pdTRUE;
 80043e0:	2301      	movs	r3, #1
 80043e2:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80043e4:	697b      	ldr	r3, [r7, #20]
    } /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80043e6:	4618      	mov	r0, r3
 80043e8:	371c      	adds	r7, #28
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bc80      	pop	{r7}
 80043ee:	4770      	bx	lr
 80043f0:	20000198 	.word	0x20000198
 80043f4:	2000016c 	.word	0x2000016c

080043f8 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskResume( TaskHandle_t xTaskToResume )
    {
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = xTaskToResume;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	617b      	str	r3, [r7, #20]

        /* It does not make sense to resume the calling task. */
        configASSERT( xTaskToResume );
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10a      	bne.n	8004420 <vTaskResume+0x28>
        __asm volatile
 800440a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800440e:	f383 8811 	msr	BASEPRI, r3
 8004412:	f3bf 8f6f 	isb	sy
 8004416:	f3bf 8f4f 	dsb	sy
 800441a:	60fb      	str	r3, [r7, #12]
    }
 800441c:	bf00      	nop
 800441e:	e7fe      	b.n	800441e <vTaskResume+0x26>

        /* The parameter cannot be NULL as it is impossible to resume the
         * currently executing task. */
        if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8004420:	4b2d      	ldr	r3, [pc, #180]	; (80044d8 <vTaskResume+0xe0>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	697a      	ldr	r2, [r7, #20]
 8004426:	429a      	cmp	r2, r3
 8004428:	d052      	beq.n	80044d0 <vTaskResume+0xd8>
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d04f      	beq.n	80044d0 <vTaskResume+0xd8>
        {
            taskENTER_CRITICAL();
 8004430:	f000 ff2e 	bl	8005290 <vPortEnterCritical>
            {
                if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8004434:	6978      	ldr	r0, [r7, #20]
 8004436:	f7ff ffaf 	bl	8004398 <prvTaskIsTaskSuspended>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d045      	beq.n	80044cc <vTaskResume+0xd4>
                {
                    traceTASK_RESUME( pxTCB );

                    /* The ready list can be accessed even if the scheduler is
                     * suspended because this is inside a critical section. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	3304      	adds	r3, #4
 8004444:	4618      	mov	r0, r3
 8004446:	f7ff f9e3 	bl	8003810 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444e:	2201      	movs	r2, #1
 8004450:	409a      	lsls	r2, r3
 8004452:	4b22      	ldr	r3, [pc, #136]	; (80044dc <vTaskResume+0xe4>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4313      	orrs	r3, r2
 8004458:	4a20      	ldr	r2, [pc, #128]	; (80044dc <vTaskResume+0xe4>)
 800445a:	6013      	str	r3, [r2, #0]
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004460:	491f      	ldr	r1, [pc, #124]	; (80044e0 <vTaskResume+0xe8>)
 8004462:	4613      	mov	r3, r2
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	4413      	add	r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	440b      	add	r3, r1
 800446c:	3304      	adds	r3, #4
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	613b      	str	r3, [r7, #16]
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	609a      	str	r2, [r3, #8]
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	689a      	ldr	r2, [r3, #8]
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	60da      	str	r2, [r3, #12]
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	697a      	ldr	r2, [r7, #20]
 8004486:	3204      	adds	r2, #4
 8004488:	605a      	str	r2, [r3, #4]
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	1d1a      	adds	r2, r3, #4
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	609a      	str	r2, [r3, #8]
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004496:	4613      	mov	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	4413      	add	r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	4a10      	ldr	r2, [pc, #64]	; (80044e0 <vTaskResume+0xe8>)
 80044a0:	441a      	add	r2, r3
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	615a      	str	r2, [r3, #20]
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044aa:	490d      	ldr	r1, [pc, #52]	; (80044e0 <vTaskResume+0xe8>)
 80044ac:	4613      	mov	r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	4413      	add	r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	440b      	add	r3, r1
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	1c59      	adds	r1, r3, #1
 80044ba:	4809      	ldr	r0, [pc, #36]	; (80044e0 <vTaskResume+0xe8>)
 80044bc:	4613      	mov	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	009b      	lsls	r3, r3, #2
 80044c4:	4403      	add	r3, r0
 80044c6:	6019      	str	r1, [r3, #0]

                    /* A higher priority task may have just been resumed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80044c8:	4b03      	ldr	r3, [pc, #12]	; (80044d8 <vTaskResume+0xe0>)
 80044ca:	681b      	ldr	r3, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 80044cc:	f000 ff10 	bl	80052f0 <vPortExitCritical>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80044d0:	bf00      	nop
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	200000d4 	.word	0x200000d4
 80044dc:	200001b4 	.word	0x200001b4
 80044e0:	200000d8 	.word	0x200000d8

080044e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b086      	sub	sp, #24
 80044e8:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80044ea:	4b1d      	ldr	r3, [pc, #116]	; (8004560 <vTaskStartScheduler+0x7c>)
 80044ec:	9301      	str	r3, [sp, #4]
 80044ee:	2300      	movs	r3, #0
 80044f0:	9300      	str	r3, [sp, #0]
 80044f2:	2300      	movs	r3, #0
 80044f4:	2282      	movs	r2, #130	; 0x82
 80044f6:	491b      	ldr	r1, [pc, #108]	; (8004564 <vTaskStartScheduler+0x80>)
 80044f8:	481b      	ldr	r0, [pc, #108]	; (8004568 <vTaskStartScheduler+0x84>)
 80044fa:	f7ff fd3f 	bl	8003f7c <xTaskCreate>
 80044fe:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d116      	bne.n	8004534 <vTaskStartScheduler+0x50>
        __asm volatile
 8004506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800450a:	f383 8811 	msr	BASEPRI, r3
 800450e:	f3bf 8f6f 	isb	sy
 8004512:	f3bf 8f4f 	dsb	sy
 8004516:	60bb      	str	r3, [r7, #8]
    }
 8004518:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800451a:	4b14      	ldr	r3, [pc, #80]	; (800456c <vTaskStartScheduler+0x88>)
 800451c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004520:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8004522:	4b13      	ldr	r3, [pc, #76]	; (8004570 <vTaskStartScheduler+0x8c>)
 8004524:	2201      	movs	r2, #1
 8004526:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004528:	4b12      	ldr	r3, [pc, #72]	; (8004574 <vTaskStartScheduler+0x90>)
 800452a:	2200      	movs	r2, #0
 800452c:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800452e:	f000 fe3d 	bl	80051ac <xPortStartScheduler>
 8004532:	e00e      	b.n	8004552 <vTaskStartScheduler+0x6e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800453a:	d10a      	bne.n	8004552 <vTaskStartScheduler+0x6e>
        __asm volatile
 800453c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004540:	f383 8811 	msr	BASEPRI, r3
 8004544:	f3bf 8f6f 	isb	sy
 8004548:	f3bf 8f4f 	dsb	sy
 800454c:	607b      	str	r3, [r7, #4]
    }
 800454e:	bf00      	nop
 8004550:	e7fe      	b.n	8004550 <vTaskStartScheduler+0x6c>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004552:	4b09      	ldr	r3, [pc, #36]	; (8004578 <vTaskStartScheduler+0x94>)
 8004554:	681b      	ldr	r3, [r3, #0]
}
 8004556:	bf00      	nop
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	200001d0 	.word	0x200001d0
 8004564:	08006d18 	.word	0x08006d18
 8004568:	08004d15 	.word	0x08004d15
 800456c:	200001cc 	.word	0x200001cc
 8004570:	200001b8 	.word	0x200001b8
 8004574:	200001b0 	.word	0x200001b0
 8004578:	2000001c 	.word	0x2000001c

0800457c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800457c:	b480      	push	{r7}
 800457e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8004580:	4b04      	ldr	r3, [pc, #16]	; (8004594 <vTaskSuspendAll+0x18>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	3301      	adds	r3, #1
 8004586:	4a03      	ldr	r2, [pc, #12]	; (8004594 <vTaskSuspendAll+0x18>)
 8004588:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800458a:	bf00      	nop
 800458c:	46bd      	mov	sp, r7
 800458e:	bc80      	pop	{r7}
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	200001d4 	.word	0x200001d4

08004598 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b088      	sub	sp, #32
 800459c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800459e:	2300      	movs	r3, #0
 80045a0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80045a2:	2300      	movs	r3, #0
 80045a4:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80045a6:	4b6b      	ldr	r3, [pc, #428]	; (8004754 <xTaskResumeAll+0x1bc>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10a      	bne.n	80045c4 <xTaskResumeAll+0x2c>
        __asm volatile
 80045ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b2:	f383 8811 	msr	BASEPRI, r3
 80045b6:	f3bf 8f6f 	isb	sy
 80045ba:	f3bf 8f4f 	dsb	sy
 80045be:	607b      	str	r3, [r7, #4]
    }
 80045c0:	bf00      	nop
 80045c2:	e7fe      	b.n	80045c2 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80045c4:	f000 fe64 	bl	8005290 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80045c8:	4b62      	ldr	r3, [pc, #392]	; (8004754 <xTaskResumeAll+0x1bc>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	3b01      	subs	r3, #1
 80045ce:	4a61      	ldr	r2, [pc, #388]	; (8004754 <xTaskResumeAll+0x1bc>)
 80045d0:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80045d2:	4b60      	ldr	r3, [pc, #384]	; (8004754 <xTaskResumeAll+0x1bc>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	f040 80b4 	bne.w	8004744 <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80045dc:	4b5e      	ldr	r3, [pc, #376]	; (8004758 <xTaskResumeAll+0x1c0>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	f000 80af 	beq.w	8004744 <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80045e6:	e08a      	b.n	80046fe <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045e8:	4b5c      	ldr	r3, [pc, #368]	; (800475c <xTaskResumeAll+0x1c4>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f4:	613b      	str	r3, [r7, #16]
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	69db      	ldr	r3, [r3, #28]
 80045fa:	69fa      	ldr	r2, [r7, #28]
 80045fc:	6a12      	ldr	r2, [r2, #32]
 80045fe:	609a      	str	r2, [r3, #8]
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	69fa      	ldr	r2, [r7, #28]
 8004606:	69d2      	ldr	r2, [r2, #28]
 8004608:	605a      	str	r2, [r3, #4]
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	685a      	ldr	r2, [r3, #4]
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	3318      	adds	r3, #24
 8004612:	429a      	cmp	r2, r3
 8004614:	d103      	bne.n	800461e <xTaskResumeAll+0x86>
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	6a1a      	ldr	r2, [r3, #32]
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	605a      	str	r2, [r3, #4]
 800461e:	69fb      	ldr	r3, [r7, #28]
 8004620:	2200      	movs	r2, #0
 8004622:	629a      	str	r2, [r3, #40]	; 0x28
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	1e5a      	subs	r2, r3, #1
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	60fb      	str	r3, [r7, #12]
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	69fa      	ldr	r2, [r7, #28]
 800463a:	68d2      	ldr	r2, [r2, #12]
 800463c:	609a      	str	r2, [r3, #8]
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	69fa      	ldr	r2, [r7, #28]
 8004644:	6892      	ldr	r2, [r2, #8]
 8004646:	605a      	str	r2, [r3, #4]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	69fb      	ldr	r3, [r7, #28]
 800464e:	3304      	adds	r3, #4
 8004650:	429a      	cmp	r2, r3
 8004652:	d103      	bne.n	800465c <xTaskResumeAll+0xc4>
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	68da      	ldr	r2, [r3, #12]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	605a      	str	r2, [r3, #4]
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	2200      	movs	r2, #0
 8004660:	615a      	str	r2, [r3, #20]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	1e5a      	subs	r2, r3, #1
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004670:	2201      	movs	r2, #1
 8004672:	409a      	lsls	r2, r3
 8004674:	4b3a      	ldr	r3, [pc, #232]	; (8004760 <xTaskResumeAll+0x1c8>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4313      	orrs	r3, r2
 800467a:	4a39      	ldr	r2, [pc, #228]	; (8004760 <xTaskResumeAll+0x1c8>)
 800467c:	6013      	str	r3, [r2, #0]
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004682:	4938      	ldr	r1, [pc, #224]	; (8004764 <xTaskResumeAll+0x1cc>)
 8004684:	4613      	mov	r3, r2
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	4413      	add	r3, r2
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	440b      	add	r3, r1
 800468e:	3304      	adds	r3, #4
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	60bb      	str	r3, [r7, #8]
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	68ba      	ldr	r2, [r7, #8]
 8004698:	609a      	str	r2, [r3, #8]
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	689a      	ldr	r2, [r3, #8]
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	60da      	str	r2, [r3, #12]
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	69fa      	ldr	r2, [r7, #28]
 80046a8:	3204      	adds	r2, #4
 80046aa:	605a      	str	r2, [r3, #4]
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	1d1a      	adds	r2, r3, #4
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	609a      	str	r2, [r3, #8]
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046b8:	4613      	mov	r3, r2
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	4413      	add	r3, r2
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	4a28      	ldr	r2, [pc, #160]	; (8004764 <xTaskResumeAll+0x1cc>)
 80046c2:	441a      	add	r2, r3
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	615a      	str	r2, [r3, #20]
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046cc:	4925      	ldr	r1, [pc, #148]	; (8004764 <xTaskResumeAll+0x1cc>)
 80046ce:	4613      	mov	r3, r2
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	4413      	add	r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	440b      	add	r3, r1
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	1c59      	adds	r1, r3, #1
 80046dc:	4821      	ldr	r0, [pc, #132]	; (8004764 <xTaskResumeAll+0x1cc>)
 80046de:	4613      	mov	r3, r2
 80046e0:	009b      	lsls	r3, r3, #2
 80046e2:	4413      	add	r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	4403      	add	r3, r0
 80046e8:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046ee:	4b1e      	ldr	r3, [pc, #120]	; (8004768 <xTaskResumeAll+0x1d0>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d302      	bcc.n	80046fe <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 80046f8:	4b1c      	ldr	r3, [pc, #112]	; (800476c <xTaskResumeAll+0x1d4>)
 80046fa:	2201      	movs	r2, #1
 80046fc:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80046fe:	4b17      	ldr	r3, [pc, #92]	; (800475c <xTaskResumeAll+0x1c4>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	f47f af70 	bne.w	80045e8 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8004708:	69fb      	ldr	r3, [r7, #28]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d001      	beq.n	8004712 <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800470e:	f000 fb91 	bl	8004e34 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004712:	4b17      	ldr	r3, [pc, #92]	; (8004770 <xTaskResumeAll+0x1d8>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8004718:	69bb      	ldr	r3, [r7, #24]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d010      	beq.n	8004740 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800471e:	f000 f829 	bl	8004774 <xTaskIncrementTick>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8004728:	4b10      	ldr	r3, [pc, #64]	; (800476c <xTaskResumeAll+0x1d4>)
 800472a:	2201      	movs	r2, #1
 800472c:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800472e:	69bb      	ldr	r3, [r7, #24]
 8004730:	3b01      	subs	r3, #1
 8004732:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8004734:	69bb      	ldr	r3, [r7, #24]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d1f1      	bne.n	800471e <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 800473a:	4b0d      	ldr	r3, [pc, #52]	; (8004770 <xTaskResumeAll+0x1d8>)
 800473c:	2200      	movs	r2, #0
 800473e:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8004740:	4b0a      	ldr	r3, [pc, #40]	; (800476c <xTaskResumeAll+0x1d4>)
 8004742:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004744:	f000 fdd4 	bl	80052f0 <vPortExitCritical>

    return xAlreadyYielded;
 8004748:	697b      	ldr	r3, [r7, #20]
}
 800474a:	4618      	mov	r0, r3
 800474c:	3720      	adds	r7, #32
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	200001d4 	.word	0x200001d4
 8004758:	200001ac 	.word	0x200001ac
 800475c:	2000016c 	.word	0x2000016c
 8004760:	200001b4 	.word	0x200001b4
 8004764:	200000d8 	.word	0x200000d8
 8004768:	200000d4 	.word	0x200000d4
 800476c:	200001c0 	.word	0x200001c0
 8004770:	200001bc 	.word	0x200001bc

08004774 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b08a      	sub	sp, #40	; 0x28
 8004778:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800477a:	2300      	movs	r3, #0
 800477c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800477e:	4b6e      	ldr	r3, [pc, #440]	; (8004938 <xTaskIncrementTick+0x1c4>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	2b00      	cmp	r3, #0
 8004784:	f040 80cd 	bne.w	8004922 <xTaskIncrementTick+0x1ae>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004788:	4b6c      	ldr	r3, [pc, #432]	; (800493c <xTaskIncrementTick+0x1c8>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	3301      	adds	r3, #1
 800478e:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004790:	4a6a      	ldr	r2, [pc, #424]	; (800493c <xTaskIncrementTick+0x1c8>)
 8004792:	6a3b      	ldr	r3, [r7, #32]
 8004794:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004796:	6a3b      	ldr	r3, [r7, #32]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d120      	bne.n	80047de <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 800479c:	4b68      	ldr	r3, [pc, #416]	; (8004940 <xTaskIncrementTick+0x1cc>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00a      	beq.n	80047bc <xTaskIncrementTick+0x48>
        __asm volatile
 80047a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047aa:	f383 8811 	msr	BASEPRI, r3
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f3bf 8f4f 	dsb	sy
 80047b6:	607b      	str	r3, [r7, #4]
    }
 80047b8:	bf00      	nop
 80047ba:	e7fe      	b.n	80047ba <xTaskIncrementTick+0x46>
 80047bc:	4b60      	ldr	r3, [pc, #384]	; (8004940 <xTaskIncrementTick+0x1cc>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	61fb      	str	r3, [r7, #28]
 80047c2:	4b60      	ldr	r3, [pc, #384]	; (8004944 <xTaskIncrementTick+0x1d0>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a5e      	ldr	r2, [pc, #376]	; (8004940 <xTaskIncrementTick+0x1cc>)
 80047c8:	6013      	str	r3, [r2, #0]
 80047ca:	4a5e      	ldr	r2, [pc, #376]	; (8004944 <xTaskIncrementTick+0x1d0>)
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	6013      	str	r3, [r2, #0]
 80047d0:	4b5d      	ldr	r3, [pc, #372]	; (8004948 <xTaskIncrementTick+0x1d4>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	3301      	adds	r3, #1
 80047d6:	4a5c      	ldr	r2, [pc, #368]	; (8004948 <xTaskIncrementTick+0x1d4>)
 80047d8:	6013      	str	r3, [r2, #0]
 80047da:	f000 fb2b 	bl	8004e34 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80047de:	4b5b      	ldr	r3, [pc, #364]	; (800494c <xTaskIncrementTick+0x1d8>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6a3a      	ldr	r2, [r7, #32]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	f0c0 80a1 	bcc.w	800492c <xTaskIncrementTick+0x1b8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047ea:	4b55      	ldr	r3, [pc, #340]	; (8004940 <xTaskIncrementTick+0x1cc>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d104      	bne.n	80047fe <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047f4:	4b55      	ldr	r3, [pc, #340]	; (800494c <xTaskIncrementTick+0x1d8>)
 80047f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80047fa:	601a      	str	r2, [r3, #0]
                    break;
 80047fc:	e096      	b.n	800492c <xTaskIncrementTick+0x1b8>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047fe:	4b50      	ldr	r3, [pc, #320]	; (8004940 <xTaskIncrementTick+0x1cc>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004808:	69bb      	ldr	r3, [r7, #24]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800480e:	6a3a      	ldr	r2, [r7, #32]
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	429a      	cmp	r2, r3
 8004814:	d203      	bcs.n	800481e <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004816:	4a4d      	ldr	r2, [pc, #308]	; (800494c <xTaskIncrementTick+0x1d8>)
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800481c:	e086      	b.n	800492c <xTaskIncrementTick+0x1b8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	613b      	str	r3, [r7, #16]
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	69ba      	ldr	r2, [r7, #24]
 800482a:	68d2      	ldr	r2, [r2, #12]
 800482c:	609a      	str	r2, [r3, #8]
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	69ba      	ldr	r2, [r7, #24]
 8004834:	6892      	ldr	r2, [r2, #8]
 8004836:	605a      	str	r2, [r3, #4]
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	685a      	ldr	r2, [r3, #4]
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	3304      	adds	r3, #4
 8004840:	429a      	cmp	r2, r3
 8004842:	d103      	bne.n	800484c <xTaskIncrementTick+0xd8>
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	68da      	ldr	r2, [r3, #12]
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	605a      	str	r2, [r3, #4]
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	2200      	movs	r2, #0
 8004850:	615a      	str	r2, [r3, #20]
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	1e5a      	subs	r2, r3, #1
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004860:	2b00      	cmp	r3, #0
 8004862:	d01e      	beq.n	80048a2 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004868:	60fb      	str	r3, [r7, #12]
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	69db      	ldr	r3, [r3, #28]
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	6a12      	ldr	r2, [r2, #32]
 8004872:	609a      	str	r2, [r3, #8]
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	6a1b      	ldr	r3, [r3, #32]
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	69d2      	ldr	r2, [r2, #28]
 800487c:	605a      	str	r2, [r3, #4]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	3318      	adds	r3, #24
 8004886:	429a      	cmp	r2, r3
 8004888:	d103      	bne.n	8004892 <xTaskIncrementTick+0x11e>
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	6a1a      	ldr	r2, [r3, #32]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	605a      	str	r2, [r3, #4]
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	2200      	movs	r2, #0
 8004896:	629a      	str	r2, [r3, #40]	; 0x28
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	1e5a      	subs	r2, r3, #1
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a6:	2201      	movs	r2, #1
 80048a8:	409a      	lsls	r2, r3
 80048aa:	4b29      	ldr	r3, [pc, #164]	; (8004950 <xTaskIncrementTick+0x1dc>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	4a27      	ldr	r2, [pc, #156]	; (8004950 <xTaskIncrementTick+0x1dc>)
 80048b2:	6013      	str	r3, [r2, #0]
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048b8:	4926      	ldr	r1, [pc, #152]	; (8004954 <xTaskIncrementTick+0x1e0>)
 80048ba:	4613      	mov	r3, r2
 80048bc:	009b      	lsls	r3, r3, #2
 80048be:	4413      	add	r3, r2
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	440b      	add	r3, r1
 80048c4:	3304      	adds	r3, #4
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	60bb      	str	r3, [r7, #8]
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	68ba      	ldr	r2, [r7, #8]
 80048ce:	609a      	str	r2, [r3, #8]
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	689a      	ldr	r2, [r3, #8]
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	60da      	str	r2, [r3, #12]
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	3204      	adds	r2, #4
 80048e0:	605a      	str	r2, [r3, #4]
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	1d1a      	adds	r2, r3, #4
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	609a      	str	r2, [r3, #8]
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048ee:	4613      	mov	r3, r2
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	4413      	add	r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4a17      	ldr	r2, [pc, #92]	; (8004954 <xTaskIncrementTick+0x1e0>)
 80048f8:	441a      	add	r2, r3
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	615a      	str	r2, [r3, #20]
 80048fe:	69bb      	ldr	r3, [r7, #24]
 8004900:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004902:	4914      	ldr	r1, [pc, #80]	; (8004954 <xTaskIncrementTick+0x1e0>)
 8004904:	4613      	mov	r3, r2
 8004906:	009b      	lsls	r3, r3, #2
 8004908:	4413      	add	r3, r2
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	440b      	add	r3, r1
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	1c59      	adds	r1, r3, #1
 8004912:	4810      	ldr	r0, [pc, #64]	; (8004954 <xTaskIncrementTick+0x1e0>)
 8004914:	4613      	mov	r3, r2
 8004916:	009b      	lsls	r3, r3, #2
 8004918:	4413      	add	r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	4403      	add	r3, r0
 800491e:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004920:	e763      	b.n	80047ea <xTaskIncrementTick+0x76>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8004922:	4b0d      	ldr	r3, [pc, #52]	; (8004958 <xTaskIncrementTick+0x1e4>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	3301      	adds	r3, #1
 8004928:	4a0b      	ldr	r2, [pc, #44]	; (8004958 <xTaskIncrementTick+0x1e4>)
 800492a:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800492c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800492e:	4618      	mov	r0, r3
 8004930:	3728      	adds	r7, #40	; 0x28
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	200001d4 	.word	0x200001d4
 800493c:	200001b0 	.word	0x200001b0
 8004940:	20000164 	.word	0x20000164
 8004944:	20000168 	.word	0x20000168
 8004948:	200001c4 	.word	0x200001c4
 800494c:	200001cc 	.word	0x200001cc
 8004950:	200001b4 	.word	0x200001b4
 8004954:	200000d8 	.word	0x200000d8
 8004958:	200001bc 	.word	0x200001bc

0800495c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800495c:	b480      	push	{r7}
 800495e:	b087      	sub	sp, #28
 8004960:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004962:	4b26      	ldr	r3, [pc, #152]	; (80049fc <vTaskSwitchContext+0xa0>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800496a:	4b25      	ldr	r3, [pc, #148]	; (8004a00 <vTaskSwitchContext+0xa4>)
 800496c:	2201      	movs	r2, #1
 800496e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8004970:	e03f      	b.n	80049f2 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8004972:	4b23      	ldr	r3, [pc, #140]	; (8004a00 <vTaskSwitchContext+0xa4>)
 8004974:	2200      	movs	r2, #0
 8004976:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004978:	4b22      	ldr	r3, [pc, #136]	; (8004a04 <vTaskSwitchContext+0xa8>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	fab3 f383 	clz	r3, r3
 8004984:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8004986:	7afb      	ldrb	r3, [r7, #11]
 8004988:	f1c3 031f 	rsb	r3, r3, #31
 800498c:	617b      	str	r3, [r7, #20]
 800498e:	491e      	ldr	r1, [pc, #120]	; (8004a08 <vTaskSwitchContext+0xac>)
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	4613      	mov	r3, r2
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	4413      	add	r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	440b      	add	r3, r1
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d10a      	bne.n	80049b8 <vTaskSwitchContext+0x5c>
        __asm volatile
 80049a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049a6:	f383 8811 	msr	BASEPRI, r3
 80049aa:	f3bf 8f6f 	isb	sy
 80049ae:	f3bf 8f4f 	dsb	sy
 80049b2:	607b      	str	r3, [r7, #4]
    }
 80049b4:	bf00      	nop
 80049b6:	e7fe      	b.n	80049b6 <vTaskSwitchContext+0x5a>
 80049b8:	697a      	ldr	r2, [r7, #20]
 80049ba:	4613      	mov	r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	4413      	add	r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	4a11      	ldr	r2, [pc, #68]	; (8004a08 <vTaskSwitchContext+0xac>)
 80049c4:	4413      	add	r3, r2
 80049c6:	613b      	str	r3, [r7, #16]
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	685a      	ldr	r2, [r3, #4]
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	605a      	str	r2, [r3, #4]
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	3308      	adds	r3, #8
 80049da:	429a      	cmp	r2, r3
 80049dc:	d104      	bne.n	80049e8 <vTaskSwitchContext+0x8c>
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	685a      	ldr	r2, [r3, #4]
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	605a      	str	r2, [r3, #4]
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	4a07      	ldr	r2, [pc, #28]	; (8004a0c <vTaskSwitchContext+0xb0>)
 80049f0:	6013      	str	r3, [r2, #0]
}
 80049f2:	bf00      	nop
 80049f4:	371c      	adds	r7, #28
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bc80      	pop	{r7}
 80049fa:	4770      	bx	lr
 80049fc:	200001d4 	.word	0x200001d4
 8004a00:	200001c0 	.word	0x200001c0
 8004a04:	200001b4 	.word	0x200001b4
 8004a08:	200000d8 	.word	0x200000d8
 8004a0c:	200000d4 	.word	0x200000d4

08004a10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10a      	bne.n	8004a36 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8004a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a24:	f383 8811 	msr	BASEPRI, r3
 8004a28:	f3bf 8f6f 	isb	sy
 8004a2c:	f3bf 8f4f 	dsb	sy
 8004a30:	60fb      	str	r3, [r7, #12]
    }
 8004a32:	bf00      	nop
 8004a34:	e7fe      	b.n	8004a34 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004a36:	4b07      	ldr	r3, [pc, #28]	; (8004a54 <vTaskPlaceOnEventList+0x44>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	3318      	adds	r3, #24
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7fe feae 	bl	80037a0 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004a44:	2101      	movs	r1, #1
 8004a46:	6838      	ldr	r0, [r7, #0]
 8004a48:	f000 fab2 	bl	8004fb0 <prvAddCurrentTaskToDelayedList>
}
 8004a4c:	bf00      	nop
 8004a4e:	3710      	adds	r7, #16
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	200000d4 	.word	0x200000d4

08004a58 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b08b      	sub	sp, #44	; 0x2c
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8004a68:	6a3b      	ldr	r3, [r7, #32]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10a      	bne.n	8004a84 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8004a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a72:	f383 8811 	msr	BASEPRI, r3
 8004a76:	f3bf 8f6f 	isb	sy
 8004a7a:	f3bf 8f4f 	dsb	sy
 8004a7e:	60fb      	str	r3, [r7, #12]
    }
 8004a80:	bf00      	nop
 8004a82:	e7fe      	b.n	8004a82 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8004a84:	6a3b      	ldr	r3, [r7, #32]
 8004a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a88:	61fb      	str	r3, [r7, #28]
 8004a8a:	6a3b      	ldr	r3, [r7, #32]
 8004a8c:	69db      	ldr	r3, [r3, #28]
 8004a8e:	6a3a      	ldr	r2, [r7, #32]
 8004a90:	6a12      	ldr	r2, [r2, #32]
 8004a92:	609a      	str	r2, [r3, #8]
 8004a94:	6a3b      	ldr	r3, [r7, #32]
 8004a96:	6a1b      	ldr	r3, [r3, #32]
 8004a98:	6a3a      	ldr	r2, [r7, #32]
 8004a9a:	69d2      	ldr	r2, [r2, #28]
 8004a9c:	605a      	str	r2, [r3, #4]
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	685a      	ldr	r2, [r3, #4]
 8004aa2:	6a3b      	ldr	r3, [r7, #32]
 8004aa4:	3318      	adds	r3, #24
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d103      	bne.n	8004ab2 <xTaskRemoveFromEventList+0x5a>
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
 8004aac:	6a1a      	ldr	r2, [r3, #32]
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	605a      	str	r2, [r3, #4]
 8004ab2:	6a3b      	ldr	r3, [r7, #32]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	629a      	str	r2, [r3, #40]	; 0x28
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	1e5a      	subs	r2, r3, #1
 8004abe:	69fb      	ldr	r3, [r7, #28]
 8004ac0:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ac2:	4b4a      	ldr	r3, [pc, #296]	; (8004bec <xTaskRemoveFromEventList+0x194>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d15e      	bne.n	8004b88 <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004aca:	6a3b      	ldr	r3, [r7, #32]
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	617b      	str	r3, [r7, #20]
 8004ad0:	6a3b      	ldr	r3, [r7, #32]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	6a3a      	ldr	r2, [r7, #32]
 8004ad6:	68d2      	ldr	r2, [r2, #12]
 8004ad8:	609a      	str	r2, [r3, #8]
 8004ada:	6a3b      	ldr	r3, [r7, #32]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	6a3a      	ldr	r2, [r7, #32]
 8004ae0:	6892      	ldr	r2, [r2, #8]
 8004ae2:	605a      	str	r2, [r3, #4]
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	6a3b      	ldr	r3, [r7, #32]
 8004aea:	3304      	adds	r3, #4
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d103      	bne.n	8004af8 <xTaskRemoveFromEventList+0xa0>
 8004af0:	6a3b      	ldr	r3, [r7, #32]
 8004af2:	68da      	ldr	r2, [r3, #12]
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	605a      	str	r2, [r3, #4]
 8004af8:	6a3b      	ldr	r3, [r7, #32]
 8004afa:	2200      	movs	r2, #0
 8004afc:	615a      	str	r2, [r3, #20]
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	1e5a      	subs	r2, r3, #1
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004b08:	6a3b      	ldr	r3, [r7, #32]
 8004b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	409a      	lsls	r2, r3
 8004b10:	4b37      	ldr	r3, [pc, #220]	; (8004bf0 <xTaskRemoveFromEventList+0x198>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	4a36      	ldr	r2, [pc, #216]	; (8004bf0 <xTaskRemoveFromEventList+0x198>)
 8004b18:	6013      	str	r3, [r2, #0]
 8004b1a:	6a3b      	ldr	r3, [r7, #32]
 8004b1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b1e:	4935      	ldr	r1, [pc, #212]	; (8004bf4 <xTaskRemoveFromEventList+0x19c>)
 8004b20:	4613      	mov	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	4413      	add	r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	440b      	add	r3, r1
 8004b2a:	3304      	adds	r3, #4
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	613b      	str	r3, [r7, #16]
 8004b30:	6a3b      	ldr	r3, [r7, #32]
 8004b32:	693a      	ldr	r2, [r7, #16]
 8004b34:	609a      	str	r2, [r3, #8]
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
 8004b3c:	60da      	str	r2, [r3, #12]
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	6a3a      	ldr	r2, [r7, #32]
 8004b44:	3204      	adds	r2, #4
 8004b46:	605a      	str	r2, [r3, #4]
 8004b48:	6a3b      	ldr	r3, [r7, #32]
 8004b4a:	1d1a      	adds	r2, r3, #4
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	609a      	str	r2, [r3, #8]
 8004b50:	6a3b      	ldr	r3, [r7, #32]
 8004b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b54:	4613      	mov	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	4413      	add	r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	4a25      	ldr	r2, [pc, #148]	; (8004bf4 <xTaskRemoveFromEventList+0x19c>)
 8004b5e:	441a      	add	r2, r3
 8004b60:	6a3b      	ldr	r3, [r7, #32]
 8004b62:	615a      	str	r2, [r3, #20]
 8004b64:	6a3b      	ldr	r3, [r7, #32]
 8004b66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b68:	4922      	ldr	r1, [pc, #136]	; (8004bf4 <xTaskRemoveFromEventList+0x19c>)
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	4413      	add	r3, r2
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	440b      	add	r3, r1
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	1c59      	adds	r1, r3, #1
 8004b78:	481e      	ldr	r0, [pc, #120]	; (8004bf4 <xTaskRemoveFromEventList+0x19c>)
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	4413      	add	r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	4403      	add	r3, r0
 8004b84:	6019      	str	r1, [r3, #0]
 8004b86:	e01b      	b.n	8004bc0 <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004b88:	4b1b      	ldr	r3, [pc, #108]	; (8004bf8 <xTaskRemoveFromEventList+0x1a0>)
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	61bb      	str	r3, [r7, #24]
 8004b8e:	6a3b      	ldr	r3, [r7, #32]
 8004b90:	69ba      	ldr	r2, [r7, #24]
 8004b92:	61da      	str	r2, [r3, #28]
 8004b94:	69bb      	ldr	r3, [r7, #24]
 8004b96:	689a      	ldr	r2, [r3, #8]
 8004b98:	6a3b      	ldr	r3, [r7, #32]
 8004b9a:	621a      	str	r2, [r3, #32]
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	6a3a      	ldr	r2, [r7, #32]
 8004ba2:	3218      	adds	r2, #24
 8004ba4:	605a      	str	r2, [r3, #4]
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	f103 0218 	add.w	r2, r3, #24
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	609a      	str	r2, [r3, #8]
 8004bb0:	6a3b      	ldr	r3, [r7, #32]
 8004bb2:	4a11      	ldr	r2, [pc, #68]	; (8004bf8 <xTaskRemoveFromEventList+0x1a0>)
 8004bb4:	629a      	str	r2, [r3, #40]	; 0x28
 8004bb6:	4b10      	ldr	r3, [pc, #64]	; (8004bf8 <xTaskRemoveFromEventList+0x1a0>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	3301      	adds	r3, #1
 8004bbc:	4a0e      	ldr	r2, [pc, #56]	; (8004bf8 <xTaskRemoveFromEventList+0x1a0>)
 8004bbe:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004bc0:	6a3b      	ldr	r3, [r7, #32]
 8004bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bc4:	4b0d      	ldr	r3, [pc, #52]	; (8004bfc <xTaskRemoveFromEventList+0x1a4>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d905      	bls.n	8004bda <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8004bd2:	4b0b      	ldr	r3, [pc, #44]	; (8004c00 <xTaskRemoveFromEventList+0x1a8>)
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	601a      	str	r2, [r3, #0]
 8004bd8:	e001      	b.n	8004bde <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8004bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	372c      	adds	r7, #44	; 0x2c
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bc80      	pop	{r7}
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	200001d4 	.word	0x200001d4
 8004bf0:	200001b4 	.word	0x200001b4
 8004bf4:	200000d8 	.word	0x200000d8
 8004bf8:	2000016c 	.word	0x2000016c
 8004bfc:	200000d4 	.word	0x200000d4
 8004c00:	200001c0 	.word	0x200001c0

08004c04 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004c0c:	4b06      	ldr	r3, [pc, #24]	; (8004c28 <vTaskInternalSetTimeOutState+0x24>)
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004c14:	4b05      	ldr	r3, [pc, #20]	; (8004c2c <vTaskInternalSetTimeOutState+0x28>)
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	605a      	str	r2, [r3, #4]
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bc80      	pop	{r7}
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	200001c4 	.word	0x200001c4
 8004c2c:	200001b0 	.word	0x200001b0

08004c30 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b088      	sub	sp, #32
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d10a      	bne.n	8004c56 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8004c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c44:	f383 8811 	msr	BASEPRI, r3
 8004c48:	f3bf 8f6f 	isb	sy
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	613b      	str	r3, [r7, #16]
    }
 8004c52:	bf00      	nop
 8004c54:	e7fe      	b.n	8004c54 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d10a      	bne.n	8004c72 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8004c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c60:	f383 8811 	msr	BASEPRI, r3
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	60fb      	str	r3, [r7, #12]
    }
 8004c6e:	bf00      	nop
 8004c70:	e7fe      	b.n	8004c70 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8004c72:	f000 fb0d 	bl	8005290 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004c76:	4b1f      	ldr	r3, [pc, #124]	; (8004cf4 <xTaskCheckForTimeOut+0xc4>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	69ba      	ldr	r2, [r7, #24]
 8004c82:	1ad3      	subs	r3, r2, r3
 8004c84:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c8e:	d102      	bne.n	8004c96 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004c90:	2300      	movs	r3, #0
 8004c92:	61fb      	str	r3, [r7, #28]
 8004c94:	e026      	b.n	8004ce4 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	4b17      	ldr	r3, [pc, #92]	; (8004cf8 <xTaskCheckForTimeOut+0xc8>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d00a      	beq.n	8004cb8 <xTaskCheckForTimeOut+0x88>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	69ba      	ldr	r2, [r7, #24]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d305      	bcc.n	8004cb8 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004cac:	2301      	movs	r3, #1
 8004cae:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	601a      	str	r2, [r3, #0]
 8004cb6:	e015      	b.n	8004ce4 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	697a      	ldr	r2, [r7, #20]
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d20b      	bcs.n	8004cda <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	1ad2      	subs	r2, r2, r3
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f7ff ff98 	bl	8004c04 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	61fb      	str	r3, [r7, #28]
 8004cd8:	e004      	b.n	8004ce4 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004ce4:	f000 fb04 	bl	80052f0 <vPortExitCritical>

    return xReturn;
 8004ce8:	69fb      	ldr	r3, [r7, #28]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3720      	adds	r7, #32
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	200001b0 	.word	0x200001b0
 8004cf8:	200001c4 	.word	0x200001c4

08004cfc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8004d00:	4b03      	ldr	r3, [pc, #12]	; (8004d10 <vTaskMissedYield+0x14>)
 8004d02:	2201      	movs	r2, #1
 8004d04:	601a      	str	r2, [r3, #0]
}
 8004d06:	bf00      	nop
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bc80      	pop	{r7}
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	200001c0 	.word	0x200001c0

08004d14 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004d1c:	f000 f84c 	bl	8004db8 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8004d20:	4b04      	ldr	r3, [pc, #16]	; (8004d34 <prvIdleTask+0x20>)
 8004d22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	f3bf 8f4f 	dsb	sy
 8004d2c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004d30:	e7f4      	b.n	8004d1c <prvIdleTask+0x8>
 8004d32:	bf00      	nop
 8004d34:	e000ed04 	.word	0xe000ed04

08004d38 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b082      	sub	sp, #8
 8004d3c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d3e:	2300      	movs	r3, #0
 8004d40:	607b      	str	r3, [r7, #4]
 8004d42:	e00c      	b.n	8004d5e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	4613      	mov	r3, r2
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	4413      	add	r3, r2
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	4a12      	ldr	r2, [pc, #72]	; (8004d98 <prvInitialiseTaskLists+0x60>)
 8004d50:	4413      	add	r3, r2
 8004d52:	4618      	mov	r0, r3
 8004d54:	f7fe fcd6 	bl	8003704 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	3301      	adds	r3, #1
 8004d5c:	607b      	str	r3, [r7, #4]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2b04      	cmp	r3, #4
 8004d62:	d9ef      	bls.n	8004d44 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004d64:	480d      	ldr	r0, [pc, #52]	; (8004d9c <prvInitialiseTaskLists+0x64>)
 8004d66:	f7fe fccd 	bl	8003704 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004d6a:	480d      	ldr	r0, [pc, #52]	; (8004da0 <prvInitialiseTaskLists+0x68>)
 8004d6c:	f7fe fcca 	bl	8003704 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004d70:	480c      	ldr	r0, [pc, #48]	; (8004da4 <prvInitialiseTaskLists+0x6c>)
 8004d72:	f7fe fcc7 	bl	8003704 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8004d76:	480c      	ldr	r0, [pc, #48]	; (8004da8 <prvInitialiseTaskLists+0x70>)
 8004d78:	f7fe fcc4 	bl	8003704 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8004d7c:	480b      	ldr	r0, [pc, #44]	; (8004dac <prvInitialiseTaskLists+0x74>)
 8004d7e:	f7fe fcc1 	bl	8003704 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004d82:	4b0b      	ldr	r3, [pc, #44]	; (8004db0 <prvInitialiseTaskLists+0x78>)
 8004d84:	4a05      	ldr	r2, [pc, #20]	; (8004d9c <prvInitialiseTaskLists+0x64>)
 8004d86:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004d88:	4b0a      	ldr	r3, [pc, #40]	; (8004db4 <prvInitialiseTaskLists+0x7c>)
 8004d8a:	4a05      	ldr	r2, [pc, #20]	; (8004da0 <prvInitialiseTaskLists+0x68>)
 8004d8c:	601a      	str	r2, [r3, #0]
}
 8004d8e:	bf00      	nop
 8004d90:	3708      	adds	r7, #8
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	200000d8 	.word	0x200000d8
 8004d9c:	2000013c 	.word	0x2000013c
 8004da0:	20000150 	.word	0x20000150
 8004da4:	2000016c 	.word	0x2000016c
 8004da8:	20000180 	.word	0x20000180
 8004dac:	20000198 	.word	0x20000198
 8004db0:	20000164 	.word	0x20000164
 8004db4:	20000168 	.word	0x20000168

08004db8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b082      	sub	sp, #8
 8004dbc:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004dbe:	e019      	b.n	8004df4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8004dc0:	f000 fa66 	bl	8005290 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dc4:	4b10      	ldr	r3, [pc, #64]	; (8004e08 <prvCheckTasksWaitingTermination+0x50>)
 8004dc6:	68db      	ldr	r3, [r3, #12]
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	3304      	adds	r3, #4
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7fe fd1d 	bl	8003810 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8004dd6:	4b0d      	ldr	r3, [pc, #52]	; (8004e0c <prvCheckTasksWaitingTermination+0x54>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	4a0b      	ldr	r2, [pc, #44]	; (8004e0c <prvCheckTasksWaitingTermination+0x54>)
 8004dde:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8004de0:	4b0b      	ldr	r3, [pc, #44]	; (8004e10 <prvCheckTasksWaitingTermination+0x58>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	3b01      	subs	r3, #1
 8004de6:	4a0a      	ldr	r2, [pc, #40]	; (8004e10 <prvCheckTasksWaitingTermination+0x58>)
 8004de8:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8004dea:	f000 fa81 	bl	80052f0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 f810 	bl	8004e14 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004df4:	4b06      	ldr	r3, [pc, #24]	; (8004e10 <prvCheckTasksWaitingTermination+0x58>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1e1      	bne.n	8004dc0 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8004dfc:	bf00      	nop
 8004dfe:	bf00      	nop
 8004e00:	3708      	adds	r7, #8
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	20000180 	.word	0x20000180
 8004e0c:	200001ac 	.word	0x200001ac
 8004e10:	20000194 	.word	0x20000194

08004e14 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFreeStack( pxTCB->pxStack );
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e20:	4618      	mov	r0, r3
 8004e22:	f000 fbd5 	bl	80055d0 <vPortFree>
                vPortFree( pxTCB );
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 fbd2 	bl	80055d0 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004e2c:	bf00      	nop
 8004e2e:	3708      	adds	r7, #8
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004e34:	b480      	push	{r7}
 8004e36:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e38:	4b09      	ldr	r3, [pc, #36]	; (8004e60 <prvResetNextTaskUnblockTime+0x2c>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d104      	bne.n	8004e4c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004e42:	4b08      	ldr	r3, [pc, #32]	; (8004e64 <prvResetNextTaskUnblockTime+0x30>)
 8004e44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e48:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004e4a:	e005      	b.n	8004e58 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004e4c:	4b04      	ldr	r3, [pc, #16]	; (8004e60 <prvResetNextTaskUnblockTime+0x2c>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a03      	ldr	r2, [pc, #12]	; (8004e64 <prvResetNextTaskUnblockTime+0x30>)
 8004e56:	6013      	str	r3, [r2, #0]
}
 8004e58:	bf00      	nop
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bc80      	pop	{r7}
 8004e5e:	4770      	bx	lr
 8004e60:	20000164 	.word	0x20000164
 8004e64:	200001cc 	.word	0x200001cc

08004e68 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b088      	sub	sp, #32
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8004e74:	2300      	movs	r3, #0
 8004e76:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	f000 808c 	beq.w	8004f98 <xTaskPriorityDisinherit+0x130>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8004e80:	4b48      	ldr	r3, [pc, #288]	; (8004fa4 <xTaskPriorityDisinherit+0x13c>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	69ba      	ldr	r2, [r7, #24]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d00a      	beq.n	8004ea0 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8004e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e8e:	f383 8811 	msr	BASEPRI, r3
 8004e92:	f3bf 8f6f 	isb	sy
 8004e96:	f3bf 8f4f 	dsb	sy
 8004e9a:	613b      	str	r3, [r7, #16]
    }
 8004e9c:	bf00      	nop
 8004e9e:	e7fe      	b.n	8004e9e <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d10a      	bne.n	8004ebe <xTaskPriorityDisinherit+0x56>
        __asm volatile
 8004ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eac:	f383 8811 	msr	BASEPRI, r3
 8004eb0:	f3bf 8f6f 	isb	sy
 8004eb4:	f3bf 8f4f 	dsb	sy
 8004eb8:	60fb      	str	r3, [r7, #12]
    }
 8004eba:	bf00      	nop
 8004ebc:	e7fe      	b.n	8004ebc <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ec2:	1e5a      	subs	r2, r3, #1
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d061      	beq.n	8004f98 <xTaskPriorityDisinherit+0x130>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d15d      	bne.n	8004f98 <xTaskPriorityDisinherit+0x130>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	3304      	adds	r3, #4
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f7fe fc95 	bl	8003810 <uxListRemove>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d10a      	bne.n	8004f02 <xTaskPriorityDisinherit+0x9a>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004eec:	69bb      	ldr	r3, [r7, #24]
 8004eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef6:	43da      	mvns	r2, r3
 8004ef8:	4b2b      	ldr	r3, [pc, #172]	; (8004fa8 <xTaskPriorityDisinherit+0x140>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4013      	ands	r3, r2
 8004efe:	4a2a      	ldr	r2, [pc, #168]	; (8004fa8 <xTaskPriorityDisinherit+0x140>)
 8004f00:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004f02:	69bb      	ldr	r3, [r7, #24]
 8004f04:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f0e:	f1c3 0205 	rsb	r2, r3, #5
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8004f16:	69bb      	ldr	r3, [r7, #24]
 8004f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	409a      	lsls	r2, r3
 8004f1e:	4b22      	ldr	r3, [pc, #136]	; (8004fa8 <xTaskPriorityDisinherit+0x140>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	4a20      	ldr	r2, [pc, #128]	; (8004fa8 <xTaskPriorityDisinherit+0x140>)
 8004f26:	6013      	str	r3, [r2, #0]
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f2c:	491f      	ldr	r1, [pc, #124]	; (8004fac <xTaskPriorityDisinherit+0x144>)
 8004f2e:	4613      	mov	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	440b      	add	r3, r1
 8004f38:	3304      	adds	r3, #4
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	617b      	str	r3, [r7, #20]
 8004f3e:	69bb      	ldr	r3, [r7, #24]
 8004f40:	697a      	ldr	r2, [r7, #20]
 8004f42:	609a      	str	r2, [r3, #8]
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	689a      	ldr	r2, [r3, #8]
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	60da      	str	r2, [r3, #12]
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	3204      	adds	r2, #4
 8004f54:	605a      	str	r2, [r3, #4]
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	1d1a      	adds	r2, r3, #4
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	609a      	str	r2, [r3, #8]
 8004f5e:	69bb      	ldr	r3, [r7, #24]
 8004f60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f62:	4613      	mov	r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4413      	add	r3, r2
 8004f68:	009b      	lsls	r3, r3, #2
 8004f6a:	4a10      	ldr	r2, [pc, #64]	; (8004fac <xTaskPriorityDisinherit+0x144>)
 8004f6c:	441a      	add	r2, r3
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	615a      	str	r2, [r3, #20]
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f76:	490d      	ldr	r1, [pc, #52]	; (8004fac <xTaskPriorityDisinherit+0x144>)
 8004f78:	4613      	mov	r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	4413      	add	r3, r2
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	440b      	add	r3, r1
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	1c59      	adds	r1, r3, #1
 8004f86:	4809      	ldr	r0, [pc, #36]	; (8004fac <xTaskPriorityDisinherit+0x144>)
 8004f88:	4613      	mov	r3, r2
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	4413      	add	r3, r2
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	4403      	add	r3, r0
 8004f92:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8004f94:	2301      	movs	r3, #1
 8004f96:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8004f98:	69fb      	ldr	r3, [r7, #28]
    }
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3720      	adds	r7, #32
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	200000d4 	.word	0x200000d4
 8004fa8:	200001b4 	.word	0x200001b4
 8004fac:	200000d8 	.word	0x200000d8

08004fb0 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b086      	sub	sp, #24
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004fba:	4b36      	ldr	r3, [pc, #216]	; (8005094 <prvAddCurrentTaskToDelayedList+0xe4>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	617b      	str	r3, [r7, #20]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004fc0:	4b35      	ldr	r3, [pc, #212]	; (8005098 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	3304      	adds	r3, #4
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fe fc22 	bl	8003810 <uxListRemove>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10b      	bne.n	8004fea <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004fd2:	4b31      	ldr	r3, [pc, #196]	; (8005098 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd8:	2201      	movs	r2, #1
 8004fda:	fa02 f303 	lsl.w	r3, r2, r3
 8004fde:	43da      	mvns	r2, r3
 8004fe0:	4b2e      	ldr	r3, [pc, #184]	; (800509c <prvAddCurrentTaskToDelayedList+0xec>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	4a2d      	ldr	r2, [pc, #180]	; (800509c <prvAddCurrentTaskToDelayedList+0xec>)
 8004fe8:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ff0:	d124      	bne.n	800503c <prvAddCurrentTaskToDelayedList+0x8c>
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d021      	beq.n	800503c <prvAddCurrentTaskToDelayedList+0x8c>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ff8:	4b29      	ldr	r3, [pc, #164]	; (80050a0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	613b      	str	r3, [r7, #16]
 8004ffe:	4b26      	ldr	r3, [pc, #152]	; (8005098 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	609a      	str	r2, [r3, #8]
 8005006:	4b24      	ldr	r3, [pc, #144]	; (8005098 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	6892      	ldr	r2, [r2, #8]
 800500e:	60da      	str	r2, [r3, #12]
 8005010:	4b21      	ldr	r3, [pc, #132]	; (8005098 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	693b      	ldr	r3, [r7, #16]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	3204      	adds	r2, #4
 800501a:	605a      	str	r2, [r3, #4]
 800501c:	4b1e      	ldr	r3, [pc, #120]	; (8005098 <prvAddCurrentTaskToDelayedList+0xe8>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	1d1a      	adds	r2, r3, #4
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	609a      	str	r2, [r3, #8]
 8005026:	4b1c      	ldr	r3, [pc, #112]	; (8005098 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a1d      	ldr	r2, [pc, #116]	; (80050a0 <prvAddCurrentTaskToDelayedList+0xf0>)
 800502c:	615a      	str	r2, [r3, #20]
 800502e:	4b1c      	ldr	r3, [pc, #112]	; (80050a0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	3301      	adds	r3, #1
 8005034:	4a1a      	ldr	r2, [pc, #104]	; (80050a0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005036:	6013      	str	r3, [r2, #0]
 8005038:	bf00      	nop

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800503a:	e026      	b.n	800508a <prvAddCurrentTaskToDelayedList+0xda>
                xTimeToWake = xConstTickCount + xTicksToWait;
 800503c:	697a      	ldr	r2, [r7, #20]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4413      	add	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005044:	4b14      	ldr	r3, [pc, #80]	; (8005098 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	68fa      	ldr	r2, [r7, #12]
 800504a:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	429a      	cmp	r2, r3
 8005052:	d209      	bcs.n	8005068 <prvAddCurrentTaskToDelayedList+0xb8>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005054:	4b13      	ldr	r3, [pc, #76]	; (80050a4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	4b0f      	ldr	r3, [pc, #60]	; (8005098 <prvAddCurrentTaskToDelayedList+0xe8>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	3304      	adds	r3, #4
 800505e:	4619      	mov	r1, r3
 8005060:	4610      	mov	r0, r2
 8005062:	f7fe fb9d 	bl	80037a0 <vListInsert>
}
 8005066:	e010      	b.n	800508a <prvAddCurrentTaskToDelayedList+0xda>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005068:	4b0f      	ldr	r3, [pc, #60]	; (80050a8 <prvAddCurrentTaskToDelayedList+0xf8>)
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	4b0a      	ldr	r3, [pc, #40]	; (8005098 <prvAddCurrentTaskToDelayedList+0xe8>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	3304      	adds	r3, #4
 8005072:	4619      	mov	r1, r3
 8005074:	4610      	mov	r0, r2
 8005076:	f7fe fb93 	bl	80037a0 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800507a:	4b0c      	ldr	r3, [pc, #48]	; (80050ac <prvAddCurrentTaskToDelayedList+0xfc>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	429a      	cmp	r2, r3
 8005082:	d202      	bcs.n	800508a <prvAddCurrentTaskToDelayedList+0xda>
                        xNextTaskUnblockTime = xTimeToWake;
 8005084:	4a09      	ldr	r2, [pc, #36]	; (80050ac <prvAddCurrentTaskToDelayedList+0xfc>)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6013      	str	r3, [r2, #0]
}
 800508a:	bf00      	nop
 800508c:	3718      	adds	r7, #24
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	200001b0 	.word	0x200001b0
 8005098:	200000d4 	.word	0x200000d4
 800509c:	200001b4 	.word	0x200001b4
 80050a0:	20000198 	.word	0x20000198
 80050a4:	20000168 	.word	0x20000168
 80050a8:	20000164 	.word	0x20000164
 80050ac:	200001cc 	.word	0x200001cc

080050b0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80050b0:	b480      	push	{r7}
 80050b2:	b085      	sub	sp, #20
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	3b04      	subs	r3, #4
 80050c0:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80050c8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	3b04      	subs	r3, #4
 80050ce:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	f023 0201 	bic.w	r2, r3, #1
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	3b04      	subs	r3, #4
 80050de:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80050e0:	4a08      	ldr	r2, [pc, #32]	; (8005104 <pxPortInitialiseStack+0x54>)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	3b14      	subs	r3, #20
 80050ea:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 80050ec:	687a      	ldr	r2, [r7, #4]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	3b20      	subs	r3, #32
 80050f6:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80050f8:	68fb      	ldr	r3, [r7, #12]
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3714      	adds	r7, #20
 80050fe:	46bd      	mov	sp, r7
 8005100:	bc80      	pop	{r7}
 8005102:	4770      	bx	lr
 8005104:	08005109 	.word	0x08005109

08005108 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 800510e:	2300      	movs	r3, #0
 8005110:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005112:	4b12      	ldr	r3, [pc, #72]	; (800515c <prvTaskExitError+0x54>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800511a:	d00a      	beq.n	8005132 <prvTaskExitError+0x2a>
        __asm volatile
 800511c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005120:	f383 8811 	msr	BASEPRI, r3
 8005124:	f3bf 8f6f 	isb	sy
 8005128:	f3bf 8f4f 	dsb	sy
 800512c:	60fb      	str	r3, [r7, #12]
    }
 800512e:	bf00      	nop
 8005130:	e7fe      	b.n	8005130 <prvTaskExitError+0x28>
        __asm volatile
 8005132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005136:	f383 8811 	msr	BASEPRI, r3
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	f3bf 8f4f 	dsb	sy
 8005142:	60bb      	str	r3, [r7, #8]
    }
 8005144:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8005146:	bf00      	nop
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d0fc      	beq.n	8005148 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800514e:	bf00      	nop
 8005150:	bf00      	nop
 8005152:	3714      	adds	r7, #20
 8005154:	46bd      	mov	sp, r7
 8005156:	bc80      	pop	{r7}
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	20000020 	.word	0x20000020

08005160 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005160:	4b07      	ldr	r3, [pc, #28]	; (8005180 <pxCurrentTCBConst2>)
 8005162:	6819      	ldr	r1, [r3, #0]
 8005164:	6808      	ldr	r0, [r1, #0]
 8005166:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800516a:	f380 8809 	msr	PSP, r0
 800516e:	f3bf 8f6f 	isb	sy
 8005172:	f04f 0000 	mov.w	r0, #0
 8005176:	f380 8811 	msr	BASEPRI, r0
 800517a:	f04e 0e0d 	orr.w	lr, lr, #13
 800517e:	4770      	bx	lr

08005180 <pxCurrentTCBConst2>:
 8005180:	200000d4 	.word	0x200000d4
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8005184:	bf00      	nop
 8005186:	bf00      	nop

08005188 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8005188:	4806      	ldr	r0, [pc, #24]	; (80051a4 <prvPortStartFirstTask+0x1c>)
 800518a:	6800      	ldr	r0, [r0, #0]
 800518c:	6800      	ldr	r0, [r0, #0]
 800518e:	f380 8808 	msr	MSP, r0
 8005192:	b662      	cpsie	i
 8005194:	b661      	cpsie	f
 8005196:	f3bf 8f4f 	dsb	sy
 800519a:	f3bf 8f6f 	isb	sy
 800519e:	df00      	svc	0
 80051a0:	bf00      	nop
 80051a2:	0000      	.short	0x0000
 80051a4:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80051a8:	bf00      	nop
 80051aa:	bf00      	nop

080051ac <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80051b2:	4b32      	ldr	r3, [pc, #200]	; (800527c <xPortStartScheduler+0xd0>)
 80051b4:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	22ff      	movs	r2, #255	; 0xff
 80051c2:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80051cc:	78fb      	ldrb	r3, [r7, #3]
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	4b2a      	ldr	r3, [pc, #168]	; (8005280 <xPortStartScheduler+0xd4>)
 80051d8:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80051da:	4b2a      	ldr	r3, [pc, #168]	; (8005284 <xPortStartScheduler+0xd8>)
 80051dc:	2207      	movs	r2, #7
 80051de:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80051e0:	e009      	b.n	80051f6 <xPortStartScheduler+0x4a>
            {
                ulMaxPRIGROUPValue--;
 80051e2:	4b28      	ldr	r3, [pc, #160]	; (8005284 <xPortStartScheduler+0xd8>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3b01      	subs	r3, #1
 80051e8:	4a26      	ldr	r2, [pc, #152]	; (8005284 <xPortStartScheduler+0xd8>)
 80051ea:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80051ec:	78fb      	ldrb	r3, [r7, #3]
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80051f6:	78fb      	ldrb	r3, [r7, #3]
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051fe:	2b80      	cmp	r3, #128	; 0x80
 8005200:	d0ef      	beq.n	80051e2 <xPortStartScheduler+0x36>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005202:	4b20      	ldr	r3, [pc, #128]	; (8005284 <xPortStartScheduler+0xd8>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f1c3 0307 	rsb	r3, r3, #7
 800520a:	2b04      	cmp	r3, #4
 800520c:	d00a      	beq.n	8005224 <xPortStartScheduler+0x78>
        __asm volatile
 800520e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005212:	f383 8811 	msr	BASEPRI, r3
 8005216:	f3bf 8f6f 	isb	sy
 800521a:	f3bf 8f4f 	dsb	sy
 800521e:	60bb      	str	r3, [r7, #8]
    }
 8005220:	bf00      	nop
 8005222:	e7fe      	b.n	8005222 <xPortStartScheduler+0x76>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005224:	4b17      	ldr	r3, [pc, #92]	; (8005284 <xPortStartScheduler+0xd8>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	021b      	lsls	r3, r3, #8
 800522a:	4a16      	ldr	r2, [pc, #88]	; (8005284 <xPortStartScheduler+0xd8>)
 800522c:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800522e:	4b15      	ldr	r3, [pc, #84]	; (8005284 <xPortStartScheduler+0xd8>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005236:	4a13      	ldr	r2, [pc, #76]	; (8005284 <xPortStartScheduler+0xd8>)
 8005238:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	b2da      	uxtb	r2, r3
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005242:	4b11      	ldr	r3, [pc, #68]	; (8005288 <xPortStartScheduler+0xdc>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a10      	ldr	r2, [pc, #64]	; (8005288 <xPortStartScheduler+0xdc>)
 8005248:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800524c:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800524e:	4b0e      	ldr	r3, [pc, #56]	; (8005288 <xPortStartScheduler+0xdc>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a0d      	ldr	r2, [pc, #52]	; (8005288 <xPortStartScheduler+0xdc>)
 8005254:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005258:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800525a:	f000 f8b7 	bl	80053cc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800525e:	4b0b      	ldr	r3, [pc, #44]	; (800528c <xPortStartScheduler+0xe0>)
 8005260:	2200      	movs	r2, #0
 8005262:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8005264:	f7ff ff90 	bl	8005188 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005268:	f7ff fb78 	bl	800495c <vTaskSwitchContext>
    prvTaskExitError();
 800526c:	f7ff ff4c 	bl	8005108 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005270:	2300      	movs	r3, #0
}
 8005272:	4618      	mov	r0, r3
 8005274:	3710      	adds	r7, #16
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	e000e400 	.word	0xe000e400
 8005280:	200001d8 	.word	0x200001d8
 8005284:	200001dc 	.word	0x200001dc
 8005288:	e000ed20 	.word	0xe000ed20
 800528c:	20000020 	.word	0x20000020

08005290 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
        __asm volatile
 8005296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800529a:	f383 8811 	msr	BASEPRI, r3
 800529e:	f3bf 8f6f 	isb	sy
 80052a2:	f3bf 8f4f 	dsb	sy
 80052a6:	607b      	str	r3, [r7, #4]
    }
 80052a8:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80052aa:	4b0f      	ldr	r3, [pc, #60]	; (80052e8 <vPortEnterCritical+0x58>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	3301      	adds	r3, #1
 80052b0:	4a0d      	ldr	r2, [pc, #52]	; (80052e8 <vPortEnterCritical+0x58>)
 80052b2:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80052b4:	4b0c      	ldr	r3, [pc, #48]	; (80052e8 <vPortEnterCritical+0x58>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d10f      	bne.n	80052dc <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80052bc:	4b0b      	ldr	r3, [pc, #44]	; (80052ec <vPortEnterCritical+0x5c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <vPortEnterCritical+0x4c>
        __asm volatile
 80052c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ca:	f383 8811 	msr	BASEPRI, r3
 80052ce:	f3bf 8f6f 	isb	sy
 80052d2:	f3bf 8f4f 	dsb	sy
 80052d6:	603b      	str	r3, [r7, #0]
    }
 80052d8:	bf00      	nop
 80052da:	e7fe      	b.n	80052da <vPortEnterCritical+0x4a>
    }
}
 80052dc:	bf00      	nop
 80052de:	370c      	adds	r7, #12
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bc80      	pop	{r7}
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	20000020 	.word	0x20000020
 80052ec:	e000ed04 	.word	0xe000ed04

080052f0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80052f6:	4b11      	ldr	r3, [pc, #68]	; (800533c <vPortExitCritical+0x4c>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10a      	bne.n	8005314 <vPortExitCritical+0x24>
        __asm volatile
 80052fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005302:	f383 8811 	msr	BASEPRI, r3
 8005306:	f3bf 8f6f 	isb	sy
 800530a:	f3bf 8f4f 	dsb	sy
 800530e:	607b      	str	r3, [r7, #4]
    }
 8005310:	bf00      	nop
 8005312:	e7fe      	b.n	8005312 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8005314:	4b09      	ldr	r3, [pc, #36]	; (800533c <vPortExitCritical+0x4c>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3b01      	subs	r3, #1
 800531a:	4a08      	ldr	r2, [pc, #32]	; (800533c <vPortExitCritical+0x4c>)
 800531c:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800531e:	4b07      	ldr	r3, [pc, #28]	; (800533c <vPortExitCritical+0x4c>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d105      	bne.n	8005332 <vPortExitCritical+0x42>
 8005326:	2300      	movs	r3, #0
 8005328:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8005330:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8005332:	bf00      	nop
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	bc80      	pop	{r7}
 800533a:	4770      	bx	lr
 800533c:	20000020 	.word	0x20000020

08005340 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005340:	f3ef 8009 	mrs	r0, PSP
 8005344:	f3bf 8f6f 	isb	sy
 8005348:	4b0d      	ldr	r3, [pc, #52]	; (8005380 <pxCurrentTCBConst>)
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005350:	6010      	str	r0, [r2, #0]
 8005352:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005356:	f04f 0050 	mov.w	r0, #80	; 0x50
 800535a:	f380 8811 	msr	BASEPRI, r0
 800535e:	f7ff fafd 	bl	800495c <vTaskSwitchContext>
 8005362:	f04f 0000 	mov.w	r0, #0
 8005366:	f380 8811 	msr	BASEPRI, r0
 800536a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800536e:	6819      	ldr	r1, [r3, #0]
 8005370:	6808      	ldr	r0, [r1, #0]
 8005372:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005376:	f380 8809 	msr	PSP, r0
 800537a:	f3bf 8f6f 	isb	sy
 800537e:	4770      	bx	lr

08005380 <pxCurrentTCBConst>:
 8005380:	200000d4 	.word	0x200000d4
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005384:	bf00      	nop
 8005386:	bf00      	nop

08005388 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b082      	sub	sp, #8
 800538c:	af00      	add	r7, sp, #0
        __asm volatile
 800538e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005392:	f383 8811 	msr	BASEPRI, r3
 8005396:	f3bf 8f6f 	isb	sy
 800539a:	f3bf 8f4f 	dsb	sy
 800539e:	607b      	str	r3, [r7, #4]
    }
 80053a0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80053a2:	f7ff f9e7 	bl	8004774 <xTaskIncrementTick>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d003      	beq.n	80053b4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80053ac:	4b06      	ldr	r3, [pc, #24]	; (80053c8 <SysTick_Handler+0x40>)
 80053ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053b2:	601a      	str	r2, [r3, #0]
 80053b4:	2300      	movs	r3, #0
 80053b6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	f383 8811 	msr	BASEPRI, r3
    }
 80053be:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80053c0:	bf00      	nop
 80053c2:	3708      	adds	r7, #8
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	e000ed04 	.word	0xe000ed04

080053cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80053cc:	b480      	push	{r7}
 80053ce:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80053d0:	4b0a      	ldr	r3, [pc, #40]	; (80053fc <vPortSetupTimerInterrupt+0x30>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80053d6:	4b0a      	ldr	r3, [pc, #40]	; (8005400 <vPortSetupTimerInterrupt+0x34>)
 80053d8:	2200      	movs	r2, #0
 80053da:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80053dc:	4b09      	ldr	r3, [pc, #36]	; (8005404 <vPortSetupTimerInterrupt+0x38>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a09      	ldr	r2, [pc, #36]	; (8005408 <vPortSetupTimerInterrupt+0x3c>)
 80053e2:	fba2 2303 	umull	r2, r3, r2, r3
 80053e6:	099b      	lsrs	r3, r3, #6
 80053e8:	4a08      	ldr	r2, [pc, #32]	; (800540c <vPortSetupTimerInterrupt+0x40>)
 80053ea:	3b01      	subs	r3, #1
 80053ec:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80053ee:	4b03      	ldr	r3, [pc, #12]	; (80053fc <vPortSetupTimerInterrupt+0x30>)
 80053f0:	2207      	movs	r2, #7
 80053f2:	601a      	str	r2, [r3, #0]
}
 80053f4:	bf00      	nop
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bc80      	pop	{r7}
 80053fa:	4770      	bx	lr
 80053fc:	e000e010 	.word	0xe000e010
 8005400:	e000e018 	.word	0xe000e018
 8005404:	20000010 	.word	0x20000010
 8005408:	10624dd3 	.word	0x10624dd3
 800540c:	e000e014 	.word	0xe000e014

08005410 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b08a      	sub	sp, #40	; 0x28
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8005418:	2300      	movs	r3, #0
 800541a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 800541c:	f7ff f8ae 	bl	800457c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8005420:	4b65      	ldr	r3, [pc, #404]	; (80055b8 <pvPortMalloc+0x1a8>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8005428:	f000 f934 	bl	8005694 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800542c:	4b63      	ldr	r3, [pc, #396]	; (80055bc <pvPortMalloc+0x1ac>)
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4013      	ands	r3, r2
 8005434:	2b00      	cmp	r3, #0
 8005436:	f040 80a7 	bne.w	8005588 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d02d      	beq.n	800549c <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8005440:	2208      	movs	r2, #8
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	429a      	cmp	r2, r3
 800544a:	d227      	bcs.n	800549c <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 800544c:	2208      	movs	r2, #8
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4413      	add	r3, r2
 8005452:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f003 0307 	and.w	r3, r3, #7
 800545a:	2b00      	cmp	r3, #0
 800545c:	d021      	beq.n	80054a2 <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f023 0307 	bic.w	r3, r3, #7
 8005464:	3308      	adds	r3, #8
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	429a      	cmp	r2, r3
 800546a:	d214      	bcs.n	8005496 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f023 0307 	bic.w	r3, r3, #7
 8005472:	3308      	adds	r3, #8
 8005474:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f003 0307 	and.w	r3, r3, #7
 800547c:	2b00      	cmp	r3, #0
 800547e:	d010      	beq.n	80054a2 <pvPortMalloc+0x92>
        __asm volatile
 8005480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005484:	f383 8811 	msr	BASEPRI, r3
 8005488:	f3bf 8f6f 	isb	sy
 800548c:	f3bf 8f4f 	dsb	sy
 8005490:	617b      	str	r3, [r7, #20]
    }
 8005492:	bf00      	nop
 8005494:	e7fe      	b.n	8005494 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8005496:	2300      	movs	r3, #0
 8005498:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800549a:	e002      	b.n	80054a2 <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 800549c:	2300      	movs	r3, #0
 800549e:	607b      	str	r3, [r7, #4]
 80054a0:	e000      	b.n	80054a4 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80054a2:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d06e      	beq.n	8005588 <pvPortMalloc+0x178>
 80054aa:	4b45      	ldr	r3, [pc, #276]	; (80055c0 <pvPortMalloc+0x1b0>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d869      	bhi.n	8005588 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80054b4:	4b43      	ldr	r3, [pc, #268]	; (80055c4 <pvPortMalloc+0x1b4>)
 80054b6:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80054b8:	4b42      	ldr	r3, [pc, #264]	; (80055c4 <pvPortMalloc+0x1b4>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80054be:	e004      	b.n	80054ca <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80054c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c2:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80054c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80054ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d903      	bls.n	80054dc <pvPortMalloc+0xcc>
 80054d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1f1      	bne.n	80054c0 <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80054dc:	4b36      	ldr	r3, [pc, #216]	; (80055b8 <pvPortMalloc+0x1a8>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d050      	beq.n	8005588 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80054e6:	6a3b      	ldr	r3, [r7, #32]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2208      	movs	r2, #8
 80054ec:	4413      	add	r3, r2
 80054ee:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80054f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	6a3b      	ldr	r3, [r7, #32]
 80054f6:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80054f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fa:	685a      	ldr	r2, [r3, #4]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	1ad2      	subs	r2, r2, r3
 8005500:	2308      	movs	r3, #8
 8005502:	005b      	lsls	r3, r3, #1
 8005504:	429a      	cmp	r2, r3
 8005506:	d91f      	bls.n	8005548 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4413      	add	r3, r2
 800550e:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	f003 0307 	and.w	r3, r3, #7
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00a      	beq.n	8005530 <pvPortMalloc+0x120>
        __asm volatile
 800551a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800551e:	f383 8811 	msr	BASEPRI, r3
 8005522:	f3bf 8f6f 	isb	sy
 8005526:	f3bf 8f4f 	dsb	sy
 800552a:	613b      	str	r3, [r7, #16]
    }
 800552c:	bf00      	nop
 800552e:	e7fe      	b.n	800552e <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005532:	685a      	ldr	r2, [r3, #4]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	1ad2      	subs	r2, r2, r3
 8005538:	69bb      	ldr	r3, [r7, #24]
 800553a:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800553c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005542:	69b8      	ldr	r0, [r7, #24]
 8005544:	f000 f908 	bl	8005758 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005548:	4b1d      	ldr	r3, [pc, #116]	; (80055c0 <pvPortMalloc+0x1b0>)
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	4a1b      	ldr	r2, [pc, #108]	; (80055c0 <pvPortMalloc+0x1b0>)
 8005554:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005556:	4b1a      	ldr	r3, [pc, #104]	; (80055c0 <pvPortMalloc+0x1b0>)
 8005558:	681a      	ldr	r2, [r3, #0]
 800555a:	4b1b      	ldr	r3, [pc, #108]	; (80055c8 <pvPortMalloc+0x1b8>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	429a      	cmp	r2, r3
 8005560:	d203      	bcs.n	800556a <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005562:	4b17      	ldr	r3, [pc, #92]	; (80055c0 <pvPortMalloc+0x1b0>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a18      	ldr	r2, [pc, #96]	; (80055c8 <pvPortMalloc+0x1b8>)
 8005568:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800556a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800556c:	685a      	ldr	r2, [r3, #4]
 800556e:	4b13      	ldr	r3, [pc, #76]	; (80055bc <pvPortMalloc+0x1ac>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	431a      	orrs	r2, r3
 8005574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005576:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8005578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557a:	2200      	movs	r2, #0
 800557c:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800557e:	4b13      	ldr	r3, [pc, #76]	; (80055cc <pvPortMalloc+0x1bc>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	3301      	adds	r3, #1
 8005584:	4a11      	ldr	r2, [pc, #68]	; (80055cc <pvPortMalloc+0x1bc>)
 8005586:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005588:	f7ff f806 	bl	8004598 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	f003 0307 	and.w	r3, r3, #7
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00a      	beq.n	80055ac <pvPortMalloc+0x19c>
        __asm volatile
 8005596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800559a:	f383 8811 	msr	BASEPRI, r3
 800559e:	f3bf 8f6f 	isb	sy
 80055a2:	f3bf 8f4f 	dsb	sy
 80055a6:	60fb      	str	r3, [r7, #12]
    }
 80055a8:	bf00      	nop
 80055aa:	e7fe      	b.n	80055aa <pvPortMalloc+0x19a>
    return pvReturn;
 80055ac:	69fb      	ldr	r3, [r7, #28]
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3728      	adds	r7, #40	; 0x28
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	20000de8 	.word	0x20000de8
 80055bc:	20000dfc 	.word	0x20000dfc
 80055c0:	20000dec 	.word	0x20000dec
 80055c4:	20000de0 	.word	0x20000de0
 80055c8:	20000df0 	.word	0x20000df0
 80055cc:	20000df4 	.word	0x20000df4

080055d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b086      	sub	sp, #24
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d04d      	beq.n	800567e <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80055e2:	2308      	movs	r3, #8
 80055e4:	425b      	negs	r3, r3
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	4413      	add	r3, r2
 80055ea:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	685a      	ldr	r2, [r3, #4]
 80055f4:	4b24      	ldr	r3, [pc, #144]	; (8005688 <vPortFree+0xb8>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4013      	ands	r3, r2
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10a      	bne.n	8005614 <vPortFree+0x44>
        __asm volatile
 80055fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005602:	f383 8811 	msr	BASEPRI, r3
 8005606:	f3bf 8f6f 	isb	sy
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	60fb      	str	r3, [r7, #12]
    }
 8005610:	bf00      	nop
 8005612:	e7fe      	b.n	8005612 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d00a      	beq.n	8005632 <vPortFree+0x62>
        __asm volatile
 800561c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005620:	f383 8811 	msr	BASEPRI, r3
 8005624:	f3bf 8f6f 	isb	sy
 8005628:	f3bf 8f4f 	dsb	sy
 800562c:	60bb      	str	r3, [r7, #8]
    }
 800562e:	bf00      	nop
 8005630:	e7fe      	b.n	8005630 <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	685a      	ldr	r2, [r3, #4]
 8005636:	4b14      	ldr	r3, [pc, #80]	; (8005688 <vPortFree+0xb8>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4013      	ands	r3, r2
 800563c:	2b00      	cmp	r3, #0
 800563e:	d01e      	beq.n	800567e <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d11a      	bne.n	800567e <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	4b0e      	ldr	r3, [pc, #56]	; (8005688 <vPortFree+0xb8>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	43db      	mvns	r3, r3
 8005652:	401a      	ands	r2, r3
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8005658:	f7fe ff90 	bl	800457c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	685a      	ldr	r2, [r3, #4]
 8005660:	4b0a      	ldr	r3, [pc, #40]	; (800568c <vPortFree+0xbc>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4413      	add	r3, r2
 8005666:	4a09      	ldr	r2, [pc, #36]	; (800568c <vPortFree+0xbc>)
 8005668:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800566a:	6938      	ldr	r0, [r7, #16]
 800566c:	f000 f874 	bl	8005758 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8005670:	4b07      	ldr	r3, [pc, #28]	; (8005690 <vPortFree+0xc0>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	3301      	adds	r3, #1
 8005676:	4a06      	ldr	r2, [pc, #24]	; (8005690 <vPortFree+0xc0>)
 8005678:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800567a:	f7fe ff8d 	bl	8004598 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800567e:	bf00      	nop
 8005680:	3718      	adds	r7, #24
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	20000dfc 	.word	0x20000dfc
 800568c:	20000dec 	.word	0x20000dec
 8005690:	20000df8 	.word	0x20000df8

08005694 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8005694:	b480      	push	{r7}
 8005696:	b085      	sub	sp, #20
 8005698:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800569a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800569e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80056a0:	4b27      	ldr	r3, [pc, #156]	; (8005740 <prvHeapInit+0xac>)
 80056a2:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f003 0307 	and.w	r3, r3, #7
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d00c      	beq.n	80056c8 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	3307      	adds	r3, #7
 80056b2:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	f023 0307 	bic.w	r3, r3, #7
 80056ba:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80056bc:	68ba      	ldr	r2, [r7, #8]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	4a1f      	ldr	r2, [pc, #124]	; (8005740 <prvHeapInit+0xac>)
 80056c4:	4413      	add	r3, r2
 80056c6:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80056cc:	4a1d      	ldr	r2, [pc, #116]	; (8005744 <prvHeapInit+0xb0>)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80056d2:	4b1c      	ldr	r3, [pc, #112]	; (8005744 <prvHeapInit+0xb0>)
 80056d4:	2200      	movs	r2, #0
 80056d6:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	4413      	add	r3, r2
 80056de:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80056e0:	2208      	movs	r2, #8
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	1a9b      	subs	r3, r3, r2
 80056e6:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f023 0307 	bic.w	r3, r3, #7
 80056ee:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	4a15      	ldr	r2, [pc, #84]	; (8005748 <prvHeapInit+0xb4>)
 80056f4:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80056f6:	4b14      	ldr	r3, [pc, #80]	; (8005748 <prvHeapInit+0xb4>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2200      	movs	r2, #0
 80056fc:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80056fe:	4b12      	ldr	r3, [pc, #72]	; (8005748 <prvHeapInit+0xb4>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2200      	movs	r2, #0
 8005704:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	1ad2      	subs	r2, r2, r3
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005714:	4b0c      	ldr	r3, [pc, #48]	; (8005748 <prvHeapInit+0xb4>)
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	4a0a      	ldr	r2, [pc, #40]	; (800574c <prvHeapInit+0xb8>)
 8005722:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	4a09      	ldr	r2, [pc, #36]	; (8005750 <prvHeapInit+0xbc>)
 800572a:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800572c:	4b09      	ldr	r3, [pc, #36]	; (8005754 <prvHeapInit+0xc0>)
 800572e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005732:	601a      	str	r2, [r3, #0]
}
 8005734:	bf00      	nop
 8005736:	3714      	adds	r7, #20
 8005738:	46bd      	mov	sp, r7
 800573a:	bc80      	pop	{r7}
 800573c:	4770      	bx	lr
 800573e:	bf00      	nop
 8005740:	200001e0 	.word	0x200001e0
 8005744:	20000de0 	.word	0x20000de0
 8005748:	20000de8 	.word	0x20000de8
 800574c:	20000df0 	.word	0x20000df0
 8005750:	20000dec 	.word	0x20000dec
 8005754:	20000dfc 	.word	0x20000dfc

08005758 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005760:	4b27      	ldr	r3, [pc, #156]	; (8005800 <prvInsertBlockIntoFreeList+0xa8>)
 8005762:	60fb      	str	r3, [r7, #12]
 8005764:	e002      	b.n	800576c <prvInsertBlockIntoFreeList+0x14>
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	60fb      	str	r3, [r7, #12]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	429a      	cmp	r2, r3
 8005774:	d8f7      	bhi.n	8005766 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	4413      	add	r3, r2
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	429a      	cmp	r2, r3
 8005786:	d108      	bne.n	800579a <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	685a      	ldr	r2, [r3, #4]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	441a      	add	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	68ba      	ldr	r2, [r7, #8]
 80057a4:	441a      	add	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d118      	bne.n	80057e0 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	4b14      	ldr	r3, [pc, #80]	; (8005804 <prvInsertBlockIntoFreeList+0xac>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d00d      	beq.n	80057d6 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	685a      	ldr	r2, [r3, #4]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	441a      	add	r2, r3
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	601a      	str	r2, [r3, #0]
 80057d4:	e008      	b.n	80057e8 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80057d6:	4b0b      	ldr	r3, [pc, #44]	; (8005804 <prvInsertBlockIntoFreeList+0xac>)
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	601a      	str	r2, [r3, #0]
 80057de:	e003      	b.n	80057e8 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d002      	beq.n	80057f6 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80057f6:	bf00      	nop
 80057f8:	3714      	adds	r7, #20
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bc80      	pop	{r7}
 80057fe:	4770      	bx	lr
 8005800:	20000de0 	.word	0x20000de0
 8005804:	20000de8 	.word	0x20000de8

08005808 <__libc_init_array>:
 8005808:	b570      	push	{r4, r5, r6, lr}
 800580a:	2600      	movs	r6, #0
 800580c:	4d0c      	ldr	r5, [pc, #48]	; (8005840 <__libc_init_array+0x38>)
 800580e:	4c0d      	ldr	r4, [pc, #52]	; (8005844 <__libc_init_array+0x3c>)
 8005810:	1b64      	subs	r4, r4, r5
 8005812:	10a4      	asrs	r4, r4, #2
 8005814:	42a6      	cmp	r6, r4
 8005816:	d109      	bne.n	800582c <__libc_init_array+0x24>
 8005818:	f001 f9f0 	bl	8006bfc <_init>
 800581c:	2600      	movs	r6, #0
 800581e:	4d0a      	ldr	r5, [pc, #40]	; (8005848 <__libc_init_array+0x40>)
 8005820:	4c0a      	ldr	r4, [pc, #40]	; (800584c <__libc_init_array+0x44>)
 8005822:	1b64      	subs	r4, r4, r5
 8005824:	10a4      	asrs	r4, r4, #2
 8005826:	42a6      	cmp	r6, r4
 8005828:	d105      	bne.n	8005836 <__libc_init_array+0x2e>
 800582a:	bd70      	pop	{r4, r5, r6, pc}
 800582c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005830:	4798      	blx	r3
 8005832:	3601      	adds	r6, #1
 8005834:	e7ee      	b.n	8005814 <__libc_init_array+0xc>
 8005836:	f855 3b04 	ldr.w	r3, [r5], #4
 800583a:	4798      	blx	r3
 800583c:	3601      	adds	r6, #1
 800583e:	e7f2      	b.n	8005826 <__libc_init_array+0x1e>
 8005840:	08006dd0 	.word	0x08006dd0
 8005844:	08006dd0 	.word	0x08006dd0
 8005848:	08006dd0 	.word	0x08006dd0
 800584c:	08006dd4 	.word	0x08006dd4

08005850 <memcpy>:
 8005850:	440a      	add	r2, r1
 8005852:	4291      	cmp	r1, r2
 8005854:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005858:	d100      	bne.n	800585c <memcpy+0xc>
 800585a:	4770      	bx	lr
 800585c:	b510      	push	{r4, lr}
 800585e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005862:	4291      	cmp	r1, r2
 8005864:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005868:	d1f9      	bne.n	800585e <memcpy+0xe>
 800586a:	bd10      	pop	{r4, pc}

0800586c <memset>:
 800586c:	4603      	mov	r3, r0
 800586e:	4402      	add	r2, r0
 8005870:	4293      	cmp	r3, r2
 8005872:	d100      	bne.n	8005876 <memset+0xa>
 8005874:	4770      	bx	lr
 8005876:	f803 1b01 	strb.w	r1, [r3], #1
 800587a:	e7f9      	b.n	8005870 <memset+0x4>

0800587c <iprintf>:
 800587c:	b40f      	push	{r0, r1, r2, r3}
 800587e:	4b0a      	ldr	r3, [pc, #40]	; (80058a8 <iprintf+0x2c>)
 8005880:	b513      	push	{r0, r1, r4, lr}
 8005882:	681c      	ldr	r4, [r3, #0]
 8005884:	b124      	cbz	r4, 8005890 <iprintf+0x14>
 8005886:	69a3      	ldr	r3, [r4, #24]
 8005888:	b913      	cbnz	r3, 8005890 <iprintf+0x14>
 800588a:	4620      	mov	r0, r4
 800588c:	f000 fa96 	bl	8005dbc <__sinit>
 8005890:	ab05      	add	r3, sp, #20
 8005892:	4620      	mov	r0, r4
 8005894:	9a04      	ldr	r2, [sp, #16]
 8005896:	68a1      	ldr	r1, [r4, #8]
 8005898:	9301      	str	r3, [sp, #4]
 800589a:	f000 fdbd 	bl	8006418 <_vfiprintf_r>
 800589e:	b002      	add	sp, #8
 80058a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058a4:	b004      	add	sp, #16
 80058a6:	4770      	bx	lr
 80058a8:	20000024 	.word	0x20000024

080058ac <_puts_r>:
 80058ac:	b570      	push	{r4, r5, r6, lr}
 80058ae:	460e      	mov	r6, r1
 80058b0:	4605      	mov	r5, r0
 80058b2:	b118      	cbz	r0, 80058bc <_puts_r+0x10>
 80058b4:	6983      	ldr	r3, [r0, #24]
 80058b6:	b90b      	cbnz	r3, 80058bc <_puts_r+0x10>
 80058b8:	f000 fa80 	bl	8005dbc <__sinit>
 80058bc:	69ab      	ldr	r3, [r5, #24]
 80058be:	68ac      	ldr	r4, [r5, #8]
 80058c0:	b913      	cbnz	r3, 80058c8 <_puts_r+0x1c>
 80058c2:	4628      	mov	r0, r5
 80058c4:	f000 fa7a 	bl	8005dbc <__sinit>
 80058c8:	4b2c      	ldr	r3, [pc, #176]	; (800597c <_puts_r+0xd0>)
 80058ca:	429c      	cmp	r4, r3
 80058cc:	d120      	bne.n	8005910 <_puts_r+0x64>
 80058ce:	686c      	ldr	r4, [r5, #4]
 80058d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058d2:	07db      	lsls	r3, r3, #31
 80058d4:	d405      	bmi.n	80058e2 <_puts_r+0x36>
 80058d6:	89a3      	ldrh	r3, [r4, #12]
 80058d8:	0598      	lsls	r0, r3, #22
 80058da:	d402      	bmi.n	80058e2 <_puts_r+0x36>
 80058dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058de:	f000 fb0b 	bl	8005ef8 <__retarget_lock_acquire_recursive>
 80058e2:	89a3      	ldrh	r3, [r4, #12]
 80058e4:	0719      	lsls	r1, r3, #28
 80058e6:	d51d      	bpl.n	8005924 <_puts_r+0x78>
 80058e8:	6923      	ldr	r3, [r4, #16]
 80058ea:	b1db      	cbz	r3, 8005924 <_puts_r+0x78>
 80058ec:	3e01      	subs	r6, #1
 80058ee:	68a3      	ldr	r3, [r4, #8]
 80058f0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80058f4:	3b01      	subs	r3, #1
 80058f6:	60a3      	str	r3, [r4, #8]
 80058f8:	bb39      	cbnz	r1, 800594a <_puts_r+0x9e>
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	da38      	bge.n	8005970 <_puts_r+0xc4>
 80058fe:	4622      	mov	r2, r4
 8005900:	210a      	movs	r1, #10
 8005902:	4628      	mov	r0, r5
 8005904:	f000 f880 	bl	8005a08 <__swbuf_r>
 8005908:	3001      	adds	r0, #1
 800590a:	d011      	beq.n	8005930 <_puts_r+0x84>
 800590c:	250a      	movs	r5, #10
 800590e:	e011      	b.n	8005934 <_puts_r+0x88>
 8005910:	4b1b      	ldr	r3, [pc, #108]	; (8005980 <_puts_r+0xd4>)
 8005912:	429c      	cmp	r4, r3
 8005914:	d101      	bne.n	800591a <_puts_r+0x6e>
 8005916:	68ac      	ldr	r4, [r5, #8]
 8005918:	e7da      	b.n	80058d0 <_puts_r+0x24>
 800591a:	4b1a      	ldr	r3, [pc, #104]	; (8005984 <_puts_r+0xd8>)
 800591c:	429c      	cmp	r4, r3
 800591e:	bf08      	it	eq
 8005920:	68ec      	ldreq	r4, [r5, #12]
 8005922:	e7d5      	b.n	80058d0 <_puts_r+0x24>
 8005924:	4621      	mov	r1, r4
 8005926:	4628      	mov	r0, r5
 8005928:	f000 f8c0 	bl	8005aac <__swsetup_r>
 800592c:	2800      	cmp	r0, #0
 800592e:	d0dd      	beq.n	80058ec <_puts_r+0x40>
 8005930:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005934:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005936:	07da      	lsls	r2, r3, #31
 8005938:	d405      	bmi.n	8005946 <_puts_r+0x9a>
 800593a:	89a3      	ldrh	r3, [r4, #12]
 800593c:	059b      	lsls	r3, r3, #22
 800593e:	d402      	bmi.n	8005946 <_puts_r+0x9a>
 8005940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005942:	f000 fada 	bl	8005efa <__retarget_lock_release_recursive>
 8005946:	4628      	mov	r0, r5
 8005948:	bd70      	pop	{r4, r5, r6, pc}
 800594a:	2b00      	cmp	r3, #0
 800594c:	da04      	bge.n	8005958 <_puts_r+0xac>
 800594e:	69a2      	ldr	r2, [r4, #24]
 8005950:	429a      	cmp	r2, r3
 8005952:	dc06      	bgt.n	8005962 <_puts_r+0xb6>
 8005954:	290a      	cmp	r1, #10
 8005956:	d004      	beq.n	8005962 <_puts_r+0xb6>
 8005958:	6823      	ldr	r3, [r4, #0]
 800595a:	1c5a      	adds	r2, r3, #1
 800595c:	6022      	str	r2, [r4, #0]
 800595e:	7019      	strb	r1, [r3, #0]
 8005960:	e7c5      	b.n	80058ee <_puts_r+0x42>
 8005962:	4622      	mov	r2, r4
 8005964:	4628      	mov	r0, r5
 8005966:	f000 f84f 	bl	8005a08 <__swbuf_r>
 800596a:	3001      	adds	r0, #1
 800596c:	d1bf      	bne.n	80058ee <_puts_r+0x42>
 800596e:	e7df      	b.n	8005930 <_puts_r+0x84>
 8005970:	250a      	movs	r5, #10
 8005972:	6823      	ldr	r3, [r4, #0]
 8005974:	1c5a      	adds	r2, r3, #1
 8005976:	6022      	str	r2, [r4, #0]
 8005978:	701d      	strb	r5, [r3, #0]
 800597a:	e7db      	b.n	8005934 <_puts_r+0x88>
 800597c:	08006d5c 	.word	0x08006d5c
 8005980:	08006d7c 	.word	0x08006d7c
 8005984:	08006d3c 	.word	0x08006d3c

08005988 <puts>:
 8005988:	4b02      	ldr	r3, [pc, #8]	; (8005994 <puts+0xc>)
 800598a:	4601      	mov	r1, r0
 800598c:	6818      	ldr	r0, [r3, #0]
 800598e:	f7ff bf8d 	b.w	80058ac <_puts_r>
 8005992:	bf00      	nop
 8005994:	20000024 	.word	0x20000024

08005998 <siprintf>:
 8005998:	b40e      	push	{r1, r2, r3}
 800599a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800599e:	b500      	push	{lr}
 80059a0:	b09c      	sub	sp, #112	; 0x70
 80059a2:	ab1d      	add	r3, sp, #116	; 0x74
 80059a4:	9002      	str	r0, [sp, #8]
 80059a6:	9006      	str	r0, [sp, #24]
 80059a8:	9107      	str	r1, [sp, #28]
 80059aa:	9104      	str	r1, [sp, #16]
 80059ac:	4808      	ldr	r0, [pc, #32]	; (80059d0 <siprintf+0x38>)
 80059ae:	4909      	ldr	r1, [pc, #36]	; (80059d4 <siprintf+0x3c>)
 80059b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80059b4:	9105      	str	r1, [sp, #20]
 80059b6:	6800      	ldr	r0, [r0, #0]
 80059b8:	a902      	add	r1, sp, #8
 80059ba:	9301      	str	r3, [sp, #4]
 80059bc:	f000 fc04 	bl	80061c8 <_svfiprintf_r>
 80059c0:	2200      	movs	r2, #0
 80059c2:	9b02      	ldr	r3, [sp, #8]
 80059c4:	701a      	strb	r2, [r3, #0]
 80059c6:	b01c      	add	sp, #112	; 0x70
 80059c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80059cc:	b003      	add	sp, #12
 80059ce:	4770      	bx	lr
 80059d0:	20000024 	.word	0x20000024
 80059d4:	ffff0208 	.word	0xffff0208

080059d8 <strstr>:
 80059d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059da:	780c      	ldrb	r4, [r1, #0]
 80059dc:	b164      	cbz	r4, 80059f8 <strstr+0x20>
 80059de:	4603      	mov	r3, r0
 80059e0:	781a      	ldrb	r2, [r3, #0]
 80059e2:	4618      	mov	r0, r3
 80059e4:	1c5e      	adds	r6, r3, #1
 80059e6:	b90a      	cbnz	r2, 80059ec <strstr+0x14>
 80059e8:	4610      	mov	r0, r2
 80059ea:	e005      	b.n	80059f8 <strstr+0x20>
 80059ec:	4294      	cmp	r4, r2
 80059ee:	d108      	bne.n	8005a02 <strstr+0x2a>
 80059f0:	460d      	mov	r5, r1
 80059f2:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80059f6:	b902      	cbnz	r2, 80059fa <strstr+0x22>
 80059f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059fa:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80059fe:	4297      	cmp	r7, r2
 8005a00:	d0f7      	beq.n	80059f2 <strstr+0x1a>
 8005a02:	4633      	mov	r3, r6
 8005a04:	e7ec      	b.n	80059e0 <strstr+0x8>
	...

08005a08 <__swbuf_r>:
 8005a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a0a:	460e      	mov	r6, r1
 8005a0c:	4614      	mov	r4, r2
 8005a0e:	4605      	mov	r5, r0
 8005a10:	b118      	cbz	r0, 8005a1a <__swbuf_r+0x12>
 8005a12:	6983      	ldr	r3, [r0, #24]
 8005a14:	b90b      	cbnz	r3, 8005a1a <__swbuf_r+0x12>
 8005a16:	f000 f9d1 	bl	8005dbc <__sinit>
 8005a1a:	4b21      	ldr	r3, [pc, #132]	; (8005aa0 <__swbuf_r+0x98>)
 8005a1c:	429c      	cmp	r4, r3
 8005a1e:	d12b      	bne.n	8005a78 <__swbuf_r+0x70>
 8005a20:	686c      	ldr	r4, [r5, #4]
 8005a22:	69a3      	ldr	r3, [r4, #24]
 8005a24:	60a3      	str	r3, [r4, #8]
 8005a26:	89a3      	ldrh	r3, [r4, #12]
 8005a28:	071a      	lsls	r2, r3, #28
 8005a2a:	d52f      	bpl.n	8005a8c <__swbuf_r+0x84>
 8005a2c:	6923      	ldr	r3, [r4, #16]
 8005a2e:	b36b      	cbz	r3, 8005a8c <__swbuf_r+0x84>
 8005a30:	6923      	ldr	r3, [r4, #16]
 8005a32:	6820      	ldr	r0, [r4, #0]
 8005a34:	b2f6      	uxtb	r6, r6
 8005a36:	1ac0      	subs	r0, r0, r3
 8005a38:	6963      	ldr	r3, [r4, #20]
 8005a3a:	4637      	mov	r7, r6
 8005a3c:	4283      	cmp	r3, r0
 8005a3e:	dc04      	bgt.n	8005a4a <__swbuf_r+0x42>
 8005a40:	4621      	mov	r1, r4
 8005a42:	4628      	mov	r0, r5
 8005a44:	f000 f926 	bl	8005c94 <_fflush_r>
 8005a48:	bb30      	cbnz	r0, 8005a98 <__swbuf_r+0x90>
 8005a4a:	68a3      	ldr	r3, [r4, #8]
 8005a4c:	3001      	adds	r0, #1
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	60a3      	str	r3, [r4, #8]
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	1c5a      	adds	r2, r3, #1
 8005a56:	6022      	str	r2, [r4, #0]
 8005a58:	701e      	strb	r6, [r3, #0]
 8005a5a:	6963      	ldr	r3, [r4, #20]
 8005a5c:	4283      	cmp	r3, r0
 8005a5e:	d004      	beq.n	8005a6a <__swbuf_r+0x62>
 8005a60:	89a3      	ldrh	r3, [r4, #12]
 8005a62:	07db      	lsls	r3, r3, #31
 8005a64:	d506      	bpl.n	8005a74 <__swbuf_r+0x6c>
 8005a66:	2e0a      	cmp	r6, #10
 8005a68:	d104      	bne.n	8005a74 <__swbuf_r+0x6c>
 8005a6a:	4621      	mov	r1, r4
 8005a6c:	4628      	mov	r0, r5
 8005a6e:	f000 f911 	bl	8005c94 <_fflush_r>
 8005a72:	b988      	cbnz	r0, 8005a98 <__swbuf_r+0x90>
 8005a74:	4638      	mov	r0, r7
 8005a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a78:	4b0a      	ldr	r3, [pc, #40]	; (8005aa4 <__swbuf_r+0x9c>)
 8005a7a:	429c      	cmp	r4, r3
 8005a7c:	d101      	bne.n	8005a82 <__swbuf_r+0x7a>
 8005a7e:	68ac      	ldr	r4, [r5, #8]
 8005a80:	e7cf      	b.n	8005a22 <__swbuf_r+0x1a>
 8005a82:	4b09      	ldr	r3, [pc, #36]	; (8005aa8 <__swbuf_r+0xa0>)
 8005a84:	429c      	cmp	r4, r3
 8005a86:	bf08      	it	eq
 8005a88:	68ec      	ldreq	r4, [r5, #12]
 8005a8a:	e7ca      	b.n	8005a22 <__swbuf_r+0x1a>
 8005a8c:	4621      	mov	r1, r4
 8005a8e:	4628      	mov	r0, r5
 8005a90:	f000 f80c 	bl	8005aac <__swsetup_r>
 8005a94:	2800      	cmp	r0, #0
 8005a96:	d0cb      	beq.n	8005a30 <__swbuf_r+0x28>
 8005a98:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005a9c:	e7ea      	b.n	8005a74 <__swbuf_r+0x6c>
 8005a9e:	bf00      	nop
 8005aa0:	08006d5c 	.word	0x08006d5c
 8005aa4:	08006d7c 	.word	0x08006d7c
 8005aa8:	08006d3c 	.word	0x08006d3c

08005aac <__swsetup_r>:
 8005aac:	4b32      	ldr	r3, [pc, #200]	; (8005b78 <__swsetup_r+0xcc>)
 8005aae:	b570      	push	{r4, r5, r6, lr}
 8005ab0:	681d      	ldr	r5, [r3, #0]
 8005ab2:	4606      	mov	r6, r0
 8005ab4:	460c      	mov	r4, r1
 8005ab6:	b125      	cbz	r5, 8005ac2 <__swsetup_r+0x16>
 8005ab8:	69ab      	ldr	r3, [r5, #24]
 8005aba:	b913      	cbnz	r3, 8005ac2 <__swsetup_r+0x16>
 8005abc:	4628      	mov	r0, r5
 8005abe:	f000 f97d 	bl	8005dbc <__sinit>
 8005ac2:	4b2e      	ldr	r3, [pc, #184]	; (8005b7c <__swsetup_r+0xd0>)
 8005ac4:	429c      	cmp	r4, r3
 8005ac6:	d10f      	bne.n	8005ae8 <__swsetup_r+0x3c>
 8005ac8:	686c      	ldr	r4, [r5, #4]
 8005aca:	89a3      	ldrh	r3, [r4, #12]
 8005acc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ad0:	0719      	lsls	r1, r3, #28
 8005ad2:	d42c      	bmi.n	8005b2e <__swsetup_r+0x82>
 8005ad4:	06dd      	lsls	r5, r3, #27
 8005ad6:	d411      	bmi.n	8005afc <__swsetup_r+0x50>
 8005ad8:	2309      	movs	r3, #9
 8005ada:	6033      	str	r3, [r6, #0]
 8005adc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005ae0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ae4:	81a3      	strh	r3, [r4, #12]
 8005ae6:	e03e      	b.n	8005b66 <__swsetup_r+0xba>
 8005ae8:	4b25      	ldr	r3, [pc, #148]	; (8005b80 <__swsetup_r+0xd4>)
 8005aea:	429c      	cmp	r4, r3
 8005aec:	d101      	bne.n	8005af2 <__swsetup_r+0x46>
 8005aee:	68ac      	ldr	r4, [r5, #8]
 8005af0:	e7eb      	b.n	8005aca <__swsetup_r+0x1e>
 8005af2:	4b24      	ldr	r3, [pc, #144]	; (8005b84 <__swsetup_r+0xd8>)
 8005af4:	429c      	cmp	r4, r3
 8005af6:	bf08      	it	eq
 8005af8:	68ec      	ldreq	r4, [r5, #12]
 8005afa:	e7e6      	b.n	8005aca <__swsetup_r+0x1e>
 8005afc:	0758      	lsls	r0, r3, #29
 8005afe:	d512      	bpl.n	8005b26 <__swsetup_r+0x7a>
 8005b00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b02:	b141      	cbz	r1, 8005b16 <__swsetup_r+0x6a>
 8005b04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b08:	4299      	cmp	r1, r3
 8005b0a:	d002      	beq.n	8005b12 <__swsetup_r+0x66>
 8005b0c:	4630      	mov	r0, r6
 8005b0e:	f000 fa59 	bl	8005fc4 <_free_r>
 8005b12:	2300      	movs	r3, #0
 8005b14:	6363      	str	r3, [r4, #52]	; 0x34
 8005b16:	89a3      	ldrh	r3, [r4, #12]
 8005b18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005b1c:	81a3      	strh	r3, [r4, #12]
 8005b1e:	2300      	movs	r3, #0
 8005b20:	6063      	str	r3, [r4, #4]
 8005b22:	6923      	ldr	r3, [r4, #16]
 8005b24:	6023      	str	r3, [r4, #0]
 8005b26:	89a3      	ldrh	r3, [r4, #12]
 8005b28:	f043 0308 	orr.w	r3, r3, #8
 8005b2c:	81a3      	strh	r3, [r4, #12]
 8005b2e:	6923      	ldr	r3, [r4, #16]
 8005b30:	b94b      	cbnz	r3, 8005b46 <__swsetup_r+0x9a>
 8005b32:	89a3      	ldrh	r3, [r4, #12]
 8005b34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005b38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b3c:	d003      	beq.n	8005b46 <__swsetup_r+0x9a>
 8005b3e:	4621      	mov	r1, r4
 8005b40:	4630      	mov	r0, r6
 8005b42:	f000 f9ff 	bl	8005f44 <__smakebuf_r>
 8005b46:	89a0      	ldrh	r0, [r4, #12]
 8005b48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b4c:	f010 0301 	ands.w	r3, r0, #1
 8005b50:	d00a      	beq.n	8005b68 <__swsetup_r+0xbc>
 8005b52:	2300      	movs	r3, #0
 8005b54:	60a3      	str	r3, [r4, #8]
 8005b56:	6963      	ldr	r3, [r4, #20]
 8005b58:	425b      	negs	r3, r3
 8005b5a:	61a3      	str	r3, [r4, #24]
 8005b5c:	6923      	ldr	r3, [r4, #16]
 8005b5e:	b943      	cbnz	r3, 8005b72 <__swsetup_r+0xc6>
 8005b60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b64:	d1ba      	bne.n	8005adc <__swsetup_r+0x30>
 8005b66:	bd70      	pop	{r4, r5, r6, pc}
 8005b68:	0781      	lsls	r1, r0, #30
 8005b6a:	bf58      	it	pl
 8005b6c:	6963      	ldrpl	r3, [r4, #20]
 8005b6e:	60a3      	str	r3, [r4, #8]
 8005b70:	e7f4      	b.n	8005b5c <__swsetup_r+0xb0>
 8005b72:	2000      	movs	r0, #0
 8005b74:	e7f7      	b.n	8005b66 <__swsetup_r+0xba>
 8005b76:	bf00      	nop
 8005b78:	20000024 	.word	0x20000024
 8005b7c:	08006d5c 	.word	0x08006d5c
 8005b80:	08006d7c 	.word	0x08006d7c
 8005b84:	08006d3c 	.word	0x08006d3c

08005b88 <__sflush_r>:
 8005b88:	898a      	ldrh	r2, [r1, #12]
 8005b8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b8e:	4605      	mov	r5, r0
 8005b90:	0710      	lsls	r0, r2, #28
 8005b92:	460c      	mov	r4, r1
 8005b94:	d458      	bmi.n	8005c48 <__sflush_r+0xc0>
 8005b96:	684b      	ldr	r3, [r1, #4]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	dc05      	bgt.n	8005ba8 <__sflush_r+0x20>
 8005b9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	dc02      	bgt.n	8005ba8 <__sflush_r+0x20>
 8005ba2:	2000      	movs	r0, #0
 8005ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ba8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005baa:	2e00      	cmp	r6, #0
 8005bac:	d0f9      	beq.n	8005ba2 <__sflush_r+0x1a>
 8005bae:	2300      	movs	r3, #0
 8005bb0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005bb4:	682f      	ldr	r7, [r5, #0]
 8005bb6:	602b      	str	r3, [r5, #0]
 8005bb8:	d032      	beq.n	8005c20 <__sflush_r+0x98>
 8005bba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005bbc:	89a3      	ldrh	r3, [r4, #12]
 8005bbe:	075a      	lsls	r2, r3, #29
 8005bc0:	d505      	bpl.n	8005bce <__sflush_r+0x46>
 8005bc2:	6863      	ldr	r3, [r4, #4]
 8005bc4:	1ac0      	subs	r0, r0, r3
 8005bc6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005bc8:	b10b      	cbz	r3, 8005bce <__sflush_r+0x46>
 8005bca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005bcc:	1ac0      	subs	r0, r0, r3
 8005bce:	2300      	movs	r3, #0
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005bd4:	4628      	mov	r0, r5
 8005bd6:	6a21      	ldr	r1, [r4, #32]
 8005bd8:	47b0      	blx	r6
 8005bda:	1c43      	adds	r3, r0, #1
 8005bdc:	89a3      	ldrh	r3, [r4, #12]
 8005bde:	d106      	bne.n	8005bee <__sflush_r+0x66>
 8005be0:	6829      	ldr	r1, [r5, #0]
 8005be2:	291d      	cmp	r1, #29
 8005be4:	d82c      	bhi.n	8005c40 <__sflush_r+0xb8>
 8005be6:	4a2a      	ldr	r2, [pc, #168]	; (8005c90 <__sflush_r+0x108>)
 8005be8:	40ca      	lsrs	r2, r1
 8005bea:	07d6      	lsls	r6, r2, #31
 8005bec:	d528      	bpl.n	8005c40 <__sflush_r+0xb8>
 8005bee:	2200      	movs	r2, #0
 8005bf0:	6062      	str	r2, [r4, #4]
 8005bf2:	6922      	ldr	r2, [r4, #16]
 8005bf4:	04d9      	lsls	r1, r3, #19
 8005bf6:	6022      	str	r2, [r4, #0]
 8005bf8:	d504      	bpl.n	8005c04 <__sflush_r+0x7c>
 8005bfa:	1c42      	adds	r2, r0, #1
 8005bfc:	d101      	bne.n	8005c02 <__sflush_r+0x7a>
 8005bfe:	682b      	ldr	r3, [r5, #0]
 8005c00:	b903      	cbnz	r3, 8005c04 <__sflush_r+0x7c>
 8005c02:	6560      	str	r0, [r4, #84]	; 0x54
 8005c04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c06:	602f      	str	r7, [r5, #0]
 8005c08:	2900      	cmp	r1, #0
 8005c0a:	d0ca      	beq.n	8005ba2 <__sflush_r+0x1a>
 8005c0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c10:	4299      	cmp	r1, r3
 8005c12:	d002      	beq.n	8005c1a <__sflush_r+0x92>
 8005c14:	4628      	mov	r0, r5
 8005c16:	f000 f9d5 	bl	8005fc4 <_free_r>
 8005c1a:	2000      	movs	r0, #0
 8005c1c:	6360      	str	r0, [r4, #52]	; 0x34
 8005c1e:	e7c1      	b.n	8005ba4 <__sflush_r+0x1c>
 8005c20:	6a21      	ldr	r1, [r4, #32]
 8005c22:	2301      	movs	r3, #1
 8005c24:	4628      	mov	r0, r5
 8005c26:	47b0      	blx	r6
 8005c28:	1c41      	adds	r1, r0, #1
 8005c2a:	d1c7      	bne.n	8005bbc <__sflush_r+0x34>
 8005c2c:	682b      	ldr	r3, [r5, #0]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d0c4      	beq.n	8005bbc <__sflush_r+0x34>
 8005c32:	2b1d      	cmp	r3, #29
 8005c34:	d001      	beq.n	8005c3a <__sflush_r+0xb2>
 8005c36:	2b16      	cmp	r3, #22
 8005c38:	d101      	bne.n	8005c3e <__sflush_r+0xb6>
 8005c3a:	602f      	str	r7, [r5, #0]
 8005c3c:	e7b1      	b.n	8005ba2 <__sflush_r+0x1a>
 8005c3e:	89a3      	ldrh	r3, [r4, #12]
 8005c40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c44:	81a3      	strh	r3, [r4, #12]
 8005c46:	e7ad      	b.n	8005ba4 <__sflush_r+0x1c>
 8005c48:	690f      	ldr	r7, [r1, #16]
 8005c4a:	2f00      	cmp	r7, #0
 8005c4c:	d0a9      	beq.n	8005ba2 <__sflush_r+0x1a>
 8005c4e:	0793      	lsls	r3, r2, #30
 8005c50:	bf18      	it	ne
 8005c52:	2300      	movne	r3, #0
 8005c54:	680e      	ldr	r6, [r1, #0]
 8005c56:	bf08      	it	eq
 8005c58:	694b      	ldreq	r3, [r1, #20]
 8005c5a:	eba6 0807 	sub.w	r8, r6, r7
 8005c5e:	600f      	str	r7, [r1, #0]
 8005c60:	608b      	str	r3, [r1, #8]
 8005c62:	f1b8 0f00 	cmp.w	r8, #0
 8005c66:	dd9c      	ble.n	8005ba2 <__sflush_r+0x1a>
 8005c68:	4643      	mov	r3, r8
 8005c6a:	463a      	mov	r2, r7
 8005c6c:	4628      	mov	r0, r5
 8005c6e:	6a21      	ldr	r1, [r4, #32]
 8005c70:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005c72:	47b0      	blx	r6
 8005c74:	2800      	cmp	r0, #0
 8005c76:	dc06      	bgt.n	8005c86 <__sflush_r+0xfe>
 8005c78:	89a3      	ldrh	r3, [r4, #12]
 8005c7a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c82:	81a3      	strh	r3, [r4, #12]
 8005c84:	e78e      	b.n	8005ba4 <__sflush_r+0x1c>
 8005c86:	4407      	add	r7, r0
 8005c88:	eba8 0800 	sub.w	r8, r8, r0
 8005c8c:	e7e9      	b.n	8005c62 <__sflush_r+0xda>
 8005c8e:	bf00      	nop
 8005c90:	20400001 	.word	0x20400001

08005c94 <_fflush_r>:
 8005c94:	b538      	push	{r3, r4, r5, lr}
 8005c96:	690b      	ldr	r3, [r1, #16]
 8005c98:	4605      	mov	r5, r0
 8005c9a:	460c      	mov	r4, r1
 8005c9c:	b913      	cbnz	r3, 8005ca4 <_fflush_r+0x10>
 8005c9e:	2500      	movs	r5, #0
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	bd38      	pop	{r3, r4, r5, pc}
 8005ca4:	b118      	cbz	r0, 8005cae <_fflush_r+0x1a>
 8005ca6:	6983      	ldr	r3, [r0, #24]
 8005ca8:	b90b      	cbnz	r3, 8005cae <_fflush_r+0x1a>
 8005caa:	f000 f887 	bl	8005dbc <__sinit>
 8005cae:	4b14      	ldr	r3, [pc, #80]	; (8005d00 <_fflush_r+0x6c>)
 8005cb0:	429c      	cmp	r4, r3
 8005cb2:	d11b      	bne.n	8005cec <_fflush_r+0x58>
 8005cb4:	686c      	ldr	r4, [r5, #4]
 8005cb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d0ef      	beq.n	8005c9e <_fflush_r+0xa>
 8005cbe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005cc0:	07d0      	lsls	r0, r2, #31
 8005cc2:	d404      	bmi.n	8005cce <_fflush_r+0x3a>
 8005cc4:	0599      	lsls	r1, r3, #22
 8005cc6:	d402      	bmi.n	8005cce <_fflush_r+0x3a>
 8005cc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cca:	f000 f915 	bl	8005ef8 <__retarget_lock_acquire_recursive>
 8005cce:	4628      	mov	r0, r5
 8005cd0:	4621      	mov	r1, r4
 8005cd2:	f7ff ff59 	bl	8005b88 <__sflush_r>
 8005cd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005cd8:	4605      	mov	r5, r0
 8005cda:	07da      	lsls	r2, r3, #31
 8005cdc:	d4e0      	bmi.n	8005ca0 <_fflush_r+0xc>
 8005cde:	89a3      	ldrh	r3, [r4, #12]
 8005ce0:	059b      	lsls	r3, r3, #22
 8005ce2:	d4dd      	bmi.n	8005ca0 <_fflush_r+0xc>
 8005ce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ce6:	f000 f908 	bl	8005efa <__retarget_lock_release_recursive>
 8005cea:	e7d9      	b.n	8005ca0 <_fflush_r+0xc>
 8005cec:	4b05      	ldr	r3, [pc, #20]	; (8005d04 <_fflush_r+0x70>)
 8005cee:	429c      	cmp	r4, r3
 8005cf0:	d101      	bne.n	8005cf6 <_fflush_r+0x62>
 8005cf2:	68ac      	ldr	r4, [r5, #8]
 8005cf4:	e7df      	b.n	8005cb6 <_fflush_r+0x22>
 8005cf6:	4b04      	ldr	r3, [pc, #16]	; (8005d08 <_fflush_r+0x74>)
 8005cf8:	429c      	cmp	r4, r3
 8005cfa:	bf08      	it	eq
 8005cfc:	68ec      	ldreq	r4, [r5, #12]
 8005cfe:	e7da      	b.n	8005cb6 <_fflush_r+0x22>
 8005d00:	08006d5c 	.word	0x08006d5c
 8005d04:	08006d7c 	.word	0x08006d7c
 8005d08:	08006d3c 	.word	0x08006d3c

08005d0c <std>:
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	b510      	push	{r4, lr}
 8005d10:	4604      	mov	r4, r0
 8005d12:	e9c0 3300 	strd	r3, r3, [r0]
 8005d16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005d1a:	6083      	str	r3, [r0, #8]
 8005d1c:	8181      	strh	r1, [r0, #12]
 8005d1e:	6643      	str	r3, [r0, #100]	; 0x64
 8005d20:	81c2      	strh	r2, [r0, #14]
 8005d22:	6183      	str	r3, [r0, #24]
 8005d24:	4619      	mov	r1, r3
 8005d26:	2208      	movs	r2, #8
 8005d28:	305c      	adds	r0, #92	; 0x5c
 8005d2a:	f7ff fd9f 	bl	800586c <memset>
 8005d2e:	4b05      	ldr	r3, [pc, #20]	; (8005d44 <std+0x38>)
 8005d30:	6224      	str	r4, [r4, #32]
 8005d32:	6263      	str	r3, [r4, #36]	; 0x24
 8005d34:	4b04      	ldr	r3, [pc, #16]	; (8005d48 <std+0x3c>)
 8005d36:	62a3      	str	r3, [r4, #40]	; 0x28
 8005d38:	4b04      	ldr	r3, [pc, #16]	; (8005d4c <std+0x40>)
 8005d3a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005d3c:	4b04      	ldr	r3, [pc, #16]	; (8005d50 <std+0x44>)
 8005d3e:	6323      	str	r3, [r4, #48]	; 0x30
 8005d40:	bd10      	pop	{r4, pc}
 8005d42:	bf00      	nop
 8005d44:	080069c5 	.word	0x080069c5
 8005d48:	080069e7 	.word	0x080069e7
 8005d4c:	08006a1f 	.word	0x08006a1f
 8005d50:	08006a43 	.word	0x08006a43

08005d54 <_cleanup_r>:
 8005d54:	4901      	ldr	r1, [pc, #4]	; (8005d5c <_cleanup_r+0x8>)
 8005d56:	f000 b8af 	b.w	8005eb8 <_fwalk_reent>
 8005d5a:	bf00      	nop
 8005d5c:	08005c95 	.word	0x08005c95

08005d60 <__sfmoreglue>:
 8005d60:	b570      	push	{r4, r5, r6, lr}
 8005d62:	2568      	movs	r5, #104	; 0x68
 8005d64:	1e4a      	subs	r2, r1, #1
 8005d66:	4355      	muls	r5, r2
 8005d68:	460e      	mov	r6, r1
 8005d6a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005d6e:	f000 f975 	bl	800605c <_malloc_r>
 8005d72:	4604      	mov	r4, r0
 8005d74:	b140      	cbz	r0, 8005d88 <__sfmoreglue+0x28>
 8005d76:	2100      	movs	r1, #0
 8005d78:	e9c0 1600 	strd	r1, r6, [r0]
 8005d7c:	300c      	adds	r0, #12
 8005d7e:	60a0      	str	r0, [r4, #8]
 8005d80:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005d84:	f7ff fd72 	bl	800586c <memset>
 8005d88:	4620      	mov	r0, r4
 8005d8a:	bd70      	pop	{r4, r5, r6, pc}

08005d8c <__sfp_lock_acquire>:
 8005d8c:	4801      	ldr	r0, [pc, #4]	; (8005d94 <__sfp_lock_acquire+0x8>)
 8005d8e:	f000 b8b3 	b.w	8005ef8 <__retarget_lock_acquire_recursive>
 8005d92:	bf00      	nop
 8005d94:	20000ebc 	.word	0x20000ebc

08005d98 <__sfp_lock_release>:
 8005d98:	4801      	ldr	r0, [pc, #4]	; (8005da0 <__sfp_lock_release+0x8>)
 8005d9a:	f000 b8ae 	b.w	8005efa <__retarget_lock_release_recursive>
 8005d9e:	bf00      	nop
 8005da0:	20000ebc 	.word	0x20000ebc

08005da4 <__sinit_lock_acquire>:
 8005da4:	4801      	ldr	r0, [pc, #4]	; (8005dac <__sinit_lock_acquire+0x8>)
 8005da6:	f000 b8a7 	b.w	8005ef8 <__retarget_lock_acquire_recursive>
 8005daa:	bf00      	nop
 8005dac:	20000eb7 	.word	0x20000eb7

08005db0 <__sinit_lock_release>:
 8005db0:	4801      	ldr	r0, [pc, #4]	; (8005db8 <__sinit_lock_release+0x8>)
 8005db2:	f000 b8a2 	b.w	8005efa <__retarget_lock_release_recursive>
 8005db6:	bf00      	nop
 8005db8:	20000eb7 	.word	0x20000eb7

08005dbc <__sinit>:
 8005dbc:	b510      	push	{r4, lr}
 8005dbe:	4604      	mov	r4, r0
 8005dc0:	f7ff fff0 	bl	8005da4 <__sinit_lock_acquire>
 8005dc4:	69a3      	ldr	r3, [r4, #24]
 8005dc6:	b11b      	cbz	r3, 8005dd0 <__sinit+0x14>
 8005dc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dcc:	f7ff bff0 	b.w	8005db0 <__sinit_lock_release>
 8005dd0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005dd4:	6523      	str	r3, [r4, #80]	; 0x50
 8005dd6:	4b13      	ldr	r3, [pc, #76]	; (8005e24 <__sinit+0x68>)
 8005dd8:	4a13      	ldr	r2, [pc, #76]	; (8005e28 <__sinit+0x6c>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	62a2      	str	r2, [r4, #40]	; 0x28
 8005dde:	42a3      	cmp	r3, r4
 8005de0:	bf08      	it	eq
 8005de2:	2301      	moveq	r3, #1
 8005de4:	4620      	mov	r0, r4
 8005de6:	bf08      	it	eq
 8005de8:	61a3      	streq	r3, [r4, #24]
 8005dea:	f000 f81f 	bl	8005e2c <__sfp>
 8005dee:	6060      	str	r0, [r4, #4]
 8005df0:	4620      	mov	r0, r4
 8005df2:	f000 f81b 	bl	8005e2c <__sfp>
 8005df6:	60a0      	str	r0, [r4, #8]
 8005df8:	4620      	mov	r0, r4
 8005dfa:	f000 f817 	bl	8005e2c <__sfp>
 8005dfe:	2200      	movs	r2, #0
 8005e00:	2104      	movs	r1, #4
 8005e02:	60e0      	str	r0, [r4, #12]
 8005e04:	6860      	ldr	r0, [r4, #4]
 8005e06:	f7ff ff81 	bl	8005d0c <std>
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	2109      	movs	r1, #9
 8005e0e:	68a0      	ldr	r0, [r4, #8]
 8005e10:	f7ff ff7c 	bl	8005d0c <std>
 8005e14:	2202      	movs	r2, #2
 8005e16:	2112      	movs	r1, #18
 8005e18:	68e0      	ldr	r0, [r4, #12]
 8005e1a:	f7ff ff77 	bl	8005d0c <std>
 8005e1e:	2301      	movs	r3, #1
 8005e20:	61a3      	str	r3, [r4, #24]
 8005e22:	e7d1      	b.n	8005dc8 <__sinit+0xc>
 8005e24:	08006d38 	.word	0x08006d38
 8005e28:	08005d55 	.word	0x08005d55

08005e2c <__sfp>:
 8005e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e2e:	4607      	mov	r7, r0
 8005e30:	f7ff ffac 	bl	8005d8c <__sfp_lock_acquire>
 8005e34:	4b1e      	ldr	r3, [pc, #120]	; (8005eb0 <__sfp+0x84>)
 8005e36:	681e      	ldr	r6, [r3, #0]
 8005e38:	69b3      	ldr	r3, [r6, #24]
 8005e3a:	b913      	cbnz	r3, 8005e42 <__sfp+0x16>
 8005e3c:	4630      	mov	r0, r6
 8005e3e:	f7ff ffbd 	bl	8005dbc <__sinit>
 8005e42:	3648      	adds	r6, #72	; 0x48
 8005e44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	d503      	bpl.n	8005e54 <__sfp+0x28>
 8005e4c:	6833      	ldr	r3, [r6, #0]
 8005e4e:	b30b      	cbz	r3, 8005e94 <__sfp+0x68>
 8005e50:	6836      	ldr	r6, [r6, #0]
 8005e52:	e7f7      	b.n	8005e44 <__sfp+0x18>
 8005e54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005e58:	b9d5      	cbnz	r5, 8005e90 <__sfp+0x64>
 8005e5a:	4b16      	ldr	r3, [pc, #88]	; (8005eb4 <__sfp+0x88>)
 8005e5c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005e60:	60e3      	str	r3, [r4, #12]
 8005e62:	6665      	str	r5, [r4, #100]	; 0x64
 8005e64:	f000 f847 	bl	8005ef6 <__retarget_lock_init_recursive>
 8005e68:	f7ff ff96 	bl	8005d98 <__sfp_lock_release>
 8005e6c:	2208      	movs	r2, #8
 8005e6e:	4629      	mov	r1, r5
 8005e70:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005e74:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005e78:	6025      	str	r5, [r4, #0]
 8005e7a:	61a5      	str	r5, [r4, #24]
 8005e7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005e80:	f7ff fcf4 	bl	800586c <memset>
 8005e84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005e88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005e8c:	4620      	mov	r0, r4
 8005e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e90:	3468      	adds	r4, #104	; 0x68
 8005e92:	e7d9      	b.n	8005e48 <__sfp+0x1c>
 8005e94:	2104      	movs	r1, #4
 8005e96:	4638      	mov	r0, r7
 8005e98:	f7ff ff62 	bl	8005d60 <__sfmoreglue>
 8005e9c:	4604      	mov	r4, r0
 8005e9e:	6030      	str	r0, [r6, #0]
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	d1d5      	bne.n	8005e50 <__sfp+0x24>
 8005ea4:	f7ff ff78 	bl	8005d98 <__sfp_lock_release>
 8005ea8:	230c      	movs	r3, #12
 8005eaa:	603b      	str	r3, [r7, #0]
 8005eac:	e7ee      	b.n	8005e8c <__sfp+0x60>
 8005eae:	bf00      	nop
 8005eb0:	08006d38 	.word	0x08006d38
 8005eb4:	ffff0001 	.word	0xffff0001

08005eb8 <_fwalk_reent>:
 8005eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ebc:	4606      	mov	r6, r0
 8005ebe:	4688      	mov	r8, r1
 8005ec0:	2700      	movs	r7, #0
 8005ec2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005ec6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005eca:	f1b9 0901 	subs.w	r9, r9, #1
 8005ece:	d505      	bpl.n	8005edc <_fwalk_reent+0x24>
 8005ed0:	6824      	ldr	r4, [r4, #0]
 8005ed2:	2c00      	cmp	r4, #0
 8005ed4:	d1f7      	bne.n	8005ec6 <_fwalk_reent+0xe>
 8005ed6:	4638      	mov	r0, r7
 8005ed8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005edc:	89ab      	ldrh	r3, [r5, #12]
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d907      	bls.n	8005ef2 <_fwalk_reent+0x3a>
 8005ee2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	d003      	beq.n	8005ef2 <_fwalk_reent+0x3a>
 8005eea:	4629      	mov	r1, r5
 8005eec:	4630      	mov	r0, r6
 8005eee:	47c0      	blx	r8
 8005ef0:	4307      	orrs	r7, r0
 8005ef2:	3568      	adds	r5, #104	; 0x68
 8005ef4:	e7e9      	b.n	8005eca <_fwalk_reent+0x12>

08005ef6 <__retarget_lock_init_recursive>:
 8005ef6:	4770      	bx	lr

08005ef8 <__retarget_lock_acquire_recursive>:
 8005ef8:	4770      	bx	lr

08005efa <__retarget_lock_release_recursive>:
 8005efa:	4770      	bx	lr

08005efc <__swhatbuf_r>:
 8005efc:	b570      	push	{r4, r5, r6, lr}
 8005efe:	460e      	mov	r6, r1
 8005f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f04:	4614      	mov	r4, r2
 8005f06:	2900      	cmp	r1, #0
 8005f08:	461d      	mov	r5, r3
 8005f0a:	b096      	sub	sp, #88	; 0x58
 8005f0c:	da07      	bge.n	8005f1e <__swhatbuf_r+0x22>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	602b      	str	r3, [r5, #0]
 8005f12:	89b3      	ldrh	r3, [r6, #12]
 8005f14:	061a      	lsls	r2, r3, #24
 8005f16:	d410      	bmi.n	8005f3a <__swhatbuf_r+0x3e>
 8005f18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f1c:	e00e      	b.n	8005f3c <__swhatbuf_r+0x40>
 8005f1e:	466a      	mov	r2, sp
 8005f20:	f000 fdb6 	bl	8006a90 <_fstat_r>
 8005f24:	2800      	cmp	r0, #0
 8005f26:	dbf2      	blt.n	8005f0e <__swhatbuf_r+0x12>
 8005f28:	9a01      	ldr	r2, [sp, #4]
 8005f2a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005f2e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005f32:	425a      	negs	r2, r3
 8005f34:	415a      	adcs	r2, r3
 8005f36:	602a      	str	r2, [r5, #0]
 8005f38:	e7ee      	b.n	8005f18 <__swhatbuf_r+0x1c>
 8005f3a:	2340      	movs	r3, #64	; 0x40
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	6023      	str	r3, [r4, #0]
 8005f40:	b016      	add	sp, #88	; 0x58
 8005f42:	bd70      	pop	{r4, r5, r6, pc}

08005f44 <__smakebuf_r>:
 8005f44:	898b      	ldrh	r3, [r1, #12]
 8005f46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005f48:	079d      	lsls	r5, r3, #30
 8005f4a:	4606      	mov	r6, r0
 8005f4c:	460c      	mov	r4, r1
 8005f4e:	d507      	bpl.n	8005f60 <__smakebuf_r+0x1c>
 8005f50:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005f54:	6023      	str	r3, [r4, #0]
 8005f56:	6123      	str	r3, [r4, #16]
 8005f58:	2301      	movs	r3, #1
 8005f5a:	6163      	str	r3, [r4, #20]
 8005f5c:	b002      	add	sp, #8
 8005f5e:	bd70      	pop	{r4, r5, r6, pc}
 8005f60:	466a      	mov	r2, sp
 8005f62:	ab01      	add	r3, sp, #4
 8005f64:	f7ff ffca 	bl	8005efc <__swhatbuf_r>
 8005f68:	9900      	ldr	r1, [sp, #0]
 8005f6a:	4605      	mov	r5, r0
 8005f6c:	4630      	mov	r0, r6
 8005f6e:	f000 f875 	bl	800605c <_malloc_r>
 8005f72:	b948      	cbnz	r0, 8005f88 <__smakebuf_r+0x44>
 8005f74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f78:	059a      	lsls	r2, r3, #22
 8005f7a:	d4ef      	bmi.n	8005f5c <__smakebuf_r+0x18>
 8005f7c:	f023 0303 	bic.w	r3, r3, #3
 8005f80:	f043 0302 	orr.w	r3, r3, #2
 8005f84:	81a3      	strh	r3, [r4, #12]
 8005f86:	e7e3      	b.n	8005f50 <__smakebuf_r+0xc>
 8005f88:	4b0d      	ldr	r3, [pc, #52]	; (8005fc0 <__smakebuf_r+0x7c>)
 8005f8a:	62b3      	str	r3, [r6, #40]	; 0x28
 8005f8c:	89a3      	ldrh	r3, [r4, #12]
 8005f8e:	6020      	str	r0, [r4, #0]
 8005f90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f94:	81a3      	strh	r3, [r4, #12]
 8005f96:	9b00      	ldr	r3, [sp, #0]
 8005f98:	6120      	str	r0, [r4, #16]
 8005f9a:	6163      	str	r3, [r4, #20]
 8005f9c:	9b01      	ldr	r3, [sp, #4]
 8005f9e:	b15b      	cbz	r3, 8005fb8 <__smakebuf_r+0x74>
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fa6:	f000 fd85 	bl	8006ab4 <_isatty_r>
 8005faa:	b128      	cbz	r0, 8005fb8 <__smakebuf_r+0x74>
 8005fac:	89a3      	ldrh	r3, [r4, #12]
 8005fae:	f023 0303 	bic.w	r3, r3, #3
 8005fb2:	f043 0301 	orr.w	r3, r3, #1
 8005fb6:	81a3      	strh	r3, [r4, #12]
 8005fb8:	89a0      	ldrh	r0, [r4, #12]
 8005fba:	4305      	orrs	r5, r0
 8005fbc:	81a5      	strh	r5, [r4, #12]
 8005fbe:	e7cd      	b.n	8005f5c <__smakebuf_r+0x18>
 8005fc0:	08005d55 	.word	0x08005d55

08005fc4 <_free_r>:
 8005fc4:	b538      	push	{r3, r4, r5, lr}
 8005fc6:	4605      	mov	r5, r0
 8005fc8:	2900      	cmp	r1, #0
 8005fca:	d043      	beq.n	8006054 <_free_r+0x90>
 8005fcc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fd0:	1f0c      	subs	r4, r1, #4
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	bfb8      	it	lt
 8005fd6:	18e4      	addlt	r4, r4, r3
 8005fd8:	f000 fdb6 	bl	8006b48 <__malloc_lock>
 8005fdc:	4a1e      	ldr	r2, [pc, #120]	; (8006058 <_free_r+0x94>)
 8005fde:	6813      	ldr	r3, [r2, #0]
 8005fe0:	4610      	mov	r0, r2
 8005fe2:	b933      	cbnz	r3, 8005ff2 <_free_r+0x2e>
 8005fe4:	6063      	str	r3, [r4, #4]
 8005fe6:	6014      	str	r4, [r2, #0]
 8005fe8:	4628      	mov	r0, r5
 8005fea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fee:	f000 bdb1 	b.w	8006b54 <__malloc_unlock>
 8005ff2:	42a3      	cmp	r3, r4
 8005ff4:	d90a      	bls.n	800600c <_free_r+0x48>
 8005ff6:	6821      	ldr	r1, [r4, #0]
 8005ff8:	1862      	adds	r2, r4, r1
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	bf01      	itttt	eq
 8005ffe:	681a      	ldreq	r2, [r3, #0]
 8006000:	685b      	ldreq	r3, [r3, #4]
 8006002:	1852      	addeq	r2, r2, r1
 8006004:	6022      	streq	r2, [r4, #0]
 8006006:	6063      	str	r3, [r4, #4]
 8006008:	6004      	str	r4, [r0, #0]
 800600a:	e7ed      	b.n	8005fe8 <_free_r+0x24>
 800600c:	461a      	mov	r2, r3
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	b10b      	cbz	r3, 8006016 <_free_r+0x52>
 8006012:	42a3      	cmp	r3, r4
 8006014:	d9fa      	bls.n	800600c <_free_r+0x48>
 8006016:	6811      	ldr	r1, [r2, #0]
 8006018:	1850      	adds	r0, r2, r1
 800601a:	42a0      	cmp	r0, r4
 800601c:	d10b      	bne.n	8006036 <_free_r+0x72>
 800601e:	6820      	ldr	r0, [r4, #0]
 8006020:	4401      	add	r1, r0
 8006022:	1850      	adds	r0, r2, r1
 8006024:	4283      	cmp	r3, r0
 8006026:	6011      	str	r1, [r2, #0]
 8006028:	d1de      	bne.n	8005fe8 <_free_r+0x24>
 800602a:	6818      	ldr	r0, [r3, #0]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	4401      	add	r1, r0
 8006030:	6011      	str	r1, [r2, #0]
 8006032:	6053      	str	r3, [r2, #4]
 8006034:	e7d8      	b.n	8005fe8 <_free_r+0x24>
 8006036:	d902      	bls.n	800603e <_free_r+0x7a>
 8006038:	230c      	movs	r3, #12
 800603a:	602b      	str	r3, [r5, #0]
 800603c:	e7d4      	b.n	8005fe8 <_free_r+0x24>
 800603e:	6820      	ldr	r0, [r4, #0]
 8006040:	1821      	adds	r1, r4, r0
 8006042:	428b      	cmp	r3, r1
 8006044:	bf01      	itttt	eq
 8006046:	6819      	ldreq	r1, [r3, #0]
 8006048:	685b      	ldreq	r3, [r3, #4]
 800604a:	1809      	addeq	r1, r1, r0
 800604c:	6021      	streq	r1, [r4, #0]
 800604e:	6063      	str	r3, [r4, #4]
 8006050:	6054      	str	r4, [r2, #4]
 8006052:	e7c9      	b.n	8005fe8 <_free_r+0x24>
 8006054:	bd38      	pop	{r3, r4, r5, pc}
 8006056:	bf00      	nop
 8006058:	20000e00 	.word	0x20000e00

0800605c <_malloc_r>:
 800605c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800605e:	1ccd      	adds	r5, r1, #3
 8006060:	f025 0503 	bic.w	r5, r5, #3
 8006064:	3508      	adds	r5, #8
 8006066:	2d0c      	cmp	r5, #12
 8006068:	bf38      	it	cc
 800606a:	250c      	movcc	r5, #12
 800606c:	2d00      	cmp	r5, #0
 800606e:	4606      	mov	r6, r0
 8006070:	db01      	blt.n	8006076 <_malloc_r+0x1a>
 8006072:	42a9      	cmp	r1, r5
 8006074:	d903      	bls.n	800607e <_malloc_r+0x22>
 8006076:	230c      	movs	r3, #12
 8006078:	6033      	str	r3, [r6, #0]
 800607a:	2000      	movs	r0, #0
 800607c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800607e:	f000 fd63 	bl	8006b48 <__malloc_lock>
 8006082:	4921      	ldr	r1, [pc, #132]	; (8006108 <_malloc_r+0xac>)
 8006084:	680a      	ldr	r2, [r1, #0]
 8006086:	4614      	mov	r4, r2
 8006088:	b99c      	cbnz	r4, 80060b2 <_malloc_r+0x56>
 800608a:	4f20      	ldr	r7, [pc, #128]	; (800610c <_malloc_r+0xb0>)
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	b923      	cbnz	r3, 800609a <_malloc_r+0x3e>
 8006090:	4621      	mov	r1, r4
 8006092:	4630      	mov	r0, r6
 8006094:	f000 fc86 	bl	80069a4 <_sbrk_r>
 8006098:	6038      	str	r0, [r7, #0]
 800609a:	4629      	mov	r1, r5
 800609c:	4630      	mov	r0, r6
 800609e:	f000 fc81 	bl	80069a4 <_sbrk_r>
 80060a2:	1c43      	adds	r3, r0, #1
 80060a4:	d123      	bne.n	80060ee <_malloc_r+0x92>
 80060a6:	230c      	movs	r3, #12
 80060a8:	4630      	mov	r0, r6
 80060aa:	6033      	str	r3, [r6, #0]
 80060ac:	f000 fd52 	bl	8006b54 <__malloc_unlock>
 80060b0:	e7e3      	b.n	800607a <_malloc_r+0x1e>
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	1b5b      	subs	r3, r3, r5
 80060b6:	d417      	bmi.n	80060e8 <_malloc_r+0x8c>
 80060b8:	2b0b      	cmp	r3, #11
 80060ba:	d903      	bls.n	80060c4 <_malloc_r+0x68>
 80060bc:	6023      	str	r3, [r4, #0]
 80060be:	441c      	add	r4, r3
 80060c0:	6025      	str	r5, [r4, #0]
 80060c2:	e004      	b.n	80060ce <_malloc_r+0x72>
 80060c4:	6863      	ldr	r3, [r4, #4]
 80060c6:	42a2      	cmp	r2, r4
 80060c8:	bf0c      	ite	eq
 80060ca:	600b      	streq	r3, [r1, #0]
 80060cc:	6053      	strne	r3, [r2, #4]
 80060ce:	4630      	mov	r0, r6
 80060d0:	f000 fd40 	bl	8006b54 <__malloc_unlock>
 80060d4:	f104 000b 	add.w	r0, r4, #11
 80060d8:	1d23      	adds	r3, r4, #4
 80060da:	f020 0007 	bic.w	r0, r0, #7
 80060de:	1ac2      	subs	r2, r0, r3
 80060e0:	d0cc      	beq.n	800607c <_malloc_r+0x20>
 80060e2:	1a1b      	subs	r3, r3, r0
 80060e4:	50a3      	str	r3, [r4, r2]
 80060e6:	e7c9      	b.n	800607c <_malloc_r+0x20>
 80060e8:	4622      	mov	r2, r4
 80060ea:	6864      	ldr	r4, [r4, #4]
 80060ec:	e7cc      	b.n	8006088 <_malloc_r+0x2c>
 80060ee:	1cc4      	adds	r4, r0, #3
 80060f0:	f024 0403 	bic.w	r4, r4, #3
 80060f4:	42a0      	cmp	r0, r4
 80060f6:	d0e3      	beq.n	80060c0 <_malloc_r+0x64>
 80060f8:	1a21      	subs	r1, r4, r0
 80060fa:	4630      	mov	r0, r6
 80060fc:	f000 fc52 	bl	80069a4 <_sbrk_r>
 8006100:	3001      	adds	r0, #1
 8006102:	d1dd      	bne.n	80060c0 <_malloc_r+0x64>
 8006104:	e7cf      	b.n	80060a6 <_malloc_r+0x4a>
 8006106:	bf00      	nop
 8006108:	20000e00 	.word	0x20000e00
 800610c:	20000e04 	.word	0x20000e04

08006110 <__ssputs_r>:
 8006110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006114:	688e      	ldr	r6, [r1, #8]
 8006116:	4682      	mov	sl, r0
 8006118:	429e      	cmp	r6, r3
 800611a:	460c      	mov	r4, r1
 800611c:	4690      	mov	r8, r2
 800611e:	461f      	mov	r7, r3
 8006120:	d838      	bhi.n	8006194 <__ssputs_r+0x84>
 8006122:	898a      	ldrh	r2, [r1, #12]
 8006124:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006128:	d032      	beq.n	8006190 <__ssputs_r+0x80>
 800612a:	6825      	ldr	r5, [r4, #0]
 800612c:	6909      	ldr	r1, [r1, #16]
 800612e:	3301      	adds	r3, #1
 8006130:	eba5 0901 	sub.w	r9, r5, r1
 8006134:	6965      	ldr	r5, [r4, #20]
 8006136:	444b      	add	r3, r9
 8006138:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800613c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006140:	106d      	asrs	r5, r5, #1
 8006142:	429d      	cmp	r5, r3
 8006144:	bf38      	it	cc
 8006146:	461d      	movcc	r5, r3
 8006148:	0553      	lsls	r3, r2, #21
 800614a:	d531      	bpl.n	80061b0 <__ssputs_r+0xa0>
 800614c:	4629      	mov	r1, r5
 800614e:	f7ff ff85 	bl	800605c <_malloc_r>
 8006152:	4606      	mov	r6, r0
 8006154:	b950      	cbnz	r0, 800616c <__ssputs_r+0x5c>
 8006156:	230c      	movs	r3, #12
 8006158:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800615c:	f8ca 3000 	str.w	r3, [sl]
 8006160:	89a3      	ldrh	r3, [r4, #12]
 8006162:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006166:	81a3      	strh	r3, [r4, #12]
 8006168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800616c:	464a      	mov	r2, r9
 800616e:	6921      	ldr	r1, [r4, #16]
 8006170:	f7ff fb6e 	bl	8005850 <memcpy>
 8006174:	89a3      	ldrh	r3, [r4, #12]
 8006176:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800617a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800617e:	81a3      	strh	r3, [r4, #12]
 8006180:	6126      	str	r6, [r4, #16]
 8006182:	444e      	add	r6, r9
 8006184:	6026      	str	r6, [r4, #0]
 8006186:	463e      	mov	r6, r7
 8006188:	6165      	str	r5, [r4, #20]
 800618a:	eba5 0509 	sub.w	r5, r5, r9
 800618e:	60a5      	str	r5, [r4, #8]
 8006190:	42be      	cmp	r6, r7
 8006192:	d900      	bls.n	8006196 <__ssputs_r+0x86>
 8006194:	463e      	mov	r6, r7
 8006196:	4632      	mov	r2, r6
 8006198:	4641      	mov	r1, r8
 800619a:	6820      	ldr	r0, [r4, #0]
 800619c:	f000 fcba 	bl	8006b14 <memmove>
 80061a0:	68a3      	ldr	r3, [r4, #8]
 80061a2:	6822      	ldr	r2, [r4, #0]
 80061a4:	1b9b      	subs	r3, r3, r6
 80061a6:	4432      	add	r2, r6
 80061a8:	2000      	movs	r0, #0
 80061aa:	60a3      	str	r3, [r4, #8]
 80061ac:	6022      	str	r2, [r4, #0]
 80061ae:	e7db      	b.n	8006168 <__ssputs_r+0x58>
 80061b0:	462a      	mov	r2, r5
 80061b2:	f000 fcd5 	bl	8006b60 <_realloc_r>
 80061b6:	4606      	mov	r6, r0
 80061b8:	2800      	cmp	r0, #0
 80061ba:	d1e1      	bne.n	8006180 <__ssputs_r+0x70>
 80061bc:	4650      	mov	r0, sl
 80061be:	6921      	ldr	r1, [r4, #16]
 80061c0:	f7ff ff00 	bl	8005fc4 <_free_r>
 80061c4:	e7c7      	b.n	8006156 <__ssputs_r+0x46>
	...

080061c8 <_svfiprintf_r>:
 80061c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061cc:	4698      	mov	r8, r3
 80061ce:	898b      	ldrh	r3, [r1, #12]
 80061d0:	4607      	mov	r7, r0
 80061d2:	061b      	lsls	r3, r3, #24
 80061d4:	460d      	mov	r5, r1
 80061d6:	4614      	mov	r4, r2
 80061d8:	b09d      	sub	sp, #116	; 0x74
 80061da:	d50e      	bpl.n	80061fa <_svfiprintf_r+0x32>
 80061dc:	690b      	ldr	r3, [r1, #16]
 80061de:	b963      	cbnz	r3, 80061fa <_svfiprintf_r+0x32>
 80061e0:	2140      	movs	r1, #64	; 0x40
 80061e2:	f7ff ff3b 	bl	800605c <_malloc_r>
 80061e6:	6028      	str	r0, [r5, #0]
 80061e8:	6128      	str	r0, [r5, #16]
 80061ea:	b920      	cbnz	r0, 80061f6 <_svfiprintf_r+0x2e>
 80061ec:	230c      	movs	r3, #12
 80061ee:	603b      	str	r3, [r7, #0]
 80061f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80061f4:	e0d1      	b.n	800639a <_svfiprintf_r+0x1d2>
 80061f6:	2340      	movs	r3, #64	; 0x40
 80061f8:	616b      	str	r3, [r5, #20]
 80061fa:	2300      	movs	r3, #0
 80061fc:	9309      	str	r3, [sp, #36]	; 0x24
 80061fe:	2320      	movs	r3, #32
 8006200:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006204:	2330      	movs	r3, #48	; 0x30
 8006206:	f04f 0901 	mov.w	r9, #1
 800620a:	f8cd 800c 	str.w	r8, [sp, #12]
 800620e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80063b4 <_svfiprintf_r+0x1ec>
 8006212:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006216:	4623      	mov	r3, r4
 8006218:	469a      	mov	sl, r3
 800621a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800621e:	b10a      	cbz	r2, 8006224 <_svfiprintf_r+0x5c>
 8006220:	2a25      	cmp	r2, #37	; 0x25
 8006222:	d1f9      	bne.n	8006218 <_svfiprintf_r+0x50>
 8006224:	ebba 0b04 	subs.w	fp, sl, r4
 8006228:	d00b      	beq.n	8006242 <_svfiprintf_r+0x7a>
 800622a:	465b      	mov	r3, fp
 800622c:	4622      	mov	r2, r4
 800622e:	4629      	mov	r1, r5
 8006230:	4638      	mov	r0, r7
 8006232:	f7ff ff6d 	bl	8006110 <__ssputs_r>
 8006236:	3001      	adds	r0, #1
 8006238:	f000 80aa 	beq.w	8006390 <_svfiprintf_r+0x1c8>
 800623c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800623e:	445a      	add	r2, fp
 8006240:	9209      	str	r2, [sp, #36]	; 0x24
 8006242:	f89a 3000 	ldrb.w	r3, [sl]
 8006246:	2b00      	cmp	r3, #0
 8006248:	f000 80a2 	beq.w	8006390 <_svfiprintf_r+0x1c8>
 800624c:	2300      	movs	r3, #0
 800624e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006252:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006256:	f10a 0a01 	add.w	sl, sl, #1
 800625a:	9304      	str	r3, [sp, #16]
 800625c:	9307      	str	r3, [sp, #28]
 800625e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006262:	931a      	str	r3, [sp, #104]	; 0x68
 8006264:	4654      	mov	r4, sl
 8006266:	2205      	movs	r2, #5
 8006268:	f814 1b01 	ldrb.w	r1, [r4], #1
 800626c:	4851      	ldr	r0, [pc, #324]	; (80063b4 <_svfiprintf_r+0x1ec>)
 800626e:	f000 fc43 	bl	8006af8 <memchr>
 8006272:	9a04      	ldr	r2, [sp, #16]
 8006274:	b9d8      	cbnz	r0, 80062ae <_svfiprintf_r+0xe6>
 8006276:	06d0      	lsls	r0, r2, #27
 8006278:	bf44      	itt	mi
 800627a:	2320      	movmi	r3, #32
 800627c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006280:	0711      	lsls	r1, r2, #28
 8006282:	bf44      	itt	mi
 8006284:	232b      	movmi	r3, #43	; 0x2b
 8006286:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800628a:	f89a 3000 	ldrb.w	r3, [sl]
 800628e:	2b2a      	cmp	r3, #42	; 0x2a
 8006290:	d015      	beq.n	80062be <_svfiprintf_r+0xf6>
 8006292:	4654      	mov	r4, sl
 8006294:	2000      	movs	r0, #0
 8006296:	f04f 0c0a 	mov.w	ip, #10
 800629a:	9a07      	ldr	r2, [sp, #28]
 800629c:	4621      	mov	r1, r4
 800629e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062a2:	3b30      	subs	r3, #48	; 0x30
 80062a4:	2b09      	cmp	r3, #9
 80062a6:	d94e      	bls.n	8006346 <_svfiprintf_r+0x17e>
 80062a8:	b1b0      	cbz	r0, 80062d8 <_svfiprintf_r+0x110>
 80062aa:	9207      	str	r2, [sp, #28]
 80062ac:	e014      	b.n	80062d8 <_svfiprintf_r+0x110>
 80062ae:	eba0 0308 	sub.w	r3, r0, r8
 80062b2:	fa09 f303 	lsl.w	r3, r9, r3
 80062b6:	4313      	orrs	r3, r2
 80062b8:	46a2      	mov	sl, r4
 80062ba:	9304      	str	r3, [sp, #16]
 80062bc:	e7d2      	b.n	8006264 <_svfiprintf_r+0x9c>
 80062be:	9b03      	ldr	r3, [sp, #12]
 80062c0:	1d19      	adds	r1, r3, #4
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	9103      	str	r1, [sp, #12]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	bfbb      	ittet	lt
 80062ca:	425b      	neglt	r3, r3
 80062cc:	f042 0202 	orrlt.w	r2, r2, #2
 80062d0:	9307      	strge	r3, [sp, #28]
 80062d2:	9307      	strlt	r3, [sp, #28]
 80062d4:	bfb8      	it	lt
 80062d6:	9204      	strlt	r2, [sp, #16]
 80062d8:	7823      	ldrb	r3, [r4, #0]
 80062da:	2b2e      	cmp	r3, #46	; 0x2e
 80062dc:	d10c      	bne.n	80062f8 <_svfiprintf_r+0x130>
 80062de:	7863      	ldrb	r3, [r4, #1]
 80062e0:	2b2a      	cmp	r3, #42	; 0x2a
 80062e2:	d135      	bne.n	8006350 <_svfiprintf_r+0x188>
 80062e4:	9b03      	ldr	r3, [sp, #12]
 80062e6:	3402      	adds	r4, #2
 80062e8:	1d1a      	adds	r2, r3, #4
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	9203      	str	r2, [sp, #12]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	bfb8      	it	lt
 80062f2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80062f6:	9305      	str	r3, [sp, #20]
 80062f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80063c4 <_svfiprintf_r+0x1fc>
 80062fc:	2203      	movs	r2, #3
 80062fe:	4650      	mov	r0, sl
 8006300:	7821      	ldrb	r1, [r4, #0]
 8006302:	f000 fbf9 	bl	8006af8 <memchr>
 8006306:	b140      	cbz	r0, 800631a <_svfiprintf_r+0x152>
 8006308:	2340      	movs	r3, #64	; 0x40
 800630a:	eba0 000a 	sub.w	r0, r0, sl
 800630e:	fa03 f000 	lsl.w	r0, r3, r0
 8006312:	9b04      	ldr	r3, [sp, #16]
 8006314:	3401      	adds	r4, #1
 8006316:	4303      	orrs	r3, r0
 8006318:	9304      	str	r3, [sp, #16]
 800631a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800631e:	2206      	movs	r2, #6
 8006320:	4825      	ldr	r0, [pc, #148]	; (80063b8 <_svfiprintf_r+0x1f0>)
 8006322:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006326:	f000 fbe7 	bl	8006af8 <memchr>
 800632a:	2800      	cmp	r0, #0
 800632c:	d038      	beq.n	80063a0 <_svfiprintf_r+0x1d8>
 800632e:	4b23      	ldr	r3, [pc, #140]	; (80063bc <_svfiprintf_r+0x1f4>)
 8006330:	bb1b      	cbnz	r3, 800637a <_svfiprintf_r+0x1b2>
 8006332:	9b03      	ldr	r3, [sp, #12]
 8006334:	3307      	adds	r3, #7
 8006336:	f023 0307 	bic.w	r3, r3, #7
 800633a:	3308      	adds	r3, #8
 800633c:	9303      	str	r3, [sp, #12]
 800633e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006340:	4433      	add	r3, r6
 8006342:	9309      	str	r3, [sp, #36]	; 0x24
 8006344:	e767      	b.n	8006216 <_svfiprintf_r+0x4e>
 8006346:	460c      	mov	r4, r1
 8006348:	2001      	movs	r0, #1
 800634a:	fb0c 3202 	mla	r2, ip, r2, r3
 800634e:	e7a5      	b.n	800629c <_svfiprintf_r+0xd4>
 8006350:	2300      	movs	r3, #0
 8006352:	f04f 0c0a 	mov.w	ip, #10
 8006356:	4619      	mov	r1, r3
 8006358:	3401      	adds	r4, #1
 800635a:	9305      	str	r3, [sp, #20]
 800635c:	4620      	mov	r0, r4
 800635e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006362:	3a30      	subs	r2, #48	; 0x30
 8006364:	2a09      	cmp	r2, #9
 8006366:	d903      	bls.n	8006370 <_svfiprintf_r+0x1a8>
 8006368:	2b00      	cmp	r3, #0
 800636a:	d0c5      	beq.n	80062f8 <_svfiprintf_r+0x130>
 800636c:	9105      	str	r1, [sp, #20]
 800636e:	e7c3      	b.n	80062f8 <_svfiprintf_r+0x130>
 8006370:	4604      	mov	r4, r0
 8006372:	2301      	movs	r3, #1
 8006374:	fb0c 2101 	mla	r1, ip, r1, r2
 8006378:	e7f0      	b.n	800635c <_svfiprintf_r+0x194>
 800637a:	ab03      	add	r3, sp, #12
 800637c:	9300      	str	r3, [sp, #0]
 800637e:	462a      	mov	r2, r5
 8006380:	4638      	mov	r0, r7
 8006382:	4b0f      	ldr	r3, [pc, #60]	; (80063c0 <_svfiprintf_r+0x1f8>)
 8006384:	a904      	add	r1, sp, #16
 8006386:	f3af 8000 	nop.w
 800638a:	1c42      	adds	r2, r0, #1
 800638c:	4606      	mov	r6, r0
 800638e:	d1d6      	bne.n	800633e <_svfiprintf_r+0x176>
 8006390:	89ab      	ldrh	r3, [r5, #12]
 8006392:	065b      	lsls	r3, r3, #25
 8006394:	f53f af2c 	bmi.w	80061f0 <_svfiprintf_r+0x28>
 8006398:	9809      	ldr	r0, [sp, #36]	; 0x24
 800639a:	b01d      	add	sp, #116	; 0x74
 800639c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063a0:	ab03      	add	r3, sp, #12
 80063a2:	9300      	str	r3, [sp, #0]
 80063a4:	462a      	mov	r2, r5
 80063a6:	4638      	mov	r0, r7
 80063a8:	4b05      	ldr	r3, [pc, #20]	; (80063c0 <_svfiprintf_r+0x1f8>)
 80063aa:	a904      	add	r1, sp, #16
 80063ac:	f000 f9d4 	bl	8006758 <_printf_i>
 80063b0:	e7eb      	b.n	800638a <_svfiprintf_r+0x1c2>
 80063b2:	bf00      	nop
 80063b4:	08006d9c 	.word	0x08006d9c
 80063b8:	08006da6 	.word	0x08006da6
 80063bc:	00000000 	.word	0x00000000
 80063c0:	08006111 	.word	0x08006111
 80063c4:	08006da2 	.word	0x08006da2

080063c8 <__sfputc_r>:
 80063c8:	6893      	ldr	r3, [r2, #8]
 80063ca:	b410      	push	{r4}
 80063cc:	3b01      	subs	r3, #1
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	6093      	str	r3, [r2, #8]
 80063d2:	da07      	bge.n	80063e4 <__sfputc_r+0x1c>
 80063d4:	6994      	ldr	r4, [r2, #24]
 80063d6:	42a3      	cmp	r3, r4
 80063d8:	db01      	blt.n	80063de <__sfputc_r+0x16>
 80063da:	290a      	cmp	r1, #10
 80063dc:	d102      	bne.n	80063e4 <__sfputc_r+0x1c>
 80063de:	bc10      	pop	{r4}
 80063e0:	f7ff bb12 	b.w	8005a08 <__swbuf_r>
 80063e4:	6813      	ldr	r3, [r2, #0]
 80063e6:	1c58      	adds	r0, r3, #1
 80063e8:	6010      	str	r0, [r2, #0]
 80063ea:	7019      	strb	r1, [r3, #0]
 80063ec:	4608      	mov	r0, r1
 80063ee:	bc10      	pop	{r4}
 80063f0:	4770      	bx	lr

080063f2 <__sfputs_r>:
 80063f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063f4:	4606      	mov	r6, r0
 80063f6:	460f      	mov	r7, r1
 80063f8:	4614      	mov	r4, r2
 80063fa:	18d5      	adds	r5, r2, r3
 80063fc:	42ac      	cmp	r4, r5
 80063fe:	d101      	bne.n	8006404 <__sfputs_r+0x12>
 8006400:	2000      	movs	r0, #0
 8006402:	e007      	b.n	8006414 <__sfputs_r+0x22>
 8006404:	463a      	mov	r2, r7
 8006406:	4630      	mov	r0, r6
 8006408:	f814 1b01 	ldrb.w	r1, [r4], #1
 800640c:	f7ff ffdc 	bl	80063c8 <__sfputc_r>
 8006410:	1c43      	adds	r3, r0, #1
 8006412:	d1f3      	bne.n	80063fc <__sfputs_r+0xa>
 8006414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006418 <_vfiprintf_r>:
 8006418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800641c:	460d      	mov	r5, r1
 800641e:	4614      	mov	r4, r2
 8006420:	4698      	mov	r8, r3
 8006422:	4606      	mov	r6, r0
 8006424:	b09d      	sub	sp, #116	; 0x74
 8006426:	b118      	cbz	r0, 8006430 <_vfiprintf_r+0x18>
 8006428:	6983      	ldr	r3, [r0, #24]
 800642a:	b90b      	cbnz	r3, 8006430 <_vfiprintf_r+0x18>
 800642c:	f7ff fcc6 	bl	8005dbc <__sinit>
 8006430:	4b89      	ldr	r3, [pc, #548]	; (8006658 <_vfiprintf_r+0x240>)
 8006432:	429d      	cmp	r5, r3
 8006434:	d11b      	bne.n	800646e <_vfiprintf_r+0x56>
 8006436:	6875      	ldr	r5, [r6, #4]
 8006438:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800643a:	07d9      	lsls	r1, r3, #31
 800643c:	d405      	bmi.n	800644a <_vfiprintf_r+0x32>
 800643e:	89ab      	ldrh	r3, [r5, #12]
 8006440:	059a      	lsls	r2, r3, #22
 8006442:	d402      	bmi.n	800644a <_vfiprintf_r+0x32>
 8006444:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006446:	f7ff fd57 	bl	8005ef8 <__retarget_lock_acquire_recursive>
 800644a:	89ab      	ldrh	r3, [r5, #12]
 800644c:	071b      	lsls	r3, r3, #28
 800644e:	d501      	bpl.n	8006454 <_vfiprintf_r+0x3c>
 8006450:	692b      	ldr	r3, [r5, #16]
 8006452:	b9eb      	cbnz	r3, 8006490 <_vfiprintf_r+0x78>
 8006454:	4629      	mov	r1, r5
 8006456:	4630      	mov	r0, r6
 8006458:	f7ff fb28 	bl	8005aac <__swsetup_r>
 800645c:	b1c0      	cbz	r0, 8006490 <_vfiprintf_r+0x78>
 800645e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006460:	07dc      	lsls	r4, r3, #31
 8006462:	d50e      	bpl.n	8006482 <_vfiprintf_r+0x6a>
 8006464:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006468:	b01d      	add	sp, #116	; 0x74
 800646a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800646e:	4b7b      	ldr	r3, [pc, #492]	; (800665c <_vfiprintf_r+0x244>)
 8006470:	429d      	cmp	r5, r3
 8006472:	d101      	bne.n	8006478 <_vfiprintf_r+0x60>
 8006474:	68b5      	ldr	r5, [r6, #8]
 8006476:	e7df      	b.n	8006438 <_vfiprintf_r+0x20>
 8006478:	4b79      	ldr	r3, [pc, #484]	; (8006660 <_vfiprintf_r+0x248>)
 800647a:	429d      	cmp	r5, r3
 800647c:	bf08      	it	eq
 800647e:	68f5      	ldreq	r5, [r6, #12]
 8006480:	e7da      	b.n	8006438 <_vfiprintf_r+0x20>
 8006482:	89ab      	ldrh	r3, [r5, #12]
 8006484:	0598      	lsls	r0, r3, #22
 8006486:	d4ed      	bmi.n	8006464 <_vfiprintf_r+0x4c>
 8006488:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800648a:	f7ff fd36 	bl	8005efa <__retarget_lock_release_recursive>
 800648e:	e7e9      	b.n	8006464 <_vfiprintf_r+0x4c>
 8006490:	2300      	movs	r3, #0
 8006492:	9309      	str	r3, [sp, #36]	; 0x24
 8006494:	2320      	movs	r3, #32
 8006496:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800649a:	2330      	movs	r3, #48	; 0x30
 800649c:	f04f 0901 	mov.w	r9, #1
 80064a0:	f8cd 800c 	str.w	r8, [sp, #12]
 80064a4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006664 <_vfiprintf_r+0x24c>
 80064a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80064ac:	4623      	mov	r3, r4
 80064ae:	469a      	mov	sl, r3
 80064b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80064b4:	b10a      	cbz	r2, 80064ba <_vfiprintf_r+0xa2>
 80064b6:	2a25      	cmp	r2, #37	; 0x25
 80064b8:	d1f9      	bne.n	80064ae <_vfiprintf_r+0x96>
 80064ba:	ebba 0b04 	subs.w	fp, sl, r4
 80064be:	d00b      	beq.n	80064d8 <_vfiprintf_r+0xc0>
 80064c0:	465b      	mov	r3, fp
 80064c2:	4622      	mov	r2, r4
 80064c4:	4629      	mov	r1, r5
 80064c6:	4630      	mov	r0, r6
 80064c8:	f7ff ff93 	bl	80063f2 <__sfputs_r>
 80064cc:	3001      	adds	r0, #1
 80064ce:	f000 80aa 	beq.w	8006626 <_vfiprintf_r+0x20e>
 80064d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064d4:	445a      	add	r2, fp
 80064d6:	9209      	str	r2, [sp, #36]	; 0x24
 80064d8:	f89a 3000 	ldrb.w	r3, [sl]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f000 80a2 	beq.w	8006626 <_vfiprintf_r+0x20e>
 80064e2:	2300      	movs	r3, #0
 80064e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80064e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80064ec:	f10a 0a01 	add.w	sl, sl, #1
 80064f0:	9304      	str	r3, [sp, #16]
 80064f2:	9307      	str	r3, [sp, #28]
 80064f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80064f8:	931a      	str	r3, [sp, #104]	; 0x68
 80064fa:	4654      	mov	r4, sl
 80064fc:	2205      	movs	r2, #5
 80064fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006502:	4858      	ldr	r0, [pc, #352]	; (8006664 <_vfiprintf_r+0x24c>)
 8006504:	f000 faf8 	bl	8006af8 <memchr>
 8006508:	9a04      	ldr	r2, [sp, #16]
 800650a:	b9d8      	cbnz	r0, 8006544 <_vfiprintf_r+0x12c>
 800650c:	06d1      	lsls	r1, r2, #27
 800650e:	bf44      	itt	mi
 8006510:	2320      	movmi	r3, #32
 8006512:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006516:	0713      	lsls	r3, r2, #28
 8006518:	bf44      	itt	mi
 800651a:	232b      	movmi	r3, #43	; 0x2b
 800651c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006520:	f89a 3000 	ldrb.w	r3, [sl]
 8006524:	2b2a      	cmp	r3, #42	; 0x2a
 8006526:	d015      	beq.n	8006554 <_vfiprintf_r+0x13c>
 8006528:	4654      	mov	r4, sl
 800652a:	2000      	movs	r0, #0
 800652c:	f04f 0c0a 	mov.w	ip, #10
 8006530:	9a07      	ldr	r2, [sp, #28]
 8006532:	4621      	mov	r1, r4
 8006534:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006538:	3b30      	subs	r3, #48	; 0x30
 800653a:	2b09      	cmp	r3, #9
 800653c:	d94e      	bls.n	80065dc <_vfiprintf_r+0x1c4>
 800653e:	b1b0      	cbz	r0, 800656e <_vfiprintf_r+0x156>
 8006540:	9207      	str	r2, [sp, #28]
 8006542:	e014      	b.n	800656e <_vfiprintf_r+0x156>
 8006544:	eba0 0308 	sub.w	r3, r0, r8
 8006548:	fa09 f303 	lsl.w	r3, r9, r3
 800654c:	4313      	orrs	r3, r2
 800654e:	46a2      	mov	sl, r4
 8006550:	9304      	str	r3, [sp, #16]
 8006552:	e7d2      	b.n	80064fa <_vfiprintf_r+0xe2>
 8006554:	9b03      	ldr	r3, [sp, #12]
 8006556:	1d19      	adds	r1, r3, #4
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	9103      	str	r1, [sp, #12]
 800655c:	2b00      	cmp	r3, #0
 800655e:	bfbb      	ittet	lt
 8006560:	425b      	neglt	r3, r3
 8006562:	f042 0202 	orrlt.w	r2, r2, #2
 8006566:	9307      	strge	r3, [sp, #28]
 8006568:	9307      	strlt	r3, [sp, #28]
 800656a:	bfb8      	it	lt
 800656c:	9204      	strlt	r2, [sp, #16]
 800656e:	7823      	ldrb	r3, [r4, #0]
 8006570:	2b2e      	cmp	r3, #46	; 0x2e
 8006572:	d10c      	bne.n	800658e <_vfiprintf_r+0x176>
 8006574:	7863      	ldrb	r3, [r4, #1]
 8006576:	2b2a      	cmp	r3, #42	; 0x2a
 8006578:	d135      	bne.n	80065e6 <_vfiprintf_r+0x1ce>
 800657a:	9b03      	ldr	r3, [sp, #12]
 800657c:	3402      	adds	r4, #2
 800657e:	1d1a      	adds	r2, r3, #4
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	9203      	str	r2, [sp, #12]
 8006584:	2b00      	cmp	r3, #0
 8006586:	bfb8      	it	lt
 8006588:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800658c:	9305      	str	r3, [sp, #20]
 800658e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006674 <_vfiprintf_r+0x25c>
 8006592:	2203      	movs	r2, #3
 8006594:	4650      	mov	r0, sl
 8006596:	7821      	ldrb	r1, [r4, #0]
 8006598:	f000 faae 	bl	8006af8 <memchr>
 800659c:	b140      	cbz	r0, 80065b0 <_vfiprintf_r+0x198>
 800659e:	2340      	movs	r3, #64	; 0x40
 80065a0:	eba0 000a 	sub.w	r0, r0, sl
 80065a4:	fa03 f000 	lsl.w	r0, r3, r0
 80065a8:	9b04      	ldr	r3, [sp, #16]
 80065aa:	3401      	adds	r4, #1
 80065ac:	4303      	orrs	r3, r0
 80065ae:	9304      	str	r3, [sp, #16]
 80065b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065b4:	2206      	movs	r2, #6
 80065b6:	482c      	ldr	r0, [pc, #176]	; (8006668 <_vfiprintf_r+0x250>)
 80065b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80065bc:	f000 fa9c 	bl	8006af8 <memchr>
 80065c0:	2800      	cmp	r0, #0
 80065c2:	d03f      	beq.n	8006644 <_vfiprintf_r+0x22c>
 80065c4:	4b29      	ldr	r3, [pc, #164]	; (800666c <_vfiprintf_r+0x254>)
 80065c6:	bb1b      	cbnz	r3, 8006610 <_vfiprintf_r+0x1f8>
 80065c8:	9b03      	ldr	r3, [sp, #12]
 80065ca:	3307      	adds	r3, #7
 80065cc:	f023 0307 	bic.w	r3, r3, #7
 80065d0:	3308      	adds	r3, #8
 80065d2:	9303      	str	r3, [sp, #12]
 80065d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065d6:	443b      	add	r3, r7
 80065d8:	9309      	str	r3, [sp, #36]	; 0x24
 80065da:	e767      	b.n	80064ac <_vfiprintf_r+0x94>
 80065dc:	460c      	mov	r4, r1
 80065de:	2001      	movs	r0, #1
 80065e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80065e4:	e7a5      	b.n	8006532 <_vfiprintf_r+0x11a>
 80065e6:	2300      	movs	r3, #0
 80065e8:	f04f 0c0a 	mov.w	ip, #10
 80065ec:	4619      	mov	r1, r3
 80065ee:	3401      	adds	r4, #1
 80065f0:	9305      	str	r3, [sp, #20]
 80065f2:	4620      	mov	r0, r4
 80065f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80065f8:	3a30      	subs	r2, #48	; 0x30
 80065fa:	2a09      	cmp	r2, #9
 80065fc:	d903      	bls.n	8006606 <_vfiprintf_r+0x1ee>
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d0c5      	beq.n	800658e <_vfiprintf_r+0x176>
 8006602:	9105      	str	r1, [sp, #20]
 8006604:	e7c3      	b.n	800658e <_vfiprintf_r+0x176>
 8006606:	4604      	mov	r4, r0
 8006608:	2301      	movs	r3, #1
 800660a:	fb0c 2101 	mla	r1, ip, r1, r2
 800660e:	e7f0      	b.n	80065f2 <_vfiprintf_r+0x1da>
 8006610:	ab03      	add	r3, sp, #12
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	462a      	mov	r2, r5
 8006616:	4630      	mov	r0, r6
 8006618:	4b15      	ldr	r3, [pc, #84]	; (8006670 <_vfiprintf_r+0x258>)
 800661a:	a904      	add	r1, sp, #16
 800661c:	f3af 8000 	nop.w
 8006620:	4607      	mov	r7, r0
 8006622:	1c78      	adds	r0, r7, #1
 8006624:	d1d6      	bne.n	80065d4 <_vfiprintf_r+0x1bc>
 8006626:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006628:	07d9      	lsls	r1, r3, #31
 800662a:	d405      	bmi.n	8006638 <_vfiprintf_r+0x220>
 800662c:	89ab      	ldrh	r3, [r5, #12]
 800662e:	059a      	lsls	r2, r3, #22
 8006630:	d402      	bmi.n	8006638 <_vfiprintf_r+0x220>
 8006632:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006634:	f7ff fc61 	bl	8005efa <__retarget_lock_release_recursive>
 8006638:	89ab      	ldrh	r3, [r5, #12]
 800663a:	065b      	lsls	r3, r3, #25
 800663c:	f53f af12 	bmi.w	8006464 <_vfiprintf_r+0x4c>
 8006640:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006642:	e711      	b.n	8006468 <_vfiprintf_r+0x50>
 8006644:	ab03      	add	r3, sp, #12
 8006646:	9300      	str	r3, [sp, #0]
 8006648:	462a      	mov	r2, r5
 800664a:	4630      	mov	r0, r6
 800664c:	4b08      	ldr	r3, [pc, #32]	; (8006670 <_vfiprintf_r+0x258>)
 800664e:	a904      	add	r1, sp, #16
 8006650:	f000 f882 	bl	8006758 <_printf_i>
 8006654:	e7e4      	b.n	8006620 <_vfiprintf_r+0x208>
 8006656:	bf00      	nop
 8006658:	08006d5c 	.word	0x08006d5c
 800665c:	08006d7c 	.word	0x08006d7c
 8006660:	08006d3c 	.word	0x08006d3c
 8006664:	08006d9c 	.word	0x08006d9c
 8006668:	08006da6 	.word	0x08006da6
 800666c:	00000000 	.word	0x00000000
 8006670:	080063f3 	.word	0x080063f3
 8006674:	08006da2 	.word	0x08006da2

08006678 <_printf_common>:
 8006678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800667c:	4616      	mov	r6, r2
 800667e:	4699      	mov	r9, r3
 8006680:	688a      	ldr	r2, [r1, #8]
 8006682:	690b      	ldr	r3, [r1, #16]
 8006684:	4607      	mov	r7, r0
 8006686:	4293      	cmp	r3, r2
 8006688:	bfb8      	it	lt
 800668a:	4613      	movlt	r3, r2
 800668c:	6033      	str	r3, [r6, #0]
 800668e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006692:	460c      	mov	r4, r1
 8006694:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006698:	b10a      	cbz	r2, 800669e <_printf_common+0x26>
 800669a:	3301      	adds	r3, #1
 800669c:	6033      	str	r3, [r6, #0]
 800669e:	6823      	ldr	r3, [r4, #0]
 80066a0:	0699      	lsls	r1, r3, #26
 80066a2:	bf42      	ittt	mi
 80066a4:	6833      	ldrmi	r3, [r6, #0]
 80066a6:	3302      	addmi	r3, #2
 80066a8:	6033      	strmi	r3, [r6, #0]
 80066aa:	6825      	ldr	r5, [r4, #0]
 80066ac:	f015 0506 	ands.w	r5, r5, #6
 80066b0:	d106      	bne.n	80066c0 <_printf_common+0x48>
 80066b2:	f104 0a19 	add.w	sl, r4, #25
 80066b6:	68e3      	ldr	r3, [r4, #12]
 80066b8:	6832      	ldr	r2, [r6, #0]
 80066ba:	1a9b      	subs	r3, r3, r2
 80066bc:	42ab      	cmp	r3, r5
 80066be:	dc28      	bgt.n	8006712 <_printf_common+0x9a>
 80066c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80066c4:	1e13      	subs	r3, r2, #0
 80066c6:	6822      	ldr	r2, [r4, #0]
 80066c8:	bf18      	it	ne
 80066ca:	2301      	movne	r3, #1
 80066cc:	0692      	lsls	r2, r2, #26
 80066ce:	d42d      	bmi.n	800672c <_printf_common+0xb4>
 80066d0:	4649      	mov	r1, r9
 80066d2:	4638      	mov	r0, r7
 80066d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066d8:	47c0      	blx	r8
 80066da:	3001      	adds	r0, #1
 80066dc:	d020      	beq.n	8006720 <_printf_common+0xa8>
 80066de:	6823      	ldr	r3, [r4, #0]
 80066e0:	68e5      	ldr	r5, [r4, #12]
 80066e2:	f003 0306 	and.w	r3, r3, #6
 80066e6:	2b04      	cmp	r3, #4
 80066e8:	bf18      	it	ne
 80066ea:	2500      	movne	r5, #0
 80066ec:	6832      	ldr	r2, [r6, #0]
 80066ee:	f04f 0600 	mov.w	r6, #0
 80066f2:	68a3      	ldr	r3, [r4, #8]
 80066f4:	bf08      	it	eq
 80066f6:	1aad      	subeq	r5, r5, r2
 80066f8:	6922      	ldr	r2, [r4, #16]
 80066fa:	bf08      	it	eq
 80066fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006700:	4293      	cmp	r3, r2
 8006702:	bfc4      	itt	gt
 8006704:	1a9b      	subgt	r3, r3, r2
 8006706:	18ed      	addgt	r5, r5, r3
 8006708:	341a      	adds	r4, #26
 800670a:	42b5      	cmp	r5, r6
 800670c:	d11a      	bne.n	8006744 <_printf_common+0xcc>
 800670e:	2000      	movs	r0, #0
 8006710:	e008      	b.n	8006724 <_printf_common+0xac>
 8006712:	2301      	movs	r3, #1
 8006714:	4652      	mov	r2, sl
 8006716:	4649      	mov	r1, r9
 8006718:	4638      	mov	r0, r7
 800671a:	47c0      	blx	r8
 800671c:	3001      	adds	r0, #1
 800671e:	d103      	bne.n	8006728 <_printf_common+0xb0>
 8006720:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006728:	3501      	adds	r5, #1
 800672a:	e7c4      	b.n	80066b6 <_printf_common+0x3e>
 800672c:	2030      	movs	r0, #48	; 0x30
 800672e:	18e1      	adds	r1, r4, r3
 8006730:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006734:	1c5a      	adds	r2, r3, #1
 8006736:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800673a:	4422      	add	r2, r4
 800673c:	3302      	adds	r3, #2
 800673e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006742:	e7c5      	b.n	80066d0 <_printf_common+0x58>
 8006744:	2301      	movs	r3, #1
 8006746:	4622      	mov	r2, r4
 8006748:	4649      	mov	r1, r9
 800674a:	4638      	mov	r0, r7
 800674c:	47c0      	blx	r8
 800674e:	3001      	adds	r0, #1
 8006750:	d0e6      	beq.n	8006720 <_printf_common+0xa8>
 8006752:	3601      	adds	r6, #1
 8006754:	e7d9      	b.n	800670a <_printf_common+0x92>
	...

08006758 <_printf_i>:
 8006758:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800675c:	460c      	mov	r4, r1
 800675e:	7e27      	ldrb	r7, [r4, #24]
 8006760:	4691      	mov	r9, r2
 8006762:	2f78      	cmp	r7, #120	; 0x78
 8006764:	4680      	mov	r8, r0
 8006766:	469a      	mov	sl, r3
 8006768:	990c      	ldr	r1, [sp, #48]	; 0x30
 800676a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800676e:	d807      	bhi.n	8006780 <_printf_i+0x28>
 8006770:	2f62      	cmp	r7, #98	; 0x62
 8006772:	d80a      	bhi.n	800678a <_printf_i+0x32>
 8006774:	2f00      	cmp	r7, #0
 8006776:	f000 80d9 	beq.w	800692c <_printf_i+0x1d4>
 800677a:	2f58      	cmp	r7, #88	; 0x58
 800677c:	f000 80a4 	beq.w	80068c8 <_printf_i+0x170>
 8006780:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006784:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006788:	e03a      	b.n	8006800 <_printf_i+0xa8>
 800678a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800678e:	2b15      	cmp	r3, #21
 8006790:	d8f6      	bhi.n	8006780 <_printf_i+0x28>
 8006792:	a001      	add	r0, pc, #4	; (adr r0, 8006798 <_printf_i+0x40>)
 8006794:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006798:	080067f1 	.word	0x080067f1
 800679c:	08006805 	.word	0x08006805
 80067a0:	08006781 	.word	0x08006781
 80067a4:	08006781 	.word	0x08006781
 80067a8:	08006781 	.word	0x08006781
 80067ac:	08006781 	.word	0x08006781
 80067b0:	08006805 	.word	0x08006805
 80067b4:	08006781 	.word	0x08006781
 80067b8:	08006781 	.word	0x08006781
 80067bc:	08006781 	.word	0x08006781
 80067c0:	08006781 	.word	0x08006781
 80067c4:	08006913 	.word	0x08006913
 80067c8:	08006835 	.word	0x08006835
 80067cc:	080068f5 	.word	0x080068f5
 80067d0:	08006781 	.word	0x08006781
 80067d4:	08006781 	.word	0x08006781
 80067d8:	08006935 	.word	0x08006935
 80067dc:	08006781 	.word	0x08006781
 80067e0:	08006835 	.word	0x08006835
 80067e4:	08006781 	.word	0x08006781
 80067e8:	08006781 	.word	0x08006781
 80067ec:	080068fd 	.word	0x080068fd
 80067f0:	680b      	ldr	r3, [r1, #0]
 80067f2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80067f6:	1d1a      	adds	r2, r3, #4
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	600a      	str	r2, [r1, #0]
 80067fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006800:	2301      	movs	r3, #1
 8006802:	e0a4      	b.n	800694e <_printf_i+0x1f6>
 8006804:	6825      	ldr	r5, [r4, #0]
 8006806:	6808      	ldr	r0, [r1, #0]
 8006808:	062e      	lsls	r6, r5, #24
 800680a:	f100 0304 	add.w	r3, r0, #4
 800680e:	d50a      	bpl.n	8006826 <_printf_i+0xce>
 8006810:	6805      	ldr	r5, [r0, #0]
 8006812:	600b      	str	r3, [r1, #0]
 8006814:	2d00      	cmp	r5, #0
 8006816:	da03      	bge.n	8006820 <_printf_i+0xc8>
 8006818:	232d      	movs	r3, #45	; 0x2d
 800681a:	426d      	negs	r5, r5
 800681c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006820:	230a      	movs	r3, #10
 8006822:	485e      	ldr	r0, [pc, #376]	; (800699c <_printf_i+0x244>)
 8006824:	e019      	b.n	800685a <_printf_i+0x102>
 8006826:	f015 0f40 	tst.w	r5, #64	; 0x40
 800682a:	6805      	ldr	r5, [r0, #0]
 800682c:	600b      	str	r3, [r1, #0]
 800682e:	bf18      	it	ne
 8006830:	b22d      	sxthne	r5, r5
 8006832:	e7ef      	b.n	8006814 <_printf_i+0xbc>
 8006834:	680b      	ldr	r3, [r1, #0]
 8006836:	6825      	ldr	r5, [r4, #0]
 8006838:	1d18      	adds	r0, r3, #4
 800683a:	6008      	str	r0, [r1, #0]
 800683c:	0628      	lsls	r0, r5, #24
 800683e:	d501      	bpl.n	8006844 <_printf_i+0xec>
 8006840:	681d      	ldr	r5, [r3, #0]
 8006842:	e002      	b.n	800684a <_printf_i+0xf2>
 8006844:	0669      	lsls	r1, r5, #25
 8006846:	d5fb      	bpl.n	8006840 <_printf_i+0xe8>
 8006848:	881d      	ldrh	r5, [r3, #0]
 800684a:	2f6f      	cmp	r7, #111	; 0x6f
 800684c:	bf0c      	ite	eq
 800684e:	2308      	moveq	r3, #8
 8006850:	230a      	movne	r3, #10
 8006852:	4852      	ldr	r0, [pc, #328]	; (800699c <_printf_i+0x244>)
 8006854:	2100      	movs	r1, #0
 8006856:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800685a:	6866      	ldr	r6, [r4, #4]
 800685c:	2e00      	cmp	r6, #0
 800685e:	bfa8      	it	ge
 8006860:	6821      	ldrge	r1, [r4, #0]
 8006862:	60a6      	str	r6, [r4, #8]
 8006864:	bfa4      	itt	ge
 8006866:	f021 0104 	bicge.w	r1, r1, #4
 800686a:	6021      	strge	r1, [r4, #0]
 800686c:	b90d      	cbnz	r5, 8006872 <_printf_i+0x11a>
 800686e:	2e00      	cmp	r6, #0
 8006870:	d04d      	beq.n	800690e <_printf_i+0x1b6>
 8006872:	4616      	mov	r6, r2
 8006874:	fbb5 f1f3 	udiv	r1, r5, r3
 8006878:	fb03 5711 	mls	r7, r3, r1, r5
 800687c:	5dc7      	ldrb	r7, [r0, r7]
 800687e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006882:	462f      	mov	r7, r5
 8006884:	42bb      	cmp	r3, r7
 8006886:	460d      	mov	r5, r1
 8006888:	d9f4      	bls.n	8006874 <_printf_i+0x11c>
 800688a:	2b08      	cmp	r3, #8
 800688c:	d10b      	bne.n	80068a6 <_printf_i+0x14e>
 800688e:	6823      	ldr	r3, [r4, #0]
 8006890:	07df      	lsls	r7, r3, #31
 8006892:	d508      	bpl.n	80068a6 <_printf_i+0x14e>
 8006894:	6923      	ldr	r3, [r4, #16]
 8006896:	6861      	ldr	r1, [r4, #4]
 8006898:	4299      	cmp	r1, r3
 800689a:	bfde      	ittt	le
 800689c:	2330      	movle	r3, #48	; 0x30
 800689e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80068a2:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 80068a6:	1b92      	subs	r2, r2, r6
 80068a8:	6122      	str	r2, [r4, #16]
 80068aa:	464b      	mov	r3, r9
 80068ac:	4621      	mov	r1, r4
 80068ae:	4640      	mov	r0, r8
 80068b0:	f8cd a000 	str.w	sl, [sp]
 80068b4:	aa03      	add	r2, sp, #12
 80068b6:	f7ff fedf 	bl	8006678 <_printf_common>
 80068ba:	3001      	adds	r0, #1
 80068bc:	d14c      	bne.n	8006958 <_printf_i+0x200>
 80068be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80068c2:	b004      	add	sp, #16
 80068c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068c8:	4834      	ldr	r0, [pc, #208]	; (800699c <_printf_i+0x244>)
 80068ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80068ce:	680e      	ldr	r6, [r1, #0]
 80068d0:	6823      	ldr	r3, [r4, #0]
 80068d2:	f856 5b04 	ldr.w	r5, [r6], #4
 80068d6:	061f      	lsls	r7, r3, #24
 80068d8:	600e      	str	r6, [r1, #0]
 80068da:	d514      	bpl.n	8006906 <_printf_i+0x1ae>
 80068dc:	07d9      	lsls	r1, r3, #31
 80068de:	bf44      	itt	mi
 80068e0:	f043 0320 	orrmi.w	r3, r3, #32
 80068e4:	6023      	strmi	r3, [r4, #0]
 80068e6:	b91d      	cbnz	r5, 80068f0 <_printf_i+0x198>
 80068e8:	6823      	ldr	r3, [r4, #0]
 80068ea:	f023 0320 	bic.w	r3, r3, #32
 80068ee:	6023      	str	r3, [r4, #0]
 80068f0:	2310      	movs	r3, #16
 80068f2:	e7af      	b.n	8006854 <_printf_i+0xfc>
 80068f4:	6823      	ldr	r3, [r4, #0]
 80068f6:	f043 0320 	orr.w	r3, r3, #32
 80068fa:	6023      	str	r3, [r4, #0]
 80068fc:	2378      	movs	r3, #120	; 0x78
 80068fe:	4828      	ldr	r0, [pc, #160]	; (80069a0 <_printf_i+0x248>)
 8006900:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006904:	e7e3      	b.n	80068ce <_printf_i+0x176>
 8006906:	065e      	lsls	r6, r3, #25
 8006908:	bf48      	it	mi
 800690a:	b2ad      	uxthmi	r5, r5
 800690c:	e7e6      	b.n	80068dc <_printf_i+0x184>
 800690e:	4616      	mov	r6, r2
 8006910:	e7bb      	b.n	800688a <_printf_i+0x132>
 8006912:	680b      	ldr	r3, [r1, #0]
 8006914:	6826      	ldr	r6, [r4, #0]
 8006916:	1d1d      	adds	r5, r3, #4
 8006918:	6960      	ldr	r0, [r4, #20]
 800691a:	600d      	str	r5, [r1, #0]
 800691c:	0635      	lsls	r5, r6, #24
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	d501      	bpl.n	8006926 <_printf_i+0x1ce>
 8006922:	6018      	str	r0, [r3, #0]
 8006924:	e002      	b.n	800692c <_printf_i+0x1d4>
 8006926:	0671      	lsls	r1, r6, #25
 8006928:	d5fb      	bpl.n	8006922 <_printf_i+0x1ca>
 800692a:	8018      	strh	r0, [r3, #0]
 800692c:	2300      	movs	r3, #0
 800692e:	4616      	mov	r6, r2
 8006930:	6123      	str	r3, [r4, #16]
 8006932:	e7ba      	b.n	80068aa <_printf_i+0x152>
 8006934:	680b      	ldr	r3, [r1, #0]
 8006936:	1d1a      	adds	r2, r3, #4
 8006938:	600a      	str	r2, [r1, #0]
 800693a:	681e      	ldr	r6, [r3, #0]
 800693c:	2100      	movs	r1, #0
 800693e:	4630      	mov	r0, r6
 8006940:	6862      	ldr	r2, [r4, #4]
 8006942:	f000 f8d9 	bl	8006af8 <memchr>
 8006946:	b108      	cbz	r0, 800694c <_printf_i+0x1f4>
 8006948:	1b80      	subs	r0, r0, r6
 800694a:	6060      	str	r0, [r4, #4]
 800694c:	6863      	ldr	r3, [r4, #4]
 800694e:	6123      	str	r3, [r4, #16]
 8006950:	2300      	movs	r3, #0
 8006952:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006956:	e7a8      	b.n	80068aa <_printf_i+0x152>
 8006958:	4632      	mov	r2, r6
 800695a:	4649      	mov	r1, r9
 800695c:	4640      	mov	r0, r8
 800695e:	6923      	ldr	r3, [r4, #16]
 8006960:	47d0      	blx	sl
 8006962:	3001      	adds	r0, #1
 8006964:	d0ab      	beq.n	80068be <_printf_i+0x166>
 8006966:	6823      	ldr	r3, [r4, #0]
 8006968:	079b      	lsls	r3, r3, #30
 800696a:	d413      	bmi.n	8006994 <_printf_i+0x23c>
 800696c:	68e0      	ldr	r0, [r4, #12]
 800696e:	9b03      	ldr	r3, [sp, #12]
 8006970:	4298      	cmp	r0, r3
 8006972:	bfb8      	it	lt
 8006974:	4618      	movlt	r0, r3
 8006976:	e7a4      	b.n	80068c2 <_printf_i+0x16a>
 8006978:	2301      	movs	r3, #1
 800697a:	4632      	mov	r2, r6
 800697c:	4649      	mov	r1, r9
 800697e:	4640      	mov	r0, r8
 8006980:	47d0      	blx	sl
 8006982:	3001      	adds	r0, #1
 8006984:	d09b      	beq.n	80068be <_printf_i+0x166>
 8006986:	3501      	adds	r5, #1
 8006988:	68e3      	ldr	r3, [r4, #12]
 800698a:	9903      	ldr	r1, [sp, #12]
 800698c:	1a5b      	subs	r3, r3, r1
 800698e:	42ab      	cmp	r3, r5
 8006990:	dcf2      	bgt.n	8006978 <_printf_i+0x220>
 8006992:	e7eb      	b.n	800696c <_printf_i+0x214>
 8006994:	2500      	movs	r5, #0
 8006996:	f104 0619 	add.w	r6, r4, #25
 800699a:	e7f5      	b.n	8006988 <_printf_i+0x230>
 800699c:	08006dad 	.word	0x08006dad
 80069a0:	08006dbe 	.word	0x08006dbe

080069a4 <_sbrk_r>:
 80069a4:	b538      	push	{r3, r4, r5, lr}
 80069a6:	2300      	movs	r3, #0
 80069a8:	4d05      	ldr	r5, [pc, #20]	; (80069c0 <_sbrk_r+0x1c>)
 80069aa:	4604      	mov	r4, r0
 80069ac:	4608      	mov	r0, r1
 80069ae:	602b      	str	r3, [r5, #0]
 80069b0:	f000 f916 	bl	8006be0 <_sbrk>
 80069b4:	1c43      	adds	r3, r0, #1
 80069b6:	d102      	bne.n	80069be <_sbrk_r+0x1a>
 80069b8:	682b      	ldr	r3, [r5, #0]
 80069ba:	b103      	cbz	r3, 80069be <_sbrk_r+0x1a>
 80069bc:	6023      	str	r3, [r4, #0]
 80069be:	bd38      	pop	{r3, r4, r5, pc}
 80069c0:	20000ec0 	.word	0x20000ec0

080069c4 <__sread>:
 80069c4:	b510      	push	{r4, lr}
 80069c6:	460c      	mov	r4, r1
 80069c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069cc:	f000 f8ee 	bl	8006bac <_read_r>
 80069d0:	2800      	cmp	r0, #0
 80069d2:	bfab      	itete	ge
 80069d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80069d6:	89a3      	ldrhlt	r3, [r4, #12]
 80069d8:	181b      	addge	r3, r3, r0
 80069da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80069de:	bfac      	ite	ge
 80069e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80069e2:	81a3      	strhlt	r3, [r4, #12]
 80069e4:	bd10      	pop	{r4, pc}

080069e6 <__swrite>:
 80069e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069ea:	461f      	mov	r7, r3
 80069ec:	898b      	ldrh	r3, [r1, #12]
 80069ee:	4605      	mov	r5, r0
 80069f0:	05db      	lsls	r3, r3, #23
 80069f2:	460c      	mov	r4, r1
 80069f4:	4616      	mov	r6, r2
 80069f6:	d505      	bpl.n	8006a04 <__swrite+0x1e>
 80069f8:	2302      	movs	r3, #2
 80069fa:	2200      	movs	r2, #0
 80069fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a00:	f000 f868 	bl	8006ad4 <_lseek_r>
 8006a04:	89a3      	ldrh	r3, [r4, #12]
 8006a06:	4632      	mov	r2, r6
 8006a08:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a0c:	81a3      	strh	r3, [r4, #12]
 8006a0e:	4628      	mov	r0, r5
 8006a10:	463b      	mov	r3, r7
 8006a12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a1a:	f000 b817 	b.w	8006a4c <_write_r>

08006a1e <__sseek>:
 8006a1e:	b510      	push	{r4, lr}
 8006a20:	460c      	mov	r4, r1
 8006a22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a26:	f000 f855 	bl	8006ad4 <_lseek_r>
 8006a2a:	1c43      	adds	r3, r0, #1
 8006a2c:	89a3      	ldrh	r3, [r4, #12]
 8006a2e:	bf15      	itete	ne
 8006a30:	6560      	strne	r0, [r4, #84]	; 0x54
 8006a32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006a36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a3a:	81a3      	strheq	r3, [r4, #12]
 8006a3c:	bf18      	it	ne
 8006a3e:	81a3      	strhne	r3, [r4, #12]
 8006a40:	bd10      	pop	{r4, pc}

08006a42 <__sclose>:
 8006a42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a46:	f000 b813 	b.w	8006a70 <_close_r>
	...

08006a4c <_write_r>:
 8006a4c:	b538      	push	{r3, r4, r5, lr}
 8006a4e:	4604      	mov	r4, r0
 8006a50:	4608      	mov	r0, r1
 8006a52:	4611      	mov	r1, r2
 8006a54:	2200      	movs	r2, #0
 8006a56:	4d05      	ldr	r5, [pc, #20]	; (8006a6c <_write_r+0x20>)
 8006a58:	602a      	str	r2, [r5, #0]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	f7f9 fdcc 	bl	80005f8 <_write>
 8006a60:	1c43      	adds	r3, r0, #1
 8006a62:	d102      	bne.n	8006a6a <_write_r+0x1e>
 8006a64:	682b      	ldr	r3, [r5, #0]
 8006a66:	b103      	cbz	r3, 8006a6a <_write_r+0x1e>
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	bd38      	pop	{r3, r4, r5, pc}
 8006a6c:	20000ec0 	.word	0x20000ec0

08006a70 <_close_r>:
 8006a70:	b538      	push	{r3, r4, r5, lr}
 8006a72:	2300      	movs	r3, #0
 8006a74:	4d05      	ldr	r5, [pc, #20]	; (8006a8c <_close_r+0x1c>)
 8006a76:	4604      	mov	r4, r0
 8006a78:	4608      	mov	r0, r1
 8006a7a:	602b      	str	r3, [r5, #0]
 8006a7c:	f7f9 ff41 	bl	8000902 <_close>
 8006a80:	1c43      	adds	r3, r0, #1
 8006a82:	d102      	bne.n	8006a8a <_close_r+0x1a>
 8006a84:	682b      	ldr	r3, [r5, #0]
 8006a86:	b103      	cbz	r3, 8006a8a <_close_r+0x1a>
 8006a88:	6023      	str	r3, [r4, #0]
 8006a8a:	bd38      	pop	{r3, r4, r5, pc}
 8006a8c:	20000ec0 	.word	0x20000ec0

08006a90 <_fstat_r>:
 8006a90:	b538      	push	{r3, r4, r5, lr}
 8006a92:	2300      	movs	r3, #0
 8006a94:	4d06      	ldr	r5, [pc, #24]	; (8006ab0 <_fstat_r+0x20>)
 8006a96:	4604      	mov	r4, r0
 8006a98:	4608      	mov	r0, r1
 8006a9a:	4611      	mov	r1, r2
 8006a9c:	602b      	str	r3, [r5, #0]
 8006a9e:	f7f9 ff3b 	bl	8000918 <_fstat>
 8006aa2:	1c43      	adds	r3, r0, #1
 8006aa4:	d102      	bne.n	8006aac <_fstat_r+0x1c>
 8006aa6:	682b      	ldr	r3, [r5, #0]
 8006aa8:	b103      	cbz	r3, 8006aac <_fstat_r+0x1c>
 8006aaa:	6023      	str	r3, [r4, #0]
 8006aac:	bd38      	pop	{r3, r4, r5, pc}
 8006aae:	bf00      	nop
 8006ab0:	20000ec0 	.word	0x20000ec0

08006ab4 <_isatty_r>:
 8006ab4:	b538      	push	{r3, r4, r5, lr}
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	4d05      	ldr	r5, [pc, #20]	; (8006ad0 <_isatty_r+0x1c>)
 8006aba:	4604      	mov	r4, r0
 8006abc:	4608      	mov	r0, r1
 8006abe:	602b      	str	r3, [r5, #0]
 8006ac0:	f7f9 ff39 	bl	8000936 <_isatty>
 8006ac4:	1c43      	adds	r3, r0, #1
 8006ac6:	d102      	bne.n	8006ace <_isatty_r+0x1a>
 8006ac8:	682b      	ldr	r3, [r5, #0]
 8006aca:	b103      	cbz	r3, 8006ace <_isatty_r+0x1a>
 8006acc:	6023      	str	r3, [r4, #0]
 8006ace:	bd38      	pop	{r3, r4, r5, pc}
 8006ad0:	20000ec0 	.word	0x20000ec0

08006ad4 <_lseek_r>:
 8006ad4:	b538      	push	{r3, r4, r5, lr}
 8006ad6:	4604      	mov	r4, r0
 8006ad8:	4608      	mov	r0, r1
 8006ada:	4611      	mov	r1, r2
 8006adc:	2200      	movs	r2, #0
 8006ade:	4d05      	ldr	r5, [pc, #20]	; (8006af4 <_lseek_r+0x20>)
 8006ae0:	602a      	str	r2, [r5, #0]
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	f7f9 ff31 	bl	800094a <_lseek>
 8006ae8:	1c43      	adds	r3, r0, #1
 8006aea:	d102      	bne.n	8006af2 <_lseek_r+0x1e>
 8006aec:	682b      	ldr	r3, [r5, #0]
 8006aee:	b103      	cbz	r3, 8006af2 <_lseek_r+0x1e>
 8006af0:	6023      	str	r3, [r4, #0]
 8006af2:	bd38      	pop	{r3, r4, r5, pc}
 8006af4:	20000ec0 	.word	0x20000ec0

08006af8 <memchr>:
 8006af8:	4603      	mov	r3, r0
 8006afa:	b510      	push	{r4, lr}
 8006afc:	b2c9      	uxtb	r1, r1
 8006afe:	4402      	add	r2, r0
 8006b00:	4293      	cmp	r3, r2
 8006b02:	4618      	mov	r0, r3
 8006b04:	d101      	bne.n	8006b0a <memchr+0x12>
 8006b06:	2000      	movs	r0, #0
 8006b08:	e003      	b.n	8006b12 <memchr+0x1a>
 8006b0a:	7804      	ldrb	r4, [r0, #0]
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	428c      	cmp	r4, r1
 8006b10:	d1f6      	bne.n	8006b00 <memchr+0x8>
 8006b12:	bd10      	pop	{r4, pc}

08006b14 <memmove>:
 8006b14:	4288      	cmp	r0, r1
 8006b16:	b510      	push	{r4, lr}
 8006b18:	eb01 0402 	add.w	r4, r1, r2
 8006b1c:	d902      	bls.n	8006b24 <memmove+0x10>
 8006b1e:	4284      	cmp	r4, r0
 8006b20:	4623      	mov	r3, r4
 8006b22:	d807      	bhi.n	8006b34 <memmove+0x20>
 8006b24:	1e43      	subs	r3, r0, #1
 8006b26:	42a1      	cmp	r1, r4
 8006b28:	d008      	beq.n	8006b3c <memmove+0x28>
 8006b2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006b32:	e7f8      	b.n	8006b26 <memmove+0x12>
 8006b34:	4601      	mov	r1, r0
 8006b36:	4402      	add	r2, r0
 8006b38:	428a      	cmp	r2, r1
 8006b3a:	d100      	bne.n	8006b3e <memmove+0x2a>
 8006b3c:	bd10      	pop	{r4, pc}
 8006b3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006b46:	e7f7      	b.n	8006b38 <memmove+0x24>

08006b48 <__malloc_lock>:
 8006b48:	4801      	ldr	r0, [pc, #4]	; (8006b50 <__malloc_lock+0x8>)
 8006b4a:	f7ff b9d5 	b.w	8005ef8 <__retarget_lock_acquire_recursive>
 8006b4e:	bf00      	nop
 8006b50:	20000eb8 	.word	0x20000eb8

08006b54 <__malloc_unlock>:
 8006b54:	4801      	ldr	r0, [pc, #4]	; (8006b5c <__malloc_unlock+0x8>)
 8006b56:	f7ff b9d0 	b.w	8005efa <__retarget_lock_release_recursive>
 8006b5a:	bf00      	nop
 8006b5c:	20000eb8 	.word	0x20000eb8

08006b60 <_realloc_r>:
 8006b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b62:	4607      	mov	r7, r0
 8006b64:	4614      	mov	r4, r2
 8006b66:	460e      	mov	r6, r1
 8006b68:	b921      	cbnz	r1, 8006b74 <_realloc_r+0x14>
 8006b6a:	4611      	mov	r1, r2
 8006b6c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006b70:	f7ff ba74 	b.w	800605c <_malloc_r>
 8006b74:	b922      	cbnz	r2, 8006b80 <_realloc_r+0x20>
 8006b76:	f7ff fa25 	bl	8005fc4 <_free_r>
 8006b7a:	4625      	mov	r5, r4
 8006b7c:	4628      	mov	r0, r5
 8006b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b80:	f000 f826 	bl	8006bd0 <_malloc_usable_size_r>
 8006b84:	42a0      	cmp	r0, r4
 8006b86:	d20f      	bcs.n	8006ba8 <_realloc_r+0x48>
 8006b88:	4621      	mov	r1, r4
 8006b8a:	4638      	mov	r0, r7
 8006b8c:	f7ff fa66 	bl	800605c <_malloc_r>
 8006b90:	4605      	mov	r5, r0
 8006b92:	2800      	cmp	r0, #0
 8006b94:	d0f2      	beq.n	8006b7c <_realloc_r+0x1c>
 8006b96:	4631      	mov	r1, r6
 8006b98:	4622      	mov	r2, r4
 8006b9a:	f7fe fe59 	bl	8005850 <memcpy>
 8006b9e:	4631      	mov	r1, r6
 8006ba0:	4638      	mov	r0, r7
 8006ba2:	f7ff fa0f 	bl	8005fc4 <_free_r>
 8006ba6:	e7e9      	b.n	8006b7c <_realloc_r+0x1c>
 8006ba8:	4635      	mov	r5, r6
 8006baa:	e7e7      	b.n	8006b7c <_realloc_r+0x1c>

08006bac <_read_r>:
 8006bac:	b538      	push	{r3, r4, r5, lr}
 8006bae:	4604      	mov	r4, r0
 8006bb0:	4608      	mov	r0, r1
 8006bb2:	4611      	mov	r1, r2
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	4d05      	ldr	r5, [pc, #20]	; (8006bcc <_read_r+0x20>)
 8006bb8:	602a      	str	r2, [r5, #0]
 8006bba:	461a      	mov	r2, r3
 8006bbc:	f7f9 fe84 	bl	80008c8 <_read>
 8006bc0:	1c43      	adds	r3, r0, #1
 8006bc2:	d102      	bne.n	8006bca <_read_r+0x1e>
 8006bc4:	682b      	ldr	r3, [r5, #0]
 8006bc6:	b103      	cbz	r3, 8006bca <_read_r+0x1e>
 8006bc8:	6023      	str	r3, [r4, #0]
 8006bca:	bd38      	pop	{r3, r4, r5, pc}
 8006bcc:	20000ec0 	.word	0x20000ec0

08006bd0 <_malloc_usable_size_r>:
 8006bd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bd4:	1f18      	subs	r0, r3, #4
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	bfbc      	itt	lt
 8006bda:	580b      	ldrlt	r3, [r1, r0]
 8006bdc:	18c0      	addlt	r0, r0, r3
 8006bde:	4770      	bx	lr

08006be0 <_sbrk>:
 8006be0:	4b04      	ldr	r3, [pc, #16]	; (8006bf4 <_sbrk+0x14>)
 8006be2:	4602      	mov	r2, r0
 8006be4:	6819      	ldr	r1, [r3, #0]
 8006be6:	b909      	cbnz	r1, 8006bec <_sbrk+0xc>
 8006be8:	4903      	ldr	r1, [pc, #12]	; (8006bf8 <_sbrk+0x18>)
 8006bea:	6019      	str	r1, [r3, #0]
 8006bec:	6818      	ldr	r0, [r3, #0]
 8006bee:	4402      	add	r2, r0
 8006bf0:	601a      	str	r2, [r3, #0]
 8006bf2:	4770      	bx	lr
 8006bf4:	20000e08 	.word	0x20000e08
 8006bf8:	20000ec8 	.word	0x20000ec8

08006bfc <_init>:
 8006bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bfe:	bf00      	nop
 8006c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c02:	bc08      	pop	{r3}
 8006c04:	469e      	mov	lr, r3
 8006c06:	4770      	bx	lr

08006c08 <_fini>:
 8006c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c0a:	bf00      	nop
 8006c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c0e:	bc08      	pop	{r3}
 8006c10:	469e      	mov	lr, r3
 8006c12:	4770      	bx	lr
