// Seed: 3513399174
module module_0 (
    input wor id_0,
    input wor id_1
);
  wire id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd29
) (
    input tri0 id_0,
    input supply1 _id_1,
    output tri id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5,
    input wand id_6,
    output tri0 id_7,
    output wire id_8
);
  wire [id_1 : 1  >  -1  <<  -1 'b0] id_10;
  xor primCall (id_8, id_5, id_6, id_0, id_4);
  assign id_3 = 1 || id_5 - {-1{-1 == !id_1}};
  module_0 modCall_1 (
      id_0,
      id_5
  );
endmodule
