# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/ec67/hdl" --include "../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/02c8/hdl/verilog" --include "../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/1313/hdl" --include "../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/f8d8/hdl" --include "../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/4868" --include "D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_processing_system7_0_0/sim/zynq_sys_processing_system7_0_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_v_axi4s_vid_out_0_0/sim/zynq_sys_v_axi4s_vid_out_0_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_clk_wiz_0_0/zynq_sys_clk_wiz_0_0_clk_wiz.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_clk_wiz_0_0/zynq_sys_clk_wiz_0_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_util_vector_logic_0_0/sim/zynq_sys_util_vector_logic_0_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ipshared/4d05/VGA_OUT.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_VGA_OUT_0_0/sim/zynq_sys_VGA_OUT_0_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ipshared/0aa8/MSXBO_OVSensorRGB565.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_MSXBO_OVSensorRGB565_0_0/sim/zynq_sys_MSXBO_OVSensorRGB565_0_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_v_vid_in_axi4s_0_0/sim/zynq_sys_v_vid_in_axi4s_0_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_xlconstant_0_0/sim/zynq_sys_xlconstant_0_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_xlconstant_1_0/sim/zynq_sys_xlconstant_1_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/sim/zynq_sys.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_xbar_0/sim/zynq_sys_xbar_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_system_ila_1_0/bd_0/sim/bd_ed1d.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_system_ila_1_0/bd_0/ip/ip_0/sim/bd_ed1d_ila_lib_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_system_ila_1_0/sim/zynq_sys_system_ila_1_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_xlconcat_0_0/sim/zynq_sys_xlconcat_0_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_xlconcat_1_0/sim/zynq_sys_xlconcat_1_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_xlconstant_2_0/sim/zynq_sys_xlconstant_2_0.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/AXIvideo2Mat.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/Block_Mat_exit266136.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/CvtColor.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/Duplicate.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/Duplicate60.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/Duplicate61.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/fifo_w10_d4_A.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/fifo_w11_d4_A.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/fifo_w8_d1_A.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/Loop_loop_height_pro.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/Mat2AXIvideo.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/vip1.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/vip1_ap_rst_n_if.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/vip1_CONTROL_BUS_if.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/vip1_mac_muladd_8cud.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/vip1_mac_muladd_8dEe.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/vip1_mul_mul_8ns_bkb.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/ipshared/5930/hdl/verilog/vip1_top.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_vip1_0_0/sim/zynq_sys_vip1_0_0.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_xbar_1/sim/zynq_sys_xbar_1.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_auto_pc_1/sim/zynq_sys_auto_pc_1.v" \
"../../../../SD_VGA.ip_user_files/bd/zynq_sys/ip/zynq_sys_auto_pc_0/sim/zynq_sys_auto_pc_0.v" \
"../../../../SD_VGA.srcs/sources_1/bd/zynq_sys/hdl/zynq_sys_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
