Yi-Ting Chung , Jie-Hong Roland Jiang, Functional timing analysis made fast and general, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California
Arijit Mondal , P. P. Chakrabarti , Pallab Dasgupta, Symbolic-Event-Propagation-Based Minimal Test Set Generation for Robust Path Delay Faults, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.4, p.1-20, October 2012
Suchismita Roy , P. P. Chakrabarti , Pallab Dasgupta, Bounded delay timing analysis and power estimation using SAT, Microelectronics Journal, v.41 n.5, p.317-324, May, 2010
Suchismita Roy , P. P. Chakrabarti , Pallab Dasgupta, SAT based timing analysis for fixed and rise/fall gate delay models, Integration, the VLSI Journal, v.45 n.4, p.357-364, September, 2012
Desta Tadesse , R. Iris Bahar , Joel Grodstein, Test Vector Generation for Post-Silicon Delay Testing Using SAT-Based Decision Problems, Journal of Electronic Testing: Theory and Applications, v.27 n.2, p.123-136, April     2011
Yu-Min Kuo , Yue-Lung Chang , Shih-Chieh Chang, Efficient Boolean characteristic function for timed automatic test pattern generation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.3, p.417-425, March 2009
