# Tue Sep 10 12:20:44 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: /home/anonymous/lscc/radiant/2024.1/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: anonymous
max virtual memory: unlimited (bytes)
max user processes: 143858
max stack size: 8388608 (bytes)


Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202309lat, Build 101R, Built May 14 2024 08:34:58, @5398574


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 501MB peak: 501MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 514MB peak: 516MB)


@N: MF104 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv":16:7:16:15|Found compile point of type hard on View view:work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 575MB peak: 575MB)

@W: BN114 :|Removing instance CP_fanout_cell_wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0_inst (in view: work.cva6(verilog)) because it does not drive other instances.

Finished environment creation (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 576MB peak: 576MB)


Start loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 576MB peak: 576MB)


Finished loading ILMs (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 576MB peak: 576MB)


Begin compile point sub-process log

@N: MF106 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache.sv":16:7:16:15|Mapping Compile point view:work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 577MB peak: 577MB)

@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.trans_id[1:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.trans_id[1:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.be[3:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.operation[7:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.data[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.data[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.tinst[31:0] (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hs_ld_st_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.hlvx_inst (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.g_overflow (in view: work.cva6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MF135 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":611:2:611:10|RAM gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_1[3:0] is 4 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 576MB peak: 577MB)

@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[1\]\.vaddr[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/lsu_bypass.sv":118:2:118:10|Removing sequential instance ex_stage_i.lsu_i.lsu_bypass_i.mem_q\[0\]\.vaddr[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[13] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[12] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[2] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[1] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[2\]\.address[0] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[31] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[30] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[29] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[28] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[27] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[26] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[25] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[24] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[23] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[22] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[21] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[20] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[19] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[18] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[17] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[16] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[15] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[14] (in view: work.cva6(verilog)) because it does not drive other instances.
@N: BN362 :"/home/anonymous/code/cva6/core/store_buffer.sv":237:2:237:10|Removing sequential instance ex_stage_i.lsu_i.i_store_unit.store_buffer_i.speculative_queue_q\[1\]\.address[13] (in view: work.cva6(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0/wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: BN161 :|Net N_2137 has multiple drivers .
@W: BN161 :|Net N_2139 has multiple drivers .
@W: BN161 :|Net N_2141 has multiple drivers .
@W: BN161 :|Net N_2143 has multiple drivers .
@W: BN161 :|Net N_2145 has multiple drivers .
@W: BN161 :|Net N_2147 has multiple drivers .
@W: BN161 :|Net N_2149 has multiple drivers .
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":224:11:224:70|Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":230:9:230:45|Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":224:11:224:70|Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":216:11:216:65|Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":224:11:224:70|Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l1\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":216:11:216:65|Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":224:11:224:70|Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l2\.un1_page_offset_i_1 (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":216:11:216:65|Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l3\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/store_buffer.sv":216:11:216:65|Found 9 by 9 bit equality operator ('==') ex_stage_i.lsu_i.i_store_unit.store_buffer_i.address_checker_l0\.un1_page_offset_i (in view: work.cva6(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/pmp/src/pmp_entry.sv":77:19:77:42|Found 34 by 34 bit equality operator ('==') ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un8_match_o (in view: work.cva6(verilog))
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_0 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_1 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_2 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_3 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_4 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_5 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_6 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_7 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_8 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_9 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_10 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_11 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_12 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_13 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_14 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_15 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_16 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_17 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_18 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_19 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_20 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_21 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_22 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_23 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_24 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_25 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_26 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_27 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_28 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_29 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_30 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto7 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto6 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto5 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto4 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un200_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto1 has multiple drivers .
@W: BN161 :|Net commit_stage_i.is_amo_1\.un198_instr_0_is_amolto0 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_29 has multiple drivers .
@W: BN161 :|Net ex_stage_i.lsu_i.gen_mmu\.i_cva6_mmu.i_pmp_data.gen_pmp\.genblk1\[0\]\.i_pmp_entry.un1_addr_i_1_30 has multiple drivers .
@W: BN161 :|Net N_2900 has multiple drivers .
@W: BN161 :|Net N_2901 has multiple drivers .
@W: BN161 :|Net N_2902 has multiple drivers .
@W: BN161 :|Net N_2903 has multiple drivers .
@W: BN161 :|Net N_2904 has multiple drivers .
@W: BN161 :|Net N_2905 has multiple drivers .
@W: BN161 :|Net N_2906 has multiple drivers .
@W: BN161 :|Net N_2907 has multiple drivers .
@W: BN161 :|Net N_2908 has multiple drivers .
@W: BN161 :|Net N_2909 has multiple drivers .
@W: BN161 :|Net N_2910 has multiple drivers .
@W: BN161 :|Net N_2911 has multiple drivers .
@W: BN161 :|Net N_2912 has multiple drivers .
@W: BN161 :|Net N_2913 has multiple drivers .
@W: BN161 :|Net N_2914 has multiple drivers .
@W: BN161 :|Net N_2915 has multiple drivers .
@W: BN161 :|Net N_2916 has multiple drivers .
@W: BN161 :|Net N_2917 has multiple drivers .
@W: BN161 :|Net N_2918 has multiple drivers .
@W: BN161 :|Net N_2919 has multiple drivers .
@W: BN161 :|Net N_2920 has multiple drivers .
@W: BN161 :|Net N_2921 has multiple drivers .
@W: BN161 :|Net N_2922 has multiple drivers .
@W: BN161 :|Net N_2923 has multiple drivers .
@W: BN161 :|Net N_2924 has multiple drivers .
@W: BN161 :|Net N_2925 has multiple drivers .
@W: BN161 :|Net N_2926 has multiple drivers .
@W: BN161 :|Net N_2927 has multiple drivers .
@W: BN161 :|Net N_2928 has multiple drivers .
@W: BN161 :|Net N_2929 has multiple drivers .
@W: BN161 :|Net N_2930 has multiple drivers .
@W: BN161 :|Net N_2931 has multiple drivers .
@W: BN161 :|Net N_2932 has multiple drivers .
@W: BN161 :|Net N_2933 has multiple drivers .
@W: BN161 :|Net N_2934 has multiple drivers .
@W: BN161 :|Net N_2935 has multiple drivers .
@W: BN161 :|Net N_2936 has multiple drivers .
@W: BN161 :|Net N_2937 has multiple drivers .
@W: BN161 :|Net N_2938 has multiple drivers .
@W: BN161 :|Net N_2939 has multiple drivers .
@W: BN161 :|Net N_2940 has multiple drivers .
@W: BN161 :|Net N_2941 has multiple drivers .
@W: BN161 :|Net N_2942 has multiple drivers .
@W: BN161 :|Net N_2943 has multiple drivers .
@W: BN161 :|Net N_2944 has multiple drivers .
@W: BN161 :|Net N_2945 has multiple drivers .
@W: BN161 :|Net N_2946 has multiple drivers .
@W: BN161 :|Net N_2947 has multiple drivers .
@W: BN161 :|Net N_2948 has multiple drivers .
@W: BN161 :|Net N_2949 has multiple drivers .
@W: BN161 :|Net N_2950 has multiple drivers .

Only the first 100 messages of id 'BN161' are reported. To see all messages use 'report_messages -log /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0/wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0.srr -id BN161' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN161} -count unlimited' in the Tcl shell.
@W: BN132 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv":256:2:256:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].genblk1.i_wt_dcache_ctrl.address_off_q[1] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].genblk1.i_wt_dcache_ctrl.address_off_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_ctrl.sv":256:2:256:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[21] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl.address_tag_q[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":587:2:587:10|Found counter in view:work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog) instance i_wt_dcache_missunit.cnt_q[7:0] 
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":250:63:250:169|Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[0\]\.un8_wbuffer_hit_oh (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_mem.sv":250:63:250:169|Found 32 by 32 bit equality operator ('==') i_wt_dcache_mem.gen_wbuffer_hit\[1\]\.un18_wbuffer_hit_oh (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":239:28:239:160|Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":239:28:239:160|Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":239:28:239:160|Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l2\.un46_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":239:28:239:160|Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.p_tx_coll_l3\.un62_tx_rdwr_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":227:39:227:158|Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.gen_rdrd_collision\[0\]\.un3_mshr_rdrd_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":227:39:227:158|Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.gen_rdrd_collision\[1\]\.un9_mshr_rdrd_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":227:39:227:158|Found 30 by 30 bit equality operator ('==') i_wt_dcache_missunit.gen_rdrd_collision\[3\]\.un21_mshr_rdrd_collision (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog))
@N: MO231 :"/home/anonymous/code/cva6/vendor/pulp-platform/common_cells/src/exp_backoff.sv":68:2:68:10|Found counter in view:work.exp_backoff_3s_16s_16s(verilog) instance cnt_q[15:0] 
@N: MF135 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":611:2:611:10|RAM gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[0] is 4 words by 1 bits.
@N: FO126 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":611:2:611:10|Generating RAM tx_stat_q_1[3:0]
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":434:54:434:81|Found 8 by 8 bit equality operator ('==') gen_flags\[0\]\.un3_inval_hit (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":434:54:434:81|Found 8 by 8 bit equality operator ('==') gen_flags\[1\]\.un11_inval_hit (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":435:54:435:81|Found 8 by 8 bit equality operator ('==') gen_flags\[0\]\.un6_inval_hit (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":435:54:435:81|Found 8 by 8 bit equality operator ('==') gen_flags\[1\]\.un14_inval_hit (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":428:43:428:169|Found 32 by 32 bit equality operator ('==') gen_flags\[0\]\.un4_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: MF179 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":428:43:428:169|Found 32 by 32 bit equality operator ('==') gen_flags\[1\]\.un10_wbuffer_hit_oh (in view: work.wt_dcache_wbuffer__gen55__gen56__internal_typedef_166_70_8s__internal_typedef_166_45_layer0(verilog))
@N: FO126 :"/home/anonymous/code/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv":42:2:42:10|Generating RAM gen_fpga_queue\.fifo_ram.mem[1:0]
@N: MF794 |RAM tx_stat_q_1[3:0] required 8 registers during mapping 
@N: MF794 |RAM tx_stat_q[0] required 1 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 578MB peak: 578MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 599MB peak: 599MB)

NConnInternalConnection caching is on
@W: BN132 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":611:2:611:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram1_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[1].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":611:2:611:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram3_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[3].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":611:2:611:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram0_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[0].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_wbuffer.sv":611:2:611:10|Removing instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_tx_stat_q_ram2_[0] because it is equivalent to instance gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q[2].ptr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:06s; Memory used current: 1162MB peak: 1162MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 1162MB peak: 1162MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 1162MB peak: 1162MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 1162MB peak: 1162MB)


Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 1162MB peak: 1162MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 1197MB peak: 1197MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		    -7.49ns		2324 /      1280
   2		0h:00m:10s		    -7.48ns		2321 /      1280
   3		0h:00m:11s		    -7.21ns		2321 /      1280
@N: FX271 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":587:2:587:10|Replicating instance i_wt_dcache_missunit.state_q[2] (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"/home/anonymous/code/cva6/core/cache_subsystem/wt_dcache_missunit.sv":587:2:587:10|Replicating instance i_wt_dcache_missunit.state_q[3] (in view: work.wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0(verilog)) with 33 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:12s		    -7.04ns		2339 /      1282

   5		0h:00m:12s		    -7.04ns		2338 /      1282
   6		0h:00m:12s		    -7.39ns		2340 /      1282
   7		0h:00m:12s		    -7.09ns		2341 /      1282

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 1198MB peak: 1198MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 1198MB peak: 1198MB)


End compile point sub-process log



##### START OF TIMING REPORT #####[
# Timing report written on Tue Sep 10 12:20:58 2024
#


Top view:               cva6
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/anonymous/lscc/radiant/2024.1/scripts/tcl/flow/radiant_synplify_vars.tcl
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.669

                   Requested     Estimated     Requested     Estimated                Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group          
------------------------------------------------------------------------------------------------------------------
cva6|clk_i         200.0 MHz     NA            5.000         NA            NA         inferred     (multiple)     
System             200.0 MHz     85.7 MHz      5.000         11.669        -6.669     system       system_clkgroup
==================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  5.000       -6.669  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                               Starting                                              Arrival           
Instance                                                                                       Reference     Type        Pin     Net                 Time        Slack 
                                                                                               Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q[6]                    System        FD1P3DX     Q       state_q[6]          0.907       -6.669
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q_fast[2]               System        FD1P3DX     Q       state_q_fast[2]     0.907       -6.669
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[1]       System        FD1P3DX     Q       dirty[1]            1.015       -6.200
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.valid[0]       System        FD1P3DX     Q       valid_2[0]          1.015       -6.200
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.valid[1]       System        FD1P3DX     Q       valid[1]            1.015       -6.200
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0]       System        FD1P3DX     Q       dirty_2[0]          0.955       -6.140
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.txblock[0]     System        FD1P3DX     Q       txblock_1[0]        0.907       -6.092
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.txblock[1]     System        FD1P3DX     Q       txblock_1[1]        0.907       -6.092
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.txblock[2]     System        FD1P3DX     Q       txblock_1[2]        0.907       -6.092
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.txblock[3]     System        FD1P3DX     Q       txblock_1[3]        0.907       -6.092
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                             Starting                                             Required           
Instance                                                                                     Reference     Type        Pin     Net                Time         Slack 
                                                                                             Clock                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0]     System        FD1P3DX     D       dirty_1[0]         4.946        -6.669
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[3]     System        FD1P3DX     D       dirty_2[3]         4.946        -6.669
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[1\]\.dirty[1]     System        FD1P3DX     D       dirty_2[1]         4.946        -6.669
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[1\]\.dirty[2]     System        FD1P3DX     D       dirty_1[2]         4.946        -6.669
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.stores_inflight_q[2]        System        FD1P3DX     D       SUM2               4.946        -6.581
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q\[0\]\.ptr[0]       System        FD1P3DX     SP      tx_stat_q_awe0     4.806        -6.520
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q\[1\]\.ptr[0]       System        FD1P3DX     SP      tx_stat_q_awe1     4.806        -6.520
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q\[2\]\.ptr[0]       System        FD1P3DX     SP      tx_stat_q_awe2     4.806        -6.520
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q\[3\]\.ptr[0]       System        FD1P3DX     SP      tx_stat_q_awe3     4.806        -6.520
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.tx_stat_q_1rff_0             System        FD1P3DX     SP      tx_stat_q_awe0     4.806        -6.520
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.946

    - Propagation time:                      11.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -6.669

    Number of logic level(s):                21
    Starting point:                          gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q[6] / Q
    Ending point:                            gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                                          Pin      Pin               Arrival      No. of    
Name                                                                                                                        Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q[6]                                                 FD1P3DX     Q        Out     0.907     0.907 r      -         
state_q[6]                                                                                                                  Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.amo_sel_i_a2                                               LUT4        A        In      0.000     0.907 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.amo_sel_i_a2                                               LUT4        Z        Out     0.931     1.838 f      -         
N_199_fc_0                                                                                                                  Net         -        -       -         -            82        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.lock_reqs                                                  LUT4        A        In      0.000     1.838 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.lock_reqs                                                  LUT4        Z        Out     0.780     2.618 f      -         
N_186_1                                                                                                                     Net         -        -       -         -            7         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2[0]                             LUT4        B        In      0.000     2.618 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2[0]                             LUT4        Z        Out     0.895     3.512 r      -         
miss_req_masked_q_2[0]                                                                                                      Net         -        -       -         -            52        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNI090J7[0]                    LUT4        A        In      0.000     3.512 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNI090J7[0]                    LUT4        Z        Out     0.390     3.902 r      -         
N_371                                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_fsm\.un1_miss_req_masked_q_1_RNI2BLCA1                   LUT4        A        In      0.000     3.902 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_fsm\.un1_miss_req_masked_q_1_RNI2BLCA1                   LUT4        Z        Out     0.768     4.670 r      -         
un1_miss_req_masked_q_1_RNI2BLCA1                                                                                           Net         -        -       -         -            6         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0_RNO_0         LUT4        B        In      0.000     4.670 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0_RNO_0         LUT4        Z        Out     0.606     5.276 r      -         
un14_tx_rdwr_collision_0_I_1_0_RNO_0                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0               CCU2C       A1       In      0.000     5.276 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0               CCU2C       COUT     Out     0.900     6.176 r      -         
un14_tx_rdwr_collision_0_data_tmp[1]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_21_0              CCU2C       CIN      In      0.000     6.176 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_21_0              CCU2C       COUT     Out     0.061     6.237 r      -         
un14_tx_rdwr_collision_0_data_tmp[3]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_45_0              CCU2C       CIN      In      0.000     6.237 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_45_0              CCU2C       COUT     Out     0.061     6.298 r      -         
un14_tx_rdwr_collision_0_data_tmp[5]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_9_0               CCU2C       CIN      In      0.000     6.298 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_9_0               CCU2C       COUT     Out     0.061     6.359 r      -         
un14_tx_rdwr_collision_0_data_tmp[7]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_69_0              CCU2C       CIN      In      0.000     6.359 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_69_0              CCU2C       COUT     Out     0.061     6.420 r      -         
un14_tx_rdwr_collision_0_data_tmp[9]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_33_0              CCU2C       CIN      In      0.000     6.420 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_33_0              CCU2C       COUT     Out     0.061     6.481 r      -         
un14_tx_rdwr_collision_0_data_tmp[11]                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_81_0              CCU2C       CIN      In      0.000     6.481 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_81_0              CCU2C       COUT     Out     0.061     6.542 r      -         
un14_tx_rdwr_collision_0_data_tmp[13]                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_57_0              CCU2C       CIN      In      0.000     6.542 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_57_0              CCU2C       S1       Out     0.481     7.024 r      -         
un14_tx_rdwr_collision                                                                                                      Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision_0_I_57_0_RNIGJUEI     LUT4        A        In      0.000     7.024 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision_0_I_57_0_RNIGJUEI     LUT4        Z        Out     0.708     7.732 r      -         
tx_rdwr_collision_fc_0                                                                                                      Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_4L6_RNIDHM4S1                             LUT4        C        In      0.000     7.732 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_4L6_RNIDHM4S1                             LUT4        Z        Out     0.390     8.122 r      -         
g0_1_mb_1_0                                                                                                                 Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_3L4_RNI2HVQ72                             LUT4        B        In      0.000     8.122 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_3L4_RNI2HVQ72                             LUT4        Z        Out     0.798     8.920 f      -         
mem_data_req_o                                                                                                              Net         -        -       -         -            9         
gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_data_ack_o                                                                 LUT3        I0       In      0.000     8.920 f      -         
gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_data_ack_o                                                                 LUT3        O        Out     0.831     9.751 f      -         
gen_cache_wt\.i_cache_subsystem.i_adapter.i_dcache_data_fifo.push_i                                                         Net         -        -       -         -            18        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.p_buffer\.dirty_rd_en6                                      LUT4        A        In      0.000     9.751 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.p_buffer\.dirty_rd_en6                                      LUT4        Z        Out     0.868     10.619 f     -         
dirty_rd_en6                                                                                                                Net         -        -       -         -            33        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO_0[0]                              LUT4        B        In      0.000     10.619 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO_0[0]                              LUT4        Z        Out     0.390     11.009 r     -         
dirty_23[0]                                                                                                                 Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO[0]                                LUT4        A        In      0.000     11.009 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO[0]                                LUT4        Z        Out     0.606     11.615 r     -         
dirty_1[0]                                                                                                                  Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0]                                    FD1P3DX     D        In      0.000     11.615 r     -         
==========================================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.946

    - Propagation time:                      11.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -6.669

    Number of logic level(s):                21
    Starting point:                          gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q_fast[2] / Q
    Ending point:                            gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                                          Pin      Pin               Arrival      No. of    
Name                                                                                                                        Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q_fast[2]                                            FD1P3DX     Q        Out     0.907     0.907 r      -         
state_q_fast[2]                                                                                                             Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.amo_sel_i_a2                                               LUT4        B        In      0.000     0.907 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.amo_sel_i_a2                                               LUT4        Z        Out     0.931     1.838 f      -         
N_199_fc_0                                                                                                                  Net         -        -       -         -            82        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.lock_reqs                                                  LUT4        A        In      0.000     1.838 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.lock_reqs                                                  LUT4        Z        Out     0.780     2.618 f      -         
N_186_1                                                                                                                     Net         -        -       -         -            7         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2[0]                             LUT4        B        In      0.000     2.618 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2[0]                             LUT4        Z        Out     0.895     3.512 r      -         
miss_req_masked_q_2[0]                                                                                                      Net         -        -       -         -            52        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNI090J7[0]                    LUT4        A        In      0.000     3.512 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNI090J7[0]                    LUT4        Z        Out     0.390     3.902 r      -         
N_371                                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_fsm\.un1_miss_req_masked_q_1_RNI2BLCA1                   LUT4        A        In      0.000     3.902 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_fsm\.un1_miss_req_masked_q_1_RNI2BLCA1                   LUT4        Z        Out     0.768     4.670 r      -         
un1_miss_req_masked_q_1_RNI2BLCA1                                                                                           Net         -        -       -         -            6         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0_RNO_0         LUT4        B        In      0.000     4.670 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0_RNO_0         LUT4        Z        Out     0.606     5.276 r      -         
un14_tx_rdwr_collision_0_I_1_0_RNO_0                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0               CCU2C       A1       In      0.000     5.276 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0               CCU2C       COUT     Out     0.900     6.176 r      -         
un14_tx_rdwr_collision_0_data_tmp[1]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_21_0              CCU2C       CIN      In      0.000     6.176 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_21_0              CCU2C       COUT     Out     0.061     6.237 r      -         
un14_tx_rdwr_collision_0_data_tmp[3]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_45_0              CCU2C       CIN      In      0.000     6.237 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_45_0              CCU2C       COUT     Out     0.061     6.298 r      -         
un14_tx_rdwr_collision_0_data_tmp[5]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_9_0               CCU2C       CIN      In      0.000     6.298 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_9_0               CCU2C       COUT     Out     0.061     6.359 r      -         
un14_tx_rdwr_collision_0_data_tmp[7]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_69_0              CCU2C       CIN      In      0.000     6.359 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_69_0              CCU2C       COUT     Out     0.061     6.420 r      -         
un14_tx_rdwr_collision_0_data_tmp[9]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_33_0              CCU2C       CIN      In      0.000     6.420 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_33_0              CCU2C       COUT     Out     0.061     6.481 r      -         
un14_tx_rdwr_collision_0_data_tmp[11]                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_81_0              CCU2C       CIN      In      0.000     6.481 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_81_0              CCU2C       COUT     Out     0.061     6.542 r      -         
un14_tx_rdwr_collision_0_data_tmp[13]                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_57_0              CCU2C       CIN      In      0.000     6.542 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_57_0              CCU2C       S1       Out     0.481     7.024 r      -         
un14_tx_rdwr_collision                                                                                                      Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision_0_I_57_0_RNIGJUEI     LUT4        A        In      0.000     7.024 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision_0_I_57_0_RNIGJUEI     LUT4        Z        Out     0.708     7.732 r      -         
tx_rdwr_collision_fc_0                                                                                                      Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_4L6_RNIDHM4S1                             LUT4        C        In      0.000     7.732 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_4L6_RNIDHM4S1                             LUT4        Z        Out     0.390     8.122 r      -         
g0_1_mb_1_0                                                                                                                 Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_3L4_RNI2HVQ72                             LUT4        B        In      0.000     8.122 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_3L4_RNI2HVQ72                             LUT4        Z        Out     0.798     8.920 f      -         
mem_data_req_o                                                                                                              Net         -        -       -         -            9         
gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_data_ack_o                                                                 LUT3        I0       In      0.000     8.920 f      -         
gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_data_ack_o                                                                 LUT3        O        Out     0.831     9.751 f      -         
gen_cache_wt\.i_cache_subsystem.i_adapter.i_dcache_data_fifo.push_i                                                         Net         -        -       -         -            18        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.p_buffer\.dirty_rd_en6                                      LUT4        A        In      0.000     9.751 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.p_buffer\.dirty_rd_en6                                      LUT4        Z        Out     0.868     10.619 f     -         
dirty_rd_en6                                                                                                                Net         -        -       -         -            33        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO_0[0]                              LUT4        B        In      0.000     10.619 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO_0[0]                              LUT4        Z        Out     0.390     11.009 r     -         
dirty_23[0]                                                                                                                 Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO[0]                                LUT4        A        In      0.000     11.009 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO[0]                                LUT4        Z        Out     0.606     11.615 r     -         
dirty_1[0]                                                                                                                  Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0]                                    FD1P3DX     D        In      0.000     11.615 r     -         
==========================================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.946

    - Propagation time:                      11.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -6.669

    Number of logic level(s):                21
    Starting point:                          gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q[6] / Q
    Ending point:                            gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                                          Pin      Pin               Arrival      No. of    
Name                                                                                                                        Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q[6]                                                 FD1P3DX     Q        Out     0.907     0.907 r      -         
state_q[6]                                                                                                                  Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.amo_sel_i_a2                                               LUT4        A        In      0.000     0.907 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.amo_sel_i_a2                                               LUT4        Z        Out     0.931     1.838 f      -         
N_199_fc_0                                                                                                                  Net         -        -       -         -            82        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.lock_reqs                                                  LUT4        A        In      0.000     1.838 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.lock_reqs                                                  LUT4        Z        Out     0.780     2.618 f      -         
N_186_1                                                                                                                     Net         -        -       -         -            7         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2[0]                             LUT4        B        In      0.000     2.618 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2[0]                             LUT4        Z        Out     0.895     3.512 r      -         
miss_req_masked_q_2[0]                                                                                                      Net         -        -       -         -            52        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNIU60J7[0]                    LUT4        A        In      0.000     3.512 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNIU60J7[0]                    LUT4        Z        Out     0.390     3.902 r      -         
N_370                                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_fsm\.un1_miss_req_masked_q_1_RNIU6LCA1                   LUT4        A        In      0.000     3.902 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_fsm\.un1_miss_req_masked_q_1_RNIU6LCA1                   LUT4        Z        Out     0.768     4.670 r      -         
un1_miss_req_masked_q_1_RNIU6LCA1                                                                                           Net         -        -       -         -            6         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0_RNO_0         LUT4        A        In      0.000     4.670 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0_RNO_0         LUT4        Z        Out     0.606     5.276 r      -         
un14_tx_rdwr_collision_0_I_1_0_RNO_0                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0               CCU2C       A1       In      0.000     5.276 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0               CCU2C       COUT     Out     0.900     6.176 r      -         
un14_tx_rdwr_collision_0_data_tmp[1]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_21_0              CCU2C       CIN      In      0.000     6.176 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_21_0              CCU2C       COUT     Out     0.061     6.237 r      -         
un14_tx_rdwr_collision_0_data_tmp[3]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_45_0              CCU2C       CIN      In      0.000     6.237 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_45_0              CCU2C       COUT     Out     0.061     6.298 r      -         
un14_tx_rdwr_collision_0_data_tmp[5]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_9_0               CCU2C       CIN      In      0.000     6.298 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_9_0               CCU2C       COUT     Out     0.061     6.359 r      -         
un14_tx_rdwr_collision_0_data_tmp[7]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_69_0              CCU2C       CIN      In      0.000     6.359 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_69_0              CCU2C       COUT     Out     0.061     6.420 r      -         
un14_tx_rdwr_collision_0_data_tmp[9]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_33_0              CCU2C       CIN      In      0.000     6.420 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_33_0              CCU2C       COUT     Out     0.061     6.481 r      -         
un14_tx_rdwr_collision_0_data_tmp[11]                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_81_0              CCU2C       CIN      In      0.000     6.481 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_81_0              CCU2C       COUT     Out     0.061     6.542 r      -         
un14_tx_rdwr_collision_0_data_tmp[13]                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_57_0              CCU2C       CIN      In      0.000     6.542 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_57_0              CCU2C       S1       Out     0.481     7.024 r      -         
un14_tx_rdwr_collision                                                                                                      Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision_0_I_57_0_RNIGJUEI     LUT4        A        In      0.000     7.024 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision_0_I_57_0_RNIGJUEI     LUT4        Z        Out     0.708     7.732 r      -         
tx_rdwr_collision_fc_0                                                                                                      Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_4L6_RNIDHM4S1                             LUT4        C        In      0.000     7.732 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_4L6_RNIDHM4S1                             LUT4        Z        Out     0.390     8.122 r      -         
g0_1_mb_1_0                                                                                                                 Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_3L4_RNI2HVQ72                             LUT4        B        In      0.000     8.122 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_3L4_RNI2HVQ72                             LUT4        Z        Out     0.798     8.920 f      -         
mem_data_req_o                                                                                                              Net         -        -       -         -            9         
gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_data_ack_o                                                                 LUT3        I0       In      0.000     8.920 f      -         
gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_data_ack_o                                                                 LUT3        O        Out     0.831     9.751 f      -         
gen_cache_wt\.i_cache_subsystem.i_adapter.i_dcache_data_fifo.push_i                                                         Net         -        -       -         -            18        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.p_buffer\.dirty_rd_en6                                      LUT4        A        In      0.000     9.751 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.p_buffer\.dirty_rd_en6                                      LUT4        Z        Out     0.868     10.619 f     -         
dirty_rd_en6                                                                                                                Net         -        -       -         -            33        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO_0[0]                              LUT4        B        In      0.000     10.619 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO_0[0]                              LUT4        Z        Out     0.390     11.009 r     -         
dirty_23[0]                                                                                                                 Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO[0]                                LUT4        A        In      0.000     11.009 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO[0]                                LUT4        Z        Out     0.606     11.615 r     -         
dirty_1[0]                                                                                                                  Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0]                                    FD1P3DX     D        In      0.000     11.615 r     -         
==========================================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.946

    - Propagation time:                      11.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -6.669

    Number of logic level(s):                21
    Starting point:                          gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q[6] / Q
    Ending point:                            gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                                          Pin      Pin               Arrival      No. of    
Name                                                                                                                        Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q[6]                                                 FD1P3DX     Q        Out     0.907     0.907 r      -         
state_q[6]                                                                                                                  Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.amo_sel_i_a2                                               LUT4        A        In      0.000     0.907 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.amo_sel_i_a2                                               LUT4        Z        Out     0.931     1.838 f      -         
N_199_fc_0                                                                                                                  Net         -        -       -         -            82        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.lock_reqs                                                  LUT4        A        In      0.000     1.838 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.lock_reqs                                                  LUT4        Z        Out     0.780     2.618 f      -         
N_186_1                                                                                                                     Net         -        -       -         -            7         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2[0]                             LUT4        B        In      0.000     2.618 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2[0]                             LUT4        Z        Out     0.895     3.512 r      -         
miss_req_masked_q_2[0]                                                                                                      Net         -        -       -         -            52        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNIS40J7[0]                    LUT4        A        In      0.000     3.512 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNIS40J7[0]                    LUT4        Z        Out     0.390     3.902 r      -         
N_369                                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNITSP6A1[1]                   LUT4        A        In      0.000     3.902 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNITSP6A1[1]                   LUT4        Z        Out     0.768     4.670 r      -         
miss_req_masked_q_2_RNITSP6A1[1]                                                                                            Net         -        -       -         -            6         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0_RNO           LUT4        B        In      0.000     4.670 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0_RNO           LUT4        Z        Out     0.606     5.276 r      -         
un14_tx_rdwr_collision_0_I_1_0_RNO                                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0               CCU2C       A0       In      0.000     5.276 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0               CCU2C       COUT     Out     0.900     6.176 r      -         
un14_tx_rdwr_collision_0_data_tmp[1]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_21_0              CCU2C       CIN      In      0.000     6.176 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_21_0              CCU2C       COUT     Out     0.061     6.237 r      -         
un14_tx_rdwr_collision_0_data_tmp[3]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_45_0              CCU2C       CIN      In      0.000     6.237 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_45_0              CCU2C       COUT     Out     0.061     6.298 r      -         
un14_tx_rdwr_collision_0_data_tmp[5]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_9_0               CCU2C       CIN      In      0.000     6.298 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_9_0               CCU2C       COUT     Out     0.061     6.359 r      -         
un14_tx_rdwr_collision_0_data_tmp[7]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_69_0              CCU2C       CIN      In      0.000     6.359 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_69_0              CCU2C       COUT     Out     0.061     6.420 r      -         
un14_tx_rdwr_collision_0_data_tmp[9]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_33_0              CCU2C       CIN      In      0.000     6.420 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_33_0              CCU2C       COUT     Out     0.061     6.481 r      -         
un14_tx_rdwr_collision_0_data_tmp[11]                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_81_0              CCU2C       CIN      In      0.000     6.481 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_81_0              CCU2C       COUT     Out     0.061     6.542 r      -         
un14_tx_rdwr_collision_0_data_tmp[13]                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_57_0              CCU2C       CIN      In      0.000     6.542 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_57_0              CCU2C       S1       Out     0.481     7.024 r      -         
un14_tx_rdwr_collision                                                                                                      Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision_0_I_57_0_RNIGJUEI     LUT4        A        In      0.000     7.024 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision_0_I_57_0_RNIGJUEI     LUT4        Z        Out     0.708     7.732 r      -         
tx_rdwr_collision_fc_0                                                                                                      Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_4L6_RNIDHM4S1                             LUT4        C        In      0.000     7.732 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_4L6_RNIDHM4S1                             LUT4        Z        Out     0.390     8.122 r      -         
g0_1_mb_1_0                                                                                                                 Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_3L4_RNI2HVQ72                             LUT4        B        In      0.000     8.122 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_3L4_RNI2HVQ72                             LUT4        Z        Out     0.798     8.920 f      -         
mem_data_req_o                                                                                                              Net         -        -       -         -            9         
gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_data_ack_o                                                                 LUT3        I0       In      0.000     8.920 f      -         
gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_data_ack_o                                                                 LUT3        O        Out     0.831     9.751 f      -         
gen_cache_wt\.i_cache_subsystem.i_adapter.i_dcache_data_fifo.push_i                                                         Net         -        -       -         -            18        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.p_buffer\.dirty_rd_en6                                      LUT4        A        In      0.000     9.751 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.p_buffer\.dirty_rd_en6                                      LUT4        Z        Out     0.868     10.619 f     -         
dirty_rd_en6                                                                                                                Net         -        -       -         -            33        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO_0[0]                              LUT4        B        In      0.000     10.619 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO_0[0]                              LUT4        Z        Out     0.390     11.009 r     -         
dirty_23[0]                                                                                                                 Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO[0]                                LUT4        A        In      0.000     11.009 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO[0]                                LUT4        Z        Out     0.606     11.615 r     -         
dirty_1[0]                                                                                                                  Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0]                                    FD1P3DX     D        In      0.000     11.615 r     -         
==========================================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.946

    - Propagation time:                      11.615
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -6.669

    Number of logic level(s):                21
    Starting point:                          gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q[6] / Q
    Ending point:                            gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                                                          Pin      Pin               Arrival      No. of    
Name                                                                                                                        Type        Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.state_q[6]                                                 FD1P3DX     Q        Out     0.907     0.907 r      -         
state_q[6]                                                                                                                  Net         -        -       -         -            2         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.amo_sel_i_a2                                               LUT4        A        In      0.000     0.907 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.amo_sel_i_a2                                               LUT4        Z        Out     0.931     1.838 f      -         
N_199_fc_0                                                                                                                  Net         -        -       -         -            82        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.lock_reqs                                                  LUT4        A        In      0.000     1.838 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.lock_reqs                                                  LUT4        Z        Out     0.780     2.618 f      -         
N_186_1                                                                                                                     Net         -        -       -         -            7         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2[0]                             LUT4        B        In      0.000     2.618 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2[0]                             LUT4        Z        Out     0.895     3.512 r      -         
miss_req_masked_q_2[0]                                                                                                      Net         -        -       -         -            52        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNIQ20J7[0]                    LUT4        A        In      0.000     3.512 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNIQ20J7[0]                    LUT4        Z        Out     0.390     3.902 r      -         
N_368                                                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNIPOP6A1[1]                   LUT4        A        In      0.000     3.902 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_regs\.miss_req_masked_q_2_RNIPOP6A1[1]                   LUT4        Z        Out     0.768     4.670 r      -         
miss_req_masked_q_2_RNIPOP6A1[1]                                                                                            Net         -        -       -         -            6         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0_RNO           LUT4        A        In      0.000     4.670 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0_RNO           LUT4        Z        Out     0.606     5.276 r      -         
un14_tx_rdwr_collision_0_I_1_0_RNO                                                                                          Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0               CCU2C       A0       In      0.000     5.276 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_1_0               CCU2C       COUT     Out     0.900     6.176 r      -         
un14_tx_rdwr_collision_0_data_tmp[1]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_21_0              CCU2C       CIN      In      0.000     6.176 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_21_0              CCU2C       COUT     Out     0.061     6.237 r      -         
un14_tx_rdwr_collision_0_data_tmp[3]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_45_0              CCU2C       CIN      In      0.000     6.237 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_45_0              CCU2C       COUT     Out     0.061     6.298 r      -         
un14_tx_rdwr_collision_0_data_tmp[5]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_9_0               CCU2C       CIN      In      0.000     6.298 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_9_0               CCU2C       COUT     Out     0.061     6.359 r      -         
un14_tx_rdwr_collision_0_data_tmp[7]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_69_0              CCU2C       CIN      In      0.000     6.359 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_69_0              CCU2C       COUT     Out     0.061     6.420 r      -         
un14_tx_rdwr_collision_0_data_tmp[9]                                                                                        Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_33_0              CCU2C       CIN      In      0.000     6.420 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_33_0              CCU2C       COUT     Out     0.061     6.481 r      -         
un14_tx_rdwr_collision_0_data_tmp[11]                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_81_0              CCU2C       CIN      In      0.000     6.481 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_81_0              CCU2C       COUT     Out     0.061     6.542 r      -         
un14_tx_rdwr_collision_0_data_tmp[13]                                                                                       Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_57_0              CCU2C       CIN      In      0.000     6.542 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l0\.un14_tx_rdwr_collision_0_I_57_0              CCU2C       S1       Out     0.481     7.024 r      -         
un14_tx_rdwr_collision                                                                                                      Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision_0_I_57_0_RNIGJUEI     LUT4        A        In      0.000     7.024 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.p_tx_coll_l1\.un30_tx_rdwr_collision_0_I_57_0_RNIGJUEI     LUT4        Z        Out     0.708     7.732 r      -         
tx_rdwr_collision_fc_0                                                                                                      Net         -        -       -         -            3         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_4L6_RNIDHM4S1                             LUT4        C        In      0.000     7.732 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_4L6_RNIDHM4S1                             LUT4        Z        Out     0.390     8.122 r      -         
g0_1_mb_1_0                                                                                                                 Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_3L4_RNI2HVQ72                             LUT4        B        In      0.000     8.122 r      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.mem_data_req_o_N_3L4_RNI2HVQ72                             LUT4        Z        Out     0.798     8.920 f      -         
mem_data_req_o                                                                                                              Net         -        -       -         -            9         
gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_data_ack_o                                                                 LUT3        I0       In      0.000     8.920 f      -         
gen_cache_wt\.i_cache_subsystem.i_adapter.dcache_data_ack_o                                                                 LUT3        O        Out     0.831     9.751 f      -         
gen_cache_wt\.i_cache_subsystem.i_adapter.i_dcache_data_fifo.push_i                                                         Net         -        -       -         -            18        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.p_buffer\.dirty_rd_en6                                      LUT4        A        In      0.000     9.751 f      -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.p_buffer\.dirty_rd_en6                                      LUT4        Z        Out     0.868     10.619 f     -         
dirty_rd_en6                                                                                                                Net         -        -       -         -            33        
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO_0[0]                              LUT4        B        In      0.000     10.619 f     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO_0[0]                              LUT4        Z        Out     0.390     11.009 r     -         
dirty_23[0]                                                                                                                 Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO[0]                                LUT4        A        In      0.000     11.009 r     -         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty_RNO[0]                                LUT4        Z        Out     0.606     11.615 r     -         
dirty_1[0]                                                                                                                  Net         -        -       -         -            1         
gen_cache_wt\.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.wbuffer_q\[0\]\.dirty[0]                                    FD1P3DX     D        In      0.000     11.615 r     -         
==========================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
Writing compile point status file /home/anonymous/code/cva6/corev_apu/fpga/lattice/impl_1/wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0/cpprop

Summary of Compile Points :
*************************** 
Name                                                                                                                Status     Reason     
------------------------------------------------------------------------------------------------------------------------------------------
wt_dcache__gen55__gen56__internal_typedef_164__internal_typedef_165_68_4s_1s_8s__internal_typedef_166_48_layer0     Mapped     No database
==========================================================================================================================================

Process took 0h:00m:13s realtime, 0h:00m:13s cputime
# Tue Sep 10 12:20:58 2024

###########################################################]
