
stm32f103c8t6_ir_sence.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c0c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003d18  08003d18  00004d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d48  08003d48  00005020  2**0
                  CONTENTS
  4 .ARM          00000000  08003d48  08003d48  00005020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003d48  08003d48  00005020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d48  08003d48  00004d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d4c  08003d4c  00004d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  08003d50  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  20000020  08003d70  00005020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000228  08003d70  00005228  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005020  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cc8c  00000000  00000000  00005049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000255b  00000000  00000000  00011cd5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b98  00000000  00000000  00014230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008fc  00000000  00000000  00014dc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001792d  00000000  00000000  000156c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000105f1  00000000  00000000  0002cff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000861e9  00000000  00000000  0003d5e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c37cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e38  00000000  00000000  000c3810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000c6648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000020 	.word	0x20000020
 8000128:	00000000 	.word	0x00000000
 800012c:	08003d00 	.word	0x08003d00

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000024 	.word	0x20000024
 8000148:	08003d00 	.word	0x08003d00

0800014c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800015a:	2b00      	cmp	r3, #0
 800015c:	db0b      	blt.n	8000176 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800015e:	79fb      	ldrb	r3, [r7, #7]
 8000160:	f003 021f 	and.w	r2, r3, #31
 8000164:	4906      	ldr	r1, [pc, #24]	@ (8000180 <__NVIC_EnableIRQ+0x34>)
 8000166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800016a:	095b      	lsrs	r3, r3, #5
 800016c:	2001      	movs	r0, #1
 800016e:	fa00 f202 	lsl.w	r2, r0, r2
 8000172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000176:	bf00      	nop
 8000178:	370c      	adds	r7, #12
 800017a:	46bd      	mov	sp, r7
 800017c:	bc80      	pop	{r7}
 800017e:	4770      	bx	lr
 8000180:	e000e100 	.word	0xe000e100

08000184 <Timer2_Init>:

extern uint8_t count_lock;
extern uint32_t lastModbusTime;
uint32_t timedelayall[TOTAL_TIMER]={0,};
void Timer2_Init(void)
{
 8000184:	b580      	push	{r7, lr}
 8000186:	af00      	add	r7, sp, #0
	// Enable Clock for Timer2
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000188:	4b13      	ldr	r3, [pc, #76]	@ (80001d8 <Timer2_Init+0x54>)
 800018a:	69db      	ldr	r3, [r3, #28]
 800018c:	4a12      	ldr	r2, [pc, #72]	@ (80001d8 <Timer2_Init+0x54>)
 800018e:	f043 0301 	orr.w	r3, r3, #1
 8000192:	61d3      	str	r3, [r2, #28]

	// Reset Timer
	TIM2->CR1 = 0;
 8000194:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000198:	2200      	movs	r2, #0
 800019a:	601a      	str	r2, [r3, #0]
	TIM2->PSC = 7;       // Prescaler (8MHz / (7 + 1) = 1MHz tick)
 800019c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001a0:	2207      	movs	r2, #7
 80001a2:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->ARR = 999;      // Auto reload value (1ms)
 80001a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001a8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80001ac:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Enable Update Interrupt
	TIM2->DIER |= TIM_DIER_UIE;
 80001ae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001b2:	68db      	ldr	r3, [r3, #12]
 80001b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001b8:	f043 0301 	orr.w	r3, r3, #1
 80001bc:	60d3      	str	r3, [r2, #12]

	// Enable Timer
	TIM2->CR1 |= TIM_CR1_CEN;
 80001be:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80001c8:	f043 0301 	orr.w	r3, r3, #1
 80001cc:	6013      	str	r3, [r2, #0]

	// Enable NVIC for TIM2 IRQ
	NVIC_EnableIRQ(TIM2_IRQn);
 80001ce:	201c      	movs	r0, #28
 80001d0:	f7ff ffbc 	bl	800014c <__NVIC_EnableIRQ>

}
 80001d4:	bf00      	nop
 80001d6:	bd80      	pop	{r7, pc}
 80001d8:	40021000 	.word	0x40021000

080001dc <TIM2_IRQHandler>:
	return _tGloabal_milis;
}


void TIM2_IRQHandler(void)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b082      	sub	sp, #8
 80001e0:	af00      	add	r7, sp, #0

    if (TIM2->SR & TIM_SR_UIF)  // Kiểm tra xem có ngắt xảy ra không
 80001e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80001e6:	691b      	ldr	r3, [r3, #16]
 80001e8:	f003 0301 	and.w	r3, r3, #1
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d045      	beq.n	800027c <TIM2_IRQHandler+0xa0>
    {
      	++_tGloabal_milis;
 80001f0:	4b24      	ldr	r3, [pc, #144]	@ (8000284 <TIM2_IRQHandler+0xa8>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	3301      	adds	r3, #1
 80001f6:	4a23      	ldr	r2, [pc, #140]	@ (8000284 <TIM2_IRQHandler+0xa8>)
 80001f8:	6013      	str	r3, [r2, #0]
      	Task_Gpio_input();
 80001fa:	f000 f9c9 	bl	8000590 <Task_Gpio_input>
		if(_tGloabal_milis>=0x7FFFFFFFU)
 80001fe:	4b21      	ldr	r3, [pc, #132]	@ (8000284 <TIM2_IRQHandler+0xa8>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8000206:	4293      	cmp	r3, r2
 8000208:	d330      	bcc.n	800026c <TIM2_IRQHandler+0x90>
		{
			_tGloabal_milis=0x00U;
 800020a:	4b1e      	ldr	r3, [pc, #120]	@ (8000284 <TIM2_IRQHandler+0xa8>)
 800020c:	2200      	movs	r2, #0
 800020e:	601a      	str	r2, [r3, #0]
			for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8000210:	2300      	movs	r3, #0
 8000212:	607b      	str	r3, [r7, #4]
 8000214:	e027      	b.n	8000266 <TIM2_IRQHandler+0x8a>
			{
				TID_Timer[i].Time_Cur=0x00U;
 8000216:	4a1c      	ldr	r2, [pc, #112]	@ (8000288 <TIM2_IRQHandler+0xac>)
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	011b      	lsls	r3, r3, #4
 800021c:	4413      	add	r3, r2
 800021e:	2200      	movs	r2, #0
 8000220:	601a      	str	r2, [r3, #0]
				if(TID_Timer[i].End_Time>0x7FFFFFFFU)
 8000222:	4a19      	ldr	r2, [pc, #100]	@ (8000288 <TIM2_IRQHandler+0xac>)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	4413      	add	r3, r2
 800022a:	330c      	adds	r3, #12
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	2b00      	cmp	r3, #0
 8000230:	da0f      	bge.n	8000252 <TIM2_IRQHandler+0x76>
				{
					TID_Timer[i].End_Time=TID_Timer[i].End_Time-0x7FFFFFFFU;
 8000232:	4a15      	ldr	r2, [pc, #84]	@ (8000288 <TIM2_IRQHandler+0xac>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	011b      	lsls	r3, r3, #4
 8000238:	4413      	add	r3, r2
 800023a:	330c      	adds	r3, #12
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8000242:	3301      	adds	r3, #1
 8000244:	4910      	ldr	r1, [pc, #64]	@ (8000288 <TIM2_IRQHandler+0xac>)
 8000246:	687a      	ldr	r2, [r7, #4]
 8000248:	0112      	lsls	r2, r2, #4
 800024a:	440a      	add	r2, r1
 800024c:	320c      	adds	r2, #12
 800024e:	6013      	str	r3, [r2, #0]
 8000250:	e006      	b.n	8000260 <TIM2_IRQHandler+0x84>
				}
				else
				{
					TID_Timer[i].End_Time=0x00U;
 8000252:	4a0d      	ldr	r2, [pc, #52]	@ (8000288 <TIM2_IRQHandler+0xac>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	011b      	lsls	r3, r3, #4
 8000258:	4413      	add	r3, r2
 800025a:	330c      	adds	r3, #12
 800025c:	2200      	movs	r2, #0
 800025e:	601a      	str	r2, [r3, #0]
			for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	3301      	adds	r3, #1
 8000264:	607b      	str	r3, [r7, #4]
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2b03      	cmp	r3, #3
 800026a:	ddd4      	ble.n	8000216 <TIM2_IRQHandler+0x3a>
				}
			}
		}
		TIM2->SR &= ~TIM_SR_UIF; // Xóa cờ UIF (bit 0)
 800026c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000270:	691b      	ldr	r3, [r3, #16]
 8000272:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000276:	f023 0301 	bic.w	r3, r3, #1
 800027a:	6113      	str	r3, [r2, #16]
    }
}
 800027c:	bf00      	nop
 800027e:	3708      	adds	r7, #8
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}
 8000284:	2000007c 	.word	0x2000007c
 8000288:	2000003c 	.word	0x2000003c

0800028c <reset_timer>:
void reset_timer(void)
{
 800028c:	b480      	push	{r7}
 800028e:	b083      	sub	sp, #12
 8000290:	af00      	add	r7, sp, #0

	for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8000292:	2300      	movs	r3, #0
 8000294:	607b      	str	r3, [r7, #4]
 8000296:	e020      	b.n	80002da <reset_timer+0x4e>
	{
		TID_Timer[i].active=0x00U;
 8000298:	4a14      	ldr	r2, [pc, #80]	@ (80002ec <reset_timer+0x60>)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	011b      	lsls	r3, r3, #4
 800029e:	4413      	add	r3, r2
 80002a0:	3304      	adds	r3, #4
 80002a2:	2200      	movs	r2, #0
 80002a4:	701a      	strb	r2, [r3, #0]
		TID_Timer[i].Time_Delay=0x00U;
 80002a6:	4a11      	ldr	r2, [pc, #68]	@ (80002ec <reset_timer+0x60>)
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	011b      	lsls	r3, r3, #4
 80002ac:	4413      	add	r3, r2
 80002ae:	3308      	adds	r3, #8
 80002b0:	2200      	movs	r2, #0
 80002b2:	601a      	str	r2, [r3, #0]
		TID_Timer[i].Time_Cur=0x00U;
 80002b4:	4a0d      	ldr	r2, [pc, #52]	@ (80002ec <reset_timer+0x60>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	011b      	lsls	r3, r3, #4
 80002ba:	4413      	add	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	601a      	str	r2, [r3, #0]
		TID_Timer[i].End_Time=0x00U;
 80002c0:	4a0a      	ldr	r2, [pc, #40]	@ (80002ec <reset_timer+0x60>)
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	011b      	lsls	r3, r3, #4
 80002c6:	4413      	add	r3, r2
 80002c8:	330c      	adds	r3, #12
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
		_tGloabal_milis=0x00U;
 80002ce:	4b08      	ldr	r3, [pc, #32]	@ (80002f0 <reset_timer+0x64>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	601a      	str	r2, [r3, #0]
	for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	3301      	adds	r3, #1
 80002d8:	607b      	str	r3, [r7, #4]
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	2b03      	cmp	r3, #3
 80002de:	dddb      	ble.n	8000298 <reset_timer+0xc>
	}

}
 80002e0:	bf00      	nop
 80002e2:	bf00      	nop
 80002e4:	370c      	adds	r7, #12
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bc80      	pop	{r7}
 80002ea:	4770      	bx	lr
 80002ec:	2000003c 	.word	0x2000003c
 80002f0:	2000007c 	.word	0x2000007c

080002f4 <Delay_SetTimer>:
	TID_Timer[id].Time_Delay=0x00U;
	TID_Timer[id].Time_Cur=0x00U;
	TID_Timer[id].End_Time=0x00U;
}
void Delay_SetTimer(uint8_t id,uint32_t timer)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b083      	sub	sp, #12
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	4603      	mov	r3, r0
 80002fc:	6039      	str	r1, [r7, #0]
 80002fe:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x01U;
 8000300:	79fb      	ldrb	r3, [r7, #7]
 8000302:	4a15      	ldr	r2, [pc, #84]	@ (8000358 <Delay_SetTimer+0x64>)
 8000304:	011b      	lsls	r3, r3, #4
 8000306:	4413      	add	r3, r2
 8000308:	3304      	adds	r3, #4
 800030a:	2201      	movs	r2, #1
 800030c:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=timer;
 800030e:	79fb      	ldrb	r3, [r7, #7]
 8000310:	4a11      	ldr	r2, [pc, #68]	@ (8000358 <Delay_SetTimer+0x64>)
 8000312:	011b      	lsls	r3, r3, #4
 8000314:	4413      	add	r3, r2
 8000316:	3308      	adds	r3, #8
 8000318:	683a      	ldr	r2, [r7, #0]
 800031a:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 800031c:	79fb      	ldrb	r3, [r7, #7]
 800031e:	4a0f      	ldr	r2, [pc, #60]	@ (800035c <Delay_SetTimer+0x68>)
 8000320:	6812      	ldr	r2, [r2, #0]
 8000322:	490d      	ldr	r1, [pc, #52]	@ (8000358 <Delay_SetTimer+0x64>)
 8000324:	011b      	lsls	r3, r3, #4
 8000326:	440b      	add	r3, r1
 8000328:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=TID_Timer[id].Time_Cur+TID_Timer[id].Time_Delay;
 800032a:	79fb      	ldrb	r3, [r7, #7]
 800032c:	4a0a      	ldr	r2, [pc, #40]	@ (8000358 <Delay_SetTimer+0x64>)
 800032e:	011b      	lsls	r3, r3, #4
 8000330:	4413      	add	r3, r2
 8000332:	6819      	ldr	r1, [r3, #0]
 8000334:	79fb      	ldrb	r3, [r7, #7]
 8000336:	4a08      	ldr	r2, [pc, #32]	@ (8000358 <Delay_SetTimer+0x64>)
 8000338:	011b      	lsls	r3, r3, #4
 800033a:	4413      	add	r3, r2
 800033c:	3308      	adds	r3, #8
 800033e:	681a      	ldr	r2, [r3, #0]
 8000340:	79fb      	ldrb	r3, [r7, #7]
 8000342:	440a      	add	r2, r1
 8000344:	4904      	ldr	r1, [pc, #16]	@ (8000358 <Delay_SetTimer+0x64>)
 8000346:	011b      	lsls	r3, r3, #4
 8000348:	440b      	add	r3, r1
 800034a:	330c      	adds	r3, #12
 800034c:	601a      	str	r2, [r3, #0]
}
 800034e:	bf00      	nop
 8000350:	370c      	adds	r7, #12
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr
 8000358:	2000003c 	.word	0x2000003c
 800035c:	2000007c 	.word	0x2000007c

08000360 <Delay_GetTimer>:
uint8_t Delay_GetTimer(uint8_t id)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
 8000366:	4603      	mov	r3, r0
 8000368:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 800036a:	79fb      	ldrb	r3, [r7, #7]
 800036c:	4a16      	ldr	r2, [pc, #88]	@ (80003c8 <Delay_GetTimer+0x68>)
 800036e:	6812      	ldr	r2, [r2, #0]
 8000370:	4916      	ldr	r1, [pc, #88]	@ (80003cc <Delay_GetTimer+0x6c>)
 8000372:	011b      	lsls	r3, r3, #4
 8000374:	440b      	add	r3, r1
 8000376:	601a      	str	r2, [r3, #0]
	if(TID_Timer[id].active==0x01U)
 8000378:	79fb      	ldrb	r3, [r7, #7]
 800037a:	4a14      	ldr	r2, [pc, #80]	@ (80003cc <Delay_GetTimer+0x6c>)
 800037c:	011b      	lsls	r3, r3, #4
 800037e:	4413      	add	r3, r2
 8000380:	3304      	adds	r3, #4
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	2b01      	cmp	r3, #1
 8000386:	d119      	bne.n	80003bc <Delay_GetTimer+0x5c>
	{
		if(TID_Timer[id].Time_Cur>=TID_Timer[id].End_Time)
 8000388:	79fb      	ldrb	r3, [r7, #7]
 800038a:	4a10      	ldr	r2, [pc, #64]	@ (80003cc <Delay_GetTimer+0x6c>)
 800038c:	011b      	lsls	r3, r3, #4
 800038e:	4413      	add	r3, r2
 8000390:	681a      	ldr	r2, [r3, #0]
 8000392:	79fb      	ldrb	r3, [r7, #7]
 8000394:	490d      	ldr	r1, [pc, #52]	@ (80003cc <Delay_GetTimer+0x6c>)
 8000396:	011b      	lsls	r3, r3, #4
 8000398:	440b      	add	r3, r1
 800039a:	330c      	adds	r3, #12
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	429a      	cmp	r2, r3
 80003a0:	d30c      	bcc.n	80003bc <Delay_GetTimer+0x5c>
		{
			Delay_SetTimer(id,TID_Timer[id].Time_Delay);
 80003a2:	79fb      	ldrb	r3, [r7, #7]
 80003a4:	4a09      	ldr	r2, [pc, #36]	@ (80003cc <Delay_GetTimer+0x6c>)
 80003a6:	011b      	lsls	r3, r3, #4
 80003a8:	4413      	add	r3, r2
 80003aa:	3308      	adds	r3, #8
 80003ac:	681a      	ldr	r2, [r3, #0]
 80003ae:	79fb      	ldrb	r3, [r7, #7]
 80003b0:	4611      	mov	r1, r2
 80003b2:	4618      	mov	r0, r3
 80003b4:	f7ff ff9e 	bl	80002f4 <Delay_SetTimer>
			return 0x01U;
 80003b8:	2301      	movs	r3, #1
 80003ba:	e000      	b.n	80003be <Delay_GetTimer+0x5e>
		}
	}
	return 0x00U;
 80003bc:	2300      	movs	r3, #0
}
 80003be:	4618      	mov	r0, r3
 80003c0:	3708      	adds	r7, #8
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bd80      	pop	{r7, pc}
 80003c6:	bf00      	nop
 80003c8:	2000007c 	.word	0x2000007c
 80003cc:	2000003c 	.word	0x2000003c

080003d0 <ADC_Init_main>:
#include "drv_adc.h"
extern ADC_HandleTypeDef hadc1;
volatile static uint16_t a[4];
volatile static uint32_t adc_avg[NUMBER_OF_CHANEL_ADC]={};
void ADC_Init_main(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	af00      	add	r7, sp, #0
	 HAL_ADC_Start_DMA(&hadc1,(uint32_t *)a,4);
 80003d4:	2204      	movs	r2, #4
 80003d6:	4903      	ldr	r1, [pc, #12]	@ (80003e4 <ADC_Init_main+0x14>)
 80003d8:	4803      	ldr	r0, [pc, #12]	@ (80003e8 <ADC_Init_main+0x18>)
 80003da:	f000 ffed 	bl	80013b8 <HAL_ADC_Start_DMA>
}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	20000080 	.word	0x20000080
 80003e8:	200000b8 	.word	0x200000b8

080003ec <ADC_run>:

void ADC_run(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b083      	sub	sp, #12
 80003f0:	af00      	add	r7, sp, #0
	volatile static uint32_t sum_of_sampling[NUMBER_OF_CHANEL_ADC]={};
	static uint8_t count=0x00U;
	if(DMA1->ISR &(1<<1U))
 80003f2:	4b25      	ldr	r3, [pc, #148]	@ (8000488 <ADC_run+0x9c>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	f003 0302 	and.w	r3, r3, #2
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d03e      	beq.n	800047c <ADC_run+0x90>
	{
		for(int i=0;i<NUMBER_OF_CHANEL_ADC;i++)
 80003fe:	2300      	movs	r3, #0
 8000400:	607b      	str	r3, [r7, #4]
 8000402:	e011      	b.n	8000428 <ADC_run+0x3c>
		{
			sum_of_sampling[i] +=(uint32_t)a[i];
 8000404:	4a21      	ldr	r2, [pc, #132]	@ (800048c <ADC_run+0xa0>)
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800040c:	b29b      	uxth	r3, r3
 800040e:	4619      	mov	r1, r3
 8000410:	4a1f      	ldr	r2, [pc, #124]	@ (8000490 <ADC_run+0xa4>)
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000418:	18ca      	adds	r2, r1, r3
 800041a:	491d      	ldr	r1, [pc, #116]	@ (8000490 <ADC_run+0xa4>)
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i=0;i<NUMBER_OF_CHANEL_ADC;i++)
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	3301      	adds	r3, #1
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	2b03      	cmp	r3, #3
 800042c:	ddea      	ble.n	8000404 <ADC_run+0x18>
		}
		if(++count>=NUMBER_OF_SAMPLING)
 800042e:	4b19      	ldr	r3, [pc, #100]	@ (8000494 <ADC_run+0xa8>)
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	3301      	adds	r3, #1
 8000434:	b2da      	uxtb	r2, r3
 8000436:	4b17      	ldr	r3, [pc, #92]	@ (8000494 <ADC_run+0xa8>)
 8000438:	701a      	strb	r2, [r3, #0]
 800043a:	4b16      	ldr	r3, [pc, #88]	@ (8000494 <ADC_run+0xa8>)
 800043c:	781b      	ldrb	r3, [r3, #0]
 800043e:	2b1d      	cmp	r3, #29
 8000440:	d91c      	bls.n	800047c <ADC_run+0x90>
		{
			count=0x00U;
 8000442:	4b14      	ldr	r3, [pc, #80]	@ (8000494 <ADC_run+0xa8>)
 8000444:	2200      	movs	r2, #0
 8000446:	701a      	strb	r2, [r3, #0]
			for(int i=0;i<NUMBER_OF_CHANEL_ADC;i++)
 8000448:	2300      	movs	r3, #0
 800044a:	603b      	str	r3, [r7, #0]
 800044c:	e013      	b.n	8000476 <ADC_run+0x8a>
			{
				adc_avg[i] = (sum_of_sampling[i]/NUMBER_OF_SAMPLING);
 800044e:	4a10      	ldr	r2, [pc, #64]	@ (8000490 <ADC_run+0xa4>)
 8000450:	683b      	ldr	r3, [r7, #0]
 8000452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000456:	4a10      	ldr	r2, [pc, #64]	@ (8000498 <ADC_run+0xac>)
 8000458:	fba2 2303 	umull	r2, r3, r2, r3
 800045c:	091a      	lsrs	r2, r3, #4
 800045e:	490f      	ldr	r1, [pc, #60]	@ (800049c <ADC_run+0xb0>)
 8000460:	683b      	ldr	r3, [r7, #0]
 8000462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				sum_of_sampling[i]=0x00U;
 8000466:	4a0a      	ldr	r2, [pc, #40]	@ (8000490 <ADC_run+0xa4>)
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	2100      	movs	r1, #0
 800046c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for(int i=0;i<NUMBER_OF_CHANEL_ADC;i++)
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	3301      	adds	r3, #1
 8000474:	603b      	str	r3, [r7, #0]
 8000476:	683b      	ldr	r3, [r7, #0]
 8000478:	2b03      	cmp	r3, #3
 800047a:	dde8      	ble.n	800044e <ADC_run+0x62>
			}
		}
	}

}
 800047c:	bf00      	nop
 800047e:	370c      	adds	r7, #12
 8000480:	46bd      	mov	sp, r7
 8000482:	bc80      	pop	{r7}
 8000484:	4770      	bx	lr
 8000486:	bf00      	nop
 8000488:	40020000 	.word	0x40020000
 800048c:	20000080 	.word	0x20000080
 8000490:	20000098 	.word	0x20000098
 8000494:	200000a8 	.word	0x200000a8
 8000498:	88888889 	.word	0x88888889
 800049c:	20000088 	.word	0x20000088

080004a0 <Adc_getvalue>:
uint32_t Adc_getvalue(uint8_t chanel)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	4603      	mov	r3, r0
 80004a8:	71fb      	strb	r3, [r7, #7]
	return adc_avg[chanel];
 80004aa:	79fb      	ldrb	r3, [r7, #7]
 80004ac:	4a03      	ldr	r2, [pc, #12]	@ (80004bc <Adc_getvalue+0x1c>)
 80004ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80004b2:	4618      	mov	r0, r3
 80004b4:	370c      	adds	r7, #12
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bc80      	pop	{r7}
 80004ba:	4770      	bx	lr
 80004bc:	20000088 	.word	0x20000088

080004c0 <ADC1_Calibration>:
void ADC1_Calibration(void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	af00      	add	r7, sp, #0
    // Bước 1: Đảm bảo ADC đã được kích hoạt Clock (Phải được thực hiện ở thanh ghi RCC trước đó)
    // Giả định: Clock cho ADC1 đã được bật (RCC_APB2ENR |= RCC_APB2ENR_ADC1EN)

    // Bước 2: Bật ADC (Thiết lập bit ADON)
    // Cần bật ADC trước khi hiệu chuẩn.
    ADC1->CR2 |= ADC_CR2_ADON;
 80004c4:	4b12      	ldr	r3, [pc, #72]	@ (8000510 <ADC1_Calibration+0x50>)
 80004c6:	689b      	ldr	r3, [r3, #8]
 80004c8:	4a11      	ldr	r2, [pc, #68]	@ (8000510 <ADC1_Calibration+0x50>)
 80004ca:	f043 0301 	orr.w	r3, r3, #1
 80004ce:	6093      	str	r3, [r2, #8]

    // Chờ một thời gian ngắn (tối thiểu 2 chu kỳ clock ADC) để ADC ổn định (thao tác này thường đã đủ).

    // Bước 3: Thiết lập bit RSTCAL để reset giá trị hiệu chuẩn trước đó
    ADC1->CR2 |= ADC_CR2_RSTCAL;
 80004d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000510 <ADC1_Calibration+0x50>)
 80004d2:	689b      	ldr	r3, [r3, #8]
 80004d4:	4a0e      	ldr	r2, [pc, #56]	@ (8000510 <ADC1_Calibration+0x50>)
 80004d6:	f043 0308 	orr.w	r3, r3, #8
 80004da:	6093      	str	r3, [r2, #8]

    // Bước 4: Chờ cho bit RSTCAL tự động xóa (báo hiệu việc reset đã hoàn tất)
    // Vòng lặp chờ: Đợi cho thanh ghi tự động xóa bit RSTCAL
    while ((ADC1->CR2 & ADC_CR2_RSTCAL) != 0);
 80004dc:	bf00      	nop
 80004de:	4b0c      	ldr	r3, [pc, #48]	@ (8000510 <ADC1_Calibration+0x50>)
 80004e0:	689b      	ldr	r3, [r3, #8]
 80004e2:	f003 0308 	and.w	r3, r3, #8
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d1f9      	bne.n	80004de <ADC1_Calibration+0x1e>

    // Bước 5: Thiết lập bit CAL để bắt đầu quá trình tự hiệu chuẩn
    ADC1->CR2 |= ADC_CR2_CAL;
 80004ea:	4b09      	ldr	r3, [pc, #36]	@ (8000510 <ADC1_Calibration+0x50>)
 80004ec:	689b      	ldr	r3, [r3, #8]
 80004ee:	4a08      	ldr	r2, [pc, #32]	@ (8000510 <ADC1_Calibration+0x50>)
 80004f0:	f043 0304 	orr.w	r3, r3, #4
 80004f4:	6093      	str	r3, [r2, #8]

    // Bước 6: Chờ cho bit CAL tự động xóa (báo hiệu quá trình hiệu chuẩn đã hoàn tất)
    // Vòng lặp chờ: Đợi cho thanh ghi tự động xóa bit CAL
    while ((ADC1->CR2 & ADC_CR2_CAL) != 0);
 80004f6:	bf00      	nop
 80004f8:	4b05      	ldr	r3, [pc, #20]	@ (8000510 <ADC1_Calibration+0x50>)
 80004fa:	689b      	ldr	r3, [r3, #8]
 80004fc:	f003 0304 	and.w	r3, r3, #4
 8000500:	2b00      	cmp	r3, #0
 8000502:	d1f9      	bne.n	80004f8 <ADC1_Calibration+0x38>

    // Quá trình hiệu chuẩn ADC1 đã hoàn thành.
    // Mã hiệu chỉnh đã được tính toán và lưu nội bộ.
}
 8000504:	bf00      	nop
 8000506:	bf00      	nop
 8000508:	46bd      	mov	sp, r7
 800050a:	bc80      	pop	{r7}
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop
 8000510:	40012400 	.word	0x40012400

08000514 <Gpio_read_input>:

#include"dvr_gpio.h"
volatile static Input_state_Sesor   sensor;
uint8_t Gpio_read_input(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b082      	sub	sp, #8
 8000518:	af00      	add	r7, sp, #0
	uint8_t input=0x00U;
 800051a:	2300      	movs	r3, #0
 800051c:	71fb      	strb	r3, [r7, #7]
	input |=(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15)<<0);
 800051e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000522:	4819      	ldr	r0, [pc, #100]	@ (8000588 <Gpio_read_input+0x74>)
 8000524:	f001 ff70 	bl	8002408 <HAL_GPIO_ReadPin>
 8000528:	4603      	mov	r3, r0
 800052a:	b25a      	sxtb	r2, r3
 800052c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000530:	4313      	orrs	r3, r2
 8000532:	b25b      	sxtb	r3, r3
 8000534:	71fb      	strb	r3, [r7, #7]
	input |=(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3)<<1);
 8000536:	2108      	movs	r1, #8
 8000538:	4814      	ldr	r0, [pc, #80]	@ (800058c <Gpio_read_input+0x78>)
 800053a:	f001 ff65 	bl	8002408 <HAL_GPIO_ReadPin>
 800053e:	4603      	mov	r3, r0
 8000540:	005b      	lsls	r3, r3, #1
 8000542:	b25a      	sxtb	r2, r3
 8000544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000548:	4313      	orrs	r3, r2
 800054a:	b25b      	sxtb	r3, r3
 800054c:	71fb      	strb	r3, [r7, #7]
	input |=(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3)<<2);
 800054e:	2108      	movs	r1, #8
 8000550:	480e      	ldr	r0, [pc, #56]	@ (800058c <Gpio_read_input+0x78>)
 8000552:	f001 ff59 	bl	8002408 <HAL_GPIO_ReadPin>
 8000556:	4603      	mov	r3, r0
 8000558:	009b      	lsls	r3, r3, #2
 800055a:	b25a      	sxtb	r2, r3
 800055c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000560:	4313      	orrs	r3, r2
 8000562:	b25b      	sxtb	r3, r3
 8000564:	71fb      	strb	r3, [r7, #7]
	input |=(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_3)<<3);
 8000566:	2108      	movs	r1, #8
 8000568:	4808      	ldr	r0, [pc, #32]	@ (800058c <Gpio_read_input+0x78>)
 800056a:	f001 ff4d 	bl	8002408 <HAL_GPIO_ReadPin>
 800056e:	4603      	mov	r3, r0
 8000570:	00db      	lsls	r3, r3, #3
 8000572:	b25a      	sxtb	r2, r3
 8000574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000578:	4313      	orrs	r3, r2
 800057a:	b25b      	sxtb	r3, r3
 800057c:	71fb      	strb	r3, [r7, #7]
	return input;
 800057e:	79fb      	ldrb	r3, [r7, #7]
}
 8000580:	4618      	mov	r0, r3
 8000582:	3708      	adds	r7, #8
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	40010800 	.word	0x40010800
 800058c:	40010c00 	.word	0x40010c00

08000590 <Task_Gpio_input>:

void Task_Gpio_input()
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
	uint8_t input_sensor_current;
	uint8_t input_read;
	input_sensor_current=Gpio_read_input();
 8000596:	f7ff ffbd 	bl	8000514 <Gpio_read_input>
 800059a:	4603      	mov	r3, r0
 800059c:	70fb      	strb	r3, [r7, #3]
    for (int i = 0; i < NUM_SENSORS; i++)
 800059e:	2300      	movs	r3, #0
 80005a0:	607b      	str	r3, [r7, #4]
 80005a2:	e040      	b.n	8000626 <Task_Gpio_input+0x96>
    {
    	input_read=(input_sensor_current &(1<<i))==0x00U ? 0x00U :0xFFU;
 80005a4:	78fa      	ldrb	r2, [r7, #3]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	fa42 f303 	asr.w	r3, r2, r3
 80005ac:	f003 0301 	and.w	r3, r3, #1
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d101      	bne.n	80005b8 <Task_Gpio_input+0x28>
 80005b4:	2300      	movs	r3, #0
 80005b6:	e000      	b.n	80005ba <Task_Gpio_input+0x2a>
 80005b8:	23ff      	movs	r3, #255	@ 0xff
 80005ba:	70bb      	strb	r3, [r7, #2]
        // 2. So sánh với lần đọc trước
        if (input_read == sensor.Last_Sensor_Reading[i])
 80005bc:	4a1e      	ldr	r2, [pc, #120]	@ (8000638 <Task_Gpio_input+0xa8>)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4413      	add	r3, r2
 80005c2:	3304      	adds	r3, #4
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	b2db      	uxtb	r3, r3
 80005c8:	78ba      	ldrb	r2, [r7, #2]
 80005ca:	429a      	cmp	r2, r3
 80005cc:	d11c      	bne.n	8000608 <Task_Gpio_input+0x78>
        {
            // Tín hiệu vẫn GIỮ NGUYÊN trạng thái (không có rung dội)
            if (sensor.Sample_Counter[i] < NUMBER_GPIO_SAMPLING)
 80005ce:	4a1a      	ldr	r2, [pc, #104]	@ (8000638 <Task_Gpio_input+0xa8>)
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	4413      	add	r3, r2
 80005d4:	3308      	adds	r3, #8
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	2b09      	cmp	r3, #9
 80005dc:	d80e      	bhi.n	80005fc <Task_Gpio_input+0x6c>
            {
            	sensor.Sample_Counter[i]++; // Tăng bộ đếm ổn định
 80005de:	4a16      	ldr	r2, [pc, #88]	@ (8000638 <Task_Gpio_input+0xa8>)
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	4413      	add	r3, r2
 80005e4:	3308      	adds	r3, #8
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	3301      	adds	r3, #1
 80005ec:	b2d9      	uxtb	r1, r3
 80005ee:	4a12      	ldr	r2, [pc, #72]	@ (8000638 <Task_Gpio_input+0xa8>)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4413      	add	r3, r2
 80005f4:	3308      	adds	r3, #8
 80005f6:	460a      	mov	r2, r1
 80005f8:	701a      	strb	r2, [r3, #0]
 80005fa:	e00b      	b.n	8000614 <Task_Gpio_input+0x84>
            }
            else
            {
                // Đã đủ ngưỡng ổn định, CẬP NHẬT trạng thái chính thức
            	sensor.Sensor_State[i] = input_read;
 80005fc:	4a0e      	ldr	r2, [pc, #56]	@ (8000638 <Task_Gpio_input+0xa8>)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	4413      	add	r3, r2
 8000602:	78ba      	ldrb	r2, [r7, #2]
 8000604:	701a      	strb	r2, [r3, #0]
 8000606:	e005      	b.n	8000614 <Task_Gpio_input+0x84>
        }
        else
        {
            // Tín hiệu BỊ THAY ĐỔI (có thể do rung dội hoặc trạng thái thực)
            // Đặt bộ đếm về 0 và chờ xác nhận lại
        	sensor.Sample_Counter[i] = 0;
 8000608:	4a0b      	ldr	r2, [pc, #44]	@ (8000638 <Task_Gpio_input+0xa8>)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	4413      	add	r3, r2
 800060e:	3308      	adds	r3, #8
 8000610:	2200      	movs	r2, #0
 8000612:	701a      	strb	r2, [r3, #0]
        }
        // 3. Cập nhật lần đọc trước cho chu kỳ tiếp theo
    	sensor.Last_Sensor_Reading[i] = input_read;
 8000614:	4a08      	ldr	r2, [pc, #32]	@ (8000638 <Task_Gpio_input+0xa8>)
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	4413      	add	r3, r2
 800061a:	3304      	adds	r3, #4
 800061c:	78ba      	ldrb	r2, [r7, #2]
 800061e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3301      	adds	r3, #1
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b03      	cmp	r3, #3
 800062a:	d9bb      	bls.n	80005a4 <Task_Gpio_input+0x14>
    }
}
 800062c:	bf00      	nop
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	200000ac 	.word	0x200000ac

0800063c <Get_State_Sensor>:
uint8_t Get_State_Sensor(uint8_t channel)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	71fb      	strb	r3, [r7, #7]
	return sensor.Sensor_State[channel];
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	4a03      	ldr	r2, [pc, #12]	@ (8000658 <Get_State_Sensor+0x1c>)
 800064a:	5cd3      	ldrb	r3, [r2, r3]
 800064c:	b2db      	uxtb	r3, r3
}
 800064e:	4618      	mov	r0, r3
 8000650:	370c      	adds	r7, #12
 8000652:	46bd      	mov	sp, r7
 8000654:	bc80      	pop	{r7}
 8000656:	4770      	bx	lr
 8000658:	200000ac 	.word	0x200000ac

0800065c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000660:	f000 fd70 	bl	8001144 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000664:	f000 f832 	bl	80006cc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000668:	f000 f994 	bl	8000994 <MX_GPIO_Init>
	MX_DMA_Init();
 800066c:	f000 f974 	bl	8000958 <MX_DMA_Init>
	MX_ADC1_Init();
 8000670:	f000 f886 	bl	8000780 <MX_ADC1_Init>

	ADC1_Calibration();
 8000674:	f7ff ff24 	bl	80004c0 <ADC1_Calibration>

	MX_I2C1_Init();
 8000678:	f000 f8ec 	bl	8000854 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 800067c:	f000 f918 	bl	80008b0 <MX_USART1_UART_Init>
	MX_USART3_UART_Init();
 8000680:	f000 f940 	bl	8000904 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	Timer2_Init();
 8000684:	f7ff fd7e 	bl	8000184 <Timer2_Init>
	reset_timer();
 8000688:	f7ff fe00 	bl	800028c <reset_timer>
	Delay_SetTimer(TID_TIMER_1ms,1);
 800068c:	2101      	movs	r1, #1
 800068e:	2000      	movs	r0, #0
 8000690:	f7ff fe30 	bl	80002f4 <Delay_SetTimer>
	Delay_SetTimer(TID_COUNT_10ms,10);
 8000694:	210a      	movs	r1, #10
 8000696:	2001      	movs	r0, #1
 8000698:	f7ff fe2c 	bl	80002f4 <Delay_SetTimer>
	Delay_SetTimer(TID_TIMER_1000ms,1000);
 800069c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80006a0:	2002      	movs	r0, #2
 80006a2:	f7ff fe27 	bl	80002f4 <Delay_SetTimer>
	ADC_Init_main();
 80006a6:	f7ff fe93 	bl	80003d0 <ADC_Init_main>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(Delay_GetTimer(TID_TIMER_1ms))
 80006aa:	2000      	movs	r0, #0
 80006ac:	f7ff fe58 	bl	8000360 <Delay_GetTimer>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <main+0x5e>
	  {
		  Task_Ir_Run();
 80006b6:	f000 f9fb 	bl	8000ab0 <Task_Ir_Run>
	  }
	  if(Delay_GetTimer(TID_TIMER_1000ms))
 80006ba:	2002      	movs	r0, #2
 80006bc:	f7ff fe50 	bl	8000360 <Delay_GetTimer>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d0f1      	beq.n	80006aa <main+0x4e>
	  {
		Task_uart();
 80006c6:	f000 fc8f 	bl	8000fe8 <Task_uart>
	  if(Delay_GetTimer(TID_TIMER_1ms))
 80006ca:	e7ee      	b.n	80006aa <main+0x4e>

080006cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b094      	sub	sp, #80	@ 0x50
 80006d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006d6:	2228      	movs	r2, #40	@ 0x28
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f003 fae4 	bl	8003ca8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]
 80006ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
 80006f6:	605a      	str	r2, [r3, #4]
 80006f8:	609a      	str	r2, [r3, #8]
 80006fa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006fc:	2301      	movs	r3, #1
 80006fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000700:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000704:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800070a:	2301      	movs	r3, #1
 800070c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070e:	2302      	movs	r3, #2
 8000710:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000712:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000716:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000718:	2300      	movs	r3, #0
 800071a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000720:	4618      	mov	r0, r3
 8000722:	f001 ffe5 	bl	80026f0 <HAL_RCC_OscConfig>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800072c:	f000 f9ba 	bl	8000aa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000730:	230f      	movs	r3, #15
 8000732:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000734:	2302      	movs	r3, #2
 8000736:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000738:	2380      	movs	r3, #128	@ 0x80
 800073a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800073c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000740:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000742:	2300      	movs	r3, #0
 8000744:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000746:	f107 0314 	add.w	r3, r7, #20
 800074a:	2100      	movs	r1, #0
 800074c:	4618      	mov	r0, r3
 800074e:	f002 fa51 	bl	8002bf4 <HAL_RCC_ClockConfig>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000758:	f000 f9a4 	bl	8000aa4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800075c:	2302      	movs	r3, #2
 800075e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8000760:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000764:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000766:	1d3b      	adds	r3, r7, #4
 8000768:	4618      	mov	r0, r3
 800076a:	f002 fbd1 	bl	8002f10 <HAL_RCCEx_PeriphCLKConfig>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000774:	f000 f996 	bl	8000aa4 <Error_Handler>
  }
}
 8000778:	bf00      	nop
 800077a:	3750      	adds	r7, #80	@ 0x50
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}

08000780 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000790:	4b2e      	ldr	r3, [pc, #184]	@ (800084c <MX_ADC1_Init+0xcc>)
 8000792:	4a2f      	ldr	r2, [pc, #188]	@ (8000850 <MX_ADC1_Init+0xd0>)
 8000794:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000796:	4b2d      	ldr	r3, [pc, #180]	@ (800084c <MX_ADC1_Init+0xcc>)
 8000798:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800079c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800079e:	4b2b      	ldr	r3, [pc, #172]	@ (800084c <MX_ADC1_Init+0xcc>)
 80007a0:	2201      	movs	r2, #1
 80007a2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007a4:	4b29      	ldr	r3, [pc, #164]	@ (800084c <MX_ADC1_Init+0xcc>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007aa:	4b28      	ldr	r3, [pc, #160]	@ (800084c <MX_ADC1_Init+0xcc>)
 80007ac:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80007b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007b2:	4b26      	ldr	r3, [pc, #152]	@ (800084c <MX_ADC1_Init+0xcc>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 80007b8:	4b24      	ldr	r3, [pc, #144]	@ (800084c <MX_ADC1_Init+0xcc>)
 80007ba:	2204      	movs	r2, #4
 80007bc:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007be:	4823      	ldr	r0, [pc, #140]	@ (800084c <MX_ADC1_Init+0xcc>)
 80007c0:	f000 fd22 	bl	8001208 <HAL_ADC_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80007ca:	f000 f96b 	bl	8000aa4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007d2:	2301      	movs	r3, #1
 80007d4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80007d6:	2307      	movs	r3, #7
 80007d8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007da:	1d3b      	adds	r3, r7, #4
 80007dc:	4619      	mov	r1, r3
 80007de:	481b      	ldr	r0, [pc, #108]	@ (800084c <MX_ADC1_Init+0xcc>)
 80007e0:	f000 fee4 	bl	80015ac <HAL_ADC_ConfigChannel>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80007ea:	f000 f95b 	bl	8000aa4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007ee:	2301      	movs	r3, #1
 80007f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80007f2:	2302      	movs	r3, #2
 80007f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007f6:	1d3b      	adds	r3, r7, #4
 80007f8:	4619      	mov	r1, r3
 80007fa:	4814      	ldr	r0, [pc, #80]	@ (800084c <MX_ADC1_Init+0xcc>)
 80007fc:	f000 fed6 	bl	80015ac <HAL_ADC_ConfigChannel>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000806:	f000 f94d 	bl	8000aa4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800080a:	2302      	movs	r3, #2
 800080c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800080e:	2303      	movs	r3, #3
 8000810:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	4619      	mov	r1, r3
 8000816:	480d      	ldr	r0, [pc, #52]	@ (800084c <MX_ADC1_Init+0xcc>)
 8000818:	f000 fec8 	bl	80015ac <HAL_ADC_ConfigChannel>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000822:	f000 f93f 	bl	8000aa4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000826:	2303      	movs	r3, #3
 8000828:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800082a:	2304      	movs	r3, #4
 800082c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	4619      	mov	r1, r3
 8000832:	4806      	ldr	r0, [pc, #24]	@ (800084c <MX_ADC1_Init+0xcc>)
 8000834:	f000 feba 	bl	80015ac <HAL_ADC_ConfigChannel>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800083e:	f000 f931 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200000b8 	.word	0x200000b8
 8000850:	40012400 	.word	0x40012400

08000854 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000858:	4b12      	ldr	r3, [pc, #72]	@ (80008a4 <MX_I2C1_Init+0x50>)
 800085a:	4a13      	ldr	r2, [pc, #76]	@ (80008a8 <MX_I2C1_Init+0x54>)
 800085c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800085e:	4b11      	ldr	r3, [pc, #68]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000860:	4a12      	ldr	r2, [pc, #72]	@ (80008ac <MX_I2C1_Init+0x58>)
 8000862:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000864:	4b0f      	ldr	r3, [pc, #60]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000866:	2200      	movs	r2, #0
 8000868:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800086a:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <MX_I2C1_Init+0x50>)
 800086c:	2200      	movs	r2, #0
 800086e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000870:	4b0c      	ldr	r3, [pc, #48]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000872:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000876:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000878:	4b0a      	ldr	r3, [pc, #40]	@ (80008a4 <MX_I2C1_Init+0x50>)
 800087a:	2200      	movs	r2, #0
 800087c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800087e:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000884:	4b07      	ldr	r3, [pc, #28]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000886:	2200      	movs	r2, #0
 8000888:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800088a:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <MX_I2C1_Init+0x50>)
 800088c:	2200      	movs	r2, #0
 800088e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000890:	4804      	ldr	r0, [pc, #16]	@ (80008a4 <MX_I2C1_Init+0x50>)
 8000892:	f001 fde9 	bl	8002468 <HAL_I2C_Init>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800089c:	f000 f902 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008a0:	bf00      	nop
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	2000012c 	.word	0x2000012c
 80008a8:	40005400 	.word	0x40005400
 80008ac:	000186a0 	.word	0x000186a0

080008b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008b4:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <MX_USART1_UART_Init+0x4c>)
 80008b6:	4a12      	ldr	r2, [pc, #72]	@ (8000900 <MX_USART1_UART_Init+0x50>)
 80008b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008ba:	4b10      	ldr	r3, [pc, #64]	@ (80008fc <MX_USART1_UART_Init+0x4c>)
 80008bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008c2:	4b0e      	ldr	r3, [pc, #56]	@ (80008fc <MX_USART1_UART_Init+0x4c>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008c8:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <MX_USART1_UART_Init+0x4c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008ce:	4b0b      	ldr	r3, [pc, #44]	@ (80008fc <MX_USART1_UART_Init+0x4c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008d4:	4b09      	ldr	r3, [pc, #36]	@ (80008fc <MX_USART1_UART_Init+0x4c>)
 80008d6:	220c      	movs	r2, #12
 80008d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008da:	4b08      	ldr	r3, [pc, #32]	@ (80008fc <MX_USART1_UART_Init+0x4c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e0:	4b06      	ldr	r3, [pc, #24]	@ (80008fc <MX_USART1_UART_Init+0x4c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008e6:	4805      	ldr	r0, [pc, #20]	@ (80008fc <MX_USART1_UART_Init+0x4c>)
 80008e8:	f002 fbc8 	bl	800307c <HAL_UART_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008f2:	f000 f8d7 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000180 	.word	0x20000180
 8000900:	40013800 	.word	0x40013800

08000904 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000908:	4b11      	ldr	r3, [pc, #68]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 800090a:	4a12      	ldr	r2, [pc, #72]	@ (8000954 <MX_USART3_UART_Init+0x50>)
 800090c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800090e:	4b10      	ldr	r3, [pc, #64]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 8000910:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000914:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000916:	4b0e      	ldr	r3, [pc, #56]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800091c:	4b0c      	ldr	r3, [pc, #48]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 800091e:	2200      	movs	r2, #0
 8000920:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000922:	4b0b      	ldr	r3, [pc, #44]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000928:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 800092a:	220c      	movs	r2, #12
 800092c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092e:	4b08      	ldr	r3, [pc, #32]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000934:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800093a:	4805      	ldr	r0, [pc, #20]	@ (8000950 <MX_USART3_UART_Init+0x4c>)
 800093c:	f002 fb9e 	bl	800307c <HAL_UART_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000946:	f000 f8ad 	bl	8000aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	200001c8 	.word	0x200001c8
 8000954:	40004800 	.word	0x40004800

08000958 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800095e:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <MX_DMA_Init+0x38>)
 8000960:	695b      	ldr	r3, [r3, #20]
 8000962:	4a0b      	ldr	r2, [pc, #44]	@ (8000990 <MX_DMA_Init+0x38>)
 8000964:	f043 0301 	orr.w	r3, r3, #1
 8000968:	6153      	str	r3, [r2, #20]
 800096a:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <MX_DMA_Init+0x38>)
 800096c:	695b      	ldr	r3, [r3, #20]
 800096e:	f003 0301 	and.w	r3, r3, #1
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000976:	2200      	movs	r2, #0
 8000978:	2100      	movs	r1, #0
 800097a:	200b      	movs	r0, #11
 800097c:	f001 f8e7 	bl	8001b4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000980:	200b      	movs	r0, #11
 8000982:	f001 f900 	bl	8001b86 <HAL_NVIC_EnableIRQ>

}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40021000 	.word	0x40021000

08000994 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b088      	sub	sp, #32
 8000998:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800099a:	f107 0310 	add.w	r3, r7, #16
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
 80009a6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a8:	4b3a      	ldr	r3, [pc, #232]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	4a39      	ldr	r2, [pc, #228]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009ae:	f043 0310 	orr.w	r3, r3, #16
 80009b2:	6193      	str	r3, [r2, #24]
 80009b4:	4b37      	ldr	r3, [pc, #220]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	f003 0310 	and.w	r3, r3, #16
 80009bc:	60fb      	str	r3, [r7, #12]
 80009be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009c0:	4b34      	ldr	r3, [pc, #208]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	4a33      	ldr	r2, [pc, #204]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009c6:	f043 0320 	orr.w	r3, r3, #32
 80009ca:	6193      	str	r3, [r2, #24]
 80009cc:	4b31      	ldr	r3, [pc, #196]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009ce:	699b      	ldr	r3, [r3, #24]
 80009d0:	f003 0320 	and.w	r3, r3, #32
 80009d4:	60bb      	str	r3, [r7, #8]
 80009d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d8:	4b2e      	ldr	r3, [pc, #184]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	4a2d      	ldr	r2, [pc, #180]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009de:	f043 0304 	orr.w	r3, r3, #4
 80009e2:	6193      	str	r3, [r2, #24]
 80009e4:	4b2b      	ldr	r3, [pc, #172]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009e6:	699b      	ldr	r3, [r3, #24]
 80009e8:	f003 0304 	and.w	r3, r3, #4
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f0:	4b28      	ldr	r3, [pc, #160]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009f2:	699b      	ldr	r3, [r3, #24]
 80009f4:	4a27      	ldr	r2, [pc, #156]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009f6:	f043 0308 	orr.w	r3, r3, #8
 80009fa:	6193      	str	r3, [r2, #24]
 80009fc:	4b25      	ldr	r3, [pc, #148]	@ (8000a94 <MX_GPIO_Init+0x100>)
 80009fe:	699b      	ldr	r3, [r3, #24]
 8000a00:	f003 0308 	and.w	r3, r3, #8
 8000a04:	603b      	str	r3, [r7, #0]
 8000a06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000a0e:	4822      	ldr	r0, [pc, #136]	@ (8000a98 <MX_GPIO_Init+0x104>)
 8000a10:	f001 fd11 	bl	8002436 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000a14:	2200      	movs	r2, #0
 8000a16:	2107      	movs	r1, #7
 8000a18:	4820      	ldr	r0, [pc, #128]	@ (8000a9c <MX_GPIO_Init+0x108>)
 8000a1a:	f001 fd0c 	bl	8002436 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000a1e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000a22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a24:	2301      	movs	r3, #1
 8000a26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a30:	f107 0310 	add.w	r3, r7, #16
 8000a34:	4619      	mov	r1, r3
 8000a36:	4818      	ldr	r0, [pc, #96]	@ (8000a98 <MX_GPIO_Init+0x104>)
 8000a38:	f001 fb62 	bl	8002100 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000a3c:	2307      	movs	r3, #7
 8000a3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a40:	2301      	movs	r3, #1
 8000a42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a4c:	f107 0310 	add.w	r3, r7, #16
 8000a50:	4619      	mov	r1, r3
 8000a52:	4812      	ldr	r0, [pc, #72]	@ (8000a9c <MX_GPIO_Init+0x108>)
 8000a54:	f001 fb54 	bl	8002100 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a66:	f107 0310 	add.w	r3, r7, #16
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	480c      	ldr	r0, [pc, #48]	@ (8000aa0 <MX_GPIO_Init+0x10c>)
 8000a6e:	f001 fb47 	bl	8002100 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000a72:	2338      	movs	r3, #56	@ 0x38
 8000a74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a76:	2300      	movs	r3, #0
 8000a78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a7e:	f107 0310 	add.w	r3, r7, #16
 8000a82:	4619      	mov	r1, r3
 8000a84:	4805      	ldr	r0, [pc, #20]	@ (8000a9c <MX_GPIO_Init+0x108>)
 8000a86:	f001 fb3b 	bl	8002100 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a8a:	bf00      	nop
 8000a8c:	3720      	adds	r7, #32
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40021000 	.word	0x40021000
 8000a98:	40011000 	.word	0x40011000
 8000a9c:	40010c00 	.word	0x40010c00
 8000aa0:	40010800 	.word	0x40010800

08000aa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa8:	b672      	cpsid	i
}
 8000aaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <Error_Handler+0x8>

08000ab0 <Task_Ir_Run>:
#include "mgr.h"
uint32_t ADC_good=0x00U;
uint32_t ADC_Ngood=0x00U;
uint32_t ADC_TB=0x00U;
void Task_Ir_Run()
{
 8000ab0:	b598      	push	{r3, r4, r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
	if(Get_State_Sensor(0)==0x00)// button 1 -> sản phẩm tốt
 8000ab4:	2000      	movs	r0, #0
 8000ab6:	f7ff fdc1 	bl	800063c <Get_State_Sensor>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d117      	bne.n	8000af0 <Task_Ir_Run+0x40>
	{
		// lấy giá trị adc 1 và adc2
		ADC_good=Adc_getvalue(0)+Adc_getvalue(1);
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	f7ff fced 	bl	80004a0 <Adc_getvalue>
 8000ac6:	4604      	mov	r4, r0
 8000ac8:	2001      	movs	r0, #1
 8000aca:	f7ff fce9 	bl	80004a0 <Adc_getvalue>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	4423      	add	r3, r4
 8000ad2:	4a1d      	ldr	r2, [pc, #116]	@ (8000b48 <Task_Ir_Run+0x98>)
 8000ad4:	6013      	str	r3, [r2, #0]
		ADC_good = ADC_good/2;
 8000ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8000b48 <Task_Ir_Run+0x98>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	085b      	lsrs	r3, r3, #1
 8000adc:	4a1a      	ldr	r2, [pc, #104]	@ (8000b48 <Task_Ir_Run+0x98>)
 8000ade:	6013      	str	r3, [r2, #0]
		ADC_TB =(ADC_good+ADC_Ngood)/2;
 8000ae0:	4b19      	ldr	r3, [pc, #100]	@ (8000b48 <Task_Ir_Run+0x98>)
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	4b19      	ldr	r3, [pc, #100]	@ (8000b4c <Task_Ir_Run+0x9c>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4413      	add	r3, r2
 8000aea:	085b      	lsrs	r3, r3, #1
 8000aec:	4a18      	ldr	r2, [pc, #96]	@ (8000b50 <Task_Ir_Run+0xa0>)
 8000aee:	6013      	str	r3, [r2, #0]
		//lưu vào memory
	}
	if(Get_State_Sensor(1)==0x00)// button 1 -> sản phẩm tốt
 8000af0:	2001      	movs	r0, #1
 8000af2:	f7ff fda3 	bl	800063c <Get_State_Sensor>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d117      	bne.n	8000b2c <Task_Ir_Run+0x7c>
	{
		// lấy giá trị adc 1 và adc2
		ADC_Ngood=Adc_getvalue(0)+Adc_getvalue(1);
 8000afc:	2000      	movs	r0, #0
 8000afe:	f7ff fccf 	bl	80004a0 <Adc_getvalue>
 8000b02:	4604      	mov	r4, r0
 8000b04:	2001      	movs	r0, #1
 8000b06:	f7ff fccb 	bl	80004a0 <Adc_getvalue>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	4423      	add	r3, r4
 8000b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8000b4c <Task_Ir_Run+0x9c>)
 8000b10:	6013      	str	r3, [r2, #0]
		ADC_Ngood = ADC_Ngood/2;
 8000b12:	4b0e      	ldr	r3, [pc, #56]	@ (8000b4c <Task_Ir_Run+0x9c>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	085b      	lsrs	r3, r3, #1
 8000b18:	4a0c      	ldr	r2, [pc, #48]	@ (8000b4c <Task_Ir_Run+0x9c>)
 8000b1a:	6013      	str	r3, [r2, #0]
		ADC_TB =(ADC_good+ADC_Ngood)/2;
 8000b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b48 <Task_Ir_Run+0x98>)
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	4b0a      	ldr	r3, [pc, #40]	@ (8000b4c <Task_Ir_Run+0x9c>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4413      	add	r3, r2
 8000b26:	085b      	lsrs	r3, r3, #1
 8000b28:	4a09      	ldr	r2, [pc, #36]	@ (8000b50 <Task_Ir_Run+0xa0>)
 8000b2a:	6013      	str	r3, [r2, #0]
		//lưu vào memory
	}
	if(Get_State_Sensor(0)<ADC_TB && Get_State_Sensor(1)<ADC_TB)
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f7ff fd85 	bl	800063c <Get_State_Sensor>
 8000b32:	4603      	mov	r3, r0
 8000b34:	461a      	mov	r2, r3
 8000b36:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <Task_Ir_Run+0xa0>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	d202      	bcs.n	8000b44 <Task_Ir_Run+0x94>
 8000b3e:	2001      	movs	r0, #1
 8000b40:	f7ff fd7c 	bl	800063c <Get_State_Sensor>
	{
		// san pham not good -> tat led
	}


}
 8000b44:	bf00      	nop
 8000b46:	bd98      	pop	{r3, r4, r7, pc}
 8000b48:	20000210 	.word	0x20000210
 8000b4c:	20000214 	.word	0x20000214
 8000b50:	20000218 	.word	0x20000218

08000b54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b085      	sub	sp, #20
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b5a:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <HAL_MspInit+0x5c>)
 8000b5c:	699b      	ldr	r3, [r3, #24]
 8000b5e:	4a14      	ldr	r2, [pc, #80]	@ (8000bb0 <HAL_MspInit+0x5c>)
 8000b60:	f043 0301 	orr.w	r3, r3, #1
 8000b64:	6193      	str	r3, [r2, #24]
 8000b66:	4b12      	ldr	r3, [pc, #72]	@ (8000bb0 <HAL_MspInit+0x5c>)
 8000b68:	699b      	ldr	r3, [r3, #24]
 8000b6a:	f003 0301 	and.w	r3, r3, #1
 8000b6e:	60bb      	str	r3, [r7, #8]
 8000b70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b72:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb0 <HAL_MspInit+0x5c>)
 8000b74:	69db      	ldr	r3, [r3, #28]
 8000b76:	4a0e      	ldr	r2, [pc, #56]	@ (8000bb0 <HAL_MspInit+0x5c>)
 8000b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b7c:	61d3      	str	r3, [r2, #28]
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <HAL_MspInit+0x5c>)
 8000b80:	69db      	ldr	r3, [r3, #28]
 8000b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb4 <HAL_MspInit+0x60>)
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	60fb      	str	r3, [r7, #12]
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	4a04      	ldr	r2, [pc, #16]	@ (8000bb4 <HAL_MspInit+0x60>)
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	3714      	adds	r7, #20
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr
 8000bb0:	40021000 	.word	0x40021000
 8000bb4:	40010000 	.word	0x40010000

08000bb8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b088      	sub	sp, #32
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc0:	f107 0310 	add.w	r3, r7, #16
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a28      	ldr	r2, [pc, #160]	@ (8000c74 <HAL_ADC_MspInit+0xbc>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d149      	bne.n	8000c6c <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000bd8:	4b27      	ldr	r3, [pc, #156]	@ (8000c78 <HAL_ADC_MspInit+0xc0>)
 8000bda:	699b      	ldr	r3, [r3, #24]
 8000bdc:	4a26      	ldr	r2, [pc, #152]	@ (8000c78 <HAL_ADC_MspInit+0xc0>)
 8000bde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000be2:	6193      	str	r3, [r2, #24]
 8000be4:	4b24      	ldr	r3, [pc, #144]	@ (8000c78 <HAL_ADC_MspInit+0xc0>)
 8000be6:	699b      	ldr	r3, [r3, #24]
 8000be8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf0:	4b21      	ldr	r3, [pc, #132]	@ (8000c78 <HAL_ADC_MspInit+0xc0>)
 8000bf2:	699b      	ldr	r3, [r3, #24]
 8000bf4:	4a20      	ldr	r2, [pc, #128]	@ (8000c78 <HAL_ADC_MspInit+0xc0>)
 8000bf6:	f043 0304 	orr.w	r3, r3, #4
 8000bfa:	6193      	str	r3, [r2, #24]
 8000bfc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c78 <HAL_ADC_MspInit+0xc0>)
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	f003 0304 	and.w	r3, r3, #4
 8000c04:	60bb      	str	r3, [r7, #8]
 8000c06:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000c08:	230f      	movs	r3, #15
 8000c0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c0c:	2303      	movs	r3, #3
 8000c0e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c10:	f107 0310 	add.w	r3, r7, #16
 8000c14:	4619      	mov	r1, r3
 8000c16:	4819      	ldr	r0, [pc, #100]	@ (8000c7c <HAL_ADC_MspInit+0xc4>)
 8000c18:	f001 fa72 	bl	8002100 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c1c:	4b18      	ldr	r3, [pc, #96]	@ (8000c80 <HAL_ADC_MspInit+0xc8>)
 8000c1e:	4a19      	ldr	r2, [pc, #100]	@ (8000c84 <HAL_ADC_MspInit+0xcc>)
 8000c20:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c22:	4b17      	ldr	r3, [pc, #92]	@ (8000c80 <HAL_ADC_MspInit+0xc8>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c28:	4b15      	ldr	r3, [pc, #84]	@ (8000c80 <HAL_ADC_MspInit+0xc8>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c2e:	4b14      	ldr	r3, [pc, #80]	@ (8000c80 <HAL_ADC_MspInit+0xc8>)
 8000c30:	2280      	movs	r2, #128	@ 0x80
 8000c32:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c34:	4b12      	ldr	r3, [pc, #72]	@ (8000c80 <HAL_ADC_MspInit+0xc8>)
 8000c36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c3a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c3c:	4b10      	ldr	r3, [pc, #64]	@ (8000c80 <HAL_ADC_MspInit+0xc8>)
 8000c3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c42:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c44:	4b0e      	ldr	r3, [pc, #56]	@ (8000c80 <HAL_ADC_MspInit+0xc8>)
 8000c46:	2220      	movs	r2, #32
 8000c48:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c80 <HAL_ADC_MspInit+0xc8>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c50:	480b      	ldr	r0, [pc, #44]	@ (8000c80 <HAL_ADC_MspInit+0xc8>)
 8000c52:	f000 ffb3 	bl	8001bbc <HAL_DMA_Init>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000c5c:	f7ff ff22 	bl	8000aa4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	4a07      	ldr	r2, [pc, #28]	@ (8000c80 <HAL_ADC_MspInit+0xc8>)
 8000c64:	621a      	str	r2, [r3, #32]
 8000c66:	4a06      	ldr	r2, [pc, #24]	@ (8000c80 <HAL_ADC_MspInit+0xc8>)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000c6c:	bf00      	nop
 8000c6e:	3720      	adds	r7, #32
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40012400 	.word	0x40012400
 8000c78:	40021000 	.word	0x40021000
 8000c7c:	40010800 	.word	0x40010800
 8000c80:	200000e8 	.word	0x200000e8
 8000c84:	40020008 	.word	0x40020008

08000c88 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c90:	f107 0310 	add.w	r3, r7, #16
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4a15      	ldr	r2, [pc, #84]	@ (8000cf8 <HAL_I2C_MspInit+0x70>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d123      	bne.n	8000cf0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca8:	4b14      	ldr	r3, [pc, #80]	@ (8000cfc <HAL_I2C_MspInit+0x74>)
 8000caa:	699b      	ldr	r3, [r3, #24]
 8000cac:	4a13      	ldr	r2, [pc, #76]	@ (8000cfc <HAL_I2C_MspInit+0x74>)
 8000cae:	f043 0308 	orr.w	r3, r3, #8
 8000cb2:	6193      	str	r3, [r2, #24]
 8000cb4:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <HAL_I2C_MspInit+0x74>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	f003 0308 	and.w	r3, r3, #8
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000cc0:	23c0      	movs	r3, #192	@ 0xc0
 8000cc2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cc4:	2312      	movs	r3, #18
 8000cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cc8:	2303      	movs	r3, #3
 8000cca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ccc:	f107 0310 	add.w	r3, r7, #16
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	480b      	ldr	r0, [pc, #44]	@ (8000d00 <HAL_I2C_MspInit+0x78>)
 8000cd4:	f001 fa14 	bl	8002100 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cd8:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <HAL_I2C_MspInit+0x74>)
 8000cda:	69db      	ldr	r3, [r3, #28]
 8000cdc:	4a07      	ldr	r2, [pc, #28]	@ (8000cfc <HAL_I2C_MspInit+0x74>)
 8000cde:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ce2:	61d3      	str	r3, [r2, #28]
 8000ce4:	4b05      	ldr	r3, [pc, #20]	@ (8000cfc <HAL_I2C_MspInit+0x74>)
 8000ce6:	69db      	ldr	r3, [r3, #28]
 8000ce8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cec:	60bb      	str	r3, [r7, #8]
 8000cee:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000cf0:	bf00      	nop
 8000cf2:	3720      	adds	r7, #32
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	40005400 	.word	0x40005400
 8000cfc:	40021000 	.word	0x40021000
 8000d00:	40010c00 	.word	0x40010c00

08000d04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08a      	sub	sp, #40	@ 0x28
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0c:	f107 0318 	add.w	r3, r7, #24
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	605a      	str	r2, [r3, #4]
 8000d16:	609a      	str	r2, [r3, #8]
 8000d18:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a3c      	ldr	r2, [pc, #240]	@ (8000e10 <HAL_UART_MspInit+0x10c>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	d132      	bne.n	8000d8a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d24:	4b3b      	ldr	r3, [pc, #236]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	4a3a      	ldr	r2, [pc, #232]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000d2a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d2e:	6193      	str	r3, [r2, #24]
 8000d30:	4b38      	ldr	r3, [pc, #224]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d38:	617b      	str	r3, [r7, #20]
 8000d3a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3c:	4b35      	ldr	r3, [pc, #212]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	4a34      	ldr	r2, [pc, #208]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000d42:	f043 0304 	orr.w	r3, r3, #4
 8000d46:	6193      	str	r3, [r2, #24]
 8000d48:	4b32      	ldr	r3, [pc, #200]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	f003 0304 	and.w	r3, r3, #4
 8000d50:	613b      	str	r3, [r7, #16]
 8000d52:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d62:	f107 0318 	add.w	r3, r7, #24
 8000d66:	4619      	mov	r1, r3
 8000d68:	482b      	ldr	r0, [pc, #172]	@ (8000e18 <HAL_UART_MspInit+0x114>)
 8000d6a:	f001 f9c9 	bl	8002100 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7c:	f107 0318 	add.w	r3, r7, #24
 8000d80:	4619      	mov	r1, r3
 8000d82:	4825      	ldr	r0, [pc, #148]	@ (8000e18 <HAL_UART_MspInit+0x114>)
 8000d84:	f001 f9bc 	bl	8002100 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d88:	e03e      	b.n	8000e08 <HAL_UART_MspInit+0x104>
  else if(huart->Instance==USART3)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a23      	ldr	r2, [pc, #140]	@ (8000e1c <HAL_UART_MspInit+0x118>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d139      	bne.n	8000e08 <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d94:	4b1f      	ldr	r3, [pc, #124]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000d96:	69db      	ldr	r3, [r3, #28]
 8000d98:	4a1e      	ldr	r2, [pc, #120]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000d9a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d9e:	61d3      	str	r3, [r2, #28]
 8000da0:	4b1c      	ldr	r3, [pc, #112]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000da2:	69db      	ldr	r3, [r3, #28]
 8000da4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dac:	4b19      	ldr	r3, [pc, #100]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	4a18      	ldr	r2, [pc, #96]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000db2:	f043 0308 	orr.w	r3, r3, #8
 8000db6:	6193      	str	r3, [r2, #24]
 8000db8:	4b16      	ldr	r3, [pc, #88]	@ (8000e14 <HAL_UART_MspInit+0x110>)
 8000dba:	699b      	ldr	r3, [r3, #24]
 8000dbc:	f003 0308 	and.w	r3, r3, #8
 8000dc0:	60bb      	str	r3, [r7, #8]
 8000dc2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000dc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000dc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd2:	f107 0318 	add.w	r3, r7, #24
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4811      	ldr	r0, [pc, #68]	@ (8000e20 <HAL_UART_MspInit+0x11c>)
 8000dda:	f001 f991 	bl	8002100 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000dde:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000de2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000de4:	2300      	movs	r3, #0
 8000de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dec:	f107 0318 	add.w	r3, r7, #24
 8000df0:	4619      	mov	r1, r3
 8000df2:	480b      	ldr	r0, [pc, #44]	@ (8000e20 <HAL_UART_MspInit+0x11c>)
 8000df4:	f001 f984 	bl	8002100 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	2102      	movs	r1, #2
 8000dfc:	2027      	movs	r0, #39	@ 0x27
 8000dfe:	f000 fea6 	bl	8001b4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000e02:	2027      	movs	r0, #39	@ 0x27
 8000e04:	f000 febf 	bl	8001b86 <HAL_NVIC_EnableIRQ>
}
 8000e08:	bf00      	nop
 8000e0a:	3728      	adds	r7, #40	@ 0x28
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40013800 	.word	0x40013800
 8000e14:	40021000 	.word	0x40021000
 8000e18:	40010800 	.word	0x40010800
 8000e1c:	40004800 	.word	0x40004800
 8000e20:	40010c00 	.word	0x40010c00

08000e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e28:	bf00      	nop
 8000e2a:	e7fd      	b.n	8000e28 <NMI_Handler+0x4>

08000e2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e30:	bf00      	nop
 8000e32:	e7fd      	b.n	8000e30 <HardFault_Handler+0x4>

08000e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <MemManage_Handler+0x4>

08000e3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <BusFault_Handler+0x4>

08000e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <UsageFault_Handler+0x4>

08000e4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bc80      	pop	{r7}
 8000e56:	4770      	bx	lr

08000e58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bc80      	pop	{r7}
 8000e62:	4770      	bx	lr

08000e64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bc80      	pop	{r7}
 8000e6e:	4770      	bx	lr

08000e70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e74:	f000 f9ac 	bl	80011d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	ADC_run();
 8000e80:	f7ff fab4 	bl	80003ec <ADC_run>
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000e84:	4802      	ldr	r0, [pc, #8]	@ (8000e90 <DMA1_Channel1_IRQHandler+0x14>)
 8000e86:	f001 f807 	bl	8001e98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	200000e8 	.word	0x200000e8

08000e94 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000e98:	4802      	ldr	r0, [pc, #8]	@ (8000ea4 <USART3_IRQHandler+0x10>)
 8000e9a:	f002 f9cb 	bl	8003234 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	200001c8 	.word	0x200001c8

08000ea8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eac:	bf00      	nop
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bc80      	pop	{r7}
 8000eb2:	4770      	bx	lr

08000eb4 <itoacode>:
#include "drv_adc.h"
uint8_t datatx[]="Gia tri adc la: ";
uint8_t data[6]={};

// Hàm chuyển đổi từ uint16_t sang chuỗi ký tự
void itoacode(uint16_t value, uint8_t *buffer, int radix) {
 8000eb4:	b480      	push	{r7}
 8000eb6:	b08b      	sub	sp, #44	@ 0x2c
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
 8000ec0:	81fb      	strh	r3, [r7, #14]
    int i = 0;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	627b      	str	r3, [r7, #36]	@ 0x24
    int isNegative = 0;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61bb      	str	r3, [r7, #24]
    int is10 = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	623b      	str	r3, [r7, #32]
    // Xử lý trường hợp giá trị âm (chỉ áp dụng cho radix = 10)
    if (value < 0 && radix == 10) {
        isNegative = 1;
        value = -value;
    }
    if (value < 10 ) {
 8000ece:	89fb      	ldrh	r3, [r7, #14]
 8000ed0:	2b09      	cmp	r3, #9
 8000ed2:	d801      	bhi.n	8000ed8 <itoacode+0x24>
    	is10 = 1;//nho hon 10
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	623b      	str	r3, [r7, #32]
    }
    // Chuyển đổi giá trị thành chuỗi ngược
    do {
        int digit = value % radix;
 8000ed8:	89fb      	ldrh	r3, [r7, #14]
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	fb93 f2f2 	sdiv	r2, r3, r2
 8000ee0:	6879      	ldr	r1, [r7, #4]
 8000ee2:	fb01 f202 	mul.w	r2, r1, r2
 8000ee6:	1a9b      	subs	r3, r3, r2
 8000ee8:	617b      	str	r3, [r7, #20]
        buffer[i++] = (digit < 10) ? (digit + '0') : (digit - 10 + 'A');
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	2b09      	cmp	r3, #9
 8000eee:	dc04      	bgt.n	8000efa <itoacode+0x46>
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	3330      	adds	r3, #48	@ 0x30
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	e003      	b.n	8000f02 <itoacode+0x4e>
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	3337      	adds	r3, #55	@ 0x37
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f04:	1c51      	adds	r1, r2, #1
 8000f06:	6279      	str	r1, [r7, #36]	@ 0x24
 8000f08:	4611      	mov	r1, r2
 8000f0a:	68ba      	ldr	r2, [r7, #8]
 8000f0c:	440a      	add	r2, r1
 8000f0e:	7013      	strb	r3, [r2, #0]
        value /= radix;
 8000f10:	89fa      	ldrh	r2, [r7, #14]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f18:	81fb      	strh	r3, [r7, #14]
    } while (value > 0);
 8000f1a:	89fb      	ldrh	r3, [r7, #14]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d1db      	bne.n	8000ed8 <itoacode+0x24>

    // Nếu là giá trị âm và radix là 10, thêm dấu âm
    if (isNegative && radix == 10) {
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d00a      	beq.n	8000f3c <itoacode+0x88>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2b0a      	cmp	r3, #10
 8000f2a:	d107      	bne.n	8000f3c <itoacode+0x88>
        buffer[i++] = '-';
 8000f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f2e:	1c5a      	adds	r2, r3, #1
 8000f30:	627a      	str	r2, [r7, #36]	@ 0x24
 8000f32:	461a      	mov	r2, r3
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	4413      	add	r3, r2
 8000f38:	222d      	movs	r2, #45	@ 0x2d
 8000f3a:	701a      	strb	r2, [r3, #0]
    }
    if(is10==1)
 8000f3c:	6a3b      	ldr	r3, [r7, #32]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d107      	bne.n	8000f52 <itoacode+0x9e>
    {
    	buffer[i++]='0';
 8000f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f44:	1c5a      	adds	r2, r3, #1
 8000f46:	627a      	str	r2, [r7, #36]	@ 0x24
 8000f48:	461a      	mov	r2, r3
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	2230      	movs	r2, #48	@ 0x30
 8000f50:	701a      	strb	r2, [r3, #0]
    }
    // Đảo chuỗi để có giá trị đúng
    for (int j = 0; j < i / 2; j++) {
 8000f52:	2300      	movs	r3, #0
 8000f54:	61fb      	str	r3, [r7, #28]
 8000f56:	e01a      	b.n	8000f8e <itoacode+0xda>
        char temp = buffer[j];
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	68ba      	ldr	r2, [r7, #8]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	74fb      	strb	r3, [r7, #19]
        buffer[j] = buffer[i - j - 1];
 8000f62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f64:	69fb      	ldr	r3, [r7, #28]
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	3b01      	subs	r3, #1
 8000f6a:	68ba      	ldr	r2, [r7, #8]
 8000f6c:	441a      	add	r2, r3
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	68b9      	ldr	r1, [r7, #8]
 8000f72:	440b      	add	r3, r1
 8000f74:	7812      	ldrb	r2, [r2, #0]
 8000f76:	701a      	strb	r2, [r3, #0]
        buffer[i - j - 1] = temp;
 8000f78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	3b01      	subs	r3, #1
 8000f80:	68ba      	ldr	r2, [r7, #8]
 8000f82:	4413      	add	r3, r2
 8000f84:	7cfa      	ldrb	r2, [r7, #19]
 8000f86:	701a      	strb	r2, [r3, #0]
    for (int j = 0; j < i / 2; j++) {
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	61fb      	str	r3, [r7, #28]
 8000f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f90:	0fda      	lsrs	r2, r3, #31
 8000f92:	4413      	add	r3, r2
 8000f94:	105b      	asrs	r3, r3, #1
 8000f96:	461a      	mov	r2, r3
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	dbdc      	blt.n	8000f58 <itoacode+0xa4>
    }

    // Kết thúc chuỗi
    buffer[i] = '\0';
 8000f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa0:	68ba      	ldr	r2, [r7, #8]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	701a      	strb	r2, [r3, #0]
}
 8000fa8:	bf00      	nop
 8000faa:	372c      	adds	r7, #44	@ 0x2c
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bc80      	pop	{r7}
 8000fb0:	4770      	bx	lr

08000fb2 <reset_buffer>:
void reset_buffer(uint8_t * str,uint8_t size)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	b085      	sub	sp, #20
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
 8000fba:	460b      	mov	r3, r1
 8000fbc:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++)
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60fb      	str	r3, [r7, #12]
 8000fc2:	e007      	b.n	8000fd4 <reset_buffer+0x22>
	{
		*(str+i)='\0';
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	4413      	add	r3, r2
 8000fca:	2200      	movs	r2, #0
 8000fcc:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<size;i++)
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	78fb      	ldrb	r3, [r7, #3]
 8000fd6:	68fa      	ldr	r2, [r7, #12]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	dbf3      	blt.n	8000fc4 <reset_buffer+0x12>
	}
}
 8000fdc:	bf00      	nop
 8000fde:	bf00      	nop
 8000fe0:	3714      	adds	r7, #20
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr

08000fe8 <Task_uart>:
void Task_uart()
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart3,datatx,sizeof(datatx),100);
 8000fee:	2364      	movs	r3, #100	@ 0x64
 8000ff0:	2211      	movs	r2, #17
 8000ff2:	493d      	ldr	r1, [pc, #244]	@ (80010e8 <Task_uart+0x100>)
 8000ff4:	483d      	ldr	r0, [pc, #244]	@ (80010ec <Task_uart+0x104>)
 8000ff6:	f002 f891 	bl	800311c <HAL_UART_Transmit>

	uint8_t c='-';
 8000ffa:	232d      	movs	r3, #45	@ 0x2d
 8000ffc:	71fb      	strb	r3, [r7, #7]
	uint8_t line[]="\n\r";
 8000ffe:	4a3c      	ldr	r2, [pc, #240]	@ (80010f0 <Task_uart+0x108>)
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	6812      	ldr	r2, [r2, #0]
 8001004:	4611      	mov	r1, r2
 8001006:	8019      	strh	r1, [r3, #0]
 8001008:	3302      	adds	r3, #2
 800100a:	0c12      	lsrs	r2, r2, #16
 800100c:	701a      	strb	r2, [r3, #0]

	reset_buffer(data,sizeof(data));
 800100e:	2106      	movs	r1, #6
 8001010:	4838      	ldr	r0, [pc, #224]	@ (80010f4 <Task_uart+0x10c>)
 8001012:	f7ff ffce 	bl	8000fb2 <reset_buffer>
	itoacode((uint16_t)Adc_getvalue(0),data,10);
 8001016:	2000      	movs	r0, #0
 8001018:	f7ff fa42 	bl	80004a0 <Adc_getvalue>
 800101c:	4603      	mov	r3, r0
 800101e:	b29b      	uxth	r3, r3
 8001020:	220a      	movs	r2, #10
 8001022:	4934      	ldr	r1, [pc, #208]	@ (80010f4 <Task_uart+0x10c>)
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff ff45 	bl	8000eb4 <itoacode>

	HAL_UART_Transmit(&huart3,data,sizeof(data),100);
 800102a:	2364      	movs	r3, #100	@ 0x64
 800102c:	2206      	movs	r2, #6
 800102e:	4931      	ldr	r1, [pc, #196]	@ (80010f4 <Task_uart+0x10c>)
 8001030:	482e      	ldr	r0, [pc, #184]	@ (80010ec <Task_uart+0x104>)
 8001032:	f002 f873 	bl	800311c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,&c,1,100);
 8001036:	1df9      	adds	r1, r7, #7
 8001038:	2364      	movs	r3, #100	@ 0x64
 800103a:	2201      	movs	r2, #1
 800103c:	482b      	ldr	r0, [pc, #172]	@ (80010ec <Task_uart+0x104>)
 800103e:	f002 f86d 	bl	800311c <HAL_UART_Transmit>

	reset_buffer(data,sizeof(data));
 8001042:	2106      	movs	r1, #6
 8001044:	482b      	ldr	r0, [pc, #172]	@ (80010f4 <Task_uart+0x10c>)
 8001046:	f7ff ffb4 	bl	8000fb2 <reset_buffer>
	itoacode((uint16_t)Adc_getvalue(1),data,10);
 800104a:	2001      	movs	r0, #1
 800104c:	f7ff fa28 	bl	80004a0 <Adc_getvalue>
 8001050:	4603      	mov	r3, r0
 8001052:	b29b      	uxth	r3, r3
 8001054:	220a      	movs	r2, #10
 8001056:	4927      	ldr	r1, [pc, #156]	@ (80010f4 <Task_uart+0x10c>)
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff ff2b 	bl	8000eb4 <itoacode>

	HAL_UART_Transmit(&huart3,data,sizeof(data),100);
 800105e:	2364      	movs	r3, #100	@ 0x64
 8001060:	2206      	movs	r2, #6
 8001062:	4924      	ldr	r1, [pc, #144]	@ (80010f4 <Task_uart+0x10c>)
 8001064:	4821      	ldr	r0, [pc, #132]	@ (80010ec <Task_uart+0x104>)
 8001066:	f002 f859 	bl	800311c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,&c,1,100);
 800106a:	1df9      	adds	r1, r7, #7
 800106c:	2364      	movs	r3, #100	@ 0x64
 800106e:	2201      	movs	r2, #1
 8001070:	481e      	ldr	r0, [pc, #120]	@ (80010ec <Task_uart+0x104>)
 8001072:	f002 f853 	bl	800311c <HAL_UART_Transmit>

	reset_buffer(data,sizeof(data));
 8001076:	2106      	movs	r1, #6
 8001078:	481e      	ldr	r0, [pc, #120]	@ (80010f4 <Task_uart+0x10c>)
 800107a:	f7ff ff9a 	bl	8000fb2 <reset_buffer>
	itoacode((uint16_t)Adc_getvalue(2),data,10);
 800107e:	2002      	movs	r0, #2
 8001080:	f7ff fa0e 	bl	80004a0 <Adc_getvalue>
 8001084:	4603      	mov	r3, r0
 8001086:	b29b      	uxth	r3, r3
 8001088:	220a      	movs	r2, #10
 800108a:	491a      	ldr	r1, [pc, #104]	@ (80010f4 <Task_uart+0x10c>)
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff ff11 	bl	8000eb4 <itoacode>

	HAL_UART_Transmit(&huart3,data,sizeof(data),100);
 8001092:	2364      	movs	r3, #100	@ 0x64
 8001094:	2206      	movs	r2, #6
 8001096:	4917      	ldr	r1, [pc, #92]	@ (80010f4 <Task_uart+0x10c>)
 8001098:	4814      	ldr	r0, [pc, #80]	@ (80010ec <Task_uart+0x104>)
 800109a:	f002 f83f 	bl	800311c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart3,&c,1,100);
 800109e:	1df9      	adds	r1, r7, #7
 80010a0:	2364      	movs	r3, #100	@ 0x64
 80010a2:	2201      	movs	r2, #1
 80010a4:	4811      	ldr	r0, [pc, #68]	@ (80010ec <Task_uart+0x104>)
 80010a6:	f002 f839 	bl	800311c <HAL_UART_Transmit>

	reset_buffer(data,sizeof(data));
 80010aa:	2106      	movs	r1, #6
 80010ac:	4811      	ldr	r0, [pc, #68]	@ (80010f4 <Task_uart+0x10c>)
 80010ae:	f7ff ff80 	bl	8000fb2 <reset_buffer>
	itoacode((uint16_t)Adc_getvalue(3),data,10);
 80010b2:	2003      	movs	r0, #3
 80010b4:	f7ff f9f4 	bl	80004a0 <Adc_getvalue>
 80010b8:	4603      	mov	r3, r0
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	220a      	movs	r2, #10
 80010be:	490d      	ldr	r1, [pc, #52]	@ (80010f4 <Task_uart+0x10c>)
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fef7 	bl	8000eb4 <itoacode>

	HAL_UART_Transmit(&huart3,data,sizeof(data),100);
 80010c6:	2364      	movs	r3, #100	@ 0x64
 80010c8:	2206      	movs	r2, #6
 80010ca:	490a      	ldr	r1, [pc, #40]	@ (80010f4 <Task_uart+0x10c>)
 80010cc:	4807      	ldr	r0, [pc, #28]	@ (80010ec <Task_uart+0x104>)
 80010ce:	f002 f825 	bl	800311c <HAL_UART_Transmit>


	HAL_UART_Transmit(&huart3,line,sizeof(line),100);
 80010d2:	1d39      	adds	r1, r7, #4
 80010d4:	2364      	movs	r3, #100	@ 0x64
 80010d6:	2203      	movs	r2, #3
 80010d8:	4804      	ldr	r0, [pc, #16]	@ (80010ec <Task_uart+0x104>)
 80010da:	f002 f81f 	bl	800311c <HAL_UART_Transmit>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20000004 	.word	0x20000004
 80010ec:	200001c8 	.word	0x200001c8
 80010f0:	08003d18 	.word	0x08003d18
 80010f4:	2000021c 	.word	0x2000021c

080010f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010f8:	f7ff fed6 	bl	8000ea8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010fc:	480b      	ldr	r0, [pc, #44]	@ (800112c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80010fe:	490c      	ldr	r1, [pc, #48]	@ (8001130 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001100:	4a0c      	ldr	r2, [pc, #48]	@ (8001134 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001102:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001104:	e002      	b.n	800110c <LoopCopyDataInit>

08001106 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001106:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001108:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800110a:	3304      	adds	r3, #4

0800110c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800110c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800110e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001110:	d3f9      	bcc.n	8001106 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001112:	4a09      	ldr	r2, [pc, #36]	@ (8001138 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001114:	4c09      	ldr	r4, [pc, #36]	@ (800113c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001116:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001118:	e001      	b.n	800111e <LoopFillZerobss>

0800111a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800111a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800111c:	3204      	adds	r2, #4

0800111e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800111e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001120:	d3fb      	bcc.n	800111a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001122:	f002 fdc9 	bl	8003cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001126:	f7ff fa99 	bl	800065c <main>
  bx lr
 800112a:	4770      	bx	lr
  ldr r0, =_sdata
 800112c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001130:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001134:	08003d50 	.word	0x08003d50
  ldr r2, =_sbss
 8001138:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 800113c:	20000228 	.word	0x20000228

08001140 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001140:	e7fe      	b.n	8001140 <ADC1_2_IRQHandler>
	...

08001144 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001148:	4b08      	ldr	r3, [pc, #32]	@ (800116c <HAL_Init+0x28>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a07      	ldr	r2, [pc, #28]	@ (800116c <HAL_Init+0x28>)
 800114e:	f043 0310 	orr.w	r3, r3, #16
 8001152:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001154:	2003      	movs	r0, #3
 8001156:	f000 fcef 	bl	8001b38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800115a:	200f      	movs	r0, #15
 800115c:	f000 f808 	bl	8001170 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001160:	f7ff fcf8 	bl	8000b54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001164:	2300      	movs	r3, #0
}
 8001166:	4618      	mov	r0, r3
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40022000 	.word	0x40022000

08001170 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001178:	4b12      	ldr	r3, [pc, #72]	@ (80011c4 <HAL_InitTick+0x54>)
 800117a:	681a      	ldr	r2, [r3, #0]
 800117c:	4b12      	ldr	r3, [pc, #72]	@ (80011c8 <HAL_InitTick+0x58>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	4619      	mov	r1, r3
 8001182:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001186:	fbb3 f3f1 	udiv	r3, r3, r1
 800118a:	fbb2 f3f3 	udiv	r3, r2, r3
 800118e:	4618      	mov	r0, r3
 8001190:	f000 fd07 	bl	8001ba2 <HAL_SYSTICK_Config>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e00e      	b.n	80011bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2b0f      	cmp	r3, #15
 80011a2:	d80a      	bhi.n	80011ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011a4:	2200      	movs	r2, #0
 80011a6:	6879      	ldr	r1, [r7, #4]
 80011a8:	f04f 30ff 	mov.w	r0, #4294967295
 80011ac:	f000 fccf 	bl	8001b4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011b0:	4a06      	ldr	r2, [pc, #24]	@ (80011cc <HAL_InitTick+0x5c>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011b6:	2300      	movs	r3, #0
 80011b8:	e000      	b.n	80011bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000000 	.word	0x20000000
 80011c8:	2000001c 	.word	0x2000001c
 80011cc:	20000018 	.word	0x20000018

080011d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011d4:	4b05      	ldr	r3, [pc, #20]	@ (80011ec <HAL_IncTick+0x1c>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	461a      	mov	r2, r3
 80011da:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <HAL_IncTick+0x20>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4413      	add	r3, r2
 80011e0:	4a03      	ldr	r2, [pc, #12]	@ (80011f0 <HAL_IncTick+0x20>)
 80011e2:	6013      	str	r3, [r2, #0]
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bc80      	pop	{r7}
 80011ea:	4770      	bx	lr
 80011ec:	2000001c 	.word	0x2000001c
 80011f0:	20000224 	.word	0x20000224

080011f4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
  return uwTick;
 80011f8:	4b02      	ldr	r3, [pc, #8]	@ (8001204 <HAL_GetTick+0x10>)
 80011fa:	681b      	ldr	r3, [r3, #0]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	46bd      	mov	sp, r7
 8001200:	bc80      	pop	{r7}
 8001202:	4770      	bx	lr
 8001204:	20000224 	.word	0x20000224

08001208 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b086      	sub	sp, #24
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001210:	2300      	movs	r3, #0
 8001212:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001214:	2300      	movs	r3, #0
 8001216:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001218:	2300      	movs	r3, #0
 800121a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800121c:	2300      	movs	r3, #0
 800121e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d101      	bne.n	800122a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e0be      	b.n	80013a8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001234:	2b00      	cmp	r3, #0
 8001236:	d109      	bne.n	800124c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2200      	movs	r2, #0
 800123c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2200      	movs	r2, #0
 8001242:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f7ff fcb6 	bl	8000bb8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f000 faff 	bl	8001850 <ADC_ConversionStop_Disable>
 8001252:	4603      	mov	r3, r0
 8001254:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800125a:	f003 0310 	and.w	r3, r3, #16
 800125e:	2b00      	cmp	r3, #0
 8001260:	f040 8099 	bne.w	8001396 <HAL_ADC_Init+0x18e>
 8001264:	7dfb      	ldrb	r3, [r7, #23]
 8001266:	2b00      	cmp	r3, #0
 8001268:	f040 8095 	bne.w	8001396 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001270:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001274:	f023 0302 	bic.w	r3, r3, #2
 8001278:	f043 0202 	orr.w	r2, r3, #2
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001288:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	7b1b      	ldrb	r3, [r3, #12]
 800128e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001290:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001292:	68ba      	ldr	r2, [r7, #8]
 8001294:	4313      	orrs	r3, r2
 8001296:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80012a0:	d003      	beq.n	80012aa <HAL_ADC_Init+0xa2>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d102      	bne.n	80012b0 <HAL_ADC_Init+0xa8>
 80012aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012ae:	e000      	b.n	80012b2 <HAL_ADC_Init+0xaa>
 80012b0:	2300      	movs	r3, #0
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	7d1b      	ldrb	r3, [r3, #20]
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d119      	bne.n	80012f4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	7b1b      	ldrb	r3, [r3, #12]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d109      	bne.n	80012dc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	3b01      	subs	r3, #1
 80012ce:	035a      	lsls	r2, r3, #13
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012d8:	613b      	str	r3, [r7, #16]
 80012da:	e00b      	b.n	80012f4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012e0:	f043 0220 	orr.w	r2, r3, #32
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012ec:	f043 0201 	orr.w	r2, r3, #1
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	430a      	orrs	r2, r1
 8001306:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	689a      	ldr	r2, [r3, #8]
 800130e:	4b28      	ldr	r3, [pc, #160]	@ (80013b0 <HAL_ADC_Init+0x1a8>)
 8001310:	4013      	ands	r3, r2
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	6812      	ldr	r2, [r2, #0]
 8001316:	68b9      	ldr	r1, [r7, #8]
 8001318:	430b      	orrs	r3, r1
 800131a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001324:	d003      	beq.n	800132e <HAL_ADC_Init+0x126>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d104      	bne.n	8001338 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	691b      	ldr	r3, [r3, #16]
 8001332:	3b01      	subs	r3, #1
 8001334:	051b      	lsls	r3, r3, #20
 8001336:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800133e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	68fa      	ldr	r2, [r7, #12]
 8001348:	430a      	orrs	r2, r1
 800134a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	689a      	ldr	r2, [r3, #8]
 8001352:	4b18      	ldr	r3, [pc, #96]	@ (80013b4 <HAL_ADC_Init+0x1ac>)
 8001354:	4013      	ands	r3, r2
 8001356:	68ba      	ldr	r2, [r7, #8]
 8001358:	429a      	cmp	r2, r3
 800135a:	d10b      	bne.n	8001374 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2200      	movs	r2, #0
 8001360:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001366:	f023 0303 	bic.w	r3, r3, #3
 800136a:	f043 0201 	orr.w	r2, r3, #1
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001372:	e018      	b.n	80013a6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001378:	f023 0312 	bic.w	r3, r3, #18
 800137c:	f043 0210 	orr.w	r2, r3, #16
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001388:	f043 0201 	orr.w	r2, r3, #1
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001394:	e007      	b.n	80013a6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800139a:	f043 0210 	orr.w	r2, r3, #16
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80013a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3718      	adds	r7, #24
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	ffe1f7fd 	.word	0xffe1f7fd
 80013b4:	ff1f0efe 	.word	0xff1f0efe

080013b8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	60b9      	str	r1, [r7, #8]
 80013c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013c4:	2300      	movs	r3, #0
 80013c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a64      	ldr	r2, [pc, #400]	@ (8001560 <HAL_ADC_Start_DMA+0x1a8>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d004      	beq.n	80013dc <HAL_ADC_Start_DMA+0x24>
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a63      	ldr	r2, [pc, #396]	@ (8001564 <HAL_ADC_Start_DMA+0x1ac>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d106      	bne.n	80013ea <HAL_ADC_Start_DMA+0x32>
 80013dc:	4b60      	ldr	r3, [pc, #384]	@ (8001560 <HAL_ADC_Start_DMA+0x1a8>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	f040 80b3 	bne.w	8001550 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d101      	bne.n	80013f8 <HAL_ADC_Start_DMA+0x40>
 80013f4:	2302      	movs	r3, #2
 80013f6:	e0ae      	b.n	8001556 <HAL_ADC_Start_DMA+0x19e>
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	2201      	movs	r2, #1
 80013fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001400:	68f8      	ldr	r0, [r7, #12]
 8001402:	f000 f9cb 	bl	800179c <ADC_Enable>
 8001406:	4603      	mov	r3, r0
 8001408:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800140a:	7dfb      	ldrb	r3, [r7, #23]
 800140c:	2b00      	cmp	r3, #0
 800140e:	f040 809a 	bne.w	8001546 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001416:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800141a:	f023 0301 	bic.w	r3, r3, #1
 800141e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a4e      	ldr	r2, [pc, #312]	@ (8001564 <HAL_ADC_Start_DMA+0x1ac>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d105      	bne.n	800143c <HAL_ADC_Start_DMA+0x84>
 8001430:	4b4b      	ldr	r3, [pc, #300]	@ (8001560 <HAL_ADC_Start_DMA+0x1a8>)
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d115      	bne.n	8001468 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001440:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001452:	2b00      	cmp	r3, #0
 8001454:	d026      	beq.n	80014a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800145a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800145e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001466:	e01d      	b.n	80014a4 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800146c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a39      	ldr	r2, [pc, #228]	@ (8001560 <HAL_ADC_Start_DMA+0x1a8>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d004      	beq.n	8001488 <HAL_ADC_Start_DMA+0xd0>
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a38      	ldr	r2, [pc, #224]	@ (8001564 <HAL_ADC_Start_DMA+0x1ac>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d10d      	bne.n	80014a4 <HAL_ADC_Start_DMA+0xec>
 8001488:	4b35      	ldr	r3, [pc, #212]	@ (8001560 <HAL_ADC_Start_DMA+0x1a8>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001490:	2b00      	cmp	r3, #0
 8001492:	d007      	beq.n	80014a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001498:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800149c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d006      	beq.n	80014be <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014b4:	f023 0206 	bic.w	r2, r3, #6
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	62da      	str	r2, [r3, #44]	@ 0x2c
 80014bc:	e002      	b.n	80014c4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	2200      	movs	r2, #0
 80014c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	2200      	movs	r2, #0
 80014c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	6a1b      	ldr	r3, [r3, #32]
 80014d0:	4a25      	ldr	r2, [pc, #148]	@ (8001568 <HAL_ADC_Start_DMA+0x1b0>)
 80014d2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	6a1b      	ldr	r3, [r3, #32]
 80014d8:	4a24      	ldr	r2, [pc, #144]	@ (800156c <HAL_ADC_Start_DMA+0x1b4>)
 80014da:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	6a1b      	ldr	r3, [r3, #32]
 80014e0:	4a23      	ldr	r2, [pc, #140]	@ (8001570 <HAL_ADC_Start_DMA+0x1b8>)
 80014e2:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f06f 0202 	mvn.w	r2, #2
 80014ec:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	689a      	ldr	r2, [r3, #8]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014fc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	6a18      	ldr	r0, [r3, #32]
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	334c      	adds	r3, #76	@ 0x4c
 8001508:	4619      	mov	r1, r3
 800150a:	68ba      	ldr	r2, [r7, #8]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f000 fbaf 	bl	8001c70 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800151c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001520:	d108      	bne.n	8001534 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	689a      	ldr	r2, [r3, #8]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001530:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001532:	e00f      	b.n	8001554 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	689a      	ldr	r2, [r3, #8]
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001542:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001544:	e006      	b.n	8001554 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	2200      	movs	r2, #0
 800154a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800154e:	e001      	b.n	8001554 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001554:	7dfb      	ldrb	r3, [r7, #23]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3718      	adds	r7, #24
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40012400 	.word	0x40012400
 8001564:	40012800 	.word	0x40012800
 8001568:	080018d3 	.word	0x080018d3
 800156c:	0800194f 	.word	0x0800194f
 8001570:	0800196b 	.word	0x0800196b

08001574 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	bc80      	pop	{r7}
 8001584:	4770      	bx	lr

08001586 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr

08001598 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bc80      	pop	{r7}
 80015a8:	4770      	bx	lr
	...

080015ac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015b6:	2300      	movs	r3, #0
 80015b8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80015ba:	2300      	movs	r3, #0
 80015bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d101      	bne.n	80015cc <HAL_ADC_ConfigChannel+0x20>
 80015c8:	2302      	movs	r3, #2
 80015ca:	e0dc      	b.n	8001786 <HAL_ADC_ConfigChannel+0x1da>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2201      	movs	r2, #1
 80015d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	2b06      	cmp	r3, #6
 80015da:	d81c      	bhi.n	8001616 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	4613      	mov	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	3b05      	subs	r3, #5
 80015ee:	221f      	movs	r2, #31
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	43db      	mvns	r3, r3
 80015f6:	4019      	ands	r1, r3
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	6818      	ldr	r0, [r3, #0]
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685a      	ldr	r2, [r3, #4]
 8001600:	4613      	mov	r3, r2
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	4413      	add	r3, r2
 8001606:	3b05      	subs	r3, #5
 8001608:	fa00 f203 	lsl.w	r2, r0, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	430a      	orrs	r2, r1
 8001612:	635a      	str	r2, [r3, #52]	@ 0x34
 8001614:	e03c      	b.n	8001690 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	2b0c      	cmp	r3, #12
 800161c:	d81c      	bhi.n	8001658 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685a      	ldr	r2, [r3, #4]
 8001628:	4613      	mov	r3, r2
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	4413      	add	r3, r2
 800162e:	3b23      	subs	r3, #35	@ 0x23
 8001630:	221f      	movs	r2, #31
 8001632:	fa02 f303 	lsl.w	r3, r2, r3
 8001636:	43db      	mvns	r3, r3
 8001638:	4019      	ands	r1, r3
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	6818      	ldr	r0, [r3, #0]
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	685a      	ldr	r2, [r3, #4]
 8001642:	4613      	mov	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	4413      	add	r3, r2
 8001648:	3b23      	subs	r3, #35	@ 0x23
 800164a:	fa00 f203 	lsl.w	r2, r0, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	430a      	orrs	r2, r1
 8001654:	631a      	str	r2, [r3, #48]	@ 0x30
 8001656:	e01b      	b.n	8001690 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685a      	ldr	r2, [r3, #4]
 8001662:	4613      	mov	r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	3b41      	subs	r3, #65	@ 0x41
 800166a:	221f      	movs	r2, #31
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	4019      	ands	r1, r3
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	6818      	ldr	r0, [r3, #0]
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685a      	ldr	r2, [r3, #4]
 800167c:	4613      	mov	r3, r2
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	4413      	add	r3, r2
 8001682:	3b41      	subs	r3, #65	@ 0x41
 8001684:	fa00 f203 	lsl.w	r2, r0, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	430a      	orrs	r2, r1
 800168e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	2b09      	cmp	r3, #9
 8001696:	d91c      	bls.n	80016d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	68d9      	ldr	r1, [r3, #12]
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	4613      	mov	r3, r2
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	4413      	add	r3, r2
 80016a8:	3b1e      	subs	r3, #30
 80016aa:	2207      	movs	r2, #7
 80016ac:	fa02 f303 	lsl.w	r3, r2, r3
 80016b0:	43db      	mvns	r3, r3
 80016b2:	4019      	ands	r1, r3
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	6898      	ldr	r0, [r3, #8]
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	4613      	mov	r3, r2
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	4413      	add	r3, r2
 80016c2:	3b1e      	subs	r3, #30
 80016c4:	fa00 f203 	lsl.w	r2, r0, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	430a      	orrs	r2, r1
 80016ce:	60da      	str	r2, [r3, #12]
 80016d0:	e019      	b.n	8001706 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	6919      	ldr	r1, [r3, #16]
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	4613      	mov	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4413      	add	r3, r2
 80016e2:	2207      	movs	r2, #7
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	43db      	mvns	r3, r3
 80016ea:	4019      	ands	r1, r3
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	6898      	ldr	r0, [r3, #8]
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4613      	mov	r3, r2
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	4413      	add	r3, r2
 80016fa:	fa00 f203 	lsl.w	r2, r0, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	430a      	orrs	r2, r1
 8001704:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2b10      	cmp	r3, #16
 800170c:	d003      	beq.n	8001716 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001712:	2b11      	cmp	r3, #17
 8001714:	d132      	bne.n	800177c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a1d      	ldr	r2, [pc, #116]	@ (8001790 <HAL_ADC_ConfigChannel+0x1e4>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d125      	bne.n	800176c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d126      	bne.n	800177c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	689a      	ldr	r2, [r3, #8]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800173c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2b10      	cmp	r3, #16
 8001744:	d11a      	bne.n	800177c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001746:	4b13      	ldr	r3, [pc, #76]	@ (8001794 <HAL_ADC_ConfigChannel+0x1e8>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a13      	ldr	r2, [pc, #76]	@ (8001798 <HAL_ADC_ConfigChannel+0x1ec>)
 800174c:	fba2 2303 	umull	r2, r3, r2, r3
 8001750:	0c9a      	lsrs	r2, r3, #18
 8001752:	4613      	mov	r3, r2
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	4413      	add	r3, r2
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800175c:	e002      	b.n	8001764 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800175e:	68bb      	ldr	r3, [r7, #8]
 8001760:	3b01      	subs	r3, #1
 8001762:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1f9      	bne.n	800175e <HAL_ADC_ConfigChannel+0x1b2>
 800176a:	e007      	b.n	800177c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001770:	f043 0220 	orr.w	r2, r3, #32
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001778:	2301      	movs	r3, #1
 800177a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001784:	7bfb      	ldrb	r3, [r7, #15]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3714      	adds	r7, #20
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr
 8001790:	40012400 	.word	0x40012400
 8001794:	20000000 	.word	0x20000000
 8001798:	431bde83 	.word	0x431bde83

0800179c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80017a4:	2300      	movs	r3, #0
 80017a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d040      	beq.n	800183c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f042 0201 	orr.w	r2, r2, #1
 80017c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001848 <ADC_Enable+0xac>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a1f      	ldr	r2, [pc, #124]	@ (800184c <ADC_Enable+0xb0>)
 80017d0:	fba2 2303 	umull	r2, r3, r2, r3
 80017d4:	0c9b      	lsrs	r3, r3, #18
 80017d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80017d8:	e002      	b.n	80017e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	3b01      	subs	r3, #1
 80017de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1f9      	bne.n	80017da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80017e6:	f7ff fd05 	bl	80011f4 <HAL_GetTick>
 80017ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80017ec:	e01f      	b.n	800182e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80017ee:	f7ff fd01 	bl	80011f4 <HAL_GetTick>
 80017f2:	4602      	mov	r2, r0
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d918      	bls.n	800182e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	2b01      	cmp	r3, #1
 8001808:	d011      	beq.n	800182e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800180e:	f043 0210 	orr.w	r2, r3, #16
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800181a:	f043 0201 	orr.w	r2, r3, #1
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2200      	movs	r2, #0
 8001826:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e007      	b.n	800183e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 0301 	and.w	r3, r3, #1
 8001838:	2b01      	cmp	r3, #1
 800183a:	d1d8      	bne.n	80017ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000000 	.word	0x20000000
 800184c:	431bde83 	.word	0x431bde83

08001850 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001858:	2300      	movs	r3, #0
 800185a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	2b01      	cmp	r3, #1
 8001868:	d12e      	bne.n	80018c8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f022 0201 	bic.w	r2, r2, #1
 8001878:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800187a:	f7ff fcbb 	bl	80011f4 <HAL_GetTick>
 800187e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001880:	e01b      	b.n	80018ba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001882:	f7ff fcb7 	bl	80011f4 <HAL_GetTick>
 8001886:	4602      	mov	r2, r0
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	1ad3      	subs	r3, r2, r3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d914      	bls.n	80018ba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	2b01      	cmp	r3, #1
 800189c:	d10d      	bne.n	80018ba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a2:	f043 0210 	orr.w	r2, r3, #16
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ae:	f043 0201 	orr.w	r2, r3, #1
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e007      	b.n	80018ca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d0dc      	beq.n	8001882 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b084      	sub	sp, #16
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018de:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018e4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d127      	bne.n	800193c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001902:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001906:	d115      	bne.n	8001934 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800190c:	2b00      	cmp	r3, #0
 800190e:	d111      	bne.n	8001934 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001914:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001920:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d105      	bne.n	8001934 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800192c:	f043 0201 	orr.w	r2, r3, #1
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001934:	68f8      	ldr	r0, [r7, #12]
 8001936:	f7ff fe1d 	bl	8001574 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800193a:	e004      	b.n	8001946 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6a1b      	ldr	r3, [r3, #32]
 8001940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	4798      	blx	r3
}
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b084      	sub	sp, #16
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800195a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800195c:	68f8      	ldr	r0, [r7, #12]
 800195e:	f7ff fe12 	bl	8001586 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001962:	bf00      	nop
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b084      	sub	sp, #16
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001976:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001988:	f043 0204 	orr.w	r2, r3, #4
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001990:	68f8      	ldr	r0, [r7, #12]
 8001992:	f7ff fe01 	bl	8001598 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
	...

080019a0 <__NVIC_SetPriorityGrouping>:
{
 80019a0:	b480      	push	{r7}
 80019a2:	b085      	sub	sp, #20
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b0:	4b0c      	ldr	r3, [pc, #48]	@ (80019e4 <__NVIC_SetPriorityGrouping+0x44>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019b6:	68ba      	ldr	r2, [r7, #8]
 80019b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019bc:	4013      	ands	r3, r2
 80019be:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019d2:	4a04      	ldr	r2, [pc, #16]	@ (80019e4 <__NVIC_SetPriorityGrouping+0x44>)
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	60d3      	str	r3, [r2, #12]
}
 80019d8:	bf00      	nop
 80019da:	3714      	adds	r7, #20
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <__NVIC_GetPriorityGrouping>:
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019ec:	4b04      	ldr	r3, [pc, #16]	@ (8001a00 <__NVIC_GetPriorityGrouping+0x18>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	0a1b      	lsrs	r3, r3, #8
 80019f2:	f003 0307 	and.w	r3, r3, #7
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bc80      	pop	{r7}
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <__NVIC_EnableIRQ>:
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	db0b      	blt.n	8001a2e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a16:	79fb      	ldrb	r3, [r7, #7]
 8001a18:	f003 021f 	and.w	r2, r3, #31
 8001a1c:	4906      	ldr	r1, [pc, #24]	@ (8001a38 <__NVIC_EnableIRQ+0x34>)
 8001a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a22:	095b      	lsrs	r3, r3, #5
 8001a24:	2001      	movs	r0, #1
 8001a26:	fa00 f202 	lsl.w	r2, r0, r2
 8001a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a2e:	bf00      	nop
 8001a30:	370c      	adds	r7, #12
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr
 8001a38:	e000e100 	.word	0xe000e100

08001a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	6039      	str	r1, [r7, #0]
 8001a46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	db0a      	blt.n	8001a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	b2da      	uxtb	r2, r3
 8001a54:	490c      	ldr	r1, [pc, #48]	@ (8001a88 <__NVIC_SetPriority+0x4c>)
 8001a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5a:	0112      	lsls	r2, r2, #4
 8001a5c:	b2d2      	uxtb	r2, r2
 8001a5e:	440b      	add	r3, r1
 8001a60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a64:	e00a      	b.n	8001a7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	4908      	ldr	r1, [pc, #32]	@ (8001a8c <__NVIC_SetPriority+0x50>)
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	f003 030f 	and.w	r3, r3, #15
 8001a72:	3b04      	subs	r3, #4
 8001a74:	0112      	lsls	r2, r2, #4
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	440b      	add	r3, r1
 8001a7a:	761a      	strb	r2, [r3, #24]
}
 8001a7c:	bf00      	nop
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	e000e100 	.word	0xe000e100
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b089      	sub	sp, #36	@ 0x24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001aa4:	69fb      	ldr	r3, [r7, #28]
 8001aa6:	f1c3 0307 	rsb	r3, r3, #7
 8001aaa:	2b04      	cmp	r3, #4
 8001aac:	bf28      	it	cs
 8001aae:	2304      	movcs	r3, #4
 8001ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	2b06      	cmp	r3, #6
 8001ab8:	d902      	bls.n	8001ac0 <NVIC_EncodePriority+0x30>
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	3b03      	subs	r3, #3
 8001abe:	e000      	b.n	8001ac2 <NVIC_EncodePriority+0x32>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	43da      	mvns	r2, r3
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	401a      	ands	r2, r3
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae2:	43d9      	mvns	r1, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae8:	4313      	orrs	r3, r2
         );
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3724      	adds	r7, #36	@ 0x24
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bc80      	pop	{r7}
 8001af2:	4770      	bx	lr

08001af4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b04:	d301      	bcc.n	8001b0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b06:	2301      	movs	r3, #1
 8001b08:	e00f      	b.n	8001b2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b34 <SysTick_Config+0x40>)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b12:	210f      	movs	r1, #15
 8001b14:	f04f 30ff 	mov.w	r0, #4294967295
 8001b18:	f7ff ff90 	bl	8001a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b1c:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <SysTick_Config+0x40>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b22:	4b04      	ldr	r3, [pc, #16]	@ (8001b34 <SysTick_Config+0x40>)
 8001b24:	2207      	movs	r2, #7
 8001b26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	e000e010 	.word	0xe000e010

08001b38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f7ff ff2d 	bl	80019a0 <__NVIC_SetPriorityGrouping>
}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b086      	sub	sp, #24
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	4603      	mov	r3, r0
 8001b56:	60b9      	str	r1, [r7, #8]
 8001b58:	607a      	str	r2, [r7, #4]
 8001b5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b60:	f7ff ff42 	bl	80019e8 <__NVIC_GetPriorityGrouping>
 8001b64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	68b9      	ldr	r1, [r7, #8]
 8001b6a:	6978      	ldr	r0, [r7, #20]
 8001b6c:	f7ff ff90 	bl	8001a90 <NVIC_EncodePriority>
 8001b70:	4602      	mov	r2, r0
 8001b72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b76:	4611      	mov	r1, r2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff5f 	bl	8001a3c <__NVIC_SetPriority>
}
 8001b7e:	bf00      	nop
 8001b80:	3718      	adds	r7, #24
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff ff35 	bl	8001a04 <__NVIC_EnableIRQ>
}
 8001b9a:	bf00      	nop
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b082      	sub	sp, #8
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7ff ffa2 	bl	8001af4 <SysTick_Config>
 8001bb0:	4603      	mov	r3, r0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
	...

08001bbc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e043      	b.n	8001c5a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	4b22      	ldr	r3, [pc, #136]	@ (8001c64 <HAL_DMA_Init+0xa8>)
 8001bda:	4413      	add	r3, r2
 8001bdc:	4a22      	ldr	r2, [pc, #136]	@ (8001c68 <HAL_DMA_Init+0xac>)
 8001bde:	fba2 2303 	umull	r2, r3, r2, r3
 8001be2:	091b      	lsrs	r3, r3, #4
 8001be4:	009a      	lsls	r2, r3, #2
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a1f      	ldr	r2, [pc, #124]	@ (8001c6c <HAL_DMA_Init+0xb0>)
 8001bee:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2202      	movs	r2, #2
 8001bf4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001c06:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001c0a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001c14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	695b      	ldr	r3, [r3, #20]
 8001c26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	69db      	ldr	r3, [r3, #28]
 8001c32:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bc80      	pop	{r7}
 8001c62:	4770      	bx	lr
 8001c64:	bffdfff8 	.word	0xbffdfff8
 8001c68:	cccccccd 	.word	0xcccccccd
 8001c6c:	40020000 	.word	0x40020000

08001c70 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
 8001c7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d101      	bne.n	8001c90 <HAL_DMA_Start_IT+0x20>
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	e04b      	b.n	8001d28 <HAL_DMA_Start_IT+0xb8>
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2201      	movs	r2, #1
 8001c94:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d13a      	bne.n	8001d1a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2202      	movs	r2, #2
 8001ca8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f022 0201 	bic.w	r2, r2, #1
 8001cc0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	68b9      	ldr	r1, [r7, #8]
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f000 f9eb 	bl	80020a4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d008      	beq.n	8001ce8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f042 020e 	orr.w	r2, r2, #14
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	e00f      	b.n	8001d08 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f022 0204 	bic.w	r2, r2, #4
 8001cf6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f042 020a 	orr.w	r2, r2, #10
 8001d06:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f042 0201 	orr.w	r2, r2, #1
 8001d16:	601a      	str	r2, [r3, #0]
 8001d18:	e005      	b.n	8001d26 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d22:	2302      	movs	r3, #2
 8001d24:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001d26:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d008      	beq.n	8001d5a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2204      	movs	r2, #4
 8001d4c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e020      	b.n	8001d9c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 020e 	bic.w	r2, r2, #14
 8001d68:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 0201 	bic.w	r2, r2, #1
 8001d78:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d82:	2101      	movs	r1, #1
 8001d84:	fa01 f202 	lsl.w	r2, r1, r2
 8001d88:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2200      	movs	r2, #0
 8001d96:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3714      	adds	r7, #20
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr
	...

08001da8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b084      	sub	sp, #16
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001db0:	2300      	movs	r3, #0
 8001db2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d005      	beq.n	8001dcc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2204      	movs	r2, #4
 8001dc4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	73fb      	strb	r3, [r7, #15]
 8001dca:	e051      	b.n	8001e70 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f022 020e 	bic.w	r2, r2, #14
 8001dda:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f022 0201 	bic.w	r2, r2, #1
 8001dea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a22      	ldr	r2, [pc, #136]	@ (8001e7c <HAL_DMA_Abort_IT+0xd4>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d029      	beq.n	8001e4a <HAL_DMA_Abort_IT+0xa2>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a21      	ldr	r2, [pc, #132]	@ (8001e80 <HAL_DMA_Abort_IT+0xd8>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d022      	beq.n	8001e46 <HAL_DMA_Abort_IT+0x9e>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a1f      	ldr	r2, [pc, #124]	@ (8001e84 <HAL_DMA_Abort_IT+0xdc>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d01a      	beq.n	8001e40 <HAL_DMA_Abort_IT+0x98>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a1e      	ldr	r2, [pc, #120]	@ (8001e88 <HAL_DMA_Abort_IT+0xe0>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d012      	beq.n	8001e3a <HAL_DMA_Abort_IT+0x92>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a1c      	ldr	r2, [pc, #112]	@ (8001e8c <HAL_DMA_Abort_IT+0xe4>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d00a      	beq.n	8001e34 <HAL_DMA_Abort_IT+0x8c>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a1b      	ldr	r2, [pc, #108]	@ (8001e90 <HAL_DMA_Abort_IT+0xe8>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d102      	bne.n	8001e2e <HAL_DMA_Abort_IT+0x86>
 8001e28:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001e2c:	e00e      	b.n	8001e4c <HAL_DMA_Abort_IT+0xa4>
 8001e2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e32:	e00b      	b.n	8001e4c <HAL_DMA_Abort_IT+0xa4>
 8001e34:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e38:	e008      	b.n	8001e4c <HAL_DMA_Abort_IT+0xa4>
 8001e3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e3e:	e005      	b.n	8001e4c <HAL_DMA_Abort_IT+0xa4>
 8001e40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e44:	e002      	b.n	8001e4c <HAL_DMA_Abort_IT+0xa4>
 8001e46:	2310      	movs	r3, #16
 8001e48:	e000      	b.n	8001e4c <HAL_DMA_Abort_IT+0xa4>
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	4a11      	ldr	r2, [pc, #68]	@ (8001e94 <HAL_DMA_Abort_IT+0xec>)
 8001e4e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	4798      	blx	r3
    } 
  }
  return status;
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40020008 	.word	0x40020008
 8001e80:	4002001c 	.word	0x4002001c
 8001e84:	40020030 	.word	0x40020030
 8001e88:	40020044 	.word	0x40020044
 8001e8c:	40020058 	.word	0x40020058
 8001e90:	4002006c 	.word	0x4002006c
 8001e94:	40020000 	.word	0x40020000

08001e98 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb4:	2204      	movs	r2, #4
 8001eb6:	409a      	lsls	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d04f      	beq.n	8001f60 <HAL_DMA_IRQHandler+0xc8>
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	f003 0304 	and.w	r3, r3, #4
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d04a      	beq.n	8001f60 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 0320 	and.w	r3, r3, #32
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d107      	bne.n	8001ee8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f022 0204 	bic.w	r2, r2, #4
 8001ee6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a66      	ldr	r2, [pc, #408]	@ (8002088 <HAL_DMA_IRQHandler+0x1f0>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d029      	beq.n	8001f46 <HAL_DMA_IRQHandler+0xae>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a65      	ldr	r2, [pc, #404]	@ (800208c <HAL_DMA_IRQHandler+0x1f4>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d022      	beq.n	8001f42 <HAL_DMA_IRQHandler+0xaa>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a63      	ldr	r2, [pc, #396]	@ (8002090 <HAL_DMA_IRQHandler+0x1f8>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d01a      	beq.n	8001f3c <HAL_DMA_IRQHandler+0xa4>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a62      	ldr	r2, [pc, #392]	@ (8002094 <HAL_DMA_IRQHandler+0x1fc>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d012      	beq.n	8001f36 <HAL_DMA_IRQHandler+0x9e>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a60      	ldr	r2, [pc, #384]	@ (8002098 <HAL_DMA_IRQHandler+0x200>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d00a      	beq.n	8001f30 <HAL_DMA_IRQHandler+0x98>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a5f      	ldr	r2, [pc, #380]	@ (800209c <HAL_DMA_IRQHandler+0x204>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d102      	bne.n	8001f2a <HAL_DMA_IRQHandler+0x92>
 8001f24:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001f28:	e00e      	b.n	8001f48 <HAL_DMA_IRQHandler+0xb0>
 8001f2a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001f2e:	e00b      	b.n	8001f48 <HAL_DMA_IRQHandler+0xb0>
 8001f30:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001f34:	e008      	b.n	8001f48 <HAL_DMA_IRQHandler+0xb0>
 8001f36:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f3a:	e005      	b.n	8001f48 <HAL_DMA_IRQHandler+0xb0>
 8001f3c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f40:	e002      	b.n	8001f48 <HAL_DMA_IRQHandler+0xb0>
 8001f42:	2340      	movs	r3, #64	@ 0x40
 8001f44:	e000      	b.n	8001f48 <HAL_DMA_IRQHandler+0xb0>
 8001f46:	2304      	movs	r3, #4
 8001f48:	4a55      	ldr	r2, [pc, #340]	@ (80020a0 <HAL_DMA_IRQHandler+0x208>)
 8001f4a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	f000 8094 	beq.w	800207e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001f5e:	e08e      	b.n	800207e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f64:	2202      	movs	r2, #2
 8001f66:	409a      	lsls	r2, r3
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d056      	beq.n	800201e <HAL_DMA_IRQHandler+0x186>
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d051      	beq.n	800201e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0320 	and.w	r3, r3, #32
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d10b      	bne.n	8001fa0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f022 020a 	bic.w	r2, r2, #10
 8001f96:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a38      	ldr	r2, [pc, #224]	@ (8002088 <HAL_DMA_IRQHandler+0x1f0>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d029      	beq.n	8001ffe <HAL_DMA_IRQHandler+0x166>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a37      	ldr	r2, [pc, #220]	@ (800208c <HAL_DMA_IRQHandler+0x1f4>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d022      	beq.n	8001ffa <HAL_DMA_IRQHandler+0x162>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a35      	ldr	r2, [pc, #212]	@ (8002090 <HAL_DMA_IRQHandler+0x1f8>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d01a      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0x15c>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a34      	ldr	r2, [pc, #208]	@ (8002094 <HAL_DMA_IRQHandler+0x1fc>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d012      	beq.n	8001fee <HAL_DMA_IRQHandler+0x156>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a32      	ldr	r2, [pc, #200]	@ (8002098 <HAL_DMA_IRQHandler+0x200>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d00a      	beq.n	8001fe8 <HAL_DMA_IRQHandler+0x150>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a31      	ldr	r2, [pc, #196]	@ (800209c <HAL_DMA_IRQHandler+0x204>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d102      	bne.n	8001fe2 <HAL_DMA_IRQHandler+0x14a>
 8001fdc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001fe0:	e00e      	b.n	8002000 <HAL_DMA_IRQHandler+0x168>
 8001fe2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001fe6:	e00b      	b.n	8002000 <HAL_DMA_IRQHandler+0x168>
 8001fe8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fec:	e008      	b.n	8002000 <HAL_DMA_IRQHandler+0x168>
 8001fee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ff2:	e005      	b.n	8002000 <HAL_DMA_IRQHandler+0x168>
 8001ff4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ff8:	e002      	b.n	8002000 <HAL_DMA_IRQHandler+0x168>
 8001ffa:	2320      	movs	r3, #32
 8001ffc:	e000      	b.n	8002000 <HAL_DMA_IRQHandler+0x168>
 8001ffe:	2302      	movs	r3, #2
 8002000:	4a27      	ldr	r2, [pc, #156]	@ (80020a0 <HAL_DMA_IRQHandler+0x208>)
 8002002:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002010:	2b00      	cmp	r3, #0
 8002012:	d034      	beq.n	800207e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800201c:	e02f      	b.n	800207e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002022:	2208      	movs	r2, #8
 8002024:	409a      	lsls	r2, r3
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	4013      	ands	r3, r2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d028      	beq.n	8002080 <HAL_DMA_IRQHandler+0x1e8>
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	f003 0308 	and.w	r3, r3, #8
 8002034:	2b00      	cmp	r3, #0
 8002036:	d023      	beq.n	8002080 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 020e 	bic.w	r2, r2, #14
 8002046:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002050:	2101      	movs	r1, #1
 8002052:	fa01 f202 	lsl.w	r2, r1, r2
 8002056:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2201      	movs	r2, #1
 8002062:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002072:	2b00      	cmp	r3, #0
 8002074:	d004      	beq.n	8002080 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	4798      	blx	r3
    }
  }
  return;
 800207e:	bf00      	nop
 8002080:	bf00      	nop
}
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40020008 	.word	0x40020008
 800208c:	4002001c 	.word	0x4002001c
 8002090:	40020030 	.word	0x40020030
 8002094:	40020044 	.word	0x40020044
 8002098:	40020058 	.word	0x40020058
 800209c:	4002006c 	.word	0x4002006c
 80020a0:	40020000 	.word	0x40020000

080020a4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	60b9      	str	r1, [r7, #8]
 80020ae:	607a      	str	r2, [r7, #4]
 80020b0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020ba:	2101      	movs	r1, #1
 80020bc:	fa01 f202 	lsl.w	r2, r1, r2
 80020c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	683a      	ldr	r2, [r7, #0]
 80020c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2b10      	cmp	r3, #16
 80020d0:	d108      	bne.n	80020e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68ba      	ldr	r2, [r7, #8]
 80020e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80020e2:	e007      	b.n	80020f4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	68ba      	ldr	r2, [r7, #8]
 80020ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	60da      	str	r2, [r3, #12]
}
 80020f4:	bf00      	nop
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bc80      	pop	{r7}
 80020fc:	4770      	bx	lr
	...

08002100 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002100:	b480      	push	{r7}
 8002102:	b08b      	sub	sp, #44	@ 0x2c
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800210a:	2300      	movs	r3, #0
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800210e:	2300      	movs	r3, #0
 8002110:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002112:	e169      	b.n	80023e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002114:	2201      	movs	r2, #1
 8002116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	69fa      	ldr	r2, [r7, #28]
 8002124:	4013      	ands	r3, r2
 8002126:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002128:	69ba      	ldr	r2, [r7, #24]
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	429a      	cmp	r2, r3
 800212e:	f040 8158 	bne.w	80023e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	4a9a      	ldr	r2, [pc, #616]	@ (80023a0 <HAL_GPIO_Init+0x2a0>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d05e      	beq.n	80021fa <HAL_GPIO_Init+0xfa>
 800213c:	4a98      	ldr	r2, [pc, #608]	@ (80023a0 <HAL_GPIO_Init+0x2a0>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d875      	bhi.n	800222e <HAL_GPIO_Init+0x12e>
 8002142:	4a98      	ldr	r2, [pc, #608]	@ (80023a4 <HAL_GPIO_Init+0x2a4>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d058      	beq.n	80021fa <HAL_GPIO_Init+0xfa>
 8002148:	4a96      	ldr	r2, [pc, #600]	@ (80023a4 <HAL_GPIO_Init+0x2a4>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d86f      	bhi.n	800222e <HAL_GPIO_Init+0x12e>
 800214e:	4a96      	ldr	r2, [pc, #600]	@ (80023a8 <HAL_GPIO_Init+0x2a8>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d052      	beq.n	80021fa <HAL_GPIO_Init+0xfa>
 8002154:	4a94      	ldr	r2, [pc, #592]	@ (80023a8 <HAL_GPIO_Init+0x2a8>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d869      	bhi.n	800222e <HAL_GPIO_Init+0x12e>
 800215a:	4a94      	ldr	r2, [pc, #592]	@ (80023ac <HAL_GPIO_Init+0x2ac>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d04c      	beq.n	80021fa <HAL_GPIO_Init+0xfa>
 8002160:	4a92      	ldr	r2, [pc, #584]	@ (80023ac <HAL_GPIO_Init+0x2ac>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d863      	bhi.n	800222e <HAL_GPIO_Init+0x12e>
 8002166:	4a92      	ldr	r2, [pc, #584]	@ (80023b0 <HAL_GPIO_Init+0x2b0>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d046      	beq.n	80021fa <HAL_GPIO_Init+0xfa>
 800216c:	4a90      	ldr	r2, [pc, #576]	@ (80023b0 <HAL_GPIO_Init+0x2b0>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d85d      	bhi.n	800222e <HAL_GPIO_Init+0x12e>
 8002172:	2b12      	cmp	r3, #18
 8002174:	d82a      	bhi.n	80021cc <HAL_GPIO_Init+0xcc>
 8002176:	2b12      	cmp	r3, #18
 8002178:	d859      	bhi.n	800222e <HAL_GPIO_Init+0x12e>
 800217a:	a201      	add	r2, pc, #4	@ (adr r2, 8002180 <HAL_GPIO_Init+0x80>)
 800217c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002180:	080021fb 	.word	0x080021fb
 8002184:	080021d5 	.word	0x080021d5
 8002188:	080021e7 	.word	0x080021e7
 800218c:	08002229 	.word	0x08002229
 8002190:	0800222f 	.word	0x0800222f
 8002194:	0800222f 	.word	0x0800222f
 8002198:	0800222f 	.word	0x0800222f
 800219c:	0800222f 	.word	0x0800222f
 80021a0:	0800222f 	.word	0x0800222f
 80021a4:	0800222f 	.word	0x0800222f
 80021a8:	0800222f 	.word	0x0800222f
 80021ac:	0800222f 	.word	0x0800222f
 80021b0:	0800222f 	.word	0x0800222f
 80021b4:	0800222f 	.word	0x0800222f
 80021b8:	0800222f 	.word	0x0800222f
 80021bc:	0800222f 	.word	0x0800222f
 80021c0:	0800222f 	.word	0x0800222f
 80021c4:	080021dd 	.word	0x080021dd
 80021c8:	080021f1 	.word	0x080021f1
 80021cc:	4a79      	ldr	r2, [pc, #484]	@ (80023b4 <HAL_GPIO_Init+0x2b4>)
 80021ce:	4293      	cmp	r3, r2
 80021d0:	d013      	beq.n	80021fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021d2:	e02c      	b.n	800222e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	623b      	str	r3, [r7, #32]
          break;
 80021da:	e029      	b.n	8002230 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	3304      	adds	r3, #4
 80021e2:	623b      	str	r3, [r7, #32]
          break;
 80021e4:	e024      	b.n	8002230 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	3308      	adds	r3, #8
 80021ec:	623b      	str	r3, [r7, #32]
          break;
 80021ee:	e01f      	b.n	8002230 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	330c      	adds	r3, #12
 80021f6:	623b      	str	r3, [r7, #32]
          break;
 80021f8:	e01a      	b.n	8002230 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d102      	bne.n	8002208 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002202:	2304      	movs	r3, #4
 8002204:	623b      	str	r3, [r7, #32]
          break;
 8002206:	e013      	b.n	8002230 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d105      	bne.n	800221c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002210:	2308      	movs	r3, #8
 8002212:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	69fa      	ldr	r2, [r7, #28]
 8002218:	611a      	str	r2, [r3, #16]
          break;
 800221a:	e009      	b.n	8002230 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800221c:	2308      	movs	r3, #8
 800221e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	69fa      	ldr	r2, [r7, #28]
 8002224:	615a      	str	r2, [r3, #20]
          break;
 8002226:	e003      	b.n	8002230 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002228:	2300      	movs	r3, #0
 800222a:	623b      	str	r3, [r7, #32]
          break;
 800222c:	e000      	b.n	8002230 <HAL_GPIO_Init+0x130>
          break;
 800222e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	2bff      	cmp	r3, #255	@ 0xff
 8002234:	d801      	bhi.n	800223a <HAL_GPIO_Init+0x13a>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	e001      	b.n	800223e <HAL_GPIO_Init+0x13e>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3304      	adds	r3, #4
 800223e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002240:	69bb      	ldr	r3, [r7, #24]
 8002242:	2bff      	cmp	r3, #255	@ 0xff
 8002244:	d802      	bhi.n	800224c <HAL_GPIO_Init+0x14c>
 8002246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	e002      	b.n	8002252 <HAL_GPIO_Init+0x152>
 800224c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224e:	3b08      	subs	r3, #8
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	210f      	movs	r1, #15
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	fa01 f303 	lsl.w	r3, r1, r3
 8002260:	43db      	mvns	r3, r3
 8002262:	401a      	ands	r2, r3
 8002264:	6a39      	ldr	r1, [r7, #32]
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	fa01 f303 	lsl.w	r3, r1, r3
 800226c:	431a      	orrs	r2, r3
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 80b1 	beq.w	80023e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002280:	4b4d      	ldr	r3, [pc, #308]	@ (80023b8 <HAL_GPIO_Init+0x2b8>)
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	4a4c      	ldr	r2, [pc, #304]	@ (80023b8 <HAL_GPIO_Init+0x2b8>)
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	6193      	str	r3, [r2, #24]
 800228c:	4b4a      	ldr	r3, [pc, #296]	@ (80023b8 <HAL_GPIO_Init+0x2b8>)
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	f003 0301 	and.w	r3, r3, #1
 8002294:	60bb      	str	r3, [r7, #8]
 8002296:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002298:	4a48      	ldr	r2, [pc, #288]	@ (80023bc <HAL_GPIO_Init+0x2bc>)
 800229a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229c:	089b      	lsrs	r3, r3, #2
 800229e:	3302      	adds	r3, #2
 80022a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a8:	f003 0303 	and.w	r3, r3, #3
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	220f      	movs	r2, #15
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	43db      	mvns	r3, r3
 80022b6:	68fa      	ldr	r2, [r7, #12]
 80022b8:	4013      	ands	r3, r2
 80022ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a40      	ldr	r2, [pc, #256]	@ (80023c0 <HAL_GPIO_Init+0x2c0>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d013      	beq.n	80022ec <HAL_GPIO_Init+0x1ec>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a3f      	ldr	r2, [pc, #252]	@ (80023c4 <HAL_GPIO_Init+0x2c4>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d00d      	beq.n	80022e8 <HAL_GPIO_Init+0x1e8>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a3e      	ldr	r2, [pc, #248]	@ (80023c8 <HAL_GPIO_Init+0x2c8>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d007      	beq.n	80022e4 <HAL_GPIO_Init+0x1e4>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a3d      	ldr	r2, [pc, #244]	@ (80023cc <HAL_GPIO_Init+0x2cc>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d101      	bne.n	80022e0 <HAL_GPIO_Init+0x1e0>
 80022dc:	2303      	movs	r3, #3
 80022de:	e006      	b.n	80022ee <HAL_GPIO_Init+0x1ee>
 80022e0:	2304      	movs	r3, #4
 80022e2:	e004      	b.n	80022ee <HAL_GPIO_Init+0x1ee>
 80022e4:	2302      	movs	r3, #2
 80022e6:	e002      	b.n	80022ee <HAL_GPIO_Init+0x1ee>
 80022e8:	2301      	movs	r3, #1
 80022ea:	e000      	b.n	80022ee <HAL_GPIO_Init+0x1ee>
 80022ec:	2300      	movs	r3, #0
 80022ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022f0:	f002 0203 	and.w	r2, r2, #3
 80022f4:	0092      	lsls	r2, r2, #2
 80022f6:	4093      	lsls	r3, r2
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80022fe:	492f      	ldr	r1, [pc, #188]	@ (80023bc <HAL_GPIO_Init+0x2bc>)
 8002300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002302:	089b      	lsrs	r3, r3, #2
 8002304:	3302      	adds	r3, #2
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d006      	beq.n	8002326 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002318:	4b2d      	ldr	r3, [pc, #180]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 800231a:	689a      	ldr	r2, [r3, #8]
 800231c:	492c      	ldr	r1, [pc, #176]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 800231e:	69bb      	ldr	r3, [r7, #24]
 8002320:	4313      	orrs	r3, r2
 8002322:	608b      	str	r3, [r1, #8]
 8002324:	e006      	b.n	8002334 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002326:	4b2a      	ldr	r3, [pc, #168]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 8002328:	689a      	ldr	r2, [r3, #8]
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	43db      	mvns	r3, r3
 800232e:	4928      	ldr	r1, [pc, #160]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 8002330:	4013      	ands	r3, r2
 8002332:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d006      	beq.n	800234e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002340:	4b23      	ldr	r3, [pc, #140]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 8002342:	68da      	ldr	r2, [r3, #12]
 8002344:	4922      	ldr	r1, [pc, #136]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	4313      	orrs	r3, r2
 800234a:	60cb      	str	r3, [r1, #12]
 800234c:	e006      	b.n	800235c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800234e:	4b20      	ldr	r3, [pc, #128]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 8002350:	68da      	ldr	r2, [r3, #12]
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	43db      	mvns	r3, r3
 8002356:	491e      	ldr	r1, [pc, #120]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 8002358:	4013      	ands	r3, r2
 800235a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d006      	beq.n	8002376 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002368:	4b19      	ldr	r3, [pc, #100]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 800236a:	685a      	ldr	r2, [r3, #4]
 800236c:	4918      	ldr	r1, [pc, #96]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	4313      	orrs	r3, r2
 8002372:	604b      	str	r3, [r1, #4]
 8002374:	e006      	b.n	8002384 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002376:	4b16      	ldr	r3, [pc, #88]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 8002378:	685a      	ldr	r2, [r3, #4]
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	43db      	mvns	r3, r3
 800237e:	4914      	ldr	r1, [pc, #80]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 8002380:	4013      	ands	r3, r2
 8002382:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800238c:	2b00      	cmp	r3, #0
 800238e:	d021      	beq.n	80023d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002390:	4b0f      	ldr	r3, [pc, #60]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	490e      	ldr	r1, [pc, #56]	@ (80023d0 <HAL_GPIO_Init+0x2d0>)
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	4313      	orrs	r3, r2
 800239a:	600b      	str	r3, [r1, #0]
 800239c:	e021      	b.n	80023e2 <HAL_GPIO_Init+0x2e2>
 800239e:	bf00      	nop
 80023a0:	10320000 	.word	0x10320000
 80023a4:	10310000 	.word	0x10310000
 80023a8:	10220000 	.word	0x10220000
 80023ac:	10210000 	.word	0x10210000
 80023b0:	10120000 	.word	0x10120000
 80023b4:	10110000 	.word	0x10110000
 80023b8:	40021000 	.word	0x40021000
 80023bc:	40010000 	.word	0x40010000
 80023c0:	40010800 	.word	0x40010800
 80023c4:	40010c00 	.word	0x40010c00
 80023c8:	40011000 	.word	0x40011000
 80023cc:	40011400 	.word	0x40011400
 80023d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002404 <HAL_GPIO_Init+0x304>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	69bb      	ldr	r3, [r7, #24]
 80023da:	43db      	mvns	r3, r3
 80023dc:	4909      	ldr	r1, [pc, #36]	@ (8002404 <HAL_GPIO_Init+0x304>)
 80023de:	4013      	ands	r3, r2
 80023e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80023e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e4:	3301      	adds	r3, #1
 80023e6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ee:	fa22 f303 	lsr.w	r3, r2, r3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f47f ae8e 	bne.w	8002114 <HAL_GPIO_Init+0x14>
  }
}
 80023f8:	bf00      	nop
 80023fa:	bf00      	nop
 80023fc:	372c      	adds	r7, #44	@ 0x2c
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	40010400 	.word	0x40010400

08002408 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	460b      	mov	r3, r1
 8002412:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	887b      	ldrh	r3, [r7, #2]
 800241a:	4013      	ands	r3, r2
 800241c:	2b00      	cmp	r3, #0
 800241e:	d002      	beq.n	8002426 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002420:	2301      	movs	r3, #1
 8002422:	73fb      	strb	r3, [r7, #15]
 8002424:	e001      	b.n	800242a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002426:	2300      	movs	r3, #0
 8002428:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800242a:	7bfb      	ldrb	r3, [r7, #15]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3714      	adds	r7, #20
 8002430:	46bd      	mov	sp, r7
 8002432:	bc80      	pop	{r7}
 8002434:	4770      	bx	lr

08002436 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002436:	b480      	push	{r7}
 8002438:	b083      	sub	sp, #12
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
 800243e:	460b      	mov	r3, r1
 8002440:	807b      	strh	r3, [r7, #2]
 8002442:	4613      	mov	r3, r2
 8002444:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002446:	787b      	ldrb	r3, [r7, #1]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d003      	beq.n	8002454 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800244c:	887a      	ldrh	r2, [r7, #2]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002452:	e003      	b.n	800245c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002454:	887b      	ldrh	r3, [r7, #2]
 8002456:	041a      	lsls	r2, r3, #16
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	611a      	str	r2, [r3, #16]
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr
	...

08002468 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e12b      	b.n	80026d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d106      	bne.n	8002494 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f7fe fbfa 	bl	8000c88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2224      	movs	r2, #36	@ 0x24
 8002498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f022 0201 	bic.w	r2, r2, #1
 80024aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80024ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80024ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024cc:	f000 fcda 	bl	8002e84 <HAL_RCC_GetPCLK1Freq>
 80024d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	4a81      	ldr	r2, [pc, #516]	@ (80026dc <HAL_I2C_Init+0x274>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d807      	bhi.n	80024ec <HAL_I2C_Init+0x84>
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	4a80      	ldr	r2, [pc, #512]	@ (80026e0 <HAL_I2C_Init+0x278>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	bf94      	ite	ls
 80024e4:	2301      	movls	r3, #1
 80024e6:	2300      	movhi	r3, #0
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	e006      	b.n	80024fa <HAL_I2C_Init+0x92>
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	4a7d      	ldr	r2, [pc, #500]	@ (80026e4 <HAL_I2C_Init+0x27c>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	bf94      	ite	ls
 80024f4:	2301      	movls	r3, #1
 80024f6:	2300      	movhi	r3, #0
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e0e7      	b.n	80026d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	4a78      	ldr	r2, [pc, #480]	@ (80026e8 <HAL_I2C_Init+0x280>)
 8002506:	fba2 2303 	umull	r2, r3, r2, r3
 800250a:	0c9b      	lsrs	r3, r3, #18
 800250c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	68ba      	ldr	r2, [r7, #8]
 800251e:	430a      	orrs	r2, r1
 8002520:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	4a6a      	ldr	r2, [pc, #424]	@ (80026dc <HAL_I2C_Init+0x274>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d802      	bhi.n	800253c <HAL_I2C_Init+0xd4>
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	3301      	adds	r3, #1
 800253a:	e009      	b.n	8002550 <HAL_I2C_Init+0xe8>
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002542:	fb02 f303 	mul.w	r3, r2, r3
 8002546:	4a69      	ldr	r2, [pc, #420]	@ (80026ec <HAL_I2C_Init+0x284>)
 8002548:	fba2 2303 	umull	r2, r3, r2, r3
 800254c:	099b      	lsrs	r3, r3, #6
 800254e:	3301      	adds	r3, #1
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	6812      	ldr	r2, [r2, #0]
 8002554:	430b      	orrs	r3, r1
 8002556:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	69db      	ldr	r3, [r3, #28]
 800255e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002562:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	495c      	ldr	r1, [pc, #368]	@ (80026dc <HAL_I2C_Init+0x274>)
 800256c:	428b      	cmp	r3, r1
 800256e:	d819      	bhi.n	80025a4 <HAL_I2C_Init+0x13c>
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	1e59      	subs	r1, r3, #1
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	fbb1 f3f3 	udiv	r3, r1, r3
 800257e:	1c59      	adds	r1, r3, #1
 8002580:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002584:	400b      	ands	r3, r1
 8002586:	2b00      	cmp	r3, #0
 8002588:	d00a      	beq.n	80025a0 <HAL_I2C_Init+0x138>
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	1e59      	subs	r1, r3, #1
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	fbb1 f3f3 	udiv	r3, r1, r3
 8002598:	3301      	adds	r3, #1
 800259a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800259e:	e051      	b.n	8002644 <HAL_I2C_Init+0x1dc>
 80025a0:	2304      	movs	r3, #4
 80025a2:	e04f      	b.n	8002644 <HAL_I2C_Init+0x1dc>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d111      	bne.n	80025d0 <HAL_I2C_Init+0x168>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	1e58      	subs	r0, r3, #1
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6859      	ldr	r1, [r3, #4]
 80025b4:	460b      	mov	r3, r1
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	440b      	add	r3, r1
 80025ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80025be:	3301      	adds	r3, #1
 80025c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	bf0c      	ite	eq
 80025c8:	2301      	moveq	r3, #1
 80025ca:	2300      	movne	r3, #0
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	e012      	b.n	80025f6 <HAL_I2C_Init+0x18e>
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	1e58      	subs	r0, r3, #1
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6859      	ldr	r1, [r3, #4]
 80025d8:	460b      	mov	r3, r1
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	440b      	add	r3, r1
 80025de:	0099      	lsls	r1, r3, #2
 80025e0:	440b      	add	r3, r1
 80025e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80025e6:	3301      	adds	r3, #1
 80025e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	bf0c      	ite	eq
 80025f0:	2301      	moveq	r3, #1
 80025f2:	2300      	movne	r3, #0
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d001      	beq.n	80025fe <HAL_I2C_Init+0x196>
 80025fa:	2301      	movs	r3, #1
 80025fc:	e022      	b.n	8002644 <HAL_I2C_Init+0x1dc>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d10e      	bne.n	8002624 <HAL_I2C_Init+0x1bc>
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	1e58      	subs	r0, r3, #1
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6859      	ldr	r1, [r3, #4]
 800260e:	460b      	mov	r3, r1
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	440b      	add	r3, r1
 8002614:	fbb0 f3f3 	udiv	r3, r0, r3
 8002618:	3301      	adds	r3, #1
 800261a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800261e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002622:	e00f      	b.n	8002644 <HAL_I2C_Init+0x1dc>
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	1e58      	subs	r0, r3, #1
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6859      	ldr	r1, [r3, #4]
 800262c:	460b      	mov	r3, r1
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	440b      	add	r3, r1
 8002632:	0099      	lsls	r1, r3, #2
 8002634:	440b      	add	r3, r1
 8002636:	fbb0 f3f3 	udiv	r3, r0, r3
 800263a:	3301      	adds	r3, #1
 800263c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002640:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002644:	6879      	ldr	r1, [r7, #4]
 8002646:	6809      	ldr	r1, [r1, #0]
 8002648:	4313      	orrs	r3, r2
 800264a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69da      	ldr	r2, [r3, #28]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a1b      	ldr	r3, [r3, #32]
 800265e:	431a      	orrs	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	430a      	orrs	r2, r1
 8002666:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002672:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	6911      	ldr	r1, [r2, #16]
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	68d2      	ldr	r2, [r2, #12]
 800267e:	4311      	orrs	r1, r2
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	6812      	ldr	r2, [r2, #0]
 8002684:	430b      	orrs	r3, r1
 8002686:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	695a      	ldr	r2, [r3, #20]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	699b      	ldr	r3, [r3, #24]
 800269a:	431a      	orrs	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	430a      	orrs	r2, r1
 80026a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f042 0201 	orr.w	r2, r2, #1
 80026b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2220      	movs	r2, #32
 80026be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3710      	adds	r7, #16
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	000186a0 	.word	0x000186a0
 80026e0:	001e847f 	.word	0x001e847f
 80026e4:	003d08ff 	.word	0x003d08ff
 80026e8:	431bde83 	.word	0x431bde83
 80026ec:	10624dd3 	.word	0x10624dd3

080026f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e272      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	2b00      	cmp	r3, #0
 800270c:	f000 8087 	beq.w	800281e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002710:	4b92      	ldr	r3, [pc, #584]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f003 030c 	and.w	r3, r3, #12
 8002718:	2b04      	cmp	r3, #4
 800271a:	d00c      	beq.n	8002736 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800271c:	4b8f      	ldr	r3, [pc, #572]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f003 030c 	and.w	r3, r3, #12
 8002724:	2b08      	cmp	r3, #8
 8002726:	d112      	bne.n	800274e <HAL_RCC_OscConfig+0x5e>
 8002728:	4b8c      	ldr	r3, [pc, #560]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002730:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002734:	d10b      	bne.n	800274e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002736:	4b89      	ldr	r3, [pc, #548]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d06c      	beq.n	800281c <HAL_RCC_OscConfig+0x12c>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d168      	bne.n	800281c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e24c      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002756:	d106      	bne.n	8002766 <HAL_RCC_OscConfig+0x76>
 8002758:	4b80      	ldr	r3, [pc, #512]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a7f      	ldr	r2, [pc, #508]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 800275e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002762:	6013      	str	r3, [r2, #0]
 8002764:	e02e      	b.n	80027c4 <HAL_RCC_OscConfig+0xd4>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10c      	bne.n	8002788 <HAL_RCC_OscConfig+0x98>
 800276e:	4b7b      	ldr	r3, [pc, #492]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a7a      	ldr	r2, [pc, #488]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002774:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002778:	6013      	str	r3, [r2, #0]
 800277a:	4b78      	ldr	r3, [pc, #480]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a77      	ldr	r2, [pc, #476]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002780:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002784:	6013      	str	r3, [r2, #0]
 8002786:	e01d      	b.n	80027c4 <HAL_RCC_OscConfig+0xd4>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002790:	d10c      	bne.n	80027ac <HAL_RCC_OscConfig+0xbc>
 8002792:	4b72      	ldr	r3, [pc, #456]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a71      	ldr	r2, [pc, #452]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002798:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800279c:	6013      	str	r3, [r2, #0]
 800279e:	4b6f      	ldr	r3, [pc, #444]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a6e      	ldr	r2, [pc, #440]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 80027a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027a8:	6013      	str	r3, [r2, #0]
 80027aa:	e00b      	b.n	80027c4 <HAL_RCC_OscConfig+0xd4>
 80027ac:	4b6b      	ldr	r3, [pc, #428]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a6a      	ldr	r2, [pc, #424]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 80027b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027b6:	6013      	str	r3, [r2, #0]
 80027b8:	4b68      	ldr	r3, [pc, #416]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a67      	ldr	r2, [pc, #412]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 80027be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027c2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d013      	beq.n	80027f4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027cc:	f7fe fd12 	bl	80011f4 <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027d4:	f7fe fd0e 	bl	80011f4 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b64      	cmp	r3, #100	@ 0x64
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e200      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027e6:	4b5d      	ldr	r3, [pc, #372]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d0f0      	beq.n	80027d4 <HAL_RCC_OscConfig+0xe4>
 80027f2:	e014      	b.n	800281e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f4:	f7fe fcfe 	bl	80011f4 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027fc:	f7fe fcfa 	bl	80011f4 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b64      	cmp	r3, #100	@ 0x64
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e1ec      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800280e:	4b53      	ldr	r3, [pc, #332]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1f0      	bne.n	80027fc <HAL_RCC_OscConfig+0x10c>
 800281a:	e000      	b.n	800281e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800281c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d063      	beq.n	80028f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800282a:	4b4c      	ldr	r3, [pc, #304]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	f003 030c 	and.w	r3, r3, #12
 8002832:	2b00      	cmp	r3, #0
 8002834:	d00b      	beq.n	800284e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002836:	4b49      	ldr	r3, [pc, #292]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f003 030c 	and.w	r3, r3, #12
 800283e:	2b08      	cmp	r3, #8
 8002840:	d11c      	bne.n	800287c <HAL_RCC_OscConfig+0x18c>
 8002842:	4b46      	ldr	r3, [pc, #280]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d116      	bne.n	800287c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800284e:	4b43      	ldr	r3, [pc, #268]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0302 	and.w	r3, r3, #2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d005      	beq.n	8002866 <HAL_RCC_OscConfig+0x176>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	691b      	ldr	r3, [r3, #16]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d001      	beq.n	8002866 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002862:	2301      	movs	r3, #1
 8002864:	e1c0      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002866:	4b3d      	ldr	r3, [pc, #244]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	00db      	lsls	r3, r3, #3
 8002874:	4939      	ldr	r1, [pc, #228]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002876:	4313      	orrs	r3, r2
 8002878:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800287a:	e03a      	b.n	80028f2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d020      	beq.n	80028c6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002884:	4b36      	ldr	r3, [pc, #216]	@ (8002960 <HAL_RCC_OscConfig+0x270>)
 8002886:	2201      	movs	r2, #1
 8002888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288a:	f7fe fcb3 	bl	80011f4 <HAL_GetTick>
 800288e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002890:	e008      	b.n	80028a4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002892:	f7fe fcaf 	bl	80011f4 <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	2b02      	cmp	r3, #2
 800289e:	d901      	bls.n	80028a4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e1a1      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a4:	4b2d      	ldr	r3, [pc, #180]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0302 	and.w	r3, r3, #2
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d0f0      	beq.n	8002892 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b0:	4b2a      	ldr	r3, [pc, #168]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	00db      	lsls	r3, r3, #3
 80028be:	4927      	ldr	r1, [pc, #156]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	600b      	str	r3, [r1, #0]
 80028c4:	e015      	b.n	80028f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028c6:	4b26      	ldr	r3, [pc, #152]	@ (8002960 <HAL_RCC_OscConfig+0x270>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028cc:	f7fe fc92 	bl	80011f4 <HAL_GetTick>
 80028d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028d4:	f7fe fc8e 	bl	80011f4 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b02      	cmp	r3, #2
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e180      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028e6:	4b1d      	ldr	r3, [pc, #116]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d1f0      	bne.n	80028d4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0308 	and.w	r3, r3, #8
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d03a      	beq.n	8002974 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d019      	beq.n	800293a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002906:	4b17      	ldr	r3, [pc, #92]	@ (8002964 <HAL_RCC_OscConfig+0x274>)
 8002908:	2201      	movs	r2, #1
 800290a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800290c:	f7fe fc72 	bl	80011f4 <HAL_GetTick>
 8002910:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002914:	f7fe fc6e 	bl	80011f4 <HAL_GetTick>
 8002918:	4602      	mov	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b02      	cmp	r3, #2
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e160      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002926:	4b0d      	ldr	r3, [pc, #52]	@ (800295c <HAL_RCC_OscConfig+0x26c>)
 8002928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d0f0      	beq.n	8002914 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002932:	2001      	movs	r0, #1
 8002934:	f000 face 	bl	8002ed4 <RCC_Delay>
 8002938:	e01c      	b.n	8002974 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800293a:	4b0a      	ldr	r3, [pc, #40]	@ (8002964 <HAL_RCC_OscConfig+0x274>)
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002940:	f7fe fc58 	bl	80011f4 <HAL_GetTick>
 8002944:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002946:	e00f      	b.n	8002968 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002948:	f7fe fc54 	bl	80011f4 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	2b02      	cmp	r3, #2
 8002954:	d908      	bls.n	8002968 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002956:	2303      	movs	r3, #3
 8002958:	e146      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
 800295a:	bf00      	nop
 800295c:	40021000 	.word	0x40021000
 8002960:	42420000 	.word	0x42420000
 8002964:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002968:	4b92      	ldr	r3, [pc, #584]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 800296a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d1e9      	bne.n	8002948 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 80a6 	beq.w	8002ace <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002982:	2300      	movs	r3, #0
 8002984:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002986:	4b8b      	ldr	r3, [pc, #556]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002988:	69db      	ldr	r3, [r3, #28]
 800298a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10d      	bne.n	80029ae <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002992:	4b88      	ldr	r3, [pc, #544]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	4a87      	ldr	r2, [pc, #540]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800299c:	61d3      	str	r3, [r2, #28]
 800299e:	4b85      	ldr	r3, [pc, #532]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 80029a0:	69db      	ldr	r3, [r3, #28]
 80029a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029a6:	60bb      	str	r3, [r7, #8]
 80029a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029aa:	2301      	movs	r3, #1
 80029ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ae:	4b82      	ldr	r3, [pc, #520]	@ (8002bb8 <HAL_RCC_OscConfig+0x4c8>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d118      	bne.n	80029ec <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029ba:	4b7f      	ldr	r3, [pc, #508]	@ (8002bb8 <HAL_RCC_OscConfig+0x4c8>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a7e      	ldr	r2, [pc, #504]	@ (8002bb8 <HAL_RCC_OscConfig+0x4c8>)
 80029c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029c6:	f7fe fc15 	bl	80011f4 <HAL_GetTick>
 80029ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029cc:	e008      	b.n	80029e0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ce:	f7fe fc11 	bl	80011f4 <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b64      	cmp	r3, #100	@ 0x64
 80029da:	d901      	bls.n	80029e0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e103      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029e0:	4b75      	ldr	r3, [pc, #468]	@ (8002bb8 <HAL_RCC_OscConfig+0x4c8>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d0f0      	beq.n	80029ce <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d106      	bne.n	8002a02 <HAL_RCC_OscConfig+0x312>
 80029f4:	4b6f      	ldr	r3, [pc, #444]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 80029f6:	6a1b      	ldr	r3, [r3, #32]
 80029f8:	4a6e      	ldr	r2, [pc, #440]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 80029fa:	f043 0301 	orr.w	r3, r3, #1
 80029fe:	6213      	str	r3, [r2, #32]
 8002a00:	e02d      	b.n	8002a5e <HAL_RCC_OscConfig+0x36e>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d10c      	bne.n	8002a24 <HAL_RCC_OscConfig+0x334>
 8002a0a:	4b6a      	ldr	r3, [pc, #424]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a0c:	6a1b      	ldr	r3, [r3, #32]
 8002a0e:	4a69      	ldr	r2, [pc, #420]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a10:	f023 0301 	bic.w	r3, r3, #1
 8002a14:	6213      	str	r3, [r2, #32]
 8002a16:	4b67      	ldr	r3, [pc, #412]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a18:	6a1b      	ldr	r3, [r3, #32]
 8002a1a:	4a66      	ldr	r2, [pc, #408]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a1c:	f023 0304 	bic.w	r3, r3, #4
 8002a20:	6213      	str	r3, [r2, #32]
 8002a22:	e01c      	b.n	8002a5e <HAL_RCC_OscConfig+0x36e>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	2b05      	cmp	r3, #5
 8002a2a:	d10c      	bne.n	8002a46 <HAL_RCC_OscConfig+0x356>
 8002a2c:	4b61      	ldr	r3, [pc, #388]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a2e:	6a1b      	ldr	r3, [r3, #32]
 8002a30:	4a60      	ldr	r2, [pc, #384]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a32:	f043 0304 	orr.w	r3, r3, #4
 8002a36:	6213      	str	r3, [r2, #32]
 8002a38:	4b5e      	ldr	r3, [pc, #376]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	4a5d      	ldr	r2, [pc, #372]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a3e:	f043 0301 	orr.w	r3, r3, #1
 8002a42:	6213      	str	r3, [r2, #32]
 8002a44:	e00b      	b.n	8002a5e <HAL_RCC_OscConfig+0x36e>
 8002a46:	4b5b      	ldr	r3, [pc, #364]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	4a5a      	ldr	r2, [pc, #360]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a4c:	f023 0301 	bic.w	r3, r3, #1
 8002a50:	6213      	str	r3, [r2, #32]
 8002a52:	4b58      	ldr	r3, [pc, #352]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a54:	6a1b      	ldr	r3, [r3, #32]
 8002a56:	4a57      	ldr	r2, [pc, #348]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a58:	f023 0304 	bic.w	r3, r3, #4
 8002a5c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d015      	beq.n	8002a92 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a66:	f7fe fbc5 	bl	80011f4 <HAL_GetTick>
 8002a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a6c:	e00a      	b.n	8002a84 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a6e:	f7fe fbc1 	bl	80011f4 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e0b1      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a84:	4b4b      	ldr	r3, [pc, #300]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	f003 0302 	and.w	r3, r3, #2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d0ee      	beq.n	8002a6e <HAL_RCC_OscConfig+0x37e>
 8002a90:	e014      	b.n	8002abc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a92:	f7fe fbaf 	bl	80011f4 <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a98:	e00a      	b.n	8002ab0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a9a:	f7fe fbab 	bl	80011f4 <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d901      	bls.n	8002ab0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e09b      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ab0:	4b40      	ldr	r3, [pc, #256]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	f003 0302 	and.w	r3, r3, #2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1ee      	bne.n	8002a9a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002abc:	7dfb      	ldrb	r3, [r7, #23]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d105      	bne.n	8002ace <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ac2:	4b3c      	ldr	r3, [pc, #240]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002ac4:	69db      	ldr	r3, [r3, #28]
 8002ac6:	4a3b      	ldr	r2, [pc, #236]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002ac8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002acc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	69db      	ldr	r3, [r3, #28]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	f000 8087 	beq.w	8002be6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ad8:	4b36      	ldr	r3, [pc, #216]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f003 030c 	and.w	r3, r3, #12
 8002ae0:	2b08      	cmp	r3, #8
 8002ae2:	d061      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	69db      	ldr	r3, [r3, #28]
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d146      	bne.n	8002b7a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aec:	4b33      	ldr	r3, [pc, #204]	@ (8002bbc <HAL_RCC_OscConfig+0x4cc>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002af2:	f7fe fb7f 	bl	80011f4 <HAL_GetTick>
 8002af6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002af8:	e008      	b.n	8002b0c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002afa:	f7fe fb7b 	bl	80011f4 <HAL_GetTick>
 8002afe:	4602      	mov	r2, r0
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d901      	bls.n	8002b0c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e06d      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b0c:	4b29      	ldr	r3, [pc, #164]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d1f0      	bne.n	8002afa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b20:	d108      	bne.n	8002b34 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b22:	4b24      	ldr	r3, [pc, #144]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	4921      	ldr	r1, [pc, #132]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b34:	4b1f      	ldr	r3, [pc, #124]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a19      	ldr	r1, [r3, #32]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b44:	430b      	orrs	r3, r1
 8002b46:	491b      	ldr	r1, [pc, #108]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b4c:	4b1b      	ldr	r3, [pc, #108]	@ (8002bbc <HAL_RCC_OscConfig+0x4cc>)
 8002b4e:	2201      	movs	r2, #1
 8002b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b52:	f7fe fb4f 	bl	80011f4 <HAL_GetTick>
 8002b56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b58:	e008      	b.n	8002b6c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b5a:	f7fe fb4b 	bl	80011f4 <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e03d      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002b6c:	4b11      	ldr	r3, [pc, #68]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d0f0      	beq.n	8002b5a <HAL_RCC_OscConfig+0x46a>
 8002b78:	e035      	b.n	8002be6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b7a:	4b10      	ldr	r3, [pc, #64]	@ (8002bbc <HAL_RCC_OscConfig+0x4cc>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b80:	f7fe fb38 	bl	80011f4 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b88:	f7fe fb34 	bl	80011f4 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e026      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b9a:	4b06      	ldr	r3, [pc, #24]	@ (8002bb4 <HAL_RCC_OscConfig+0x4c4>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1f0      	bne.n	8002b88 <HAL_RCC_OscConfig+0x498>
 8002ba6:	e01e      	b.n	8002be6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69db      	ldr	r3, [r3, #28]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d107      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e019      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
 8002bb4:	40021000 	.word	0x40021000
 8002bb8:	40007000 	.word	0x40007000
 8002bbc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf0 <HAL_RCC_OscConfig+0x500>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d106      	bne.n	8002be2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d001      	beq.n	8002be6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e000      	b.n	8002be8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3718      	adds	r7, #24
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	40021000 	.word	0x40021000

08002bf4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d101      	bne.n	8002c08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e0d0      	b.n	8002daa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c08:	4b6a      	ldr	r3, [pc, #424]	@ (8002db4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d910      	bls.n	8002c38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c16:	4b67      	ldr	r3, [pc, #412]	@ (8002db4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f023 0207 	bic.w	r2, r3, #7
 8002c1e:	4965      	ldr	r1, [pc, #404]	@ (8002db4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c26:	4b63      	ldr	r3, [pc, #396]	@ (8002db4 <HAL_RCC_ClockConfig+0x1c0>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0307 	and.w	r3, r3, #7
 8002c2e:	683a      	ldr	r2, [r7, #0]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d001      	beq.n	8002c38 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e0b8      	b.n	8002daa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0302 	and.w	r3, r3, #2
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d020      	beq.n	8002c86 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d005      	beq.n	8002c5c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c50:	4b59      	ldr	r3, [pc, #356]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	4a58      	ldr	r2, [pc, #352]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c56:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002c5a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0308 	and.w	r3, r3, #8
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d005      	beq.n	8002c74 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c68:	4b53      	ldr	r3, [pc, #332]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	4a52      	ldr	r2, [pc, #328]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c6e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002c72:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c74:	4b50      	ldr	r3, [pc, #320]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	494d      	ldr	r1, [pc, #308]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d040      	beq.n	8002d14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d107      	bne.n	8002caa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c9a:	4b47      	ldr	r3, [pc, #284]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d115      	bne.n	8002cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e07f      	b.n	8002daa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d107      	bne.n	8002cc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cb2:	4b41      	ldr	r3, [pc, #260]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d109      	bne.n	8002cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e073      	b.n	8002daa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cc2:	4b3d      	ldr	r3, [pc, #244]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e06b      	b.n	8002daa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cd2:	4b39      	ldr	r3, [pc, #228]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f023 0203 	bic.w	r2, r3, #3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	4936      	ldr	r1, [pc, #216]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ce4:	f7fe fa86 	bl	80011f4 <HAL_GetTick>
 8002ce8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cea:	e00a      	b.n	8002d02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cec:	f7fe fa82 	bl	80011f4 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e053      	b.n	8002daa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d02:	4b2d      	ldr	r3, [pc, #180]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f003 020c 	and.w	r2, r3, #12
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d1eb      	bne.n	8002cec <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d14:	4b27      	ldr	r3, [pc, #156]	@ (8002db4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0307 	and.w	r3, r3, #7
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d210      	bcs.n	8002d44 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d22:	4b24      	ldr	r3, [pc, #144]	@ (8002db4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f023 0207 	bic.w	r2, r3, #7
 8002d2a:	4922      	ldr	r1, [pc, #136]	@ (8002db4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d32:	4b20      	ldr	r3, [pc, #128]	@ (8002db4 <HAL_RCC_ClockConfig+0x1c0>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d001      	beq.n	8002d44 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e032      	b.n	8002daa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0304 	and.w	r3, r3, #4
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d008      	beq.n	8002d62 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d50:	4b19      	ldr	r3, [pc, #100]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	4916      	ldr	r1, [pc, #88]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0308 	and.w	r3, r3, #8
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d009      	beq.n	8002d82 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d6e:	4b12      	ldr	r3, [pc, #72]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	490e      	ldr	r1, [pc, #56]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d82:	f000 f821 	bl	8002dc8 <HAL_RCC_GetSysClockFreq>
 8002d86:	4602      	mov	r2, r0
 8002d88:	4b0b      	ldr	r3, [pc, #44]	@ (8002db8 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	091b      	lsrs	r3, r3, #4
 8002d8e:	f003 030f 	and.w	r3, r3, #15
 8002d92:	490a      	ldr	r1, [pc, #40]	@ (8002dbc <HAL_RCC_ClockConfig+0x1c8>)
 8002d94:	5ccb      	ldrb	r3, [r1, r3]
 8002d96:	fa22 f303 	lsr.w	r3, r2, r3
 8002d9a:	4a09      	ldr	r2, [pc, #36]	@ (8002dc0 <HAL_RCC_ClockConfig+0x1cc>)
 8002d9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d9e:	4b09      	ldr	r3, [pc, #36]	@ (8002dc4 <HAL_RCC_ClockConfig+0x1d0>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fe f9e4 	bl	8001170 <HAL_InitTick>

  return HAL_OK;
 8002da8:	2300      	movs	r3, #0
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	40022000 	.word	0x40022000
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	08003d1c 	.word	0x08003d1c
 8002dc0:	20000000 	.word	0x20000000
 8002dc4:	20000018 	.word	0x20000018

08002dc8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b087      	sub	sp, #28
 8002dcc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60fb      	str	r3, [r7, #12]
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60bb      	str	r3, [r7, #8]
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
 8002dda:	2300      	movs	r3, #0
 8002ddc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002dde:	2300      	movs	r3, #0
 8002de0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002de2:	4b1e      	ldr	r3, [pc, #120]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0x94>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f003 030c 	and.w	r3, r3, #12
 8002dee:	2b04      	cmp	r3, #4
 8002df0:	d002      	beq.n	8002df8 <HAL_RCC_GetSysClockFreq+0x30>
 8002df2:	2b08      	cmp	r3, #8
 8002df4:	d003      	beq.n	8002dfe <HAL_RCC_GetSysClockFreq+0x36>
 8002df6:	e027      	b.n	8002e48 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002df8:	4b19      	ldr	r3, [pc, #100]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dfa:	613b      	str	r3, [r7, #16]
      break;
 8002dfc:	e027      	b.n	8002e4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	0c9b      	lsrs	r3, r3, #18
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	4a17      	ldr	r2, [pc, #92]	@ (8002e64 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e08:	5cd3      	ldrb	r3, [r2, r3]
 8002e0a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d010      	beq.n	8002e38 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002e16:	4b11      	ldr	r3, [pc, #68]	@ (8002e5c <HAL_RCC_GetSysClockFreq+0x94>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	0c5b      	lsrs	r3, r3, #17
 8002e1c:	f003 0301 	and.w	r3, r3, #1
 8002e20:	4a11      	ldr	r2, [pc, #68]	@ (8002e68 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e22:	5cd3      	ldrb	r3, [r2, r3]
 8002e24:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a0d      	ldr	r2, [pc, #52]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e2a:	fb03 f202 	mul.w	r2, r3, r2
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e34:	617b      	str	r3, [r7, #20]
 8002e36:	e004      	b.n	8002e42 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a0c      	ldr	r2, [pc, #48]	@ (8002e6c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002e3c:	fb02 f303 	mul.w	r3, r2, r3
 8002e40:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	613b      	str	r3, [r7, #16]
      break;
 8002e46:	e002      	b.n	8002e4e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e48:	4b05      	ldr	r3, [pc, #20]	@ (8002e60 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e4a:	613b      	str	r3, [r7, #16]
      break;
 8002e4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e4e:	693b      	ldr	r3, [r7, #16]
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	371c      	adds	r7, #28
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bc80      	pop	{r7}
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	007a1200 	.word	0x007a1200
 8002e64:	08003d34 	.word	0x08003d34
 8002e68:	08003d44 	.word	0x08003d44
 8002e6c:	003d0900 	.word	0x003d0900

08002e70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e74:	4b02      	ldr	r3, [pc, #8]	@ (8002e80 <HAL_RCC_GetHCLKFreq+0x10>)
 8002e76:	681b      	ldr	r3, [r3, #0]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bc80      	pop	{r7}
 8002e7e:	4770      	bx	lr
 8002e80:	20000000 	.word	0x20000000

08002e84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e88:	f7ff fff2 	bl	8002e70 <HAL_RCC_GetHCLKFreq>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	4b05      	ldr	r3, [pc, #20]	@ (8002ea4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	0a1b      	lsrs	r3, r3, #8
 8002e94:	f003 0307 	and.w	r3, r3, #7
 8002e98:	4903      	ldr	r1, [pc, #12]	@ (8002ea8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e9a:	5ccb      	ldrb	r3, [r1, r3]
 8002e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	40021000 	.word	0x40021000
 8002ea8:	08003d2c 	.word	0x08003d2c

08002eac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002eb0:	f7ff ffde 	bl	8002e70 <HAL_RCC_GetHCLKFreq>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	4b05      	ldr	r3, [pc, #20]	@ (8002ecc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	0adb      	lsrs	r3, r3, #11
 8002ebc:	f003 0307 	and.w	r3, r3, #7
 8002ec0:	4903      	ldr	r1, [pc, #12]	@ (8002ed0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ec2:	5ccb      	ldrb	r3, [r1, r3]
 8002ec4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	08003d2c 	.word	0x08003d2c

08002ed4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002edc:	4b0a      	ldr	r3, [pc, #40]	@ (8002f08 <RCC_Delay+0x34>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8002f0c <RCC_Delay+0x38>)
 8002ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ee6:	0a5b      	lsrs	r3, r3, #9
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	fb02 f303 	mul.w	r3, r2, r3
 8002eee:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ef0:	bf00      	nop
  }
  while (Delay --);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	1e5a      	subs	r2, r3, #1
 8002ef6:	60fa      	str	r2, [r7, #12]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d1f9      	bne.n	8002ef0 <RCC_Delay+0x1c>
}
 8002efc:	bf00      	nop
 8002efe:	bf00      	nop
 8002f00:	3714      	adds	r7, #20
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bc80      	pop	{r7}
 8002f06:	4770      	bx	lr
 8002f08:	20000000 	.word	0x20000000
 8002f0c:	10624dd3 	.word	0x10624dd3

08002f10 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	613b      	str	r3, [r7, #16]
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0301 	and.w	r3, r3, #1
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d07d      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f30:	4b4f      	ldr	r3, [pc, #316]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f32:	69db      	ldr	r3, [r3, #28]
 8002f34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d10d      	bne.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f3c:	4b4c      	ldr	r3, [pc, #304]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f3e:	69db      	ldr	r3, [r3, #28]
 8002f40:	4a4b      	ldr	r2, [pc, #300]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f46:	61d3      	str	r3, [r2, #28]
 8002f48:	4b49      	ldr	r3, [pc, #292]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f4a:	69db      	ldr	r3, [r3, #28]
 8002f4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f50:	60bb      	str	r3, [r7, #8]
 8002f52:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f54:	2301      	movs	r3, #1
 8002f56:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f58:	4b46      	ldr	r3, [pc, #280]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d118      	bne.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f64:	4b43      	ldr	r3, [pc, #268]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a42      	ldr	r2, [pc, #264]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f6e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f70:	f7fe f940 	bl	80011f4 <HAL_GetTick>
 8002f74:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f76:	e008      	b.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f78:	f7fe f93c 	bl	80011f4 <HAL_GetTick>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	1ad3      	subs	r3, r2, r3
 8002f82:	2b64      	cmp	r3, #100	@ 0x64
 8002f84:	d901      	bls.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e06d      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f8a:	4b3a      	ldr	r3, [pc, #232]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d0f0      	beq.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f96:	4b36      	ldr	r3, [pc, #216]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f98:	6a1b      	ldr	r3, [r3, #32]
 8002f9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f9e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d02e      	beq.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fae:	68fa      	ldr	r2, [r7, #12]
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d027      	beq.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fb4:	4b2e      	ldr	r3, [pc, #184]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fb6:	6a1b      	ldr	r3, [r3, #32]
 8002fb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fbc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002fbe:	4b2e      	ldr	r3, [pc, #184]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002fc4:	4b2c      	ldr	r3, [pc, #176]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002fca:	4a29      	ldr	r2, [pc, #164]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d014      	beq.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fda:	f7fe f90b 	bl	80011f4 <HAL_GetTick>
 8002fde:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fe0:	e00a      	b.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fe2:	f7fe f907 	bl	80011f4 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d901      	bls.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e036      	b.n	8003066 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0ee      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003004:	4b1a      	ldr	r3, [pc, #104]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	4917      	ldr	r1, [pc, #92]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003012:	4313      	orrs	r3, r2
 8003014:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003016:	7dfb      	ldrb	r3, [r7, #23]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d105      	bne.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800301c:	4b14      	ldr	r3, [pc, #80]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	4a13      	ldr	r2, [pc, #76]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003022:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003026:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d008      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003034:	4b0e      	ldr	r3, [pc, #56]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	490b      	ldr	r1, [pc, #44]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003042:	4313      	orrs	r3, r2
 8003044:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0310 	and.w	r3, r3, #16
 800304e:	2b00      	cmp	r3, #0
 8003050:	d008      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003052:	4b07      	ldr	r3, [pc, #28]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	4904      	ldr	r1, [pc, #16]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003060:	4313      	orrs	r3, r2
 8003062:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3718      	adds	r7, #24
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	40021000 	.word	0x40021000
 8003074:	40007000 	.word	0x40007000
 8003078:	42420440 	.word	0x42420440

0800307c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e042      	b.n	8003114 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d106      	bne.n	80030a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7fd fe2e 	bl	8000d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2224      	movs	r2, #36	@ 0x24
 80030ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68da      	ldr	r2, [r3, #12]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80030be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 fd63 	bl	8003b8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80030d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	695a      	ldr	r2, [r3, #20]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80030f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2220      	movs	r2, #32
 8003100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2220      	movs	r2, #32
 8003108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b08a      	sub	sp, #40	@ 0x28
 8003120:	af02      	add	r7, sp, #8
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	603b      	str	r3, [r7, #0]
 8003128:	4613      	mov	r3, r2
 800312a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800312c:	2300      	movs	r3, #0
 800312e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003136:	b2db      	uxtb	r3, r3
 8003138:	2b20      	cmp	r3, #32
 800313a:	d175      	bne.n	8003228 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d002      	beq.n	8003148 <HAL_UART_Transmit+0x2c>
 8003142:	88fb      	ldrh	r3, [r7, #6]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e06e      	b.n	800322a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2200      	movs	r2, #0
 8003150:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2221      	movs	r2, #33	@ 0x21
 8003156:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800315a:	f7fe f84b 	bl	80011f4 <HAL_GetTick>
 800315e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	88fa      	ldrh	r2, [r7, #6]
 8003164:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	88fa      	ldrh	r2, [r7, #6]
 800316a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003174:	d108      	bne.n	8003188 <HAL_UART_Transmit+0x6c>
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d104      	bne.n	8003188 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800317e:	2300      	movs	r3, #0
 8003180:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	61bb      	str	r3, [r7, #24]
 8003186:	e003      	b.n	8003190 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800318c:	2300      	movs	r3, #0
 800318e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003190:	e02e      	b.n	80031f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	2200      	movs	r2, #0
 800319a:	2180      	movs	r1, #128	@ 0x80
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f000 fb01 	bl	80037a4 <UART_WaitOnFlagUntilTimeout>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d005      	beq.n	80031b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2220      	movs	r2, #32
 80031ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80031b0:	2303      	movs	r3, #3
 80031b2:	e03a      	b.n	800322a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10b      	bne.n	80031d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	881b      	ldrh	r3, [r3, #0]
 80031be:	461a      	mov	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	3302      	adds	r3, #2
 80031ce:	61bb      	str	r3, [r7, #24]
 80031d0:	e007      	b.n	80031e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	781a      	ldrb	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	3301      	adds	r3, #1
 80031e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	3b01      	subs	r3, #1
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1cb      	bne.n	8003192 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	2200      	movs	r2, #0
 8003202:	2140      	movs	r1, #64	@ 0x40
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f000 facd 	bl	80037a4 <UART_WaitOnFlagUntilTimeout>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d005      	beq.n	800321c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2220      	movs	r2, #32
 8003214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e006      	b.n	800322a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2220      	movs	r2, #32
 8003220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003224:	2300      	movs	r3, #0
 8003226:	e000      	b.n	800322a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003228:	2302      	movs	r3, #2
  }
}
 800322a:	4618      	mov	r0, r3
 800322c:	3720      	adds	r7, #32
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
	...

08003234 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b0ba      	sub	sp, #232	@ 0xe8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800325a:	2300      	movs	r3, #0
 800325c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003260:	2300      	movs	r3, #0
 8003262:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800326a:	f003 030f 	and.w	r3, r3, #15
 800326e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003272:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003276:	2b00      	cmp	r3, #0
 8003278:	d10f      	bne.n	800329a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800327a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800327e:	f003 0320 	and.w	r3, r3, #32
 8003282:	2b00      	cmp	r3, #0
 8003284:	d009      	beq.n	800329a <HAL_UART_IRQHandler+0x66>
 8003286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800328a:	f003 0320 	and.w	r3, r3, #32
 800328e:	2b00      	cmp	r3, #0
 8003290:	d003      	beq.n	800329a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 fbbc 	bl	8003a10 <UART_Receive_IT>
      return;
 8003298:	e25b      	b.n	8003752 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800329a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f000 80de 	beq.w	8003460 <HAL_UART_IRQHandler+0x22c>
 80032a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80032a8:	f003 0301 	and.w	r3, r3, #1
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d106      	bne.n	80032be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80032b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80032b4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 80d1 	beq.w	8003460 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80032be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d00b      	beq.n	80032e2 <HAL_UART_IRQHandler+0xae>
 80032ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80032ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d005      	beq.n	80032e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032da:	f043 0201 	orr.w	r2, r3, #1
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80032e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032e6:	f003 0304 	and.w	r3, r3, #4
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00b      	beq.n	8003306 <HAL_UART_IRQHandler+0xd2>
 80032ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80032f2:	f003 0301 	and.w	r3, r3, #1
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d005      	beq.n	8003306 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032fe:	f043 0202 	orr.w	r2, r3, #2
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d00b      	beq.n	800332a <HAL_UART_IRQHandler+0xf6>
 8003312:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b00      	cmp	r3, #0
 800331c:	d005      	beq.n	800332a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003322:	f043 0204 	orr.w	r2, r3, #4
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800332a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800332e:	f003 0308 	and.w	r3, r3, #8
 8003332:	2b00      	cmp	r3, #0
 8003334:	d011      	beq.n	800335a <HAL_UART_IRQHandler+0x126>
 8003336:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800333a:	f003 0320 	and.w	r3, r3, #32
 800333e:	2b00      	cmp	r3, #0
 8003340:	d105      	bne.n	800334e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003342:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b00      	cmp	r3, #0
 800334c:	d005      	beq.n	800335a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003352:	f043 0208 	orr.w	r2, r3, #8
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800335e:	2b00      	cmp	r3, #0
 8003360:	f000 81f2 	beq.w	8003748 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003364:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003368:	f003 0320 	and.w	r3, r3, #32
 800336c:	2b00      	cmp	r3, #0
 800336e:	d008      	beq.n	8003382 <HAL_UART_IRQHandler+0x14e>
 8003370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003374:	f003 0320 	and.w	r3, r3, #32
 8003378:	2b00      	cmp	r3, #0
 800337a:	d002      	beq.n	8003382 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f000 fb47 	bl	8003a10 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	695b      	ldr	r3, [r3, #20]
 8003388:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800338c:	2b00      	cmp	r3, #0
 800338e:	bf14      	ite	ne
 8003390:	2301      	movne	r3, #1
 8003392:	2300      	moveq	r3, #0
 8003394:	b2db      	uxtb	r3, r3
 8003396:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339e:	f003 0308 	and.w	r3, r3, #8
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d103      	bne.n	80033ae <HAL_UART_IRQHandler+0x17a>
 80033a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d04f      	beq.n	800344e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 fa51 	bl	8003856 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d041      	beq.n	8003446 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	3314      	adds	r3, #20
 80033c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033d0:	e853 3f00 	ldrex	r3, [r3]
 80033d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80033d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80033dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80033e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	3314      	adds	r3, #20
 80033ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80033ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80033f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80033fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80033fe:	e841 2300 	strex	r3, r2, [r1]
 8003402:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003406:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1d9      	bne.n	80033c2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003412:	2b00      	cmp	r3, #0
 8003414:	d013      	beq.n	800343e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800341a:	4a7e      	ldr	r2, [pc, #504]	@ (8003614 <HAL_UART_IRQHandler+0x3e0>)
 800341c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003422:	4618      	mov	r0, r3
 8003424:	f7fe fcc0 	bl	8001da8 <HAL_DMA_Abort_IT>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d016      	beq.n	800345c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003438:	4610      	mov	r0, r2
 800343a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800343c:	e00e      	b.n	800345c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 f99c 	bl	800377c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003444:	e00a      	b.n	800345c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f998 	bl	800377c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800344c:	e006      	b.n	800345c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 f994 	bl	800377c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800345a:	e175      	b.n	8003748 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800345c:	bf00      	nop
    return;
 800345e:	e173      	b.n	8003748 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003464:	2b01      	cmp	r3, #1
 8003466:	f040 814f 	bne.w	8003708 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800346a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800346e:	f003 0310 	and.w	r3, r3, #16
 8003472:	2b00      	cmp	r3, #0
 8003474:	f000 8148 	beq.w	8003708 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800347c:	f003 0310 	and.w	r3, r3, #16
 8003480:	2b00      	cmp	r3, #0
 8003482:	f000 8141 	beq.w	8003708 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003486:	2300      	movs	r3, #0
 8003488:	60bb      	str	r3, [r7, #8]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	60bb      	str	r3, [r7, #8]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	60bb      	str	r3, [r7, #8]
 800349a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 80b6 	beq.w	8003618 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80034b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 8145 	beq.w	800374c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80034c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80034ca:	429a      	cmp	r2, r3
 80034cc:	f080 813e 	bcs.w	800374c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80034d6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	2b20      	cmp	r3, #32
 80034e0:	f000 8088 	beq.w	80035f4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	330c      	adds	r3, #12
 80034ea:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80034f2:	e853 3f00 	ldrex	r3, [r3]
 80034f6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80034fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80034fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003502:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	330c      	adds	r3, #12
 800350c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003510:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003514:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003518:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800351c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003520:	e841 2300 	strex	r3, r2, [r1]
 8003524:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003528:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800352c:	2b00      	cmp	r3, #0
 800352e:	d1d9      	bne.n	80034e4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	3314      	adds	r3, #20
 8003536:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003538:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800353a:	e853 3f00 	ldrex	r3, [r3]
 800353e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003540:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003542:	f023 0301 	bic.w	r3, r3, #1
 8003546:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	3314      	adds	r3, #20
 8003550:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003554:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003558:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800355a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800355c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003560:	e841 2300 	strex	r3, r2, [r1]
 8003564:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003566:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1e1      	bne.n	8003530 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	3314      	adds	r3, #20
 8003572:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003574:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003576:	e853 3f00 	ldrex	r3, [r3]
 800357a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800357c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800357e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003582:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	3314      	adds	r3, #20
 800358c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003590:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003592:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003594:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003596:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003598:	e841 2300 	strex	r3, r2, [r1]
 800359c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800359e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1e3      	bne.n	800356c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2220      	movs	r2, #32
 80035a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	330c      	adds	r3, #12
 80035b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035bc:	e853 3f00 	ldrex	r3, [r3]
 80035c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80035c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035c4:	f023 0310 	bic.w	r3, r3, #16
 80035c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	330c      	adds	r3, #12
 80035d2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80035d6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80035d8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80035dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80035de:	e841 2300 	strex	r3, r2, [r1]
 80035e2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80035e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1e3      	bne.n	80035b2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7fe fb9e 	bl	8001d30 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2202      	movs	r2, #2
 80035f8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003602:	b29b      	uxth	r3, r3
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	b29b      	uxth	r3, r3
 8003608:	4619      	mov	r1, r3
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 f8bf 	bl	800378e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003610:	e09c      	b.n	800374c <HAL_UART_IRQHandler+0x518>
 8003612:	bf00      	nop
 8003614:	0800391b 	.word	0x0800391b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003620:	b29b      	uxth	r3, r3
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800362c:	b29b      	uxth	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	f000 808e 	beq.w	8003750 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003634:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003638:	2b00      	cmp	r3, #0
 800363a:	f000 8089 	beq.w	8003750 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	330c      	adds	r3, #12
 8003644:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003648:	e853 3f00 	ldrex	r3, [r3]
 800364c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800364e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003650:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003654:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	330c      	adds	r3, #12
 800365e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003662:	647a      	str	r2, [r7, #68]	@ 0x44
 8003664:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003666:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003668:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800366a:	e841 2300 	strex	r3, r2, [r1]
 800366e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1e3      	bne.n	800363e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	3314      	adds	r3, #20
 800367c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800367e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003680:	e853 3f00 	ldrex	r3, [r3]
 8003684:	623b      	str	r3, [r7, #32]
   return(result);
 8003686:	6a3b      	ldr	r3, [r7, #32]
 8003688:	f023 0301 	bic.w	r3, r3, #1
 800368c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	3314      	adds	r3, #20
 8003696:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800369a:	633a      	str	r2, [r7, #48]	@ 0x30
 800369c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800369e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80036a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036a2:	e841 2300 	strex	r3, r2, [r1]
 80036a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80036a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1e3      	bne.n	8003676 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2220      	movs	r2, #32
 80036b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	330c      	adds	r3, #12
 80036c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	e853 3f00 	ldrex	r3, [r3]
 80036ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f023 0310 	bic.w	r3, r3, #16
 80036d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	330c      	adds	r3, #12
 80036dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80036e0:	61fa      	str	r2, [r7, #28]
 80036e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036e4:	69b9      	ldr	r1, [r7, #24]
 80036e6:	69fa      	ldr	r2, [r7, #28]
 80036e8:	e841 2300 	strex	r3, r2, [r1]
 80036ec:	617b      	str	r3, [r7, #20]
   return(result);
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d1e3      	bne.n	80036bc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2202      	movs	r2, #2
 80036f8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80036fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80036fe:	4619      	mov	r1, r3
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f000 f844 	bl	800378e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003706:	e023      	b.n	8003750 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003708:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800370c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003710:	2b00      	cmp	r3, #0
 8003712:	d009      	beq.n	8003728 <HAL_UART_IRQHandler+0x4f4>
 8003714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003718:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800371c:	2b00      	cmp	r3, #0
 800371e:	d003      	beq.n	8003728 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f90e 	bl	8003942 <UART_Transmit_IT>
    return;
 8003726:	e014      	b.n	8003752 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800372c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00e      	beq.n	8003752 <HAL_UART_IRQHandler+0x51e>
 8003734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003738:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800373c:	2b00      	cmp	r3, #0
 800373e:	d008      	beq.n	8003752 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f000 f94d 	bl	80039e0 <UART_EndTransmit_IT>
    return;
 8003746:	e004      	b.n	8003752 <HAL_UART_IRQHandler+0x51e>
    return;
 8003748:	bf00      	nop
 800374a:	e002      	b.n	8003752 <HAL_UART_IRQHandler+0x51e>
      return;
 800374c:	bf00      	nop
 800374e:	e000      	b.n	8003752 <HAL_UART_IRQHandler+0x51e>
      return;
 8003750:	bf00      	nop
  }
}
 8003752:	37e8      	adds	r7, #232	@ 0xe8
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	bc80      	pop	{r7}
 8003768:	4770      	bx	lr

0800376a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800376a:	b480      	push	{r7}
 800376c:	b083      	sub	sp, #12
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003772:	bf00      	nop
 8003774:	370c      	adds	r7, #12
 8003776:	46bd      	mov	sp, r7
 8003778:	bc80      	pop	{r7}
 800377a:	4770      	bx	lr

0800377c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003784:	bf00      	nop
 8003786:	370c      	adds	r7, #12
 8003788:	46bd      	mov	sp, r7
 800378a:	bc80      	pop	{r7}
 800378c:	4770      	bx	lr

0800378e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800378e:	b480      	push	{r7}
 8003790:	b083      	sub	sp, #12
 8003792:	af00      	add	r7, sp, #0
 8003794:	6078      	str	r0, [r7, #4]
 8003796:	460b      	mov	r3, r1
 8003798:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800379a:	bf00      	nop
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	bc80      	pop	{r7}
 80037a2:	4770      	bx	lr

080037a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	603b      	str	r3, [r7, #0]
 80037b0:	4613      	mov	r3, r2
 80037b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037b4:	e03b      	b.n	800382e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037b6:	6a3b      	ldr	r3, [r7, #32]
 80037b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037bc:	d037      	beq.n	800382e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037be:	f7fd fd19 	bl	80011f4 <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	6a3a      	ldr	r2, [r7, #32]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d302      	bcc.n	80037d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e03a      	b.n	800384e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	f003 0304 	and.w	r3, r3, #4
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d023      	beq.n	800382e <UART_WaitOnFlagUntilTimeout+0x8a>
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	2b80      	cmp	r3, #128	@ 0x80
 80037ea:	d020      	beq.n	800382e <UART_WaitOnFlagUntilTimeout+0x8a>
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	2b40      	cmp	r3, #64	@ 0x40
 80037f0:	d01d      	beq.n	800382e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0308 	and.w	r3, r3, #8
 80037fc:	2b08      	cmp	r3, #8
 80037fe:	d116      	bne.n	800382e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003800:	2300      	movs	r3, #0
 8003802:	617b      	str	r3, [r7, #20]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	617b      	str	r3, [r7, #20]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 f81d 	bl	8003856 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2208      	movs	r2, #8
 8003820:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e00f      	b.n	800384e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	4013      	ands	r3, r2
 8003838:	68ba      	ldr	r2, [r7, #8]
 800383a:	429a      	cmp	r2, r3
 800383c:	bf0c      	ite	eq
 800383e:	2301      	moveq	r3, #1
 8003840:	2300      	movne	r3, #0
 8003842:	b2db      	uxtb	r3, r3
 8003844:	461a      	mov	r2, r3
 8003846:	79fb      	ldrb	r3, [r7, #7]
 8003848:	429a      	cmp	r2, r3
 800384a:	d0b4      	beq.n	80037b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3718      	adds	r7, #24
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}

08003856 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003856:	b480      	push	{r7}
 8003858:	b095      	sub	sp, #84	@ 0x54
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	330c      	adds	r3, #12
 8003864:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003868:	e853 3f00 	ldrex	r3, [r3]
 800386c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800386e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003870:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003874:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	330c      	adds	r3, #12
 800387c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800387e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003880:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003882:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003884:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003886:	e841 2300 	strex	r3, r2, [r1]
 800388a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800388c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1e5      	bne.n	800385e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	3314      	adds	r3, #20
 8003898:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800389a:	6a3b      	ldr	r3, [r7, #32]
 800389c:	e853 3f00 	ldrex	r3, [r3]
 80038a0:	61fb      	str	r3, [r7, #28]
   return(result);
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	f023 0301 	bic.w	r3, r3, #1
 80038a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	3314      	adds	r3, #20
 80038b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038ba:	e841 2300 	strex	r3, r2, [r1]
 80038be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d1e5      	bne.n	8003892 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d119      	bne.n	8003902 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	330c      	adds	r3, #12
 80038d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	e853 3f00 	ldrex	r3, [r3]
 80038dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	f023 0310 	bic.w	r3, r3, #16
 80038e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	330c      	adds	r3, #12
 80038ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80038ee:	61ba      	str	r2, [r7, #24]
 80038f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f2:	6979      	ldr	r1, [r7, #20]
 80038f4:	69ba      	ldr	r2, [r7, #24]
 80038f6:	e841 2300 	strex	r3, r2, [r1]
 80038fa:	613b      	str	r3, [r7, #16]
   return(result);
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1e5      	bne.n	80038ce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2220      	movs	r2, #32
 8003906:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003910:	bf00      	nop
 8003912:	3754      	adds	r7, #84	@ 0x54
 8003914:	46bd      	mov	sp, r7
 8003916:	bc80      	pop	{r7}
 8003918:	4770      	bx	lr

0800391a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b084      	sub	sp, #16
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003926:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003934:	68f8      	ldr	r0, [r7, #12]
 8003936:	f7ff ff21 	bl	800377c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800393a:	bf00      	nop
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003942:	b480      	push	{r7}
 8003944:	b085      	sub	sp, #20
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b21      	cmp	r3, #33	@ 0x21
 8003954:	d13e      	bne.n	80039d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800395e:	d114      	bne.n	800398a <UART_Transmit_IT+0x48>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	691b      	ldr	r3, [r3, #16]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d110      	bne.n	800398a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	881b      	ldrh	r3, [r3, #0]
 8003972:	461a      	mov	r2, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800397c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	1c9a      	adds	r2, r3, #2
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	621a      	str	r2, [r3, #32]
 8003988:	e008      	b.n	800399c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	1c59      	adds	r1, r3, #1
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	6211      	str	r1, [r2, #32]
 8003994:	781a      	ldrb	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	3b01      	subs	r3, #1
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	4619      	mov	r1, r3
 80039aa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d10f      	bne.n	80039d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	68da      	ldr	r2, [r3, #12]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80039d0:	2300      	movs	r3, #0
 80039d2:	e000      	b.n	80039d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80039d4:	2302      	movs	r3, #2
  }
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3714      	adds	r7, #20
 80039da:	46bd      	mov	sp, r7
 80039dc:	bc80      	pop	{r7}
 80039de:	4770      	bx	lr

080039e0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	68da      	ldr	r2, [r3, #12]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039f6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2220      	movs	r2, #32
 80039fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f7ff fea9 	bl	8003758 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3708      	adds	r7, #8
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b08c      	sub	sp, #48	@ 0x30
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b22      	cmp	r3, #34	@ 0x22
 8003a22:	f040 80ae 	bne.w	8003b82 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a2e:	d117      	bne.n	8003a60 <UART_Receive_IT+0x50>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	691b      	ldr	r3, [r3, #16]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d113      	bne.n	8003a60 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a40:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a52:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a58:	1c9a      	adds	r2, r3, #2
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003a5e:	e026      	b.n	8003aae <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003a66:	2300      	movs	r3, #0
 8003a68:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a72:	d007      	beq.n	8003a84 <UART_Receive_IT+0x74>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d10a      	bne.n	8003a92 <UART_Receive_IT+0x82>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	691b      	ldr	r3, [r3, #16]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d106      	bne.n	8003a92 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a8e:	701a      	strb	r2, [r3, #0]
 8003a90:	e008      	b.n	8003aa4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a9e:	b2da      	uxtb	r2, r3
 8003aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aa2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	4619      	mov	r1, r3
 8003abc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d15d      	bne.n	8003b7e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68da      	ldr	r2, [r3, #12]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0220 	bic.w	r2, r2, #32
 8003ad0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	68da      	ldr	r2, [r3, #12]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ae0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	695a      	ldr	r2, [r3, #20]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f022 0201 	bic.w	r2, r2, #1
 8003af0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2220      	movs	r2, #32
 8003af6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d135      	bne.n	8003b74 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	330c      	adds	r3, #12
 8003b14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	e853 3f00 	ldrex	r3, [r3]
 8003b1c:	613b      	str	r3, [r7, #16]
   return(result);
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	f023 0310 	bic.w	r3, r3, #16
 8003b24:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	330c      	adds	r3, #12
 8003b2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b2e:	623a      	str	r2, [r7, #32]
 8003b30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b32:	69f9      	ldr	r1, [r7, #28]
 8003b34:	6a3a      	ldr	r2, [r7, #32]
 8003b36:	e841 2300 	strex	r3, r2, [r1]
 8003b3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1e5      	bne.n	8003b0e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0310 	and.w	r3, r3, #16
 8003b4c:	2b10      	cmp	r3, #16
 8003b4e:	d10a      	bne.n	8003b66 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b50:	2300      	movs	r3, #0
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	60fb      	str	r3, [r7, #12]
 8003b64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f7ff fe0e 	bl	800378e <HAL_UARTEx_RxEventCallback>
 8003b72:	e002      	b.n	8003b7a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f7ff fdf8 	bl	800376a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	e002      	b.n	8003b84 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	e000      	b.n	8003b84 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003b82:	2302      	movs	r3, #2
  }
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3730      	adds	r7, #48	@ 0x30
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	68da      	ldr	r2, [r3, #12]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	689a      	ldr	r2, [r3, #8]
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	695b      	ldr	r3, [r3, #20]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003bc6:	f023 030c 	bic.w	r3, r3, #12
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	6812      	ldr	r2, [r2, #0]
 8003bce:	68b9      	ldr	r1, [r7, #8]
 8003bd0:	430b      	orrs	r3, r1
 8003bd2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	699a      	ldr	r2, [r3, #24]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	430a      	orrs	r2, r1
 8003be8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a2c      	ldr	r2, [pc, #176]	@ (8003ca0 <UART_SetConfig+0x114>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d103      	bne.n	8003bfc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003bf4:	f7ff f95a 	bl	8002eac <HAL_RCC_GetPCLK2Freq>
 8003bf8:	60f8      	str	r0, [r7, #12]
 8003bfa:	e002      	b.n	8003c02 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003bfc:	f7ff f942 	bl	8002e84 <HAL_RCC_GetPCLK1Freq>
 8003c00:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	4613      	mov	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	009a      	lsls	r2, r3, #2
 8003c0c:	441a      	add	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c18:	4a22      	ldr	r2, [pc, #136]	@ (8003ca4 <UART_SetConfig+0x118>)
 8003c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1e:	095b      	lsrs	r3, r3, #5
 8003c20:	0119      	lsls	r1, r3, #4
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	4613      	mov	r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	4413      	add	r3, r2
 8003c2a:	009a      	lsls	r2, r3, #2
 8003c2c:	441a      	add	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c38:	4b1a      	ldr	r3, [pc, #104]	@ (8003ca4 <UART_SetConfig+0x118>)
 8003c3a:	fba3 0302 	umull	r0, r3, r3, r2
 8003c3e:	095b      	lsrs	r3, r3, #5
 8003c40:	2064      	movs	r0, #100	@ 0x64
 8003c42:	fb00 f303 	mul.w	r3, r0, r3
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	011b      	lsls	r3, r3, #4
 8003c4a:	3332      	adds	r3, #50	@ 0x32
 8003c4c:	4a15      	ldr	r2, [pc, #84]	@ (8003ca4 <UART_SetConfig+0x118>)
 8003c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c52:	095b      	lsrs	r3, r3, #5
 8003c54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c58:	4419      	add	r1, r3
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	4613      	mov	r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	4413      	add	r3, r2
 8003c62:	009a      	lsls	r2, r3, #2
 8003c64:	441a      	add	r2, r3
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c70:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca4 <UART_SetConfig+0x118>)
 8003c72:	fba3 0302 	umull	r0, r3, r3, r2
 8003c76:	095b      	lsrs	r3, r3, #5
 8003c78:	2064      	movs	r0, #100	@ 0x64
 8003c7a:	fb00 f303 	mul.w	r3, r0, r3
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	011b      	lsls	r3, r3, #4
 8003c82:	3332      	adds	r3, #50	@ 0x32
 8003c84:	4a07      	ldr	r2, [pc, #28]	@ (8003ca4 <UART_SetConfig+0x118>)
 8003c86:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8a:	095b      	lsrs	r3, r3, #5
 8003c8c:	f003 020f 	and.w	r2, r3, #15
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	440a      	add	r2, r1
 8003c96:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003c98:	bf00      	nop
 8003c9a:	3710      	adds	r7, #16
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	40013800 	.word	0x40013800
 8003ca4:	51eb851f 	.word	0x51eb851f

08003ca8 <memset>:
 8003ca8:	4603      	mov	r3, r0
 8003caa:	4402      	add	r2, r0
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d100      	bne.n	8003cb2 <memset+0xa>
 8003cb0:	4770      	bx	lr
 8003cb2:	f803 1b01 	strb.w	r1, [r3], #1
 8003cb6:	e7f9      	b.n	8003cac <memset+0x4>

08003cb8 <__libc_init_array>:
 8003cb8:	b570      	push	{r4, r5, r6, lr}
 8003cba:	2600      	movs	r6, #0
 8003cbc:	4d0c      	ldr	r5, [pc, #48]	@ (8003cf0 <__libc_init_array+0x38>)
 8003cbe:	4c0d      	ldr	r4, [pc, #52]	@ (8003cf4 <__libc_init_array+0x3c>)
 8003cc0:	1b64      	subs	r4, r4, r5
 8003cc2:	10a4      	asrs	r4, r4, #2
 8003cc4:	42a6      	cmp	r6, r4
 8003cc6:	d109      	bne.n	8003cdc <__libc_init_array+0x24>
 8003cc8:	f000 f81a 	bl	8003d00 <_init>
 8003ccc:	2600      	movs	r6, #0
 8003cce:	4d0a      	ldr	r5, [pc, #40]	@ (8003cf8 <__libc_init_array+0x40>)
 8003cd0:	4c0a      	ldr	r4, [pc, #40]	@ (8003cfc <__libc_init_array+0x44>)
 8003cd2:	1b64      	subs	r4, r4, r5
 8003cd4:	10a4      	asrs	r4, r4, #2
 8003cd6:	42a6      	cmp	r6, r4
 8003cd8:	d105      	bne.n	8003ce6 <__libc_init_array+0x2e>
 8003cda:	bd70      	pop	{r4, r5, r6, pc}
 8003cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ce0:	4798      	blx	r3
 8003ce2:	3601      	adds	r6, #1
 8003ce4:	e7ee      	b.n	8003cc4 <__libc_init_array+0xc>
 8003ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cea:	4798      	blx	r3
 8003cec:	3601      	adds	r6, #1
 8003cee:	e7f2      	b.n	8003cd6 <__libc_init_array+0x1e>
 8003cf0:	08003d48 	.word	0x08003d48
 8003cf4:	08003d48 	.word	0x08003d48
 8003cf8:	08003d48 	.word	0x08003d48
 8003cfc:	08003d4c 	.word	0x08003d4c

08003d00 <_init>:
 8003d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d02:	bf00      	nop
 8003d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d06:	bc08      	pop	{r3}
 8003d08:	469e      	mov	lr, r3
 8003d0a:	4770      	bx	lr

08003d0c <_fini>:
 8003d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d0e:	bf00      	nop
 8003d10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d12:	bc08      	pop	{r3}
 8003d14:	469e      	mov	lr, r3
 8003d16:	4770      	bx	lr
