Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 14 11:28:00 2023
| Host         : mltop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: WE (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            outp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.650ns  (logic 4.422ns (51.123%)  route 4.228ns (48.877%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          LDCE                         0.000     0.000 r  state_reg[3]/G
    SLICE_X0Y72          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  state_reg[3]/Q
                         net (fo=1, routed)           2.150     2.709    state[3]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.152     2.861 r  outp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.078     4.939    outp_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.711     8.650 r  outp_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.650    outp[3]
    B16                                                               r  outp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            outp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.388ns  (logic 4.421ns (52.709%)  route 3.967ns (47.291%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  state_reg[0]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  state_reg[0]/Q
                         net (fo=1, routed)           1.798     2.357    state[0]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.152     2.509 r  outp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.168     4.678    outp_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         3.710     8.388 r  outp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.388    outp[0]
    A17                                                               r  outp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            outp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 4.175ns (52.194%)  route 3.824ns (47.806%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          LDCE                         0.000     0.000 r  state_reg[1]/G
    SLICE_X0Y76          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  state_reg[1]/Q
                         net (fo=1, routed)           1.765     2.324    state[1]
    SLICE_X0Y111         LUT2 (Prop_lut2_I0_O)        0.124     2.448 r  outp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.059     4.507    outp_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492     7.999 r  outp_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.999    outp[1]
    C16                                                               r  outp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.866ns  (logic 5.090ns (64.713%)  route 2.776ns (35.287%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  RE_IBUF_inst/O
                         net (fo=4, routed)           0.856     2.319    RE_IBUF
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.124     2.443 r  outp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.919     4.363    outp_OBUF[2]
    C17                  OBUF (Prop_obuf_I_O)         3.503     7.866 r  outp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.866    outp[2]
    C17                                                               r  outp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.586ns  (logic 1.469ns (40.966%)  route 2.117ns (59.034%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    G19                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  inp_IBUF[1]_inst/O
                         net (fo=1, routed)           2.117     3.586    inp_IBUF[1]
    SLICE_X0Y76          LDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[2]
                            (input port)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.556ns  (logic 1.440ns (40.503%)  route 2.116ns (59.497%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  inp[2] (IN)
                         net (fo=0)                   0.000     0.000    inp[2]
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  inp_IBUF[2]_inst/O
                         net (fo=1, routed)           2.116     3.556    inp_IBUF[2]
    SLICE_X0Y72          LDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.448ns  (logic 1.449ns (42.012%)  route 1.999ns (57.988%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    L18                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  inp_IBUF[3]_inst/O
                         net (fo=1, routed)           1.999     3.448    inp_IBUF[3]
    SLICE_X0Y72          LDCE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[0]
                            (input port)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.372ns  (logic 1.474ns (43.723%)  route 1.898ns (56.277%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  inp[0] (IN)
                         net (fo=0)                   0.000     0.000    inp[0]
    G17                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  inp_IBUF[0]_inst/O
                         net (fo=1, routed)           1.898     3.372    inp_IBUF[0]
    SLICE_X0Y76          LDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 0.217ns (21.539%)  route 0.789ns (78.461%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    L18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  inp_IBUF[3]_inst/O
                         net (fo=1, routed)           0.789     1.006    inp_IBUF[3]
    SLICE_X0Y72          LDCE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[0]
                            (input port)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 0.242ns (23.937%)  route 0.770ns (76.063%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  inp[0] (IN)
                         net (fo=0)                   0.000     0.000    inp[0]
    G17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  inp_IBUF[0]_inst/O
                         net (fo=1, routed)           0.770     1.012    inp_IBUF[0]
    SLICE_X0Y76          LDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[2]
                            (input port)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.209ns (20.093%)  route 0.830ns (79.907%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  inp[2] (IN)
                         net (fo=0)                   0.000     0.000    inp[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  inp_IBUF[2]_inst/O
                         net (fo=1, routed)           0.830     1.039    inp_IBUF[2]
    SLICE_X0Y72          LDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.114ns  (logic 0.237ns (21.271%)  route 0.877ns (78.729%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    G19                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  inp_IBUF[1]_inst/O
                         net (fo=1, routed)           0.877     1.114    inp_IBUF[1]
    SLICE_X0Y76          LDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.480ns (65.445%)  route 0.782ns (34.555%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  RE_IBUF_inst/O
                         net (fo=4, routed)           0.348     0.579    RE_IBUF
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.045     0.624 r  outp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.433     1.058    outp_OBUF[2]
    C17                  OBUF (Prop_obuf_I_O)         1.204     2.262 r  outp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.262    outp[2]
    C17                                                               r  outp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.469ns (63.865%)  route 0.831ns (36.135%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  RE_IBUF_inst/O
                         net (fo=4, routed)           0.347     0.578    RE_IBUF
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.045     0.623 r  outp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.484     1.107    outp_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     2.301 r  outp_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.301    outp[1]
    C16                                                               r  outp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.551ns (64.352%)  route 0.859ns (35.648%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  RE_IBUF_inst/O
                         net (fo=4, routed)           0.348     0.579    RE_IBUF
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.049     0.628 r  outp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.139    outp_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.271     2.411 r  outp_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.411    outp[3]
    B16                                                               r  outp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            outp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.550ns (62.631%)  route 0.925ns (37.369%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  RE_IBUF_inst/O
                         net (fo=4, routed)           0.347     0.578    RE_IBUF
    SLICE_X0Y111         LUT2 (Prop_lut2_I1_O)        0.048     0.626 r  outp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.577     1.204    outp_OBUF[0]
    A17                  OBUF (Prop_obuf_I_O)         1.271     2.475 r  outp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.475    outp[0]
    A17                                                               r  outp[0] (OUT)
  -------------------------------------------------------------------    -------------------





