#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-132-g41c6a0e0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8390446fe0 .scope module, "PowerALU_tb" "PowerALU_tb" 2 3;
 .timescale -12 -12;
v0x7f8390470c10_0 .var/s "a", 7 0;
v0x7f8390470d20_0 .net/s "b", 7 0, v0x7f83904690a0_0;  1 drivers
v0x7f8390470db0_0 .var "clk", 0 0;
v0x7f8390470e40_0 .var "i", 32 0;
v0x7f8390470ed0_0 .var "opcode", 3 0;
S_0x7f8390445990 .scope module, "DUT" "PowerALU" 2 156, 3 2 0, S_0x7f8390446fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 4 "opcode"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 1 "clk"
v0x7f8390470190_0 .net "a", 7 0, v0x7f8390470c10_0;  1 drivers
v0x7f8390470240_0 .net "addsub2mux", 7 0, L_0x7f83904756a0;  1 drivers
v0x7f8390470320_0 .net "addsub_ctrl", 0 0, v0x7f839046f540_0;  1 drivers
v0x7f83904703b0_0 .net "andornot2mux", 7 0, v0x7f839046eae0_0;  1 drivers
v0x7f8390470480_0 .net "andornot_ctrl", 1 0, v0x7f839046f620_0;  1 drivers
v0x7f8390470590_0 .net "b", 7 0, v0x7f83904690a0_0;  alias, 1 drivers
v0x7f83904706a0_0 .net "clk", 0 0, v0x7f8390470db0_0;  1 drivers
v0x7f8390470730_0 .net "compare2mux", 7 0, v0x7f839046f130_0;  1 drivers
v0x7f8390470800_0 .net "compare_ctrl", 3 0, v0x7f839046f780_0;  1 drivers
v0x7f8390470910_0 .net "mux2accu", 7 0, v0x7f8390470080_0;  1 drivers
v0x7f83904709e0_0 .net "mux_ctrl", 1 0, v0x7f839046f810_0;  1 drivers
v0x7f8390470ab0_0 .net "opcode", 3 0, v0x7f8390470ed0_0;  1 drivers
v0x7f8390470b40_0 .net "overflow", 0 0, L_0x7f83904752e0;  1 drivers
S_0x7f8390444690 .scope module, "alu_accu" "accumulator" 3 31, 4 3 0, S_0x7f8390445990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 1 "clk"
v0x7f8390448560_0 .net "a", 7 0, v0x7f8390470080_0;  alias, 1 drivers
v0x7f8390469000_0 .net "clk", 0 0, v0x7f8390470db0_0;  alias, 1 drivers
v0x7f83904690a0_0 .var "s", 7 0;
E_0x7f8390449bd0 .event negedge, v0x7f8390469000_0;
S_0x7f83904691b0 .scope module, "alu_addsub" "adder_subtractor" 3 27, 5 3 0, S_0x7f8390445990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /OUTPUT 1 "overflow"
    .port_info 2 /INPUT 8 "a"
    .port_info 3 /INPUT 8 "b"
    .port_info 4 /INPUT 1 "op"
L_0x7f8390470fa0 .functor XOR 1, L_0x7f8390471090, v0x7f839046f540_0, C4<0>, C4<0>;
L_0x7f8390471130 .functor XOR 1, L_0x7f83904711e0, v0x7f839046f540_0, C4<0>, C4<0>;
L_0x7f83904712c0 .functor XOR 1, L_0x7f8390471390, v0x7f839046f540_0, C4<0>, C4<0>;
L_0x7f8390470620 .functor XOR 1, L_0x7f83904715d0, v0x7f839046f540_0, C4<0>, C4<0>;
L_0x7f83904716b0 .functor XOR 1, L_0x7f8390471890, v0x7f839046f540_0, C4<0>, C4<0>;
L_0x7f8390471930 .functor XOR 1, L_0x7f83904719a0, v0x7f839046f540_0, C4<0>, C4<0>;
L_0x7f8390471a80 .functor XOR 1, L_0x7f8390471b70, v0x7f839046f540_0, C4<0>, C4<0>;
L_0x7f8390471f00 .functor XOR 1, L_0x7f8390471fb0, v0x7f839046f540_0, C4<0>, C4<0>;
L_0x7f83904752e0 .functor XOR 1, L_0x7f8390475de0, L_0x7f83904753d0, C4<0>, C4<0>;
v0x7f839046d400_0 .net *"_s1", 0 0, L_0x7f8390470fa0;  1 drivers
v0x7f839046d4a0_0 .net *"_s11", 0 0, L_0x7f83904712c0;  1 drivers
v0x7f839046d540_0 .net *"_s121", 0 0, L_0x7f8390475de0;  1 drivers
v0x7f839046d5e0_0 .net *"_s14", 0 0, L_0x7f8390471390;  1 drivers
v0x7f839046d690_0 .net *"_s16", 0 0, L_0x7f8390470620;  1 drivers
v0x7f839046d780_0 .net *"_s19", 0 0, L_0x7f83904715d0;  1 drivers
v0x7f839046d830_0 .net *"_s21", 0 0, L_0x7f83904716b0;  1 drivers
v0x7f839046d8e0_0 .net *"_s24", 0 0, L_0x7f8390471890;  1 drivers
v0x7f839046d990_0 .net *"_s26", 0 0, L_0x7f8390471930;  1 drivers
v0x7f839046daa0_0 .net *"_s29", 0 0, L_0x7f83904719a0;  1 drivers
v0x7f839046db50_0 .net *"_s31", 0 0, L_0x7f8390471a80;  1 drivers
v0x7f839046dc00_0 .net *"_s34", 0 0, L_0x7f8390471b70;  1 drivers
v0x7f839046dcb0_0 .net *"_s36", 0 0, L_0x7f8390471f00;  1 drivers
v0x7f839046dd60_0 .net *"_s4", 0 0, L_0x7f8390471090;  1 drivers
v0x7f839046de10_0 .net *"_s40", 0 0, L_0x7f8390471fb0;  1 drivers
v0x7f839046dec0_0 .net *"_s6", 0 0, L_0x7f8390471130;  1 drivers
v0x7f839046df70_0 .net *"_s9", 0 0, L_0x7f83904711e0;  1 drivers
v0x7f839046e100_0 .net/s "a", 7 0, v0x7f8390470c10_0;  alias, 1 drivers
v0x7f839046e190_0 .net/s "b", 7 0, v0x7f83904690a0_0;  alias, 1 drivers
v0x7f839046e250_0 .net "bxor", 7 0, L_0x7f8390471c50;  1 drivers
v0x7f839046e2e0_0 .net "carry", 6 0, L_0x7f8390474d20;  1 drivers
v0x7f839046e370_0 .net "last_cout", 0 0, L_0x7f83904753d0;  1 drivers
v0x7f839046e400_0 .net "op", 0 0, v0x7f839046f540_0;  alias, 1 drivers
v0x7f839046e490_0 .net "overflow", 0 0, L_0x7f83904752e0;  alias, 1 drivers
v0x7f839046e520_0 .net/s "s", 7 0, L_0x7f83904756a0;  alias, 1 drivers
L_0x7f8390471090 .part v0x7f83904690a0_0, 0, 1;
L_0x7f83904711e0 .part v0x7f83904690a0_0, 1, 1;
L_0x7f8390471390 .part v0x7f83904690a0_0, 2, 1;
L_0x7f83904715d0 .part v0x7f83904690a0_0, 3, 1;
L_0x7f8390471890 .part v0x7f83904690a0_0, 4, 1;
L_0x7f83904719a0 .part v0x7f83904690a0_0, 5, 1;
L_0x7f8390471b70 .part v0x7f83904690a0_0, 6, 1;
LS_0x7f8390471c50_0_0 .concat8 [ 1 1 1 1], L_0x7f8390470fa0, L_0x7f8390471130, L_0x7f83904712c0, L_0x7f8390470620;
LS_0x7f8390471c50_0_4 .concat8 [ 1 1 1 1], L_0x7f83904716b0, L_0x7f8390471930, L_0x7f8390471a80, L_0x7f8390471f00;
L_0x7f8390471c50 .concat8 [ 4 4 0 0], LS_0x7f8390471c50_0_0, LS_0x7f8390471c50_0_4;
L_0x7f8390471fb0 .part v0x7f83904690a0_0, 7, 1;
L_0x7f83904724a0 .part v0x7f8390470c10_0, 0, 1;
L_0x7f8390472540 .part L_0x7f8390471c50, 0, 1;
L_0x7f8390472ac0 .part v0x7f8390470c10_0, 1, 1;
L_0x7f8390472b60 .part L_0x7f8390471c50, 1, 1;
L_0x7f8390472c70 .part L_0x7f8390474d20, 0, 1;
L_0x7f8390473170 .part v0x7f8390470c10_0, 2, 1;
L_0x7f8390473290 .part L_0x7f8390471c50, 2, 1;
L_0x7f83904733b0 .part L_0x7f8390474d20, 1, 1;
L_0x7f8390473880 .part v0x7f8390470c10_0, 3, 1;
L_0x7f8390473a20 .part L_0x7f8390471c50, 3, 1;
L_0x7f8390473b60 .part L_0x7f8390474d20, 2, 1;
L_0x7f8390473fa0 .part v0x7f8390470c10_0, 4, 1;
L_0x7f8390473ac0 .part L_0x7f8390471c50, 4, 1;
L_0x7f83904740f0 .part L_0x7f8390474d20, 3, 1;
L_0x7f8390474680 .part v0x7f8390470c10_0, 5, 1;
L_0x7f8390474720 .part L_0x7f8390471c50, 5, 1;
L_0x7f8390474890 .part L_0x7f8390474d20, 4, 1;
LS_0x7f8390474d20_0_0 .concat8 [ 1 1 1 1], L_0x7f83904721c0, L_0x7f83904727a0, L_0x7f8390472e50, L_0x7f8390473560;
LS_0x7f8390474d20_0_4 .concat8 [ 1 1 1 0], L_0x7f8390473c80, L_0x7f8390474380, L_0x7f8390474a00;
L_0x7f8390474d20 .concat8 [ 4 3 0 0], LS_0x7f8390474d20_0_0, LS_0x7f8390474d20_0_4;
L_0x7f83904750a0 .part v0x7f8390470c10_0, 6, 1;
L_0x7f8390475140 .part L_0x7f8390471c50, 6, 1;
L_0x7f83904747c0 .part L_0x7f8390474d20, 5, 1;
LS_0x7f83904756a0_0_0 .concat8 [ 1 1 1 1], L_0x7f8390472150, L_0x7f83904726f0, L_0x7f8390472d80, L_0x7f8390473210;
LS_0x7f83904756a0_0_4 .concat8 [ 1 1 1 1], L_0x7f8390473470, L_0x7f8390474040, L_0x7f8390474230, L_0x7f8390474fc0;
L_0x7f83904756a0 .concat8 [ 4 4 0 0], LS_0x7f83904756a0_0_0, LS_0x7f83904756a0_0_4;
L_0x7f8390475a90 .part v0x7f8390470c10_0, 7, 1;
L_0x7f8390475b30 .part L_0x7f8390471c50, 7, 1;
L_0x7f8390475990 .part L_0x7f8390474d20, 6, 1;
L_0x7f8390475de0 .part L_0x7f8390474d20, 6, 1;
S_0x7f8390469420 .scope module, "a0" "full_adder" 5 26, 6 1 0, S_0x7f83904691b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f83904720e0 .functor XOR 1, L_0x7f83904724a0, L_0x7f8390472540, C4<0>, C4<0>;
L_0x7f8390472150 .functor XOR 1, L_0x7f83904720e0, v0x7f839046f540_0, C4<0>, C4<0>;
L_0x7f83904721c0 .functor OR 1, L_0x7f8390472270, L_0x7f8390472340, C4<0>, C4<0>;
L_0x7f8390472270 .functor AND 1, L_0x7f83904720e0, v0x7f839046f540_0, C4<1>, C4<1>;
L_0x7f8390472340 .functor AND 1, L_0x7f83904724a0, L_0x7f8390472540, C4<1>, C4<1>;
v0x7f8390469680_0 .net "a", 0 0, L_0x7f83904724a0;  1 drivers
v0x7f8390469710_0 .net "b", 0 0, L_0x7f8390472540;  1 drivers
v0x7f83904697b0_0 .net "cin", 0 0, v0x7f839046f540_0;  alias, 1 drivers
v0x7f8390469860_0 .net "cout", 0 0, L_0x7f83904721c0;  1 drivers
v0x7f8390469900_0 .net "s", 0 0, L_0x7f8390472150;  1 drivers
v0x7f83904699e0_0 .net "w1", 0 0, L_0x7f83904720e0;  1 drivers
v0x7f8390469a80_0 .net "w2", 0 0, L_0x7f8390472270;  1 drivers
v0x7f8390469b20_0 .net "w3", 0 0, L_0x7f8390472340;  1 drivers
S_0x7f8390469c40 .scope module, "a1" "full_adder" 5 27, 6 1 0, S_0x7f83904691b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8390472680 .functor XOR 1, L_0x7f8390472ac0, L_0x7f8390472b60, C4<0>, C4<0>;
L_0x7f83904726f0 .functor XOR 1, L_0x7f8390472680, L_0x7f8390472c70, C4<0>, C4<0>;
L_0x7f83904727a0 .functor OR 1, L_0x7f8390472890, L_0x7f83904729a0, C4<0>, C4<0>;
L_0x7f8390472890 .functor AND 1, L_0x7f8390472680, L_0x7f8390472c70, C4<1>, C4<1>;
L_0x7f83904729a0 .functor AND 1, L_0x7f8390472ac0, L_0x7f8390472b60, C4<1>, C4<1>;
v0x7f8390469e70_0 .net "a", 0 0, L_0x7f8390472ac0;  1 drivers
v0x7f8390469f00_0 .net "b", 0 0, L_0x7f8390472b60;  1 drivers
v0x7f8390469fa0_0 .net "cin", 0 0, L_0x7f8390472c70;  1 drivers
v0x7f839046a050_0 .net "cout", 0 0, L_0x7f83904727a0;  1 drivers
v0x7f839046a0f0_0 .net "s", 0 0, L_0x7f83904726f0;  1 drivers
v0x7f839046a1d0_0 .net "w1", 0 0, L_0x7f8390472680;  1 drivers
v0x7f839046a270_0 .net "w2", 0 0, L_0x7f8390472890;  1 drivers
v0x7f839046a310_0 .net "w3", 0 0, L_0x7f83904729a0;  1 drivers
S_0x7f839046a430 .scope module, "a2" "full_adder" 5 28, 6 1 0, S_0x7f83904691b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8390472d10 .functor XOR 1, L_0x7f8390473170, L_0x7f8390473290, C4<0>, C4<0>;
L_0x7f8390472d80 .functor XOR 1, L_0x7f8390472d10, L_0x7f83904733b0, C4<0>, C4<0>;
L_0x7f8390472e50 .functor OR 1, L_0x7f8390472f40, L_0x7f8390473050, C4<0>, C4<0>;
L_0x7f8390472f40 .functor AND 1, L_0x7f8390472d10, L_0x7f83904733b0, C4<1>, C4<1>;
L_0x7f8390473050 .functor AND 1, L_0x7f8390473170, L_0x7f8390473290, C4<1>, C4<1>;
v0x7f839046a660_0 .net "a", 0 0, L_0x7f8390473170;  1 drivers
v0x7f839046a700_0 .net "b", 0 0, L_0x7f8390473290;  1 drivers
v0x7f839046a7a0_0 .net "cin", 0 0, L_0x7f83904733b0;  1 drivers
v0x7f839046a850_0 .net "cout", 0 0, L_0x7f8390472e50;  1 drivers
v0x7f839046a8f0_0 .net "s", 0 0, L_0x7f8390472d80;  1 drivers
v0x7f839046a9d0_0 .net "w1", 0 0, L_0x7f8390472d10;  1 drivers
v0x7f839046aa70_0 .net "w2", 0 0, L_0x7f8390472f40;  1 drivers
v0x7f839046ab10_0 .net "w3", 0 0, L_0x7f8390473050;  1 drivers
S_0x7f839046ac30 .scope module, "a3" "full_adder" 5 29, 6 1 0, S_0x7f83904691b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8390472c00 .functor XOR 1, L_0x7f8390473880, L_0x7f8390473a20, C4<0>, C4<0>;
L_0x7f8390473210 .functor XOR 1, L_0x7f8390472c00, L_0x7f8390473b60, C4<0>, C4<0>;
L_0x7f8390473560 .functor OR 1, L_0x7f8390473650, L_0x7f8390473760, C4<0>, C4<0>;
L_0x7f8390473650 .functor AND 1, L_0x7f8390472c00, L_0x7f8390473b60, C4<1>, C4<1>;
L_0x7f8390473760 .functor AND 1, L_0x7f8390473880, L_0x7f8390473a20, C4<1>, C4<1>;
v0x7f839046ae60_0 .net "a", 0 0, L_0x7f8390473880;  1 drivers
v0x7f839046aef0_0 .net "b", 0 0, L_0x7f8390473a20;  1 drivers
v0x7f839046af90_0 .net "cin", 0 0, L_0x7f8390473b60;  1 drivers
v0x7f839046b040_0 .net "cout", 0 0, L_0x7f8390473560;  1 drivers
v0x7f839046b0e0_0 .net "s", 0 0, L_0x7f8390473210;  1 drivers
v0x7f839046b1c0_0 .net "w1", 0 0, L_0x7f8390472c00;  1 drivers
v0x7f839046b260_0 .net "w2", 0 0, L_0x7f8390473650;  1 drivers
v0x7f839046b300_0 .net "w3", 0 0, L_0x7f8390473760;  1 drivers
S_0x7f839046b420 .scope module, "a4" "full_adder" 5 30, 6 1 0, S_0x7f83904691b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8390470ca0 .functor XOR 1, L_0x7f8390473fa0, L_0x7f8390473ac0, C4<0>, C4<0>;
L_0x7f8390473470 .functor XOR 1, L_0x7f8390470ca0, L_0x7f83904740f0, C4<0>, C4<0>;
L_0x7f8390473c80 .functor OR 1, L_0x7f8390473d70, L_0x7f8390473e80, C4<0>, C4<0>;
L_0x7f8390473d70 .functor AND 1, L_0x7f8390470ca0, L_0x7f83904740f0, C4<1>, C4<1>;
L_0x7f8390473e80 .functor AND 1, L_0x7f8390473fa0, L_0x7f8390473ac0, C4<1>, C4<1>;
v0x7f839046b690_0 .net "a", 0 0, L_0x7f8390473fa0;  1 drivers
v0x7f839046b720_0 .net "b", 0 0, L_0x7f8390473ac0;  1 drivers
v0x7f839046b7c0_0 .net "cin", 0 0, L_0x7f83904740f0;  1 drivers
v0x7f839046b850_0 .net "cout", 0 0, L_0x7f8390473c80;  1 drivers
v0x7f839046b8f0_0 .net "s", 0 0, L_0x7f8390473470;  1 drivers
v0x7f839046b9d0_0 .net "w1", 0 0, L_0x7f8390470ca0;  1 drivers
v0x7f839046ba70_0 .net "w2", 0 0, L_0x7f8390473d70;  1 drivers
v0x7f839046bb10_0 .net "w3", 0 0, L_0x7f8390473e80;  1 drivers
S_0x7f839046bc30 .scope module, "a5" "full_adder" 5 31, 6 1 0, S_0x7f83904691b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f83904742d0 .functor XOR 1, L_0x7f8390474680, L_0x7f8390474720, C4<0>, C4<0>;
L_0x7f8390474040 .functor XOR 1, L_0x7f83904742d0, L_0x7f8390474890, C4<0>, C4<0>;
L_0x7f8390474380 .functor OR 1, L_0x7f8390474450, L_0x7f8390474560, C4<0>, C4<0>;
L_0x7f8390474450 .functor AND 1, L_0x7f83904742d0, L_0x7f8390474890, C4<1>, C4<1>;
L_0x7f8390474560 .functor AND 1, L_0x7f8390474680, L_0x7f8390474720, C4<1>, C4<1>;
v0x7f839046be60_0 .net "a", 0 0, L_0x7f8390474680;  1 drivers
v0x7f839046bef0_0 .net "b", 0 0, L_0x7f8390474720;  1 drivers
v0x7f839046bf90_0 .net "cin", 0 0, L_0x7f8390474890;  1 drivers
v0x7f839046c040_0 .net "cout", 0 0, L_0x7f8390474380;  1 drivers
v0x7f839046c0e0_0 .net "s", 0 0, L_0x7f8390474040;  1 drivers
v0x7f839046c1c0_0 .net "w1", 0 0, L_0x7f83904742d0;  1 drivers
v0x7f839046c260_0 .net "w2", 0 0, L_0x7f8390474450;  1 drivers
v0x7f839046c300_0 .net "w3", 0 0, L_0x7f8390474560;  1 drivers
S_0x7f839046c420 .scope module, "a6" "full_adder" 5 32, 6 1 0, S_0x7f83904691b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8390474930 .functor XOR 1, L_0x7f83904750a0, L_0x7f8390475140, C4<0>, C4<0>;
L_0x7f8390474230 .functor XOR 1, L_0x7f8390474930, L_0x7f83904747c0, C4<0>, C4<0>;
L_0x7f8390474a00 .functor OR 1, L_0x7f8390474af0, L_0x7f8390474c00, C4<0>, C4<0>;
L_0x7f8390474af0 .functor AND 1, L_0x7f8390474930, L_0x7f83904747c0, C4<1>, C4<1>;
L_0x7f8390474c00 .functor AND 1, L_0x7f83904750a0, L_0x7f8390475140, C4<1>, C4<1>;
v0x7f839046c650_0 .net "a", 0 0, L_0x7f83904750a0;  1 drivers
v0x7f839046c6e0_0 .net "b", 0 0, L_0x7f8390475140;  1 drivers
v0x7f839046c780_0 .net "cin", 0 0, L_0x7f83904747c0;  1 drivers
v0x7f839046c830_0 .net "cout", 0 0, L_0x7f8390474a00;  1 drivers
v0x7f839046c8d0_0 .net "s", 0 0, L_0x7f8390474230;  1 drivers
v0x7f839046c9b0_0 .net "w1", 0 0, L_0x7f8390474930;  1 drivers
v0x7f839046ca50_0 .net "w2", 0 0, L_0x7f8390474af0;  1 drivers
v0x7f839046caf0_0 .net "w3", 0 0, L_0x7f8390474c00;  1 drivers
S_0x7f839046cc10 .scope module, "a7" "full_adder" 5 33, 6 1 0, S_0x7f83904691b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f8390473330 .functor XOR 1, L_0x7f8390475a90, L_0x7f8390475b30, C4<0>, C4<0>;
L_0x7f8390474fc0 .functor XOR 1, L_0x7f8390473330, L_0x7f8390475990, C4<0>, C4<0>;
L_0x7f83904753d0 .functor OR 1, L_0x7f8390475480, L_0x7f8390475570, C4<0>, C4<0>;
L_0x7f8390475480 .functor AND 1, L_0x7f8390473330, L_0x7f8390475990, C4<1>, C4<1>;
L_0x7f8390475570 .functor AND 1, L_0x7f8390475a90, L_0x7f8390475b30, C4<1>, C4<1>;
v0x7f839046ce40_0 .net "a", 0 0, L_0x7f8390475a90;  1 drivers
v0x7f839046ced0_0 .net "b", 0 0, L_0x7f8390475b30;  1 drivers
v0x7f839046cf70_0 .net "cin", 0 0, L_0x7f8390475990;  1 drivers
v0x7f839046d020_0 .net "cout", 0 0, L_0x7f83904753d0;  alias, 1 drivers
v0x7f839046d0c0_0 .net "s", 0 0, L_0x7f8390474fc0;  1 drivers
v0x7f839046d1a0_0 .net "w1", 0 0, L_0x7f8390473330;  1 drivers
v0x7f839046d240_0 .net "w2", 0 0, L_0x7f8390475480;  1 drivers
v0x7f839046d2e0_0 .net "w3", 0 0, L_0x7f8390475570;  1 drivers
S_0x7f839046e630 .scope module, "alu_andornot" "andornot" 3 26, 7 13 0, S_0x7f8390445990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 2 "ctrl"
v0x7f839046e8b0_0 .net "a", 7 0, v0x7f8390470c10_0;  alias, 1 drivers
v0x7f839046e970_0 .net "b", 7 0, v0x7f83904690a0_0;  alias, 1 drivers
v0x7f839046ea40_0 .net "ctrl", 1 0, v0x7f839046f620_0;  alias, 1 drivers
v0x7f839046eae0_0 .var "s", 7 0;
E_0x7f839046e860 .event edge, v0x7f83904690a0_0, v0x7f839046e100_0, v0x7f839046ea40_0;
S_0x7f839046ebf0 .scope module, "alu_compare" "compare" 3 25, 8 17 0, S_0x7f8390445990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 8 "a"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 4 "ctrl"
v0x7f839046ee60_0 .net/s "a", 7 0, v0x7f8390470c10_0;  alias, 1 drivers
v0x7f839046ef50_0 .net/s "b", 7 0, v0x7f83904690a0_0;  alias, 1 drivers
v0x7f839046eff0_0 .net "ctrl", 3 0, v0x7f839046f780_0;  alias, 1 drivers
o0x100709b08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f839046f090_0 .net "overflow", 0 0, o0x100709b08;  0 drivers
v0x7f839046f130_0 .var "s", 7 0;
E_0x7f839046ee00 .event edge, v0x7f83904690a0_0, v0x7f839046e100_0, v0x7f839046eff0_0;
S_0x7f839046f260 .scope module, "alu_control" "control" 3 29, 9 2 0, S_0x7f8390445990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 4 "compare_ctrl"
    .port_info 2 /OUTPUT 2 "andornot_ctrl"
    .port_info 3 /OUTPUT 1 "addsub_ctrl"
    .port_info 4 /OUTPUT 2 "mux_ctrl"
    .port_info 5 /INPUT 1 "clk"
v0x7f839046f540_0 .var "addsub_ctrl", 0 0;
v0x7f839046f620_0 .var "andornot_ctrl", 1 0;
v0x7f839046f6b0_0 .net "clk", 0 0, v0x7f8390470db0_0;  alias, 1 drivers
v0x7f839046f780_0 .var "compare_ctrl", 3 0;
v0x7f839046f810_0 .var "mux_ctrl", 1 0;
v0x7f839046f8e0_0 .net "opcode", 3 0, v0x7f8390470ed0_0;  alias, 1 drivers
E_0x7f839046f510 .event edge, v0x7f8390469000_0;
S_0x7f839046fa20 .scope module, "alu_mux" "mux" 3 30, 10 11 0, S_0x7f8390445990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "s"
    .port_info 1 /INPUT 2 "ctrl"
    .port_info 2 /INPUT 8 "compare_in"
    .port_info 3 /INPUT 8 "andornot_in"
    .port_info 4 /INPUT 8 "addsub_in"
    .port_info 5 /INPUT 1 "overflow"
v0x7f839046fcc0_0 .net "addsub_in", 7 0, L_0x7f83904756a0;  alias, 1 drivers
v0x7f839046fd80_0 .net "andornot_in", 7 0, v0x7f839046eae0_0;  alias, 1 drivers
v0x7f839046fe30_0 .net "compare_in", 7 0, v0x7f839046f130_0;  alias, 1 drivers
v0x7f839046ff00_0 .net "ctrl", 1 0, v0x7f839046f810_0;  alias, 1 drivers
v0x7f839046ffb0_0 .net "overflow", 0 0, L_0x7f83904752e0;  alias, 1 drivers
v0x7f8390470080_0 .var "s", 7 0;
E_0x7f839046fc60/0 .event edge, v0x7f839046e490_0, v0x7f839046e520_0, v0x7f839046eae0_0, v0x7f839046f130_0;
E_0x7f839046fc60/1 .event edge, v0x7f839046f810_0;
E_0x7f839046fc60 .event/or E_0x7f839046fc60/0, E_0x7f839046fc60/1;
    .scope S_0x7f839046ebf0;
T_0 ;
    %wait E_0x7f839046ee00;
    %load/vec4 v0x7f839046eff0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f839046f130_0, 0, 8;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x7f839046ee60_0;
    %store/vec4 v0x7f839046f130_0, 0, 8;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x7f839046ee60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f839046f130_0, 0, 8;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x7f839046ee60_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7f839046f130_0, 0, 8;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x7f839046ee60_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.12, 5;
    %load/vec4 v0x7f839046ee60_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f839046f130_0, 0, 8;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7f839046ee60_0;
    %store/vec4 v0x7f839046f130_0, 0, 8;
T_0.13 ;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x7f839046ee60_0;
    %load/vec4 v0x7f839046ef50_0;
    %or;
    %inv;
    %store/vec4 v0x7f839046f130_0, 0, 8;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x7f839046ee60_0;
    %load/vec4 v0x7f839046ef50_0;
    %xor;
    %store/vec4 v0x7f839046f130_0, 0, 8;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x7f839046ee60_0;
    %load/vec4 v0x7f839046ef50_0;
    %xnor;
    %store/vec4 v0x7f839046f130_0, 0, 8;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x7f839046ef50_0;
    %load/vec4 v0x7f839046ee60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7f839046f130_0, 0, 8;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x7f839046ee60_0;
    %load/vec4 v0x7f839046ef50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 8;
    %store/vec4 v0x7f839046f130_0, 0, 8;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x7f839046ee60_0;
    %load/vec4 v0x7f839046ef50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 8;
    %store/vec4 v0x7f839046f130_0, 0, 8;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f839046e630;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f839046eae0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x7f839046e630;
T_2 ;
    %wait E_0x7f839046e860;
    %load/vec4 v0x7f839046ea40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f839046eae0_0, 0, 8;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x7f839046e8b0_0;
    %load/vec4 v0x7f839046e970_0;
    %and;
    %store/vec4 v0x7f839046eae0_0, 0, 8;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x7f839046e8b0_0;
    %load/vec4 v0x7f839046e970_0;
    %or;
    %store/vec4 v0x7f839046eae0_0, 0, 8;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x7f839046e8b0_0;
    %inv;
    %store/vec4 v0x7f839046eae0_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x7f839046e8b0_0;
    %load/vec4 v0x7f839046e970_0;
    %and;
    %inv;
    %store/vec4 v0x7f839046eae0_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f839046f260;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f839046f780_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f839046f620_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f839046f540_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f839046f810_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0x7f839046f260;
T_4 ;
    %wait E_0x7f839046f510;
    %load/vec4 v0x7f839046f8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f839046f780_0, 0;
    %jmp T_4.16;
T_4.1 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f839046f780_0, 0;
    %jmp T_4.16;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f839046f540_0, 0;
    %jmp T_4.16;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f839046f540_0, 0;
    %jmp T_4.16;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f839046f780_0, 0;
    %jmp T_4.16;
T_4.5 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f839046f780_0, 0;
    %jmp T_4.16;
T_4.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f839046f620_0, 0;
    %jmp T_4.16;
T_4.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f839046f620_0, 0;
    %jmp T_4.16;
T_4.8 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f839046f620_0, 0;
    %jmp T_4.16;
T_4.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f839046f780_0, 0;
    %jmp T_4.16;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f839046f780_0, 0;
    %jmp T_4.16;
T_4.11 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f839046f780_0, 0;
    %jmp T_4.16;
T_4.12 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f839046f780_0, 0;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f839046f780_0, 0;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f839046f780_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f839046f620_0, 0;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0x7f839046f8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %jmp T_4.33;
T_4.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.19 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.20 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.21 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.23 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.24 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.25 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.26 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.27 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.28 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.29 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.30 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.31 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f839046f810_0, 0;
    %jmp T_4.33;
T_4.33 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f839046fa20;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f8390470080_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x7f839046fa20;
T_6 ;
    %wait E_0x7f839046fc60;
    %load/vec4 v0x7f839046ff00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8390470080_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7f839046fe30_0;
    %assign/vec4 v0x7f8390470080_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7f839046fd80_0;
    %assign/vec4 v0x7f8390470080_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7f839046fcc0_0;
    %assign/vec4 v0x7f8390470080_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8390444690;
T_7 ;
    %wait E_0x7f8390449bd0;
    %load/vec4 v0x7f8390448560_0;
    %assign/vec4 v0x7f83904690a0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8390446fe0;
T_8 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7f8390470e40_0, 0, 33;
T_8.0 ;
    %load/vec4 v0x7f8390470e40_0;
    %cmpi/u 270, 0, 33;
    %jmp/0xz T_8.1, 5;
    %delay 25, 0;
    %load/vec4 v0x7f8390470db0_0;
    %inv;
    %store/vec4 v0x7f8390470db0_0, 0, 1;
    %load/vec4 v0x7f8390470e40_0;
    %pushi/vec4 1, 0, 33;
    %add;
    %store/vec4 v0x7f8390470e40_0, 0, 33;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 14 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7f8390446fe0;
T_9 ;
    %vpi_call 2 18 "$dumpfile", "PowerALU.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8390445990 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x7f8390470e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8390470db0_0, 0;
    %delay 13, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 252, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 248, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 144, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 243, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 243, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 200, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f8390470ed0_0, 0;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7f8390470c10_0, 0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "PowerALU_Ryan_Thompson_tb.v";
    "PowerALU_Ryan_Thompson.v";
    "accumulator.v";
    "adder_subtractor.v";
    "full_adder.v";
    "andornot.v";
    "compare.v";
    "control.v";
    "mux.v";
