This is a  Exceptions and Interrupts Handling and Design in VerilogHDL
