

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5'
================================================================
* Date:           Fri Mar 10 17:35:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.352 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.900 us|  0.900 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_416_5  |       16|       16|         5|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc64.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_38 = load i3 %i" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 11 'load' 'i_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%icmp_ln416 = icmp_eq  i3 %i_38, i3 4" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 14 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.34ns)   --->   "%i_39 = add i3 %i_38, i3 1" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 15 'add' 'i_39' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.inc64.split.i, void %keccak_absorb.18.exit.exitStub" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 16 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i3 %i_38" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 17 'zext' 'zext_ln416' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln417 = trunc i3 %i_38" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 18 'trunc' 'trunc_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln417, i3 0" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i5 %shl_ln" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 20 'zext' 'zext_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%seed_addr = getelementptr i8 %seed, i64 0, i64 %zext_ln417" [dilithium2/fips202.c:31]   --->   Operation 21 'getelementptr' 'seed_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.77ns)   --->   "%seed_load = load i8 %seed_addr" [dilithium2/fips202.c:31]   --->   Operation 22 'load' 'seed_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%or_ln31 = or i5 %shl_ln, i5 1" [dilithium2/fips202.c:31]   --->   Operation 23 'or' 'or_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %or_ln31" [dilithium2/fips202.c:31]   --->   Operation 24 'zext' 'zext_ln31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%seed_addr_8 = getelementptr i8 %seed, i64 0, i64 %zext_ln31" [dilithium2/fips202.c:31]   --->   Operation 25 'getelementptr' 'seed_addr_8' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.77ns)   --->   "%seed_load_8 = load i8 %seed_addr_8" [dilithium2/fips202.c:31]   --->   Operation 26 'load' 'seed_load_8' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr i64 %state_s, i64 0, i64 %zext_ln416" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 27 'getelementptr' 'state_s_addr' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 28 'load' 'state_s_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 29 [1/1] (1.32ns)   --->   "%store_ln416 = store i3 %i_39, i3 %i" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 29 'store' 'store_ln416' <Predicate = (!icmp_ln416)> <Delay = 1.32>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 30 [1/2] (2.77ns)   --->   "%seed_load = load i8 %seed_addr" [dilithium2/fips202.c:31]   --->   Operation 30 'load' 'seed_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 31 [1/2] (2.77ns)   --->   "%seed_load_8 = load i8 %seed_addr_8" [dilithium2/fips202.c:31]   --->   Operation 31 'load' 'seed_load_8' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln31_13 = or i5 %shl_ln, i5 2" [dilithium2/fips202.c:31]   --->   Operation 32 'or' 'or_ln31_13' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln31_31 = zext i5 %or_ln31_13" [dilithium2/fips202.c:31]   --->   Operation 33 'zext' 'zext_ln31_31' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%seed_addr_9 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_31" [dilithium2/fips202.c:31]   --->   Operation 34 'getelementptr' 'seed_addr_9' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.77ns)   --->   "%seed_load_9 = load i8 %seed_addr_9" [dilithium2/fips202.c:31]   --->   Operation 35 'load' 'seed_load_9' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%or_ln31_14 = or i5 %shl_ln, i5 3" [dilithium2/fips202.c:31]   --->   Operation 36 'or' 'or_ln31_14' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31_32 = zext i5 %or_ln31_14" [dilithium2/fips202.c:31]   --->   Operation 37 'zext' 'zext_ln31_32' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%seed_addr_10 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_32" [dilithium2/fips202.c:31]   --->   Operation 38 'getelementptr' 'seed_addr_10' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (2.77ns)   --->   "%seed_load_10 = load i8 %seed_addr_10" [dilithium2/fips202.c:31]   --->   Operation 39 'load' 'seed_load_10' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_2 : Operation 40 [1/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 40 'load' 'state_s_load' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 41 [1/2] (2.77ns)   --->   "%seed_load_9 = load i8 %seed_addr_9" [dilithium2/fips202.c:31]   --->   Operation 41 'load' 'seed_load_9' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 42 [1/2] (2.77ns)   --->   "%seed_load_10 = load i8 %seed_addr_10" [dilithium2/fips202.c:31]   --->   Operation 42 'load' 'seed_load_10' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln31_15 = or i5 %shl_ln, i5 4" [dilithium2/fips202.c:31]   --->   Operation 43 'or' 'or_ln31_15' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln31_33 = zext i5 %or_ln31_15" [dilithium2/fips202.c:31]   --->   Operation 44 'zext' 'zext_ln31_33' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%seed_addr_11 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_33" [dilithium2/fips202.c:31]   --->   Operation 45 'getelementptr' 'seed_addr_11' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.77ns)   --->   "%seed_load_11 = load i8 %seed_addr_11" [dilithium2/fips202.c:31]   --->   Operation 46 'load' 'seed_load_11' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln31_16 = or i5 %shl_ln, i5 5" [dilithium2/fips202.c:31]   --->   Operation 47 'or' 'or_ln31_16' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln31_34 = zext i5 %or_ln31_16" [dilithium2/fips202.c:31]   --->   Operation 48 'zext' 'zext_ln31_34' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%seed_addr_12 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_34" [dilithium2/fips202.c:31]   --->   Operation 49 'getelementptr' 'seed_addr_12' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.77ns)   --->   "%seed_load_12 = load i8 %seed_addr_12" [dilithium2/fips202.c:31]   --->   Operation 50 'load' 'seed_load_12' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 51 [1/2] (2.77ns)   --->   "%seed_load_11 = load i8 %seed_addr_11" [dilithium2/fips202.c:31]   --->   Operation 51 'load' 'seed_load_11' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 52 [1/2] (2.77ns)   --->   "%seed_load_12 = load i8 %seed_addr_12" [dilithium2/fips202.c:31]   --->   Operation 52 'load' 'seed_load_12' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln31_17 = or i5 %shl_ln, i5 6" [dilithium2/fips202.c:31]   --->   Operation 53 'or' 'or_ln31_17' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln31_35 = zext i5 %or_ln31_17" [dilithium2/fips202.c:31]   --->   Operation 54 'zext' 'zext_ln31_35' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%seed_addr_13 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_35" [dilithium2/fips202.c:31]   --->   Operation 55 'getelementptr' 'seed_addr_13' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (2.77ns)   --->   "%seed_load_13 = load i8 %seed_addr_13" [dilithium2/fips202.c:31]   --->   Operation 56 'load' 'seed_load_13' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln31_18 = or i5 %shl_ln, i5 7" [dilithium2/fips202.c:31]   --->   Operation 57 'or' 'or_ln31_18' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln31_36 = zext i5 %or_ln31_18" [dilithium2/fips202.c:31]   --->   Operation 58 'zext' 'zext_ln31_36' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%seed_addr_14 = getelementptr i8 %seed, i64 0, i64 %zext_ln31_36" [dilithium2/fips202.c:31]   --->   Operation 59 'getelementptr' 'seed_addr_14' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.77ns)   --->   "%seed_load_14 = load i8 %seed_addr_14" [dilithium2/fips202.c:31]   --->   Operation 60 'load' 'seed_load_14' <Predicate = (!icmp_ln416)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>

State 5 <SV = 4> <Delay = 6.35>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln386 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [dilithium2/fips202.c:386->dilithium2/fips202.c:588]   --->   Operation 61 'specloopname' 'specloopname_ln386' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (2.77ns)   --->   "%seed_load_13 = load i8 %seed_addr_13" [dilithium2/fips202.c:31]   --->   Operation 62 'load' 'seed_load_13' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 63 [1/2] (2.77ns)   --->   "%seed_load_14 = load i8 %seed_addr_14" [dilithium2/fips202.c:31]   --->   Operation 63 'load' 'seed_load_14' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 208> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%r_15_7_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %seed_load_14, i8 %seed_load_13, i8 %seed_load_12, i8 %seed_load_11, i8 %seed_load_10, i8 %seed_load_9, i8 %seed_load_8, i8 %seed_load" [dilithium2/fips202.c:31]   --->   Operation 64 'bitconcatenate' 'r_15_7_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %state_s_load, i64 %r_15_7_i" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 65 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (2.77ns)   --->   "%store_ln417 = store i64 %xor_ln417, i5 %state_s_addr" [dilithium2/fips202.c:417->dilithium2/fips202.c:588]   --->   Operation 66 'store' 'store_ln417' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.inc64.i" [dilithium2/fips202.c:416->dilithium2/fips202.c:588]   --->   Operation 67 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ seed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ state_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
i_38               (load             ) [ 000000]
specpipeline_ln0   (specpipeline     ) [ 000000]
empty              (speclooptripcount) [ 000000]
icmp_ln416         (icmp             ) [ 011110]
i_39               (add              ) [ 000000]
br_ln416           (br               ) [ 000000]
zext_ln416         (zext             ) [ 000000]
trunc_ln417        (trunc            ) [ 000000]
shl_ln             (bitconcatenate   ) [ 001110]
zext_ln417         (zext             ) [ 000000]
seed_addr          (getelementptr    ) [ 001000]
or_ln31            (or               ) [ 000000]
zext_ln31          (zext             ) [ 000000]
seed_addr_8        (getelementptr    ) [ 001000]
state_s_addr       (getelementptr    ) [ 011111]
store_ln416        (store            ) [ 000000]
seed_load          (load             ) [ 010111]
seed_load_8        (load             ) [ 010111]
or_ln31_13         (or               ) [ 000000]
zext_ln31_31       (zext             ) [ 000000]
seed_addr_9        (getelementptr    ) [ 000100]
or_ln31_14         (or               ) [ 000000]
zext_ln31_32       (zext             ) [ 000000]
seed_addr_10       (getelementptr    ) [ 000100]
state_s_load       (load             ) [ 010111]
seed_load_9        (load             ) [ 010011]
seed_load_10       (load             ) [ 010011]
or_ln31_15         (or               ) [ 000000]
zext_ln31_33       (zext             ) [ 000000]
seed_addr_11       (getelementptr    ) [ 000010]
or_ln31_16         (or               ) [ 000000]
zext_ln31_34       (zext             ) [ 000000]
seed_addr_12       (getelementptr    ) [ 000010]
seed_load_11       (load             ) [ 010001]
seed_load_12       (load             ) [ 010001]
or_ln31_17         (or               ) [ 000000]
zext_ln31_35       (zext             ) [ 000000]
seed_addr_13       (getelementptr    ) [ 010001]
or_ln31_18         (or               ) [ 000000]
zext_ln31_36       (zext             ) [ 000000]
seed_addr_14       (getelementptr    ) [ 010001]
specloopname_ln386 (specloopname     ) [ 000000]
seed_load_13       (load             ) [ 000000]
seed_load_14       (load             ) [ 000000]
r_15_7_i           (bitconcatenate   ) [ 000000]
xor_ln417          (xor              ) [ 000000]
store_ln417        (store            ) [ 000000]
br_ln416           (br               ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="seed">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="seed_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
<pin id="67" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seed_load/1 seed_load_8/1 seed_load_9/2 seed_load_10/2 seed_load_11/3 seed_load_12/3 seed_load_13/4 seed_load_14/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="seed_addr_8_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_8/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="state_s_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="3" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="4"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="92" dir="1" index="7" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_s_load/1 store_ln417/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="seed_addr_9_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_9/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="seed_addr_10_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_10/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="seed_addr_11_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_11/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="seed_addr_12_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_12/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="seed_addr_13_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_13/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="seed_addr_14_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seed_addr_14/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_38_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_38/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln416_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="3" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_39_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_39/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln416_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln417_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln417/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="shl_ln_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln417_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="or_ln31_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln31_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln416_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln416/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="or_ln31_13_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="1"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_13/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln31_31_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_31/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln31_14_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="1"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_14/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln31_32_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_32/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="or_ln31_15_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="2"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_15/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln31_33_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_33/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln31_16_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="2"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_16/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln31_34_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_34/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln31_17_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="3"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_17/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln31_35_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_35/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="or_ln31_18_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="3"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31_18/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln31_36_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_36/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="r_15_7_i_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="0" index="3" bw="8" slack="1"/>
<pin id="265" dir="0" index="4" bw="8" slack="1"/>
<pin id="266" dir="0" index="5" bw="8" slack="2"/>
<pin id="267" dir="0" index="6" bw="8" slack="2"/>
<pin id="268" dir="0" index="7" bw="8" slack="3"/>
<pin id="269" dir="0" index="8" bw="8" slack="3"/>
<pin id="270" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_15_7_i/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="xor_ln417_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="3"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln417/5 "/>
</bind>
</comp>

<comp id="280" class="1005" name="i_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="287" class="1005" name="icmp_ln416_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln416 "/>
</bind>
</comp>

<comp id="291" class="1005" name="shl_ln_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="1"/>
<pin id="293" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="301" class="1005" name="seed_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="1"/>
<pin id="303" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="seed_addr_8_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_8 "/>
</bind>
</comp>

<comp id="311" class="1005" name="state_s_addr_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="1"/>
<pin id="313" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="seed_load_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="3"/>
<pin id="319" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="seed_load "/>
</bind>
</comp>

<comp id="322" class="1005" name="seed_load_8_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="3"/>
<pin id="324" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="seed_load_8 "/>
</bind>
</comp>

<comp id="327" class="1005" name="seed_addr_9_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_9 "/>
</bind>
</comp>

<comp id="332" class="1005" name="seed_addr_10_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="1"/>
<pin id="334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_10 "/>
</bind>
</comp>

<comp id="337" class="1005" name="state_s_load_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="3"/>
<pin id="339" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="state_s_load "/>
</bind>
</comp>

<comp id="342" class="1005" name="seed_load_9_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="2"/>
<pin id="344" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="seed_load_9 "/>
</bind>
</comp>

<comp id="347" class="1005" name="seed_load_10_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="2"/>
<pin id="349" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="seed_load_10 "/>
</bind>
</comp>

<comp id="352" class="1005" name="seed_addr_11_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_11 "/>
</bind>
</comp>

<comp id="357" class="1005" name="seed_addr_12_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_12 "/>
</bind>
</comp>

<comp id="362" class="1005" name="seed_load_11_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_load_11 "/>
</bind>
</comp>

<comp id="367" class="1005" name="seed_load_12_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_load_12 "/>
</bind>
</comp>

<comp id="372" class="1005" name="seed_addr_13_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_13 "/>
</bind>
</comp>

<comp id="377" class="1005" name="seed_addr_14_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="seed_addr_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="26" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="68"><net_src comp="52" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="26" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="102" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="147" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="170"><net_src comp="147" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="188"><net_src comp="171" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="199"><net_src comp="156" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="210" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="272"><net_src comp="59" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="273"><net_src comp="59" pin="7"/><net_sink comp="260" pin=2"/></net>

<net id="278"><net_src comp="260" pin="9"/><net_sink comp="274" pin=1"/></net>

<net id="279"><net_src comp="274" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="283"><net_src comp="48" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="290"><net_src comp="150" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="171" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="300"><net_src comp="291" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="304"><net_src comp="52" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="309"><net_src comp="69" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="314"><net_src comp="77" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="320"><net_src comp="59" pin="7"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="260" pin=8"/></net>

<net id="325"><net_src comp="59" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="260" pin=7"/></net>

<net id="330"><net_src comp="94" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="335"><net_src comp="102" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="340"><net_src comp="84" pin="7"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="345"><net_src comp="59" pin="7"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="260" pin=6"/></net>

<net id="350"><net_src comp="59" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="260" pin=5"/></net>

<net id="355"><net_src comp="110" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="360"><net_src comp="118" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="365"><net_src comp="59" pin="7"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="370"><net_src comp="59" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="260" pin=3"/></net>

<net id="375"><net_src comp="126" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="380"><net_src comp="134" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="59" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_s | {5 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 : seed | {1 2 3 4 5 }
	Port: pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5 : state_s | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_38 : 1
		icmp_ln416 : 2
		i_39 : 2
		br_ln416 : 3
		zext_ln416 : 2
		trunc_ln417 : 2
		shl_ln : 3
		zext_ln417 : 4
		seed_addr : 5
		seed_load : 6
		or_ln31 : 4
		zext_ln31 : 4
		seed_addr_8 : 5
		seed_load_8 : 6
		state_s_addr : 3
		state_s_load : 4
		store_ln416 : 3
	State 2
		seed_addr_9 : 1
		seed_load_9 : 2
		seed_addr_10 : 1
		seed_load_10 : 2
	State 3
		seed_addr_11 : 1
		seed_load_11 : 2
		seed_addr_12 : 1
		seed_load_12 : 2
	State 4
		seed_addr_13 : 1
		seed_load_13 : 2
		seed_addr_14 : 1
		seed_load_14 : 2
	State 5
		r_15_7_i : 1
		xor_ln417 : 2
		store_ln417 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln417_fu_274  |    0    |    64   |
|----------|---------------------|---------|---------|
|    add   |     i_39_fu_156     |    0    |    11   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln416_fu_150  |    0    |    8    |
|----------|---------------------|---------|---------|
|          |  zext_ln416_fu_162  |    0    |    0    |
|          |  zext_ln417_fu_179  |    0    |    0    |
|          |   zext_ln31_fu_190  |    0    |    0    |
|          | zext_ln31_31_fu_205 |    0    |    0    |
|   zext   | zext_ln31_32_fu_215 |    0    |    0    |
|          | zext_ln31_33_fu_225 |    0    |    0    |
|          | zext_ln31_34_fu_235 |    0    |    0    |
|          | zext_ln31_35_fu_245 |    0    |    0    |
|          | zext_ln31_36_fu_255 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln417_fu_167 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    shl_ln_fu_171    |    0    |    0    |
|          |   r_15_7_i_fu_260   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    or_ln31_fu_184   |    0    |    0    |
|          |  or_ln31_13_fu_200  |    0    |    0    |
|          |  or_ln31_14_fu_210  |    0    |    0    |
|    or    |  or_ln31_15_fu_220  |    0    |    0    |
|          |  or_ln31_16_fu_230  |    0    |    0    |
|          |  or_ln31_17_fu_240  |    0    |    0    |
|          |  or_ln31_18_fu_250  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    83   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_280     |    3   |
| icmp_ln416_reg_287 |    1   |
|seed_addr_10_reg_332|    8   |
|seed_addr_11_reg_352|    8   |
|seed_addr_12_reg_357|    8   |
|seed_addr_13_reg_372|    8   |
|seed_addr_14_reg_377|    8   |
| seed_addr_8_reg_306|    8   |
| seed_addr_9_reg_327|    8   |
|  seed_addr_reg_301 |    8   |
|seed_load_10_reg_347|    8   |
|seed_load_11_reg_362|    8   |
|seed_load_12_reg_367|    8   |
| seed_load_8_reg_322|    8   |
| seed_load_9_reg_342|    8   |
|  seed_load_reg_317 |    8   |
|   shl_ln_reg_291   |    5   |
|state_s_addr_reg_311|    5   |
|state_s_load_reg_337|   64   |
+--------------------+--------+
|        Total       |   190  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   8  |   8  |   64   ||    33   |
| grp_access_fu_59 |  p2  |   8  |   0  |    0   ||    33   |
| grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   || 4.27457 ||    75   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   83   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   75   |
|  Register |    -   |   190  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   190  |   158  |
+-----------+--------+--------+--------+
