# ğŸ‘‹ Hello, I'm Asresh!

### ğŸ‘¨â€ğŸ’» Hardware Engineer | Building and deploying MicroSaas Products
Welcome to my GitHub! I'm a passionate individual with a strong foundation in **VLSI RTL Design** and **Design Verification** and I have a hobby of building Micro-Saas products.
---
## ğŸ”­ Current Focus
- **Hardware Engineering**: Working at Cisco as a full-time RTL Design Engineer.
- **Side Projects**: Building innovative Micro-Saas Products with **ChatGPT/AI tools** to solve interesting real-world problems.
- **Startups**: Pursuing a goal of creating **12 websites in 12 months**, exploring easy-to-implement and profitable ideas.
---
## ğŸ§‘â€ğŸ“ Background
- **Education**: Master's in Computer Engineering from **NCSU**.
- **Skills**: Verilog, System Verilog, UVM, Python, React.js, Node.js, C++, C, Scripting, AI tools
---
## ğŸ’¬ Let's Connect!
- ğŸ“ Always open to **collaborating** on exciting projects or brainstorming **startup ideas**.
- ğŸ› ï¸ Actively learning and experimenting with new technologiesâ€”**let's build something awesome together**!

Feel free to explore my repositories and reach out! Together, we can create impactful solutions. ğŸ˜Š
---
## ğŸŒ Links
- **LinkedIn**: https://www.linkedin.com/in/asresh-kuricheti/  
- **Portfolio/Website**: [Your Website](https://www.example.com)  Coming soon
---
With passion and persistence,  
**Asresh**
 
